16:09:08 DEBUG : Logs will be stored at 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/IDE.log'.
16:09:11 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\19165\Documents\Xilinx_Projects\SDO_LVDS\vitis_workspace\temp_xsdb_launch_script.tcl
16:09:11 INFO  : Registering command handlers for Vitis TCF services
16:09:12 INFO  : Platform repository initialization has completed.
16:09:14 INFO  : XSCT server has started successfully.
16:09:15 INFO  : plnx-install-location is set to ''
16:09:15 INFO  : Successfully done setting XSCT server connection channel  
16:09:15 INFO  : Successfully done query RDI_DATADIR 
16:09:15 INFO  : Successfully done setting workspace for the tool. 
16:10:15 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
16:10:15 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
16:10:16 WARN  : An unexpected exception occurred in the module 'platform project logging'
16:10:17 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
16:10:26 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
16:10:56 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
16:10:56 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;lvds_test_app;lvds_test_app_system;lvds_test_wrapper
16:10:56 WARN  : Failed to closehw "C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa"
Reason: C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
16:10:56 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;lvds_test_app;lvds_test_app_system;lvds_test_wrapper
16:10:56 ERROR : Failed to openhw "C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa"
Reason: C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
16:10:56 ERROR : Failed to update application flags from BSP for 'lvds_test_app'. Reason: null
java.lang.NullPointerException: null
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.<init>(SDxSwPlatform.java:305) ~[com.xilinx.sdx.sw_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.create(SDxSwPlatform.java:214) ~[com.xilinx.sdx.sw_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sdk.core.util.SdkPlatformHelper.getSwPlatform(SdkPlatformHelper.java:64) ~[com.xilinx.sdx.sdk.core_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.getSwPlatform(SdkMakefileGenerationListener.java:160) ~[com.xilinx.sdx.sdk.core_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:78) [com.xilinx.sdx.sdk.core_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48) [com.xilinx.sdx.sdk.core_1.0.0.202310091710.jar:?]
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91) [com.xilinx.sdk.managedbuilder_1.0.0.202310091710.jar:?]
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.regenerateMakefiles(XilinxGnuMakefileGenerator.java:75) [com.xilinx.sdk.managedbuilder_1.0.0.202310091710.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1006) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:513) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) [org.eclipse.equinox.common_3.11.0.v20200206-0817.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) [org.eclipse.equinox.common_3.11.0.v20200206-0817.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291) [org.eclipse.ui.ide_3.17.0.v20200217-1511.jar:?]
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63) [org.eclipse.core.jobs_3.10.700.v20200106-1020.jar:?]
16:39:08 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
16:39:08 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
16:39:10 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
16:39:17 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
16:40:27 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
16:40:27 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;lvds_test_app;lvds_test_app_system;lvds_test_wrapper
16:40:27 WARN  : Failed to closehw "C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa"
Reason: C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
16:40:27 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;lvds_test_app;lvds_test_app_system;lvds_test_wrapper
16:40:27 ERROR : Failed to openhw "C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa"
Reason: C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
16:40:27 ERROR : Failed to update application flags from BSP for 'lvds_test_app'. Reason: null
java.lang.NullPointerException: null
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.<init>(SDxSwPlatform.java:305) ~[com.xilinx.sdx.sw_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.create(SDxSwPlatform.java:214) ~[com.xilinx.sdx.sw_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sdk.core.util.SdkPlatformHelper.getSwPlatform(SdkPlatformHelper.java:64) ~[com.xilinx.sdx.sdk.core_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.getSwPlatform(SdkMakefileGenerationListener.java:160) ~[com.xilinx.sdx.sdk.core_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:78) [com.xilinx.sdx.sdk.core_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48) [com.xilinx.sdx.sdk.core_1.0.0.202310091710.jar:?]
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91) [com.xilinx.sdk.managedbuilder_1.0.0.202310091710.jar:?]
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.regenerateMakefiles(XilinxGnuMakefileGenerator.java:75) [com.xilinx.sdk.managedbuilder_1.0.0.202310091710.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1006) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:513) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) [org.eclipse.equinox.common_3.11.0.v20200206-0817.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) [org.eclipse.equinox.common_3.11.0.v20200206-0817.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291) [org.eclipse.ui.ide_3.17.0.v20200217-1511.jar:?]
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63) [org.eclipse.core.jobs_3.10.700.v20200106-1020.jar:?]
16:43:35 INFO  : Result from executing command 'removePlatformRepo': 
16:43:44 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
16:43:44 ERROR : Failed to get platform details for the project 'lvds_test_app'. Cannot sync application flags.
16:45:38 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
16:45:38 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
16:45:40 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
16:45:49 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
16:49:44 ERROR : An unexpected exception occurred in the module 'reading platform'
16:49:44 ERROR : An unexpected exception occurred in the module 'platform project logging'
16:50:34 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
16:50:34 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
16:50:36 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
16:50:46 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
16:51:17 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
16:51:17 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;lvds_test_app;lvds_test_app_system;lvds_test_wrapper
16:51:17 WARN  : Failed to closehw "C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa"
Reason: C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
16:51:17 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;lvds_test_app;lvds_test_app_system;lvds_test_wrapper
16:51:17 ERROR : Failed to openhw "C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa"
Reason: C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
16:51:17 ERROR : Failed to update application flags from BSP for 'lvds_test_app'. Reason: null
java.lang.NullPointerException: null
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.<init>(SDxSwPlatform.java:305) ~[com.xilinx.sdx.sw_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.create(SDxSwPlatform.java:214) ~[com.xilinx.sdx.sw_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sdk.core.util.SdkPlatformHelper.getSwPlatform(SdkPlatformHelper.java:64) ~[com.xilinx.sdx.sdk.core_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.getSwPlatform(SdkMakefileGenerationListener.java:160) ~[com.xilinx.sdx.sdk.core_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:78) [com.xilinx.sdx.sdk.core_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48) [com.xilinx.sdx.sdk.core_1.0.0.202310091710.jar:?]
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91) [com.xilinx.sdk.managedbuilder_1.0.0.202310091710.jar:?]
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.regenerateMakefiles(XilinxGnuMakefileGenerator.java:75) [com.xilinx.sdk.managedbuilder_1.0.0.202310091710.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1006) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:513) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) [org.eclipse.equinox.common_3.11.0.v20200206-0817.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) [org.eclipse.equinox.common_3.11.0.v20200206-0817.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291) [org.eclipse.ui.ide_3.17.0.v20200217-1511.jar:?]
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63) [org.eclipse.core.jobs_3.10.700.v20200106-1020.jar:?]
16:57:46 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
16:57:46 INFO  : Result from executing command 'getPlatforms': lvds_test_wrapper|C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/lvds_test_wrapper.xpfm;xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
16:57:47 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
11:33:19 DEBUG : Logs will be stored at 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/IDE.log'.
11:33:20 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\19165\Documents\Xilinx_Projects\SDO_LVDS\vitis_workspace\temp_xsdb_launch_script.tcl
11:33:23 INFO  : Registering command handlers for Vitis TCF services
11:33:24 INFO  : Platform repository initialization has completed.
11:33:24 INFO  : XSCT server has started successfully.
11:33:24 INFO  : Successfully done setting XSCT server connection channel  
11:33:30 INFO  : plnx-install-location is set to ''
11:33:30 INFO  : Successfully done setting workspace for the tool. 
11:33:30 INFO  : Successfully done query RDI_DATADIR 
13:39:20 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
13:39:20 INFO  : Result from executing command 'getPlatforms': lvds_test_wrapper|C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/lvds_test_wrapper.xpfm;xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
13:39:21 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
14:03:51 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
14:06:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:06:21 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
14:06:21 INFO  : 'jtag frequency' command is executed.
14:06:21 INFO  : Context for 'APU' is selected.
14:06:21 INFO  : System reset is completed.
14:06:24 INFO  : 'after 3000' command is executed.
14:06:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
14:06:28 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
14:06:28 INFO  : Context for 'APU' is selected.
14:06:28 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
14:06:28 INFO  : 'configparams force-mem-access 1' command is executed.
14:06:28 INFO  : Context for 'APU' is selected.
14:06:28 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
14:06:29 INFO  : 'ps7_init' command is executed.
14:06:29 INFO  : 'ps7_post_config' command is executed.
14:06:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:29 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:06:30 INFO  : 'configparams force-mem-access 0' command is executed.
14:06:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:06:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:30 INFO  : 'con' command is executed.
14:06:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:06:30 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\SDO_LVDS\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
14:10:18 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
17:53:06 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
17:54:16 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
17:55:02 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
18:10:15 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
18:10:21 INFO  : Disconnected from the channel tcfchan#2.
18:10:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:10:22 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
18:10:22 INFO  : 'jtag frequency' command is executed.
18:10:22 INFO  : Context for 'APU' is selected.
18:10:22 INFO  : System reset is completed.
18:10:25 INFO  : 'after 3000' command is executed.
18:10:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
18:10:29 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
18:10:29 INFO  : Context for 'APU' is selected.
18:10:29 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
18:10:29 INFO  : 'configparams force-mem-access 1' command is executed.
18:10:29 INFO  : Context for 'APU' is selected.
18:10:29 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
18:10:29 INFO  : 'ps7_init' command is executed.
18:10:29 INFO  : 'ps7_post_config' command is executed.
18:10:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:30 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:10:30 INFO  : 'configparams force-mem-access 0' command is executed.
18:10:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:10:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:30 INFO  : 'con' command is executed.
18:10:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:10:30 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\SDO_LVDS\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
18:41:56 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
18:43:03 INFO  : Disconnected from the channel tcfchan#3.
18:43:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:43:03 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
18:43:03 INFO  : 'jtag frequency' command is executed.
18:43:03 INFO  : Context for 'APU' is selected.
18:43:03 INFO  : System reset is completed.
18:43:06 INFO  : 'after 3000' command is executed.
18:43:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
18:43:10 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
18:43:10 INFO  : Context for 'APU' is selected.
18:43:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
18:43:10 INFO  : 'configparams force-mem-access 1' command is executed.
18:43:10 INFO  : Context for 'APU' is selected.
18:43:10 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
18:43:11 INFO  : 'ps7_init' command is executed.
18:43:11 INFO  : 'ps7_post_config' command is executed.
18:43:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:11 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:43:11 INFO  : 'configparams force-mem-access 0' command is executed.
18:43:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:43:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:11 INFO  : 'con' command is executed.
18:43:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:43:11 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\SDO_LVDS\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
18:45:57 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
18:46:45 INFO  : Disconnected from the channel tcfchan#4.
18:46:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:46:45 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
18:46:45 INFO  : 'jtag frequency' command is executed.
18:46:45 INFO  : Context for 'APU' is selected.
18:46:45 INFO  : System reset is completed.
18:46:48 INFO  : 'after 3000' command is executed.
18:46:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
18:46:52 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
18:46:53 INFO  : Context for 'APU' is selected.
18:46:53 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
18:46:53 INFO  : 'configparams force-mem-access 1' command is executed.
18:46:53 INFO  : Context for 'APU' is selected.
18:46:53 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
18:46:53 INFO  : 'ps7_init' command is executed.
18:46:53 INFO  : 'ps7_post_config' command is executed.
18:46:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:54 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:46:54 INFO  : 'configparams force-mem-access 0' command is executed.
18:46:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:46:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:54 INFO  : 'con' command is executed.
18:46:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:46:54 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\SDO_LVDS\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
18:49:29 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
18:50:46 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
18:50:49 INFO  : Disconnected from the channel tcfchan#5.
18:50:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:49 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
18:50:49 INFO  : 'jtag frequency' command is executed.
18:50:49 INFO  : Context for 'APU' is selected.
18:50:49 INFO  : System reset is completed.
18:50:52 INFO  : 'after 3000' command is executed.
18:50:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
18:50:56 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
18:50:56 INFO  : Context for 'APU' is selected.
18:50:56 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
18:50:56 INFO  : 'configparams force-mem-access 1' command is executed.
18:50:56 INFO  : Context for 'APU' is selected.
18:50:56 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
18:50:57 INFO  : 'ps7_init' command is executed.
18:50:57 INFO  : 'ps7_post_config' command is executed.
18:50:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:57 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:50:57 INFO  : 'configparams force-mem-access 0' command is executed.
18:50:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:50:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:57 INFO  : 'con' command is executed.
18:50:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:50:57 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\SDO_LVDS\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
18:52:21 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
18:52:28 INFO  : Disconnected from the channel tcfchan#6.
18:52:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:52:28 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
18:52:28 INFO  : 'jtag frequency' command is executed.
18:52:28 INFO  : Context for 'APU' is selected.
18:52:28 INFO  : System reset is completed.
18:52:31 INFO  : 'after 3000' command is executed.
18:52:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
18:52:35 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
18:52:35 INFO  : Context for 'APU' is selected.
18:52:35 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
18:52:35 INFO  : 'configparams force-mem-access 1' command is executed.
18:52:35 INFO  : Context for 'APU' is selected.
18:52:35 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
18:52:36 INFO  : 'ps7_init' command is executed.
18:52:36 INFO  : 'ps7_post_config' command is executed.
18:52:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:36 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:52:37 INFO  : 'configparams force-mem-access 0' command is executed.
18:52:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:52:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:37 INFO  : 'con' command is executed.
18:52:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:52:37 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\SDO_LVDS\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
18:56:00 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
18:56:17 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
18:56:24 INFO  : Disconnected from the channel tcfchan#7.
18:56:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:56:25 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
18:56:25 INFO  : 'jtag frequency' command is executed.
18:56:25 INFO  : Context for 'APU' is selected.
18:56:25 INFO  : System reset is completed.
18:56:28 INFO  : 'after 3000' command is executed.
18:56:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
18:56:32 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
18:56:32 INFO  : Context for 'APU' is selected.
18:56:32 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
18:56:32 INFO  : 'configparams force-mem-access 1' command is executed.
18:56:32 INFO  : Context for 'APU' is selected.
18:56:32 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
18:56:32 INFO  : 'ps7_init' command is executed.
18:56:32 INFO  : 'ps7_post_config' command is executed.
18:56:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:33 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:56:33 INFO  : 'configparams force-mem-access 0' command is executed.
18:56:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:56:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:33 INFO  : 'con' command is executed.
18:56:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:56:33 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\SDO_LVDS\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
19:01:19 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
19:01:29 INFO  : Disconnected from the channel tcfchan#8.
19:01:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:01:29 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
19:01:29 INFO  : 'jtag frequency' command is executed.
19:01:29 INFO  : Context for 'APU' is selected.
19:01:29 INFO  : System reset is completed.
19:01:32 INFO  : 'after 3000' command is executed.
19:01:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
19:01:36 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
19:01:36 INFO  : Context for 'APU' is selected.
19:01:36 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
19:01:37 INFO  : 'configparams force-mem-access 1' command is executed.
19:01:37 INFO  : Context for 'APU' is selected.
19:01:37 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
19:01:37 INFO  : 'ps7_init' command is executed.
19:01:37 INFO  : 'ps7_post_config' command is executed.
19:01:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:38 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:01:38 INFO  : 'configparams force-mem-access 0' command is executed.
19:01:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:01:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:38 INFO  : 'con' command is executed.
19:01:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:01:38 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\SDO_LVDS\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
19:06:02 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
19:06:16 INFO  : Disconnected from the channel tcfchan#9.
19:06:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:06:16 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
19:06:16 INFO  : 'jtag frequency' command is executed.
19:06:16 INFO  : Context for 'APU' is selected.
19:06:16 INFO  : System reset is completed.
19:06:20 INFO  : 'after 3000' command is executed.
19:06:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
19:06:24 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
19:06:24 INFO  : Context for 'APU' is selected.
19:06:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
19:06:24 INFO  : 'configparams force-mem-access 1' command is executed.
19:06:24 INFO  : Context for 'APU' is selected.
19:06:24 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
19:06:24 INFO  : 'ps7_init' command is executed.
19:06:24 INFO  : 'ps7_post_config' command is executed.
19:06:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:25 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:06:25 INFO  : 'configparams force-mem-access 0' command is executed.
19:06:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:06:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:25 INFO  : 'con' command is executed.
19:06:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:06:25 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\SDO_LVDS\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
19:06:26 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
19:06:36 INFO  : Disconnected from the channel tcfchan#10.
19:06:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:06:36 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
19:06:36 INFO  : 'jtag frequency' command is executed.
19:06:36 INFO  : Context for 'APU' is selected.
19:06:36 INFO  : System reset is completed.
19:06:39 INFO  : 'after 3000' command is executed.
19:06:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
19:06:43 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
19:06:43 INFO  : Context for 'APU' is selected.
19:06:43 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
19:06:43 INFO  : 'configparams force-mem-access 1' command is executed.
19:06:43 INFO  : Context for 'APU' is selected.
19:06:43 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
19:06:44 INFO  : 'ps7_init' command is executed.
19:06:44 INFO  : 'ps7_post_config' command is executed.
19:06:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:44 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:06:44 INFO  : 'configparams force-mem-access 0' command is executed.
19:06:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:06:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:44 INFO  : 'con' command is executed.
19:06:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:06:44 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\SDO_LVDS\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
19:08:01 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
19:08:05 INFO  : Disconnected from the channel tcfchan#12.
19:08:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:08:06 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
19:08:06 INFO  : 'jtag frequency' command is executed.
19:08:06 INFO  : Context for 'APU' is selected.
19:08:06 INFO  : System reset is completed.
19:08:09 INFO  : 'after 3000' command is executed.
19:08:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
19:08:13 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
19:08:13 INFO  : Context for 'APU' is selected.
19:08:13 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
19:08:13 INFO  : 'configparams force-mem-access 1' command is executed.
19:08:13 INFO  : Context for 'APU' is selected.
19:08:13 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
19:08:13 INFO  : 'ps7_init' command is executed.
19:08:13 INFO  : 'ps7_post_config' command is executed.
19:08:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:14 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:08:14 INFO  : 'configparams force-mem-access 0' command is executed.
19:08:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:08:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:14 INFO  : 'con' command is executed.
19:08:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:08:14 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\SDO_LVDS\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
19:09:31 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
19:09:37 INFO  : Disconnected from the channel tcfchan#13.
19:09:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:09:37 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
19:09:37 INFO  : 'jtag frequency' command is executed.
19:09:37 INFO  : Context for 'APU' is selected.
19:09:37 INFO  : System reset is completed.
19:09:40 INFO  : 'after 3000' command is executed.
19:09:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
19:09:45 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
19:09:45 INFO  : Context for 'APU' is selected.
19:09:45 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
19:09:45 INFO  : 'configparams force-mem-access 1' command is executed.
19:09:45 INFO  : Context for 'APU' is selected.
19:09:45 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
19:09:45 INFO  : 'ps7_init' command is executed.
19:09:45 INFO  : 'ps7_post_config' command is executed.
19:09:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:46 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:09:46 INFO  : 'configparams force-mem-access 0' command is executed.
19:09:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:09:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:46 INFO  : 'con' command is executed.
19:09:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:09:46 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\SDO_LVDS\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
19:10:40 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
19:10:44 INFO  : Disconnected from the channel tcfchan#14.
19:10:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:10:45 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
19:10:45 INFO  : 'jtag frequency' command is executed.
19:10:45 INFO  : Context for 'APU' is selected.
19:10:45 INFO  : System reset is completed.
19:10:48 INFO  : 'after 3000' command is executed.
19:10:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
19:10:52 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
19:10:52 INFO  : Context for 'APU' is selected.
19:10:52 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
19:10:52 INFO  : 'configparams force-mem-access 1' command is executed.
19:10:52 INFO  : Context for 'APU' is selected.
19:10:52 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
19:10:52 INFO  : 'ps7_init' command is executed.
19:10:52 INFO  : 'ps7_post_config' command is executed.
19:10:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:10:53 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:10:53 INFO  : 'configparams force-mem-access 0' command is executed.
19:10:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:10:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:10:53 INFO  : 'con' command is executed.
19:10:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:10:53 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\SDO_LVDS\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
19:12:06 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
19:12:09 INFO  : Disconnected from the channel tcfchan#15.
19:12:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:12:09 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
19:12:09 INFO  : 'jtag frequency' command is executed.
19:12:09 INFO  : Context for 'APU' is selected.
19:12:09 INFO  : System reset is completed.
19:12:12 INFO  : 'after 3000' command is executed.
19:12:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
19:12:16 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
19:12:16 INFO  : Context for 'APU' is selected.
19:12:17 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
19:12:17 INFO  : 'configparams force-mem-access 1' command is executed.
19:12:17 INFO  : Context for 'APU' is selected.
19:12:17 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
19:12:17 INFO  : 'ps7_init' command is executed.
19:12:17 INFO  : 'ps7_post_config' command is executed.
19:12:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:18 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:12:18 INFO  : 'configparams force-mem-access 0' command is executed.
19:12:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:12:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:18 INFO  : 'con' command is executed.
19:12:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:12:18 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\SDO_LVDS\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
19:12:42 INFO  : Disconnected from the channel tcfchan#16.
19:12:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:12:42 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
19:12:42 INFO  : 'jtag frequency' command is executed.
19:12:42 INFO  : Context for 'APU' is selected.
19:12:42 INFO  : System reset is completed.
19:12:45 INFO  : 'after 3000' command is executed.
19:12:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
19:12:49 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
19:12:49 INFO  : Context for 'APU' is selected.
19:12:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
19:12:49 INFO  : 'configparams force-mem-access 1' command is executed.
19:12:49 INFO  : Context for 'APU' is selected.
19:12:49 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
19:12:50 INFO  : 'ps7_init' command is executed.
19:12:50 INFO  : 'ps7_post_config' command is executed.
19:12:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:50 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:12:50 INFO  : 'configparams force-mem-access 0' command is executed.
19:12:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:12:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:50 INFO  : 'con' command is executed.
19:12:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:12:50 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\SDO_LVDS\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
19:15:20 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
19:15:27 INFO  : Disconnected from the channel tcfchan#17.
19:15:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:15:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:15:37 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:15:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:15:43 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
19:15:43 INFO  : 'jtag frequency' command is executed.
19:15:43 INFO  : Context for 'APU' is selected.
19:15:43 INFO  : System reset is completed.
19:15:46 INFO  : 'after 3000' command is executed.
19:15:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
19:15:50 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
19:15:50 INFO  : Context for 'APU' is selected.
19:15:50 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
19:15:50 INFO  : 'configparams force-mem-access 1' command is executed.
19:15:50 INFO  : Context for 'APU' is selected.
19:15:50 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
19:15:50 INFO  : 'ps7_init' command is executed.
19:15:50 INFO  : 'ps7_post_config' command is executed.
19:15:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:15:51 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:15:51 INFO  : 'configparams force-mem-access 0' command is executed.
19:15:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:15:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:15:51 INFO  : 'con' command is executed.
19:15:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:15:51 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\SDO_LVDS\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
19:16:56 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
19:17:00 INFO  : Disconnected from the channel tcfchan#18.
19:17:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:17:00 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
19:17:00 INFO  : 'jtag frequency' command is executed.
19:17:00 INFO  : Context for 'APU' is selected.
19:17:00 INFO  : System reset is completed.
19:17:03 INFO  : 'after 3000' command is executed.
19:17:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
19:17:08 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
19:17:08 INFO  : Context for 'APU' is selected.
19:17:08 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
19:17:08 INFO  : 'configparams force-mem-access 1' command is executed.
19:17:08 INFO  : Context for 'APU' is selected.
19:17:08 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
19:17:08 INFO  : 'ps7_init' command is executed.
19:17:08 INFO  : 'ps7_post_config' command is executed.
19:17:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:09 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:17:09 INFO  : 'configparams force-mem-access 0' command is executed.
19:17:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:17:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:09 INFO  : 'con' command is executed.
19:17:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:17:09 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\SDO_LVDS\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
19:17:30 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
19:17:34 INFO  : Disconnected from the channel tcfchan#19.
19:17:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:17:34 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
19:17:34 INFO  : 'jtag frequency' command is executed.
19:17:34 INFO  : Context for 'APU' is selected.
19:17:34 INFO  : System reset is completed.
19:17:37 INFO  : 'after 3000' command is executed.
19:17:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
19:17:41 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
19:17:41 INFO  : Context for 'APU' is selected.
19:17:41 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
19:17:41 INFO  : 'configparams force-mem-access 1' command is executed.
19:17:41 INFO  : Context for 'APU' is selected.
19:17:41 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
19:17:42 INFO  : 'ps7_init' command is executed.
19:17:42 INFO  : 'ps7_post_config' command is executed.
19:17:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:42 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:17:42 INFO  : 'configparams force-mem-access 0' command is executed.
19:17:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:17:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:42 INFO  : 'con' command is executed.
19:17:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:17:42 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\SDO_LVDS\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
19:18:44 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
19:19:17 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
19:19:22 INFO  : Disconnected from the channel tcfchan#20.
19:19:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:19:22 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
19:19:22 INFO  : 'jtag frequency' command is executed.
19:19:22 INFO  : Context for 'APU' is selected.
19:19:22 INFO  : System reset is completed.
19:19:25 INFO  : 'after 3000' command is executed.
19:19:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
19:19:29 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
19:19:29 INFO  : Context for 'APU' is selected.
19:19:29 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
19:19:29 INFO  : 'configparams force-mem-access 1' command is executed.
19:19:29 INFO  : Context for 'APU' is selected.
19:19:29 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
19:19:30 INFO  : 'ps7_init' command is executed.
19:19:30 INFO  : 'ps7_post_config' command is executed.
19:19:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:30 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:19:30 INFO  : 'configparams force-mem-access 0' command is executed.
19:19:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:19:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:30 INFO  : 'con' command is executed.
19:19:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:19:30 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\SDO_LVDS\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
19:20:23 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
19:20:28 INFO  : Disconnected from the channel tcfchan#22.
19:20:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:20:28 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
19:20:28 INFO  : 'jtag frequency' command is executed.
19:20:28 INFO  : Context for 'APU' is selected.
19:20:28 INFO  : System reset is completed.
19:20:31 INFO  : 'after 3000' command is executed.
19:20:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
19:20:36 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
19:20:36 INFO  : Context for 'APU' is selected.
19:20:36 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
19:20:36 INFO  : 'configparams force-mem-access 1' command is executed.
19:20:36 INFO  : Context for 'APU' is selected.
19:20:36 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
19:20:36 INFO  : 'ps7_init' command is executed.
19:20:36 INFO  : 'ps7_post_config' command is executed.
19:20:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:37 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:20:37 INFO  : 'configparams force-mem-access 0' command is executed.
19:20:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:20:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:37 INFO  : 'con' command is executed.
19:20:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:20:37 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\SDO_LVDS\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
11:53:50 INFO  : Disconnected from the channel tcfchan#23.
11:54:08 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
11:55:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:55:28 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
11:55:28 INFO  : 'jtag frequency' command is executed.
11:55:28 INFO  : Context for 'APU' is selected.
11:55:28 INFO  : System reset is completed.
11:55:31 INFO  : 'after 3000' command is executed.
11:55:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
11:55:35 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
11:55:35 INFO  : Context for 'APU' is selected.
11:55:35 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
11:55:35 INFO  : 'configparams force-mem-access 1' command is executed.
11:55:35 INFO  : Context for 'APU' is selected.
11:55:35 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
11:55:36 INFO  : 'ps7_init' command is executed.
11:55:36 INFO  : 'ps7_post_config' command is executed.
11:55:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:55:37 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:55:37 INFO  : 'configparams force-mem-access 0' command is executed.
11:55:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:55:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:55:37 INFO  : 'con' command is executed.
11:55:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:55:37 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\SDO_LVDS\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
12:07:10 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
12:07:15 INFO  : Disconnected from the channel tcfchan#24.
12:07:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:07:21 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
12:07:21 INFO  : 'jtag frequency' command is executed.
12:07:21 INFO  : Context for 'APU' is selected.
12:07:21 INFO  : System reset is completed.
12:07:24 INFO  : 'after 3000' command is executed.
12:07:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
12:07:28 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
12:07:28 INFO  : Context for 'APU' is selected.
12:07:28 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
12:07:28 INFO  : 'configparams force-mem-access 1' command is executed.
12:07:28 INFO  : Context for 'APU' is selected.
12:07:28 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
12:07:29 INFO  : 'ps7_init' command is executed.
12:07:29 INFO  : 'ps7_post_config' command is executed.
12:07:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:29 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:07:30 INFO  : 'configparams force-mem-access 0' command is executed.
12:07:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:07:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:30 INFO  : 'con' command is executed.
12:07:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:07:30 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\SDO_LVDS\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
12:10:21 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
12:10:26 INFO  : Disconnected from the channel tcfchan#25.
12:10:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:10:35 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
12:10:35 INFO  : 'jtag frequency' command is executed.
12:10:35 INFO  : Context for 'APU' is selected.
12:10:35 INFO  : System reset is completed.
12:10:38 INFO  : 'after 3000' command is executed.
12:10:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
12:10:42 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
12:10:42 INFO  : Context for 'APU' is selected.
12:10:42 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
12:10:42 INFO  : 'configparams force-mem-access 1' command is executed.
12:10:42 INFO  : Context for 'APU' is selected.
12:10:42 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
12:10:43 INFO  : 'ps7_init' command is executed.
12:10:43 INFO  : 'ps7_post_config' command is executed.
12:10:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:10:43 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:10:44 INFO  : 'configparams force-mem-access 0' command is executed.
12:10:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:10:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:10:44 INFO  : 'con' command is executed.
12:10:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:10:44 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\SDO_LVDS\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
12:12:24 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
12:12:27 INFO  : Disconnected from the channel tcfchan#26.
12:12:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:12:31 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
12:12:31 INFO  : 'jtag frequency' command is executed.
12:12:31 INFO  : Context for 'APU' is selected.
12:12:32 INFO  : System reset is completed.
12:12:35 INFO  : 'after 3000' command is executed.
12:12:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
12:12:39 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
12:12:39 INFO  : Context for 'APU' is selected.
12:12:39 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
12:12:39 INFO  : 'configparams force-mem-access 1' command is executed.
12:12:39 INFO  : Context for 'APU' is selected.
12:12:39 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
12:12:39 INFO  : 'ps7_init' command is executed.
12:12:39 INFO  : 'ps7_post_config' command is executed.
12:12:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:12:40 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:12:40 INFO  : 'configparams force-mem-access 0' command is executed.
12:12:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:12:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:12:40 INFO  : 'con' command is executed.
12:12:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:12:40 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\SDO_LVDS\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
12:15:48 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
12:15:53 INFO  : Disconnected from the channel tcfchan#27.
12:15:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:15:59 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
12:15:59 INFO  : 'jtag frequency' command is executed.
12:15:59 INFO  : Context for 'APU' is selected.
12:15:59 INFO  : System reset is completed.
12:16:02 INFO  : 'after 3000' command is executed.
12:16:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
12:16:06 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
12:16:06 INFO  : Context for 'APU' is selected.
12:16:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
12:16:06 INFO  : 'configparams force-mem-access 1' command is executed.
12:16:06 INFO  : Context for 'APU' is selected.
12:16:06 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
12:16:06 INFO  : 'ps7_init' command is executed.
12:16:06 INFO  : 'ps7_post_config' command is executed.
12:16:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:16:07 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:16:07 INFO  : 'configparams force-mem-access 0' command is executed.
12:16:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:16:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:16:07 INFO  : 'con' command is executed.
12:16:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:16:07 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\SDO_LVDS\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
12:23:51 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
12:23:54 INFO  : Disconnected from the channel tcfchan#28.
12:24:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:24:03 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
12:24:03 INFO  : 'jtag frequency' command is executed.
12:24:03 INFO  : Context for 'APU' is selected.
12:24:03 INFO  : System reset is completed.
12:24:06 INFO  : 'after 3000' command is executed.
12:24:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
12:24:10 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
12:24:10 INFO  : Context for 'APU' is selected.
12:24:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
12:24:10 INFO  : 'configparams force-mem-access 1' command is executed.
12:24:10 INFO  : Context for 'APU' is selected.
12:24:10 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
12:24:11 INFO  : 'ps7_init' command is executed.
12:24:11 INFO  : 'ps7_post_config' command is executed.
12:24:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:24:11 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:24:11 INFO  : 'configparams force-mem-access 0' command is executed.
12:24:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:24:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:24:12 INFO  : 'con' command is executed.
12:24:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:24:12 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\SDO_LVDS\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
12:25:16 INFO  : Disconnected from the channel tcfchan#29.
12:25:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:25:26 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
12:25:26 INFO  : 'jtag frequency' command is executed.
12:25:26 INFO  : Context for 'APU' is selected.
12:25:26 INFO  : System reset is completed.
12:25:29 INFO  : 'after 3000' command is executed.
12:25:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
12:25:33 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
12:25:33 INFO  : Context for 'APU' is selected.
12:25:33 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
12:25:33 INFO  : 'configparams force-mem-access 1' command is executed.
12:25:33 INFO  : Context for 'APU' is selected.
12:25:33 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
12:25:34 INFO  : 'ps7_init' command is executed.
12:25:34 INFO  : 'ps7_post_config' command is executed.
12:25:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:34 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:25:34 INFO  : 'configparams force-mem-access 0' command is executed.
12:25:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:25:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:34 INFO  : 'con' command is executed.
12:25:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:25:34 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\SDO_LVDS\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
12:27:36 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
12:27:40 INFO  : Disconnected from the channel tcfchan#30.
12:27:46 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
12:27:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:27:49 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
12:27:49 INFO  : 'jtag frequency' command is executed.
12:27:49 INFO  : Context for 'APU' is selected.
12:27:49 INFO  : System reset is completed.
12:27:52 INFO  : 'after 3000' command is executed.
12:27:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
12:27:57 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
12:27:57 INFO  : Context for 'APU' is selected.
12:27:57 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
12:27:57 INFO  : 'configparams force-mem-access 1' command is executed.
12:27:57 INFO  : Context for 'APU' is selected.
12:27:57 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
12:27:57 INFO  : 'ps7_init' command is executed.
12:27:57 INFO  : 'ps7_post_config' command is executed.
12:27:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:27:58 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:27:58 INFO  : 'configparams force-mem-access 0' command is executed.
12:27:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:27:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:27:58 INFO  : 'con' command is executed.
12:27:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:27:58 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\SDO_LVDS\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
12:30:20 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
12:30:27 INFO  : Disconnected from the channel tcfchan#31.
12:30:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:30:27 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
12:30:27 INFO  : 'jtag frequency' command is executed.
12:30:27 INFO  : Context for 'APU' is selected.
12:30:27 INFO  : System reset is completed.
12:30:30 INFO  : 'after 3000' command is executed.
12:30:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
12:30:34 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
12:30:34 INFO  : Context for 'APU' is selected.
12:30:34 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
12:30:34 INFO  : 'configparams force-mem-access 1' command is executed.
12:30:34 INFO  : Context for 'APU' is selected.
12:30:34 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
12:30:35 INFO  : 'ps7_init' command is executed.
12:30:35 INFO  : 'ps7_post_config' command is executed.
12:30:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:35 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:30:35 INFO  : 'configparams force-mem-access 0' command is executed.
12:30:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:30:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:36 INFO  : 'con' command is executed.
12:30:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:30:36 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\SDO_LVDS\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
12:32:54 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
12:33:01 INFO  : Disconnected from the channel tcfchan#32.
12:33:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:33:01 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
12:33:01 INFO  : 'jtag frequency' command is executed.
12:33:01 INFO  : Context for 'APU' is selected.
12:33:01 INFO  : System reset is completed.
12:33:04 INFO  : 'after 3000' command is executed.
12:33:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
12:33:08 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
12:33:08 INFO  : Context for 'APU' is selected.
12:33:08 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
12:33:08 INFO  : 'configparams force-mem-access 1' command is executed.
12:33:08 INFO  : Context for 'APU' is selected.
12:33:08 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
12:33:09 INFO  : 'ps7_init' command is executed.
12:33:09 INFO  : 'ps7_post_config' command is executed.
12:33:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:33:10 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:33:10 INFO  : 'configparams force-mem-access 0' command is executed.
12:33:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:33:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:33:10 INFO  : 'con' command is executed.
12:33:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:33:10 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\SDO_LVDS\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
12:40:21 INFO  : Disconnected from the channel tcfchan#33.
12:40:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:21 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
12:40:21 INFO  : 'jtag frequency' command is executed.
12:40:21 INFO  : Context for 'APU' is selected.
12:40:21 INFO  : System reset is completed.
12:40:24 INFO  : 'after 3000' command is executed.
12:40:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
12:40:28 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
12:40:28 INFO  : Context for 'APU' is selected.
12:40:28 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
12:40:28 INFO  : 'configparams force-mem-access 1' command is executed.
12:40:28 INFO  : Context for 'APU' is selected.
12:40:28 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
12:40:29 INFO  : 'ps7_init' command is executed.
12:40:29 INFO  : 'ps7_post_config' command is executed.
12:40:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:29 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:40:30 INFO  : 'configparams force-mem-access 0' command is executed.
12:40:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:40:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:30 INFO  : 'con' command is executed.
12:40:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:40:30 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\SDO_LVDS\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
14:36:43 INFO  : Disconnected from the channel tcfchan#34.
17:33:03 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
17:40:39 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
17:41:29 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
17:49:55 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
17:50:07 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
17:53:11 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
17:53:22 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
18:10:48 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
18:14:35 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
18:14:35 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
18:14:37 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
18:14:44 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
18:21:42 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
18:21:42 INFO  : Result from executing command 'getPlatforms': lvds_test_wrapper|C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/lvds_test_wrapper.xpfm;xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
18:21:43 INFO  : Checking for BSP changes to sync application flags for project 'sdo_test_app'...
18:32:50 INFO  : Result from executing command 'getProjects': sdo_test_wrapper
18:32:50 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
18:32:51 ERROR : An unexpected exception occurred in the module 'platform project logging'
18:32:52 INFO  : Platform 'sdo_test_wrapper' is added to custom repositories.
18:33:02 INFO  : Platform 'sdo_test_wrapper' is added to custom repositories.
18:36:07 INFO  : Result from executing command 'getProjects': sdo_test_wrapper
18:36:07 INFO  : Result from executing command 'getPlatforms': sdo_test_wrapper|C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/sdo_test_wrapper/export/sdo_test_wrapper/sdo_test_wrapper.xpfm;xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
18:36:08 INFO  : Checking for BSP changes to sync application flags for project 'sdo_test_app'...
18:37:30 INFO  : Checking for BSP changes to sync application flags for project 'sdo_test_app'...
17:32:23 DEBUG : Logs will be stored at 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/IDE.log'.
17:32:24 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\19165\Documents\Xilinx_Projects\SDO_LVDS\vitis_workspace\temp_xsdb_launch_script.tcl
17:32:28 INFO  : Registering command handlers for Vitis TCF services
17:32:28 INFO  : XSCT server has started successfully.
17:32:28 INFO  : Platform repository initialization has completed.
17:32:31 INFO  : plnx-install-location is set to ''
17:32:31 INFO  : Successfully done setting XSCT server connection channel  
17:32:31 INFO  : Successfully done query RDI_DATADIR 
17:32:31 INFO  : Successfully done setting workspace for the tool. 
17:46:05 INFO  : Result from executing command 'getProjects': sdo_test_wrapper
17:46:05 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
17:46:06 INFO  : Checking for BSP changes to sync application flags for project 'sdo_test_app'...
17:58:32 INFO  : Checking for BSP changes to sync application flags for project 'sdo_test_app'...
18:02:46 INFO  : Checking for BSP changes to sync application flags for project 'sdo_test_app'...
18:04:23 INFO  : Checking for BSP changes to sync application flags for project 'sdo_test_app'...
19:17:43 DEBUG : Logs will be stored at 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/IDE.log'.
19:17:44 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\19165\Documents\Xilinx_Projects\SDO_LVDS\vitis_workspace\temp_xsdb_launch_script.tcl
19:17:46 INFO  : XSCT server has started successfully.
19:17:46 INFO  : plnx-install-location is set to ''
19:17:46 INFO  : Successfully done setting XSCT server connection channel  
19:17:46 INFO  : Successfully done setting workspace for the tool. 
19:17:46 INFO  : Successfully done query RDI_DATADIR 
19:17:47 INFO  : Registering command handlers for Vitis TCF services
19:17:47 INFO  : Platform repository initialization has completed.
11:48:54 WARN  : An unexpected exception occurred in the module 'platform project logging'
11:51:47 INFO  : Result from executing command 'getProjects': sdo_test_wrapper
11:51:47 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
11:51:49 WARN  : An unexpected exception occurred in the module 'platform project logging'
11:51:50 INFO  : Platform 'sdo_test_wrapper' is added to custom repositories.
11:52:03 INFO  : Platform 'sdo_test_wrapper' is added to custom repositories.
11:53:37 INFO  : Checking for BSP changes to sync application flags for project 'sdo_test_app'...
11:53:37 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;sdo_test_app;sdo_test_app_system;sdo_test_wrapper
11:53:37 WARN  : Failed to closehw "C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/sdo_test_wrapper/export/sdo_test_wrapper/hw/sdo_test_wrapper.xsa"
Reason: C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/sdo_test_wrapper/export/sdo_test_wrapper/hw/sdo_test_wrapper.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
11:53:37 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;sdo_test_app;sdo_test_app_system;sdo_test_wrapper
11:53:37 ERROR : Failed to openhw "C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/sdo_test_wrapper/export/sdo_test_wrapper/hw/sdo_test_wrapper.xsa"
Reason: C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/sdo_test_wrapper/export/sdo_test_wrapper/hw/sdo_test_wrapper.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
11:53:37 ERROR : Failed to update application flags from BSP for 'sdo_test_app'. Reason: null
java.lang.NullPointerException: null
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.<init>(SDxSwPlatform.java:305) ~[com.xilinx.sdx.sw_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.create(SDxSwPlatform.java:214) ~[com.xilinx.sdx.sw_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sdk.core.util.SdkPlatformHelper.getSwPlatform(SdkPlatformHelper.java:64) ~[com.xilinx.sdx.sdk.core_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.getSwPlatform(SdkMakefileGenerationListener.java:160) ~[com.xilinx.sdx.sdk.core_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:78) [com.xilinx.sdx.sdk.core_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48) [com.xilinx.sdx.sdk.core_1.0.0.202310091710.jar:?]
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91) [com.xilinx.sdk.managedbuilder_1.0.0.202310091710.jar:?]
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.regenerateMakefiles(XilinxGnuMakefileGenerator.java:75) [com.xilinx.sdk.managedbuilder_1.0.0.202310091710.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1006) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:513) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) [org.eclipse.equinox.common_3.11.0.v20200206-0817.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) [org.eclipse.equinox.common_3.11.0.v20200206-0817.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291) [org.eclipse.ui.ide_3.17.0.v20200217-1511.jar:?]
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63) [org.eclipse.core.jobs_3.10.700.v20200106-1020.jar:?]
11:54:18 INFO  : Result from executing command 'getProjects': sdo_test_wrapper
11:54:18 INFO  : Result from executing command 'getPlatforms': sdo_test_wrapper|C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/sdo_test_wrapper/export/sdo_test_wrapper/sdo_test_wrapper.xpfm;xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
11:54:19 INFO  : Checking for BSP changes to sync application flags for project 'sdo_test_app'...
12:07:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:07:41 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
12:07:41 INFO  : 'jtag frequency' command is executed.
12:07:41 INFO  : Context for 'APU' is selected.
12:07:41 INFO  : System reset is completed.
12:07:44 INFO  : 'after 3000' command is executed.
12:07:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
12:07:48 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/sdo_test_app/_ide/bitstream/sdo_test_wrapper.bit"
12:07:48 INFO  : Context for 'APU' is selected.
12:07:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/sdo_test_wrapper/export/sdo_test_wrapper/hw/sdo_test_wrapper.xsa'.
12:07:48 INFO  : 'configparams force-mem-access 1' command is executed.
12:07:48 INFO  : Context for 'APU' is selected.
12:07:49 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/sdo_test_app/_ide/psinit/ps7_init.tcl' is done.
12:07:49 INFO  : 'ps7_init' command is executed.
12:07:49 INFO  : 'ps7_post_config' command is executed.
12:07:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:50 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/sdo_test_app/Debug/sdo_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:07:50 INFO  : 'configparams force-mem-access 0' command is executed.
12:07:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/sdo_test_app/_ide/bitstream/sdo_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/sdo_test_wrapper/export/sdo_test_wrapper/hw/sdo_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/sdo_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/sdo_test_app/Debug/sdo_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:07:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:50 INFO  : 'con' command is executed.
12:07:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:07:50 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\SDO_LVDS\vitis_workspace\sdo_test_app_system\_ide\scripts\systemdebugger_sdo_test_app_system_standalone.tcl'
12:33:31 INFO  : Disconnected from the channel tcfchan#3.
12:34:29 INFO  : Result from executing command 'getProjects': sdo_test_wrapper
12:34:29 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
12:34:31 INFO  : Platform 'sdo_test_wrapper' is added to custom repositories.
12:34:41 INFO  : Platform 'sdo_test_wrapper' is added to custom repositories.
12:45:21 DEBUG : Logs will be stored at 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/IDE.log'.
12:45:22 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\19165\Documents\Xilinx_Projects\SDO_LVDS\vitis_workspace\temp_xsdb_launch_script.tcl
12:45:24 INFO  : XSCT server has started successfully.
12:45:24 INFO  : Successfully done setting XSCT server connection channel  
12:45:24 INFO  : plnx-install-location is set to ''
12:45:24 INFO  : Successfully done setting workspace for the tool. 
12:45:26 INFO  : Registering command handlers for Vitis TCF services
12:45:27 INFO  : Platform repository initialization has completed.
12:45:29 INFO  : Successfully done query RDI_DATADIR 
12:46:40 WARN  : An unexpected exception occurred in the module 'platform project logging'
12:47:31 INFO  : Result from executing command 'getProjects': sdo_test_wrapper
12:47:31 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
12:47:32 WARN  : An unexpected exception occurred in the module 'platform project logging'
12:47:33 INFO  : Platform 'sdo_test_wrapper' is added to custom repositories.
12:47:43 INFO  : Platform 'sdo_test_wrapper' is added to custom repositories.
12:49:30 INFO  : Result from executing command 'getProjects': sdo_test_wrapper
12:49:30 INFO  : Result from executing command 'getPlatforms': sdo_test_wrapper|C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/sdo_test_wrapper/export/sdo_test_wrapper/sdo_test_wrapper.xpfm;xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
12:49:32 INFO  : Checking for BSP changes to sync application flags for project 'sdo_test_app'...
13:14:05 INFO  : Result from executing command 'getProjects': sdo_test_wrapper
13:14:05 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
13:14:08 INFO  : Platform 'sdo_test_wrapper' is added to custom repositories.
13:14:12 ERROR : 
java.lang.NullPointerException: null
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:761) ~[?:?]
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177) ~[?:?]
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54) ~[?:?]
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.ManagedAppCreator.updateSwBuildOptions(ManagedAppCreator.java:82) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.ManagedAppCreator.create(ManagedAppCreator.java:54) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.StandaloneProjectHandler.createCoreApp(StandaloneProjectHandler.java:79) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.createApplication(AppCreationHandler.java:79) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.execute(AppCreationHandler.java:69) ~[?:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.executeInternal(SdkAppCreationHandler.java:75) ~[?:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.lambda$1(SdkAppCreationHandler.java:67) ~[?:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292) ~[org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2312) ~[org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.execute(SdkAppCreationHandler.java:66) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler.createApplicationProject(NewProjectCreationHandler.java:237) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler.internalExecute(NewProjectCreationHandler.java:385) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler$1.execute(NewProjectCreationHandler.java:100) ~[?:?]
	at org.eclipse.ui.actions.WorkspaceModifyOperation.lambda$0(WorkspaceModifyOperation.java:110) ~[?:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2317) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.ui.actions.WorkspaceModifyOperation.run(WorkspaceModifyOperation.java:131) [org.eclipse.ui.ide_3.17.0.v20200217-1511.jar:?]
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:122) [org.eclipse.jface_3.19.0.v20200218-1607.jar:?]
13:14:12 ERROR : Failed to create application project
org.eclipse.core.runtime.CoreException: Unexpected error occurred. Please check log for further details.
	at com.xilinx.sdx.sdk.core.gen.StandaloneProjectHandler.createCoreApp(StandaloneProjectHandler.java:150) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.createApplication(AppCreationHandler.java:79) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.execute(AppCreationHandler.java:69) ~[?:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.executeInternal(SdkAppCreationHandler.java:75) ~[?:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.lambda$1(SdkAppCreationHandler.java:67) ~[?:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292) ~[org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2312) ~[org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.execute(SdkAppCreationHandler.java:66) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler.createApplicationProject(NewProjectCreationHandler.java:237) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler.internalExecute(NewProjectCreationHandler.java:385) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler$1.execute(NewProjectCreationHandler.java:100) ~[?:?]
	at org.eclipse.ui.actions.WorkspaceModifyOperation.lambda$0(WorkspaceModifyOperation.java:110) ~[?:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2317) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.ui.actions.WorkspaceModifyOperation.run(WorkspaceModifyOperation.java:131) [org.eclipse.ui.ide_3.17.0.v20200217-1511.jar:?]
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:122) [org.eclipse.jface_3.19.0.v20200218-1607.jar:?]
13:18:48 DEBUG : Logs will be stored at 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/IDE.log'.
13:18:50 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\19165\Documents\Xilinx_Projects\SDO_LVDS\vitis_workspace\temp_xsdb_launch_script.tcl
13:18:51 INFO  : Registering command handlers for Vitis TCF services
13:18:51 INFO  : Platform repository initialization has completed.
13:18:53 INFO  : XSCT server has started successfully.
13:18:53 INFO  : plnx-install-location is set to ''
13:18:53 INFO  : Successfully done setting XSCT server connection channel  
13:18:58 INFO  : Successfully done setting workspace for the tool. 
13:18:58 INFO  : Successfully done query RDI_DATADIR 
13:21:47 INFO  : Result from executing command 'getProjects': sdo_test_wrapper
13:21:47 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
13:21:48 WARN  : An unexpected exception occurred in the module 'platform project logging'
13:21:49 INFO  : Platform 'sdo_test_wrapper' is added to custom repositories.
13:21:58 INFO  : Platform 'sdo_test_wrapper' is added to custom repositories.
13:23:41 INFO  : Result from executing command 'getProjects': sdo_test_wrapper
13:23:41 INFO  : Result from executing command 'getPlatforms': sdo_test_wrapper|C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/sdo_test_wrapper/export/sdo_test_wrapper/sdo_test_wrapper.xpfm;xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
13:23:43 INFO  : Checking for BSP changes to sync application flags for project 'sdo_test_app'...
13:27:27 INFO  : Checking for BSP changes to sync application flags for project 'sdo_test_app'...
13:38:38 INFO  : Checking for BSP changes to sync application flags for project 'sdo_test_app'...
13:42:05 INFO  : Checking for BSP changes to sync application flags for project 'sdo_test_app'...
13:42:34 INFO  : Checking for BSP changes to sync application flags for project 'sdo_test_app'...
13:42:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:42:50 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
13:42:50 INFO  : 'jtag frequency' command is executed.
13:42:50 INFO  : Context for 'APU' is selected.
13:42:50 INFO  : System reset is completed.
13:42:53 INFO  : 'after 3000' command is executed.
13:42:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
13:42:57 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/sdo_test_app/_ide/bitstream/sdo_test_wrapper.bit"
13:42:57 INFO  : Context for 'APU' is selected.
13:42:57 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/sdo_test_wrapper/export/sdo_test_wrapper/hw/sdo_test_wrapper.xsa'.
13:42:57 INFO  : 'configparams force-mem-access 1' command is executed.
13:42:57 INFO  : Context for 'APU' is selected.
13:42:57 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/sdo_test_app/_ide/psinit/ps7_init.tcl' is done.
13:42:58 INFO  : 'ps7_init' command is executed.
13:42:58 INFO  : 'ps7_post_config' command is executed.
13:42:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:59 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/sdo_test_app/Debug/sdo_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:42:59 INFO  : 'configparams force-mem-access 0' command is executed.
13:42:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/sdo_test_app/_ide/bitstream/sdo_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/sdo_test_wrapper/export/sdo_test_wrapper/hw/sdo_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/sdo_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/sdo_test_app/Debug/sdo_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:42:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:59 INFO  : 'con' command is executed.
13:42:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:42:59 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\SDO_LVDS\vitis_workspace\sdo_test_app_system\_ide\scripts\systemdebugger_sdo_test_app_system_standalone.tcl'
13:46:36 INFO  : Checking for BSP changes to sync application flags for project 'sdo_test_app'...
13:46:40 INFO  : Disconnected from the channel tcfchan#2.
13:46:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:46:41 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
13:46:41 INFO  : 'jtag frequency' command is executed.
13:46:41 INFO  : Context for 'APU' is selected.
13:46:41 INFO  : System reset is completed.
13:46:44 INFO  : 'after 3000' command is executed.
13:46:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
13:46:48 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/sdo_test_app/_ide/bitstream/sdo_test_wrapper.bit"
13:46:48 INFO  : Context for 'APU' is selected.
13:46:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/sdo_test_wrapper/export/sdo_test_wrapper/hw/sdo_test_wrapper.xsa'.
13:46:48 INFO  : 'configparams force-mem-access 1' command is executed.
13:46:48 INFO  : Context for 'APU' is selected.
13:46:48 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/sdo_test_app/_ide/psinit/ps7_init.tcl' is done.
13:46:49 INFO  : 'ps7_init' command is executed.
13:46:49 INFO  : 'ps7_post_config' command is executed.
13:46:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:46:49 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/sdo_test_app/Debug/sdo_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:46:49 INFO  : 'configparams force-mem-access 0' command is executed.
13:46:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/sdo_test_app/_ide/bitstream/sdo_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/sdo_test_wrapper/export/sdo_test_wrapper/hw/sdo_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/sdo_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/sdo_test_app/Debug/sdo_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:46:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:46:50 INFO  : 'con' command is executed.
13:46:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:46:50 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\SDO_LVDS\vitis_workspace\sdo_test_app_system\_ide\scripts\systemdebugger_sdo_test_app_system_standalone.tcl'
14:12:31 INFO  : Disconnected from the channel tcfchan#3.
14:12:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:31 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
14:12:31 INFO  : 'jtag frequency' command is executed.
14:12:31 INFO  : Context for 'APU' is selected.
14:12:31 INFO  : System reset is completed.
14:12:34 INFO  : 'after 3000' command is executed.
14:12:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
14:12:38 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/sdo_test_app/_ide/bitstream/sdo_test_wrapper.bit"
14:12:38 INFO  : Context for 'APU' is selected.
14:12:38 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/sdo_test_wrapper/export/sdo_test_wrapper/hw/sdo_test_wrapper.xsa'.
14:12:38 INFO  : 'configparams force-mem-access 1' command is executed.
14:12:38 INFO  : Context for 'APU' is selected.
14:12:38 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/sdo_test_app/_ide/psinit/ps7_init.tcl' is done.
14:12:39 INFO  : 'ps7_init' command is executed.
14:12:39 INFO  : 'ps7_post_config' command is executed.
14:12:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:40 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/sdo_test_app/Debug/sdo_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:12:40 INFO  : 'configparams force-mem-access 0' command is executed.
14:12:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/sdo_test_app/_ide/bitstream/sdo_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/sdo_test_wrapper/export/sdo_test_wrapper/hw/sdo_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/sdo_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/sdo_test_app/Debug/sdo_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:12:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:40 INFO  : 'con' command is executed.
14:12:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:12:40 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\SDO_LVDS\vitis_workspace\sdo_test_app_system\_ide\scripts\systemdebugger_sdo_test_app_system_standalone.tcl'
14:42:32 INFO  : Checking for BSP changes to sync application flags for project 'sdo_test_app'...
14:42:36 INFO  : Disconnected from the channel tcfchan#4.
14:42:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:36 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
14:42:36 INFO  : 'jtag frequency' command is executed.
14:42:36 INFO  : Context for 'APU' is selected.
14:42:36 INFO  : System reset is completed.
14:42:39 INFO  : 'after 3000' command is executed.
14:42:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
14:42:43 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/sdo_test_app/_ide/bitstream/sdo_test_wrapper.bit"
14:42:43 INFO  : Context for 'APU' is selected.
14:42:44 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/sdo_test_wrapper/export/sdo_test_wrapper/hw/sdo_test_wrapper.xsa'.
14:42:44 INFO  : 'configparams force-mem-access 1' command is executed.
14:42:44 INFO  : Context for 'APU' is selected.
14:42:44 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/sdo_test_app/_ide/psinit/ps7_init.tcl' is done.
14:42:44 INFO  : 'ps7_init' command is executed.
14:42:44 INFO  : 'ps7_post_config' command is executed.
14:42:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:45 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/sdo_test_app/Debug/sdo_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:42:45 INFO  : 'configparams force-mem-access 0' command is executed.
14:42:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/sdo_test_app/_ide/bitstream/sdo_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/sdo_test_wrapper/export/sdo_test_wrapper/hw/sdo_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/sdo_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/sdo_test_app/Debug/sdo_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:42:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:45 INFO  : 'con' command is executed.
14:42:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:42:45 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\SDO_LVDS\vitis_workspace\sdo_test_app_system\_ide\scripts\systemdebugger_sdo_test_app_system_standalone.tcl'
14:55:19 INFO  : Disconnected from the channel tcfchan#5.
15:09:06 DEBUG : Logs will be stored at 'C:/Users/19165/Documents/Xilinx_Projects/SDO_test/vitis_workspace/IDE.log'.
15:09:06 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\19165\Documents\Xilinx_Projects\SDO_test\vitis_workspace\temp_xsdb_launch_script.tcl
15:09:10 INFO  : Registering command handlers for Vitis TCF services
15:09:10 INFO  : XSCT server has started successfully.
15:09:10 INFO  : Platform repository initialization has completed.
15:09:13 INFO  : Successfully done setting XSCT server connection channel  
15:09:13 INFO  : plnx-install-location is set to ''
15:09:13 INFO  : Successfully done query RDI_DATADIR 
15:09:13 INFO  : Successfully done setting workspace for the tool. 
15:09:17 INFO  : Checking for BSP changes to sync application flags for project 'sdo_test_app'...
15:12:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:12:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:12:44 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:12:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:12:54 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
15:12:54 INFO  : 'jtag frequency' command is executed.
15:12:54 INFO  : Context for 'APU' is selected.
15:12:54 INFO  : System reset is completed.
15:12:57 INFO  : 'after 3000' command is executed.
15:12:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
15:13:01 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/SDO_test/vitis_workspace/sdo_test_app/_ide/bitstream/sdo_test_wrapper.bit"
15:13:01 INFO  : Context for 'APU' is selected.
15:13:01 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/sdo_test_wrapper/export/sdo_test_wrapper/hw/sdo_test_wrapper.xsa'.
15:13:01 INFO  : 'configparams force-mem-access 1' command is executed.
15:13:01 INFO  : Context for 'APU' is selected.
15:13:01 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/SDO_test/vitis_workspace/sdo_test_app/_ide/psinit/ps7_init.tcl' is done.
15:13:02 INFO  : 'ps7_init' command is executed.
15:13:02 INFO  : 'ps7_post_config' command is executed.
15:13:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:03 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/SDO_test/vitis_workspace/sdo_test_app/Debug/sdo_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:13:03 INFO  : 'configparams force-mem-access 0' command is executed.
15:13:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/SDO_test/vitis_workspace/sdo_test_app/_ide/bitstream/sdo_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/sdo_test_wrapper/export/sdo_test_wrapper/hw/sdo_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/SDO_test/vitis_workspace/sdo_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/SDO_test/vitis_workspace/sdo_test_app/Debug/sdo_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:13:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:03 INFO  : 'con' command is executed.
15:13:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:13:03 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\SDO_test\vitis_workspace\sdo_test_app_system\_ide\scripts\systemdebugger_sdo_test_app_system_standalone.tcl'
