ftableid clock_id

//Level 2 clock gating setting
//MCUIF
memw32 0x1ff8003c    0xffffffff
 
//SGE [14:8]
//memw32 0x1ff83b00    0x0
clrbit32 0x1ff83b00 (0x7f<<8)

//HW_SE0
//set 0x1ff81b00    bit[9]=0x1
clrbit32 0x1ff81b08 (0x1<<9)
setbit32 0x1ff81b08 (0x1<<9)

//HW_SE1
//set 0x1ff81c00    bit[9]=0x1
clrbit32 0x1ff81c08 (0x1<<9)
setbit32 0x1ff81c08 (0x1<<9)

//HW_SE2
//set 0x1ff83d00    bit[9]=0x1
clrbit32 0x1ff83d08 (0x1<<9)
setbit32 0x1ff83d08 (0x1<<9)

//NFC bit[0] iclk level 1 clock gating enable A2ECO all enable
memw32 0x1ff81070    0xffffffff
memw32 0x1ff81074    0xffffffff
//DMAE 0 enable clockgating
//set 0x1ff81da0    bit[30:24] 0x0
clrbit32 0x1ff81da0 (0x7f<<24)

//HCT HCT_CLK_GATE_EN
//set 0x1ff83a48    bit[8] 0x1
clrbit32 0x1ff83a48 (0x1<<8)
setbit32 0x1ff83a48 (0x1<<8)

//HOSTC HOSTC_CLK#_GATE_EN
//set 0x1ff83a48    bit[3:0] 0xf
clrbit32 0x1ff83a48 (0xf<<0)
setbit32 0x1ff83a48 (0xf<<0)

//DNTRFC DNTRFC clk freerun
//set 0x1ff83a48    bit[20:16] 0x0
clrbit32 0x1ff83a48 (0x1f<<16)
// For L1.2 HCLK free running(0x1ff83a48[18]=1)
setbit32 0x1ff83a48 (0x1<<18)

//DRAMC bit[23] enable dramc power management
//set 0x1ff80C10    bit[23] 0x1
clrbit32 0x1ff80C10 (0x1<<23)
setbit32 0x1ff80C10 (0x1<<23)

//DRAMC bit[31] DIMM clock gating enable
//set 0x1ff80C70    bit[31] 0x1
//disable due to DCLK out of SelfRefresh only have 3nCLK 20170526  default is not gating
//clrbit32 0x1ff80C70 (0x1<<31)
//setbit32 0x1ff80C70 (0x1<<31)

//A2ECO the 1st request may be dropped when exiting L1 clock gating
setbit32 0x1ff80C90 (0x1<<0)

//PCIEGEN3 controll dynamic clock enable
//set 0x1ff837a4    bit[9:0] 0x3ff
clrbit32 0x1ff837a4 (0x3ff<<0)
setbit32 0x1ff837a4 (0x3ff<<0)

//FCU dynamic stop function controll
//set 0x1ff837b0    bit[16] 0x1
clrbit32 0x1ff837b0 (0x1<<16)
setbit32 0x1ff837b0 (0x1<<16)

//gate the clock of unused lanes 1:enable
//set 0x1ff837c0   bit[15] 0x1
clrbit32 0x1ff837c0 (0x1<<15)
setbit32 0x1ff837c0 (0x1<<15)

//Turn off TPLL when in L1 state 1:enable
//set 0x1ff837e8    bit[0] 0x1
//clrbit32 0x1ff837e8 (0x1<<0)
//setbit32 0x1ff837e8 (0x1<<0)

//Dynamic clock enable 1:enable
//set 0x1ff83808    bit[29:25] 0x1f
//for L1.2 Link Down problem Disable EPXC Power Management Control(0x1ff83808[28]=0)
clrbit32 0x1ff83808 (0x1f<<25)
setbit32 0x1ff83808 (0x17<<25)

//1:enable
//set 0x1ff837a4    bit[22:18] 0x1f
clrbit32 0x1ff83808 (0x1f<<18)
//setbit32 0x1ff83808 (0x1f<<18)
//set RDEVDETPM 1ff83808[22]=1'b0 for compliance test
setbit32 0x1ff83808 (0x0f<<18)

//EP_MSGC/EP_CFG dynamic clock enable 1:enable
//set 0x1ff837a4    bit[1:0] 0x3
clrbit32 0x1ff83808 (0x3<<8)
setbit32 0x1ff83808 (0x3<<8)

//PCIE EPHY 
//EPHY_RF module clock gating 1:enable
//set 0x1ff83c00   bit[31] 0x1
clrbit32 0x1ff83c00 (0x1<<31)
setbit32 0x1ff83c00 (0x1<<31)

//RDBGCLK_GATE 1:enable
//set 0x1ff83c04    bit[24] 0x1
//For L1.2 Disable RDBGCLK_GATE(0x1ff83c04[24]=0)
clrbit32 0x1ff83c04 (0x1<<24)
//setbit32 0x1ff83c04 (0x1<<24)

//PMU SATA ASR function 1:enable
//set 0x1ff81f10    bit[9] 0x1
clrbit32 0x1ff81f10 (0x1<<9)
setbit32 0x1ff81f10 (0x1<<9)

//RPMUCLK_GATE/RDBG_CLKEN set 0x1ff81f00    bit[5:4] 0x3
clrbit32 0x1ff81f00 (0x3<<4)
setbit32 0x1ff81f00 (0x3<<4)

//A2ECO DRAMC dynamic DET control support signal has
//setbit32 0x1ff81f00 (0x1<<24)

//OTFB bit[15] L2 clock enable for OTFB SRAM18(XOR redundant SRAM)
//set 0x1ff80020    bit[14:0] 0x7fff
clrbit32 0x1ff80020 (0xffff<<0)
setbit32 0x1ff80020 (0xffff<<0)

//OTFB
//set 0x1ff80020    bit[31:16] 0xffff
clrbit32 0x1ff80020 (0xffff<<16)
setbit32 0x1ff80020 (0xffff<<16)

//OTFBM
//OTFBM module clock gating enable 1:enable
//set 0x1ff80028    bit[16] 0x1
clrbit32 0x1ff80028 (0x1<<16)
setbit32 0x1ff80028 (0x1<<16)

//SNFC clock gating enable 1:enable
clrbit32 0x1ff800e0 (0x1<<24)
setbit32 0x1ff800e0 (0x1<<24)

//Histogram engine clock gating enable
clrbit32 0x1ff8c50c (0x1<<2)
setbit32 0x1ff8c50c (0x1<<2)

//Level 1 clock gating setting  anyother ones?
//EM module level 1 clock gating enable 0:enable
//set 0x1ff80014    bit[18] 0x0
//clrbit32 0x1ff80014 (0x1<<18)


//SDC/level 1 clock gating enable 0:enable
//set 0x1ff80014    bit[9:8] 0x0
//clrbit32 0x1ff80014 (0x3<<8)

//BUFM module level 1 clock gating
//set 0x1ff80014    bit[14] 0x0
//clrbit32 0x1ff80014 (0x1<<14)

//Test module/SNFC level 1 clock enable
//set 0x1ff80014    bit[23:22] 0x0
//clrbit32 0x1ff80014 (0x1<<23)
memw32 0x1ff80014 0xff7bbcff

//HOSTCRC module level 1 clock enable
//clrbit32 0x1ff80004 (0x1<<14)

//HGE/XORE module level 1 clock enable
//clrbit32 0x1ff80004 (0x3<<7)

//AHCI Hostc/SGE AHCI module level 1 clock enable  can not work delete
//clrbit32 0x1ff80004 (0x3<<0)
//clrbit32 0x1ff80004 (0x1<<0)

//Hardware managed L1 clock gating enable   delete
//clrbit32 0x1ff80004 (0x1<<11)
//setbit32 0x1ff80004 (0x1<<11)
memw32 0x1ff80004 0x10a7f

//NFC PATCH 400M
clrbit32 0x1ff8102C (0x3<<20)