
SN_Keyboard_assistant.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008e48  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007c8  08008fd8  08008fd8  00009fd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080097a0  080097a0  0000b0d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080097a0  080097a0  0000a7a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080097a8  080097a8  0000b0d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080097a8  080097a8  0000a7a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080097ac  080097ac  0000a7ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000d8  20000000  080097b0  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000008e8  200000d8  08009888  0000b0d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200009c0  08009888  0000b9c0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b0d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000123f0  00000000  00000000  0000b108  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003a87  00000000  00000000  0001d4f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e90  00000000  00000000  00020f80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ab6  00000000  00000000  00021e10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002928c  00000000  00000000  000228c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000138d1  00000000  00000000  0004bb52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ec4d5  00000000  00000000  0005f423  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014b8f8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004214  00000000  00000000  0014b93c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  0014fb50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000d8 	.word	0x200000d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008fc0 	.word	0x08008fc0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000dc 	.word	0x200000dc
 80001cc:	08008fc0 	.word	0x08008fc0

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <Button_Update>:
    lastReading = stableState;
    lastChangeTime = HAL_GetTick();
    pressedEventFlag = 0;
}

void Button_Update(void) {
 80002a0:	b580      	push	{r7, lr}
 80002a2:	b082      	sub	sp, #8
 80002a4:	af00      	add	r7, sp, #0
    // Read current raw state of the button pin
    GPIO_PinState rawState = HAL_GPIO_ReadPin(RESET_BTN_GPIO_Port, RESET_BTN_Pin);
 80002a6:	2101      	movs	r1, #1
 80002a8:	4819      	ldr	r0, [pc, #100]	@ (8000310 <Button_Update+0x70>)
 80002aa:	f001 fbfb 	bl	8001aa4 <HAL_GPIO_ReadPin>
 80002ae:	4603      	mov	r3, r0
 80002b0:	71fb      	strb	r3, [r7, #7]
    uint8_t rawPressed = (rawState == (RESET_BTN_ACTIVE_LEVEL ? GPIO_PIN_SET : GPIO_PIN_RESET)) ? 1 : 0;
 80002b2:	79fb      	ldrb	r3, [r7, #7]
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	bf0c      	ite	eq
 80002b8:	2301      	moveq	r3, #1
 80002ba:	2300      	movne	r3, #0
 80002bc:	b2db      	uxtb	r3, r3
 80002be:	71bb      	strb	r3, [r7, #6]

    if (rawPressed != lastReading) {
 80002c0:	4b14      	ldr	r3, [pc, #80]	@ (8000314 <Button_Update+0x74>)
 80002c2:	781b      	ldrb	r3, [r3, #0]
 80002c4:	79ba      	ldrb	r2, [r7, #6]
 80002c6:	429a      	cmp	r2, r3
 80002c8:	d007      	beq.n	80002da <Button_Update+0x3a>
        // Button state has changed (could be bounce), reset the debounce timer
        lastChangeTime = HAL_GetTick();
 80002ca:	f001 f8ff 	bl	80014cc <HAL_GetTick>
 80002ce:	4603      	mov	r3, r0
 80002d0:	4a11      	ldr	r2, [pc, #68]	@ (8000318 <Button_Update+0x78>)
 80002d2:	6013      	str	r3, [r2, #0]
        lastReading = rawPressed;
 80002d4:	4a0f      	ldr	r2, [pc, #60]	@ (8000314 <Button_Update+0x74>)
 80002d6:	79bb      	ldrb	r3, [r7, #6]
 80002d8:	7013      	strb	r3, [r2, #0]
    }
    // If the state remains changed for longer than the debounce delay, accept the new state
    if (rawPressed != stableState && (HAL_GetTick() - lastChangeTime) >= DEBOUNCE_DELAY_MS) {
 80002da:	4b10      	ldr	r3, [pc, #64]	@ (800031c <Button_Update+0x7c>)
 80002dc:	781b      	ldrb	r3, [r3, #0]
 80002de:	79ba      	ldrb	r2, [r7, #6]
 80002e0:	429a      	cmp	r2, r3
 80002e2:	d011      	beq.n	8000308 <Button_Update+0x68>
 80002e4:	f001 f8f2 	bl	80014cc <HAL_GetTick>
 80002e8:	4602      	mov	r2, r0
 80002ea:	4b0b      	ldr	r3, [pc, #44]	@ (8000318 <Button_Update+0x78>)
 80002ec:	681b      	ldr	r3, [r3, #0]
 80002ee:	1ad3      	subs	r3, r2, r3
 80002f0:	2b13      	cmp	r3, #19
 80002f2:	d909      	bls.n	8000308 <Button_Update+0x68>
        // Update the debounced stable state
        stableState = rawPressed;
 80002f4:	4a09      	ldr	r2, [pc, #36]	@ (800031c <Button_Update+0x7c>)
 80002f6:	79bb      	ldrb	r3, [r7, #6]
 80002f8:	7013      	strb	r3, [r2, #0]
        if (stableState == 1) {
 80002fa:	4b08      	ldr	r3, [pc, #32]	@ (800031c <Button_Update+0x7c>)
 80002fc:	781b      	ldrb	r3, [r3, #0]
 80002fe:	2b01      	cmp	r3, #1
 8000300:	d102      	bne.n	8000308 <Button_Update+0x68>
            // Button has transitioned from released to pressed
            pressedEventFlag = 1;
 8000302:	4b07      	ldr	r3, [pc, #28]	@ (8000320 <Button_Update+0x80>)
 8000304:	2201      	movs	r2, #1
 8000306:	701a      	strb	r2, [r3, #0]
        }
    }
}
 8000308:	bf00      	nop
 800030a:	3708      	adds	r7, #8
 800030c:	46bd      	mov	sp, r7
 800030e:	bd80      	pop	{r7, pc}
 8000310:	48000400 	.word	0x48000400
 8000314:	200000f5 	.word	0x200000f5
 8000318:	200000f8 	.word	0x200000f8
 800031c:	200000f4 	.word	0x200000f4
 8000320:	200000fc 	.word	0x200000fc

08000324 <Button_WasPressedEvent>:

uint8_t Button_WasPressedEvent(void) {
 8000324:	b480      	push	{r7}
 8000326:	af00      	add	r7, sp, #0
    if (pressedEventFlag) {
 8000328:	4b07      	ldr	r3, [pc, #28]	@ (8000348 <Button_WasPressedEvent+0x24>)
 800032a:	781b      	ldrb	r3, [r3, #0]
 800032c:	2b00      	cmp	r3, #0
 800032e:	d004      	beq.n	800033a <Button_WasPressedEvent+0x16>
        // A press event was detected since last check
        pressedEventFlag = 0;
 8000330:	4b05      	ldr	r3, [pc, #20]	@ (8000348 <Button_WasPressedEvent+0x24>)
 8000332:	2200      	movs	r2, #0
 8000334:	701a      	strb	r2, [r3, #0]
        return 1;
 8000336:	2301      	movs	r3, #1
 8000338:	e000      	b.n	800033c <Button_WasPressedEvent+0x18>
    }
    return 0;
 800033a:	2300      	movs	r3, #0
}
 800033c:	4618      	mov	r0, r3
 800033e:	46bd      	mov	sp, r7
 8000340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000344:	4770      	bx	lr
 8000346:	bf00      	nop
 8000348:	200000fc 	.word	0x200000fc

0800034c <lcd_pulse_enable>:
#include <string.h>         // For strlen if needed (not strictly required here)

/**
 * @brief Pulse the LCD Enable line (E) to latch the data.
 */
static void lcd_pulse_enable(void) {
 800034c:	b580      	push	{r7, lr}
 800034e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LCD_E_GPIO_Port, LCD_E_Pin, GPIO_PIN_SET);
 8000350:	2201      	movs	r2, #1
 8000352:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000356:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800035a:	f001 fbbb 	bl	8001ad4 <HAL_GPIO_WritePin>
    // E pulse width >= 450 ns. Use a short delay to ensure the LCD latches the data.
    HAL_Delay(1);  // 1 ms delay (safe margin for pulse width)
 800035e:	2001      	movs	r0, #1
 8000360:	f001 f8c0 	bl	80014e4 <HAL_Delay>
    HAL_GPIO_WritePin(LCD_E_GPIO_Port, LCD_E_Pin, GPIO_PIN_RESET);
 8000364:	2200      	movs	r2, #0
 8000366:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800036a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800036e:	f001 fbb1 	bl	8001ad4 <HAL_GPIO_WritePin>
    // Small delay after falling edge of E
    HAL_Delay(1);
 8000372:	2001      	movs	r0, #1
 8000374:	f001 f8b6 	bl	80014e4 <HAL_Delay>
}
 8000378:	bf00      	nop
 800037a:	bd80      	pop	{r7, pc}

0800037c <lcd_write4>:

/**
 * @brief Send a 4-bit nibble to the LCD (assumes RS is already set appropriately).
 */
static void lcd_write4(uint8_t nibble) {
 800037c:	b580      	push	{r7, lr}
 800037e:	b082      	sub	sp, #8
 8000380:	af00      	add	r7, sp, #0
 8000382:	4603      	mov	r3, r0
 8000384:	71fb      	strb	r3, [r7, #7]
    // Set each data line (D4-D7) according to the bits of the nibble
	HAL_GPIO_WritePin(LCD_D7_GPIO_Port, LCD_D7_Pin, (nibble & 0x01) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000386:	79fb      	ldrb	r3, [r7, #7]
 8000388:	f003 0301 	and.w	r3, r3, #1
 800038c:	b2db      	uxtb	r3, r3
 800038e:	461a      	mov	r2, r3
 8000390:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000394:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000398:	f001 fb9c 	bl	8001ad4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D6_GPIO_Port, LCD_D6_Pin, (nibble & 0x02) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800039c:	79fb      	ldrb	r3, [r7, #7]
 800039e:	105b      	asrs	r3, r3, #1
 80003a0:	b2db      	uxtb	r3, r3
 80003a2:	f003 0301 	and.w	r3, r3, #1
 80003a6:	b2db      	uxtb	r3, r3
 80003a8:	461a      	mov	r2, r3
 80003aa:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80003ae:	480f      	ldr	r0, [pc, #60]	@ (80003ec <lcd_write4+0x70>)
 80003b0:	f001 fb90 	bl	8001ad4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D5_GPIO_Port, LCD_D5_Pin, (nibble & 0x04) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80003b4:	79fb      	ldrb	r3, [r7, #7]
 80003b6:	109b      	asrs	r3, r3, #2
 80003b8:	b2db      	uxtb	r3, r3
 80003ba:	f003 0301 	and.w	r3, r3, #1
 80003be:	b2db      	uxtb	r3, r3
 80003c0:	461a      	mov	r2, r3
 80003c2:	2110      	movs	r1, #16
 80003c4:	4809      	ldr	r0, [pc, #36]	@ (80003ec <lcd_write4+0x70>)
 80003c6:	f001 fb85 	bl	8001ad4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D4_GPIO_Port, LCD_D4_Pin, (nibble & 0x08) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80003ca:	79fb      	ldrb	r3, [r7, #7]
 80003cc:	10db      	asrs	r3, r3, #3
 80003ce:	b2db      	uxtb	r3, r3
 80003d0:	f003 0301 	and.w	r3, r3, #1
 80003d4:	b2db      	uxtb	r3, r3
 80003d6:	461a      	mov	r2, r3
 80003d8:	2120      	movs	r1, #32
 80003da:	4804      	ldr	r0, [pc, #16]	@ (80003ec <lcd_write4+0x70>)
 80003dc:	f001 fb7a 	bl	8001ad4 <HAL_GPIO_WritePin>
    // Pulse Enable to latch this nibble
    lcd_pulse_enable();
 80003e0:	f7ff ffb4 	bl	800034c <lcd_pulse_enable>
}
 80003e4:	bf00      	nop
 80003e6:	3708      	adds	r7, #8
 80003e8:	46bd      	mov	sp, r7
 80003ea:	bd80      	pop	{r7, pc}
 80003ec:	48000400 	.word	0x48000400

080003f0 <lcd_send_byte>:
/**
 * @brief Send a full byte to the LCD.
 * @param byte    The data/command value to send.
 * @param isData  Set to 1 if sending display data, 0 if sending a command.
 */
static void lcd_send_byte(uint8_t byte, uint8_t isData) {
 80003f0:	b580      	push	{r7, lr}
 80003f2:	b082      	sub	sp, #8
 80003f4:	af00      	add	r7, sp, #0
 80003f6:	4603      	mov	r3, r0
 80003f8:	460a      	mov	r2, r1
 80003fa:	71fb      	strb	r3, [r7, #7]
 80003fc:	4613      	mov	r3, r2
 80003fe:	71bb      	strb	r3, [r7, #6]
    // Set RS (Register Select): LOW for command, HIGH for data
    HAL_GPIO_WritePin(LCD_RS_GPIO_Port, LCD_RS_Pin, isData ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000400:	79bb      	ldrb	r3, [r7, #6]
 8000402:	2b00      	cmp	r3, #0
 8000404:	bf14      	ite	ne
 8000406:	2301      	movne	r3, #1
 8000408:	2300      	moveq	r3, #0
 800040a:	b2db      	uxtb	r3, r3
 800040c:	461a      	mov	r2, r3
 800040e:	2108      	movs	r1, #8
 8000410:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000414:	f001 fb5e 	bl	8001ad4 <HAL_GPIO_WritePin>
    // Send high nibble (bits 7-4)
    lcd_write4((byte >> 4) & 0x0F);
 8000418:	79fb      	ldrb	r3, [r7, #7]
 800041a:	091b      	lsrs	r3, r3, #4
 800041c:	b2db      	uxtb	r3, r3
 800041e:	4618      	mov	r0, r3
 8000420:	f7ff ffac 	bl	800037c <lcd_write4>
    // Send low nibble (bits 3-0)
    lcd_write4(byte & 0x0F);
 8000424:	79fb      	ldrb	r3, [r7, #7]
 8000426:	f003 030f 	and.w	r3, r3, #15
 800042a:	b2db      	uxtb	r3, r3
 800042c:	4618      	mov	r0, r3
 800042e:	f7ff ffa5 	bl	800037c <lcd_write4>
    // Delay for command execution time:
    if (!isData && (byte == 0x01 || byte == 0x02)) {
 8000432:	79bb      	ldrb	r3, [r7, #6]
 8000434:	2b00      	cmp	r3, #0
 8000436:	d109      	bne.n	800044c <lcd_send_byte+0x5c>
 8000438:	79fb      	ldrb	r3, [r7, #7]
 800043a:	2b01      	cmp	r3, #1
 800043c:	d002      	beq.n	8000444 <lcd_send_byte+0x54>
 800043e:	79fb      	ldrb	r3, [r7, #7]
 8000440:	2b02      	cmp	r3, #2
 8000442:	d103      	bne.n	800044c <lcd_send_byte+0x5c>
        // Clear display (0x01) and Return home (0x02) require >1.5 ms
        HAL_Delay(2);
 8000444:	2002      	movs	r0, #2
 8000446:	f001 f84d 	bl	80014e4 <HAL_Delay>
 800044a:	e003      	b.n	8000454 <lcd_send_byte+0x64>
    } else {
        // Most other commands and data writes need ~40 µs, use 1 ms for safety
        HAL_Delay(1);
 800044c:	2001      	movs	r0, #1
 800044e:	f001 f849 	bl	80014e4 <HAL_Delay>
    }
}
 8000452:	bf00      	nop
 8000454:	bf00      	nop
 8000456:	3708      	adds	r7, #8
 8000458:	46bd      	mov	sp, r7
 800045a:	bd80      	pop	{r7, pc}

0800045c <LCD_Init>:

void LCD_Init(void) {
 800045c:	b580      	push	{r7, lr}
 800045e:	af00      	add	r7, sp, #0
    // The GPIO pins for LCD must be configured as outputs (done in CubeMX configuration).
    HAL_Delay(15);  // wait >15 ms after LCD power-up
 8000460:	200f      	movs	r0, #15
 8000462:	f001 f83f 	bl	80014e4 <HAL_Delay>

    // Initialization sequence for 4-bit mode:
    // Step 1: Send 0x3 three times (LCD default to 8-bit mode) to prepare switching to 4-bit.
    HAL_GPIO_WritePin(LCD_RS_GPIO_Port, LCD_RS_Pin, GPIO_PIN_RESET);  // RS = 0 (command)
 8000466:	2200      	movs	r2, #0
 8000468:	2108      	movs	r1, #8
 800046a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800046e:	f001 fb31 	bl	8001ad4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_E_GPIO_Port, LCD_E_Pin, GPIO_PIN_RESET);
 8000472:	2200      	movs	r2, #0
 8000474:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000478:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800047c:	f001 fb2a 	bl	8001ad4 <HAL_GPIO_WritePin>
    lcd_write4(0x03);
 8000480:	2003      	movs	r0, #3
 8000482:	f7ff ff7b 	bl	800037c <lcd_write4>
    HAL_Delay(5);
 8000486:	2005      	movs	r0, #5
 8000488:	f001 f82c 	bl	80014e4 <HAL_Delay>
    lcd_write4(0x03);
 800048c:	2003      	movs	r0, #3
 800048e:	f7ff ff75 	bl	800037c <lcd_write4>
    HAL_Delay(1);
 8000492:	2001      	movs	r0, #1
 8000494:	f001 f826 	bl	80014e4 <HAL_Delay>
    lcd_write4(0x03);
 8000498:	2003      	movs	r0, #3
 800049a:	f7ff ff6f 	bl	800037c <lcd_write4>
    HAL_Delay(1);
 800049e:	2001      	movs	r0, #1
 80004a0:	f001 f820 	bl	80014e4 <HAL_Delay>
    // Step 2: Send 0x2 to switch to 4-bit mode
    lcd_write4(0x02);
 80004a4:	2002      	movs	r0, #2
 80004a6:	f7ff ff69 	bl	800037c <lcd_write4>
    HAL_Delay(1);
 80004aa:	2001      	movs	r0, #1
 80004ac:	f001 f81a 	bl	80014e4 <HAL_Delay>
    // Step 3: Send function set, display control, entry mode, and clear commands
    lcd_send_byte(0x28, 0);  // Function set: 4-bit mode, 2 lines, 5x8 font (0x28)
 80004b0:	2100      	movs	r1, #0
 80004b2:	2028      	movs	r0, #40	@ 0x28
 80004b4:	f7ff ff9c 	bl	80003f0 <lcd_send_byte>
    lcd_send_byte(0x0C, 0);  // Display ON, Cursor OFF, Blink OFF (0x0C)
 80004b8:	2100      	movs	r1, #0
 80004ba:	200c      	movs	r0, #12
 80004bc:	f7ff ff98 	bl	80003f0 <lcd_send_byte>
    lcd_send_byte(0x06, 0);  // Entry mode: increment cursor, no display shift (0x06)
 80004c0:	2100      	movs	r1, #0
 80004c2:	2006      	movs	r0, #6
 80004c4:	f7ff ff94 	bl	80003f0 <lcd_send_byte>
    lcd_send_byte(0x01, 0);  // Clear display (0x01)
 80004c8:	2100      	movs	r1, #0
 80004ca:	2001      	movs	r0, #1
 80004cc:	f7ff ff90 	bl	80003f0 <lcd_send_byte>
    // LCD is now initialized (display cleared, cursor at home position).
}
 80004d0:	bf00      	nop
 80004d2:	bd80      	pop	{r7, pc}

080004d4 <LCD_Clear>:

void LCD_Clear(void) {
 80004d4:	b580      	push	{r7, lr}
 80004d6:	af00      	add	r7, sp, #0
    lcd_send_byte(0x01, 0);  // Clear display command
 80004d8:	2100      	movs	r1, #0
 80004da:	2001      	movs	r0, #1
 80004dc:	f7ff ff88 	bl	80003f0 <lcd_send_byte>
    // (Delay handled inside lcd_send_byte)
}
 80004e0:	bf00      	nop
 80004e2:	bd80      	pop	{r7, pc}

080004e4 <LCD_SetCursor>:

void LCD_SetCursor(uint8_t row, uint8_t col) {
 80004e4:	b580      	push	{r7, lr}
 80004e6:	b084      	sub	sp, #16
 80004e8:	af00      	add	r7, sp, #0
 80004ea:	4603      	mov	r3, r0
 80004ec:	460a      	mov	r2, r1
 80004ee:	71fb      	strb	r3, [r7, #7]
 80004f0:	4613      	mov	r3, r2
 80004f2:	71bb      	strb	r3, [r7, #6]
    if (row > 1) row = 1;
 80004f4:	79fb      	ldrb	r3, [r7, #7]
 80004f6:	2b01      	cmp	r3, #1
 80004f8:	d901      	bls.n	80004fe <LCD_SetCursor+0x1a>
 80004fa:	2301      	movs	r3, #1
 80004fc:	71fb      	strb	r3, [r7, #7]
    if (col > 15) col = 15;
 80004fe:	79bb      	ldrb	r3, [r7, #6]
 8000500:	2b0f      	cmp	r3, #15
 8000502:	d901      	bls.n	8000508 <LCD_SetCursor+0x24>
 8000504:	230f      	movs	r3, #15
 8000506:	71bb      	strb	r3, [r7, #6]
    uint8_t address = (row == 0) ? 0x00 : 0x40;  // DDRAM offset for line 0 or 1
 8000508:	79fb      	ldrb	r3, [r7, #7]
 800050a:	2b00      	cmp	r3, #0
 800050c:	d101      	bne.n	8000512 <LCD_SetCursor+0x2e>
 800050e:	2300      	movs	r3, #0
 8000510:	e000      	b.n	8000514 <LCD_SetCursor+0x30>
 8000512:	2340      	movs	r3, #64	@ 0x40
 8000514:	73fb      	strb	r3, [r7, #15]
    address += col;
 8000516:	7bfa      	ldrb	r2, [r7, #15]
 8000518:	79bb      	ldrb	r3, [r7, #6]
 800051a:	4413      	add	r3, r2
 800051c:	73fb      	strb	r3, [r7, #15]
    lcd_send_byte(0x80 | address, 0);  // 0x80 sets DDRAM address
 800051e:	7bfb      	ldrb	r3, [r7, #15]
 8000520:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000524:	b2db      	uxtb	r3, r3
 8000526:	2100      	movs	r1, #0
 8000528:	4618      	mov	r0, r3
 800052a:	f7ff ff61 	bl	80003f0 <lcd_send_byte>
}
 800052e:	bf00      	nop
 8000530:	3710      	adds	r7, #16
 8000532:	46bd      	mov	sp, r7
 8000534:	bd80      	pop	{r7, pc}

08000536 <LCD_Print>:

void LCD_Print(const char *str) {
 8000536:	b580      	push	{r7, lr}
 8000538:	b082      	sub	sp, #8
 800053a:	af00      	add	r7, sp, #0
 800053c:	6078      	str	r0, [r7, #4]
    if (str == NULL) return;
 800053e:	687b      	ldr	r3, [r7, #4]
 8000540:	2b00      	cmp	r3, #0
 8000542:	d00d      	beq.n	8000560 <LCD_Print+0x2a>
    while (*str) {
 8000544:	e007      	b.n	8000556 <LCD_Print+0x20>
        lcd_send_byte((uint8_t)*str++, 1);  // Send each character (RS=1 for data)
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	1c5a      	adds	r2, r3, #1
 800054a:	607a      	str	r2, [r7, #4]
 800054c:	781b      	ldrb	r3, [r3, #0]
 800054e:	2101      	movs	r1, #1
 8000550:	4618      	mov	r0, r3
 8000552:	f7ff ff4d 	bl	80003f0 <lcd_send_byte>
    while (*str) {
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	781b      	ldrb	r3, [r3, #0]
 800055a:	2b00      	cmp	r3, #0
 800055c:	d1f3      	bne.n	8000546 <LCD_Print+0x10>
 800055e:	e000      	b.n	8000562 <LCD_Print+0x2c>
    if (str == NULL) return;
 8000560:	bf00      	nop
    }
}
 8000562:	3708      	adds	r7, #8
 8000564:	46bd      	mov	sp, r7
 8000566:	bd80      	pop	{r7, pc}

08000568 <Lesson_Init>:

// LED blink timing control
static uint32_t greenLedOffTime = 0;
static uint32_t redLedOffTime = 0;

void Lesson_Init(void) {
 8000568:	b590      	push	{r4, r7, lr}
 800056a:	b089      	sub	sp, #36	@ 0x24
 800056c:	af00      	add	r7, sp, #0
    // Convert note name strings to MIDI note numbers for each step
    for (uint8_t step = 0; step < LESSON_STEPS_COUNT; ++step) {
 800056e:	2300      	movs	r3, #0
 8000570:	77fb      	strb	r3, [r7, #31]
 8000572:	e037      	b.n	80005e4 <Lesson_Init+0x7c>
        uint8_t count = 0;
 8000574:	2300      	movs	r3, #0
 8000576:	77bb      	strb	r3, [r7, #30]
        for (uint8_t i = 0; i < MAX_CHORD_NOTES && SONG_STEPS_NAMES[step][i] != NULL; ++i) {
 8000578:	2300      	movs	r3, #0
 800057a:	777b      	strb	r3, [r7, #29]
 800057c:	e01f      	b.n	80005be <Lesson_Init+0x56>
            uint8_t midiVal;
            if (NoteName_ToMidi(SONG_STEPS_NAMES[step][i], &midiVal) == NOTE_OK) {
 800057e:	7ffa      	ldrb	r2, [r7, #31]
 8000580:	7f7b      	ldrb	r3, [r7, #29]
 8000582:	4957      	ldr	r1, [pc, #348]	@ (80006e0 <Lesson_Init+0x178>)
 8000584:	0092      	lsls	r2, r2, #2
 8000586:	4413      	add	r3, r2
 8000588:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800058c:	1dfa      	adds	r2, r7, #7
 800058e:	4611      	mov	r1, r2
 8000590:	4618      	mov	r0, r3
 8000592:	f000 fd5b 	bl	800104c <NoteName_ToMidi>
 8000596:	4603      	mov	r3, r0
 8000598:	2b00      	cmp	r3, #0
 800059a:	d10d      	bne.n	80005b8 <Lesson_Init+0x50>
                songStepsMidi[step][count++] = midiVal;
 800059c:	7ffa      	ldrb	r2, [r7, #31]
 800059e:	7fbb      	ldrb	r3, [r7, #30]
 80005a0:	1c59      	adds	r1, r3, #1
 80005a2:	77b9      	strb	r1, [r7, #30]
 80005a4:	461c      	mov	r4, r3
 80005a6:	79f8      	ldrb	r0, [r7, #7]
 80005a8:	494e      	ldr	r1, [pc, #312]	@ (80006e4 <Lesson_Init+0x17c>)
 80005aa:	4613      	mov	r3, r2
 80005ac:	005b      	lsls	r3, r3, #1
 80005ae:	4413      	add	r3, r2
 80005b0:	440b      	add	r3, r1
 80005b2:	4423      	add	r3, r4
 80005b4:	4602      	mov	r2, r0
 80005b6:	701a      	strb	r2, [r3, #0]
        for (uint8_t i = 0; i < MAX_CHORD_NOTES && SONG_STEPS_NAMES[step][i] != NULL; ++i) {
 80005b8:	7f7b      	ldrb	r3, [r7, #29]
 80005ba:	3301      	adds	r3, #1
 80005bc:	777b      	strb	r3, [r7, #29]
 80005be:	7f7b      	ldrb	r3, [r7, #29]
 80005c0:	2b02      	cmp	r3, #2
 80005c2:	d808      	bhi.n	80005d6 <Lesson_Init+0x6e>
 80005c4:	7ffa      	ldrb	r2, [r7, #31]
 80005c6:	7f7b      	ldrb	r3, [r7, #29]
 80005c8:	4945      	ldr	r1, [pc, #276]	@ (80006e0 <Lesson_Init+0x178>)
 80005ca:	0092      	lsls	r2, r2, #2
 80005cc:	4413      	add	r3, r2
 80005ce:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	d1d3      	bne.n	800057e <Lesson_Init+0x16>
            }
        }
        stepNoteCount[step] = count;
 80005d6:	7ffb      	ldrb	r3, [r7, #31]
 80005d8:	4943      	ldr	r1, [pc, #268]	@ (80006e8 <Lesson_Init+0x180>)
 80005da:	7fba      	ldrb	r2, [r7, #30]
 80005dc:	54ca      	strb	r2, [r1, r3]
    for (uint8_t step = 0; step < LESSON_STEPS_COUNT; ++step) {
 80005de:	7ffb      	ldrb	r3, [r7, #31]
 80005e0:	3301      	adds	r3, #1
 80005e2:	77fb      	strb	r3, [r7, #31]
 80005e4:	7ffb      	ldrb	r3, [r7, #31]
 80005e6:	2b04      	cmp	r3, #4
 80005e8:	d9c4      	bls.n	8000574 <Lesson_Init+0xc>
    }
    // Initialize LED states
    HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_RESET);
 80005ea:	2200      	movs	r2, #0
 80005ec:	2101      	movs	r1, #1
 80005ee:	483f      	ldr	r0, [pc, #252]	@ (80006ec <Lesson_Init+0x184>)
 80005f0:	f001 fa70 	bl	8001ad4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(RED_LED_GPIO_Port,   RED_LED_Pin,   GPIO_PIN_RESET);
 80005f4:	2200      	movs	r2, #0
 80005f6:	2102      	movs	r1, #2
 80005f8:	483c      	ldr	r0, [pc, #240]	@ (80006ec <Lesson_Init+0x184>)
 80005fa:	f001 fa6b 	bl	8001ad4 <HAL_GPIO_WritePin>
    // Initialize lesson state variables
    currentStep = 0;
 80005fe:	4b3c      	ldr	r3, [pc, #240]	@ (80006f0 <Lesson_Init+0x188>)
 8000600:	2200      	movs	r2, #0
 8000602:	701a      	strb	r2, [r3, #0]
    lessonCompleted = 0;
 8000604:	4b3b      	ldr	r3, [pc, #236]	@ (80006f4 <Lesson_Init+0x18c>)
 8000606:	2200      	movs	r2, #0
 8000608:	701a      	strb	r2, [r3, #0]
    totalNoteOnCount = 0;
 800060a:	4b3b      	ldr	r3, [pc, #236]	@ (80006f8 <Lesson_Init+0x190>)
 800060c:	2200      	movs	r2, #0
 800060e:	601a      	str	r2, [r3, #0]
    correctNoteOnCount = 0;
 8000610:	4b3a      	ldr	r3, [pc, #232]	@ (80006fc <Lesson_Init+0x194>)
 8000612:	2200      	movs	r2, #0
 8000614:	601a      	str	r2, [r3, #0]
    memset(stepNotesPlayedFlags, 0, sizeof(stepNotesPlayedFlags));
 8000616:	2203      	movs	r2, #3
 8000618:	2100      	movs	r1, #0
 800061a:	4839      	ldr	r0, [pc, #228]	@ (8000700 <Lesson_Init+0x198>)
 800061c:	f007 fe32 	bl	8008284 <memset>
    // Clear LCD and display the first step
    LCD_Clear();
 8000620:	f7ff ff58 	bl	80004d4 <LCD_Clear>
    char line[17];
    snprintf(line, sizeof(line), "Step %d:", currentStep + 1);
 8000624:	4b32      	ldr	r3, [pc, #200]	@ (80006f0 <Lesson_Init+0x188>)
 8000626:	781b      	ldrb	r3, [r3, #0]
 8000628:	3301      	adds	r3, #1
 800062a:	f107 0008 	add.w	r0, r7, #8
 800062e:	4a35      	ldr	r2, [pc, #212]	@ (8000704 <Lesson_Init+0x19c>)
 8000630:	2111      	movs	r1, #17
 8000632:	f007 fd19 	bl	8008068 <sniprintf>
    LCD_SetCursor(0, 0);
 8000636:	2100      	movs	r1, #0
 8000638:	2000      	movs	r0, #0
 800063a:	f7ff ff53 	bl	80004e4 <LCD_SetCursor>
    LCD_Print(line);
 800063e:	f107 0308 	add.w	r3, r7, #8
 8000642:	4618      	mov	r0, r3
 8000644:	f7ff ff77 	bl	8000536 <LCD_Print>
    LCD_SetCursor(1, 0);
 8000648:	2100      	movs	r1, #0
 800064a:	2001      	movs	r0, #1
 800064c:	f7ff ff4a 	bl	80004e4 <LCD_SetCursor>
    line[0] = '\0';
 8000650:	2300      	movs	r3, #0
 8000652:	723b      	strb	r3, [r7, #8]
    for (uint8_t i = 0; i < stepNoteCount[currentStep]; ++i) {
 8000654:	2300      	movs	r3, #0
 8000656:	773b      	strb	r3, [r7, #28]
 8000658:	e030      	b.n	80006bc <Lesson_Init+0x154>
        strncat(line, SONG_STEPS_NAMES[currentStep][i], sizeof(line) - strlen(line) - 1);
 800065a:	4b25      	ldr	r3, [pc, #148]	@ (80006f0 <Lesson_Init+0x188>)
 800065c:	781b      	ldrb	r3, [r3, #0]
 800065e:	461a      	mov	r2, r3
 8000660:	7f3b      	ldrb	r3, [r7, #28]
 8000662:	491f      	ldr	r1, [pc, #124]	@ (80006e0 <Lesson_Init+0x178>)
 8000664:	0092      	lsls	r2, r2, #2
 8000666:	4413      	add	r3, r2
 8000668:	f851 4023 	ldr.w	r4, [r1, r3, lsl #2]
 800066c:	f107 0308 	add.w	r3, r7, #8
 8000670:	4618      	mov	r0, r3
 8000672:	f7ff fdb7 	bl	80001e4 <strlen>
 8000676:	4603      	mov	r3, r0
 8000678:	f1c3 0210 	rsb	r2, r3, #16
 800067c:	f107 0308 	add.w	r3, r7, #8
 8000680:	4621      	mov	r1, r4
 8000682:	4618      	mov	r0, r3
 8000684:	f007 fe06 	bl	8008294 <strncat>
        if (i < stepNoteCount[currentStep] - 1) {
 8000688:	7f3a      	ldrb	r2, [r7, #28]
 800068a:	4b19      	ldr	r3, [pc, #100]	@ (80006f0 <Lesson_Init+0x188>)
 800068c:	781b      	ldrb	r3, [r3, #0]
 800068e:	4619      	mov	r1, r3
 8000690:	4b15      	ldr	r3, [pc, #84]	@ (80006e8 <Lesson_Init+0x180>)
 8000692:	5c5b      	ldrb	r3, [r3, r1]
 8000694:	3b01      	subs	r3, #1
 8000696:	429a      	cmp	r2, r3
 8000698:	da0d      	bge.n	80006b6 <Lesson_Init+0x14e>
            strncat(line, " ", sizeof(line) - strlen(line) - 1);
 800069a:	f107 0308 	add.w	r3, r7, #8
 800069e:	4618      	mov	r0, r3
 80006a0:	f7ff fda0 	bl	80001e4 <strlen>
 80006a4:	4603      	mov	r3, r0
 80006a6:	f1c3 0210 	rsb	r2, r3, #16
 80006aa:	f107 0308 	add.w	r3, r7, #8
 80006ae:	4916      	ldr	r1, [pc, #88]	@ (8000708 <Lesson_Init+0x1a0>)
 80006b0:	4618      	mov	r0, r3
 80006b2:	f007 fdef 	bl	8008294 <strncat>
    for (uint8_t i = 0; i < stepNoteCount[currentStep]; ++i) {
 80006b6:	7f3b      	ldrb	r3, [r7, #28]
 80006b8:	3301      	adds	r3, #1
 80006ba:	773b      	strb	r3, [r7, #28]
 80006bc:	4b0c      	ldr	r3, [pc, #48]	@ (80006f0 <Lesson_Init+0x188>)
 80006be:	781b      	ldrb	r3, [r3, #0]
 80006c0:	461a      	mov	r2, r3
 80006c2:	4b09      	ldr	r3, [pc, #36]	@ (80006e8 <Lesson_Init+0x180>)
 80006c4:	5c9b      	ldrb	r3, [r3, r2]
 80006c6:	7f3a      	ldrb	r2, [r7, #28]
 80006c8:	429a      	cmp	r2, r3
 80006ca:	d3c6      	bcc.n	800065a <Lesson_Init+0xf2>
        }
    }
    LCD_Print(line);
 80006cc:	f107 0308 	add.w	r3, r7, #8
 80006d0:	4618      	mov	r0, r3
 80006d2:	f7ff ff30 	bl	8000536 <LCD_Print>
}
 80006d6:	bf00      	nop
 80006d8:	3724      	adds	r7, #36	@ 0x24
 80006da:	46bd      	mov	sp, r7
 80006dc:	bd90      	pop	{r4, r7, pc}
 80006de:	bf00      	nop
 80006e0:	20000000 	.word	0x20000000
 80006e4:	20000100 	.word	0x20000100
 80006e8:	20000110 	.word	0x20000110
 80006ec:	48000800 	.word	0x48000800
 80006f0:	20000115 	.word	0x20000115
 80006f4:	20000116 	.word	0x20000116
 80006f8:	20000118 	.word	0x20000118
 80006fc:	2000011c 	.word	0x2000011c
 8000700:	20000120 	.word	0x20000120
 8000704:	08008ff8 	.word	0x08008ff8
 8000708:	08009004 	.word	0x08009004

0800070c <Lesson_Reset>:

void Lesson_Reset(void) {
 800070c:	b590      	push	{r4, r7, lr}
 800070e:	b087      	sub	sp, #28
 8000710:	af00      	add	r7, sp, #0
    // Reset lesson progress and counters
    currentStep = 0;
 8000712:	4b3c      	ldr	r3, [pc, #240]	@ (8000804 <Lesson_Reset+0xf8>)
 8000714:	2200      	movs	r2, #0
 8000716:	701a      	strb	r2, [r3, #0]
    lessonCompleted = 0;
 8000718:	4b3b      	ldr	r3, [pc, #236]	@ (8000808 <Lesson_Reset+0xfc>)
 800071a:	2200      	movs	r2, #0
 800071c:	701a      	strb	r2, [r3, #0]
    totalNoteOnCount = 0;
 800071e:	4b3b      	ldr	r3, [pc, #236]	@ (800080c <Lesson_Reset+0x100>)
 8000720:	2200      	movs	r2, #0
 8000722:	601a      	str	r2, [r3, #0]
    correctNoteOnCount = 0;
 8000724:	4b3a      	ldr	r3, [pc, #232]	@ (8000810 <Lesson_Reset+0x104>)
 8000726:	2200      	movs	r2, #0
 8000728:	601a      	str	r2, [r3, #0]
    // Reset played-notes flags for the first chord
    memset(stepNotesPlayedFlags, 0, sizeof(stepNotesPlayedFlags));
 800072a:	2203      	movs	r2, #3
 800072c:	2100      	movs	r1, #0
 800072e:	4839      	ldr	r0, [pc, #228]	@ (8000814 <Lesson_Reset+0x108>)
 8000730:	f007 fda8 	bl	8008284 <memset>
    // Turn off LEDs
    HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_RESET);
 8000734:	2200      	movs	r2, #0
 8000736:	2101      	movs	r1, #1
 8000738:	4837      	ldr	r0, [pc, #220]	@ (8000818 <Lesson_Reset+0x10c>)
 800073a:	f001 f9cb 	bl	8001ad4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(RED_LED_GPIO_Port,   RED_LED_Pin,   GPIO_PIN_RESET);
 800073e:	2200      	movs	r2, #0
 8000740:	2102      	movs	r1, #2
 8000742:	4835      	ldr	r0, [pc, #212]	@ (8000818 <Lesson_Reset+0x10c>)
 8000744:	f001 f9c6 	bl	8001ad4 <HAL_GPIO_WritePin>
    greenLedOffTime = 0;
 8000748:	4b34      	ldr	r3, [pc, #208]	@ (800081c <Lesson_Reset+0x110>)
 800074a:	2200      	movs	r2, #0
 800074c:	601a      	str	r2, [r3, #0]
    redLedOffTime = 0;
 800074e:	4b34      	ldr	r3, [pc, #208]	@ (8000820 <Lesson_Reset+0x114>)
 8000750:	2200      	movs	r2, #0
 8000752:	601a      	str	r2, [r3, #0]
    // Refresh the LCD to show the first step again
    LCD_Clear();
 8000754:	f7ff febe 	bl	80004d4 <LCD_Clear>
    char line[17];
    snprintf(line, sizeof(line), "Step %d:", currentStep + 1);
 8000758:	4b2a      	ldr	r3, [pc, #168]	@ (8000804 <Lesson_Reset+0xf8>)
 800075a:	781b      	ldrb	r3, [r3, #0]
 800075c:	3301      	adds	r3, #1
 800075e:	1d38      	adds	r0, r7, #4
 8000760:	4a30      	ldr	r2, [pc, #192]	@ (8000824 <Lesson_Reset+0x118>)
 8000762:	2111      	movs	r1, #17
 8000764:	f007 fc80 	bl	8008068 <sniprintf>
    LCD_SetCursor(0, 0);
 8000768:	2100      	movs	r1, #0
 800076a:	2000      	movs	r0, #0
 800076c:	f7ff feba 	bl	80004e4 <LCD_SetCursor>
    LCD_Print(line);
 8000770:	1d3b      	adds	r3, r7, #4
 8000772:	4618      	mov	r0, r3
 8000774:	f7ff fedf 	bl	8000536 <LCD_Print>
    LCD_SetCursor(1, 0);
 8000778:	2100      	movs	r1, #0
 800077a:	2001      	movs	r0, #1
 800077c:	f7ff feb2 	bl	80004e4 <LCD_SetCursor>
    line[0] = '\0';
 8000780:	2300      	movs	r3, #0
 8000782:	713b      	strb	r3, [r7, #4]
    for (uint8_t i = 0; i < stepNoteCount[currentStep]; ++i) {
 8000784:	2300      	movs	r3, #0
 8000786:	75fb      	strb	r3, [r7, #23]
 8000788:	e02c      	b.n	80007e4 <Lesson_Reset+0xd8>
        strncat(line, SONG_STEPS_NAMES[currentStep][i], sizeof(line) - strlen(line) - 1);
 800078a:	4b1e      	ldr	r3, [pc, #120]	@ (8000804 <Lesson_Reset+0xf8>)
 800078c:	781b      	ldrb	r3, [r3, #0]
 800078e:	461a      	mov	r2, r3
 8000790:	7dfb      	ldrb	r3, [r7, #23]
 8000792:	4925      	ldr	r1, [pc, #148]	@ (8000828 <Lesson_Reset+0x11c>)
 8000794:	0092      	lsls	r2, r2, #2
 8000796:	4413      	add	r3, r2
 8000798:	f851 4023 	ldr.w	r4, [r1, r3, lsl #2]
 800079c:	1d3b      	adds	r3, r7, #4
 800079e:	4618      	mov	r0, r3
 80007a0:	f7ff fd20 	bl	80001e4 <strlen>
 80007a4:	4603      	mov	r3, r0
 80007a6:	f1c3 0210 	rsb	r2, r3, #16
 80007aa:	1d3b      	adds	r3, r7, #4
 80007ac:	4621      	mov	r1, r4
 80007ae:	4618      	mov	r0, r3
 80007b0:	f007 fd70 	bl	8008294 <strncat>
        if (i < stepNoteCount[currentStep] - 1) {
 80007b4:	7dfa      	ldrb	r2, [r7, #23]
 80007b6:	4b13      	ldr	r3, [pc, #76]	@ (8000804 <Lesson_Reset+0xf8>)
 80007b8:	781b      	ldrb	r3, [r3, #0]
 80007ba:	4619      	mov	r1, r3
 80007bc:	4b1b      	ldr	r3, [pc, #108]	@ (800082c <Lesson_Reset+0x120>)
 80007be:	5c5b      	ldrb	r3, [r3, r1]
 80007c0:	3b01      	subs	r3, #1
 80007c2:	429a      	cmp	r2, r3
 80007c4:	da0b      	bge.n	80007de <Lesson_Reset+0xd2>
            strncat(line, " ", sizeof(line) - strlen(line) - 1);
 80007c6:	1d3b      	adds	r3, r7, #4
 80007c8:	4618      	mov	r0, r3
 80007ca:	f7ff fd0b 	bl	80001e4 <strlen>
 80007ce:	4603      	mov	r3, r0
 80007d0:	f1c3 0210 	rsb	r2, r3, #16
 80007d4:	1d3b      	adds	r3, r7, #4
 80007d6:	4916      	ldr	r1, [pc, #88]	@ (8000830 <Lesson_Reset+0x124>)
 80007d8:	4618      	mov	r0, r3
 80007da:	f007 fd5b 	bl	8008294 <strncat>
    for (uint8_t i = 0; i < stepNoteCount[currentStep]; ++i) {
 80007de:	7dfb      	ldrb	r3, [r7, #23]
 80007e0:	3301      	adds	r3, #1
 80007e2:	75fb      	strb	r3, [r7, #23]
 80007e4:	4b07      	ldr	r3, [pc, #28]	@ (8000804 <Lesson_Reset+0xf8>)
 80007e6:	781b      	ldrb	r3, [r3, #0]
 80007e8:	461a      	mov	r2, r3
 80007ea:	4b10      	ldr	r3, [pc, #64]	@ (800082c <Lesson_Reset+0x120>)
 80007ec:	5c9b      	ldrb	r3, [r3, r2]
 80007ee:	7dfa      	ldrb	r2, [r7, #23]
 80007f0:	429a      	cmp	r2, r3
 80007f2:	d3ca      	bcc.n	800078a <Lesson_Reset+0x7e>
        }
    }
    LCD_Print(line);
 80007f4:	1d3b      	adds	r3, r7, #4
 80007f6:	4618      	mov	r0, r3
 80007f8:	f7ff fe9d 	bl	8000536 <LCD_Print>
}
 80007fc:	bf00      	nop
 80007fe:	371c      	adds	r7, #28
 8000800:	46bd      	mov	sp, r7
 8000802:	bd90      	pop	{r4, r7, pc}
 8000804:	20000115 	.word	0x20000115
 8000808:	20000116 	.word	0x20000116
 800080c:	20000118 	.word	0x20000118
 8000810:	2000011c 	.word	0x2000011c
 8000814:	20000120 	.word	0x20000120
 8000818:	48000800 	.word	0x48000800
 800081c:	20000124 	.word	0x20000124
 8000820:	20000128 	.word	0x20000128
 8000824:	08008ff8 	.word	0x08008ff8
 8000828:	20000000 	.word	0x20000000
 800082c:	20000110 	.word	0x20000110
 8000830:	08009004 	.word	0x08009004

08000834 <Lesson_OnNoteOn>:

void Lesson_OnNoteOn(uint8_t midiNote) {
 8000834:	b590      	push	{r4, r7, lr}
 8000836:	b097      	sub	sp, #92	@ 0x5c
 8000838:	af02      	add	r7, sp, #8
 800083a:	4603      	mov	r3, r0
 800083c:	71fb      	strb	r3, [r7, #7]
    if (lessonCompleted) {
 800083e:	4b98      	ldr	r3, [pc, #608]	@ (8000aa0 <Lesson_OnNoteOn+0x26c>)
 8000840:	781b      	ldrb	r3, [r3, #0]
 8000842:	2b00      	cmp	r3, #0
 8000844:	f040 8127 	bne.w	8000a96 <Lesson_OnNoteOn+0x262>
        // Ignore inputs if lesson already completed (waiting for reset)
        return;
    }
    // Count every Note On event
    totalNoteOnCount++;
 8000848:	4b96      	ldr	r3, [pc, #600]	@ (8000aa4 <Lesson_OnNoteOn+0x270>)
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	3301      	adds	r3, #1
 800084e:	4a95      	ldr	r2, [pc, #596]	@ (8000aa4 <Lesson_OnNoteOn+0x270>)
 8000850:	6013      	str	r3, [r2, #0]
    uint8_t correct = 0;
 8000852:	2300      	movs	r3, #0
 8000854:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    // Check if the incoming note is part of the current chord and not yet played
    for (uint8_t i = 0; i < stepNoteCount[currentStep]; ++i) {
 8000858:	2300      	movs	r3, #0
 800085a:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 800085e:	e032      	b.n	80008c6 <Lesson_OnNoteOn+0x92>
        if (midiNote == songStepsMidi[currentStep][i] && stepNotesPlayedFlags[i] == 0) {
 8000860:	4b91      	ldr	r3, [pc, #580]	@ (8000aa8 <Lesson_OnNoteOn+0x274>)
 8000862:	781b      	ldrb	r3, [r3, #0]
 8000864:	4618      	mov	r0, r3
 8000866:	f897 204e 	ldrb.w	r2, [r7, #78]	@ 0x4e
 800086a:	4990      	ldr	r1, [pc, #576]	@ (8000aac <Lesson_OnNoteOn+0x278>)
 800086c:	4603      	mov	r3, r0
 800086e:	005b      	lsls	r3, r3, #1
 8000870:	4403      	add	r3, r0
 8000872:	440b      	add	r3, r1
 8000874:	4413      	add	r3, r2
 8000876:	781b      	ldrb	r3, [r3, #0]
 8000878:	79fa      	ldrb	r2, [r7, #7]
 800087a:	429a      	cmp	r2, r3
 800087c:	d11e      	bne.n	80008bc <Lesson_OnNoteOn+0x88>
 800087e:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8000882:	4a8b      	ldr	r2, [pc, #556]	@ (8000ab0 <Lesson_OnNoteOn+0x27c>)
 8000884:	5cd3      	ldrb	r3, [r2, r3]
 8000886:	2b00      	cmp	r3, #0
 8000888:	d118      	bne.n	80008bc <Lesson_OnNoteOn+0x88>
            // Correct note hit
            stepNotesPlayedFlags[i] = 1;
 800088a:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 800088e:	4a88      	ldr	r2, [pc, #544]	@ (8000ab0 <Lesson_OnNoteOn+0x27c>)
 8000890:	2101      	movs	r1, #1
 8000892:	54d1      	strb	r1, [r2, r3]
            correctNoteOnCount++;
 8000894:	4b87      	ldr	r3, [pc, #540]	@ (8000ab4 <Lesson_OnNoteOn+0x280>)
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	3301      	adds	r3, #1
 800089a:	4a86      	ldr	r2, [pc, #536]	@ (8000ab4 <Lesson_OnNoteOn+0x280>)
 800089c:	6013      	str	r3, [r2, #0]
            correct = 1;
 800089e:	2301      	movs	r3, #1
 80008a0:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
            // Blink green LED for a correct note
            HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_SET);
 80008a4:	2201      	movs	r2, #1
 80008a6:	2101      	movs	r1, #1
 80008a8:	4883      	ldr	r0, [pc, #524]	@ (8000ab8 <Lesson_OnNoteOn+0x284>)
 80008aa:	f001 f913 	bl	8001ad4 <HAL_GPIO_WritePin>
            greenLedOffTime = HAL_GetTick() + LED_BLINK_DURATION;
 80008ae:	f000 fe0d 	bl	80014cc <HAL_GetTick>
 80008b2:	4603      	mov	r3, r0
 80008b4:	3364      	adds	r3, #100	@ 0x64
 80008b6:	4a81      	ldr	r2, [pc, #516]	@ (8000abc <Lesson_OnNoteOn+0x288>)
 80008b8:	6013      	str	r3, [r2, #0]
            break;
 80008ba:	e00d      	b.n	80008d8 <Lesson_OnNoteOn+0xa4>
    for (uint8_t i = 0; i < stepNoteCount[currentStep]; ++i) {
 80008bc:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 80008c0:	3301      	adds	r3, #1
 80008c2:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 80008c6:	4b78      	ldr	r3, [pc, #480]	@ (8000aa8 <Lesson_OnNoteOn+0x274>)
 80008c8:	781b      	ldrb	r3, [r3, #0]
 80008ca:	461a      	mov	r2, r3
 80008cc:	4b7c      	ldr	r3, [pc, #496]	@ (8000ac0 <Lesson_OnNoteOn+0x28c>)
 80008ce:	5c9b      	ldrb	r3, [r3, r2]
 80008d0:	f897 204e 	ldrb.w	r2, [r7, #78]	@ 0x4e
 80008d4:	429a      	cmp	r2, r3
 80008d6:	d3c3      	bcc.n	8000860 <Lesson_OnNoteOn+0x2c>
        }
    }
    if (!correct) {
 80008d8:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d10a      	bne.n	80008f6 <Lesson_OnNoteOn+0xc2>
        // Note is not part of the chord (or was already played) -> wrong note
        HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_SET);
 80008e0:	2201      	movs	r2, #1
 80008e2:	2102      	movs	r1, #2
 80008e4:	4874      	ldr	r0, [pc, #464]	@ (8000ab8 <Lesson_OnNoteOn+0x284>)
 80008e6:	f001 f8f5 	bl	8001ad4 <HAL_GPIO_WritePin>
        redLedOffTime = HAL_GetTick() + LED_BLINK_DURATION;
 80008ea:	f000 fdef 	bl	80014cc <HAL_GetTick>
 80008ee:	4603      	mov	r3, r0
 80008f0:	3364      	adds	r3, #100	@ 0x64
 80008f2:	4a74      	ldr	r2, [pc, #464]	@ (8000ac4 <Lesson_OnNoteOn+0x290>)
 80008f4:	6013      	str	r3, [r2, #0]
    }
    // Check if the current chord is now fully played
    uint8_t chordComplete = 1;
 80008f6:	2301      	movs	r3, #1
 80008f8:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
    for (uint8_t i = 0; i < stepNoteCount[currentStep]; ++i) {
 80008fc:	2300      	movs	r3, #0
 80008fe:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
 8000902:	e00e      	b.n	8000922 <Lesson_OnNoteOn+0xee>
        if (stepNotesPlayedFlags[i] == 0) {
 8000904:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8000908:	4a69      	ldr	r2, [pc, #420]	@ (8000ab0 <Lesson_OnNoteOn+0x27c>)
 800090a:	5cd3      	ldrb	r3, [r2, r3]
 800090c:	2b00      	cmp	r3, #0
 800090e:	d103      	bne.n	8000918 <Lesson_OnNoteOn+0xe4>
            chordComplete = 0;
 8000910:	2300      	movs	r3, #0
 8000912:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
            break;
 8000916:	e00d      	b.n	8000934 <Lesson_OnNoteOn+0x100>
    for (uint8_t i = 0; i < stepNoteCount[currentStep]; ++i) {
 8000918:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 800091c:	3301      	adds	r3, #1
 800091e:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
 8000922:	4b61      	ldr	r3, [pc, #388]	@ (8000aa8 <Lesson_OnNoteOn+0x274>)
 8000924:	781b      	ldrb	r3, [r3, #0]
 8000926:	461a      	mov	r2, r3
 8000928:	4b65      	ldr	r3, [pc, #404]	@ (8000ac0 <Lesson_OnNoteOn+0x28c>)
 800092a:	5c9b      	ldrb	r3, [r3, r2]
 800092c:	f897 204c 	ldrb.w	r2, [r7, #76]	@ 0x4c
 8000930:	429a      	cmp	r2, r3
 8000932:	d3e7      	bcc.n	8000904 <Lesson_OnNoteOn+0xd0>
        }
    }
    if (chordComplete) {
 8000934:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8000938:	2b00      	cmp	r3, #0
 800093a:	f000 80ad 	beq.w	8000a98 <Lesson_OnNoteOn+0x264>
        // Advance to next step (chord)
        currentStep++;
 800093e:	4b5a      	ldr	r3, [pc, #360]	@ (8000aa8 <Lesson_OnNoteOn+0x274>)
 8000940:	781b      	ldrb	r3, [r3, #0]
 8000942:	3301      	adds	r3, #1
 8000944:	b2da      	uxtb	r2, r3
 8000946:	4b58      	ldr	r3, [pc, #352]	@ (8000aa8 <Lesson_OnNoteOn+0x274>)
 8000948:	701a      	strb	r2, [r3, #0]
        if (currentStep >= LESSON_STEPS_COUNT) {
 800094a:	4b57      	ldr	r3, [pc, #348]	@ (8000aa8 <Lesson_OnNoteOn+0x274>)
 800094c:	781b      	ldrb	r3, [r3, #0]
 800094e:	2b04      	cmp	r3, #4
 8000950:	d93a      	bls.n	80009c8 <Lesson_OnNoteOn+0x194>
            // All steps are completed – lesson finished
            lessonCompleted = 1;
 8000952:	4b53      	ldr	r3, [pc, #332]	@ (8000aa0 <Lesson_OnNoteOn+0x26c>)
 8000954:	2201      	movs	r2, #1
 8000956:	701a      	strb	r2, [r3, #0]
            // Display accuracy and prompt to press reset on LCD
            LCD_Clear();
 8000958:	f7ff fdbc 	bl	80004d4 <LCD_Clear>
            char line1[17], line2[17];
            uint32_t accuracyPercent = 0;
 800095c:	2300      	movs	r3, #0
 800095e:	64bb      	str	r3, [r7, #72]	@ 0x48
            if (totalNoteOnCount > 0) {
 8000960:	4b50      	ldr	r3, [pc, #320]	@ (8000aa4 <Lesson_OnNoteOn+0x270>)
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	2b00      	cmp	r3, #0
 8000966:	d009      	beq.n	800097c <Lesson_OnNoteOn+0x148>
                accuracyPercent = (correctNoteOnCount * 100) / totalNoteOnCount;
 8000968:	4b52      	ldr	r3, [pc, #328]	@ (8000ab4 <Lesson_OnNoteOn+0x280>)
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	2264      	movs	r2, #100	@ 0x64
 800096e:	fb03 f202 	mul.w	r2, r3, r2
 8000972:	4b4c      	ldr	r3, [pc, #304]	@ (8000aa4 <Lesson_OnNoteOn+0x270>)
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	fbb2 f3f3 	udiv	r3, r2, r3
 800097a:	64bb      	str	r3, [r7, #72]	@ 0x48
            }
            snprintf(line1, sizeof(line1), "Accuracy %u/%u", correctNoteOnCount, totalNoteOnCount);
 800097c:	4b4d      	ldr	r3, [pc, #308]	@ (8000ab4 <Lesson_OnNoteOn+0x280>)
 800097e:	681a      	ldr	r2, [r3, #0]
 8000980:	4b48      	ldr	r3, [pc, #288]	@ (8000aa4 <Lesson_OnNoteOn+0x270>)
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	f107 0034 	add.w	r0, r7, #52	@ 0x34
 8000988:	9300      	str	r3, [sp, #0]
 800098a:	4613      	mov	r3, r2
 800098c:	4a4e      	ldr	r2, [pc, #312]	@ (8000ac8 <Lesson_OnNoteOn+0x294>)
 800098e:	2111      	movs	r1, #17
 8000990:	f007 fb6a 	bl	8008068 <sniprintf>
            snprintf(line2, sizeof(line2), "%u%% Press Reset", accuracyPercent);
 8000994:	f107 0020 	add.w	r0, r7, #32
 8000998:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800099a:	4a4c      	ldr	r2, [pc, #304]	@ (8000acc <Lesson_OnNoteOn+0x298>)
 800099c:	2111      	movs	r1, #17
 800099e:	f007 fb63 	bl	8008068 <sniprintf>
            LCD_SetCursor(0, 0);
 80009a2:	2100      	movs	r1, #0
 80009a4:	2000      	movs	r0, #0
 80009a6:	f7ff fd9d 	bl	80004e4 <LCD_SetCursor>
            LCD_Print(line1);
 80009aa:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80009ae:	4618      	mov	r0, r3
 80009b0:	f7ff fdc1 	bl	8000536 <LCD_Print>
            LCD_SetCursor(1, 0);
 80009b4:	2100      	movs	r1, #0
 80009b6:	2001      	movs	r0, #1
 80009b8:	f7ff fd94 	bl	80004e4 <LCD_SetCursor>
            LCD_Print(line2);
 80009bc:	f107 0320 	add.w	r3, r7, #32
 80009c0:	4618      	mov	r0, r3
 80009c2:	f7ff fdb8 	bl	8000536 <LCD_Print>
 80009c6:	e067      	b.n	8000a98 <Lesson_OnNoteOn+0x264>
        } else {
            // Prepare for the next chord
            memset(stepNotesPlayedFlags, 0, sizeof(stepNotesPlayedFlags));
 80009c8:	2203      	movs	r2, #3
 80009ca:	2100      	movs	r1, #0
 80009cc:	4838      	ldr	r0, [pc, #224]	@ (8000ab0 <Lesson_OnNoteOn+0x27c>)
 80009ce:	f007 fc59 	bl	8008284 <memset>
            // Update LCD to show the next step's chord
            LCD_Clear();
 80009d2:	f7ff fd7f 	bl	80004d4 <LCD_Clear>
            char line[17];
            snprintf(line, sizeof(line), "Step %d:", currentStep + 1);
 80009d6:	4b34      	ldr	r3, [pc, #208]	@ (8000aa8 <Lesson_OnNoteOn+0x274>)
 80009d8:	781b      	ldrb	r3, [r3, #0]
 80009da:	3301      	adds	r3, #1
 80009dc:	f107 000c 	add.w	r0, r7, #12
 80009e0:	4a3b      	ldr	r2, [pc, #236]	@ (8000ad0 <Lesson_OnNoteOn+0x29c>)
 80009e2:	2111      	movs	r1, #17
 80009e4:	f007 fb40 	bl	8008068 <sniprintf>
            LCD_SetCursor(0, 0);
 80009e8:	2100      	movs	r1, #0
 80009ea:	2000      	movs	r0, #0
 80009ec:	f7ff fd7a 	bl	80004e4 <LCD_SetCursor>
            LCD_Print(line);
 80009f0:	f107 030c 	add.w	r3, r7, #12
 80009f4:	4618      	mov	r0, r3
 80009f6:	f7ff fd9e 	bl	8000536 <LCD_Print>
            LCD_SetCursor(1, 0);
 80009fa:	2100      	movs	r1, #0
 80009fc:	2001      	movs	r0, #1
 80009fe:	f7ff fd71 	bl	80004e4 <LCD_SetCursor>
            line[0] = '\0';
 8000a02:	2300      	movs	r3, #0
 8000a04:	733b      	strb	r3, [r7, #12]
            for (uint8_t i = 0; i < stepNoteCount[currentStep]; ++i) {
 8000a06:	2300      	movs	r3, #0
 8000a08:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8000a0c:	e034      	b.n	8000a78 <Lesson_OnNoteOn+0x244>
                strncat(line, SONG_STEPS_NAMES[currentStep][i], sizeof(line) - strlen(line) - 1);
 8000a0e:	4b26      	ldr	r3, [pc, #152]	@ (8000aa8 <Lesson_OnNoteOn+0x274>)
 8000a10:	781b      	ldrb	r3, [r3, #0]
 8000a12:	461a      	mov	r2, r3
 8000a14:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000a18:	492e      	ldr	r1, [pc, #184]	@ (8000ad4 <Lesson_OnNoteOn+0x2a0>)
 8000a1a:	0092      	lsls	r2, r2, #2
 8000a1c:	4413      	add	r3, r2
 8000a1e:	f851 4023 	ldr.w	r4, [r1, r3, lsl #2]
 8000a22:	f107 030c 	add.w	r3, r7, #12
 8000a26:	4618      	mov	r0, r3
 8000a28:	f7ff fbdc 	bl	80001e4 <strlen>
 8000a2c:	4603      	mov	r3, r0
 8000a2e:	f1c3 0210 	rsb	r2, r3, #16
 8000a32:	f107 030c 	add.w	r3, r7, #12
 8000a36:	4621      	mov	r1, r4
 8000a38:	4618      	mov	r0, r3
 8000a3a:	f007 fc2b 	bl	8008294 <strncat>
                if (i < stepNoteCount[currentStep] - 1) {
 8000a3e:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 8000a42:	4b19      	ldr	r3, [pc, #100]	@ (8000aa8 <Lesson_OnNoteOn+0x274>)
 8000a44:	781b      	ldrb	r3, [r3, #0]
 8000a46:	4619      	mov	r1, r3
 8000a48:	4b1d      	ldr	r3, [pc, #116]	@ (8000ac0 <Lesson_OnNoteOn+0x28c>)
 8000a4a:	5c5b      	ldrb	r3, [r3, r1]
 8000a4c:	3b01      	subs	r3, #1
 8000a4e:	429a      	cmp	r2, r3
 8000a50:	da0d      	bge.n	8000a6e <Lesson_OnNoteOn+0x23a>
                    strncat(line, " ", sizeof(line) - strlen(line) - 1);
 8000a52:	f107 030c 	add.w	r3, r7, #12
 8000a56:	4618      	mov	r0, r3
 8000a58:	f7ff fbc4 	bl	80001e4 <strlen>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	f1c3 0210 	rsb	r2, r3, #16
 8000a62:	f107 030c 	add.w	r3, r7, #12
 8000a66:	491c      	ldr	r1, [pc, #112]	@ (8000ad8 <Lesson_OnNoteOn+0x2a4>)
 8000a68:	4618      	mov	r0, r3
 8000a6a:	f007 fc13 	bl	8008294 <strncat>
            for (uint8_t i = 0; i < stepNoteCount[currentStep]; ++i) {
 8000a6e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000a72:	3301      	adds	r3, #1
 8000a74:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8000a78:	4b0b      	ldr	r3, [pc, #44]	@ (8000aa8 <Lesson_OnNoteOn+0x274>)
 8000a7a:	781b      	ldrb	r3, [r3, #0]
 8000a7c:	461a      	mov	r2, r3
 8000a7e:	4b10      	ldr	r3, [pc, #64]	@ (8000ac0 <Lesson_OnNoteOn+0x28c>)
 8000a80:	5c9b      	ldrb	r3, [r3, r2]
 8000a82:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 8000a86:	429a      	cmp	r2, r3
 8000a88:	d3c1      	bcc.n	8000a0e <Lesson_OnNoteOn+0x1da>
                }
            }
            LCD_Print(line);
 8000a8a:	f107 030c 	add.w	r3, r7, #12
 8000a8e:	4618      	mov	r0, r3
 8000a90:	f7ff fd51 	bl	8000536 <LCD_Print>
 8000a94:	e000      	b.n	8000a98 <Lesson_OnNoteOn+0x264>
        return;
 8000a96:	bf00      	nop
        }
    }
}
 8000a98:	3754      	adds	r7, #84	@ 0x54
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	bd90      	pop	{r4, r7, pc}
 8000a9e:	bf00      	nop
 8000aa0:	20000116 	.word	0x20000116
 8000aa4:	20000118 	.word	0x20000118
 8000aa8:	20000115 	.word	0x20000115
 8000aac:	20000100 	.word	0x20000100
 8000ab0:	20000120 	.word	0x20000120
 8000ab4:	2000011c 	.word	0x2000011c
 8000ab8:	48000800 	.word	0x48000800
 8000abc:	20000124 	.word	0x20000124
 8000ac0:	20000110 	.word	0x20000110
 8000ac4:	20000128 	.word	0x20000128
 8000ac8:	08009008 	.word	0x08009008
 8000acc:	08009018 	.word	0x08009018
 8000ad0:	08008ff8 	.word	0x08008ff8
 8000ad4:	20000000 	.word	0x20000000
 8000ad8:	08009004 	.word	0x08009004

08000adc <Lesson_Tick>:

void Lesson_Tick(void) {
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b082      	sub	sp, #8
 8000ae0:	af00      	add	r7, sp, #0
    uint32_t now = HAL_GetTick();
 8000ae2:	f000 fcf3 	bl	80014cc <HAL_GetTick>
 8000ae6:	6078      	str	r0, [r7, #4]
    // Turn off the green LED if its blink interval has passed
    if (greenLedOffTime && now >= greenLedOffTime) {
 8000ae8:	4b12      	ldr	r3, [pc, #72]	@ (8000b34 <Lesson_Tick+0x58>)
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d00c      	beq.n	8000b0a <Lesson_Tick+0x2e>
 8000af0:	4b10      	ldr	r3, [pc, #64]	@ (8000b34 <Lesson_Tick+0x58>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	687a      	ldr	r2, [r7, #4]
 8000af6:	429a      	cmp	r2, r3
 8000af8:	d307      	bcc.n	8000b0a <Lesson_Tick+0x2e>
        HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_RESET);
 8000afa:	2200      	movs	r2, #0
 8000afc:	2101      	movs	r1, #1
 8000afe:	480e      	ldr	r0, [pc, #56]	@ (8000b38 <Lesson_Tick+0x5c>)
 8000b00:	f000 ffe8 	bl	8001ad4 <HAL_GPIO_WritePin>
        greenLedOffTime = 0;
 8000b04:	4b0b      	ldr	r3, [pc, #44]	@ (8000b34 <Lesson_Tick+0x58>)
 8000b06:	2200      	movs	r2, #0
 8000b08:	601a      	str	r2, [r3, #0]
    }
    // Turn off the red LED if its blink interval has passed
    if (redLedOffTime && now >= redLedOffTime) {
 8000b0a:	4b0c      	ldr	r3, [pc, #48]	@ (8000b3c <Lesson_Tick+0x60>)
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d00c      	beq.n	8000b2c <Lesson_Tick+0x50>
 8000b12:	4b0a      	ldr	r3, [pc, #40]	@ (8000b3c <Lesson_Tick+0x60>)
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	687a      	ldr	r2, [r7, #4]
 8000b18:	429a      	cmp	r2, r3
 8000b1a:	d307      	bcc.n	8000b2c <Lesson_Tick+0x50>
        HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_RESET);
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	2102      	movs	r1, #2
 8000b20:	4805      	ldr	r0, [pc, #20]	@ (8000b38 <Lesson_Tick+0x5c>)
 8000b22:	f000 ffd7 	bl	8001ad4 <HAL_GPIO_WritePin>
        redLedOffTime = 0;
 8000b26:	4b05      	ldr	r3, [pc, #20]	@ (8000b3c <Lesson_Tick+0x60>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	601a      	str	r2, [r3, #0]
    }
}
 8000b2c:	bf00      	nop
 8000b2e:	3708      	adds	r7, #8
 8000b30:	46bd      	mov	sp, r7
 8000b32:	bd80      	pop	{r7, pc}
 8000b34:	20000124 	.word	0x20000124
 8000b38:	48000800 	.word	0x48000800
 8000b3c:	20000128 	.word	0x20000128

08000b40 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000b40:	b480      	push	{r7}
 8000b42:	b083      	sub	sp, #12
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000b48:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000b4c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8000b50:	f003 0301 	and.w	r3, r3, #1
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d013      	beq.n	8000b80 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000b58:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000b5c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8000b60:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d00b      	beq.n	8000b80 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000b68:	e000      	b.n	8000b6c <ITM_SendChar+0x2c>
    {
      __NOP();
 8000b6a:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000b6c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d0f9      	beq.n	8000b6a <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000b76:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000b7a:	687a      	ldr	r2, [r7, #4]
 8000b7c:	b2d2      	uxtb	r2, r2
 8000b7e:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000b80:	687b      	ldr	r3, [r7, #4]
}
 8000b82:	4618      	mov	r0, r3
 8000b84:	370c      	adds	r7, #12
 8000b86:	46bd      	mov	sp, r7
 8000b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8c:	4770      	bx	lr
	...

08000b90 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b082      	sub	sp, #8
 8000b94:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b96:	f000 fc29 	bl	80013ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b9a:	f000 f881 	bl	8000ca0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b9e:	f000 f8e1 	bl	8000d64 <MX_GPIO_Init>
  MX_USB_HOST_Init();
 8000ba2:	f006 fd5f 	bl	8007664 <MX_USB_HOST_Init>
  /* USER CODE BEGIN 2 */
  printf("\r\n==== SN_Keyboard_assistant started (SWV printf active) ====\r\n");
 8000ba6:	4835      	ldr	r0, [pc, #212]	@ (8000c7c <main+0xec>)
 8000ba8:	f007 fa56 	bl	8008058 <puts>

  LCD_Init();
 8000bac:	f7ff fc56 	bl	800045c <LCD_Init>
  LCD_Clear();
 8000bb0:	f7ff fc90 	bl	80004d4 <LCD_Clear>
  LCD_SetCursor(0, 0);
 8000bb4:	2100      	movs	r1, #0
 8000bb6:	2000      	movs	r0, #0
 8000bb8:	f7ff fc94 	bl	80004e4 <LCD_SetCursor>
  LCD_Print("HELLO");
 8000bbc:	4830      	ldr	r0, [pc, #192]	@ (8000c80 <main+0xf0>)
 8000bbe:	f7ff fcba 	bl	8000536 <LCD_Print>

  // Initialize the lesson system (configure LEDs and convert lesson notes)
  Lesson_Init();
 8000bc2:	f7ff fcd1 	bl	8000568 <Lesson_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USB Host background processing */
    MX_USB_HOST_Process();
 8000bc6:	f006 fd73 	bl	80076b0 <MX_USB_HOST_Process>

    /* Log application state changes */
    if (Appli_state != prevState)
 8000bca:	4b2e      	ldr	r3, [pc, #184]	@ (8000c84 <main+0xf4>)
 8000bcc:	781a      	ldrb	r2, [r3, #0]
 8000bce:	4b2e      	ldr	r3, [pc, #184]	@ (8000c88 <main+0xf8>)
 8000bd0:	781b      	ldrb	r3, [r3, #0]
 8000bd2:	429a      	cmp	r2, r3
 8000bd4:	d021      	beq.n	8000c1a <main+0x8a>
    {
      switch (Appli_state)
 8000bd6:	4b2b      	ldr	r3, [pc, #172]	@ (8000c84 <main+0xf4>)
 8000bd8:	781b      	ldrb	r3, [r3, #0]
 8000bda:	2b03      	cmp	r3, #3
 8000bdc:	d00e      	beq.n	8000bfc <main+0x6c>
 8000bde:	2b03      	cmp	r3, #3
 8000be0:	dc10      	bgt.n	8000c04 <main+0x74>
 8000be2:	2b01      	cmp	r3, #1
 8000be4:	d002      	beq.n	8000bec <main+0x5c>
 8000be6:	2b02      	cmp	r3, #2
 8000be8:	d004      	beq.n	8000bf4 <main+0x64>
 8000bea:	e00b      	b.n	8000c04 <main+0x74>
      {
        case APPLICATION_START:
          printf("State: APPLICATION_START (device connected)\r\n");
 8000bec:	4827      	ldr	r0, [pc, #156]	@ (8000c8c <main+0xfc>)
 8000bee:	f007 fa33 	bl	8008058 <puts>
          break;
 8000bf2:	e00e      	b.n	8000c12 <main+0x82>
        case APPLICATION_READY:
          printf("State: APPLICATION_READY (MIDI class active)\r\n");
 8000bf4:	4826      	ldr	r0, [pc, #152]	@ (8000c90 <main+0x100>)
 8000bf6:	f007 fa2f 	bl	8008058 <puts>
          break;
 8000bfa:	e00a      	b.n	8000c12 <main+0x82>
        case APPLICATION_DISCONNECT:
          printf("State: APPLICATION_DISCONNECT (device disconnected)\r\n");
 8000bfc:	4825      	ldr	r0, [pc, #148]	@ (8000c94 <main+0x104>)
 8000bfe:	f007 fa2b 	bl	8008058 <puts>
          break;
 8000c02:	e006      	b.n	8000c12 <main+0x82>
        default:
          printf("State: %d\r\n", Appli_state);
 8000c04:	4b1f      	ldr	r3, [pc, #124]	@ (8000c84 <main+0xf4>)
 8000c06:	781b      	ldrb	r3, [r3, #0]
 8000c08:	4619      	mov	r1, r3
 8000c0a:	4823      	ldr	r0, [pc, #140]	@ (8000c98 <main+0x108>)
 8000c0c:	f007 f9bc 	bl	8007f88 <iprintf>
          break;
 8000c10:	bf00      	nop
      }
      prevState = Appli_state;
 8000c12:	4b1c      	ldr	r3, [pc, #112]	@ (8000c84 <main+0xf4>)
 8000c14:	781a      	ldrb	r2, [r3, #0]
 8000c16:	4b1c      	ldr	r3, [pc, #112]	@ (8000c88 <main+0xf8>)
 8000c18:	701a      	strb	r2, [r3, #0]
    }

    /* When device is started or ready -> read MIDI events */
    if (Appli_state == APPLICATION_READY || Appli_state == APPLICATION_START)
 8000c1a:	4b1a      	ldr	r3, [pc, #104]	@ (8000c84 <main+0xf4>)
 8000c1c:	781b      	ldrb	r3, [r3, #0]
 8000c1e:	2b02      	cmp	r3, #2
 8000c20:	d003      	beq.n	8000c2a <main+0x9a>
 8000c22:	4b18      	ldr	r3, [pc, #96]	@ (8000c84 <main+0xf4>)
 8000c24:	781b      	ldrb	r3, [r3, #0]
 8000c26:	2b01      	cmp	r3, #1
 8000c28:	d119      	bne.n	8000c5e <main+0xce>
      {
        uint8_t midi_event[4];
        if (USBH_MIDI_GetEvent(&hUsbHostFS, midi_event) == USBH_OK)
 8000c2a:	463b      	mov	r3, r7
 8000c2c:	4619      	mov	r1, r3
 8000c2e:	481b      	ldr	r0, [pc, #108]	@ (8000c9c <main+0x10c>)
 8000c30:	f005 f86d 	bl	8005d0e <USBH_MIDI_GetEvent>
 8000c34:	4603      	mov	r3, r0
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d111      	bne.n	8000c5e <main+0xce>
        {
          uint8_t status  = midi_event[1] & 0xF0;
 8000c3a:	787b      	ldrb	r3, [r7, #1]
 8000c3c:	f023 030f 	bic.w	r3, r3, #15
 8000c40:	71fb      	strb	r3, [r7, #7]
          uint8_t note    = midi_event[2];
 8000c42:	78bb      	ldrb	r3, [r7, #2]
 8000c44:	71bb      	strb	r3, [r7, #6]
          uint8_t vel     = midi_event[3];
 8000c46:	78fb      	ldrb	r3, [r7, #3]
 8000c48:	717b      	strb	r3, [r7, #5]
          if (status == 0x90 && vel != 0)  // NOTE ON event with non-zero velocity
 8000c4a:	79fb      	ldrb	r3, [r7, #7]
 8000c4c:	2b90      	cmp	r3, #144	@ 0x90
 8000c4e:	d106      	bne.n	8000c5e <main+0xce>
 8000c50:	797b      	ldrb	r3, [r7, #5]
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d003      	beq.n	8000c5e <main+0xce>
          {
            // Handle Note On: pass note to lesson system (this will also update the LCD)
            Lesson_OnNoteOn(note);
 8000c56:	79bb      	ldrb	r3, [r7, #6]
 8000c58:	4618      	mov	r0, r3
 8000c5a:	f7ff fdeb 	bl	8000834 <Lesson_OnNoteOn>
          }
        }
      }

    // Update button debounce state
    Button_Update();
 8000c5e:	f7ff fb1f 	bl	80002a0 <Button_Update>
    // Check if the reset button was pressed
    if (Button_WasPressedEvent())
 8000c62:	f7ff fb5f 	bl	8000324 <Button_WasPressedEvent>
 8000c66:	4603      	mov	r3, r0
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d001      	beq.n	8000c70 <main+0xe0>
    {
      Lesson_Reset();  // Reset the lesson (restart song and update LCD)
 8000c6c:	f7ff fd4e 	bl	800070c <Lesson_Reset>
    }

    // Periodic lesson update (e.g., turn off LEDs after blink duration)
    Lesson_Tick();
 8000c70:	f7ff ff34 	bl	8000adc <Lesson_Tick>


    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8000c74:	f006 fd1c 	bl	80076b0 <MX_USB_HOST_Process>
    MX_USB_HOST_Process();
 8000c78:	e7a5      	b.n	8000bc6 <main+0x36>
 8000c7a:	bf00      	nop
 8000c7c:	0800902c 	.word	0x0800902c
 8000c80:	0800906c 	.word	0x0800906c
 8000c84:	20000510 	.word	0x20000510
 8000c88:	2000012c 	.word	0x2000012c
 8000c8c:	08009074 	.word	0x08009074
 8000c90:	080090a4 	.word	0x080090a4
 8000c94:	080090d4 	.word	0x080090d4
 8000c98:	0800910c 	.word	0x0800910c
 8000c9c:	20000138 	.word	0x20000138

08000ca0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b096      	sub	sp, #88	@ 0x58
 8000ca4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ca6:	f107 0314 	add.w	r3, r7, #20
 8000caa:	2244      	movs	r2, #68	@ 0x44
 8000cac:	2100      	movs	r1, #0
 8000cae:	4618      	mov	r0, r3
 8000cb0:	f007 fae8 	bl	8008284 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cb4:	463b      	mov	r3, r7
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	601a      	str	r2, [r3, #0]
 8000cba:	605a      	str	r2, [r3, #4]
 8000cbc:	609a      	str	r2, [r3, #8]
 8000cbe:	60da      	str	r2, [r3, #12]
 8000cc0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000cc2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000cc6:	f002 fb6b 	bl	80033a0 <HAL_PWREx_ControlVoltageScaling>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d001      	beq.n	8000cd4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000cd0:	f000 f8e5 	bl	8000e9e <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000cd4:	f002 fb46 	bl	8003364 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000cd8:	4b21      	ldr	r3, [pc, #132]	@ (8000d60 <SystemClock_Config+0xc0>)
 8000cda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000cde:	4a20      	ldr	r2, [pc, #128]	@ (8000d60 <SystemClock_Config+0xc0>)
 8000ce0:	f023 0318 	bic.w	r3, r3, #24
 8000ce4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000ce8:	2314      	movs	r3, #20
 8000cea:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000cec:	2301      	movs	r3, #1
 8000cee:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000cf0:	2301      	movs	r3, #1
 8000cf2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000cf8:	2360      	movs	r3, #96	@ 0x60
 8000cfa:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cfc:	2302      	movs	r3, #2
 8000cfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000d00:	2301      	movs	r3, #1
 8000d02:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000d04:	2301      	movs	r3, #1
 8000d06:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 8000d08:	2310      	movs	r3, #16
 8000d0a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000d0c:	2307      	movs	r3, #7
 8000d0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000d10:	2302      	movs	r3, #2
 8000d12:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000d14:	2302      	movs	r3, #2
 8000d16:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d18:	f107 0314 	add.w	r3, r7, #20
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	f002 fba5 	bl	800346c <HAL_RCC_OscConfig>
 8000d22:	4603      	mov	r3, r0
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d001      	beq.n	8000d2c <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000d28:	f000 f8b9 	bl	8000e9e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d2c:	230f      	movs	r3, #15
 8000d2e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d30:	2303      	movs	r3, #3
 8000d32:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d34:	2300      	movs	r3, #0
 8000d36:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000d40:	463b      	mov	r3, r7
 8000d42:	2101      	movs	r1, #1
 8000d44:	4618      	mov	r0, r3
 8000d46:	f002 ff6d 	bl	8003c24 <HAL_RCC_ClockConfig>
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d001      	beq.n	8000d54 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000d50:	f000 f8a5 	bl	8000e9e <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8000d54:	f003 fc3c 	bl	80045d0 <HAL_RCCEx_EnableMSIPLLMode>
}
 8000d58:	bf00      	nop
 8000d5a:	3758      	adds	r7, #88	@ 0x58
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	bd80      	pop	{r7, pc}
 8000d60:	40021000 	.word	0x40021000

08000d64 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b08a      	sub	sp, #40	@ 0x28
 8000d68:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d6a:	f107 0314 	add.w	r3, r7, #20
 8000d6e:	2200      	movs	r2, #0
 8000d70:	601a      	str	r2, [r3, #0]
 8000d72:	605a      	str	r2, [r3, #4]
 8000d74:	609a      	str	r2, [r3, #8]
 8000d76:	60da      	str	r2, [r3, #12]
 8000d78:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d7a:	4b3f      	ldr	r3, [pc, #252]	@ (8000e78 <MX_GPIO_Init+0x114>)
 8000d7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d7e:	4a3e      	ldr	r2, [pc, #248]	@ (8000e78 <MX_GPIO_Init+0x114>)
 8000d80:	f043 0304 	orr.w	r3, r3, #4
 8000d84:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d86:	4b3c      	ldr	r3, [pc, #240]	@ (8000e78 <MX_GPIO_Init+0x114>)
 8000d88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d8a:	f003 0304 	and.w	r3, r3, #4
 8000d8e:	613b      	str	r3, [r7, #16]
 8000d90:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d92:	4b39      	ldr	r3, [pc, #228]	@ (8000e78 <MX_GPIO_Init+0x114>)
 8000d94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d96:	4a38      	ldr	r2, [pc, #224]	@ (8000e78 <MX_GPIO_Init+0x114>)
 8000d98:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000d9c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d9e:	4b36      	ldr	r3, [pc, #216]	@ (8000e78 <MX_GPIO_Init+0x114>)
 8000da0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000da2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000da6:	60fb      	str	r3, [r7, #12]
 8000da8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000daa:	4b33      	ldr	r3, [pc, #204]	@ (8000e78 <MX_GPIO_Init+0x114>)
 8000dac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dae:	4a32      	ldr	r2, [pc, #200]	@ (8000e78 <MX_GPIO_Init+0x114>)
 8000db0:	f043 0301 	orr.w	r3, r3, #1
 8000db4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000db6:	4b30      	ldr	r3, [pc, #192]	@ (8000e78 <MX_GPIO_Init+0x114>)
 8000db8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dba:	f003 0301 	and.w	r3, r3, #1
 8000dbe:	60bb      	str	r3, [r7, #8]
 8000dc0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dc2:	4b2d      	ldr	r3, [pc, #180]	@ (8000e78 <MX_GPIO_Init+0x114>)
 8000dc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dc6:	4a2c      	ldr	r2, [pc, #176]	@ (8000e78 <MX_GPIO_Init+0x114>)
 8000dc8:	f043 0302 	orr.w	r3, r3, #2
 8000dcc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000dce:	4b2a      	ldr	r3, [pc, #168]	@ (8000e78 <MX_GPIO_Init+0x114>)
 8000dd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dd2:	f003 0302 	and.w	r3, r3, #2
 8000dd6:	607b      	str	r3, [r7, #4]
 8000dd8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8000dda:	2200      	movs	r2, #0
 8000ddc:	2103      	movs	r1, #3
 8000dde:	4827      	ldr	r0, [pc, #156]	@ (8000e7c <MX_GPIO_Init+0x118>)
 8000de0:	f000 fe78 	bl	8001ad4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3|GPIO_PIN_8|GPIO_PIN_10, GPIO_PIN_RESET);
 8000de4:	2200      	movs	r2, #0
 8000de6:	f44f 61a1 	mov.w	r1, #1288	@ 0x508
 8000dea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000dee:	f000 fe71 	bl	8001ad4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 8000df2:	2200      	movs	r2, #0
 8000df4:	f44f 6186 	mov.w	r1, #1072	@ 0x430
 8000df8:	4821      	ldr	r0, [pc, #132]	@ (8000e80 <MX_GPIO_Init+0x11c>)
 8000dfa:	f000 fe6b 	bl	8001ad4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC0 PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000dfe:	2303      	movs	r3, #3
 8000e00:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e02:	2301      	movs	r3, #1
 8000e04:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e06:	2300      	movs	r3, #0
 8000e08:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e0e:	f107 0314 	add.w	r3, r7, #20
 8000e12:	4619      	mov	r1, r3
 8000e14:	4819      	ldr	r0, [pc, #100]	@ (8000e7c <MX_GPIO_Init+0x118>)
 8000e16:	f000 fc9b 	bl	8001750 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA3 PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_8|GPIO_PIN_10;
 8000e1a:	f44f 63a1 	mov.w	r3, #1288	@ 0x508
 8000e1e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e20:	2301      	movs	r3, #1
 8000e22:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e24:	2300      	movs	r3, #0
 8000e26:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e28:	2300      	movs	r3, #0
 8000e2a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e2c:	f107 0314 	add.w	r3, r7, #20
 8000e30:	4619      	mov	r1, r3
 8000e32:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e36:	f000 fc8b 	bl	8001750 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000e3a:	2301      	movs	r3, #1
 8000e3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e42:	2301      	movs	r3, #1
 8000e44:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e46:	f107 0314 	add.w	r3, r7, #20
 8000e4a:	4619      	mov	r1, r3
 8000e4c:	480c      	ldr	r0, [pc, #48]	@ (8000e80 <MX_GPIO_Init+0x11c>)
 8000e4e:	f000 fc7f 	bl	8001750 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_4|GPIO_PIN_5;
 8000e52:	f44f 6386 	mov.w	r3, #1072	@ 0x430
 8000e56:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e58:	2301      	movs	r3, #1
 8000e5a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e60:	2300      	movs	r3, #0
 8000e62:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e64:	f107 0314 	add.w	r3, r7, #20
 8000e68:	4619      	mov	r1, r3
 8000e6a:	4805      	ldr	r0, [pc, #20]	@ (8000e80 <MX_GPIO_Init+0x11c>)
 8000e6c:	f000 fc70 	bl	8001750 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000e70:	bf00      	nop
 8000e72:	3728      	adds	r7, #40	@ 0x28
 8000e74:	46bd      	mov	sp, r7
 8000e76:	bd80      	pop	{r7, pc}
 8000e78:	40021000 	.word	0x40021000
 8000e7c:	48000800 	.word	0x48000800
 8000e80:	48000400 	.word	0x48000400

08000e84 <__io_putchar>:

/* USER CODE BEGIN 4 */
int __io_putchar(int ch) {
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b082      	sub	sp, #8
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
    return ITM_SendChar(ch);
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	4618      	mov	r0, r3
 8000e90:	f7ff fe56 	bl	8000b40 <ITM_SendChar>
 8000e94:	4603      	mov	r3, r0
}
 8000e96:	4618      	mov	r0, r3
 8000e98:	3708      	adds	r7, #8
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}

08000e9e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e9e:	b480      	push	{r7}
 8000ea0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ea2:	b672      	cpsid	i
}
 8000ea4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ea6:	bf00      	nop
 8000ea8:	e7fd      	b.n	8000ea6 <Error_Handler+0x8>
	...

08000eac <NoteName_MapRootToSemitone>:
#include "notes.h"
#include <string.h>
#include <ctype.h>

/// Static helper: Map an uppercase note root string to a semitone number (0=C, 1=C♯/D♭, ..., 11=B/H).
static int8_t NoteName_MapRootToSemitone(const char *root) {
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b082      	sub	sp, #8
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
    // Note names mapping (English notation)
    if (strcmp(root, "C") == 0)   return 0;
 8000eb4:	4952      	ldr	r1, [pc, #328]	@ (8001000 <NoteName_MapRootToSemitone+0x154>)
 8000eb6:	6878      	ldr	r0, [r7, #4]
 8000eb8:	f7ff f98a 	bl	80001d0 <strcmp>
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d101      	bne.n	8000ec6 <NoteName_MapRootToSemitone+0x1a>
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	e097      	b.n	8000ff6 <NoteName_MapRootToSemitone+0x14a>
    if (strcmp(root, "CIS") == 0 || strcmp(root, "DES") == 0)  return 1;   // C♯ or D♭
 8000ec6:	494f      	ldr	r1, [pc, #316]	@ (8001004 <NoteName_MapRootToSemitone+0x158>)
 8000ec8:	6878      	ldr	r0, [r7, #4]
 8000eca:	f7ff f981 	bl	80001d0 <strcmp>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d006      	beq.n	8000ee2 <NoteName_MapRootToSemitone+0x36>
 8000ed4:	494c      	ldr	r1, [pc, #304]	@ (8001008 <NoteName_MapRootToSemitone+0x15c>)
 8000ed6:	6878      	ldr	r0, [r7, #4]
 8000ed8:	f7ff f97a 	bl	80001d0 <strcmp>
 8000edc:	4603      	mov	r3, r0
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d101      	bne.n	8000ee6 <NoteName_MapRootToSemitone+0x3a>
 8000ee2:	2301      	movs	r3, #1
 8000ee4:	e087      	b.n	8000ff6 <NoteName_MapRootToSemitone+0x14a>
    if (strcmp(root, "D") == 0)   return 2;
 8000ee6:	4949      	ldr	r1, [pc, #292]	@ (800100c <NoteName_MapRootToSemitone+0x160>)
 8000ee8:	6878      	ldr	r0, [r7, #4]
 8000eea:	f7ff f971 	bl	80001d0 <strcmp>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d101      	bne.n	8000ef8 <NoteName_MapRootToSemitone+0x4c>
 8000ef4:	2302      	movs	r3, #2
 8000ef6:	e07e      	b.n	8000ff6 <NoteName_MapRootToSemitone+0x14a>
    if (strcmp(root, "DIS") == 0 || strcmp(root, "ES") == 0)   return 3;   // D♯ or E♭ (Es = E♭)
 8000ef8:	4945      	ldr	r1, [pc, #276]	@ (8001010 <NoteName_MapRootToSemitone+0x164>)
 8000efa:	6878      	ldr	r0, [r7, #4]
 8000efc:	f7ff f968 	bl	80001d0 <strcmp>
 8000f00:	4603      	mov	r3, r0
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d006      	beq.n	8000f14 <NoteName_MapRootToSemitone+0x68>
 8000f06:	4943      	ldr	r1, [pc, #268]	@ (8001014 <NoteName_MapRootToSemitone+0x168>)
 8000f08:	6878      	ldr	r0, [r7, #4]
 8000f0a:	f7ff f961 	bl	80001d0 <strcmp>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d101      	bne.n	8000f18 <NoteName_MapRootToSemitone+0x6c>
 8000f14:	2303      	movs	r3, #3
 8000f16:	e06e      	b.n	8000ff6 <NoteName_MapRootToSemitone+0x14a>
    if (strcmp(root, "E") == 0)   return 4;
 8000f18:	493f      	ldr	r1, [pc, #252]	@ (8001018 <NoteName_MapRootToSemitone+0x16c>)
 8000f1a:	6878      	ldr	r0, [r7, #4]
 8000f1c:	f7ff f958 	bl	80001d0 <strcmp>
 8000f20:	4603      	mov	r3, r0
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d101      	bne.n	8000f2a <NoteName_MapRootToSemitone+0x7e>
 8000f26:	2304      	movs	r3, #4
 8000f28:	e065      	b.n	8000ff6 <NoteName_MapRootToSemitone+0x14a>
    if (strcmp(root, "F") == 0)   return 5;
 8000f2a:	493c      	ldr	r1, [pc, #240]	@ (800101c <NoteName_MapRootToSemitone+0x170>)
 8000f2c:	6878      	ldr	r0, [r7, #4]
 8000f2e:	f7ff f94f 	bl	80001d0 <strcmp>
 8000f32:	4603      	mov	r3, r0
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d101      	bne.n	8000f3c <NoteName_MapRootToSemitone+0x90>
 8000f38:	2305      	movs	r3, #5
 8000f3a:	e05c      	b.n	8000ff6 <NoteName_MapRootToSemitone+0x14a>
    if (strcmp(root, "FIS") == 0 || strcmp(root, "GES") == 0)  return 6;   // F♯ or G♭
 8000f3c:	4938      	ldr	r1, [pc, #224]	@ (8001020 <NoteName_MapRootToSemitone+0x174>)
 8000f3e:	6878      	ldr	r0, [r7, #4]
 8000f40:	f7ff f946 	bl	80001d0 <strcmp>
 8000f44:	4603      	mov	r3, r0
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d006      	beq.n	8000f58 <NoteName_MapRootToSemitone+0xac>
 8000f4a:	4936      	ldr	r1, [pc, #216]	@ (8001024 <NoteName_MapRootToSemitone+0x178>)
 8000f4c:	6878      	ldr	r0, [r7, #4]
 8000f4e:	f7ff f93f 	bl	80001d0 <strcmp>
 8000f52:	4603      	mov	r3, r0
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d101      	bne.n	8000f5c <NoteName_MapRootToSemitone+0xb0>
 8000f58:	2306      	movs	r3, #6
 8000f5a:	e04c      	b.n	8000ff6 <NoteName_MapRootToSemitone+0x14a>
    if (strcmp(root, "G") == 0)   return 7;
 8000f5c:	4932      	ldr	r1, [pc, #200]	@ (8001028 <NoteName_MapRootToSemitone+0x17c>)
 8000f5e:	6878      	ldr	r0, [r7, #4]
 8000f60:	f7ff f936 	bl	80001d0 <strcmp>
 8000f64:	4603      	mov	r3, r0
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d101      	bne.n	8000f6e <NoteName_MapRootToSemitone+0xc2>
 8000f6a:	2307      	movs	r3, #7
 8000f6c:	e043      	b.n	8000ff6 <NoteName_MapRootToSemitone+0x14a>
    if (strcmp(root, "GIS") == 0 || strcmp(root, "AS") == 0)   return 8;   // G♯ or A♭ (As = A♭)
 8000f6e:	492f      	ldr	r1, [pc, #188]	@ (800102c <NoteName_MapRootToSemitone+0x180>)
 8000f70:	6878      	ldr	r0, [r7, #4]
 8000f72:	f7ff f92d 	bl	80001d0 <strcmp>
 8000f76:	4603      	mov	r3, r0
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d006      	beq.n	8000f8a <NoteName_MapRootToSemitone+0xde>
 8000f7c:	492c      	ldr	r1, [pc, #176]	@ (8001030 <NoteName_MapRootToSemitone+0x184>)
 8000f7e:	6878      	ldr	r0, [r7, #4]
 8000f80:	f7ff f926 	bl	80001d0 <strcmp>
 8000f84:	4603      	mov	r3, r0
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d101      	bne.n	8000f8e <NoteName_MapRootToSemitone+0xe2>
 8000f8a:	2308      	movs	r3, #8
 8000f8c:	e033      	b.n	8000ff6 <NoteName_MapRootToSemitone+0x14a>
    if (strcmp(root, "A") == 0)   return 9;
 8000f8e:	4929      	ldr	r1, [pc, #164]	@ (8001034 <NoteName_MapRootToSemitone+0x188>)
 8000f90:	6878      	ldr	r0, [r7, #4]
 8000f92:	f7ff f91d 	bl	80001d0 <strcmp>
 8000f96:	4603      	mov	r3, r0
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d101      	bne.n	8000fa0 <NoteName_MapRootToSemitone+0xf4>
 8000f9c:	2309      	movs	r3, #9
 8000f9e:	e02a      	b.n	8000ff6 <NoteName_MapRootToSemitone+0x14a>
    if (strcmp(root, "AIS") == 0) return 10;  // A♯ (B♭ in English)
 8000fa0:	4925      	ldr	r1, [pc, #148]	@ (8001038 <NoteName_MapRootToSemitone+0x18c>)
 8000fa2:	6878      	ldr	r0, [r7, #4]
 8000fa4:	f7ff f914 	bl	80001d0 <strcmp>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d101      	bne.n	8000fb2 <NoteName_MapRootToSemitone+0x106>
 8000fae:	230a      	movs	r3, #10
 8000fb0:	e021      	b.n	8000ff6 <NoteName_MapRootToSemitone+0x14a>
    if (strcmp(root, "B") == 0 || strcmp(root, "BES") == 0 || strcmp(root, "HES") == 0)
 8000fb2:	4922      	ldr	r1, [pc, #136]	@ (800103c <NoteName_MapRootToSemitone+0x190>)
 8000fb4:	6878      	ldr	r0, [r7, #4]
 8000fb6:	f7ff f90b 	bl	80001d0 <strcmp>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d00d      	beq.n	8000fdc <NoteName_MapRootToSemitone+0x130>
 8000fc0:	491f      	ldr	r1, [pc, #124]	@ (8001040 <NoteName_MapRootToSemitone+0x194>)
 8000fc2:	6878      	ldr	r0, [r7, #4]
 8000fc4:	f7ff f904 	bl	80001d0 <strcmp>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d006      	beq.n	8000fdc <NoteName_MapRootToSemitone+0x130>
 8000fce:	491d      	ldr	r1, [pc, #116]	@ (8001044 <NoteName_MapRootToSemitone+0x198>)
 8000fd0:	6878      	ldr	r0, [r7, #4]
 8000fd2:	f7ff f8fd 	bl	80001d0 <strcmp>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d101      	bne.n	8000fe0 <NoteName_MapRootToSemitone+0x134>
        return 10;  // In Polish notation, "B" or "Bes"/"Hes" = B (semitone 10)
 8000fdc:	230a      	movs	r3, #10
 8000fde:	e00a      	b.n	8000ff6 <NoteName_MapRootToSemitone+0x14a>
    if (strcmp(root, "H") == 0)   return 11;  // H = B natural
 8000fe0:	4919      	ldr	r1, [pc, #100]	@ (8001048 <NoteName_MapRootToSemitone+0x19c>)
 8000fe2:	6878      	ldr	r0, [r7, #4]
 8000fe4:	f7ff f8f4 	bl	80001d0 <strcmp>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d101      	bne.n	8000ff2 <NoteName_MapRootToSemitone+0x146>
 8000fee:	230b      	movs	r3, #11
 8000ff0:	e001      	b.n	8000ff6 <NoteName_MapRootToSemitone+0x14a>
    return -1; // not a valid note name
 8000ff2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	3708      	adds	r7, #8
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	08009118 	.word	0x08009118
 8001004:	0800911c 	.word	0x0800911c
 8001008:	08009120 	.word	0x08009120
 800100c:	08009124 	.word	0x08009124
 8001010:	08009128 	.word	0x08009128
 8001014:	0800912c 	.word	0x0800912c
 8001018:	08009130 	.word	0x08009130
 800101c:	08009134 	.word	0x08009134
 8001020:	08009138 	.word	0x08009138
 8001024:	0800913c 	.word	0x0800913c
 8001028:	08009140 	.word	0x08009140
 800102c:	08009144 	.word	0x08009144
 8001030:	08009148 	.word	0x08009148
 8001034:	0800914c 	.word	0x0800914c
 8001038:	08009150 	.word	0x08009150
 800103c:	08009154 	.word	0x08009154
 8001040:	08009158 	.word	0x08009158
 8001044:	0800915c 	.word	0x0800915c
 8001048:	08009160 	.word	0x08009160

0800104c <NoteName_ToMidi>:

NoteParseStatus NoteName_ToMidi(const char *name, uint8_t *outNote) {
 800104c:	b580      	push	{r7, lr}
 800104e:	b08c      	sub	sp, #48	@ 0x30
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
 8001054:	6039      	str	r1, [r7, #0]
    if (name == NULL || outNote == NULL) {
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	2b00      	cmp	r3, #0
 800105a:	d002      	beq.n	8001062 <NoteName_ToMidi+0x16>
 800105c:	683b      	ldr	r3, [r7, #0]
 800105e:	2b00      	cmp	r3, #0
 8001060:	d101      	bne.n	8001066 <NoteName_ToMidi+0x1a>
        return NOTE_ERR_INVALID_FORMAT;
 8001062:	2301      	movs	r3, #1
 8001064:	e07d      	b.n	8001162 <NoteName_ToMidi+0x116>
    }

    // Make an uppercase copy of the input string (to handle case-insensitivity)
    char temp[8];
    size_t len = strlen(name);
 8001066:	6878      	ldr	r0, [r7, #4]
 8001068:	f7ff f8bc 	bl	80001e4 <strlen>
 800106c:	62b8      	str	r0, [r7, #40]	@ 0x28
    if (len < 2 || len >= sizeof(temp)) {
 800106e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001070:	2b01      	cmp	r3, #1
 8001072:	d902      	bls.n	800107a <NoteName_ToMidi+0x2e>
 8001074:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001076:	2b07      	cmp	r3, #7
 8001078:	d901      	bls.n	800107e <NoteName_ToMidi+0x32>
        // Need at least 2 characters (note + octave), and not exceed buffer
        return NOTE_ERR_INVALID_FORMAT;
 800107a:	2301      	movs	r3, #1
 800107c:	e071      	b.n	8001162 <NoteName_ToMidi+0x116>
    }
    for (size_t i = 0; i < len; ++i) {
 800107e:	2300      	movs	r3, #0
 8001080:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001082:	e01b      	b.n	80010bc <NoteName_ToMidi+0x70>
        temp[i] = toupper((unsigned char)name[i]);
 8001084:	687a      	ldr	r2, [r7, #4]
 8001086:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001088:	4413      	add	r3, r2
 800108a:	781b      	ldrb	r3, [r3, #0]
 800108c:	74fb      	strb	r3, [r7, #19]
 800108e:	7cfb      	ldrb	r3, [r7, #19]
 8001090:	3301      	adds	r3, #1
 8001092:	4a36      	ldr	r2, [pc, #216]	@ (800116c <NoteName_ToMidi+0x120>)
 8001094:	4413      	add	r3, r2
 8001096:	781b      	ldrb	r3, [r3, #0]
 8001098:	f003 0303 	and.w	r3, r3, #3
 800109c:	2b02      	cmp	r3, #2
 800109e:	d102      	bne.n	80010a6 <NoteName_ToMidi+0x5a>
 80010a0:	7cfb      	ldrb	r3, [r7, #19]
 80010a2:	3b20      	subs	r3, #32
 80010a4:	e000      	b.n	80010a8 <NoteName_ToMidi+0x5c>
 80010a6:	7cfb      	ldrb	r3, [r7, #19]
 80010a8:	b2d9      	uxtb	r1, r3
 80010aa:	f107 0208 	add.w	r2, r7, #8
 80010ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010b0:	4413      	add	r3, r2
 80010b2:	460a      	mov	r2, r1
 80010b4:	701a      	strb	r2, [r3, #0]
    for (size_t i = 0; i < len; ++i) {
 80010b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010b8:	3301      	adds	r3, #1
 80010ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80010bc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80010be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010c0:	429a      	cmp	r2, r3
 80010c2:	d3df      	bcc.n	8001084 <NoteName_ToMidi+0x38>
    }
    temp[len] = '\0';
 80010c4:	f107 0208 	add.w	r2, r7, #8
 80010c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010ca:	4413      	add	r3, r2
 80010cc:	2200      	movs	r2, #0
 80010ce:	701a      	strb	r2, [r3, #0]

    // The last character should be the octave digit (0–9)
    char octaveChar = temp[len - 1];
 80010d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010d2:	3b01      	subs	r3, #1
 80010d4:	3330      	adds	r3, #48	@ 0x30
 80010d6:	443b      	add	r3, r7
 80010d8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80010dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (octaveChar < '0' || octaveChar > '9') {
 80010e0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80010e4:	2b2f      	cmp	r3, #47	@ 0x2f
 80010e6:	d903      	bls.n	80010f0 <NoteName_ToMidi+0xa4>
 80010e8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80010ec:	2b39      	cmp	r3, #57	@ 0x39
 80010ee:	d901      	bls.n	80010f4 <NoteName_ToMidi+0xa8>
        return NOTE_ERR_INVALID_FORMAT;
 80010f0:	2301      	movs	r3, #1
 80010f2:	e036      	b.n	8001162 <NoteName_ToMidi+0x116>
    }
    int octave = octaveChar - '0';
 80010f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80010f8:	3b30      	subs	r3, #48	@ 0x30
 80010fa:	623b      	str	r3, [r7, #32]

    // Everything before the last char is the note root (e.g. "C", "CIS", "DES", "HES", etc.)
    temp[len - 1] = '\0';  // isolate the root part
 80010fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010fe:	3b01      	subs	r3, #1
 8001100:	3330      	adds	r3, #48	@ 0x30
 8001102:	443b      	add	r3, r7
 8001104:	2200      	movs	r2, #0
 8001106:	f803 2c28 	strb.w	r2, [r3, #-40]
    const char *root = temp;
 800110a:	f107 0308 	add.w	r3, r7, #8
 800110e:	61fb      	str	r3, [r7, #28]
    if (*root == '\0') {
 8001110:	69fb      	ldr	r3, [r7, #28]
 8001112:	781b      	ldrb	r3, [r3, #0]
 8001114:	2b00      	cmp	r3, #0
 8001116:	d101      	bne.n	800111c <NoteName_ToMidi+0xd0>
        // No note root present (string was just a digit or empty)
        return NOTE_ERR_INVALID_FORMAT;
 8001118:	2301      	movs	r3, #1
 800111a:	e022      	b.n	8001162 <NoteName_ToMidi+0x116>
    }

    int8_t semitone = NoteName_MapRootToSemitone(root);
 800111c:	69f8      	ldr	r0, [r7, #28]
 800111e:	f7ff fec5 	bl	8000eac <NoteName_MapRootToSemitone>
 8001122:	4603      	mov	r3, r0
 8001124:	76fb      	strb	r3, [r7, #27]
    if (semitone < 0) {
 8001126:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800112a:	2b00      	cmp	r3, #0
 800112c:	da01      	bge.n	8001132 <NoteName_ToMidi+0xe6>
        return NOTE_ERR_INVALID_NOTE;  // root not recognized
 800112e:	2302      	movs	r3, #2
 8001130:	e017      	b.n	8001162 <NoteName_ToMidi+0x116>
    }

    // Compute MIDI note number: MIDI = 12 * (octave + 1) + semitone
    // (C4 => octave=4, semitone=0, yields 12*(4+1)+0 = 60)
    int midi = 12 * (octave + 1) + semitone;
 8001132:	6a3b      	ldr	r3, [r7, #32]
 8001134:	1c5a      	adds	r2, r3, #1
 8001136:	4613      	mov	r3, r2
 8001138:	005b      	lsls	r3, r3, #1
 800113a:	4413      	add	r3, r2
 800113c:	009b      	lsls	r3, r3, #2
 800113e:	461a      	mov	r2, r3
 8001140:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8001144:	4413      	add	r3, r2
 8001146:	617b      	str	r3, [r7, #20]
    if (midi < 0 || midi > 127) {
 8001148:	697b      	ldr	r3, [r7, #20]
 800114a:	2b00      	cmp	r3, #0
 800114c:	db02      	blt.n	8001154 <NoteName_ToMidi+0x108>
 800114e:	697b      	ldr	r3, [r7, #20]
 8001150:	2b7f      	cmp	r3, #127	@ 0x7f
 8001152:	dd01      	ble.n	8001158 <NoteName_ToMidi+0x10c>
        return NOTE_ERR_INVALID_OCTAVE;  // out of MIDI range (e.g., "A9" would be >127)
 8001154:	2303      	movs	r3, #3
 8001156:	e004      	b.n	8001162 <NoteName_ToMidi+0x116>
    }

    *outNote = (uint8_t)midi;
 8001158:	697b      	ldr	r3, [r7, #20]
 800115a:	b2da      	uxtb	r2, r3
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	701a      	strb	r2, [r3, #0]
    return NOTE_OK;
 8001160:	2300      	movs	r3, #0
}
 8001162:	4618      	mov	r0, r3
 8001164:	3730      	adds	r7, #48	@ 0x30
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}
 800116a:	bf00      	nop
 800116c:	0800966c 	.word	0x0800966c

08001170 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001170:	b480      	push	{r7}
 8001172:	b083      	sub	sp, #12
 8001174:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001176:	4b0f      	ldr	r3, [pc, #60]	@ (80011b4 <HAL_MspInit+0x44>)
 8001178:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800117a:	4a0e      	ldr	r2, [pc, #56]	@ (80011b4 <HAL_MspInit+0x44>)
 800117c:	f043 0301 	orr.w	r3, r3, #1
 8001180:	6613      	str	r3, [r2, #96]	@ 0x60
 8001182:	4b0c      	ldr	r3, [pc, #48]	@ (80011b4 <HAL_MspInit+0x44>)
 8001184:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001186:	f003 0301 	and.w	r3, r3, #1
 800118a:	607b      	str	r3, [r7, #4]
 800118c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800118e:	4b09      	ldr	r3, [pc, #36]	@ (80011b4 <HAL_MspInit+0x44>)
 8001190:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001192:	4a08      	ldr	r2, [pc, #32]	@ (80011b4 <HAL_MspInit+0x44>)
 8001194:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001198:	6593      	str	r3, [r2, #88]	@ 0x58
 800119a:	4b06      	ldr	r3, [pc, #24]	@ (80011b4 <HAL_MspInit+0x44>)
 800119c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800119e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011a2:	603b      	str	r3, [r7, #0]
 80011a4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011a6:	bf00      	nop
 80011a8:	370c      	adds	r7, #12
 80011aa:	46bd      	mov	sp, r7
 80011ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b0:	4770      	bx	lr
 80011b2:	bf00      	nop
 80011b4:	40021000 	.word	0x40021000

080011b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011b8:	b480      	push	{r7}
 80011ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80011bc:	bf00      	nop
 80011be:	e7fd      	b.n	80011bc <NMI_Handler+0x4>

080011c0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011c0:	b480      	push	{r7}
 80011c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011c4:	bf00      	nop
 80011c6:	e7fd      	b.n	80011c4 <HardFault_Handler+0x4>

080011c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011c8:	b480      	push	{r7}
 80011ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011cc:	bf00      	nop
 80011ce:	e7fd      	b.n	80011cc <MemManage_Handler+0x4>

080011d0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011d0:	b480      	push	{r7}
 80011d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011d4:	bf00      	nop
 80011d6:	e7fd      	b.n	80011d4 <BusFault_Handler+0x4>

080011d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011d8:	b480      	push	{r7}
 80011da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011dc:	bf00      	nop
 80011de:	e7fd      	b.n	80011dc <UsageFault_Handler+0x4>

080011e0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011e0:	b480      	push	{r7}
 80011e2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011e4:	bf00      	nop
 80011e6:	46bd      	mov	sp, r7
 80011e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ec:	4770      	bx	lr

080011ee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011ee:	b480      	push	{r7}
 80011f0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011f2:	bf00      	nop
 80011f4:	46bd      	mov	sp, r7
 80011f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fa:	4770      	bx	lr

080011fc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011fc:	b480      	push	{r7}
 80011fe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001200:	bf00      	nop
 8001202:	46bd      	mov	sp, r7
 8001204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001208:	4770      	bx	lr

0800120a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800120a:	b580      	push	{r7, lr}
 800120c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800120e:	f000 f949 	bl	80014a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001212:	bf00      	nop
 8001214:	bd80      	pop	{r7, pc}
	...

08001218 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 800121c:	4802      	ldr	r0, [pc, #8]	@ (8001228 <OTG_FS_IRQHandler+0x10>)
 800121e:	f000 fee1 	bl	8001fe4 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001222:	bf00      	nop
 8001224:	bd80      	pop	{r7, pc}
 8001226:	bf00      	nop
 8001228:	20000514 	.word	0x20000514

0800122c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b086      	sub	sp, #24
 8001230:	af00      	add	r7, sp, #0
 8001232:	60f8      	str	r0, [r7, #12]
 8001234:	60b9      	str	r1, [r7, #8]
 8001236:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001238:	2300      	movs	r3, #0
 800123a:	617b      	str	r3, [r7, #20]
 800123c:	e00a      	b.n	8001254 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800123e:	f3af 8000 	nop.w
 8001242:	4601      	mov	r1, r0
 8001244:	68bb      	ldr	r3, [r7, #8]
 8001246:	1c5a      	adds	r2, r3, #1
 8001248:	60ba      	str	r2, [r7, #8]
 800124a:	b2ca      	uxtb	r2, r1
 800124c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800124e:	697b      	ldr	r3, [r7, #20]
 8001250:	3301      	adds	r3, #1
 8001252:	617b      	str	r3, [r7, #20]
 8001254:	697a      	ldr	r2, [r7, #20]
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	429a      	cmp	r2, r3
 800125a:	dbf0      	blt.n	800123e <_read+0x12>
  }

  return len;
 800125c:	687b      	ldr	r3, [r7, #4]
}
 800125e:	4618      	mov	r0, r3
 8001260:	3718      	adds	r7, #24
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}

08001266 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001266:	b580      	push	{r7, lr}
 8001268:	b086      	sub	sp, #24
 800126a:	af00      	add	r7, sp, #0
 800126c:	60f8      	str	r0, [r7, #12]
 800126e:	60b9      	str	r1, [r7, #8]
 8001270:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001272:	2300      	movs	r3, #0
 8001274:	617b      	str	r3, [r7, #20]
 8001276:	e009      	b.n	800128c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001278:	68bb      	ldr	r3, [r7, #8]
 800127a:	1c5a      	adds	r2, r3, #1
 800127c:	60ba      	str	r2, [r7, #8]
 800127e:	781b      	ldrb	r3, [r3, #0]
 8001280:	4618      	mov	r0, r3
 8001282:	f7ff fdff 	bl	8000e84 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001286:	697b      	ldr	r3, [r7, #20]
 8001288:	3301      	adds	r3, #1
 800128a:	617b      	str	r3, [r7, #20]
 800128c:	697a      	ldr	r2, [r7, #20]
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	429a      	cmp	r2, r3
 8001292:	dbf1      	blt.n	8001278 <_write+0x12>
  }
  return len;
 8001294:	687b      	ldr	r3, [r7, #4]
}
 8001296:	4618      	mov	r0, r3
 8001298:	3718      	adds	r7, #24
 800129a:	46bd      	mov	sp, r7
 800129c:	bd80      	pop	{r7, pc}

0800129e <_close>:

int _close(int file)
{
 800129e:	b480      	push	{r7}
 80012a0:	b083      	sub	sp, #12
 80012a2:	af00      	add	r7, sp, #0
 80012a4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80012a6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012aa:	4618      	mov	r0, r3
 80012ac:	370c      	adds	r7, #12
 80012ae:	46bd      	mov	sp, r7
 80012b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b4:	4770      	bx	lr

080012b6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80012b6:	b480      	push	{r7}
 80012b8:	b083      	sub	sp, #12
 80012ba:	af00      	add	r7, sp, #0
 80012bc:	6078      	str	r0, [r7, #4]
 80012be:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80012c0:	683b      	ldr	r3, [r7, #0]
 80012c2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80012c6:	605a      	str	r2, [r3, #4]
  return 0;
 80012c8:	2300      	movs	r3, #0
}
 80012ca:	4618      	mov	r0, r3
 80012cc:	370c      	adds	r7, #12
 80012ce:	46bd      	mov	sp, r7
 80012d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d4:	4770      	bx	lr

080012d6 <_isatty>:

int _isatty(int file)
{
 80012d6:	b480      	push	{r7}
 80012d8:	b083      	sub	sp, #12
 80012da:	af00      	add	r7, sp, #0
 80012dc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80012de:	2301      	movs	r3, #1
}
 80012e0:	4618      	mov	r0, r3
 80012e2:	370c      	adds	r7, #12
 80012e4:	46bd      	mov	sp, r7
 80012e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ea:	4770      	bx	lr

080012ec <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80012ec:	b480      	push	{r7}
 80012ee:	b085      	sub	sp, #20
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	60f8      	str	r0, [r7, #12]
 80012f4:	60b9      	str	r1, [r7, #8]
 80012f6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80012f8:	2300      	movs	r3, #0
}
 80012fa:	4618      	mov	r0, r3
 80012fc:	3714      	adds	r7, #20
 80012fe:	46bd      	mov	sp, r7
 8001300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001304:	4770      	bx	lr
	...

08001308 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b086      	sub	sp, #24
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001310:	4a14      	ldr	r2, [pc, #80]	@ (8001364 <_sbrk+0x5c>)
 8001312:	4b15      	ldr	r3, [pc, #84]	@ (8001368 <_sbrk+0x60>)
 8001314:	1ad3      	subs	r3, r2, r3
 8001316:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001318:	697b      	ldr	r3, [r7, #20]
 800131a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800131c:	4b13      	ldr	r3, [pc, #76]	@ (800136c <_sbrk+0x64>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	2b00      	cmp	r3, #0
 8001322:	d102      	bne.n	800132a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001324:	4b11      	ldr	r3, [pc, #68]	@ (800136c <_sbrk+0x64>)
 8001326:	4a12      	ldr	r2, [pc, #72]	@ (8001370 <_sbrk+0x68>)
 8001328:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800132a:	4b10      	ldr	r3, [pc, #64]	@ (800136c <_sbrk+0x64>)
 800132c:	681a      	ldr	r2, [r3, #0]
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	4413      	add	r3, r2
 8001332:	693a      	ldr	r2, [r7, #16]
 8001334:	429a      	cmp	r2, r3
 8001336:	d207      	bcs.n	8001348 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001338:	f007 f816 	bl	8008368 <__errno>
 800133c:	4603      	mov	r3, r0
 800133e:	220c      	movs	r2, #12
 8001340:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001342:	f04f 33ff 	mov.w	r3, #4294967295
 8001346:	e009      	b.n	800135c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001348:	4b08      	ldr	r3, [pc, #32]	@ (800136c <_sbrk+0x64>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800134e:	4b07      	ldr	r3, [pc, #28]	@ (800136c <_sbrk+0x64>)
 8001350:	681a      	ldr	r2, [r3, #0]
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	4413      	add	r3, r2
 8001356:	4a05      	ldr	r2, [pc, #20]	@ (800136c <_sbrk+0x64>)
 8001358:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800135a:	68fb      	ldr	r3, [r7, #12]
}
 800135c:	4618      	mov	r0, r3
 800135e:	3718      	adds	r7, #24
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}
 8001364:	20018000 	.word	0x20018000
 8001368:	00000400 	.word	0x00000400
 800136c:	20000130 	.word	0x20000130
 8001370:	200009c0 	.word	0x200009c0

08001374 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001374:	b480      	push	{r7}
 8001376:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001378:	4b06      	ldr	r3, [pc, #24]	@ (8001394 <SystemInit+0x20>)
 800137a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800137e:	4a05      	ldr	r2, [pc, #20]	@ (8001394 <SystemInit+0x20>)
 8001380:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001384:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001388:	bf00      	nop
 800138a:	46bd      	mov	sp, r7
 800138c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001390:	4770      	bx	lr
 8001392:	bf00      	nop
 8001394:	e000ed00 	.word	0xe000ed00

08001398 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001398:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80013d0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800139c:	f7ff ffea 	bl	8001374 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80013a0:	480c      	ldr	r0, [pc, #48]	@ (80013d4 <LoopForever+0x6>)
  ldr r1, =_edata
 80013a2:	490d      	ldr	r1, [pc, #52]	@ (80013d8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80013a4:	4a0d      	ldr	r2, [pc, #52]	@ (80013dc <LoopForever+0xe>)
  movs r3, #0
 80013a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013a8:	e002      	b.n	80013b0 <LoopCopyDataInit>

080013aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013ae:	3304      	adds	r3, #4

080013b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013b4:	d3f9      	bcc.n	80013aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013b6:	4a0a      	ldr	r2, [pc, #40]	@ (80013e0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80013b8:	4c0a      	ldr	r4, [pc, #40]	@ (80013e4 <LoopForever+0x16>)
  movs r3, #0
 80013ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013bc:	e001      	b.n	80013c2 <LoopFillZerobss>

080013be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013c0:	3204      	adds	r2, #4

080013c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013c4:	d3fb      	bcc.n	80013be <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80013c6:	f006 ffd5 	bl	8008374 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80013ca:	f7ff fbe1 	bl	8000b90 <main>

080013ce <LoopForever>:

LoopForever:
    b LoopForever
 80013ce:	e7fe      	b.n	80013ce <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80013d0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80013d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013d8:	200000d8 	.word	0x200000d8
  ldr r2, =_sidata
 80013dc:	080097b0 	.word	0x080097b0
  ldr r2, =_sbss
 80013e0:	200000d8 	.word	0x200000d8
  ldr r4, =_ebss
 80013e4:	200009c0 	.word	0x200009c0

080013e8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80013e8:	e7fe      	b.n	80013e8 <ADC1_2_IRQHandler>
	...

080013ec <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b082      	sub	sp, #8
 80013f0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80013f2:	2300      	movs	r3, #0
 80013f4:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80013f6:	4b0c      	ldr	r3, [pc, #48]	@ (8001428 <HAL_Init+0x3c>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	4a0b      	ldr	r2, [pc, #44]	@ (8001428 <HAL_Init+0x3c>)
 80013fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001400:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001402:	2003      	movs	r0, #3
 8001404:	f000 f962 	bl	80016cc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001408:	2000      	movs	r0, #0
 800140a:	f000 f80f 	bl	800142c <HAL_InitTick>
 800140e:	4603      	mov	r3, r0
 8001410:	2b00      	cmp	r3, #0
 8001412:	d002      	beq.n	800141a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001414:	2301      	movs	r3, #1
 8001416:	71fb      	strb	r3, [r7, #7]
 8001418:	e001      	b.n	800141e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800141a:	f7ff fea9 	bl	8001170 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800141e:	79fb      	ldrb	r3, [r7, #7]
}
 8001420:	4618      	mov	r0, r3
 8001422:	3708      	adds	r7, #8
 8001424:	46bd      	mov	sp, r7
 8001426:	bd80      	pop	{r7, pc}
 8001428:	40022000 	.word	0x40022000

0800142c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b084      	sub	sp, #16
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001434:	2300      	movs	r3, #0
 8001436:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001438:	4b17      	ldr	r3, [pc, #92]	@ (8001498 <HAL_InitTick+0x6c>)
 800143a:	781b      	ldrb	r3, [r3, #0]
 800143c:	2b00      	cmp	r3, #0
 800143e:	d023      	beq.n	8001488 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001440:	4b16      	ldr	r3, [pc, #88]	@ (800149c <HAL_InitTick+0x70>)
 8001442:	681a      	ldr	r2, [r3, #0]
 8001444:	4b14      	ldr	r3, [pc, #80]	@ (8001498 <HAL_InitTick+0x6c>)
 8001446:	781b      	ldrb	r3, [r3, #0]
 8001448:	4619      	mov	r1, r3
 800144a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800144e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001452:	fbb2 f3f3 	udiv	r3, r2, r3
 8001456:	4618      	mov	r0, r3
 8001458:	f000 f96d 	bl	8001736 <HAL_SYSTICK_Config>
 800145c:	4603      	mov	r3, r0
 800145e:	2b00      	cmp	r3, #0
 8001460:	d10f      	bne.n	8001482 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	2b0f      	cmp	r3, #15
 8001466:	d809      	bhi.n	800147c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001468:	2200      	movs	r2, #0
 800146a:	6879      	ldr	r1, [r7, #4]
 800146c:	f04f 30ff 	mov.w	r0, #4294967295
 8001470:	f000 f937 	bl	80016e2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001474:	4a0a      	ldr	r2, [pc, #40]	@ (80014a0 <HAL_InitTick+0x74>)
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	6013      	str	r3, [r2, #0]
 800147a:	e007      	b.n	800148c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800147c:	2301      	movs	r3, #1
 800147e:	73fb      	strb	r3, [r7, #15]
 8001480:	e004      	b.n	800148c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001482:	2301      	movs	r3, #1
 8001484:	73fb      	strb	r3, [r7, #15]
 8001486:	e001      	b.n	800148c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001488:	2301      	movs	r3, #1
 800148a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800148c:	7bfb      	ldrb	r3, [r7, #15]
}
 800148e:	4618      	mov	r0, r3
 8001490:	3710      	adds	r7, #16
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	20000058 	.word	0x20000058
 800149c:	20000050 	.word	0x20000050
 80014a0:	20000054 	.word	0x20000054

080014a4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014a4:	b480      	push	{r7}
 80014a6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80014a8:	4b06      	ldr	r3, [pc, #24]	@ (80014c4 <HAL_IncTick+0x20>)
 80014aa:	781b      	ldrb	r3, [r3, #0]
 80014ac:	461a      	mov	r2, r3
 80014ae:	4b06      	ldr	r3, [pc, #24]	@ (80014c8 <HAL_IncTick+0x24>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	4413      	add	r3, r2
 80014b4:	4a04      	ldr	r2, [pc, #16]	@ (80014c8 <HAL_IncTick+0x24>)
 80014b6:	6013      	str	r3, [r2, #0]
}
 80014b8:	bf00      	nop
 80014ba:	46bd      	mov	sp, r7
 80014bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c0:	4770      	bx	lr
 80014c2:	bf00      	nop
 80014c4:	20000058 	.word	0x20000058
 80014c8:	20000134 	.word	0x20000134

080014cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014cc:	b480      	push	{r7}
 80014ce:	af00      	add	r7, sp, #0
  return uwTick;
 80014d0:	4b03      	ldr	r3, [pc, #12]	@ (80014e0 <HAL_GetTick+0x14>)
 80014d2:	681b      	ldr	r3, [r3, #0]
}
 80014d4:	4618      	mov	r0, r3
 80014d6:	46bd      	mov	sp, r7
 80014d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014dc:	4770      	bx	lr
 80014de:	bf00      	nop
 80014e0:	20000134 	.word	0x20000134

080014e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b084      	sub	sp, #16
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80014ec:	f7ff ffee 	bl	80014cc <HAL_GetTick>
 80014f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014fc:	d005      	beq.n	800150a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80014fe:	4b0a      	ldr	r3, [pc, #40]	@ (8001528 <HAL_Delay+0x44>)
 8001500:	781b      	ldrb	r3, [r3, #0]
 8001502:	461a      	mov	r2, r3
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	4413      	add	r3, r2
 8001508:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800150a:	bf00      	nop
 800150c:	f7ff ffde 	bl	80014cc <HAL_GetTick>
 8001510:	4602      	mov	r2, r0
 8001512:	68bb      	ldr	r3, [r7, #8]
 8001514:	1ad3      	subs	r3, r2, r3
 8001516:	68fa      	ldr	r2, [r7, #12]
 8001518:	429a      	cmp	r2, r3
 800151a:	d8f7      	bhi.n	800150c <HAL_Delay+0x28>
  {
  }
}
 800151c:	bf00      	nop
 800151e:	bf00      	nop
 8001520:	3710      	adds	r7, #16
 8001522:	46bd      	mov	sp, r7
 8001524:	bd80      	pop	{r7, pc}
 8001526:	bf00      	nop
 8001528:	20000058 	.word	0x20000058

0800152c <__NVIC_SetPriorityGrouping>:
{
 800152c:	b480      	push	{r7}
 800152e:	b085      	sub	sp, #20
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	f003 0307 	and.w	r3, r3, #7
 800153a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800153c:	4b0c      	ldr	r3, [pc, #48]	@ (8001570 <__NVIC_SetPriorityGrouping+0x44>)
 800153e:	68db      	ldr	r3, [r3, #12]
 8001540:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001542:	68ba      	ldr	r2, [r7, #8]
 8001544:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001548:	4013      	ands	r3, r2
 800154a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001550:	68bb      	ldr	r3, [r7, #8]
 8001552:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001554:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001558:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800155c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800155e:	4a04      	ldr	r2, [pc, #16]	@ (8001570 <__NVIC_SetPriorityGrouping+0x44>)
 8001560:	68bb      	ldr	r3, [r7, #8]
 8001562:	60d3      	str	r3, [r2, #12]
}
 8001564:	bf00      	nop
 8001566:	3714      	adds	r7, #20
 8001568:	46bd      	mov	sp, r7
 800156a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156e:	4770      	bx	lr
 8001570:	e000ed00 	.word	0xe000ed00

08001574 <__NVIC_GetPriorityGrouping>:
{
 8001574:	b480      	push	{r7}
 8001576:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001578:	4b04      	ldr	r3, [pc, #16]	@ (800158c <__NVIC_GetPriorityGrouping+0x18>)
 800157a:	68db      	ldr	r3, [r3, #12]
 800157c:	0a1b      	lsrs	r3, r3, #8
 800157e:	f003 0307 	and.w	r3, r3, #7
}
 8001582:	4618      	mov	r0, r3
 8001584:	46bd      	mov	sp, r7
 8001586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158a:	4770      	bx	lr
 800158c:	e000ed00 	.word	0xe000ed00

08001590 <__NVIC_EnableIRQ>:
{
 8001590:	b480      	push	{r7}
 8001592:	b083      	sub	sp, #12
 8001594:	af00      	add	r7, sp, #0
 8001596:	4603      	mov	r3, r0
 8001598:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800159a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800159e:	2b00      	cmp	r3, #0
 80015a0:	db0b      	blt.n	80015ba <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015a2:	79fb      	ldrb	r3, [r7, #7]
 80015a4:	f003 021f 	and.w	r2, r3, #31
 80015a8:	4907      	ldr	r1, [pc, #28]	@ (80015c8 <__NVIC_EnableIRQ+0x38>)
 80015aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ae:	095b      	lsrs	r3, r3, #5
 80015b0:	2001      	movs	r0, #1
 80015b2:	fa00 f202 	lsl.w	r2, r0, r2
 80015b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80015ba:	bf00      	nop
 80015bc:	370c      	adds	r7, #12
 80015be:	46bd      	mov	sp, r7
 80015c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c4:	4770      	bx	lr
 80015c6:	bf00      	nop
 80015c8:	e000e100 	.word	0xe000e100

080015cc <__NVIC_SetPriority>:
{
 80015cc:	b480      	push	{r7}
 80015ce:	b083      	sub	sp, #12
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	4603      	mov	r3, r0
 80015d4:	6039      	str	r1, [r7, #0]
 80015d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015dc:	2b00      	cmp	r3, #0
 80015de:	db0a      	blt.n	80015f6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015e0:	683b      	ldr	r3, [r7, #0]
 80015e2:	b2da      	uxtb	r2, r3
 80015e4:	490c      	ldr	r1, [pc, #48]	@ (8001618 <__NVIC_SetPriority+0x4c>)
 80015e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ea:	0112      	lsls	r2, r2, #4
 80015ec:	b2d2      	uxtb	r2, r2
 80015ee:	440b      	add	r3, r1
 80015f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80015f4:	e00a      	b.n	800160c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	b2da      	uxtb	r2, r3
 80015fa:	4908      	ldr	r1, [pc, #32]	@ (800161c <__NVIC_SetPriority+0x50>)
 80015fc:	79fb      	ldrb	r3, [r7, #7]
 80015fe:	f003 030f 	and.w	r3, r3, #15
 8001602:	3b04      	subs	r3, #4
 8001604:	0112      	lsls	r2, r2, #4
 8001606:	b2d2      	uxtb	r2, r2
 8001608:	440b      	add	r3, r1
 800160a:	761a      	strb	r2, [r3, #24]
}
 800160c:	bf00      	nop
 800160e:	370c      	adds	r7, #12
 8001610:	46bd      	mov	sp, r7
 8001612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001616:	4770      	bx	lr
 8001618:	e000e100 	.word	0xe000e100
 800161c:	e000ed00 	.word	0xe000ed00

08001620 <NVIC_EncodePriority>:
{
 8001620:	b480      	push	{r7}
 8001622:	b089      	sub	sp, #36	@ 0x24
 8001624:	af00      	add	r7, sp, #0
 8001626:	60f8      	str	r0, [r7, #12]
 8001628:	60b9      	str	r1, [r7, #8]
 800162a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	f003 0307 	and.w	r3, r3, #7
 8001632:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001634:	69fb      	ldr	r3, [r7, #28]
 8001636:	f1c3 0307 	rsb	r3, r3, #7
 800163a:	2b04      	cmp	r3, #4
 800163c:	bf28      	it	cs
 800163e:	2304      	movcs	r3, #4
 8001640:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001642:	69fb      	ldr	r3, [r7, #28]
 8001644:	3304      	adds	r3, #4
 8001646:	2b06      	cmp	r3, #6
 8001648:	d902      	bls.n	8001650 <NVIC_EncodePriority+0x30>
 800164a:	69fb      	ldr	r3, [r7, #28]
 800164c:	3b03      	subs	r3, #3
 800164e:	e000      	b.n	8001652 <NVIC_EncodePriority+0x32>
 8001650:	2300      	movs	r3, #0
 8001652:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001654:	f04f 32ff 	mov.w	r2, #4294967295
 8001658:	69bb      	ldr	r3, [r7, #24]
 800165a:	fa02 f303 	lsl.w	r3, r2, r3
 800165e:	43da      	mvns	r2, r3
 8001660:	68bb      	ldr	r3, [r7, #8]
 8001662:	401a      	ands	r2, r3
 8001664:	697b      	ldr	r3, [r7, #20]
 8001666:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001668:	f04f 31ff 	mov.w	r1, #4294967295
 800166c:	697b      	ldr	r3, [r7, #20]
 800166e:	fa01 f303 	lsl.w	r3, r1, r3
 8001672:	43d9      	mvns	r1, r3
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001678:	4313      	orrs	r3, r2
}
 800167a:	4618      	mov	r0, r3
 800167c:	3724      	adds	r7, #36	@ 0x24
 800167e:	46bd      	mov	sp, r7
 8001680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001684:	4770      	bx	lr
	...

08001688 <SysTick_Config>:
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b082      	sub	sp, #8
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	3b01      	subs	r3, #1
 8001694:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001698:	d301      	bcc.n	800169e <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800169a:	2301      	movs	r3, #1
 800169c:	e00f      	b.n	80016be <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800169e:	4a0a      	ldr	r2, [pc, #40]	@ (80016c8 <SysTick_Config+0x40>)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	3b01      	subs	r3, #1
 80016a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016a6:	210f      	movs	r1, #15
 80016a8:	f04f 30ff 	mov.w	r0, #4294967295
 80016ac:	f7ff ff8e 	bl	80015cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016b0:	4b05      	ldr	r3, [pc, #20]	@ (80016c8 <SysTick_Config+0x40>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016b6:	4b04      	ldr	r3, [pc, #16]	@ (80016c8 <SysTick_Config+0x40>)
 80016b8:	2207      	movs	r2, #7
 80016ba:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80016bc:	2300      	movs	r3, #0
}
 80016be:	4618      	mov	r0, r3
 80016c0:	3708      	adds	r7, #8
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	e000e010 	.word	0xe000e010

080016cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b082      	sub	sp, #8
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016d4:	6878      	ldr	r0, [r7, #4]
 80016d6:	f7ff ff29 	bl	800152c <__NVIC_SetPriorityGrouping>
}
 80016da:	bf00      	nop
 80016dc:	3708      	adds	r7, #8
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}

080016e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016e2:	b580      	push	{r7, lr}
 80016e4:	b086      	sub	sp, #24
 80016e6:	af00      	add	r7, sp, #0
 80016e8:	4603      	mov	r3, r0
 80016ea:	60b9      	str	r1, [r7, #8]
 80016ec:	607a      	str	r2, [r7, #4]
 80016ee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80016f0:	2300      	movs	r3, #0
 80016f2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80016f4:	f7ff ff3e 	bl	8001574 <__NVIC_GetPriorityGrouping>
 80016f8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016fa:	687a      	ldr	r2, [r7, #4]
 80016fc:	68b9      	ldr	r1, [r7, #8]
 80016fe:	6978      	ldr	r0, [r7, #20]
 8001700:	f7ff ff8e 	bl	8001620 <NVIC_EncodePriority>
 8001704:	4602      	mov	r2, r0
 8001706:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800170a:	4611      	mov	r1, r2
 800170c:	4618      	mov	r0, r3
 800170e:	f7ff ff5d 	bl	80015cc <__NVIC_SetPriority>
}
 8001712:	bf00      	nop
 8001714:	3718      	adds	r7, #24
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}

0800171a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800171a:	b580      	push	{r7, lr}
 800171c:	b082      	sub	sp, #8
 800171e:	af00      	add	r7, sp, #0
 8001720:	4603      	mov	r3, r0
 8001722:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001724:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001728:	4618      	mov	r0, r3
 800172a:	f7ff ff31 	bl	8001590 <__NVIC_EnableIRQ>
}
 800172e:	bf00      	nop
 8001730:	3708      	adds	r7, #8
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}

08001736 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001736:	b580      	push	{r7, lr}
 8001738:	b082      	sub	sp, #8
 800173a:	af00      	add	r7, sp, #0
 800173c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800173e:	6878      	ldr	r0, [r7, #4]
 8001740:	f7ff ffa2 	bl	8001688 <SysTick_Config>
 8001744:	4603      	mov	r3, r0
}
 8001746:	4618      	mov	r0, r3
 8001748:	3708      	adds	r7, #8
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}
	...

08001750 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001750:	b480      	push	{r7}
 8001752:	b087      	sub	sp, #28
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
 8001758:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800175a:	2300      	movs	r3, #0
 800175c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800175e:	e17f      	b.n	8001a60 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001760:	683b      	ldr	r3, [r7, #0]
 8001762:	681a      	ldr	r2, [r3, #0]
 8001764:	2101      	movs	r1, #1
 8001766:	697b      	ldr	r3, [r7, #20]
 8001768:	fa01 f303 	lsl.w	r3, r1, r3
 800176c:	4013      	ands	r3, r2
 800176e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	2b00      	cmp	r3, #0
 8001774:	f000 8171 	beq.w	8001a5a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	685b      	ldr	r3, [r3, #4]
 800177c:	f003 0303 	and.w	r3, r3, #3
 8001780:	2b01      	cmp	r3, #1
 8001782:	d005      	beq.n	8001790 <HAL_GPIO_Init+0x40>
 8001784:	683b      	ldr	r3, [r7, #0]
 8001786:	685b      	ldr	r3, [r3, #4]
 8001788:	f003 0303 	and.w	r3, r3, #3
 800178c:	2b02      	cmp	r3, #2
 800178e:	d130      	bne.n	80017f2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	689b      	ldr	r3, [r3, #8]
 8001794:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001796:	697b      	ldr	r3, [r7, #20]
 8001798:	005b      	lsls	r3, r3, #1
 800179a:	2203      	movs	r2, #3
 800179c:	fa02 f303 	lsl.w	r3, r2, r3
 80017a0:	43db      	mvns	r3, r3
 80017a2:	693a      	ldr	r2, [r7, #16]
 80017a4:	4013      	ands	r3, r2
 80017a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80017a8:	683b      	ldr	r3, [r7, #0]
 80017aa:	68da      	ldr	r2, [r3, #12]
 80017ac:	697b      	ldr	r3, [r7, #20]
 80017ae:	005b      	lsls	r3, r3, #1
 80017b0:	fa02 f303 	lsl.w	r3, r2, r3
 80017b4:	693a      	ldr	r2, [r7, #16]
 80017b6:	4313      	orrs	r3, r2
 80017b8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	693a      	ldr	r2, [r7, #16]
 80017be:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	685b      	ldr	r3, [r3, #4]
 80017c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80017c6:	2201      	movs	r2, #1
 80017c8:	697b      	ldr	r3, [r7, #20]
 80017ca:	fa02 f303 	lsl.w	r3, r2, r3
 80017ce:	43db      	mvns	r3, r3
 80017d0:	693a      	ldr	r2, [r7, #16]
 80017d2:	4013      	ands	r3, r2
 80017d4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80017d6:	683b      	ldr	r3, [r7, #0]
 80017d8:	685b      	ldr	r3, [r3, #4]
 80017da:	091b      	lsrs	r3, r3, #4
 80017dc:	f003 0201 	and.w	r2, r3, #1
 80017e0:	697b      	ldr	r3, [r7, #20]
 80017e2:	fa02 f303 	lsl.w	r3, r2, r3
 80017e6:	693a      	ldr	r2, [r7, #16]
 80017e8:	4313      	orrs	r3, r2
 80017ea:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	693a      	ldr	r2, [r7, #16]
 80017f0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80017f2:	683b      	ldr	r3, [r7, #0]
 80017f4:	685b      	ldr	r3, [r3, #4]
 80017f6:	f003 0303 	and.w	r3, r3, #3
 80017fa:	2b03      	cmp	r3, #3
 80017fc:	d118      	bne.n	8001830 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001802:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001804:	2201      	movs	r2, #1
 8001806:	697b      	ldr	r3, [r7, #20]
 8001808:	fa02 f303 	lsl.w	r3, r2, r3
 800180c:	43db      	mvns	r3, r3
 800180e:	693a      	ldr	r2, [r7, #16]
 8001810:	4013      	ands	r3, r2
 8001812:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	08db      	lsrs	r3, r3, #3
 800181a:	f003 0201 	and.w	r2, r3, #1
 800181e:	697b      	ldr	r3, [r7, #20]
 8001820:	fa02 f303 	lsl.w	r3, r2, r3
 8001824:	693a      	ldr	r2, [r7, #16]
 8001826:	4313      	orrs	r3, r2
 8001828:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	693a      	ldr	r2, [r7, #16]
 800182e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	685b      	ldr	r3, [r3, #4]
 8001834:	f003 0303 	and.w	r3, r3, #3
 8001838:	2b03      	cmp	r3, #3
 800183a:	d017      	beq.n	800186c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	68db      	ldr	r3, [r3, #12]
 8001840:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001842:	697b      	ldr	r3, [r7, #20]
 8001844:	005b      	lsls	r3, r3, #1
 8001846:	2203      	movs	r2, #3
 8001848:	fa02 f303 	lsl.w	r3, r2, r3
 800184c:	43db      	mvns	r3, r3
 800184e:	693a      	ldr	r2, [r7, #16]
 8001850:	4013      	ands	r3, r2
 8001852:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	689a      	ldr	r2, [r3, #8]
 8001858:	697b      	ldr	r3, [r7, #20]
 800185a:	005b      	lsls	r3, r3, #1
 800185c:	fa02 f303 	lsl.w	r3, r2, r3
 8001860:	693a      	ldr	r2, [r7, #16]
 8001862:	4313      	orrs	r3, r2
 8001864:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	693a      	ldr	r2, [r7, #16]
 800186a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	685b      	ldr	r3, [r3, #4]
 8001870:	f003 0303 	and.w	r3, r3, #3
 8001874:	2b02      	cmp	r3, #2
 8001876:	d123      	bne.n	80018c0 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001878:	697b      	ldr	r3, [r7, #20]
 800187a:	08da      	lsrs	r2, r3, #3
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	3208      	adds	r2, #8
 8001880:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001884:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 8001886:	697b      	ldr	r3, [r7, #20]
 8001888:	f003 0307 	and.w	r3, r3, #7
 800188c:	009b      	lsls	r3, r3, #2
 800188e:	220f      	movs	r2, #15
 8001890:	fa02 f303 	lsl.w	r3, r2, r3
 8001894:	43db      	mvns	r3, r3
 8001896:	693a      	ldr	r2, [r7, #16]
 8001898:	4013      	ands	r3, r2
 800189a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800189c:	683b      	ldr	r3, [r7, #0]
 800189e:	691a      	ldr	r2, [r3, #16]
 80018a0:	697b      	ldr	r3, [r7, #20]
 80018a2:	f003 0307 	and.w	r3, r3, #7
 80018a6:	009b      	lsls	r3, r3, #2
 80018a8:	fa02 f303 	lsl.w	r3, r2, r3
 80018ac:	693a      	ldr	r2, [r7, #16]
 80018ae:	4313      	orrs	r3, r2
 80018b0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80018b2:	697b      	ldr	r3, [r7, #20]
 80018b4:	08da      	lsrs	r2, r3, #3
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	3208      	adds	r2, #8
 80018ba:	6939      	ldr	r1, [r7, #16]
 80018bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80018c6:	697b      	ldr	r3, [r7, #20]
 80018c8:	005b      	lsls	r3, r3, #1
 80018ca:	2203      	movs	r2, #3
 80018cc:	fa02 f303 	lsl.w	r3, r2, r3
 80018d0:	43db      	mvns	r3, r3
 80018d2:	693a      	ldr	r2, [r7, #16]
 80018d4:	4013      	ands	r3, r2
 80018d6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	685b      	ldr	r3, [r3, #4]
 80018dc:	f003 0203 	and.w	r2, r3, #3
 80018e0:	697b      	ldr	r3, [r7, #20]
 80018e2:	005b      	lsls	r3, r3, #1
 80018e4:	fa02 f303 	lsl.w	r3, r2, r3
 80018e8:	693a      	ldr	r2, [r7, #16]
 80018ea:	4313      	orrs	r3, r2
 80018ec:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	693a      	ldr	r2, [r7, #16]
 80018f2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80018f4:	683b      	ldr	r3, [r7, #0]
 80018f6:	685b      	ldr	r3, [r3, #4]
 80018f8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	f000 80ac 	beq.w	8001a5a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001902:	4b5f      	ldr	r3, [pc, #380]	@ (8001a80 <HAL_GPIO_Init+0x330>)
 8001904:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001906:	4a5e      	ldr	r2, [pc, #376]	@ (8001a80 <HAL_GPIO_Init+0x330>)
 8001908:	f043 0301 	orr.w	r3, r3, #1
 800190c:	6613      	str	r3, [r2, #96]	@ 0x60
 800190e:	4b5c      	ldr	r3, [pc, #368]	@ (8001a80 <HAL_GPIO_Init+0x330>)
 8001910:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001912:	f003 0301 	and.w	r3, r3, #1
 8001916:	60bb      	str	r3, [r7, #8]
 8001918:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800191a:	4a5a      	ldr	r2, [pc, #360]	@ (8001a84 <HAL_GPIO_Init+0x334>)
 800191c:	697b      	ldr	r3, [r7, #20]
 800191e:	089b      	lsrs	r3, r3, #2
 8001920:	3302      	adds	r3, #2
 8001922:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001926:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001928:	697b      	ldr	r3, [r7, #20]
 800192a:	f003 0303 	and.w	r3, r3, #3
 800192e:	009b      	lsls	r3, r3, #2
 8001930:	220f      	movs	r2, #15
 8001932:	fa02 f303 	lsl.w	r3, r2, r3
 8001936:	43db      	mvns	r3, r3
 8001938:	693a      	ldr	r2, [r7, #16]
 800193a:	4013      	ands	r3, r2
 800193c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001944:	d025      	beq.n	8001992 <HAL_GPIO_Init+0x242>
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	4a4f      	ldr	r2, [pc, #316]	@ (8001a88 <HAL_GPIO_Init+0x338>)
 800194a:	4293      	cmp	r3, r2
 800194c:	d01f      	beq.n	800198e <HAL_GPIO_Init+0x23e>
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	4a4e      	ldr	r2, [pc, #312]	@ (8001a8c <HAL_GPIO_Init+0x33c>)
 8001952:	4293      	cmp	r3, r2
 8001954:	d019      	beq.n	800198a <HAL_GPIO_Init+0x23a>
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	4a4d      	ldr	r2, [pc, #308]	@ (8001a90 <HAL_GPIO_Init+0x340>)
 800195a:	4293      	cmp	r3, r2
 800195c:	d013      	beq.n	8001986 <HAL_GPIO_Init+0x236>
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	4a4c      	ldr	r2, [pc, #304]	@ (8001a94 <HAL_GPIO_Init+0x344>)
 8001962:	4293      	cmp	r3, r2
 8001964:	d00d      	beq.n	8001982 <HAL_GPIO_Init+0x232>
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	4a4b      	ldr	r2, [pc, #300]	@ (8001a98 <HAL_GPIO_Init+0x348>)
 800196a:	4293      	cmp	r3, r2
 800196c:	d007      	beq.n	800197e <HAL_GPIO_Init+0x22e>
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	4a4a      	ldr	r2, [pc, #296]	@ (8001a9c <HAL_GPIO_Init+0x34c>)
 8001972:	4293      	cmp	r3, r2
 8001974:	d101      	bne.n	800197a <HAL_GPIO_Init+0x22a>
 8001976:	2306      	movs	r3, #6
 8001978:	e00c      	b.n	8001994 <HAL_GPIO_Init+0x244>
 800197a:	2307      	movs	r3, #7
 800197c:	e00a      	b.n	8001994 <HAL_GPIO_Init+0x244>
 800197e:	2305      	movs	r3, #5
 8001980:	e008      	b.n	8001994 <HAL_GPIO_Init+0x244>
 8001982:	2304      	movs	r3, #4
 8001984:	e006      	b.n	8001994 <HAL_GPIO_Init+0x244>
 8001986:	2303      	movs	r3, #3
 8001988:	e004      	b.n	8001994 <HAL_GPIO_Init+0x244>
 800198a:	2302      	movs	r3, #2
 800198c:	e002      	b.n	8001994 <HAL_GPIO_Init+0x244>
 800198e:	2301      	movs	r3, #1
 8001990:	e000      	b.n	8001994 <HAL_GPIO_Init+0x244>
 8001992:	2300      	movs	r3, #0
 8001994:	697a      	ldr	r2, [r7, #20]
 8001996:	f002 0203 	and.w	r2, r2, #3
 800199a:	0092      	lsls	r2, r2, #2
 800199c:	4093      	lsls	r3, r2
 800199e:	693a      	ldr	r2, [r7, #16]
 80019a0:	4313      	orrs	r3, r2
 80019a2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80019a4:	4937      	ldr	r1, [pc, #220]	@ (8001a84 <HAL_GPIO_Init+0x334>)
 80019a6:	697b      	ldr	r3, [r7, #20]
 80019a8:	089b      	lsrs	r3, r3, #2
 80019aa:	3302      	adds	r3, #2
 80019ac:	693a      	ldr	r2, [r7, #16]
 80019ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80019b2:	4b3b      	ldr	r3, [pc, #236]	@ (8001aa0 <HAL_GPIO_Init+0x350>)
 80019b4:	689b      	ldr	r3, [r3, #8]
 80019b6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	43db      	mvns	r3, r3
 80019bc:	693a      	ldr	r2, [r7, #16]
 80019be:	4013      	ands	r3, r2
 80019c0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	685b      	ldr	r3, [r3, #4]
 80019c6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d003      	beq.n	80019d6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80019ce:	693a      	ldr	r2, [r7, #16]
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	4313      	orrs	r3, r2
 80019d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80019d6:	4a32      	ldr	r2, [pc, #200]	@ (8001aa0 <HAL_GPIO_Init+0x350>)
 80019d8:	693b      	ldr	r3, [r7, #16]
 80019da:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80019dc:	4b30      	ldr	r3, [pc, #192]	@ (8001aa0 <HAL_GPIO_Init+0x350>)
 80019de:	68db      	ldr	r3, [r3, #12]
 80019e0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	43db      	mvns	r3, r3
 80019e6:	693a      	ldr	r2, [r7, #16]
 80019e8:	4013      	ands	r3, r2
 80019ea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	685b      	ldr	r3, [r3, #4]
 80019f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d003      	beq.n	8001a00 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80019f8:	693a      	ldr	r2, [r7, #16]
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	4313      	orrs	r3, r2
 80019fe:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001a00:	4a27      	ldr	r2, [pc, #156]	@ (8001aa0 <HAL_GPIO_Init+0x350>)
 8001a02:	693b      	ldr	r3, [r7, #16]
 8001a04:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001a06:	4b26      	ldr	r3, [pc, #152]	@ (8001aa0 <HAL_GPIO_Init+0x350>)
 8001a08:	685b      	ldr	r3, [r3, #4]
 8001a0a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	43db      	mvns	r3, r3
 8001a10:	693a      	ldr	r2, [r7, #16]
 8001a12:	4013      	ands	r3, r2
 8001a14:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001a16:	683b      	ldr	r3, [r7, #0]
 8001a18:	685b      	ldr	r3, [r3, #4]
 8001a1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d003      	beq.n	8001a2a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001a22:	693a      	ldr	r2, [r7, #16]
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	4313      	orrs	r3, r2
 8001a28:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001a2a:	4a1d      	ldr	r2, [pc, #116]	@ (8001aa0 <HAL_GPIO_Init+0x350>)
 8001a2c:	693b      	ldr	r3, [r7, #16]
 8001a2e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001a30:	4b1b      	ldr	r3, [pc, #108]	@ (8001aa0 <HAL_GPIO_Init+0x350>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	43db      	mvns	r3, r3
 8001a3a:	693a      	ldr	r2, [r7, #16]
 8001a3c:	4013      	ands	r3, r2
 8001a3e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	685b      	ldr	r3, [r3, #4]
 8001a44:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d003      	beq.n	8001a54 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001a4c:	693a      	ldr	r2, [r7, #16]
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	4313      	orrs	r3, r2
 8001a52:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001a54:	4a12      	ldr	r2, [pc, #72]	@ (8001aa0 <HAL_GPIO_Init+0x350>)
 8001a56:	693b      	ldr	r3, [r7, #16]
 8001a58:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001a5a:	697b      	ldr	r3, [r7, #20]
 8001a5c:	3301      	adds	r3, #1
 8001a5e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	681a      	ldr	r2, [r3, #0]
 8001a64:	697b      	ldr	r3, [r7, #20]
 8001a66:	fa22 f303 	lsr.w	r3, r2, r3
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	f47f ae78 	bne.w	8001760 <HAL_GPIO_Init+0x10>
  }
}
 8001a70:	bf00      	nop
 8001a72:	bf00      	nop
 8001a74:	371c      	adds	r7, #28
 8001a76:	46bd      	mov	sp, r7
 8001a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7c:	4770      	bx	lr
 8001a7e:	bf00      	nop
 8001a80:	40021000 	.word	0x40021000
 8001a84:	40010000 	.word	0x40010000
 8001a88:	48000400 	.word	0x48000400
 8001a8c:	48000800 	.word	0x48000800
 8001a90:	48000c00 	.word	0x48000c00
 8001a94:	48001000 	.word	0x48001000
 8001a98:	48001400 	.word	0x48001400
 8001a9c:	48001800 	.word	0x48001800
 8001aa0:	40010400 	.word	0x40010400

08001aa4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	b085      	sub	sp, #20
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
 8001aac:	460b      	mov	r3, r1
 8001aae:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	691a      	ldr	r2, [r3, #16]
 8001ab4:	887b      	ldrh	r3, [r7, #2]
 8001ab6:	4013      	ands	r3, r2
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d002      	beq.n	8001ac2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001abc:	2301      	movs	r3, #1
 8001abe:	73fb      	strb	r3, [r7, #15]
 8001ac0:	e001      	b.n	8001ac6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001ac6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ac8:	4618      	mov	r0, r3
 8001aca:	3714      	adds	r7, #20
 8001acc:	46bd      	mov	sp, r7
 8001ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad2:	4770      	bx	lr

08001ad4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	b083      	sub	sp, #12
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
 8001adc:	460b      	mov	r3, r1
 8001ade:	807b      	strh	r3, [r7, #2]
 8001ae0:	4613      	mov	r3, r2
 8001ae2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001ae4:	787b      	ldrb	r3, [r7, #1]
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d003      	beq.n	8001af2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001aea:	887a      	ldrh	r2, [r7, #2]
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001af0:	e002      	b.n	8001af8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001af2:	887a      	ldrh	r2, [r7, #2]
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001af8:	bf00      	nop
 8001afa:	370c      	adds	r7, #12
 8001afc:	46bd      	mov	sp, r7
 8001afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b02:	4770      	bx	lr

08001b04 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b084      	sub	sp, #16
 8001b08:	af02      	add	r7, sp, #8
 8001b0a:	6078      	str	r0, [r7, #4]
  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d101      	bne.n	8001b16 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8001b12:	2301      	movs	r3, #1
 8001b14:	e052      	b.n	8001bbc <HAL_HCD_Init+0xb8>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	f893 3355 	ldrb.w	r3, [r3, #853]	@ 0x355
 8001b1c:	b2db      	uxtb	r3, r3
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d106      	bne.n	8001b30 <HAL_HCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	2200      	movs	r2, #0
 8001b26:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8001b2a:	6878      	ldr	r0, [r7, #4]
 8001b2c:	f005 fdf8 	bl	8007720 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	2203      	movs	r2, #3
 8001b34:	f883 2355 	strb.w	r2, [r3, #853]	@ 0x355

  /* Disable DMA mode for FS instance */
  hhcd->Init.dma_enable = 0U;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	4618      	mov	r0, r3
 8001b44:	f002 ff64 	bl	8004a10 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	6818      	ldr	r0, [r3, #0]
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	7c1a      	ldrb	r2, [r3, #16]
 8001b50:	f88d 2000 	strb.w	r2, [sp]
 8001b54:	3304      	adds	r3, #4
 8001b56:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b58:	f002 ff1c 	bl	8004994 <USB_CoreInit>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d005      	beq.n	8001b6e <HAL_HCD_Init+0x6a>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	2202      	movs	r2, #2
 8001b66:	f883 2355 	strb.w	r2, [r3, #853]	@ 0x355
    return HAL_ERROR;
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	e026      	b.n	8001bbc <HAL_HCD_Init+0xb8>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	2101      	movs	r1, #1
 8001b74:	4618      	mov	r0, r3
 8001b76:	f002 ff5c 	bl	8004a32 <USB_SetCurrentMode>
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d005      	beq.n	8001b8c <HAL_HCD_Init+0x88>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	2202      	movs	r2, #2
 8001b84:	f883 2355 	strb.w	r2, [r3, #853]	@ 0x355
    return HAL_ERROR;
 8001b88:	2301      	movs	r3, #1
 8001b8a:	e017      	b.n	8001bbc <HAL_HCD_Init+0xb8>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	6818      	ldr	r0, [r3, #0]
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	7c1a      	ldrb	r2, [r3, #16]
 8001b94:	f88d 2000 	strb.w	r2, [sp]
 8001b98:	3304      	adds	r3, #4
 8001b9a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b9c:	f003 f902 	bl	8004da4 <USB_HostInit>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d005      	beq.n	8001bb2 <HAL_HCD_Init+0xae>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	2202      	movs	r2, #2
 8001baa:	f883 2355 	strb.w	r2, [r3, #853]	@ 0x355
    return HAL_ERROR;
 8001bae:	2301      	movs	r3, #1
 8001bb0:	e004      	b.n	8001bbc <HAL_HCD_Init+0xb8>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	2201      	movs	r2, #1
 8001bb6:	f883 2355 	strb.w	r2, [r3, #853]	@ 0x355

  return HAL_OK;
 8001bba:	2300      	movs	r3, #0
}
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	3708      	adds	r7, #8
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}

08001bc4 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8001bc4:	b590      	push	{r4, r7, lr}
 8001bc6:	b089      	sub	sp, #36	@ 0x24
 8001bc8:	af04      	add	r7, sp, #16
 8001bca:	6078      	str	r0, [r7, #4]
 8001bcc:	4608      	mov	r0, r1
 8001bce:	4611      	mov	r1, r2
 8001bd0:	461a      	mov	r2, r3
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	70fb      	strb	r3, [r7, #3]
 8001bd6:	460b      	mov	r3, r1
 8001bd8:	70bb      	strb	r3, [r7, #2]
 8001bda:	4613      	mov	r3, r2
 8001bdc:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HCcharMps = mps;
 8001bde:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001be0:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hhcd);
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	f893 3354 	ldrb.w	r3, [r3, #852]	@ 0x354
 8001be8:	2b01      	cmp	r3, #1
 8001bea:	d101      	bne.n	8001bf0 <HAL_HCD_HC_Init+0x2c>
 8001bec:	2302      	movs	r3, #2
 8001bee:	e07e      	b.n	8001cee <HAL_HCD_HC_Init+0x12a>
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	2201      	movs	r2, #1
 8001bf4:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354
  hhcd->hc[ch_num].do_ping = 0U;
 8001bf8:	78fb      	ldrb	r3, [r7, #3]
 8001bfa:	687a      	ldr	r2, [r7, #4]
 8001bfc:	2134      	movs	r1, #52	@ 0x34
 8001bfe:	fb01 f303 	mul.w	r3, r1, r3
 8001c02:	4413      	add	r3, r2
 8001c04:	331a      	adds	r3, #26
 8001c06:	2200      	movs	r2, #0
 8001c08:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8001c0a:	78fb      	ldrb	r3, [r7, #3]
 8001c0c:	687a      	ldr	r2, [r7, #4]
 8001c0e:	2134      	movs	r1, #52	@ 0x34
 8001c10:	fb01 f303 	mul.w	r3, r1, r3
 8001c14:	4413      	add	r3, r2
 8001c16:	3314      	adds	r3, #20
 8001c18:	787a      	ldrb	r2, [r7, #1]
 8001c1a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001c1c:	78fb      	ldrb	r3, [r7, #3]
 8001c1e:	687a      	ldr	r2, [r7, #4]
 8001c20:	2134      	movs	r1, #52	@ 0x34
 8001c22:	fb01 f303 	mul.w	r3, r1, r3
 8001c26:	4413      	add	r3, r2
 8001c28:	3315      	adds	r3, #21
 8001c2a:	78fa      	ldrb	r2, [r7, #3]
 8001c2c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8001c2e:	78fb      	ldrb	r3, [r7, #3]
 8001c30:	687a      	ldr	r2, [r7, #4]
 8001c32:	2134      	movs	r1, #52	@ 0x34
 8001c34:	fb01 f303 	mul.w	r3, r1, r3
 8001c38:	4413      	add	r3, r2
 8001c3a:	331d      	adds	r3, #29
 8001c3c:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8001c40:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8001c42:	78fb      	ldrb	r3, [r7, #3]
 8001c44:	78ba      	ldrb	r2, [r7, #2]
 8001c46:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001c4a:	b2d0      	uxtb	r0, r2
 8001c4c:	687a      	ldr	r2, [r7, #4]
 8001c4e:	2134      	movs	r1, #52	@ 0x34
 8001c50:	fb01 f303 	mul.w	r3, r1, r3
 8001c54:	4413      	add	r3, r2
 8001c56:	3316      	adds	r3, #22
 8001c58:	4602      	mov	r2, r0
 8001c5a:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8001c5c:	78fb      	ldrb	r3, [r7, #3]
 8001c5e:	4619      	mov	r1, r3
 8001c60:	6878      	ldr	r0, [r7, #4]
 8001c62:	f000 fb61 	bl	8002328 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8001c66:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	da09      	bge.n	8001c82 <HAL_HCD_HC_Init+0xbe>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8001c6e:	78fb      	ldrb	r3, [r7, #3]
 8001c70:	687a      	ldr	r2, [r7, #4]
 8001c72:	2134      	movs	r1, #52	@ 0x34
 8001c74:	fb01 f303 	mul.w	r3, r1, r3
 8001c78:	4413      	add	r3, r2
 8001c7a:	3317      	adds	r3, #23
 8001c7c:	2201      	movs	r2, #1
 8001c7e:	701a      	strb	r2, [r3, #0]
 8001c80:	e008      	b.n	8001c94 <HAL_HCD_HC_Init+0xd0>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8001c82:	78fb      	ldrb	r3, [r7, #3]
 8001c84:	687a      	ldr	r2, [r7, #4]
 8001c86:	2134      	movs	r1, #52	@ 0x34
 8001c88:	fb01 f303 	mul.w	r3, r1, r3
 8001c8c:	4413      	add	r3, r2
 8001c8e:	3317      	adds	r3, #23
 8001c90:	2200      	movs	r2, #0
 8001c92:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8001c94:	78fb      	ldrb	r3, [r7, #3]
 8001c96:	687a      	ldr	r2, [r7, #4]
 8001c98:	2134      	movs	r1, #52	@ 0x34
 8001c9a:	fb01 f303 	mul.w	r3, r1, r3
 8001c9e:	4413      	add	r3, r2
 8001ca0:	3319      	adds	r3, #25
 8001ca2:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001ca6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8001ca8:	78fb      	ldrb	r3, [r7, #3]
 8001caa:	68fa      	ldr	r2, [r7, #12]
 8001cac:	b290      	uxth	r0, r2
 8001cae:	687a      	ldr	r2, [r7, #4]
 8001cb0:	2134      	movs	r1, #52	@ 0x34
 8001cb2:	fb01 f303 	mul.w	r3, r1, r3
 8001cb6:	4413      	add	r3, r2
 8001cb8:	331e      	adds	r3, #30
 8001cba:	4602      	mov	r2, r0
 8001cbc:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6818      	ldr	r0, [r3, #0]
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	b29b      	uxth	r3, r3
 8001cc6:	787c      	ldrb	r4, [r7, #1]
 8001cc8:	78ba      	ldrb	r2, [r7, #2]
 8001cca:	78f9      	ldrb	r1, [r7, #3]
 8001ccc:	9302      	str	r3, [sp, #8]
 8001cce:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001cd2:	9301      	str	r3, [sp, #4]
 8001cd4:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001cd8:	9300      	str	r3, [sp, #0]
 8001cda:	4623      	mov	r3, r4
 8001cdc:	f003 f9ae 	bl	800503c <USB_HC_Init>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	72fb      	strb	r3, [r7, #11]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354

  return status;
 8001cec:	7afb      	ldrb	r3, [r7, #11]
}
 8001cee:	4618      	mov	r0, r3
 8001cf0:	3714      	adds	r7, #20
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd90      	pop	{r4, r7, pc}

08001cf6 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001cf6:	b580      	push	{r7, lr}
 8001cf8:	b084      	sub	sp, #16
 8001cfa:	af00      	add	r7, sp, #0
 8001cfc:	6078      	str	r0, [r7, #4]
 8001cfe:	460b      	mov	r3, r1
 8001d00:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8001d02:	2300      	movs	r3, #0
 8001d04:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	f893 3354 	ldrb.w	r3, [r3, #852]	@ 0x354
 8001d0c:	2b01      	cmp	r3, #1
 8001d0e:	d101      	bne.n	8001d14 <HAL_HCD_HC_Halt+0x1e>
 8001d10:	2302      	movs	r3, #2
 8001d12:	e00f      	b.n	8001d34 <HAL_HCD_HC_Halt+0x3e>
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	2201      	movs	r2, #1
 8001d18:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	78fa      	ldrb	r2, [r7, #3]
 8001d22:	4611      	mov	r1, r2
 8001d24:	4618      	mov	r0, r3
 8001d26:	f003 fb9e 	bl	8005466 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354

  return status;
 8001d32:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d34:	4618      	mov	r0, r3
 8001d36:	3710      	adds	r7, #16
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bd80      	pop	{r7, pc}

08001d3c <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b082      	sub	sp, #8
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
 8001d44:	4608      	mov	r0, r1
 8001d46:	4611      	mov	r1, r2
 8001d48:	461a      	mov	r2, r3
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	70fb      	strb	r3, [r7, #3]
 8001d4e:	460b      	mov	r3, r1
 8001d50:	70bb      	strb	r3, [r7, #2]
 8001d52:	4613      	mov	r3, r2
 8001d54:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8001d56:	78fb      	ldrb	r3, [r7, #3]
 8001d58:	687a      	ldr	r2, [r7, #4]
 8001d5a:	2134      	movs	r1, #52	@ 0x34
 8001d5c:	fb01 f303 	mul.w	r3, r1, r3
 8001d60:	4413      	add	r3, r2
 8001d62:	3317      	adds	r3, #23
 8001d64:	78ba      	ldrb	r2, [r7, #2]
 8001d66:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8001d68:	78fb      	ldrb	r3, [r7, #3]
 8001d6a:	687a      	ldr	r2, [r7, #4]
 8001d6c:	2134      	movs	r1, #52	@ 0x34
 8001d6e:	fb01 f303 	mul.w	r3, r1, r3
 8001d72:	4413      	add	r3, r2
 8001d74:	331d      	adds	r3, #29
 8001d76:	787a      	ldrb	r2, [r7, #1]
 8001d78:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8001d7a:	7c3b      	ldrb	r3, [r7, #16]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d112      	bne.n	8001da6 <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8001d80:	78fb      	ldrb	r3, [r7, #3]
 8001d82:	687a      	ldr	r2, [r7, #4]
 8001d84:	2134      	movs	r1, #52	@ 0x34
 8001d86:	fb01 f303 	mul.w	r3, r1, r3
 8001d8a:	4413      	add	r3, r2
 8001d8c:	3320      	adds	r3, #32
 8001d8e:	2203      	movs	r2, #3
 8001d90:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8001d92:	78fb      	ldrb	r3, [r7, #3]
 8001d94:	687a      	ldr	r2, [r7, #4]
 8001d96:	2134      	movs	r1, #52	@ 0x34
 8001d98:	fb01 f303 	mul.w	r3, r1, r3
 8001d9c:	4413      	add	r3, r2
 8001d9e:	331a      	adds	r3, #26
 8001da0:	7f3a      	ldrb	r2, [r7, #28]
 8001da2:	701a      	strb	r2, [r3, #0]
 8001da4:	e008      	b.n	8001db8 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001da6:	78fb      	ldrb	r3, [r7, #3]
 8001da8:	687a      	ldr	r2, [r7, #4]
 8001daa:	2134      	movs	r1, #52	@ 0x34
 8001dac:	fb01 f303 	mul.w	r3, r1, r3
 8001db0:	4413      	add	r3, r2
 8001db2:	3320      	adds	r3, #32
 8001db4:	2202      	movs	r2, #2
 8001db6:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8001db8:	787b      	ldrb	r3, [r7, #1]
 8001dba:	2b03      	cmp	r3, #3
 8001dbc:	f200 80c6 	bhi.w	8001f4c <HAL_HCD_HC_SubmitRequest+0x210>
 8001dc0:	a201      	add	r2, pc, #4	@ (adr r2, 8001dc8 <HAL_HCD_HC_SubmitRequest+0x8c>)
 8001dc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001dc6:	bf00      	nop
 8001dc8:	08001dd9 	.word	0x08001dd9
 8001dcc:	08001f39 	.word	0x08001f39
 8001dd0:	08001e3d 	.word	0x08001e3d
 8001dd4:	08001ebb 	.word	0x08001ebb
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8001dd8:	7c3b      	ldrb	r3, [r7, #16]
 8001dda:	2b01      	cmp	r3, #1
 8001ddc:	f040 80b8 	bne.w	8001f50 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (direction == 0U)
 8001de0:	78bb      	ldrb	r3, [r7, #2]
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	f040 80b4 	bne.w	8001f50 <HAL_HCD_HC_SubmitRequest+0x214>
        {
          if (length == 0U)
 8001de8:	8b3b      	ldrh	r3, [r7, #24]
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d108      	bne.n	8001e00 <HAL_HCD_HC_SubmitRequest+0xc4>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8001dee:	78fb      	ldrb	r3, [r7, #3]
 8001df0:	687a      	ldr	r2, [r7, #4]
 8001df2:	2134      	movs	r1, #52	@ 0x34
 8001df4:	fb01 f303 	mul.w	r3, r1, r3
 8001df8:	4413      	add	r3, r2
 8001dfa:	3335      	adds	r3, #53	@ 0x35
 8001dfc:	2201      	movs	r2, #1
 8001dfe:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8001e00:	78fb      	ldrb	r3, [r7, #3]
 8001e02:	687a      	ldr	r2, [r7, #4]
 8001e04:	2134      	movs	r1, #52	@ 0x34
 8001e06:	fb01 f303 	mul.w	r3, r1, r3
 8001e0a:	4413      	add	r3, r2
 8001e0c:	3335      	adds	r3, #53	@ 0x35
 8001e0e:	781b      	ldrb	r3, [r3, #0]
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d109      	bne.n	8001e28 <HAL_HCD_HC_SubmitRequest+0xec>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001e14:	78fb      	ldrb	r3, [r7, #3]
 8001e16:	687a      	ldr	r2, [r7, #4]
 8001e18:	2134      	movs	r1, #52	@ 0x34
 8001e1a:	fb01 f303 	mul.w	r3, r1, r3
 8001e1e:	4413      	add	r3, r2
 8001e20:	3320      	adds	r3, #32
 8001e22:	2200      	movs	r2, #0
 8001e24:	701a      	strb	r2, [r3, #0]
            /* Put the PID 1 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
          }
        }
      }
      break;
 8001e26:	e093      	b.n	8001f50 <HAL_HCD_HC_SubmitRequest+0x214>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001e28:	78fb      	ldrb	r3, [r7, #3]
 8001e2a:	687a      	ldr	r2, [r7, #4]
 8001e2c:	2134      	movs	r1, #52	@ 0x34
 8001e2e:	fb01 f303 	mul.w	r3, r1, r3
 8001e32:	4413      	add	r3, r2
 8001e34:	3320      	adds	r3, #32
 8001e36:	2202      	movs	r2, #2
 8001e38:	701a      	strb	r2, [r3, #0]
      break;
 8001e3a:	e089      	b.n	8001f50 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8001e3c:	78bb      	ldrb	r3, [r7, #2]
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d11d      	bne.n	8001e7e <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001e42:	78fb      	ldrb	r3, [r7, #3]
 8001e44:	687a      	ldr	r2, [r7, #4]
 8001e46:	2134      	movs	r1, #52	@ 0x34
 8001e48:	fb01 f303 	mul.w	r3, r1, r3
 8001e4c:	4413      	add	r3, r2
 8001e4e:	3335      	adds	r3, #53	@ 0x35
 8001e50:	781b      	ldrb	r3, [r3, #0]
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d109      	bne.n	8001e6a <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001e56:	78fb      	ldrb	r3, [r7, #3]
 8001e58:	687a      	ldr	r2, [r7, #4]
 8001e5a:	2134      	movs	r1, #52	@ 0x34
 8001e5c:	fb01 f303 	mul.w	r3, r1, r3
 8001e60:	4413      	add	r3, r2
 8001e62:	3320      	adds	r3, #32
 8001e64:	2200      	movs	r2, #0
 8001e66:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8001e68:	e073      	b.n	8001f52 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001e6a:	78fb      	ldrb	r3, [r7, #3]
 8001e6c:	687a      	ldr	r2, [r7, #4]
 8001e6e:	2134      	movs	r1, #52	@ 0x34
 8001e70:	fb01 f303 	mul.w	r3, r1, r3
 8001e74:	4413      	add	r3, r2
 8001e76:	3320      	adds	r3, #32
 8001e78:	2202      	movs	r2, #2
 8001e7a:	701a      	strb	r2, [r3, #0]
      break;
 8001e7c:	e069      	b.n	8001f52 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001e7e:	78fb      	ldrb	r3, [r7, #3]
 8001e80:	687a      	ldr	r2, [r7, #4]
 8001e82:	2134      	movs	r1, #52	@ 0x34
 8001e84:	fb01 f303 	mul.w	r3, r1, r3
 8001e88:	4413      	add	r3, r2
 8001e8a:	3334      	adds	r3, #52	@ 0x34
 8001e8c:	781b      	ldrb	r3, [r3, #0]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d109      	bne.n	8001ea6 <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001e92:	78fb      	ldrb	r3, [r7, #3]
 8001e94:	687a      	ldr	r2, [r7, #4]
 8001e96:	2134      	movs	r1, #52	@ 0x34
 8001e98:	fb01 f303 	mul.w	r3, r1, r3
 8001e9c:	4413      	add	r3, r2
 8001e9e:	3320      	adds	r3, #32
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	701a      	strb	r2, [r3, #0]
      break;
 8001ea4:	e055      	b.n	8001f52 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001ea6:	78fb      	ldrb	r3, [r7, #3]
 8001ea8:	687a      	ldr	r2, [r7, #4]
 8001eaa:	2134      	movs	r1, #52	@ 0x34
 8001eac:	fb01 f303 	mul.w	r3, r1, r3
 8001eb0:	4413      	add	r3, r2
 8001eb2:	3320      	adds	r3, #32
 8001eb4:	2202      	movs	r2, #2
 8001eb6:	701a      	strb	r2, [r3, #0]
      break;
 8001eb8:	e04b      	b.n	8001f52 <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8001eba:	78bb      	ldrb	r3, [r7, #2]
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d11d      	bne.n	8001efc <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001ec0:	78fb      	ldrb	r3, [r7, #3]
 8001ec2:	687a      	ldr	r2, [r7, #4]
 8001ec4:	2134      	movs	r1, #52	@ 0x34
 8001ec6:	fb01 f303 	mul.w	r3, r1, r3
 8001eca:	4413      	add	r3, r2
 8001ecc:	3335      	adds	r3, #53	@ 0x35
 8001ece:	781b      	ldrb	r3, [r3, #0]
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d109      	bne.n	8001ee8 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001ed4:	78fb      	ldrb	r3, [r7, #3]
 8001ed6:	687a      	ldr	r2, [r7, #4]
 8001ed8:	2134      	movs	r1, #52	@ 0x34
 8001eda:	fb01 f303 	mul.w	r3, r1, r3
 8001ede:	4413      	add	r3, r2
 8001ee0:	3320      	adds	r3, #32
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8001ee6:	e034      	b.n	8001f52 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001ee8:	78fb      	ldrb	r3, [r7, #3]
 8001eea:	687a      	ldr	r2, [r7, #4]
 8001eec:	2134      	movs	r1, #52	@ 0x34
 8001eee:	fb01 f303 	mul.w	r3, r1, r3
 8001ef2:	4413      	add	r3, r2
 8001ef4:	3320      	adds	r3, #32
 8001ef6:	2202      	movs	r2, #2
 8001ef8:	701a      	strb	r2, [r3, #0]
      break;
 8001efa:	e02a      	b.n	8001f52 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001efc:	78fb      	ldrb	r3, [r7, #3]
 8001efe:	687a      	ldr	r2, [r7, #4]
 8001f00:	2134      	movs	r1, #52	@ 0x34
 8001f02:	fb01 f303 	mul.w	r3, r1, r3
 8001f06:	4413      	add	r3, r2
 8001f08:	3334      	adds	r3, #52	@ 0x34
 8001f0a:	781b      	ldrb	r3, [r3, #0]
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d109      	bne.n	8001f24 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001f10:	78fb      	ldrb	r3, [r7, #3]
 8001f12:	687a      	ldr	r2, [r7, #4]
 8001f14:	2134      	movs	r1, #52	@ 0x34
 8001f16:	fb01 f303 	mul.w	r3, r1, r3
 8001f1a:	4413      	add	r3, r2
 8001f1c:	3320      	adds	r3, #32
 8001f1e:	2200      	movs	r2, #0
 8001f20:	701a      	strb	r2, [r3, #0]
      break;
 8001f22:	e016      	b.n	8001f52 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001f24:	78fb      	ldrb	r3, [r7, #3]
 8001f26:	687a      	ldr	r2, [r7, #4]
 8001f28:	2134      	movs	r1, #52	@ 0x34
 8001f2a:	fb01 f303 	mul.w	r3, r1, r3
 8001f2e:	4413      	add	r3, r2
 8001f30:	3320      	adds	r3, #32
 8001f32:	2202      	movs	r2, #2
 8001f34:	701a      	strb	r2, [r3, #0]
      break;
 8001f36:	e00c      	b.n	8001f52 <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001f38:	78fb      	ldrb	r3, [r7, #3]
 8001f3a:	687a      	ldr	r2, [r7, #4]
 8001f3c:	2134      	movs	r1, #52	@ 0x34
 8001f3e:	fb01 f303 	mul.w	r3, r1, r3
 8001f42:	4413      	add	r3, r2
 8001f44:	3320      	adds	r3, #32
 8001f46:	2200      	movs	r2, #0
 8001f48:	701a      	strb	r2, [r3, #0]
      break;
 8001f4a:	e002      	b.n	8001f52 <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 8001f4c:	bf00      	nop
 8001f4e:	e000      	b.n	8001f52 <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 8001f50:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8001f52:	78fb      	ldrb	r3, [r7, #3]
 8001f54:	687a      	ldr	r2, [r7, #4]
 8001f56:	2134      	movs	r1, #52	@ 0x34
 8001f58:	fb01 f303 	mul.w	r3, r1, r3
 8001f5c:	4413      	add	r3, r2
 8001f5e:	3324      	adds	r3, #36	@ 0x24
 8001f60:	697a      	ldr	r2, [r7, #20]
 8001f62:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8001f64:	78fb      	ldrb	r3, [r7, #3]
 8001f66:	8b3a      	ldrh	r2, [r7, #24]
 8001f68:	6879      	ldr	r1, [r7, #4]
 8001f6a:	2034      	movs	r0, #52	@ 0x34
 8001f6c:	fb00 f303 	mul.w	r3, r0, r3
 8001f70:	440b      	add	r3, r1
 8001f72:	332c      	adds	r3, #44	@ 0x2c
 8001f74:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8001f76:	78fb      	ldrb	r3, [r7, #3]
 8001f78:	687a      	ldr	r2, [r7, #4]
 8001f7a:	2134      	movs	r1, #52	@ 0x34
 8001f7c:	fb01 f303 	mul.w	r3, r1, r3
 8001f80:	4413      	add	r3, r2
 8001f82:	3344      	adds	r3, #68	@ 0x44
 8001f84:	2200      	movs	r2, #0
 8001f86:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8001f88:	78fb      	ldrb	r3, [r7, #3]
 8001f8a:	687a      	ldr	r2, [r7, #4]
 8001f8c:	2134      	movs	r1, #52	@ 0x34
 8001f8e:	fb01 f303 	mul.w	r3, r1, r3
 8001f92:	4413      	add	r3, r2
 8001f94:	3330      	adds	r3, #48	@ 0x30
 8001f96:	2200      	movs	r2, #0
 8001f98:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001f9a:	78fb      	ldrb	r3, [r7, #3]
 8001f9c:	687a      	ldr	r2, [r7, #4]
 8001f9e:	2134      	movs	r1, #52	@ 0x34
 8001fa0:	fb01 f303 	mul.w	r3, r1, r3
 8001fa4:	4413      	add	r3, r2
 8001fa6:	3315      	adds	r3, #21
 8001fa8:	78fa      	ldrb	r2, [r7, #3]
 8001faa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8001fac:	78fb      	ldrb	r3, [r7, #3]
 8001fae:	687a      	ldr	r2, [r7, #4]
 8001fb0:	2134      	movs	r1, #52	@ 0x34
 8001fb2:	fb01 f303 	mul.w	r3, r1, r3
 8001fb6:	4413      	add	r3, r2
 8001fb8:	3345      	adds	r3, #69	@ 0x45
 8001fba:	2200      	movs	r2, #0
 8001fbc:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num]);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6818      	ldr	r0, [r3, #0]
 8001fc2:	78fb      	ldrb	r3, [r7, #3]
 8001fc4:	2234      	movs	r2, #52	@ 0x34
 8001fc6:	fb02 f303 	mul.w	r3, r2, r3
 8001fca:	3310      	adds	r3, #16
 8001fcc:	687a      	ldr	r2, [r7, #4]
 8001fce:	4413      	add	r3, r2
 8001fd0:	3304      	adds	r3, #4
 8001fd2:	4619      	mov	r1, r3
 8001fd4:	f003 f93e 	bl	8005254 <USB_HC_StartXfer>
 8001fd8:	4603      	mov	r3, r0
}
 8001fda:	4618      	mov	r0, r3
 8001fdc:	3708      	adds	r7, #8
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd80      	pop	{r7, pc}
 8001fe2:	bf00      	nop

08001fe4 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b086      	sub	sp, #24
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001ff2:	693b      	ldr	r3, [r7, #16]
 8001ff4:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	f002 fe8b 	bl	8004d16 <USB_GetMode>
 8002000:	4603      	mov	r3, r0
 8002002:	2b01      	cmp	r3, #1
 8002004:	f040 80fb 	bne.w	80021fe <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4618      	mov	r0, r3
 800200e:	f002 fe4e 	bl	8004cae <USB_ReadInterrupts>
 8002012:	4603      	mov	r3, r0
 8002014:	2b00      	cmp	r3, #0
 8002016:	f000 80f1 	beq.w	80021fc <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	4618      	mov	r0, r3
 8002020:	f002 fe45 	bl	8004cae <USB_ReadInterrupts>
 8002024:	4603      	mov	r3, r0
 8002026:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800202a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800202e:	d104      	bne.n	800203a <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8002038:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	4618      	mov	r0, r3
 8002040:	f002 fe35 	bl	8004cae <USB_ReadInterrupts>
 8002044:	4603      	mov	r3, r0
 8002046:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800204a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800204e:	d104      	bne.n	800205a <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8002058:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	4618      	mov	r0, r3
 8002060:	f002 fe25 	bl	8004cae <USB_ReadInterrupts>
 8002064:	4603      	mov	r3, r0
 8002066:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800206a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800206e:	d104      	bne.n	800207a <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002078:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	4618      	mov	r0, r3
 8002080:	f002 fe15 	bl	8004cae <USB_ReadInterrupts>
 8002084:	4603      	mov	r3, r0
 8002086:	f003 0302 	and.w	r3, r3, #2
 800208a:	2b02      	cmp	r3, #2
 800208c:	d103      	bne.n	8002096 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	2202      	movs	r2, #2
 8002094:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	4618      	mov	r0, r3
 800209c:	f002 fe07 	bl	8004cae <USB_ReadInterrupts>
 80020a0:	4603      	mov	r3, r0
 80020a2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80020a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80020aa:	d120      	bne.n	80020ee <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80020b4:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f003 0301 	and.w	r3, r3, #1
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d113      	bne.n	80020ee <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 80020c6:	2110      	movs	r1, #16
 80020c8:	6938      	ldr	r0, [r7, #16]
 80020ca:	f002 fcfe 	bl	8004aca <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 80020ce:	6938      	ldr	r0, [r7, #16]
 80020d0:	f002 fd2d 	bl	8004b2e <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	7a5b      	ldrb	r3, [r3, #9]
 80020d8:	2b02      	cmp	r3, #2
 80020da:	d105      	bne.n	80020e8 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	2101      	movs	r1, #1
 80020e2:	4618      	mov	r0, r3
 80020e4:	f002 fee2 	bl	8004eac <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 80020e8:	6878      	ldr	r0, [r7, #4]
 80020ea:	f005 fbc7 	bl	800787c <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	4618      	mov	r0, r3
 80020f4:	f002 fddb 	bl	8004cae <USB_ReadInterrupts>
 80020f8:	4603      	mov	r3, r0
 80020fa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80020fe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002102:	d102      	bne.n	800210a <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8002104:	6878      	ldr	r0, [r7, #4]
 8002106:	f001 f8ba 	bl	800327e <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	4618      	mov	r0, r3
 8002110:	f002 fdcd 	bl	8004cae <USB_ReadInterrupts>
 8002114:	4603      	mov	r3, r0
 8002116:	f003 0308 	and.w	r3, r3, #8
 800211a:	2b08      	cmp	r3, #8
 800211c:	d106      	bne.n	800212c <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 800211e:	6878      	ldr	r0, [r7, #4]
 8002120:	f005 fb90 	bl	8007844 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	2208      	movs	r2, #8
 800212a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4618      	mov	r0, r3
 8002132:	f002 fdbc 	bl	8004cae <USB_ReadInterrupts>
 8002136:	4603      	mov	r3, r0
 8002138:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800213c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002140:	d139      	bne.n	80021b6 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	4618      	mov	r0, r3
 8002148:	f003 f97c 	bl	8005444 <USB_HC_ReadInterrupt>
 800214c:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800214e:	2300      	movs	r3, #0
 8002150:	617b      	str	r3, [r7, #20]
 8002152:	e025      	b.n	80021a0 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8002154:	697b      	ldr	r3, [r7, #20]
 8002156:	f003 030f 	and.w	r3, r3, #15
 800215a:	68ba      	ldr	r2, [r7, #8]
 800215c:	fa22 f303 	lsr.w	r3, r2, r3
 8002160:	f003 0301 	and.w	r3, r3, #1
 8002164:	2b00      	cmp	r3, #0
 8002166:	d018      	beq.n	800219a <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8002168:	697b      	ldr	r3, [r7, #20]
 800216a:	015a      	lsls	r2, r3, #5
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	4413      	add	r3, r2
 8002170:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800217a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800217e:	d106      	bne.n	800218e <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8002180:	697b      	ldr	r3, [r7, #20]
 8002182:	b2db      	uxtb	r3, r3
 8002184:	4619      	mov	r1, r3
 8002186:	6878      	ldr	r0, [r7, #4]
 8002188:	f000 f8ed 	bl	8002366 <HCD_HC_IN_IRQHandler>
 800218c:	e005      	b.n	800219a <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 800218e:	697b      	ldr	r3, [r7, #20]
 8002190:	b2db      	uxtb	r3, r3
 8002192:	4619      	mov	r1, r3
 8002194:	6878      	ldr	r0, [r7, #4]
 8002196:	f000 fcfc 	bl	8002b92 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800219a:	697b      	ldr	r3, [r7, #20]
 800219c:	3301      	adds	r3, #1
 800219e:	617b      	str	r3, [r7, #20]
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	795b      	ldrb	r3, [r3, #5]
 80021a4:	461a      	mov	r2, r3
 80021a6:	697b      	ldr	r3, [r7, #20]
 80021a8:	4293      	cmp	r3, r2
 80021aa:	d3d3      	bcc.n	8002154 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80021b4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	4618      	mov	r0, r3
 80021bc:	f002 fd77 	bl	8004cae <USB_ReadInterrupts>
 80021c0:	4603      	mov	r3, r0
 80021c2:	f003 0310 	and.w	r3, r3, #16
 80021c6:	2b10      	cmp	r3, #16
 80021c8:	d101      	bne.n	80021ce <HAL_HCD_IRQHandler+0x1ea>
 80021ca:	2301      	movs	r3, #1
 80021cc:	e000      	b.n	80021d0 <HAL_HCD_IRQHandler+0x1ec>
 80021ce:	2300      	movs	r3, #0
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d014      	beq.n	80021fe <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	699a      	ldr	r2, [r3, #24]
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f022 0210 	bic.w	r2, r2, #16
 80021e2:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80021e4:	6878      	ldr	r0, [r7, #4]
 80021e6:	f000 ff78 	bl	80030da <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	699a      	ldr	r2, [r3, #24]
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f042 0210 	orr.w	r2, r2, #16
 80021f8:	619a      	str	r2, [r3, #24]
 80021fa:	e000      	b.n	80021fe <HAL_HCD_IRQHandler+0x21a>
      return;
 80021fc:	bf00      	nop
    }
  }
}
 80021fe:	3718      	adds	r7, #24
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}

08002204 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b082      	sub	sp, #8
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	f893 3354 	ldrb.w	r3, [r3, #852]	@ 0x354
 8002212:	2b01      	cmp	r3, #1
 8002214:	d101      	bne.n	800221a <HAL_HCD_Start+0x16>
 8002216:	2302      	movs	r3, #2
 8002218:	e013      	b.n	8002242 <HAL_HCD_Start+0x3e>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	2201      	movs	r2, #1
 800221e:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	2101      	movs	r1, #1
 8002228:	4618      	mov	r0, r3
 800222a:	f002 fea6 	bl	8004f7a <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	4618      	mov	r0, r3
 8002234:	f002 fbdb 	bl	80049ee <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2200      	movs	r2, #0
 800223c:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354

  return HAL_OK;
 8002240:	2300      	movs	r3, #0
}
 8002242:	4618      	mov	r0, r3
 8002244:	3708      	adds	r7, #8
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}

0800224a <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 800224a:	b580      	push	{r7, lr}
 800224c:	b082      	sub	sp, #8
 800224e:	af00      	add	r7, sp, #0
 8002250:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	f893 3354 	ldrb.w	r3, [r3, #852]	@ 0x354
 8002258:	2b01      	cmp	r3, #1
 800225a:	d101      	bne.n	8002260 <HAL_HCD_Stop+0x16>
 800225c:	2302      	movs	r3, #2
 800225e:	e00d      	b.n	800227c <HAL_HCD_Stop+0x32>
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2201      	movs	r2, #1
 8002264:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354
  (void)USB_StopHost(hhcd->Instance);
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4618      	mov	r0, r3
 800226e:	f003 fa1a 	bl	80056a6 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	2200      	movs	r2, #0
 8002276:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354

  return HAL_OK;
 800227a:	2300      	movs	r3, #0
}
 800227c:	4618      	mov	r0, r3
 800227e:	3708      	adds	r7, #8
 8002280:	46bd      	mov	sp, r7
 8002282:	bd80      	pop	{r7, pc}

08002284 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b082      	sub	sp, #8
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	4618      	mov	r0, r3
 8002292:	f002 fe48 	bl	8004f26 <USB_ResetPort>
 8002296:	4603      	mov	r3, r0
}
 8002298:	4618      	mov	r0, r3
 800229a:	3708      	adds	r7, #8
 800229c:	46bd      	mov	sp, r7
 800229e:	bd80      	pop	{r7, pc}

080022a0 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 80022a0:	b480      	push	{r7}
 80022a2:	b083      	sub	sp, #12
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
 80022a8:	460b      	mov	r3, r1
 80022aa:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 80022ac:	78fb      	ldrb	r3, [r7, #3]
 80022ae:	687a      	ldr	r2, [r7, #4]
 80022b0:	2134      	movs	r1, #52	@ 0x34
 80022b2:	fb01 f303 	mul.w	r3, r1, r3
 80022b6:	4413      	add	r3, r2
 80022b8:	3344      	adds	r3, #68	@ 0x44
 80022ba:	781b      	ldrb	r3, [r3, #0]
}
 80022bc:	4618      	mov	r0, r3
 80022be:	370c      	adds	r7, #12
 80022c0:	46bd      	mov	sp, r7
 80022c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c6:	4770      	bx	lr

080022c8 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 80022c8:	b480      	push	{r7}
 80022ca:	b083      	sub	sp, #12
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
 80022d0:	460b      	mov	r3, r1
 80022d2:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 80022d4:	78fb      	ldrb	r3, [r7, #3]
 80022d6:	687a      	ldr	r2, [r7, #4]
 80022d8:	2134      	movs	r1, #52	@ 0x34
 80022da:	fb01 f303 	mul.w	r3, r1, r3
 80022de:	4413      	add	r3, r2
 80022e0:	3330      	adds	r3, #48	@ 0x30
 80022e2:	681b      	ldr	r3, [r3, #0]
}
 80022e4:	4618      	mov	r0, r3
 80022e6:	370c      	adds	r7, #12
 80022e8:	46bd      	mov	sp, r7
 80022ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ee:	4770      	bx	lr

080022f0 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b082      	sub	sp, #8
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	4618      	mov	r0, r3
 80022fe:	f002 fe8c 	bl	800501a <USB_GetCurrentFrame>
 8002302:	4603      	mov	r3, r0
}
 8002304:	4618      	mov	r0, r3
 8002306:	3708      	adds	r7, #8
 8002308:	46bd      	mov	sp, r7
 800230a:	bd80      	pop	{r7, pc}

0800230c <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b082      	sub	sp, #8
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4618      	mov	r0, r3
 800231a:	f002 fe67 	bl	8004fec <USB_GetHostSpeed>
 800231e:	4603      	mov	r3, r0
}
 8002320:	4618      	mov	r0, r3
 8002322:	3708      	adds	r7, #8
 8002324:	46bd      	mov	sp, r7
 8002326:	bd80      	pop	{r7, pc}

08002328 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8002328:	b480      	push	{r7}
 800232a:	b083      	sub	sp, #12
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
 8002330:	460b      	mov	r3, r1
 8002332:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].hub_addr = 0U;
 8002334:	78fb      	ldrb	r3, [r7, #3]
 8002336:	687a      	ldr	r2, [r7, #4]
 8002338:	2134      	movs	r1, #52	@ 0x34
 800233a:	fb01 f303 	mul.w	r3, r1, r3
 800233e:	4413      	add	r3, r2
 8002340:	331c      	adds	r3, #28
 8002342:	2200      	movs	r2, #0
 8002344:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8002346:	78fb      	ldrb	r3, [r7, #3]
 8002348:	687a      	ldr	r2, [r7, #4]
 800234a:	2134      	movs	r1, #52	@ 0x34
 800234c:	fb01 f303 	mul.w	r3, r1, r3
 8002350:	4413      	add	r3, r2
 8002352:	331b      	adds	r3, #27
 8002354:	2200      	movs	r2, #0
 8002356:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8002358:	2300      	movs	r3, #0
}
 800235a:	4618      	mov	r0, r3
 800235c:	370c      	adds	r7, #12
 800235e:	46bd      	mov	sp, r7
 8002360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002364:	4770      	bx	lr

08002366 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002366:	b580      	push	{r7, lr}
 8002368:	b086      	sub	sp, #24
 800236a:	af00      	add	r7, sp, #0
 800236c:	6078      	str	r0, [r7, #4]
 800236e:	460b      	mov	r3, r1
 8002370:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002378:	697b      	ldr	r3, [r7, #20]
 800237a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	78fa      	ldrb	r2, [r7, #3]
 8002382:	4611      	mov	r1, r2
 8002384:	4618      	mov	r0, r3
 8002386:	f002 fca5 	bl	8004cd4 <USB_ReadChInterrupts>
 800238a:	4603      	mov	r3, r0
 800238c:	f003 0304 	and.w	r3, r3, #4
 8002390:	2b04      	cmp	r3, #4
 8002392:	d119      	bne.n	80023c8 <HCD_HC_IN_IRQHandler+0x62>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8002394:	78fb      	ldrb	r3, [r7, #3]
 8002396:	015a      	lsls	r2, r3, #5
 8002398:	693b      	ldr	r3, [r7, #16]
 800239a:	4413      	add	r3, r2
 800239c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80023a0:	461a      	mov	r2, r3
 80023a2:	2304      	movs	r3, #4
 80023a4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80023a6:	78fb      	ldrb	r3, [r7, #3]
 80023a8:	687a      	ldr	r2, [r7, #4]
 80023aa:	2134      	movs	r1, #52	@ 0x34
 80023ac:	fb01 f303 	mul.w	r3, r1, r3
 80023b0:	4413      	add	r3, r2
 80023b2:	3345      	adds	r3, #69	@ 0x45
 80023b4:	2207      	movs	r2, #7
 80023b6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	78fa      	ldrb	r2, [r7, #3]
 80023be:	4611      	mov	r1, r2
 80023c0:	4618      	mov	r0, r3
 80023c2:	f003 f850 	bl	8005466 <USB_HC_Halt>
 80023c6:	e09a      	b.n	80024fe <HCD_HC_IN_IRQHandler+0x198>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	78fa      	ldrb	r2, [r7, #3]
 80023ce:	4611      	mov	r1, r2
 80023d0:	4618      	mov	r0, r3
 80023d2:	f002 fc7f 	bl	8004cd4 <USB_ReadChInterrupts>
 80023d6:	4603      	mov	r3, r0
 80023d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023dc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80023e0:	d11a      	bne.n	8002418 <HCD_HC_IN_IRQHandler+0xb2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 80023e2:	78fb      	ldrb	r3, [r7, #3]
 80023e4:	015a      	lsls	r2, r3, #5
 80023e6:	693b      	ldr	r3, [r7, #16]
 80023e8:	4413      	add	r3, r2
 80023ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80023ee:	461a      	mov	r2, r3
 80023f0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80023f4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 80023f6:	78fb      	ldrb	r3, [r7, #3]
 80023f8:	687a      	ldr	r2, [r7, #4]
 80023fa:	2134      	movs	r1, #52	@ 0x34
 80023fc:	fb01 f303 	mul.w	r3, r1, r3
 8002400:	4413      	add	r3, r2
 8002402:	3345      	adds	r3, #69	@ 0x45
 8002404:	2208      	movs	r2, #8
 8002406:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	78fa      	ldrb	r2, [r7, #3]
 800240e:	4611      	mov	r1, r2
 8002410:	4618      	mov	r0, r3
 8002412:	f003 f828 	bl	8005466 <USB_HC_Halt>
 8002416:	e072      	b.n	80024fe <HCD_HC_IN_IRQHandler+0x198>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	78fa      	ldrb	r2, [r7, #3]
 800241e:	4611      	mov	r1, r2
 8002420:	4618      	mov	r0, r3
 8002422:	f002 fc57 	bl	8004cd4 <USB_ReadChInterrupts>
 8002426:	4603      	mov	r3, r0
 8002428:	f003 0308 	and.w	r3, r3, #8
 800242c:	2b08      	cmp	r3, #8
 800242e:	d119      	bne.n	8002464 <HCD_HC_IN_IRQHandler+0xfe>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8002430:	78fb      	ldrb	r3, [r7, #3]
 8002432:	015a      	lsls	r2, r3, #5
 8002434:	693b      	ldr	r3, [r7, #16]
 8002436:	4413      	add	r3, r2
 8002438:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800243c:	461a      	mov	r2, r3
 800243e:	2308      	movs	r3, #8
 8002440:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8002442:	78fb      	ldrb	r3, [r7, #3]
 8002444:	687a      	ldr	r2, [r7, #4]
 8002446:	2134      	movs	r1, #52	@ 0x34
 8002448:	fb01 f303 	mul.w	r3, r1, r3
 800244c:	4413      	add	r3, r2
 800244e:	3345      	adds	r3, #69	@ 0x45
 8002450:	2206      	movs	r2, #6
 8002452:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	78fa      	ldrb	r2, [r7, #3]
 800245a:	4611      	mov	r1, r2
 800245c:	4618      	mov	r0, r3
 800245e:	f003 f802 	bl	8005466 <USB_HC_Halt>
 8002462:	e04c      	b.n	80024fe <HCD_HC_IN_IRQHandler+0x198>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	78fa      	ldrb	r2, [r7, #3]
 800246a:	4611      	mov	r1, r2
 800246c:	4618      	mov	r0, r3
 800246e:	f002 fc31 	bl	8004cd4 <USB_ReadChInterrupts>
 8002472:	4603      	mov	r3, r0
 8002474:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002478:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800247c:	d11a      	bne.n	80024b4 <HCD_HC_IN_IRQHandler+0x14e>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 800247e:	78fb      	ldrb	r3, [r7, #3]
 8002480:	015a      	lsls	r2, r3, #5
 8002482:	693b      	ldr	r3, [r7, #16]
 8002484:	4413      	add	r3, r2
 8002486:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800248a:	461a      	mov	r2, r3
 800248c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002490:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8002492:	78fb      	ldrb	r3, [r7, #3]
 8002494:	687a      	ldr	r2, [r7, #4]
 8002496:	2134      	movs	r1, #52	@ 0x34
 8002498:	fb01 f303 	mul.w	r3, r1, r3
 800249c:	4413      	add	r3, r2
 800249e:	3345      	adds	r3, #69	@ 0x45
 80024a0:	2209      	movs	r2, #9
 80024a2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	78fa      	ldrb	r2, [r7, #3]
 80024aa:	4611      	mov	r1, r2
 80024ac:	4618      	mov	r0, r3
 80024ae:	f002 ffda 	bl	8005466 <USB_HC_Halt>
 80024b2:	e024      	b.n	80024fe <HCD_HC_IN_IRQHandler+0x198>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	78fa      	ldrb	r2, [r7, #3]
 80024ba:	4611      	mov	r1, r2
 80024bc:	4618      	mov	r0, r3
 80024be:	f002 fc09 	bl	8004cd4 <USB_ReadChInterrupts>
 80024c2:	4603      	mov	r3, r0
 80024c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024c8:	2b80      	cmp	r3, #128	@ 0x80
 80024ca:	d118      	bne.n	80024fe <HCD_HC_IN_IRQHandler+0x198>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80024cc:	78fb      	ldrb	r3, [r7, #3]
 80024ce:	015a      	lsls	r2, r3, #5
 80024d0:	693b      	ldr	r3, [r7, #16]
 80024d2:	4413      	add	r3, r2
 80024d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80024d8:	461a      	mov	r2, r3
 80024da:	2380      	movs	r3, #128	@ 0x80
 80024dc:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80024de:	78fb      	ldrb	r3, [r7, #3]
 80024e0:	687a      	ldr	r2, [r7, #4]
 80024e2:	2134      	movs	r1, #52	@ 0x34
 80024e4:	fb01 f303 	mul.w	r3, r1, r3
 80024e8:	4413      	add	r3, r2
 80024ea:	3345      	adds	r3, #69	@ 0x45
 80024ec:	2207      	movs	r2, #7
 80024ee:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	78fa      	ldrb	r2, [r7, #3]
 80024f6:	4611      	mov	r1, r2
 80024f8:	4618      	mov	r0, r3
 80024fa:	f002 ffb4 	bl	8005466 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	78fa      	ldrb	r2, [r7, #3]
 8002504:	4611      	mov	r1, r2
 8002506:	4618      	mov	r0, r3
 8002508:	f002 fbe4 	bl	8004cd4 <USB_ReadChInterrupts>
 800250c:	4603      	mov	r3, r0
 800250e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002512:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002516:	d111      	bne.n	800253c <HCD_HC_IN_IRQHandler+0x1d6>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	78fa      	ldrb	r2, [r7, #3]
 800251e:	4611      	mov	r1, r2
 8002520:	4618      	mov	r0, r3
 8002522:	f002 ffa0 	bl	8005466 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8002526:	78fb      	ldrb	r3, [r7, #3]
 8002528:	015a      	lsls	r2, r3, #5
 800252a:	693b      	ldr	r3, [r7, #16]
 800252c:	4413      	add	r3, r2
 800252e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002532:	461a      	mov	r2, r3
 8002534:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002538:	6093      	str	r3, [r2, #8]
 800253a:	e327      	b.n	8002b8c <HCD_HC_IN_IRQHandler+0x826>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	78fa      	ldrb	r2, [r7, #3]
 8002542:	4611      	mov	r1, r2
 8002544:	4618      	mov	r0, r3
 8002546:	f002 fbc5 	bl	8004cd4 <USB_ReadChInterrupts>
 800254a:	4603      	mov	r3, r0
 800254c:	f003 0301 	and.w	r3, r3, #1
 8002550:	2b01      	cmp	r3, #1
 8002552:	f040 80c9 	bne.w	80026e8 <HCD_HC_IN_IRQHandler+0x382>
  {
    hhcd->hc[chnum].state = HC_XFRC;
 8002556:	78fb      	ldrb	r3, [r7, #3]
 8002558:	687a      	ldr	r2, [r7, #4]
 800255a:	2134      	movs	r1, #52	@ 0x34
 800255c:	fb01 f303 	mul.w	r3, r1, r3
 8002560:	4413      	add	r3, r2
 8002562:	3345      	adds	r3, #69	@ 0x45
 8002564:	2201      	movs	r2, #1
 8002566:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8002568:	78fb      	ldrb	r3, [r7, #3]
 800256a:	687a      	ldr	r2, [r7, #4]
 800256c:	2134      	movs	r1, #52	@ 0x34
 800256e:	fb01 f303 	mul.w	r3, r1, r3
 8002572:	4413      	add	r3, r2
 8002574:	3340      	adds	r3, #64	@ 0x40
 8002576:	2200      	movs	r2, #0
 8002578:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 800257a:	78fb      	ldrb	r3, [r7, #3]
 800257c:	015a      	lsls	r2, r3, #5
 800257e:	693b      	ldr	r3, [r7, #16]
 8002580:	4413      	add	r3, r2
 8002582:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002586:	461a      	mov	r2, r3
 8002588:	2301      	movs	r3, #1
 800258a:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800258c:	78fb      	ldrb	r3, [r7, #3]
 800258e:	687a      	ldr	r2, [r7, #4]
 8002590:	2134      	movs	r1, #52	@ 0x34
 8002592:	fb01 f303 	mul.w	r3, r1, r3
 8002596:	4413      	add	r3, r2
 8002598:	331d      	adds	r3, #29
 800259a:	781b      	ldrb	r3, [r3, #0]
 800259c:	2b00      	cmp	r3, #0
 800259e:	d009      	beq.n	80025b4 <HCD_HC_IN_IRQHandler+0x24e>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80025a0:	78fb      	ldrb	r3, [r7, #3]
 80025a2:	687a      	ldr	r2, [r7, #4]
 80025a4:	2134      	movs	r1, #52	@ 0x34
 80025a6:	fb01 f303 	mul.w	r3, r1, r3
 80025aa:	4413      	add	r3, r2
 80025ac:	331d      	adds	r3, #29
 80025ae:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80025b0:	2b02      	cmp	r3, #2
 80025b2:	d110      	bne.n	80025d6 <HCD_HC_IN_IRQHandler+0x270>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	78fa      	ldrb	r2, [r7, #3]
 80025ba:	4611      	mov	r1, r2
 80025bc:	4618      	mov	r0, r3
 80025be:	f002 ff52 	bl	8005466 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80025c2:	78fb      	ldrb	r3, [r7, #3]
 80025c4:	015a      	lsls	r2, r3, #5
 80025c6:	693b      	ldr	r3, [r7, #16]
 80025c8:	4413      	add	r3, r2
 80025ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80025ce:	461a      	mov	r2, r3
 80025d0:	2310      	movs	r3, #16
 80025d2:	6093      	str	r3, [r2, #8]
 80025d4:	e039      	b.n	800264a <HCD_HC_IN_IRQHandler+0x2e4>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80025d6:	78fb      	ldrb	r3, [r7, #3]
 80025d8:	687a      	ldr	r2, [r7, #4]
 80025da:	2134      	movs	r1, #52	@ 0x34
 80025dc:	fb01 f303 	mul.w	r3, r1, r3
 80025e0:	4413      	add	r3, r2
 80025e2:	331d      	adds	r3, #29
 80025e4:	781b      	ldrb	r3, [r3, #0]
 80025e6:	2b03      	cmp	r3, #3
 80025e8:	d009      	beq.n	80025fe <HCD_HC_IN_IRQHandler+0x298>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 80025ea:	78fb      	ldrb	r3, [r7, #3]
 80025ec:	687a      	ldr	r2, [r7, #4]
 80025ee:	2134      	movs	r1, #52	@ 0x34
 80025f0:	fb01 f303 	mul.w	r3, r1, r3
 80025f4:	4413      	add	r3, r2
 80025f6:	331d      	adds	r3, #29
 80025f8:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80025fa:	2b01      	cmp	r3, #1
 80025fc:	d125      	bne.n	800264a <HCD_HC_IN_IRQHandler+0x2e4>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80025fe:	78fb      	ldrb	r3, [r7, #3]
 8002600:	015a      	lsls	r2, r3, #5
 8002602:	693b      	ldr	r3, [r7, #16]
 8002604:	4413      	add	r3, r2
 8002606:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	78fa      	ldrb	r2, [r7, #3]
 800260e:	0151      	lsls	r1, r2, #5
 8002610:	693a      	ldr	r2, [r7, #16]
 8002612:	440a      	add	r2, r1
 8002614:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002618:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800261c:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800261e:	78fb      	ldrb	r3, [r7, #3]
 8002620:	687a      	ldr	r2, [r7, #4]
 8002622:	2134      	movs	r1, #52	@ 0x34
 8002624:	fb01 f303 	mul.w	r3, r1, r3
 8002628:	4413      	add	r3, r2
 800262a:	3344      	adds	r3, #68	@ 0x44
 800262c:	2201      	movs	r2, #1
 800262e:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002630:	78fb      	ldrb	r3, [r7, #3]
 8002632:	687a      	ldr	r2, [r7, #4]
 8002634:	2134      	movs	r1, #52	@ 0x34
 8002636:	fb01 f303 	mul.w	r3, r1, r3
 800263a:	4413      	add	r3, r2
 800263c:	3344      	adds	r3, #68	@ 0x44
 800263e:	781a      	ldrb	r2, [r3, #0]
 8002640:	78fb      	ldrb	r3, [r7, #3]
 8002642:	4619      	mov	r1, r3
 8002644:	6878      	ldr	r0, [r7, #4]
 8002646:	f005 f927 	bl	8007898 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	799b      	ldrb	r3, [r3, #6]
 800264e:	2b01      	cmp	r3, #1
 8002650:	d135      	bne.n	80026be <HCD_HC_IN_IRQHandler+0x358>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8002652:	78fb      	ldrb	r3, [r7, #3]
 8002654:	687a      	ldr	r2, [r7, #4]
 8002656:	2134      	movs	r1, #52	@ 0x34
 8002658:	fb01 f303 	mul.w	r3, r1, r3
 800265c:	4413      	add	r3, r2
 800265e:	3330      	adds	r3, #48	@ 0x30
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	78fa      	ldrb	r2, [r7, #3]
 8002664:	6879      	ldr	r1, [r7, #4]
 8002666:	2034      	movs	r0, #52	@ 0x34
 8002668:	fb00 f202 	mul.w	r2, r0, r2
 800266c:	440a      	add	r2, r1
 800266e:	321e      	adds	r2, #30
 8002670:	8812      	ldrh	r2, [r2, #0]
 8002672:	4413      	add	r3, r2
 8002674:	3b01      	subs	r3, #1
 8002676:	78fa      	ldrb	r2, [r7, #3]
 8002678:	6879      	ldr	r1, [r7, #4]
 800267a:	2034      	movs	r0, #52	@ 0x34
 800267c:	fb00 f202 	mul.w	r2, r0, r2
 8002680:	440a      	add	r2, r1
 8002682:	321e      	adds	r2, #30
 8002684:	8812      	ldrh	r2, [r2, #0]
 8002686:	fbb3 f3f2 	udiv	r3, r3, r2
 800268a:	f003 0301 	and.w	r3, r3, #1
 800268e:	2b00      	cmp	r3, #0
 8002690:	f000 827c 	beq.w	8002b8c <HCD_HC_IN_IRQHandler+0x826>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8002694:	78fb      	ldrb	r3, [r7, #3]
 8002696:	687a      	ldr	r2, [r7, #4]
 8002698:	2134      	movs	r1, #52	@ 0x34
 800269a:	fb01 f303 	mul.w	r3, r1, r3
 800269e:	4413      	add	r3, r2
 80026a0:	3334      	adds	r3, #52	@ 0x34
 80026a2:	781a      	ldrb	r2, [r3, #0]
 80026a4:	78fb      	ldrb	r3, [r7, #3]
 80026a6:	f082 0201 	eor.w	r2, r2, #1
 80026aa:	b2d0      	uxtb	r0, r2
 80026ac:	687a      	ldr	r2, [r7, #4]
 80026ae:	2134      	movs	r1, #52	@ 0x34
 80026b0:	fb01 f303 	mul.w	r3, r1, r3
 80026b4:	4413      	add	r3, r2
 80026b6:	3334      	adds	r3, #52	@ 0x34
 80026b8:	4602      	mov	r2, r0
 80026ba:	701a      	strb	r2, [r3, #0]
 80026bc:	e266      	b.n	8002b8c <HCD_HC_IN_IRQHandler+0x826>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 80026be:	78fb      	ldrb	r3, [r7, #3]
 80026c0:	687a      	ldr	r2, [r7, #4]
 80026c2:	2134      	movs	r1, #52	@ 0x34
 80026c4:	fb01 f303 	mul.w	r3, r1, r3
 80026c8:	4413      	add	r3, r2
 80026ca:	3334      	adds	r3, #52	@ 0x34
 80026cc:	781a      	ldrb	r2, [r3, #0]
 80026ce:	78fb      	ldrb	r3, [r7, #3]
 80026d0:	f082 0201 	eor.w	r2, r2, #1
 80026d4:	b2d0      	uxtb	r0, r2
 80026d6:	687a      	ldr	r2, [r7, #4]
 80026d8:	2134      	movs	r1, #52	@ 0x34
 80026da:	fb01 f303 	mul.w	r3, r1, r3
 80026de:	4413      	add	r3, r2
 80026e0:	3334      	adds	r3, #52	@ 0x34
 80026e2:	4602      	mov	r2, r0
 80026e4:	701a      	strb	r2, [r3, #0]
 80026e6:	e251      	b.n	8002b8c <HCD_HC_IN_IRQHandler+0x826>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	78fa      	ldrb	r2, [r7, #3]
 80026ee:	4611      	mov	r1, r2
 80026f0:	4618      	mov	r0, r3
 80026f2:	f002 faef 	bl	8004cd4 <USB_ReadChInterrupts>
 80026f6:	4603      	mov	r3, r0
 80026f8:	f003 0320 	and.w	r3, r3, #32
 80026fc:	2b20      	cmp	r3, #32
 80026fe:	d112      	bne.n	8002726 <HCD_HC_IN_IRQHandler+0x3c0>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002700:	78fb      	ldrb	r3, [r7, #3]
 8002702:	015a      	lsls	r2, r3, #5
 8002704:	693b      	ldr	r3, [r7, #16]
 8002706:	4413      	add	r3, r2
 8002708:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800270c:	461a      	mov	r2, r3
 800270e:	2320      	movs	r3, #32
 8002710:	6093      	str	r3, [r2, #8]

    hhcd->hc[chnum].NakCnt = 0U;
 8002712:	78fb      	ldrb	r3, [r7, #3]
 8002714:	687a      	ldr	r2, [r7, #4]
 8002716:	2134      	movs	r1, #52	@ 0x34
 8002718:	fb01 f303 	mul.w	r3, r1, r3
 800271c:	4413      	add	r3, r2
 800271e:	333c      	adds	r3, #60	@ 0x3c
 8002720:	2200      	movs	r2, #0
 8002722:	601a      	str	r2, [r3, #0]
 8002724:	e232      	b.n	8002b8c <HCD_HC_IN_IRQHandler+0x826>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	78fa      	ldrb	r2, [r7, #3]
 800272c:	4611      	mov	r1, r2
 800272e:	4618      	mov	r0, r3
 8002730:	f002 fad0 	bl	8004cd4 <USB_ReadChInterrupts>
 8002734:	4603      	mov	r3, r0
 8002736:	f003 0302 	and.w	r3, r3, #2
 800273a:	2b02      	cmp	r3, #2
 800273c:	f040 818d 	bne.w	8002a5a <HCD_HC_IN_IRQHandler+0x6f4>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8002740:	78fb      	ldrb	r3, [r7, #3]
 8002742:	015a      	lsls	r2, r3, #5
 8002744:	693b      	ldr	r3, [r7, #16]
 8002746:	4413      	add	r3, r2
 8002748:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800274c:	461a      	mov	r2, r3
 800274e:	2302      	movs	r3, #2
 8002750:	6093      	str	r3, [r2, #8]

    tmpreg = USBx_HC(chnum)->HCCHAR;
 8002752:	78fb      	ldrb	r3, [r7, #3]
 8002754:	015a      	lsls	r2, r3, #5
 8002756:	693b      	ldr	r3, [r7, #16]
 8002758:	4413      	add	r3, r2
 800275a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	60fb      	str	r3, [r7, #12]

    if ((tmpreg & USB_OTG_HCCHAR_CHDIS) != 0U)
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002768:	2b00      	cmp	r3, #0
 800276a:	f040 820c 	bne.w	8002b86 <HCD_HC_IN_IRQHandler+0x820>
    {
      /* Halt received while channel disable still in progress */
      return;
    }

    if (hhcd->hc[chnum].state == HC_XFRC)
 800276e:	78fb      	ldrb	r3, [r7, #3]
 8002770:	687a      	ldr	r2, [r7, #4]
 8002772:	2134      	movs	r1, #52	@ 0x34
 8002774:	fb01 f303 	mul.w	r3, r1, r3
 8002778:	4413      	add	r3, r2
 800277a:	3345      	adds	r3, #69	@ 0x45
 800277c:	781b      	ldrb	r3, [r3, #0]
 800277e:	2b01      	cmp	r3, #1
 8002780:	d112      	bne.n	80027a8 <HCD_HC_IN_IRQHandler+0x442>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002782:	78fb      	ldrb	r3, [r7, #3]
 8002784:	687a      	ldr	r2, [r7, #4]
 8002786:	2134      	movs	r1, #52	@ 0x34
 8002788:	fb01 f303 	mul.w	r3, r1, r3
 800278c:	4413      	add	r3, r2
 800278e:	3345      	adds	r3, #69	@ 0x45
 8002790:	2202      	movs	r2, #2
 8002792:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002794:	78fb      	ldrb	r3, [r7, #3]
 8002796:	687a      	ldr	r2, [r7, #4]
 8002798:	2134      	movs	r1, #52	@ 0x34
 800279a:	fb01 f303 	mul.w	r3, r1, r3
 800279e:	4413      	add	r3, r2
 80027a0:	3344      	adds	r3, #68	@ 0x44
 80027a2:	2201      	movs	r2, #1
 80027a4:	701a      	strb	r2, [r3, #0]
 80027a6:	e14a      	b.n	8002a3e <HCD_HC_IN_IRQHandler+0x6d8>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80027a8:	78fb      	ldrb	r3, [r7, #3]
 80027aa:	687a      	ldr	r2, [r7, #4]
 80027ac:	2134      	movs	r1, #52	@ 0x34
 80027ae:	fb01 f303 	mul.w	r3, r1, r3
 80027b2:	4413      	add	r3, r2
 80027b4:	3345      	adds	r3, #69	@ 0x45
 80027b6:	781b      	ldrb	r3, [r3, #0]
 80027b8:	2b06      	cmp	r3, #6
 80027ba:	d112      	bne.n	80027e2 <HCD_HC_IN_IRQHandler+0x47c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80027bc:	78fb      	ldrb	r3, [r7, #3]
 80027be:	687a      	ldr	r2, [r7, #4]
 80027c0:	2134      	movs	r1, #52	@ 0x34
 80027c2:	fb01 f303 	mul.w	r3, r1, r3
 80027c6:	4413      	add	r3, r2
 80027c8:	3345      	adds	r3, #69	@ 0x45
 80027ca:	2202      	movs	r2, #2
 80027cc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 80027ce:	78fb      	ldrb	r3, [r7, #3]
 80027d0:	687a      	ldr	r2, [r7, #4]
 80027d2:	2134      	movs	r1, #52	@ 0x34
 80027d4:	fb01 f303 	mul.w	r3, r1, r3
 80027d8:	4413      	add	r3, r2
 80027da:	3344      	adds	r3, #68	@ 0x44
 80027dc:	2205      	movs	r2, #5
 80027de:	701a      	strb	r2, [r3, #0]
 80027e0:	e12d      	b.n	8002a3e <HCD_HC_IN_IRQHandler+0x6d8>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80027e2:	78fb      	ldrb	r3, [r7, #3]
 80027e4:	687a      	ldr	r2, [r7, #4]
 80027e6:	2134      	movs	r1, #52	@ 0x34
 80027e8:	fb01 f303 	mul.w	r3, r1, r3
 80027ec:	4413      	add	r3, r2
 80027ee:	3345      	adds	r3, #69	@ 0x45
 80027f0:	781b      	ldrb	r3, [r3, #0]
 80027f2:	2b07      	cmp	r3, #7
 80027f4:	d009      	beq.n	800280a <HCD_HC_IN_IRQHandler+0x4a4>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80027f6:	78fb      	ldrb	r3, [r7, #3]
 80027f8:	687a      	ldr	r2, [r7, #4]
 80027fa:	2134      	movs	r1, #52	@ 0x34
 80027fc:	fb01 f303 	mul.w	r3, r1, r3
 8002800:	4413      	add	r3, r2
 8002802:	3345      	adds	r3, #69	@ 0x45
 8002804:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002806:	2b09      	cmp	r3, #9
 8002808:	d16d      	bne.n	80028e6 <HCD_HC_IN_IRQHandler+0x580>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800280a:	78fb      	ldrb	r3, [r7, #3]
 800280c:	687a      	ldr	r2, [r7, #4]
 800280e:	2134      	movs	r1, #52	@ 0x34
 8002810:	fb01 f303 	mul.w	r3, r1, r3
 8002814:	4413      	add	r3, r2
 8002816:	3345      	adds	r3, #69	@ 0x45
 8002818:	2202      	movs	r2, #2
 800281a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 800281c:	78fb      	ldrb	r3, [r7, #3]
 800281e:	6879      	ldr	r1, [r7, #4]
 8002820:	2234      	movs	r2, #52	@ 0x34
 8002822:	fb03 f202 	mul.w	r2, r3, r2
 8002826:	440a      	add	r2, r1
 8002828:	3240      	adds	r2, #64	@ 0x40
 800282a:	6812      	ldr	r2, [r2, #0]
 800282c:	3201      	adds	r2, #1
 800282e:	6879      	ldr	r1, [r7, #4]
 8002830:	2034      	movs	r0, #52	@ 0x34
 8002832:	fb00 f303 	mul.w	r3, r0, r3
 8002836:	440b      	add	r3, r1
 8002838:	3340      	adds	r3, #64	@ 0x40
 800283a:	601a      	str	r2, [r3, #0]

      if (hhcd->hc[chnum].ErrCnt > 2U)
 800283c:	78fb      	ldrb	r3, [r7, #3]
 800283e:	687a      	ldr	r2, [r7, #4]
 8002840:	2134      	movs	r1, #52	@ 0x34
 8002842:	fb01 f303 	mul.w	r3, r1, r3
 8002846:	4413      	add	r3, r2
 8002848:	3340      	adds	r3, #64	@ 0x40
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	2b02      	cmp	r3, #2
 800284e:	d912      	bls.n	8002876 <HCD_HC_IN_IRQHandler+0x510>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8002850:	78fb      	ldrb	r3, [r7, #3]
 8002852:	687a      	ldr	r2, [r7, #4]
 8002854:	2134      	movs	r1, #52	@ 0x34
 8002856:	fb01 f303 	mul.w	r3, r1, r3
 800285a:	4413      	add	r3, r2
 800285c:	3340      	adds	r3, #64	@ 0x40
 800285e:	2200      	movs	r2, #0
 8002860:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8002862:	78fb      	ldrb	r3, [r7, #3]
 8002864:	687a      	ldr	r2, [r7, #4]
 8002866:	2134      	movs	r1, #52	@ 0x34
 8002868:	fb01 f303 	mul.w	r3, r1, r3
 800286c:	4413      	add	r3, r2
 800286e:	3344      	adds	r3, #68	@ 0x44
 8002870:	2204      	movs	r2, #4
 8002872:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002874:	e0e2      	b.n	8002a3c <HCD_HC_IN_IRQHandler+0x6d6>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002876:	78fb      	ldrb	r3, [r7, #3]
 8002878:	687a      	ldr	r2, [r7, #4]
 800287a:	2134      	movs	r1, #52	@ 0x34
 800287c:	fb01 f303 	mul.w	r3, r1, r3
 8002880:	4413      	add	r3, r2
 8002882:	3344      	adds	r3, #68	@ 0x44
 8002884:	2202      	movs	r2, #2
 8002886:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002888:	78fb      	ldrb	r3, [r7, #3]
 800288a:	687a      	ldr	r2, [r7, #4]
 800288c:	2134      	movs	r1, #52	@ 0x34
 800288e:	fb01 f303 	mul.w	r3, r1, r3
 8002892:	4413      	add	r3, r2
 8002894:	331d      	adds	r3, #29
 8002896:	781b      	ldrb	r3, [r3, #0]
 8002898:	2b00      	cmp	r3, #0
 800289a:	d00a      	beq.n	80028b2 <HCD_HC_IN_IRQHandler+0x54c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800289c:	78fb      	ldrb	r3, [r7, #3]
 800289e:	687a      	ldr	r2, [r7, #4]
 80028a0:	2134      	movs	r1, #52	@ 0x34
 80028a2:	fb01 f303 	mul.w	r3, r1, r3
 80028a6:	4413      	add	r3, r2
 80028a8:	331d      	adds	r3, #29
 80028aa:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80028ac:	2b02      	cmp	r3, #2
 80028ae:	f040 80c5 	bne.w	8002a3c <HCD_HC_IN_IRQHandler+0x6d6>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80028b2:	78fb      	ldrb	r3, [r7, #3]
 80028b4:	015a      	lsls	r2, r3, #5
 80028b6:	693b      	ldr	r3, [r7, #16]
 80028b8:	4413      	add	r3, r2
 80028ba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80028c8:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80028d0:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80028d2:	78fb      	ldrb	r3, [r7, #3]
 80028d4:	015a      	lsls	r2, r3, #5
 80028d6:	693b      	ldr	r3, [r7, #16]
 80028d8:	4413      	add	r3, r2
 80028da:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80028de:	461a      	mov	r2, r3
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80028e4:	e0aa      	b.n	8002a3c <HCD_HC_IN_IRQHandler+0x6d6>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80028e6:	78fb      	ldrb	r3, [r7, #3]
 80028e8:	687a      	ldr	r2, [r7, #4]
 80028ea:	2134      	movs	r1, #52	@ 0x34
 80028ec:	fb01 f303 	mul.w	r3, r1, r3
 80028f0:	4413      	add	r3, r2
 80028f2:	3345      	adds	r3, #69	@ 0x45
 80028f4:	781b      	ldrb	r3, [r3, #0]
 80028f6:	2b05      	cmp	r3, #5
 80028f8:	d109      	bne.n	800290e <HCD_HC_IN_IRQHandler+0x5a8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80028fa:	78fb      	ldrb	r3, [r7, #3]
 80028fc:	687a      	ldr	r2, [r7, #4]
 80028fe:	2134      	movs	r1, #52	@ 0x34
 8002900:	fb01 f303 	mul.w	r3, r1, r3
 8002904:	4413      	add	r3, r2
 8002906:	3345      	adds	r3, #69	@ 0x45
 8002908:	2202      	movs	r2, #2
 800290a:	701a      	strb	r2, [r3, #0]
 800290c:	e097      	b.n	8002a3e <HCD_HC_IN_IRQHandler+0x6d8>
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 800290e:	78fb      	ldrb	r3, [r7, #3]
 8002910:	687a      	ldr	r2, [r7, #4]
 8002912:	2134      	movs	r1, #52	@ 0x34
 8002914:	fb01 f303 	mul.w	r3, r1, r3
 8002918:	4413      	add	r3, r2
 800291a:	3345      	adds	r3, #69	@ 0x45
 800291c:	781b      	ldrb	r3, [r3, #0]
 800291e:	2b03      	cmp	r3, #3
 8002920:	d109      	bne.n	8002936 <HCD_HC_IN_IRQHandler+0x5d0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002922:	78fb      	ldrb	r3, [r7, #3]
 8002924:	687a      	ldr	r2, [r7, #4]
 8002926:	2134      	movs	r1, #52	@ 0x34
 8002928:	fb01 f303 	mul.w	r3, r1, r3
 800292c:	4413      	add	r3, r2
 800292e:	3345      	adds	r3, #69	@ 0x45
 8002930:	2202      	movs	r2, #2
 8002932:	701a      	strb	r2, [r3, #0]
 8002934:	e083      	b.n	8002a3e <HCD_HC_IN_IRQHandler+0x6d8>
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8002936:	78fb      	ldrb	r3, [r7, #3]
 8002938:	687a      	ldr	r2, [r7, #4]
 800293a:	2134      	movs	r1, #52	@ 0x34
 800293c:	fb01 f303 	mul.w	r3, r1, r3
 8002940:	4413      	add	r3, r2
 8002942:	3345      	adds	r3, #69	@ 0x45
 8002944:	781b      	ldrb	r3, [r3, #0]
 8002946:	2b04      	cmp	r3, #4
 8002948:	d13f      	bne.n	80029ca <HCD_HC_IN_IRQHandler+0x664>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800294a:	78fb      	ldrb	r3, [r7, #3]
 800294c:	687a      	ldr	r2, [r7, #4]
 800294e:	2134      	movs	r1, #52	@ 0x34
 8002950:	fb01 f303 	mul.w	r3, r1, r3
 8002954:	4413      	add	r3, r2
 8002956:	3345      	adds	r3, #69	@ 0x45
 8002958:	2202      	movs	r2, #2
 800295a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800295c:	78fb      	ldrb	r3, [r7, #3]
 800295e:	687a      	ldr	r2, [r7, #4]
 8002960:	2134      	movs	r1, #52	@ 0x34
 8002962:	fb01 f303 	mul.w	r3, r1, r3
 8002966:	4413      	add	r3, r2
 8002968:	3344      	adds	r3, #68	@ 0x44
 800296a:	2202      	movs	r2, #2
 800296c:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800296e:	78fb      	ldrb	r3, [r7, #3]
 8002970:	687a      	ldr	r2, [r7, #4]
 8002972:	2134      	movs	r1, #52	@ 0x34
 8002974:	fb01 f303 	mul.w	r3, r1, r3
 8002978:	4413      	add	r3, r2
 800297a:	331d      	adds	r3, #29
 800297c:	781b      	ldrb	r3, [r3, #0]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d009      	beq.n	8002996 <HCD_HC_IN_IRQHandler+0x630>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002982:	78fb      	ldrb	r3, [r7, #3]
 8002984:	687a      	ldr	r2, [r7, #4]
 8002986:	2134      	movs	r1, #52	@ 0x34
 8002988:	fb01 f303 	mul.w	r3, r1, r3
 800298c:	4413      	add	r3, r2
 800298e:	331d      	adds	r3, #29
 8002990:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002992:	2b02      	cmp	r3, #2
 8002994:	d153      	bne.n	8002a3e <HCD_HC_IN_IRQHandler+0x6d8>
        }
        else
#endif /* defined (USE_HAL_HCD_IN_NAK_AUTO_ACTIVATE_DISABLE) && (USE_HAL_HCD_IN_NAK_AUTO_ACTIVATE_DISABLE == 1) */
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8002996:	78fb      	ldrb	r3, [r7, #3]
 8002998:	015a      	lsls	r2, r3, #5
 800299a:	693b      	ldr	r3, [r7, #16]
 800299c:	4413      	add	r3, r2
 800299e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80029ac:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80029b4:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80029b6:	78fb      	ldrb	r3, [r7, #3]
 80029b8:	015a      	lsls	r2, r3, #5
 80029ba:	693b      	ldr	r3, [r7, #16]
 80029bc:	4413      	add	r3, r2
 80029be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80029c2:	461a      	mov	r2, r3
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	6013      	str	r3, [r2, #0]
 80029c8:	e039      	b.n	8002a3e <HCD_HC_IN_IRQHandler+0x6d8>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 80029ca:	78fb      	ldrb	r3, [r7, #3]
 80029cc:	687a      	ldr	r2, [r7, #4]
 80029ce:	2134      	movs	r1, #52	@ 0x34
 80029d0:	fb01 f303 	mul.w	r3, r1, r3
 80029d4:	4413      	add	r3, r2
 80029d6:	3345      	adds	r3, #69	@ 0x45
 80029d8:	781b      	ldrb	r3, [r3, #0]
 80029da:	2b08      	cmp	r3, #8
 80029dc:	d122      	bne.n	8002a24 <HCD_HC_IN_IRQHandler+0x6be>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80029de:	78fb      	ldrb	r3, [r7, #3]
 80029e0:	687a      	ldr	r2, [r7, #4]
 80029e2:	2134      	movs	r1, #52	@ 0x34
 80029e4:	fb01 f303 	mul.w	r3, r1, r3
 80029e8:	4413      	add	r3, r2
 80029ea:	3345      	adds	r3, #69	@ 0x45
 80029ec:	2202      	movs	r2, #2
 80029ee:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80029f0:	78fb      	ldrb	r3, [r7, #3]
 80029f2:	6879      	ldr	r1, [r7, #4]
 80029f4:	2234      	movs	r2, #52	@ 0x34
 80029f6:	fb03 f202 	mul.w	r2, r3, r2
 80029fa:	440a      	add	r2, r1
 80029fc:	3240      	adds	r2, #64	@ 0x40
 80029fe:	6812      	ldr	r2, [r2, #0]
 8002a00:	3201      	adds	r2, #1
 8002a02:	6879      	ldr	r1, [r7, #4]
 8002a04:	2034      	movs	r0, #52	@ 0x34
 8002a06:	fb00 f303 	mul.w	r3, r0, r3
 8002a0a:	440b      	add	r3, r1
 8002a0c:	3340      	adds	r3, #64	@ 0x40
 8002a0e:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8002a10:	78fb      	ldrb	r3, [r7, #3]
 8002a12:	687a      	ldr	r2, [r7, #4]
 8002a14:	2134      	movs	r1, #52	@ 0x34
 8002a16:	fb01 f303 	mul.w	r3, r1, r3
 8002a1a:	4413      	add	r3, r2
 8002a1c:	3344      	adds	r3, #68	@ 0x44
 8002a1e:	2204      	movs	r2, #4
 8002a20:	701a      	strb	r2, [r3, #0]
 8002a22:	e00c      	b.n	8002a3e <HCD_HC_IN_IRQHandler+0x6d8>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8002a24:	78fb      	ldrb	r3, [r7, #3]
 8002a26:	687a      	ldr	r2, [r7, #4]
 8002a28:	2134      	movs	r1, #52	@ 0x34
 8002a2a:	fb01 f303 	mul.w	r3, r1, r3
 8002a2e:	4413      	add	r3, r2
 8002a30:	3345      	adds	r3, #69	@ 0x45
 8002a32:	781b      	ldrb	r3, [r3, #0]
 8002a34:	2b02      	cmp	r3, #2
 8002a36:	f000 80a8 	beq.w	8002b8a <HCD_HC_IN_IRQHandler+0x824>
 8002a3a:	e000      	b.n	8002a3e <HCD_HC_IN_IRQHandler+0x6d8>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002a3c:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002a3e:	78fb      	ldrb	r3, [r7, #3]
 8002a40:	687a      	ldr	r2, [r7, #4]
 8002a42:	2134      	movs	r1, #52	@ 0x34
 8002a44:	fb01 f303 	mul.w	r3, r1, r3
 8002a48:	4413      	add	r3, r2
 8002a4a:	3344      	adds	r3, #68	@ 0x44
 8002a4c:	781a      	ldrb	r2, [r3, #0]
 8002a4e:	78fb      	ldrb	r3, [r7, #3]
 8002a50:	4619      	mov	r1, r3
 8002a52:	6878      	ldr	r0, [r7, #4]
 8002a54:	f004 ff20 	bl	8007898 <HAL_HCD_HC_NotifyURBChange_Callback>
 8002a58:	e098      	b.n	8002b8c <HCD_HC_IN_IRQHandler+0x826>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	78fa      	ldrb	r2, [r7, #3]
 8002a60:	4611      	mov	r1, r2
 8002a62:	4618      	mov	r0, r3
 8002a64:	f002 f936 	bl	8004cd4 <USB_ReadChInterrupts>
 8002a68:	4603      	mov	r3, r0
 8002a6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a6e:	2b40      	cmp	r3, #64	@ 0x40
 8002a70:	d122      	bne.n	8002ab8 <HCD_HC_IN_IRQHandler+0x752>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002a72:	78fb      	ldrb	r3, [r7, #3]
 8002a74:	015a      	lsls	r2, r3, #5
 8002a76:	693b      	ldr	r3, [r7, #16]
 8002a78:	4413      	add	r3, r2
 8002a7a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a7e:	461a      	mov	r2, r3
 8002a80:	2340      	movs	r3, #64	@ 0x40
 8002a82:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8002a84:	78fb      	ldrb	r3, [r7, #3]
 8002a86:	687a      	ldr	r2, [r7, #4]
 8002a88:	2134      	movs	r1, #52	@ 0x34
 8002a8a:	fb01 f303 	mul.w	r3, r1, r3
 8002a8e:	4413      	add	r3, r2
 8002a90:	3345      	adds	r3, #69	@ 0x45
 8002a92:	2205      	movs	r2, #5
 8002a94:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8002a96:	78fb      	ldrb	r3, [r7, #3]
 8002a98:	687a      	ldr	r2, [r7, #4]
 8002a9a:	2134      	movs	r1, #52	@ 0x34
 8002a9c:	fb01 f303 	mul.w	r3, r1, r3
 8002aa0:	4413      	add	r3, r2
 8002aa2:	3340      	adds	r3, #64	@ 0x40
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	601a      	str	r2, [r3, #0]

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	78fa      	ldrb	r2, [r7, #3]
 8002aae:	4611      	mov	r1, r2
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	f002 fcd8 	bl	8005466 <USB_HC_Halt>
 8002ab6:	e069      	b.n	8002b8c <HCD_HC_IN_IRQHandler+0x826>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	78fa      	ldrb	r2, [r7, #3]
 8002abe:	4611      	mov	r1, r2
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	f002 f907 	bl	8004cd4 <USB_ReadChInterrupts>
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	f003 0310 	and.w	r3, r3, #16
 8002acc:	2b10      	cmp	r3, #16
 8002ace:	d15d      	bne.n	8002b8c <HCD_HC_IN_IRQHandler+0x826>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8002ad0:	78fb      	ldrb	r3, [r7, #3]
 8002ad2:	687a      	ldr	r2, [r7, #4]
 8002ad4:	2134      	movs	r1, #52	@ 0x34
 8002ad6:	fb01 f303 	mul.w	r3, r1, r3
 8002ada:	4413      	add	r3, r2
 8002adc:	331d      	adds	r3, #29
 8002ade:	781b      	ldrb	r3, [r3, #0]
 8002ae0:	2b03      	cmp	r3, #3
 8002ae2:	d119      	bne.n	8002b18 <HCD_HC_IN_IRQHandler+0x7b2>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002ae4:	78fb      	ldrb	r3, [r7, #3]
 8002ae6:	687a      	ldr	r2, [r7, #4]
 8002ae8:	2134      	movs	r1, #52	@ 0x34
 8002aea:	fb01 f303 	mul.w	r3, r1, r3
 8002aee:	4413      	add	r3, r2
 8002af0:	3340      	adds	r3, #64	@ 0x40
 8002af2:	2200      	movs	r2, #0
 8002af4:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8002af6:	78fb      	ldrb	r3, [r7, #3]
 8002af8:	687a      	ldr	r2, [r7, #4]
 8002afa:	2134      	movs	r1, #52	@ 0x34
 8002afc:	fb01 f303 	mul.w	r3, r1, r3
 8002b00:	4413      	add	r3, r2
 8002b02:	3345      	adds	r3, #69	@ 0x45
 8002b04:	2204      	movs	r2, #4
 8002b06:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	78fa      	ldrb	r2, [r7, #3]
 8002b0e:	4611      	mov	r1, r2
 8002b10:	4618      	mov	r0, r3
 8002b12:	f002 fca8 	bl	8005466 <USB_HC_Halt>
 8002b16:	e02c      	b.n	8002b72 <HCD_HC_IN_IRQHandler+0x80c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002b18:	78fb      	ldrb	r3, [r7, #3]
 8002b1a:	687a      	ldr	r2, [r7, #4]
 8002b1c:	2134      	movs	r1, #52	@ 0x34
 8002b1e:	fb01 f303 	mul.w	r3, r1, r3
 8002b22:	4413      	add	r3, r2
 8002b24:	331d      	adds	r3, #29
 8002b26:	781b      	ldrb	r3, [r3, #0]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d009      	beq.n	8002b40 <HCD_HC_IN_IRQHandler+0x7da>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002b2c:	78fb      	ldrb	r3, [r7, #3]
 8002b2e:	687a      	ldr	r2, [r7, #4]
 8002b30:	2134      	movs	r1, #52	@ 0x34
 8002b32:	fb01 f303 	mul.w	r3, r1, r3
 8002b36:	4413      	add	r3, r2
 8002b38:	331d      	adds	r3, #29
 8002b3a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002b3c:	2b02      	cmp	r3, #2
 8002b3e:	d118      	bne.n	8002b72 <HCD_HC_IN_IRQHandler+0x80c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002b40:	78fb      	ldrb	r3, [r7, #3]
 8002b42:	687a      	ldr	r2, [r7, #4]
 8002b44:	2134      	movs	r1, #52	@ 0x34
 8002b46:	fb01 f303 	mul.w	r3, r1, r3
 8002b4a:	4413      	add	r3, r2
 8002b4c:	3340      	adds	r3, #64	@ 0x40
 8002b4e:	2200      	movs	r2, #0
 8002b50:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8002b52:	78fb      	ldrb	r3, [r7, #3]
 8002b54:	687a      	ldr	r2, [r7, #4]
 8002b56:	2134      	movs	r1, #52	@ 0x34
 8002b58:	fb01 f303 	mul.w	r3, r1, r3
 8002b5c:	4413      	add	r3, r2
 8002b5e:	3345      	adds	r3, #69	@ 0x45
 8002b60:	2204      	movs	r2, #4
 8002b62:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	78fa      	ldrb	r2, [r7, #3]
 8002b6a:	4611      	mov	r1, r2
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	f002 fc7a 	bl	8005466 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002b72:	78fb      	ldrb	r3, [r7, #3]
 8002b74:	015a      	lsls	r2, r3, #5
 8002b76:	693b      	ldr	r3, [r7, #16]
 8002b78:	4413      	add	r3, r2
 8002b7a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b7e:	461a      	mov	r2, r3
 8002b80:	2310      	movs	r3, #16
 8002b82:	6093      	str	r3, [r2, #8]
 8002b84:	e002      	b.n	8002b8c <HCD_HC_IN_IRQHandler+0x826>
      return;
 8002b86:	bf00      	nop
 8002b88:	e000      	b.n	8002b8c <HCD_HC_IN_IRQHandler+0x826>
        return;
 8002b8a:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8002b8c:	3718      	adds	r7, #24
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bd80      	pop	{r7, pc}

08002b92 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002b92:	b580      	push	{r7, lr}
 8002b94:	b086      	sub	sp, #24
 8002b96:	af00      	add	r7, sp, #0
 8002b98:	6078      	str	r0, [r7, #4]
 8002b9a:	460b      	mov	r3, r1
 8002b9c:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002ba4:	697b      	ldr	r3, [r7, #20]
 8002ba6:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	78fa      	ldrb	r2, [r7, #3]
 8002bae:	4611      	mov	r1, r2
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	f002 f88f 	bl	8004cd4 <USB_ReadChInterrupts>
 8002bb6:	4603      	mov	r3, r0
 8002bb8:	f003 0304 	and.w	r3, r3, #4
 8002bbc:	2b04      	cmp	r3, #4
 8002bbe:	d119      	bne.n	8002bf4 <HCD_HC_OUT_IRQHandler+0x62>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8002bc0:	78fb      	ldrb	r3, [r7, #3]
 8002bc2:	015a      	lsls	r2, r3, #5
 8002bc4:	693b      	ldr	r3, [r7, #16]
 8002bc6:	4413      	add	r3, r2
 8002bc8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002bcc:	461a      	mov	r2, r3
 8002bce:	2304      	movs	r3, #4
 8002bd0:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002bd2:	78fb      	ldrb	r3, [r7, #3]
 8002bd4:	687a      	ldr	r2, [r7, #4]
 8002bd6:	2134      	movs	r1, #52	@ 0x34
 8002bd8:	fb01 f303 	mul.w	r3, r1, r3
 8002bdc:	4413      	add	r3, r2
 8002bde:	3345      	adds	r3, #69	@ 0x45
 8002be0:	2207      	movs	r2, #7
 8002be2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	78fa      	ldrb	r2, [r7, #3]
 8002bea:	4611      	mov	r1, r2
 8002bec:	4618      	mov	r0, r3
 8002bee:	f002 fc3a 	bl	8005466 <USB_HC_Halt>
 8002bf2:	e26f      	b.n	80030d4 <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	78fa      	ldrb	r2, [r7, #3]
 8002bfa:	4611      	mov	r1, r2
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	f002 f869 	bl	8004cd4 <USB_ReadChInterrupts>
 8002c02:	4603      	mov	r3, r0
 8002c04:	f003 0320 	and.w	r3, r3, #32
 8002c08:	2b20      	cmp	r3, #32
 8002c0a:	d109      	bne.n	8002c20 <HCD_HC_OUT_IRQHandler+0x8e>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002c0c:	78fb      	ldrb	r3, [r7, #3]
 8002c0e:	015a      	lsls	r2, r3, #5
 8002c10:	693b      	ldr	r3, [r7, #16]
 8002c12:	4413      	add	r3, r2
 8002c14:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c18:	461a      	mov	r2, r3
 8002c1a:	2320      	movs	r3, #32
 8002c1c:	6093      	str	r3, [r2, #8]
 8002c1e:	e259      	b.n	80030d4 <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	78fa      	ldrb	r2, [r7, #3]
 8002c26:	4611      	mov	r1, r2
 8002c28:	4618      	mov	r0, r3
 8002c2a:	f002 f853 	bl	8004cd4 <USB_ReadChInterrupts>
 8002c2e:	4603      	mov	r3, r0
 8002c30:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002c34:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002c38:	d111      	bne.n	8002c5e <HCD_HC_OUT_IRQHandler+0xcc>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8002c3a:	78fb      	ldrb	r3, [r7, #3]
 8002c3c:	015a      	lsls	r2, r3, #5
 8002c3e:	693b      	ldr	r3, [r7, #16]
 8002c40:	4413      	add	r3, r2
 8002c42:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c46:	461a      	mov	r2, r3
 8002c48:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002c4c:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	78fa      	ldrb	r2, [r7, #3]
 8002c54:	4611      	mov	r1, r2
 8002c56:	4618      	mov	r0, r3
 8002c58:	f002 fc05 	bl	8005466 <USB_HC_Halt>
 8002c5c:	e23a      	b.n	80030d4 <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	78fa      	ldrb	r2, [r7, #3]
 8002c64:	4611      	mov	r1, r2
 8002c66:	4618      	mov	r0, r3
 8002c68:	f002 f834 	bl	8004cd4 <USB_ReadChInterrupts>
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	f003 0301 	and.w	r3, r3, #1
 8002c72:	2b01      	cmp	r3, #1
 8002c74:	d122      	bne.n	8002cbc <HCD_HC_OUT_IRQHandler+0x12a>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8002c76:	78fb      	ldrb	r3, [r7, #3]
 8002c78:	687a      	ldr	r2, [r7, #4]
 8002c7a:	2134      	movs	r1, #52	@ 0x34
 8002c7c:	fb01 f303 	mul.w	r3, r1, r3
 8002c80:	4413      	add	r3, r2
 8002c82:	3340      	adds	r3, #64	@ 0x40
 8002c84:	2200      	movs	r2, #0
 8002c86:	601a      	str	r2, [r3, #0]

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002c88:	78fb      	ldrb	r3, [r7, #3]
 8002c8a:	015a      	lsls	r2, r3, #5
 8002c8c:	693b      	ldr	r3, [r7, #16]
 8002c8e:	4413      	add	r3, r2
 8002c90:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c94:	461a      	mov	r2, r3
 8002c96:	2301      	movs	r3, #1
 8002c98:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8002c9a:	78fb      	ldrb	r3, [r7, #3]
 8002c9c:	687a      	ldr	r2, [r7, #4]
 8002c9e:	2134      	movs	r1, #52	@ 0x34
 8002ca0:	fb01 f303 	mul.w	r3, r1, r3
 8002ca4:	4413      	add	r3, r2
 8002ca6:	3345      	adds	r3, #69	@ 0x45
 8002ca8:	2201      	movs	r2, #1
 8002caa:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	78fa      	ldrb	r2, [r7, #3]
 8002cb2:	4611      	mov	r1, r2
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	f002 fbd6 	bl	8005466 <USB_HC_Halt>
 8002cba:	e20b      	b.n	80030d4 <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	78fa      	ldrb	r2, [r7, #3]
 8002cc2:	4611      	mov	r1, r2
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	f002 f805 	bl	8004cd4 <USB_ReadChInterrupts>
 8002cca:	4603      	mov	r3, r0
 8002ccc:	f003 0308 	and.w	r3, r3, #8
 8002cd0:	2b08      	cmp	r3, #8
 8002cd2:	d119      	bne.n	8002d08 <HCD_HC_OUT_IRQHandler+0x176>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8002cd4:	78fb      	ldrb	r3, [r7, #3]
 8002cd6:	015a      	lsls	r2, r3, #5
 8002cd8:	693b      	ldr	r3, [r7, #16]
 8002cda:	4413      	add	r3, r2
 8002cdc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002ce0:	461a      	mov	r2, r3
 8002ce2:	2308      	movs	r3, #8
 8002ce4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8002ce6:	78fb      	ldrb	r3, [r7, #3]
 8002ce8:	687a      	ldr	r2, [r7, #4]
 8002cea:	2134      	movs	r1, #52	@ 0x34
 8002cec:	fb01 f303 	mul.w	r3, r1, r3
 8002cf0:	4413      	add	r3, r2
 8002cf2:	3345      	adds	r3, #69	@ 0x45
 8002cf4:	2206      	movs	r2, #6
 8002cf6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	78fa      	ldrb	r2, [r7, #3]
 8002cfe:	4611      	mov	r1, r2
 8002d00:	4618      	mov	r0, r3
 8002d02:	f002 fbb0 	bl	8005466 <USB_HC_Halt>
 8002d06:	e1e5      	b.n	80030d4 <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	78fa      	ldrb	r2, [r7, #3]
 8002d0e:	4611      	mov	r1, r2
 8002d10:	4618      	mov	r0, r3
 8002d12:	f001 ffdf 	bl	8004cd4 <USB_ReadChInterrupts>
 8002d16:	4603      	mov	r3, r0
 8002d18:	f003 0310 	and.w	r3, r3, #16
 8002d1c:	2b10      	cmp	r3, #16
 8002d1e:	d122      	bne.n	8002d66 <HCD_HC_OUT_IRQHandler+0x1d4>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8002d20:	78fb      	ldrb	r3, [r7, #3]
 8002d22:	687a      	ldr	r2, [r7, #4]
 8002d24:	2134      	movs	r1, #52	@ 0x34
 8002d26:	fb01 f303 	mul.w	r3, r1, r3
 8002d2a:	4413      	add	r3, r2
 8002d2c:	3340      	adds	r3, #64	@ 0x40
 8002d2e:	2200      	movs	r2, #0
 8002d30:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8002d32:	78fb      	ldrb	r3, [r7, #3]
 8002d34:	687a      	ldr	r2, [r7, #4]
 8002d36:	2134      	movs	r1, #52	@ 0x34
 8002d38:	fb01 f303 	mul.w	r3, r1, r3
 8002d3c:	4413      	add	r3, r2
 8002d3e:	3345      	adds	r3, #69	@ 0x45
 8002d40:	2204      	movs	r2, #4
 8002d42:	701a      	strb	r2, [r3, #0]

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	78fa      	ldrb	r2, [r7, #3]
 8002d4a:	4611      	mov	r1, r2
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	f002 fb8a 	bl	8005466 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002d52:	78fb      	ldrb	r3, [r7, #3]
 8002d54:	015a      	lsls	r2, r3, #5
 8002d56:	693b      	ldr	r3, [r7, #16]
 8002d58:	4413      	add	r3, r2
 8002d5a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002d5e:	461a      	mov	r2, r3
 8002d60:	2310      	movs	r3, #16
 8002d62:	6093      	str	r3, [r2, #8]
 8002d64:	e1b6      	b.n	80030d4 <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	78fa      	ldrb	r2, [r7, #3]
 8002d6c:	4611      	mov	r1, r2
 8002d6e:	4618      	mov	r0, r3
 8002d70:	f001 ffb0 	bl	8004cd4 <USB_ReadChInterrupts>
 8002d74:	4603      	mov	r3, r0
 8002d76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d7a:	2b80      	cmp	r3, #128	@ 0x80
 8002d7c:	d119      	bne.n	8002db2 <HCD_HC_OUT_IRQHandler+0x220>
  {
    hhcd->hc[chnum].state = HC_XACTERR;
 8002d7e:	78fb      	ldrb	r3, [r7, #3]
 8002d80:	687a      	ldr	r2, [r7, #4]
 8002d82:	2134      	movs	r1, #52	@ 0x34
 8002d84:	fb01 f303 	mul.w	r3, r1, r3
 8002d88:	4413      	add	r3, r2
 8002d8a:	3345      	adds	r3, #69	@ 0x45
 8002d8c:	2207      	movs	r2, #7
 8002d8e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	78fa      	ldrb	r2, [r7, #3]
 8002d96:	4611      	mov	r1, r2
 8002d98:	4618      	mov	r0, r3
 8002d9a:	f002 fb64 	bl	8005466 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8002d9e:	78fb      	ldrb	r3, [r7, #3]
 8002da0:	015a      	lsls	r2, r3, #5
 8002da2:	693b      	ldr	r3, [r7, #16]
 8002da4:	4413      	add	r3, r2
 8002da6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002daa:	461a      	mov	r2, r3
 8002dac:	2380      	movs	r3, #128	@ 0x80
 8002dae:	6093      	str	r3, [r2, #8]
 8002db0:	e190      	b.n	80030d4 <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	78fa      	ldrb	r2, [r7, #3]
 8002db8:	4611      	mov	r1, r2
 8002dba:	4618      	mov	r0, r3
 8002dbc:	f001 ff8a 	bl	8004cd4 <USB_ReadChInterrupts>
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002dc6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002dca:	d11a      	bne.n	8002e02 <HCD_HC_OUT_IRQHandler+0x270>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8002dcc:	78fb      	ldrb	r3, [r7, #3]
 8002dce:	687a      	ldr	r2, [r7, #4]
 8002dd0:	2134      	movs	r1, #52	@ 0x34
 8002dd2:	fb01 f303 	mul.w	r3, r1, r3
 8002dd6:	4413      	add	r3, r2
 8002dd8:	3345      	adds	r3, #69	@ 0x45
 8002dda:	2209      	movs	r2, #9
 8002ddc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	78fa      	ldrb	r2, [r7, #3]
 8002de4:	4611      	mov	r1, r2
 8002de6:	4618      	mov	r0, r3
 8002de8:	f002 fb3d 	bl	8005466 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8002dec:	78fb      	ldrb	r3, [r7, #3]
 8002dee:	015a      	lsls	r2, r3, #5
 8002df0:	693b      	ldr	r3, [r7, #16]
 8002df2:	4413      	add	r3, r2
 8002df4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002df8:	461a      	mov	r2, r3
 8002dfa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002dfe:	6093      	str	r3, [r2, #8]
 8002e00:	e168      	b.n	80030d4 <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	78fa      	ldrb	r2, [r7, #3]
 8002e08:	4611      	mov	r1, r2
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	f001 ff62 	bl	8004cd4 <USB_ReadChInterrupts>
 8002e10:	4603      	mov	r3, r0
 8002e12:	f003 0302 	and.w	r3, r3, #2
 8002e16:	2b02      	cmp	r3, #2
 8002e18:	f040 8159 	bne.w	80030ce <HCD_HC_OUT_IRQHandler+0x53c>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8002e1c:	78fb      	ldrb	r3, [r7, #3]
 8002e1e:	015a      	lsls	r2, r3, #5
 8002e20:	693b      	ldr	r3, [r7, #16]
 8002e22:	4413      	add	r3, r2
 8002e24:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e28:	461a      	mov	r2, r3
 8002e2a:	2302      	movs	r3, #2
 8002e2c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8002e2e:	78fb      	ldrb	r3, [r7, #3]
 8002e30:	687a      	ldr	r2, [r7, #4]
 8002e32:	2134      	movs	r1, #52	@ 0x34
 8002e34:	fb01 f303 	mul.w	r3, r1, r3
 8002e38:	4413      	add	r3, r2
 8002e3a:	3345      	adds	r3, #69	@ 0x45
 8002e3c:	781b      	ldrb	r3, [r3, #0]
 8002e3e:	2b01      	cmp	r3, #1
 8002e40:	d17c      	bne.n	8002f3c <HCD_HC_OUT_IRQHandler+0x3aa>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002e42:	78fb      	ldrb	r3, [r7, #3]
 8002e44:	687a      	ldr	r2, [r7, #4]
 8002e46:	2134      	movs	r1, #52	@ 0x34
 8002e48:	fb01 f303 	mul.w	r3, r1, r3
 8002e4c:	4413      	add	r3, r2
 8002e4e:	3345      	adds	r3, #69	@ 0x45
 8002e50:	2202      	movs	r2, #2
 8002e52:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002e54:	78fb      	ldrb	r3, [r7, #3]
 8002e56:	687a      	ldr	r2, [r7, #4]
 8002e58:	2134      	movs	r1, #52	@ 0x34
 8002e5a:	fb01 f303 	mul.w	r3, r1, r3
 8002e5e:	4413      	add	r3, r2
 8002e60:	3344      	adds	r3, #68	@ 0x44
 8002e62:	2201      	movs	r2, #1
 8002e64:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8002e66:	78fb      	ldrb	r3, [r7, #3]
 8002e68:	687a      	ldr	r2, [r7, #4]
 8002e6a:	2134      	movs	r1, #52	@ 0x34
 8002e6c:	fb01 f303 	mul.w	r3, r1, r3
 8002e70:	4413      	add	r3, r2
 8002e72:	331d      	adds	r3, #29
 8002e74:	781b      	ldrb	r3, [r3, #0]
 8002e76:	2b01      	cmp	r3, #1
 8002e78:	f000 811b 	beq.w	80030b2 <HCD_HC_OUT_IRQHandler+0x520>
      {
        if (hhcd->Init.dma_enable == 0U)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	799b      	ldrb	r3, [r3, #6]
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d113      	bne.n	8002eac <HCD_HC_OUT_IRQHandler+0x31a>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8002e84:	78fb      	ldrb	r3, [r7, #3]
 8002e86:	687a      	ldr	r2, [r7, #4]
 8002e88:	2134      	movs	r1, #52	@ 0x34
 8002e8a:	fb01 f303 	mul.w	r3, r1, r3
 8002e8e:	4413      	add	r3, r2
 8002e90:	3335      	adds	r3, #53	@ 0x35
 8002e92:	781a      	ldrb	r2, [r3, #0]
 8002e94:	78fb      	ldrb	r3, [r7, #3]
 8002e96:	f082 0201 	eor.w	r2, r2, #1
 8002e9a:	b2d0      	uxtb	r0, r2
 8002e9c:	687a      	ldr	r2, [r7, #4]
 8002e9e:	2134      	movs	r1, #52	@ 0x34
 8002ea0:	fb01 f303 	mul.w	r3, r1, r3
 8002ea4:	4413      	add	r3, r2
 8002ea6:	3335      	adds	r3, #53	@ 0x35
 8002ea8:	4602      	mov	r2, r0
 8002eaa:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	799b      	ldrb	r3, [r3, #6]
 8002eb0:	2b01      	cmp	r3, #1
 8002eb2:	f040 80fe 	bne.w	80030b2 <HCD_HC_OUT_IRQHandler+0x520>
 8002eb6:	78fb      	ldrb	r3, [r7, #3]
 8002eb8:	687a      	ldr	r2, [r7, #4]
 8002eba:	2134      	movs	r1, #52	@ 0x34
 8002ebc:	fb01 f303 	mul.w	r3, r1, r3
 8002ec0:	4413      	add	r3, r2
 8002ec2:	332c      	adds	r3, #44	@ 0x2c
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	f000 80f3 	beq.w	80030b2 <HCD_HC_OUT_IRQHandler+0x520>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8002ecc:	78fb      	ldrb	r3, [r7, #3]
 8002ece:	687a      	ldr	r2, [r7, #4]
 8002ed0:	2134      	movs	r1, #52	@ 0x34
 8002ed2:	fb01 f303 	mul.w	r3, r1, r3
 8002ed6:	4413      	add	r3, r2
 8002ed8:	332c      	adds	r3, #44	@ 0x2c
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	78fa      	ldrb	r2, [r7, #3]
 8002ede:	6879      	ldr	r1, [r7, #4]
 8002ee0:	2034      	movs	r0, #52	@ 0x34
 8002ee2:	fb00 f202 	mul.w	r2, r0, r2
 8002ee6:	440a      	add	r2, r1
 8002ee8:	321e      	adds	r2, #30
 8002eea:	8812      	ldrh	r2, [r2, #0]
 8002eec:	4413      	add	r3, r2
 8002eee:	3b01      	subs	r3, #1
 8002ef0:	78fa      	ldrb	r2, [r7, #3]
 8002ef2:	6879      	ldr	r1, [r7, #4]
 8002ef4:	2034      	movs	r0, #52	@ 0x34
 8002ef6:	fb00 f202 	mul.w	r2, r0, r2
 8002efa:	440a      	add	r2, r1
 8002efc:	321e      	adds	r2, #30
 8002efe:	8812      	ldrh	r2, [r2, #0]
 8002f00:	fbb3 f3f2 	udiv	r3, r3, r2
 8002f04:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8002f06:	68bb      	ldr	r3, [r7, #8]
 8002f08:	f003 0301 	and.w	r3, r3, #1
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	f000 80d0 	beq.w	80030b2 <HCD_HC_OUT_IRQHandler+0x520>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8002f12:	78fb      	ldrb	r3, [r7, #3]
 8002f14:	687a      	ldr	r2, [r7, #4]
 8002f16:	2134      	movs	r1, #52	@ 0x34
 8002f18:	fb01 f303 	mul.w	r3, r1, r3
 8002f1c:	4413      	add	r3, r2
 8002f1e:	3335      	adds	r3, #53	@ 0x35
 8002f20:	781a      	ldrb	r2, [r3, #0]
 8002f22:	78fb      	ldrb	r3, [r7, #3]
 8002f24:	f082 0201 	eor.w	r2, r2, #1
 8002f28:	b2d0      	uxtb	r0, r2
 8002f2a:	687a      	ldr	r2, [r7, #4]
 8002f2c:	2134      	movs	r1, #52	@ 0x34
 8002f2e:	fb01 f303 	mul.w	r3, r1, r3
 8002f32:	4413      	add	r3, r2
 8002f34:	3335      	adds	r3, #53	@ 0x35
 8002f36:	4602      	mov	r2, r0
 8002f38:	701a      	strb	r2, [r3, #0]
 8002f3a:	e0ba      	b.n	80030b2 <HCD_HC_OUT_IRQHandler+0x520>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8002f3c:	78fb      	ldrb	r3, [r7, #3]
 8002f3e:	687a      	ldr	r2, [r7, #4]
 8002f40:	2134      	movs	r1, #52	@ 0x34
 8002f42:	fb01 f303 	mul.w	r3, r1, r3
 8002f46:	4413      	add	r3, r2
 8002f48:	3345      	adds	r3, #69	@ 0x45
 8002f4a:	781b      	ldrb	r3, [r3, #0]
 8002f4c:	2b03      	cmp	r3, #3
 8002f4e:	d109      	bne.n	8002f64 <HCD_HC_OUT_IRQHandler+0x3d2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002f50:	78fb      	ldrb	r3, [r7, #3]
 8002f52:	687a      	ldr	r2, [r7, #4]
 8002f54:	2134      	movs	r1, #52	@ 0x34
 8002f56:	fb01 f303 	mul.w	r3, r1, r3
 8002f5a:	4413      	add	r3, r2
 8002f5c:	3345      	adds	r3, #69	@ 0x45
 8002f5e:	2202      	movs	r2, #2
 8002f60:	701a      	strb	r2, [r3, #0]
 8002f62:	e0a6      	b.n	80030b2 <HCD_HC_OUT_IRQHandler+0x520>
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8002f64:	78fb      	ldrb	r3, [r7, #3]
 8002f66:	687a      	ldr	r2, [r7, #4]
 8002f68:	2134      	movs	r1, #52	@ 0x34
 8002f6a:	fb01 f303 	mul.w	r3, r1, r3
 8002f6e:	4413      	add	r3, r2
 8002f70:	3345      	adds	r3, #69	@ 0x45
 8002f72:	781b      	ldrb	r3, [r3, #0]
 8002f74:	2b04      	cmp	r3, #4
 8002f76:	d112      	bne.n	8002f9e <HCD_HC_OUT_IRQHandler+0x40c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002f78:	78fb      	ldrb	r3, [r7, #3]
 8002f7a:	687a      	ldr	r2, [r7, #4]
 8002f7c:	2134      	movs	r1, #52	@ 0x34
 8002f7e:	fb01 f303 	mul.w	r3, r1, r3
 8002f82:	4413      	add	r3, r2
 8002f84:	3345      	adds	r3, #69	@ 0x45
 8002f86:	2202      	movs	r2, #2
 8002f88:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002f8a:	78fb      	ldrb	r3, [r7, #3]
 8002f8c:	687a      	ldr	r2, [r7, #4]
 8002f8e:	2134      	movs	r1, #52	@ 0x34
 8002f90:	fb01 f303 	mul.w	r3, r1, r3
 8002f94:	4413      	add	r3, r2
 8002f96:	3344      	adds	r3, #68	@ 0x44
 8002f98:	2202      	movs	r2, #2
 8002f9a:	701a      	strb	r2, [r3, #0]
 8002f9c:	e089      	b.n	80030b2 <HCD_HC_OUT_IRQHandler+0x520>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8002f9e:	78fb      	ldrb	r3, [r7, #3]
 8002fa0:	687a      	ldr	r2, [r7, #4]
 8002fa2:	2134      	movs	r1, #52	@ 0x34
 8002fa4:	fb01 f303 	mul.w	r3, r1, r3
 8002fa8:	4413      	add	r3, r2
 8002faa:	3345      	adds	r3, #69	@ 0x45
 8002fac:	781b      	ldrb	r3, [r3, #0]
 8002fae:	2b06      	cmp	r3, #6
 8002fb0:	d112      	bne.n	8002fd8 <HCD_HC_OUT_IRQHandler+0x446>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002fb2:	78fb      	ldrb	r3, [r7, #3]
 8002fb4:	687a      	ldr	r2, [r7, #4]
 8002fb6:	2134      	movs	r1, #52	@ 0x34
 8002fb8:	fb01 f303 	mul.w	r3, r1, r3
 8002fbc:	4413      	add	r3, r2
 8002fbe:	3345      	adds	r3, #69	@ 0x45
 8002fc0:	2202      	movs	r2, #2
 8002fc2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8002fc4:	78fb      	ldrb	r3, [r7, #3]
 8002fc6:	687a      	ldr	r2, [r7, #4]
 8002fc8:	2134      	movs	r1, #52	@ 0x34
 8002fca:	fb01 f303 	mul.w	r3, r1, r3
 8002fce:	4413      	add	r3, r2
 8002fd0:	3344      	adds	r3, #68	@ 0x44
 8002fd2:	2205      	movs	r2, #5
 8002fd4:	701a      	strb	r2, [r3, #0]
 8002fd6:	e06c      	b.n	80030b2 <HCD_HC_OUT_IRQHandler+0x520>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002fd8:	78fb      	ldrb	r3, [r7, #3]
 8002fda:	687a      	ldr	r2, [r7, #4]
 8002fdc:	2134      	movs	r1, #52	@ 0x34
 8002fde:	fb01 f303 	mul.w	r3, r1, r3
 8002fe2:	4413      	add	r3, r2
 8002fe4:	3345      	adds	r3, #69	@ 0x45
 8002fe6:	781b      	ldrb	r3, [r3, #0]
 8002fe8:	2b07      	cmp	r3, #7
 8002fea:	d009      	beq.n	8003000 <HCD_HC_OUT_IRQHandler+0x46e>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8002fec:	78fb      	ldrb	r3, [r7, #3]
 8002fee:	687a      	ldr	r2, [r7, #4]
 8002ff0:	2134      	movs	r1, #52	@ 0x34
 8002ff2:	fb01 f303 	mul.w	r3, r1, r3
 8002ff6:	4413      	add	r3, r2
 8002ff8:	3345      	adds	r3, #69	@ 0x45
 8002ffa:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002ffc:	2b09      	cmp	r3, #9
 8002ffe:	d168      	bne.n	80030d2 <HCD_HC_OUT_IRQHandler+0x540>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003000:	78fb      	ldrb	r3, [r7, #3]
 8003002:	687a      	ldr	r2, [r7, #4]
 8003004:	2134      	movs	r1, #52	@ 0x34
 8003006:	fb01 f303 	mul.w	r3, r1, r3
 800300a:	4413      	add	r3, r2
 800300c:	3345      	adds	r3, #69	@ 0x45
 800300e:	2202      	movs	r2, #2
 8003010:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003012:	78fb      	ldrb	r3, [r7, #3]
 8003014:	6879      	ldr	r1, [r7, #4]
 8003016:	2234      	movs	r2, #52	@ 0x34
 8003018:	fb03 f202 	mul.w	r2, r3, r2
 800301c:	440a      	add	r2, r1
 800301e:	3240      	adds	r2, #64	@ 0x40
 8003020:	6812      	ldr	r2, [r2, #0]
 8003022:	3201      	adds	r2, #1
 8003024:	6879      	ldr	r1, [r7, #4]
 8003026:	2034      	movs	r0, #52	@ 0x34
 8003028:	fb00 f303 	mul.w	r3, r0, r3
 800302c:	440b      	add	r3, r1
 800302e:	3340      	adds	r3, #64	@ 0x40
 8003030:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003032:	78fb      	ldrb	r3, [r7, #3]
 8003034:	687a      	ldr	r2, [r7, #4]
 8003036:	2134      	movs	r1, #52	@ 0x34
 8003038:	fb01 f303 	mul.w	r3, r1, r3
 800303c:	4413      	add	r3, r2
 800303e:	3340      	adds	r3, #64	@ 0x40
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	2b02      	cmp	r3, #2
 8003044:	d912      	bls.n	800306c <HCD_HC_OUT_IRQHandler+0x4da>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003046:	78fb      	ldrb	r3, [r7, #3]
 8003048:	687a      	ldr	r2, [r7, #4]
 800304a:	2134      	movs	r1, #52	@ 0x34
 800304c:	fb01 f303 	mul.w	r3, r1, r3
 8003050:	4413      	add	r3, r2
 8003052:	3340      	adds	r3, #64	@ 0x40
 8003054:	2200      	movs	r2, #0
 8003056:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003058:	78fb      	ldrb	r3, [r7, #3]
 800305a:	687a      	ldr	r2, [r7, #4]
 800305c:	2134      	movs	r1, #52	@ 0x34
 800305e:	fb01 f303 	mul.w	r3, r1, r3
 8003062:	4413      	add	r3, r2
 8003064:	3344      	adds	r3, #68	@ 0x44
 8003066:	2204      	movs	r2, #4
 8003068:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800306a:	e021      	b.n	80030b0 <HCD_HC_OUT_IRQHandler+0x51e>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800306c:	78fb      	ldrb	r3, [r7, #3]
 800306e:	687a      	ldr	r2, [r7, #4]
 8003070:	2134      	movs	r1, #52	@ 0x34
 8003072:	fb01 f303 	mul.w	r3, r1, r3
 8003076:	4413      	add	r3, r2
 8003078:	3344      	adds	r3, #68	@ 0x44
 800307a:	2202      	movs	r2, #2
 800307c:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800307e:	78fb      	ldrb	r3, [r7, #3]
 8003080:	015a      	lsls	r2, r3, #5
 8003082:	693b      	ldr	r3, [r7, #16]
 8003084:	4413      	add	r3, r2
 8003086:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003094:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800309c:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800309e:	78fb      	ldrb	r3, [r7, #3]
 80030a0:	015a      	lsls	r2, r3, #5
 80030a2:	693b      	ldr	r3, [r7, #16]
 80030a4:	4413      	add	r3, r2
 80030a6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80030aa:	461a      	mov	r2, r3
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80030b0:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80030b2:	78fb      	ldrb	r3, [r7, #3]
 80030b4:	687a      	ldr	r2, [r7, #4]
 80030b6:	2134      	movs	r1, #52	@ 0x34
 80030b8:	fb01 f303 	mul.w	r3, r1, r3
 80030bc:	4413      	add	r3, r2
 80030be:	3344      	adds	r3, #68	@ 0x44
 80030c0:	781a      	ldrb	r2, [r3, #0]
 80030c2:	78fb      	ldrb	r3, [r7, #3]
 80030c4:	4619      	mov	r1, r3
 80030c6:	6878      	ldr	r0, [r7, #4]
 80030c8:	f004 fbe6 	bl	8007898 <HAL_HCD_HC_NotifyURBChange_Callback>
 80030cc:	e002      	b.n	80030d4 <HCD_HC_OUT_IRQHandler+0x542>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 80030ce:	bf00      	nop
 80030d0:	e000      	b.n	80030d4 <HCD_HC_OUT_IRQHandler+0x542>
      return;
 80030d2:	bf00      	nop
  }
}
 80030d4:	3718      	adds	r7, #24
 80030d6:	46bd      	mov	sp, r7
 80030d8:	bd80      	pop	{r7, pc}

080030da <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80030da:	b580      	push	{r7, lr}
 80030dc:	b08a      	sub	sp, #40	@ 0x28
 80030de:	af00      	add	r7, sp, #0
 80030e0:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 80030e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030ea:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	6a1b      	ldr	r3, [r3, #32]
 80030f2:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 80030f4:	69fb      	ldr	r3, [r7, #28]
 80030f6:	f003 030f 	and.w	r3, r3, #15
 80030fa:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80030fc:	69fb      	ldr	r3, [r7, #28]
 80030fe:	0c5b      	lsrs	r3, r3, #17
 8003100:	f003 030f 	and.w	r3, r3, #15
 8003104:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003106:	69fb      	ldr	r3, [r7, #28]
 8003108:	091b      	lsrs	r3, r3, #4
 800310a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800310e:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8003110:	697b      	ldr	r3, [r7, #20]
 8003112:	2b02      	cmp	r3, #2
 8003114:	d004      	beq.n	8003120 <HCD_RXQLVL_IRQHandler+0x46>
 8003116:	697b      	ldr	r3, [r7, #20]
 8003118:	2b05      	cmp	r3, #5
 800311a:	f000 80a9 	beq.w	8003270 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 800311e:	e0aa      	b.n	8003276 <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8003120:	693b      	ldr	r3, [r7, #16]
 8003122:	2b00      	cmp	r3, #0
 8003124:	f000 80a6 	beq.w	8003274 <HCD_RXQLVL_IRQHandler+0x19a>
 8003128:	687a      	ldr	r2, [r7, #4]
 800312a:	69bb      	ldr	r3, [r7, #24]
 800312c:	2134      	movs	r1, #52	@ 0x34
 800312e:	fb01 f303 	mul.w	r3, r1, r3
 8003132:	4413      	add	r3, r2
 8003134:	3324      	adds	r3, #36	@ 0x24
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	2b00      	cmp	r3, #0
 800313a:	f000 809b 	beq.w	8003274 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 800313e:	687a      	ldr	r2, [r7, #4]
 8003140:	69bb      	ldr	r3, [r7, #24]
 8003142:	2134      	movs	r1, #52	@ 0x34
 8003144:	fb01 f303 	mul.w	r3, r1, r3
 8003148:	4413      	add	r3, r2
 800314a:	3330      	adds	r3, #48	@ 0x30
 800314c:	681a      	ldr	r2, [r3, #0]
 800314e:	693b      	ldr	r3, [r7, #16]
 8003150:	441a      	add	r2, r3
 8003152:	6879      	ldr	r1, [r7, #4]
 8003154:	69bb      	ldr	r3, [r7, #24]
 8003156:	2034      	movs	r0, #52	@ 0x34
 8003158:	fb00 f303 	mul.w	r3, r0, r3
 800315c:	440b      	add	r3, r1
 800315e:	332c      	adds	r3, #44	@ 0x2c
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	429a      	cmp	r2, r3
 8003164:	d87a      	bhi.n	800325c <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6818      	ldr	r0, [r3, #0]
 800316a:	687a      	ldr	r2, [r7, #4]
 800316c:	69bb      	ldr	r3, [r7, #24]
 800316e:	2134      	movs	r1, #52	@ 0x34
 8003170:	fb01 f303 	mul.w	r3, r1, r3
 8003174:	4413      	add	r3, r2
 8003176:	3324      	adds	r3, #36	@ 0x24
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	693a      	ldr	r2, [r7, #16]
 800317c:	b292      	uxth	r2, r2
 800317e:	4619      	mov	r1, r3
 8003180:	f001 fd3d 	bl	8004bfe <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8003184:	687a      	ldr	r2, [r7, #4]
 8003186:	69bb      	ldr	r3, [r7, #24]
 8003188:	2134      	movs	r1, #52	@ 0x34
 800318a:	fb01 f303 	mul.w	r3, r1, r3
 800318e:	4413      	add	r3, r2
 8003190:	3324      	adds	r3, #36	@ 0x24
 8003192:	681a      	ldr	r2, [r3, #0]
 8003194:	693b      	ldr	r3, [r7, #16]
 8003196:	441a      	add	r2, r3
 8003198:	6879      	ldr	r1, [r7, #4]
 800319a:	69bb      	ldr	r3, [r7, #24]
 800319c:	2034      	movs	r0, #52	@ 0x34
 800319e:	fb00 f303 	mul.w	r3, r0, r3
 80031a2:	440b      	add	r3, r1
 80031a4:	3324      	adds	r3, #36	@ 0x24
 80031a6:	601a      	str	r2, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 80031a8:	687a      	ldr	r2, [r7, #4]
 80031aa:	69bb      	ldr	r3, [r7, #24]
 80031ac:	2134      	movs	r1, #52	@ 0x34
 80031ae:	fb01 f303 	mul.w	r3, r1, r3
 80031b2:	4413      	add	r3, r2
 80031b4:	3330      	adds	r3, #48	@ 0x30
 80031b6:	681a      	ldr	r2, [r3, #0]
 80031b8:	693b      	ldr	r3, [r7, #16]
 80031ba:	441a      	add	r2, r3
 80031bc:	6879      	ldr	r1, [r7, #4]
 80031be:	69bb      	ldr	r3, [r7, #24]
 80031c0:	2034      	movs	r0, #52	@ 0x34
 80031c2:	fb00 f303 	mul.w	r3, r0, r3
 80031c6:	440b      	add	r3, r1
 80031c8:	3330      	adds	r3, #48	@ 0x30
 80031ca:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 80031cc:	69bb      	ldr	r3, [r7, #24]
 80031ce:	015a      	lsls	r2, r3, #5
 80031d0:	6a3b      	ldr	r3, [r7, #32]
 80031d2:	4413      	add	r3, r2
 80031d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80031d8:	691b      	ldr	r3, [r3, #16]
 80031da:	0cdb      	lsrs	r3, r3, #19
 80031dc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80031e0:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 80031e2:	687a      	ldr	r2, [r7, #4]
 80031e4:	69bb      	ldr	r3, [r7, #24]
 80031e6:	2134      	movs	r1, #52	@ 0x34
 80031e8:	fb01 f303 	mul.w	r3, r1, r3
 80031ec:	4413      	add	r3, r2
 80031ee:	331e      	adds	r3, #30
 80031f0:	881b      	ldrh	r3, [r3, #0]
 80031f2:	461a      	mov	r2, r3
 80031f4:	693b      	ldr	r3, [r7, #16]
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d13c      	bne.n	8003274 <HCD_RXQLVL_IRQHandler+0x19a>
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d039      	beq.n	8003274 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8003200:	69bb      	ldr	r3, [r7, #24]
 8003202:	015a      	lsls	r2, r3, #5
 8003204:	6a3b      	ldr	r3, [r7, #32]
 8003206:	4413      	add	r3, r2
 8003208:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003210:	68bb      	ldr	r3, [r7, #8]
 8003212:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003216:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003218:	68bb      	ldr	r3, [r7, #8]
 800321a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800321e:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8003220:	69bb      	ldr	r3, [r7, #24]
 8003222:	015a      	lsls	r2, r3, #5
 8003224:	6a3b      	ldr	r3, [r7, #32]
 8003226:	4413      	add	r3, r2
 8003228:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800322c:	461a      	mov	r2, r3
 800322e:	68bb      	ldr	r3, [r7, #8]
 8003230:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8003232:	687a      	ldr	r2, [r7, #4]
 8003234:	69bb      	ldr	r3, [r7, #24]
 8003236:	2134      	movs	r1, #52	@ 0x34
 8003238:	fb01 f303 	mul.w	r3, r1, r3
 800323c:	4413      	add	r3, r2
 800323e:	3334      	adds	r3, #52	@ 0x34
 8003240:	781b      	ldrb	r3, [r3, #0]
 8003242:	f083 0301 	eor.w	r3, r3, #1
 8003246:	b2d8      	uxtb	r0, r3
 8003248:	687a      	ldr	r2, [r7, #4]
 800324a:	69bb      	ldr	r3, [r7, #24]
 800324c:	2134      	movs	r1, #52	@ 0x34
 800324e:	fb01 f303 	mul.w	r3, r1, r3
 8003252:	4413      	add	r3, r2
 8003254:	3334      	adds	r3, #52	@ 0x34
 8003256:	4602      	mov	r2, r0
 8003258:	701a      	strb	r2, [r3, #0]
      break;
 800325a:	e00b      	b.n	8003274 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 800325c:	687a      	ldr	r2, [r7, #4]
 800325e:	69bb      	ldr	r3, [r7, #24]
 8003260:	2134      	movs	r1, #52	@ 0x34
 8003262:	fb01 f303 	mul.w	r3, r1, r3
 8003266:	4413      	add	r3, r2
 8003268:	3344      	adds	r3, #68	@ 0x44
 800326a:	2204      	movs	r2, #4
 800326c:	701a      	strb	r2, [r3, #0]
      break;
 800326e:	e001      	b.n	8003274 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8003270:	bf00      	nop
 8003272:	e000      	b.n	8003276 <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8003274:	bf00      	nop
  }
}
 8003276:	bf00      	nop
 8003278:	3728      	adds	r7, #40	@ 0x28
 800327a:	46bd      	mov	sp, r7
 800327c:	bd80      	pop	{r7, pc}

0800327e <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800327e:	b580      	push	{r7, lr}
 8003280:	b086      	sub	sp, #24
 8003282:	af00      	add	r7, sp, #0
 8003284:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800328c:	697b      	ldr	r3, [r7, #20]
 800328e:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8003290:	693b      	ldr	r3, [r7, #16]
 8003292:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 800329a:	693b      	ldr	r3, [r7, #16]
 800329c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80032a4:	68bb      	ldr	r3, [r7, #8]
 80032a6:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80032aa:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	f003 0302 	and.w	r3, r3, #2
 80032b2:	2b02      	cmp	r3, #2
 80032b4:	d10b      	bne.n	80032ce <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	f003 0301 	and.w	r3, r3, #1
 80032bc:	2b01      	cmp	r3, #1
 80032be:	d102      	bne.n	80032c6 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 80032c0:	6878      	ldr	r0, [r7, #4]
 80032c2:	f004 facd 	bl	8007860 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 80032c6:	68bb      	ldr	r3, [r7, #8]
 80032c8:	f043 0302 	orr.w	r3, r3, #2
 80032cc:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	f003 0308 	and.w	r3, r3, #8
 80032d4:	2b08      	cmp	r3, #8
 80032d6:	d132      	bne.n	800333e <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80032d8:	68bb      	ldr	r3, [r7, #8]
 80032da:	f043 0308 	orr.w	r3, r3, #8
 80032de:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	f003 0304 	and.w	r3, r3, #4
 80032e6:	2b04      	cmp	r3, #4
 80032e8:	d126      	bne.n	8003338 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	7a5b      	ldrb	r3, [r3, #9]
 80032ee:	2b02      	cmp	r3, #2
 80032f0:	d113      	bne.n	800331a <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 80032f8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80032fc:	d106      	bne.n	800330c <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	2102      	movs	r1, #2
 8003304:	4618      	mov	r0, r3
 8003306:	f001 fdd1 	bl	8004eac <USB_InitFSLSPClkSel>
 800330a:	e011      	b.n	8003330 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	2101      	movs	r1, #1
 8003312:	4618      	mov	r0, r3
 8003314:	f001 fdca 	bl	8004eac <USB_InitFSLSPClkSel>
 8003318:	e00a      	b.n	8003330 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	79db      	ldrb	r3, [r3, #7]
 800331e:	2b01      	cmp	r3, #1
 8003320:	d106      	bne.n	8003330 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8003322:	693b      	ldr	r3, [r7, #16]
 8003324:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003328:	461a      	mov	r2, r3
 800332a:	f64e 2360 	movw	r3, #60000	@ 0xea60
 800332e:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8003330:	6878      	ldr	r0, [r7, #4]
 8003332:	f004 fabf 	bl	80078b4 <HAL_HCD_PortEnabled_Callback>
 8003336:	e002      	b.n	800333e <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8003338:	6878      	ldr	r0, [r7, #4]
 800333a:	f004 fac9 	bl	80078d0 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	f003 0320 	and.w	r3, r3, #32
 8003344:	2b20      	cmp	r3, #32
 8003346:	d103      	bne.n	8003350 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8003348:	68bb      	ldr	r3, [r7, #8]
 800334a:	f043 0320 	orr.w	r3, r3, #32
 800334e:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8003350:	693b      	ldr	r3, [r7, #16]
 8003352:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003356:	461a      	mov	r2, r3
 8003358:	68bb      	ldr	r3, [r7, #8]
 800335a:	6013      	str	r3, [r2, #0]
}
 800335c:	bf00      	nop
 800335e:	3718      	adds	r7, #24
 8003360:	46bd      	mov	sp, r7
 8003362:	bd80      	pop	{r7, pc}

08003364 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003364:	b480      	push	{r7}
 8003366:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003368:	4b05      	ldr	r3, [pc, #20]	@ (8003380 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4a04      	ldr	r2, [pc, #16]	@ (8003380 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800336e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003372:	6013      	str	r3, [r2, #0]
}
 8003374:	bf00      	nop
 8003376:	46bd      	mov	sp, r7
 8003378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337c:	4770      	bx	lr
 800337e:	bf00      	nop
 8003380:	40007000 	.word	0x40007000

08003384 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003384:	b480      	push	{r7}
 8003386:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003388:	4b04      	ldr	r3, [pc, #16]	@ (800339c <HAL_PWREx_GetVoltageRange+0x18>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8003390:	4618      	mov	r0, r3
 8003392:	46bd      	mov	sp, r7
 8003394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003398:	4770      	bx	lr
 800339a:	bf00      	nop
 800339c:	40007000 	.word	0x40007000

080033a0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80033a0:	b480      	push	{r7}
 80033a2:	b085      	sub	sp, #20
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80033ae:	d130      	bne.n	8003412 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80033b0:	4b23      	ldr	r3, [pc, #140]	@ (8003440 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80033b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80033bc:	d038      	beq.n	8003430 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80033be:	4b20      	ldr	r3, [pc, #128]	@ (8003440 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80033c6:	4a1e      	ldr	r2, [pc, #120]	@ (8003440 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80033c8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80033cc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80033ce:	4b1d      	ldr	r3, [pc, #116]	@ (8003444 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	2232      	movs	r2, #50	@ 0x32
 80033d4:	fb02 f303 	mul.w	r3, r2, r3
 80033d8:	4a1b      	ldr	r2, [pc, #108]	@ (8003448 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80033da:	fba2 2303 	umull	r2, r3, r2, r3
 80033de:	0c9b      	lsrs	r3, r3, #18
 80033e0:	3301      	adds	r3, #1
 80033e2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80033e4:	e002      	b.n	80033ec <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	3b01      	subs	r3, #1
 80033ea:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80033ec:	4b14      	ldr	r3, [pc, #80]	@ (8003440 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80033ee:	695b      	ldr	r3, [r3, #20]
 80033f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80033f8:	d102      	bne.n	8003400 <HAL_PWREx_ControlVoltageScaling+0x60>
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d1f2      	bne.n	80033e6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003400:	4b0f      	ldr	r3, [pc, #60]	@ (8003440 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003402:	695b      	ldr	r3, [r3, #20]
 8003404:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003408:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800340c:	d110      	bne.n	8003430 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800340e:	2303      	movs	r3, #3
 8003410:	e00f      	b.n	8003432 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003412:	4b0b      	ldr	r3, [pc, #44]	@ (8003440 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800341a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800341e:	d007      	beq.n	8003430 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003420:	4b07      	ldr	r3, [pc, #28]	@ (8003440 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003428:	4a05      	ldr	r2, [pc, #20]	@ (8003440 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800342a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800342e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003430:	2300      	movs	r3, #0
}
 8003432:	4618      	mov	r0, r3
 8003434:	3714      	adds	r7, #20
 8003436:	46bd      	mov	sp, r7
 8003438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343c:	4770      	bx	lr
 800343e:	bf00      	nop
 8003440:	40007000 	.word	0x40007000
 8003444:	20000050 	.word	0x20000050
 8003448:	431bde83 	.word	0x431bde83

0800344c <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 800344c:	b480      	push	{r7}
 800344e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8003450:	4b05      	ldr	r3, [pc, #20]	@ (8003468 <HAL_PWREx_EnableVddUSB+0x1c>)
 8003452:	685b      	ldr	r3, [r3, #4]
 8003454:	4a04      	ldr	r2, [pc, #16]	@ (8003468 <HAL_PWREx_EnableVddUSB+0x1c>)
 8003456:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800345a:	6053      	str	r3, [r2, #4]
}
 800345c:	bf00      	nop
 800345e:	46bd      	mov	sp, r7
 8003460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003464:	4770      	bx	lr
 8003466:	bf00      	nop
 8003468:	40007000 	.word	0x40007000

0800346c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	b088      	sub	sp, #32
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2b00      	cmp	r3, #0
 8003478:	d101      	bne.n	800347e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800347a:	2301      	movs	r3, #1
 800347c:	e3ca      	b.n	8003c14 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800347e:	4b97      	ldr	r3, [pc, #604]	@ (80036dc <HAL_RCC_OscConfig+0x270>)
 8003480:	689b      	ldr	r3, [r3, #8]
 8003482:	f003 030c 	and.w	r3, r3, #12
 8003486:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003488:	4b94      	ldr	r3, [pc, #592]	@ (80036dc <HAL_RCC_OscConfig+0x270>)
 800348a:	68db      	ldr	r3, [r3, #12]
 800348c:	f003 0303 	and.w	r3, r3, #3
 8003490:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f003 0310 	and.w	r3, r3, #16
 800349a:	2b00      	cmp	r3, #0
 800349c:	f000 80e4 	beq.w	8003668 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80034a0:	69bb      	ldr	r3, [r7, #24]
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d007      	beq.n	80034b6 <HAL_RCC_OscConfig+0x4a>
 80034a6:	69bb      	ldr	r3, [r7, #24]
 80034a8:	2b0c      	cmp	r3, #12
 80034aa:	f040 808b 	bne.w	80035c4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80034ae:	697b      	ldr	r3, [r7, #20]
 80034b0:	2b01      	cmp	r3, #1
 80034b2:	f040 8087 	bne.w	80035c4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80034b6:	4b89      	ldr	r3, [pc, #548]	@ (80036dc <HAL_RCC_OscConfig+0x270>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f003 0302 	and.w	r3, r3, #2
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d005      	beq.n	80034ce <HAL_RCC_OscConfig+0x62>
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	699b      	ldr	r3, [r3, #24]
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d101      	bne.n	80034ce <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80034ca:	2301      	movs	r3, #1
 80034cc:	e3a2      	b.n	8003c14 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6a1a      	ldr	r2, [r3, #32]
 80034d2:	4b82      	ldr	r3, [pc, #520]	@ (80036dc <HAL_RCC_OscConfig+0x270>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f003 0308 	and.w	r3, r3, #8
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d004      	beq.n	80034e8 <HAL_RCC_OscConfig+0x7c>
 80034de:	4b7f      	ldr	r3, [pc, #508]	@ (80036dc <HAL_RCC_OscConfig+0x270>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80034e6:	e005      	b.n	80034f4 <HAL_RCC_OscConfig+0x88>
 80034e8:	4b7c      	ldr	r3, [pc, #496]	@ (80036dc <HAL_RCC_OscConfig+0x270>)
 80034ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80034ee:	091b      	lsrs	r3, r3, #4
 80034f0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80034f4:	4293      	cmp	r3, r2
 80034f6:	d223      	bcs.n	8003540 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6a1b      	ldr	r3, [r3, #32]
 80034fc:	4618      	mov	r0, r3
 80034fe:	f000 fd1d 	bl	8003f3c <RCC_SetFlashLatencyFromMSIRange>
 8003502:	4603      	mov	r3, r0
 8003504:	2b00      	cmp	r3, #0
 8003506:	d001      	beq.n	800350c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003508:	2301      	movs	r3, #1
 800350a:	e383      	b.n	8003c14 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800350c:	4b73      	ldr	r3, [pc, #460]	@ (80036dc <HAL_RCC_OscConfig+0x270>)
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	4a72      	ldr	r2, [pc, #456]	@ (80036dc <HAL_RCC_OscConfig+0x270>)
 8003512:	f043 0308 	orr.w	r3, r3, #8
 8003516:	6013      	str	r3, [r2, #0]
 8003518:	4b70      	ldr	r3, [pc, #448]	@ (80036dc <HAL_RCC_OscConfig+0x270>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6a1b      	ldr	r3, [r3, #32]
 8003524:	496d      	ldr	r1, [pc, #436]	@ (80036dc <HAL_RCC_OscConfig+0x270>)
 8003526:	4313      	orrs	r3, r2
 8003528:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800352a:	4b6c      	ldr	r3, [pc, #432]	@ (80036dc <HAL_RCC_OscConfig+0x270>)
 800352c:	685b      	ldr	r3, [r3, #4]
 800352e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	69db      	ldr	r3, [r3, #28]
 8003536:	021b      	lsls	r3, r3, #8
 8003538:	4968      	ldr	r1, [pc, #416]	@ (80036dc <HAL_RCC_OscConfig+0x270>)
 800353a:	4313      	orrs	r3, r2
 800353c:	604b      	str	r3, [r1, #4]
 800353e:	e025      	b.n	800358c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003540:	4b66      	ldr	r3, [pc, #408]	@ (80036dc <HAL_RCC_OscConfig+0x270>)
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	4a65      	ldr	r2, [pc, #404]	@ (80036dc <HAL_RCC_OscConfig+0x270>)
 8003546:	f043 0308 	orr.w	r3, r3, #8
 800354a:	6013      	str	r3, [r2, #0]
 800354c:	4b63      	ldr	r3, [pc, #396]	@ (80036dc <HAL_RCC_OscConfig+0x270>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6a1b      	ldr	r3, [r3, #32]
 8003558:	4960      	ldr	r1, [pc, #384]	@ (80036dc <HAL_RCC_OscConfig+0x270>)
 800355a:	4313      	orrs	r3, r2
 800355c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800355e:	4b5f      	ldr	r3, [pc, #380]	@ (80036dc <HAL_RCC_OscConfig+0x270>)
 8003560:	685b      	ldr	r3, [r3, #4]
 8003562:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	69db      	ldr	r3, [r3, #28]
 800356a:	021b      	lsls	r3, r3, #8
 800356c:	495b      	ldr	r1, [pc, #364]	@ (80036dc <HAL_RCC_OscConfig+0x270>)
 800356e:	4313      	orrs	r3, r2
 8003570:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003572:	69bb      	ldr	r3, [r7, #24]
 8003574:	2b00      	cmp	r3, #0
 8003576:	d109      	bne.n	800358c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6a1b      	ldr	r3, [r3, #32]
 800357c:	4618      	mov	r0, r3
 800357e:	f000 fcdd 	bl	8003f3c <RCC_SetFlashLatencyFromMSIRange>
 8003582:	4603      	mov	r3, r0
 8003584:	2b00      	cmp	r3, #0
 8003586:	d001      	beq.n	800358c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003588:	2301      	movs	r3, #1
 800358a:	e343      	b.n	8003c14 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800358c:	f000 fc4a 	bl	8003e24 <HAL_RCC_GetSysClockFreq>
 8003590:	4602      	mov	r2, r0
 8003592:	4b52      	ldr	r3, [pc, #328]	@ (80036dc <HAL_RCC_OscConfig+0x270>)
 8003594:	689b      	ldr	r3, [r3, #8]
 8003596:	091b      	lsrs	r3, r3, #4
 8003598:	f003 030f 	and.w	r3, r3, #15
 800359c:	4950      	ldr	r1, [pc, #320]	@ (80036e0 <HAL_RCC_OscConfig+0x274>)
 800359e:	5ccb      	ldrb	r3, [r1, r3]
 80035a0:	f003 031f 	and.w	r3, r3, #31
 80035a4:	fa22 f303 	lsr.w	r3, r2, r3
 80035a8:	4a4e      	ldr	r2, [pc, #312]	@ (80036e4 <HAL_RCC_OscConfig+0x278>)
 80035aa:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80035ac:	4b4e      	ldr	r3, [pc, #312]	@ (80036e8 <HAL_RCC_OscConfig+0x27c>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	4618      	mov	r0, r3
 80035b2:	f7fd ff3b 	bl	800142c <HAL_InitTick>
 80035b6:	4603      	mov	r3, r0
 80035b8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80035ba:	7bfb      	ldrb	r3, [r7, #15]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d052      	beq.n	8003666 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80035c0:	7bfb      	ldrb	r3, [r7, #15]
 80035c2:	e327      	b.n	8003c14 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	699b      	ldr	r3, [r3, #24]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d032      	beq.n	8003632 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80035cc:	4b43      	ldr	r3, [pc, #268]	@ (80036dc <HAL_RCC_OscConfig+0x270>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4a42      	ldr	r2, [pc, #264]	@ (80036dc <HAL_RCC_OscConfig+0x270>)
 80035d2:	f043 0301 	orr.w	r3, r3, #1
 80035d6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80035d8:	f7fd ff78 	bl	80014cc <HAL_GetTick>
 80035dc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80035de:	e008      	b.n	80035f2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80035e0:	f7fd ff74 	bl	80014cc <HAL_GetTick>
 80035e4:	4602      	mov	r2, r0
 80035e6:	693b      	ldr	r3, [r7, #16]
 80035e8:	1ad3      	subs	r3, r2, r3
 80035ea:	2b02      	cmp	r3, #2
 80035ec:	d901      	bls.n	80035f2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80035ee:	2303      	movs	r3, #3
 80035f0:	e310      	b.n	8003c14 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80035f2:	4b3a      	ldr	r3, [pc, #232]	@ (80036dc <HAL_RCC_OscConfig+0x270>)
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f003 0302 	and.w	r3, r3, #2
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d0f0      	beq.n	80035e0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80035fe:	4b37      	ldr	r3, [pc, #220]	@ (80036dc <HAL_RCC_OscConfig+0x270>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	4a36      	ldr	r2, [pc, #216]	@ (80036dc <HAL_RCC_OscConfig+0x270>)
 8003604:	f043 0308 	orr.w	r3, r3, #8
 8003608:	6013      	str	r3, [r2, #0]
 800360a:	4b34      	ldr	r3, [pc, #208]	@ (80036dc <HAL_RCC_OscConfig+0x270>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6a1b      	ldr	r3, [r3, #32]
 8003616:	4931      	ldr	r1, [pc, #196]	@ (80036dc <HAL_RCC_OscConfig+0x270>)
 8003618:	4313      	orrs	r3, r2
 800361a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800361c:	4b2f      	ldr	r3, [pc, #188]	@ (80036dc <HAL_RCC_OscConfig+0x270>)
 800361e:	685b      	ldr	r3, [r3, #4]
 8003620:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	69db      	ldr	r3, [r3, #28]
 8003628:	021b      	lsls	r3, r3, #8
 800362a:	492c      	ldr	r1, [pc, #176]	@ (80036dc <HAL_RCC_OscConfig+0x270>)
 800362c:	4313      	orrs	r3, r2
 800362e:	604b      	str	r3, [r1, #4]
 8003630:	e01a      	b.n	8003668 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003632:	4b2a      	ldr	r3, [pc, #168]	@ (80036dc <HAL_RCC_OscConfig+0x270>)
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	4a29      	ldr	r2, [pc, #164]	@ (80036dc <HAL_RCC_OscConfig+0x270>)
 8003638:	f023 0301 	bic.w	r3, r3, #1
 800363c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800363e:	f7fd ff45 	bl	80014cc <HAL_GetTick>
 8003642:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003644:	e008      	b.n	8003658 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003646:	f7fd ff41 	bl	80014cc <HAL_GetTick>
 800364a:	4602      	mov	r2, r0
 800364c:	693b      	ldr	r3, [r7, #16]
 800364e:	1ad3      	subs	r3, r2, r3
 8003650:	2b02      	cmp	r3, #2
 8003652:	d901      	bls.n	8003658 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003654:	2303      	movs	r3, #3
 8003656:	e2dd      	b.n	8003c14 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003658:	4b20      	ldr	r3, [pc, #128]	@ (80036dc <HAL_RCC_OscConfig+0x270>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f003 0302 	and.w	r3, r3, #2
 8003660:	2b00      	cmp	r3, #0
 8003662:	d1f0      	bne.n	8003646 <HAL_RCC_OscConfig+0x1da>
 8003664:	e000      	b.n	8003668 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003666:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f003 0301 	and.w	r3, r3, #1
 8003670:	2b00      	cmp	r3, #0
 8003672:	d074      	beq.n	800375e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003674:	69bb      	ldr	r3, [r7, #24]
 8003676:	2b08      	cmp	r3, #8
 8003678:	d005      	beq.n	8003686 <HAL_RCC_OscConfig+0x21a>
 800367a:	69bb      	ldr	r3, [r7, #24]
 800367c:	2b0c      	cmp	r3, #12
 800367e:	d10e      	bne.n	800369e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003680:	697b      	ldr	r3, [r7, #20]
 8003682:	2b03      	cmp	r3, #3
 8003684:	d10b      	bne.n	800369e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003686:	4b15      	ldr	r3, [pc, #84]	@ (80036dc <HAL_RCC_OscConfig+0x270>)
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800368e:	2b00      	cmp	r3, #0
 8003690:	d064      	beq.n	800375c <HAL_RCC_OscConfig+0x2f0>
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	685b      	ldr	r3, [r3, #4]
 8003696:	2b00      	cmp	r3, #0
 8003698:	d160      	bne.n	800375c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800369a:	2301      	movs	r3, #1
 800369c:	e2ba      	b.n	8003c14 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	685b      	ldr	r3, [r3, #4]
 80036a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80036a6:	d106      	bne.n	80036b6 <HAL_RCC_OscConfig+0x24a>
 80036a8:	4b0c      	ldr	r3, [pc, #48]	@ (80036dc <HAL_RCC_OscConfig+0x270>)
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	4a0b      	ldr	r2, [pc, #44]	@ (80036dc <HAL_RCC_OscConfig+0x270>)
 80036ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036b2:	6013      	str	r3, [r2, #0]
 80036b4:	e026      	b.n	8003704 <HAL_RCC_OscConfig+0x298>
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	685b      	ldr	r3, [r3, #4]
 80036ba:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80036be:	d115      	bne.n	80036ec <HAL_RCC_OscConfig+0x280>
 80036c0:	4b06      	ldr	r3, [pc, #24]	@ (80036dc <HAL_RCC_OscConfig+0x270>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4a05      	ldr	r2, [pc, #20]	@ (80036dc <HAL_RCC_OscConfig+0x270>)
 80036c6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80036ca:	6013      	str	r3, [r2, #0]
 80036cc:	4b03      	ldr	r3, [pc, #12]	@ (80036dc <HAL_RCC_OscConfig+0x270>)
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	4a02      	ldr	r2, [pc, #8]	@ (80036dc <HAL_RCC_OscConfig+0x270>)
 80036d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036d6:	6013      	str	r3, [r2, #0]
 80036d8:	e014      	b.n	8003704 <HAL_RCC_OscConfig+0x298>
 80036da:	bf00      	nop
 80036dc:	40021000 	.word	0x40021000
 80036e0:	0800962c 	.word	0x0800962c
 80036e4:	20000050 	.word	0x20000050
 80036e8:	20000054 	.word	0x20000054
 80036ec:	4ba0      	ldr	r3, [pc, #640]	@ (8003970 <HAL_RCC_OscConfig+0x504>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	4a9f      	ldr	r2, [pc, #636]	@ (8003970 <HAL_RCC_OscConfig+0x504>)
 80036f2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80036f6:	6013      	str	r3, [r2, #0]
 80036f8:	4b9d      	ldr	r3, [pc, #628]	@ (8003970 <HAL_RCC_OscConfig+0x504>)
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	4a9c      	ldr	r2, [pc, #624]	@ (8003970 <HAL_RCC_OscConfig+0x504>)
 80036fe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003702:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	685b      	ldr	r3, [r3, #4]
 8003708:	2b00      	cmp	r3, #0
 800370a:	d013      	beq.n	8003734 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800370c:	f7fd fede 	bl	80014cc <HAL_GetTick>
 8003710:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003712:	e008      	b.n	8003726 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003714:	f7fd feda 	bl	80014cc <HAL_GetTick>
 8003718:	4602      	mov	r2, r0
 800371a:	693b      	ldr	r3, [r7, #16]
 800371c:	1ad3      	subs	r3, r2, r3
 800371e:	2b64      	cmp	r3, #100	@ 0x64
 8003720:	d901      	bls.n	8003726 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003722:	2303      	movs	r3, #3
 8003724:	e276      	b.n	8003c14 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003726:	4b92      	ldr	r3, [pc, #584]	@ (8003970 <HAL_RCC_OscConfig+0x504>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800372e:	2b00      	cmp	r3, #0
 8003730:	d0f0      	beq.n	8003714 <HAL_RCC_OscConfig+0x2a8>
 8003732:	e014      	b.n	800375e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003734:	f7fd feca 	bl	80014cc <HAL_GetTick>
 8003738:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800373a:	e008      	b.n	800374e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800373c:	f7fd fec6 	bl	80014cc <HAL_GetTick>
 8003740:	4602      	mov	r2, r0
 8003742:	693b      	ldr	r3, [r7, #16]
 8003744:	1ad3      	subs	r3, r2, r3
 8003746:	2b64      	cmp	r3, #100	@ 0x64
 8003748:	d901      	bls.n	800374e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800374a:	2303      	movs	r3, #3
 800374c:	e262      	b.n	8003c14 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800374e:	4b88      	ldr	r3, [pc, #544]	@ (8003970 <HAL_RCC_OscConfig+0x504>)
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003756:	2b00      	cmp	r3, #0
 8003758:	d1f0      	bne.n	800373c <HAL_RCC_OscConfig+0x2d0>
 800375a:	e000      	b.n	800375e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800375c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f003 0302 	and.w	r3, r3, #2
 8003766:	2b00      	cmp	r3, #0
 8003768:	d060      	beq.n	800382c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800376a:	69bb      	ldr	r3, [r7, #24]
 800376c:	2b04      	cmp	r3, #4
 800376e:	d005      	beq.n	800377c <HAL_RCC_OscConfig+0x310>
 8003770:	69bb      	ldr	r3, [r7, #24]
 8003772:	2b0c      	cmp	r3, #12
 8003774:	d119      	bne.n	80037aa <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003776:	697b      	ldr	r3, [r7, #20]
 8003778:	2b02      	cmp	r3, #2
 800377a:	d116      	bne.n	80037aa <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800377c:	4b7c      	ldr	r3, [pc, #496]	@ (8003970 <HAL_RCC_OscConfig+0x504>)
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003784:	2b00      	cmp	r3, #0
 8003786:	d005      	beq.n	8003794 <HAL_RCC_OscConfig+0x328>
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	68db      	ldr	r3, [r3, #12]
 800378c:	2b00      	cmp	r3, #0
 800378e:	d101      	bne.n	8003794 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003790:	2301      	movs	r3, #1
 8003792:	e23f      	b.n	8003c14 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003794:	4b76      	ldr	r3, [pc, #472]	@ (8003970 <HAL_RCC_OscConfig+0x504>)
 8003796:	685b      	ldr	r3, [r3, #4]
 8003798:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	691b      	ldr	r3, [r3, #16]
 80037a0:	061b      	lsls	r3, r3, #24
 80037a2:	4973      	ldr	r1, [pc, #460]	@ (8003970 <HAL_RCC_OscConfig+0x504>)
 80037a4:	4313      	orrs	r3, r2
 80037a6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80037a8:	e040      	b.n	800382c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	68db      	ldr	r3, [r3, #12]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d023      	beq.n	80037fa <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80037b2:	4b6f      	ldr	r3, [pc, #444]	@ (8003970 <HAL_RCC_OscConfig+0x504>)
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	4a6e      	ldr	r2, [pc, #440]	@ (8003970 <HAL_RCC_OscConfig+0x504>)
 80037b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80037bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037be:	f7fd fe85 	bl	80014cc <HAL_GetTick>
 80037c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80037c4:	e008      	b.n	80037d8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80037c6:	f7fd fe81 	bl	80014cc <HAL_GetTick>
 80037ca:	4602      	mov	r2, r0
 80037cc:	693b      	ldr	r3, [r7, #16]
 80037ce:	1ad3      	subs	r3, r2, r3
 80037d0:	2b02      	cmp	r3, #2
 80037d2:	d901      	bls.n	80037d8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80037d4:	2303      	movs	r3, #3
 80037d6:	e21d      	b.n	8003c14 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80037d8:	4b65      	ldr	r3, [pc, #404]	@ (8003970 <HAL_RCC_OscConfig+0x504>)
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d0f0      	beq.n	80037c6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037e4:	4b62      	ldr	r3, [pc, #392]	@ (8003970 <HAL_RCC_OscConfig+0x504>)
 80037e6:	685b      	ldr	r3, [r3, #4]
 80037e8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	691b      	ldr	r3, [r3, #16]
 80037f0:	061b      	lsls	r3, r3, #24
 80037f2:	495f      	ldr	r1, [pc, #380]	@ (8003970 <HAL_RCC_OscConfig+0x504>)
 80037f4:	4313      	orrs	r3, r2
 80037f6:	604b      	str	r3, [r1, #4]
 80037f8:	e018      	b.n	800382c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80037fa:	4b5d      	ldr	r3, [pc, #372]	@ (8003970 <HAL_RCC_OscConfig+0x504>)
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	4a5c      	ldr	r2, [pc, #368]	@ (8003970 <HAL_RCC_OscConfig+0x504>)
 8003800:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003804:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003806:	f7fd fe61 	bl	80014cc <HAL_GetTick>
 800380a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800380c:	e008      	b.n	8003820 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800380e:	f7fd fe5d 	bl	80014cc <HAL_GetTick>
 8003812:	4602      	mov	r2, r0
 8003814:	693b      	ldr	r3, [r7, #16]
 8003816:	1ad3      	subs	r3, r2, r3
 8003818:	2b02      	cmp	r3, #2
 800381a:	d901      	bls.n	8003820 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800381c:	2303      	movs	r3, #3
 800381e:	e1f9      	b.n	8003c14 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003820:	4b53      	ldr	r3, [pc, #332]	@ (8003970 <HAL_RCC_OscConfig+0x504>)
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003828:	2b00      	cmp	r3, #0
 800382a:	d1f0      	bne.n	800380e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f003 0308 	and.w	r3, r3, #8
 8003834:	2b00      	cmp	r3, #0
 8003836:	d03c      	beq.n	80038b2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	695b      	ldr	r3, [r3, #20]
 800383c:	2b00      	cmp	r3, #0
 800383e:	d01c      	beq.n	800387a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003840:	4b4b      	ldr	r3, [pc, #300]	@ (8003970 <HAL_RCC_OscConfig+0x504>)
 8003842:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003846:	4a4a      	ldr	r2, [pc, #296]	@ (8003970 <HAL_RCC_OscConfig+0x504>)
 8003848:	f043 0301 	orr.w	r3, r3, #1
 800384c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003850:	f7fd fe3c 	bl	80014cc <HAL_GetTick>
 8003854:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003856:	e008      	b.n	800386a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003858:	f7fd fe38 	bl	80014cc <HAL_GetTick>
 800385c:	4602      	mov	r2, r0
 800385e:	693b      	ldr	r3, [r7, #16]
 8003860:	1ad3      	subs	r3, r2, r3
 8003862:	2b02      	cmp	r3, #2
 8003864:	d901      	bls.n	800386a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003866:	2303      	movs	r3, #3
 8003868:	e1d4      	b.n	8003c14 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800386a:	4b41      	ldr	r3, [pc, #260]	@ (8003970 <HAL_RCC_OscConfig+0x504>)
 800386c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003870:	f003 0302 	and.w	r3, r3, #2
 8003874:	2b00      	cmp	r3, #0
 8003876:	d0ef      	beq.n	8003858 <HAL_RCC_OscConfig+0x3ec>
 8003878:	e01b      	b.n	80038b2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800387a:	4b3d      	ldr	r3, [pc, #244]	@ (8003970 <HAL_RCC_OscConfig+0x504>)
 800387c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003880:	4a3b      	ldr	r2, [pc, #236]	@ (8003970 <HAL_RCC_OscConfig+0x504>)
 8003882:	f023 0301 	bic.w	r3, r3, #1
 8003886:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800388a:	f7fd fe1f 	bl	80014cc <HAL_GetTick>
 800388e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003890:	e008      	b.n	80038a4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003892:	f7fd fe1b 	bl	80014cc <HAL_GetTick>
 8003896:	4602      	mov	r2, r0
 8003898:	693b      	ldr	r3, [r7, #16]
 800389a:	1ad3      	subs	r3, r2, r3
 800389c:	2b02      	cmp	r3, #2
 800389e:	d901      	bls.n	80038a4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80038a0:	2303      	movs	r3, #3
 80038a2:	e1b7      	b.n	8003c14 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80038a4:	4b32      	ldr	r3, [pc, #200]	@ (8003970 <HAL_RCC_OscConfig+0x504>)
 80038a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80038aa:	f003 0302 	and.w	r3, r3, #2
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d1ef      	bne.n	8003892 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f003 0304 	and.w	r3, r3, #4
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	f000 80a6 	beq.w	8003a0c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80038c0:	2300      	movs	r3, #0
 80038c2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80038c4:	4b2a      	ldr	r3, [pc, #168]	@ (8003970 <HAL_RCC_OscConfig+0x504>)
 80038c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d10d      	bne.n	80038ec <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038d0:	4b27      	ldr	r3, [pc, #156]	@ (8003970 <HAL_RCC_OscConfig+0x504>)
 80038d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038d4:	4a26      	ldr	r2, [pc, #152]	@ (8003970 <HAL_RCC_OscConfig+0x504>)
 80038d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80038da:	6593      	str	r3, [r2, #88]	@ 0x58
 80038dc:	4b24      	ldr	r3, [pc, #144]	@ (8003970 <HAL_RCC_OscConfig+0x504>)
 80038de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038e4:	60bb      	str	r3, [r7, #8]
 80038e6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80038e8:	2301      	movs	r3, #1
 80038ea:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80038ec:	4b21      	ldr	r3, [pc, #132]	@ (8003974 <HAL_RCC_OscConfig+0x508>)
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d118      	bne.n	800392a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80038f8:	4b1e      	ldr	r3, [pc, #120]	@ (8003974 <HAL_RCC_OscConfig+0x508>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	4a1d      	ldr	r2, [pc, #116]	@ (8003974 <HAL_RCC_OscConfig+0x508>)
 80038fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003902:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003904:	f7fd fde2 	bl	80014cc <HAL_GetTick>
 8003908:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800390a:	e008      	b.n	800391e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800390c:	f7fd fdde 	bl	80014cc <HAL_GetTick>
 8003910:	4602      	mov	r2, r0
 8003912:	693b      	ldr	r3, [r7, #16]
 8003914:	1ad3      	subs	r3, r2, r3
 8003916:	2b02      	cmp	r3, #2
 8003918:	d901      	bls.n	800391e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800391a:	2303      	movs	r3, #3
 800391c:	e17a      	b.n	8003c14 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800391e:	4b15      	ldr	r3, [pc, #84]	@ (8003974 <HAL_RCC_OscConfig+0x508>)
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003926:	2b00      	cmp	r3, #0
 8003928:	d0f0      	beq.n	800390c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	689b      	ldr	r3, [r3, #8]
 800392e:	2b01      	cmp	r3, #1
 8003930:	d108      	bne.n	8003944 <HAL_RCC_OscConfig+0x4d8>
 8003932:	4b0f      	ldr	r3, [pc, #60]	@ (8003970 <HAL_RCC_OscConfig+0x504>)
 8003934:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003938:	4a0d      	ldr	r2, [pc, #52]	@ (8003970 <HAL_RCC_OscConfig+0x504>)
 800393a:	f043 0301 	orr.w	r3, r3, #1
 800393e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003942:	e029      	b.n	8003998 <HAL_RCC_OscConfig+0x52c>
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	689b      	ldr	r3, [r3, #8]
 8003948:	2b05      	cmp	r3, #5
 800394a:	d115      	bne.n	8003978 <HAL_RCC_OscConfig+0x50c>
 800394c:	4b08      	ldr	r3, [pc, #32]	@ (8003970 <HAL_RCC_OscConfig+0x504>)
 800394e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003952:	4a07      	ldr	r2, [pc, #28]	@ (8003970 <HAL_RCC_OscConfig+0x504>)
 8003954:	f043 0304 	orr.w	r3, r3, #4
 8003958:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800395c:	4b04      	ldr	r3, [pc, #16]	@ (8003970 <HAL_RCC_OscConfig+0x504>)
 800395e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003962:	4a03      	ldr	r2, [pc, #12]	@ (8003970 <HAL_RCC_OscConfig+0x504>)
 8003964:	f043 0301 	orr.w	r3, r3, #1
 8003968:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800396c:	e014      	b.n	8003998 <HAL_RCC_OscConfig+0x52c>
 800396e:	bf00      	nop
 8003970:	40021000 	.word	0x40021000
 8003974:	40007000 	.word	0x40007000
 8003978:	4b9c      	ldr	r3, [pc, #624]	@ (8003bec <HAL_RCC_OscConfig+0x780>)
 800397a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800397e:	4a9b      	ldr	r2, [pc, #620]	@ (8003bec <HAL_RCC_OscConfig+0x780>)
 8003980:	f023 0301 	bic.w	r3, r3, #1
 8003984:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003988:	4b98      	ldr	r3, [pc, #608]	@ (8003bec <HAL_RCC_OscConfig+0x780>)
 800398a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800398e:	4a97      	ldr	r2, [pc, #604]	@ (8003bec <HAL_RCC_OscConfig+0x780>)
 8003990:	f023 0304 	bic.w	r3, r3, #4
 8003994:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	689b      	ldr	r3, [r3, #8]
 800399c:	2b00      	cmp	r3, #0
 800399e:	d016      	beq.n	80039ce <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039a0:	f7fd fd94 	bl	80014cc <HAL_GetTick>
 80039a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80039a6:	e00a      	b.n	80039be <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039a8:	f7fd fd90 	bl	80014cc <HAL_GetTick>
 80039ac:	4602      	mov	r2, r0
 80039ae:	693b      	ldr	r3, [r7, #16]
 80039b0:	1ad3      	subs	r3, r2, r3
 80039b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d901      	bls.n	80039be <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80039ba:	2303      	movs	r3, #3
 80039bc:	e12a      	b.n	8003c14 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80039be:	4b8b      	ldr	r3, [pc, #556]	@ (8003bec <HAL_RCC_OscConfig+0x780>)
 80039c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039c4:	f003 0302 	and.w	r3, r3, #2
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d0ed      	beq.n	80039a8 <HAL_RCC_OscConfig+0x53c>
 80039cc:	e015      	b.n	80039fa <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039ce:	f7fd fd7d 	bl	80014cc <HAL_GetTick>
 80039d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80039d4:	e00a      	b.n	80039ec <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039d6:	f7fd fd79 	bl	80014cc <HAL_GetTick>
 80039da:	4602      	mov	r2, r0
 80039dc:	693b      	ldr	r3, [r7, #16]
 80039de:	1ad3      	subs	r3, r2, r3
 80039e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039e4:	4293      	cmp	r3, r2
 80039e6:	d901      	bls.n	80039ec <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80039e8:	2303      	movs	r3, #3
 80039ea:	e113      	b.n	8003c14 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80039ec:	4b7f      	ldr	r3, [pc, #508]	@ (8003bec <HAL_RCC_OscConfig+0x780>)
 80039ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039f2:	f003 0302 	and.w	r3, r3, #2
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d1ed      	bne.n	80039d6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80039fa:	7ffb      	ldrb	r3, [r7, #31]
 80039fc:	2b01      	cmp	r3, #1
 80039fe:	d105      	bne.n	8003a0c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a00:	4b7a      	ldr	r3, [pc, #488]	@ (8003bec <HAL_RCC_OscConfig+0x780>)
 8003a02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a04:	4a79      	ldr	r2, [pc, #484]	@ (8003bec <HAL_RCC_OscConfig+0x780>)
 8003a06:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a0a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	f000 80fe 	beq.w	8003c12 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a1a:	2b02      	cmp	r3, #2
 8003a1c:	f040 80d0 	bne.w	8003bc0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003a20:	4b72      	ldr	r3, [pc, #456]	@ (8003bec <HAL_RCC_OscConfig+0x780>)
 8003a22:	68db      	ldr	r3, [r3, #12]
 8003a24:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a26:	697b      	ldr	r3, [r7, #20]
 8003a28:	f003 0203 	and.w	r2, r3, #3
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a30:	429a      	cmp	r2, r3
 8003a32:	d130      	bne.n	8003a96 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003a34:	697b      	ldr	r3, [r7, #20]
 8003a36:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a3e:	3b01      	subs	r3, #1
 8003a40:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a42:	429a      	cmp	r2, r3
 8003a44:	d127      	bne.n	8003a96 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003a46:	697b      	ldr	r3, [r7, #20]
 8003a48:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a50:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003a52:	429a      	cmp	r2, r3
 8003a54:	d11f      	bne.n	8003a96 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003a56:	697b      	ldr	r3, [r7, #20]
 8003a58:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a5c:	687a      	ldr	r2, [r7, #4]
 8003a5e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003a60:	2a07      	cmp	r2, #7
 8003a62:	bf14      	ite	ne
 8003a64:	2201      	movne	r2, #1
 8003a66:	2200      	moveq	r2, #0
 8003a68:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003a6a:	4293      	cmp	r3, r2
 8003a6c:	d113      	bne.n	8003a96 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003a6e:	697b      	ldr	r3, [r7, #20]
 8003a70:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a78:	085b      	lsrs	r3, r3, #1
 8003a7a:	3b01      	subs	r3, #1
 8003a7c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003a7e:	429a      	cmp	r2, r3
 8003a80:	d109      	bne.n	8003a96 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003a82:	697b      	ldr	r3, [r7, #20]
 8003a84:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a8c:	085b      	lsrs	r3, r3, #1
 8003a8e:	3b01      	subs	r3, #1
 8003a90:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003a92:	429a      	cmp	r2, r3
 8003a94:	d06e      	beq.n	8003b74 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003a96:	69bb      	ldr	r3, [r7, #24]
 8003a98:	2b0c      	cmp	r3, #12
 8003a9a:	d069      	beq.n	8003b70 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003a9c:	4b53      	ldr	r3, [pc, #332]	@ (8003bec <HAL_RCC_OscConfig+0x780>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d105      	bne.n	8003ab4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003aa8:	4b50      	ldr	r3, [pc, #320]	@ (8003bec <HAL_RCC_OscConfig+0x780>)
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d001      	beq.n	8003ab8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003ab4:	2301      	movs	r3, #1
 8003ab6:	e0ad      	b.n	8003c14 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003ab8:	4b4c      	ldr	r3, [pc, #304]	@ (8003bec <HAL_RCC_OscConfig+0x780>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	4a4b      	ldr	r2, [pc, #300]	@ (8003bec <HAL_RCC_OscConfig+0x780>)
 8003abe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003ac2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003ac4:	f7fd fd02 	bl	80014cc <HAL_GetTick>
 8003ac8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003aca:	e008      	b.n	8003ade <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003acc:	f7fd fcfe 	bl	80014cc <HAL_GetTick>
 8003ad0:	4602      	mov	r2, r0
 8003ad2:	693b      	ldr	r3, [r7, #16]
 8003ad4:	1ad3      	subs	r3, r2, r3
 8003ad6:	2b02      	cmp	r3, #2
 8003ad8:	d901      	bls.n	8003ade <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003ada:	2303      	movs	r3, #3
 8003adc:	e09a      	b.n	8003c14 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ade:	4b43      	ldr	r3, [pc, #268]	@ (8003bec <HAL_RCC_OscConfig+0x780>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d1f0      	bne.n	8003acc <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003aea:	4b40      	ldr	r3, [pc, #256]	@ (8003bec <HAL_RCC_OscConfig+0x780>)
 8003aec:	68da      	ldr	r2, [r3, #12]
 8003aee:	4b40      	ldr	r3, [pc, #256]	@ (8003bf0 <HAL_RCC_OscConfig+0x784>)
 8003af0:	4013      	ands	r3, r2
 8003af2:	687a      	ldr	r2, [r7, #4]
 8003af4:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003af6:	687a      	ldr	r2, [r7, #4]
 8003af8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003afa:	3a01      	subs	r2, #1
 8003afc:	0112      	lsls	r2, r2, #4
 8003afe:	4311      	orrs	r1, r2
 8003b00:	687a      	ldr	r2, [r7, #4]
 8003b02:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003b04:	0212      	lsls	r2, r2, #8
 8003b06:	4311      	orrs	r1, r2
 8003b08:	687a      	ldr	r2, [r7, #4]
 8003b0a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003b0c:	0852      	lsrs	r2, r2, #1
 8003b0e:	3a01      	subs	r2, #1
 8003b10:	0552      	lsls	r2, r2, #21
 8003b12:	4311      	orrs	r1, r2
 8003b14:	687a      	ldr	r2, [r7, #4]
 8003b16:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003b18:	0852      	lsrs	r2, r2, #1
 8003b1a:	3a01      	subs	r2, #1
 8003b1c:	0652      	lsls	r2, r2, #25
 8003b1e:	4311      	orrs	r1, r2
 8003b20:	687a      	ldr	r2, [r7, #4]
 8003b22:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003b24:	0912      	lsrs	r2, r2, #4
 8003b26:	0452      	lsls	r2, r2, #17
 8003b28:	430a      	orrs	r2, r1
 8003b2a:	4930      	ldr	r1, [pc, #192]	@ (8003bec <HAL_RCC_OscConfig+0x780>)
 8003b2c:	4313      	orrs	r3, r2
 8003b2e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003b30:	4b2e      	ldr	r3, [pc, #184]	@ (8003bec <HAL_RCC_OscConfig+0x780>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	4a2d      	ldr	r2, [pc, #180]	@ (8003bec <HAL_RCC_OscConfig+0x780>)
 8003b36:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003b3a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003b3c:	4b2b      	ldr	r3, [pc, #172]	@ (8003bec <HAL_RCC_OscConfig+0x780>)
 8003b3e:	68db      	ldr	r3, [r3, #12]
 8003b40:	4a2a      	ldr	r2, [pc, #168]	@ (8003bec <HAL_RCC_OscConfig+0x780>)
 8003b42:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003b46:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003b48:	f7fd fcc0 	bl	80014cc <HAL_GetTick>
 8003b4c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b4e:	e008      	b.n	8003b62 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b50:	f7fd fcbc 	bl	80014cc <HAL_GetTick>
 8003b54:	4602      	mov	r2, r0
 8003b56:	693b      	ldr	r3, [r7, #16]
 8003b58:	1ad3      	subs	r3, r2, r3
 8003b5a:	2b02      	cmp	r3, #2
 8003b5c:	d901      	bls.n	8003b62 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003b5e:	2303      	movs	r3, #3
 8003b60:	e058      	b.n	8003c14 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b62:	4b22      	ldr	r3, [pc, #136]	@ (8003bec <HAL_RCC_OscConfig+0x780>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d0f0      	beq.n	8003b50 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003b6e:	e050      	b.n	8003c12 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003b70:	2301      	movs	r3, #1
 8003b72:	e04f      	b.n	8003c14 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b74:	4b1d      	ldr	r3, [pc, #116]	@ (8003bec <HAL_RCC_OscConfig+0x780>)
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d148      	bne.n	8003c12 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003b80:	4b1a      	ldr	r3, [pc, #104]	@ (8003bec <HAL_RCC_OscConfig+0x780>)
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	4a19      	ldr	r2, [pc, #100]	@ (8003bec <HAL_RCC_OscConfig+0x780>)
 8003b86:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003b8a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003b8c:	4b17      	ldr	r3, [pc, #92]	@ (8003bec <HAL_RCC_OscConfig+0x780>)
 8003b8e:	68db      	ldr	r3, [r3, #12]
 8003b90:	4a16      	ldr	r2, [pc, #88]	@ (8003bec <HAL_RCC_OscConfig+0x780>)
 8003b92:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003b96:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003b98:	f7fd fc98 	bl	80014cc <HAL_GetTick>
 8003b9c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b9e:	e008      	b.n	8003bb2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ba0:	f7fd fc94 	bl	80014cc <HAL_GetTick>
 8003ba4:	4602      	mov	r2, r0
 8003ba6:	693b      	ldr	r3, [r7, #16]
 8003ba8:	1ad3      	subs	r3, r2, r3
 8003baa:	2b02      	cmp	r3, #2
 8003bac:	d901      	bls.n	8003bb2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003bae:	2303      	movs	r3, #3
 8003bb0:	e030      	b.n	8003c14 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003bb2:	4b0e      	ldr	r3, [pc, #56]	@ (8003bec <HAL_RCC_OscConfig+0x780>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d0f0      	beq.n	8003ba0 <HAL_RCC_OscConfig+0x734>
 8003bbe:	e028      	b.n	8003c12 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003bc0:	69bb      	ldr	r3, [r7, #24]
 8003bc2:	2b0c      	cmp	r3, #12
 8003bc4:	d023      	beq.n	8003c0e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bc6:	4b09      	ldr	r3, [pc, #36]	@ (8003bec <HAL_RCC_OscConfig+0x780>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	4a08      	ldr	r2, [pc, #32]	@ (8003bec <HAL_RCC_OscConfig+0x780>)
 8003bcc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003bd0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bd2:	f7fd fc7b 	bl	80014cc <HAL_GetTick>
 8003bd6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003bd8:	e00c      	b.n	8003bf4 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bda:	f7fd fc77 	bl	80014cc <HAL_GetTick>
 8003bde:	4602      	mov	r2, r0
 8003be0:	693b      	ldr	r3, [r7, #16]
 8003be2:	1ad3      	subs	r3, r2, r3
 8003be4:	2b02      	cmp	r3, #2
 8003be6:	d905      	bls.n	8003bf4 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003be8:	2303      	movs	r3, #3
 8003bea:	e013      	b.n	8003c14 <HAL_RCC_OscConfig+0x7a8>
 8003bec:	40021000 	.word	0x40021000
 8003bf0:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003bf4:	4b09      	ldr	r3, [pc, #36]	@ (8003c1c <HAL_RCC_OscConfig+0x7b0>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d1ec      	bne.n	8003bda <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003c00:	4b06      	ldr	r3, [pc, #24]	@ (8003c1c <HAL_RCC_OscConfig+0x7b0>)
 8003c02:	68da      	ldr	r2, [r3, #12]
 8003c04:	4905      	ldr	r1, [pc, #20]	@ (8003c1c <HAL_RCC_OscConfig+0x7b0>)
 8003c06:	4b06      	ldr	r3, [pc, #24]	@ (8003c20 <HAL_RCC_OscConfig+0x7b4>)
 8003c08:	4013      	ands	r3, r2
 8003c0a:	60cb      	str	r3, [r1, #12]
 8003c0c:	e001      	b.n	8003c12 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003c0e:	2301      	movs	r3, #1
 8003c10:	e000      	b.n	8003c14 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003c12:	2300      	movs	r3, #0
}
 8003c14:	4618      	mov	r0, r3
 8003c16:	3720      	adds	r7, #32
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	bd80      	pop	{r7, pc}
 8003c1c:	40021000 	.word	0x40021000
 8003c20:	feeefffc 	.word	0xfeeefffc

08003c24 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b084      	sub	sp, #16
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
 8003c2c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d101      	bne.n	8003c38 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003c34:	2301      	movs	r3, #1
 8003c36:	e0e7      	b.n	8003e08 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003c38:	4b75      	ldr	r3, [pc, #468]	@ (8003e10 <HAL_RCC_ClockConfig+0x1ec>)
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f003 0307 	and.w	r3, r3, #7
 8003c40:	683a      	ldr	r2, [r7, #0]
 8003c42:	429a      	cmp	r2, r3
 8003c44:	d910      	bls.n	8003c68 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c46:	4b72      	ldr	r3, [pc, #456]	@ (8003e10 <HAL_RCC_ClockConfig+0x1ec>)
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f023 0207 	bic.w	r2, r3, #7
 8003c4e:	4970      	ldr	r1, [pc, #448]	@ (8003e10 <HAL_RCC_ClockConfig+0x1ec>)
 8003c50:	683b      	ldr	r3, [r7, #0]
 8003c52:	4313      	orrs	r3, r2
 8003c54:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c56:	4b6e      	ldr	r3, [pc, #440]	@ (8003e10 <HAL_RCC_ClockConfig+0x1ec>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f003 0307 	and.w	r3, r3, #7
 8003c5e:	683a      	ldr	r2, [r7, #0]
 8003c60:	429a      	cmp	r2, r3
 8003c62:	d001      	beq.n	8003c68 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003c64:	2301      	movs	r3, #1
 8003c66:	e0cf      	b.n	8003e08 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f003 0302 	and.w	r3, r3, #2
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d010      	beq.n	8003c96 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	689a      	ldr	r2, [r3, #8]
 8003c78:	4b66      	ldr	r3, [pc, #408]	@ (8003e14 <HAL_RCC_ClockConfig+0x1f0>)
 8003c7a:	689b      	ldr	r3, [r3, #8]
 8003c7c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003c80:	429a      	cmp	r2, r3
 8003c82:	d908      	bls.n	8003c96 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c84:	4b63      	ldr	r3, [pc, #396]	@ (8003e14 <HAL_RCC_ClockConfig+0x1f0>)
 8003c86:	689b      	ldr	r3, [r3, #8]
 8003c88:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	689b      	ldr	r3, [r3, #8]
 8003c90:	4960      	ldr	r1, [pc, #384]	@ (8003e14 <HAL_RCC_ClockConfig+0x1f0>)
 8003c92:	4313      	orrs	r3, r2
 8003c94:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f003 0301 	and.w	r3, r3, #1
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d04c      	beq.n	8003d3c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	685b      	ldr	r3, [r3, #4]
 8003ca6:	2b03      	cmp	r3, #3
 8003ca8:	d107      	bne.n	8003cba <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003caa:	4b5a      	ldr	r3, [pc, #360]	@ (8003e14 <HAL_RCC_ClockConfig+0x1f0>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d121      	bne.n	8003cfa <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	e0a6      	b.n	8003e08 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	685b      	ldr	r3, [r3, #4]
 8003cbe:	2b02      	cmp	r3, #2
 8003cc0:	d107      	bne.n	8003cd2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003cc2:	4b54      	ldr	r3, [pc, #336]	@ (8003e14 <HAL_RCC_ClockConfig+0x1f0>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d115      	bne.n	8003cfa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003cce:	2301      	movs	r3, #1
 8003cd0:	e09a      	b.n	8003e08 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d107      	bne.n	8003cea <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003cda:	4b4e      	ldr	r3, [pc, #312]	@ (8003e14 <HAL_RCC_ClockConfig+0x1f0>)
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f003 0302 	and.w	r3, r3, #2
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d109      	bne.n	8003cfa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003ce6:	2301      	movs	r3, #1
 8003ce8:	e08e      	b.n	8003e08 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003cea:	4b4a      	ldr	r3, [pc, #296]	@ (8003e14 <HAL_RCC_ClockConfig+0x1f0>)
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d101      	bne.n	8003cfa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003cf6:	2301      	movs	r3, #1
 8003cf8:	e086      	b.n	8003e08 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003cfa:	4b46      	ldr	r3, [pc, #280]	@ (8003e14 <HAL_RCC_ClockConfig+0x1f0>)
 8003cfc:	689b      	ldr	r3, [r3, #8]
 8003cfe:	f023 0203 	bic.w	r2, r3, #3
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	685b      	ldr	r3, [r3, #4]
 8003d06:	4943      	ldr	r1, [pc, #268]	@ (8003e14 <HAL_RCC_ClockConfig+0x1f0>)
 8003d08:	4313      	orrs	r3, r2
 8003d0a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d0c:	f7fd fbde 	bl	80014cc <HAL_GetTick>
 8003d10:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d12:	e00a      	b.n	8003d2a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d14:	f7fd fbda 	bl	80014cc <HAL_GetTick>
 8003d18:	4602      	mov	r2, r0
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	1ad3      	subs	r3, r2, r3
 8003d1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d22:	4293      	cmp	r3, r2
 8003d24:	d901      	bls.n	8003d2a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003d26:	2303      	movs	r3, #3
 8003d28:	e06e      	b.n	8003e08 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d2a:	4b3a      	ldr	r3, [pc, #232]	@ (8003e14 <HAL_RCC_ClockConfig+0x1f0>)
 8003d2c:	689b      	ldr	r3, [r3, #8]
 8003d2e:	f003 020c 	and.w	r2, r3, #12
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	685b      	ldr	r3, [r3, #4]
 8003d36:	009b      	lsls	r3, r3, #2
 8003d38:	429a      	cmp	r2, r3
 8003d3a:	d1eb      	bne.n	8003d14 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f003 0302 	and.w	r3, r3, #2
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d010      	beq.n	8003d6a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	689a      	ldr	r2, [r3, #8]
 8003d4c:	4b31      	ldr	r3, [pc, #196]	@ (8003e14 <HAL_RCC_ClockConfig+0x1f0>)
 8003d4e:	689b      	ldr	r3, [r3, #8]
 8003d50:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003d54:	429a      	cmp	r2, r3
 8003d56:	d208      	bcs.n	8003d6a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d58:	4b2e      	ldr	r3, [pc, #184]	@ (8003e14 <HAL_RCC_ClockConfig+0x1f0>)
 8003d5a:	689b      	ldr	r3, [r3, #8]
 8003d5c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	689b      	ldr	r3, [r3, #8]
 8003d64:	492b      	ldr	r1, [pc, #172]	@ (8003e14 <HAL_RCC_ClockConfig+0x1f0>)
 8003d66:	4313      	orrs	r3, r2
 8003d68:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003d6a:	4b29      	ldr	r3, [pc, #164]	@ (8003e10 <HAL_RCC_ClockConfig+0x1ec>)
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f003 0307 	and.w	r3, r3, #7
 8003d72:	683a      	ldr	r2, [r7, #0]
 8003d74:	429a      	cmp	r2, r3
 8003d76:	d210      	bcs.n	8003d9a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d78:	4b25      	ldr	r3, [pc, #148]	@ (8003e10 <HAL_RCC_ClockConfig+0x1ec>)
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f023 0207 	bic.w	r2, r3, #7
 8003d80:	4923      	ldr	r1, [pc, #140]	@ (8003e10 <HAL_RCC_ClockConfig+0x1ec>)
 8003d82:	683b      	ldr	r3, [r7, #0]
 8003d84:	4313      	orrs	r3, r2
 8003d86:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d88:	4b21      	ldr	r3, [pc, #132]	@ (8003e10 <HAL_RCC_ClockConfig+0x1ec>)
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f003 0307 	and.w	r3, r3, #7
 8003d90:	683a      	ldr	r2, [r7, #0]
 8003d92:	429a      	cmp	r2, r3
 8003d94:	d001      	beq.n	8003d9a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003d96:	2301      	movs	r3, #1
 8003d98:	e036      	b.n	8003e08 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f003 0304 	and.w	r3, r3, #4
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d008      	beq.n	8003db8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003da6:	4b1b      	ldr	r3, [pc, #108]	@ (8003e14 <HAL_RCC_ClockConfig+0x1f0>)
 8003da8:	689b      	ldr	r3, [r3, #8]
 8003daa:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	68db      	ldr	r3, [r3, #12]
 8003db2:	4918      	ldr	r1, [pc, #96]	@ (8003e14 <HAL_RCC_ClockConfig+0x1f0>)
 8003db4:	4313      	orrs	r3, r2
 8003db6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f003 0308 	and.w	r3, r3, #8
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d009      	beq.n	8003dd8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003dc4:	4b13      	ldr	r3, [pc, #76]	@ (8003e14 <HAL_RCC_ClockConfig+0x1f0>)
 8003dc6:	689b      	ldr	r3, [r3, #8]
 8003dc8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	691b      	ldr	r3, [r3, #16]
 8003dd0:	00db      	lsls	r3, r3, #3
 8003dd2:	4910      	ldr	r1, [pc, #64]	@ (8003e14 <HAL_RCC_ClockConfig+0x1f0>)
 8003dd4:	4313      	orrs	r3, r2
 8003dd6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003dd8:	f000 f824 	bl	8003e24 <HAL_RCC_GetSysClockFreq>
 8003ddc:	4602      	mov	r2, r0
 8003dde:	4b0d      	ldr	r3, [pc, #52]	@ (8003e14 <HAL_RCC_ClockConfig+0x1f0>)
 8003de0:	689b      	ldr	r3, [r3, #8]
 8003de2:	091b      	lsrs	r3, r3, #4
 8003de4:	f003 030f 	and.w	r3, r3, #15
 8003de8:	490b      	ldr	r1, [pc, #44]	@ (8003e18 <HAL_RCC_ClockConfig+0x1f4>)
 8003dea:	5ccb      	ldrb	r3, [r1, r3]
 8003dec:	f003 031f 	and.w	r3, r3, #31
 8003df0:	fa22 f303 	lsr.w	r3, r2, r3
 8003df4:	4a09      	ldr	r2, [pc, #36]	@ (8003e1c <HAL_RCC_ClockConfig+0x1f8>)
 8003df6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003df8:	4b09      	ldr	r3, [pc, #36]	@ (8003e20 <HAL_RCC_ClockConfig+0x1fc>)
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	f7fd fb15 	bl	800142c <HAL_InitTick>
 8003e02:	4603      	mov	r3, r0
 8003e04:	72fb      	strb	r3, [r7, #11]

  return status;
 8003e06:	7afb      	ldrb	r3, [r7, #11]
}
 8003e08:	4618      	mov	r0, r3
 8003e0a:	3710      	adds	r7, #16
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	bd80      	pop	{r7, pc}
 8003e10:	40022000 	.word	0x40022000
 8003e14:	40021000 	.word	0x40021000
 8003e18:	0800962c 	.word	0x0800962c
 8003e1c:	20000050 	.word	0x20000050
 8003e20:	20000054 	.word	0x20000054

08003e24 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e24:	b480      	push	{r7}
 8003e26:	b089      	sub	sp, #36	@ 0x24
 8003e28:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	61fb      	str	r3, [r7, #28]
 8003e2e:	2300      	movs	r3, #0
 8003e30:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003e32:	4b3e      	ldr	r3, [pc, #248]	@ (8003f2c <HAL_RCC_GetSysClockFreq+0x108>)
 8003e34:	689b      	ldr	r3, [r3, #8]
 8003e36:	f003 030c 	and.w	r3, r3, #12
 8003e3a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003e3c:	4b3b      	ldr	r3, [pc, #236]	@ (8003f2c <HAL_RCC_GetSysClockFreq+0x108>)
 8003e3e:	68db      	ldr	r3, [r3, #12]
 8003e40:	f003 0303 	and.w	r3, r3, #3
 8003e44:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003e46:	693b      	ldr	r3, [r7, #16]
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d005      	beq.n	8003e58 <HAL_RCC_GetSysClockFreq+0x34>
 8003e4c:	693b      	ldr	r3, [r7, #16]
 8003e4e:	2b0c      	cmp	r3, #12
 8003e50:	d121      	bne.n	8003e96 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	2b01      	cmp	r3, #1
 8003e56:	d11e      	bne.n	8003e96 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003e58:	4b34      	ldr	r3, [pc, #208]	@ (8003f2c <HAL_RCC_GetSysClockFreq+0x108>)
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f003 0308 	and.w	r3, r3, #8
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d107      	bne.n	8003e74 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003e64:	4b31      	ldr	r3, [pc, #196]	@ (8003f2c <HAL_RCC_GetSysClockFreq+0x108>)
 8003e66:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003e6a:	0a1b      	lsrs	r3, r3, #8
 8003e6c:	f003 030f 	and.w	r3, r3, #15
 8003e70:	61fb      	str	r3, [r7, #28]
 8003e72:	e005      	b.n	8003e80 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003e74:	4b2d      	ldr	r3, [pc, #180]	@ (8003f2c <HAL_RCC_GetSysClockFreq+0x108>)
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	091b      	lsrs	r3, r3, #4
 8003e7a:	f003 030f 	and.w	r3, r3, #15
 8003e7e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003e80:	4a2b      	ldr	r2, [pc, #172]	@ (8003f30 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003e82:	69fb      	ldr	r3, [r7, #28]
 8003e84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e88:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003e8a:	693b      	ldr	r3, [r7, #16]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d10d      	bne.n	8003eac <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003e90:	69fb      	ldr	r3, [r7, #28]
 8003e92:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003e94:	e00a      	b.n	8003eac <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003e96:	693b      	ldr	r3, [r7, #16]
 8003e98:	2b04      	cmp	r3, #4
 8003e9a:	d102      	bne.n	8003ea2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003e9c:	4b25      	ldr	r3, [pc, #148]	@ (8003f34 <HAL_RCC_GetSysClockFreq+0x110>)
 8003e9e:	61bb      	str	r3, [r7, #24]
 8003ea0:	e004      	b.n	8003eac <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003ea2:	693b      	ldr	r3, [r7, #16]
 8003ea4:	2b08      	cmp	r3, #8
 8003ea6:	d101      	bne.n	8003eac <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003ea8:	4b23      	ldr	r3, [pc, #140]	@ (8003f38 <HAL_RCC_GetSysClockFreq+0x114>)
 8003eaa:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003eac:	693b      	ldr	r3, [r7, #16]
 8003eae:	2b0c      	cmp	r3, #12
 8003eb0:	d134      	bne.n	8003f1c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003eb2:	4b1e      	ldr	r3, [pc, #120]	@ (8003f2c <HAL_RCC_GetSysClockFreq+0x108>)
 8003eb4:	68db      	ldr	r3, [r3, #12]
 8003eb6:	f003 0303 	and.w	r3, r3, #3
 8003eba:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003ebc:	68bb      	ldr	r3, [r7, #8]
 8003ebe:	2b02      	cmp	r3, #2
 8003ec0:	d003      	beq.n	8003eca <HAL_RCC_GetSysClockFreq+0xa6>
 8003ec2:	68bb      	ldr	r3, [r7, #8]
 8003ec4:	2b03      	cmp	r3, #3
 8003ec6:	d003      	beq.n	8003ed0 <HAL_RCC_GetSysClockFreq+0xac>
 8003ec8:	e005      	b.n	8003ed6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003eca:	4b1a      	ldr	r3, [pc, #104]	@ (8003f34 <HAL_RCC_GetSysClockFreq+0x110>)
 8003ecc:	617b      	str	r3, [r7, #20]
      break;
 8003ece:	e005      	b.n	8003edc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003ed0:	4b19      	ldr	r3, [pc, #100]	@ (8003f38 <HAL_RCC_GetSysClockFreq+0x114>)
 8003ed2:	617b      	str	r3, [r7, #20]
      break;
 8003ed4:	e002      	b.n	8003edc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003ed6:	69fb      	ldr	r3, [r7, #28]
 8003ed8:	617b      	str	r3, [r7, #20]
      break;
 8003eda:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003edc:	4b13      	ldr	r3, [pc, #76]	@ (8003f2c <HAL_RCC_GetSysClockFreq+0x108>)
 8003ede:	68db      	ldr	r3, [r3, #12]
 8003ee0:	091b      	lsrs	r3, r3, #4
 8003ee2:	f003 0307 	and.w	r3, r3, #7
 8003ee6:	3301      	adds	r3, #1
 8003ee8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003eea:	4b10      	ldr	r3, [pc, #64]	@ (8003f2c <HAL_RCC_GetSysClockFreq+0x108>)
 8003eec:	68db      	ldr	r3, [r3, #12]
 8003eee:	0a1b      	lsrs	r3, r3, #8
 8003ef0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003ef4:	697a      	ldr	r2, [r7, #20]
 8003ef6:	fb03 f202 	mul.w	r2, r3, r2
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f00:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003f02:	4b0a      	ldr	r3, [pc, #40]	@ (8003f2c <HAL_RCC_GetSysClockFreq+0x108>)
 8003f04:	68db      	ldr	r3, [r3, #12]
 8003f06:	0e5b      	lsrs	r3, r3, #25
 8003f08:	f003 0303 	and.w	r3, r3, #3
 8003f0c:	3301      	adds	r3, #1
 8003f0e:	005b      	lsls	r3, r3, #1
 8003f10:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003f12:	697a      	ldr	r2, [r7, #20]
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f1a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003f1c:	69bb      	ldr	r3, [r7, #24]
}
 8003f1e:	4618      	mov	r0, r3
 8003f20:	3724      	adds	r7, #36	@ 0x24
 8003f22:	46bd      	mov	sp, r7
 8003f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f28:	4770      	bx	lr
 8003f2a:	bf00      	nop
 8003f2c:	40021000 	.word	0x40021000
 8003f30:	0800963c 	.word	0x0800963c
 8003f34:	00f42400 	.word	0x00f42400
 8003f38:	007a1200 	.word	0x007a1200

08003f3c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	b086      	sub	sp, #24
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003f44:	2300      	movs	r3, #0
 8003f46:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003f48:	4b2a      	ldr	r3, [pc, #168]	@ (8003ff4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003f4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d003      	beq.n	8003f5c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003f54:	f7ff fa16 	bl	8003384 <HAL_PWREx_GetVoltageRange>
 8003f58:	6178      	str	r0, [r7, #20]
 8003f5a:	e014      	b.n	8003f86 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003f5c:	4b25      	ldr	r3, [pc, #148]	@ (8003ff4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003f5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f60:	4a24      	ldr	r2, [pc, #144]	@ (8003ff4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003f62:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f66:	6593      	str	r3, [r2, #88]	@ 0x58
 8003f68:	4b22      	ldr	r3, [pc, #136]	@ (8003ff4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003f6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f6c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f70:	60fb      	str	r3, [r7, #12]
 8003f72:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003f74:	f7ff fa06 	bl	8003384 <HAL_PWREx_GetVoltageRange>
 8003f78:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003f7a:	4b1e      	ldr	r3, [pc, #120]	@ (8003ff4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003f7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f7e:	4a1d      	ldr	r2, [pc, #116]	@ (8003ff4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003f80:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f84:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003f86:	697b      	ldr	r3, [r7, #20]
 8003f88:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f8c:	d10b      	bne.n	8003fa6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	2b80      	cmp	r3, #128	@ 0x80
 8003f92:	d919      	bls.n	8003fc8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2ba0      	cmp	r3, #160	@ 0xa0
 8003f98:	d902      	bls.n	8003fa0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003f9a:	2302      	movs	r3, #2
 8003f9c:	613b      	str	r3, [r7, #16]
 8003f9e:	e013      	b.n	8003fc8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003fa0:	2301      	movs	r3, #1
 8003fa2:	613b      	str	r3, [r7, #16]
 8003fa4:	e010      	b.n	8003fc8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	2b80      	cmp	r3, #128	@ 0x80
 8003faa:	d902      	bls.n	8003fb2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003fac:	2303      	movs	r3, #3
 8003fae:	613b      	str	r3, [r7, #16]
 8003fb0:	e00a      	b.n	8003fc8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2b80      	cmp	r3, #128	@ 0x80
 8003fb6:	d102      	bne.n	8003fbe <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003fb8:	2302      	movs	r3, #2
 8003fba:	613b      	str	r3, [r7, #16]
 8003fbc:	e004      	b.n	8003fc8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	2b70      	cmp	r3, #112	@ 0x70
 8003fc2:	d101      	bne.n	8003fc8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003fc4:	2301      	movs	r3, #1
 8003fc6:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003fc8:	4b0b      	ldr	r3, [pc, #44]	@ (8003ff8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f023 0207 	bic.w	r2, r3, #7
 8003fd0:	4909      	ldr	r1, [pc, #36]	@ (8003ff8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003fd2:	693b      	ldr	r3, [r7, #16]
 8003fd4:	4313      	orrs	r3, r2
 8003fd6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003fd8:	4b07      	ldr	r3, [pc, #28]	@ (8003ff8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f003 0307 	and.w	r3, r3, #7
 8003fe0:	693a      	ldr	r2, [r7, #16]
 8003fe2:	429a      	cmp	r2, r3
 8003fe4:	d001      	beq.n	8003fea <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003fe6:	2301      	movs	r3, #1
 8003fe8:	e000      	b.n	8003fec <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003fea:	2300      	movs	r3, #0
}
 8003fec:	4618      	mov	r0, r3
 8003fee:	3718      	adds	r7, #24
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	bd80      	pop	{r7, pc}
 8003ff4:	40021000 	.word	0x40021000
 8003ff8:	40022000 	.word	0x40022000

08003ffc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b086      	sub	sp, #24
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004004:	2300      	movs	r3, #0
 8004006:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004008:	2300      	movs	r3, #0
 800400a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004014:	2b00      	cmp	r3, #0
 8004016:	d041      	beq.n	800409c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800401c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004020:	d02a      	beq.n	8004078 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004022:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004026:	d824      	bhi.n	8004072 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004028:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800402c:	d008      	beq.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800402e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004032:	d81e      	bhi.n	8004072 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004034:	2b00      	cmp	r3, #0
 8004036:	d00a      	beq.n	800404e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004038:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800403c:	d010      	beq.n	8004060 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800403e:	e018      	b.n	8004072 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004040:	4b86      	ldr	r3, [pc, #536]	@ (800425c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004042:	68db      	ldr	r3, [r3, #12]
 8004044:	4a85      	ldr	r2, [pc, #532]	@ (800425c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004046:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800404a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800404c:	e015      	b.n	800407a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	3304      	adds	r3, #4
 8004052:	2100      	movs	r1, #0
 8004054:	4618      	mov	r0, r3
 8004056:	f000 facb 	bl	80045f0 <RCCEx_PLLSAI1_Config>
 800405a:	4603      	mov	r3, r0
 800405c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800405e:	e00c      	b.n	800407a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	3320      	adds	r3, #32
 8004064:	2100      	movs	r1, #0
 8004066:	4618      	mov	r0, r3
 8004068:	f000 fbb6 	bl	80047d8 <RCCEx_PLLSAI2_Config>
 800406c:	4603      	mov	r3, r0
 800406e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004070:	e003      	b.n	800407a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004072:	2301      	movs	r3, #1
 8004074:	74fb      	strb	r3, [r7, #19]
      break;
 8004076:	e000      	b.n	800407a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004078:	bf00      	nop
    }

    if(ret == HAL_OK)
 800407a:	7cfb      	ldrb	r3, [r7, #19]
 800407c:	2b00      	cmp	r3, #0
 800407e:	d10b      	bne.n	8004098 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004080:	4b76      	ldr	r3, [pc, #472]	@ (800425c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004082:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004086:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800408e:	4973      	ldr	r1, [pc, #460]	@ (800425c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004090:	4313      	orrs	r3, r2
 8004092:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004096:	e001      	b.n	800409c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004098:	7cfb      	ldrb	r3, [r7, #19]
 800409a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d041      	beq.n	800412c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80040ac:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80040b0:	d02a      	beq.n	8004108 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80040b2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80040b6:	d824      	bhi.n	8004102 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80040b8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80040bc:	d008      	beq.n	80040d0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80040be:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80040c2:	d81e      	bhi.n	8004102 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d00a      	beq.n	80040de <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80040c8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80040cc:	d010      	beq.n	80040f0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80040ce:	e018      	b.n	8004102 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80040d0:	4b62      	ldr	r3, [pc, #392]	@ (800425c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040d2:	68db      	ldr	r3, [r3, #12]
 80040d4:	4a61      	ldr	r2, [pc, #388]	@ (800425c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040da:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80040dc:	e015      	b.n	800410a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	3304      	adds	r3, #4
 80040e2:	2100      	movs	r1, #0
 80040e4:	4618      	mov	r0, r3
 80040e6:	f000 fa83 	bl	80045f0 <RCCEx_PLLSAI1_Config>
 80040ea:	4603      	mov	r3, r0
 80040ec:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80040ee:	e00c      	b.n	800410a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	3320      	adds	r3, #32
 80040f4:	2100      	movs	r1, #0
 80040f6:	4618      	mov	r0, r3
 80040f8:	f000 fb6e 	bl	80047d8 <RCCEx_PLLSAI2_Config>
 80040fc:	4603      	mov	r3, r0
 80040fe:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004100:	e003      	b.n	800410a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004102:	2301      	movs	r3, #1
 8004104:	74fb      	strb	r3, [r7, #19]
      break;
 8004106:	e000      	b.n	800410a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004108:	bf00      	nop
    }

    if(ret == HAL_OK)
 800410a:	7cfb      	ldrb	r3, [r7, #19]
 800410c:	2b00      	cmp	r3, #0
 800410e:	d10b      	bne.n	8004128 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004110:	4b52      	ldr	r3, [pc, #328]	@ (800425c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004112:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004116:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800411e:	494f      	ldr	r1, [pc, #316]	@ (800425c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004120:	4313      	orrs	r3, r2
 8004122:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004126:	e001      	b.n	800412c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004128:	7cfb      	ldrb	r3, [r7, #19]
 800412a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004134:	2b00      	cmp	r3, #0
 8004136:	f000 80a0 	beq.w	800427a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800413a:	2300      	movs	r3, #0
 800413c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800413e:	4b47      	ldr	r3, [pc, #284]	@ (800425c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004140:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004142:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004146:	2b00      	cmp	r3, #0
 8004148:	d101      	bne.n	800414e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800414a:	2301      	movs	r3, #1
 800414c:	e000      	b.n	8004150 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800414e:	2300      	movs	r3, #0
 8004150:	2b00      	cmp	r3, #0
 8004152:	d00d      	beq.n	8004170 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004154:	4b41      	ldr	r3, [pc, #260]	@ (800425c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004156:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004158:	4a40      	ldr	r2, [pc, #256]	@ (800425c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800415a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800415e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004160:	4b3e      	ldr	r3, [pc, #248]	@ (800425c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004162:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004164:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004168:	60bb      	str	r3, [r7, #8]
 800416a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800416c:	2301      	movs	r3, #1
 800416e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004170:	4b3b      	ldr	r3, [pc, #236]	@ (8004260 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	4a3a      	ldr	r2, [pc, #232]	@ (8004260 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004176:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800417a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800417c:	f7fd f9a6 	bl	80014cc <HAL_GetTick>
 8004180:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004182:	e009      	b.n	8004198 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004184:	f7fd f9a2 	bl	80014cc <HAL_GetTick>
 8004188:	4602      	mov	r2, r0
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	1ad3      	subs	r3, r2, r3
 800418e:	2b02      	cmp	r3, #2
 8004190:	d902      	bls.n	8004198 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8004192:	2303      	movs	r3, #3
 8004194:	74fb      	strb	r3, [r7, #19]
        break;
 8004196:	e005      	b.n	80041a4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004198:	4b31      	ldr	r3, [pc, #196]	@ (8004260 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d0ef      	beq.n	8004184 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80041a4:	7cfb      	ldrb	r3, [r7, #19]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d15c      	bne.n	8004264 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80041aa:	4b2c      	ldr	r3, [pc, #176]	@ (800425c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041b0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80041b4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80041b6:	697b      	ldr	r3, [r7, #20]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d01f      	beq.n	80041fc <HAL_RCCEx_PeriphCLKConfig+0x200>
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80041c2:	697a      	ldr	r2, [r7, #20]
 80041c4:	429a      	cmp	r2, r3
 80041c6:	d019      	beq.n	80041fc <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80041c8:	4b24      	ldr	r3, [pc, #144]	@ (800425c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80041d2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80041d4:	4b21      	ldr	r3, [pc, #132]	@ (800425c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041da:	4a20      	ldr	r2, [pc, #128]	@ (800425c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80041e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80041e4:	4b1d      	ldr	r3, [pc, #116]	@ (800425c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041ea:	4a1c      	ldr	r2, [pc, #112]	@ (800425c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041ec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80041f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80041f4:	4a19      	ldr	r2, [pc, #100]	@ (800425c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041f6:	697b      	ldr	r3, [r7, #20]
 80041f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80041fc:	697b      	ldr	r3, [r7, #20]
 80041fe:	f003 0301 	and.w	r3, r3, #1
 8004202:	2b00      	cmp	r3, #0
 8004204:	d016      	beq.n	8004234 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004206:	f7fd f961 	bl	80014cc <HAL_GetTick>
 800420a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800420c:	e00b      	b.n	8004226 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800420e:	f7fd f95d 	bl	80014cc <HAL_GetTick>
 8004212:	4602      	mov	r2, r0
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	1ad3      	subs	r3, r2, r3
 8004218:	f241 3288 	movw	r2, #5000	@ 0x1388
 800421c:	4293      	cmp	r3, r2
 800421e:	d902      	bls.n	8004226 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8004220:	2303      	movs	r3, #3
 8004222:	74fb      	strb	r3, [r7, #19]
            break;
 8004224:	e006      	b.n	8004234 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004226:	4b0d      	ldr	r3, [pc, #52]	@ (800425c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004228:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800422c:	f003 0302 	and.w	r3, r3, #2
 8004230:	2b00      	cmp	r3, #0
 8004232:	d0ec      	beq.n	800420e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004234:	7cfb      	ldrb	r3, [r7, #19]
 8004236:	2b00      	cmp	r3, #0
 8004238:	d10c      	bne.n	8004254 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800423a:	4b08      	ldr	r3, [pc, #32]	@ (800425c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800423c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004240:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800424a:	4904      	ldr	r1, [pc, #16]	@ (800425c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800424c:	4313      	orrs	r3, r2
 800424e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004252:	e009      	b.n	8004268 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004254:	7cfb      	ldrb	r3, [r7, #19]
 8004256:	74bb      	strb	r3, [r7, #18]
 8004258:	e006      	b.n	8004268 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800425a:	bf00      	nop
 800425c:	40021000 	.word	0x40021000
 8004260:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004264:	7cfb      	ldrb	r3, [r7, #19]
 8004266:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004268:	7c7b      	ldrb	r3, [r7, #17]
 800426a:	2b01      	cmp	r3, #1
 800426c:	d105      	bne.n	800427a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800426e:	4b9e      	ldr	r3, [pc, #632]	@ (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004270:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004272:	4a9d      	ldr	r2, [pc, #628]	@ (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004274:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004278:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f003 0301 	and.w	r3, r3, #1
 8004282:	2b00      	cmp	r3, #0
 8004284:	d00a      	beq.n	800429c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004286:	4b98      	ldr	r3, [pc, #608]	@ (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004288:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800428c:	f023 0203 	bic.w	r2, r3, #3
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004294:	4994      	ldr	r1, [pc, #592]	@ (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004296:	4313      	orrs	r3, r2
 8004298:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f003 0302 	and.w	r3, r3, #2
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d00a      	beq.n	80042be <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80042a8:	4b8f      	ldr	r3, [pc, #572]	@ (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042ae:	f023 020c 	bic.w	r2, r3, #12
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042b6:	498c      	ldr	r1, [pc, #560]	@ (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042b8:	4313      	orrs	r3, r2
 80042ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f003 0304 	and.w	r3, r3, #4
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d00a      	beq.n	80042e0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80042ca:	4b87      	ldr	r3, [pc, #540]	@ (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042d0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042d8:	4983      	ldr	r1, [pc, #524]	@ (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042da:	4313      	orrs	r3, r2
 80042dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f003 0308 	and.w	r3, r3, #8
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d00a      	beq.n	8004302 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80042ec:	4b7e      	ldr	r3, [pc, #504]	@ (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042f2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042fa:	497b      	ldr	r1, [pc, #492]	@ (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042fc:	4313      	orrs	r3, r2
 80042fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f003 0310 	and.w	r3, r3, #16
 800430a:	2b00      	cmp	r3, #0
 800430c:	d00a      	beq.n	8004324 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800430e:	4b76      	ldr	r3, [pc, #472]	@ (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004310:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004314:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800431c:	4972      	ldr	r1, [pc, #456]	@ (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800431e:	4313      	orrs	r3, r2
 8004320:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f003 0320 	and.w	r3, r3, #32
 800432c:	2b00      	cmp	r3, #0
 800432e:	d00a      	beq.n	8004346 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004330:	4b6d      	ldr	r3, [pc, #436]	@ (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004332:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004336:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800433e:	496a      	ldr	r1, [pc, #424]	@ (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004340:	4313      	orrs	r3, r2
 8004342:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800434e:	2b00      	cmp	r3, #0
 8004350:	d00a      	beq.n	8004368 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004352:	4b65      	ldr	r3, [pc, #404]	@ (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004354:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004358:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004360:	4961      	ldr	r1, [pc, #388]	@ (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004362:	4313      	orrs	r3, r2
 8004364:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004370:	2b00      	cmp	r3, #0
 8004372:	d00a      	beq.n	800438a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004374:	4b5c      	ldr	r3, [pc, #368]	@ (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004376:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800437a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004382:	4959      	ldr	r1, [pc, #356]	@ (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004384:	4313      	orrs	r3, r2
 8004386:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004392:	2b00      	cmp	r3, #0
 8004394:	d00a      	beq.n	80043ac <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004396:	4b54      	ldr	r3, [pc, #336]	@ (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004398:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800439c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043a4:	4950      	ldr	r1, [pc, #320]	@ (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043a6:	4313      	orrs	r3, r2
 80043a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d00a      	beq.n	80043ce <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80043b8:	4b4b      	ldr	r3, [pc, #300]	@ (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043be:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043c6:	4948      	ldr	r1, [pc, #288]	@ (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043c8:	4313      	orrs	r3, r2
 80043ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d00a      	beq.n	80043f0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80043da:	4b43      	ldr	r3, [pc, #268]	@ (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043e0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043e8:	493f      	ldr	r1, [pc, #252]	@ (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043ea:	4313      	orrs	r3, r2
 80043ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d028      	beq.n	800444e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80043fc:	4b3a      	ldr	r3, [pc, #232]	@ (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004402:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800440a:	4937      	ldr	r1, [pc, #220]	@ (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800440c:	4313      	orrs	r3, r2
 800440e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004416:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800441a:	d106      	bne.n	800442a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800441c:	4b32      	ldr	r3, [pc, #200]	@ (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800441e:	68db      	ldr	r3, [r3, #12]
 8004420:	4a31      	ldr	r2, [pc, #196]	@ (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004422:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004426:	60d3      	str	r3, [r2, #12]
 8004428:	e011      	b.n	800444e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800442e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004432:	d10c      	bne.n	800444e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	3304      	adds	r3, #4
 8004438:	2101      	movs	r1, #1
 800443a:	4618      	mov	r0, r3
 800443c:	f000 f8d8 	bl	80045f0 <RCCEx_PLLSAI1_Config>
 8004440:	4603      	mov	r3, r0
 8004442:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004444:	7cfb      	ldrb	r3, [r7, #19]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d001      	beq.n	800444e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800444a:	7cfb      	ldrb	r3, [r7, #19]
 800444c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004456:	2b00      	cmp	r3, #0
 8004458:	d028      	beq.n	80044ac <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800445a:	4b23      	ldr	r3, [pc, #140]	@ (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800445c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004460:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004468:	491f      	ldr	r1, [pc, #124]	@ (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800446a:	4313      	orrs	r3, r2
 800446c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004474:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004478:	d106      	bne.n	8004488 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800447a:	4b1b      	ldr	r3, [pc, #108]	@ (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800447c:	68db      	ldr	r3, [r3, #12]
 800447e:	4a1a      	ldr	r2, [pc, #104]	@ (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004480:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004484:	60d3      	str	r3, [r2, #12]
 8004486:	e011      	b.n	80044ac <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800448c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004490:	d10c      	bne.n	80044ac <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	3304      	adds	r3, #4
 8004496:	2101      	movs	r1, #1
 8004498:	4618      	mov	r0, r3
 800449a:	f000 f8a9 	bl	80045f0 <RCCEx_PLLSAI1_Config>
 800449e:	4603      	mov	r3, r0
 80044a0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80044a2:	7cfb      	ldrb	r3, [r7, #19]
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d001      	beq.n	80044ac <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80044a8:	7cfb      	ldrb	r3, [r7, #19]
 80044aa:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d02b      	beq.n	8004510 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80044b8:	4b0b      	ldr	r3, [pc, #44]	@ (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044be:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80044c6:	4908      	ldr	r1, [pc, #32]	@ (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044c8:	4313      	orrs	r3, r2
 80044ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80044d2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80044d6:	d109      	bne.n	80044ec <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80044d8:	4b03      	ldr	r3, [pc, #12]	@ (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044da:	68db      	ldr	r3, [r3, #12]
 80044dc:	4a02      	ldr	r2, [pc, #8]	@ (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80044e2:	60d3      	str	r3, [r2, #12]
 80044e4:	e014      	b.n	8004510 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80044e6:	bf00      	nop
 80044e8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80044f0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80044f4:	d10c      	bne.n	8004510 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	3304      	adds	r3, #4
 80044fa:	2101      	movs	r1, #1
 80044fc:	4618      	mov	r0, r3
 80044fe:	f000 f877 	bl	80045f0 <RCCEx_PLLSAI1_Config>
 8004502:	4603      	mov	r3, r0
 8004504:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004506:	7cfb      	ldrb	r3, [r7, #19]
 8004508:	2b00      	cmp	r3, #0
 800450a:	d001      	beq.n	8004510 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800450c:	7cfb      	ldrb	r3, [r7, #19]
 800450e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004518:	2b00      	cmp	r3, #0
 800451a:	d02f      	beq.n	800457c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800451c:	4b2b      	ldr	r3, [pc, #172]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800451e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004522:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800452a:	4928      	ldr	r1, [pc, #160]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800452c:	4313      	orrs	r3, r2
 800452e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004536:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800453a:	d10d      	bne.n	8004558 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	3304      	adds	r3, #4
 8004540:	2102      	movs	r1, #2
 8004542:	4618      	mov	r0, r3
 8004544:	f000 f854 	bl	80045f0 <RCCEx_PLLSAI1_Config>
 8004548:	4603      	mov	r3, r0
 800454a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800454c:	7cfb      	ldrb	r3, [r7, #19]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d014      	beq.n	800457c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004552:	7cfb      	ldrb	r3, [r7, #19]
 8004554:	74bb      	strb	r3, [r7, #18]
 8004556:	e011      	b.n	800457c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800455c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004560:	d10c      	bne.n	800457c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	3320      	adds	r3, #32
 8004566:	2102      	movs	r1, #2
 8004568:	4618      	mov	r0, r3
 800456a:	f000 f935 	bl	80047d8 <RCCEx_PLLSAI2_Config>
 800456e:	4603      	mov	r3, r0
 8004570:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004572:	7cfb      	ldrb	r3, [r7, #19]
 8004574:	2b00      	cmp	r3, #0
 8004576:	d001      	beq.n	800457c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004578:	7cfb      	ldrb	r3, [r7, #19]
 800457a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004584:	2b00      	cmp	r3, #0
 8004586:	d00a      	beq.n	800459e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004588:	4b10      	ldr	r3, [pc, #64]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800458a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800458e:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004596:	490d      	ldr	r1, [pc, #52]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004598:	4313      	orrs	r3, r2
 800459a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d00b      	beq.n	80045c2 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80045aa:	4b08      	ldr	r3, [pc, #32]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80045ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045b0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80045ba:	4904      	ldr	r1, [pc, #16]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80045bc:	4313      	orrs	r3, r2
 80045be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80045c2:	7cbb      	ldrb	r3, [r7, #18]
}
 80045c4:	4618      	mov	r0, r3
 80045c6:	3718      	adds	r7, #24
 80045c8:	46bd      	mov	sp, r7
 80045ca:	bd80      	pop	{r7, pc}
 80045cc:	40021000 	.word	0x40021000

080045d0 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80045d0:	b480      	push	{r7}
 80045d2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80045d4:	4b05      	ldr	r3, [pc, #20]	@ (80045ec <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	4a04      	ldr	r2, [pc, #16]	@ (80045ec <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80045da:	f043 0304 	orr.w	r3, r3, #4
 80045de:	6013      	str	r3, [r2, #0]
}
 80045e0:	bf00      	nop
 80045e2:	46bd      	mov	sp, r7
 80045e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e8:	4770      	bx	lr
 80045ea:	bf00      	nop
 80045ec:	40021000 	.word	0x40021000

080045f0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	b084      	sub	sp, #16
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	6078      	str	r0, [r7, #4]
 80045f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80045fa:	2300      	movs	r3, #0
 80045fc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80045fe:	4b75      	ldr	r3, [pc, #468]	@ (80047d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004600:	68db      	ldr	r3, [r3, #12]
 8004602:	f003 0303 	and.w	r3, r3, #3
 8004606:	2b00      	cmp	r3, #0
 8004608:	d018      	beq.n	800463c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800460a:	4b72      	ldr	r3, [pc, #456]	@ (80047d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800460c:	68db      	ldr	r3, [r3, #12]
 800460e:	f003 0203 	and.w	r2, r3, #3
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	429a      	cmp	r2, r3
 8004618:	d10d      	bne.n	8004636 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
       ||
 800461e:	2b00      	cmp	r3, #0
 8004620:	d009      	beq.n	8004636 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004622:	4b6c      	ldr	r3, [pc, #432]	@ (80047d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004624:	68db      	ldr	r3, [r3, #12]
 8004626:	091b      	lsrs	r3, r3, #4
 8004628:	f003 0307 	and.w	r3, r3, #7
 800462c:	1c5a      	adds	r2, r3, #1
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	685b      	ldr	r3, [r3, #4]
       ||
 8004632:	429a      	cmp	r2, r3
 8004634:	d047      	beq.n	80046c6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004636:	2301      	movs	r3, #1
 8004638:	73fb      	strb	r3, [r7, #15]
 800463a:	e044      	b.n	80046c6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	2b03      	cmp	r3, #3
 8004642:	d018      	beq.n	8004676 <RCCEx_PLLSAI1_Config+0x86>
 8004644:	2b03      	cmp	r3, #3
 8004646:	d825      	bhi.n	8004694 <RCCEx_PLLSAI1_Config+0xa4>
 8004648:	2b01      	cmp	r3, #1
 800464a:	d002      	beq.n	8004652 <RCCEx_PLLSAI1_Config+0x62>
 800464c:	2b02      	cmp	r3, #2
 800464e:	d009      	beq.n	8004664 <RCCEx_PLLSAI1_Config+0x74>
 8004650:	e020      	b.n	8004694 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004652:	4b60      	ldr	r3, [pc, #384]	@ (80047d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f003 0302 	and.w	r3, r3, #2
 800465a:	2b00      	cmp	r3, #0
 800465c:	d11d      	bne.n	800469a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800465e:	2301      	movs	r3, #1
 8004660:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004662:	e01a      	b.n	800469a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004664:	4b5b      	ldr	r3, [pc, #364]	@ (80047d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800466c:	2b00      	cmp	r3, #0
 800466e:	d116      	bne.n	800469e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004670:	2301      	movs	r3, #1
 8004672:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004674:	e013      	b.n	800469e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004676:	4b57      	ldr	r3, [pc, #348]	@ (80047d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800467e:	2b00      	cmp	r3, #0
 8004680:	d10f      	bne.n	80046a2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004682:	4b54      	ldr	r3, [pc, #336]	@ (80047d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800468a:	2b00      	cmp	r3, #0
 800468c:	d109      	bne.n	80046a2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800468e:	2301      	movs	r3, #1
 8004690:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004692:	e006      	b.n	80046a2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004694:	2301      	movs	r3, #1
 8004696:	73fb      	strb	r3, [r7, #15]
      break;
 8004698:	e004      	b.n	80046a4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800469a:	bf00      	nop
 800469c:	e002      	b.n	80046a4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800469e:	bf00      	nop
 80046a0:	e000      	b.n	80046a4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80046a2:	bf00      	nop
    }

    if(status == HAL_OK)
 80046a4:	7bfb      	ldrb	r3, [r7, #15]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d10d      	bne.n	80046c6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80046aa:	4b4a      	ldr	r3, [pc, #296]	@ (80047d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80046ac:	68db      	ldr	r3, [r3, #12]
 80046ae:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6819      	ldr	r1, [r3, #0]
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	685b      	ldr	r3, [r3, #4]
 80046ba:	3b01      	subs	r3, #1
 80046bc:	011b      	lsls	r3, r3, #4
 80046be:	430b      	orrs	r3, r1
 80046c0:	4944      	ldr	r1, [pc, #272]	@ (80047d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80046c2:	4313      	orrs	r3, r2
 80046c4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80046c6:	7bfb      	ldrb	r3, [r7, #15]
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d17d      	bne.n	80047c8 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80046cc:	4b41      	ldr	r3, [pc, #260]	@ (80047d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	4a40      	ldr	r2, [pc, #256]	@ (80047d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80046d2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80046d6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80046d8:	f7fc fef8 	bl	80014cc <HAL_GetTick>
 80046dc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80046de:	e009      	b.n	80046f4 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80046e0:	f7fc fef4 	bl	80014cc <HAL_GetTick>
 80046e4:	4602      	mov	r2, r0
 80046e6:	68bb      	ldr	r3, [r7, #8]
 80046e8:	1ad3      	subs	r3, r2, r3
 80046ea:	2b02      	cmp	r3, #2
 80046ec:	d902      	bls.n	80046f4 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80046ee:	2303      	movs	r3, #3
 80046f0:	73fb      	strb	r3, [r7, #15]
        break;
 80046f2:	e005      	b.n	8004700 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80046f4:	4b37      	ldr	r3, [pc, #220]	@ (80047d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d1ef      	bne.n	80046e0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004700:	7bfb      	ldrb	r3, [r7, #15]
 8004702:	2b00      	cmp	r3, #0
 8004704:	d160      	bne.n	80047c8 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004706:	683b      	ldr	r3, [r7, #0]
 8004708:	2b00      	cmp	r3, #0
 800470a:	d111      	bne.n	8004730 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800470c:	4b31      	ldr	r3, [pc, #196]	@ (80047d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800470e:	691b      	ldr	r3, [r3, #16]
 8004710:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004714:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004718:	687a      	ldr	r2, [r7, #4]
 800471a:	6892      	ldr	r2, [r2, #8]
 800471c:	0211      	lsls	r1, r2, #8
 800471e:	687a      	ldr	r2, [r7, #4]
 8004720:	68d2      	ldr	r2, [r2, #12]
 8004722:	0912      	lsrs	r2, r2, #4
 8004724:	0452      	lsls	r2, r2, #17
 8004726:	430a      	orrs	r2, r1
 8004728:	492a      	ldr	r1, [pc, #168]	@ (80047d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800472a:	4313      	orrs	r3, r2
 800472c:	610b      	str	r3, [r1, #16]
 800472e:	e027      	b.n	8004780 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004730:	683b      	ldr	r3, [r7, #0]
 8004732:	2b01      	cmp	r3, #1
 8004734:	d112      	bne.n	800475c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004736:	4b27      	ldr	r3, [pc, #156]	@ (80047d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004738:	691b      	ldr	r3, [r3, #16]
 800473a:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800473e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004742:	687a      	ldr	r2, [r7, #4]
 8004744:	6892      	ldr	r2, [r2, #8]
 8004746:	0211      	lsls	r1, r2, #8
 8004748:	687a      	ldr	r2, [r7, #4]
 800474a:	6912      	ldr	r2, [r2, #16]
 800474c:	0852      	lsrs	r2, r2, #1
 800474e:	3a01      	subs	r2, #1
 8004750:	0552      	lsls	r2, r2, #21
 8004752:	430a      	orrs	r2, r1
 8004754:	491f      	ldr	r1, [pc, #124]	@ (80047d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004756:	4313      	orrs	r3, r2
 8004758:	610b      	str	r3, [r1, #16]
 800475a:	e011      	b.n	8004780 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800475c:	4b1d      	ldr	r3, [pc, #116]	@ (80047d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800475e:	691b      	ldr	r3, [r3, #16]
 8004760:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004764:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004768:	687a      	ldr	r2, [r7, #4]
 800476a:	6892      	ldr	r2, [r2, #8]
 800476c:	0211      	lsls	r1, r2, #8
 800476e:	687a      	ldr	r2, [r7, #4]
 8004770:	6952      	ldr	r2, [r2, #20]
 8004772:	0852      	lsrs	r2, r2, #1
 8004774:	3a01      	subs	r2, #1
 8004776:	0652      	lsls	r2, r2, #25
 8004778:	430a      	orrs	r2, r1
 800477a:	4916      	ldr	r1, [pc, #88]	@ (80047d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800477c:	4313      	orrs	r3, r2
 800477e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004780:	4b14      	ldr	r3, [pc, #80]	@ (80047d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4a13      	ldr	r2, [pc, #76]	@ (80047d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004786:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800478a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800478c:	f7fc fe9e 	bl	80014cc <HAL_GetTick>
 8004790:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004792:	e009      	b.n	80047a8 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004794:	f7fc fe9a 	bl	80014cc <HAL_GetTick>
 8004798:	4602      	mov	r2, r0
 800479a:	68bb      	ldr	r3, [r7, #8]
 800479c:	1ad3      	subs	r3, r2, r3
 800479e:	2b02      	cmp	r3, #2
 80047a0:	d902      	bls.n	80047a8 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80047a2:	2303      	movs	r3, #3
 80047a4:	73fb      	strb	r3, [r7, #15]
          break;
 80047a6:	e005      	b.n	80047b4 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80047a8:	4b0a      	ldr	r3, [pc, #40]	@ (80047d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d0ef      	beq.n	8004794 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80047b4:	7bfb      	ldrb	r3, [r7, #15]
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d106      	bne.n	80047c8 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80047ba:	4b06      	ldr	r3, [pc, #24]	@ (80047d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80047bc:	691a      	ldr	r2, [r3, #16]
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	699b      	ldr	r3, [r3, #24]
 80047c2:	4904      	ldr	r1, [pc, #16]	@ (80047d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80047c4:	4313      	orrs	r3, r2
 80047c6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80047c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80047ca:	4618      	mov	r0, r3
 80047cc:	3710      	adds	r7, #16
 80047ce:	46bd      	mov	sp, r7
 80047d0:	bd80      	pop	{r7, pc}
 80047d2:	bf00      	nop
 80047d4:	40021000 	.word	0x40021000

080047d8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80047d8:	b580      	push	{r7, lr}
 80047da:	b084      	sub	sp, #16
 80047dc:	af00      	add	r7, sp, #0
 80047de:	6078      	str	r0, [r7, #4]
 80047e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80047e2:	2300      	movs	r3, #0
 80047e4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80047e6:	4b6a      	ldr	r3, [pc, #424]	@ (8004990 <RCCEx_PLLSAI2_Config+0x1b8>)
 80047e8:	68db      	ldr	r3, [r3, #12]
 80047ea:	f003 0303 	and.w	r3, r3, #3
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d018      	beq.n	8004824 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80047f2:	4b67      	ldr	r3, [pc, #412]	@ (8004990 <RCCEx_PLLSAI2_Config+0x1b8>)
 80047f4:	68db      	ldr	r3, [r3, #12]
 80047f6:	f003 0203 	and.w	r2, r3, #3
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	429a      	cmp	r2, r3
 8004800:	d10d      	bne.n	800481e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
       ||
 8004806:	2b00      	cmp	r3, #0
 8004808:	d009      	beq.n	800481e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800480a:	4b61      	ldr	r3, [pc, #388]	@ (8004990 <RCCEx_PLLSAI2_Config+0x1b8>)
 800480c:	68db      	ldr	r3, [r3, #12]
 800480e:	091b      	lsrs	r3, r3, #4
 8004810:	f003 0307 	and.w	r3, r3, #7
 8004814:	1c5a      	adds	r2, r3, #1
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	685b      	ldr	r3, [r3, #4]
       ||
 800481a:	429a      	cmp	r2, r3
 800481c:	d047      	beq.n	80048ae <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800481e:	2301      	movs	r3, #1
 8004820:	73fb      	strb	r3, [r7, #15]
 8004822:	e044      	b.n	80048ae <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	2b03      	cmp	r3, #3
 800482a:	d018      	beq.n	800485e <RCCEx_PLLSAI2_Config+0x86>
 800482c:	2b03      	cmp	r3, #3
 800482e:	d825      	bhi.n	800487c <RCCEx_PLLSAI2_Config+0xa4>
 8004830:	2b01      	cmp	r3, #1
 8004832:	d002      	beq.n	800483a <RCCEx_PLLSAI2_Config+0x62>
 8004834:	2b02      	cmp	r3, #2
 8004836:	d009      	beq.n	800484c <RCCEx_PLLSAI2_Config+0x74>
 8004838:	e020      	b.n	800487c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800483a:	4b55      	ldr	r3, [pc, #340]	@ (8004990 <RCCEx_PLLSAI2_Config+0x1b8>)
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f003 0302 	and.w	r3, r3, #2
 8004842:	2b00      	cmp	r3, #0
 8004844:	d11d      	bne.n	8004882 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004846:	2301      	movs	r3, #1
 8004848:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800484a:	e01a      	b.n	8004882 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800484c:	4b50      	ldr	r3, [pc, #320]	@ (8004990 <RCCEx_PLLSAI2_Config+0x1b8>)
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004854:	2b00      	cmp	r3, #0
 8004856:	d116      	bne.n	8004886 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004858:	2301      	movs	r3, #1
 800485a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800485c:	e013      	b.n	8004886 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800485e:	4b4c      	ldr	r3, [pc, #304]	@ (8004990 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004866:	2b00      	cmp	r3, #0
 8004868:	d10f      	bne.n	800488a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800486a:	4b49      	ldr	r3, [pc, #292]	@ (8004990 <RCCEx_PLLSAI2_Config+0x1b8>)
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004872:	2b00      	cmp	r3, #0
 8004874:	d109      	bne.n	800488a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004876:	2301      	movs	r3, #1
 8004878:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800487a:	e006      	b.n	800488a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800487c:	2301      	movs	r3, #1
 800487e:	73fb      	strb	r3, [r7, #15]
      break;
 8004880:	e004      	b.n	800488c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004882:	bf00      	nop
 8004884:	e002      	b.n	800488c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004886:	bf00      	nop
 8004888:	e000      	b.n	800488c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800488a:	bf00      	nop
    }

    if(status == HAL_OK)
 800488c:	7bfb      	ldrb	r3, [r7, #15]
 800488e:	2b00      	cmp	r3, #0
 8004890:	d10d      	bne.n	80048ae <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004892:	4b3f      	ldr	r3, [pc, #252]	@ (8004990 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004894:	68db      	ldr	r3, [r3, #12]
 8004896:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6819      	ldr	r1, [r3, #0]
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	685b      	ldr	r3, [r3, #4]
 80048a2:	3b01      	subs	r3, #1
 80048a4:	011b      	lsls	r3, r3, #4
 80048a6:	430b      	orrs	r3, r1
 80048a8:	4939      	ldr	r1, [pc, #228]	@ (8004990 <RCCEx_PLLSAI2_Config+0x1b8>)
 80048aa:	4313      	orrs	r3, r2
 80048ac:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80048ae:	7bfb      	ldrb	r3, [r7, #15]
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d167      	bne.n	8004984 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80048b4:	4b36      	ldr	r3, [pc, #216]	@ (8004990 <RCCEx_PLLSAI2_Config+0x1b8>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	4a35      	ldr	r2, [pc, #212]	@ (8004990 <RCCEx_PLLSAI2_Config+0x1b8>)
 80048ba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80048be:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80048c0:	f7fc fe04 	bl	80014cc <HAL_GetTick>
 80048c4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80048c6:	e009      	b.n	80048dc <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80048c8:	f7fc fe00 	bl	80014cc <HAL_GetTick>
 80048cc:	4602      	mov	r2, r0
 80048ce:	68bb      	ldr	r3, [r7, #8]
 80048d0:	1ad3      	subs	r3, r2, r3
 80048d2:	2b02      	cmp	r3, #2
 80048d4:	d902      	bls.n	80048dc <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80048d6:	2303      	movs	r3, #3
 80048d8:	73fb      	strb	r3, [r7, #15]
        break;
 80048da:	e005      	b.n	80048e8 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80048dc:	4b2c      	ldr	r3, [pc, #176]	@ (8004990 <RCCEx_PLLSAI2_Config+0x1b8>)
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d1ef      	bne.n	80048c8 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80048e8:	7bfb      	ldrb	r3, [r7, #15]
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d14a      	bne.n	8004984 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80048ee:	683b      	ldr	r3, [r7, #0]
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d111      	bne.n	8004918 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80048f4:	4b26      	ldr	r3, [pc, #152]	@ (8004990 <RCCEx_PLLSAI2_Config+0x1b8>)
 80048f6:	695b      	ldr	r3, [r3, #20]
 80048f8:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80048fc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004900:	687a      	ldr	r2, [r7, #4]
 8004902:	6892      	ldr	r2, [r2, #8]
 8004904:	0211      	lsls	r1, r2, #8
 8004906:	687a      	ldr	r2, [r7, #4]
 8004908:	68d2      	ldr	r2, [r2, #12]
 800490a:	0912      	lsrs	r2, r2, #4
 800490c:	0452      	lsls	r2, r2, #17
 800490e:	430a      	orrs	r2, r1
 8004910:	491f      	ldr	r1, [pc, #124]	@ (8004990 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004912:	4313      	orrs	r3, r2
 8004914:	614b      	str	r3, [r1, #20]
 8004916:	e011      	b.n	800493c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004918:	4b1d      	ldr	r3, [pc, #116]	@ (8004990 <RCCEx_PLLSAI2_Config+0x1b8>)
 800491a:	695b      	ldr	r3, [r3, #20]
 800491c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004920:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004924:	687a      	ldr	r2, [r7, #4]
 8004926:	6892      	ldr	r2, [r2, #8]
 8004928:	0211      	lsls	r1, r2, #8
 800492a:	687a      	ldr	r2, [r7, #4]
 800492c:	6912      	ldr	r2, [r2, #16]
 800492e:	0852      	lsrs	r2, r2, #1
 8004930:	3a01      	subs	r2, #1
 8004932:	0652      	lsls	r2, r2, #25
 8004934:	430a      	orrs	r2, r1
 8004936:	4916      	ldr	r1, [pc, #88]	@ (8004990 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004938:	4313      	orrs	r3, r2
 800493a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800493c:	4b14      	ldr	r3, [pc, #80]	@ (8004990 <RCCEx_PLLSAI2_Config+0x1b8>)
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	4a13      	ldr	r2, [pc, #76]	@ (8004990 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004942:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004946:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004948:	f7fc fdc0 	bl	80014cc <HAL_GetTick>
 800494c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800494e:	e009      	b.n	8004964 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004950:	f7fc fdbc 	bl	80014cc <HAL_GetTick>
 8004954:	4602      	mov	r2, r0
 8004956:	68bb      	ldr	r3, [r7, #8]
 8004958:	1ad3      	subs	r3, r2, r3
 800495a:	2b02      	cmp	r3, #2
 800495c:	d902      	bls.n	8004964 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800495e:	2303      	movs	r3, #3
 8004960:	73fb      	strb	r3, [r7, #15]
          break;
 8004962:	e005      	b.n	8004970 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004964:	4b0a      	ldr	r3, [pc, #40]	@ (8004990 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800496c:	2b00      	cmp	r3, #0
 800496e:	d0ef      	beq.n	8004950 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004970:	7bfb      	ldrb	r3, [r7, #15]
 8004972:	2b00      	cmp	r3, #0
 8004974:	d106      	bne.n	8004984 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004976:	4b06      	ldr	r3, [pc, #24]	@ (8004990 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004978:	695a      	ldr	r2, [r3, #20]
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	695b      	ldr	r3, [r3, #20]
 800497e:	4904      	ldr	r1, [pc, #16]	@ (8004990 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004980:	4313      	orrs	r3, r2
 8004982:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004984:	7bfb      	ldrb	r3, [r7, #15]
}
 8004986:	4618      	mov	r0, r3
 8004988:	3710      	adds	r7, #16
 800498a:	46bd      	mov	sp, r7
 800498c:	bd80      	pop	{r7, pc}
 800498e:	bf00      	nop
 8004990:	40021000 	.word	0x40021000

08004994 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004994:	b084      	sub	sp, #16
 8004996:	b580      	push	{r7, lr}
 8004998:	b084      	sub	sp, #16
 800499a:	af00      	add	r7, sp, #0
 800499c:	6078      	str	r0, [r7, #4]
 800499e:	f107 001c 	add.w	r0, r7, #28
 80049a2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	68db      	ldr	r3, [r3, #12]
 80049aa:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 80049b2:	6878      	ldr	r0, [r7, #4]
 80049b4:	f000 f9bd 	bl	8004d32 <USB_CoreReset>
 80049b8:	4603      	mov	r3, r0
 80049ba:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 80049bc:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d106      	bne.n	80049d2 <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049c8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	639a      	str	r2, [r3, #56]	@ 0x38
 80049d0:	e005      	b.n	80049de <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049d6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 80049de:	7bfb      	ldrb	r3, [r7, #15]
}
 80049e0:	4618      	mov	r0, r3
 80049e2:	3710      	adds	r7, #16
 80049e4:	46bd      	mov	sp, r7
 80049e6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80049ea:	b004      	add	sp, #16
 80049ec:	4770      	bx	lr

080049ee <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80049ee:	b480      	push	{r7}
 80049f0:	b083      	sub	sp, #12
 80049f2:	af00      	add	r7, sp, #0
 80049f4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	689b      	ldr	r3, [r3, #8]
 80049fa:	f043 0201 	orr.w	r2, r3, #1
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004a02:	2300      	movs	r3, #0
}
 8004a04:	4618      	mov	r0, r3
 8004a06:	370c      	adds	r7, #12
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0e:	4770      	bx	lr

08004a10 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004a10:	b480      	push	{r7}
 8004a12:	b083      	sub	sp, #12
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	689b      	ldr	r3, [r3, #8]
 8004a1c:	f023 0201 	bic.w	r2, r3, #1
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004a24:	2300      	movs	r3, #0
}
 8004a26:	4618      	mov	r0, r3
 8004a28:	370c      	adds	r7, #12
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a30:	4770      	bx	lr

08004a32 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8004a32:	b580      	push	{r7, lr}
 8004a34:	b084      	sub	sp, #16
 8004a36:	af00      	add	r7, sp, #0
 8004a38:	6078      	str	r0, [r7, #4]
 8004a3a:	460b      	mov	r3, r1
 8004a3c:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8004a3e:	2300      	movs	r3, #0
 8004a40:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	68db      	ldr	r3, [r3, #12]
 8004a46:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004a4e:	78fb      	ldrb	r3, [r7, #3]
 8004a50:	2b01      	cmp	r3, #1
 8004a52:	d115      	bne.n	8004a80 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	68db      	ldr	r3, [r3, #12]
 8004a58:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8004a60:	200a      	movs	r0, #10
 8004a62:	f7fc fd3f 	bl	80014e4 <HAL_Delay>
      ms += 10U;
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	330a      	adds	r3, #10
 8004a6a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004a6c:	6878      	ldr	r0, [r7, #4]
 8004a6e:	f000 f952 	bl	8004d16 <USB_GetMode>
 8004a72:	4603      	mov	r3, r0
 8004a74:	2b01      	cmp	r3, #1
 8004a76:	d01e      	beq.n	8004ab6 <USB_SetCurrentMode+0x84>
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	2bc7      	cmp	r3, #199	@ 0xc7
 8004a7c:	d9f0      	bls.n	8004a60 <USB_SetCurrentMode+0x2e>
 8004a7e:	e01a      	b.n	8004ab6 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004a80:	78fb      	ldrb	r3, [r7, #3]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d115      	bne.n	8004ab2 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	68db      	ldr	r3, [r3, #12]
 8004a8a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8004a92:	200a      	movs	r0, #10
 8004a94:	f7fc fd26 	bl	80014e4 <HAL_Delay>
      ms += 10U;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	330a      	adds	r3, #10
 8004a9c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004a9e:	6878      	ldr	r0, [r7, #4]
 8004aa0:	f000 f939 	bl	8004d16 <USB_GetMode>
 8004aa4:	4603      	mov	r3, r0
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d005      	beq.n	8004ab6 <USB_SetCurrentMode+0x84>
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	2bc7      	cmp	r3, #199	@ 0xc7
 8004aae:	d9f0      	bls.n	8004a92 <USB_SetCurrentMode+0x60>
 8004ab0:	e001      	b.n	8004ab6 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004ab2:	2301      	movs	r3, #1
 8004ab4:	e005      	b.n	8004ac2 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	2bc8      	cmp	r3, #200	@ 0xc8
 8004aba:	d101      	bne.n	8004ac0 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8004abc:	2301      	movs	r3, #1
 8004abe:	e000      	b.n	8004ac2 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8004ac0:	2300      	movs	r3, #0
}
 8004ac2:	4618      	mov	r0, r3
 8004ac4:	3710      	adds	r7, #16
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	bd80      	pop	{r7, pc}

08004aca <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004aca:	b480      	push	{r7}
 8004acc:	b085      	sub	sp, #20
 8004ace:	af00      	add	r7, sp, #0
 8004ad0:	6078      	str	r0, [r7, #4]
 8004ad2:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004ad4:	2300      	movs	r3, #0
 8004ad6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	3301      	adds	r3, #1
 8004adc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004ae4:	d901      	bls.n	8004aea <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004ae6:	2303      	movs	r3, #3
 8004ae8:	e01b      	b.n	8004b22 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	691b      	ldr	r3, [r3, #16]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	daf2      	bge.n	8004ad8 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004af2:	2300      	movs	r3, #0
 8004af4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	019b      	lsls	r3, r3, #6
 8004afa:	f043 0220 	orr.w	r2, r3, #32
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	3301      	adds	r3, #1
 8004b06:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004b0e:	d901      	bls.n	8004b14 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8004b10:	2303      	movs	r3, #3
 8004b12:	e006      	b.n	8004b22 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	691b      	ldr	r3, [r3, #16]
 8004b18:	f003 0320 	and.w	r3, r3, #32
 8004b1c:	2b20      	cmp	r3, #32
 8004b1e:	d0f0      	beq.n	8004b02 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8004b20:	2300      	movs	r3, #0
}
 8004b22:	4618      	mov	r0, r3
 8004b24:	3714      	adds	r7, #20
 8004b26:	46bd      	mov	sp, r7
 8004b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2c:	4770      	bx	lr

08004b2e <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004b2e:	b480      	push	{r7}
 8004b30:	b085      	sub	sp, #20
 8004b32:	af00      	add	r7, sp, #0
 8004b34:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004b36:	2300      	movs	r3, #0
 8004b38:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	3301      	adds	r3, #1
 8004b3e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004b46:	d901      	bls.n	8004b4c <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8004b48:	2303      	movs	r3, #3
 8004b4a:	e018      	b.n	8004b7e <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	691b      	ldr	r3, [r3, #16]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	daf2      	bge.n	8004b3a <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8004b54:	2300      	movs	r3, #0
 8004b56:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2210      	movs	r2, #16
 8004b5c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	3301      	adds	r3, #1
 8004b62:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004b6a:	d901      	bls.n	8004b70 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8004b6c:	2303      	movs	r3, #3
 8004b6e:	e006      	b.n	8004b7e <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	691b      	ldr	r3, [r3, #16]
 8004b74:	f003 0310 	and.w	r3, r3, #16
 8004b78:	2b10      	cmp	r3, #16
 8004b7a:	d0f0      	beq.n	8004b5e <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8004b7c:	2300      	movs	r3, #0
}
 8004b7e:	4618      	mov	r0, r3
 8004b80:	3714      	adds	r7, #20
 8004b82:	46bd      	mov	sp, r7
 8004b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b88:	4770      	bx	lr

08004b8a <USB_WritePacket>:
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len)
{
 8004b8a:	b480      	push	{r7}
 8004b8c:	b089      	sub	sp, #36	@ 0x24
 8004b8e:	af00      	add	r7, sp, #0
 8004b90:	60f8      	str	r0, [r7, #12]
 8004b92:	60b9      	str	r1, [r7, #8]
 8004b94:	4611      	mov	r1, r2
 8004b96:	461a      	mov	r2, r3
 8004b98:	460b      	mov	r3, r1
 8004b9a:	71fb      	strb	r3, [r7, #7]
 8004b9c:	4613      	mov	r3, r2
 8004b9e:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8004ba4:	68bb      	ldr	r3, [r7, #8]
 8004ba6:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  count32b = ((uint32_t)len + 3U) / 4U;
 8004ba8:	88bb      	ldrh	r3, [r7, #4]
 8004baa:	3303      	adds	r3, #3
 8004bac:	089b      	lsrs	r3, r3, #2
 8004bae:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	61bb      	str	r3, [r7, #24]
 8004bb4:	e018      	b.n	8004be8 <USB_WritePacket+0x5e>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8004bb6:	79fb      	ldrb	r3, [r7, #7]
 8004bb8:	031a      	lsls	r2, r3, #12
 8004bba:	697b      	ldr	r3, [r7, #20]
 8004bbc:	4413      	add	r3, r2
 8004bbe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004bc2:	461a      	mov	r2, r3
 8004bc4:	69fb      	ldr	r3, [r7, #28]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	6013      	str	r3, [r2, #0]
    pSrc++;
 8004bca:	69fb      	ldr	r3, [r7, #28]
 8004bcc:	3301      	adds	r3, #1
 8004bce:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8004bd0:	69fb      	ldr	r3, [r7, #28]
 8004bd2:	3301      	adds	r3, #1
 8004bd4:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8004bd6:	69fb      	ldr	r3, [r7, #28]
 8004bd8:	3301      	adds	r3, #1
 8004bda:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8004bdc:	69fb      	ldr	r3, [r7, #28]
 8004bde:	3301      	adds	r3, #1
 8004be0:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8004be2:	69bb      	ldr	r3, [r7, #24]
 8004be4:	3301      	adds	r3, #1
 8004be6:	61bb      	str	r3, [r7, #24]
 8004be8:	69ba      	ldr	r2, [r7, #24]
 8004bea:	693b      	ldr	r3, [r7, #16]
 8004bec:	429a      	cmp	r2, r3
 8004bee:	d3e2      	bcc.n	8004bb6 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 8004bf0:	2300      	movs	r3, #0
}
 8004bf2:	4618      	mov	r0, r3
 8004bf4:	3724      	adds	r7, #36	@ 0x24
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bfc:	4770      	bx	lr

08004bfe <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8004bfe:	b480      	push	{r7}
 8004c00:	b08b      	sub	sp, #44	@ 0x2c
 8004c02:	af00      	add	r7, sp, #0
 8004c04:	60f8      	str	r0, [r7, #12]
 8004c06:	60b9      	str	r1, [r7, #8]
 8004c08:	4613      	mov	r3, r2
 8004c0a:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8004c10:	68bb      	ldr	r3, [r7, #8]
 8004c12:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8004c14:	88fb      	ldrh	r3, [r7, #6]
 8004c16:	089b      	lsrs	r3, r3, #2
 8004c18:	b29b      	uxth	r3, r3
 8004c1a:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8004c1c:	88fb      	ldrh	r3, [r7, #6]
 8004c1e:	f003 0303 	and.w	r3, r3, #3
 8004c22:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8004c24:	2300      	movs	r3, #0
 8004c26:	623b      	str	r3, [r7, #32]
 8004c28:	e014      	b.n	8004c54 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8004c2a:	69bb      	ldr	r3, [r7, #24]
 8004c2c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004c30:	681a      	ldr	r2, [r3, #0]
 8004c32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c34:	601a      	str	r2, [r3, #0]
    pDest++;
 8004c36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c38:	3301      	adds	r3, #1
 8004c3a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8004c3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c3e:	3301      	adds	r3, #1
 8004c40:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8004c42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c44:	3301      	adds	r3, #1
 8004c46:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8004c48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c4a:	3301      	adds	r3, #1
 8004c4c:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8004c4e:	6a3b      	ldr	r3, [r7, #32]
 8004c50:	3301      	adds	r3, #1
 8004c52:	623b      	str	r3, [r7, #32]
 8004c54:	6a3a      	ldr	r2, [r7, #32]
 8004c56:	697b      	ldr	r3, [r7, #20]
 8004c58:	429a      	cmp	r2, r3
 8004c5a:	d3e6      	bcc.n	8004c2a <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8004c5c:	8bfb      	ldrh	r3, [r7, #30]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d01e      	beq.n	8004ca0 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8004c62:	2300      	movs	r3, #0
 8004c64:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8004c66:	69bb      	ldr	r3, [r7, #24]
 8004c68:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004c6c:	461a      	mov	r2, r3
 8004c6e:	f107 0310 	add.w	r3, r7, #16
 8004c72:	6812      	ldr	r2, [r2, #0]
 8004c74:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8004c76:	693a      	ldr	r2, [r7, #16]
 8004c78:	6a3b      	ldr	r3, [r7, #32]
 8004c7a:	b2db      	uxtb	r3, r3
 8004c7c:	00db      	lsls	r3, r3, #3
 8004c7e:	fa22 f303 	lsr.w	r3, r2, r3
 8004c82:	b2da      	uxtb	r2, r3
 8004c84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c86:	701a      	strb	r2, [r3, #0]
      i++;
 8004c88:	6a3b      	ldr	r3, [r7, #32]
 8004c8a:	3301      	adds	r3, #1
 8004c8c:	623b      	str	r3, [r7, #32]
      pDest++;
 8004c8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c90:	3301      	adds	r3, #1
 8004c92:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8004c94:	8bfb      	ldrh	r3, [r7, #30]
 8004c96:	3b01      	subs	r3, #1
 8004c98:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8004c9a:	8bfb      	ldrh	r3, [r7, #30]
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d1ea      	bne.n	8004c76 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8004ca0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004ca2:	4618      	mov	r0, r3
 8004ca4:	372c      	adds	r7, #44	@ 0x2c
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cac:	4770      	bx	lr

08004cae <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8004cae:	b480      	push	{r7}
 8004cb0:	b085      	sub	sp, #20
 8004cb2:	af00      	add	r7, sp, #0
 8004cb4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	695b      	ldr	r3, [r3, #20]
 8004cba:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	699b      	ldr	r3, [r3, #24]
 8004cc0:	68fa      	ldr	r2, [r7, #12]
 8004cc2:	4013      	ands	r3, r2
 8004cc4:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8004cc6:	68fb      	ldr	r3, [r7, #12]
}
 8004cc8:	4618      	mov	r0, r3
 8004cca:	3714      	adds	r7, #20
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd2:	4770      	bx	lr

08004cd4 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8004cd4:	b480      	push	{r7}
 8004cd6:	b085      	sub	sp, #20
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	6078      	str	r0, [r7, #4]
 8004cdc:	460b      	mov	r3, r1
 8004cde:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8004ce4:	78fb      	ldrb	r3, [r7, #3]
 8004ce6:	015a      	lsls	r2, r3, #5
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	4413      	add	r3, r2
 8004cec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004cf0:	689b      	ldr	r3, [r3, #8]
 8004cf2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8004cf4:	78fb      	ldrb	r3, [r7, #3]
 8004cf6:	015a      	lsls	r2, r3, #5
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	4413      	add	r3, r2
 8004cfc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004d00:	68db      	ldr	r3, [r3, #12]
 8004d02:	68ba      	ldr	r2, [r7, #8]
 8004d04:	4013      	ands	r3, r2
 8004d06:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8004d08:	68bb      	ldr	r3, [r7, #8]
}
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	3714      	adds	r7, #20
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d14:	4770      	bx	lr

08004d16 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8004d16:	b480      	push	{r7}
 8004d18:	b083      	sub	sp, #12
 8004d1a:	af00      	add	r7, sp, #0
 8004d1c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	695b      	ldr	r3, [r3, #20]
 8004d22:	f003 0301 	and.w	r3, r3, #1
}
 8004d26:	4618      	mov	r0, r3
 8004d28:	370c      	adds	r7, #12
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d30:	4770      	bx	lr

08004d32 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8004d32:	b480      	push	{r7}
 8004d34:	b085      	sub	sp, #20
 8004d36:	af00      	add	r7, sp, #0
 8004d38:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004d3a:	2300      	movs	r3, #0
 8004d3c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	3301      	adds	r3, #1
 8004d42:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004d4a:	d901      	bls.n	8004d50 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8004d4c:	2303      	movs	r3, #3
 8004d4e:	e022      	b.n	8004d96 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	691b      	ldr	r3, [r3, #16]
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	daf2      	bge.n	8004d3e <USB_CoreReset+0xc>

  count = 10U;
 8004d58:	230a      	movs	r3, #10
 8004d5a:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8004d5c:	e002      	b.n	8004d64 <USB_CoreReset+0x32>
  {
    count--;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	3b01      	subs	r3, #1
 8004d62:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d1f9      	bne.n	8004d5e <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	691b      	ldr	r3, [r3, #16]
 8004d6e:	f043 0201 	orr.w	r2, r3, #1
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	3301      	adds	r3, #1
 8004d7a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004d82:	d901      	bls.n	8004d88 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8004d84:	2303      	movs	r3, #3
 8004d86:	e006      	b.n	8004d96 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	691b      	ldr	r3, [r3, #16]
 8004d8c:	f003 0301 	and.w	r3, r3, #1
 8004d90:	2b01      	cmp	r3, #1
 8004d92:	d0f0      	beq.n	8004d76 <USB_CoreReset+0x44>

  return HAL_OK;
 8004d94:	2300      	movs	r3, #0
}
 8004d96:	4618      	mov	r0, r3
 8004d98:	3714      	adds	r7, #20
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da0:	4770      	bx	lr
	...

08004da4 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004da4:	b084      	sub	sp, #16
 8004da6:	b580      	push	{r7, lr}
 8004da8:	b086      	sub	sp, #24
 8004daa:	af00      	add	r7, sp, #0
 8004dac:	6078      	str	r0, [r7, #4]
 8004dae:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8004db2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8004db6:	2300      	movs	r3, #0
 8004db8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8004dc4:	461a      	mov	r2, r3
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dce:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dda:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Set default Max speed support */
  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	68fa      	ldr	r2, [r7, #12]
 8004dec:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8004df0:	f023 0304 	bic.w	r3, r3, #4
 8004df4:	6013      	str	r3, [r2, #0]

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004df6:	2110      	movs	r1, #16
 8004df8:	6878      	ldr	r0, [r7, #4]
 8004dfa:	f7ff fe66 	bl	8004aca <USB_FlushTxFifo>
 8004dfe:	4603      	mov	r3, r0
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d001      	beq.n	8004e08 <USB_HostInit+0x64>
  {
    ret = HAL_ERROR;
 8004e04:	2301      	movs	r3, #1
 8004e06:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004e08:	6878      	ldr	r0, [r7, #4]
 8004e0a:	f7ff fe90 	bl	8004b2e <USB_FlushRxFifo>
 8004e0e:	4603      	mov	r3, r0
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d001      	beq.n	8004e18 <USB_HostInit+0x74>
  {
    ret = HAL_ERROR;
 8004e14:	2301      	movs	r3, #1
 8004e16:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8004e18:	2300      	movs	r3, #0
 8004e1a:	613b      	str	r3, [r7, #16]
 8004e1c:	e015      	b.n	8004e4a <USB_HostInit+0xa6>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 8004e1e:	693b      	ldr	r3, [r7, #16]
 8004e20:	015a      	lsls	r2, r3, #5
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	4413      	add	r3, r2
 8004e26:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004e2a:	461a      	mov	r2, r3
 8004e2c:	f04f 33ff 	mov.w	r3, #4294967295
 8004e30:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8004e32:	693b      	ldr	r3, [r7, #16]
 8004e34:	015a      	lsls	r2, r3, #5
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	4413      	add	r3, r2
 8004e3a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004e3e:	461a      	mov	r2, r3
 8004e40:	2300      	movs	r3, #0
 8004e42:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8004e44:	693b      	ldr	r3, [r7, #16]
 8004e46:	3301      	adds	r3, #1
 8004e48:	613b      	str	r3, [r7, #16]
 8004e4a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8004e4e:	461a      	mov	r2, r3
 8004e50:	693b      	ldr	r3, [r7, #16]
 8004e52:	4293      	cmp	r3, r2
 8004e54:	d3e3      	bcc.n	8004e1e <USB_HostInit+0x7a>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	2200      	movs	r2, #0
 8004e5a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	f04f 32ff 	mov.w	r2, #4294967295
 8004e62:	615a      	str	r2, [r3, #20]

  /* set Rx FIFO size */
  USBx->GRXFSIZ  = 0x80U;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2280      	movs	r2, #128	@ 0x80
 8004e68:	625a      	str	r2, [r3, #36]	@ 0x24
  USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60UL << 16) & USB_OTG_NPTXFD) | 0x80U);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	4a0c      	ldr	r2, [pc, #48]	@ (8004ea0 <USB_HostInit+0xfc>)
 8004e6e:	629a      	str	r2, [r3, #40]	@ 0x28
  USBx->HPTXFSIZ = (uint32_t)(((0x40UL << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	4a0c      	ldr	r2, [pc, #48]	@ (8004ea4 <USB_HostInit+0x100>)
 8004e74:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	699b      	ldr	r3, [r3, #24]
 8004e7c:	f043 0210 	orr.w	r2, r3, #16
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	699a      	ldr	r2, [r3, #24]
 8004e88:	4b07      	ldr	r3, [pc, #28]	@ (8004ea8 <USB_HostInit+0x104>)
 8004e8a:	4313      	orrs	r3, r2
 8004e8c:	687a      	ldr	r2, [r7, #4]
 8004e8e:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8004e90:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e92:	4618      	mov	r0, r3
 8004e94:	3718      	adds	r7, #24
 8004e96:	46bd      	mov	sp, r7
 8004e98:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004e9c:	b004      	add	sp, #16
 8004e9e:	4770      	bx	lr
 8004ea0:	00600080 	.word	0x00600080
 8004ea4:	004000e0 	.word	0x004000e0
 8004ea8:	a3200008 	.word	0xa3200008

08004eac <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8004eac:	b480      	push	{r7}
 8004eae:	b085      	sub	sp, #20
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
 8004eb4:	460b      	mov	r3, r1
 8004eb6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	68fa      	ldr	r2, [r7, #12]
 8004ec6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8004eca:	f023 0303 	bic.w	r3, r3, #3
 8004ece:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004ed6:	681a      	ldr	r2, [r3, #0]
 8004ed8:	78fb      	ldrb	r3, [r7, #3]
 8004eda:	f003 0303 	and.w	r3, r3, #3
 8004ede:	68f9      	ldr	r1, [r7, #12]
 8004ee0:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8004ee4:	4313      	orrs	r3, r2
 8004ee6:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8004ee8:	78fb      	ldrb	r3, [r7, #3]
 8004eea:	2b01      	cmp	r3, #1
 8004eec:	d107      	bne.n	8004efe <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004ef4:	461a      	mov	r2, r3
 8004ef6:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8004efa:	6053      	str	r3, [r2, #4]
 8004efc:	e00c      	b.n	8004f18 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8004efe:	78fb      	ldrb	r3, [r7, #3]
 8004f00:	2b02      	cmp	r3, #2
 8004f02:	d107      	bne.n	8004f14 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004f0a:	461a      	mov	r2, r3
 8004f0c:	f241 7370 	movw	r3, #6000	@ 0x1770
 8004f10:	6053      	str	r3, [r2, #4]
 8004f12:	e001      	b.n	8004f18 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8004f14:	2301      	movs	r3, #1
 8004f16:	e000      	b.n	8004f1a <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8004f18:	2300      	movs	r3, #0
}
 8004f1a:	4618      	mov	r0, r3
 8004f1c:	3714      	adds	r7, #20
 8004f1e:	46bd      	mov	sp, r7
 8004f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f24:	4770      	bx	lr

08004f26 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 8004f26:	b580      	push	{r7, lr}
 8004f28:	b084      	sub	sp, #16
 8004f2a:	af00      	add	r7, sp, #0
 8004f2c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8004f32:	2300      	movs	r3, #0
 8004f34:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8004f40:	68bb      	ldr	r3, [r7, #8]
 8004f42:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8004f46:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8004f48:	68bb      	ldr	r3, [r7, #8]
 8004f4a:	68fa      	ldr	r2, [r7, #12]
 8004f4c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8004f50:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f54:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8004f56:	2064      	movs	r0, #100	@ 0x64
 8004f58:	f7fc fac4 	bl	80014e4 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8004f5c:	68bb      	ldr	r3, [r7, #8]
 8004f5e:	68fa      	ldr	r2, [r7, #12]
 8004f60:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8004f64:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004f68:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8004f6a:	200a      	movs	r0, #10
 8004f6c:	f7fc faba 	bl	80014e4 <HAL_Delay>

  return HAL_OK;
 8004f70:	2300      	movs	r3, #0
}
 8004f72:	4618      	mov	r0, r3
 8004f74:	3710      	adds	r7, #16
 8004f76:	46bd      	mov	sp, r7
 8004f78:	bd80      	pop	{r7, pc}

08004f7a <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8004f7a:	b480      	push	{r7}
 8004f7c:	b085      	sub	sp, #20
 8004f7e:	af00      	add	r7, sp, #0
 8004f80:	6078      	str	r0, [r7, #4]
 8004f82:	460b      	mov	r3, r1
 8004f84:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8004f8a:	2300      	movs	r3, #0
 8004f8c:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8004f98:	68bb      	ldr	r3, [r7, #8]
 8004f9a:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8004f9e:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8004fa0:	68bb      	ldr	r3, [r7, #8]
 8004fa2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d109      	bne.n	8004fbe <USB_DriveVbus+0x44>
 8004faa:	78fb      	ldrb	r3, [r7, #3]
 8004fac:	2b01      	cmp	r3, #1
 8004fae:	d106      	bne.n	8004fbe <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8004fb0:	68bb      	ldr	r3, [r7, #8]
 8004fb2:	68fa      	ldr	r2, [r7, #12]
 8004fb4:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8004fb8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004fbc:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8004fbe:	68bb      	ldr	r3, [r7, #8]
 8004fc0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004fc4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004fc8:	d109      	bne.n	8004fde <USB_DriveVbus+0x64>
 8004fca:	78fb      	ldrb	r3, [r7, #3]
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d106      	bne.n	8004fde <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8004fd0:	68bb      	ldr	r3, [r7, #8]
 8004fd2:	68fa      	ldr	r2, [r7, #12]
 8004fd4:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8004fd8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004fdc:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8004fde:	2300      	movs	r3, #0
}
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	3714      	adds	r7, #20
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fea:	4770      	bx	lr

08004fec <USB_GetHostSpeed>:
  *          This parameter can be one of these values:
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8004fec:	b480      	push	{r7}
 8004fee:	b085      	sub	sp, #20
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8004ff8:	2300      	movs	r3, #0
 8004ffa:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8005006:	68bb      	ldr	r3, [r7, #8]
 8005008:	0c5b      	lsrs	r3, r3, #17
 800500a:	f003 0303 	and.w	r3, r3, #3
}
 800500e:	4618      	mov	r0, r3
 8005010:	3714      	adds	r7, #20
 8005012:	46bd      	mov	sp, r7
 8005014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005018:	4770      	bx	lr

0800501a <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 800501a:	b480      	push	{r7}
 800501c:	b085      	sub	sp, #20
 800501e:	af00      	add	r7, sp, #0
 8005020:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800502c:	689b      	ldr	r3, [r3, #8]
 800502e:	b29b      	uxth	r3, r3
}
 8005030:	4618      	mov	r0, r3
 8005032:	3714      	adds	r7, #20
 8005034:	46bd      	mov	sp, r7
 8005036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503a:	4770      	bx	lr

0800503c <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 800503c:	b580      	push	{r7, lr}
 800503e:	b088      	sub	sp, #32
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
 8005044:	4608      	mov	r0, r1
 8005046:	4611      	mov	r1, r2
 8005048:	461a      	mov	r2, r3
 800504a:	4603      	mov	r3, r0
 800504c:	70fb      	strb	r3, [r7, #3]
 800504e:	460b      	mov	r3, r1
 8005050:	70bb      	strb	r3, [r7, #2]
 8005052:	4613      	mov	r3, r2
 8005054:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8005056:	2300      	movs	r3, #0
 8005058:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 800505e:	78fb      	ldrb	r3, [r7, #3]
 8005060:	015a      	lsls	r2, r3, #5
 8005062:	693b      	ldr	r3, [r7, #16]
 8005064:	4413      	add	r3, r2
 8005066:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800506a:	461a      	mov	r2, r3
 800506c:	f04f 33ff 	mov.w	r3, #4294967295
 8005070:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8005072:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8005076:	2b03      	cmp	r3, #3
 8005078:	d867      	bhi.n	800514a <USB_HC_Init+0x10e>
 800507a:	a201      	add	r2, pc, #4	@ (adr r2, 8005080 <USB_HC_Init+0x44>)
 800507c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005080:	08005091 	.word	0x08005091
 8005084:	0800510d 	.word	0x0800510d
 8005088:	08005091 	.word	0x08005091
 800508c:	080050cf 	.word	0x080050cf
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005090:	78fb      	ldrb	r3, [r7, #3]
 8005092:	015a      	lsls	r2, r3, #5
 8005094:	693b      	ldr	r3, [r7, #16]
 8005096:	4413      	add	r3, r2
 8005098:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800509c:	461a      	mov	r2, r3
 800509e:	f240 439d 	movw	r3, #1181	@ 0x49d
 80050a2:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 80050a4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	da51      	bge.n	8005150 <USB_HC_Init+0x114>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80050ac:	78fb      	ldrb	r3, [r7, #3]
 80050ae:	015a      	lsls	r2, r3, #5
 80050b0:	693b      	ldr	r3, [r7, #16]
 80050b2:	4413      	add	r3, r2
 80050b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80050b8:	68db      	ldr	r3, [r3, #12]
 80050ba:	78fa      	ldrb	r2, [r7, #3]
 80050bc:	0151      	lsls	r1, r2, #5
 80050be:	693a      	ldr	r2, [r7, #16]
 80050c0:	440a      	add	r2, r1
 80050c2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80050c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80050ca:	60d3      	str	r3, [r2, #12]
      }
      break;
 80050cc:	e040      	b.n	8005150 <USB_HC_Init+0x114>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80050ce:	78fb      	ldrb	r3, [r7, #3]
 80050d0:	015a      	lsls	r2, r3, #5
 80050d2:	693b      	ldr	r3, [r7, #16]
 80050d4:	4413      	add	r3, r2
 80050d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80050da:	461a      	mov	r2, r3
 80050dc:	f240 639d 	movw	r3, #1693	@ 0x69d
 80050e0:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80050e2:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	da34      	bge.n	8005154 <USB_HC_Init+0x118>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80050ea:	78fb      	ldrb	r3, [r7, #3]
 80050ec:	015a      	lsls	r2, r3, #5
 80050ee:	693b      	ldr	r3, [r7, #16]
 80050f0:	4413      	add	r3, r2
 80050f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80050f6:	68db      	ldr	r3, [r3, #12]
 80050f8:	78fa      	ldrb	r2, [r7, #3]
 80050fa:	0151      	lsls	r1, r2, #5
 80050fc:	693a      	ldr	r2, [r7, #16]
 80050fe:	440a      	add	r2, r1
 8005100:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005104:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005108:	60d3      	str	r3, [r2, #12]
      }

      break;
 800510a:	e023      	b.n	8005154 <USB_HC_Init+0x118>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800510c:	78fb      	ldrb	r3, [r7, #3]
 800510e:	015a      	lsls	r2, r3, #5
 8005110:	693b      	ldr	r3, [r7, #16]
 8005112:	4413      	add	r3, r2
 8005114:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005118:	461a      	mov	r2, r3
 800511a:	f240 2325 	movw	r3, #549	@ 0x225
 800511e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8005120:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005124:	2b00      	cmp	r3, #0
 8005126:	da17      	bge.n	8005158 <USB_HC_Init+0x11c>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8005128:	78fb      	ldrb	r3, [r7, #3]
 800512a:	015a      	lsls	r2, r3, #5
 800512c:	693b      	ldr	r3, [r7, #16]
 800512e:	4413      	add	r3, r2
 8005130:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005134:	68db      	ldr	r3, [r3, #12]
 8005136:	78fa      	ldrb	r2, [r7, #3]
 8005138:	0151      	lsls	r1, r2, #5
 800513a:	693a      	ldr	r2, [r7, #16]
 800513c:	440a      	add	r2, r1
 800513e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005142:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8005146:	60d3      	str	r3, [r2, #12]
      }
      break;
 8005148:	e006      	b.n	8005158 <USB_HC_Init+0x11c>

    default:
      ret = HAL_ERROR;
 800514a:	2301      	movs	r3, #1
 800514c:	77fb      	strb	r3, [r7, #31]
      break;
 800514e:	e004      	b.n	800515a <USB_HC_Init+0x11e>
      break;
 8005150:	bf00      	nop
 8005152:	e002      	b.n	800515a <USB_HC_Init+0x11e>
      break;
 8005154:	bf00      	nop
 8005156:	e000      	b.n	800515a <USB_HC_Init+0x11e>
      break;
 8005158:	bf00      	nop
  }

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 800515a:	78fb      	ldrb	r3, [r7, #3]
 800515c:	015a      	lsls	r2, r3, #5
 800515e:	693b      	ldr	r3, [r7, #16]
 8005160:	4413      	add	r3, r2
 8005162:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005166:	68db      	ldr	r3, [r3, #12]
 8005168:	78fa      	ldrb	r2, [r7, #3]
 800516a:	0151      	lsls	r1, r2, #5
 800516c:	693a      	ldr	r2, [r7, #16]
 800516e:	440a      	add	r2, r1
 8005170:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005174:	f043 0302 	orr.w	r3, r3, #2
 8005178:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800517a:	693b      	ldr	r3, [r7, #16]
 800517c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005180:	699a      	ldr	r2, [r3, #24]
 8005182:	78fb      	ldrb	r3, [r7, #3]
 8005184:	f003 030f 	and.w	r3, r3, #15
 8005188:	2101      	movs	r1, #1
 800518a:	fa01 f303 	lsl.w	r3, r1, r3
 800518e:	6939      	ldr	r1, [r7, #16]
 8005190:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8005194:	4313      	orrs	r3, r2
 8005196:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	699b      	ldr	r3, [r3, #24]
 800519c:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 80051a4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	da03      	bge.n	80051b4 <USB_HC_Init+0x178>
  {
    HCcharEpDir = (0x1UL << 15) & USB_OTG_HCCHAR_EPDIR;
 80051ac:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80051b0:	61bb      	str	r3, [r7, #24]
 80051b2:	e001      	b.n	80051b8 <USB_HC_Init+0x17c>
  }
  else
  {
    HCcharEpDir = 0U;
 80051b4:	2300      	movs	r3, #0
 80051b6:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 80051b8:	6878      	ldr	r0, [r7, #4]
 80051ba:	f7ff ff17 	bl	8004fec <USB_GetHostSpeed>
 80051be:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 80051c0:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80051c4:	2b02      	cmp	r3, #2
 80051c6:	d106      	bne.n	80051d6 <USB_HC_Init+0x19a>
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	2b02      	cmp	r3, #2
 80051cc:	d003      	beq.n	80051d6 <USB_HC_Init+0x19a>
  {
    HCcharLowSpeed = (0x1UL << 17) & USB_OTG_HCCHAR_LSDEV;
 80051ce:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80051d2:	617b      	str	r3, [r7, #20]
 80051d4:	e001      	b.n	80051da <USB_HC_Init+0x19e>
  }
  else
  {
    HCcharLowSpeed = 0U;
 80051d6:	2300      	movs	r3, #0
 80051d8:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80051da:	787b      	ldrb	r3, [r7, #1]
 80051dc:	059b      	lsls	r3, r3, #22
 80051de:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80051e2:	78bb      	ldrb	r3, [r7, #2]
 80051e4:	02db      	lsls	r3, r3, #11
 80051e6:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80051ea:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80051ec:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80051f0:	049b      	lsls	r3, r3, #18
 80051f2:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80051f6:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 80051f8:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80051fa:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80051fe:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8005200:	69bb      	ldr	r3, [r7, #24]
 8005202:	431a      	orrs	r2, r3
 8005204:	697b      	ldr	r3, [r7, #20]
 8005206:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005208:	78fa      	ldrb	r2, [r7, #3]
 800520a:	0151      	lsls	r1, r2, #5
 800520c:	693a      	ldr	r2, [r7, #16]
 800520e:	440a      	add	r2, r1
 8005210:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8005214:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005218:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 800521a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800521e:	2b03      	cmp	r3, #3
 8005220:	d003      	beq.n	800522a <USB_HC_Init+0x1ee>
 8005222:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8005226:	2b01      	cmp	r3, #1
 8005228:	d10f      	bne.n	800524a <USB_HC_Init+0x20e>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800522a:	78fb      	ldrb	r3, [r7, #3]
 800522c:	015a      	lsls	r2, r3, #5
 800522e:	693b      	ldr	r3, [r7, #16]
 8005230:	4413      	add	r3, r2
 8005232:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	78fa      	ldrb	r2, [r7, #3]
 800523a:	0151      	lsls	r1, r2, #5
 800523c:	693a      	ldr	r2, [r7, #16]
 800523e:	440a      	add	r2, r1
 8005240:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005244:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005248:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800524a:	7ffb      	ldrb	r3, [r7, #31]
}
 800524c:	4618      	mov	r0, r3
 800524e:	3720      	adds	r7, #32
 8005250:	46bd      	mov	sp, r7
 8005252:	bd80      	pop	{r7, pc}

08005254 <USB_HC_StartXfer>:
  * @param  USBx  Selected device
  * @param  hc  pointer to host channel structure
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc)
{
 8005254:	b580      	push	{r7, lr}
 8005256:	b088      	sub	sp, #32
 8005258:	af00      	add	r7, sp, #0
 800525a:	6078      	str	r0, [r7, #4]
 800525c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	785b      	ldrb	r3, [r3, #1]
 8005266:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8005268:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800526c:	827b      	strh	r3, [r7, #18]

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 800526e:	683b      	ldr	r3, [r7, #0]
 8005270:	699b      	ldr	r3, [r3, #24]
 8005272:	2b00      	cmp	r3, #0
 8005274:	d018      	beq.n	80052a8 <USB_HC_StartXfer+0x54>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8005276:	683b      	ldr	r3, [r7, #0]
 8005278:	699b      	ldr	r3, [r3, #24]
 800527a:	683a      	ldr	r2, [r7, #0]
 800527c:	8952      	ldrh	r2, [r2, #10]
 800527e:	4413      	add	r3, r2
 8005280:	3b01      	subs	r3, #1
 8005282:	683a      	ldr	r2, [r7, #0]
 8005284:	8952      	ldrh	r2, [r2, #10]
 8005286:	fbb3 f3f2 	udiv	r3, r3, r2
 800528a:	83fb      	strh	r3, [r7, #30]

    if (num_packets > max_hc_pkt_count)
 800528c:	8bfa      	ldrh	r2, [r7, #30]
 800528e:	8a7b      	ldrh	r3, [r7, #18]
 8005290:	429a      	cmp	r2, r3
 8005292:	d90b      	bls.n	80052ac <USB_HC_StartXfer+0x58>
    {
      num_packets = max_hc_pkt_count;
 8005294:	8a7b      	ldrh	r3, [r7, #18]
 8005296:	83fb      	strh	r3, [r7, #30]
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8005298:	8bfb      	ldrh	r3, [r7, #30]
 800529a:	683a      	ldr	r2, [r7, #0]
 800529c:	8952      	ldrh	r2, [r2, #10]
 800529e:	fb03 f202 	mul.w	r2, r3, r2
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	615a      	str	r2, [r3, #20]
 80052a6:	e001      	b.n	80052ac <USB_HC_StartXfer+0x58>
    }
  }
  else
  {
    num_packets = 1U;
 80052a8:	2301      	movs	r3, #1
 80052aa:	83fb      	strh	r3, [r7, #30]

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 80052ac:	683b      	ldr	r3, [r7, #0]
 80052ae:	78db      	ldrb	r3, [r3, #3]
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d007      	beq.n	80052c4 <USB_HC_StartXfer+0x70>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80052b4:	8bfb      	ldrh	r3, [r7, #30]
 80052b6:	683a      	ldr	r2, [r7, #0]
 80052b8:	8952      	ldrh	r2, [r2, #10]
 80052ba:	fb03 f202 	mul.w	r2, r3, r2
 80052be:	683b      	ldr	r3, [r7, #0]
 80052c0:	615a      	str	r2, [r3, #20]
 80052c2:	e003      	b.n	80052cc <USB_HC_StartXfer+0x78>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	699a      	ldr	r2, [r3, #24]
 80052c8:	683b      	ldr	r3, [r7, #0]
 80052ca:	615a      	str	r2, [r3, #20]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80052cc:	683b      	ldr	r3, [r7, #0]
 80052ce:	695b      	ldr	r3, [r3, #20]
 80052d0:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80052d4:	8bfb      	ldrh	r3, [r7, #30]
 80052d6:	04d9      	lsls	r1, r3, #19
 80052d8:	4b59      	ldr	r3, [pc, #356]	@ (8005440 <USB_HC_StartXfer+0x1ec>)
 80052da:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80052dc:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 80052de:	683b      	ldr	r3, [r7, #0]
 80052e0:	7b1b      	ldrb	r3, [r3, #12]
 80052e2:	075b      	lsls	r3, r3, #29
 80052e4:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80052e8:	6979      	ldr	r1, [r7, #20]
 80052ea:	0148      	lsls	r0, r1, #5
 80052ec:	69b9      	ldr	r1, [r7, #24]
 80052ee:	4401      	add	r1, r0
 80052f0:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80052f4:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80052f6:	610b      	str	r3, [r1, #16]

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 80052f8:	69bb      	ldr	r3, [r7, #24]
 80052fa:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80052fe:	689b      	ldr	r3, [r3, #8]
 8005300:	f003 0301 	and.w	r3, r3, #1
 8005304:	2b00      	cmp	r3, #0
 8005306:	bf0c      	ite	eq
 8005308:	2301      	moveq	r3, #1
 800530a:	2300      	movne	r3, #0
 800530c:	b2db      	uxtb	r3, r3
 800530e:	747b      	strb	r3, [r7, #17]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8005310:	697b      	ldr	r3, [r7, #20]
 8005312:	015a      	lsls	r2, r3, #5
 8005314:	69bb      	ldr	r3, [r7, #24]
 8005316:	4413      	add	r3, r2
 8005318:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	697a      	ldr	r2, [r7, #20]
 8005320:	0151      	lsls	r1, r2, #5
 8005322:	69ba      	ldr	r2, [r7, #24]
 8005324:	440a      	add	r2, r1
 8005326:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800532a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800532e:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8005330:	697b      	ldr	r3, [r7, #20]
 8005332:	015a      	lsls	r2, r3, #5
 8005334:	69bb      	ldr	r3, [r7, #24]
 8005336:	4413      	add	r3, r2
 8005338:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800533c:	681a      	ldr	r2, [r3, #0]
 800533e:	7c7b      	ldrb	r3, [r7, #17]
 8005340:	075b      	lsls	r3, r3, #29
 8005342:	6979      	ldr	r1, [r7, #20]
 8005344:	0148      	lsls	r0, r1, #5
 8005346:	69b9      	ldr	r1, [r7, #24]
 8005348:	4401      	add	r1, r0
 800534a:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 800534e:	4313      	orrs	r3, r2
 8005350:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005352:	697b      	ldr	r3, [r7, #20]
 8005354:	015a      	lsls	r2, r3, #5
 8005356:	69bb      	ldr	r3, [r7, #24]
 8005358:	4413      	add	r3, r2
 800535a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005362:	68bb      	ldr	r3, [r7, #8]
 8005364:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005368:	60bb      	str	r3, [r7, #8]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800536a:	683b      	ldr	r3, [r7, #0]
 800536c:	78db      	ldrb	r3, [r3, #3]
 800536e:	2b00      	cmp	r3, #0
 8005370:	d004      	beq.n	800537c <USB_HC_StartXfer+0x128>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8005372:	68bb      	ldr	r3, [r7, #8]
 8005374:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005378:	60bb      	str	r3, [r7, #8]
 800537a:	e003      	b.n	8005384 <USB_HC_StartXfer+0x130>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800537c:	68bb      	ldr	r3, [r7, #8]
 800537e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005382:	60bb      	str	r3, [r7, #8]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005384:	68bb      	ldr	r3, [r7, #8]
 8005386:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800538a:	60bb      	str	r3, [r7, #8]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800538c:	697b      	ldr	r3, [r7, #20]
 800538e:	015a      	lsls	r2, r3, #5
 8005390:	69bb      	ldr	r3, [r7, #24]
 8005392:	4413      	add	r3, r2
 8005394:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005398:	461a      	mov	r2, r3
 800539a:	68bb      	ldr	r3, [r7, #8]
 800539c:	6013      	str	r3, [r2, #0]

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 800539e:	683b      	ldr	r3, [r7, #0]
 80053a0:	78db      	ldrb	r3, [r3, #3]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d147      	bne.n	8005436 <USB_HC_StartXfer+0x1e2>
 80053a6:	683b      	ldr	r3, [r7, #0]
 80053a8:	699b      	ldr	r3, [r3, #24]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d043      	beq.n	8005436 <USB_HC_StartXfer+0x1e2>
  {
    switch (hc->ep_type)
 80053ae:	683b      	ldr	r3, [r7, #0]
 80053b0:	7a5b      	ldrb	r3, [r3, #9]
 80053b2:	2b03      	cmp	r3, #3
 80053b4:	d830      	bhi.n	8005418 <USB_HC_StartXfer+0x1c4>
 80053b6:	a201      	add	r2, pc, #4	@ (adr r2, 80053bc <USB_HC_StartXfer+0x168>)
 80053b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053bc:	080053cd 	.word	0x080053cd
 80053c0:	080053f1 	.word	0x080053f1
 80053c4:	080053cd 	.word	0x080053cd
 80053c8:	080053f1 	.word	0x080053f1
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80053cc:	683b      	ldr	r3, [r7, #0]
 80053ce:	699b      	ldr	r3, [r3, #24]
 80053d0:	3303      	adds	r3, #3
 80053d2:	089b      	lsrs	r3, r3, #2
 80053d4:	81fb      	strh	r3, [r7, #14]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 80053d6:	89fa      	ldrh	r2, [r7, #14]
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053dc:	b29b      	uxth	r3, r3
 80053de:	429a      	cmp	r2, r3
 80053e0:	d91c      	bls.n	800541c <USB_HC_StartXfer+0x1c8>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	699b      	ldr	r3, [r3, #24]
 80053e6:	f043 0220 	orr.w	r2, r3, #32
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	619a      	str	r2, [r3, #24]
        }
        break;
 80053ee:	e015      	b.n	800541c <USB_HC_StartXfer+0x1c8>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80053f0:	683b      	ldr	r3, [r7, #0]
 80053f2:	699b      	ldr	r3, [r3, #24]
 80053f4:	3303      	adds	r3, #3
 80053f6:	089b      	lsrs	r3, r3, #2
 80053f8:	81fb      	strh	r3, [r7, #14]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 80053fa:	89fa      	ldrh	r2, [r7, #14]
 80053fc:	69bb      	ldr	r3, [r7, #24]
 80053fe:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005402:	691b      	ldr	r3, [r3, #16]
 8005404:	b29b      	uxth	r3, r3
 8005406:	429a      	cmp	r2, r3
 8005408:	d90a      	bls.n	8005420 <USB_HC_StartXfer+0x1cc>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	699b      	ldr	r3, [r3, #24]
 800540e:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	619a      	str	r2, [r3, #24]
        }
        break;
 8005416:	e003      	b.n	8005420 <USB_HC_StartXfer+0x1cc>

      default:
        break;
 8005418:	bf00      	nop
 800541a:	e002      	b.n	8005422 <USB_HC_StartXfer+0x1ce>
        break;
 800541c:	bf00      	nop
 800541e:	e000      	b.n	8005422 <USB_HC_StartXfer+0x1ce>
        break;
 8005420:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len);
 8005422:	683b      	ldr	r3, [r7, #0]
 8005424:	6919      	ldr	r1, [r3, #16]
 8005426:	683b      	ldr	r3, [r7, #0]
 8005428:	785a      	ldrb	r2, [r3, #1]
 800542a:	683b      	ldr	r3, [r7, #0]
 800542c:	699b      	ldr	r3, [r3, #24]
 800542e:	b29b      	uxth	r3, r3
 8005430:	6878      	ldr	r0, [r7, #4]
 8005432:	f7ff fbaa 	bl	8004b8a <USB_WritePacket>
  }

  return HAL_OK;
 8005436:	2300      	movs	r3, #0
}
 8005438:	4618      	mov	r0, r3
 800543a:	3720      	adds	r7, #32
 800543c:	46bd      	mov	sp, r7
 800543e:	bd80      	pop	{r7, pc}
 8005440:	1ff80000 	.word	0x1ff80000

08005444 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8005444:	b480      	push	{r7}
 8005446:	b085      	sub	sp, #20
 8005448:	af00      	add	r7, sp, #0
 800544a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005456:	695b      	ldr	r3, [r3, #20]
 8005458:	b29b      	uxth	r3, r3
}
 800545a:	4618      	mov	r0, r3
 800545c:	3714      	adds	r7, #20
 800545e:	46bd      	mov	sp, r7
 8005460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005464:	4770      	bx	lr

08005466 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8005466:	b480      	push	{r7}
 8005468:	b089      	sub	sp, #36	@ 0x24
 800546a:	af00      	add	r7, sp, #0
 800546c:	6078      	str	r0, [r7, #4]
 800546e:	460b      	mov	r3, r1
 8005470:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8005476:	78fb      	ldrb	r3, [r7, #3]
 8005478:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800547a:	2300      	movs	r3, #0
 800547c:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800547e:	69bb      	ldr	r3, [r7, #24]
 8005480:	015a      	lsls	r2, r3, #5
 8005482:	69fb      	ldr	r3, [r7, #28]
 8005484:	4413      	add	r3, r2
 8005486:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	0c9b      	lsrs	r3, r3, #18
 800548e:	f003 0303 	and.w	r3, r3, #3
 8005492:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8005494:	69bb      	ldr	r3, [r7, #24]
 8005496:	015a      	lsls	r2, r3, #5
 8005498:	69fb      	ldr	r3, [r7, #28]
 800549a:	4413      	add	r3, r2
 800549c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	0fdb      	lsrs	r3, r3, #31
 80054a4:	f003 0301 	and.w	r3, r3, #1
 80054a8:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 80054aa:	69bb      	ldr	r3, [r7, #24]
 80054ac:	015a      	lsls	r2, r3, #5
 80054ae:	69fb      	ldr	r3, [r7, #28]
 80054b0:	4413      	add	r3, r2
 80054b2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80054b6:	685b      	ldr	r3, [r3, #4]
 80054b8:	0fdb      	lsrs	r3, r3, #31
 80054ba:	f003 0301 	and.w	r3, r3, #1
 80054be:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	689b      	ldr	r3, [r3, #8]
 80054c4:	f003 0320 	and.w	r3, r3, #32
 80054c8:	2b20      	cmp	r3, #32
 80054ca:	d10d      	bne.n	80054e8 <USB_HC_Halt+0x82>
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d10a      	bne.n	80054e8 <USB_HC_Halt+0x82>
 80054d2:	693b      	ldr	r3, [r7, #16]
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d005      	beq.n	80054e4 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 80054d8:	697b      	ldr	r3, [r7, #20]
 80054da:	2b01      	cmp	r3, #1
 80054dc:	d002      	beq.n	80054e4 <USB_HC_Halt+0x7e>
 80054de:	697b      	ldr	r3, [r7, #20]
 80054e0:	2b03      	cmp	r3, #3
 80054e2:	d101      	bne.n	80054e8 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 80054e4:	2300      	movs	r3, #0
 80054e6:	e0d8      	b.n	800569a <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 80054e8:	697b      	ldr	r3, [r7, #20]
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d002      	beq.n	80054f4 <USB_HC_Halt+0x8e>
 80054ee:	697b      	ldr	r3, [r7, #20]
 80054f0:	2b02      	cmp	r3, #2
 80054f2:	d173      	bne.n	80055dc <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80054f4:	69bb      	ldr	r3, [r7, #24]
 80054f6:	015a      	lsls	r2, r3, #5
 80054f8:	69fb      	ldr	r3, [r7, #28]
 80054fa:	4413      	add	r3, r2
 80054fc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	69ba      	ldr	r2, [r7, #24]
 8005504:	0151      	lsls	r1, r2, #5
 8005506:	69fa      	ldr	r2, [r7, #28]
 8005508:	440a      	add	r2, r1
 800550a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800550e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005512:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	689b      	ldr	r3, [r3, #8]
 8005518:	f003 0320 	and.w	r3, r3, #32
 800551c:	2b00      	cmp	r3, #0
 800551e:	d14a      	bne.n	80055b6 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFUL << 16)) == 0U)
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005524:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8005528:	2b00      	cmp	r3, #0
 800552a:	d133      	bne.n	8005594 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800552c:	69bb      	ldr	r3, [r7, #24]
 800552e:	015a      	lsls	r2, r3, #5
 8005530:	69fb      	ldr	r3, [r7, #28]
 8005532:	4413      	add	r3, r2
 8005534:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	69ba      	ldr	r2, [r7, #24]
 800553c:	0151      	lsls	r1, r2, #5
 800553e:	69fa      	ldr	r2, [r7, #28]
 8005540:	440a      	add	r2, r1
 8005542:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005546:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800554a:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800554c:	69bb      	ldr	r3, [r7, #24]
 800554e:	015a      	lsls	r2, r3, #5
 8005550:	69fb      	ldr	r3, [r7, #28]
 8005552:	4413      	add	r3, r2
 8005554:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	69ba      	ldr	r2, [r7, #24]
 800555c:	0151      	lsls	r1, r2, #5
 800555e:	69fa      	ldr	r2, [r7, #28]
 8005560:	440a      	add	r2, r1
 8005562:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005566:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800556a:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 800556c:	68bb      	ldr	r3, [r7, #8]
 800556e:	3301      	adds	r3, #1
 8005570:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8005572:	68bb      	ldr	r3, [r7, #8]
 8005574:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005578:	d82e      	bhi.n	80055d8 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800557a:	69bb      	ldr	r3, [r7, #24]
 800557c:	015a      	lsls	r2, r3, #5
 800557e:	69fb      	ldr	r3, [r7, #28]
 8005580:	4413      	add	r3, r2
 8005582:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800558c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005590:	d0ec      	beq.n	800556c <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005592:	e081      	b.n	8005698 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005594:	69bb      	ldr	r3, [r7, #24]
 8005596:	015a      	lsls	r2, r3, #5
 8005598:	69fb      	ldr	r3, [r7, #28]
 800559a:	4413      	add	r3, r2
 800559c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	69ba      	ldr	r2, [r7, #24]
 80055a4:	0151      	lsls	r1, r2, #5
 80055a6:	69fa      	ldr	r2, [r7, #28]
 80055a8:	440a      	add	r2, r1
 80055aa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80055ae:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80055b2:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80055b4:	e070      	b.n	8005698 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80055b6:	69bb      	ldr	r3, [r7, #24]
 80055b8:	015a      	lsls	r2, r3, #5
 80055ba:	69fb      	ldr	r3, [r7, #28]
 80055bc:	4413      	add	r3, r2
 80055be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	69ba      	ldr	r2, [r7, #24]
 80055c6:	0151      	lsls	r1, r2, #5
 80055c8:	69fa      	ldr	r2, [r7, #28]
 80055ca:	440a      	add	r2, r1
 80055cc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80055d0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80055d4:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80055d6:	e05f      	b.n	8005698 <USB_HC_Halt+0x232>
            break;
 80055d8:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80055da:	e05d      	b.n	8005698 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80055dc:	69bb      	ldr	r3, [r7, #24]
 80055de:	015a      	lsls	r2, r3, #5
 80055e0:	69fb      	ldr	r3, [r7, #28]
 80055e2:	4413      	add	r3, r2
 80055e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	69ba      	ldr	r2, [r7, #24]
 80055ec:	0151      	lsls	r1, r2, #5
 80055ee:	69fa      	ldr	r2, [r7, #28]
 80055f0:	440a      	add	r2, r1
 80055f2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80055f6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80055fa:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFUL << 16)) == 0U)
 80055fc:	69fb      	ldr	r3, [r7, #28]
 80055fe:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005602:	691b      	ldr	r3, [r3, #16]
 8005604:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8005608:	2b00      	cmp	r3, #0
 800560a:	d133      	bne.n	8005674 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800560c:	69bb      	ldr	r3, [r7, #24]
 800560e:	015a      	lsls	r2, r3, #5
 8005610:	69fb      	ldr	r3, [r7, #28]
 8005612:	4413      	add	r3, r2
 8005614:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	69ba      	ldr	r2, [r7, #24]
 800561c:	0151      	lsls	r1, r2, #5
 800561e:	69fa      	ldr	r2, [r7, #28]
 8005620:	440a      	add	r2, r1
 8005622:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005626:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800562a:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800562c:	69bb      	ldr	r3, [r7, #24]
 800562e:	015a      	lsls	r2, r3, #5
 8005630:	69fb      	ldr	r3, [r7, #28]
 8005632:	4413      	add	r3, r2
 8005634:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	69ba      	ldr	r2, [r7, #24]
 800563c:	0151      	lsls	r1, r2, #5
 800563e:	69fa      	ldr	r2, [r7, #28]
 8005640:	440a      	add	r2, r1
 8005642:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005646:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800564a:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 800564c:	68bb      	ldr	r3, [r7, #8]
 800564e:	3301      	adds	r3, #1
 8005650:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8005652:	68bb      	ldr	r3, [r7, #8]
 8005654:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005658:	d81d      	bhi.n	8005696 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800565a:	69bb      	ldr	r3, [r7, #24]
 800565c:	015a      	lsls	r2, r3, #5
 800565e:	69fb      	ldr	r3, [r7, #28]
 8005660:	4413      	add	r3, r2
 8005662:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800566c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005670:	d0ec      	beq.n	800564c <USB_HC_Halt+0x1e6>
 8005672:	e011      	b.n	8005698 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005674:	69bb      	ldr	r3, [r7, #24]
 8005676:	015a      	lsls	r2, r3, #5
 8005678:	69fb      	ldr	r3, [r7, #28]
 800567a:	4413      	add	r3, r2
 800567c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	69ba      	ldr	r2, [r7, #24]
 8005684:	0151      	lsls	r1, r2, #5
 8005686:	69fa      	ldr	r2, [r7, #28]
 8005688:	440a      	add	r2, r1
 800568a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800568e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005692:	6013      	str	r3, [r2, #0]
 8005694:	e000      	b.n	8005698 <USB_HC_Halt+0x232>
          break;
 8005696:	bf00      	nop
    }
  }

  return HAL_OK;
 8005698:	2300      	movs	r3, #0
}
 800569a:	4618      	mov	r0, r3
 800569c:	3724      	adds	r7, #36	@ 0x24
 800569e:	46bd      	mov	sp, r7
 80056a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a4:	4770      	bx	lr

080056a6 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 80056a6:	b580      	push	{r7, lr}
 80056a8:	b088      	sub	sp, #32
 80056aa:	af00      	add	r7, sp, #0
 80056ac:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 80056ae:	2300      	movs	r3, #0
 80056b0:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 80056b6:	2300      	movs	r3, #0
 80056b8:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 80056ba:	6878      	ldr	r0, [r7, #4]
 80056bc:	f7ff f9a8 	bl	8004a10 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80056c0:	2110      	movs	r1, #16
 80056c2:	6878      	ldr	r0, [r7, #4]
 80056c4:	f7ff fa01 	bl	8004aca <USB_FlushTxFifo>
 80056c8:	4603      	mov	r3, r0
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d001      	beq.n	80056d2 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 80056ce:	2301      	movs	r3, #1
 80056d0:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80056d2:	6878      	ldr	r0, [r7, #4]
 80056d4:	f7ff fa2b 	bl	8004b2e <USB_FlushRxFifo>
 80056d8:	4603      	mov	r3, r0
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d001      	beq.n	80056e2 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 80056de:	2301      	movs	r3, #1
 80056e0:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 80056e2:	2300      	movs	r3, #0
 80056e4:	61bb      	str	r3, [r7, #24]
 80056e6:	e01f      	b.n	8005728 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 80056e8:	69bb      	ldr	r3, [r7, #24]
 80056ea:	015a      	lsls	r2, r3, #5
 80056ec:	697b      	ldr	r3, [r7, #20]
 80056ee:	4413      	add	r3, r2
 80056f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 80056f8:	693b      	ldr	r3, [r7, #16]
 80056fa:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80056fe:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8005700:	693b      	ldr	r3, [r7, #16]
 8005702:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005706:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8005708:	693b      	ldr	r3, [r7, #16]
 800570a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800570e:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8005710:	69bb      	ldr	r3, [r7, #24]
 8005712:	015a      	lsls	r2, r3, #5
 8005714:	697b      	ldr	r3, [r7, #20]
 8005716:	4413      	add	r3, r2
 8005718:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800571c:	461a      	mov	r2, r3
 800571e:	693b      	ldr	r3, [r7, #16]
 8005720:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8005722:	69bb      	ldr	r3, [r7, #24]
 8005724:	3301      	adds	r3, #1
 8005726:	61bb      	str	r3, [r7, #24]
 8005728:	69bb      	ldr	r3, [r7, #24]
 800572a:	2b0f      	cmp	r3, #15
 800572c:	d9dc      	bls.n	80056e8 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800572e:	2300      	movs	r3, #0
 8005730:	61bb      	str	r3, [r7, #24]
 8005732:	e034      	b.n	800579e <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8005734:	69bb      	ldr	r3, [r7, #24]
 8005736:	015a      	lsls	r2, r3, #5
 8005738:	697b      	ldr	r3, [r7, #20]
 800573a:	4413      	add	r3, r2
 800573c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8005744:	693b      	ldr	r3, [r7, #16]
 8005746:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800574a:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800574c:	693b      	ldr	r3, [r7, #16]
 800574e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005752:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8005754:	693b      	ldr	r3, [r7, #16]
 8005756:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800575a:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800575c:	69bb      	ldr	r3, [r7, #24]
 800575e:	015a      	lsls	r2, r3, #5
 8005760:	697b      	ldr	r3, [r7, #20]
 8005762:	4413      	add	r3, r2
 8005764:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005768:	461a      	mov	r2, r3
 800576a:	693b      	ldr	r3, [r7, #16]
 800576c:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	3301      	adds	r3, #1
 8005772:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800577a:	d80c      	bhi.n	8005796 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800577c:	69bb      	ldr	r3, [r7, #24]
 800577e:	015a      	lsls	r2, r3, #5
 8005780:	697b      	ldr	r3, [r7, #20]
 8005782:	4413      	add	r3, r2
 8005784:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800578e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005792:	d0ec      	beq.n	800576e <USB_StopHost+0xc8>
 8005794:	e000      	b.n	8005798 <USB_StopHost+0xf2>
        break;
 8005796:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8005798:	69bb      	ldr	r3, [r7, #24]
 800579a:	3301      	adds	r3, #1
 800579c:	61bb      	str	r3, [r7, #24]
 800579e:	69bb      	ldr	r3, [r7, #24]
 80057a0:	2b0f      	cmp	r3, #15
 80057a2:	d9c7      	bls.n	8005734 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 80057a4:	697b      	ldr	r3, [r7, #20]
 80057a6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80057aa:	461a      	mov	r2, r3
 80057ac:	f04f 33ff 	mov.w	r3, #4294967295
 80057b0:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	f04f 32ff 	mov.w	r2, #4294967295
 80057b8:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 80057ba:	6878      	ldr	r0, [r7, #4]
 80057bc:	f7ff f917 	bl	80049ee <USB_EnableGlobalInt>

  return ret;
 80057c0:	7ffb      	ldrb	r3, [r7, #31]
}
 80057c2:	4618      	mov	r0, r3
 80057c4:	3720      	adds	r7, #32
 80057c6:	46bd      	mov	sp, r7
 80057c8:	bd80      	pop	{r7, pc}
	...

080057cc <USBH_MIDI_Init>:
    USBH_MIDI_SOFProcess
};

/* USBH_MIDI_Init: called upon device connection for MIDI class */
static USBH_StatusTypeDef USBH_MIDI_Init(USBH_HandleTypeDef *phost)
{
 80057cc:	b590      	push	{r4, r7, lr}
 80057ce:	b08d      	sub	sp, #52	@ 0x34
 80057d0:	af04      	add	r7, sp, #16
 80057d2:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_FAIL;
 80057d4:	2302      	movs	r3, #2
 80057d6:	773b      	strb	r3, [r7, #28]
  MIDI_HandleTypeDef *MIDI_Handle;

  /* Allocate memory for MIDI class handle */
  MIDI_Handle = (MIDI_HandleTypeDef *)USBH_malloc(sizeof(MIDI_HandleTypeDef));
 80057d8:	208e      	movs	r0, #142	@ 0x8e
 80057da:	f002 fa55 	bl	8007c88 <malloc>
 80057de:	4603      	mov	r3, r0
 80057e0:	61bb      	str	r3, [r7, #24]
  if (MIDI_Handle == NULL)
 80057e2:	69bb      	ldr	r3, [r7, #24]
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d104      	bne.n	80057f2 <USBH_MIDI_Init+0x26>
  {
    printf("USBH_MIDI_Init: Failed to allocate MIDI class handle\r\n");
 80057e8:	4883      	ldr	r0, [pc, #524]	@ (80059f8 <USBH_MIDI_Init+0x22c>)
 80057ea:	f002 fc35 	bl	8008058 <puts>
    return USBH_FAIL;
 80057ee:	2302      	movs	r3, #2
 80057f0:	e0fd      	b.n	80059ee <USBH_MIDI_Init+0x222>
  }
  memset(MIDI_Handle, 0, sizeof(MIDI_HandleTypeDef));
 80057f2:	228e      	movs	r2, #142	@ 0x8e
 80057f4:	2100      	movs	r1, #0
 80057f6:	69b8      	ldr	r0, [r7, #24]
 80057f8:	f002 fd44 	bl	8008284 <memset>
  phost->pActiveClass->pData = (void *)MIDI_Handle;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8005802:	69ba      	ldr	r2, [r7, #24]
 8005804:	61da      	str	r2, [r3, #28]

  /* Find the MIDI Streaming interface (Audio class 0x01, subclass 0x03) */
  uint8_t interface = 0xFF;
 8005806:	23ff      	movs	r3, #255	@ 0xff
 8005808:	77fb      	strb	r3, [r7, #31]
  for (uint8_t idx = 0; idx < phost->device.CfgDesc.bNumInterfaces; idx++)
 800580a:	2300      	movs	r3, #0
 800580c:	77bb      	strb	r3, [r7, #30]
 800580e:	e01b      	b.n	8005848 <USBH_MIDI_Init+0x7c>
  {
    if ((phost->device.CfgDesc.Itf_Desc[idx].bInterfaceClass == USB_MIDI_CLASS_CODE) &&
 8005810:	7fbb      	ldrb	r3, [r7, #30]
 8005812:	687a      	ldr	r2, [r7, #4]
 8005814:	211a      	movs	r1, #26
 8005816:	fb01 f303 	mul.w	r3, r1, r3
 800581a:	4413      	add	r3, r2
 800581c:	f203 3347 	addw	r3, r3, #839	@ 0x347
 8005820:	781b      	ldrb	r3, [r3, #0]
 8005822:	2b01      	cmp	r3, #1
 8005824:	d10d      	bne.n	8005842 <USBH_MIDI_Init+0x76>
        (phost->device.CfgDesc.Itf_Desc[idx].bInterfaceSubClass == USB_MIDI_SUBCLASS_STREAMING))
 8005826:	7fbb      	ldrb	r3, [r7, #30]
 8005828:	687a      	ldr	r2, [r7, #4]
 800582a:	211a      	movs	r1, #26
 800582c:	fb01 f303 	mul.w	r3, r1, r3
 8005830:	4413      	add	r3, r2
 8005832:	f503 7352 	add.w	r3, r3, #840	@ 0x348
 8005836:	781b      	ldrb	r3, [r3, #0]
    if ((phost->device.CfgDesc.Itf_Desc[idx].bInterfaceClass == USB_MIDI_CLASS_CODE) &&
 8005838:	2b03      	cmp	r3, #3
 800583a:	d102      	bne.n	8005842 <USBH_MIDI_Init+0x76>
    {
      interface = idx;
 800583c:	7fbb      	ldrb	r3, [r7, #30]
 800583e:	77fb      	strb	r3, [r7, #31]
      break;
 8005840:	e008      	b.n	8005854 <USBH_MIDI_Init+0x88>
  for (uint8_t idx = 0; idx < phost->device.CfgDesc.bNumInterfaces; idx++)
 8005842:	7fbb      	ldrb	r3, [r7, #30]
 8005844:	3301      	adds	r3, #1
 8005846:	77bb      	strb	r3, [r7, #30]
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 800584e:	7fba      	ldrb	r2, [r7, #30]
 8005850:	429a      	cmp	r2, r3
 8005852:	d3dd      	bcc.n	8005810 <USBH_MIDI_Init+0x44>
    }
  }
  if (interface == 0xFF)
 8005854:	7ffb      	ldrb	r3, [r7, #31]
 8005856:	2bff      	cmp	r3, #255	@ 0xff
 8005858:	d104      	bne.n	8005864 <USBH_MIDI_Init+0x98>
  {
    printf("USBH_MIDI_Init: No MIDI Streaming interface found\r\n");
 800585a:	4868      	ldr	r0, [pc, #416]	@ (80059fc <USBH_MIDI_Init+0x230>)
 800585c:	f002 fbfc 	bl	8008058 <puts>
    return USBH_FAIL;
 8005860:	2302      	movs	r3, #2
 8005862:	e0c4      	b.n	80059ee <USBH_MIDI_Init+0x222>
  }
  printf("USBH_MIDI_Init: MIDI Streaming interface found at index %d\r\n", interface);
 8005864:	7ffb      	ldrb	r3, [r7, #31]
 8005866:	4619      	mov	r1, r3
 8005868:	4865      	ldr	r0, [pc, #404]	@ (8005a00 <USBH_MIDI_Init+0x234>)
 800586a:	f002 fb8d 	bl	8007f88 <iprintf>

  /* Get the interface descriptor and parse its endpoints */
  USBH_InterfaceDescTypeDef *itf_desc = &phost->device.CfgDesc.Itf_Desc[interface];
 800586e:	7ffb      	ldrb	r3, [r7, #31]
 8005870:	221a      	movs	r2, #26
 8005872:	fb02 f303 	mul.w	r3, r2, r3
 8005876:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800587a:	687a      	ldr	r2, [r7, #4]
 800587c:	4413      	add	r3, r2
 800587e:	330a      	adds	r3, #10
 8005880:	617b      	str	r3, [r7, #20]
  for (uint8_t ep_idx = 0; ep_idx < itf_desc->bNumEndpoints; ep_idx++)
 8005882:	2300      	movs	r3, #0
 8005884:	777b      	strb	r3, [r7, #29]
 8005886:	e090      	b.n	80059aa <USBH_MIDI_Init+0x1de>
  {
    USBH_EpDescTypeDef *ep_desc = &itf_desc->Ep_Desc[ep_idx];
 8005888:	7f7b      	ldrb	r3, [r7, #29]
 800588a:	3301      	adds	r3, #1
 800588c:	00db      	lsls	r3, r3, #3
 800588e:	697a      	ldr	r2, [r7, #20]
 8005890:	4413      	add	r3, r2
 8005892:	3302      	adds	r3, #2
 8005894:	613b      	str	r3, [r7, #16]
    uint8_t ep_addr = ep_desc->bEndpointAddress;
 8005896:	693b      	ldr	r3, [r7, #16]
 8005898:	789b      	ldrb	r3, [r3, #2]
 800589a:	73fb      	strb	r3, [r7, #15]
    uint8_t ep_type = ep_desc->bmAttributes & 0x03U;  // lower 2 bits indicate type
 800589c:	693b      	ldr	r3, [r7, #16]
 800589e:	78db      	ldrb	r3, [r3, #3]
 80058a0:	f003 0303 	and.w	r3, r3, #3
 80058a4:	73bb      	strb	r3, [r7, #14]
    if ((ep_addr & 0x80U) && (ep_type == 0x02U))
 80058a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	da3b      	bge.n	8005926 <USBH_MIDI_Init+0x15a>
 80058ae:	7bbb      	ldrb	r3, [r7, #14]
 80058b0:	2b02      	cmp	r3, #2
 80058b2:	d138      	bne.n	8005926 <USBH_MIDI_Init+0x15a>
    {
      /* MIDI IN endpoint (Bulk IN) */
      MIDI_Handle->InEp = ep_addr;
 80058b4:	69bb      	ldr	r3, [r7, #24]
 80058b6:	7bfa      	ldrb	r2, [r7, #15]
 80058b8:	709a      	strb	r2, [r3, #2]
      MIDI_Handle->InEpSize = ep_desc->wMaxPacketSize;
 80058ba:	693b      	ldr	r3, [r7, #16]
 80058bc:	889a      	ldrh	r2, [r3, #4]
 80058be:	69bb      	ldr	r3, [r7, #24]
 80058c0:	809a      	strh	r2, [r3, #4]
      MIDI_Handle->InPipe = USBH_AllocPipe(phost, MIDI_Handle->InEp);
 80058c2:	69bb      	ldr	r3, [r7, #24]
 80058c4:	789b      	ldrb	r3, [r3, #2]
 80058c6:	4619      	mov	r1, r3
 80058c8:	6878      	ldr	r0, [r7, #4]
 80058ca:	f001 fe67 	bl	800759c <USBH_AllocPipe>
 80058ce:	4603      	mov	r3, r0
 80058d0:	461a      	mov	r2, r3
 80058d2:	69bb      	ldr	r3, [r7, #24]
 80058d4:	701a      	strb	r2, [r3, #0]
      USBH_OpenPipe(phost, MIDI_Handle->InPipe, MIDI_Handle->InEp,
 80058d6:	69bb      	ldr	r3, [r7, #24]
 80058d8:	7819      	ldrb	r1, [r3, #0]
 80058da:	69bb      	ldr	r3, [r7, #24]
 80058dc:	7898      	ldrb	r0, [r3, #2]
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80058ea:	69ba      	ldr	r2, [r7, #24]
 80058ec:	8892      	ldrh	r2, [r2, #4]
 80058ee:	9202      	str	r2, [sp, #8]
 80058f0:	2202      	movs	r2, #2
 80058f2:	9201      	str	r2, [sp, #4]
 80058f4:	9300      	str	r3, [sp, #0]
 80058f6:	4623      	mov	r3, r4
 80058f8:	4602      	mov	r2, r0
 80058fa:	6878      	ldr	r0, [r7, #4]
 80058fc:	f001 fe1f 	bl	800753e <USBH_OpenPipe>
                    phost->device.address, phost->device.speed,
                    USBH_EP_BULK, MIDI_Handle->InEpSize);
      USBH_LL_SetToggle(phost, MIDI_Handle->InPipe, 0);
 8005900:	69bb      	ldr	r3, [r7, #24]
 8005902:	781b      	ldrb	r3, [r3, #0]
 8005904:	2200      	movs	r2, #0
 8005906:	4619      	mov	r1, r3
 8005908:	6878      	ldr	r0, [r7, #4]
 800590a:	f002 f956 	bl	8007bba <USBH_LL_SetToggle>
      printf("USBH_MIDI_Init: Bulk IN endpoint 0x%02X (pipe %d) opened, max packet %d bytes\r\n",
             MIDI_Handle->InEp, MIDI_Handle->InPipe, MIDI_Handle->InEpSize);
 800590e:	69bb      	ldr	r3, [r7, #24]
 8005910:	789b      	ldrb	r3, [r3, #2]
      printf("USBH_MIDI_Init: Bulk IN endpoint 0x%02X (pipe %d) opened, max packet %d bytes\r\n",
 8005912:	4619      	mov	r1, r3
             MIDI_Handle->InEp, MIDI_Handle->InPipe, MIDI_Handle->InEpSize);
 8005914:	69bb      	ldr	r3, [r7, #24]
 8005916:	781b      	ldrb	r3, [r3, #0]
      printf("USBH_MIDI_Init: Bulk IN endpoint 0x%02X (pipe %d) opened, max packet %d bytes\r\n",
 8005918:	461a      	mov	r2, r3
             MIDI_Handle->InEp, MIDI_Handle->InPipe, MIDI_Handle->InEpSize);
 800591a:	69bb      	ldr	r3, [r7, #24]
 800591c:	889b      	ldrh	r3, [r3, #4]
      printf("USBH_MIDI_Init: Bulk IN endpoint 0x%02X (pipe %d) opened, max packet %d bytes\r\n",
 800591e:	4839      	ldr	r0, [pc, #228]	@ (8005a04 <USBH_MIDI_Init+0x238>)
 8005920:	f002 fb32 	bl	8007f88 <iprintf>
 8005924:	e03e      	b.n	80059a4 <USBH_MIDI_Init+0x1d8>
    }
    else if (!(ep_addr & 0x80U) && (ep_type == 0x02U))
 8005926:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800592a:	2b00      	cmp	r3, #0
 800592c:	db3a      	blt.n	80059a4 <USBH_MIDI_Init+0x1d8>
 800592e:	7bbb      	ldrb	r3, [r7, #14]
 8005930:	2b02      	cmp	r3, #2
 8005932:	d137      	bne.n	80059a4 <USBH_MIDI_Init+0x1d8>
    {
      /* MIDI OUT endpoint (Bulk OUT) */
      MIDI_Handle->OutEp = ep_addr;
 8005934:	69bb      	ldr	r3, [r7, #24]
 8005936:	7bfa      	ldrb	r2, [r7, #15]
 8005938:	70da      	strb	r2, [r3, #3]
      MIDI_Handle->OutEpSize = ep_desc->wMaxPacketSize;
 800593a:	693b      	ldr	r3, [r7, #16]
 800593c:	889a      	ldrh	r2, [r3, #4]
 800593e:	69bb      	ldr	r3, [r7, #24]
 8005940:	80da      	strh	r2, [r3, #6]
      MIDI_Handle->OutPipe = USBH_AllocPipe(phost, MIDI_Handle->OutEp);
 8005942:	69bb      	ldr	r3, [r7, #24]
 8005944:	78db      	ldrb	r3, [r3, #3]
 8005946:	4619      	mov	r1, r3
 8005948:	6878      	ldr	r0, [r7, #4]
 800594a:	f001 fe27 	bl	800759c <USBH_AllocPipe>
 800594e:	4603      	mov	r3, r0
 8005950:	461a      	mov	r2, r3
 8005952:	69bb      	ldr	r3, [r7, #24]
 8005954:	705a      	strb	r2, [r3, #1]
      USBH_OpenPipe(phost, MIDI_Handle->OutPipe, MIDI_Handle->OutEp,
 8005956:	69bb      	ldr	r3, [r7, #24]
 8005958:	7859      	ldrb	r1, [r3, #1]
 800595a:	69bb      	ldr	r3, [r7, #24]
 800595c:	78d8      	ldrb	r0, [r3, #3]
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800596a:	69ba      	ldr	r2, [r7, #24]
 800596c:	88d2      	ldrh	r2, [r2, #6]
 800596e:	9202      	str	r2, [sp, #8]
 8005970:	2202      	movs	r2, #2
 8005972:	9201      	str	r2, [sp, #4]
 8005974:	9300      	str	r3, [sp, #0]
 8005976:	4623      	mov	r3, r4
 8005978:	4602      	mov	r2, r0
 800597a:	6878      	ldr	r0, [r7, #4]
 800597c:	f001 fddf 	bl	800753e <USBH_OpenPipe>
                    phost->device.address, phost->device.speed,
                    USBH_EP_BULK, MIDI_Handle->OutEpSize);
      USBH_LL_SetToggle(phost, MIDI_Handle->OutPipe, 0);
 8005980:	69bb      	ldr	r3, [r7, #24]
 8005982:	785b      	ldrb	r3, [r3, #1]
 8005984:	2200      	movs	r2, #0
 8005986:	4619      	mov	r1, r3
 8005988:	6878      	ldr	r0, [r7, #4]
 800598a:	f002 f916 	bl	8007bba <USBH_LL_SetToggle>
      printf("USBH_MIDI_Init: Bulk OUT endpoint 0x%02X (pipe %d) opened, max packet %d bytes\r\n",
             MIDI_Handle->OutEp, MIDI_Handle->OutPipe, MIDI_Handle->OutEpSize);
 800598e:	69bb      	ldr	r3, [r7, #24]
 8005990:	78db      	ldrb	r3, [r3, #3]
      printf("USBH_MIDI_Init: Bulk OUT endpoint 0x%02X (pipe %d) opened, max packet %d bytes\r\n",
 8005992:	4619      	mov	r1, r3
             MIDI_Handle->OutEp, MIDI_Handle->OutPipe, MIDI_Handle->OutEpSize);
 8005994:	69bb      	ldr	r3, [r7, #24]
 8005996:	785b      	ldrb	r3, [r3, #1]
      printf("USBH_MIDI_Init: Bulk OUT endpoint 0x%02X (pipe %d) opened, max packet %d bytes\r\n",
 8005998:	461a      	mov	r2, r3
             MIDI_Handle->OutEp, MIDI_Handle->OutPipe, MIDI_Handle->OutEpSize);
 800599a:	69bb      	ldr	r3, [r7, #24]
 800599c:	88db      	ldrh	r3, [r3, #6]
      printf("USBH_MIDI_Init: Bulk OUT endpoint 0x%02X (pipe %d) opened, max packet %d bytes\r\n",
 800599e:	481a      	ldr	r0, [pc, #104]	@ (8005a08 <USBH_MIDI_Init+0x23c>)
 80059a0:	f002 faf2 	bl	8007f88 <iprintf>
  for (uint8_t ep_idx = 0; ep_idx < itf_desc->bNumEndpoints; ep_idx++)
 80059a4:	7f7b      	ldrb	r3, [r7, #29]
 80059a6:	3301      	adds	r3, #1
 80059a8:	777b      	strb	r3, [r7, #29]
 80059aa:	697b      	ldr	r3, [r7, #20]
 80059ac:	791b      	ldrb	r3, [r3, #4]
 80059ae:	7f7a      	ldrb	r2, [r7, #29]
 80059b0:	429a      	cmp	r2, r3
 80059b2:	f4ff af69 	bcc.w	8005888 <USBH_MIDI_Init+0xbc>
    }
  }

  /* Initialize FIFO and state */
  MIDI_Handle->EventFIFOHead = 0;
 80059b6:	69bb      	ldr	r3, [r7, #24]
 80059b8:	2200      	movs	r2, #0
 80059ba:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a
  MIDI_Handle->EventFIFOTail = 0;
 80059be:	69bb      	ldr	r3, [r7, #24]
 80059c0:	2200      	movs	r2, #0
 80059c2:	f8a3 208c 	strh.w	r2, [r3, #140]	@ 0x8c
  MIDI_Handle->state = MIDI_IDLE;
 80059c6:	69bb      	ldr	r3, [r7, #24]
 80059c8:	2200      	movs	r2, #0
 80059ca:	721a      	strb	r2, [r3, #8]
  printf("USBH_MIDI_Init: MIDI FIFO initialized (head=%u, tail=%u)\r\n",
         MIDI_Handle->EventFIFOHead, MIDI_Handle->EventFIFOTail);
 80059cc:	69bb      	ldr	r3, [r7, #24]
 80059ce:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
  printf("USBH_MIDI_Init: MIDI FIFO initialized (head=%u, tail=%u)\r\n",
 80059d2:	4619      	mov	r1, r3
         MIDI_Handle->EventFIFOHead, MIDI_Handle->EventFIFOTail);
 80059d4:	69bb      	ldr	r3, [r7, #24]
 80059d6:	f8b3 308c 	ldrh.w	r3, [r3, #140]	@ 0x8c
  printf("USBH_MIDI_Init: MIDI FIFO initialized (head=%u, tail=%u)\r\n",
 80059da:	461a      	mov	r2, r3
 80059dc:	480b      	ldr	r0, [pc, #44]	@ (8005a0c <USBH_MIDI_Init+0x240>)
 80059de:	f002 fad3 	bl	8007f88 <iprintf>

  /* Indicate successful initialization */
  printf("USBH_MIDI_Init: MIDI class driver initialized successfully\r\n");
 80059e2:	480b      	ldr	r0, [pc, #44]	@ (8005a10 <USBH_MIDI_Init+0x244>)
 80059e4:	f002 fb38 	bl	8008058 <puts>
  status = USBH_OK;
 80059e8:	2300      	movs	r3, #0
 80059ea:	773b      	strb	r3, [r7, #28]
  return status;
 80059ec:	7f3b      	ldrb	r3, [r7, #28]
}
 80059ee:	4618      	mov	r0, r3
 80059f0:	3724      	adds	r7, #36	@ 0x24
 80059f2:	46bd      	mov	sp, r7
 80059f4:	bd90      	pop	{r4, r7, pc}
 80059f6:	bf00      	nop
 80059f8:	08009174 	.word	0x08009174
 80059fc:	080091ac 	.word	0x080091ac
 8005a00:	080091e0 	.word	0x080091e0
 8005a04:	08009220 	.word	0x08009220
 8005a08:	08009270 	.word	0x08009270
 8005a0c:	080092c4 	.word	0x080092c4
 8005a10:	08009300 	.word	0x08009300

08005a14 <USBH_MIDI_DeInit>:

/* USBH_MIDI_DeInit: called on device disconnection for cleanup */
static USBH_StatusTypeDef USBH_MIDI_DeInit(USBH_HandleTypeDef *phost)
{
 8005a14:	b580      	push	{r7, lr}
 8005a16:	b084      	sub	sp, #16
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	6078      	str	r0, [r7, #4]
  MIDI_HandleTypeDef *MIDI_Handle = (MIDI_HandleTypeDef *)phost->pActiveClass->pData;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8005a22:	69db      	ldr	r3, [r3, #28]
 8005a24:	60fb      	str	r3, [r7, #12]
  if (MIDI_Handle != NULL)
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d045      	beq.n	8005ab8 <USBH_MIDI_DeInit+0xa4>
  {
    /* Close and free IN pipe */
    if (MIDI_Handle->InPipe)
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	781b      	ldrb	r3, [r3, #0]
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d017      	beq.n	8005a64 <USBH_MIDI_DeInit+0x50>
    {
      printf("USBH_MIDI_DeInit: Closing InPipe %d (EP 0x%02X)\r\n",
             MIDI_Handle->InPipe, MIDI_Handle->InEp);
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	781b      	ldrb	r3, [r3, #0]
      printf("USBH_MIDI_DeInit: Closing InPipe %d (EP 0x%02X)\r\n",
 8005a38:	4619      	mov	r1, r3
             MIDI_Handle->InPipe, MIDI_Handle->InEp);
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	789b      	ldrb	r3, [r3, #2]
      printf("USBH_MIDI_DeInit: Closing InPipe %d (EP 0x%02X)\r\n",
 8005a3e:	461a      	mov	r2, r3
 8005a40:	4820      	ldr	r0, [pc, #128]	@ (8005ac4 <USBH_MIDI_DeInit+0xb0>)
 8005a42:	f002 faa1 	bl	8007f88 <iprintf>
      USBH_ClosePipe(phost, MIDI_Handle->InPipe);
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	781b      	ldrb	r3, [r3, #0]
 8005a4a:	4619      	mov	r1, r3
 8005a4c:	6878      	ldr	r0, [r7, #4]
 8005a4e:	f001 fd95 	bl	800757c <USBH_ClosePipe>
      USBH_FreePipe(phost, MIDI_Handle->InPipe);
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	781b      	ldrb	r3, [r3, #0]
 8005a56:	4619      	mov	r1, r3
 8005a58:	6878      	ldr	r0, [r7, #4]
 8005a5a:	f001 fdc0 	bl	80075de <USBH_FreePipe>
      MIDI_Handle->InPipe = 0;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	2200      	movs	r2, #0
 8005a62:	701a      	strb	r2, [r3, #0]
    }
    /* Close and free OUT pipe */
    if (MIDI_Handle->OutPipe)
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	785b      	ldrb	r3, [r3, #1]
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d017      	beq.n	8005a9c <USBH_MIDI_DeInit+0x88>
    {
      printf("USBH_MIDI_DeInit: Closing OutPipe %d (EP 0x%02X)\r\n",
             MIDI_Handle->OutPipe, MIDI_Handle->OutEp);
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	785b      	ldrb	r3, [r3, #1]
      printf("USBH_MIDI_DeInit: Closing OutPipe %d (EP 0x%02X)\r\n",
 8005a70:	4619      	mov	r1, r3
             MIDI_Handle->OutPipe, MIDI_Handle->OutEp);
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	78db      	ldrb	r3, [r3, #3]
      printf("USBH_MIDI_DeInit: Closing OutPipe %d (EP 0x%02X)\r\n",
 8005a76:	461a      	mov	r2, r3
 8005a78:	4813      	ldr	r0, [pc, #76]	@ (8005ac8 <USBH_MIDI_DeInit+0xb4>)
 8005a7a:	f002 fa85 	bl	8007f88 <iprintf>
      USBH_ClosePipe(phost, MIDI_Handle->OutPipe);
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	785b      	ldrb	r3, [r3, #1]
 8005a82:	4619      	mov	r1, r3
 8005a84:	6878      	ldr	r0, [r7, #4]
 8005a86:	f001 fd79 	bl	800757c <USBH_ClosePipe>
      USBH_FreePipe(phost, MIDI_Handle->OutPipe);
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	785b      	ldrb	r3, [r3, #1]
 8005a8e:	4619      	mov	r1, r3
 8005a90:	6878      	ldr	r0, [r7, #4]
 8005a92:	f001 fda4 	bl	80075de <USBH_FreePipe>
      MIDI_Handle->OutPipe = 0;
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	2200      	movs	r2, #0
 8005a9a:	705a      	strb	r2, [r3, #1]
    }
    /* Free MIDI class handle */
    USBH_free(MIDI_Handle);
 8005a9c:	68f8      	ldr	r0, [r7, #12]
 8005a9e:	f002 f8fb 	bl	8007c98 <free>
    phost->pActiveClass->pData = NULL;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8005aa8:	2200      	movs	r2, #0
 8005aaa:	61da      	str	r2, [r3, #28]
    printf("USBH_MIDI_DeInit: Freed MIDI class handle memory\r\n");
 8005aac:	4807      	ldr	r0, [pc, #28]	@ (8005acc <USBH_MIDI_DeInit+0xb8>)
 8005aae:	f002 fad3 	bl	8008058 <puts>
    printf("USBH_MIDI_DeInit: De-initialization complete\r\n");
 8005ab2:	4807      	ldr	r0, [pc, #28]	@ (8005ad0 <USBH_MIDI_DeInit+0xbc>)
 8005ab4:	f002 fad0 	bl	8008058 <puts>
  }
  return USBH_OK;
 8005ab8:	2300      	movs	r3, #0
}
 8005aba:	4618      	mov	r0, r3
 8005abc:	3710      	adds	r7, #16
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	bd80      	pop	{r7, pc}
 8005ac2:	bf00      	nop
 8005ac4:	0800933c 	.word	0x0800933c
 8005ac8:	08009370 	.word	0x08009370
 8005acc:	080093a4 	.word	0x080093a4
 8005ad0:	080093d8 	.word	0x080093d8

08005ad4 <USBH_MIDI_ClassRequest>:

/* USBH_MIDI_ClassRequest: no class-specific requests needed for basic MIDI */
static USBH_StatusTypeDef USBH_MIDI_ClassRequest(USBH_HandleTypeDef *phost)
{
 8005ad4:	b480      	push	{r7}
 8005ad6:	b083      	sub	sp, #12
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	6078      	str	r0, [r7, #4]
  /* No special control requests; simply return OK */
  return USBH_OK;
 8005adc:	2300      	movs	r3, #0
}
 8005ade:	4618      	mov	r0, r3
 8005ae0:	370c      	adds	r7, #12
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae8:	4770      	bx	lr
	...

08005aec <USBH_MIDI_Process>:

/* USBH_MIDI_Process: polling handler for incoming MIDI data */
static USBH_StatusTypeDef USBH_MIDI_Process(USBH_HandleTypeDef *phost)
{
 8005aec:	b580      	push	{r7, lr}
 8005aee:	b08a      	sub	sp, #40	@ 0x28
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	6078      	str	r0, [r7, #4]
  MIDI_HandleTypeDef *MIDI_Handle = (MIDI_HandleTypeDef *)phost->pActiveClass->pData;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8005afa:	69db      	ldr	r3, [r3, #28]
 8005afc:	61fb      	str	r3, [r7, #28]
  USBH_StatusTypeDef status = USBH_OK;
 8005afe:	2300      	movs	r3, #0
 8005b00:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t urb_state;
  uint32_t length;

  if (MIDI_Handle == NULL)
 8005b04:	69fb      	ldr	r3, [r7, #28]
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d101      	bne.n	8005b0e <USBH_MIDI_Process+0x22>
  {
    return USBH_FAIL;  // Should not happen if class is active
 8005b0a:	2302      	movs	r3, #2
 8005b0c:	e0dd      	b.n	8005cca <USBH_MIDI_Process+0x1de>
  }

  switch (MIDI_Handle->state)
 8005b0e:	69fb      	ldr	r3, [r7, #28]
 8005b10:	7a1b      	ldrb	r3, [r3, #8]
 8005b12:	2b02      	cmp	r3, #2
 8005b14:	f000 80cc 	beq.w	8005cb0 <USBH_MIDI_Process+0x1c4>
 8005b18:	2b02      	cmp	r3, #2
 8005b1a:	f300 80d0 	bgt.w	8005cbe <USBH_MIDI_Process+0x1d2>
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d002      	beq.n	8005b28 <USBH_MIDI_Process+0x3c>
 8005b22:	2b01      	cmp	r3, #1
 8005b24:	d017      	beq.n	8005b56 <USBH_MIDI_Process+0x6a>
 8005b26:	e0ca      	b.n	8005cbe <USBH_MIDI_Process+0x1d2>
  {
    case MIDI_IDLE:
      /* Idle: start a new IN transfer */
      printf("USBH_MIDI_Process: State=MIDI_IDLE, initiating IN transfer\r\n");
 8005b28:	486a      	ldr	r0, [pc, #424]	@ (8005cd4 <USBH_MIDI_Process+0x1e8>)
 8005b2a:	f002 fa95 	bl	8008058 <puts>
      USBH_BulkReceiveData(phost, MIDI_Handle->RxBuffer,
 8005b2e:	69fb      	ldr	r3, [r7, #28]
 8005b30:	f103 0109 	add.w	r1, r3, #9
 8005b34:	69fb      	ldr	r3, [r7, #28]
 8005b36:	889a      	ldrh	r2, [r3, #4]
 8005b38:	69fb      	ldr	r3, [r7, #28]
 8005b3a:	781b      	ldrb	r3, [r3, #0]
 8005b3c:	6878      	ldr	r0, [r7, #4]
 8005b3e:	f001 fce0 	bl	8007502 <USBH_BulkReceiveData>
                           MIDI_Handle->InEpSize, MIDI_Handle->InPipe);
      MIDI_Handle->state = MIDI_TRANSFER;
 8005b42:	69fb      	ldr	r3, [r7, #28]
 8005b44:	2201      	movs	r2, #1
 8005b46:	721a      	strb	r2, [r3, #8]
      printf("USBH_MIDI_Process: State -> MIDI_TRANSFER (waiting for data)\r\n");
 8005b48:	4863      	ldr	r0, [pc, #396]	@ (8005cd8 <USBH_MIDI_Process+0x1ec>)
 8005b4a:	f002 fa85 	bl	8008058 <puts>
      status = USBH_BUSY;
 8005b4e:	2301      	movs	r3, #1
 8005b50:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8005b54:	e0b7      	b.n	8005cc6 <USBH_MIDI_Process+0x1da>

    case MIDI_TRANSFER:
      /* Check the state of the last USB transfer */
      urb_state = USBH_LL_GetURBState(phost, MIDI_Handle->InPipe);
 8005b56:	69fb      	ldr	r3, [r7, #28]
 8005b58:	781b      	ldrb	r3, [r3, #0]
 8005b5a:	4619      	mov	r1, r3
 8005b5c:	6878      	ldr	r0, [r7, #4]
 8005b5e:	f002 f80b 	bl	8007b78 <USBH_LL_GetURBState>
 8005b62:	4603      	mov	r3, r0
 8005b64:	61bb      	str	r3, [r7, #24]
      if (urb_state == USBH_URB_DONE)
 8005b66:	69bb      	ldr	r3, [r7, #24]
 8005b68:	2b01      	cmp	r3, #1
 8005b6a:	d173      	bne.n	8005c54 <USBH_MIDI_Process+0x168>
      {
        /* Data packet received */
        length = USBH_LL_GetLastXferSize(phost, MIDI_Handle->InPipe);
 8005b6c:	69fb      	ldr	r3, [r7, #28]
 8005b6e:	781b      	ldrb	r3, [r3, #0]
 8005b70:	4619      	mov	r1, r3
 8005b72:	6878      	ldr	r0, [r7, #4]
 8005b74:	f001 ff6e 	bl	8007a54 <USBH_LL_GetLastXferSize>
 8005b78:	6178      	str	r0, [r7, #20]
        printf("USBH_MIDI_Process: URB done, received %lu bytes\r\n", (unsigned long)length);
 8005b7a:	6979      	ldr	r1, [r7, #20]
 8005b7c:	4857      	ldr	r0, [pc, #348]	@ (8005cdc <USBH_MIDI_Process+0x1f0>)
 8005b7e:	f002 fa03 	bl	8007f88 <iprintf>
        if (length > 0 && length <= USBH_MIDI_MAX_PACKET_SIZE)
 8005b82:	697b      	ldr	r3, [r7, #20]
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d04d      	beq.n	8005c24 <USBH_MIDI_Process+0x138>
 8005b88:	697b      	ldr	r3, [r7, #20]
 8005b8a:	2b40      	cmp	r3, #64	@ 0x40
 8005b8c:	d84a      	bhi.n	8005c24 <USBH_MIDI_Process+0x138>
        {
          uint32_t i = 0;
 8005b8e:	2300      	movs	r3, #0
 8005b90:	623b      	str	r3, [r7, #32]
          while (i < length && (length - i) >= 4)
 8005b92:	e026      	b.n	8005be2 <USBH_MIDI_Process+0xf6>
          {
            uint16_t nextHead = (MIDI_Handle->EventFIFOHead + 4) % USBH_MIDI_EVENT_FIFO_SIZE;
 8005b94:	69fb      	ldr	r3, [r7, #28]
 8005b96:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
 8005b9a:	3304      	adds	r3, #4
 8005b9c:	425a      	negs	r2, r3
 8005b9e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005ba2:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8005ba6:	bf58      	it	pl
 8005ba8:	4253      	negpl	r3, r2
 8005baa:	827b      	strh	r3, [r7, #18]
            if (nextHead == MIDI_Handle->EventFIFOTail)
 8005bac:	69fb      	ldr	r3, [r7, #28]
 8005bae:	f8b3 308c 	ldrh.w	r3, [r3, #140]	@ 0x8c
 8005bb2:	8a7a      	ldrh	r2, [r7, #18]
 8005bb4:	429a      	cmp	r2, r3
 8005bb6:	d01e      	beq.n	8005bf6 <USBH_MIDI_Process+0x10a>
            {
              /* FIFO full – cannot add more events */
              break;  // drop remaining events
            }
            /* Copy one 4-byte MIDI event into FIFO */
            memcpy(&MIDI_Handle->EventFIFO[MIDI_Handle->EventFIFOHead],
 8005bb8:	69fb      	ldr	r3, [r7, #28]
 8005bba:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
 8005bbe:	3348      	adds	r3, #72	@ 0x48
 8005bc0:	69fa      	ldr	r2, [r7, #28]
 8005bc2:	4413      	add	r3, r2
 8005bc4:	3301      	adds	r3, #1
                   &MIDI_Handle->RxBuffer[i], 4);
 8005bc6:	6a3a      	ldr	r2, [r7, #32]
 8005bc8:	3208      	adds	r2, #8
 8005bca:	69f9      	ldr	r1, [r7, #28]
 8005bcc:	440a      	add	r2, r1
 8005bce:	3201      	adds	r2, #1
            memcpy(&MIDI_Handle->EventFIFO[MIDI_Handle->EventFIFOHead],
 8005bd0:	6812      	ldr	r2, [r2, #0]
 8005bd2:	601a      	str	r2, [r3, #0]
            MIDI_Handle->EventFIFOHead = nextHead;
 8005bd4:	69fb      	ldr	r3, [r7, #28]
 8005bd6:	8a7a      	ldrh	r2, [r7, #18]
 8005bd8:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a
            i += 4;
 8005bdc:	6a3b      	ldr	r3, [r7, #32]
 8005bde:	3304      	adds	r3, #4
 8005be0:	623b      	str	r3, [r7, #32]
          while (i < length && (length - i) >= 4)
 8005be2:	6a3a      	ldr	r2, [r7, #32]
 8005be4:	697b      	ldr	r3, [r7, #20]
 8005be6:	429a      	cmp	r2, r3
 8005be8:	d206      	bcs.n	8005bf8 <USBH_MIDI_Process+0x10c>
 8005bea:	697a      	ldr	r2, [r7, #20]
 8005bec:	6a3b      	ldr	r3, [r7, #32]
 8005bee:	1ad3      	subs	r3, r2, r3
 8005bf0:	2b03      	cmp	r3, #3
 8005bf2:	d8cf      	bhi.n	8005b94 <USBH_MIDI_Process+0xa8>
 8005bf4:	e000      	b.n	8005bf8 <USBH_MIDI_Process+0x10c>
              break;  // drop remaining events
 8005bf6:	bf00      	nop
          }
          uint32_t eventsAdded = i / 4;
 8005bf8:	6a3b      	ldr	r3, [r7, #32]
 8005bfa:	089b      	lsrs	r3, r3, #2
 8005bfc:	60fb      	str	r3, [r7, #12]
          if (eventsAdded > 0)
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d003      	beq.n	8005c0c <USBH_MIDI_Process+0x120>
          {
            printf("USBH_MIDI_Process: Added %lu MIDI events to FIFO\r\n", (unsigned long)eventsAdded);
 8005c04:	68f9      	ldr	r1, [r7, #12]
 8005c06:	4836      	ldr	r0, [pc, #216]	@ (8005ce0 <USBH_MIDI_Process+0x1f4>)
 8005c08:	f002 f9be 	bl	8007f88 <iprintf>
          }
          if (i < length)
 8005c0c:	6a3a      	ldr	r2, [r7, #32]
 8005c0e:	697b      	ldr	r3, [r7, #20]
 8005c10:	429a      	cmp	r2, r3
 8005c12:	d210      	bcs.n	8005c36 <USBH_MIDI_Process+0x14a>
          {
            printf("USBH_MIDI_Process: MIDI FIFO overflow, dropped %lu bytes\r\n",
                   (unsigned long)(length - i));
 8005c14:	697a      	ldr	r2, [r7, #20]
 8005c16:	6a3b      	ldr	r3, [r7, #32]
 8005c18:	1ad3      	subs	r3, r2, r3
            printf("USBH_MIDI_Process: MIDI FIFO overflow, dropped %lu bytes\r\n",
 8005c1a:	4619      	mov	r1, r3
 8005c1c:	4831      	ldr	r0, [pc, #196]	@ (8005ce4 <USBH_MIDI_Process+0x1f8>)
 8005c1e:	f002 f9b3 	bl	8007f88 <iprintf>
        {
 8005c22:	e008      	b.n	8005c36 <USBH_MIDI_Process+0x14a>
          }
        }
        else if (length > USBH_MIDI_MAX_PACKET_SIZE)
 8005c24:	697b      	ldr	r3, [r7, #20]
 8005c26:	2b40      	cmp	r3, #64	@ 0x40
 8005c28:	d906      	bls.n	8005c38 <USBH_MIDI_Process+0x14c>
        {
          /* Received packet larger than our buffer (should not happen in FS) */
          printf("USBH_MIDI_Process: Packet size %lu exceeds max %d, ignoring\r\n",
 8005c2a:	2240      	movs	r2, #64	@ 0x40
 8005c2c:	6979      	ldr	r1, [r7, #20]
 8005c2e:	482e      	ldr	r0, [pc, #184]	@ (8005ce8 <USBH_MIDI_Process+0x1fc>)
 8005c30:	f002 f9aa 	bl	8007f88 <iprintf>
 8005c34:	e000      	b.n	8005c38 <USBH_MIDI_Process+0x14c>
        {
 8005c36:	bf00      	nop
                 (unsigned long)length, USBH_MIDI_MAX_PACKET_SIZE);
        }
        /* Submit a new read transfer immediately to continue polling */
        USBH_BulkReceiveData(phost, MIDI_Handle->RxBuffer,
 8005c38:	69fb      	ldr	r3, [r7, #28]
 8005c3a:	f103 0109 	add.w	r1, r3, #9
 8005c3e:	69fb      	ldr	r3, [r7, #28]
 8005c40:	889a      	ldrh	r2, [r3, #4]
 8005c42:	69fb      	ldr	r3, [r7, #28]
 8005c44:	781b      	ldrb	r3, [r3, #0]
 8005c46:	6878      	ldr	r0, [r7, #4]
 8005c48:	f001 fc5b 	bl	8007502 <USBH_BulkReceiveData>
                             MIDI_Handle->InEpSize, MIDI_Handle->InPipe);
        /* Stay in MIDI_TRANSFER state */
        status = USBH_OK;
 8005c4c:	2300      	movs	r3, #0
 8005c4e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      {
        /* URB_BUSY or NOTREADY: no new data yet, keep waiting */
        status = USBH_BUSY;
        // (No log here to avoid excessive output on each poll cycle)
      }
      break;
 8005c52:	e038      	b.n	8005cc6 <USBH_MIDI_Process+0x1da>
      else if (urb_state == USBH_URB_STALL)
 8005c54:	69bb      	ldr	r3, [r7, #24]
 8005c56:	2b05      	cmp	r3, #5
 8005c58:	d119      	bne.n	8005c8e <USBH_MIDI_Process+0x1a2>
               MIDI_Handle->InEp);
 8005c5a:	69fb      	ldr	r3, [r7, #28]
 8005c5c:	789b      	ldrb	r3, [r3, #2]
        printf("USBH_MIDI_Process: IN endpoint 0x%02X stalled, clearing halt condition\r\n",
 8005c5e:	4619      	mov	r1, r3
 8005c60:	4822      	ldr	r0, [pc, #136]	@ (8005cec <USBH_MIDI_Process+0x200>)
 8005c62:	f002 f991 	bl	8007f88 <iprintf>
        USBH_ClrFeature(phost, MIDI_Handle->InEp);  // clear stall on the IN endpoint
 8005c66:	69fb      	ldr	r3, [r7, #28]
 8005c68:	789b      	ldrb	r3, [r3, #2]
 8005c6a:	4619      	mov	r1, r3
 8005c6c:	6878      	ldr	r0, [r7, #4]
 8005c6e:	f000 ff03 	bl	8006a78 <USBH_ClrFeature>
        USBH_BulkReceiveData(phost, MIDI_Handle->RxBuffer,
 8005c72:	69fb      	ldr	r3, [r7, #28]
 8005c74:	f103 0109 	add.w	r1, r3, #9
 8005c78:	69fb      	ldr	r3, [r7, #28]
 8005c7a:	889a      	ldrh	r2, [r3, #4]
 8005c7c:	69fb      	ldr	r3, [r7, #28]
 8005c7e:	781b      	ldrb	r3, [r3, #0]
 8005c80:	6878      	ldr	r0, [r7, #4]
 8005c82:	f001 fc3e 	bl	8007502 <USBH_BulkReceiveData>
        status = USBH_OK;
 8005c86:	2300      	movs	r3, #0
 8005c88:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8005c8c:	e01b      	b.n	8005cc6 <USBH_MIDI_Process+0x1da>
      else if (urb_state == USBH_URB_ERROR)
 8005c8e:	69bb      	ldr	r3, [r7, #24]
 8005c90:	2b04      	cmp	r3, #4
 8005c92:	d109      	bne.n	8005ca8 <USBH_MIDI_Process+0x1bc>
        MIDI_Handle->state = MIDI_ERROR;
 8005c94:	69fb      	ldr	r3, [r7, #28]
 8005c96:	2202      	movs	r2, #2
 8005c98:	721a      	strb	r2, [r3, #8]
        printf("USBH_MIDI_Process: USB transfer error, state -> MIDI_ERROR\r\n");
 8005c9a:	4815      	ldr	r0, [pc, #84]	@ (8005cf0 <USBH_MIDI_Process+0x204>)
 8005c9c:	f002 f9dc 	bl	8008058 <puts>
        status = USBH_FAIL;
 8005ca0:	2302      	movs	r3, #2
 8005ca2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8005ca6:	e00e      	b.n	8005cc6 <USBH_MIDI_Process+0x1da>
        status = USBH_BUSY;
 8005ca8:	2301      	movs	r3, #1
 8005caa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8005cae:	e00a      	b.n	8005cc6 <USBH_MIDI_Process+0x1da>

    case MIDI_ERROR:
      /* Error state - no recovery implemented */
      printf("USBH_MIDI_Process: State=MIDI_ERROR, unrecoverable error\r\n");
 8005cb0:	4810      	ldr	r0, [pc, #64]	@ (8005cf4 <USBH_MIDI_Process+0x208>)
 8005cb2:	f002 f9d1 	bl	8008058 <puts>
      status = USBH_FAIL;
 8005cb6:	2302      	movs	r3, #2
 8005cb8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8005cbc:	e003      	b.n	8005cc6 <USBH_MIDI_Process+0x1da>

    default:
      status = USBH_FAIL;
 8005cbe:	2302      	movs	r3, #2
 8005cc0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8005cc4:	bf00      	nop
  }

  return status;
 8005cc6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8005cca:	4618      	mov	r0, r3
 8005ccc:	3728      	adds	r7, #40	@ 0x28
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	bd80      	pop	{r7, pc}
 8005cd2:	bf00      	nop
 8005cd4:	08009408 	.word	0x08009408
 8005cd8:	08009444 	.word	0x08009444
 8005cdc:	08009484 	.word	0x08009484
 8005ce0:	080094b8 	.word	0x080094b8
 8005ce4:	080094ec 	.word	0x080094ec
 8005ce8:	08009528 	.word	0x08009528
 8005cec:	08009568 	.word	0x08009568
 8005cf0:	080095b4 	.word	0x080095b4
 8005cf4:	080095f0 	.word	0x080095f0

08005cf8 <USBH_MIDI_SOFProcess>:

/* USBH_MIDI_SOFProcess: not used (included for completeness) */
static USBH_StatusTypeDef USBH_MIDI_SOFProcess(USBH_HandleTypeDef *phost)
{
 8005cf8:	b480      	push	{r7}
 8005cfa:	b083      	sub	sp, #12
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	6078      	str	r0, [r7, #4]
  /* No periodic SOF handling needed for this class */
  return USBH_OK;
 8005d00:	2300      	movs	r3, #0
}
 8005d02:	4618      	mov	r0, r3
 8005d04:	370c      	adds	r7, #12
 8005d06:	46bd      	mov	sp, r7
 8005d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0c:	4770      	bx	lr

08005d0e <USBH_MIDI_GetEvent>:

/* Public API function to get a MIDI event from the FIFO */
USBH_StatusTypeDef USBH_MIDI_GetEvent(USBH_HandleTypeDef *phost, uint8_t *event_buf)
{
 8005d0e:	b480      	push	{r7}
 8005d10:	b085      	sub	sp, #20
 8005d12:	af00      	add	r7, sp, #0
 8005d14:	6078      	str	r0, [r7, #4]
 8005d16:	6039      	str	r1, [r7, #0]
  MIDI_HandleTypeDef *MIDI_Handle = (MIDI_HandleTypeDef *)phost->pActiveClass->pData;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8005d1e:	69db      	ldr	r3, [r3, #28]
 8005d20:	60bb      	str	r3, [r7, #8]
  if (MIDI_Handle == NULL)
 8005d22:	68bb      	ldr	r3, [r7, #8]
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d101      	bne.n	8005d2c <USBH_MIDI_GetEvent+0x1e>
  {
    return USBH_FAIL;  // Class not initialized or device not connected
 8005d28:	2302      	movs	r3, #2
 8005d2a:	e030      	b.n	8005d8e <USBH_MIDI_GetEvent+0x80>
  }
  /* Check FIFO */
  if (MIDI_Handle->EventFIFOHead == MIDI_Handle->EventFIFOTail)
 8005d2c:	68bb      	ldr	r3, [r7, #8]
 8005d2e:	f8b3 208a 	ldrh.w	r2, [r3, #138]	@ 0x8a
 8005d32:	68bb      	ldr	r3, [r7, #8]
 8005d34:	f8b3 308c 	ldrh.w	r3, [r3, #140]	@ 0x8c
 8005d38:	429a      	cmp	r2, r3
 8005d3a:	d101      	bne.n	8005d40 <USBH_MIDI_GetEvent+0x32>
  {
    // FIFO empty
    return USBH_FAIL;
 8005d3c:	2302      	movs	r3, #2
 8005d3e:	e026      	b.n	8005d8e <USBH_MIDI_GetEvent+0x80>
  }
  /* Copy one 4-byte event from FIFO to user buffer */
  for (uint8_t j = 0; j < 4; j++)
 8005d40:	2300      	movs	r3, #0
 8005d42:	73fb      	strb	r3, [r7, #15]
 8005d44:	e010      	b.n	8005d68 <USBH_MIDI_GetEvent+0x5a>
  {
    event_buf[j] = MIDI_Handle->EventFIFO[MIDI_Handle->EventFIFOTail + j];
 8005d46:	68bb      	ldr	r3, [r7, #8]
 8005d48:	f8b3 308c 	ldrh.w	r3, [r3, #140]	@ 0x8c
 8005d4c:	461a      	mov	r2, r3
 8005d4e:	7bfb      	ldrb	r3, [r7, #15]
 8005d50:	441a      	add	r2, r3
 8005d52:	7bfb      	ldrb	r3, [r7, #15]
 8005d54:	6839      	ldr	r1, [r7, #0]
 8005d56:	440b      	add	r3, r1
 8005d58:	68b9      	ldr	r1, [r7, #8]
 8005d5a:	440a      	add	r2, r1
 8005d5c:	f892 2049 	ldrb.w	r2, [r2, #73]	@ 0x49
 8005d60:	701a      	strb	r2, [r3, #0]
  for (uint8_t j = 0; j < 4; j++)
 8005d62:	7bfb      	ldrb	r3, [r7, #15]
 8005d64:	3301      	adds	r3, #1
 8005d66:	73fb      	strb	r3, [r7, #15]
 8005d68:	7bfb      	ldrb	r3, [r7, #15]
 8005d6a:	2b03      	cmp	r3, #3
 8005d6c:	d9eb      	bls.n	8005d46 <USBH_MIDI_GetEvent+0x38>
  }
  /* Advance tail index by 4 (one event) */
  MIDI_Handle->EventFIFOTail = (MIDI_Handle->EventFIFOTail + 4) % USBH_MIDI_EVENT_FIFO_SIZE;
 8005d6e:	68bb      	ldr	r3, [r7, #8]
 8005d70:	f8b3 308c 	ldrh.w	r3, [r3, #140]	@ 0x8c
 8005d74:	3304      	adds	r3, #4
 8005d76:	425a      	negs	r2, r3
 8005d78:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005d7c:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8005d80:	bf58      	it	pl
 8005d82:	4253      	negpl	r3, r2
 8005d84:	b29a      	uxth	r2, r3
 8005d86:	68bb      	ldr	r3, [r7, #8]
 8005d88:	f8a3 208c 	strh.w	r2, [r3, #140]	@ 0x8c
  return USBH_OK;
 8005d8c:	2300      	movs	r3, #0
}
 8005d8e:	4618      	mov	r0, r3
 8005d90:	3714      	adds	r7, #20
 8005d92:	46bd      	mov	sp, r7
 8005d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d98:	4770      	bx	lr

08005d9a <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8005d9a:	b580      	push	{r7, lr}
 8005d9c:	b084      	sub	sp, #16
 8005d9e:	af00      	add	r7, sp, #0
 8005da0:	60f8      	str	r0, [r7, #12]
 8005da2:	60b9      	str	r1, [r7, #8]
 8005da4:	4613      	mov	r3, r2
 8005da6:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d101      	bne.n	8005db2 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8005dae:	2302      	movs	r3, #2
 8005db0:	e029      	b.n	8005e06 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	79fa      	ldrb	r2, [r7, #7]
 8005db6:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	2200      	movs	r2, #0
 8005dc6:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8005dca:	68f8      	ldr	r0, [r7, #12]
 8005dcc:	f000 f81f 	bl	8005e0e <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	2200      	movs	r2, #0
 8005dd4:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	2200      	movs	r2, #0
 8005ddc:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	2200      	movs	r2, #0
 8005de4:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	2200      	movs	r2, #0
 8005dec:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8005df0:	68bb      	ldr	r3, [r7, #8]
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d003      	beq.n	8005dfe <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	68ba      	ldr	r2, [r7, #8]
 8005dfa:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8005dfe:	68f8      	ldr	r0, [r7, #12]
 8005e00:	f001 fd74 	bl	80078ec <USBH_LL_Init>

  return USBH_OK;
 8005e04:	2300      	movs	r3, #0
}
 8005e06:	4618      	mov	r0, r3
 8005e08:	3710      	adds	r7, #16
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	bd80      	pop	{r7, pc}

08005e0e <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8005e0e:	b580      	push	{r7, lr}
 8005e10:	b084      	sub	sp, #16
 8005e12:	af00      	add	r7, sp, #0
 8005e14:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8005e16:	2300      	movs	r3, #0
 8005e18:	60fb      	str	r3, [r7, #12]
 8005e1a:	e009      	b.n	8005e30 <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 8005e1c:	687a      	ldr	r2, [r7, #4]
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	33e0      	adds	r3, #224	@ 0xe0
 8005e22:	009b      	lsls	r3, r3, #2
 8005e24:	4413      	add	r3, r2
 8005e26:	2200      	movs	r2, #0
 8005e28:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	3301      	adds	r3, #1
 8005e2e:	60fb      	str	r3, [r7, #12]
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	2b0f      	cmp	r3, #15
 8005e34:	d9f2      	bls.n	8005e1c <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8005e36:	2300      	movs	r3, #0
 8005e38:	60fb      	str	r3, [r7, #12]
 8005e3a:	e009      	b.n	8005e50 <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 8005e3c:	687a      	ldr	r2, [r7, #4]
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	4413      	add	r3, r2
 8005e42:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8005e46:	2200      	movs	r2, #0
 8005e48:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	3301      	adds	r3, #1
 8005e4e:	60fb      	str	r3, [r7, #12]
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005e56:	d3f1      	bcc.n	8005e3c <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	2200      	movs	r2, #0
 8005e62:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2201      	movs	r2, #1
 8005e68:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	2201      	movs	r2, #1
 8005e76:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2240      	movs	r2, #64	@ 0x40
 8005e7c:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	2200      	movs	r2, #0
 8005e82:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	2200      	movs	r2, #0
 8005e88:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2201      	movs	r2, #1
 8005e90:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2200      	movs	r2, #0
 8005e98:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2200      	movs	r2, #0
 8005ea0:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	331c      	adds	r3, #28
 8005ea8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005eac:	2100      	movs	r1, #0
 8005eae:	4618      	mov	r0, r3
 8005eb0:	f002 f9e8 	bl	8008284 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8005eba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005ebe:	2100      	movs	r1, #0
 8005ec0:	4618      	mov	r0, r3
 8005ec2:	f002 f9df 	bl	8008284 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8005ecc:	2212      	movs	r2, #18
 8005ece:	2100      	movs	r1, #0
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	f002 f9d7 	bl	8008284 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8005edc:	223e      	movs	r2, #62	@ 0x3e
 8005ede:	2100      	movs	r1, #0
 8005ee0:	4618      	mov	r0, r3
 8005ee2:	f002 f9cf 	bl	8008284 <memset>

  return USBH_OK;
 8005ee6:	2300      	movs	r3, #0
}
 8005ee8:	4618      	mov	r0, r3
 8005eea:	3710      	adds	r7, #16
 8005eec:	46bd      	mov	sp, r7
 8005eee:	bd80      	pop	{r7, pc}

08005ef0 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8005ef0:	b480      	push	{r7}
 8005ef2:	b085      	sub	sp, #20
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	6078      	str	r0, [r7, #4]
 8005ef8:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8005efa:	2300      	movs	r3, #0
 8005efc:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8005efe:	683b      	ldr	r3, [r7, #0]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d016      	beq.n	8005f32 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d10e      	bne.n	8005f2c <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8005f14:	1c59      	adds	r1, r3, #1
 8005f16:	687a      	ldr	r2, [r7, #4]
 8005f18:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 8005f1c:	687a      	ldr	r2, [r7, #4]
 8005f1e:	33de      	adds	r3, #222	@ 0xde
 8005f20:	6839      	ldr	r1, [r7, #0]
 8005f22:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8005f26:	2300      	movs	r3, #0
 8005f28:	73fb      	strb	r3, [r7, #15]
 8005f2a:	e004      	b.n	8005f36 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8005f2c:	2302      	movs	r3, #2
 8005f2e:	73fb      	strb	r3, [r7, #15]
 8005f30:	e001      	b.n	8005f36 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8005f32:	2302      	movs	r3, #2
 8005f34:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8005f36:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f38:	4618      	mov	r0, r3
 8005f3a:	3714      	adds	r7, #20
 8005f3c:	46bd      	mov	sp, r7
 8005f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f42:	4770      	bx	lr

08005f44 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8005f44:	b580      	push	{r7, lr}
 8005f46:	b082      	sub	sp, #8
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8005f4c:	6878      	ldr	r0, [r7, #4]
 8005f4e:	f001 fd09 	bl	8007964 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8005f52:	2101      	movs	r1, #1
 8005f54:	6878      	ldr	r0, [r7, #4]
 8005f56:	f001 fe22 	bl	8007b9e <USBH_LL_DriverVBUS>

  return USBH_OK;
 8005f5a:	2300      	movs	r3, #0
}
 8005f5c:	4618      	mov	r0, r3
 8005f5e:	3708      	adds	r7, #8
 8005f60:	46bd      	mov	sp, r7
 8005f62:	bd80      	pop	{r7, pc}

08005f64 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8005f64:	b580      	push	{r7, lr}
 8005f66:	b088      	sub	sp, #32
 8005f68:	af04      	add	r7, sp, #16
 8005f6a:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8005f6c:	2302      	movs	r3, #2
 8005f6e:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8005f70:	2300      	movs	r3, #0
 8005f72:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if ((phost->device.is_disconnected == 1U)
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 8005f7a:	b2db      	uxtb	r3, r3
 8005f7c:	2b01      	cmp	r3, #1
 8005f7e:	d005      	beq.n	8005f8c <USBH_Process+0x28>
      || (phost->device.is_ReEnumerated == 1U))
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8005f86:	b2db      	uxtb	r3, r3
 8005f88:	2b01      	cmp	r3, #1
 8005f8a:	d102      	bne.n	8005f92 <USBH_Process+0x2e>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2203      	movs	r2, #3
 8005f90:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	781b      	ldrb	r3, [r3, #0]
 8005f96:	b2db      	uxtb	r3, r3
 8005f98:	2b0b      	cmp	r3, #11
 8005f9a:	f200 81bc 	bhi.w	8006316 <USBH_Process+0x3b2>
 8005f9e:	a201      	add	r2, pc, #4	@ (adr r2, 8005fa4 <USBH_Process+0x40>)
 8005fa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fa4:	08005fd5 	.word	0x08005fd5
 8005fa8:	08006007 	.word	0x08006007
 8005fac:	08006071 	.word	0x08006071
 8005fb0:	080062b1 	.word	0x080062b1
 8005fb4:	08006317 	.word	0x08006317
 8005fb8:	08006111 	.word	0x08006111
 8005fbc:	08006257 	.word	0x08006257
 8005fc0:	08006147 	.word	0x08006147
 8005fc4:	08006167 	.word	0x08006167
 8005fc8:	08006185 	.word	0x08006185
 8005fcc:	080061c9 	.word	0x080061c9
 8005fd0:	08006299 	.word	0x08006299
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 8005fda:	b2db      	uxtb	r3, r3
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	f000 819c 	beq.w	800631a <USBH_Process+0x3b6>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	2201      	movs	r2, #1
 8005fe6:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8005fe8:	20c8      	movs	r0, #200	@ 0xc8
 8005fea:	f001 fe16 	bl	8007c1a <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8005fee:	6878      	ldr	r0, [r7, #4]
 8005ff0:	f001 fd15 	bl	8007a1e <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2200      	movs	r2, #0
 8005ff8:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2200      	movs	r2, #0
 8006000:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8006004:	e189      	b.n	800631a <USBH_Process+0x3b6>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 800600c:	b2db      	uxtb	r3, r3
 800600e:	2b01      	cmp	r3, #1
 8006010:	d107      	bne.n	8006022 <USBH_Process+0xbe>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	2200      	movs	r2, #0
 8006016:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	2202      	movs	r2, #2
 800601e:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8006020:	e18a      	b.n	8006338 <USBH_Process+0x3d4>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8006028:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800602c:	d914      	bls.n	8006058 <USBH_Process+0xf4>
          phost->device.RstCnt++;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8006034:	3301      	adds	r3, #1
 8006036:	b2da      	uxtb	r2, r3
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8006044:	2b03      	cmp	r3, #3
 8006046:	d903      	bls.n	8006050 <USBH_Process+0xec>
            phost->gState = HOST_ABORT_STATE;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	220d      	movs	r2, #13
 800604c:	701a      	strb	r2, [r3, #0]
      break;
 800604e:	e173      	b.n	8006338 <USBH_Process+0x3d4>
            phost->gState = HOST_IDLE;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2200      	movs	r2, #0
 8006054:	701a      	strb	r2, [r3, #0]
      break;
 8006056:	e16f      	b.n	8006338 <USBH_Process+0x3d4>
          phost->Timeout += 10U;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800605e:	f103 020a 	add.w	r2, r3, #10
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 8006068:	200a      	movs	r0, #10
 800606a:	f001 fdd6 	bl	8007c1a <USBH_Delay>
      break;
 800606e:	e163      	b.n	8006338 <USBH_Process+0x3d4>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8006076:	2b00      	cmp	r3, #0
 8006078:	d005      	beq.n	8006086 <USBH_Process+0x122>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8006080:	2104      	movs	r1, #4
 8006082:	6878      	ldr	r0, [r7, #4]
 8006084:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8006086:	2064      	movs	r0, #100	@ 0x64
 8006088:	f001 fdc7 	bl	8007c1a <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 800608c:	6878      	ldr	r0, [r7, #4]
 800608e:	f001 fc9f 	bl	80079d0 <USBH_LL_GetSpeed>
 8006092:	4603      	mov	r3, r0
 8006094:	461a      	mov	r2, r3
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	2205      	movs	r2, #5
 80060a0:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 80060a2:	2100      	movs	r1, #0
 80060a4:	6878      	ldr	r0, [r7, #4]
 80060a6:	f001 fa79 	bl	800759c <USBH_AllocPipe>
 80060aa:	4603      	mov	r3, r0
 80060ac:	461a      	mov	r2, r3
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 80060b2:	2180      	movs	r1, #128	@ 0x80
 80060b4:	6878      	ldr	r0, [r7, #4]
 80060b6:	f001 fa71 	bl	800759c <USBH_AllocPipe>
 80060ba:	4603      	mov	r3, r0
 80060bc:	461a      	mov	r2, r3
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	7919      	ldrb	r1, [r3, #4]
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 80060d2:	687a      	ldr	r2, [r7, #4]
 80060d4:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80060d6:	9202      	str	r2, [sp, #8]
 80060d8:	2200      	movs	r2, #0
 80060da:	9201      	str	r2, [sp, #4]
 80060dc:	9300      	str	r3, [sp, #0]
 80060de:	4603      	mov	r3, r0
 80060e0:	2280      	movs	r2, #128	@ 0x80
 80060e2:	6878      	ldr	r0, [r7, #4]
 80060e4:	f001 fa2b 	bl	800753e <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	7959      	ldrb	r1, [r3, #5]
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 80060f8:	687a      	ldr	r2, [r7, #4]
 80060fa:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80060fc:	9202      	str	r2, [sp, #8]
 80060fe:	2200      	movs	r2, #0
 8006100:	9201      	str	r2, [sp, #4]
 8006102:	9300      	str	r3, [sp, #0]
 8006104:	4603      	mov	r3, r0
 8006106:	2200      	movs	r2, #0
 8006108:	6878      	ldr	r0, [r7, #4]
 800610a:	f001 fa18 	bl	800753e <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800610e:	e113      	b.n	8006338 <USBH_Process+0x3d4>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8006110:	6878      	ldr	r0, [r7, #4]
 8006112:	f000 f917 	bl	8006344 <USBH_HandleEnum>
 8006116:	4603      	mov	r3, r0
 8006118:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800611a:	7bbb      	ldrb	r3, [r7, #14]
 800611c:	b2db      	uxtb	r3, r3
 800611e:	2b00      	cmp	r3, #0
 8006120:	f040 80fd 	bne.w	800631e <USBH_Process+0x3ba>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	2200      	movs	r2, #0
 8006128:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 8006132:	2b01      	cmp	r3, #1
 8006134:	d103      	bne.n	800613e <USBH_Process+0x1da>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	2208      	movs	r2, #8
 800613a:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800613c:	e0ef      	b.n	800631e <USBH_Process+0x3ba>
          phost->gState = HOST_INPUT;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	2207      	movs	r2, #7
 8006142:	701a      	strb	r2, [r3, #0]
      break;
 8006144:	e0eb      	b.n	800631e <USBH_Process+0x3ba>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800614c:	2b00      	cmp	r3, #0
 800614e:	f000 80e8 	beq.w	8006322 <USBH_Process+0x3be>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8006158:	2101      	movs	r1, #1
 800615a:	6878      	ldr	r0, [r7, #4]
 800615c:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	2208      	movs	r2, #8
 8006162:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 8006164:	e0dd      	b.n	8006322 <USBH_Process+0x3be>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 800616c:	4619      	mov	r1, r3
 800616e:	6878      	ldr	r0, [r7, #4]
 8006170:	f000 fc3b 	bl	80069ea <USBH_SetCfg>
 8006174:	4603      	mov	r3, r0
 8006176:	2b00      	cmp	r3, #0
 8006178:	f040 80d5 	bne.w	8006326 <USBH_Process+0x3c2>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2209      	movs	r2, #9
 8006180:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8006182:	e0d0      	b.n	8006326 <USBH_Process+0x3c2>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 800618a:	f003 0320 	and.w	r3, r3, #32
 800618e:	2b00      	cmp	r3, #0
 8006190:	d016      	beq.n	80061c0 <USBH_Process+0x25c>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8006192:	2101      	movs	r1, #1
 8006194:	6878      	ldr	r0, [r7, #4]
 8006196:	f000 fc4b 	bl	8006a30 <USBH_SetFeature>
 800619a:	4603      	mov	r3, r0
 800619c:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800619e:	7bbb      	ldrb	r3, [r7, #14]
 80061a0:	b2db      	uxtb	r3, r3
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d103      	bne.n	80061ae <USBH_Process+0x24a>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	220a      	movs	r2, #10
 80061aa:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80061ac:	e0bd      	b.n	800632a <USBH_Process+0x3c6>
        else if (status == USBH_NOT_SUPPORTED)
 80061ae:	7bbb      	ldrb	r3, [r7, #14]
 80061b0:	b2db      	uxtb	r3, r3
 80061b2:	2b03      	cmp	r3, #3
 80061b4:	f040 80b9 	bne.w	800632a <USBH_Process+0x3c6>
          phost->gState = HOST_CHECK_CLASS;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	220a      	movs	r2, #10
 80061bc:	701a      	strb	r2, [r3, #0]
      break;
 80061be:	e0b4      	b.n	800632a <USBH_Process+0x3c6>
        phost->gState = HOST_CHECK_CLASS;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	220a      	movs	r2, #10
 80061c4:	701a      	strb	r2, [r3, #0]
      break;
 80061c6:	e0b0      	b.n	800632a <USBH_Process+0x3c6>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	f000 80ad 	beq.w	800632e <USBH_Process+0x3ca>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	2200      	movs	r2, #0
 80061d8:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80061dc:	2300      	movs	r3, #0
 80061de:	73fb      	strb	r3, [r7, #15]
 80061e0:	e016      	b.n	8006210 <USBH_Process+0x2ac>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 80061e2:	7bfa      	ldrb	r2, [r7, #15]
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	32de      	adds	r2, #222	@ 0xde
 80061e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80061ec:	791a      	ldrb	r2, [r3, #4]
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 80061f4:	429a      	cmp	r2, r3
 80061f6:	d108      	bne.n	800620a <USBH_Process+0x2a6>
          {
            phost->pActiveClass = phost->pClass[idx];
 80061f8:	7bfa      	ldrb	r2, [r7, #15]
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	32de      	adds	r2, #222	@ 0xde
 80061fe:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 8006208:	e005      	b.n	8006216 <USBH_Process+0x2b2>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800620a:	7bfb      	ldrb	r3, [r7, #15]
 800620c:	3301      	adds	r3, #1
 800620e:	73fb      	strb	r3, [r7, #15]
 8006210:	7bfb      	ldrb	r3, [r7, #15]
 8006212:	2b00      	cmp	r3, #0
 8006214:	d0e5      	beq.n	80061e2 <USBH_Process+0x27e>
          }
        }

        if (phost->pActiveClass != NULL)
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800621c:	2b00      	cmp	r3, #0
 800621e:	d016      	beq.n	800624e <USBH_Process+0x2ea>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006226:	689b      	ldr	r3, [r3, #8]
 8006228:	6878      	ldr	r0, [r7, #4]
 800622a:	4798      	blx	r3
 800622c:	4603      	mov	r3, r0
 800622e:	2b00      	cmp	r3, #0
 8006230:	d109      	bne.n	8006246 <USBH_Process+0x2e2>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	2206      	movs	r2, #6
 8006236:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800623e:	2103      	movs	r1, #3
 8006240:	6878      	ldr	r0, [r7, #4]
 8006242:	4798      	blx	r3
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8006244:	e073      	b.n	800632e <USBH_Process+0x3ca>
            phost->gState = HOST_ABORT_STATE;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	220d      	movs	r2, #13
 800624a:	701a      	strb	r2, [r3, #0]
      break;
 800624c:	e06f      	b.n	800632e <USBH_Process+0x3ca>
          phost->gState = HOST_ABORT_STATE;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	220d      	movs	r2, #13
 8006252:	701a      	strb	r2, [r3, #0]
      break;
 8006254:	e06b      	b.n	800632e <USBH_Process+0x3ca>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800625c:	2b00      	cmp	r3, #0
 800625e:	d017      	beq.n	8006290 <USBH_Process+0x32c>
      {
        status = phost->pActiveClass->Requests(phost);
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006266:	691b      	ldr	r3, [r3, #16]
 8006268:	6878      	ldr	r0, [r7, #4]
 800626a:	4798      	blx	r3
 800626c:	4603      	mov	r3, r0
 800626e:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8006270:	7bbb      	ldrb	r3, [r7, #14]
 8006272:	b2db      	uxtb	r3, r3
 8006274:	2b00      	cmp	r3, #0
 8006276:	d103      	bne.n	8006280 <USBH_Process+0x31c>
        {
          phost->gState = HOST_CLASS;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	220b      	movs	r2, #11
 800627c:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800627e:	e058      	b.n	8006332 <USBH_Process+0x3ce>
        else if (status == USBH_FAIL)
 8006280:	7bbb      	ldrb	r3, [r7, #14]
 8006282:	b2db      	uxtb	r3, r3
 8006284:	2b02      	cmp	r3, #2
 8006286:	d154      	bne.n	8006332 <USBH_Process+0x3ce>
          phost->gState = HOST_ABORT_STATE;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	220d      	movs	r2, #13
 800628c:	701a      	strb	r2, [r3, #0]
      break;
 800628e:	e050      	b.n	8006332 <USBH_Process+0x3ce>
        phost->gState = HOST_ABORT_STATE;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	220d      	movs	r2, #13
 8006294:	701a      	strb	r2, [r3, #0]
      break;
 8006296:	e04c      	b.n	8006332 <USBH_Process+0x3ce>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d049      	beq.n	8006336 <USBH_Process+0x3d2>
      {
        phost->pActiveClass->BgndProcess(phost);
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80062a8:	695b      	ldr	r3, [r3, #20]
 80062aa:	6878      	ldr	r0, [r7, #4]
 80062ac:	4798      	blx	r3
      }
      break;
 80062ae:	e042      	b.n	8006336 <USBH_Process+0x3d2>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2200      	movs	r2, #0
 80062b4:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d009      	beq.n	80062d6 <USBH_Process+0x372>
      {
        phost->pActiveClass->DeInit(phost);
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80062c8:	68db      	ldr	r3, [r3, #12]
 80062ca:	6878      	ldr	r0, [r7, #4]
 80062cc:	4798      	blx	r3
        phost->pActiveClass = NULL;
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	2200      	movs	r2, #0
 80062d2:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      (void)DeInitStateMachine(phost);
 80062d6:	6878      	ldr	r0, [r7, #4]
 80062d8:	f7ff fd99 	bl	8005e0e <DeInitStateMachine>

      if (phost->pUser != NULL)
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d005      	beq.n	80062f2 <USBH_Process+0x38e>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80062ec:	2105      	movs	r1, #5
 80062ee:	6878      	ldr	r0, [r7, #4]
 80062f0:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 80062f8:	b2db      	uxtb	r3, r3
 80062fa:	2b01      	cmp	r3, #1
 80062fc:	d107      	bne.n	800630e <USBH_Process+0x3aa>
      {
        phost->device.is_ReEnumerated = 0U;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	2200      	movs	r2, #0
 8006302:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8006306:	6878      	ldr	r0, [r7, #4]
 8006308:	f7ff fe1c 	bl	8005f44 <USBH_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800630c:	e014      	b.n	8006338 <USBH_Process+0x3d4>
        (void)USBH_LL_Start(phost);
 800630e:	6878      	ldr	r0, [r7, #4]
 8006310:	f001 fb28 	bl	8007964 <USBH_LL_Start>
      break;
 8006314:	e010      	b.n	8006338 <USBH_Process+0x3d4>

    case HOST_ABORT_STATE:
    default :
      break;
 8006316:	bf00      	nop
 8006318:	e00e      	b.n	8006338 <USBH_Process+0x3d4>
      break;
 800631a:	bf00      	nop
 800631c:	e00c      	b.n	8006338 <USBH_Process+0x3d4>
      break;
 800631e:	bf00      	nop
 8006320:	e00a      	b.n	8006338 <USBH_Process+0x3d4>
    break;
 8006322:	bf00      	nop
 8006324:	e008      	b.n	8006338 <USBH_Process+0x3d4>
      break;
 8006326:	bf00      	nop
 8006328:	e006      	b.n	8006338 <USBH_Process+0x3d4>
      break;
 800632a:	bf00      	nop
 800632c:	e004      	b.n	8006338 <USBH_Process+0x3d4>
      break;
 800632e:	bf00      	nop
 8006330:	e002      	b.n	8006338 <USBH_Process+0x3d4>
      break;
 8006332:	bf00      	nop
 8006334:	e000      	b.n	8006338 <USBH_Process+0x3d4>
      break;
 8006336:	bf00      	nop
  }
  return USBH_OK;
 8006338:	2300      	movs	r3, #0
}
 800633a:	4618      	mov	r0, r3
 800633c:	3710      	adds	r7, #16
 800633e:	46bd      	mov	sp, r7
 8006340:	bd80      	pop	{r7, pc}
 8006342:	bf00      	nop

08006344 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8006344:	b580      	push	{r7, lr}
 8006346:	b088      	sub	sp, #32
 8006348:	af04      	add	r7, sp, #16
 800634a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800634c:	2301      	movs	r3, #1
 800634e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8006350:	2301      	movs	r3, #1
 8006352:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	785b      	ldrb	r3, [r3, #1]
 8006358:	2b07      	cmp	r3, #7
 800635a:	f200 81bd 	bhi.w	80066d8 <USBH_HandleEnum+0x394>
 800635e:	a201      	add	r2, pc, #4	@ (adr r2, 8006364 <USBH_HandleEnum+0x20>)
 8006360:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006364:	08006385 	.word	0x08006385
 8006368:	0800643f 	.word	0x0800643f
 800636c:	080064a9 	.word	0x080064a9
 8006370:	08006533 	.word	0x08006533
 8006374:	0800659d 	.word	0x0800659d
 8006378:	0800660d 	.word	0x0800660d
 800637c:	08006653 	.word	0x08006653
 8006380:	08006699 	.word	0x08006699
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8006384:	2108      	movs	r1, #8
 8006386:	6878      	ldr	r0, [r7, #4]
 8006388:	f000 fa4c 	bl	8006824 <USBH_Get_DevDesc>
 800638c:	4603      	mov	r3, r0
 800638e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006390:	7bbb      	ldrb	r3, [r7, #14]
 8006392:	2b00      	cmp	r3, #0
 8006394:	d12e      	bne.n	80063f4 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	2201      	movs	r2, #1
 80063a4:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	7919      	ldrb	r1, [r3, #4]
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80063b6:	687a      	ldr	r2, [r7, #4]
 80063b8:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80063ba:	9202      	str	r2, [sp, #8]
 80063bc:	2200      	movs	r2, #0
 80063be:	9201      	str	r2, [sp, #4]
 80063c0:	9300      	str	r3, [sp, #0]
 80063c2:	4603      	mov	r3, r0
 80063c4:	2280      	movs	r2, #128	@ 0x80
 80063c6:	6878      	ldr	r0, [r7, #4]
 80063c8:	f001 f8b9 	bl	800753e <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	7959      	ldrb	r1, [r3, #5]
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80063dc:	687a      	ldr	r2, [r7, #4]
 80063de:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80063e0:	9202      	str	r2, [sp, #8]
 80063e2:	2200      	movs	r2, #0
 80063e4:	9201      	str	r2, [sp, #4]
 80063e6:	9300      	str	r3, [sp, #0]
 80063e8:	4603      	mov	r3, r0
 80063ea:	2200      	movs	r2, #0
 80063ec:	6878      	ldr	r0, [r7, #4]
 80063ee:	f001 f8a6 	bl	800753e <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 80063f2:	e173      	b.n	80066dc <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80063f4:	7bbb      	ldrb	r3, [r7, #14]
 80063f6:	2b03      	cmp	r3, #3
 80063f8:	f040 8170 	bne.w	80066dc <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8006402:	3301      	adds	r3, #1
 8006404:	b2da      	uxtb	r2, r3
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8006412:	2b03      	cmp	r3, #3
 8006414:	d903      	bls.n	800641e <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	220d      	movs	r2, #13
 800641a:	701a      	strb	r2, [r3, #0]
      break;
 800641c:	e15e      	b.n	80066dc <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	795b      	ldrb	r3, [r3, #5]
 8006422:	4619      	mov	r1, r3
 8006424:	6878      	ldr	r0, [r7, #4]
 8006426:	f001 f8da 	bl	80075de <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	791b      	ldrb	r3, [r3, #4]
 800642e:	4619      	mov	r1, r3
 8006430:	6878      	ldr	r0, [r7, #4]
 8006432:	f001 f8d4 	bl	80075de <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	2200      	movs	r2, #0
 800643a:	701a      	strb	r2, [r3, #0]
      break;
 800643c:	e14e      	b.n	80066dc <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800643e:	2112      	movs	r1, #18
 8006440:	6878      	ldr	r0, [r7, #4]
 8006442:	f000 f9ef 	bl	8006824 <USBH_Get_DevDesc>
 8006446:	4603      	mov	r3, r0
 8006448:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800644a:	7bbb      	ldrb	r3, [r7, #14]
 800644c:	2b00      	cmp	r3, #0
 800644e:	d103      	bne.n	8006458 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	2202      	movs	r2, #2
 8006454:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8006456:	e143      	b.n	80066e0 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006458:	7bbb      	ldrb	r3, [r7, #14]
 800645a:	2b03      	cmp	r3, #3
 800645c:	f040 8140 	bne.w	80066e0 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8006466:	3301      	adds	r3, #1
 8006468:	b2da      	uxtb	r2, r3
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8006476:	2b03      	cmp	r3, #3
 8006478:	d903      	bls.n	8006482 <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	220d      	movs	r2, #13
 800647e:	701a      	strb	r2, [r3, #0]
      break;
 8006480:	e12e      	b.n	80066e0 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	795b      	ldrb	r3, [r3, #5]
 8006486:	4619      	mov	r1, r3
 8006488:	6878      	ldr	r0, [r7, #4]
 800648a:	f001 f8a8 	bl	80075de <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	791b      	ldrb	r3, [r3, #4]
 8006492:	4619      	mov	r1, r3
 8006494:	6878      	ldr	r0, [r7, #4]
 8006496:	f001 f8a2 	bl	80075de <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	2200      	movs	r2, #0
 800649e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2200      	movs	r2, #0
 80064a4:	701a      	strb	r2, [r3, #0]
      break;
 80064a6:	e11b      	b.n	80066e0 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 80064a8:	2101      	movs	r1, #1
 80064aa:	6878      	ldr	r0, [r7, #4]
 80064ac:	f000 fa79 	bl	80069a2 <USBH_SetAddress>
 80064b0:	4603      	mov	r3, r0
 80064b2:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80064b4:	7bbb      	ldrb	r3, [r7, #14]
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d130      	bne.n	800651c <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 80064ba:	2002      	movs	r0, #2
 80064bc:	f001 fbad 	bl	8007c1a <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2201      	movs	r2, #1
 80064c4:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2203      	movs	r2, #3
 80064cc:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	7919      	ldrb	r1, [r3, #4]
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80064de:	687a      	ldr	r2, [r7, #4]
 80064e0:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80064e2:	9202      	str	r2, [sp, #8]
 80064e4:	2200      	movs	r2, #0
 80064e6:	9201      	str	r2, [sp, #4]
 80064e8:	9300      	str	r3, [sp, #0]
 80064ea:	4603      	mov	r3, r0
 80064ec:	2280      	movs	r2, #128	@ 0x80
 80064ee:	6878      	ldr	r0, [r7, #4]
 80064f0:	f001 f825 	bl	800753e <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	7959      	ldrb	r1, [r3, #5]
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8006504:	687a      	ldr	r2, [r7, #4]
 8006506:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8006508:	9202      	str	r2, [sp, #8]
 800650a:	2200      	movs	r2, #0
 800650c:	9201      	str	r2, [sp, #4]
 800650e:	9300      	str	r3, [sp, #0]
 8006510:	4603      	mov	r3, r0
 8006512:	2200      	movs	r2, #0
 8006514:	6878      	ldr	r0, [r7, #4]
 8006516:	f001 f812 	bl	800753e <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800651a:	e0e3      	b.n	80066e4 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800651c:	7bbb      	ldrb	r3, [r7, #14]
 800651e:	2b03      	cmp	r3, #3
 8006520:	f040 80e0 	bne.w	80066e4 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	220d      	movs	r2, #13
 8006528:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	2200      	movs	r2, #0
 800652e:	705a      	strb	r2, [r3, #1]
      break;
 8006530:	e0d8      	b.n	80066e4 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8006532:	2109      	movs	r1, #9
 8006534:	6878      	ldr	r0, [r7, #4]
 8006536:	f000 f9a1 	bl	800687c <USBH_Get_CfgDesc>
 800653a:	4603      	mov	r3, r0
 800653c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800653e:	7bbb      	ldrb	r3, [r7, #14]
 8006540:	2b00      	cmp	r3, #0
 8006542:	d103      	bne.n	800654c <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	2204      	movs	r2, #4
 8006548:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800654a:	e0cd      	b.n	80066e8 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800654c:	7bbb      	ldrb	r3, [r7, #14]
 800654e:	2b03      	cmp	r3, #3
 8006550:	f040 80ca 	bne.w	80066e8 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800655a:	3301      	adds	r3, #1
 800655c:	b2da      	uxtb	r2, r3
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800656a:	2b03      	cmp	r3, #3
 800656c:	d903      	bls.n	8006576 <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	220d      	movs	r2, #13
 8006572:	701a      	strb	r2, [r3, #0]
      break;
 8006574:	e0b8      	b.n	80066e8 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	795b      	ldrb	r3, [r3, #5]
 800657a:	4619      	mov	r1, r3
 800657c:	6878      	ldr	r0, [r7, #4]
 800657e:	f001 f82e 	bl	80075de <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	791b      	ldrb	r3, [r3, #4]
 8006586:	4619      	mov	r1, r3
 8006588:	6878      	ldr	r0, [r7, #4]
 800658a:	f001 f828 	bl	80075de <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	2200      	movs	r2, #0
 8006592:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	2200      	movs	r2, #0
 8006598:	701a      	strb	r2, [r3, #0]
      break;
 800659a:	e0a5      	b.n	80066e8 <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 80065a2:	4619      	mov	r1, r3
 80065a4:	6878      	ldr	r0, [r7, #4]
 80065a6:	f000 f969 	bl	800687c <USBH_Get_CfgDesc>
 80065aa:	4603      	mov	r3, r0
 80065ac:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80065ae:	7bbb      	ldrb	r3, [r7, #14]
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d103      	bne.n	80065bc <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	2205      	movs	r2, #5
 80065b8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80065ba:	e097      	b.n	80066ec <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80065bc:	7bbb      	ldrb	r3, [r7, #14]
 80065be:	2b03      	cmp	r3, #3
 80065c0:	f040 8094 	bne.w	80066ec <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80065ca:	3301      	adds	r3, #1
 80065cc:	b2da      	uxtb	r2, r3
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80065da:	2b03      	cmp	r3, #3
 80065dc:	d903      	bls.n	80065e6 <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	220d      	movs	r2, #13
 80065e2:	701a      	strb	r2, [r3, #0]
      break;
 80065e4:	e082      	b.n	80066ec <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	795b      	ldrb	r3, [r3, #5]
 80065ea:	4619      	mov	r1, r3
 80065ec:	6878      	ldr	r0, [r7, #4]
 80065ee:	f000 fff6 	bl	80075de <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	791b      	ldrb	r3, [r3, #4]
 80065f6:	4619      	mov	r1, r3
 80065f8:	6878      	ldr	r0, [r7, #4]
 80065fa:	f000 fff0 	bl	80075de <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	2200      	movs	r2, #0
 8006602:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	2200      	movs	r2, #0
 8006608:	701a      	strb	r2, [r3, #0]
      break;
 800660a:	e06f      	b.n	80066ec <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 8006612:	2b00      	cmp	r3, #0
 8006614:	d019      	beq.n	800664a <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8006622:	23ff      	movs	r3, #255	@ 0xff
 8006624:	6878      	ldr	r0, [r7, #4]
 8006626:	f000 f953 	bl	80068d0 <USBH_Get_StringDesc>
 800662a:	4603      	mov	r3, r0
 800662c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800662e:	7bbb      	ldrb	r3, [r7, #14]
 8006630:	2b00      	cmp	r3, #0
 8006632:	d103      	bne.n	800663c <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2206      	movs	r2, #6
 8006638:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800663a:	e059      	b.n	80066f0 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800663c:	7bbb      	ldrb	r3, [r7, #14]
 800663e:	2b03      	cmp	r3, #3
 8006640:	d156      	bne.n	80066f0 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	2206      	movs	r2, #6
 8006646:	705a      	strb	r2, [r3, #1]
      break;
 8006648:	e052      	b.n	80066f0 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	2206      	movs	r2, #6
 800664e:	705a      	strb	r2, [r3, #1]
      break;
 8006650:	e04e      	b.n	80066f0 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 8006658:	2b00      	cmp	r3, #0
 800665a:	d019      	beq.n	8006690 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8006668:	23ff      	movs	r3, #255	@ 0xff
 800666a:	6878      	ldr	r0, [r7, #4]
 800666c:	f000 f930 	bl	80068d0 <USBH_Get_StringDesc>
 8006670:	4603      	mov	r3, r0
 8006672:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8006674:	7bbb      	ldrb	r3, [r7, #14]
 8006676:	2b00      	cmp	r3, #0
 8006678:	d103      	bne.n	8006682 <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	2207      	movs	r2, #7
 800667e:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8006680:	e038      	b.n	80066f4 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006682:	7bbb      	ldrb	r3, [r7, #14]
 8006684:	2b03      	cmp	r3, #3
 8006686:	d135      	bne.n	80066f4 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	2207      	movs	r2, #7
 800668c:	705a      	strb	r2, [r3, #1]
      break;
 800668e:	e031      	b.n	80066f4 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	2207      	movs	r2, #7
 8006694:	705a      	strb	r2, [r3, #1]
      break;
 8006696:	e02d      	b.n	80066f4 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d017      	beq.n	80066d2 <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80066ae:	23ff      	movs	r3, #255	@ 0xff
 80066b0:	6878      	ldr	r0, [r7, #4]
 80066b2:	f000 f90d 	bl	80068d0 <USBH_Get_StringDesc>
 80066b6:	4603      	mov	r3, r0
 80066b8:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80066ba:	7bbb      	ldrb	r3, [r7, #14]
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d102      	bne.n	80066c6 <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 80066c0:	2300      	movs	r3, #0
 80066c2:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 80066c4:	e018      	b.n	80066f8 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80066c6:	7bbb      	ldrb	r3, [r7, #14]
 80066c8:	2b03      	cmp	r3, #3
 80066ca:	d115      	bne.n	80066f8 <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 80066cc:	2300      	movs	r3, #0
 80066ce:	73fb      	strb	r3, [r7, #15]
      break;
 80066d0:	e012      	b.n	80066f8 <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 80066d2:	2300      	movs	r3, #0
 80066d4:	73fb      	strb	r3, [r7, #15]
      break;
 80066d6:	e00f      	b.n	80066f8 <USBH_HandleEnum+0x3b4>

    default:
      break;
 80066d8:	bf00      	nop
 80066da:	e00e      	b.n	80066fa <USBH_HandleEnum+0x3b6>
      break;
 80066dc:	bf00      	nop
 80066de:	e00c      	b.n	80066fa <USBH_HandleEnum+0x3b6>
      break;
 80066e0:	bf00      	nop
 80066e2:	e00a      	b.n	80066fa <USBH_HandleEnum+0x3b6>
      break;
 80066e4:	bf00      	nop
 80066e6:	e008      	b.n	80066fa <USBH_HandleEnum+0x3b6>
      break;
 80066e8:	bf00      	nop
 80066ea:	e006      	b.n	80066fa <USBH_HandleEnum+0x3b6>
      break;
 80066ec:	bf00      	nop
 80066ee:	e004      	b.n	80066fa <USBH_HandleEnum+0x3b6>
      break;
 80066f0:	bf00      	nop
 80066f2:	e002      	b.n	80066fa <USBH_HandleEnum+0x3b6>
      break;
 80066f4:	bf00      	nop
 80066f6:	e000      	b.n	80066fa <USBH_HandleEnum+0x3b6>
      break;
 80066f8:	bf00      	nop
  }
  return Status;
 80066fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80066fc:	4618      	mov	r0, r3
 80066fe:	3710      	adds	r7, #16
 8006700:	46bd      	mov	sp, r7
 8006702:	bd80      	pop	{r7, pc}

08006704 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8006704:	b480      	push	{r7}
 8006706:	b083      	sub	sp, #12
 8006708:	af00      	add	r7, sp, #0
 800670a:	6078      	str	r0, [r7, #4]
 800670c:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	683a      	ldr	r2, [r7, #0]
 8006712:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 8006716:	bf00      	nop
 8006718:	370c      	adds	r7, #12
 800671a:	46bd      	mov	sp, r7
 800671c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006720:	4770      	bx	lr

08006722 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8006722:	b580      	push	{r7, lr}
 8006724:	b082      	sub	sp, #8
 8006726:	af00      	add	r7, sp, #0
 8006728:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8006730:	1c5a      	adds	r2, r3, #1
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8006738:	6878      	ldr	r0, [r7, #4]
 800673a:	f000 f804 	bl	8006746 <USBH_HandleSof>
}
 800673e:	bf00      	nop
 8006740:	3708      	adds	r7, #8
 8006742:	46bd      	mov	sp, r7
 8006744:	bd80      	pop	{r7, pc}

08006746 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8006746:	b580      	push	{r7, lr}
 8006748:	b082      	sub	sp, #8
 800674a:	af00      	add	r7, sp, #0
 800674c:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	781b      	ldrb	r3, [r3, #0]
 8006752:	b2db      	uxtb	r3, r3
 8006754:	2b0b      	cmp	r3, #11
 8006756:	d10a      	bne.n	800676e <USBH_HandleSof+0x28>
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800675e:	2b00      	cmp	r3, #0
 8006760:	d005      	beq.n	800676e <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006768:	699b      	ldr	r3, [r3, #24]
 800676a:	6878      	ldr	r0, [r7, #4]
 800676c:	4798      	blx	r3
  }
}
 800676e:	bf00      	nop
 8006770:	3708      	adds	r7, #8
 8006772:	46bd      	mov	sp, r7
 8006774:	bd80      	pop	{r7, pc}

08006776 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8006776:	b480      	push	{r7}
 8006778:	b083      	sub	sp, #12
 800677a:	af00      	add	r7, sp, #0
 800677c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	2201      	movs	r2, #1
 8006782:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 8006786:	bf00      	nop
}
 8006788:	370c      	adds	r7, #12
 800678a:	46bd      	mov	sp, r7
 800678c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006790:	4770      	bx	lr

08006792 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8006792:	b480      	push	{r7}
 8006794:	b083      	sub	sp, #12
 8006796:	af00      	add	r7, sp, #0
 8006798:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	2200      	movs	r2, #0
 800679e:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 80067a2:	bf00      	nop
}
 80067a4:	370c      	adds	r7, #12
 80067a6:	46bd      	mov	sp, r7
 80067a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ac:	4770      	bx	lr

080067ae <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 80067ae:	b480      	push	{r7}
 80067b0:	b083      	sub	sp, #12
 80067b2:	af00      	add	r7, sp, #0
 80067b4:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	2201      	movs	r2, #1
 80067ba:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	2200      	movs	r2, #0
 80067c2:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	2200      	movs	r2, #0
 80067ca:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 80067ce:	2300      	movs	r3, #0
}
 80067d0:	4618      	mov	r0, r3
 80067d2:	370c      	adds	r7, #12
 80067d4:	46bd      	mov	sp, r7
 80067d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067da:	4770      	bx	lr

080067dc <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 80067dc:	b580      	push	{r7, lr}
 80067de:	b082      	sub	sp, #8
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	2201      	movs	r2, #1
 80067e8:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2200      	movs	r2, #0
 80067f0:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	2200      	movs	r2, #0
 80067f8:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 80067fc:	6878      	ldr	r0, [r7, #4]
 80067fe:	f001 f8cc 	bl	800799a <USBH_LL_Stop>

  /* Free Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	791b      	ldrb	r3, [r3, #4]
 8006806:	4619      	mov	r1, r3
 8006808:	6878      	ldr	r0, [r7, #4]
 800680a:	f000 fee8 	bl	80075de <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	795b      	ldrb	r3, [r3, #5]
 8006812:	4619      	mov	r1, r3
 8006814:	6878      	ldr	r0, [r7, #4]
 8006816:	f000 fee2 	bl	80075de <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800681a:	2300      	movs	r3, #0
}
 800681c:	4618      	mov	r0, r3
 800681e:	3708      	adds	r7, #8
 8006820:	46bd      	mov	sp, r7
 8006822:	bd80      	pop	{r7, pc}

08006824 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8006824:	b580      	push	{r7, lr}
 8006826:	b086      	sub	sp, #24
 8006828:	af02      	add	r7, sp, #8
 800682a:	6078      	str	r0, [r7, #4]
 800682c:	460b      	mov	r3, r1
 800682e:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8006830:	887b      	ldrh	r3, [r7, #2]
 8006832:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006836:	d901      	bls.n	800683c <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8006838:	2303      	movs	r3, #3
 800683a:	e01b      	b.n	8006874 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8006842:	887b      	ldrh	r3, [r7, #2]
 8006844:	9300      	str	r3, [sp, #0]
 8006846:	4613      	mov	r3, r2
 8006848:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800684c:	2100      	movs	r1, #0
 800684e:	6878      	ldr	r0, [r7, #4]
 8006850:	f000 f872 	bl	8006938 <USBH_GetDescriptor>
 8006854:	4603      	mov	r3, r0
 8006856:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 8006858:	7bfb      	ldrb	r3, [r7, #15]
 800685a:	2b00      	cmp	r3, #0
 800685c:	d109      	bne.n	8006872 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8006864:	887a      	ldrh	r2, [r7, #2]
 8006866:	4619      	mov	r1, r3
 8006868:	6878      	ldr	r0, [r7, #4]
 800686a:	f000 f929 	bl	8006ac0 <USBH_ParseDevDesc>
 800686e:	4603      	mov	r3, r0
 8006870:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8006872:	7bfb      	ldrb	r3, [r7, #15]
}
 8006874:	4618      	mov	r0, r3
 8006876:	3710      	adds	r7, #16
 8006878:	46bd      	mov	sp, r7
 800687a:	bd80      	pop	{r7, pc}

0800687c <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800687c:	b580      	push	{r7, lr}
 800687e:	b086      	sub	sp, #24
 8006880:	af02      	add	r7, sp, #8
 8006882:	6078      	str	r0, [r7, #4]
 8006884:	460b      	mov	r3, r1
 8006886:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	331c      	adds	r3, #28
 800688c:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 800688e:	887b      	ldrh	r3, [r7, #2]
 8006890:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006894:	d901      	bls.n	800689a <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8006896:	2303      	movs	r3, #3
 8006898:	e016      	b.n	80068c8 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800689a:	887b      	ldrh	r3, [r7, #2]
 800689c:	9300      	str	r3, [sp, #0]
 800689e:	68bb      	ldr	r3, [r7, #8]
 80068a0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80068a4:	2100      	movs	r1, #0
 80068a6:	6878      	ldr	r0, [r7, #4]
 80068a8:	f000 f846 	bl	8006938 <USBH_GetDescriptor>
 80068ac:	4603      	mov	r3, r0
 80068ae:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 80068b0:	7bfb      	ldrb	r3, [r7, #15]
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d107      	bne.n	80068c6 <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 80068b6:	887b      	ldrh	r3, [r7, #2]
 80068b8:	461a      	mov	r2, r3
 80068ba:	68b9      	ldr	r1, [r7, #8]
 80068bc:	6878      	ldr	r0, [r7, #4]
 80068be:	f000 f9af 	bl	8006c20 <USBH_ParseCfgDesc>
 80068c2:	4603      	mov	r3, r0
 80068c4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80068c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80068c8:	4618      	mov	r0, r3
 80068ca:	3710      	adds	r7, #16
 80068cc:	46bd      	mov	sp, r7
 80068ce:	bd80      	pop	{r7, pc}

080068d0 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 80068d0:	b580      	push	{r7, lr}
 80068d2:	b088      	sub	sp, #32
 80068d4:	af02      	add	r7, sp, #8
 80068d6:	60f8      	str	r0, [r7, #12]
 80068d8:	607a      	str	r2, [r7, #4]
 80068da:	461a      	mov	r2, r3
 80068dc:	460b      	mov	r3, r1
 80068de:	72fb      	strb	r3, [r7, #11]
 80068e0:	4613      	mov	r3, r2
 80068e2:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 80068e4:	893b      	ldrh	r3, [r7, #8]
 80068e6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80068ea:	d802      	bhi.n	80068f2 <USBH_Get_StringDesc+0x22>
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d101      	bne.n	80068f6 <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80068f2:	2303      	movs	r3, #3
 80068f4:	e01c      	b.n	8006930 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 80068f6:	7afb      	ldrb	r3, [r7, #11]
 80068f8:	b29b      	uxth	r3, r3
 80068fa:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80068fe:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8006906:	893b      	ldrh	r3, [r7, #8]
 8006908:	9300      	str	r3, [sp, #0]
 800690a:	460b      	mov	r3, r1
 800690c:	2100      	movs	r1, #0
 800690e:	68f8      	ldr	r0, [r7, #12]
 8006910:	f000 f812 	bl	8006938 <USBH_GetDescriptor>
 8006914:	4603      	mov	r3, r0
 8006916:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8006918:	7dfb      	ldrb	r3, [r7, #23]
 800691a:	2b00      	cmp	r3, #0
 800691c:	d107      	bne.n	800692e <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8006924:	893a      	ldrh	r2, [r7, #8]
 8006926:	6879      	ldr	r1, [r7, #4]
 8006928:	4618      	mov	r0, r3
 800692a:	f000 fb8c 	bl	8007046 <USBH_ParseStringDesc>
  }

  return status;
 800692e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006930:	4618      	mov	r0, r3
 8006932:	3718      	adds	r7, #24
 8006934:	46bd      	mov	sp, r7
 8006936:	bd80      	pop	{r7, pc}

08006938 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 8006938:	b580      	push	{r7, lr}
 800693a:	b084      	sub	sp, #16
 800693c:	af00      	add	r7, sp, #0
 800693e:	60f8      	str	r0, [r7, #12]
 8006940:	607b      	str	r3, [r7, #4]
 8006942:	460b      	mov	r3, r1
 8006944:	72fb      	strb	r3, [r7, #11]
 8006946:	4613      	mov	r3, r2
 8006948:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	789b      	ldrb	r3, [r3, #2]
 800694e:	2b01      	cmp	r3, #1
 8006950:	d11c      	bne.n	800698c <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8006952:	7afb      	ldrb	r3, [r7, #11]
 8006954:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006958:	b2da      	uxtb	r2, r3
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	2206      	movs	r2, #6
 8006962:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	893a      	ldrh	r2, [r7, #8]
 8006968:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800696a:	893b      	ldrh	r3, [r7, #8]
 800696c:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8006970:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006974:	d104      	bne.n	8006980 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	f240 4209 	movw	r2, #1033	@ 0x409
 800697c:	829a      	strh	r2, [r3, #20]
 800697e:	e002      	b.n	8006986 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	2200      	movs	r2, #0
 8006984:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	8b3a      	ldrh	r2, [r7, #24]
 800698a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800698c:	8b3b      	ldrh	r3, [r7, #24]
 800698e:	461a      	mov	r2, r3
 8006990:	6879      	ldr	r1, [r7, #4]
 8006992:	68f8      	ldr	r0, [r7, #12]
 8006994:	f000 fba4 	bl	80070e0 <USBH_CtlReq>
 8006998:	4603      	mov	r3, r0
}
 800699a:	4618      	mov	r0, r3
 800699c:	3710      	adds	r7, #16
 800699e:	46bd      	mov	sp, r7
 80069a0:	bd80      	pop	{r7, pc}

080069a2 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 80069a2:	b580      	push	{r7, lr}
 80069a4:	b082      	sub	sp, #8
 80069a6:	af00      	add	r7, sp, #0
 80069a8:	6078      	str	r0, [r7, #4]
 80069aa:	460b      	mov	r3, r1
 80069ac:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	789b      	ldrb	r3, [r3, #2]
 80069b2:	2b01      	cmp	r3, #1
 80069b4:	d10f      	bne.n	80069d6 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	2200      	movs	r2, #0
 80069ba:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	2205      	movs	r2, #5
 80069c0:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 80069c2:	78fb      	ldrb	r3, [r7, #3]
 80069c4:	b29a      	uxth	r2, r3
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	2200      	movs	r2, #0
 80069ce:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	2200      	movs	r2, #0
 80069d4:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80069d6:	2200      	movs	r2, #0
 80069d8:	2100      	movs	r1, #0
 80069da:	6878      	ldr	r0, [r7, #4]
 80069dc:	f000 fb80 	bl	80070e0 <USBH_CtlReq>
 80069e0:	4603      	mov	r3, r0
}
 80069e2:	4618      	mov	r0, r3
 80069e4:	3708      	adds	r7, #8
 80069e6:	46bd      	mov	sp, r7
 80069e8:	bd80      	pop	{r7, pc}

080069ea <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 80069ea:	b580      	push	{r7, lr}
 80069ec:	b082      	sub	sp, #8
 80069ee:	af00      	add	r7, sp, #0
 80069f0:	6078      	str	r0, [r7, #4]
 80069f2:	460b      	mov	r3, r1
 80069f4:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	789b      	ldrb	r3, [r3, #2]
 80069fa:	2b01      	cmp	r3, #1
 80069fc:	d10e      	bne.n	8006a1c <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	2200      	movs	r2, #0
 8006a02:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2209      	movs	r2, #9
 8006a08:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	887a      	ldrh	r2, [r7, #2]
 8006a0e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	2200      	movs	r2, #0
 8006a14:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	2200      	movs	r2, #0
 8006a1a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8006a1c:	2200      	movs	r2, #0
 8006a1e:	2100      	movs	r1, #0
 8006a20:	6878      	ldr	r0, [r7, #4]
 8006a22:	f000 fb5d 	bl	80070e0 <USBH_CtlReq>
 8006a26:	4603      	mov	r3, r0
}
 8006a28:	4618      	mov	r0, r3
 8006a2a:	3708      	adds	r7, #8
 8006a2c:	46bd      	mov	sp, r7
 8006a2e:	bd80      	pop	{r7, pc}

08006a30 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8006a30:	b580      	push	{r7, lr}
 8006a32:	b082      	sub	sp, #8
 8006a34:	af00      	add	r7, sp, #0
 8006a36:	6078      	str	r0, [r7, #4]
 8006a38:	460b      	mov	r3, r1
 8006a3a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	789b      	ldrb	r3, [r3, #2]
 8006a40:	2b01      	cmp	r3, #1
 8006a42:	d10f      	bne.n	8006a64 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	2200      	movs	r2, #0
 8006a48:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	2203      	movs	r2, #3
 8006a4e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8006a50:	78fb      	ldrb	r3, [r7, #3]
 8006a52:	b29a      	uxth	r2, r3
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	2200      	movs	r2, #0
 8006a5c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	2200      	movs	r2, #0
 8006a62:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8006a64:	2200      	movs	r2, #0
 8006a66:	2100      	movs	r1, #0
 8006a68:	6878      	ldr	r0, [r7, #4]
 8006a6a:	f000 fb39 	bl	80070e0 <USBH_CtlReq>
 8006a6e:	4603      	mov	r3, r0
}
 8006a70:	4618      	mov	r0, r3
 8006a72:	3708      	adds	r7, #8
 8006a74:	46bd      	mov	sp, r7
 8006a76:	bd80      	pop	{r7, pc}

08006a78 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8006a78:	b580      	push	{r7, lr}
 8006a7a:	b082      	sub	sp, #8
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	6078      	str	r0, [r7, #4]
 8006a80:	460b      	mov	r3, r1
 8006a82:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	789b      	ldrb	r3, [r3, #2]
 8006a88:	2b01      	cmp	r3, #1
 8006a8a:	d10f      	bne.n	8006aac <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	2202      	movs	r2, #2
 8006a90:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	2201      	movs	r2, #1
 8006a96:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	2200      	movs	r2, #0
 8006a9c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8006a9e:	78fb      	ldrb	r3, [r7, #3]
 8006aa0:	b29a      	uxth	r2, r3
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8006aac:	2200      	movs	r2, #0
 8006aae:	2100      	movs	r1, #0
 8006ab0:	6878      	ldr	r0, [r7, #4]
 8006ab2:	f000 fb15 	bl	80070e0 <USBH_CtlReq>
 8006ab6:	4603      	mov	r3, r0
}
 8006ab8:	4618      	mov	r0, r3
 8006aba:	3708      	adds	r7, #8
 8006abc:	46bd      	mov	sp, r7
 8006abe:	bd80      	pop	{r7, pc}

08006ac0 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8006ac0:	b480      	push	{r7}
 8006ac2:	b087      	sub	sp, #28
 8006ac4:	af00      	add	r7, sp, #0
 8006ac6:	60f8      	str	r0, [r7, #12]
 8006ac8:	60b9      	str	r1, [r7, #8]
 8006aca:	4613      	mov	r3, r2
 8006acc:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8006ad4:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 8006ad6:	2300      	movs	r3, #0
 8006ad8:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 8006ada:	68bb      	ldr	r3, [r7, #8]
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d101      	bne.n	8006ae4 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 8006ae0:	2302      	movs	r3, #2
 8006ae2:	e094      	b.n	8006c0e <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 8006ae4:	68bb      	ldr	r3, [r7, #8]
 8006ae6:	781a      	ldrb	r2, [r3, #0]
 8006ae8:	693b      	ldr	r3, [r7, #16]
 8006aea:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 8006aec:	68bb      	ldr	r3, [r7, #8]
 8006aee:	785a      	ldrb	r2, [r3, #1]
 8006af0:	693b      	ldr	r3, [r7, #16]
 8006af2:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 8006af4:	68bb      	ldr	r3, [r7, #8]
 8006af6:	3302      	adds	r3, #2
 8006af8:	781b      	ldrb	r3, [r3, #0]
 8006afa:	461a      	mov	r2, r3
 8006afc:	68bb      	ldr	r3, [r7, #8]
 8006afe:	3303      	adds	r3, #3
 8006b00:	781b      	ldrb	r3, [r3, #0]
 8006b02:	021b      	lsls	r3, r3, #8
 8006b04:	b29b      	uxth	r3, r3
 8006b06:	4313      	orrs	r3, r2
 8006b08:	b29a      	uxth	r2, r3
 8006b0a:	693b      	ldr	r3, [r7, #16]
 8006b0c:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 8006b0e:	68bb      	ldr	r3, [r7, #8]
 8006b10:	791a      	ldrb	r2, [r3, #4]
 8006b12:	693b      	ldr	r3, [r7, #16]
 8006b14:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 8006b16:	68bb      	ldr	r3, [r7, #8]
 8006b18:	795a      	ldrb	r2, [r3, #5]
 8006b1a:	693b      	ldr	r3, [r7, #16]
 8006b1c:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 8006b1e:	68bb      	ldr	r3, [r7, #8]
 8006b20:	799a      	ldrb	r2, [r3, #6]
 8006b22:	693b      	ldr	r3, [r7, #16]
 8006b24:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 8006b26:	68bb      	ldr	r3, [r7, #8]
 8006b28:	79da      	ldrb	r2, [r3, #7]
 8006b2a:	693b      	ldr	r3, [r7, #16]
 8006b2c:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d004      	beq.n	8006b42 <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8006b3e:	2b01      	cmp	r3, #1
 8006b40:	d11b      	bne.n	8006b7a <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 8006b42:	693b      	ldr	r3, [r7, #16]
 8006b44:	79db      	ldrb	r3, [r3, #7]
 8006b46:	2b20      	cmp	r3, #32
 8006b48:	dc0f      	bgt.n	8006b6a <USBH_ParseDevDesc+0xaa>
 8006b4a:	2b08      	cmp	r3, #8
 8006b4c:	db0f      	blt.n	8006b6e <USBH_ParseDevDesc+0xae>
 8006b4e:	3b08      	subs	r3, #8
 8006b50:	4a32      	ldr	r2, [pc, #200]	@ (8006c1c <USBH_ParseDevDesc+0x15c>)
 8006b52:	fa22 f303 	lsr.w	r3, r2, r3
 8006b56:	f003 0301 	and.w	r3, r3, #1
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	bf14      	ite	ne
 8006b5e:	2301      	movne	r3, #1
 8006b60:	2300      	moveq	r3, #0
 8006b62:	b2db      	uxtb	r3, r3
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d106      	bne.n	8006b76 <USBH_ParseDevDesc+0xb6>
 8006b68:	e001      	b.n	8006b6e <USBH_ParseDevDesc+0xae>
 8006b6a:	2b40      	cmp	r3, #64	@ 0x40
 8006b6c:	d003      	beq.n	8006b76 <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 8006b6e:	693b      	ldr	r3, [r7, #16]
 8006b70:	2208      	movs	r2, #8
 8006b72:	71da      	strb	r2, [r3, #7]
        break;
 8006b74:	e000      	b.n	8006b78 <USBH_ParseDevDesc+0xb8>
        break;
 8006b76:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 8006b78:	e00e      	b.n	8006b98 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8006b80:	2b02      	cmp	r3, #2
 8006b82:	d107      	bne.n	8006b94 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 8006b84:	693b      	ldr	r3, [r7, #16]
 8006b86:	79db      	ldrb	r3, [r3, #7]
 8006b88:	2b08      	cmp	r3, #8
 8006b8a:	d005      	beq.n	8006b98 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 8006b8c:	693b      	ldr	r3, [r7, #16]
 8006b8e:	2208      	movs	r2, #8
 8006b90:	71da      	strb	r2, [r3, #7]
 8006b92:	e001      	b.n	8006b98 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8006b94:	2303      	movs	r3, #3
 8006b96:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 8006b98:	88fb      	ldrh	r3, [r7, #6]
 8006b9a:	2b08      	cmp	r3, #8
 8006b9c:	d936      	bls.n	8006c0c <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 8006b9e:	68bb      	ldr	r3, [r7, #8]
 8006ba0:	3308      	adds	r3, #8
 8006ba2:	781b      	ldrb	r3, [r3, #0]
 8006ba4:	461a      	mov	r2, r3
 8006ba6:	68bb      	ldr	r3, [r7, #8]
 8006ba8:	3309      	adds	r3, #9
 8006baa:	781b      	ldrb	r3, [r3, #0]
 8006bac:	021b      	lsls	r3, r3, #8
 8006bae:	b29b      	uxth	r3, r3
 8006bb0:	4313      	orrs	r3, r2
 8006bb2:	b29a      	uxth	r2, r3
 8006bb4:	693b      	ldr	r3, [r7, #16]
 8006bb6:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 8006bb8:	68bb      	ldr	r3, [r7, #8]
 8006bba:	330a      	adds	r3, #10
 8006bbc:	781b      	ldrb	r3, [r3, #0]
 8006bbe:	461a      	mov	r2, r3
 8006bc0:	68bb      	ldr	r3, [r7, #8]
 8006bc2:	330b      	adds	r3, #11
 8006bc4:	781b      	ldrb	r3, [r3, #0]
 8006bc6:	021b      	lsls	r3, r3, #8
 8006bc8:	b29b      	uxth	r3, r3
 8006bca:	4313      	orrs	r3, r2
 8006bcc:	b29a      	uxth	r2, r3
 8006bce:	693b      	ldr	r3, [r7, #16]
 8006bd0:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 8006bd2:	68bb      	ldr	r3, [r7, #8]
 8006bd4:	330c      	adds	r3, #12
 8006bd6:	781b      	ldrb	r3, [r3, #0]
 8006bd8:	461a      	mov	r2, r3
 8006bda:	68bb      	ldr	r3, [r7, #8]
 8006bdc:	330d      	adds	r3, #13
 8006bde:	781b      	ldrb	r3, [r3, #0]
 8006be0:	021b      	lsls	r3, r3, #8
 8006be2:	b29b      	uxth	r3, r3
 8006be4:	4313      	orrs	r3, r2
 8006be6:	b29a      	uxth	r2, r3
 8006be8:	693b      	ldr	r3, [r7, #16]
 8006bea:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 8006bec:	68bb      	ldr	r3, [r7, #8]
 8006bee:	7b9a      	ldrb	r2, [r3, #14]
 8006bf0:	693b      	ldr	r3, [r7, #16]
 8006bf2:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 8006bf4:	68bb      	ldr	r3, [r7, #8]
 8006bf6:	7bda      	ldrb	r2, [r3, #15]
 8006bf8:	693b      	ldr	r3, [r7, #16]
 8006bfa:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 8006bfc:	68bb      	ldr	r3, [r7, #8]
 8006bfe:	7c1a      	ldrb	r2, [r3, #16]
 8006c00:	693b      	ldr	r3, [r7, #16]
 8006c02:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 8006c04:	68bb      	ldr	r3, [r7, #8]
 8006c06:	7c5a      	ldrb	r2, [r3, #17]
 8006c08:	693b      	ldr	r3, [r7, #16]
 8006c0a:	745a      	strb	r2, [r3, #17]
  }

  return status;
 8006c0c:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c0e:	4618      	mov	r0, r3
 8006c10:	371c      	adds	r7, #28
 8006c12:	46bd      	mov	sp, r7
 8006c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c18:	4770      	bx	lr
 8006c1a:	bf00      	nop
 8006c1c:	01000101 	.word	0x01000101

08006c20 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8006c20:	b580      	push	{r7, lr}
 8006c22:	b08c      	sub	sp, #48	@ 0x30
 8006c24:	af00      	add	r7, sp, #0
 8006c26:	60f8      	str	r0, [r7, #12]
 8006c28:	60b9      	str	r1, [r7, #8]
 8006c2a:	4613      	mov	r3, r2
 8006c2c:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8006c34:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8006c36:	2300      	movs	r3, #0
 8006c38:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8006c3c:	2300      	movs	r3, #0
 8006c3e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 8006c42:	2300      	movs	r3, #0
 8006c44:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 8006c48:	68bb      	ldr	r3, [r7, #8]
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d101      	bne.n	8006c52 <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 8006c4e:	2302      	movs	r3, #2
 8006c50:	e0de      	b.n	8006e10 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 8006c52:	68bb      	ldr	r3, [r7, #8]
 8006c54:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 8006c56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c58:	781b      	ldrb	r3, [r3, #0]
 8006c5a:	2b09      	cmp	r3, #9
 8006c5c:	d002      	beq.n	8006c64 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8006c5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c60:	2209      	movs	r2, #9
 8006c62:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 8006c64:	68bb      	ldr	r3, [r7, #8]
 8006c66:	781a      	ldrb	r2, [r3, #0]
 8006c68:	6a3b      	ldr	r3, [r7, #32]
 8006c6a:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 8006c6c:	68bb      	ldr	r3, [r7, #8]
 8006c6e:	785a      	ldrb	r2, [r3, #1]
 8006c70:	6a3b      	ldr	r3, [r7, #32]
 8006c72:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8006c74:	68bb      	ldr	r3, [r7, #8]
 8006c76:	3302      	adds	r3, #2
 8006c78:	781b      	ldrb	r3, [r3, #0]
 8006c7a:	461a      	mov	r2, r3
 8006c7c:	68bb      	ldr	r3, [r7, #8]
 8006c7e:	3303      	adds	r3, #3
 8006c80:	781b      	ldrb	r3, [r3, #0]
 8006c82:	021b      	lsls	r3, r3, #8
 8006c84:	b29b      	uxth	r3, r3
 8006c86:	4313      	orrs	r3, r2
 8006c88:	b29b      	uxth	r3, r3
 8006c8a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006c8e:	bf28      	it	cs
 8006c90:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 8006c94:	b29a      	uxth	r2, r3
 8006c96:	6a3b      	ldr	r3, [r7, #32]
 8006c98:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 8006c9a:	68bb      	ldr	r3, [r7, #8]
 8006c9c:	791a      	ldrb	r2, [r3, #4]
 8006c9e:	6a3b      	ldr	r3, [r7, #32]
 8006ca0:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 8006ca2:	68bb      	ldr	r3, [r7, #8]
 8006ca4:	795a      	ldrb	r2, [r3, #5]
 8006ca6:	6a3b      	ldr	r3, [r7, #32]
 8006ca8:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 8006caa:	68bb      	ldr	r3, [r7, #8]
 8006cac:	799a      	ldrb	r2, [r3, #6]
 8006cae:	6a3b      	ldr	r3, [r7, #32]
 8006cb0:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 8006cb2:	68bb      	ldr	r3, [r7, #8]
 8006cb4:	79da      	ldrb	r2, [r3, #7]
 8006cb6:	6a3b      	ldr	r3, [r7, #32]
 8006cb8:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 8006cba:	68bb      	ldr	r3, [r7, #8]
 8006cbc:	7a1a      	ldrb	r2, [r3, #8]
 8006cbe:	6a3b      	ldr	r3, [r7, #32]
 8006cc0:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8006cc2:	88fb      	ldrh	r3, [r7, #6]
 8006cc4:	2b09      	cmp	r3, #9
 8006cc6:	f240 80a1 	bls.w	8006e0c <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 8006cca:	2309      	movs	r3, #9
 8006ccc:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8006cce:	2300      	movs	r3, #0
 8006cd0:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8006cd2:	e085      	b.n	8006de0 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8006cd4:	f107 0316 	add.w	r3, r7, #22
 8006cd8:	4619      	mov	r1, r3
 8006cda:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006cdc:	f000 f9e6 	bl	80070ac <USBH_GetNextDesc>
 8006ce0:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 8006ce2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ce4:	785b      	ldrb	r3, [r3, #1]
 8006ce6:	2b04      	cmp	r3, #4
 8006ce8:	d17a      	bne.n	8006de0 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8006cea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cec:	781b      	ldrb	r3, [r3, #0]
 8006cee:	2b09      	cmp	r3, #9
 8006cf0:	d002      	beq.n	8006cf8 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 8006cf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cf4:	2209      	movs	r2, #9
 8006cf6:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8006cf8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006cfc:	221a      	movs	r2, #26
 8006cfe:	fb02 f303 	mul.w	r3, r2, r3
 8006d02:	3308      	adds	r3, #8
 8006d04:	6a3a      	ldr	r2, [r7, #32]
 8006d06:	4413      	add	r3, r2
 8006d08:	3302      	adds	r3, #2
 8006d0a:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8006d0c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006d0e:	69f8      	ldr	r0, [r7, #28]
 8006d10:	f000 f882 	bl	8006e18 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8006d14:	2300      	movs	r3, #0
 8006d16:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8006d1a:	2300      	movs	r3, #0
 8006d1c:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8006d1e:	e043      	b.n	8006da8 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8006d20:	f107 0316 	add.w	r3, r7, #22
 8006d24:	4619      	mov	r1, r3
 8006d26:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006d28:	f000 f9c0 	bl	80070ac <USBH_GetNextDesc>
 8006d2c:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8006d2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d30:	785b      	ldrb	r3, [r3, #1]
 8006d32:	2b05      	cmp	r3, #5
 8006d34:	d138      	bne.n	8006da8 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 8006d36:	69fb      	ldr	r3, [r7, #28]
 8006d38:	795b      	ldrb	r3, [r3, #5]
 8006d3a:	2b01      	cmp	r3, #1
 8006d3c:	d113      	bne.n	8006d66 <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8006d3e:	69fb      	ldr	r3, [r7, #28]
 8006d40:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 8006d42:	2b02      	cmp	r3, #2
 8006d44:	d003      	beq.n	8006d4e <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8006d46:	69fb      	ldr	r3, [r7, #28]
 8006d48:	799b      	ldrb	r3, [r3, #6]
 8006d4a:	2b03      	cmp	r3, #3
 8006d4c:	d10b      	bne.n	8006d66 <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8006d4e:	69fb      	ldr	r3, [r7, #28]
 8006d50:	79db      	ldrb	r3, [r3, #7]
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d10b      	bne.n	8006d6e <USBH_ParseCfgDesc+0x14e>
 8006d56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d58:	781b      	ldrb	r3, [r3, #0]
 8006d5a:	2b09      	cmp	r3, #9
 8006d5c:	d007      	beq.n	8006d6e <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 8006d5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d60:	2209      	movs	r2, #9
 8006d62:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8006d64:	e003      	b.n	8006d6e <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8006d66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d68:	2207      	movs	r2, #7
 8006d6a:	701a      	strb	r2, [r3, #0]
 8006d6c:	e000      	b.n	8006d70 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8006d6e:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8006d70:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006d74:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8006d78:	3201      	adds	r2, #1
 8006d7a:	00d2      	lsls	r2, r2, #3
 8006d7c:	211a      	movs	r1, #26
 8006d7e:	fb01 f303 	mul.w	r3, r1, r3
 8006d82:	4413      	add	r3, r2
 8006d84:	3308      	adds	r3, #8
 8006d86:	6a3a      	ldr	r2, [r7, #32]
 8006d88:	4413      	add	r3, r2
 8006d8a:	3304      	adds	r3, #4
 8006d8c:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8006d8e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006d90:	69b9      	ldr	r1, [r7, #24]
 8006d92:	68f8      	ldr	r0, [r7, #12]
 8006d94:	f000 f86f 	bl	8006e76 <USBH_ParseEPDesc>
 8006d98:	4603      	mov	r3, r0
 8006d9a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 8006d9e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006da2:	3301      	adds	r3, #1
 8006da4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8006da8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006dac:	2b01      	cmp	r3, #1
 8006dae:	d80a      	bhi.n	8006dc6 <USBH_ParseCfgDesc+0x1a6>
 8006db0:	69fb      	ldr	r3, [r7, #28]
 8006db2:	791b      	ldrb	r3, [r3, #4]
 8006db4:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8006db8:	429a      	cmp	r2, r3
 8006dba:	d204      	bcs.n	8006dc6 <USBH_ParseCfgDesc+0x1a6>
 8006dbc:	6a3b      	ldr	r3, [r7, #32]
 8006dbe:	885a      	ldrh	r2, [r3, #2]
 8006dc0:	8afb      	ldrh	r3, [r7, #22]
 8006dc2:	429a      	cmp	r2, r3
 8006dc4:	d8ac      	bhi.n	8006d20 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 8006dc6:	69fb      	ldr	r3, [r7, #28]
 8006dc8:	791b      	ldrb	r3, [r3, #4]
 8006dca:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8006dce:	429a      	cmp	r2, r3
 8006dd0:	d201      	bcs.n	8006dd6 <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 8006dd2:	2303      	movs	r3, #3
 8006dd4:	e01c      	b.n	8006e10 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 8006dd6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006dda:	3301      	adds	r3, #1
 8006ddc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8006de0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006de4:	2b01      	cmp	r3, #1
 8006de6:	d805      	bhi.n	8006df4 <USBH_ParseCfgDesc+0x1d4>
 8006de8:	6a3b      	ldr	r3, [r7, #32]
 8006dea:	885a      	ldrh	r2, [r3, #2]
 8006dec:	8afb      	ldrh	r3, [r7, #22]
 8006dee:	429a      	cmp	r2, r3
 8006df0:	f63f af70 	bhi.w	8006cd4 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8006df4:	6a3b      	ldr	r3, [r7, #32]
 8006df6:	791b      	ldrb	r3, [r3, #4]
 8006df8:	2b02      	cmp	r3, #2
 8006dfa:	bf28      	it	cs
 8006dfc:	2302      	movcs	r3, #2
 8006dfe:	b2db      	uxtb	r3, r3
 8006e00:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8006e04:	429a      	cmp	r2, r3
 8006e06:	d201      	bcs.n	8006e0c <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 8006e08:	2303      	movs	r3, #3
 8006e0a:	e001      	b.n	8006e10 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 8006e0c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8006e10:	4618      	mov	r0, r3
 8006e12:	3730      	adds	r7, #48	@ 0x30
 8006e14:	46bd      	mov	sp, r7
 8006e16:	bd80      	pop	{r7, pc}

08006e18 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 8006e18:	b480      	push	{r7}
 8006e1a:	b083      	sub	sp, #12
 8006e1c:	af00      	add	r7, sp, #0
 8006e1e:	6078      	str	r0, [r7, #4]
 8006e20:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 8006e22:	683b      	ldr	r3, [r7, #0]
 8006e24:	781a      	ldrb	r2, [r3, #0]
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 8006e2a:	683b      	ldr	r3, [r7, #0]
 8006e2c:	785a      	ldrb	r2, [r3, #1]
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 8006e32:	683b      	ldr	r3, [r7, #0]
 8006e34:	789a      	ldrb	r2, [r3, #2]
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 8006e3a:	683b      	ldr	r3, [r7, #0]
 8006e3c:	78da      	ldrb	r2, [r3, #3]
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 8006e42:	683b      	ldr	r3, [r7, #0]
 8006e44:	791a      	ldrb	r2, [r3, #4]
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 8006e4a:	683b      	ldr	r3, [r7, #0]
 8006e4c:	795a      	ldrb	r2, [r3, #5]
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 8006e52:	683b      	ldr	r3, [r7, #0]
 8006e54:	799a      	ldrb	r2, [r3, #6]
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 8006e5a:	683b      	ldr	r3, [r7, #0]
 8006e5c:	79da      	ldrb	r2, [r3, #7]
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 8006e62:	683b      	ldr	r3, [r7, #0]
 8006e64:	7a1a      	ldrb	r2, [r3, #8]
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	721a      	strb	r2, [r3, #8]
}
 8006e6a:	bf00      	nop
 8006e6c:	370c      	adds	r7, #12
 8006e6e:	46bd      	mov	sp, r7
 8006e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e74:	4770      	bx	lr

08006e76 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 8006e76:	b480      	push	{r7}
 8006e78:	b087      	sub	sp, #28
 8006e7a:	af00      	add	r7, sp, #0
 8006e7c:	60f8      	str	r0, [r7, #12]
 8006e7e:	60b9      	str	r1, [r7, #8]
 8006e80:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8006e82:	2300      	movs	r3, #0
 8006e84:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	781a      	ldrb	r2, [r3, #0]
 8006e8a:	68bb      	ldr	r3, [r7, #8]
 8006e8c:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	785a      	ldrb	r2, [r3, #1]
 8006e92:	68bb      	ldr	r3, [r7, #8]
 8006e94:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	789a      	ldrb	r2, [r3, #2]
 8006e9a:	68bb      	ldr	r3, [r7, #8]
 8006e9c:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	78da      	ldrb	r2, [r3, #3]
 8006ea2:	68bb      	ldr	r3, [r7, #8]
 8006ea4:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	3304      	adds	r3, #4
 8006eaa:	781b      	ldrb	r3, [r3, #0]
 8006eac:	461a      	mov	r2, r3
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	3305      	adds	r3, #5
 8006eb2:	781b      	ldrb	r3, [r3, #0]
 8006eb4:	021b      	lsls	r3, r3, #8
 8006eb6:	b29b      	uxth	r3, r3
 8006eb8:	4313      	orrs	r3, r2
 8006eba:	b29a      	uxth	r2, r3
 8006ebc:	68bb      	ldr	r3, [r7, #8]
 8006ebe:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	799a      	ldrb	r2, [r3, #6]
 8006ec4:	68bb      	ldr	r3, [r7, #8]
 8006ec6:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8006ec8:	68bb      	ldr	r3, [r7, #8]
 8006eca:	889b      	ldrh	r3, [r3, #4]
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d009      	beq.n	8006ee4 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8006ed0:	68bb      	ldr	r3, [r7, #8]
 8006ed2:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8006ed4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006ed8:	d804      	bhi.n	8006ee4 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 8006eda:	68bb      	ldr	r3, [r7, #8]
 8006edc:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8006ede:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006ee2:	d901      	bls.n	8006ee8 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 8006ee4:	2303      	movs	r3, #3
 8006ee6:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d136      	bne.n	8006f60 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 8006ef2:	68bb      	ldr	r3, [r7, #8]
 8006ef4:	78db      	ldrb	r3, [r3, #3]
 8006ef6:	f003 0303 	and.w	r3, r3, #3
 8006efa:	2b02      	cmp	r3, #2
 8006efc:	d108      	bne.n	8006f10 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 8006efe:	68bb      	ldr	r3, [r7, #8]
 8006f00:	889b      	ldrh	r3, [r3, #4]
 8006f02:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006f06:	f240 8097 	bls.w	8007038 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8006f0a:	2303      	movs	r3, #3
 8006f0c:	75fb      	strb	r3, [r7, #23]
 8006f0e:	e093      	b.n	8007038 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8006f10:	68bb      	ldr	r3, [r7, #8]
 8006f12:	78db      	ldrb	r3, [r3, #3]
 8006f14:	f003 0303 	and.w	r3, r3, #3
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d107      	bne.n	8006f2c <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8006f1c:	68bb      	ldr	r3, [r7, #8]
 8006f1e:	889b      	ldrh	r3, [r3, #4]
 8006f20:	2b40      	cmp	r3, #64	@ 0x40
 8006f22:	f240 8089 	bls.w	8007038 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8006f26:	2303      	movs	r3, #3
 8006f28:	75fb      	strb	r3, [r7, #23]
 8006f2a:	e085      	b.n	8007038 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8006f2c:	68bb      	ldr	r3, [r7, #8]
 8006f2e:	78db      	ldrb	r3, [r3, #3]
 8006f30:	f003 0303 	and.w	r3, r3, #3
 8006f34:	2b01      	cmp	r3, #1
 8006f36:	d005      	beq.n	8006f44 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8006f38:	68bb      	ldr	r3, [r7, #8]
 8006f3a:	78db      	ldrb	r3, [r3, #3]
 8006f3c:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8006f40:	2b03      	cmp	r3, #3
 8006f42:	d10a      	bne.n	8006f5a <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8006f44:	68bb      	ldr	r3, [r7, #8]
 8006f46:	799b      	ldrb	r3, [r3, #6]
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d003      	beq.n	8006f54 <USBH_ParseEPDesc+0xde>
 8006f4c:	68bb      	ldr	r3, [r7, #8]
 8006f4e:	799b      	ldrb	r3, [r3, #6]
 8006f50:	2b10      	cmp	r3, #16
 8006f52:	d970      	bls.n	8007036 <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 8006f54:	2303      	movs	r3, #3
 8006f56:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8006f58:	e06d      	b.n	8007036 <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8006f5a:	2303      	movs	r3, #3
 8006f5c:	75fb      	strb	r3, [r7, #23]
 8006f5e:	e06b      	b.n	8007038 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8006f66:	2b01      	cmp	r3, #1
 8006f68:	d13c      	bne.n	8006fe4 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8006f6a:	68bb      	ldr	r3, [r7, #8]
 8006f6c:	78db      	ldrb	r3, [r3, #3]
 8006f6e:	f003 0303 	and.w	r3, r3, #3
 8006f72:	2b02      	cmp	r3, #2
 8006f74:	d005      	beq.n	8006f82 <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 8006f76:	68bb      	ldr	r3, [r7, #8]
 8006f78:	78db      	ldrb	r3, [r3, #3]
 8006f7a:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d106      	bne.n	8006f90 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8006f82:	68bb      	ldr	r3, [r7, #8]
 8006f84:	889b      	ldrh	r3, [r3, #4]
 8006f86:	2b40      	cmp	r3, #64	@ 0x40
 8006f88:	d956      	bls.n	8007038 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8006f8a:	2303      	movs	r3, #3
 8006f8c:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 8006f8e:	e053      	b.n	8007038 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8006f90:	68bb      	ldr	r3, [r7, #8]
 8006f92:	78db      	ldrb	r3, [r3, #3]
 8006f94:	f003 0303 	and.w	r3, r3, #3
 8006f98:	2b01      	cmp	r3, #1
 8006f9a:	d10e      	bne.n	8006fba <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 8006f9c:	68bb      	ldr	r3, [r7, #8]
 8006f9e:	799b      	ldrb	r3, [r3, #6]
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d007      	beq.n	8006fb4 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 8006fa4:	68bb      	ldr	r3, [r7, #8]
 8006fa6:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 8006fa8:	2b10      	cmp	r3, #16
 8006faa:	d803      	bhi.n	8006fb4 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 8006fac:	68bb      	ldr	r3, [r7, #8]
 8006fae:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8006fb0:	2b40      	cmp	r3, #64	@ 0x40
 8006fb2:	d941      	bls.n	8007038 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8006fb4:	2303      	movs	r3, #3
 8006fb6:	75fb      	strb	r3, [r7, #23]
 8006fb8:	e03e      	b.n	8007038 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8006fba:	68bb      	ldr	r3, [r7, #8]
 8006fbc:	78db      	ldrb	r3, [r3, #3]
 8006fbe:	f003 0303 	and.w	r3, r3, #3
 8006fc2:	2b03      	cmp	r3, #3
 8006fc4:	d10b      	bne.n	8006fde <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 8006fc6:	68bb      	ldr	r3, [r7, #8]
 8006fc8:	799b      	ldrb	r3, [r3, #6]
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d004      	beq.n	8006fd8 <USBH_ParseEPDesc+0x162>
 8006fce:	68bb      	ldr	r3, [r7, #8]
 8006fd0:	889b      	ldrh	r3, [r3, #4]
 8006fd2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006fd6:	d32f      	bcc.n	8007038 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8006fd8:	2303      	movs	r3, #3
 8006fda:	75fb      	strb	r3, [r7, #23]
 8006fdc:	e02c      	b.n	8007038 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8006fde:	2303      	movs	r3, #3
 8006fe0:	75fb      	strb	r3, [r7, #23]
 8006fe2:	e029      	b.n	8007038 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8006fea:	2b02      	cmp	r3, #2
 8006fec:	d120      	bne.n	8007030 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8006fee:	68bb      	ldr	r3, [r7, #8]
 8006ff0:	78db      	ldrb	r3, [r3, #3]
 8006ff2:	f003 0303 	and.w	r3, r3, #3
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d106      	bne.n	8007008 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 8006ffa:	68bb      	ldr	r3, [r7, #8]
 8006ffc:	889b      	ldrh	r3, [r3, #4]
 8006ffe:	2b08      	cmp	r3, #8
 8007000:	d01a      	beq.n	8007038 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8007002:	2303      	movs	r3, #3
 8007004:	75fb      	strb	r3, [r7, #23]
 8007006:	e017      	b.n	8007038 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8007008:	68bb      	ldr	r3, [r7, #8]
 800700a:	78db      	ldrb	r3, [r3, #3]
 800700c:	f003 0303 	and.w	r3, r3, #3
 8007010:	2b03      	cmp	r3, #3
 8007012:	d10a      	bne.n	800702a <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 8007014:	68bb      	ldr	r3, [r7, #8]
 8007016:	799b      	ldrb	r3, [r3, #6]
 8007018:	2b00      	cmp	r3, #0
 800701a:	d003      	beq.n	8007024 <USBH_ParseEPDesc+0x1ae>
 800701c:	68bb      	ldr	r3, [r7, #8]
 800701e:	889b      	ldrh	r3, [r3, #4]
 8007020:	2b08      	cmp	r3, #8
 8007022:	d909      	bls.n	8007038 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8007024:	2303      	movs	r3, #3
 8007026:	75fb      	strb	r3, [r7, #23]
 8007028:	e006      	b.n	8007038 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800702a:	2303      	movs	r3, #3
 800702c:	75fb      	strb	r3, [r7, #23]
 800702e:	e003      	b.n	8007038 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8007030:	2303      	movs	r3, #3
 8007032:	75fb      	strb	r3, [r7, #23]
 8007034:	e000      	b.n	8007038 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8007036:	bf00      	nop
  }

  return status;
 8007038:	7dfb      	ldrb	r3, [r7, #23]
}
 800703a:	4618      	mov	r0, r3
 800703c:	371c      	adds	r7, #28
 800703e:	46bd      	mov	sp, r7
 8007040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007044:	4770      	bx	lr

08007046 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8007046:	b480      	push	{r7}
 8007048:	b087      	sub	sp, #28
 800704a:	af00      	add	r7, sp, #0
 800704c:	60f8      	str	r0, [r7, #12]
 800704e:	60b9      	str	r1, [r7, #8]
 8007050:	4613      	mov	r3, r2
 8007052:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	3301      	adds	r3, #1
 8007058:	781b      	ldrb	r3, [r3, #0]
 800705a:	2b03      	cmp	r3, #3
 800705c:	d120      	bne.n	80070a0 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	781b      	ldrb	r3, [r3, #0]
 8007062:	1e9a      	subs	r2, r3, #2
 8007064:	88fb      	ldrh	r3, [r7, #6]
 8007066:	4293      	cmp	r3, r2
 8007068:	bf28      	it	cs
 800706a:	4613      	movcs	r3, r2
 800706c:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	3302      	adds	r3, #2
 8007072:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8007074:	2300      	movs	r3, #0
 8007076:	82fb      	strh	r3, [r7, #22]
 8007078:	e00b      	b.n	8007092 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800707a:	8afb      	ldrh	r3, [r7, #22]
 800707c:	68fa      	ldr	r2, [r7, #12]
 800707e:	4413      	add	r3, r2
 8007080:	781a      	ldrb	r2, [r3, #0]
 8007082:	68bb      	ldr	r3, [r7, #8]
 8007084:	701a      	strb	r2, [r3, #0]
      pdest++;
 8007086:	68bb      	ldr	r3, [r7, #8]
 8007088:	3301      	adds	r3, #1
 800708a:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800708c:	8afb      	ldrh	r3, [r7, #22]
 800708e:	3302      	adds	r3, #2
 8007090:	82fb      	strh	r3, [r7, #22]
 8007092:	8afa      	ldrh	r2, [r7, #22]
 8007094:	8abb      	ldrh	r3, [r7, #20]
 8007096:	429a      	cmp	r2, r3
 8007098:	d3ef      	bcc.n	800707a <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800709a:	68bb      	ldr	r3, [r7, #8]
 800709c:	2200      	movs	r2, #0
 800709e:	701a      	strb	r2, [r3, #0]
  }
}
 80070a0:	bf00      	nop
 80070a2:	371c      	adds	r7, #28
 80070a4:	46bd      	mov	sp, r7
 80070a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070aa:	4770      	bx	lr

080070ac <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80070ac:	b480      	push	{r7}
 80070ae:	b085      	sub	sp, #20
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	6078      	str	r0, [r7, #4]
 80070b4:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 80070b6:	683b      	ldr	r3, [r7, #0]
 80070b8:	881b      	ldrh	r3, [r3, #0]
 80070ba:	687a      	ldr	r2, [r7, #4]
 80070bc:	7812      	ldrb	r2, [r2, #0]
 80070be:	4413      	add	r3, r2
 80070c0:	b29a      	uxth	r2, r3
 80070c2:	683b      	ldr	r3, [r7, #0]
 80070c4:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	781b      	ldrb	r3, [r3, #0]
 80070ca:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	4413      	add	r3, r2
 80070d0:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80070d2:	68fb      	ldr	r3, [r7, #12]
}
 80070d4:	4618      	mov	r0, r3
 80070d6:	3714      	adds	r7, #20
 80070d8:	46bd      	mov	sp, r7
 80070da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070de:	4770      	bx	lr

080070e0 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 80070e0:	b580      	push	{r7, lr}
 80070e2:	b086      	sub	sp, #24
 80070e4:	af00      	add	r7, sp, #0
 80070e6:	60f8      	str	r0, [r7, #12]
 80070e8:	60b9      	str	r1, [r7, #8]
 80070ea:	4613      	mov	r3, r2
 80070ec:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 80070ee:	2301      	movs	r3, #1
 80070f0:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	789b      	ldrb	r3, [r3, #2]
 80070f6:	2b01      	cmp	r3, #1
 80070f8:	d002      	beq.n	8007100 <USBH_CtlReq+0x20>
 80070fa:	2b02      	cmp	r3, #2
 80070fc:	d00f      	beq.n	800711e <USBH_CtlReq+0x3e>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 80070fe:	e027      	b.n	8007150 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	68ba      	ldr	r2, [r7, #8]
 8007104:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	88fa      	ldrh	r2, [r7, #6]
 800710a:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	2201      	movs	r2, #1
 8007110:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	2202      	movs	r2, #2
 8007116:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8007118:	2301      	movs	r3, #1
 800711a:	75fb      	strb	r3, [r7, #23]
      break;
 800711c:	e018      	b.n	8007150 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800711e:	68f8      	ldr	r0, [r7, #12]
 8007120:	f000 f81c 	bl	800715c <USBH_HandleControl>
 8007124:	4603      	mov	r3, r0
 8007126:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8007128:	7dfb      	ldrb	r3, [r7, #23]
 800712a:	2b00      	cmp	r3, #0
 800712c:	d002      	beq.n	8007134 <USBH_CtlReq+0x54>
 800712e:	7dfb      	ldrb	r3, [r7, #23]
 8007130:	2b03      	cmp	r3, #3
 8007132:	d106      	bne.n	8007142 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	2201      	movs	r2, #1
 8007138:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	2200      	movs	r2, #0
 800713e:	761a      	strb	r2, [r3, #24]
      break;
 8007140:	e005      	b.n	800714e <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8007142:	7dfb      	ldrb	r3, [r7, #23]
 8007144:	2b02      	cmp	r3, #2
 8007146:	d102      	bne.n	800714e <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	2201      	movs	r2, #1
 800714c:	709a      	strb	r2, [r3, #2]
      break;
 800714e:	bf00      	nop
  }
  return status;
 8007150:	7dfb      	ldrb	r3, [r7, #23]
}
 8007152:	4618      	mov	r0, r3
 8007154:	3718      	adds	r7, #24
 8007156:	46bd      	mov	sp, r7
 8007158:	bd80      	pop	{r7, pc}
	...

0800715c <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800715c:	b580      	push	{r7, lr}
 800715e:	b086      	sub	sp, #24
 8007160:	af02      	add	r7, sp, #8
 8007162:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8007164:	2301      	movs	r3, #1
 8007166:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8007168:	2300      	movs	r3, #0
 800716a:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	7e1b      	ldrb	r3, [r3, #24]
 8007170:	3b01      	subs	r3, #1
 8007172:	2b0a      	cmp	r3, #10
 8007174:	f200 8157 	bhi.w	8007426 <USBH_HandleControl+0x2ca>
 8007178:	a201      	add	r2, pc, #4	@ (adr r2, 8007180 <USBH_HandleControl+0x24>)
 800717a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800717e:	bf00      	nop
 8007180:	080071ad 	.word	0x080071ad
 8007184:	080071c7 	.word	0x080071c7
 8007188:	08007231 	.word	0x08007231
 800718c:	08007257 	.word	0x08007257
 8007190:	08007291 	.word	0x08007291
 8007194:	080072bb 	.word	0x080072bb
 8007198:	0800730d 	.word	0x0800730d
 800719c:	0800732f 	.word	0x0800732f
 80071a0:	0800736b 	.word	0x0800736b
 80071a4:	08007391 	.word	0x08007391
 80071a8:	080073cf 	.word	0x080073cf
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	f103 0110 	add.w	r1, r3, #16
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	795b      	ldrb	r3, [r3, #5]
 80071b6:	461a      	mov	r2, r3
 80071b8:	6878      	ldr	r0, [r7, #4]
 80071ba:	f000 f945 	bl	8007448 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	2202      	movs	r2, #2
 80071c2:	761a      	strb	r2, [r3, #24]
      break;
 80071c4:	e13a      	b.n	800743c <USBH_HandleControl+0x2e0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	795b      	ldrb	r3, [r3, #5]
 80071ca:	4619      	mov	r1, r3
 80071cc:	6878      	ldr	r0, [r7, #4]
 80071ce:	f000 fcd3 	bl	8007b78 <USBH_LL_GetURBState>
 80071d2:	4603      	mov	r3, r0
 80071d4:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 80071d6:	7bbb      	ldrb	r3, [r7, #14]
 80071d8:	2b01      	cmp	r3, #1
 80071da:	d11e      	bne.n	800721a <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	7c1b      	ldrb	r3, [r3, #16]
 80071e0:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80071e4:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	8adb      	ldrh	r3, [r3, #22]
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d00a      	beq.n	8007204 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 80071ee:	7b7b      	ldrb	r3, [r7, #13]
 80071f0:	2b80      	cmp	r3, #128	@ 0x80
 80071f2:	d103      	bne.n	80071fc <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	2203      	movs	r2, #3
 80071f8:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 80071fa:	e116      	b.n	800742a <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_DATA_OUT;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	2205      	movs	r2, #5
 8007200:	761a      	strb	r2, [r3, #24]
      break;
 8007202:	e112      	b.n	800742a <USBH_HandleControl+0x2ce>
          if (direction == USB_D2H)
 8007204:	7b7b      	ldrb	r3, [r7, #13]
 8007206:	2b80      	cmp	r3, #128	@ 0x80
 8007208:	d103      	bne.n	8007212 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	2209      	movs	r2, #9
 800720e:	761a      	strb	r2, [r3, #24]
      break;
 8007210:	e10b      	b.n	800742a <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_STATUS_IN;
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	2207      	movs	r2, #7
 8007216:	761a      	strb	r2, [r3, #24]
      break;
 8007218:	e107      	b.n	800742a <USBH_HandleControl+0x2ce>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800721a:	7bbb      	ldrb	r3, [r7, #14]
 800721c:	2b04      	cmp	r3, #4
 800721e:	d003      	beq.n	8007228 <USBH_HandleControl+0xcc>
 8007220:	7bbb      	ldrb	r3, [r7, #14]
 8007222:	2b02      	cmp	r3, #2
 8007224:	f040 8101 	bne.w	800742a <USBH_HandleControl+0x2ce>
          phost->Control.state = CTRL_ERROR;
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	220b      	movs	r2, #11
 800722c:	761a      	strb	r2, [r3, #24]
      break;
 800722e:	e0fc      	b.n	800742a <USBH_HandleControl+0x2ce>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8007236:	b29a      	uxth	r2, r3
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	6899      	ldr	r1, [r3, #8]
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	899a      	ldrh	r2, [r3, #12]
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	791b      	ldrb	r3, [r3, #4]
 8007248:	6878      	ldr	r0, [r7, #4]
 800724a:	f000 f93c 	bl	80074c6 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	2204      	movs	r2, #4
 8007252:	761a      	strb	r2, [r3, #24]
      break;
 8007254:	e0f2      	b.n	800743c <USBH_HandleControl+0x2e0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	791b      	ldrb	r3, [r3, #4]
 800725a:	4619      	mov	r1, r3
 800725c:	6878      	ldr	r0, [r7, #4]
 800725e:	f000 fc8b 	bl	8007b78 <USBH_LL_GetURBState>
 8007262:	4603      	mov	r3, r0
 8007264:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8007266:	7bbb      	ldrb	r3, [r7, #14]
 8007268:	2b01      	cmp	r3, #1
 800726a:	d103      	bne.n	8007274 <USBH_HandleControl+0x118>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	2209      	movs	r2, #9
 8007270:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8007272:	e0dc      	b.n	800742e <USBH_HandleControl+0x2d2>
      else if (URB_Status == USBH_URB_STALL)
 8007274:	7bbb      	ldrb	r3, [r7, #14]
 8007276:	2b05      	cmp	r3, #5
 8007278:	d102      	bne.n	8007280 <USBH_HandleControl+0x124>
        status = USBH_NOT_SUPPORTED;
 800727a:	2303      	movs	r3, #3
 800727c:	73fb      	strb	r3, [r7, #15]
      break;
 800727e:	e0d6      	b.n	800742e <USBH_HandleControl+0x2d2>
        if (URB_Status == USBH_URB_ERROR)
 8007280:	7bbb      	ldrb	r3, [r7, #14]
 8007282:	2b04      	cmp	r3, #4
 8007284:	f040 80d3 	bne.w	800742e <USBH_HandleControl+0x2d2>
          phost->Control.state = CTRL_ERROR;
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	220b      	movs	r2, #11
 800728c:	761a      	strb	r2, [r3, #24]
      break;
 800728e:	e0ce      	b.n	800742e <USBH_HandleControl+0x2d2>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	6899      	ldr	r1, [r3, #8]
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	899a      	ldrh	r2, [r3, #12]
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	795b      	ldrb	r3, [r3, #5]
 800729c:	2001      	movs	r0, #1
 800729e:	9000      	str	r0, [sp, #0]
 80072a0:	6878      	ldr	r0, [r7, #4]
 80072a2:	f000 f8eb 	bl	800747c <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80072ac:	b29a      	uxth	r2, r3
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	2206      	movs	r2, #6
 80072b6:	761a      	strb	r2, [r3, #24]
      break;
 80072b8:	e0c0      	b.n	800743c <USBH_HandleControl+0x2e0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	795b      	ldrb	r3, [r3, #5]
 80072be:	4619      	mov	r1, r3
 80072c0:	6878      	ldr	r0, [r7, #4]
 80072c2:	f000 fc59 	bl	8007b78 <USBH_LL_GetURBState>
 80072c6:	4603      	mov	r3, r0
 80072c8:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 80072ca:	7bbb      	ldrb	r3, [r7, #14]
 80072cc:	2b01      	cmp	r3, #1
 80072ce:	d103      	bne.n	80072d8 <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	2207      	movs	r2, #7
 80072d4:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 80072d6:	e0ac      	b.n	8007432 <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_STALL)
 80072d8:	7bbb      	ldrb	r3, [r7, #14]
 80072da:	2b05      	cmp	r3, #5
 80072dc:	d105      	bne.n	80072ea <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	220c      	movs	r2, #12
 80072e2:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 80072e4:	2303      	movs	r3, #3
 80072e6:	73fb      	strb	r3, [r7, #15]
      break;
 80072e8:	e0a3      	b.n	8007432 <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_NOTREADY)
 80072ea:	7bbb      	ldrb	r3, [r7, #14]
 80072ec:	2b02      	cmp	r3, #2
 80072ee:	d103      	bne.n	80072f8 <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	2205      	movs	r2, #5
 80072f4:	761a      	strb	r2, [r3, #24]
      break;
 80072f6:	e09c      	b.n	8007432 <USBH_HandleControl+0x2d6>
        if (URB_Status == USBH_URB_ERROR)
 80072f8:	7bbb      	ldrb	r3, [r7, #14]
 80072fa:	2b04      	cmp	r3, #4
 80072fc:	f040 8099 	bne.w	8007432 <USBH_HandleControl+0x2d6>
          phost->Control.state = CTRL_ERROR;
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	220b      	movs	r2, #11
 8007304:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8007306:	2302      	movs	r3, #2
 8007308:	73fb      	strb	r3, [r7, #15]
      break;
 800730a:	e092      	b.n	8007432 <USBH_HandleControl+0x2d6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	791b      	ldrb	r3, [r3, #4]
 8007310:	2200      	movs	r2, #0
 8007312:	2100      	movs	r1, #0
 8007314:	6878      	ldr	r0, [r7, #4]
 8007316:	f000 f8d6 	bl	80074c6 <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8007320:	b29a      	uxth	r2, r3
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	2208      	movs	r2, #8
 800732a:	761a      	strb	r2, [r3, #24]

      break;
 800732c:	e086      	b.n	800743c <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	791b      	ldrb	r3, [r3, #4]
 8007332:	4619      	mov	r1, r3
 8007334:	6878      	ldr	r0, [r7, #4]
 8007336:	f000 fc1f 	bl	8007b78 <USBH_LL_GetURBState>
 800733a:	4603      	mov	r3, r0
 800733c:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800733e:	7bbb      	ldrb	r3, [r7, #14]
 8007340:	2b01      	cmp	r3, #1
 8007342:	d105      	bne.n	8007350 <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	220d      	movs	r2, #13
 8007348:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800734a:	2300      	movs	r3, #0
 800734c:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800734e:	e072      	b.n	8007436 <USBH_HandleControl+0x2da>
      else if (URB_Status == USBH_URB_ERROR)
 8007350:	7bbb      	ldrb	r3, [r7, #14]
 8007352:	2b04      	cmp	r3, #4
 8007354:	d103      	bne.n	800735e <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	220b      	movs	r2, #11
 800735a:	761a      	strb	r2, [r3, #24]
      break;
 800735c:	e06b      	b.n	8007436 <USBH_HandleControl+0x2da>
        if (URB_Status == USBH_URB_STALL)
 800735e:	7bbb      	ldrb	r3, [r7, #14]
 8007360:	2b05      	cmp	r3, #5
 8007362:	d168      	bne.n	8007436 <USBH_HandleControl+0x2da>
          status = USBH_NOT_SUPPORTED;
 8007364:	2303      	movs	r3, #3
 8007366:	73fb      	strb	r3, [r7, #15]
      break;
 8007368:	e065      	b.n	8007436 <USBH_HandleControl+0x2da>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	795b      	ldrb	r3, [r3, #5]
 800736e:	2201      	movs	r2, #1
 8007370:	9200      	str	r2, [sp, #0]
 8007372:	2200      	movs	r2, #0
 8007374:	2100      	movs	r1, #0
 8007376:	6878      	ldr	r0, [r7, #4]
 8007378:	f000 f880 	bl	800747c <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8007382:	b29a      	uxth	r2, r3
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	220a      	movs	r2, #10
 800738c:	761a      	strb	r2, [r3, #24]
      break;
 800738e:	e055      	b.n	800743c <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	795b      	ldrb	r3, [r3, #5]
 8007394:	4619      	mov	r1, r3
 8007396:	6878      	ldr	r0, [r7, #4]
 8007398:	f000 fbee 	bl	8007b78 <USBH_LL_GetURBState>
 800739c:	4603      	mov	r3, r0
 800739e:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 80073a0:	7bbb      	ldrb	r3, [r7, #14]
 80073a2:	2b01      	cmp	r3, #1
 80073a4:	d105      	bne.n	80073b2 <USBH_HandleControl+0x256>
      {
        status = USBH_OK;
 80073a6:	2300      	movs	r3, #0
 80073a8:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	220d      	movs	r2, #13
 80073ae:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 80073b0:	e043      	b.n	800743a <USBH_HandleControl+0x2de>
      else if (URB_Status == USBH_URB_NOTREADY)
 80073b2:	7bbb      	ldrb	r3, [r7, #14]
 80073b4:	2b02      	cmp	r3, #2
 80073b6:	d103      	bne.n	80073c0 <USBH_HandleControl+0x264>
        phost->Control.state = CTRL_STATUS_OUT;
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	2209      	movs	r2, #9
 80073bc:	761a      	strb	r2, [r3, #24]
      break;
 80073be:	e03c      	b.n	800743a <USBH_HandleControl+0x2de>
        if (URB_Status == USBH_URB_ERROR)
 80073c0:	7bbb      	ldrb	r3, [r7, #14]
 80073c2:	2b04      	cmp	r3, #4
 80073c4:	d139      	bne.n	800743a <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	220b      	movs	r2, #11
 80073ca:	761a      	strb	r2, [r3, #24]
      break;
 80073cc:	e035      	b.n	800743a <USBH_HandleControl+0x2de>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	7e5b      	ldrb	r3, [r3, #25]
 80073d2:	3301      	adds	r3, #1
 80073d4:	b2da      	uxtb	r2, r3
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	765a      	strb	r2, [r3, #25]
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	7e5b      	ldrb	r3, [r3, #25]
 80073de:	2b02      	cmp	r3, #2
 80073e0:	d806      	bhi.n	80073f0 <USBH_HandleControl+0x294>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	2201      	movs	r2, #1
 80073e6:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	2201      	movs	r2, #1
 80073ec:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 80073ee:	e025      	b.n	800743c <USBH_HandleControl+0x2e0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80073f6:	2106      	movs	r1, #6
 80073f8:	6878      	ldr	r0, [r7, #4]
 80073fa:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	2200      	movs	r2, #0
 8007400:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	795b      	ldrb	r3, [r3, #5]
 8007406:	4619      	mov	r1, r3
 8007408:	6878      	ldr	r0, [r7, #4]
 800740a:	f000 f8e8 	bl	80075de <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	791b      	ldrb	r3, [r3, #4]
 8007412:	4619      	mov	r1, r3
 8007414:	6878      	ldr	r0, [r7, #4]
 8007416:	f000 f8e2 	bl	80075de <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	2200      	movs	r2, #0
 800741e:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8007420:	2302      	movs	r3, #2
 8007422:	73fb      	strb	r3, [r7, #15]
      break;
 8007424:	e00a      	b.n	800743c <USBH_HandleControl+0x2e0>

    default:
      break;
 8007426:	bf00      	nop
 8007428:	e008      	b.n	800743c <USBH_HandleControl+0x2e0>
      break;
 800742a:	bf00      	nop
 800742c:	e006      	b.n	800743c <USBH_HandleControl+0x2e0>
      break;
 800742e:	bf00      	nop
 8007430:	e004      	b.n	800743c <USBH_HandleControl+0x2e0>
      break;
 8007432:	bf00      	nop
 8007434:	e002      	b.n	800743c <USBH_HandleControl+0x2e0>
      break;
 8007436:	bf00      	nop
 8007438:	e000      	b.n	800743c <USBH_HandleControl+0x2e0>
      break;
 800743a:	bf00      	nop
  }

  return status;
 800743c:	7bfb      	ldrb	r3, [r7, #15]
}
 800743e:	4618      	mov	r0, r3
 8007440:	3710      	adds	r7, #16
 8007442:	46bd      	mov	sp, r7
 8007444:	bd80      	pop	{r7, pc}
 8007446:	bf00      	nop

08007448 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8007448:	b580      	push	{r7, lr}
 800744a:	b088      	sub	sp, #32
 800744c:	af04      	add	r7, sp, #16
 800744e:	60f8      	str	r0, [r7, #12]
 8007450:	60b9      	str	r1, [r7, #8]
 8007452:	4613      	mov	r3, r2
 8007454:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8007456:	79f9      	ldrb	r1, [r7, #7]
 8007458:	2300      	movs	r3, #0
 800745a:	9303      	str	r3, [sp, #12]
 800745c:	2308      	movs	r3, #8
 800745e:	9302      	str	r3, [sp, #8]
 8007460:	68bb      	ldr	r3, [r7, #8]
 8007462:	9301      	str	r3, [sp, #4]
 8007464:	2300      	movs	r3, #0
 8007466:	9300      	str	r3, [sp, #0]
 8007468:	2300      	movs	r3, #0
 800746a:	2200      	movs	r2, #0
 800746c:	68f8      	ldr	r0, [r7, #12]
 800746e:	f000 fb52 	bl	8007b16 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8007472:	2300      	movs	r3, #0
}
 8007474:	4618      	mov	r0, r3
 8007476:	3710      	adds	r7, #16
 8007478:	46bd      	mov	sp, r7
 800747a:	bd80      	pop	{r7, pc}

0800747c <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800747c:	b580      	push	{r7, lr}
 800747e:	b088      	sub	sp, #32
 8007480:	af04      	add	r7, sp, #16
 8007482:	60f8      	str	r0, [r7, #12]
 8007484:	60b9      	str	r1, [r7, #8]
 8007486:	4611      	mov	r1, r2
 8007488:	461a      	mov	r2, r3
 800748a:	460b      	mov	r3, r1
 800748c:	80fb      	strh	r3, [r7, #6]
 800748e:	4613      	mov	r3, r2
 8007490:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007498:	2b00      	cmp	r3, #0
 800749a:	d001      	beq.n	80074a0 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800749c:	2300      	movs	r3, #0
 800749e:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80074a0:	7979      	ldrb	r1, [r7, #5]
 80074a2:	7e3b      	ldrb	r3, [r7, #24]
 80074a4:	9303      	str	r3, [sp, #12]
 80074a6:	88fb      	ldrh	r3, [r7, #6]
 80074a8:	9302      	str	r3, [sp, #8]
 80074aa:	68bb      	ldr	r3, [r7, #8]
 80074ac:	9301      	str	r3, [sp, #4]
 80074ae:	2301      	movs	r3, #1
 80074b0:	9300      	str	r3, [sp, #0]
 80074b2:	2300      	movs	r3, #0
 80074b4:	2200      	movs	r2, #0
 80074b6:	68f8      	ldr	r0, [r7, #12]
 80074b8:	f000 fb2d 	bl	8007b16 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 80074bc:	2300      	movs	r3, #0
}
 80074be:	4618      	mov	r0, r3
 80074c0:	3710      	adds	r7, #16
 80074c2:	46bd      	mov	sp, r7
 80074c4:	bd80      	pop	{r7, pc}

080074c6 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 80074c6:	b580      	push	{r7, lr}
 80074c8:	b088      	sub	sp, #32
 80074ca:	af04      	add	r7, sp, #16
 80074cc:	60f8      	str	r0, [r7, #12]
 80074ce:	60b9      	str	r1, [r7, #8]
 80074d0:	4611      	mov	r1, r2
 80074d2:	461a      	mov	r2, r3
 80074d4:	460b      	mov	r3, r1
 80074d6:	80fb      	strh	r3, [r7, #6]
 80074d8:	4613      	mov	r3, r2
 80074da:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80074dc:	7979      	ldrb	r1, [r7, #5]
 80074de:	2300      	movs	r3, #0
 80074e0:	9303      	str	r3, [sp, #12]
 80074e2:	88fb      	ldrh	r3, [r7, #6]
 80074e4:	9302      	str	r3, [sp, #8]
 80074e6:	68bb      	ldr	r3, [r7, #8]
 80074e8:	9301      	str	r3, [sp, #4]
 80074ea:	2301      	movs	r3, #1
 80074ec:	9300      	str	r3, [sp, #0]
 80074ee:	2300      	movs	r3, #0
 80074f0:	2201      	movs	r2, #1
 80074f2:	68f8      	ldr	r0, [r7, #12]
 80074f4:	f000 fb0f 	bl	8007b16 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 80074f8:	2300      	movs	r3, #0

}
 80074fa:	4618      	mov	r0, r3
 80074fc:	3710      	adds	r7, #16
 80074fe:	46bd      	mov	sp, r7
 8007500:	bd80      	pop	{r7, pc}

08007502 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8007502:	b580      	push	{r7, lr}
 8007504:	b088      	sub	sp, #32
 8007506:	af04      	add	r7, sp, #16
 8007508:	60f8      	str	r0, [r7, #12]
 800750a:	60b9      	str	r1, [r7, #8]
 800750c:	4611      	mov	r1, r2
 800750e:	461a      	mov	r2, r3
 8007510:	460b      	mov	r3, r1
 8007512:	80fb      	strh	r3, [r7, #6]
 8007514:	4613      	mov	r3, r2
 8007516:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8007518:	7979      	ldrb	r1, [r7, #5]
 800751a:	2300      	movs	r3, #0
 800751c:	9303      	str	r3, [sp, #12]
 800751e:	88fb      	ldrh	r3, [r7, #6]
 8007520:	9302      	str	r3, [sp, #8]
 8007522:	68bb      	ldr	r3, [r7, #8]
 8007524:	9301      	str	r3, [sp, #4]
 8007526:	2301      	movs	r3, #1
 8007528:	9300      	str	r3, [sp, #0]
 800752a:	2302      	movs	r3, #2
 800752c:	2201      	movs	r2, #1
 800752e:	68f8      	ldr	r0, [r7, #12]
 8007530:	f000 faf1 	bl	8007b16 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8007534:	2300      	movs	r3, #0
}
 8007536:	4618      	mov	r0, r3
 8007538:	3710      	adds	r7, #16
 800753a:	46bd      	mov	sp, r7
 800753c:	bd80      	pop	{r7, pc}

0800753e <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800753e:	b580      	push	{r7, lr}
 8007540:	b086      	sub	sp, #24
 8007542:	af04      	add	r7, sp, #16
 8007544:	6078      	str	r0, [r7, #4]
 8007546:	4608      	mov	r0, r1
 8007548:	4611      	mov	r1, r2
 800754a:	461a      	mov	r2, r3
 800754c:	4603      	mov	r3, r0
 800754e:	70fb      	strb	r3, [r7, #3]
 8007550:	460b      	mov	r3, r1
 8007552:	70bb      	strb	r3, [r7, #2]
 8007554:	4613      	mov	r3, r2
 8007556:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8007558:	7878      	ldrb	r0, [r7, #1]
 800755a:	78ba      	ldrb	r2, [r7, #2]
 800755c:	78f9      	ldrb	r1, [r7, #3]
 800755e:	8b3b      	ldrh	r3, [r7, #24]
 8007560:	9302      	str	r3, [sp, #8]
 8007562:	7d3b      	ldrb	r3, [r7, #20]
 8007564:	9301      	str	r3, [sp, #4]
 8007566:	7c3b      	ldrb	r3, [r7, #16]
 8007568:	9300      	str	r3, [sp, #0]
 800756a:	4603      	mov	r3, r0
 800756c:	6878      	ldr	r0, [r7, #4]
 800756e:	f000 fa84 	bl	8007a7a <USBH_LL_OpenPipe>

  return USBH_OK;
 8007572:	2300      	movs	r3, #0
}
 8007574:	4618      	mov	r0, r3
 8007576:	3708      	adds	r7, #8
 8007578:	46bd      	mov	sp, r7
 800757a:	bd80      	pop	{r7, pc}

0800757c <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800757c:	b580      	push	{r7, lr}
 800757e:	b082      	sub	sp, #8
 8007580:	af00      	add	r7, sp, #0
 8007582:	6078      	str	r0, [r7, #4]
 8007584:	460b      	mov	r3, r1
 8007586:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 8007588:	78fb      	ldrb	r3, [r7, #3]
 800758a:	4619      	mov	r1, r3
 800758c:	6878      	ldr	r0, [r7, #4]
 800758e:	f000 faa3 	bl	8007ad8 <USBH_LL_ClosePipe>

  return USBH_OK;
 8007592:	2300      	movs	r3, #0
}
 8007594:	4618      	mov	r0, r3
 8007596:	3708      	adds	r7, #8
 8007598:	46bd      	mov	sp, r7
 800759a:	bd80      	pop	{r7, pc}

0800759c <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800759c:	b580      	push	{r7, lr}
 800759e:	b084      	sub	sp, #16
 80075a0:	af00      	add	r7, sp, #0
 80075a2:	6078      	str	r0, [r7, #4]
 80075a4:	460b      	mov	r3, r1
 80075a6:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 80075a8:	6878      	ldr	r0, [r7, #4]
 80075aa:	f000 f836 	bl	800761a <USBH_GetFreePipe>
 80075ae:	4603      	mov	r3, r0
 80075b0:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 80075b2:	89fb      	ldrh	r3, [r7, #14]
 80075b4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80075b8:	4293      	cmp	r3, r2
 80075ba:	d00a      	beq.n	80075d2 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 80075bc:	78fa      	ldrb	r2, [r7, #3]
 80075be:	89fb      	ldrh	r3, [r7, #14]
 80075c0:	f003 030f 	and.w	r3, r3, #15
 80075c4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80075c8:	6879      	ldr	r1, [r7, #4]
 80075ca:	33e0      	adds	r3, #224	@ 0xe0
 80075cc:	009b      	lsls	r3, r3, #2
 80075ce:	440b      	add	r3, r1
 80075d0:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 80075d2:	89fb      	ldrh	r3, [r7, #14]
 80075d4:	b2db      	uxtb	r3, r3
}
 80075d6:	4618      	mov	r0, r3
 80075d8:	3710      	adds	r7, #16
 80075da:	46bd      	mov	sp, r7
 80075dc:	bd80      	pop	{r7, pc}

080075de <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 80075de:	b480      	push	{r7}
 80075e0:	b083      	sub	sp, #12
 80075e2:	af00      	add	r7, sp, #0
 80075e4:	6078      	str	r0, [r7, #4]
 80075e6:	460b      	mov	r3, r1
 80075e8:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 80075ea:	78fb      	ldrb	r3, [r7, #3]
 80075ec:	2b0f      	cmp	r3, #15
 80075ee:	d80d      	bhi.n	800760c <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 80075f0:	78fb      	ldrb	r3, [r7, #3]
 80075f2:	687a      	ldr	r2, [r7, #4]
 80075f4:	33e0      	adds	r3, #224	@ 0xe0
 80075f6:	009b      	lsls	r3, r3, #2
 80075f8:	4413      	add	r3, r2
 80075fa:	685a      	ldr	r2, [r3, #4]
 80075fc:	78fb      	ldrb	r3, [r7, #3]
 80075fe:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8007602:	6879      	ldr	r1, [r7, #4]
 8007604:	33e0      	adds	r3, #224	@ 0xe0
 8007606:	009b      	lsls	r3, r3, #2
 8007608:	440b      	add	r3, r1
 800760a:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800760c:	2300      	movs	r3, #0
}
 800760e:	4618      	mov	r0, r3
 8007610:	370c      	adds	r7, #12
 8007612:	46bd      	mov	sp, r7
 8007614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007618:	4770      	bx	lr

0800761a <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800761a:	b480      	push	{r7}
 800761c:	b085      	sub	sp, #20
 800761e:	af00      	add	r7, sp, #0
 8007620:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8007622:	2300      	movs	r3, #0
 8007624:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8007626:	2300      	movs	r3, #0
 8007628:	73fb      	strb	r3, [r7, #15]
 800762a:	e00f      	b.n	800764c <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800762c:	7bfb      	ldrb	r3, [r7, #15]
 800762e:	687a      	ldr	r2, [r7, #4]
 8007630:	33e0      	adds	r3, #224	@ 0xe0
 8007632:	009b      	lsls	r3, r3, #2
 8007634:	4413      	add	r3, r2
 8007636:	685b      	ldr	r3, [r3, #4]
 8007638:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800763c:	2b00      	cmp	r3, #0
 800763e:	d102      	bne.n	8007646 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 8007640:	7bfb      	ldrb	r3, [r7, #15]
 8007642:	b29b      	uxth	r3, r3
 8007644:	e007      	b.n	8007656 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8007646:	7bfb      	ldrb	r3, [r7, #15]
 8007648:	3301      	adds	r3, #1
 800764a:	73fb      	strb	r3, [r7, #15]
 800764c:	7bfb      	ldrb	r3, [r7, #15]
 800764e:	2b0f      	cmp	r3, #15
 8007650:	d9ec      	bls.n	800762c <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8007652:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 8007656:	4618      	mov	r0, r3
 8007658:	3714      	adds	r7, #20
 800765a:	46bd      	mov	sp, r7
 800765c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007660:	4770      	bx	lr
	...

08007664 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8007664:	b580      	push	{r7, lr}
 8007666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8007668:	2201      	movs	r2, #1
 800766a:	490e      	ldr	r1, [pc, #56]	@ (80076a4 <MX_USB_HOST_Init+0x40>)
 800766c:	480e      	ldr	r0, [pc, #56]	@ (80076a8 <MX_USB_HOST_Init+0x44>)
 800766e:	f7fe fb94 	bl	8005d9a <USBH_Init>
 8007672:	4603      	mov	r3, r0
 8007674:	2b00      	cmp	r3, #0
 8007676:	d001      	beq.n	800767c <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8007678:	f7f9 fc11 	bl	8000e9e <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_MIDI_CLASS) != USBH_OK)
 800767c:	490b      	ldr	r1, [pc, #44]	@ (80076ac <MX_USB_HOST_Init+0x48>)
 800767e:	480a      	ldr	r0, [pc, #40]	@ (80076a8 <MX_USB_HOST_Init+0x44>)
 8007680:	f7fe fc36 	bl	8005ef0 <USBH_RegisterClass>
 8007684:	4603      	mov	r3, r0
 8007686:	2b00      	cmp	r3, #0
 8007688:	d001      	beq.n	800768e <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800768a:	f7f9 fc08 	bl	8000e9e <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800768e:	4806      	ldr	r0, [pc, #24]	@ (80076a8 <MX_USB_HOST_Init+0x44>)
 8007690:	f7fe fc58 	bl	8005f44 <USBH_Start>
 8007694:	4603      	mov	r3, r0
 8007696:	2b00      	cmp	r3, #0
 8007698:	d001      	beq.n	800769e <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800769a:	f7f9 fc00 	bl	8000e9e <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */
  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800769e:	bf00      	nop
 80076a0:	bd80      	pop	{r7, pc}
 80076a2:	bf00      	nop
 80076a4:	080076c5 	.word	0x080076c5
 80076a8:	20000138 	.word	0x20000138
 80076ac:	2000005c 	.word	0x2000005c

080076b0 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 80076b0:	b580      	push	{r7, lr}
 80076b2:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 80076b4:	4802      	ldr	r0, [pc, #8]	@ (80076c0 <MX_USB_HOST_Process+0x10>)
 80076b6:	f7fe fc55 	bl	8005f64 <USBH_Process>
}
 80076ba:	bf00      	nop
 80076bc:	bd80      	pop	{r7, pc}
 80076be:	bf00      	nop
 80076c0:	20000138 	.word	0x20000138

080076c4 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 80076c4:	b480      	push	{r7}
 80076c6:	b083      	sub	sp, #12
 80076c8:	af00      	add	r7, sp, #0
 80076ca:	6078      	str	r0, [r7, #4]
 80076cc:	460b      	mov	r3, r1
 80076ce:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 80076d0:	78fb      	ldrb	r3, [r7, #3]
 80076d2:	3b01      	subs	r3, #1
 80076d4:	2b04      	cmp	r3, #4
 80076d6:	d819      	bhi.n	800770c <USBH_UserProcess+0x48>
 80076d8:	a201      	add	r2, pc, #4	@ (adr r2, 80076e0 <USBH_UserProcess+0x1c>)
 80076da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076de:	bf00      	nop
 80076e0:	0800770d 	.word	0x0800770d
 80076e4:	080076fd 	.word	0x080076fd
 80076e8:	0800770d 	.word	0x0800770d
 80076ec:	08007705 	.word	0x08007705
 80076f0:	080076f5 	.word	0x080076f5
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 80076f4:	4b09      	ldr	r3, [pc, #36]	@ (800771c <USBH_UserProcess+0x58>)
 80076f6:	2203      	movs	r2, #3
 80076f8:	701a      	strb	r2, [r3, #0]
  break;
 80076fa:	e008      	b.n	800770e <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 80076fc:	4b07      	ldr	r3, [pc, #28]	@ (800771c <USBH_UserProcess+0x58>)
 80076fe:	2202      	movs	r2, #2
 8007700:	701a      	strb	r2, [r3, #0]
  break;
 8007702:	e004      	b.n	800770e <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8007704:	4b05      	ldr	r3, [pc, #20]	@ (800771c <USBH_UserProcess+0x58>)
 8007706:	2201      	movs	r2, #1
 8007708:	701a      	strb	r2, [r3, #0]
  break;
 800770a:	e000      	b.n	800770e <USBH_UserProcess+0x4a>

  default:
  break;
 800770c:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800770e:	bf00      	nop
 8007710:	370c      	adds	r7, #12
 8007712:	46bd      	mov	sp, r7
 8007714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007718:	4770      	bx	lr
 800771a:	bf00      	nop
 800771c:	20000510 	.word	0x20000510

08007720 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8007720:	b580      	push	{r7, lr}
 8007722:	b0ac      	sub	sp, #176	@ 0xb0
 8007724:	af00      	add	r7, sp, #0
 8007726:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007728:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800772c:	2200      	movs	r2, #0
 800772e:	601a      	str	r2, [r3, #0]
 8007730:	605a      	str	r2, [r3, #4]
 8007732:	609a      	str	r2, [r3, #8]
 8007734:	60da      	str	r2, [r3, #12]
 8007736:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8007738:	f107 0314 	add.w	r3, r7, #20
 800773c:	2288      	movs	r2, #136	@ 0x88
 800773e:	2100      	movs	r1, #0
 8007740:	4618      	mov	r0, r3
 8007742:	f000 fd9f 	bl	8008284 <memset>
  if(hcdHandle->Instance==USB_OTG_FS)
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800774e:	d173      	bne.n	8007838 <HAL_HCD_MspInit+0x118>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8007750:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007754:	617b      	str	r3, [r7, #20]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8007756:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800775a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800775e:	2301      	movs	r3, #1
 8007760:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8007762:	2301      	movs	r3, #1
 8007764:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8007766:	2318      	movs	r3, #24
 8007768:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800776a:	2307      	movs	r3, #7
 800776c:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800776e:	2302      	movs	r3, #2
 8007770:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8007772:	2302      	movs	r3, #2
 8007774:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8007776:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800777a:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800777c:	f107 0314 	add.w	r3, r7, #20
 8007780:	4618      	mov	r0, r3
 8007782:	f7fc fc3b 	bl	8003ffc <HAL_RCCEx_PeriphCLKConfig>
 8007786:	4603      	mov	r3, r0
 8007788:	2b00      	cmp	r3, #0
 800778a:	d001      	beq.n	8007790 <HAL_HCD_MspInit+0x70>
    {
      Error_Handler();
 800778c:	f7f9 fb87 	bl	8000e9e <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007790:	4b2b      	ldr	r3, [pc, #172]	@ (8007840 <HAL_HCD_MspInit+0x120>)
 8007792:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007794:	4a2a      	ldr	r2, [pc, #168]	@ (8007840 <HAL_HCD_MspInit+0x120>)
 8007796:	f043 0301 	orr.w	r3, r3, #1
 800779a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800779c:	4b28      	ldr	r3, [pc, #160]	@ (8007840 <HAL_HCD_MspInit+0x120>)
 800779e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80077a0:	f003 0301 	and.w	r3, r3, #1
 80077a4:	613b      	str	r3, [r7, #16]
 80077a6:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80077a8:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80077ac:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80077b0:	2302      	movs	r3, #2
 80077b2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80077b6:	2300      	movs	r3, #0
 80077b8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80077bc:	2303      	movs	r3, #3
 80077be:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80077c2:	230a      	movs	r3, #10
 80077c4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80077c8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80077cc:	4619      	mov	r1, r3
 80077ce:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80077d2:	f7f9 ffbd 	bl	8001750 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80077d6:	4b1a      	ldr	r3, [pc, #104]	@ (8007840 <HAL_HCD_MspInit+0x120>)
 80077d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80077da:	4a19      	ldr	r2, [pc, #100]	@ (8007840 <HAL_HCD_MspInit+0x120>)
 80077dc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80077e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80077e2:	4b17      	ldr	r3, [pc, #92]	@ (8007840 <HAL_HCD_MspInit+0x120>)
 80077e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80077e6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80077ea:	60fb      	str	r3, [r7, #12]
 80077ec:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80077ee:	4b14      	ldr	r3, [pc, #80]	@ (8007840 <HAL_HCD_MspInit+0x120>)
 80077f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80077f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d114      	bne.n	8007824 <HAL_HCD_MspInit+0x104>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80077fa:	4b11      	ldr	r3, [pc, #68]	@ (8007840 <HAL_HCD_MspInit+0x120>)
 80077fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80077fe:	4a10      	ldr	r2, [pc, #64]	@ (8007840 <HAL_HCD_MspInit+0x120>)
 8007800:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007804:	6593      	str	r3, [r2, #88]	@ 0x58
 8007806:	4b0e      	ldr	r3, [pc, #56]	@ (8007840 <HAL_HCD_MspInit+0x120>)
 8007808:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800780a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800780e:	60bb      	str	r3, [r7, #8]
 8007810:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 8007812:	f7fb fe1b 	bl	800344c <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8007816:	4b0a      	ldr	r3, [pc, #40]	@ (8007840 <HAL_HCD_MspInit+0x120>)
 8007818:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800781a:	4a09      	ldr	r2, [pc, #36]	@ (8007840 <HAL_HCD_MspInit+0x120>)
 800781c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007820:	6593      	str	r3, [r2, #88]	@ 0x58
 8007822:	e001      	b.n	8007828 <HAL_HCD_MspInit+0x108>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 8007824:	f7fb fe12 	bl	800344c <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8007828:	2200      	movs	r2, #0
 800782a:	2100      	movs	r1, #0
 800782c:	2043      	movs	r0, #67	@ 0x43
 800782e:	f7f9 ff58 	bl	80016e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8007832:	2043      	movs	r0, #67	@ 0x43
 8007834:	f7f9 ff71 	bl	800171a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8007838:	bf00      	nop
 800783a:	37b0      	adds	r7, #176	@ 0xb0
 800783c:	46bd      	mov	sp, r7
 800783e:	bd80      	pop	{r7, pc}
 8007840:	40021000 	.word	0x40021000

08007844 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8007844:	b580      	push	{r7, lr}
 8007846:	b082      	sub	sp, #8
 8007848:	af00      	add	r7, sp, #0
 800784a:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	f8d3 335c 	ldr.w	r3, [r3, #860]	@ 0x35c
 8007852:	4618      	mov	r0, r3
 8007854:	f7fe ff65 	bl	8006722 <USBH_LL_IncTimer>
}
 8007858:	bf00      	nop
 800785a:	3708      	adds	r7, #8
 800785c:	46bd      	mov	sp, r7
 800785e:	bd80      	pop	{r7, pc}

08007860 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8007860:	b580      	push	{r7, lr}
 8007862:	b082      	sub	sp, #8
 8007864:	af00      	add	r7, sp, #0
 8007866:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	f8d3 335c 	ldr.w	r3, [r3, #860]	@ 0x35c
 800786e:	4618      	mov	r0, r3
 8007870:	f7fe ff9d 	bl	80067ae <USBH_LL_Connect>
}
 8007874:	bf00      	nop
 8007876:	3708      	adds	r7, #8
 8007878:	46bd      	mov	sp, r7
 800787a:	bd80      	pop	{r7, pc}

0800787c <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800787c:	b580      	push	{r7, lr}
 800787e:	b082      	sub	sp, #8
 8007880:	af00      	add	r7, sp, #0
 8007882:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	f8d3 335c 	ldr.w	r3, [r3, #860]	@ 0x35c
 800788a:	4618      	mov	r0, r3
 800788c:	f7fe ffa6 	bl	80067dc <USBH_LL_Disconnect>
}
 8007890:	bf00      	nop
 8007892:	3708      	adds	r7, #8
 8007894:	46bd      	mov	sp, r7
 8007896:	bd80      	pop	{r7, pc}

08007898 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8007898:	b480      	push	{r7}
 800789a:	b083      	sub	sp, #12
 800789c:	af00      	add	r7, sp, #0
 800789e:	6078      	str	r0, [r7, #4]
 80078a0:	460b      	mov	r3, r1
 80078a2:	70fb      	strb	r3, [r7, #3]
 80078a4:	4613      	mov	r3, r2
 80078a6:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 80078a8:	bf00      	nop
 80078aa:	370c      	adds	r7, #12
 80078ac:	46bd      	mov	sp, r7
 80078ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b2:	4770      	bx	lr

080078b4 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80078b4:	b580      	push	{r7, lr}
 80078b6:	b082      	sub	sp, #8
 80078b8:	af00      	add	r7, sp, #0
 80078ba:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	f8d3 335c 	ldr.w	r3, [r3, #860]	@ 0x35c
 80078c2:	4618      	mov	r0, r3
 80078c4:	f7fe ff57 	bl	8006776 <USBH_LL_PortEnabled>
}
 80078c8:	bf00      	nop
 80078ca:	3708      	adds	r7, #8
 80078cc:	46bd      	mov	sp, r7
 80078ce:	bd80      	pop	{r7, pc}

080078d0 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80078d0:	b580      	push	{r7, lr}
 80078d2:	b082      	sub	sp, #8
 80078d4:	af00      	add	r7, sp, #0
 80078d6:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	f8d3 335c 	ldr.w	r3, [r3, #860]	@ 0x35c
 80078de:	4618      	mov	r0, r3
 80078e0:	f7fe ff57 	bl	8006792 <USBH_LL_PortDisabled>
}
 80078e4:	bf00      	nop
 80078e6:	3708      	adds	r7, #8
 80078e8:	46bd      	mov	sp, r7
 80078ea:	bd80      	pop	{r7, pc}

080078ec <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 80078ec:	b580      	push	{r7, lr}
 80078ee:	b082      	sub	sp, #8
 80078f0:	af00      	add	r7, sp, #0
 80078f2:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 80078fa:	2b01      	cmp	r3, #1
 80078fc:	d12a      	bne.n	8007954 <USBH_LL_Init+0x68>
  /* Enable USB power on Pwrctrl CR2 register */
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 80078fe:	4a18      	ldr	r2, [pc, #96]	@ (8007960 <USBH_LL_Init+0x74>)
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	f8c2 335c 	str.w	r3, [r2, #860]	@ 0x35c
  phost->pData = &hhcd_USB_OTG_FS;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	4a15      	ldr	r2, [pc, #84]	@ (8007960 <USBH_LL_Init+0x74>)
 800790a:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800790e:	4b14      	ldr	r3, [pc, #80]	@ (8007960 <USBH_LL_Init+0x74>)
 8007910:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8007914:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8007916:	4b12      	ldr	r3, [pc, #72]	@ (8007960 <USBH_LL_Init+0x74>)
 8007918:	2208      	movs	r2, #8
 800791a:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800791c:	4b10      	ldr	r3, [pc, #64]	@ (8007960 <USBH_LL_Init+0x74>)
 800791e:	2201      	movs	r2, #1
 8007920:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8007922:	4b0f      	ldr	r3, [pc, #60]	@ (8007960 <USBH_LL_Init+0x74>)
 8007924:	2200      	movs	r2, #0
 8007926:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8007928:	4b0d      	ldr	r3, [pc, #52]	@ (8007960 <USBH_LL_Init+0x74>)
 800792a:	2202      	movs	r2, #2
 800792c:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800792e:	4b0c      	ldr	r3, [pc, #48]	@ (8007960 <USBH_LL_Init+0x74>)
 8007930:	2200      	movs	r2, #0
 8007932:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8007934:	480a      	ldr	r0, [pc, #40]	@ (8007960 <USBH_LL_Init+0x74>)
 8007936:	f7fa f8e5 	bl	8001b04 <HAL_HCD_Init>
 800793a:	4603      	mov	r3, r0
 800793c:	2b00      	cmp	r3, #0
 800793e:	d001      	beq.n	8007944 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8007940:	f7f9 faad 	bl	8000e9e <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8007944:	4806      	ldr	r0, [pc, #24]	@ (8007960 <USBH_LL_Init+0x74>)
 8007946:	f7fa fcd3 	bl	80022f0 <HAL_HCD_GetCurrentFrame>
 800794a:	4603      	mov	r3, r0
 800794c:	4619      	mov	r1, r3
 800794e:	6878      	ldr	r0, [r7, #4]
 8007950:	f7fe fed8 	bl	8006704 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8007954:	2300      	movs	r3, #0
}
 8007956:	4618      	mov	r0, r3
 8007958:	3708      	adds	r7, #8
 800795a:	46bd      	mov	sp, r7
 800795c:	bd80      	pop	{r7, pc}
 800795e:	bf00      	nop
 8007960:	20000514 	.word	0x20000514

08007964 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8007964:	b580      	push	{r7, lr}
 8007966:	b084      	sub	sp, #16
 8007968:	af00      	add	r7, sp, #0
 800796a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800796c:	2300      	movs	r3, #0
 800796e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007970:	2300      	movs	r3, #0
 8007972:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800797a:	4618      	mov	r0, r3
 800797c:	f7fa fc42 	bl	8002204 <HAL_HCD_Start>
 8007980:	4603      	mov	r3, r0
 8007982:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8007984:	7bfb      	ldrb	r3, [r7, #15]
 8007986:	4618      	mov	r0, r3
 8007988:	f000 f952 	bl	8007c30 <USBH_Get_USB_Status>
 800798c:	4603      	mov	r3, r0
 800798e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007990:	7bbb      	ldrb	r3, [r7, #14]
}
 8007992:	4618      	mov	r0, r3
 8007994:	3710      	adds	r7, #16
 8007996:	46bd      	mov	sp, r7
 8007998:	bd80      	pop	{r7, pc}

0800799a <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800799a:	b580      	push	{r7, lr}
 800799c:	b084      	sub	sp, #16
 800799e:	af00      	add	r7, sp, #0
 80079a0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80079a2:	2300      	movs	r3, #0
 80079a4:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80079a6:	2300      	movs	r3, #0
 80079a8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80079b0:	4618      	mov	r0, r3
 80079b2:	f7fa fc4a 	bl	800224a <HAL_HCD_Stop>
 80079b6:	4603      	mov	r3, r0
 80079b8:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80079ba:	7bfb      	ldrb	r3, [r7, #15]
 80079bc:	4618      	mov	r0, r3
 80079be:	f000 f937 	bl	8007c30 <USBH_Get_USB_Status>
 80079c2:	4603      	mov	r3, r0
 80079c4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80079c6:	7bbb      	ldrb	r3, [r7, #14]
}
 80079c8:	4618      	mov	r0, r3
 80079ca:	3710      	adds	r7, #16
 80079cc:	46bd      	mov	sp, r7
 80079ce:	bd80      	pop	{r7, pc}

080079d0 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 80079d0:	b580      	push	{r7, lr}
 80079d2:	b084      	sub	sp, #16
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 80079d8:	2301      	movs	r3, #1
 80079da:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80079e2:	4618      	mov	r0, r3
 80079e4:	f7fa fc92 	bl	800230c <HAL_HCD_GetCurrentSpeed>
 80079e8:	4603      	mov	r3, r0
 80079ea:	2b02      	cmp	r3, #2
 80079ec:	d00c      	beq.n	8007a08 <USBH_LL_GetSpeed+0x38>
 80079ee:	2b02      	cmp	r3, #2
 80079f0:	d80d      	bhi.n	8007a0e <USBH_LL_GetSpeed+0x3e>
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d002      	beq.n	80079fc <USBH_LL_GetSpeed+0x2c>
 80079f6:	2b01      	cmp	r3, #1
 80079f8:	d003      	beq.n	8007a02 <USBH_LL_GetSpeed+0x32>
 80079fa:	e008      	b.n	8007a0e <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 80079fc:	2300      	movs	r3, #0
 80079fe:	73fb      	strb	r3, [r7, #15]
    break;
 8007a00:	e008      	b.n	8007a14 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 8007a02:	2301      	movs	r3, #1
 8007a04:	73fb      	strb	r3, [r7, #15]
    break;
 8007a06:	e005      	b.n	8007a14 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8007a08:	2302      	movs	r3, #2
 8007a0a:	73fb      	strb	r3, [r7, #15]
    break;
 8007a0c:	e002      	b.n	8007a14 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 8007a0e:	2301      	movs	r3, #1
 8007a10:	73fb      	strb	r3, [r7, #15]
    break;
 8007a12:	bf00      	nop
  }
  return  speed;
 8007a14:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a16:	4618      	mov	r0, r3
 8007a18:	3710      	adds	r7, #16
 8007a1a:	46bd      	mov	sp, r7
 8007a1c:	bd80      	pop	{r7, pc}

08007a1e <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8007a1e:	b580      	push	{r7, lr}
 8007a20:	b084      	sub	sp, #16
 8007a22:	af00      	add	r7, sp, #0
 8007a24:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007a26:	2300      	movs	r3, #0
 8007a28:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007a2a:	2300      	movs	r3, #0
 8007a2c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8007a34:	4618      	mov	r0, r3
 8007a36:	f7fa fc25 	bl	8002284 <HAL_HCD_ResetPort>
 8007a3a:	4603      	mov	r3, r0
 8007a3c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8007a3e:	7bfb      	ldrb	r3, [r7, #15]
 8007a40:	4618      	mov	r0, r3
 8007a42:	f000 f8f5 	bl	8007c30 <USBH_Get_USB_Status>
 8007a46:	4603      	mov	r3, r0
 8007a48:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007a4a:	7bbb      	ldrb	r3, [r7, #14]
}
 8007a4c:	4618      	mov	r0, r3
 8007a4e:	3710      	adds	r7, #16
 8007a50:	46bd      	mov	sp, r7
 8007a52:	bd80      	pop	{r7, pc}

08007a54 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8007a54:	b580      	push	{r7, lr}
 8007a56:	b082      	sub	sp, #8
 8007a58:	af00      	add	r7, sp, #0
 8007a5a:	6078      	str	r0, [r7, #4]
 8007a5c:	460b      	mov	r3, r1
 8007a5e:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8007a66:	78fa      	ldrb	r2, [r7, #3]
 8007a68:	4611      	mov	r1, r2
 8007a6a:	4618      	mov	r0, r3
 8007a6c:	f7fa fc2c 	bl	80022c8 <HAL_HCD_HC_GetXferCount>
 8007a70:	4603      	mov	r3, r0
}
 8007a72:	4618      	mov	r0, r3
 8007a74:	3708      	adds	r7, #8
 8007a76:	46bd      	mov	sp, r7
 8007a78:	bd80      	pop	{r7, pc}

08007a7a <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8007a7a:	b590      	push	{r4, r7, lr}
 8007a7c:	b089      	sub	sp, #36	@ 0x24
 8007a7e:	af04      	add	r7, sp, #16
 8007a80:	6078      	str	r0, [r7, #4]
 8007a82:	4608      	mov	r0, r1
 8007a84:	4611      	mov	r1, r2
 8007a86:	461a      	mov	r2, r3
 8007a88:	4603      	mov	r3, r0
 8007a8a:	70fb      	strb	r3, [r7, #3]
 8007a8c:	460b      	mov	r3, r1
 8007a8e:	70bb      	strb	r3, [r7, #2]
 8007a90:	4613      	mov	r3, r2
 8007a92:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007a94:	2300      	movs	r3, #0
 8007a96:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007a98:	2300      	movs	r3, #0
 8007a9a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8007aa2:	787c      	ldrb	r4, [r7, #1]
 8007aa4:	78ba      	ldrb	r2, [r7, #2]
 8007aa6:	78f9      	ldrb	r1, [r7, #3]
 8007aa8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007aaa:	9302      	str	r3, [sp, #8]
 8007aac:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007ab0:	9301      	str	r3, [sp, #4]
 8007ab2:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007ab6:	9300      	str	r3, [sp, #0]
 8007ab8:	4623      	mov	r3, r4
 8007aba:	f7fa f883 	bl	8001bc4 <HAL_HCD_HC_Init>
 8007abe:	4603      	mov	r3, r0
 8007ac0:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8007ac2:	7bfb      	ldrb	r3, [r7, #15]
 8007ac4:	4618      	mov	r0, r3
 8007ac6:	f000 f8b3 	bl	8007c30 <USBH_Get_USB_Status>
 8007aca:	4603      	mov	r3, r0
 8007acc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007ace:	7bbb      	ldrb	r3, [r7, #14]
}
 8007ad0:	4618      	mov	r0, r3
 8007ad2:	3714      	adds	r7, #20
 8007ad4:	46bd      	mov	sp, r7
 8007ad6:	bd90      	pop	{r4, r7, pc}

08007ad8 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8007ad8:	b580      	push	{r7, lr}
 8007ada:	b084      	sub	sp, #16
 8007adc:	af00      	add	r7, sp, #0
 8007ade:	6078      	str	r0, [r7, #4]
 8007ae0:	460b      	mov	r3, r1
 8007ae2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007ae4:	2300      	movs	r3, #0
 8007ae6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007ae8:	2300      	movs	r3, #0
 8007aea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8007af2:	78fa      	ldrb	r2, [r7, #3]
 8007af4:	4611      	mov	r1, r2
 8007af6:	4618      	mov	r0, r3
 8007af8:	f7fa f8fd 	bl	8001cf6 <HAL_HCD_HC_Halt>
 8007afc:	4603      	mov	r3, r0
 8007afe:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8007b00:	7bfb      	ldrb	r3, [r7, #15]
 8007b02:	4618      	mov	r0, r3
 8007b04:	f000 f894 	bl	8007c30 <USBH_Get_USB_Status>
 8007b08:	4603      	mov	r3, r0
 8007b0a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007b0c:	7bbb      	ldrb	r3, [r7, #14]
}
 8007b0e:	4618      	mov	r0, r3
 8007b10:	3710      	adds	r7, #16
 8007b12:	46bd      	mov	sp, r7
 8007b14:	bd80      	pop	{r7, pc}

08007b16 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8007b16:	b590      	push	{r4, r7, lr}
 8007b18:	b089      	sub	sp, #36	@ 0x24
 8007b1a:	af04      	add	r7, sp, #16
 8007b1c:	6078      	str	r0, [r7, #4]
 8007b1e:	4608      	mov	r0, r1
 8007b20:	4611      	mov	r1, r2
 8007b22:	461a      	mov	r2, r3
 8007b24:	4603      	mov	r3, r0
 8007b26:	70fb      	strb	r3, [r7, #3]
 8007b28:	460b      	mov	r3, r1
 8007b2a:	70bb      	strb	r3, [r7, #2]
 8007b2c:	4613      	mov	r3, r2
 8007b2e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007b30:	2300      	movs	r3, #0
 8007b32:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007b34:	2300      	movs	r3, #0
 8007b36:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8007b3e:	787c      	ldrb	r4, [r7, #1]
 8007b40:	78ba      	ldrb	r2, [r7, #2]
 8007b42:	78f9      	ldrb	r1, [r7, #3]
 8007b44:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007b48:	9303      	str	r3, [sp, #12]
 8007b4a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007b4c:	9302      	str	r3, [sp, #8]
 8007b4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b50:	9301      	str	r3, [sp, #4]
 8007b52:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007b56:	9300      	str	r3, [sp, #0]
 8007b58:	4623      	mov	r3, r4
 8007b5a:	f7fa f8ef 	bl	8001d3c <HAL_HCD_HC_SubmitRequest>
 8007b5e:	4603      	mov	r3, r0
 8007b60:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);

  usb_status = USBH_Get_USB_Status(hal_status);
 8007b62:	7bfb      	ldrb	r3, [r7, #15]
 8007b64:	4618      	mov	r0, r3
 8007b66:	f000 f863 	bl	8007c30 <USBH_Get_USB_Status>
 8007b6a:	4603      	mov	r3, r0
 8007b6c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007b6e:	7bbb      	ldrb	r3, [r7, #14]
}
 8007b70:	4618      	mov	r0, r3
 8007b72:	3714      	adds	r7, #20
 8007b74:	46bd      	mov	sp, r7
 8007b76:	bd90      	pop	{r4, r7, pc}

08007b78 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8007b78:	b580      	push	{r7, lr}
 8007b7a:	b082      	sub	sp, #8
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	6078      	str	r0, [r7, #4]
 8007b80:	460b      	mov	r3, r1
 8007b82:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8007b8a:	78fa      	ldrb	r2, [r7, #3]
 8007b8c:	4611      	mov	r1, r2
 8007b8e:	4618      	mov	r0, r3
 8007b90:	f7fa fb86 	bl	80022a0 <HAL_HCD_HC_GetURBState>
 8007b94:	4603      	mov	r3, r0
}
 8007b96:	4618      	mov	r0, r3
 8007b98:	3708      	adds	r7, #8
 8007b9a:	46bd      	mov	sp, r7
 8007b9c:	bd80      	pop	{r7, pc}

08007b9e <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8007b9e:	b580      	push	{r7, lr}
 8007ba0:	b082      	sub	sp, #8
 8007ba2:	af00      	add	r7, sp, #0
 8007ba4:	6078      	str	r0, [r7, #4]
 8007ba6:	460b      	mov	r3, r1
 8007ba8:	70fb      	strb	r3, [r7, #3]
      /* USER CODE BEGIN DRIVE_LOW_CHARGE_FOR_FS */

      /* USER CODE END DRIVE_LOW_CHARGE_FOR_FS */
    }
  }
  HAL_Delay(200);
 8007baa:	20c8      	movs	r0, #200	@ 0xc8
 8007bac:	f7f9 fc9a 	bl	80014e4 <HAL_Delay>
  return USBH_OK;
 8007bb0:	2300      	movs	r3, #0
}
 8007bb2:	4618      	mov	r0, r3
 8007bb4:	3708      	adds	r7, #8
 8007bb6:	46bd      	mov	sp, r7
 8007bb8:	bd80      	pop	{r7, pc}

08007bba <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8007bba:	b480      	push	{r7}
 8007bbc:	b085      	sub	sp, #20
 8007bbe:	af00      	add	r7, sp, #0
 8007bc0:	6078      	str	r0, [r7, #4]
 8007bc2:	460b      	mov	r3, r1
 8007bc4:	70fb      	strb	r3, [r7, #3]
 8007bc6:	4613      	mov	r3, r2
 8007bc8:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8007bd0:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8007bd2:	78fb      	ldrb	r3, [r7, #3]
 8007bd4:	68fa      	ldr	r2, [r7, #12]
 8007bd6:	2134      	movs	r1, #52	@ 0x34
 8007bd8:	fb01 f303 	mul.w	r3, r1, r3
 8007bdc:	4413      	add	r3, r2
 8007bde:	3317      	adds	r3, #23
 8007be0:	781b      	ldrb	r3, [r3, #0]
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d009      	beq.n	8007bfa <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8007be6:	78fb      	ldrb	r3, [r7, #3]
 8007be8:	68fa      	ldr	r2, [r7, #12]
 8007bea:	2134      	movs	r1, #52	@ 0x34
 8007bec:	fb01 f303 	mul.w	r3, r1, r3
 8007bf0:	4413      	add	r3, r2
 8007bf2:	3334      	adds	r3, #52	@ 0x34
 8007bf4:	78ba      	ldrb	r2, [r7, #2]
 8007bf6:	701a      	strb	r2, [r3, #0]
 8007bf8:	e008      	b.n	8007c0c <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8007bfa:	78fb      	ldrb	r3, [r7, #3]
 8007bfc:	68fa      	ldr	r2, [r7, #12]
 8007bfe:	2134      	movs	r1, #52	@ 0x34
 8007c00:	fb01 f303 	mul.w	r3, r1, r3
 8007c04:	4413      	add	r3, r2
 8007c06:	3335      	adds	r3, #53	@ 0x35
 8007c08:	78ba      	ldrb	r2, [r7, #2]
 8007c0a:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8007c0c:	2300      	movs	r3, #0
}
 8007c0e:	4618      	mov	r0, r3
 8007c10:	3714      	adds	r7, #20
 8007c12:	46bd      	mov	sp, r7
 8007c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c18:	4770      	bx	lr

08007c1a <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8007c1a:	b580      	push	{r7, lr}
 8007c1c:	b082      	sub	sp, #8
 8007c1e:	af00      	add	r7, sp, #0
 8007c20:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8007c22:	6878      	ldr	r0, [r7, #4]
 8007c24:	f7f9 fc5e 	bl	80014e4 <HAL_Delay>
}
 8007c28:	bf00      	nop
 8007c2a:	3708      	adds	r7, #8
 8007c2c:	46bd      	mov	sp, r7
 8007c2e:	bd80      	pop	{r7, pc}

08007c30 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8007c30:	b480      	push	{r7}
 8007c32:	b085      	sub	sp, #20
 8007c34:	af00      	add	r7, sp, #0
 8007c36:	4603      	mov	r3, r0
 8007c38:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007c3a:	2300      	movs	r3, #0
 8007c3c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8007c3e:	79fb      	ldrb	r3, [r7, #7]
 8007c40:	2b03      	cmp	r3, #3
 8007c42:	d817      	bhi.n	8007c74 <USBH_Get_USB_Status+0x44>
 8007c44:	a201      	add	r2, pc, #4	@ (adr r2, 8007c4c <USBH_Get_USB_Status+0x1c>)
 8007c46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c4a:	bf00      	nop
 8007c4c:	08007c5d 	.word	0x08007c5d
 8007c50:	08007c63 	.word	0x08007c63
 8007c54:	08007c69 	.word	0x08007c69
 8007c58:	08007c6f 	.word	0x08007c6f
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8007c5c:	2300      	movs	r3, #0
 8007c5e:	73fb      	strb	r3, [r7, #15]
    break;
 8007c60:	e00b      	b.n	8007c7a <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8007c62:	2302      	movs	r3, #2
 8007c64:	73fb      	strb	r3, [r7, #15]
    break;
 8007c66:	e008      	b.n	8007c7a <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8007c68:	2301      	movs	r3, #1
 8007c6a:	73fb      	strb	r3, [r7, #15]
    break;
 8007c6c:	e005      	b.n	8007c7a <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8007c6e:	2302      	movs	r3, #2
 8007c70:	73fb      	strb	r3, [r7, #15]
    break;
 8007c72:	e002      	b.n	8007c7a <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8007c74:	2302      	movs	r3, #2
 8007c76:	73fb      	strb	r3, [r7, #15]
    break;
 8007c78:	bf00      	nop
  }
  return usb_status;
 8007c7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c7c:	4618      	mov	r0, r3
 8007c7e:	3714      	adds	r7, #20
 8007c80:	46bd      	mov	sp, r7
 8007c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c86:	4770      	bx	lr

08007c88 <malloc>:
 8007c88:	4b02      	ldr	r3, [pc, #8]	@ (8007c94 <malloc+0xc>)
 8007c8a:	4601      	mov	r1, r0
 8007c8c:	6818      	ldr	r0, [r3, #0]
 8007c8e:	f000 b82d 	b.w	8007cec <_malloc_r>
 8007c92:	bf00      	nop
 8007c94:	20000088 	.word	0x20000088

08007c98 <free>:
 8007c98:	4b02      	ldr	r3, [pc, #8]	@ (8007ca4 <free+0xc>)
 8007c9a:	4601      	mov	r1, r0
 8007c9c:	6818      	ldr	r0, [r3, #0]
 8007c9e:	f000 bb91 	b.w	80083c4 <_free_r>
 8007ca2:	bf00      	nop
 8007ca4:	20000088 	.word	0x20000088

08007ca8 <sbrk_aligned>:
 8007ca8:	b570      	push	{r4, r5, r6, lr}
 8007caa:	4e0f      	ldr	r6, [pc, #60]	@ (8007ce8 <sbrk_aligned+0x40>)
 8007cac:	460c      	mov	r4, r1
 8007cae:	6831      	ldr	r1, [r6, #0]
 8007cb0:	4605      	mov	r5, r0
 8007cb2:	b911      	cbnz	r1, 8007cba <sbrk_aligned+0x12>
 8007cb4:	f000 fb36 	bl	8008324 <_sbrk_r>
 8007cb8:	6030      	str	r0, [r6, #0]
 8007cba:	4621      	mov	r1, r4
 8007cbc:	4628      	mov	r0, r5
 8007cbe:	f000 fb31 	bl	8008324 <_sbrk_r>
 8007cc2:	1c43      	adds	r3, r0, #1
 8007cc4:	d103      	bne.n	8007cce <sbrk_aligned+0x26>
 8007cc6:	f04f 34ff 	mov.w	r4, #4294967295
 8007cca:	4620      	mov	r0, r4
 8007ccc:	bd70      	pop	{r4, r5, r6, pc}
 8007cce:	1cc4      	adds	r4, r0, #3
 8007cd0:	f024 0403 	bic.w	r4, r4, #3
 8007cd4:	42a0      	cmp	r0, r4
 8007cd6:	d0f8      	beq.n	8007cca <sbrk_aligned+0x22>
 8007cd8:	1a21      	subs	r1, r4, r0
 8007cda:	4628      	mov	r0, r5
 8007cdc:	f000 fb22 	bl	8008324 <_sbrk_r>
 8007ce0:	3001      	adds	r0, #1
 8007ce2:	d1f2      	bne.n	8007cca <sbrk_aligned+0x22>
 8007ce4:	e7ef      	b.n	8007cc6 <sbrk_aligned+0x1e>
 8007ce6:	bf00      	nop
 8007ce8:	20000874 	.word	0x20000874

08007cec <_malloc_r>:
 8007cec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007cf0:	1ccd      	adds	r5, r1, #3
 8007cf2:	f025 0503 	bic.w	r5, r5, #3
 8007cf6:	3508      	adds	r5, #8
 8007cf8:	2d0c      	cmp	r5, #12
 8007cfa:	bf38      	it	cc
 8007cfc:	250c      	movcc	r5, #12
 8007cfe:	2d00      	cmp	r5, #0
 8007d00:	4606      	mov	r6, r0
 8007d02:	db01      	blt.n	8007d08 <_malloc_r+0x1c>
 8007d04:	42a9      	cmp	r1, r5
 8007d06:	d904      	bls.n	8007d12 <_malloc_r+0x26>
 8007d08:	230c      	movs	r3, #12
 8007d0a:	6033      	str	r3, [r6, #0]
 8007d0c:	2000      	movs	r0, #0
 8007d0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d12:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007de8 <_malloc_r+0xfc>
 8007d16:	f000 f869 	bl	8007dec <__malloc_lock>
 8007d1a:	f8d8 3000 	ldr.w	r3, [r8]
 8007d1e:	461c      	mov	r4, r3
 8007d20:	bb44      	cbnz	r4, 8007d74 <_malloc_r+0x88>
 8007d22:	4629      	mov	r1, r5
 8007d24:	4630      	mov	r0, r6
 8007d26:	f7ff ffbf 	bl	8007ca8 <sbrk_aligned>
 8007d2a:	1c43      	adds	r3, r0, #1
 8007d2c:	4604      	mov	r4, r0
 8007d2e:	d158      	bne.n	8007de2 <_malloc_r+0xf6>
 8007d30:	f8d8 4000 	ldr.w	r4, [r8]
 8007d34:	4627      	mov	r7, r4
 8007d36:	2f00      	cmp	r7, #0
 8007d38:	d143      	bne.n	8007dc2 <_malloc_r+0xd6>
 8007d3a:	2c00      	cmp	r4, #0
 8007d3c:	d04b      	beq.n	8007dd6 <_malloc_r+0xea>
 8007d3e:	6823      	ldr	r3, [r4, #0]
 8007d40:	4639      	mov	r1, r7
 8007d42:	4630      	mov	r0, r6
 8007d44:	eb04 0903 	add.w	r9, r4, r3
 8007d48:	f000 faec 	bl	8008324 <_sbrk_r>
 8007d4c:	4581      	cmp	r9, r0
 8007d4e:	d142      	bne.n	8007dd6 <_malloc_r+0xea>
 8007d50:	6821      	ldr	r1, [r4, #0]
 8007d52:	1a6d      	subs	r5, r5, r1
 8007d54:	4629      	mov	r1, r5
 8007d56:	4630      	mov	r0, r6
 8007d58:	f7ff ffa6 	bl	8007ca8 <sbrk_aligned>
 8007d5c:	3001      	adds	r0, #1
 8007d5e:	d03a      	beq.n	8007dd6 <_malloc_r+0xea>
 8007d60:	6823      	ldr	r3, [r4, #0]
 8007d62:	442b      	add	r3, r5
 8007d64:	6023      	str	r3, [r4, #0]
 8007d66:	f8d8 3000 	ldr.w	r3, [r8]
 8007d6a:	685a      	ldr	r2, [r3, #4]
 8007d6c:	bb62      	cbnz	r2, 8007dc8 <_malloc_r+0xdc>
 8007d6e:	f8c8 7000 	str.w	r7, [r8]
 8007d72:	e00f      	b.n	8007d94 <_malloc_r+0xa8>
 8007d74:	6822      	ldr	r2, [r4, #0]
 8007d76:	1b52      	subs	r2, r2, r5
 8007d78:	d420      	bmi.n	8007dbc <_malloc_r+0xd0>
 8007d7a:	2a0b      	cmp	r2, #11
 8007d7c:	d917      	bls.n	8007dae <_malloc_r+0xc2>
 8007d7e:	1961      	adds	r1, r4, r5
 8007d80:	42a3      	cmp	r3, r4
 8007d82:	6025      	str	r5, [r4, #0]
 8007d84:	bf18      	it	ne
 8007d86:	6059      	strne	r1, [r3, #4]
 8007d88:	6863      	ldr	r3, [r4, #4]
 8007d8a:	bf08      	it	eq
 8007d8c:	f8c8 1000 	streq.w	r1, [r8]
 8007d90:	5162      	str	r2, [r4, r5]
 8007d92:	604b      	str	r3, [r1, #4]
 8007d94:	4630      	mov	r0, r6
 8007d96:	f000 f82f 	bl	8007df8 <__malloc_unlock>
 8007d9a:	f104 000b 	add.w	r0, r4, #11
 8007d9e:	1d23      	adds	r3, r4, #4
 8007da0:	f020 0007 	bic.w	r0, r0, #7
 8007da4:	1ac2      	subs	r2, r0, r3
 8007da6:	bf1c      	itt	ne
 8007da8:	1a1b      	subne	r3, r3, r0
 8007daa:	50a3      	strne	r3, [r4, r2]
 8007dac:	e7af      	b.n	8007d0e <_malloc_r+0x22>
 8007dae:	6862      	ldr	r2, [r4, #4]
 8007db0:	42a3      	cmp	r3, r4
 8007db2:	bf0c      	ite	eq
 8007db4:	f8c8 2000 	streq.w	r2, [r8]
 8007db8:	605a      	strne	r2, [r3, #4]
 8007dba:	e7eb      	b.n	8007d94 <_malloc_r+0xa8>
 8007dbc:	4623      	mov	r3, r4
 8007dbe:	6864      	ldr	r4, [r4, #4]
 8007dc0:	e7ae      	b.n	8007d20 <_malloc_r+0x34>
 8007dc2:	463c      	mov	r4, r7
 8007dc4:	687f      	ldr	r7, [r7, #4]
 8007dc6:	e7b6      	b.n	8007d36 <_malloc_r+0x4a>
 8007dc8:	461a      	mov	r2, r3
 8007dca:	685b      	ldr	r3, [r3, #4]
 8007dcc:	42a3      	cmp	r3, r4
 8007dce:	d1fb      	bne.n	8007dc8 <_malloc_r+0xdc>
 8007dd0:	2300      	movs	r3, #0
 8007dd2:	6053      	str	r3, [r2, #4]
 8007dd4:	e7de      	b.n	8007d94 <_malloc_r+0xa8>
 8007dd6:	230c      	movs	r3, #12
 8007dd8:	6033      	str	r3, [r6, #0]
 8007dda:	4630      	mov	r0, r6
 8007ddc:	f000 f80c 	bl	8007df8 <__malloc_unlock>
 8007de0:	e794      	b.n	8007d0c <_malloc_r+0x20>
 8007de2:	6005      	str	r5, [r0, #0]
 8007de4:	e7d6      	b.n	8007d94 <_malloc_r+0xa8>
 8007de6:	bf00      	nop
 8007de8:	20000878 	.word	0x20000878

08007dec <__malloc_lock>:
 8007dec:	4801      	ldr	r0, [pc, #4]	@ (8007df4 <__malloc_lock+0x8>)
 8007dee:	f000 bae6 	b.w	80083be <__retarget_lock_acquire_recursive>
 8007df2:	bf00      	nop
 8007df4:	200009bc 	.word	0x200009bc

08007df8 <__malloc_unlock>:
 8007df8:	4801      	ldr	r0, [pc, #4]	@ (8007e00 <__malloc_unlock+0x8>)
 8007dfa:	f000 bae1 	b.w	80083c0 <__retarget_lock_release_recursive>
 8007dfe:	bf00      	nop
 8007e00:	200009bc 	.word	0x200009bc

08007e04 <std>:
 8007e04:	2300      	movs	r3, #0
 8007e06:	b510      	push	{r4, lr}
 8007e08:	4604      	mov	r4, r0
 8007e0a:	e9c0 3300 	strd	r3, r3, [r0]
 8007e0e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007e12:	6083      	str	r3, [r0, #8]
 8007e14:	8181      	strh	r1, [r0, #12]
 8007e16:	6643      	str	r3, [r0, #100]	@ 0x64
 8007e18:	81c2      	strh	r2, [r0, #14]
 8007e1a:	6183      	str	r3, [r0, #24]
 8007e1c:	4619      	mov	r1, r3
 8007e1e:	2208      	movs	r2, #8
 8007e20:	305c      	adds	r0, #92	@ 0x5c
 8007e22:	f000 fa2f 	bl	8008284 <memset>
 8007e26:	4b0d      	ldr	r3, [pc, #52]	@ (8007e5c <std+0x58>)
 8007e28:	6263      	str	r3, [r4, #36]	@ 0x24
 8007e2a:	4b0d      	ldr	r3, [pc, #52]	@ (8007e60 <std+0x5c>)
 8007e2c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007e2e:	4b0d      	ldr	r3, [pc, #52]	@ (8007e64 <std+0x60>)
 8007e30:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007e32:	4b0d      	ldr	r3, [pc, #52]	@ (8007e68 <std+0x64>)
 8007e34:	6323      	str	r3, [r4, #48]	@ 0x30
 8007e36:	4b0d      	ldr	r3, [pc, #52]	@ (8007e6c <std+0x68>)
 8007e38:	6224      	str	r4, [r4, #32]
 8007e3a:	429c      	cmp	r4, r3
 8007e3c:	d006      	beq.n	8007e4c <std+0x48>
 8007e3e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007e42:	4294      	cmp	r4, r2
 8007e44:	d002      	beq.n	8007e4c <std+0x48>
 8007e46:	33d0      	adds	r3, #208	@ 0xd0
 8007e48:	429c      	cmp	r4, r3
 8007e4a:	d105      	bne.n	8007e58 <std+0x54>
 8007e4c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007e50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e54:	f000 bab2 	b.w	80083bc <__retarget_lock_init_recursive>
 8007e58:	bd10      	pop	{r4, pc}
 8007e5a:	bf00      	nop
 8007e5c:	080080d5 	.word	0x080080d5
 8007e60:	080080f7 	.word	0x080080f7
 8007e64:	0800812f 	.word	0x0800812f
 8007e68:	08008153 	.word	0x08008153
 8007e6c:	2000087c 	.word	0x2000087c

08007e70 <stdio_exit_handler>:
 8007e70:	4a02      	ldr	r2, [pc, #8]	@ (8007e7c <stdio_exit_handler+0xc>)
 8007e72:	4903      	ldr	r1, [pc, #12]	@ (8007e80 <stdio_exit_handler+0x10>)
 8007e74:	4803      	ldr	r0, [pc, #12]	@ (8007e84 <stdio_exit_handler+0x14>)
 8007e76:	f000 b869 	b.w	8007f4c <_fwalk_sglue>
 8007e7a:	bf00      	nop
 8007e7c:	2000007c 	.word	0x2000007c
 8007e80:	08008dad 	.word	0x08008dad
 8007e84:	2000008c 	.word	0x2000008c

08007e88 <cleanup_stdio>:
 8007e88:	6841      	ldr	r1, [r0, #4]
 8007e8a:	4b0c      	ldr	r3, [pc, #48]	@ (8007ebc <cleanup_stdio+0x34>)
 8007e8c:	4299      	cmp	r1, r3
 8007e8e:	b510      	push	{r4, lr}
 8007e90:	4604      	mov	r4, r0
 8007e92:	d001      	beq.n	8007e98 <cleanup_stdio+0x10>
 8007e94:	f000 ff8a 	bl	8008dac <_fflush_r>
 8007e98:	68a1      	ldr	r1, [r4, #8]
 8007e9a:	4b09      	ldr	r3, [pc, #36]	@ (8007ec0 <cleanup_stdio+0x38>)
 8007e9c:	4299      	cmp	r1, r3
 8007e9e:	d002      	beq.n	8007ea6 <cleanup_stdio+0x1e>
 8007ea0:	4620      	mov	r0, r4
 8007ea2:	f000 ff83 	bl	8008dac <_fflush_r>
 8007ea6:	68e1      	ldr	r1, [r4, #12]
 8007ea8:	4b06      	ldr	r3, [pc, #24]	@ (8007ec4 <cleanup_stdio+0x3c>)
 8007eaa:	4299      	cmp	r1, r3
 8007eac:	d004      	beq.n	8007eb8 <cleanup_stdio+0x30>
 8007eae:	4620      	mov	r0, r4
 8007eb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007eb4:	f000 bf7a 	b.w	8008dac <_fflush_r>
 8007eb8:	bd10      	pop	{r4, pc}
 8007eba:	bf00      	nop
 8007ebc:	2000087c 	.word	0x2000087c
 8007ec0:	200008e4 	.word	0x200008e4
 8007ec4:	2000094c 	.word	0x2000094c

08007ec8 <global_stdio_init.part.0>:
 8007ec8:	b510      	push	{r4, lr}
 8007eca:	4b0b      	ldr	r3, [pc, #44]	@ (8007ef8 <global_stdio_init.part.0+0x30>)
 8007ecc:	4c0b      	ldr	r4, [pc, #44]	@ (8007efc <global_stdio_init.part.0+0x34>)
 8007ece:	4a0c      	ldr	r2, [pc, #48]	@ (8007f00 <global_stdio_init.part.0+0x38>)
 8007ed0:	601a      	str	r2, [r3, #0]
 8007ed2:	4620      	mov	r0, r4
 8007ed4:	2200      	movs	r2, #0
 8007ed6:	2104      	movs	r1, #4
 8007ed8:	f7ff ff94 	bl	8007e04 <std>
 8007edc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007ee0:	2201      	movs	r2, #1
 8007ee2:	2109      	movs	r1, #9
 8007ee4:	f7ff ff8e 	bl	8007e04 <std>
 8007ee8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007eec:	2202      	movs	r2, #2
 8007eee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ef2:	2112      	movs	r1, #18
 8007ef4:	f7ff bf86 	b.w	8007e04 <std>
 8007ef8:	200009b4 	.word	0x200009b4
 8007efc:	2000087c 	.word	0x2000087c
 8007f00:	08007e71 	.word	0x08007e71

08007f04 <__sfp_lock_acquire>:
 8007f04:	4801      	ldr	r0, [pc, #4]	@ (8007f0c <__sfp_lock_acquire+0x8>)
 8007f06:	f000 ba5a 	b.w	80083be <__retarget_lock_acquire_recursive>
 8007f0a:	bf00      	nop
 8007f0c:	200009bd 	.word	0x200009bd

08007f10 <__sfp_lock_release>:
 8007f10:	4801      	ldr	r0, [pc, #4]	@ (8007f18 <__sfp_lock_release+0x8>)
 8007f12:	f000 ba55 	b.w	80083c0 <__retarget_lock_release_recursive>
 8007f16:	bf00      	nop
 8007f18:	200009bd 	.word	0x200009bd

08007f1c <__sinit>:
 8007f1c:	b510      	push	{r4, lr}
 8007f1e:	4604      	mov	r4, r0
 8007f20:	f7ff fff0 	bl	8007f04 <__sfp_lock_acquire>
 8007f24:	6a23      	ldr	r3, [r4, #32]
 8007f26:	b11b      	cbz	r3, 8007f30 <__sinit+0x14>
 8007f28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f2c:	f7ff bff0 	b.w	8007f10 <__sfp_lock_release>
 8007f30:	4b04      	ldr	r3, [pc, #16]	@ (8007f44 <__sinit+0x28>)
 8007f32:	6223      	str	r3, [r4, #32]
 8007f34:	4b04      	ldr	r3, [pc, #16]	@ (8007f48 <__sinit+0x2c>)
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d1f5      	bne.n	8007f28 <__sinit+0xc>
 8007f3c:	f7ff ffc4 	bl	8007ec8 <global_stdio_init.part.0>
 8007f40:	e7f2      	b.n	8007f28 <__sinit+0xc>
 8007f42:	bf00      	nop
 8007f44:	08007e89 	.word	0x08007e89
 8007f48:	200009b4 	.word	0x200009b4

08007f4c <_fwalk_sglue>:
 8007f4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f50:	4607      	mov	r7, r0
 8007f52:	4688      	mov	r8, r1
 8007f54:	4614      	mov	r4, r2
 8007f56:	2600      	movs	r6, #0
 8007f58:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007f5c:	f1b9 0901 	subs.w	r9, r9, #1
 8007f60:	d505      	bpl.n	8007f6e <_fwalk_sglue+0x22>
 8007f62:	6824      	ldr	r4, [r4, #0]
 8007f64:	2c00      	cmp	r4, #0
 8007f66:	d1f7      	bne.n	8007f58 <_fwalk_sglue+0xc>
 8007f68:	4630      	mov	r0, r6
 8007f6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f6e:	89ab      	ldrh	r3, [r5, #12]
 8007f70:	2b01      	cmp	r3, #1
 8007f72:	d907      	bls.n	8007f84 <_fwalk_sglue+0x38>
 8007f74:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007f78:	3301      	adds	r3, #1
 8007f7a:	d003      	beq.n	8007f84 <_fwalk_sglue+0x38>
 8007f7c:	4629      	mov	r1, r5
 8007f7e:	4638      	mov	r0, r7
 8007f80:	47c0      	blx	r8
 8007f82:	4306      	orrs	r6, r0
 8007f84:	3568      	adds	r5, #104	@ 0x68
 8007f86:	e7e9      	b.n	8007f5c <_fwalk_sglue+0x10>

08007f88 <iprintf>:
 8007f88:	b40f      	push	{r0, r1, r2, r3}
 8007f8a:	b507      	push	{r0, r1, r2, lr}
 8007f8c:	4906      	ldr	r1, [pc, #24]	@ (8007fa8 <iprintf+0x20>)
 8007f8e:	ab04      	add	r3, sp, #16
 8007f90:	6808      	ldr	r0, [r1, #0]
 8007f92:	f853 2b04 	ldr.w	r2, [r3], #4
 8007f96:	6881      	ldr	r1, [r0, #8]
 8007f98:	9301      	str	r3, [sp, #4]
 8007f9a:	f000 fbdf 	bl	800875c <_vfiprintf_r>
 8007f9e:	b003      	add	sp, #12
 8007fa0:	f85d eb04 	ldr.w	lr, [sp], #4
 8007fa4:	b004      	add	sp, #16
 8007fa6:	4770      	bx	lr
 8007fa8:	20000088 	.word	0x20000088

08007fac <_puts_r>:
 8007fac:	6a03      	ldr	r3, [r0, #32]
 8007fae:	b570      	push	{r4, r5, r6, lr}
 8007fb0:	6884      	ldr	r4, [r0, #8]
 8007fb2:	4605      	mov	r5, r0
 8007fb4:	460e      	mov	r6, r1
 8007fb6:	b90b      	cbnz	r3, 8007fbc <_puts_r+0x10>
 8007fb8:	f7ff ffb0 	bl	8007f1c <__sinit>
 8007fbc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007fbe:	07db      	lsls	r3, r3, #31
 8007fc0:	d405      	bmi.n	8007fce <_puts_r+0x22>
 8007fc2:	89a3      	ldrh	r3, [r4, #12]
 8007fc4:	0598      	lsls	r0, r3, #22
 8007fc6:	d402      	bmi.n	8007fce <_puts_r+0x22>
 8007fc8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007fca:	f000 f9f8 	bl	80083be <__retarget_lock_acquire_recursive>
 8007fce:	89a3      	ldrh	r3, [r4, #12]
 8007fd0:	0719      	lsls	r1, r3, #28
 8007fd2:	d502      	bpl.n	8007fda <_puts_r+0x2e>
 8007fd4:	6923      	ldr	r3, [r4, #16]
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d135      	bne.n	8008046 <_puts_r+0x9a>
 8007fda:	4621      	mov	r1, r4
 8007fdc:	4628      	mov	r0, r5
 8007fde:	f000 f8fb 	bl	80081d8 <__swsetup_r>
 8007fe2:	b380      	cbz	r0, 8008046 <_puts_r+0x9a>
 8007fe4:	f04f 35ff 	mov.w	r5, #4294967295
 8007fe8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007fea:	07da      	lsls	r2, r3, #31
 8007fec:	d405      	bmi.n	8007ffa <_puts_r+0x4e>
 8007fee:	89a3      	ldrh	r3, [r4, #12]
 8007ff0:	059b      	lsls	r3, r3, #22
 8007ff2:	d402      	bmi.n	8007ffa <_puts_r+0x4e>
 8007ff4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007ff6:	f000 f9e3 	bl	80083c0 <__retarget_lock_release_recursive>
 8007ffa:	4628      	mov	r0, r5
 8007ffc:	bd70      	pop	{r4, r5, r6, pc}
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	da04      	bge.n	800800c <_puts_r+0x60>
 8008002:	69a2      	ldr	r2, [r4, #24]
 8008004:	429a      	cmp	r2, r3
 8008006:	dc17      	bgt.n	8008038 <_puts_r+0x8c>
 8008008:	290a      	cmp	r1, #10
 800800a:	d015      	beq.n	8008038 <_puts_r+0x8c>
 800800c:	6823      	ldr	r3, [r4, #0]
 800800e:	1c5a      	adds	r2, r3, #1
 8008010:	6022      	str	r2, [r4, #0]
 8008012:	7019      	strb	r1, [r3, #0]
 8008014:	68a3      	ldr	r3, [r4, #8]
 8008016:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800801a:	3b01      	subs	r3, #1
 800801c:	60a3      	str	r3, [r4, #8]
 800801e:	2900      	cmp	r1, #0
 8008020:	d1ed      	bne.n	8007ffe <_puts_r+0x52>
 8008022:	2b00      	cmp	r3, #0
 8008024:	da11      	bge.n	800804a <_puts_r+0x9e>
 8008026:	4622      	mov	r2, r4
 8008028:	210a      	movs	r1, #10
 800802a:	4628      	mov	r0, r5
 800802c:	f000 f895 	bl	800815a <__swbuf_r>
 8008030:	3001      	adds	r0, #1
 8008032:	d0d7      	beq.n	8007fe4 <_puts_r+0x38>
 8008034:	250a      	movs	r5, #10
 8008036:	e7d7      	b.n	8007fe8 <_puts_r+0x3c>
 8008038:	4622      	mov	r2, r4
 800803a:	4628      	mov	r0, r5
 800803c:	f000 f88d 	bl	800815a <__swbuf_r>
 8008040:	3001      	adds	r0, #1
 8008042:	d1e7      	bne.n	8008014 <_puts_r+0x68>
 8008044:	e7ce      	b.n	8007fe4 <_puts_r+0x38>
 8008046:	3e01      	subs	r6, #1
 8008048:	e7e4      	b.n	8008014 <_puts_r+0x68>
 800804a:	6823      	ldr	r3, [r4, #0]
 800804c:	1c5a      	adds	r2, r3, #1
 800804e:	6022      	str	r2, [r4, #0]
 8008050:	220a      	movs	r2, #10
 8008052:	701a      	strb	r2, [r3, #0]
 8008054:	e7ee      	b.n	8008034 <_puts_r+0x88>
	...

08008058 <puts>:
 8008058:	4b02      	ldr	r3, [pc, #8]	@ (8008064 <puts+0xc>)
 800805a:	4601      	mov	r1, r0
 800805c:	6818      	ldr	r0, [r3, #0]
 800805e:	f7ff bfa5 	b.w	8007fac <_puts_r>
 8008062:	bf00      	nop
 8008064:	20000088 	.word	0x20000088

08008068 <sniprintf>:
 8008068:	b40c      	push	{r2, r3}
 800806a:	b530      	push	{r4, r5, lr}
 800806c:	4b18      	ldr	r3, [pc, #96]	@ (80080d0 <sniprintf+0x68>)
 800806e:	1e0c      	subs	r4, r1, #0
 8008070:	681d      	ldr	r5, [r3, #0]
 8008072:	b09d      	sub	sp, #116	@ 0x74
 8008074:	da08      	bge.n	8008088 <sniprintf+0x20>
 8008076:	238b      	movs	r3, #139	@ 0x8b
 8008078:	602b      	str	r3, [r5, #0]
 800807a:	f04f 30ff 	mov.w	r0, #4294967295
 800807e:	b01d      	add	sp, #116	@ 0x74
 8008080:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008084:	b002      	add	sp, #8
 8008086:	4770      	bx	lr
 8008088:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800808c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008090:	f04f 0300 	mov.w	r3, #0
 8008094:	931b      	str	r3, [sp, #108]	@ 0x6c
 8008096:	bf14      	ite	ne
 8008098:	f104 33ff 	addne.w	r3, r4, #4294967295
 800809c:	4623      	moveq	r3, r4
 800809e:	9304      	str	r3, [sp, #16]
 80080a0:	9307      	str	r3, [sp, #28]
 80080a2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80080a6:	9002      	str	r0, [sp, #8]
 80080a8:	9006      	str	r0, [sp, #24]
 80080aa:	f8ad 3016 	strh.w	r3, [sp, #22]
 80080ae:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80080b0:	ab21      	add	r3, sp, #132	@ 0x84
 80080b2:	a902      	add	r1, sp, #8
 80080b4:	4628      	mov	r0, r5
 80080b6:	9301      	str	r3, [sp, #4]
 80080b8:	f000 fa2a 	bl	8008510 <_svfiprintf_r>
 80080bc:	1c43      	adds	r3, r0, #1
 80080be:	bfbc      	itt	lt
 80080c0:	238b      	movlt	r3, #139	@ 0x8b
 80080c2:	602b      	strlt	r3, [r5, #0]
 80080c4:	2c00      	cmp	r4, #0
 80080c6:	d0da      	beq.n	800807e <sniprintf+0x16>
 80080c8:	9b02      	ldr	r3, [sp, #8]
 80080ca:	2200      	movs	r2, #0
 80080cc:	701a      	strb	r2, [r3, #0]
 80080ce:	e7d6      	b.n	800807e <sniprintf+0x16>
 80080d0:	20000088 	.word	0x20000088

080080d4 <__sread>:
 80080d4:	b510      	push	{r4, lr}
 80080d6:	460c      	mov	r4, r1
 80080d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080dc:	f000 f910 	bl	8008300 <_read_r>
 80080e0:	2800      	cmp	r0, #0
 80080e2:	bfab      	itete	ge
 80080e4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80080e6:	89a3      	ldrhlt	r3, [r4, #12]
 80080e8:	181b      	addge	r3, r3, r0
 80080ea:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80080ee:	bfac      	ite	ge
 80080f0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80080f2:	81a3      	strhlt	r3, [r4, #12]
 80080f4:	bd10      	pop	{r4, pc}

080080f6 <__swrite>:
 80080f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80080fa:	461f      	mov	r7, r3
 80080fc:	898b      	ldrh	r3, [r1, #12]
 80080fe:	05db      	lsls	r3, r3, #23
 8008100:	4605      	mov	r5, r0
 8008102:	460c      	mov	r4, r1
 8008104:	4616      	mov	r6, r2
 8008106:	d505      	bpl.n	8008114 <__swrite+0x1e>
 8008108:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800810c:	2302      	movs	r3, #2
 800810e:	2200      	movs	r2, #0
 8008110:	f000 f8e4 	bl	80082dc <_lseek_r>
 8008114:	89a3      	ldrh	r3, [r4, #12]
 8008116:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800811a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800811e:	81a3      	strh	r3, [r4, #12]
 8008120:	4632      	mov	r2, r6
 8008122:	463b      	mov	r3, r7
 8008124:	4628      	mov	r0, r5
 8008126:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800812a:	f000 b90b 	b.w	8008344 <_write_r>

0800812e <__sseek>:
 800812e:	b510      	push	{r4, lr}
 8008130:	460c      	mov	r4, r1
 8008132:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008136:	f000 f8d1 	bl	80082dc <_lseek_r>
 800813a:	1c43      	adds	r3, r0, #1
 800813c:	89a3      	ldrh	r3, [r4, #12]
 800813e:	bf15      	itete	ne
 8008140:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008142:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008146:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800814a:	81a3      	strheq	r3, [r4, #12]
 800814c:	bf18      	it	ne
 800814e:	81a3      	strhne	r3, [r4, #12]
 8008150:	bd10      	pop	{r4, pc}

08008152 <__sclose>:
 8008152:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008156:	f000 b8b1 	b.w	80082bc <_close_r>

0800815a <__swbuf_r>:
 800815a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800815c:	460e      	mov	r6, r1
 800815e:	4614      	mov	r4, r2
 8008160:	4605      	mov	r5, r0
 8008162:	b118      	cbz	r0, 800816c <__swbuf_r+0x12>
 8008164:	6a03      	ldr	r3, [r0, #32]
 8008166:	b90b      	cbnz	r3, 800816c <__swbuf_r+0x12>
 8008168:	f7ff fed8 	bl	8007f1c <__sinit>
 800816c:	69a3      	ldr	r3, [r4, #24]
 800816e:	60a3      	str	r3, [r4, #8]
 8008170:	89a3      	ldrh	r3, [r4, #12]
 8008172:	071a      	lsls	r2, r3, #28
 8008174:	d501      	bpl.n	800817a <__swbuf_r+0x20>
 8008176:	6923      	ldr	r3, [r4, #16]
 8008178:	b943      	cbnz	r3, 800818c <__swbuf_r+0x32>
 800817a:	4621      	mov	r1, r4
 800817c:	4628      	mov	r0, r5
 800817e:	f000 f82b 	bl	80081d8 <__swsetup_r>
 8008182:	b118      	cbz	r0, 800818c <__swbuf_r+0x32>
 8008184:	f04f 37ff 	mov.w	r7, #4294967295
 8008188:	4638      	mov	r0, r7
 800818a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800818c:	6823      	ldr	r3, [r4, #0]
 800818e:	6922      	ldr	r2, [r4, #16]
 8008190:	1a98      	subs	r0, r3, r2
 8008192:	6963      	ldr	r3, [r4, #20]
 8008194:	b2f6      	uxtb	r6, r6
 8008196:	4283      	cmp	r3, r0
 8008198:	4637      	mov	r7, r6
 800819a:	dc05      	bgt.n	80081a8 <__swbuf_r+0x4e>
 800819c:	4621      	mov	r1, r4
 800819e:	4628      	mov	r0, r5
 80081a0:	f000 fe04 	bl	8008dac <_fflush_r>
 80081a4:	2800      	cmp	r0, #0
 80081a6:	d1ed      	bne.n	8008184 <__swbuf_r+0x2a>
 80081a8:	68a3      	ldr	r3, [r4, #8]
 80081aa:	3b01      	subs	r3, #1
 80081ac:	60a3      	str	r3, [r4, #8]
 80081ae:	6823      	ldr	r3, [r4, #0]
 80081b0:	1c5a      	adds	r2, r3, #1
 80081b2:	6022      	str	r2, [r4, #0]
 80081b4:	701e      	strb	r6, [r3, #0]
 80081b6:	6962      	ldr	r2, [r4, #20]
 80081b8:	1c43      	adds	r3, r0, #1
 80081ba:	429a      	cmp	r2, r3
 80081bc:	d004      	beq.n	80081c8 <__swbuf_r+0x6e>
 80081be:	89a3      	ldrh	r3, [r4, #12]
 80081c0:	07db      	lsls	r3, r3, #31
 80081c2:	d5e1      	bpl.n	8008188 <__swbuf_r+0x2e>
 80081c4:	2e0a      	cmp	r6, #10
 80081c6:	d1df      	bne.n	8008188 <__swbuf_r+0x2e>
 80081c8:	4621      	mov	r1, r4
 80081ca:	4628      	mov	r0, r5
 80081cc:	f000 fdee 	bl	8008dac <_fflush_r>
 80081d0:	2800      	cmp	r0, #0
 80081d2:	d0d9      	beq.n	8008188 <__swbuf_r+0x2e>
 80081d4:	e7d6      	b.n	8008184 <__swbuf_r+0x2a>
	...

080081d8 <__swsetup_r>:
 80081d8:	b538      	push	{r3, r4, r5, lr}
 80081da:	4b29      	ldr	r3, [pc, #164]	@ (8008280 <__swsetup_r+0xa8>)
 80081dc:	4605      	mov	r5, r0
 80081de:	6818      	ldr	r0, [r3, #0]
 80081e0:	460c      	mov	r4, r1
 80081e2:	b118      	cbz	r0, 80081ec <__swsetup_r+0x14>
 80081e4:	6a03      	ldr	r3, [r0, #32]
 80081e6:	b90b      	cbnz	r3, 80081ec <__swsetup_r+0x14>
 80081e8:	f7ff fe98 	bl	8007f1c <__sinit>
 80081ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80081f0:	0719      	lsls	r1, r3, #28
 80081f2:	d422      	bmi.n	800823a <__swsetup_r+0x62>
 80081f4:	06da      	lsls	r2, r3, #27
 80081f6:	d407      	bmi.n	8008208 <__swsetup_r+0x30>
 80081f8:	2209      	movs	r2, #9
 80081fa:	602a      	str	r2, [r5, #0]
 80081fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008200:	81a3      	strh	r3, [r4, #12]
 8008202:	f04f 30ff 	mov.w	r0, #4294967295
 8008206:	e033      	b.n	8008270 <__swsetup_r+0x98>
 8008208:	0758      	lsls	r0, r3, #29
 800820a:	d512      	bpl.n	8008232 <__swsetup_r+0x5a>
 800820c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800820e:	b141      	cbz	r1, 8008222 <__swsetup_r+0x4a>
 8008210:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008214:	4299      	cmp	r1, r3
 8008216:	d002      	beq.n	800821e <__swsetup_r+0x46>
 8008218:	4628      	mov	r0, r5
 800821a:	f000 f8d3 	bl	80083c4 <_free_r>
 800821e:	2300      	movs	r3, #0
 8008220:	6363      	str	r3, [r4, #52]	@ 0x34
 8008222:	89a3      	ldrh	r3, [r4, #12]
 8008224:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008228:	81a3      	strh	r3, [r4, #12]
 800822a:	2300      	movs	r3, #0
 800822c:	6063      	str	r3, [r4, #4]
 800822e:	6923      	ldr	r3, [r4, #16]
 8008230:	6023      	str	r3, [r4, #0]
 8008232:	89a3      	ldrh	r3, [r4, #12]
 8008234:	f043 0308 	orr.w	r3, r3, #8
 8008238:	81a3      	strh	r3, [r4, #12]
 800823a:	6923      	ldr	r3, [r4, #16]
 800823c:	b94b      	cbnz	r3, 8008252 <__swsetup_r+0x7a>
 800823e:	89a3      	ldrh	r3, [r4, #12]
 8008240:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008244:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008248:	d003      	beq.n	8008252 <__swsetup_r+0x7a>
 800824a:	4621      	mov	r1, r4
 800824c:	4628      	mov	r0, r5
 800824e:	f000 fdfb 	bl	8008e48 <__smakebuf_r>
 8008252:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008256:	f013 0201 	ands.w	r2, r3, #1
 800825a:	d00a      	beq.n	8008272 <__swsetup_r+0x9a>
 800825c:	2200      	movs	r2, #0
 800825e:	60a2      	str	r2, [r4, #8]
 8008260:	6962      	ldr	r2, [r4, #20]
 8008262:	4252      	negs	r2, r2
 8008264:	61a2      	str	r2, [r4, #24]
 8008266:	6922      	ldr	r2, [r4, #16]
 8008268:	b942      	cbnz	r2, 800827c <__swsetup_r+0xa4>
 800826a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800826e:	d1c5      	bne.n	80081fc <__swsetup_r+0x24>
 8008270:	bd38      	pop	{r3, r4, r5, pc}
 8008272:	0799      	lsls	r1, r3, #30
 8008274:	bf58      	it	pl
 8008276:	6962      	ldrpl	r2, [r4, #20]
 8008278:	60a2      	str	r2, [r4, #8]
 800827a:	e7f4      	b.n	8008266 <__swsetup_r+0x8e>
 800827c:	2000      	movs	r0, #0
 800827e:	e7f7      	b.n	8008270 <__swsetup_r+0x98>
 8008280:	20000088 	.word	0x20000088

08008284 <memset>:
 8008284:	4402      	add	r2, r0
 8008286:	4603      	mov	r3, r0
 8008288:	4293      	cmp	r3, r2
 800828a:	d100      	bne.n	800828e <memset+0xa>
 800828c:	4770      	bx	lr
 800828e:	f803 1b01 	strb.w	r1, [r3], #1
 8008292:	e7f9      	b.n	8008288 <memset+0x4>

08008294 <strncat>:
 8008294:	b530      	push	{r4, r5, lr}
 8008296:	4604      	mov	r4, r0
 8008298:	7825      	ldrb	r5, [r4, #0]
 800829a:	4623      	mov	r3, r4
 800829c:	3401      	adds	r4, #1
 800829e:	2d00      	cmp	r5, #0
 80082a0:	d1fa      	bne.n	8008298 <strncat+0x4>
 80082a2:	3a01      	subs	r2, #1
 80082a4:	d304      	bcc.n	80082b0 <strncat+0x1c>
 80082a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80082aa:	f803 4b01 	strb.w	r4, [r3], #1
 80082ae:	b904      	cbnz	r4, 80082b2 <strncat+0x1e>
 80082b0:	bd30      	pop	{r4, r5, pc}
 80082b2:	2a00      	cmp	r2, #0
 80082b4:	d1f5      	bne.n	80082a2 <strncat+0xe>
 80082b6:	701a      	strb	r2, [r3, #0]
 80082b8:	e7f3      	b.n	80082a2 <strncat+0xe>
	...

080082bc <_close_r>:
 80082bc:	b538      	push	{r3, r4, r5, lr}
 80082be:	4d06      	ldr	r5, [pc, #24]	@ (80082d8 <_close_r+0x1c>)
 80082c0:	2300      	movs	r3, #0
 80082c2:	4604      	mov	r4, r0
 80082c4:	4608      	mov	r0, r1
 80082c6:	602b      	str	r3, [r5, #0]
 80082c8:	f7f8 ffe9 	bl	800129e <_close>
 80082cc:	1c43      	adds	r3, r0, #1
 80082ce:	d102      	bne.n	80082d6 <_close_r+0x1a>
 80082d0:	682b      	ldr	r3, [r5, #0]
 80082d2:	b103      	cbz	r3, 80082d6 <_close_r+0x1a>
 80082d4:	6023      	str	r3, [r4, #0]
 80082d6:	bd38      	pop	{r3, r4, r5, pc}
 80082d8:	200009b8 	.word	0x200009b8

080082dc <_lseek_r>:
 80082dc:	b538      	push	{r3, r4, r5, lr}
 80082de:	4d07      	ldr	r5, [pc, #28]	@ (80082fc <_lseek_r+0x20>)
 80082e0:	4604      	mov	r4, r0
 80082e2:	4608      	mov	r0, r1
 80082e4:	4611      	mov	r1, r2
 80082e6:	2200      	movs	r2, #0
 80082e8:	602a      	str	r2, [r5, #0]
 80082ea:	461a      	mov	r2, r3
 80082ec:	f7f8 fffe 	bl	80012ec <_lseek>
 80082f0:	1c43      	adds	r3, r0, #1
 80082f2:	d102      	bne.n	80082fa <_lseek_r+0x1e>
 80082f4:	682b      	ldr	r3, [r5, #0]
 80082f6:	b103      	cbz	r3, 80082fa <_lseek_r+0x1e>
 80082f8:	6023      	str	r3, [r4, #0]
 80082fa:	bd38      	pop	{r3, r4, r5, pc}
 80082fc:	200009b8 	.word	0x200009b8

08008300 <_read_r>:
 8008300:	b538      	push	{r3, r4, r5, lr}
 8008302:	4d07      	ldr	r5, [pc, #28]	@ (8008320 <_read_r+0x20>)
 8008304:	4604      	mov	r4, r0
 8008306:	4608      	mov	r0, r1
 8008308:	4611      	mov	r1, r2
 800830a:	2200      	movs	r2, #0
 800830c:	602a      	str	r2, [r5, #0]
 800830e:	461a      	mov	r2, r3
 8008310:	f7f8 ff8c 	bl	800122c <_read>
 8008314:	1c43      	adds	r3, r0, #1
 8008316:	d102      	bne.n	800831e <_read_r+0x1e>
 8008318:	682b      	ldr	r3, [r5, #0]
 800831a:	b103      	cbz	r3, 800831e <_read_r+0x1e>
 800831c:	6023      	str	r3, [r4, #0]
 800831e:	bd38      	pop	{r3, r4, r5, pc}
 8008320:	200009b8 	.word	0x200009b8

08008324 <_sbrk_r>:
 8008324:	b538      	push	{r3, r4, r5, lr}
 8008326:	4d06      	ldr	r5, [pc, #24]	@ (8008340 <_sbrk_r+0x1c>)
 8008328:	2300      	movs	r3, #0
 800832a:	4604      	mov	r4, r0
 800832c:	4608      	mov	r0, r1
 800832e:	602b      	str	r3, [r5, #0]
 8008330:	f7f8 ffea 	bl	8001308 <_sbrk>
 8008334:	1c43      	adds	r3, r0, #1
 8008336:	d102      	bne.n	800833e <_sbrk_r+0x1a>
 8008338:	682b      	ldr	r3, [r5, #0]
 800833a:	b103      	cbz	r3, 800833e <_sbrk_r+0x1a>
 800833c:	6023      	str	r3, [r4, #0]
 800833e:	bd38      	pop	{r3, r4, r5, pc}
 8008340:	200009b8 	.word	0x200009b8

08008344 <_write_r>:
 8008344:	b538      	push	{r3, r4, r5, lr}
 8008346:	4d07      	ldr	r5, [pc, #28]	@ (8008364 <_write_r+0x20>)
 8008348:	4604      	mov	r4, r0
 800834a:	4608      	mov	r0, r1
 800834c:	4611      	mov	r1, r2
 800834e:	2200      	movs	r2, #0
 8008350:	602a      	str	r2, [r5, #0]
 8008352:	461a      	mov	r2, r3
 8008354:	f7f8 ff87 	bl	8001266 <_write>
 8008358:	1c43      	adds	r3, r0, #1
 800835a:	d102      	bne.n	8008362 <_write_r+0x1e>
 800835c:	682b      	ldr	r3, [r5, #0]
 800835e:	b103      	cbz	r3, 8008362 <_write_r+0x1e>
 8008360:	6023      	str	r3, [r4, #0]
 8008362:	bd38      	pop	{r3, r4, r5, pc}
 8008364:	200009b8 	.word	0x200009b8

08008368 <__errno>:
 8008368:	4b01      	ldr	r3, [pc, #4]	@ (8008370 <__errno+0x8>)
 800836a:	6818      	ldr	r0, [r3, #0]
 800836c:	4770      	bx	lr
 800836e:	bf00      	nop
 8008370:	20000088 	.word	0x20000088

08008374 <__libc_init_array>:
 8008374:	b570      	push	{r4, r5, r6, lr}
 8008376:	4d0d      	ldr	r5, [pc, #52]	@ (80083ac <__libc_init_array+0x38>)
 8008378:	4c0d      	ldr	r4, [pc, #52]	@ (80083b0 <__libc_init_array+0x3c>)
 800837a:	1b64      	subs	r4, r4, r5
 800837c:	10a4      	asrs	r4, r4, #2
 800837e:	2600      	movs	r6, #0
 8008380:	42a6      	cmp	r6, r4
 8008382:	d109      	bne.n	8008398 <__libc_init_array+0x24>
 8008384:	4d0b      	ldr	r5, [pc, #44]	@ (80083b4 <__libc_init_array+0x40>)
 8008386:	4c0c      	ldr	r4, [pc, #48]	@ (80083b8 <__libc_init_array+0x44>)
 8008388:	f000 fe1a 	bl	8008fc0 <_init>
 800838c:	1b64      	subs	r4, r4, r5
 800838e:	10a4      	asrs	r4, r4, #2
 8008390:	2600      	movs	r6, #0
 8008392:	42a6      	cmp	r6, r4
 8008394:	d105      	bne.n	80083a2 <__libc_init_array+0x2e>
 8008396:	bd70      	pop	{r4, r5, r6, pc}
 8008398:	f855 3b04 	ldr.w	r3, [r5], #4
 800839c:	4798      	blx	r3
 800839e:	3601      	adds	r6, #1
 80083a0:	e7ee      	b.n	8008380 <__libc_init_array+0xc>
 80083a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80083a6:	4798      	blx	r3
 80083a8:	3601      	adds	r6, #1
 80083aa:	e7f2      	b.n	8008392 <__libc_init_array+0x1e>
 80083ac:	080097a8 	.word	0x080097a8
 80083b0:	080097a8 	.word	0x080097a8
 80083b4:	080097a8 	.word	0x080097a8
 80083b8:	080097ac 	.word	0x080097ac

080083bc <__retarget_lock_init_recursive>:
 80083bc:	4770      	bx	lr

080083be <__retarget_lock_acquire_recursive>:
 80083be:	4770      	bx	lr

080083c0 <__retarget_lock_release_recursive>:
 80083c0:	4770      	bx	lr
	...

080083c4 <_free_r>:
 80083c4:	b538      	push	{r3, r4, r5, lr}
 80083c6:	4605      	mov	r5, r0
 80083c8:	2900      	cmp	r1, #0
 80083ca:	d041      	beq.n	8008450 <_free_r+0x8c>
 80083cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80083d0:	1f0c      	subs	r4, r1, #4
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	bfb8      	it	lt
 80083d6:	18e4      	addlt	r4, r4, r3
 80083d8:	f7ff fd08 	bl	8007dec <__malloc_lock>
 80083dc:	4a1d      	ldr	r2, [pc, #116]	@ (8008454 <_free_r+0x90>)
 80083de:	6813      	ldr	r3, [r2, #0]
 80083e0:	b933      	cbnz	r3, 80083f0 <_free_r+0x2c>
 80083e2:	6063      	str	r3, [r4, #4]
 80083e4:	6014      	str	r4, [r2, #0]
 80083e6:	4628      	mov	r0, r5
 80083e8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80083ec:	f7ff bd04 	b.w	8007df8 <__malloc_unlock>
 80083f0:	42a3      	cmp	r3, r4
 80083f2:	d908      	bls.n	8008406 <_free_r+0x42>
 80083f4:	6820      	ldr	r0, [r4, #0]
 80083f6:	1821      	adds	r1, r4, r0
 80083f8:	428b      	cmp	r3, r1
 80083fa:	bf01      	itttt	eq
 80083fc:	6819      	ldreq	r1, [r3, #0]
 80083fe:	685b      	ldreq	r3, [r3, #4]
 8008400:	1809      	addeq	r1, r1, r0
 8008402:	6021      	streq	r1, [r4, #0]
 8008404:	e7ed      	b.n	80083e2 <_free_r+0x1e>
 8008406:	461a      	mov	r2, r3
 8008408:	685b      	ldr	r3, [r3, #4]
 800840a:	b10b      	cbz	r3, 8008410 <_free_r+0x4c>
 800840c:	42a3      	cmp	r3, r4
 800840e:	d9fa      	bls.n	8008406 <_free_r+0x42>
 8008410:	6811      	ldr	r1, [r2, #0]
 8008412:	1850      	adds	r0, r2, r1
 8008414:	42a0      	cmp	r0, r4
 8008416:	d10b      	bne.n	8008430 <_free_r+0x6c>
 8008418:	6820      	ldr	r0, [r4, #0]
 800841a:	4401      	add	r1, r0
 800841c:	1850      	adds	r0, r2, r1
 800841e:	4283      	cmp	r3, r0
 8008420:	6011      	str	r1, [r2, #0]
 8008422:	d1e0      	bne.n	80083e6 <_free_r+0x22>
 8008424:	6818      	ldr	r0, [r3, #0]
 8008426:	685b      	ldr	r3, [r3, #4]
 8008428:	6053      	str	r3, [r2, #4]
 800842a:	4408      	add	r0, r1
 800842c:	6010      	str	r0, [r2, #0]
 800842e:	e7da      	b.n	80083e6 <_free_r+0x22>
 8008430:	d902      	bls.n	8008438 <_free_r+0x74>
 8008432:	230c      	movs	r3, #12
 8008434:	602b      	str	r3, [r5, #0]
 8008436:	e7d6      	b.n	80083e6 <_free_r+0x22>
 8008438:	6820      	ldr	r0, [r4, #0]
 800843a:	1821      	adds	r1, r4, r0
 800843c:	428b      	cmp	r3, r1
 800843e:	bf04      	itt	eq
 8008440:	6819      	ldreq	r1, [r3, #0]
 8008442:	685b      	ldreq	r3, [r3, #4]
 8008444:	6063      	str	r3, [r4, #4]
 8008446:	bf04      	itt	eq
 8008448:	1809      	addeq	r1, r1, r0
 800844a:	6021      	streq	r1, [r4, #0]
 800844c:	6054      	str	r4, [r2, #4]
 800844e:	e7ca      	b.n	80083e6 <_free_r+0x22>
 8008450:	bd38      	pop	{r3, r4, r5, pc}
 8008452:	bf00      	nop
 8008454:	20000878 	.word	0x20000878

08008458 <__ssputs_r>:
 8008458:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800845c:	688e      	ldr	r6, [r1, #8]
 800845e:	461f      	mov	r7, r3
 8008460:	42be      	cmp	r6, r7
 8008462:	680b      	ldr	r3, [r1, #0]
 8008464:	4682      	mov	sl, r0
 8008466:	460c      	mov	r4, r1
 8008468:	4690      	mov	r8, r2
 800846a:	d82d      	bhi.n	80084c8 <__ssputs_r+0x70>
 800846c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008470:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008474:	d026      	beq.n	80084c4 <__ssputs_r+0x6c>
 8008476:	6965      	ldr	r5, [r4, #20]
 8008478:	6909      	ldr	r1, [r1, #16]
 800847a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800847e:	eba3 0901 	sub.w	r9, r3, r1
 8008482:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008486:	1c7b      	adds	r3, r7, #1
 8008488:	444b      	add	r3, r9
 800848a:	106d      	asrs	r5, r5, #1
 800848c:	429d      	cmp	r5, r3
 800848e:	bf38      	it	cc
 8008490:	461d      	movcc	r5, r3
 8008492:	0553      	lsls	r3, r2, #21
 8008494:	d527      	bpl.n	80084e6 <__ssputs_r+0x8e>
 8008496:	4629      	mov	r1, r5
 8008498:	f7ff fc28 	bl	8007cec <_malloc_r>
 800849c:	4606      	mov	r6, r0
 800849e:	b360      	cbz	r0, 80084fa <__ssputs_r+0xa2>
 80084a0:	6921      	ldr	r1, [r4, #16]
 80084a2:	464a      	mov	r2, r9
 80084a4:	f000 fd48 	bl	8008f38 <memcpy>
 80084a8:	89a3      	ldrh	r3, [r4, #12]
 80084aa:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80084ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80084b2:	81a3      	strh	r3, [r4, #12]
 80084b4:	6126      	str	r6, [r4, #16]
 80084b6:	6165      	str	r5, [r4, #20]
 80084b8:	444e      	add	r6, r9
 80084ba:	eba5 0509 	sub.w	r5, r5, r9
 80084be:	6026      	str	r6, [r4, #0]
 80084c0:	60a5      	str	r5, [r4, #8]
 80084c2:	463e      	mov	r6, r7
 80084c4:	42be      	cmp	r6, r7
 80084c6:	d900      	bls.n	80084ca <__ssputs_r+0x72>
 80084c8:	463e      	mov	r6, r7
 80084ca:	6820      	ldr	r0, [r4, #0]
 80084cc:	4632      	mov	r2, r6
 80084ce:	4641      	mov	r1, r8
 80084d0:	f000 fcf6 	bl	8008ec0 <memmove>
 80084d4:	68a3      	ldr	r3, [r4, #8]
 80084d6:	1b9b      	subs	r3, r3, r6
 80084d8:	60a3      	str	r3, [r4, #8]
 80084da:	6823      	ldr	r3, [r4, #0]
 80084dc:	4433      	add	r3, r6
 80084de:	6023      	str	r3, [r4, #0]
 80084e0:	2000      	movs	r0, #0
 80084e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80084e6:	462a      	mov	r2, r5
 80084e8:	f000 fd34 	bl	8008f54 <_realloc_r>
 80084ec:	4606      	mov	r6, r0
 80084ee:	2800      	cmp	r0, #0
 80084f0:	d1e0      	bne.n	80084b4 <__ssputs_r+0x5c>
 80084f2:	6921      	ldr	r1, [r4, #16]
 80084f4:	4650      	mov	r0, sl
 80084f6:	f7ff ff65 	bl	80083c4 <_free_r>
 80084fa:	230c      	movs	r3, #12
 80084fc:	f8ca 3000 	str.w	r3, [sl]
 8008500:	89a3      	ldrh	r3, [r4, #12]
 8008502:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008506:	81a3      	strh	r3, [r4, #12]
 8008508:	f04f 30ff 	mov.w	r0, #4294967295
 800850c:	e7e9      	b.n	80084e2 <__ssputs_r+0x8a>
	...

08008510 <_svfiprintf_r>:
 8008510:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008514:	4698      	mov	r8, r3
 8008516:	898b      	ldrh	r3, [r1, #12]
 8008518:	061b      	lsls	r3, r3, #24
 800851a:	b09d      	sub	sp, #116	@ 0x74
 800851c:	4607      	mov	r7, r0
 800851e:	460d      	mov	r5, r1
 8008520:	4614      	mov	r4, r2
 8008522:	d510      	bpl.n	8008546 <_svfiprintf_r+0x36>
 8008524:	690b      	ldr	r3, [r1, #16]
 8008526:	b973      	cbnz	r3, 8008546 <_svfiprintf_r+0x36>
 8008528:	2140      	movs	r1, #64	@ 0x40
 800852a:	f7ff fbdf 	bl	8007cec <_malloc_r>
 800852e:	6028      	str	r0, [r5, #0]
 8008530:	6128      	str	r0, [r5, #16]
 8008532:	b930      	cbnz	r0, 8008542 <_svfiprintf_r+0x32>
 8008534:	230c      	movs	r3, #12
 8008536:	603b      	str	r3, [r7, #0]
 8008538:	f04f 30ff 	mov.w	r0, #4294967295
 800853c:	b01d      	add	sp, #116	@ 0x74
 800853e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008542:	2340      	movs	r3, #64	@ 0x40
 8008544:	616b      	str	r3, [r5, #20]
 8008546:	2300      	movs	r3, #0
 8008548:	9309      	str	r3, [sp, #36]	@ 0x24
 800854a:	2320      	movs	r3, #32
 800854c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008550:	f8cd 800c 	str.w	r8, [sp, #12]
 8008554:	2330      	movs	r3, #48	@ 0x30
 8008556:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80086f4 <_svfiprintf_r+0x1e4>
 800855a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800855e:	f04f 0901 	mov.w	r9, #1
 8008562:	4623      	mov	r3, r4
 8008564:	469a      	mov	sl, r3
 8008566:	f813 2b01 	ldrb.w	r2, [r3], #1
 800856a:	b10a      	cbz	r2, 8008570 <_svfiprintf_r+0x60>
 800856c:	2a25      	cmp	r2, #37	@ 0x25
 800856e:	d1f9      	bne.n	8008564 <_svfiprintf_r+0x54>
 8008570:	ebba 0b04 	subs.w	fp, sl, r4
 8008574:	d00b      	beq.n	800858e <_svfiprintf_r+0x7e>
 8008576:	465b      	mov	r3, fp
 8008578:	4622      	mov	r2, r4
 800857a:	4629      	mov	r1, r5
 800857c:	4638      	mov	r0, r7
 800857e:	f7ff ff6b 	bl	8008458 <__ssputs_r>
 8008582:	3001      	adds	r0, #1
 8008584:	f000 80a7 	beq.w	80086d6 <_svfiprintf_r+0x1c6>
 8008588:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800858a:	445a      	add	r2, fp
 800858c:	9209      	str	r2, [sp, #36]	@ 0x24
 800858e:	f89a 3000 	ldrb.w	r3, [sl]
 8008592:	2b00      	cmp	r3, #0
 8008594:	f000 809f 	beq.w	80086d6 <_svfiprintf_r+0x1c6>
 8008598:	2300      	movs	r3, #0
 800859a:	f04f 32ff 	mov.w	r2, #4294967295
 800859e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80085a2:	f10a 0a01 	add.w	sl, sl, #1
 80085a6:	9304      	str	r3, [sp, #16]
 80085a8:	9307      	str	r3, [sp, #28]
 80085aa:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80085ae:	931a      	str	r3, [sp, #104]	@ 0x68
 80085b0:	4654      	mov	r4, sl
 80085b2:	2205      	movs	r2, #5
 80085b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80085b8:	484e      	ldr	r0, [pc, #312]	@ (80086f4 <_svfiprintf_r+0x1e4>)
 80085ba:	f7f7 fe21 	bl	8000200 <memchr>
 80085be:	9a04      	ldr	r2, [sp, #16]
 80085c0:	b9d8      	cbnz	r0, 80085fa <_svfiprintf_r+0xea>
 80085c2:	06d0      	lsls	r0, r2, #27
 80085c4:	bf44      	itt	mi
 80085c6:	2320      	movmi	r3, #32
 80085c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80085cc:	0711      	lsls	r1, r2, #28
 80085ce:	bf44      	itt	mi
 80085d0:	232b      	movmi	r3, #43	@ 0x2b
 80085d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80085d6:	f89a 3000 	ldrb.w	r3, [sl]
 80085da:	2b2a      	cmp	r3, #42	@ 0x2a
 80085dc:	d015      	beq.n	800860a <_svfiprintf_r+0xfa>
 80085de:	9a07      	ldr	r2, [sp, #28]
 80085e0:	4654      	mov	r4, sl
 80085e2:	2000      	movs	r0, #0
 80085e4:	f04f 0c0a 	mov.w	ip, #10
 80085e8:	4621      	mov	r1, r4
 80085ea:	f811 3b01 	ldrb.w	r3, [r1], #1
 80085ee:	3b30      	subs	r3, #48	@ 0x30
 80085f0:	2b09      	cmp	r3, #9
 80085f2:	d94b      	bls.n	800868c <_svfiprintf_r+0x17c>
 80085f4:	b1b0      	cbz	r0, 8008624 <_svfiprintf_r+0x114>
 80085f6:	9207      	str	r2, [sp, #28]
 80085f8:	e014      	b.n	8008624 <_svfiprintf_r+0x114>
 80085fa:	eba0 0308 	sub.w	r3, r0, r8
 80085fe:	fa09 f303 	lsl.w	r3, r9, r3
 8008602:	4313      	orrs	r3, r2
 8008604:	9304      	str	r3, [sp, #16]
 8008606:	46a2      	mov	sl, r4
 8008608:	e7d2      	b.n	80085b0 <_svfiprintf_r+0xa0>
 800860a:	9b03      	ldr	r3, [sp, #12]
 800860c:	1d19      	adds	r1, r3, #4
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	9103      	str	r1, [sp, #12]
 8008612:	2b00      	cmp	r3, #0
 8008614:	bfbb      	ittet	lt
 8008616:	425b      	neglt	r3, r3
 8008618:	f042 0202 	orrlt.w	r2, r2, #2
 800861c:	9307      	strge	r3, [sp, #28]
 800861e:	9307      	strlt	r3, [sp, #28]
 8008620:	bfb8      	it	lt
 8008622:	9204      	strlt	r2, [sp, #16]
 8008624:	7823      	ldrb	r3, [r4, #0]
 8008626:	2b2e      	cmp	r3, #46	@ 0x2e
 8008628:	d10a      	bne.n	8008640 <_svfiprintf_r+0x130>
 800862a:	7863      	ldrb	r3, [r4, #1]
 800862c:	2b2a      	cmp	r3, #42	@ 0x2a
 800862e:	d132      	bne.n	8008696 <_svfiprintf_r+0x186>
 8008630:	9b03      	ldr	r3, [sp, #12]
 8008632:	1d1a      	adds	r2, r3, #4
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	9203      	str	r2, [sp, #12]
 8008638:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800863c:	3402      	adds	r4, #2
 800863e:	9305      	str	r3, [sp, #20]
 8008640:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008704 <_svfiprintf_r+0x1f4>
 8008644:	7821      	ldrb	r1, [r4, #0]
 8008646:	2203      	movs	r2, #3
 8008648:	4650      	mov	r0, sl
 800864a:	f7f7 fdd9 	bl	8000200 <memchr>
 800864e:	b138      	cbz	r0, 8008660 <_svfiprintf_r+0x150>
 8008650:	9b04      	ldr	r3, [sp, #16]
 8008652:	eba0 000a 	sub.w	r0, r0, sl
 8008656:	2240      	movs	r2, #64	@ 0x40
 8008658:	4082      	lsls	r2, r0
 800865a:	4313      	orrs	r3, r2
 800865c:	3401      	adds	r4, #1
 800865e:	9304      	str	r3, [sp, #16]
 8008660:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008664:	4824      	ldr	r0, [pc, #144]	@ (80086f8 <_svfiprintf_r+0x1e8>)
 8008666:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800866a:	2206      	movs	r2, #6
 800866c:	f7f7 fdc8 	bl	8000200 <memchr>
 8008670:	2800      	cmp	r0, #0
 8008672:	d036      	beq.n	80086e2 <_svfiprintf_r+0x1d2>
 8008674:	4b21      	ldr	r3, [pc, #132]	@ (80086fc <_svfiprintf_r+0x1ec>)
 8008676:	bb1b      	cbnz	r3, 80086c0 <_svfiprintf_r+0x1b0>
 8008678:	9b03      	ldr	r3, [sp, #12]
 800867a:	3307      	adds	r3, #7
 800867c:	f023 0307 	bic.w	r3, r3, #7
 8008680:	3308      	adds	r3, #8
 8008682:	9303      	str	r3, [sp, #12]
 8008684:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008686:	4433      	add	r3, r6
 8008688:	9309      	str	r3, [sp, #36]	@ 0x24
 800868a:	e76a      	b.n	8008562 <_svfiprintf_r+0x52>
 800868c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008690:	460c      	mov	r4, r1
 8008692:	2001      	movs	r0, #1
 8008694:	e7a8      	b.n	80085e8 <_svfiprintf_r+0xd8>
 8008696:	2300      	movs	r3, #0
 8008698:	3401      	adds	r4, #1
 800869a:	9305      	str	r3, [sp, #20]
 800869c:	4619      	mov	r1, r3
 800869e:	f04f 0c0a 	mov.w	ip, #10
 80086a2:	4620      	mov	r0, r4
 80086a4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80086a8:	3a30      	subs	r2, #48	@ 0x30
 80086aa:	2a09      	cmp	r2, #9
 80086ac:	d903      	bls.n	80086b6 <_svfiprintf_r+0x1a6>
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d0c6      	beq.n	8008640 <_svfiprintf_r+0x130>
 80086b2:	9105      	str	r1, [sp, #20]
 80086b4:	e7c4      	b.n	8008640 <_svfiprintf_r+0x130>
 80086b6:	fb0c 2101 	mla	r1, ip, r1, r2
 80086ba:	4604      	mov	r4, r0
 80086bc:	2301      	movs	r3, #1
 80086be:	e7f0      	b.n	80086a2 <_svfiprintf_r+0x192>
 80086c0:	ab03      	add	r3, sp, #12
 80086c2:	9300      	str	r3, [sp, #0]
 80086c4:	462a      	mov	r2, r5
 80086c6:	4b0e      	ldr	r3, [pc, #56]	@ (8008700 <_svfiprintf_r+0x1f0>)
 80086c8:	a904      	add	r1, sp, #16
 80086ca:	4638      	mov	r0, r7
 80086cc:	f3af 8000 	nop.w
 80086d0:	1c42      	adds	r2, r0, #1
 80086d2:	4606      	mov	r6, r0
 80086d4:	d1d6      	bne.n	8008684 <_svfiprintf_r+0x174>
 80086d6:	89ab      	ldrh	r3, [r5, #12]
 80086d8:	065b      	lsls	r3, r3, #25
 80086da:	f53f af2d 	bmi.w	8008538 <_svfiprintf_r+0x28>
 80086de:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80086e0:	e72c      	b.n	800853c <_svfiprintf_r+0x2c>
 80086e2:	ab03      	add	r3, sp, #12
 80086e4:	9300      	str	r3, [sp, #0]
 80086e6:	462a      	mov	r2, r5
 80086e8:	4b05      	ldr	r3, [pc, #20]	@ (8008700 <_svfiprintf_r+0x1f0>)
 80086ea:	a904      	add	r1, sp, #16
 80086ec:	4638      	mov	r0, r7
 80086ee:	f000 f9bb 	bl	8008a68 <_printf_i>
 80086f2:	e7ed      	b.n	80086d0 <_svfiprintf_r+0x1c0>
 80086f4:	0800976d 	.word	0x0800976d
 80086f8:	08009777 	.word	0x08009777
 80086fc:	00000000 	.word	0x00000000
 8008700:	08008459 	.word	0x08008459
 8008704:	08009773 	.word	0x08009773

08008708 <__sfputc_r>:
 8008708:	6893      	ldr	r3, [r2, #8]
 800870a:	3b01      	subs	r3, #1
 800870c:	2b00      	cmp	r3, #0
 800870e:	b410      	push	{r4}
 8008710:	6093      	str	r3, [r2, #8]
 8008712:	da08      	bge.n	8008726 <__sfputc_r+0x1e>
 8008714:	6994      	ldr	r4, [r2, #24]
 8008716:	42a3      	cmp	r3, r4
 8008718:	db01      	blt.n	800871e <__sfputc_r+0x16>
 800871a:	290a      	cmp	r1, #10
 800871c:	d103      	bne.n	8008726 <__sfputc_r+0x1e>
 800871e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008722:	f7ff bd1a 	b.w	800815a <__swbuf_r>
 8008726:	6813      	ldr	r3, [r2, #0]
 8008728:	1c58      	adds	r0, r3, #1
 800872a:	6010      	str	r0, [r2, #0]
 800872c:	7019      	strb	r1, [r3, #0]
 800872e:	4608      	mov	r0, r1
 8008730:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008734:	4770      	bx	lr

08008736 <__sfputs_r>:
 8008736:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008738:	4606      	mov	r6, r0
 800873a:	460f      	mov	r7, r1
 800873c:	4614      	mov	r4, r2
 800873e:	18d5      	adds	r5, r2, r3
 8008740:	42ac      	cmp	r4, r5
 8008742:	d101      	bne.n	8008748 <__sfputs_r+0x12>
 8008744:	2000      	movs	r0, #0
 8008746:	e007      	b.n	8008758 <__sfputs_r+0x22>
 8008748:	f814 1b01 	ldrb.w	r1, [r4], #1
 800874c:	463a      	mov	r2, r7
 800874e:	4630      	mov	r0, r6
 8008750:	f7ff ffda 	bl	8008708 <__sfputc_r>
 8008754:	1c43      	adds	r3, r0, #1
 8008756:	d1f3      	bne.n	8008740 <__sfputs_r+0xa>
 8008758:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800875c <_vfiprintf_r>:
 800875c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008760:	460d      	mov	r5, r1
 8008762:	b09d      	sub	sp, #116	@ 0x74
 8008764:	4614      	mov	r4, r2
 8008766:	4698      	mov	r8, r3
 8008768:	4606      	mov	r6, r0
 800876a:	b118      	cbz	r0, 8008774 <_vfiprintf_r+0x18>
 800876c:	6a03      	ldr	r3, [r0, #32]
 800876e:	b90b      	cbnz	r3, 8008774 <_vfiprintf_r+0x18>
 8008770:	f7ff fbd4 	bl	8007f1c <__sinit>
 8008774:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008776:	07d9      	lsls	r1, r3, #31
 8008778:	d405      	bmi.n	8008786 <_vfiprintf_r+0x2a>
 800877a:	89ab      	ldrh	r3, [r5, #12]
 800877c:	059a      	lsls	r2, r3, #22
 800877e:	d402      	bmi.n	8008786 <_vfiprintf_r+0x2a>
 8008780:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008782:	f7ff fe1c 	bl	80083be <__retarget_lock_acquire_recursive>
 8008786:	89ab      	ldrh	r3, [r5, #12]
 8008788:	071b      	lsls	r3, r3, #28
 800878a:	d501      	bpl.n	8008790 <_vfiprintf_r+0x34>
 800878c:	692b      	ldr	r3, [r5, #16]
 800878e:	b99b      	cbnz	r3, 80087b8 <_vfiprintf_r+0x5c>
 8008790:	4629      	mov	r1, r5
 8008792:	4630      	mov	r0, r6
 8008794:	f7ff fd20 	bl	80081d8 <__swsetup_r>
 8008798:	b170      	cbz	r0, 80087b8 <_vfiprintf_r+0x5c>
 800879a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800879c:	07dc      	lsls	r4, r3, #31
 800879e:	d504      	bpl.n	80087aa <_vfiprintf_r+0x4e>
 80087a0:	f04f 30ff 	mov.w	r0, #4294967295
 80087a4:	b01d      	add	sp, #116	@ 0x74
 80087a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087aa:	89ab      	ldrh	r3, [r5, #12]
 80087ac:	0598      	lsls	r0, r3, #22
 80087ae:	d4f7      	bmi.n	80087a0 <_vfiprintf_r+0x44>
 80087b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80087b2:	f7ff fe05 	bl	80083c0 <__retarget_lock_release_recursive>
 80087b6:	e7f3      	b.n	80087a0 <_vfiprintf_r+0x44>
 80087b8:	2300      	movs	r3, #0
 80087ba:	9309      	str	r3, [sp, #36]	@ 0x24
 80087bc:	2320      	movs	r3, #32
 80087be:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80087c2:	f8cd 800c 	str.w	r8, [sp, #12]
 80087c6:	2330      	movs	r3, #48	@ 0x30
 80087c8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008978 <_vfiprintf_r+0x21c>
 80087cc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80087d0:	f04f 0901 	mov.w	r9, #1
 80087d4:	4623      	mov	r3, r4
 80087d6:	469a      	mov	sl, r3
 80087d8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80087dc:	b10a      	cbz	r2, 80087e2 <_vfiprintf_r+0x86>
 80087de:	2a25      	cmp	r2, #37	@ 0x25
 80087e0:	d1f9      	bne.n	80087d6 <_vfiprintf_r+0x7a>
 80087e2:	ebba 0b04 	subs.w	fp, sl, r4
 80087e6:	d00b      	beq.n	8008800 <_vfiprintf_r+0xa4>
 80087e8:	465b      	mov	r3, fp
 80087ea:	4622      	mov	r2, r4
 80087ec:	4629      	mov	r1, r5
 80087ee:	4630      	mov	r0, r6
 80087f0:	f7ff ffa1 	bl	8008736 <__sfputs_r>
 80087f4:	3001      	adds	r0, #1
 80087f6:	f000 80a7 	beq.w	8008948 <_vfiprintf_r+0x1ec>
 80087fa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80087fc:	445a      	add	r2, fp
 80087fe:	9209      	str	r2, [sp, #36]	@ 0x24
 8008800:	f89a 3000 	ldrb.w	r3, [sl]
 8008804:	2b00      	cmp	r3, #0
 8008806:	f000 809f 	beq.w	8008948 <_vfiprintf_r+0x1ec>
 800880a:	2300      	movs	r3, #0
 800880c:	f04f 32ff 	mov.w	r2, #4294967295
 8008810:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008814:	f10a 0a01 	add.w	sl, sl, #1
 8008818:	9304      	str	r3, [sp, #16]
 800881a:	9307      	str	r3, [sp, #28]
 800881c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008820:	931a      	str	r3, [sp, #104]	@ 0x68
 8008822:	4654      	mov	r4, sl
 8008824:	2205      	movs	r2, #5
 8008826:	f814 1b01 	ldrb.w	r1, [r4], #1
 800882a:	4853      	ldr	r0, [pc, #332]	@ (8008978 <_vfiprintf_r+0x21c>)
 800882c:	f7f7 fce8 	bl	8000200 <memchr>
 8008830:	9a04      	ldr	r2, [sp, #16]
 8008832:	b9d8      	cbnz	r0, 800886c <_vfiprintf_r+0x110>
 8008834:	06d1      	lsls	r1, r2, #27
 8008836:	bf44      	itt	mi
 8008838:	2320      	movmi	r3, #32
 800883a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800883e:	0713      	lsls	r3, r2, #28
 8008840:	bf44      	itt	mi
 8008842:	232b      	movmi	r3, #43	@ 0x2b
 8008844:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008848:	f89a 3000 	ldrb.w	r3, [sl]
 800884c:	2b2a      	cmp	r3, #42	@ 0x2a
 800884e:	d015      	beq.n	800887c <_vfiprintf_r+0x120>
 8008850:	9a07      	ldr	r2, [sp, #28]
 8008852:	4654      	mov	r4, sl
 8008854:	2000      	movs	r0, #0
 8008856:	f04f 0c0a 	mov.w	ip, #10
 800885a:	4621      	mov	r1, r4
 800885c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008860:	3b30      	subs	r3, #48	@ 0x30
 8008862:	2b09      	cmp	r3, #9
 8008864:	d94b      	bls.n	80088fe <_vfiprintf_r+0x1a2>
 8008866:	b1b0      	cbz	r0, 8008896 <_vfiprintf_r+0x13a>
 8008868:	9207      	str	r2, [sp, #28]
 800886a:	e014      	b.n	8008896 <_vfiprintf_r+0x13a>
 800886c:	eba0 0308 	sub.w	r3, r0, r8
 8008870:	fa09 f303 	lsl.w	r3, r9, r3
 8008874:	4313      	orrs	r3, r2
 8008876:	9304      	str	r3, [sp, #16]
 8008878:	46a2      	mov	sl, r4
 800887a:	e7d2      	b.n	8008822 <_vfiprintf_r+0xc6>
 800887c:	9b03      	ldr	r3, [sp, #12]
 800887e:	1d19      	adds	r1, r3, #4
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	9103      	str	r1, [sp, #12]
 8008884:	2b00      	cmp	r3, #0
 8008886:	bfbb      	ittet	lt
 8008888:	425b      	neglt	r3, r3
 800888a:	f042 0202 	orrlt.w	r2, r2, #2
 800888e:	9307      	strge	r3, [sp, #28]
 8008890:	9307      	strlt	r3, [sp, #28]
 8008892:	bfb8      	it	lt
 8008894:	9204      	strlt	r2, [sp, #16]
 8008896:	7823      	ldrb	r3, [r4, #0]
 8008898:	2b2e      	cmp	r3, #46	@ 0x2e
 800889a:	d10a      	bne.n	80088b2 <_vfiprintf_r+0x156>
 800889c:	7863      	ldrb	r3, [r4, #1]
 800889e:	2b2a      	cmp	r3, #42	@ 0x2a
 80088a0:	d132      	bne.n	8008908 <_vfiprintf_r+0x1ac>
 80088a2:	9b03      	ldr	r3, [sp, #12]
 80088a4:	1d1a      	adds	r2, r3, #4
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	9203      	str	r2, [sp, #12]
 80088aa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80088ae:	3402      	adds	r4, #2
 80088b0:	9305      	str	r3, [sp, #20]
 80088b2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008988 <_vfiprintf_r+0x22c>
 80088b6:	7821      	ldrb	r1, [r4, #0]
 80088b8:	2203      	movs	r2, #3
 80088ba:	4650      	mov	r0, sl
 80088bc:	f7f7 fca0 	bl	8000200 <memchr>
 80088c0:	b138      	cbz	r0, 80088d2 <_vfiprintf_r+0x176>
 80088c2:	9b04      	ldr	r3, [sp, #16]
 80088c4:	eba0 000a 	sub.w	r0, r0, sl
 80088c8:	2240      	movs	r2, #64	@ 0x40
 80088ca:	4082      	lsls	r2, r0
 80088cc:	4313      	orrs	r3, r2
 80088ce:	3401      	adds	r4, #1
 80088d0:	9304      	str	r3, [sp, #16]
 80088d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80088d6:	4829      	ldr	r0, [pc, #164]	@ (800897c <_vfiprintf_r+0x220>)
 80088d8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80088dc:	2206      	movs	r2, #6
 80088de:	f7f7 fc8f 	bl	8000200 <memchr>
 80088e2:	2800      	cmp	r0, #0
 80088e4:	d03f      	beq.n	8008966 <_vfiprintf_r+0x20a>
 80088e6:	4b26      	ldr	r3, [pc, #152]	@ (8008980 <_vfiprintf_r+0x224>)
 80088e8:	bb1b      	cbnz	r3, 8008932 <_vfiprintf_r+0x1d6>
 80088ea:	9b03      	ldr	r3, [sp, #12]
 80088ec:	3307      	adds	r3, #7
 80088ee:	f023 0307 	bic.w	r3, r3, #7
 80088f2:	3308      	adds	r3, #8
 80088f4:	9303      	str	r3, [sp, #12]
 80088f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80088f8:	443b      	add	r3, r7
 80088fa:	9309      	str	r3, [sp, #36]	@ 0x24
 80088fc:	e76a      	b.n	80087d4 <_vfiprintf_r+0x78>
 80088fe:	fb0c 3202 	mla	r2, ip, r2, r3
 8008902:	460c      	mov	r4, r1
 8008904:	2001      	movs	r0, #1
 8008906:	e7a8      	b.n	800885a <_vfiprintf_r+0xfe>
 8008908:	2300      	movs	r3, #0
 800890a:	3401      	adds	r4, #1
 800890c:	9305      	str	r3, [sp, #20]
 800890e:	4619      	mov	r1, r3
 8008910:	f04f 0c0a 	mov.w	ip, #10
 8008914:	4620      	mov	r0, r4
 8008916:	f810 2b01 	ldrb.w	r2, [r0], #1
 800891a:	3a30      	subs	r2, #48	@ 0x30
 800891c:	2a09      	cmp	r2, #9
 800891e:	d903      	bls.n	8008928 <_vfiprintf_r+0x1cc>
 8008920:	2b00      	cmp	r3, #0
 8008922:	d0c6      	beq.n	80088b2 <_vfiprintf_r+0x156>
 8008924:	9105      	str	r1, [sp, #20]
 8008926:	e7c4      	b.n	80088b2 <_vfiprintf_r+0x156>
 8008928:	fb0c 2101 	mla	r1, ip, r1, r2
 800892c:	4604      	mov	r4, r0
 800892e:	2301      	movs	r3, #1
 8008930:	e7f0      	b.n	8008914 <_vfiprintf_r+0x1b8>
 8008932:	ab03      	add	r3, sp, #12
 8008934:	9300      	str	r3, [sp, #0]
 8008936:	462a      	mov	r2, r5
 8008938:	4b12      	ldr	r3, [pc, #72]	@ (8008984 <_vfiprintf_r+0x228>)
 800893a:	a904      	add	r1, sp, #16
 800893c:	4630      	mov	r0, r6
 800893e:	f3af 8000 	nop.w
 8008942:	4607      	mov	r7, r0
 8008944:	1c78      	adds	r0, r7, #1
 8008946:	d1d6      	bne.n	80088f6 <_vfiprintf_r+0x19a>
 8008948:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800894a:	07d9      	lsls	r1, r3, #31
 800894c:	d405      	bmi.n	800895a <_vfiprintf_r+0x1fe>
 800894e:	89ab      	ldrh	r3, [r5, #12]
 8008950:	059a      	lsls	r2, r3, #22
 8008952:	d402      	bmi.n	800895a <_vfiprintf_r+0x1fe>
 8008954:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008956:	f7ff fd33 	bl	80083c0 <__retarget_lock_release_recursive>
 800895a:	89ab      	ldrh	r3, [r5, #12]
 800895c:	065b      	lsls	r3, r3, #25
 800895e:	f53f af1f 	bmi.w	80087a0 <_vfiprintf_r+0x44>
 8008962:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008964:	e71e      	b.n	80087a4 <_vfiprintf_r+0x48>
 8008966:	ab03      	add	r3, sp, #12
 8008968:	9300      	str	r3, [sp, #0]
 800896a:	462a      	mov	r2, r5
 800896c:	4b05      	ldr	r3, [pc, #20]	@ (8008984 <_vfiprintf_r+0x228>)
 800896e:	a904      	add	r1, sp, #16
 8008970:	4630      	mov	r0, r6
 8008972:	f000 f879 	bl	8008a68 <_printf_i>
 8008976:	e7e4      	b.n	8008942 <_vfiprintf_r+0x1e6>
 8008978:	0800976d 	.word	0x0800976d
 800897c:	08009777 	.word	0x08009777
 8008980:	00000000 	.word	0x00000000
 8008984:	08008737 	.word	0x08008737
 8008988:	08009773 	.word	0x08009773

0800898c <_printf_common>:
 800898c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008990:	4616      	mov	r6, r2
 8008992:	4698      	mov	r8, r3
 8008994:	688a      	ldr	r2, [r1, #8]
 8008996:	690b      	ldr	r3, [r1, #16]
 8008998:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800899c:	4293      	cmp	r3, r2
 800899e:	bfb8      	it	lt
 80089a0:	4613      	movlt	r3, r2
 80089a2:	6033      	str	r3, [r6, #0]
 80089a4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80089a8:	4607      	mov	r7, r0
 80089aa:	460c      	mov	r4, r1
 80089ac:	b10a      	cbz	r2, 80089b2 <_printf_common+0x26>
 80089ae:	3301      	adds	r3, #1
 80089b0:	6033      	str	r3, [r6, #0]
 80089b2:	6823      	ldr	r3, [r4, #0]
 80089b4:	0699      	lsls	r1, r3, #26
 80089b6:	bf42      	ittt	mi
 80089b8:	6833      	ldrmi	r3, [r6, #0]
 80089ba:	3302      	addmi	r3, #2
 80089bc:	6033      	strmi	r3, [r6, #0]
 80089be:	6825      	ldr	r5, [r4, #0]
 80089c0:	f015 0506 	ands.w	r5, r5, #6
 80089c4:	d106      	bne.n	80089d4 <_printf_common+0x48>
 80089c6:	f104 0a19 	add.w	sl, r4, #25
 80089ca:	68e3      	ldr	r3, [r4, #12]
 80089cc:	6832      	ldr	r2, [r6, #0]
 80089ce:	1a9b      	subs	r3, r3, r2
 80089d0:	42ab      	cmp	r3, r5
 80089d2:	dc26      	bgt.n	8008a22 <_printf_common+0x96>
 80089d4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80089d8:	6822      	ldr	r2, [r4, #0]
 80089da:	3b00      	subs	r3, #0
 80089dc:	bf18      	it	ne
 80089de:	2301      	movne	r3, #1
 80089e0:	0692      	lsls	r2, r2, #26
 80089e2:	d42b      	bmi.n	8008a3c <_printf_common+0xb0>
 80089e4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80089e8:	4641      	mov	r1, r8
 80089ea:	4638      	mov	r0, r7
 80089ec:	47c8      	blx	r9
 80089ee:	3001      	adds	r0, #1
 80089f0:	d01e      	beq.n	8008a30 <_printf_common+0xa4>
 80089f2:	6823      	ldr	r3, [r4, #0]
 80089f4:	6922      	ldr	r2, [r4, #16]
 80089f6:	f003 0306 	and.w	r3, r3, #6
 80089fa:	2b04      	cmp	r3, #4
 80089fc:	bf02      	ittt	eq
 80089fe:	68e5      	ldreq	r5, [r4, #12]
 8008a00:	6833      	ldreq	r3, [r6, #0]
 8008a02:	1aed      	subeq	r5, r5, r3
 8008a04:	68a3      	ldr	r3, [r4, #8]
 8008a06:	bf0c      	ite	eq
 8008a08:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008a0c:	2500      	movne	r5, #0
 8008a0e:	4293      	cmp	r3, r2
 8008a10:	bfc4      	itt	gt
 8008a12:	1a9b      	subgt	r3, r3, r2
 8008a14:	18ed      	addgt	r5, r5, r3
 8008a16:	2600      	movs	r6, #0
 8008a18:	341a      	adds	r4, #26
 8008a1a:	42b5      	cmp	r5, r6
 8008a1c:	d11a      	bne.n	8008a54 <_printf_common+0xc8>
 8008a1e:	2000      	movs	r0, #0
 8008a20:	e008      	b.n	8008a34 <_printf_common+0xa8>
 8008a22:	2301      	movs	r3, #1
 8008a24:	4652      	mov	r2, sl
 8008a26:	4641      	mov	r1, r8
 8008a28:	4638      	mov	r0, r7
 8008a2a:	47c8      	blx	r9
 8008a2c:	3001      	adds	r0, #1
 8008a2e:	d103      	bne.n	8008a38 <_printf_common+0xac>
 8008a30:	f04f 30ff 	mov.w	r0, #4294967295
 8008a34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a38:	3501      	adds	r5, #1
 8008a3a:	e7c6      	b.n	80089ca <_printf_common+0x3e>
 8008a3c:	18e1      	adds	r1, r4, r3
 8008a3e:	1c5a      	adds	r2, r3, #1
 8008a40:	2030      	movs	r0, #48	@ 0x30
 8008a42:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008a46:	4422      	add	r2, r4
 8008a48:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008a4c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008a50:	3302      	adds	r3, #2
 8008a52:	e7c7      	b.n	80089e4 <_printf_common+0x58>
 8008a54:	2301      	movs	r3, #1
 8008a56:	4622      	mov	r2, r4
 8008a58:	4641      	mov	r1, r8
 8008a5a:	4638      	mov	r0, r7
 8008a5c:	47c8      	blx	r9
 8008a5e:	3001      	adds	r0, #1
 8008a60:	d0e6      	beq.n	8008a30 <_printf_common+0xa4>
 8008a62:	3601      	adds	r6, #1
 8008a64:	e7d9      	b.n	8008a1a <_printf_common+0x8e>
	...

08008a68 <_printf_i>:
 8008a68:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008a6c:	7e0f      	ldrb	r7, [r1, #24]
 8008a6e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008a70:	2f78      	cmp	r7, #120	@ 0x78
 8008a72:	4691      	mov	r9, r2
 8008a74:	4680      	mov	r8, r0
 8008a76:	460c      	mov	r4, r1
 8008a78:	469a      	mov	sl, r3
 8008a7a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008a7e:	d807      	bhi.n	8008a90 <_printf_i+0x28>
 8008a80:	2f62      	cmp	r7, #98	@ 0x62
 8008a82:	d80a      	bhi.n	8008a9a <_printf_i+0x32>
 8008a84:	2f00      	cmp	r7, #0
 8008a86:	f000 80d1 	beq.w	8008c2c <_printf_i+0x1c4>
 8008a8a:	2f58      	cmp	r7, #88	@ 0x58
 8008a8c:	f000 80b8 	beq.w	8008c00 <_printf_i+0x198>
 8008a90:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008a94:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008a98:	e03a      	b.n	8008b10 <_printf_i+0xa8>
 8008a9a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008a9e:	2b15      	cmp	r3, #21
 8008aa0:	d8f6      	bhi.n	8008a90 <_printf_i+0x28>
 8008aa2:	a101      	add	r1, pc, #4	@ (adr r1, 8008aa8 <_printf_i+0x40>)
 8008aa4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008aa8:	08008b01 	.word	0x08008b01
 8008aac:	08008b15 	.word	0x08008b15
 8008ab0:	08008a91 	.word	0x08008a91
 8008ab4:	08008a91 	.word	0x08008a91
 8008ab8:	08008a91 	.word	0x08008a91
 8008abc:	08008a91 	.word	0x08008a91
 8008ac0:	08008b15 	.word	0x08008b15
 8008ac4:	08008a91 	.word	0x08008a91
 8008ac8:	08008a91 	.word	0x08008a91
 8008acc:	08008a91 	.word	0x08008a91
 8008ad0:	08008a91 	.word	0x08008a91
 8008ad4:	08008c13 	.word	0x08008c13
 8008ad8:	08008b3f 	.word	0x08008b3f
 8008adc:	08008bcd 	.word	0x08008bcd
 8008ae0:	08008a91 	.word	0x08008a91
 8008ae4:	08008a91 	.word	0x08008a91
 8008ae8:	08008c35 	.word	0x08008c35
 8008aec:	08008a91 	.word	0x08008a91
 8008af0:	08008b3f 	.word	0x08008b3f
 8008af4:	08008a91 	.word	0x08008a91
 8008af8:	08008a91 	.word	0x08008a91
 8008afc:	08008bd5 	.word	0x08008bd5
 8008b00:	6833      	ldr	r3, [r6, #0]
 8008b02:	1d1a      	adds	r2, r3, #4
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	6032      	str	r2, [r6, #0]
 8008b08:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008b0c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008b10:	2301      	movs	r3, #1
 8008b12:	e09c      	b.n	8008c4e <_printf_i+0x1e6>
 8008b14:	6833      	ldr	r3, [r6, #0]
 8008b16:	6820      	ldr	r0, [r4, #0]
 8008b18:	1d19      	adds	r1, r3, #4
 8008b1a:	6031      	str	r1, [r6, #0]
 8008b1c:	0606      	lsls	r6, r0, #24
 8008b1e:	d501      	bpl.n	8008b24 <_printf_i+0xbc>
 8008b20:	681d      	ldr	r5, [r3, #0]
 8008b22:	e003      	b.n	8008b2c <_printf_i+0xc4>
 8008b24:	0645      	lsls	r5, r0, #25
 8008b26:	d5fb      	bpl.n	8008b20 <_printf_i+0xb8>
 8008b28:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008b2c:	2d00      	cmp	r5, #0
 8008b2e:	da03      	bge.n	8008b38 <_printf_i+0xd0>
 8008b30:	232d      	movs	r3, #45	@ 0x2d
 8008b32:	426d      	negs	r5, r5
 8008b34:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008b38:	4858      	ldr	r0, [pc, #352]	@ (8008c9c <_printf_i+0x234>)
 8008b3a:	230a      	movs	r3, #10
 8008b3c:	e011      	b.n	8008b62 <_printf_i+0xfa>
 8008b3e:	6821      	ldr	r1, [r4, #0]
 8008b40:	6833      	ldr	r3, [r6, #0]
 8008b42:	0608      	lsls	r0, r1, #24
 8008b44:	f853 5b04 	ldr.w	r5, [r3], #4
 8008b48:	d402      	bmi.n	8008b50 <_printf_i+0xe8>
 8008b4a:	0649      	lsls	r1, r1, #25
 8008b4c:	bf48      	it	mi
 8008b4e:	b2ad      	uxthmi	r5, r5
 8008b50:	2f6f      	cmp	r7, #111	@ 0x6f
 8008b52:	4852      	ldr	r0, [pc, #328]	@ (8008c9c <_printf_i+0x234>)
 8008b54:	6033      	str	r3, [r6, #0]
 8008b56:	bf14      	ite	ne
 8008b58:	230a      	movne	r3, #10
 8008b5a:	2308      	moveq	r3, #8
 8008b5c:	2100      	movs	r1, #0
 8008b5e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008b62:	6866      	ldr	r6, [r4, #4]
 8008b64:	60a6      	str	r6, [r4, #8]
 8008b66:	2e00      	cmp	r6, #0
 8008b68:	db05      	blt.n	8008b76 <_printf_i+0x10e>
 8008b6a:	6821      	ldr	r1, [r4, #0]
 8008b6c:	432e      	orrs	r6, r5
 8008b6e:	f021 0104 	bic.w	r1, r1, #4
 8008b72:	6021      	str	r1, [r4, #0]
 8008b74:	d04b      	beq.n	8008c0e <_printf_i+0x1a6>
 8008b76:	4616      	mov	r6, r2
 8008b78:	fbb5 f1f3 	udiv	r1, r5, r3
 8008b7c:	fb03 5711 	mls	r7, r3, r1, r5
 8008b80:	5dc7      	ldrb	r7, [r0, r7]
 8008b82:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008b86:	462f      	mov	r7, r5
 8008b88:	42bb      	cmp	r3, r7
 8008b8a:	460d      	mov	r5, r1
 8008b8c:	d9f4      	bls.n	8008b78 <_printf_i+0x110>
 8008b8e:	2b08      	cmp	r3, #8
 8008b90:	d10b      	bne.n	8008baa <_printf_i+0x142>
 8008b92:	6823      	ldr	r3, [r4, #0]
 8008b94:	07df      	lsls	r7, r3, #31
 8008b96:	d508      	bpl.n	8008baa <_printf_i+0x142>
 8008b98:	6923      	ldr	r3, [r4, #16]
 8008b9a:	6861      	ldr	r1, [r4, #4]
 8008b9c:	4299      	cmp	r1, r3
 8008b9e:	bfde      	ittt	le
 8008ba0:	2330      	movle	r3, #48	@ 0x30
 8008ba2:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008ba6:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008baa:	1b92      	subs	r2, r2, r6
 8008bac:	6122      	str	r2, [r4, #16]
 8008bae:	f8cd a000 	str.w	sl, [sp]
 8008bb2:	464b      	mov	r3, r9
 8008bb4:	aa03      	add	r2, sp, #12
 8008bb6:	4621      	mov	r1, r4
 8008bb8:	4640      	mov	r0, r8
 8008bba:	f7ff fee7 	bl	800898c <_printf_common>
 8008bbe:	3001      	adds	r0, #1
 8008bc0:	d14a      	bne.n	8008c58 <_printf_i+0x1f0>
 8008bc2:	f04f 30ff 	mov.w	r0, #4294967295
 8008bc6:	b004      	add	sp, #16
 8008bc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008bcc:	6823      	ldr	r3, [r4, #0]
 8008bce:	f043 0320 	orr.w	r3, r3, #32
 8008bd2:	6023      	str	r3, [r4, #0]
 8008bd4:	4832      	ldr	r0, [pc, #200]	@ (8008ca0 <_printf_i+0x238>)
 8008bd6:	2778      	movs	r7, #120	@ 0x78
 8008bd8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008bdc:	6823      	ldr	r3, [r4, #0]
 8008bde:	6831      	ldr	r1, [r6, #0]
 8008be0:	061f      	lsls	r7, r3, #24
 8008be2:	f851 5b04 	ldr.w	r5, [r1], #4
 8008be6:	d402      	bmi.n	8008bee <_printf_i+0x186>
 8008be8:	065f      	lsls	r7, r3, #25
 8008bea:	bf48      	it	mi
 8008bec:	b2ad      	uxthmi	r5, r5
 8008bee:	6031      	str	r1, [r6, #0]
 8008bf0:	07d9      	lsls	r1, r3, #31
 8008bf2:	bf44      	itt	mi
 8008bf4:	f043 0320 	orrmi.w	r3, r3, #32
 8008bf8:	6023      	strmi	r3, [r4, #0]
 8008bfa:	b11d      	cbz	r5, 8008c04 <_printf_i+0x19c>
 8008bfc:	2310      	movs	r3, #16
 8008bfe:	e7ad      	b.n	8008b5c <_printf_i+0xf4>
 8008c00:	4826      	ldr	r0, [pc, #152]	@ (8008c9c <_printf_i+0x234>)
 8008c02:	e7e9      	b.n	8008bd8 <_printf_i+0x170>
 8008c04:	6823      	ldr	r3, [r4, #0]
 8008c06:	f023 0320 	bic.w	r3, r3, #32
 8008c0a:	6023      	str	r3, [r4, #0]
 8008c0c:	e7f6      	b.n	8008bfc <_printf_i+0x194>
 8008c0e:	4616      	mov	r6, r2
 8008c10:	e7bd      	b.n	8008b8e <_printf_i+0x126>
 8008c12:	6833      	ldr	r3, [r6, #0]
 8008c14:	6825      	ldr	r5, [r4, #0]
 8008c16:	6961      	ldr	r1, [r4, #20]
 8008c18:	1d18      	adds	r0, r3, #4
 8008c1a:	6030      	str	r0, [r6, #0]
 8008c1c:	062e      	lsls	r6, r5, #24
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	d501      	bpl.n	8008c26 <_printf_i+0x1be>
 8008c22:	6019      	str	r1, [r3, #0]
 8008c24:	e002      	b.n	8008c2c <_printf_i+0x1c4>
 8008c26:	0668      	lsls	r0, r5, #25
 8008c28:	d5fb      	bpl.n	8008c22 <_printf_i+0x1ba>
 8008c2a:	8019      	strh	r1, [r3, #0]
 8008c2c:	2300      	movs	r3, #0
 8008c2e:	6123      	str	r3, [r4, #16]
 8008c30:	4616      	mov	r6, r2
 8008c32:	e7bc      	b.n	8008bae <_printf_i+0x146>
 8008c34:	6833      	ldr	r3, [r6, #0]
 8008c36:	1d1a      	adds	r2, r3, #4
 8008c38:	6032      	str	r2, [r6, #0]
 8008c3a:	681e      	ldr	r6, [r3, #0]
 8008c3c:	6862      	ldr	r2, [r4, #4]
 8008c3e:	2100      	movs	r1, #0
 8008c40:	4630      	mov	r0, r6
 8008c42:	f7f7 fadd 	bl	8000200 <memchr>
 8008c46:	b108      	cbz	r0, 8008c4c <_printf_i+0x1e4>
 8008c48:	1b80      	subs	r0, r0, r6
 8008c4a:	6060      	str	r0, [r4, #4]
 8008c4c:	6863      	ldr	r3, [r4, #4]
 8008c4e:	6123      	str	r3, [r4, #16]
 8008c50:	2300      	movs	r3, #0
 8008c52:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008c56:	e7aa      	b.n	8008bae <_printf_i+0x146>
 8008c58:	6923      	ldr	r3, [r4, #16]
 8008c5a:	4632      	mov	r2, r6
 8008c5c:	4649      	mov	r1, r9
 8008c5e:	4640      	mov	r0, r8
 8008c60:	47d0      	blx	sl
 8008c62:	3001      	adds	r0, #1
 8008c64:	d0ad      	beq.n	8008bc2 <_printf_i+0x15a>
 8008c66:	6823      	ldr	r3, [r4, #0]
 8008c68:	079b      	lsls	r3, r3, #30
 8008c6a:	d413      	bmi.n	8008c94 <_printf_i+0x22c>
 8008c6c:	68e0      	ldr	r0, [r4, #12]
 8008c6e:	9b03      	ldr	r3, [sp, #12]
 8008c70:	4298      	cmp	r0, r3
 8008c72:	bfb8      	it	lt
 8008c74:	4618      	movlt	r0, r3
 8008c76:	e7a6      	b.n	8008bc6 <_printf_i+0x15e>
 8008c78:	2301      	movs	r3, #1
 8008c7a:	4632      	mov	r2, r6
 8008c7c:	4649      	mov	r1, r9
 8008c7e:	4640      	mov	r0, r8
 8008c80:	47d0      	blx	sl
 8008c82:	3001      	adds	r0, #1
 8008c84:	d09d      	beq.n	8008bc2 <_printf_i+0x15a>
 8008c86:	3501      	adds	r5, #1
 8008c88:	68e3      	ldr	r3, [r4, #12]
 8008c8a:	9903      	ldr	r1, [sp, #12]
 8008c8c:	1a5b      	subs	r3, r3, r1
 8008c8e:	42ab      	cmp	r3, r5
 8008c90:	dcf2      	bgt.n	8008c78 <_printf_i+0x210>
 8008c92:	e7eb      	b.n	8008c6c <_printf_i+0x204>
 8008c94:	2500      	movs	r5, #0
 8008c96:	f104 0619 	add.w	r6, r4, #25
 8008c9a:	e7f5      	b.n	8008c88 <_printf_i+0x220>
 8008c9c:	0800977e 	.word	0x0800977e
 8008ca0:	0800978f 	.word	0x0800978f

08008ca4 <__sflush_r>:
 8008ca4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008ca8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008cac:	0716      	lsls	r6, r2, #28
 8008cae:	4605      	mov	r5, r0
 8008cb0:	460c      	mov	r4, r1
 8008cb2:	d454      	bmi.n	8008d5e <__sflush_r+0xba>
 8008cb4:	684b      	ldr	r3, [r1, #4]
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	dc02      	bgt.n	8008cc0 <__sflush_r+0x1c>
 8008cba:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	dd48      	ble.n	8008d52 <__sflush_r+0xae>
 8008cc0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008cc2:	2e00      	cmp	r6, #0
 8008cc4:	d045      	beq.n	8008d52 <__sflush_r+0xae>
 8008cc6:	2300      	movs	r3, #0
 8008cc8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008ccc:	682f      	ldr	r7, [r5, #0]
 8008cce:	6a21      	ldr	r1, [r4, #32]
 8008cd0:	602b      	str	r3, [r5, #0]
 8008cd2:	d030      	beq.n	8008d36 <__sflush_r+0x92>
 8008cd4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008cd6:	89a3      	ldrh	r3, [r4, #12]
 8008cd8:	0759      	lsls	r1, r3, #29
 8008cda:	d505      	bpl.n	8008ce8 <__sflush_r+0x44>
 8008cdc:	6863      	ldr	r3, [r4, #4]
 8008cde:	1ad2      	subs	r2, r2, r3
 8008ce0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008ce2:	b10b      	cbz	r3, 8008ce8 <__sflush_r+0x44>
 8008ce4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008ce6:	1ad2      	subs	r2, r2, r3
 8008ce8:	2300      	movs	r3, #0
 8008cea:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008cec:	6a21      	ldr	r1, [r4, #32]
 8008cee:	4628      	mov	r0, r5
 8008cf0:	47b0      	blx	r6
 8008cf2:	1c43      	adds	r3, r0, #1
 8008cf4:	89a3      	ldrh	r3, [r4, #12]
 8008cf6:	d106      	bne.n	8008d06 <__sflush_r+0x62>
 8008cf8:	6829      	ldr	r1, [r5, #0]
 8008cfa:	291d      	cmp	r1, #29
 8008cfc:	d82b      	bhi.n	8008d56 <__sflush_r+0xb2>
 8008cfe:	4a2a      	ldr	r2, [pc, #168]	@ (8008da8 <__sflush_r+0x104>)
 8008d00:	40ca      	lsrs	r2, r1
 8008d02:	07d6      	lsls	r6, r2, #31
 8008d04:	d527      	bpl.n	8008d56 <__sflush_r+0xb2>
 8008d06:	2200      	movs	r2, #0
 8008d08:	6062      	str	r2, [r4, #4]
 8008d0a:	04d9      	lsls	r1, r3, #19
 8008d0c:	6922      	ldr	r2, [r4, #16]
 8008d0e:	6022      	str	r2, [r4, #0]
 8008d10:	d504      	bpl.n	8008d1c <__sflush_r+0x78>
 8008d12:	1c42      	adds	r2, r0, #1
 8008d14:	d101      	bne.n	8008d1a <__sflush_r+0x76>
 8008d16:	682b      	ldr	r3, [r5, #0]
 8008d18:	b903      	cbnz	r3, 8008d1c <__sflush_r+0x78>
 8008d1a:	6560      	str	r0, [r4, #84]	@ 0x54
 8008d1c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008d1e:	602f      	str	r7, [r5, #0]
 8008d20:	b1b9      	cbz	r1, 8008d52 <__sflush_r+0xae>
 8008d22:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008d26:	4299      	cmp	r1, r3
 8008d28:	d002      	beq.n	8008d30 <__sflush_r+0x8c>
 8008d2a:	4628      	mov	r0, r5
 8008d2c:	f7ff fb4a 	bl	80083c4 <_free_r>
 8008d30:	2300      	movs	r3, #0
 8008d32:	6363      	str	r3, [r4, #52]	@ 0x34
 8008d34:	e00d      	b.n	8008d52 <__sflush_r+0xae>
 8008d36:	2301      	movs	r3, #1
 8008d38:	4628      	mov	r0, r5
 8008d3a:	47b0      	blx	r6
 8008d3c:	4602      	mov	r2, r0
 8008d3e:	1c50      	adds	r0, r2, #1
 8008d40:	d1c9      	bne.n	8008cd6 <__sflush_r+0x32>
 8008d42:	682b      	ldr	r3, [r5, #0]
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d0c6      	beq.n	8008cd6 <__sflush_r+0x32>
 8008d48:	2b1d      	cmp	r3, #29
 8008d4a:	d001      	beq.n	8008d50 <__sflush_r+0xac>
 8008d4c:	2b16      	cmp	r3, #22
 8008d4e:	d11e      	bne.n	8008d8e <__sflush_r+0xea>
 8008d50:	602f      	str	r7, [r5, #0]
 8008d52:	2000      	movs	r0, #0
 8008d54:	e022      	b.n	8008d9c <__sflush_r+0xf8>
 8008d56:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008d5a:	b21b      	sxth	r3, r3
 8008d5c:	e01b      	b.n	8008d96 <__sflush_r+0xf2>
 8008d5e:	690f      	ldr	r7, [r1, #16]
 8008d60:	2f00      	cmp	r7, #0
 8008d62:	d0f6      	beq.n	8008d52 <__sflush_r+0xae>
 8008d64:	0793      	lsls	r3, r2, #30
 8008d66:	680e      	ldr	r6, [r1, #0]
 8008d68:	bf08      	it	eq
 8008d6a:	694b      	ldreq	r3, [r1, #20]
 8008d6c:	600f      	str	r7, [r1, #0]
 8008d6e:	bf18      	it	ne
 8008d70:	2300      	movne	r3, #0
 8008d72:	eba6 0807 	sub.w	r8, r6, r7
 8008d76:	608b      	str	r3, [r1, #8]
 8008d78:	f1b8 0f00 	cmp.w	r8, #0
 8008d7c:	dde9      	ble.n	8008d52 <__sflush_r+0xae>
 8008d7e:	6a21      	ldr	r1, [r4, #32]
 8008d80:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008d82:	4643      	mov	r3, r8
 8008d84:	463a      	mov	r2, r7
 8008d86:	4628      	mov	r0, r5
 8008d88:	47b0      	blx	r6
 8008d8a:	2800      	cmp	r0, #0
 8008d8c:	dc08      	bgt.n	8008da0 <__sflush_r+0xfc>
 8008d8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d92:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008d96:	81a3      	strh	r3, [r4, #12]
 8008d98:	f04f 30ff 	mov.w	r0, #4294967295
 8008d9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008da0:	4407      	add	r7, r0
 8008da2:	eba8 0800 	sub.w	r8, r8, r0
 8008da6:	e7e7      	b.n	8008d78 <__sflush_r+0xd4>
 8008da8:	20400001 	.word	0x20400001

08008dac <_fflush_r>:
 8008dac:	b538      	push	{r3, r4, r5, lr}
 8008dae:	690b      	ldr	r3, [r1, #16]
 8008db0:	4605      	mov	r5, r0
 8008db2:	460c      	mov	r4, r1
 8008db4:	b913      	cbnz	r3, 8008dbc <_fflush_r+0x10>
 8008db6:	2500      	movs	r5, #0
 8008db8:	4628      	mov	r0, r5
 8008dba:	bd38      	pop	{r3, r4, r5, pc}
 8008dbc:	b118      	cbz	r0, 8008dc6 <_fflush_r+0x1a>
 8008dbe:	6a03      	ldr	r3, [r0, #32]
 8008dc0:	b90b      	cbnz	r3, 8008dc6 <_fflush_r+0x1a>
 8008dc2:	f7ff f8ab 	bl	8007f1c <__sinit>
 8008dc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d0f3      	beq.n	8008db6 <_fflush_r+0xa>
 8008dce:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008dd0:	07d0      	lsls	r0, r2, #31
 8008dd2:	d404      	bmi.n	8008dde <_fflush_r+0x32>
 8008dd4:	0599      	lsls	r1, r3, #22
 8008dd6:	d402      	bmi.n	8008dde <_fflush_r+0x32>
 8008dd8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008dda:	f7ff faf0 	bl	80083be <__retarget_lock_acquire_recursive>
 8008dde:	4628      	mov	r0, r5
 8008de0:	4621      	mov	r1, r4
 8008de2:	f7ff ff5f 	bl	8008ca4 <__sflush_r>
 8008de6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008de8:	07da      	lsls	r2, r3, #31
 8008dea:	4605      	mov	r5, r0
 8008dec:	d4e4      	bmi.n	8008db8 <_fflush_r+0xc>
 8008dee:	89a3      	ldrh	r3, [r4, #12]
 8008df0:	059b      	lsls	r3, r3, #22
 8008df2:	d4e1      	bmi.n	8008db8 <_fflush_r+0xc>
 8008df4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008df6:	f7ff fae3 	bl	80083c0 <__retarget_lock_release_recursive>
 8008dfa:	e7dd      	b.n	8008db8 <_fflush_r+0xc>

08008dfc <__swhatbuf_r>:
 8008dfc:	b570      	push	{r4, r5, r6, lr}
 8008dfe:	460c      	mov	r4, r1
 8008e00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e04:	2900      	cmp	r1, #0
 8008e06:	b096      	sub	sp, #88	@ 0x58
 8008e08:	4615      	mov	r5, r2
 8008e0a:	461e      	mov	r6, r3
 8008e0c:	da0d      	bge.n	8008e2a <__swhatbuf_r+0x2e>
 8008e0e:	89a3      	ldrh	r3, [r4, #12]
 8008e10:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008e14:	f04f 0100 	mov.w	r1, #0
 8008e18:	bf14      	ite	ne
 8008e1a:	2340      	movne	r3, #64	@ 0x40
 8008e1c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008e20:	2000      	movs	r0, #0
 8008e22:	6031      	str	r1, [r6, #0]
 8008e24:	602b      	str	r3, [r5, #0]
 8008e26:	b016      	add	sp, #88	@ 0x58
 8008e28:	bd70      	pop	{r4, r5, r6, pc}
 8008e2a:	466a      	mov	r2, sp
 8008e2c:	f000 f862 	bl	8008ef4 <_fstat_r>
 8008e30:	2800      	cmp	r0, #0
 8008e32:	dbec      	blt.n	8008e0e <__swhatbuf_r+0x12>
 8008e34:	9901      	ldr	r1, [sp, #4]
 8008e36:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008e3a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008e3e:	4259      	negs	r1, r3
 8008e40:	4159      	adcs	r1, r3
 8008e42:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008e46:	e7eb      	b.n	8008e20 <__swhatbuf_r+0x24>

08008e48 <__smakebuf_r>:
 8008e48:	898b      	ldrh	r3, [r1, #12]
 8008e4a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008e4c:	079d      	lsls	r5, r3, #30
 8008e4e:	4606      	mov	r6, r0
 8008e50:	460c      	mov	r4, r1
 8008e52:	d507      	bpl.n	8008e64 <__smakebuf_r+0x1c>
 8008e54:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008e58:	6023      	str	r3, [r4, #0]
 8008e5a:	6123      	str	r3, [r4, #16]
 8008e5c:	2301      	movs	r3, #1
 8008e5e:	6163      	str	r3, [r4, #20]
 8008e60:	b003      	add	sp, #12
 8008e62:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008e64:	ab01      	add	r3, sp, #4
 8008e66:	466a      	mov	r2, sp
 8008e68:	f7ff ffc8 	bl	8008dfc <__swhatbuf_r>
 8008e6c:	9f00      	ldr	r7, [sp, #0]
 8008e6e:	4605      	mov	r5, r0
 8008e70:	4639      	mov	r1, r7
 8008e72:	4630      	mov	r0, r6
 8008e74:	f7fe ff3a 	bl	8007cec <_malloc_r>
 8008e78:	b948      	cbnz	r0, 8008e8e <__smakebuf_r+0x46>
 8008e7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e7e:	059a      	lsls	r2, r3, #22
 8008e80:	d4ee      	bmi.n	8008e60 <__smakebuf_r+0x18>
 8008e82:	f023 0303 	bic.w	r3, r3, #3
 8008e86:	f043 0302 	orr.w	r3, r3, #2
 8008e8a:	81a3      	strh	r3, [r4, #12]
 8008e8c:	e7e2      	b.n	8008e54 <__smakebuf_r+0xc>
 8008e8e:	89a3      	ldrh	r3, [r4, #12]
 8008e90:	6020      	str	r0, [r4, #0]
 8008e92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008e96:	81a3      	strh	r3, [r4, #12]
 8008e98:	9b01      	ldr	r3, [sp, #4]
 8008e9a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008e9e:	b15b      	cbz	r3, 8008eb8 <__smakebuf_r+0x70>
 8008ea0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008ea4:	4630      	mov	r0, r6
 8008ea6:	f000 f837 	bl	8008f18 <_isatty_r>
 8008eaa:	b128      	cbz	r0, 8008eb8 <__smakebuf_r+0x70>
 8008eac:	89a3      	ldrh	r3, [r4, #12]
 8008eae:	f023 0303 	bic.w	r3, r3, #3
 8008eb2:	f043 0301 	orr.w	r3, r3, #1
 8008eb6:	81a3      	strh	r3, [r4, #12]
 8008eb8:	89a3      	ldrh	r3, [r4, #12]
 8008eba:	431d      	orrs	r5, r3
 8008ebc:	81a5      	strh	r5, [r4, #12]
 8008ebe:	e7cf      	b.n	8008e60 <__smakebuf_r+0x18>

08008ec0 <memmove>:
 8008ec0:	4288      	cmp	r0, r1
 8008ec2:	b510      	push	{r4, lr}
 8008ec4:	eb01 0402 	add.w	r4, r1, r2
 8008ec8:	d902      	bls.n	8008ed0 <memmove+0x10>
 8008eca:	4284      	cmp	r4, r0
 8008ecc:	4623      	mov	r3, r4
 8008ece:	d807      	bhi.n	8008ee0 <memmove+0x20>
 8008ed0:	1e43      	subs	r3, r0, #1
 8008ed2:	42a1      	cmp	r1, r4
 8008ed4:	d008      	beq.n	8008ee8 <memmove+0x28>
 8008ed6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008eda:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008ede:	e7f8      	b.n	8008ed2 <memmove+0x12>
 8008ee0:	4402      	add	r2, r0
 8008ee2:	4601      	mov	r1, r0
 8008ee4:	428a      	cmp	r2, r1
 8008ee6:	d100      	bne.n	8008eea <memmove+0x2a>
 8008ee8:	bd10      	pop	{r4, pc}
 8008eea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008eee:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008ef2:	e7f7      	b.n	8008ee4 <memmove+0x24>

08008ef4 <_fstat_r>:
 8008ef4:	b538      	push	{r3, r4, r5, lr}
 8008ef6:	4d07      	ldr	r5, [pc, #28]	@ (8008f14 <_fstat_r+0x20>)
 8008ef8:	2300      	movs	r3, #0
 8008efa:	4604      	mov	r4, r0
 8008efc:	4608      	mov	r0, r1
 8008efe:	4611      	mov	r1, r2
 8008f00:	602b      	str	r3, [r5, #0]
 8008f02:	f7f8 f9d8 	bl	80012b6 <_fstat>
 8008f06:	1c43      	adds	r3, r0, #1
 8008f08:	d102      	bne.n	8008f10 <_fstat_r+0x1c>
 8008f0a:	682b      	ldr	r3, [r5, #0]
 8008f0c:	b103      	cbz	r3, 8008f10 <_fstat_r+0x1c>
 8008f0e:	6023      	str	r3, [r4, #0]
 8008f10:	bd38      	pop	{r3, r4, r5, pc}
 8008f12:	bf00      	nop
 8008f14:	200009b8 	.word	0x200009b8

08008f18 <_isatty_r>:
 8008f18:	b538      	push	{r3, r4, r5, lr}
 8008f1a:	4d06      	ldr	r5, [pc, #24]	@ (8008f34 <_isatty_r+0x1c>)
 8008f1c:	2300      	movs	r3, #0
 8008f1e:	4604      	mov	r4, r0
 8008f20:	4608      	mov	r0, r1
 8008f22:	602b      	str	r3, [r5, #0]
 8008f24:	f7f8 f9d7 	bl	80012d6 <_isatty>
 8008f28:	1c43      	adds	r3, r0, #1
 8008f2a:	d102      	bne.n	8008f32 <_isatty_r+0x1a>
 8008f2c:	682b      	ldr	r3, [r5, #0]
 8008f2e:	b103      	cbz	r3, 8008f32 <_isatty_r+0x1a>
 8008f30:	6023      	str	r3, [r4, #0]
 8008f32:	bd38      	pop	{r3, r4, r5, pc}
 8008f34:	200009b8 	.word	0x200009b8

08008f38 <memcpy>:
 8008f38:	440a      	add	r2, r1
 8008f3a:	4291      	cmp	r1, r2
 8008f3c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008f40:	d100      	bne.n	8008f44 <memcpy+0xc>
 8008f42:	4770      	bx	lr
 8008f44:	b510      	push	{r4, lr}
 8008f46:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008f4a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008f4e:	4291      	cmp	r1, r2
 8008f50:	d1f9      	bne.n	8008f46 <memcpy+0xe>
 8008f52:	bd10      	pop	{r4, pc}

08008f54 <_realloc_r>:
 8008f54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f58:	4607      	mov	r7, r0
 8008f5a:	4614      	mov	r4, r2
 8008f5c:	460d      	mov	r5, r1
 8008f5e:	b921      	cbnz	r1, 8008f6a <_realloc_r+0x16>
 8008f60:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008f64:	4611      	mov	r1, r2
 8008f66:	f7fe bec1 	b.w	8007cec <_malloc_r>
 8008f6a:	b92a      	cbnz	r2, 8008f78 <_realloc_r+0x24>
 8008f6c:	f7ff fa2a 	bl	80083c4 <_free_r>
 8008f70:	4625      	mov	r5, r4
 8008f72:	4628      	mov	r0, r5
 8008f74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f78:	f000 f81a 	bl	8008fb0 <_malloc_usable_size_r>
 8008f7c:	4284      	cmp	r4, r0
 8008f7e:	4606      	mov	r6, r0
 8008f80:	d802      	bhi.n	8008f88 <_realloc_r+0x34>
 8008f82:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008f86:	d8f4      	bhi.n	8008f72 <_realloc_r+0x1e>
 8008f88:	4621      	mov	r1, r4
 8008f8a:	4638      	mov	r0, r7
 8008f8c:	f7fe feae 	bl	8007cec <_malloc_r>
 8008f90:	4680      	mov	r8, r0
 8008f92:	b908      	cbnz	r0, 8008f98 <_realloc_r+0x44>
 8008f94:	4645      	mov	r5, r8
 8008f96:	e7ec      	b.n	8008f72 <_realloc_r+0x1e>
 8008f98:	42b4      	cmp	r4, r6
 8008f9a:	4622      	mov	r2, r4
 8008f9c:	4629      	mov	r1, r5
 8008f9e:	bf28      	it	cs
 8008fa0:	4632      	movcs	r2, r6
 8008fa2:	f7ff ffc9 	bl	8008f38 <memcpy>
 8008fa6:	4629      	mov	r1, r5
 8008fa8:	4638      	mov	r0, r7
 8008faa:	f7ff fa0b 	bl	80083c4 <_free_r>
 8008fae:	e7f1      	b.n	8008f94 <_realloc_r+0x40>

08008fb0 <_malloc_usable_size_r>:
 8008fb0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008fb4:	1f18      	subs	r0, r3, #4
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	bfbc      	itt	lt
 8008fba:	580b      	ldrlt	r3, [r1, r0]
 8008fbc:	18c0      	addlt	r0, r0, r3
 8008fbe:	4770      	bx	lr

08008fc0 <_init>:
 8008fc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fc2:	bf00      	nop
 8008fc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008fc6:	bc08      	pop	{r3}
 8008fc8:	469e      	mov	lr, r3
 8008fca:	4770      	bx	lr

08008fcc <_fini>:
 8008fcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fce:	bf00      	nop
 8008fd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008fd2:	bc08      	pop	{r3}
 8008fd4:	469e      	mov	lr, r3
 8008fd6:	4770      	bx	lr
