out: 0
out: 2
out: 4
out: 6
out: 1
out: 3
out: 5
out: 7
out: 9
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /proj/gsd/vivado/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_MultipleToSerial_top glbl -Oenable_linking_all_libraries -prj MultipleToSerial.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s MultipleToSerial -debug wave 
Multi-threading is on. Using 62 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/group/techsup/gaofengz/hls_work/serialize_nobubbles/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/group/techsup/gaofengz/hls_work/serialize_nobubbles/solution1/sim/verilog/MultipleToSerial.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_MultipleToSerial_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/group/techsup/gaofengz/hls_work/serialize_nobubbles/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/group/techsup/gaofengz/hls_work/serialize_nobubbles/solution1/sim/verilog/AESL_axi_s_input_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/group/techsup/gaofengz/hls_work/serialize_nobubbles/solution1/sim/verilog/AESL_axi_s_output_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_output_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/group/techsup/gaofengz/hls_work/serialize_nobubbles/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/group/techsup/gaofengz/hls_work/serialize_nobubbles/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/group/techsup/gaofengz/hls_work/serialize_nobubbles/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/group/techsup/gaofengz/hls_work/serialize_nobubbles/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
WARNING: [VRFC 10-3824] variable 'block_delay' must explicitly be declared as automatic or static [/group/techsup/gaofengz/hls_work/serialize_nobubbles/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:34]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/group/techsup/gaofengz/hls_work/serialize_nobubbles/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/group/techsup/gaofengz/hls_work/serialize_nobubbles/solution1/sim/verilog/fifo_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_monitor
WARNING: [VRFC 10-3824] variable 'AESL_inst_MultipleToSerial_tmp_elements_num_loc_channel_U_idx' must explicitly be declared as automatic or static [/group/techsup/gaofengz/hls_work/serialize_nobubbles/solution1/sim/verilog/fifo_monitor.v:286]
WARNING: [VRFC 10-3824] variable 'AESL_inst_MultipleToSerial_tmp_elements_num_loc_channel_U_pair_tmp' must explicitly be declared as automatic or static [/group/techsup/gaofengz/hls_work/serialize_nobubbles/solution1/sim/verilog/fifo_monitor.v:287]
WARNING: [VRFC 10-3824] variable 'AESL_inst_MultipleToSerial_tmp_elements_num_loc_channel_U_pair_info' must explicitly be declared as automatic or static [/group/techsup/gaofengz/hls_work/serialize_nobubbles/solution1/sim/verilog/fifo_monitor.v:288]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/group/techsup/gaofengz/hls_work/serialize_nobubbles/solution1/sim/verilog/MultipleToSerial_Block_entry4_proc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultipleToSerial_Block_entry4_proc2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/group/techsup/gaofengz/hls_work/serialize_nobubbles/solution1/sim/verilog/MultipleToSerial_Loop_VITIS_LOOP_16_1_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultipleToSerial_Loop_VITIS_LOOP_16_1_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/group/techsup/gaofengz/hls_work/serialize_nobubbles/solution1/sim/verilog/MultipleToSerial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultipleToSerial
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/group/techsup/gaofengz/hls_work/serialize_nobubbles/solution1/sim/verilog/MultipleToSerial_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultipleToSerial_regslice_both
INFO: [VRFC 10-311] analyzing module MultipleToSerial_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/group/techsup/gaofengz/hls_work/serialize_nobubbles/solution1/sim/verilog/MultipleToSerial_tmp_elements_RAM_AUTO_1R1W_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultipleToSerial_tmp_elements_RAM_AUTO_1R1W_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/group/techsup/gaofengz/hls_work/serialize_nobubbles/solution1/sim/verilog/MultipleToSerial_tmp_elements_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultipleToSerial_tmp_elements_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/group/techsup/gaofengz/hls_work/serialize_nobubbles/solution1/sim/verilog/MultipleToSerial_fifo_w32_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultipleToSerial_fifo_w32_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module MultipleToSerial_fifo_w32_d2_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/group/techsup/gaofengz/hls_work/serialize_nobubbles/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [/group/techsup/gaofengz/hls_work/serialize_nobubbles/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:24]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/group/techsup/gaofengz/hls_work/serialize_nobubbles/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:49]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/group/techsup/gaofengz/hls_work/serialize_nobubbles/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:57]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.MultipleToSerial_tmp_elements_RA...
Compiling module xil_defaultlib.MultipleToSerial_tmp_elements_RA...
Compiling module xil_defaultlib.MultipleToSerial_regslice_both(D...
Compiling module xil_defaultlib.MultipleToSerial_Block_entry4_pr...
Compiling module xil_defaultlib.MultipleToSerial_regslice_both
Compiling module xil_defaultlib.MultipleToSerial_Loop_VITIS_LOOP...
Compiling module xil_defaultlib.MultipleToSerial_fifo_w32_d2_S_s...
Compiling module xil_defaultlib.MultipleToSerial_fifo_w32_d2_S(D...
Compiling module xil_defaultlib.MultipleToSerial
Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=288)
Compiling module xil_defaultlib.AESL_axi_s_input_r
Compiling module xil_defaultlib.fifo(DEPTH=5,WIDTH=32)
Compiling module xil_defaultlib.AESL_axi_s_output_r
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.pp_loop_intf(FSM_WIDTH=3)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.fifo_monitor_1
Compiling module xil_defaultlib.apatb_MultipleToSerial_top
Compiling module work.glbl
Built simulation snapshot MultipleToSerial

****** xsim v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

start_gui
INFO: [Common 17-206] Exiting xsim at Tue Aug  2 23:49:30 2022...
out: 0
out: 2
out: 4
out: 6
out: 1
out: 3
out: 5
out: 7
out: 9
