/dts-v1/;

/ {
	model = "Qualcomm Technologies, Inc. Ravelin QRD 4GB DDR";
	compatible = "qcom,ravelin-qrd\0qcom,ravelin\0qcom,qrd";
	qcom,msm-id = <0x25a 0x10000 0x238 0x10000>;
	interrupt-parent = <0x01>;
	#address-cells = <0x02>;
	#size-cells = <0x02>;
	qcom,board-id = <0x1000b 0x600>;

	project-info {
		hwlevel = <0x4d500000 0x00 0x00 0x00>;
		hwid = <0x496e6469 0x61000000 0x00 0x00>;
		boardid = "S88019EP1\0\0\0\0\0\0";
	};

	chosen {
		linux,initrd-end = <0x00 0xb7ffeab8>;
		linux,initrd-start = <0x00 0xb5d79000>;
		kaslr-seed = <0x00 0x00>;
		stdout-path = "/soc/qcom,qup_uart@a88000:115200n8";
		bootargs = "console=ttyMSM0,115200n8 loglevel=6 log_buf_len=2M kernel.panic_on_rcu_stall=1 loop.max_part=7 pcie_ports=compat msm_rtb.filter=0x237 kasan=off rcupdate.rcu_expedited=1 rcu_nocbs=0-7 ftrace_dump_on_oops pstore.compress=none kpti=0 swiotlb=noforce cgroup.memory=nokmem,nosocket kswapd_per_node=1 slub_debug=- allow_file_spec_access cpufreq.default_governor=performance transparent_hugepage=never can.stats_timer=0 disable_dma32=on android12_only.will_be_removed_soon.memblock_nomap_remove=on pcie_ports=compat disable_dma32=on mtdoops.fingerprint=uvite-beta-sky-20240121 swinfo.fingerprint=uvite-beta-sky-20240121 bootconfig  bootinfo.pureason=0x40001 bootinfo.pdreason=0x2 msm_drm.dsi_display0=qcom,mdss_dsi_m19_36_02_0a_fhd_dsc_vid: msm_drm.debugpolicy=0x20 xiaomi_rpmb_enabled=1 rootwait ro init=/init";
		phandle = <0x1f9>;
	};

	memory {
		ddr_manufacturer_id = <0x13>;
		ddr_device_type = <0x07>;
		ufs_ffu_batterystatus = <0x00>;
		ufs_ffu_bootreason = <0x20>;
		ddr_size = <0x04>;
		device_type = "memory";
		reg = <0x00 0x80000000 0x00 0x68e00000 0x00 0xe9500000 0x00 0x00 0x00 0xf1300000 0x00 0xed00000 0x08 0x00 0x00 0x3fe00000 0x08 0x40000000 0x00 0x3c700000 0x08 0x7cd00000 0x00 0x1e00000>;
	};

	ddr-regions {
		region1 = <0x08 0x00 0x00 0x80000000 0x00 0x00 0x00 0x08 0x00 0x100>;
		region0 = <0x00 0x80000000 0x00 0x80000000 0x00 0x00 0x00 0x00 0x00 0x100>;
	};

	reserved-memory {
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		ranges;
		phandle = <0x1fa>;

		hyp_region@80000000 {
			no-map;
			reg = <0x00 0x80000000 0x00 0x600000>;
			phandle = <0x1fb>;
		};

		xbl_dtlog_region@80600000 {
			no-map;
			reg = <0x00 0x80600000 0x00 0x40000>;
			phandle = <0x1fc>;
		};

		xbl_ramdump_region@80640000 {
			no-map;
			reg = <0x00 0x80640000 0x00 0x1c0000>;
			phandle = <0x1fd>;
		};

		aop_image_region@80800000 {
			no-map;
			reg = <0x00 0x80800000 0x00 0x60000>;
			phandle = <0x1fe>;
		};

		aop_cmd_db_region@80860000 {
			compatible = "qcom,cmd-db";
			no-map;
			reg = <0x00 0x80860000 0x00 0x20000>;
			phandle = <0x1ff>;
		};

		aop_config_region@80880000 {
			no-map;
			reg = <0x00 0x80880000 0x00 0x20000>;
			phandle = <0x200>;
		};

		tme_crash_dump_region@808a0000 {
			no-map;
			reg = <0x00 0x808a0000 0x00 0x40000>;
			phandle = <0x201>;
		};

		tme_log_region@808e0000 {
			no-map;
			reg = <0x00 0x808e0000 0x00 0x4000>;
			phandle = <0x202>;
		};

		uefi_log_region@808e4000 {
			no-map;
			reg = <0x00 0x808e4000 0x00 0x10000>;
			phandle = <0x203>;
		};

		smem_region@80900000 {
			no-map;
			reg = <0x00 0x80900000 0x00 0x200000>;
			phandle = <0x139>;
		};

		cpucp_fw_region@80b00000 {
			no-map;
			reg = <0x00 0x80b00000 0x00 0x100000>;
			phandle = <0x204>;
		};

		wlan_msa_mem_region@82a00000 {
			no-map;
			reg = <0x00 0x82a00000 0x00 0x300000>;
			phandle = <0x518>;
		};

		camera_region@84b00000 {
			no-map;
			reg = <0x00 0x84b00000 0x00 0x800000>;
			phandle = <0x205>;
		};

		wpss_moselle_region@85300000 {
			no-map;
			reg = <0x00 0x85300000 0x00 0x1900000>;
			phandle = <0x15c>;
		};

		video_region@86c00000 {
			no-map;
			reg = <0x00 0x86c00000 0x00 0x700000>;
			phandle = <0x206>;
		};

		adsp_region@87300000 {
			no-map;
			reg = <0x00 0x87300000 0x00 0x2900000>;
			phandle = <0x155>;
		};

		ipa_fw_region@89c00000 {
			no-map;
			reg = <0x00 0x89c00000 0x00 0x10000>;
			phandle = <0x207>;
		};

		ipa_gsi_region@89c10000 {
			no-map;
			reg = <0x00 0x89c10000 0x00 0xa000>;
			phandle = <0x15f>;
		};

		gpu_microcode_region@89c1a000 {
			no-map;
			reg = <0x00 0x89c1a000 0x00 0x2000>;
			phandle = <0x34>;
		};

		mpss_region@8a000000 {
			no-map;
			reg = <0x00 0x8a000000 0x00 0xd700000>;
			phandle = <0x159>;
		};

		xbl_sc_region@a6e00000 {
			no-map;
			reg = <0x00 0xa6e00000 0x00 0x40000>;
			phandle = <0x208>;
		};

		global_sync_region@a6f00000 {
			no-map;
			reg = <0x00 0xa6f00000 0x00 0x100000>;
			phandle = <0x209>;
		};

		cpusys_vm_region@e0600000 {
			no-map;
			reg = <0x00 0xe0600000 0x00 0x400000>;
			phandle = <0x187>;
		};

		trust_ui_vm_region@e0b00000 {
			no-map;
			reg = <0x00 0xe0b00000 0x00 0x4af3000>;
			phandle = <0x186>;
		};

		trust_ui_vm_qrtr@e55f3000 {
			no-map;
			reg = <0x00 0xe55f3000 0x00 0x9000>;
			phandle = <0x182>;
		};

		trust_ui_vm_vblk0_ring@e55fc000 {
			no-map;
			reg = <0x00 0xe55fc000 0x00 0x4000>;
			gunyah-label = <0x11>;
			phandle = <0x183>;
		};

		trust_ui_vm_swiotlb@e5600000 {
			no-map;
			reg = <0x00 0xe5600000 0x00 0x100000>;
			gunyah-label = <0x12>;
			phandle = <0x184>;
		};

		tz_stat_region@e8800000 {
			no-map;
			reg = <0x00 0xe8800000 0x00 0x100000>;
			phandle = <0x20a>;
		};

		tags_region@e8900000 {
			no-map;
			reg = <0x00 0xe8900000 0x00 0x680000>;
			phandle = <0x20b>;
		};

		qtee_region@e8f80000 {
			no-map;
			reg = <0x00 0xe8f80000 0x00 0x500000>;
			phandle = <0x20c>;
		};

		trusted_apps_region@e9480000 {
			no-map;
			reg = <0x00 0xe9480000 0x00 0x1200000>;
			phandle = <0x20d>;
		};

		mem_dump_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0xc00000>;
			phandle = <0x122>;
		};

		linux,cma {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x2000000>;
			linux,cma-default;
			phandle = <0x2e>;
		};

		ramoops@97700000 {
			compatible = "ramoops";
			reg = <0x00 0x97700000 0x00 0x200000>;
			pmsg-size = <0x100000>;
			record-size = <0x40000>;
			console-size = <0x80000>;
			phandle = <0x20e>;
		};

		va_md_mem_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x01 0x00 0xfffffffe 0xffffffff>;
			reusable;
			size = <0x00 0x1000000>;
			phandle = <0x14c>;
		};

		user_contig_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x1000000>;
			phandle = <0x35>;
		};

		qseecom_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x1400000>;
			phandle = <0x36>;
		};

		qseecom_ta_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x1000000>;
			phandle = <0x37>;
		};

		adsp_heap_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0xc00000>;
			phandle = <0x14d>;
		};

		audio_cma_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x1c00000>;
			phandle = <0x38>;
		};

		non_secure_display_region {
			compatible = "shared-dma-pool";
			reusable;
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			size = <0x00 0x5c00000>;
			alignment = <0x00 0x400000>;
			phandle = <0x39>;
		};

		cnss_wlan_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x2000000>;
			status = "disabled";
			phandle = <0x1e7>;
		};

		splash_region {
			phandle = <0x641>;
			label = "cont_splash_region";
			reg = <0x00 0xb8000000 0x00 0x2b00000>;
		};
	};

	mem-offline {
		compatible = "qcom,mem-offline";
		offline-sizes = <0x01 0x40000000 0x00 0x40000000 0x01 0xc0000000 0x00 0x80000000 0x02 0xc0000000 0x01 0x40000000>;
		granule = <0x100>;
		mboxes = <0x02 0x00>;
	};

	aliases {
		swr3 = "/soc/spf_core_platform/lpass-cdc/wsa2-macro@31E0000/wsa2_swr_master";
		swr2 = "/soc/spf_core_platform/lpass-cdc/va-macro@33F0000/va_swr_master";
		swr1 = "/soc/spf_core_platform/lpass-cdc/rx-macro@3200000/rx_swr_master";
		swr0 = "/soc/spf_core_platform/lpass-cdc/wsa-macro@3240000/wsa_swr_master";
		serial0 = "/soc/qcom,qup_uart@a88000";
		serial1 = "/soc/qcom,qup_uart@980000";
		hsuart0 = "/soc/qcom,qup_uart@988000";
		ufshc1 = "/soc/ufshc@1d84000";
		mmc0 = "/soc/sdhci@7C4000";
		mmc1 = "/soc/sdhci@8804000";
		phandle = <0x20f>;
	};

	sram@17D09100 {
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		compatible = "mmio-sram";
		reg = <0x00 0x17d09100 0x00 0x200>;
		ranges = <0x00 0x00 0x00 0x17d09100 0x00 0x200>;
		phandle = <0x210>;

		scp-shmem@0 {
			compatible = "arm,scp-shmem";
			reg = <0x00 0x00 0x00 0x200>;
			phandle = <0x12f>;
		};
	};

	firmware {
		phandle = <0x211>;

		qcom_scm {
			compatible = "qcom,scm-v1.1\0qcom,scm";
			qcom,dload-mode = <0x03 0x13000>;
			qcom,max-queues = <0x02>;
			interrupts = <0x00 0x3a2 0x01>;
		};

		qtee_shmbridge {
			compatible = "qcom,tee-shared-memory-bridge";
		};

		qcom_smcinvoke {
			compatible = "qcom,smcinvoke";
		};

		android {
			compatible = "android,firmware";

			vbmeta {
				compatible = "android,vbmeta";
				parts = "vbmeta,boot,system,vendor,dtbo,recovery";
			};
		};
	};

	cpus {
		#address-cells = <0x02>;
		#size-cells = <0x00>;

		cpu@0 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x00 0x00>;
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x64>;
			enable-method = "psci";
			cpu-idle-states = <0x04 0x05>;
			power-domains = <0x06>;
			power-domain-names = "psci";
			qcom,freq-domain = <0x07 0x00 0x08>;
			next-level-cache = <0x08>;
			#cooling-cells = <0x02>;
			phandle = <0x1a>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x09>;
				phandle = <0x08>;

				l3-cache {
					compatible = "arm,arch-cache";
					cache-level = <0x03>;
					phandle = <0x09>;
				};
			};
		};

		cpu@100 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x00 0x100>;
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x64>;
			enable-method = "psci";
			cpu-idle-states = <0x04 0x05>;
			power-domains = <0x0a>;
			power-domain-names = "psci";
			qcom,freq-domain = <0x07 0x00 0x08>;
			next-level-cache = <0x0b>;
			#cooling-cells = <0x02>;
			phandle = <0x1b>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x09>;
				phandle = <0x0b>;
			};
		};

		cpu@200 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x00 0x200>;
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x64>;
			enable-method = "psci";
			cpu-idle-states = <0x04 0x05>;
			power-domains = <0x0c>;
			power-domain-names = "psci";
			qcom,freq-domain = <0x07 0x00 0x08>;
			next-level-cache = <0x0d>;
			#cooling-cells = <0x02>;
			phandle = <0x1c>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x09>;
				phandle = <0x0d>;
			};
		};

		cpu@300 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x00 0x300>;
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x64>;
			enable-method = "psci";
			cpu-idle-states = <0x04 0x05>;
			power-domains = <0x0e>;
			power-domain-names = "psci";
			qcom,freq-domain = <0x07 0x00 0x08>;
			next-level-cache = <0x0f>;
			#cooling-cells = <0x02>;
			phandle = <0x1d>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x09>;
				phandle = <0x0f>;
			};
		};

		cpu@400 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x00 0x400>;
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x64>;
			enable-method = "psci";
			cpu-idle-states = <0x04 0x05>;
			power-domains = <0x10>;
			power-domain-names = "psci";
			next-level-cache = <0x11>;
			#cooling-cells = <0x02>;
			qcom,freq-domain = <0x07 0x00 0x08>;
			phandle = <0x1e>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x09>;
				phandle = <0x11>;
			};
		};

		cpu@500 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x00 0x500>;
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x64>;
			enable-method = "psci";
			cpu-idle-states = <0x04 0x05>;
			power-domains = <0x12>;
			power-domain-names = "psci";
			qcom,freq-domain = <0x07 0x00 0x08>;
			next-level-cache = <0x13>;
			#cooling-cells = <0x02>;
			phandle = <0x1f>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x09>;
				phandle = <0x13>;
			};
		};

		cpu@600 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x00 0x600>;
			capacity-dmips-mhz = <0x799>;
			dynamic-power-coefficient = <0x1e3>;
			enable-method = "psci";
			cpu-idle-states = <0x14 0x15>;
			power-domains = <0x16>;
			power-domain-names = "psci";
			qcom,freq-domain = <0x07 0x01 0x08>;
			next-level-cache = <0x17>;
			#cooling-cells = <0x02>;
			phandle = <0x20>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x09>;
				phandle = <0x17>;
			};
		};

		cpu@700 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x00 0x700>;
			capacity-dmips-mhz = <0x799>;
			dynamic-power-coefficient = <0x1e3>;
			enable-method = "psci";
			cpu-idle-states = <0x14 0x15>;
			power-domains = <0x18>;
			power-domain-names = "psci";
			qcom,freq-domain = <0x07 0x01 0x08>;
			next-level-cache = <0x19>;
			#cooling-cells = <0x02>;
			phandle = <0x21>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x09>;
				phandle = <0x19>;
			};
		};

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x1a>;
				};

				core1 {
					cpu = <0x1b>;
				};

				core2 {
					cpu = <0x1c>;
				};

				core3 {
					cpu = <0x1d>;
				};

				core4 {
					cpu = <0x1e>;
				};

				core5 {
					cpu = <0x1f>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x20>;
				};

				core1 {
					cpu = <0x21>;
				};
			};
		};
	};

	idle-states {
		entry-method = "psci";

		silver-c3 {
			compatible = "arm,idle-state";
			idle-state-name = "pc";
			entry-latency-us = <0x15e>;
			exit-latency-us = <0x384>;
			min-residency-us = <0x6ee>;
			arm,psci-suspend-param = <0x40000003>;
			local-timer-stop;
			phandle = <0x04>;
		};

		silver-c4 {
			compatible = "arm,idle-state";
			idle-state-name = "rail-pc";
			entry-latency-us = <0x320>;
			exit-latency-us = <0x2ee>;
			min-residency-us = <0xffa>;
			arm,psci-suspend-param = <0x40000004>;
			local-timer-stop;
			phandle = <0x05>;
		};

		gold-c3 {
			compatible = "arm,idle-state";
			idle-state-name = "pc";
			entry-latency-us = <0x190>;
			exit-latency-us = <0x60e>;
			min-residency-us = <0x89f>;
			arm,psci-suspend-param = <0x40000003>;
			local-timer-stop;
			phandle = <0x14>;
		};

		gold-c4 {
			compatible = "arm,idle-state";
			idle-state-name = "rail-pc";
			entry-latency-us = <0x258>;
			exit-latency-us = <0x60e>;
			min-residency-us = <0x12b7>;
			arm,psci-suspend-param = <0x40000004>;
			local-timer-stop;
			phandle = <0x15>;
		};

		cluster-d4 {
			compatible = "domain-idle-state";
			idle-state-name = "l3-off";
			entry-latency-us = <0x41a>;
			exit-latency-us = <0x9c4>;
			min-residency-us = <0x14bd>;
			arm,psci-suspend-param = <0x41000044>;
			phandle = <0x12b>;
		};

		cx-ret {
			compatible = "domain-idle-state";
			idle-state-name = "cx-ret";
			entry-latency-us = <0x619>;
			exit-latency-us = <0xaf1>;
			min-residency-us = <0x2166>;
			arm,psci-suspend-param = <0x41003344>;
			phandle = <0x12c>;
		};
	};

	soc {
		interrupt-parent = <0x01>;
		#address-cells = <0x01>;
		#size-cells = <0x01>;
		ranges = <0x00 0x00 0x00 0xffffffff>;
		compatible = "simple-bus";
		phandle = <0x212>;

		kgsl-smmu@3da0000 {
			compatible = "qcom,qsmmu-v500\0qcom,adreno-smmu";
			reg = <0x3da0000 0x10000 0x3dc2000 0x20>;
			reg-names = "base\0tcu-base";
			#iommu-cells = <0x02>;
			qcom,use-3-lvl-tables;
			qcom,num-context-banks-override = <0x05>;
			qcom,num-smr-override = <0x07>;
			#global-interrupts = <0x01>;
			#size-cells = <0x01>;
			#address-cells = <0x01>;
			ranges;
			dma-coherent;
			qcom,regulator-names = "vdd";
			vdd-supply = <0x22>;
			qcom,actlr = <0x00 0x1fff 0x32b>;
			clocks = <0x23 0x08 0x23 0x1c 0x23 0x18 0x24 0x23 0x24 0x24 0x23 0x02>;
			clock-names = "gpu_cc_cx_gmu\0gpu_cc_hub_cx_int\0gpu_cc_hlos1_vote_gpu_smmu\0gcc_gpu_memnoc_gfx\0gcc_gpu_snoc_dvm_gfx\0gpu_cc_ahb";
			interrupts = <0x00 0x2a2 0x04 0x00 0x2a6 0x04 0x00 0x2a7 0x04 0x00 0x2a8 0x04 0x00 0x2a9 0x04 0x00 0x2aa 0x04 0x00 0x2ab 0x04 0x00 0x2ac 0x04 0x00 0x2ad 0x04 0x00 0x2ae 0x04 0x00 0x2af 0x04 0x00 0x2b0 0x04 0x00 0x1a6 0x04>;
			phandle = <0x30>;

			gfx_0_tbu@3dc5000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x3dc5000 0x1000 0x3dc2200 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x00 0x400>;
				phandle = <0x213>;
			};

			gfx_1_tbu@3dc9000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x3dc9000 0x1000 0x3dc2208 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x400 0x400>;
				phandle = <0x214>;
			};
		};

		apps-smmu@15000000 {
			compatible = "qcom,qsmmu-v500";
			reg = <0x15000000 0x100000 0x151e2000 0x20>;
			reg-names = "base\0tcu-base";
			#iommu-cells = <0x02>;
			qcom,use-3-lvl-tables;
			qcom,num-context-banks-override = <0x52>;
			qcom,num-smr-override = <0x85>;
			qcom,handoff-smrs = <0x800 0x402>;
			#global-interrupts = <0x01>;
			#size-cells = <0x01>;
			#address-cells = <0x01>;
			ranges;
			dma-coherent;
			interrupts = <0x00 0x41 0x04 0x00 0x5e 0x04 0x00 0x5f 0x04 0x00 0x60 0x04 0x00 0x29e 0x04 0x00 0x29f 0x04 0x00 0x61 0x04 0x00 0x62 0x04 0x00 0x63 0x04 0x00 0x64 0x04 0x00 0x65 0x04 0x00 0x66 0x04 0x00 0x67 0x04 0x00 0x68 0x04 0x00 0x69 0x04 0x00 0x6a 0x04 0x00 0x6b 0x04 0x00 0x6c 0x04 0x00 0x6d 0x04 0x00 0x6e 0x04 0x00 0x6f 0x04 0x00 0x70 0x04 0x00 0x71 0x04 0x00 0x72 0x04 0x00 0x73 0x04 0x00 0x74 0x04 0x00 0x75 0x04 0x00 0x76 0x04 0x00 0xb5 0x04 0x00 0xb6 0x04 0x00 0xb7 0x04 0x00 0xb8 0x04 0x00 0xb9 0x04 0x00 0xba 0x04 0x00 0xbb 0x04 0x00 0xbc 0x04 0x00 0xbd 0x04 0x00 0xbe 0x04 0x00 0xbf 0x04 0x00 0xc0 0x04 0x00 0x13b 0x04 0x00 0x13c 0x04 0x00 0x13d 0x04 0x00 0x13e 0x04 0x00 0x13f 0x04 0x00 0x140 0x04 0x00 0x141 0x04 0x00 0x142 0x04 0x00 0x143 0x04 0x00 0x144 0x04 0x00 0x145 0x04 0x00 0x146 0x04 0x00 0x147 0x04 0x00 0x148 0x04 0x00 0x149 0x04 0x00 0x14a 0x04 0x00 0x14b 0x04 0x00 0x14c 0x04 0x00 0x14d 0x04 0x00 0x14e 0x04 0x00 0x14f 0x04 0x00 0x150 0x04 0x00 0x151 0x04 0x00 0x152 0x04 0x00 0x153 0x04 0x00 0x154 0x04 0x00 0x155 0x04 0x00 0x156 0x04 0x00 0x157 0x04 0x00 0x158 0x04 0x00 0x159 0x04 0x00 0x18b 0x04 0x00 0x18c 0x04 0x00 0x18d 0x04 0x00 0x18e 0x04 0x00 0x18f 0x04 0x00 0x190 0x04 0x00 0x191 0x04 0x00 0x192 0x04 0x00 0x193 0x04 0x00 0x194 0x04 0x00 0x195 0x04 0x00 0x196 0x04 0x00 0x197 0x04 0x00 0x198 0x04 0x00 0x199 0x04 0x00 0x1a2 0x04 0x00 0x1a3 0x04 0x00 0x19c 0x04 0x00 0x1a5 0x04 0x00 0x2c3 0x04 0x00 0x1a7 0x04 0x00 0x1a8 0x04 0x00 0x1a9 0x04 0x00 0x2b2 0x04 0x00 0x2b3 0x04 0x00 0x2b4 0x04>;
			qcom,actlr = <0x1980 0x3f 0x103 0x1900 0x3f 0x01 0x1800 0xff 0x01 0x800 0x7ff 0x01>;
			clocks = <0x24 0x90>;
			clock-names = "gcc_hlos1_vote_mmu_tcu_clk";
			interconnects = <0x25 0x02 0x26 0x24f>;
			qcom,active-only;
			phandle = <0x2f>;

			anoc_1_tbu@151e5000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151e5000 0x1000 0x151e2200 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x00 0x400>;
				qcom,micro-idle;
				clocks = <0x24 0x8b>;
				clock-names = "gcc_hlos1_vote_aggre_noc_mmu_tbu1_clk";
				interconnects = <0x25 0x02 0x26 0x243>;
				qcom,active-only;
				phandle = <0x215>;
			};

			anoc_2_tbu@151e9000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151e9000 0x1000 0x151e2208 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x400 0x400>;
				qcom,micro-idle;
				clocks = <0x24 0x8c>;
				clock-names = "gcc_hlos1_vote_aggre_noc_mmu_tbu2_clk";
				interconnects = <0x25 0x02 0x26 0x243>;
				qcom,active-only;
				phandle = <0x216>;
			};

			mnoc_hf_0_tbu@151ed000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151ed000 0x1000 0x151e2210 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x800 0x400>;
				qcom,micro-idle;
				qcom,regulator-names = "vdd";
				vdd-supply = <0x27>;
				clocks = <0x24 0x8d>;
				clock-names = "gcc_hlos1_vote_mmnoc_mmu_tbu_hf0_clk";
				interconnects = <0x28 0x0d 0x29 0x200>;
				qcom,active-only;
				phandle = <0x217>;
			};

			mnoc_hf_1_tbu@151f1000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151f1000 0x1000 0x151e2218 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0xc00 0x400>;
				qcom,micro-idle;
				qcom,regulator-names = "vdd";
				vdd-supply = <0x2a>;
				clocks = <0x24 0x8e>;
				clock-names = "gcc_hlos1_vote_mmnoc_mmu_tbu_hf1_clk";
				interconnects = <0x28 0x0d 0x29 0x200>;
				qcom,active-only;
				phandle = <0x218>;
			};

			lpass_tbu@151f5000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151f5000 0x1000 0x151e2220 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x1000 0x400>;
				qcom,micro-idle;
				clocks = <0x24 0x89>;
				clock-names = "gcc_hlos1_vote_aggre_noc_mmu_audio_tbu_clk";
				interconnects = <0x2b 0x28 0x29 0x200>;
				qcom,active-only;
				phandle = <0x219>;
			};

			pcie_tbu@151f9000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151f9000 0x1000 0x151e2228 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x1400 0x400>;
				qcom,micro-idle;
				clocks = <0x24 0x8a>;
				clock-names = "gcc_hlos1_vote_aggre_noc_mmu_pcie_tbu_clk";
				interconnects = <0x2c 0x2f 0x29 0x200>;
				qcom,active-only;
				phandle = <0x21a>;
			};

			sf_0_tbu@151fd000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151fd000 0x1000 0x151e2230 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x1800 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0x2d>;
				qcom,micro-idle;
				clocks = <0x24 0x8f>;
				clock-names = "gcc_hlos1_vote_mmnoc_mmu_tbu_sf0_clk";
				interconnects = <0x28 0x0f 0x29 0x200>;
				qcom,active-only;
				phandle = <0x21b>;
			};
		};

		dma_dev@0x0 {
			compatible = "qcom,iommu-dma";
			memory-region = <0x2e>;
		};

		iommu_test_device {
			compatible = "qcom,iommu-debug-test";

			usecase0_apps {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <0x2f 0x7e0 0x00>;
			};

			usecase1_apps_fastmap {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <0x2f 0x7e0 0x00>;
				qcom,iommu-dma = "fastmap";
			};

			usecase2_apps_atomic {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <0x2f 0x7e0 0x00>;
				qcom,iommu-dma = "atomic";
			};

			usecase3_apps_dma {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <0x2f 0x7e0 0x00>;
				qcom,iommu-dma = "atomic";
			};

			usecase4_apps_coherent {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <0x2f 0x7e1 0x00>;
				dma-coherent;
			};

			usecase5_kgsl_dma {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <0x30 0x07 0x400>;
			};

			usecase6_kgsl_coherent {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <0x30 0x407 0x400>;
				dma-coherent;
			};

			usecase7_apps_secure {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <0x2f 0x7e0 0x00>;
				qcom,iommu-dma = "atomic";
				qcom,iommu-vmid = <0x0a>;
			};
		};

		qcom,kgsl-3d0@3d00000 {
			compatible = "qcom,kgsl-3d0\0qcom,adreno-gpu-gen6-3-26-0";
			status = "ok";
			reg = <0x3d00000 0x40000 0x3d61000 0x800 0x3d7d000 0x1d000 0x3d9e000 0x1000 0x10900000 0x80000>;
			reg-names = "kgsl_3d0_reg_memory\0cx_dbgc\0gmu_wrapper\0cx_misc\0qdss_gfx";
			interrupts = <0x00 0x12c 0x04 0x00 0x11e 0x04>;
			interrupt-names = "kgsl_3d0_irq\0freq_limiter_irq";
			resets = <0x23 0x09>;
			reset-names = "freq_limiter_irq_clear";
			clocks = <0x23 0x13 0x23 0x08 0x24 0x14 0x24 0x23 0x23 0x1c 0x23 0x18 0x31 0x23 0x08 0x23 0x1c 0x23 0x18 0x24 0x23 0x24 0x24 0x23 0x02>;
			clock-names = "core_clk\0gmu_clk\0mem_clk\0mem_iface_clk\0hub_cx_int_clk\0smmu_vote\0apb_pclk\0gpu_cc_cx_gmu\0gpu_cc_hub_cx_int\0gpu_cc_hlos1_vote_gpu_smmu\0gcc_gpu_memnoc_gfx\0gcc_gpu_snoc_dvm_gfx\0gpu_cc_ahb";
			regulator-names = "vddcx\0vdd";
			vddcx-supply = <0x22>;
			vdd-supply = <0x32>;
			qcom,chipid = <0x6010300>;
			qcom,gpu-model = "Adreno613v1";
			qcom,no-nap;
			qcom,min-access-length = <0x20>;
			qcom,ubwc-mode = <0x02>;
			qcom,gpu-qdss-stm = <0x161c0000 0x40000>;
			qcom,tzone-names = "gpuss";
			interconnects = <0x25 0x15 0x29 0x200>;
			interconnect-names = "gpu_icc_path";
			qcom,bus-table-ddr7 = <0x00 0xbebc2 0x209a8e 0x2dc6c0 0x3c9e30 0x50a524 0x5caf6a 0x65ce03 0x7f22ff>;
			qcom,bus-table-ddr8 = <0x00 0xbebc2 0x1ae1b6 0x209a8e 0x28973c 0x2dc6c0 0x5caf6a 0x65ce03 0x7cb163 0xa3140c 0xbe7f17>;
			qcom,enable-ca-jump;
			qcom,ca-busy-penalty = <0x2ee0>;
			nvmem-cells = <0x33>;
			nvmem-cell-names = "speed_bin";
			#cooling-cells = <0x02>;
			phandle = <0x179>;

			zap-shader {
				memory-region = <0x34>;
			};

			qcom,gpu-mempools {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				compatible = "qcom,gpu-mempools";

				qcom,gpu-mempool@0 {
					reg = <0x00>;
					qcom,mempool-page-size = <0x1000>;
					qcom,mempool-reserved = <0x800>;
				};

				qcom,gpu-mempool@1 {
					reg = <0x01>;
					qcom,mempool-page-size = <0x2000>;
					qcom,mempool-reserved = <0x400>;
				};

				qcom,gpu-mempool@2 {
					reg = <0x02>;
					qcom,mempool-page-size = <0x10000>;
					qcom,mempool-reserved = <0x100>;
				};

				qcom,gpu-mempool@3 {
					reg = <0x03>;
					qcom,mempool-page-size = <0x20000>;
					qcom,mempool-reserved = <0x80>;
				};

				qcom,gpu-mempool@4 {
					reg = <0x04>;
					qcom,mempool-page-size = <0x40000>;
					qcom,mempool-reserved = <0x50>;
				};

				qcom,gpu-mempool@5 {
					reg = <0x05>;
					qcom,mempool-page-size = <0x100000>;
					qcom,mempool-reserved = <0x20>;
				};
			};

			qcom,gpu-pwrlevel-bins {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				compatible = "qcom,gpu-pwrlevel-bins";

				qcom,gpu-pwrlevels-0 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0x00>;
					qcom,initial-pwrlevel = <0x06>;
					qcom,ca-target-pwrlevel = <0x05>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x00>;
						qcom,gpu-freq = <0x3c336080>;
						qcom,level = <0x1a0>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x08>;
						qcom,bus-max-ddr7 = <0x08>;
						qcom,bus-freq-ddr8 = <0x0a>;
						qcom,bus-min-ddr8 = <0x0a>;
						qcom,bus-max-ddr8 = <0x0a>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x01>;
						qcom,gpu-freq = <0x38ec24c0>;
						qcom,level = <0x180>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x08>;
						qcom,bus-max-ddr7 = <0x08>;
						qcom,bus-freq-ddr8 = <0x09>;
						qcom,bus-min-ddr8 = <0x09>;
						qcom,bus-max-ddr8 = <0x0a>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x02>;
						qcom,gpu-freq = <0x32a9f880>;
						qcom,level = <0x140>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x07>;
						qcom,bus-max-ddr7 = <0x08>;
						qcom,bus-freq-ddr8 = <0x09>;
						qcom,bus-min-ddr8 = <0x08>;
						qcom,bus-max-ddr8 = <0x0a>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x03>;
						qcom,gpu-freq = <0x2d98f940>;
						qcom,level = <0x100>;
						qcom,bus-freq-ddr7 = <0x07>;
						qcom,bus-min-ddr7 = <0x06>;
						qcom,bus-max-ddr7 = <0x08>;
						qcom,bus-freq-ddr8 = <0x08>;
						qcom,bus-min-ddr8 = <0x07>;
						qcom,bus-max-ddr8 = <0x09>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x04>;
						qcom,gpu-freq = <0x240f9140>;
						qcom,level = <0xc0>;
						qcom,bus-freq-ddr7 = <0x05>;
						qcom,bus-min-ddr7 = <0x04>;
						qcom,bus-max-ddr7 = <0x07>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-min-ddr8 = <0x06>;
						qcom,bus-max-ddr8 = <0x08>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x05>;
						qcom,gpu-freq = <0x1dcd6500>;
						qcom,level = <0x80>;
						qcom,bus-freq-ddr7 = <0x04>;
						qcom,bus-min-ddr7 = <0x02>;
						qcom,bus-max-ddr7 = <0x05>;
						qcom,bus-freq-ddr8 = <0x06>;
						qcom,bus-min-ddr8 = <0x05>;
						qcom,bus-max-ddr8 = <0x07>;
					};

					qcom,gpu-pwrlevel@6 {
						reg = <0x06>;
						qcom,gpu-freq = <0x1443fd00>;
						qcom,level = <0x40>;
						qcom,bus-freq-ddr7 = <0x02>;
						qcom,bus-min-ddr7 = <0x02>;
						qcom,bus-max-ddr7 = <0x04>;
						qcom,bus-freq-ddr8 = <0x03>;
						qcom,bus-min-ddr8 = <0x03>;
						qcom,bus-max-ddr8 = <0x06>;
					};
				};

				qcom,gpu-pwrlevels-1 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0xd5>;
					qcom,initial-pwrlevel = <0x06>;
					qcom,ca-target-pwrlevel = <0x05>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x00>;
						qcom,gpu-freq = <0x3c336080>;
						qcom,level = <0x1a0>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x08>;
						qcom,bus-max-ddr7 = <0x08>;
						qcom,bus-freq-ddr8 = <0x0a>;
						qcom,bus-min-ddr8 = <0x0a>;
						qcom,bus-max-ddr8 = <0x0a>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x01>;
						qcom,gpu-freq = <0x38ec24c0>;
						qcom,level = <0x180>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x08>;
						qcom,bus-max-ddr7 = <0x08>;
						qcom,bus-freq-ddr8 = <0x09>;
						qcom,bus-min-ddr8 = <0x09>;
						qcom,bus-max-ddr8 = <0x0a>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x02>;
						qcom,gpu-freq = <0x32a9f880>;
						qcom,level = <0x140>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x07>;
						qcom,bus-max-ddr7 = <0x08>;
						qcom,bus-freq-ddr8 = <0x09>;
						qcom,bus-min-ddr8 = <0x08>;
						qcom,bus-max-ddr8 = <0x0a>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x03>;
						qcom,gpu-freq = <0x2d98f940>;
						qcom,level = <0x100>;
						qcom,bus-freq-ddr7 = <0x07>;
						qcom,bus-min-ddr7 = <0x06>;
						qcom,bus-max-ddr7 = <0x08>;
						qcom,bus-freq-ddr8 = <0x08>;
						qcom,bus-min-ddr8 = <0x07>;
						qcom,bus-max-ddr8 = <0x09>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x04>;
						qcom,gpu-freq = <0x240f9140>;
						qcom,level = <0xc0>;
						qcom,bus-freq-ddr7 = <0x05>;
						qcom,bus-min-ddr7 = <0x04>;
						qcom,bus-max-ddr7 = <0x07>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-min-ddr8 = <0x06>;
						qcom,bus-max-ddr8 = <0x08>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x05>;
						qcom,gpu-freq = <0x1dcd6500>;
						qcom,level = <0x80>;
						qcom,bus-freq-ddr7 = <0x04>;
						qcom,bus-min-ddr7 = <0x02>;
						qcom,bus-max-ddr7 = <0x05>;
						qcom,bus-freq-ddr8 = <0x06>;
						qcom,bus-min-ddr8 = <0x05>;
						qcom,bus-max-ddr8 = <0x07>;
					};

					qcom,gpu-pwrlevel@6 {
						reg = <0x06>;
						qcom,gpu-freq = <0x1443fd00>;
						qcom,level = <0x40>;
						qcom,bus-freq-ddr7 = <0x02>;
						qcom,bus-min-ddr7 = <0x02>;
						qcom,bus-max-ddr7 = <0x04>;
						qcom,bus-freq-ddr8 = <0x03>;
						qcom,bus-min-ddr8 = <0x03>;
						qcom,bus-max-ddr8 = <0x06>;
					};
				};

				qcom,gpu-pwrlevels-2 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0xc9>;
					qcom,initial-pwrlevel = <0x05>;
					qcom,ca-target-pwrlevel = <0x04>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x00>;
						qcom,gpu-freq = <0x38ec24c0>;
						qcom,level = <0x180>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x08>;
						qcom,bus-max-ddr7 = <0x08>;
						qcom,bus-freq-ddr8 = <0x0a>;
						qcom,bus-min-ddr8 = <0x09>;
						qcom,bus-max-ddr8 = <0x0a>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x01>;
						qcom,gpu-freq = <0x32a9f880>;
						qcom,level = <0x140>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x07>;
						qcom,bus-max-ddr7 = <0x08>;
						qcom,bus-freq-ddr8 = <0x09>;
						qcom,bus-min-ddr8 = <0x08>;
						qcom,bus-max-ddr8 = <0x0a>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x02>;
						qcom,gpu-freq = <0x2d98f940>;
						qcom,level = <0x100>;
						qcom,bus-freq-ddr7 = <0x07>;
						qcom,bus-min-ddr7 = <0x06>;
						qcom,bus-max-ddr7 = <0x08>;
						qcom,bus-freq-ddr8 = <0x08>;
						qcom,bus-min-ddr8 = <0x07>;
						qcom,bus-max-ddr8 = <0x09>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x03>;
						qcom,gpu-freq = <0x240f9140>;
						qcom,level = <0xc0>;
						qcom,bus-freq-ddr7 = <0x05>;
						qcom,bus-min-ddr7 = <0x04>;
						qcom,bus-max-ddr7 = <0x07>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-min-ddr8 = <0x06>;
						qcom,bus-max-ddr8 = <0x08>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x04>;
						qcom,gpu-freq = <0x1dcd6500>;
						qcom,level = <0x80>;
						qcom,bus-freq-ddr7 = <0x04>;
						qcom,bus-min-ddr7 = <0x02>;
						qcom,bus-max-ddr7 = <0x05>;
						qcom,bus-freq-ddr8 = <0x06>;
						qcom,bus-min-ddr8 = <0x05>;
						qcom,bus-max-ddr8 = <0x07>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x05>;
						qcom,gpu-freq = <0x1443fd00>;
						qcom,level = <0x40>;
						qcom,bus-freq-ddr7 = <0x02>;
						qcom,bus-min-ddr7 = <0x02>;
						qcom,bus-max-ddr7 = <0x04>;
						qcom,bus-freq-ddr8 = <0x03>;
						qcom,bus-min-ddr8 = <0x03>;
						qcom,bus-max-ddr8 = <0x06>;
					};
				};

				qcom,gpu-pwrlevels-3 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0xa2>;
					qcom,initial-pwrlevel = <0x03>;
					qcom,ca-target-pwrlevel = <0x02>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x00>;
						qcom,gpu-freq = <0x2d98f940>;
						qcom,level = <0x100>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x06>;
						qcom,bus-max-ddr7 = <0x08>;
						qcom,bus-freq-ddr8 = <0x0a>;
						qcom,bus-min-ddr8 = <0x07>;
						qcom,bus-max-ddr8 = <0x0a>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x01>;
						qcom,gpu-freq = <0x240f9140>;
						qcom,level = <0xc0>;
						qcom,bus-freq-ddr7 = <0x05>;
						qcom,bus-min-ddr7 = <0x04>;
						qcom,bus-max-ddr7 = <0x07>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-min-ddr8 = <0x06>;
						qcom,bus-max-ddr8 = <0x08>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x02>;
						qcom,gpu-freq = <0x1dcd6500>;
						qcom,level = <0x80>;
						qcom,bus-freq-ddr7 = <0x04>;
						qcom,bus-min-ddr7 = <0x02>;
						qcom,bus-max-ddr7 = <0x05>;
						qcom,bus-freq-ddr8 = <0x06>;
						qcom,bus-min-ddr8 = <0x05>;
						qcom,bus-max-ddr8 = <0x07>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x03>;
						qcom,gpu-freq = <0x1443fd00>;
						qcom,level = <0x40>;
						qcom,bus-freq-ddr7 = <0x02>;
						qcom,bus-min-ddr7 = <0x02>;
						qcom,bus-max-ddr7 = <0x04>;
						qcom,bus-freq-ddr8 = <0x03>;
						qcom,bus-min-ddr8 = <0x03>;
						qcom,bus-max-ddr8 = <0x06>;
					};
				};
			};
		};

		qcom,kgsl-iommu@3da0000 {
			compatible = "qcom,kgsl-smmu-v2";
			reg = <0x3da0000 0x40000>;
			vddcx-supply = <0x22>;
			phandle = <0x21c>;

			gfx3d_user {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0x30 0x00 0x400>;
				qcom,iommu-dma = "disabled";
				phandle = <0x21d>;
			};

			gfx3d_secure {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0x30 0x02 0x400>;
				qcom,iommu-dma = "disabled";
				phandle = <0x21e>;
			};
		};

		qcom,dma-heaps {
			compatible = "qcom,dma-heaps";

			qcom,user_contig {
				qcom,dma-heap-name = "qcom,user-contig";
				qcom,dma-heap-type = <0x02>;
				memory-region = <0x35>;
			};

			qcom,qseecom {
				qcom,dma-heap-name = "qcom,qseecom";
				qcom,dma-heap-type = <0x02>;
				memory-region = <0x36>;
			};

			qcom,qseecom_ta {
				qcom,dma-heap-name = "qcom,qseecom-ta";
				qcom,dma-heap-type = <0x02>;
				memory-region = <0x37>;
			};

			qcom,audio_ml {
				qcom,dma-heap-name = "qcom,audio-ml";
				qcom,dma-heap-type = <0x02>;
				memory-region = <0x38>;
			};

			qcom,display {
				qcom,dma-heap-name = "qcom,display";
				qcom,dma-heap-type = <0x02>;
				qcom,max-align = <0x09>;
				memory-region = <0x39>;
				phandle = <0x21f>;
			};
		};

		ssusb@a600000 {
			compatible = "qcom,dwc-usb3-msm";
			reg = <0xa600000 0x100000>;
			reg-names = "core_base";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			USB3_GDSC-supply = <0x3a>;
			clocks = <0x24 0x71 0x24 0x13 0x24 0x0b 0x24 0x73 0x24 0x76>;
			clock-names = "core_clk\0iface_clk\0bus_aggr_clk\0utmi_clk\0sleep_clk";
			resets = <0x24 0x12>;
			reset-names = "core_reset";
			interrupts-extended = <0x3b 0x0e 0x01 0x01 0x00 0x82 0x04 0x3b 0x11 0x04 0x3b 0x0f 0x01>;
			interrupt-names = "dp_hs_phy_irq\0pwr_event_irq\0ss_phy_irq\0dm_hs_phy_irq";
			qcom,use-pdc-interrupts;
			qcom,core-clk-rate = <0x7f28155>;
			qcom,core-clk-rate-hs = <0x3f940ab>;
			qcom,pm-qos-latency = <0x02>;
			qcom,num-gsi-evt-buffs = <0x03>;
			qcom,gsi-reg-offset = <0xfc 0x110 0x120 0x130 0x144 0x1a4>;
			usb-role-switch;
			interconnect-names = "usb-ddr\0usb-ipa\0ddr-usb";
			interconnects = <0x3c 0x36 0x29 0x200 0x3c 0x36 0x3d 0x20f 0x25 0x02 0x3d 0x226>;
			extcon = <0x3e>;
			phandle = <0x220>;

			dwc3@a600000 {
				compatible = "snps,dwc3";
				reg = <0xa600000 0xd800>;
				iommus = <0x2f 0x540 0x00>;
				qcom,iommu-dma = "atomic";
				qcom,iommu-dma-addr-pool = <0x90000000 0x60000000>;
				dma-coherent;
				interrupts = <0x00 0x85 0x04>;
				usb-phy = <0x3f 0x40>;
				snps,has-lpm-erratum;
				snps,hird-threshold = [00];
				snps,is-utmi-l1-suspend;
				snps,dis-u1-entry-quirk;
				snps,dis-u2-entry-quirk;
				snps,dis_u2_susphy_quirk;
				snps,dis_u3_susphy_quirk;
				tx-fifo-resize;
				dr_mode = "otg";
				maximum-speed = "high-speed";
				usb-role-switch;
			};

			port {

				endpoint {
					remote-endpoint = <0x41>;
					phandle = <0x163>;
				};
			};
		};

		hsphy@88e3000 {
			compatible = "qcom,usb-hsphy-snps-femto";
			reg = <0x88e3000 0x11c 0x88e2000 0x04>;
			reg-names = "hsusb_phy_base\0eud_enable_reg";
			vdd-supply = <0x42>;
			vdda18-supply = <0x43>;
			vdda33-supply = <0x44>;
			qcom,vdd-voltage-level = <0x00 0xd6d80 0xe09c0>;
			clocks = <0x45 0x00 0x24 0x19>;
			clock-names = "ref_clk_src\0ref_clk";
			resets = <0x24 0x0d>;
			reset-names = "phy_reset";
			qcom,param-override-seq = <0x66 0x6c 0x0a 0x70 0x1c 0x74>;
			phandle = <0x3f>;
		};

		usb_nop_phy {
			compatible = "usb-nop-xceiv";
			phandle = <0x40>;
		};

		ssphy@88e8000 {
			compatible = "qcom,usb-ssphy-qmp-dp-combo";
			reg = <0x88e8000 0x3000>;
			reg-names = "qmp_phy_base";
			status = "disabled";
			vdd-supply = <0x46>;
			qcom,vdd-voltage-level = <0x00 0xdea80 0xdea80>;
			qcom,vdd-max-load-uA = <0xb798>;
			core-supply = <0x47>;
			clocks = <0x24 0x78 0x24 0x7b 0x24 0x7c 0x48 0x45 0x00 0x24 0x7a 0x24 0x77>;
			clock-names = "aux_clk\0pipe_clk\0pipe_clk_mux\0pipe_clk_ext_src\0ref_clk_src\0com_aux_clk\0ref_clk";
			resets = <0x24 0x13 0x24 0x15>;
			reset-names = "global_phy_reset\0phy_reset";
			pinctrl-names = "default";
			pinctrl-0 = <0x49>;
			qcom,qmp-phy-reg-offset = <0x1c14 0x1f08 0x1f14 0x1c40 0x1c00 0x1c44 0xffff 0x08 0x04 0x1c 0x00 0x10 0x1c8c>;
			qcom,qmp-phy-init-seq = <0x1010 0x01 0x101c 0x31 0x1020 0x01 0x1024 0xde 0x1028 0x07 0x1030 0xde 0x1034 0x07 0x1050 0x0a 0x1060 0x20 0x1074 0x06 0x1078 0x06 0x107c 0x16 0x1080 0x16 0x1084 0x36 0x1088 0x36 0x1094 0x1a 0x10a4 0x04 0x10ac 0x14 0x10b0 0x34 0x10b4 0x34 0x10b8 0x82 0x10bc 0x82 0x10c4 0x82 0x10cc 0xab 0x10d0 0xea 0x10d4 0x02 0x10d8 0xab 0x10dc 0xea 0x10e0 0x02 0x110c 0x02 0x1110 0x24 0x1118 0x24 0x111c 0x02 0x1158 0x01 0x116c 0x08 0x11ac 0xca 0x11b0 0x1e 0x11b4 0xca 0x11b8 0x1e 0x11bc 0x11 0x1234 0x00 0x1238 0x00 0x123c 0x16 0x1240 0x0e 0x1284 0x35 0x128c 0x3f 0x1290 0x7f 0x1294 0x3f 0x12a4 0x12 0x12e4 0x21 0x1408 0x09 0x1414 0x04 0x1430 0x2f 0x1434 0x7f 0x143c 0xff 0x1440 0x0f 0x1444 0x99 0x144c 0x08 0x1450 0x08 0x1454 0x00 0x1458 0x04 0x14d4 0x54 0x14d8 0x0f 0x14ec 0x0f 0x14f0 0x4a 0x14f4 0x0a 0x14f8 0xc0 0x14fc 0x00 0x1510 0x47 0x151c 0x04 0x1524 0x0e 0x155c 0xbb 0x1560 0x7b 0x1564 0xbb 0x1568 0x3d 0x156c 0xdb 0x1570 0x64 0x1574 0x24 0x1578 0xd2 0x157c 0x13 0x1580 0xa9 0x15a0 0x04 0x15a4 0x38 0x1460 0xa0 0x15a8 0x0c 0x14dc 0x00 0x15b0 0x10 0x1634 0x00 0x1638 0x00 0x163c 0x16 0x1640 0x0e 0x1684 0x35 0x168c 0x3f 0x1690 0x7f 0x1694 0x3f 0x16a4 0x12 0x16e4 0x21 0x1808 0x09 0x1814 0x04 0x1830 0x2f 0x1834 0x7f 0x183c 0xff 0x1840 0x0f 0x1844 0x99 0x184c 0x08 0x1850 0x08 0x1854 0x00 0x1858 0x04 0x18d4 0x54 0x18d8 0x0f 0x18ec 0x0f 0x18f0 0x4a 0x18f4 0x0a 0x18f8 0xc0 0x18fc 0x00 0x1910 0x47 0x191c 0x04 0x1924 0x0e 0x195c 0xbb 0x1960 0x7b 0x1964 0xbb 0x1968 0x3c 0x196c 0xdb 0x1970 0x64 0x1974 0x24 0x1978 0xd2 0x197c 0x13 0x1980 0xa9 0x19a0 0x04 0x19a4 0x38 0x1860 0xa0 0x19a8 0x0c 0x18dc 0x00 0x1f40 0x40 0x1f44 0x00 0x1d90 0xe7 0x1d94 0x03 0x19b0 0x10 0x1cc4 0xc4 0x1cc8 0x89 0x1ccc 0x20 0x1cd8 0x13 0x1cdc 0x21 0x1d88 0xaa 0x1db0 0x0a 0x1dc0 0x88 0x1dc4 0x13 0x1dd0 0x0c 0x1ddc 0x4b 0x1dec 0x10 0x1f18 0xf8 0x1f3c 0x07>;
			phandle = <0x221>;
		};

		usb_audio_qmi_dev {
			compatible = "qcom,usb-audio-qmi-dev";
			iommus = <0x2f 0x100f 0x00>;
			qcom,iommu-dma = "disabled";
			qcom,usb-audio-stream-id = <0x0f>;
			qcom,usb-audio-intr-num = <0x02>;
		};

		audio_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-audio-etm0";
			qcom,inst-id = <0x05>;
			atid = <0x28>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x4a>;
						phandle = <0x85>;
					};
				};
			};
		};

		tpdm_lpass_lpi {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-tpdm-lpass-lpi";
			qcom,dummy-source;
			atid = <0x1a>;
			phandle = <0x222>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x4b>;
						phandle = <0x87>;
					};
				};
			};
		};

		tpdm@10844000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10844000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-lpass";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			atid = <0x4a>;
			phandle = <0x223>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x4c>;
						phandle = <0x8b>;
					};
				};
			};
		};

		tpdm@10c38000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c38000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-dl-lpass";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			atid = <0x4a>;
			phandle = <0x224>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x4d>;
						phandle = <0xe4>;
					};
				};
			};
		};

		lpass_stm {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-lpass-stm";
			qcom,dummy-source;
			atid = <0x19>;
			phandle = <0x225>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x4e>;
						phandle = <0x86>;
					};
				};
			};
		};

		tpdm@10b09000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10b09000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x47>;
			coresight-name = "coresight-tpdm-swao-prio-0";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x226>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x4f>;
						phandle = <0xf8>;
					};
				};
			};
		};

		tpdm@10b0a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10b0a000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x47>;
			coresight-name = "coresight-tpdm-swao-prio-1";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x227>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x50>;
						phandle = <0xf9>;
					};
				};
			};
		};

		tpdm@10b0b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10b0b000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x47>;
			coresight-name = "coresight-tpdm-swao-prio-2";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x228>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x51>;
						phandle = <0xfa>;
					};
				};
			};
		};

		tpdm@10b0c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10b0c000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x47>;
			coresight-name = "coresight-tpdm-swao-prio-3";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x229>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x52>;
						phandle = <0xfb>;
					};
				};
			};
		};

		tpdm@10b0d000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10b0d000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x47>;
			coresight-name = "coresight-tpdm-swao-1";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x22a>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x53>;
						phandle = <0xfc>;
					};
				};
			};
		};

		tpdm@10d20000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10d20000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-ddr-ch01";
			atid = <0x4e>;
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x93>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x54>;
						phandle = <0x8d>;
					};
				};
			};
		};

		tpdm@10d00000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10d00000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x4e>;
			coresight-name = "coresight-tpdm-ddr";
			status = "disabled";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x95>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x55>;
						phandle = <0x90>;
					};
				};
			};
		};

		tpdm@10d01000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10d01000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x4e>;
			coresight-name = "coresight-tpdm-shrm";
			status = "disabled";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			qcom,cmb-msr-skip;
			phandle = <0x97>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x56>;
						phandle = <0x91>;
					};
				};
			};
		};

		tpdm@10900000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10900000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-gpu";
			atid = <0x4f>;
			status = "disabled";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x22b>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x57>;
						phandle = <0x89>;
					};
				};
			};
		};

		tpdm@10841000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10841000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-prng";
			atid = <0x4e>;
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x22c>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x58>;
						phandle = <0xbc>;
					};
				};
			};
		};

		tpdm@109d0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x109d0000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x4e>;
			coresight-name = "coresight-tpdm-qm";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x22d>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x59>;
						phandle = <0xbd>;
					};
				};
			};
		};

		tpdm@1082c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x1082c000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x4e>;
			coresight-name = "coresight-tpdm-gcc";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x22e>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x5a>;
						phandle = <0xbe>;
					};
				};
			};
		};

		tpdm@10840000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10840000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x4e>;
			coresight-name = "coresight-tpdm-vsense";
			status = "disabled";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x22f>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x5b>;
						phandle = <0xbf>;
					};
				};
			};
		};

		tpdm@10c23000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c23000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x4e>;
			coresight-name = "coresight-tpdm-emmc";
			status = "disabled";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x230>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x5c>;
						phandle = <0xe2>;
					};
				};
			};
		};

		tpdm@10c20000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c20000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x4e>;
			coresight-name = "coresight-tpdm-sdcc";
			status = "disabled";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			qcom,cmb-msr-skip;
			phandle = <0x231>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x5d>;
						phandle = <0xdd>;
					};
				};
			};
		};

		tpdm@10c22000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c22000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x4e>;
			coresight-name = "coresight-tpdm-ipa";
			status = "disabled";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			qcom,cmb-msr-skip;
			phandle = <0x232>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x5e>;
						phandle = <0xc0>;
					};
				};
			};
		};

		tpdm@10850000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10850000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x4e>;
			coresight-name = "coresight-tpdm-pimem";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x233>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x5f>;
						phandle = <0xc1>;
					};
				};
			};
		};

		tpdm@10c28000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c28000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x4e>;
			coresight-name = "coresight-tpdm-dlct";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x234>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x60>;
						phandle = <0xc2>;
					};
				};
			};
		};

		tpdm@10c29000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c29000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x4e>;
			coresight-name = "coresight-tpdm-ipcc";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x235>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x61>;
						phandle = <0xc3>;
					};
				};
			};
		};

		tpdm@10C48000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c48000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x65>;
			coresight-name = "coresight-tpdm-dl-west";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x236>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x62>;
						phandle = <0xde>;
					};
				};
			};
		};

		snoc {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-snoc";
			qcom,dummy-source;
			atid = <0x7d>;
			phandle = <0x237>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x63>;
						phandle = <0xeb>;
					};
				};
			};
		};

		tpdm@1000f000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x1000f000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x41>;
			coresight-name = "coresight-tpdm-spdm";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x238>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x64>;
						phandle = <0xe9>;
					};
				};
			};
		};

		stm@10002000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb962>;
			reg = <0x10002000 0x1000 0x16280000 0x180000>;
			reg-names = "stm-base\0stm-stimulus-base";
			atid = <0x10>;
			coresight-name = "coresight-stm";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x239>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x65>;
						phandle = <0xee>;
					};
				};
			};
		};

		tpdm@10003000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10003000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x41>;
			coresight-name = "coresight-tpdm-dcc";
			qcom,hw-enable-check;
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x23a>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x66>;
						phandle = <0xe8>;
					};
				};
			};
		};

		tpdm@10ac0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10ac0000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x4f>;
			coresight-name = "coresight-tpdm-dlct2-dsb";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x23b>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x67>;
						phandle = <0xd6>;
					};
				};
			};
		};

		tpdm@10ac1000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10ac1000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x4f>;
			coresight-name = "coresight-tpdm-dlct2-cmb";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			qcom,cmb-msr-skip;
			status = "disabled";
			phandle = <0x23c>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x68>;
						phandle = <0xd7>;
					};
				};
			};
		};

		tpdm@109c0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x109c0000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x4f>;
			coresight-name = "coresight-tpdm-dl-south-dsb";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			qcom,cmb-msr-skip;
			phandle = <0xcd>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x69>;
						phandle = <0xc9>;
					};
				};
			};
		};

		tpdm@109c1000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x109c1000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x4f>;
			coresight-name = "coresight-tpdm-dl-south-cmb";
			clocks = <0x31>;
			status = "disabled";
			clock-names = "apb_pclk";
			qcom,cmb-msr-skip;
			phandle = <0xcf>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x6a>;
						phandle = <0xca>;
					};
				};
			};
		};

		tpdm@10c00000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c00000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x4f>;
			coresight-name = "coresight-tpdm-rdpm";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			qcom,cmb-msr-skip;
			status = "disabled";
			phandle = <0x9b>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x6b>;
						phandle = <0x98>;
					};
				};
			};
		};

		tpdm@10c01000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c01000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x4f>;
			coresight-name = "coresight-tpdm-rdpm-mx";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			qcom,cmb-msr-skip;
			status = "disabled";
			phandle = <0x9d>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x6c>;
						phandle = <0x99>;
					};
				};
			};
		};

		tpdm@128a0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x128a0000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x42>;
			coresight-name = "coresight-tpdm-llm-silver";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x23d>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x6d>;
						phandle = <0xb0>;
					};
				};
			};
		};

		tpdm@12860000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x12860000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x42>;
			coresight-name = "coresight-tpdm-actpm";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x23e>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x6e>;
						phandle = <0xb1>;
					};
				};
			};
		};

		tpdm@12861000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x12861000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x42>;
			coresight-name = "coresight-tpdm-apss";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x23f>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x6f>;
						phandle = <0xb2>;
					};
				};
			};
		};

		tpdm@10800000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10800000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x43>;
			coresight-name = "coresight-tpdm-modem-0";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x240>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x70>;
						phandle = <0xa4>;
					};
				};
			};
		};

		tpdm@10801000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10801000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x43>;
			coresight-name = "coresight-tpdm-modem-1";
			status = "disabled";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			qcom,cmb-msr-skip;
			phandle = <0x241>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x71>;
						phandle = <0xa5>;
					};
				};
			};
		};

		modem_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-modem-etm0";
			qcom,inst-id = <0x02>;
			atid = <0x24 0x25>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x72>;
						phandle = <0xa7>;
					};
				};
			};
		};

		modem2_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-modem2-etm0";
			qcom,inst-id = <0x0b>;
			atid = <0x27>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x73>;
						phandle = <0xac>;
					};
				};
			};
		};

		modem_diag {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-modem-diag";
			qcom,dummy-source;
			atid = <0x32>;
			phandle = <0x242>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x74>;
						phandle = <0xaa>;
					};
				};
			};
		};

		tpdm@109A4000 {
			compatible = "qcom,coresight-dummy";
			qcom,dummy-source;
			atid = <0x18>;
			coresight-name = "coresight-tpdm-wcss";
			phandle = <0x243>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x75>;
						phandle = <0xcb>;
					};
				};
			};
		};

		tpdm@10cc9000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10cc9000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x55>;
			coresight-name = "coresight-tpdm-tmess-prng";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			status = "disabled";
			phandle = <0x244>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x76>;
						phandle = <0x9e>;
					};
				};
			};
		};

		tpdm@10cc0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10cc0000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x55>;
			coresight-name = "coresight-tpdm-tmess-0";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			status = "disabled";
			phandle = <0x245>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x77>;
						phandle = <0x9f>;
					};
				};
			};
		};

		tpdm@10cc1000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10cc1000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x55>;
			coresight-name = "coresight-tpdm-tmess-1";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			status = "disabled";
			phandle = <0x246>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x78>;
						phandle = <0xa0>;
					};
				};
			};
		};

		tpdm@10c70000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c70000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x4e>;
			coresight-name = "coresight-tpdm-wpss-dsb";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x80>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x79>;
						phandle = <0x7c>;
					};
				};
			};
		};

		tpdm@10c71000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c71000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x4e>;
			coresight-name = "coresight-tpdm-wpss-cmb";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x82>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x7a>;
						phandle = <0x7d>;
					};
				};
			};
		};

		wpss_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-wpss-etm0";
			qcom,inst-id = <0x03>;
			atid = <0x2c>;
			phandle = <0x84>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x7b>;
						phandle = <0x7e>;
					};
				};
			};
		};

		funnel@10c73000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10c73000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-wpss";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x247>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x7c>;
						phandle = <0x79>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x7d>;
						phandle = <0x7a>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x7e>;
						phandle = <0x7b>;
					};
				};
			};

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x7f>;
						source = <0x80>;
						phandle = <0xb7>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x81>;
						source = <0x82>;
						phandle = <0xb8>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x83>;
						source = <0x84>;
						phandle = <0xc6>;
					};
				};
			};
		};

		funnel@10b44000 {
			compatible = "arm,coresight-static-funnel";
			coresight-name = "coresight-funnel-lpass_lpi";
			phandle = <0x248>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x85>;
						phandle = <0x4a>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x86>;
						phandle = <0x4e>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0x87>;
						phandle = <0x4b>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x88>;
						phandle = <0xfe>;
					};
				};
			};
		};

		funnel@10902000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10902000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-gfx_dl";
			status = "disabled";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x249>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x89>;
						phandle = <0x57>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x8a>;
						phandle = <0xd5>;
					};
				};
			};
		};

		funnel@10846000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10846000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-lpass";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x24a>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x8b>;
						phandle = <0x4c>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x8c>;
						phandle = <0xe3>;
					};
				};
			};
		};

		funnel@10d22000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10d22000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-ddr_ch01";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x24b>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x8d>;
						phandle = <0x54>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x8e>;
						phandle = <0x8f>;
					};
				};
			};
		};

		funnel@10d03000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10d03000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-ddr_dl0";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x24c>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x8f>;
						phandle = <0x8e>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x90>;
						phandle = <0x55>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x91>;
						phandle = <0x56>;
					};
				};
			};

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x92>;
						source = <0x93>;
						phandle = <0xb9>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x94>;
						source = <0x95>;
						phandle = <0xba>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x96>;
						source = <0x97>;
						phandle = <0xbb>;
					};
				};
			};
		};

		funnel@10c02000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10c02000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dlct1";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x24d>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x98>;
						phandle = <0x6b>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x99>;
						phandle = <0x6c>;
					};
				};
			};

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x9a>;
						source = <0x9b>;
						phandle = <0xd3>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x9c>;
						source = <0x9d>;
						phandle = <0xd4>;
					};
				};
			};
		};

		tpda@10cc4000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x10cc4000 0x1000>;
			reg-names = "tpda-base";
			qcom,cmb-elem-size = <0x00 0x20 0x01 0x40 0x02 0x20>;
			qcom,dsb-elem-size = <0x01 0x20>;
			qcom,tpda-atid = <0x55>;
			coresight-name = "coresight-tpda-tmess";
			status = "disabled";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x24e>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x9e>;
						phandle = <0x76>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x9f>;
						phandle = <0x77>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0xa0>;
						phandle = <0x78>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xa1>;
						phandle = <0xa2>;
					};
				};
			};
		};

		funnel@10cc5000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10cc5000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-tmess";
			status = "disabled";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x24f>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0xa2>;
						phandle = <0xa1>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xa3>;
						phandle = <0xec>;
					};
				};
			};
		};

		tpda@10803000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x10803000 0x1000>;
			reg-names = "tpda-base";
			qcom,tpda-atid = <0x43>;
			qcom,dsb-elem-size = <0x00 0x20>;
			qcom,cmb-elem-size = <0x00 0x40>;
			coresight-name = "coresight-tpda-modem";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x250>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0xa4>;
						phandle = <0x70>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0xa5>;
						phandle = <0x71>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xa6>;
						phandle = <0xad>;
					};
				};
			};
		};

		funnel@1080d000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x1080d000 0x1000 0x1080c000 0x1000>;
			reg-names = "funnel-base-dummy\0funnel-base-real";
			coresight-name = "coresight-funnel-modem_q6_dup";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			qcom,duplicate-funnel;
			phandle = <0x251>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0xa7>;
						phandle = <0x72>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xa8>;
						phandle = <0xa9>;
					};
				};
			};
		};

		funnel@1080c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x1080c000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-modem_q6";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x252>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0xa9>;
						phandle = <0xa8>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0xaa>;
						phandle = <0x74>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xab>;
						phandle = <0xae>;
					};
				};
			};
		};

		funnel@10804000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10804000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-modem";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x253>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0xac>;
						phandle = <0x73>;
					};
				};

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0xad>;
						phandle = <0xa6>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0xae>;
						phandle = <0xab>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xaf>;
						phandle = <0xf0>;
					};
				};
			};
		};

		tpda@12863000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x12863000 0x1000>;
			reg-names = "tpda-base";
			qcom,tpda-atid = <0x42>;
			qcom,dsb-elem-size = <0x04 0x20>;
			qcom,cmb-elem-size = <0x00 0x20 0x03 0x40>;
			coresight-name = "coresight-tpda-apss";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x254>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0xb0>;
						phandle = <0x6d>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0xb1>;
						phandle = <0x6e>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0xb2>;
						phandle = <0x6f>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xb3>;
						phandle = <0xb5>;
					};
				};
			};
		};

		funnel@12810000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x12810000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-apss";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x255>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0xb4>;
						phandle = <0x119>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0xb5>;
						phandle = <0xb3>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xb6>;
						phandle = <0xc7>;
					};
				};
			};
		};

		tpda@10c2b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x10c2b000 0x1000>;
			reg-names = "tpda-base";
			qcom,tpda-atid = <0x4e>;
			qcom,dsb-elem-size = <0x05 0x20 0x09 0x20 0x0b 0x20 0x14 0x20 0x15 0x20 0x19 0x20 0x1a 0x20>;
			qcom,cmb-elem-size = <0x06 0x20 0x0b 0x20 0x0c 0x40 0x13 0x20 0x16 0x20 0x18 0x40 0x19 0x40 0x1b 0x40>;
			coresight-name = "coresight-tpda-dlct0";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x256>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0xb7>;
						phandle = <0x7f>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0xb8>;
						phandle = <0x81>;
					};
				};

				port@9 {
					reg = <0x09>;

					endpoint {
						remote-endpoint = <0xb9>;
						phandle = <0x92>;
					};
				};

				port@c {
					reg = <0x0b>;

					endpoint {
						remote-endpoint = <0xba>;
						phandle = <0x94>;
					};
				};

				port@d {
					reg = <0x0c>;

					endpoint {
						remote-endpoint = <0xbb>;
						phandle = <0x96>;
					};
				};

				port@13 {
					reg = <0x13>;

					endpoint {
						remote-endpoint = <0xbc>;
						phandle = <0x58>;
					};
				};

				port@14 {
					reg = <0x14>;

					endpoint {
						remote-endpoint = <0xbd>;
						phandle = <0x59>;
					};
				};

				port@15 {
					reg = <0x15>;

					endpoint {
						remote-endpoint = <0xbe>;
						phandle = <0x5a>;
					};
				};

				port@16 {
					reg = <0x16>;

					endpoint {
						remote-endpoint = <0xbf>;
						phandle = <0x5b>;
					};
				};

				port@18 {
					reg = <0x18>;

					endpoint {
						remote-endpoint = <0xc0>;
						phandle = <0x5e>;
					};
				};

				port@19 {
					reg = <0x19>;

					endpoint {
						remote-endpoint = <0xc1>;
						phandle = <0x5f>;
					};
				};

				port@1a {
					reg = <0x1a>;

					endpoint {
						remote-endpoint = <0xc2>;
						phandle = <0x60>;
					};
				};

				port@1b {
					reg = <0x1b>;

					endpoint {
						remote-endpoint = <0xc3>;
						phandle = <0x61>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xc4>;
						phandle = <0xc5>;
					};
				};
			};
		};

		funnel@10c2c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10c2c000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dlct0";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x257>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0xc5>;
						phandle = <0xc4>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0xc6>;
						phandle = <0x83>;
					};
				};

				port@7 {
					reg = <0x07>;

					endpoint {
						remote-endpoint = <0xc7>;
						phandle = <0xb6>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xc8>;
						phandle = <0xf2>;
					};
				};
			};
		};

		funnel@109c3000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x109c3000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dl_south";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x258>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0xc9>;
						phandle = <0x69>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0xca>;
						phandle = <0x6a>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0xcb>;
						phandle = <0x75>;
					};
				};
			};

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0xcc>;
						source = <0xcd>;
						phandle = <0xd1>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0xce>;
						source = <0xcf>;
						phandle = <0xd2>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0xd0>;
						phandle = <0xda>;
					};
				};
			};
		};

		tpda@10ac3000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x10ac3000 0x1000>;
			reg-names = "tpda-base";
			qcom,tpda-atid = <0x4f>;
			qcom,dsb-elem-size = <0x07 0x20 0x11 0x20 0x1a 0x20>;
			qcom,cmb-elem-size = <0x08 0x40 0x0d 0x40 0x0e 0x40 0x1b 0x40>;
			coresight-name = "coresight-tpda-dlct2";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x259>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@7 {
					reg = <0x07>;

					endpoint {
						remote-endpoint = <0xd1>;
						phandle = <0xcc>;
					};
				};

				port@8 {
					reg = <0x08>;

					endpoint {
						remote-endpoint = <0xd2>;
						phandle = <0xce>;
					};
				};

				port@d {
					reg = <0x0d>;

					endpoint {
						remote-endpoint = <0xd3>;
						phandle = <0x9a>;
					};
				};

				port@e {
					reg = <0x0e>;

					endpoint {
						remote-endpoint = <0xd4>;
						phandle = <0x9c>;
					};
				};

				port@11 {
					reg = <0x11>;

					endpoint {
						remote-endpoint = <0xd5>;
						phandle = <0x8a>;
					};
				};

				port@1a {
					reg = <0x1a>;

					endpoint {
						remote-endpoint = <0xd6>;
						phandle = <0x67>;
					};
				};

				port@1b {
					reg = <0x1b>;

					endpoint {
						remote-endpoint = <0xd7>;
						phandle = <0x68>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xd8>;
						phandle = <0xd9>;
					};
				};
			};
		};

		funnel@10ac4000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10ac4000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dlct2";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x25a>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0xd9>;
						phandle = <0xd8>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0xda>;
						phandle = <0xd0>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0xdb>;
						phandle = <0xe7>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xdc>;
						phandle = <0xf3>;
					};
				};
			};
		};

		tpda@10c4a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x10c4a000 0x1000>;
			reg-names = "tpda-base";
			qcom,tpda-atid = <0x65>;
			coresight-name = "coresight-tpda-dl-west";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			qcom,cmb-elem-size = <0x00 0x20 0x0a 0x20>;
			phandle = <0x25b>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0xdd>;
						phandle = <0x5d>;
					};
				};

				port@10 {
					reg = <0x0a>;

					endpoint {
						remote-endpoint = <0xde>;
						phandle = <0x62>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xdf>;
						phandle = <0xe0>;
					};
				};
			};
		};

		funnel@10c4b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10c4b000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dl-west";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x25c>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0xe0>;
						phandle = <0xdf>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xe1>;
						phandle = <0xf1>;
					};
				};
			};
		};

		tpda@10c3a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x10c3a000 0x1000>;
			reg-names = "tpda-base";
			qcom,tpda-atid = <0x4a>;
			coresight-name = "coresight-tpda-dl-lpass";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			qcom,cmb-elem-size = <0x00 0x20>;
			qcom,dsb-elem-size = <0x02 0x20 0x0a 0x20>;
			phandle = <0x25d>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0xe2>;
						phandle = <0x5c>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0xe3>;
						phandle = <0x8c>;
					};
				};

				port@10 {
					reg = <0x0a>;

					endpoint {
						remote-endpoint = <0xe4>;
						phandle = <0x4d>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xe5>;
						phandle = <0xe6>;
					};
				};
			};
		};

		funnel@10c3b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10c3b000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dl-lpass";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x25e>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0xe6>;
						phandle = <0xe5>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xe7>;
						phandle = <0xdb>;
					};
				};
			};
		};

		tpda@10004000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x10004000 0x1000>;
			reg-names = "tpda-base";
			qcom,tpda-atid = <0x41>;
			coresight-name = "coresight-tpda-qdss";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			qcom,cmb-elem-size = <0x00 0x20 0x01 0x20>;
			phandle = <0x25f>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0xe8>;
						phandle = <0x66>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0xe9>;
						phandle = <0x64>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xea>;
						phandle = <0xed>;
					};
				};
			};
		};

		funnel@10041000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10041000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-in0";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x260>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0xeb>;
						phandle = <0x63>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0xec>;
						phandle = <0xa3>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0xed>;
						phandle = <0xea>;
					};
				};

				port@7 {
					reg = <0x07>;

					endpoint {
						remote-endpoint = <0xee>;
						phandle = <0x65>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xef>;
						phandle = <0xf6>;
					};
				};
			};
		};

		funnel@10042000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10042000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-in1";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x261>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0xf0>;
						phandle = <0xaf>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0xf1>;
						phandle = <0xe1>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0xf2>;
						phandle = <0xc8>;
					};
				};

				port@7 {
					reg = <0x07>;

					endpoint {
						remote-endpoint = <0xf3>;
						phandle = <0xdc>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xf4>;
						phandle = <0xf5>;
					};
				};
			};
		};

		funnel@10045000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10045000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-merg";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x262>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0xf5>;
						phandle = <0xf4>;
					};
				};

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0xf6>;
						phandle = <0xef>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xf7>;
						phandle = <0x100>;
					};
				};
			};
		};

		tpda@10b08000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x10b08000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-aoss";
			qcom,tpda-atid = <0x47>;
			qcom,cmb-elem-size = <0x00 0x40 0x01 0x40 0x02 0x40 0x03 0x40>;
			qcom,dsb-elem-size = <0x04 0x20>;
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x263>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0xf8>;
						phandle = <0x4f>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0xf9>;
						phandle = <0x50>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0xfa>;
						phandle = <0x51>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0xfb>;
						phandle = <0x52>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0xfc>;
						phandle = <0x53>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xfd>;
						phandle = <0xff>;
					};
				};
			};
		};

		funnel@10b04000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10b04000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-aoss";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x264>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0xfe>;
						phandle = <0x88>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0xff>;
						phandle = <0xfd>;
					};
				};

				port@7 {
					reg = <0x07>;

					endpoint {
						remote-endpoint = <0x100>;
						phandle = <0xf7>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x101>;
						phandle = <0x103>;
					};
				};
			};
		};

		dummy_sink {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-eud";
			qcom,dummy-sink;
			phandle = <0x265>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x102>;
						phandle = <0x107>;
					};
				};
			};
		};

		tmc@10b05000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb961>;
			reg = <0x10b05000 0x1000>;
			reg-names = "tmc-base";
			coresight-name = "coresight-tmc-etf";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x266>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x103>;
						phandle = <0x101>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x104>;
						phandle = <0x105>;
					};
				};
			};
		};

		replicator@10b06000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb909>;
			reg = <0x10b06000 0x1000>;
			reg-names = "replicator-base";
			coresight-name = "coresight-replicator_swao";
			qcom,replicator-loses-context;
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x267>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x105>;
						phandle = <0x104>;
					};
				};
			};

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {

					endpoint {
						remote-endpoint = <0x106>;
						phandle = <0x108>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x107>;
						phandle = <0x102>;
					};
				};
			};
		};

		replicator@10046000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb909>;
			reg = <0x10046000 0x1000>;
			reg-names = "replicator-base";
			coresight-name = "coresight-replicator_qdss";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x268>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x108>;
						phandle = <0x106>;
					};
				};
			};

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {

					endpoint {
						remote-endpoint = <0x109>;
						phandle = <0x10a>;
					};
				};
			};
		};

		replicator@1004e000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb909>;
			reg = <0x1004e000 0x1000>;
			reg-names = "replicator-base";
			coresight-name = "coresight-replicator_etr";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x269>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x10a>;
						phandle = <0x109>;
					};
				};
			};

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x10b>;
						phandle = <0x10e>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x10c>;
						phandle = <0x10f>;
					};
				};
			};
		};

		tmc@10048000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb961>;
			reg = <0x10048000 0x1000 0x10064000 0x16000>;
			reg-names = "tmc-base\0bam-base";
			qcom,iommu-dma = "bypass";
			iommus = <0x2f 0x4e0 0x00 0x2f 0x520 0x00>;
			qcom,iommu-dma-addr-pool = <0x00 0xffc00000>;
			qcom,sw-usb;
			dma-coherent;
			coresight-name = "coresight-tmc-etr";
			coresight-csr = <0x10d>;
			csr-atid-offset = <0xf8>;
			csr-irqctrl-offset = <0x6c>;
			byte-cntr-name = "byte-cntr";
			byte-cntr-class-name = "coresight-tmc-etr-stream";
			interrupts = <0x00 0x10e 0x01>;
			interrupt-names = "byte-cntr-irq";
			arm,scatter-gather;
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x26a>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x10e>;
						phandle = <0x10b>;
					};
				};
			};
		};

		tmc@1004f000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb961>;
			reg = <0x1004f000 0x1000>;
			reg-names = "tmc-base";
			coresight-name = "coresight-tmc-etr1";
			iommus = <0x2f 0x500 0x00>;
			qcom,iommu-dma-addr-pool = <0x00 0xffc00000>;
			dma-coherent;
			coresight-csr = <0x10d>;
			csr-atid-offset = <0x108>;
			csr-irqctrl-offset = <0x70>;
			byte-cntr-name = "byte-cntr1";
			byte-cntr-class-name = "coresight-tmc-etr1-stream";
			interrupts = <0x00 0x10d 0x01>;
			interrupt-names = "byte-cntr-irq";
			arm,scatter-gather;
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x26b>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x10f>;
						phandle = <0x10c>;
					};
				};
			};
		};

		csr@10001000 {
			compatible = "qcom,coresight-csr";
			reg = <0x10001000 0x1000>;
			reg-names = "csr-base";
			coresight-name = "coresight-csr";
			qcom,usb-bam-support;
			qcom,perflsheot-set-support;
			qcom,hwctrl-set-support;
			qcom,set-byte-cntr-support;
			qcom,blk-size = <0x01>;
			phandle = <0x10d>;
		};

		csr@10b11000 {
			compatible = "qcom,coresight-csr";
			reg = <0x10b11000 0x1000 0x10b110f8 0x50>;
			reg-names = "csr-base\0msr-base";
			coresight-name = "coresight-swao-csr";
			qcom,timestamp-support;
			qcom,msr-support;
			qcom,blk-size = <0x01>;
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x26c>;
		};

		cti@10010000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10010000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-qc_cti";
			qcom,extended_cti;
			clocks = <0x31>;
			clock-names = "apb_pclk";
			qcom,cti-gpio-trigout = <0x10>;
			pinctrl-names = "cti-trigout-pctrl";
			pinctrl-0 = <0x110>;
			phandle = <0x26d>;
		};

		cti@10c2a000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10c2a000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-cti0";
			qcom,extended_cti;
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x26e>;
		};

		cti@109C2000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x109c2000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-dl_south_cti0";
			qcom,extended_cti;
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x26f>;
		};

		cti@10d02000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10d02000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-ddr_dl_0_cti_0";
			qcom,extended_cti;
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x270>;
		};

		cti@10d0c000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10d0c000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-ddr_dl_1_cti_0";
			qcom,extended_cti;
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x271>;
		};

		cti@10d21000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10d21000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-ddr_ch01_dl_cti_0";
			qcom,extended_cti;
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x272>;
		};

		cti@10845000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10845000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-lpass_dl_cti";
			qcom,extended_cti;
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x273>;
		};

		cti@10961000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10961000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-gpu_isdb_cti";
			status = "disabled";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x274>;
		};

		cti@10962000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10962000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-gpu_cortex_m3";
			status = "disabled";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x275>;
		};

		cti@10982000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10982000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-turing_dl_cti_0";
			status = "disabled";
			qcom,extended_cti;
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x276>;
		};

		cti@1098b000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x1098b000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-turing_q6_cti";
			status = "disabled";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x277>;
		};

		cti@10C7B000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10c7b000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-wlan_q6_cti";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x278>;
		};

		cti@10b00000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10b00000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-swao_cti";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			qcom,extended_cti;
			phandle = <0x279>;
		};

		cti@10b13000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10b13000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-cortex_m3";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x27a>;
		};

		cti@10b41000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10b41000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-lpass_lpi_cti";
			status = "disabled";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x27b>;
		};

		cti@10b4b000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10b4b000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-lpass_q6_cti";
			status = "disabled";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x27c>;
		};

		cti@128e0000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x128e0000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-apss_cti0";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x27d>;
		};

		cti@128f0000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x128f0000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-apss_cti1";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x27e>;
		};

		cti@12900000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x12900000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-apss_cti2";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x27f>;
		};

		cti@1282b000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x1282b000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-riscv_cti";
			status = "disabled";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x280>;
		};

		cti@1080b000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x1080b000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-mss_q6_cti";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x281>;
		};

		cti@10813000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10813000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-mss_vq6_cti";
			status = "disabled";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x282>;
		};

		cti@10cc2000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10cc2000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-tmess_cti_0";
			qcom,extended_cti;
			status = "disabled";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x283>;
		};

		cti@10cc3000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10cc3000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-tmess_cti_1";
			qcom,extended_cti;
			status = "disabled";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x284>;
		};

		cti@10cd1000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10cd1000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-tmess_cpu";
			status = "disabled";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x285>;
		};

		cti@12862000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x12862000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-apss_atb_cti";
			qcom,extended_cti;
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x286>;
		};

		cti@10d11000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10d11000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-ddrss_shrm2";
			status = "disabled";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x287>;
		};

		cti@10C13000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10c13000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-sierra_a6";
			status = "disabled";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x288>;
		};

		cti@109AC000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x109ac000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-sierra_a6";
			status = "disabled";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x289>;
		};

		cti@109ad000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x109ad000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-wcss1";
			status = "disabled";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x28a>;
		};

		cti@109Ae000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x109ae000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-wcss2";
			status = "disabled";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x28b>;
		};

		tgu@10b0e000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb999>;
			reg = <0x10b0e000 0x1000>;
			reg-names = "tgu-base";
			tgu-steps = <0x03>;
			tgu-conditions = <0x04>;
			tgu-regs = <0x04>;
			tgu-timer-counters = <0x08>;
			coresight-name = "coresight-tgu-ipcb";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x28c>;
		};

		tgu@10b0f000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb999>;
			reg = <0x10b0f000 0x1000>;
			reg-names = "tgu-base";
			tgu-steps = <0x03>;
			tgu-conditions = <0x04>;
			tgu-regs = <0x09>;
			tgu-timer-counters = <0x08>;
			coresight-name = "coresight-tgu-spmi0";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x28d>;
		};

		tgu@10b10000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb999>;
			reg = <0x10b10000 0x1000>;
			reg-names = "tgu-base";
			tgu-steps = <0x03>;
			tgu-conditions = <0x04>;
			tgu-regs = <0x09>;
			tgu-timer-counters = <0x08>;
			coresight-name = "coresight-tgu-spmi1";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x28e>;
		};

		etm0 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x12040000 0x1000>;
			cpu = <0x1a>;
			coresight-name = "coresight-etm0";
			qcom,skip-power-up;
			clocks = <0x31>;
			clock-names = "apb_pclk";
			atid = <0x01>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x111>;
						phandle = <0x11a>;
					};
				};
			};
		};

		etm1 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x12140000 0x1000>;
			cpu = <0x1b>;
			coresight-name = "coresight-etm1";
			qcom,skip-power-up;
			clocks = <0x31>;
			clock-names = "apb_pclk";
			atid = <0x02>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x112>;
						phandle = <0x11b>;
					};
				};
			};
		};

		etm2 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x12240000 0x1000>;
			cpu = <0x1c>;
			coresight-name = "coresight-etm2";
			qcom,skip-power-up;
			clocks = <0x31>;
			clock-names = "apb_pclk";
			atid = <0x03>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x113>;
						phandle = <0x11c>;
					};
				};
			};
		};

		etm3 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x12340000 0x1000>;
			cpu = <0x1d>;
			coresight-name = "coresight-etm3";
			qcom,skip-power-up;
			clocks = <0x31>;
			clock-names = "apb_pclk";
			atid = <0x04>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x114>;
						phandle = <0x11d>;
					};
				};
			};
		};

		etm4 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x12440000 0x1000>;
			cpu = <0x1e>;
			coresight-name = "coresight-etm4";
			qcom,skip-power-up;
			clocks = <0x31>;
			clock-names = "apb_pclk";
			atid = <0x05>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x115>;
						phandle = <0x11e>;
					};
				};
			};
		};

		etm5 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x12540000 0x1000>;
			cpu = <0x1f>;
			coresight-name = "coresight-etm5";
			qcom,skip-power-up;
			clocks = <0x31>;
			clock-names = "apb_pclk";
			atid = <0x06>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x116>;
						phandle = <0x11f>;
					};
				};
			};
		};

		etm6 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x12640000 0x1000>;
			cpu = <0x20>;
			coresight-name = "coresight-etm6";
			qcom,skip-power-up;
			clocks = <0x31>;
			clock-names = "apb_pclk";
			atid = <0x07>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x117>;
						phandle = <0x120>;
					};
				};
			};
		};

		etm7 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x12740000 0x1000>;
			cpu = <0x21>;
			coresight-name = "coresight-etm7";
			qcom,skip-power-up;
			clocks = <0x31>;
			clock-names = "apb_pclk";
			atid = <0x08>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x118>;
						phandle = <0x121>;
					};
				};
			};
		};

		funnel@12800000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x12800000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-etm";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			phandle = <0x28f>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x119>;
						phandle = <0xb4>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x11a>;
						phandle = <0x111>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x11b>;
						phandle = <0x112>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x11c>;
						phandle = <0x113>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x11d>;
						phandle = <0x114>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0x11e>;
						phandle = <0x115>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0x11f>;
						phandle = <0x116>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0x120>;
						phandle = <0x117>;
					};
				};

				port@7 {
					reg = <0x07>;

					endpoint {
						remote-endpoint = <0x121>;
						phandle = <0x118>;
					};
				};
			};
		};

		dcc_v2@100ff000 {
			compatible = "qcom,dcc-v2";
			reg = <0x100ff000 0x1000 0x10080000 0x18000>;
			qcom,transaction_timeout = <0x00>;
			reg-names = "dcc-base\0dcc-ram-base";
			dcc-ram-offset = <0x00>;
			phandle = <0x290>;

			link_list_0 {
				qcom,curr-link-list = <0x06>;
				qcom,data-sink = "sram";
				qcom,link-list = <0x00 0xc222004 0x01 0x00 0x00 0xc263014 0x01 0x00 0x00 0xc2630e0 0x01 0x00 0x00 0xc2630ec 0x01 0x00 0x00 0xc2630a0 0x10 0x00 0x00 0xc2630e8 0x01 0x00 0x00 0xc26313c 0x01 0x00 0x00 0xc223004 0x01 0x00 0x00 0xc265014 0x01 0x00 0x00 0xc2650e0 0x01 0x00 0x00 0xc2650ec 0x01 0x00 0x00 0xc2650a0 0x10 0x00 0x00 0xc2650e8 0x01 0x00 0x00 0xc26513c 0x01 0x00 0x00 0x1780005c 0x01 0x00 0x00 0x1781005c 0x01 0x00 0x00 0x1782005c 0x01 0x00 0x00 0x1783005c 0x01 0x00 0x00 0x1784005c 0x01 0x00 0x00 0x1785005c 0x01 0x00 0x00 0x1786005c 0x01 0x00 0x00 0x1787005c 0x01 0x00 0x00 0x1740003c 0x01 0x00 0x00 0x17600238 0x01 0x00 0x00 0x17600240 0x0b 0x00 0x00 0x17600404 0x01 0x00 0x00 0x1760041c 0x02 0x00 0x00 0x17600434 0x01 0x00 0x00 0x1760043c 0x02 0x00 0x00 0x17400438 0x01 0x00 0x00 0x17600044 0x01 0x00 0x00 0x17600500 0x01 0x00 0x00 0x17600504 0x05 0x00 0x00 0x17900908 0x01 0x00 0x00 0x17900c18 0x01 0x00 0x00 0x17ba0810 0x01 0x00 0x00 0x17ba0c50 0x01 0x00 0x00 0x17ba0814 0x01 0x00 0x00 0x17ba0c54 0x01 0x00 0x00 0x17ba0818 0x01 0x00 0x00 0x17ba0c58 0x01 0x00 0x00 0x17ba3a84 0x02 0x00 0x00 0x17ba3500 0x28 0x00 0x00 0x17a80000 0x10 0x00 0x00 0x17a82000 0x06 0x00 0x00 0x17a84000 0x10 0x00 0x00 0x17a86000 0x06 0x00 0x00 0x17a88000 0x10 0x00 0x00 0x17a8a000 0x06 0x00 0x00 0xc201244 0x01 0x00 0x00 0xc202244 0x01 0x00 0x00 0x17b00000 0x01 0x00 0x00 0x17a94030 0x01 0x00 0x00 0x17a9408c 0x01 0x00 0x01 0x17a9409c 0x78 0x00 0x01 0x17a9409c 0x00 0x00 0x01 0x17a94048 0x01 0x00 0x01 0x17a94090 0x00 0x00 0x01 0x17a94090 0x25 0x00 0x00 0x17a94098 0x01 0x00 0x01 0x17a94048 0x1d 0x00 0x01 0x17a94090 0x00 0x00 0x01 0x17a94090 0x25 0x00 0x00 0x17a94098 0x01 0x00 0x00 0x17a90030 0x01 0x00 0x00 0x17a9008c 0x01 0x00 0x01 0x17a9009c 0x78 0x00 0x01 0x17a9009c 0x00 0x00 0x01 0x17a90048 0x01 0x00 0x01 0x17a90090 0x00 0x00 0x01 0x17a90090 0x25 0x00 0x00 0x17a90098 0x01 0x00 0x01 0x17a90048 0x1d 0x00 0x01 0x17a90090 0x00 0x00 0x01 0x17a90090 0x25 0x00 0x00 0x17a90098 0x01 0x00 0x00 0x17a92030 0x01 0x00 0x00 0x17a9208c 0x01 0x00 0x01 0x17a9209c 0x78 0x00 0x01 0x17a9209c 0x00 0x00 0x01 0x17a92048 0x01 0x00 0x01 0x17a92090 0x00 0x00 0x01 0x17a92090 0x25 0x00 0x00 0x17a92098 0x01 0x00 0x01 0x17a92048 0x1d 0x00 0x01 0x17a92090 0x00 0x00 0x01 0x17a92090 0x25 0x00 0x00 0x17a92098 0x01 0x00 0x00 0x221c20a4 0x01 0x00 0x00 0x221c21c4 0x01 0x00 0x00 0x1fc8000 0x01 0x00 0x00 0x17400038 0x01 0x00 0x00 0x17d91020 0x01 0x00 0x00 0x17d92020 0x01 0x00 0x00 0x17d90020 0x01 0x00 0x00 0x17d9134c 0x01 0x00 0x00 0x17d9234c 0x01 0x00 0x00 0x17d9034c 0x01 0x00 0x00 0x17d91300 0x01 0x00 0x00 0x17d92300 0x01 0x00 0x00 0x17d90300 0x01 0x00 0x00 0x17b784a0 0x0c 0x00 0x00 0x17b78520 0x01 0x00 0x00 0x17b78588 0x01 0x00 0x00 0x17b78d90 0x08 0x00 0x00 0x17b79010 0x06 0x00 0x00 0x17b79090 0x06 0x00 0x00 0x17b79a90 0x04 0x00 0x00 0x19100010 0x01 0x00 0x00 0x19100020 0x06 0x00 0x00 0x19140010 0x01 0x00 0x00 0x19140020 0x06 0x00 0x00 0x19180010 0x01 0x00 0x00 0x19180020 0x06 0x00 0x00 0x19180410 0x01 0x00 0x00 0x19180420 0x06 0x00 0x00 0x19180848 0x01 0x00 0x00 0x19120008 0x01 0x00 0x00 0x1912000c 0x01 0x00 0x00 0x19160008 0x01 0x00 0x00 0x1916000c 0x01 0x00 0x00 0x191b0008 0x01 0x00 0x00 0x191b000c 0x01 0x00 0x00 0x191b0408 0x01 0x00 0x00 0x191b040c 0x01 0x00 0x00 0x191b1080 0x01 0x00 0x00 0x191b1084 0x01 0x00 0x00 0x191b1088 0x01 0x00 0x02 0x09 0x00 0x00 0x00 0x191b1090 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x191b1098 0x01 0x00 0x00 0x19161080 0x01 0x00 0x00 0x19161084 0x01 0x00 0x00 0x19161088 0x01 0x00 0x02 0x04 0x00 0x00 0x00 0x19161090 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x19161098 0x01 0x00 0x00 0x19121080 0x01 0x00 0x00 0x19121084 0x01 0x00 0x00 0x19121088 0x01 0x00 0x02 0x04 0x00 0x00 0x00 0x19121090 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x19121098 0x01 0x00 0x00 0x191b1000 0x01 0x00 0x00 0x191b1004 0x01 0x00 0x00 0x191b1008 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x191b1010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x191b1018 0x01 0x00 0x00 0x19121000 0x01 0x00 0x00 0x19121004 0x01 0x00 0x00 0x19121008 0x01 0x00 0x02 0x02 0x00 0x00 0x00 0x19121010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x19121018 0x01 0x00 0x00 0x19161000 0x01 0x00 0x00 0x19161004 0x01 0x00 0x00 0x19161008 0x01 0x00 0x02 0x02 0x00 0x00 0x00 0x19161010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x19161018 0x01 0x00 0x00 0x19130010 0x01 0x00 0x00 0x19131010 0x01 0x00 0x00 0x19132010 0x01 0x00 0x00 0x19170010 0x01 0x00 0x00 0x19171010 0x01 0x00 0x00 0x19172010 0x01 0x00 0x00 0x191b3010 0x01 0x00 0x00 0x191b5010 0x01 0x00 0x00 0x191b6010 0x01 0x00 0x00 0x191b7010 0x01 0x00 0x00 0x191b8010 0x01 0x00 0x00 0x191b9010 0x01 0x00 0x00 0x191ba010 0x01 0x00 0x00 0x191bb010 0x01 0x00 0x00 0x191bc010 0x01 0x00 0x00 0x19120010 0x01 0x00 0x02 0x04 0x00 0x00 0x00 0x19120030 0x03 0x00 0x02 0x01 0x00 0x00 0x00 0x19120008 0x02 0x00 0x02 0xc6 0x00 0x00 0x00 0x19120020 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x19160010 0x01 0x00 0x02 0x04 0x00 0x00 0x00 0x19160030 0x03 0x00 0x02 0x01 0x00 0x00 0x00 0x19160008 0x02 0x00 0x02 0xc6 0x00 0x00 0x00 0x19160020 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x191b0010 0x01 0x00 0x02 0x04 0x00 0x00 0x00 0x191b0030 0x03 0x00 0x02 0x01 0x00 0x00 0x00 0x191b0008 0x02 0x00 0x02 0x6a 0x00 0x00 0x00 0x191b0020 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x191b0410 0x01 0x00 0x02 0x04 0x00 0x00 0x00 0x191b0430 0x03 0x00 0x02 0x01 0x00 0x00 0x00 0x191b0408 0x02 0x00 0x02 0x66 0x00 0x00 0x00 0x191b0420 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x19184100 0x04 0x00 0x00 0x19186100 0x01 0x00 0x00 0x17800010 0x01 0x00 0x00 0x17800024 0x01 0x00 0x00 0x17800038 0x06 0x00 0x00 0x17800058 0x04 0x00 0x00 0x1780006c 0x01 0x00 0x00 0x178000f0 0x02 0x00 0x00 0x17810010 0x01 0x00 0x00 0x17810024 0x01 0x00 0x00 0x17810038 0x06 0x00 0x00 0x17810058 0x04 0x00 0x00 0x1781006c 0x01 0x00 0x00 0x178100f0 0x02 0x00 0x00 0x17820010 0x01 0x00 0x00 0x17820024 0x01 0x00 0x00 0x17820038 0x06 0x00 0x00 0x17820058 0x04 0x00 0x00 0x178200f0 0x02 0x00 0x00 0x17830010 0x01 0x00 0x00 0x17830024 0x01 0x00 0x00 0x17830038 0x06 0x00 0x00 0x17830058 0x04 0x00 0x00 0x178300f0 0x02 0x00 0x00 0x17840010 0x01 0x00 0x00 0x17840024 0x01 0x00 0x00 0x17840038 0x06 0x00 0x00 0x17840058 0x04 0x00 0x00 0x178400f0 0x02 0x00 0x00 0x17850010 0x01 0x00 0x00 0x17850024 0x01 0x00 0x00 0x17850038 0x06 0x00 0x00 0x17850058 0x04 0x00 0x00 0x178500f0 0x02 0x00 0x00 0x17860010 0x01 0x00 0x00 0x17860024 0x01 0x00 0x00 0x17860038 0x06 0x00 0x00 0x17860058 0x04 0x00 0x00 0x178600f0 0x02 0x00 0x00 0x17870010 0x01 0x00 0x00 0x17870024 0x01 0x00 0x00 0x17870038 0x06 0x00 0x00 0x17870058 0x04 0x00 0x00 0x178700f0 0x02 0x00 0x00 0x17880010 0x01 0x00 0x00 0x17880024 0x01 0x00 0x00 0x17880038 0x06 0x00 0x00 0x17880058 0x04 0x00 0x00 0x178800f0 0x02 0x00 0x00 0x1788006c 0x05 0x00 0x00 0x17880084 0x01 0x00 0x00 0x178800f4 0x05 0x00 0x00 0x17880118 0x09 0x00 0x00 0x178801c8 0x01 0x00 0x00 0x1782006c 0x01 0x00 0x00 0x1783006c 0x01 0x00 0x00 0x1784006c 0x01 0x00 0x00 0x1785006c 0x01 0x00 0x00 0x1786006c 0x01 0x00 0x00 0x1787006c 0x01 0x00 0x00 0x17880080 0x01 0x00 0x00 0x17880090 0x05 0x00 0x00 0x178800e0 0x04 0x00 0x00 0x17880108 0x04 0x00 0x00 0x17880140 0x02 0x00 0x00 0x1788019c 0x02 0x00 0x00 0x178801b0 0x06 0x00 0x00 0x178801f0 0x05 0x00 0x00 0x17880258 0x01 0x00 0x00 0x17200104 0x1d 0x00 0x00 0x17200204 0x1d 0x00 0x00 0x17200384 0x1d 0x00 0x00 0x17880250 0x02 0x00 0x00 0x1788025c 0x01 0x00 0x00 0x3000304 0x01 0x00 0x00 0x3002028 0x01 0x00 0x00 0x30b0208 0x03 0x00 0x00 0x30b0228 0x03 0x00 0x00 0x30b0248 0x03 0x00 0x00 0x30b0268 0x03 0x00 0x00 0x30b0288 0x03 0x00 0x00 0x30b02a8 0x03 0x00 0x00 0x30b0400 0x03 0x00 0x00 0x3480400 0x03 0x00 0x00 0x17a00010 0x01 0x00 0x00 0x17a10010 0x01 0x00 0x00 0x17a20010 0x01 0x00 0x00 0x17a30010 0x01 0x00 0x00 0x17a00030 0x01 0x00 0x00 0x17a10030 0x01 0x00 0x00 0x17a20030 0x01 0x00 0x00 0x17a20d00 0x03 0x00 0x00 0x17a20d10 0x03 0x00 0x00 0x17a20d30 0x09 0x00 0x00 0x17a30030 0x01 0x00 0x00 0x17a00038 0x01 0x00 0x00 0x17a10038 0x01 0x00 0x00 0x17a20038 0x01 0x00 0x00 0x17a30038 0x01 0x00 0x00 0x17a00040 0x01 0x00 0x00 0x17a10040 0x01 0x00 0x00 0x17a20040 0x01 0x00 0x00 0x17a30040 0x01 0x00 0x00 0x17a00048 0x01 0x00 0x00 0x17a00400 0x03 0x00 0x00 0x17a10400 0x03 0x00 0x00 0x17a20400 0x03 0x00 0x00 0x17a30400 0x03 0x00 0x00 0xb200010 0x01 0x00 0x00 0xb200110 0x01 0x00 0x00 0xb200900 0x01 0x00 0x00 0xb201020 0x01 0x00 0x00 0xb201030 0x01 0x00 0x00 0xb20103c 0x01 0x00 0x00 0xb201200 0x03 0x00 0x00 0xb204510 0x02 0x00 0x00 0xb204520 0x01 0x00 0x00 0x19080024 0x01 0x00 0x00 0x1908002c 0x01 0x00 0x00 0x19080034 0x01 0x00 0x00 0x1908003c 0x01 0x00 0x00 0x19080044 0x01 0x00 0x00 0x1908004c 0x01 0x00 0x00 0x19080058 0x02 0x00 0x00 0x190800c8 0x01 0x00 0x00 0x19080144 0x01 0x00 0x00 0x1908014c 0x01 0x00 0x00 0x19080174 0x01 0x00 0x00 0x1908017c 0x01 0x00 0x00 0x19080184 0x01 0x00 0x00 0x1908018c 0x01 0x00 0x00 0x19080194 0x01 0x00 0x00 0x1908019c 0x01 0x00 0x00 0x190801a4 0x01 0x00 0x00 0x190801ac 0x03 0x00 0x00 0x19091000 0x01 0x00 0x00 0x19092000 0x01 0x00 0x00 0x19093000 0x01 0x00 0x00 0x19093104 0x01 0x00 0x00 0x19094000 0x01 0x00 0x00 0x19094104 0x01 0x00 0x00 0x19095220 0x01 0x00 0x00 0x190a80e4 0x02 0x00 0x00 0x190a80f8 0x01 0x00 0x00 0x190a80f8 0x05 0x00 0x00 0x190a8150 0x02 0x00 0x00 0x190a8164 0x02 0x00 0x00 0x190a8174 0x04 0x00 0x00 0x190a819c 0x01 0x00 0x00 0x190a81cc 0x01 0x00 0x00 0x190a8804 0x01 0x00 0x00 0x190a880c 0x01 0x00 0x00 0x190a8834 0x01 0x00 0x00 0x190a8840 0x02 0x00 0x00 0x190a8854 0x01 0x00 0x00 0x190a8860 0x03 0x00 0x00 0x190a8878 0x01 0x00 0x00 0x190a888c 0x01 0x00 0x00 0x190a9140 0x0a 0x00 0x00 0x190a9188 0x02 0x00 0x00 0x190a9198 0x02 0x00 0x00 0x190a91ac 0x01 0x00 0x00 0x190a91b4 0x01 0x00 0x00 0x190a91c4 0x02 0x00 0x00 0x190a91d0 0x01 0x00 0x00 0x190a91e4 0x01 0x00 0x00 0x190aa034 0x04 0x00 0x00 0x190aa04c 0x01 0x00 0x00 0x190aa058 0x01 0x00 0x00 0x190aa064 0x01 0x00 0x00 0x190aa070 0x01 0x00 0x00 0x190a0008 0x02 0x00 0x00 0x190a1008 0x02 0x00 0x00 0x19243400 0x07 0x00 0x00 0x19243420 0x02 0x00 0x00 0x19243430 0x05 0x00 0x00 0x19243460 0x05 0x00 0x00 0x1924390c 0x01 0x00 0x00 0x19243920 0x01 0x00 0x00 0x19250400 0x02 0x00 0x00 0x19250410 0x03 0x00 0x00 0x19250420 0x02 0x00 0x00 0x19250430 0x01 0x00 0x00 0x19250440 0x01 0x00 0x00 0x19250448 0x01 0x00 0x00 0x192504a0 0x01 0x00 0x00 0x192504b0 0x04 0x00 0x00 0x192504d0 0x02 0x00 0x00 0x192504e0 0x01 0x00 0x00 0x19252400 0x02 0x00 0x00 0x19252410 0x01 0x00 0x00 0x19252418 0x01 0x00 0x00 0x19252450 0x09 0x00 0x00 0x19253400 0x09 0x00 0x00 0x19255110 0x01 0x00 0x00 0x19255130 0x01 0x00 0x00 0x19255150 0x01 0x00 0x00 0x19255170 0x01 0x00 0x00 0x19255190 0x01 0x00 0x00 0x19255210 0x01 0x00 0x00 0x19255230 0x01 0x00 0x00 0x192553b0 0x02 0x00 0x00 0x19255840 0x01 0x00 0x00 0x19255920 0x04 0x00 0x00 0x19255b00 0x08 0x00 0x00 0x19255b28 0x09 0x00 0x00 0x19256400 0x01 0x00 0x00 0x19256410 0x05 0x00 0x00 0x19259100 0x01 0x00 0x00 0x19259110 0x01 0x00 0x00 0x19259120 0x01 0x00 0x00 0x19260304 0x01 0x00 0x00 0x19260400 0x02 0x00 0x00 0x19260410 0x06 0x00 0x00 0x19260430 0x01 0x00 0x00 0x19260440 0x01 0x00 0x00 0x19260448 0x01 0x00 0x00 0x192604a0 0x01 0x00 0x00 0x192604b0 0x04 0x00 0x00 0x192604d0 0x02 0x00 0x00 0x192604e0 0x01 0x00 0x00 0x19262400 0x02 0x00 0x00 0x19262410 0x01 0x00 0x00 0x19262418 0x01 0x00 0x00 0x19262420 0x1d 0x00 0x00 0x19263400 0x0b 0x00 0x00 0x19265110 0x01 0x00 0x00 0x19265130 0x01 0x00 0x00 0x19265150 0x01 0x00 0x00 0x19265170 0x01 0x00 0x00 0x19265190 0x01 0x00 0x00 0x19265210 0x01 0x00 0x00 0x19265230 0x01 0x00 0x00 0x192653b0 0x02 0x00 0x00 0x19265c00 0x08 0x00 0x00 0x19265c28 0x08 0x00 0x00 0x19265c4c 0x06 0x00 0x00 0x19265c70 0x12 0x00 0x00 0x19266400 0x01 0x00 0x00 0x19266410 0x01 0x00 0x00 0x19266418 0x03 0x00 0x00 0x19269100 0x01 0x00 0x00 0x19269110 0x01 0x00 0x00 0x19269120 0x01 0x00 0x00 0x19281814 0x01 0x00 0x00 0x19283814 0x01 0x00 0x00 0x19285014 0x01 0x00 0x00 0x19286c04 0x01 0x00 0x00 0x19286d04 0x01 0x00 0x00 0x1928729c 0x01 0x00 0x00 0x192872a8 0x01 0x00 0x00 0x1928759c 0x01 0x00 0x00 0x192875a8 0x01 0x00 0x00 0x192e0610 0x04 0x00 0x00 0x192e0624 0x05 0x00 0x00 0x192e0640 0x01 0x00 0x00 0x192e0650 0x04 0x00 0x00 0x192e0670 0x01 0x00 0x00 0x192e0680 0x04 0x00 0x00 0x19343400 0x07 0x00 0x00 0x19343420 0x02 0x00 0x00 0x19343430 0x05 0x00 0x00 0x19343460 0x05 0x00 0x00 0x1934390c 0x01 0x00 0x00 0x19343920 0x01 0x00 0x00 0x19350400 0x02 0x00 0x00 0x19350410 0x03 0x00 0x00 0x19350420 0x02 0x00 0x00 0x19350430 0x01 0x00 0x00 0x19350440 0x01 0x00 0x00 0x19350448 0x01 0x00 0x00 0x193504a0 0x01 0x00 0x00 0x193504b0 0x04 0x00 0x00 0x193504d0 0x02 0x00 0x00 0x193504e0 0x01 0x00 0x00 0x19352400 0x02 0x00 0x00 0x19352410 0x01 0x00 0x00 0x19352418 0x01 0x00 0x00 0x19352450 0x09 0x00 0x00 0x19353400 0x09 0x00 0x00 0x19355110 0x01 0x00 0x00 0x19355130 0x01 0x00 0x00 0x19355150 0x01 0x00 0x00 0x19355170 0x01 0x00 0x00 0x19355190 0x01 0x00 0x00 0x19355210 0x01 0x00 0x00 0x19355230 0x01 0x00 0x00 0x193553b0 0x02 0x00 0x00 0x19355840 0x01 0x00 0x00 0x19355920 0x04 0x00 0x00 0x19355b00 0x08 0x00 0x00 0x19355b28 0x09 0x00 0x00 0x19356400 0x01 0x00 0x00 0x19356410 0x05 0x00 0x00 0x19359100 0x01 0x00 0x00 0x19359110 0x01 0x00 0x00 0x19359120 0x01 0x00 0x00 0x19360304 0x01 0x00 0x00 0x19360400 0x02 0x00 0x00 0x19360410 0x06 0x00 0x00 0x19360430 0x01 0x00 0x00 0x19360440 0x01 0x00 0x00 0x19360448 0x01 0x00 0x00 0x193604a0 0x01 0x00 0x00 0x193604b0 0x04 0x00 0x00 0x193604d0 0x02 0x00 0x00 0x193604e0 0x01 0x00 0x00 0x19362400 0x02 0x00 0x00 0x19362410 0x01 0x00 0x00 0x19362418 0x01 0x00 0x00 0x19362420 0x1d 0x00 0x00 0x19363400 0x0b 0x00 0x00 0x19365110 0x01 0x00 0x00 0x19365130 0x01 0x00 0x00 0x19365150 0x01 0x00 0x00 0x19365170 0x01 0x00 0x00 0x19365190 0x01 0x00 0x00 0x19365210 0x01 0x00 0x00 0x19365230 0x01 0x00 0x00 0x193653b0 0x02 0x00 0x00 0x19365c00 0x08 0x00 0x00 0x19365c28 0x08 0x00 0x00 0x19365c4c 0x06 0x00 0x00 0x19365c70 0x12 0x00 0x00 0x19366400 0x01 0x00 0x00 0x19366410 0x01 0x00 0x00 0x19366418 0x03 0x00 0x00 0x19369100 0x01 0x00 0x00 0x19369110 0x01 0x00 0x00 0x19369120 0x01 0x00 0x00 0x19381814 0x01 0x00 0x00 0x19383814 0x01 0x00 0x00 0x19385014 0x01 0x00 0x00 0x19386c04 0x01 0x00 0x00 0x19386d04 0x01 0x00 0x00 0x1938729c 0x01 0x00 0x00 0x193872a8 0x01 0x00 0x00 0x1938759c 0x01 0x00 0x00 0x193875a8 0x01 0x00 0x00 0x193e0610 0x04 0x00 0x00 0x193e0624 0x05 0x00 0x00 0x193e0640 0x01 0x00 0x00 0x193e0650 0x04 0x00 0x00 0x193e0670 0x01 0x00 0x00 0x193e0680 0x04 0x00 0x00 0x610110 0x05 0x00 0x00 0x19385758 0x01 0x00 0x00 0x19285530 0x01 0x00 0x00 0x1908e008 0x01 0x00 0x00 0x1908e01c 0x01 0x00 0x00 0x1908e030 0x01 0x00 0x00 0x1908e050 0x01 0x00 0x00 0x1908e070 0x01 0x00 0x00 0x1908e948 0x01 0x00 0x00 0x1908f04c 0x01 0x00 0x01 0x19030040 0x01 0x00 0x01 0x1903005c 0x22c000 0x00 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c001 0x00 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c002 0x00 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c003 0x00 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c004 0x00 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c005 0x00 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c006 0x00 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c007 0x00 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c008 0x00 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c009 0x00 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c00a 0x00 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c00b 0x00 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c00c 0x00 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c00d 0x00 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c00e 0x00 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c00f 0x00 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c010 0x00 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c011 0x00 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c012 0x00 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c013 0x00 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c014 0x00 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c015 0x00 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c016 0x00 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c017 0x00 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c018 0x00 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c019 0x00 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c01a 0x00 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c01b 0x00 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c01c 0x00 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c01d 0x00 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c01e 0x00 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c01f 0x00 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c300 0x00 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c341 0x00 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c7b1 0x00 0x00 0x19030010 0x01 0x00>;
			};

			link_list_1 {
				qcom,curr-link-list = <0x04>;
				qcom,data-sink = "sram";
				qcom,link-list = <0x00 0x190e0008 0x01 0x00 0x00 0x190e0010 0x01 0x00 0x00 0x190e0018 0x01 0x00 0x00 0x190e0020 0x08 0x00 0x00 0x190e0240 0x01 0x00 0x00 0x190e0248 0x01 0x00 0x00 0x190e5008 0x01 0x00 0x00 0x190e5018 0x01 0x00 0x02 0x06 0x00 0x00 0x00 0x190e5010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x3c40008 0x01 0x00 0x00 0x3c40010 0x01 0x00 0x00 0x3c40018 0x01 0x00 0x00 0x3c40020 0x08 0x00 0x00 0x3c4b040 0x01 0x00 0x00 0x3c4b048 0x01 0x00 0x00 0x3c44010 0x01 0x00 0x00 0x3c46010 0x01 0x00 0x00 0x3c41008 0x01 0x00 0x00 0x3c41018 0x01 0x00 0x02 0x05 0x00 0x00 0x00 0x3c41010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x3c4a100 0x01 0x00 0x00 0x1740008 0x01 0x00 0x00 0x1740010 0x01 0x00 0x00 0x1740018 0x01 0x00 0x00 0x1740020 0x01 0x00 0x00 0x1740024 0x01 0x00 0x00 0x1740028 0x01 0x00 0x00 0x174002c 0x01 0x00 0x00 0x1740030 0x01 0x00 0x00 0x1740240 0x01 0x00 0x00 0x1740248 0x01 0x00 0x00 0x1741008 0x01 0x00 0x00 0x1741018 0x01 0x00 0x02 0x06 0x00 0x00 0x00 0x1741010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1753010 0x01 0x00 0x00 0x1754010 0x01 0x00 0x00 0x1755010 0x01 0x00 0x00 0x1756010 0x01 0x00 0x00 0x1757010 0x01 0x00 0x00 0x1758010 0x01 0x00 0x00 0x1759010 0x01 0x00 0x00 0x1740300 0x02 0x00 0x00 0x1680008 0x01 0x00 0x00 0x1680010 0x01 0x00 0x00 0x1680018 0x01 0x00 0x00 0x1680020 0x08 0x00 0x00 0x1680240 0x01 0x00 0x00 0x1680248 0x01 0x00 0x00 0x1691010 0x01 0x00 0x00 0x1694010 0x01 0x00 0x00 0x1695010 0x01 0x00 0x00 0x1696010 0x01 0x00 0x00 0x1697010 0x01 0x00 0x00 0x1698010 0x01 0x00 0x00 0x1699010 0x01 0x00 0x00 0x1681008 0x01 0x00 0x00 0x1681018 0x01 0x00 0x02 0x06 0x00 0x00 0x00 0x1681010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x16e0000 0x03 0x00 0x00 0x16e0010 0x01 0x00 0x00 0x16e0018 0x01 0x00 0x00 0x16e0020 0x08 0x00 0x00 0x16e0240 0x01 0x00 0x00 0x16e0248 0x01 0x00 0x00 0x1711010 0x01 0x00 0x00 0x1713010 0x01 0x00 0x00 0x1716010 0x01 0x00 0x00 0x16f2010 0x01 0x00 0x00 0x16c0008 0x01 0x00 0x00 0x16c0010 0x01 0x00 0x00 0x16c0018 0x01 0x00 0x00 0x16c0020 0x08 0x00 0x00 0x16c0240 0x01 0x00 0x00 0x16c0248 0x01 0x00 0x00 0x16c7010 0x01 0x00 0x00 0x1700008 0x01 0x00 0x00 0x1700010 0x01 0x00 0x00 0x1700018 0x01 0x00 0x00 0x1700020 0x05 0x00 0x00 0x1700240 0x01 0x00 0x00 0x1700248 0x01 0x00 0x00 0x170e010 0x01 0x00 0x00 0x170f010 0x01 0x00 0x00 0x1710010 0x01 0x00 0x00 0x1711010 0x01 0x00 0x00 0x1712010 0x01 0x00 0x00 0x1713010 0x01 0x00 0x00 0x1714010 0x01 0x00 0x00 0x1716010 0x01 0x00 0x00 0x16e1008 0x01 0x00 0x00 0x16e1018 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x16e1010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x16c1008 0x01 0x00 0x00 0x16c1018 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x16c1010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1701008 0x01 0x00 0x00 0x1701018 0x01 0x00 0x02 0x06 0x00 0x00 0x00 0x1701010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x16e1008 0x01 0x00 0x00 0x16e1018 0x01 0x00 0x02 0x02 0x00 0x00 0x00 0x16e1010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1500008 0x01 0x00 0x00 0x1500010 0x01 0x00 0x00 0x1500018 0x01 0x00 0x00 0x1500020 0x08 0x00 0x00 0x1500240 0x05 0x00 0x00 0x1500258 0x01 0x00 0x00 0x1500440 0x01 0x00 0x00 0x1500448 0x01 0x00 0x00 0x1502008 0x01 0x00 0x00 0x1502018 0x01 0x00 0x02 0x08 0x00 0x00 0x00 0x1502010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1502088 0x01 0x00 0x00 0x1502098 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x1502090 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1502288 0x01 0x00 0x00 0x1502298 0x01 0x00 0x02 0x02 0x00 0x00 0x00 0x1502290 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1502188 0x01 0x00 0x00 0x1502198 0x01 0x00 0x02 0x02 0x00 0x00 0x00 0x1502190 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1502208 0x01 0x00 0x00 0x1502218 0x01 0x00 0x02 0x02 0x00 0x00 0x00 0x1502210 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1502288 0x01 0x00 0x00 0x1502298 0x01 0x00 0x02 0x02 0x00 0x00 0x00 0x1502290 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1510008 0x01 0x00 0x00 0x1510010 0x01 0x00 0x00 0x1510018 0x01 0x00 0x00 0x1510020 0x08 0x00 0x00 0x1510240 0x01 0x00 0x00 0x1510248 0x01 0x00 0x00 0x1510440 0x01 0x00 0x00 0x1510448 0x01 0x00 0x00 0x1512008 0x01 0x00 0x00 0x1512018 0x01 0x00 0x02 0x0b 0x00 0x00 0x00 0x1512010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1512088 0x01 0x00 0x00 0x1512098 0x01 0x00 0x02 0x02 0x00 0x00 0x00 0x1512090 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1506100 0x01 0x00 0x00 0x1515100 0x01 0x00 0x00 0x1513100 0x01 0x00 0x00 0xb281024 0x01 0x00 0x00 0xbde1034 0x01 0x00 0x00 0xb201020 0x02 0x00 0x00 0xb211020 0x02 0x00 0x00 0xb221020 0x02 0x00 0x00 0xb231020 0x02 0x00 0x00 0xb204520 0x01 0x00 0x00 0xbde182c 0x01 0x00 0x00 0xbdf0234 0x01 0x00 0x00 0xbbf3904 0x01 0x00 0x00 0xbbf0004 0x01 0x00 0x00 0xbbf034c 0x01 0x00 0x00 0xbbf0800 0x01 0x00 0x00 0xc230000 0x06 0x00 0x00 0x17d80100 0xc8 0x00 0x00 0x17d9001c 0x01 0x00 0x00 0x17d900dc 0x01 0x00 0x00 0x17d900e8 0x01 0x00 0x00 0x17d90320 0x01 0x00 0x00 0x17d9101c 0x01 0x00 0x00 0x17d910dc 0x01 0x00 0x00 0x17d910e8 0x01 0x00 0x00 0x17d91320 0x06 0x00 0x00 0x17d9201c 0x01 0x00 0x00 0x17d920dc 0x01 0x00 0x00 0x17d920e8 0x01 0x00 0x00 0x17d92320 0x01 0x00 0x00 0x17d80000 0x03 0x00 0x00 0x17d80010 0x02 0x00 0x00 0x17d90000 0x04 0x00 0x00 0x17d90014 0x02 0x00 0x00 0x17d90024 0x16 0x00 0x00 0x17d90080 0x05 0x00 0x00 0x17d900b0 0x01 0x00 0x00 0x17d900b8 0x02 0x00 0x00 0x17d900d0 0x03 0x00 0x00 0x17d900e0 0x02 0x00 0x00 0x17d900ec 0x02 0x00 0x00 0x17d90100 0x28 0x00 0x00 0x17d90200 0x28 0x00 0x00 0x17d90304 0x04 0x00 0x00 0x17d90350 0x1e 0x00 0x00 0x17d903e0 0x02 0x00 0x00 0x17d90404 0x01 0x00 0x00 0x17d91000 0x04 0x00 0x00 0x17d91014 0x02 0x00 0x00 0x17d91024 0x16 0x00 0x00 0x17d91080 0x08 0x00 0x00 0x17d910b0 0x01 0x00 0x00 0x17d910b8 0x02 0x00 0x00 0x17d910d0 0x03 0x00 0x00 0x17d910e0 0x02 0x00 0x00 0x17d910ec 0x02 0x00 0x00 0x17d91100 0x28 0x00 0x00 0x17d91200 0x28 0x00 0x00 0x17d91304 0x04 0x00 0x00 0x17d91324 0x03 0x00 0x00 0x17d91350 0x22 0x00 0x00 0x17d913e0 0x05 0x00 0x00 0x17d91404 0x01 0x00 0x00 0x17d92000 0x04 0x00 0x00 0x17d92014 0x02 0x00 0x00 0x17d92024 0x16 0x00 0x00 0x17d92080 0x06 0x00 0x00 0x17d920b0 0x01 0x00 0x00 0x17d920b8 0x02 0x00 0x00 0x17d920d0 0x03 0x00 0x00 0x17d920e0 0x02 0x00 0x00 0x17d920ec 0x02 0x00 0x00 0x17d92100 0x28 0x00 0x00 0x17d92200 0x28 0x00 0x00 0x17d92304 0x04 0x00 0x00 0x17d92320 0x02 0x00 0x00 0x17d92350 0x1f 0x00 0x00 0x17d923e0 0x03 0x00 0x00 0x17d92404 0x01 0x00 0x00 0x17d98000 0x08 0x00 0x00 0x17d98020 0x02 0x00 0x00 0x17220000 0x01 0x00 0x00 0x17220008 0x01 0x00 0x00 0x17220010 0x01 0x00 0x00 0x17220018 0x01 0x00 0x00 0x17220020 0x01 0x00 0x00 0x17220028 0x01 0x00 0x00 0x17220040 0x01 0x00 0x00 0x17220048 0x01 0x00 0x00 0x17220050 0x01 0x00 0x00 0x17220060 0x01 0x00 0x00 0x17220068 0x01 0x00 0x00 0x17220080 0x01 0x00 0x00 0x17220088 0x01 0x00 0x00 0x17220090 0x01 0x00 0x00 0x172200a0 0x01 0x00 0x00 0x172200a8 0x01 0x00 0x00 0x172200c0 0x01 0x00 0x00 0x172200c8 0x01 0x00 0x00 0x172200d0 0x01 0x00 0x00 0x172200e0 0x01 0x00 0x00 0x172200e8 0x01 0x00 0x00 0x17220100 0x01 0x00 0x00 0x17220108 0x01 0x00 0x00 0x17220110 0x01 0x00 0x00 0x17220120 0x01 0x00 0x00 0x17220128 0x01 0x00 0x00 0x17220140 0x01 0x00 0x00 0x17220148 0x01 0x00 0x00 0x17220150 0x01 0x00 0x00 0x17220160 0x01 0x00 0x00 0x17220168 0x01 0x00 0x00 0x17220180 0x01 0x00 0x00 0x17220188 0x01 0x00 0x00 0x17220190 0x01 0x00 0x00 0x172201a0 0x01 0x00 0x00 0x172201a8 0x01 0x00 0x00 0x172201c0 0x01 0x00 0x00 0x172201c8 0x01 0x00 0x00 0x172201d0 0x01 0x00 0x00 0x172201e0 0x01 0x00 0x00 0x172201e8 0x01 0x00 0x00 0x17220200 0x01 0x00 0x00 0x17220208 0x01 0x00 0x00 0x17220210 0x01 0x00 0x00 0x17220220 0x01 0x00 0x00 0x17220228 0x01 0x00 0x00 0x17220240 0x01 0x00 0x00 0x17220248 0x01 0x00 0x00 0x17220250 0x01 0x00 0x00 0x17220260 0x01 0x00 0x00 0x17220268 0x01 0x00 0x00 0x17220280 0x01 0x00 0x00 0x17220288 0x01 0x00 0x00 0x17220290 0x01 0x00 0x00 0x172202a0 0x01 0x00 0x00 0x172202a8 0x01 0x00 0x00 0x172202c0 0x01 0x00 0x00 0x172202c8 0x01 0x00 0x00 0x172202d0 0x01 0x00 0x00 0x172202e0 0x01 0x00 0x00 0x172202e8 0x01 0x00 0x00 0x17220300 0x01 0x00 0x00 0x17220308 0x01 0x00 0x00 0x17220310 0x01 0x00 0x00 0x17220320 0x01 0x00 0x00 0x17220328 0x01 0x00 0x00 0x17220340 0x01 0x00 0x00 0x17220348 0x01 0x00 0x00 0x17220350 0x01 0x00 0x00 0x17220360 0x01 0x00 0x00 0x17220368 0x01 0x00 0x00 0x1722e000 0x01 0x00 0x00 0x1722e800 0x01 0x00 0x00 0x1722e808 0x01 0x00 0x00 0x1722ffbc 0x01 0x00 0x00 0x1722ffc8 0x01 0x00 0x00 0x1722ffd0 0x0c 0x00 0x00 0xec80010 0x01 0x00 0x00 0xec81000 0x01 0x00 0x00 0xec81010 0x10 0x00 0x00 0xec81050 0x10 0x00 0x00 0xec81090 0x10 0x00 0x00 0xec810d0 0x10 0x00 0x00 0x4080304 0x01 0x00 0x00 0x4082028 0x01 0x00 0x00 0x4130208 0x03 0x00 0x00 0x4130228 0x03 0x00 0x00 0x4130248 0x03 0x00 0x00 0x4130268 0x03 0x00 0x00 0x4130288 0x03 0x00 0x00 0x41302a8 0x03 0x00 0x00 0x4130400 0x03 0x00 0x00 0x4200400 0x03 0x00 0x00 0x19142010 0x01 0x00 0x00 0x19102010 0x01 0x00 0x00 0x8a00304 0x01 0x00 0x00 0x8a02028 0x01 0x00 0x00 0x8ab0208 0x03 0x00 0x00 0x8ab0228 0x03 0x00 0x00 0x8ab0248 0x03 0x00 0x00 0x8ab0268 0x03 0x00 0x00 0x8ab0288 0x03 0x00 0x00 0x8ab02a8 0x03 0x00 0x00 0x8ab0400 0x03 0x00 0x00 0x8b00400 0x03 0x00 0x00 0x8a8c124 0x01 0x00 0x00 0x8a8c01c 0x01 0x00 0x00 0x8b00038 0x01 0x00 0x00 0x8b00040 0x01 0x00 0x00 0x8a8c138 0x01 0x00 0x00 0x8b00208 0x03 0x00 0x00 0x8b00228 0x03 0x00 0x00 0x8b00248 0x03 0x00 0x00 0x8b00268 0x03 0x00 0x00 0x8a8c124 0x01 0x00 0x00 0x8a8c01c 0x01 0x00 0x00 0x8b00038 0x01 0x00 0x00 0x8b00040 0x01 0x00 0x00 0x8a8c138 0x01 0x00 0x00 0x8aa3020 0x02 0x00 0x00 0x8aa3000 0x02 0x00 0x00 0x8aa2000 0x02 0x00 0x00 0x8a90500 0x20 0x00 0x00 0x12015c 0x02 0x00 0x00 0x120464 0x02 0x00 0x00 0x12c15c 0x02 0x00 0x00 0x12c464 0x02 0x00 0x00 0x188040 0x01 0x00 0x00 0x1a0884 0x01 0x00 0x00 0x120018 0x04 0x00 0x00 0x12002c 0x03 0x00 0x00 0x12015c 0x02 0x00 0x00 0x120464 0x02 0x00 0x00 0x121004 0x01 0x00 0x00 0x12100c 0x02 0x00 0x00 0x124004 0x01 0x00 0x00 0x12400c 0x02 0x00 0x00 0x125004 0x01 0x00 0x00 0x125010 0x01 0x00 0x00 0x127004 0x03 0x00 0x00 0x127140 0x01 0x00 0x00 0x127274 0x01 0x00 0x00 0x1273a8 0x01 0x00 0x00 0x1274dc 0x01 0x00 0x00 0x128004 0x03 0x00 0x00 0x128140 0x01 0x00 0x00 0x128274 0x01 0x00 0x00 0x1283a8 0x01 0x00 0x00 0x1284dc 0x01 0x00 0x00 0x12c15c 0x02 0x00 0x00 0x12c464 0x02 0x00 0x00 0x12a004 0x01 0x00 0x00 0x12b004 0x01 0x00 0x00 0x12b00c 0x01 0x00 0x00 0x12c018 0x01 0x00 0x00 0x12c020 0x01 0x00 0x00 0x12c028 0x01 0x00 0x00 0x12c030 0x05 0x00 0x00 0x12c174 0x01 0x00 0x00 0x12c2a8 0x01 0x00 0x00 0x12c2c8 0x07 0x00 0x00 0x12d004 0x02 0x00 0x00 0x12f004 0x03 0x00 0x00 0x12f014 0x12 0x00 0x00 0x12f77c 0x07 0x00 0x00 0x130004 0x02 0x00 0x00 0x131000 0x02 0x00 0x00 0x132004 0x01 0x00 0x00 0x133000 0x01 0x00 0x00 0x13300c 0x01 0x00 0x00 0x133140 0x01 0x00 0x00 0x13314c 0x01 0x00 0x00 0x134004 0x01 0x00 0x00 0x135004 0x02 0x00 0x00 0x136004 0x07 0x00 0x00 0x137004 0x03 0x00 0x00 0x137014 0x01 0x00 0x00 0x142004 0x02 0x00 0x00 0x142014 0x02 0x00 0x00 0x143004 0x03 0x00 0x00 0x144004 0x06 0x00 0x00 0x146004 0x02 0x00 0x00 0x147004 0x02 0x00 0x00 0x148004 0x01 0x00 0x00 0x149018 0x01 0x00 0x00 0x149020 0x02 0x00 0x00 0x14905c 0x03 0x00 0x00 0x149084 0x03 0x00 0x00 0x14a004 0x02 0x00 0x00 0x14b004 0x03 0x00 0x00 0x14b028 0x02 0x00 0x00 0x14c004 0x03 0x00 0x00 0x14d000 0x01 0x00 0x00 0x150004 0x07 0x00 0x00 0x151004 0x01 0x00 0x00 0x15100c 0x02 0x00 0x00 0x153000 0x06 0x00 0x00 0x154004 0x08 0x00 0x00 0x156004 0x04 0x00 0x00 0x15602c 0x02 0x00 0x00 0x157000 0x06 0x00 0x00 0x15701c 0x02 0x00 0x00 0x158000 0x04 0x00 0x00 0x158174 0x03 0x00 0x00 0x159004 0x01 0x00 0x00 0x15e004 0x02 0x00 0x00 0x172008 0x02 0x00 0x00 0x172018 0x01 0x00 0x00 0x174000 0x01 0x00 0x00 0x175000 0x01 0x00 0x00 0x176000 0x01 0x00 0x00 0x17a004 0x01 0x00 0x00 0x17b018 0x03 0x00 0x00 0x17b028 0x01 0x00 0x00 0x17b030 0x02 0x00 0x00 0x17b03c 0x01 0x00 0x00 0x17b044 0x01 0x00 0x00 0x17b08c 0x03 0x00 0x00 0x181004 0x06 0x00 0x00 0x181154 0x01 0x00 0x00 0x184004 0x18 0x00 0x00 0x184794 0x01 0x00 0x00 0x18479c 0x01 0x00 0x00 0x1847a4 0x01 0x00 0x00 0x1847ac 0x02 0x00 0x00 0x1847b8 0x0a 0x00 0x00 0x186004 0x06 0x00 0x00 0x187018 0x01 0x00 0x00 0x187020 0x03 0x00 0x00 0x187064 0x01 0x00 0x00 0x18706c 0x01 0x00 0x00 0x1870a4 0x01 0x00 0x00 0x1870c0 0x01 0x00 0x00 0x1870d4 0x01 0x00 0x00 0x188040 0x01 0x00 0x00 0x18a004 0x06 0x00 0x00 0x18a04c 0x05 0x00 0x00 0x192004 0x0f 0x00 0x00 0x1923f0 0x01 0x00 0x00 0x1923f8 0x03 0x00 0x00 0x193004 0x02 0x00 0x00 0x193140 0x01 0x00 0x00 0x194004 0x01 0x00 0x00 0x198004 0x01 0x00 0x00 0x199018 0x01 0x00 0x00 0x199020 0x01 0x00 0x00 0x199028 0x02 0x00 0x00 0x199164 0x03 0x00 0x00 0x19a000 0x09 0x00 0x00 0x19a28c 0x03 0x00 0x00 0x19b004 0x03 0x00 0x00 0x1a0884 0x01 0x00 0x00 0x1a915c 0x02 0x00 0x00 0x1a9464 0x02 0x00 0x00 0x1a0004 0x01 0x00 0x00 0x1a000c 0x01 0x00 0x00 0x1a0014 0x01 0x00 0x00 0x1a8004 0x01 0x00 0x00 0x1b0134 0x02 0x00 0x00 0x1b0154 0x09 0x00 0x00 0x1b017c 0x01 0x00 0x00 0x1b2004 0x07 0x00 0x00 0x1b3004 0x02 0x00 0x00 0x1b3028 0x01 0x00 0x00 0x1b3048 0x01 0x00 0x00 0x100000 0x02 0x00 0x00 0x101000 0x02 0x00 0x00 0x102000 0x02 0x00 0x00 0x103000 0x02 0x00 0x00 0x104000 0x02 0x00 0x00 0x105000 0x02 0x00 0x00 0x106000 0x02 0x00 0x00 0x107000 0x02 0x00 0x00 0x108000 0x02 0x00 0x00 0x109000 0x02 0x00 0x00 0x10a000 0x02 0x00 0x00 0x116100 0x01 0x00 0x00 0x120004 0x02 0x00 0x00 0x127028 0x01 0x00 0x00 0x12715c 0x01 0x00 0x00 0x127290 0x01 0x00 0x00 0x1273c4 0x01 0x00 0x00 0x1274f8 0x01 0x00 0x00 0x128028 0x01 0x00 0x00 0x12815c 0x01 0x00 0x00 0x128290 0x01 0x00 0x00 0x1283c4 0x01 0x00 0x00 0x1284f8 0x01 0x00 0x00 0x12c004 0x02 0x00 0x00 0x12c058 0x01 0x00 0x00 0x133028 0x01 0x00 0x00 0x146020 0x01 0x00 0x00 0x149004 0x02 0x00 0x00 0x151028 0x01 0x00 0x00 0x154164 0x01 0x00 0x00 0x16301c 0x01 0x00 0x00 0x163024 0x01 0x00 0x00 0x16302c 0x01 0x00 0x00 0x163034 0x01 0x00 0x00 0x165000 0x01 0x00 0x00 0x165008 0x01 0x00 0x00 0x165010 0x01 0x00 0x00 0x165018 0x01 0x00 0x00 0x166000 0x01 0x00 0x00 0x166008 0x01 0x00 0x00 0x166010 0x01 0x00 0x00 0x166018 0x01 0x00 0x00 0x167000 0x01 0x00 0x00 0x167008 0x01 0x00 0x00 0x167010 0x01 0x00 0x00 0x167018 0x01 0x00 0x00 0x16a000 0x01 0x00 0x00 0x16a008 0x01 0x00 0x00 0x16a010 0x01 0x00 0x00 0x16a018 0x01 0x00 0x00 0x17901c 0x01 0x00 0x00 0x179024 0x01 0x00 0x00 0x17902c 0x01 0x00 0x00 0x179034 0x01 0x00 0x00 0x17b004 0x02 0x00 0x00 0x184078 0x01 0x00 0x00 0x186038 0x01 0x00 0x00 0x187004 0x02 0x00 0x00 0x193024 0x01 0x00 0x00 0x199004 0x02 0x00 0x00 0x199044 0x01 0x00 0x00 0x1b101c 0x01 0x00 0x00 0x1b1024 0x01 0x00 0x00 0x1b102c 0x01 0x00 0x00 0x1b1034 0x01 0x00 0x00 0xc2a0000 0x02 0x00 0x00 0xc2a1000 0x02 0x00 0x00 0xc2a900c 0x01 0x00 0x00 0xc2a901c 0x01 0x00 0x00 0xc2a9024 0x01 0x00 0x00 0x17260000 0x01 0x00 0x00 0x17260014 0x01 0x00 0x00 0x17280000 0x01 0x00 0x00 0x17280014 0x01 0x00 0x00 0x172a0000 0x01 0x00 0x00 0x172a0014 0x01 0x00 0x00 0x172c0000 0x01 0x00 0x00 0x172c0014 0x01 0x00 0x00 0x172e0000 0x01 0x00 0x00 0x172e0014 0x01 0x00 0x00 0x17421000 0x10 0x00 0x00 0x17206138 0x01 0x00 0x00 0x17206140 0x01 0x00 0x00 0x17206148 0x01 0x00 0x00 0xc2f0000 0x01 0x00 0x00 0xc2f1000 0x01 0x00 0x00 0xc2f1004 0x01 0x00 0x00 0xc2a8014 0x01 0x00 0x00 0xc2a8030 0x01 0x00 0x00 0xc2a8028 0x01 0x00 0x00 0xc2a8130 0x01 0x00 0x00 0x190a8188 0x01 0x00 0x00 0x190a818c 0x01 0x00 0x00 0x190a8198 0x01 0x00 0x00 0x190a8194 0x01 0x00 0x00 0xc2f3000 0x01 0x00 0x00 0xc2a8038 0x01 0x00 0x00 0xc2a80dc 0x01 0x00 0x00 0xc2a80e0 0x01 0x00 0x00 0xc2a80e4 0x01 0x00 0x00 0xc2a80e8 0x01 0x00 0x00 0xc2a803c 0x01 0x00 0x00 0xc2a81a0 0x01 0x00 0x00 0xc2a8180 0x01 0x00 0x00 0xc2a8178 0x01 0x00 0x00 0xc2a817c 0x01 0x00 0x00 0xc2a8048 0x01 0x00 0x00 0xadf4004 0x01 0x00 0x00 0xadf2004 0x01 0x00 0x00 0xadf3004 0x01 0x00 0x00 0xadf302c 0x01 0x00 0x00 0xadf300c 0x01 0x00>;
			};
		};

		mem_dump {
			compatible = "qcom,mem-dump";
			memory-region = <0x122>;

			c0_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x00>;
			};

			c100_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x01>;
			};

			c200_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x02>;
			};

			c300_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x03>;
			};

			c400_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x04>;
			};

			c500_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x05>;
			};

			c600_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x06>;
			};

			c700_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x07>;
			};

			cpuss_reg {
				qcom,dump-size = <0x30000>;
				qcom,dump-id = <0xef>;
			};

			l1_icache0 {
				qcom,dump-size = <0x10900>;
				qcom,dump-id = <0x60>;
			};

			l1_icache100 {
				qcom,dump-size = <0x10900>;
				qcom,dump-id = <0x61>;
			};

			l1_icache200 {
				qcom,dump-size = <0x10900>;
				qcom,dump-id = <0x62>;
			};

			l1_icache300 {
				qcom,dump-size = <0x10900>;
				qcom,dump-id = <0x63>;
			};

			l1_icache400 {
				qcom,dump-size = <0x10900>;
				qcom,dump-id = <0x64>;
			};

			l1_icache500 {
				qcom,dump-size = <0x10900>;
				qcom,dump-id = <0x65>;
			};

			l1_icache600 {
				qcom,dump-size = <0x15100>;
				qcom,dump-id = <0x66>;
			};

			l1_icache700 {
				qcom,dump-size = <0x15100>;
				qcom,dump-id = <0x67>;
			};

			l1_dcache0 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <0x80>;
			};

			l1_dcache100 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <0x81>;
			};

			l1_dcache200 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <0x82>;
			};

			l1_dcache300 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <0x83>;
			};

			l1_dcache400 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <0x84>;
			};

			l1_dcache500 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <0x85>;
			};

			l1_dcache600 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <0x86>;
			};

			l1_dcache700 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <0x87>;
			};

			l1_itlb600 {
				qcom,dump-size = <0x300>;
				qcom,dump-id = <0x26>;
			};

			l1_itlb700 {
				qcom,dump-size = <0x300>;
				qcom,dump-id = <0x27>;
			};

			l1_dtlb600 {
				qcom,dump-size = <0x300>;
				qcom,dump-id = <0x46>;
			};

			l1_dtlb700 {
				qcom,dump-size = <0x300>;
				qcom,dump-id = <0x47>;
			};

			l2_cache600 {
				qcom,dump-size = <0x48100>;
				qcom,dump-id = <0xc6>;
			};

			l2_cache700 {
				qcom,dump-size = <0x48100>;
				qcom,dump-id = <0xc7>;
			};

			l2_tlb0 {
				qcom,dump-size = <0x5b00>;
				qcom,dump-id = <0x120>;
			};

			l2_tlb100 {
				qcom,dump-size = <0x5b00>;
				qcom,dump-id = <0x121>;
			};

			l2_tlb200 {
				qcom,dump-size = <0x5b00>;
				qcom,dump-id = <0x122>;
			};

			l2_tlb300 {
				qcom,dump-size = <0x5b00>;
				qcom,dump-id = <0x123>;
			};

			l2_tlb400 {
				qcom,dump-size = <0x5b00>;
				qcom,dump-id = <0x124>;
			};

			l2_tlb500 {
				qcom,dump-size = <0x5b00>;
				qcom,dump-id = <0x125>;
			};

			l2_tlb600 {
				qcom,dump-size = <0x6100>;
				qcom,dump-id = <0x126>;
			};

			l2_tlb700 {
				qcom,dump-size = <0x6100>;
				qcom,dump-id = <0x127>;
			};

			rpmh {
				qcom,dump-size = <0x400000>;
				qcom,dump-id = <0xec>;
			};

			rpm_sw {
				qcom,dump-size = <0x28000>;
				qcom,dump-id = <0xea>;
			};

			pmic {
				qcom,dump-size = <0x200000>;
				qcom,dump-id = <0xe4>;
			};

			fcm {
				qcom,dump-size = <0x8400>;
				qcom,dump-id = <0xee>;
			};

			etf_swao {
				qcom,dump-size = <0x10000>;
				qcom,dump-id = <0xf1>;
			};

			etr_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x100>;
			};

			etfswao_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x102>;
			};

			etr1_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x105>;
			};

			misc_data {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0xe8>;
			};

			etf_lpass {
				qcom,dump-size = <0x4000>;
				qcom,dump-id = <0xf4>;
			};

			etflpass_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x104>;
			};

			osm_reg {
				qcom,dump-size = <0x400>;
				qcom,dump-id = <0x163>;
			};

			pcu_reg {
				qcom,dump-size = <0x400>;
				qcom,dump-id = <0x164>;
			};

			fsm_data {
				qcom,dump-size = <0x400>;
				qcom,dump-id = <0x165>;
			};
		};

		cpufeatureid@0x221C8E14 {
			compatible = "qcom,cpu-feature-id";
			reg = <0x221c8e14 0x04>;
			reg-names = "cpu-feature-id";
			phandle = <0x291>;
		};

		interrupt-controller@17200000 {
			compatible = "arm,gic-v3";
			#interrupt-cells = <0x03>;
			interrupt-controller;
			#redistributor-regions = <0x01>;
			redistributor-stride = <0x00 0x20000>;
			reg = <0x17200000 0x10000 0x17260000 0x100000>;
			interrupts = <0x01 0x09 0x08>;
			phandle = <0x01>;
		};

		qcom,wdt@17410000 {
			compatible = "qcom,msm-watchdog";
			reg = <0x17410000 0x1000>;
			reg-names = "wdt-base";
			interrupts = <0x00 0x00 0x04 0x00 0x01 0x04>;
			qcom,bark-time = <0x2af8>;
			qcom,pet-time = <0x2490>;
			qcom,ipi-ping;
			qcom,wakeup-enable;
			phandle = <0x292>;
			status = "disabled";
		};

		timer {
			compatible = "arm,armv8-timer";
			interrupts = <0x01 0x0d 0xff08 0x01 0x0e 0xff08 0x01 0x0b 0xff08 0x01 0x0c 0xff08>;
			clock-frequency = <0x124f800>;
			phandle = <0x293>;
			always-on;
		};

		rsc@17a00000 {
			label = "apps_rsc";
			compatible = "qcom,rpmh-rsc";
			reg = <0x17a00000 0x10000 0x17a10000 0x10000 0x17a20000 0x10000>;
			reg-names = "drv-0\0drv-1\0drv-2";
			interrupts = <0x00 0x03 0x04 0x00 0x04 0x04 0x00 0x05 0x04>;
			qcom,tcs-offset = <0xd00>;
			qcom,drv-id = <0x02>;
			qcom,tcs-config = <0x02 0x02 0x00 0x03 0x01 0x03 0x03 0x00 0x04 0x00>;
			power-domains = <0x123>;
			phandle = <0x294>;

			qcom,rpmhclk {
				compatible = "qcom,ravelin-rpmh-clk";
				#clock-cells = <0x01>;
				phandle = <0x45>;
			};

			bcm_voter {
				compatible = "qcom,bcm-voter";
				phandle = <0x14e>;
			};

			rpmh-regulator-msslvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "mss.lvl";

				regulator-pm6450-s1-level {
					regulator-name = "pm6450_s1_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					phandle = <0x158>;
				};
			};

			rpmh-regulator-cxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "cx.lvl";
				proxy-supply = <0x124>;

				regulator-pm6450-s5-level {
					regulator-name = "pm6450_s5_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x180>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-voltage = <0x180 0xffff>;
					phandle = <0x124>;
				};

				regulator-pm6450-s5-level-ao {
					regulator-name = "pm6450_s5_level_ao";
					qcom,set = <0x01>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					phandle = <0x295>;
				};

				regulator-cdev {
					compatible = "qcom,rpmh-reg-cdev";
					mboxes = <0x02 0x00>;
					qcom,reg-resource-name = "cx";
					#cooling-cells = <0x02>;
					phandle = <0x17e>;
				};
			};

			rpmh-regulator-ebilvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "ebi.lvl";

				regulator-pm6450-s6-level {
					regulator-name = "pm6450_s6_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					phandle = <0x296>;
				};
			};

			rpmh-regulator-smpb7 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpb7";

				regulator-pm6450-s7 {
					regulator-name = "pm6450_s7";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0xf6950>;
					regulator-max-microvolt = <0x11da50>;
					qcom,init-voltage = <0x111700>;
					phandle = <0x1ea>;
				};
			};

			rpmh-regulator-smpb8 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpb8";

				regulator-pm6450-s8 {
					regulator-name = "pm6450_s8";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x5d430>;
					regulator-max-microvolt = <0x1a9c80>;
					qcom,init-voltage = <0x14a140>;
					phandle = <0x1ec>;
				};
			};

			rpmh-regulator-smpb9 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpb9";

				regulator-pm6450-s9 {
					regulator-name = "pm6450_s9";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x1c5200>;
					regulator-max-microvolt = <0x1f20c0>;
					qcom,init-voltage = <0x1c9080>;
					phandle = <0x1eb>;
				};
			};

			rpmh-regulator-ldob1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob1";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;
				qcom,disable-mode = <0x02>;

				regulator-pm6450-l1 {
					regulator-name = "pm6450_l1";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x4c2c0>;
					regulator-max-microvolt = <0x9eb10>;
					qcom,init-voltage = <0x7b0c0>;
					qcom,init-mode = <0x04>;
					phandle = <0x297>;
				};
			};

			rpmh-regulator-lcxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "lcx.lvl";

				regulator-pm6450-l2-level {
					regulator-name = "pm6450_l2_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					phandle = <0x153>;
				};
			};

			rpmh-regulator-ldob3 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob3";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;
				qcom,disable-mode = <0x02>;

				regulator-pm6450-l3 {
					regulator-name = "pm6450_l3";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0xd4670>;
					regulator-max-microvolt = <0xecd10>;
					qcom,init-voltage = <0xdcb40>;
					qcom,init-mode = <0x04>;
					phandle = <0x298>;
				};
			};

			rpmh-regulator-ldob4 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob4";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;
				qcom,disable-mode = <0x02>;

				regulator-pm6450-l4 {
					regulator-name = "pm6450_l4";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x81650>;
					regulator-max-microvolt = <0xd1f60>;
					qcom,init-voltage = <0xc5440>;
					qcom,init-mode = <0x04>;
					phandle = <0x299>;
				};
			};

			rpmh-regulator-ldob5 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob5";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;
				qcom,disable-mode = <0x02>;

				regulator-pm6450-l5 {
					regulator-name = "pm6450_l4";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x4c2c0>;
					regulator-max-microvolt = <0x100d60>;
					qcom,init-voltage = <0xd6d80>;
					qcom,init-mode = <0x04>;
					phandle = <0x42>;
				};
			};

			rpmh-regulator-ldob6 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob6";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;
				qcom,disable-mode = <0x02>;

				regulator-pm6450-l6 {
					regulator-name = "pm6450_l6";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0xb7598>;
					regulator-max-microvolt = <0xc92c0>;
					qcom,init-voltage = <0xc92c0>;
					qcom,init-mode = <0x04>;
					phandle = <0x29a>;
				};
			};

			rpmh-regulator-ldob7 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob7";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;
				qcom,disable-mode = <0x02>;

				regulator-pm6450-l7 {
					regulator-name = "pm6450_l7";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0xcaa30>;
					regulator-max-microvolt = <0xe09c0>;
					qcom,init-voltage = <0xdea80>;
					qcom,init-mode = <0x04>;
					phandle = <0x46>;
				};
			};

			rpmh-regulator-lmxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "lmx.lvl";

				regulator-pm6450-l8-level {
					regulator-name = "pm6450_l8_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					phandle = <0x154>;
				};
			};

			rpmh-regulator-ldob9 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob9";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;
				qcom,disable-mode = <0x02>;

				regulator-pm6450-l9 {
					regulator-name = "pm6450_l9";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x7b0c0>;
					regulator-max-microvolt = <0xc92c0>;
					qcom,init-voltage = <0xb7980>;
					qcom,init-mode = <0x04>;
					phandle = <0x29b>;
				};
			};

			rpmh-regulator-ldob10 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob10";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;
				qcom,disable-mode = <0x02>;

				regulator-pm6450-l10 {
					regulator-name = "pm6450_l10";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0xc92c0>;
					regulator-max-microvolt = <0xdbf88>;
					qcom,init-voltage = <0xc92c0>;
					qcom,init-mode = <0x04>;
					phandle = <0x29c>;
				};
			};

			rpmh-regulator-ldob11 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob11";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;
				qcom,disable-mode = <0x02>;

				regulator-pm6450-l11 {
					regulator-name = "pm6450_l11";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x4c2c0>;
					regulator-max-microvolt = <0xb7980>;
					qcom,init-voltage = <0x54f60>;
					phandle = <0x29d>;
				};
			};

			rpmh-regulator-ldob12 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob12";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;
				qcom,disable-mode = <0x02>;

				regulator-pm6450-l12 {
					regulator-name = "pm6450_l12";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x107ac0>;
					regulator-max-microvolt = <0x13e5c0>;
					qcom,init-voltage = <0x107ac0>;
					qcom,init-mode = <0x04>;
					phandle = <0x29e>;
				};
			};

			rpmh-regulator-ldob13 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob13";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;
				qcom,disable-mode = <0x02>;

				regulator-pm6450-l13 {
					regulator-name = "pm6450_l13";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x107ac0>;
					regulator-max-microvolt = <0x13e5c0>;
					qcom,init-voltage = <0x124f80>;
					qcom,init-mode = <0x04>;
					phandle = <0x29f>;
				};
			};

			rpmh-regulator-ldob14 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob14";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;
				qcom,disable-mode = <0x02>;

				regulator-pm6450-l14 {
					regulator-name = "pm6450_l14";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x12ff48>;
					regulator-max-microvolt = <0x13e5c0>;
					qcom,init-voltage = <0x118c30>;
					qcom,init-mode = <0x04>;
					phandle = <0x128>;
				};
			};

			rpmh-regulator-ldob15 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob15";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;
				qcom,disable-mode = <0x02>;

				regulator-pm6450-l15 {
					regulator-name = "pm6450_l15";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0xf4240>;
					regulator-max-microvolt = <0x13e5c0>;
					qcom,init-voltage = <0x118c30>;
					qcom,init-mode = <0x04>;
					phandle = <0x2a0>;
				};
			};

			rpmh-regulator-ldob16 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob16";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;
				qcom,disable-mode = <0x02>;

				regulator-pm6450-l16 {
					regulator-name = "pm6450_l16";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x4c2c0>;
					regulator-max-microvolt = <0x1339e0>;
					qcom,init-voltage = <0x124f80>;
					qcom,init-mode = <0x04>;
					phandle = <0x47>;
				};
			};

			rpmh-regulator-ldob17 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob17";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;
				qcom,disable-mode = <0x02>;

				regulator-pm6450-l17 {
					regulator-name = "pm6450_l17";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x124f80>;
					qcom,init-voltage = <0x124f80>;
					qcom,init-mode = <0x04>;
					phandle = <0x2a1>;
				};
			};

			rpmh-regulator-ldob18 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob18";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;
				qcom,disable-mode = <0x02>;

				regulator-pm6450-l18 {
					regulator-name = "pm6450_l18";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x16f300>;
					regulator-max-microvolt = <0x1e8480>;
					qcom,init-voltage = <0x16f300>;
					qcom,init-mode = <0x04>;
					phandle = <0x2a2>;
				};
			};

			rpmh-regulator-ldob19 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob19";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;
				qcom,disable-mode = <0x02>;

				regulator-pm6450-l19 {
					regulator-name = "pm6450_l19";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x1dc130>;
					qcom,init-voltage = <0x1b7740>;
					qcom,init-mode = <0x04>;
					phandle = <0x2a3>;
				};
			};

			rpmh-regulator-ldob20 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob20";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;
				qcom,disable-mode = <0x02>;

				regulator-pm6450-l20 {
					regulator-name = "pm6450_l20";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x1cfde0>;
					qcom,init-voltage = <0x19f0a0>;
					qcom,init-mode = <0x04>;
					phandle = <0x2a4>;
				};
			};

			rpmh-regulator-ldob21 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob21";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;
				qcom,disable-mode = <0x02>;

				regulator-pm6450-l21 {
					regulator-name = "pm6450_l21";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x16f300>;
					regulator-max-microvolt = <0x1e8480>;
					qcom,init-voltage = <0x1b7740>;
					qcom,init-mode = <0x04>;
					phandle = <0x127>;
				};
			};

			rpmh-regulator-ldob22 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob22";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;
				qcom,disable-mode = <0x02>;

				regulator-pm6450-l22 {
					regulator-name = "pm6450_l22";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x16f300>;
					regulator-max-microvolt = <0x1e8480>;
					qcom,init-voltage = <0x1b7740>;
					qcom,init-mode = <0x04>;
					phandle = <0x2a5>;
				};
			};

			rpmh-regulator-ldob23 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob23";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;
				qcom,disable-mode = <0x02>;

				regulator-pm6450-l23 {
					regulator-name = "pm6450_l23";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x18b820>;
					regulator-max-microvolt = <0x1e3660>;
					qcom,init-voltage = <0x1b7740>;
					qcom,init-mode = <0x04>;
					phandle = <0x43>;
				};
			};

			rpmh-regulator-ldob24 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob24";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;
				qcom,disable-mode = <0x02>;

				regulator-pm6450-l24 {
					regulator-name = "pm6450_l24";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x2932e0>;
					regulator-max-microvolt = <0x3613c0>;
					qcom,init-voltage = <0x2932e0>;
					qcom,init-mode = <0x04>;
					phandle = <0x2a6>;
				};
			};

			rpmh-regulator-ldob25 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob25";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;
				qcom,disable-mode = <0x02>;

				regulator-pm6450-l25 {
					regulator-name = "pm6450_l25";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x2932e0>;
					regulator-max-microvolt = <0x3613c0>;
					qcom,init-voltage = <0x2ee000>;
					qcom,init-mode = <0x04>;
					phandle = <0x44>;
				};
			};

			rpmh-regulator-ldob26 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob26";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;
				qcom,disable-mode = <0x02>;

				regulator-pm6450-l26 {
					regulator-name = "pm6450_l26";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x18b820>;
					regulator-max-microvolt = <0x325aa0>;
					qcom,init-voltage = <0x18b820>;
					qcom,init-mode = <0x04>;
					phandle = <0x2a7>;
				};
			};

			rpmh-regulator-ldob27 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob27";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;
				qcom,disable-mode = <0x02>;

				regulator-pm6450-l27 {
					regulator-name = "pm6450_l27";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x18b820>;
					regulator-max-microvolt = <0x325aa0>;
					qcom,init-voltage = <0x18b820>;
					qcom,init-mode = <0x04>;
					phandle = <0x2a8>;
				};
			};

			rpmh-regulator-ldob28 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob28";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;
				qcom,disable-mode = <0x02>;

				regulator-pm6450-l28 {
					regulator-name = "pm6450_l28";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x18b820>;
					regulator-max-microvolt = <0x325aa0>;
					qcom,init-voltage = <0x2932e0>;
					qcom,init-mode = <0x04>;
					phandle = <0x2a9>;
				};
			};

			rpmh-regulator-ldoe1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe1";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;
				qcom,disable-mode = <0x02>;

				regulator-pm8010-l1 {
					regulator-name = "pm8010_l1";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x81650>;
					regulator-max-microvolt = "\0\r/";
					qcom,init-voltage = <0x81650>;
					phandle = <0x2aa>;
				};
			};

			rpmh-regulator-ldoe3 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe3";
				qcom,regulator-type = "pmic5-ldo";

				regulator-pm8010-l3 {
					regulator-name = "pm8010_l3";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x2dc6c0>;
					regulator-max-microvolt = <0x2dc6c0>;
					qcom,init-voltage = <0x2dc6c0>;
					phandle = <0x1ed>;
					regulator-boot-on;
					regulator-always-on;
				};
			};

			rpmh-regulator-ldoe4 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe4";
				qcom,regulator-type = "pmic5-ldo";

				regulator-pm8010-l4 {
					regulator-name = "pm8010_l4";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x27ac40>;
					regulator-max-microvolt = <0x328980>;
					qcom,init-voltage = <0x2932e0>;
					phandle = <0x2ab>;
				};
			};

			rpmh-regulator-ldoe5 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe5";
				qcom,regulator-type = "pmic5-ldo";

				regulator-pm8010-l5 {
					regulator-name = "pm8010_l5";
					qcom,set = <0x03>;
					phandle = <0x2ac>;
				};
			};

			rpmh-regulator-ldoe6 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe6";
				qcom,regulator-type = "pmic5-ldo";

				regulator-pm8010-l6 {
					regulator-name = "pm8010_l6";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x328980>;
					qcom,init-voltage = <0x2dc6c0>;
					phandle = <0x2ad>;
				};
			};

			rpmh-regulator-ldoe7 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe7";
				qcom,regulator-type = "pmic5-ldo";

				regulator-pm8010-l7 {
					regulator-name = "pm8010_l7";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x2625a0>;
					regulator-max-microvolt = <0x3613c0>;
					qcom,init-voltage = <0x2dc6c0>;
					phandle = <0x129>;
				};
			};

			rpmh-regulator-mxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "mx.lvl";
				proxy-supply = <0x125>;

				regulator-pmg1110-s1-level {
					regulator-name = "pmg1110_s1_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x180>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-voltage = <0x180 0xffff>;
					phandle = <0x125>;
				};
			};

			rpmh-regulator-sf1-vreg-enable {
				compatible = "qcom,rpmh-xob-regulator";
				qcom,resource-name = "gpioi7";
				status = "disabled";

				regulator-sf1-vreg-enable {
					regulator-name = "sf1_vreg_enable";
					qcom,set = <0x03>;
					phandle = <0x2ae>;
				};
			};

			rpmh-regulator-sf1-vreg-mode {
				compatible = "qcom,rpmh-xob-regulator";
				qcom,resource-name = "gpioi10";
				status = "disabled";

				regulator-sf1-vreg-mode {
					regulator-name = "sf1_vreg_mode";
					qcom,set = <0x03>;
					phandle = <0x2af>;
				};
			};

			rpmh-regulator-vrmsd {
				compatible = "qcom,rpmh-pbs-regulator";
				qcom,resource-name = "vrm.sd";

				regulator-pm6450-l24-pbs {
					regulator-name = "pm6450_l24_pbs";
					qcom,set = <0x03>;
					phandle = <0x2b0>;
				};
			};

			rpmh-regulator-vrmpx2 {
				compatible = "qcom,rpmh-pbs-regulator";
				qcom,resource-name = "vrm.px2";

				regulator-pm6450-l28-pbs {
					regulator-name = "pm6450_l28_pbs";
					qcom,set = <0x03>;
					phandle = <0x2b1>;
				};
			};
		};

		bt_wcn3990 {
			compatible = "qcom,wcn3990";
			qcom,bt-sw-ctrl-gpio = <0x126 0x38 0x00>;
			qcom,bt-vdd-io-supply = <0x127>;
			qcom,bt-vdd-core-supply = <0x128>;
			qcom,bt-vdd-pa-supply = <0x129>;
			qcom,bt-vdd-xtal-supply = <0x43>;
			qcom,bt-vdd-io-config = <0x19f0a0 0x1cfde0 0x01 0x00>;
			qcom,bt-vdd-core-config = <0x13e5c0 0x13e5c0 0x01 0x00>;
			qcom,bt-vdd-pa-config = <0x2dc6c0 0x328980 0x01 0x00>;
			qcom,bt-vdd-xtal-config = <0x19f0a0 0x1cfde0 0x01 0x00>;
			phandle = <0x2b2>;
		};

		rsc@af20000 {
			lable = "disp_rsc";
			compatible = "qcom,rpmh-rsc";
			reg = <0xaf20000 0x10000>;
			reg-names = "drv-0";
			interrupts = <0x00 0x81 0x04>;
			clocks = <0x12a 0x16>;
			qcom,tcs-offset = <0x1c00>;
			qcom,drv-id = <0x00>;
			qcom,tcs-config = <0x02 0x00 0x00 0x01 0x01 0x01 0x03 0x00 0x04 0x00>;
			phandle = <0x2b3>;

			bcm_voter {
				compatible = "qcom,bcm-voter";
				qcom,tcs-wait = <0x01>;
				phandle = <0x14f>;
			};

			sde_rsc_rpmh {
				cell-index = <0x00>;
				compatible = "qcom,sde-rsc-rpmh";
			};
		};

		interrupt-controller@b220000 {
			compatible = "qcom,ravelin-pdc\0qcom,pdc";
			reg = <0xb220000 0x30000 0x174000f0 0x64>;
			reg-names = "pdc-interrupt-base\0apps-shared-spi-cfg";
			qcom,pdc-ranges = <0x00 0x1e0 0x5e 0x5e 0x261 0x1f 0x7d 0x3f 0x01 0x7e 0x2cc 0x0c>;
			#interrupt-cells = <0x02>;
			interrupt-parent = <0x01>;
			interrupt-controller;
			phandle = <0x3b>;
		};

		psci {
			compatible = "arm,psci-1.0";
			method = "smc";

			cpu-pd0 {
				#power-domain-cells = <0x00>;
				power-domains = <0x123>;
				phandle = <0x06>;
			};

			cpu-pd1 {
				#power-domain-cells = <0x00>;
				power-domains = <0x123>;
				phandle = <0x0a>;
			};

			cpu-pd2 {
				#power-domain-cells = <0x00>;
				power-domains = <0x123>;
				phandle = <0x0c>;
			};

			cpu-pd3 {
				#power-domain-cells = <0x00>;
				power-domains = <0x123>;
				phandle = <0x0e>;
			};

			cpu-pd4 {
				#power-domain-cells = <0x00>;
				power-domains = <0x123>;
				phandle = <0x10>;
			};

			cpu-pd5 {
				#power-domain-cells = <0x00>;
				power-domains = <0x123>;
				phandle = <0x12>;
			};

			cpu-pd6 {
				#power-domain-cells = <0x00>;
				power-domains = <0x123>;
				phandle = <0x16>;
			};

			cpu-pd7 {
				#power-domain-cells = <0x00>;
				power-domains = <0x123>;
				phandle = <0x18>;
			};

			cluster-pd {
				#power-domain-cells = <0x00>;
				domain-idle-states = <0x12b 0x12c>;
				phandle = <0x123>;
			};
		};

		bamdma@3304000 {
			compatible = "qcom,bam-v1.7.0";
			qcom,controlled-remotely;
			reg = <0x3304000 0x20000 0x326b000 0x1000>;
			reg-names = "bam\0bam_remote_mem";
			num-channels = <0x1f>;
			interrupts = <0x00 0xa4 0x04>;
			#dma-cells = <0x01>;
			qcom,ee = <0x01>;
			qcom,num-ees = <0x02>;
			phandle = <0x12d>;
		};

		slim@3340000 {
			compatible = "qcom,slim-ngd-v1.5.0";
			reg = <0x3340000 0x2c000 0x326a000 0x1000>;
			reg-names = "ctrl\0slimbus_remote_mem";
			interrupts = <0x00 0xa3 0x04>;
			qcom,apps-ch-pipes = <0x00>;
			qcom,ea-pc = <0x440>;
			dmas = <0x12d 0x03 0x12d 0x04>;
			dma-names = "rx\0tx";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			status = "ok";
			phandle = <0x2b4>;

			ngd@1 {
				reg = <0x01>;
				#address-cells = <0x01>;
				#size-cells = <0x01>;

				btfmslim-driver {
					compatible = "slim217,221";
					reg = <0x01 0x00>;
					phandle = <0x2b5>;
				};
			};
		};

		cluster-device {
			compatible = "qcom,lpm-cluster-dev";
			power-domains = <0x123>;
		};

		cpuss-sleep-stats@17800054 {
			compatible = "qcom,cpuss-sleep-stats";
			reg = <0x17800054 0x04 0x17810054 0x04 0x17820054 0x04 0x17830054 0x04 0x17840054 0x04 0x17850054 0x04 0x17860054 0x04 0x17870054 0x04 0x17880098 0x04 0x178c0000 0x10000>;
			reg-names = "seq_lpm_cntr_cfg_cpu0\0seq_lpm_cntr_cfg_cpu1\0seq_lpm_cntr_cfg_cpu2\0seq_lpm_cntr_cfg_cpu3\0seq_lpm_cntr_cfg_cpu4\0seq_lpm_cntr_cfg_cpu5\0seq_lpm_cntr_cfg_cpu6\0seq_lpm_cntr_cfg_cpu7\0l3_seq_lpm_cntr_cfg\0apss_seq_mem_base";
			num-cpus = <0x08>;
		};

		rpmh-sleep-stats@c3f0000 {
			compatible = "qcom,rpmh-sleep-stats";
			reg = <0xc3f0000 0x400>;
			ss-name = "modem\0adsp\0adsp_island\0apss\0wpss";
			mboxes = <0x02 0x00>;
			ddr-freq-update;
		};

		subsystem-sleep-stats@c3f0000 {
			compatible = "qcom,subsystem-sleep-stats";
			reg = <0xc3f0000 0x400>;
			ddr-freq-update;
		};

		sys-pm-vx@c320000 {
			compatible = "qcom,sys-pm-violators\0qcom,sys-pm-ravelin";
			reg = <0xc320000 0x400>;
			mboxes = <0x02 0x00>;
			mbox-names = "aop";
		};

		timer@17420000 {
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			compatible = "arm,armv7-timer-mem";
			reg = <0x17420000 0x1000>;
			clock-frequency = <0x124f800>;
			phandle = <0x2b6>;

			frame@17421000 {
				frame-number = <0x00>;
				interrupts = <0x00 0x08 0x04 0x00 0x06 0x04>;
				reg = <0x17421000 0x1000 0x17422000 0x1000>;
			};

			frame@17423000 {
				frame-number = <0x01>;
				interrupts = <0x00 0x09 0x04>;
				reg = <0x17423000 0x1000>;
				status = "disabled";
			};

			frame@17425000 {
				frame-number = <0x02>;
				interrupts = <0x00 0x0a 0x04>;
				reg = <0x17425000 0x1000>;
				status = "disabled";
			};

			frame@17427000 {
				frame-number = <0x03>;
				interrupts = <0x00 0x0b 0x04>;
				reg = <0x17427000 0x1000>;
				status = "disabled";
			};

			frame@17429000 {
				frame-number = <0x04>;
				interrupts = <0x00 0x0c 0x04>;
				reg = <0x17429000 0x1000>;
				status = "disabled";
			};

			frame@1742b000 {
				frame-number = <0x05>;
				interrupts = <0x00 0x0d 0x04>;
				reg = <0x1742b000 0x1000>;
				status = "disabled";
			};

			frame@1742d000 {
				frame-number = <0x06>;
				interrupts = <0x00 0x0e 0x04>;
				reg = <0x1742d000 0x1000>;
				status = "disabled";
			};
		};

		qcom,rimps@17400000 {
			#address-cells = <0x02>;
			#size-cells = <0x02>;
			compatible = "qcom,rimps";
			reg = <0x17400000 0x10 0x17d90000 0x2000>;
			#mbox-cells = <0x01>;
			interrupts = <0x00 0x3e 0x04>;
			phandle = <0x12e>;
		};

		qcom,scmi {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			compatible = "arm,scmi";
			mboxes = <0x12e 0x00>;
			mbox-names = "tx";
			shmem = <0x12f>;
			phandle = <0x2b7>;

			protocol@86 {
				reg = <0x86>;
				#clock-cells = <0x01>;
				phandle = <0x2b8>;
			};

			protocol@81 {
				reg = <0x81>;
				#clock-cells = <0x01>;
				phandle = <0x2b9>;
			};

			protocol@84 {
				reg = <0x84>;
				#clock-cells = <0x01>;
				phandle = <0x2ba>;
			};

			protocol@88 {
				reg = <0x88>;
				#clock-cells = <0x01>;
				phandle = <0x2bb>;
			};
		};

		qcom,rimps_log@17d09c00 {
			compatible = "qcom,rimps-log";
			reg = <0x17d09c00 0x200 0x17d09e00 0x200>;
			mboxes = <0x12e 0x01>;
			phandle = <0x2bc>;
		};

		qcom,secure-buffer {
			compatible = "qcom,secure-buffer";
			qcom,vmid-cp-camera-preview-ro;
		};

		qcom,mem-buf {
			compatible = "qcom,mem-buf";
			qcom,mem-buf-capabilities = "supplier";
			qcom,vmid = <0x03>;
		};

		qcom,mem-buf-msgq {
			compatible = "qcom,mem-buf-msgq";
		};

		qcom,rmtfs_sharedmem@0 {
			compatible = "qcom,sharedmem-uio";
			reg = <0x00 0x300000>;
			reg-names = "rmtfs";
			qcom,client-id = <0x01>;
		};

		tz-log@146AA720 {
			compatible = "qcom,tz-log";
			reg = <0x146aa720 0x3000>;
			qcom,hyplog-enabled;
			hyplog-address-offset = <0x410>;
			hyplog-size-offset = <0x414>;
			status = "ok";
			phandle = <0x2bd>;
		};

		qseecom@c1700000 {
			compatible = "qcom,qseecom";
			memory-region = <0x36>;
			qseecom_mem = <0x36>;
			qseecom_ta_mem = <0x37>;
			user_contig_mem = <0x35>;
			qcom,hlos-num-ce-hw-instances = <0x01>;
			qcom,hlos-ce-hw-instance = <0x00>;
			qcom,qsee-ce-hw-instance = <0x00>;
			qcom,disk-encrypt-pipe-pair = <0x02>;
			qcom,no-clock-support;
			qcom,appsbl-qseecom-support;
			qcom,commonlib64-loaded-by-uefi;
			qcom,qsee-reentrancy-support = <0x02>;
			phandle = <0x2be>;
		};

		qcom,ipcc@ed18000 {
			compatible = "qcom,ipcc";
			reg = <0xed18000 0x1000>;
			interrupts = <0x00 0xe5 0x04>;
			interrupt-controller;
			#interrupt-cells = <0x03>;
			#mbox-cells = <0x02>;
			phandle = <0x13b>;
		};

		qcom,memshare {
			compatible = "qcom,memshare";

			qcom,client_1 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x00>;
				qcom,client-id = <0x00>;
				qcom,allocate-boot-time;
				label = "modem";
			};

			qcom,client_2 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x00>;
				qcom,client-id = <0x02>;
				label = "modem";
			};

			qcom,client_3 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x500000>;
				qcom,client-id = <0x01>;
				qcom,allocate-on-request;
				label = "modem";
				phandle = <0x2bf>;
			};
		};

		clocks {

			xo_board {
				compatible = "fixed-clock";
				clock-frequency = <0x493e000>;
				clock-output-names = "xo_board";
				#clock-cells = <0x00>;
				phandle = <0x2c0>;
			};

			sleep_clk {
				compatible = "fixed-clock";
				clock-frequency = <0x7d00>;
				clock-output-names = "sleep_clk";
				#clock-cells = <0x00>;
				phandle = <0x130>;
			};

			pcie_0_pipe_clk {
				compatible = "fixed-clock";
				clock-frequency = <0x3e8>;
				clock-output-names = "pcie_0_pipe_clk";
				#clock-cells = <0x00>;
				phandle = <0x131>;
			};

			ufs_phy_rx_symbol_0_clk {
				compatible = "fixed-clock";
				clock-frequency = <0x3e8>;
				clock-output-names = "ufs_phy_rx_symbol_0_clk";
				#clock-cells = <0x00>;
				phandle = <0x132>;
			};

			ufs_phy_rx_symbol_1_clk {
				compatible = "fixed-clock";
				clock-frequency = <0x3e8>;
				clock-output-names = "ufs_phy_rx_symbol_1_clk";
				#clock-cells = <0x00>;
				phandle = <0x133>;
			};

			ufs_phy_tx_symbol_0_clk {
				compatible = "fixed-clock";
				clock-frequency = <0x3e8>;
				clock-output-names = "ufs_phy_tx_symbol_0_clk";
				#clock-cells = <0x00>;
				phandle = <0x134>;
			};

			usb3_phy_wrapper_gcc_usb30_pipe_clk {
				compatible = "fixed-clock";
				clock-frequency = <0x3e8>;
				clock-output-names = "usb3_phy_wrapper_gcc_usb30_pipe_clk";
				#clock-cells = <0x00>;
				phandle = <0x48>;
			};
		};

		clock-controller@ade0000 {
			compatible = "qcom,ravelin-camcc\0syscon";
			reg = <0xade0000 0x20000>;
			reg-name = "cc_base";
			vdd_cx-supply = <0x124>;
			vdd_mx-supply = <0x125>;
			clocks = <0x45 0x00 0x24 0x0d>;
			clock-names = "bi_tcxo\0iface";
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x135>;
		};

		clock-controller@af00000 {
			compatible = "qcom,ravelin-dispcc\0syscon";
			reg = <0xaf00000 0x20000>;
			reg-name = "cc_base";
			vdd_cx-supply = <0x124>;
			vdd_mx-supply = <0x125>;
			clocks = <0x45 0x00 0x45 0x01 0x130 0x24 0x16>;
			clock-names = "bi_tcxo\0bi_tcxo_ao\0sleep_clk\0iface";
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x12a>;
		};

		clock-controller@100000 {
			compatible = "qcom,ravelin-gcc\0syscon";
			reg = <0x100000 0x1f4200>;
			reg-name = "cc_base";
			vdd_cx-supply = <0x124>;
			vdd_mx-supply = <0x125>;
			clocks = <0x45 0x00 0x130 0x131 0x132 0x133 0x134 0x48>;
			clock-names = "bi_tcxo\0sleep_clk\0pcie_0_pipe_clk\0ufs_phy_rx_symbol_0_clk\0ufs_phy_rx_symbol_1_clk\0ufs_phy_tx_symbol_0_clk\0usb3_phy_wrapper_gcc_usb30_pipe_clk";
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x24>;
			qcom,critical-devices = <0x33b>;
		};

		clock-controller@3d90000 {
			compatible = "qcom,ravelin-gpucc\0syscon";
			reg = <0x3d90000 0xa000>;
			reg-name = "cc_base";
			vdd_cx-supply = <0x124>;
			vdd_mx-supply = <0x125>;
			clocks = <0x45 0x00 0x24 0x21 0x24 0x22 0x24 0x24>;
			clock-names = "bi_tcxo\0gpll0_out_main\0gpll0_out_main_div\0gcc_gpu_snoc_dvm_gfx_clk";
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x23>;
		};

		syscon@17aa0000 {
			compatible = "syscon";
			reg = <0x17aa0000 0x1c>;
			phandle = <0x136>;
		};

		syscon@190ba000 {
			compatible = "syscon";
			reg = <0x190ba000 0x54>;
			phandle = <0x137>;
		};

		debug-clock-controller@0 {
			compatible = "qcom,ravelin-debugcc";
			qcom,gcc = <0x24>;
			qcom,dispcc = <0x12a>;
			qcom,camcc = <0x135>;
			qcom,gpucc = <0x23>;
			qcom,apsscc = <0x136>;
			qcom,mccc = <0x137>;
			clocks = <0x45 0x00 0x24 0x00 0x135 0x00 0x12a 0x00 0x23 0x00>;
			clock-names = "xo_clk_src\0gcc\0camcc\0dispcc\0gpucc";
			#clock-cells = <0x01>;
			phandle = <0x2c1>;
		};

		qcom,cpufreq-hw {
			compatible = "qcom,cpufreq-hw-epss";
			reg = <0x17d91000 0x1000 0x17d92000 0x1000>;
			reg-names = "freq-domain0\0freq-domain1";
			clocks = <0x45 0x00 0x24 0x00>;
			clock-names = "xo\0alternate";
			qcom,lut-row-size = <0x04>;
			qcom,skip-enable-check;
			interrupts = <0x00 0x1e 0x04 0x00 0x1f 0x04>;
			interrupt-names = "dcvsh0_int\0dcvsh1_int";
			#freq-domain-cells = <0x02>;
			phandle = <0x07>;
		};

		qcom,cpufreq-hw-debug {
			compatible = "qcom,cpufreq-hw-epss-debug";
			qcom,freq-hw-domain = <0x07 0x00 0x07 0x01>;
		};

		syscon@1fc0000 {
			compatible = "syscon";
			reg = <0x1fc0000 0x30000>;
			phandle = <0x03>;
		};

		syscon@1f40000 {
			compatible = "syscon";
			reg = <0x1f40000 0x20000>;
			phandle = <0x138>;
		};

		hwlock {
			compatible = "qcom,tcsr-mutex";
			syscon = <0x138 0x00 0x1000>;
			#hwlock-cells = <0x01>;
			phandle = <0x13a>;
		};

		qcom,smem {
			compatible = "qcom,smem";
			memory-region = <0x139>;
			hwlocks = <0x13a 0x03>;
			phandle = <0x2c2>;
		};

		qcom,smp2p-modem {
			compatible = "qcom,smp2p";
			qcom,smem = <0x1b3 0x1ac>;
			interrupt-parent = <0x13b>;
			interrupts = <0x02 0x02 0x01>;
			mboxes = <0x13b 0x02 0x02>;
			qcom,local-pid = <0x00>;
			qcom,remote-pid = <0x01>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x15b>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x15a>;
			};

			qcom,smp2p-ipa-1-out {
				qcom,entry-name = "ipa";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x160>;
			};

			qcom,smp2p-ipa-1-in {
				qcom,entry-name = "ipa";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x161>;
			};
		};

		qcom,smp2p-adsp {
			compatible = "qcom,smp2p";
			qcom,smem = <0x1bb 0x1ad>;
			interrupt-parent = <0x13b>;
			interrupts = <0x03 0x02 0x01>;
			mboxes = <0x13b 0x03 0x02>;
			qcom,local-pid = <0x00>;
			qcom,remote-pid = <0x02>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x157>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x156>;
			};

			sleepstate-out {
				qcom,entry-name = "sleepstate";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x13c>;
			};

			qcom,sleepstate-in {
				qcom,entry-name = "sleepstate_see";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x13d>;
			};

			qcom,smp2p-rdbg2-out {
				qcom,entry-name = "rdbg";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x1f7>;
			};

			qcom,smp2p-rdbg2-in {
				qcom,entry-name = "rdbg";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x1f8>;
			};
		};

		qcom,smp2p_sleepstate {
			compatible = "qcom,smp2p-sleepstate";
			qcom,smem-states = <0x13c 0x00>;
			interrupt-parent = <0x13d>;
			interrupts = <0x00 0x00>;
			interrupt-names = "smp2p-sleepstate-in";
		};

		qcom,smp2p-wpss {
			compatible = "qcom,smp2p";
			qcom,smem = <0x269 0x268>;
			interrupt-parent = <0x13b>;
			interrupts = <0x18 0x02 0x01>;
			mboxes = <0x13b 0x18 0x02>;
			qcom,local-pid = <0x00>;
			qcom,remote-pid = <0x0d>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x15e>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x15d>;
			};

			qcom,smp2p-wlan-1-in {
				qcom,entry-name = "wlan";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x1f4>;
			};

			qcom,smp2p-wlan-1-out {
				qcom,entry-name = "wlan";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x1f1>;
			};

			qcom,smp2p-wlan-2-in {
				qcom,entry-name = "wlan_soc_wake";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x1f5>;
			};

			qcom,smp2p-wlan-2-out {
				qcom,entry-name = "wlan_soc_wake";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x1f2>;
			};

			qcom,smp2p-wlan-3-out {
				qcom,entry-name = "wlan_ep_power_save";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x1f3>;
			};
		};

		qcom,glinkpkt {
			compatible = "qcom,glinkpkt";

			qcom,glinkpkt-at-mdm0 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DS";
				qcom,glinkpkt-dev-name = "at_mdm0";
			};

			qcom,glinkpkt-data40-cntl {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA40_CNTL";
				qcom,glinkpkt-dev-name = "smdcntl8";
			};

			qcom,glinkpkt-data1 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA1";
				qcom,glinkpkt-dev-name = "smd7";
			};

			qcom,glinkpkt-data4 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA4";
				qcom,glinkpkt-dev-name = "smd8";
			};

			qcom,glinkpkt-data11 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA11";
				qcom,glinkpkt-dev-name = "smd11";
			};
		};

		qcom,glink {
			compatible = "qcom,glink";
		};

		power-controller@c300000 {
			compatible = "qcom,ravelin-aoss-qmp";
			reg = <0xc300000 0x400>;
			interrupt-parent = <0x13b>;
			interrupts = <0x00 0x00 0x01>;
			mboxes = <0x13b 0x00 0x00>;
			#power-domain-cells = <0x01>;
			#clock-cells = <0x00>;
			phandle = <0x31>;
		};

		qcom,qmp-aop {
			compatible = "qcom,qmp-mbox";
			qcom,qmp = <0x31>;
			label = "aop";
			#mbox-cells = <0x01>;
			phandle = <0x02>;
		};

		qcom,qmp-tme {
			compatible = "qcom,qmp-mbox";
			qcom,remote-pid = <0x0e>;
			mboxes = <0x13b 0x17 0x00>;
			mbox-names = "tme_qmp";
			interrupt-parent = <0x13b>;
			interrupts = <0x17 0x00 0x01>;
			label = "tme";
			qcom,early-boot;
			priority = <0x00>;
			mbox-desc-offset = <0x00>;
			#mbox-cells = <0x01>;
			phandle = <0x13e>;
		};

		qcom,tmecom-qmp-client {
			compatible = "qcom,tmecom-qmp-client";
			mboxes = <0x13e 0x00>;
			mbox-names = "tmecom";
			label = "tmecom";
			depends-on-supply = <0x13e>;
		};

		qcom,chd {
			compatible = "qcom,core-hang-detect";
			label = "core";
			qcom,threshold-arr = <0x17800058 0x17810058 0x17820058 0x17830058 0x17840058 0x17850058 0x17860058 0x17870058>;
			qcom,config-arr = <0x17800060 0x17810060 0x17820060 0x17830060 0x17840060 0x17850060 0x17860060 0x17870060>;
		};

		qcedev@1de0000 {
			compatible = "qcom,qcedev";
			reg = <0x1de0000 0x20000 0x1dc4000 0x24000>;
			reg-names = "crypto-base\0crypto-bam-base";
			interrupts = <0x00 0x110 0x04>;
			qcom,bam-pipe-pair = <0x02>;
			qcom,ce-hw-instance = <0x00>;
			qcom,ce-device = <0x00>;
			qcom,ce-hw-shared;
			qcom,bam-ee = <0x00>;
			qcom,smmu-s1-enable;
			qcom,no-clock-support;
			interconnect-names = "data_path";
			interconnects = <0x3c 0x26 0x29 0x200>;
			iommus = <0x2f 0x480 0x00 0x2f 0x481 0x00>;
			qcom,iommu-dma = "atomic";
			dma-coherent;
			phandle = <0x2c3>;

			qcom_cedev_ns_cb {
				compatible = "qcom,qcedev,context-bank";
				label = "ns_context";
				iommus = <0x2f 0x481 0x00>;
				dma-coherent;
			};

			qcom_cedev_s_cb {
				compatible = "qcom,qcedev,context-bank";
				label = "secure_context";
				iommus = <0x2f 0x483 0x00>;
				qcom,iommu-vmid = <0x09>;
				qcom,secure-context-bank;
				dma-coherent;
			};
		};

		qrng@10c3000 {
			compatible = "qcom,msm-rng";
			reg = <0x10c3000 0x1000>;
			qcom,no-qrng-config;
			qcom,no-clock-support;
			phandle = <0x2c4>;
		};

		ufsphy_mem@1d87000 {
			reg = <0x1d87000 0xe10>;
			reg-names = "phy_mem";
			#phy-cells = <0x00>;
			lanes-per-direction = <0x02>;
			clock-names = "ref_clk_src\0ref_aux_clk\0qref_clk\0rx_sym0_mux_clk\0rx_sym1_mux_clk\0tx_sym0_mux_clk\0rx_sym0_phy_clk\0rx_sym1_phy_clk\0tx_sym0_phy_clk";
			clocks = <0x45 0x00 0x24 0x67 0x24 0x60 0x24 0x6a 0x24 0x6c 0x24 0x6e 0x132 0x133 0x134>;
			resets = <0x13f 0x00>;
			status = "ok";
			phandle = <0x140>;
			compatible = "qcom,ufs-phy-qmp-v4-parrot";
			vdda-phy-supply = <0x42>;
			vdda-pll-supply = <0x47>;
			vdda-phy-max-microamp = <0x159d2>;
			vdda-pll-max-microamp = <0x4786>;
		};

		ufshc@1d84000 {
			compatible = "qcom,ufshc";
			reg = <0x1d84000 0x3000 0x1d88000 0x8000 0x1d90000 0x9000>;
			reg-names = "ufs_mem\0ufs_ice\0ufs_ice_hwkm";
			interrupts = <0x00 0x109 0x04>;
			phys = <0x140>;
			phy-names = "ufsphy";
			#reset-cells = <0x01>;
			lanes-per-direction = <0x02>;
			dev-ref-clk-freq = <0x00>;
			clock-names = "core_clk\0bus_aggr_clk\0iface_clk\0core_clk_unipro\0core_clk_ice\0ref_clk\0tx_lane0_sync_clk\0rx_lane0_sync_clk\0rx_lane1_sync_clk";
			clocks = <0x24 0x63 0x24 0x09 0x24 0x62 0x24 0x6f 0x24 0x65 0x45 0x00 0x24 0x6d 0x24 0x69 0x24 0x6b>;
			freq-table-hz = <0x47868c0 0x11e1a300 0x00 0x00 0x00 0x00 0x47868c0 0x11e1a300 0x5f5e100 0x18054ac0 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
			interconnects = <0x3c 0x35 0x29 0x200 0x25 0x02 0x3d 0x225>;
			interconnect-names = "ufs-ddr\0cpu-ufs";
			qcom,ufs-bus-bw,name = "ufshc_mem";
			qcom,ufs-bus-bw,num-cases = <0x1a>;
			qcom,ufs-bus-bw,num-paths = <0x02>;
			qcom,ufs-bus-bw,vectors-KBps = <0x00 0x00 0x00 0x00 0x39a 0x00 0x3e8 0x00 0x734 0x00 0x3e8 0x00 0xe68 0x00 0x3e8 0x00 0x1cd0 0x00 0x3e8 0x00 0x734 0x00 0x3e8 0x00 0xe68 0x00 0x3e8 0x00 0x1cd0 0x00 0x3e8 0x00 0x39a0 0x00 0x3e8 0x00 0x1f334 0x00 0x3e8 0x00 0x3e667 0x00 0x3e8 0x00 0x16c666 0x00 0x19000 0x00 0x2c7b80 0x00 0x32000 0x00 0x3e667 0x00 0x3e8 0x00 0x7cccd 0x00 0x3e8 0x00 0x16c666 0x00 0x32000 0x00 0x2c7b80 0x00 0x64000 0x00 0x247ae 0x00 0x3e8 0x00 0x48ccd 0x00 0x3e8 0x00 0x16c666 0x00 0x19000 0x00 0x2c7b80 0x00 0x32000 0x00 0x48ccd 0x00 0x3e8 0x00 0x9199a 0x00 0x3e8 0x00 0x16c666 0x00 0x32000 0x64000 0x2c7b80 0x00 0x64000 0x64000 0x74a000 0x00 0x4b000 0x00>;
			qcom,bus-vector-names = "MIN\0PWM_G1_L1\0PWM_G2_L1\0PWM_G3_L1\0PWM_G4_L1\0PWM_G1_L2\0PWM_G2_L2\0PWM_G3_L2\0PWM_G4_L2\0HS_RA_G1_L1\0HS_RA_G2_L1\0HS_RA_G3_L1\0HS_RA_G4_L1\0HS_RA_G1_L2\0HS_RA_G2_L2\0HS_RA_G3_L2\0HS_RA_G4_L2\0HS_RB_G1_L1\0HS_RB_G2_L1\0HS_RB_G3_L1\0HS_RB_G4_L1\0HS_RB_G1_L2\0HS_RB_G2_L2\0HS_RB_G3_L2\0HS_RB_G4_L2\0MAX";
			reset-gpios = <0x126 0x88 0x01>;
			resets = <0x24 0x11>;
			reset-names = "rst";
			iommus = <0x2f 0x580 0x00>;
			qcom,iommu-dma = "fastmap";
			dma-coherent;
			qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			status = "ok";
			phandle = <0x13f>;
			vdd-hba-supply = <0x18c>;
			vcc-supply = <0x2ac>;
			vcc-max-microamp = <0x101d00>;
			vccq-supply = <0x29f>;
			vccq-max-microamp = <0xb71b0>;
			vccq2-supply = <0x2a3>;
			vccq2-max-microamp = <0xb71b0>;
			qcom,vddp-ref-clk-supply = <0x29f>;
			qcom,vddp-ref-clk-max-microamp = <0x64>;
			ufs-dev-types = <0x02>;
			qcom,ufs-dev-revert;
			nvmem-cells = <0x51d 0x152>;
			nvmem-cell-names = "ufs_dev\0boot_conf";

			qos0 {
				mask = <0xf0>;
				vote = <0x2c>;
				perf;
			};

			qos1 {
				mask = <0x0f>;
				vote = <0x2c>;
			};
		};

		qcom,pmu {
			compatible = "qcom,pmu";
			reg = <0x17d09300 0x300>;
			reg-names = "pmu-base";
			qcom,pmu-events-tbl = <0x08 0xff 0xff 0x02 0x11 0xff 0xff 0x00 0x17 0xff 0xff 0xff 0x2a 0xff 0xff 0xff 0x4005 0xc0 0xff 0xff>;
			phandle = <0x2c5>;
		};

		ddr-freq-table {
			phandle = <0x141>;

			ddr4 {
				qcom,ddr-type = <0x07>;
				qcom,freq-tbl = <0x858b8 0xbb800 0xf84a8 0x14a780 0x17ba38 0x1a0fe0 0x1febe0>;
			};

			ddr5 {
				qcom,ddr-type = <0x08>;
				qcom,freq-tbl = <0x858b8 0xbb800 0x17ba38 0x1a0fe0 0x1febe0 0x29bf80 0x30c460>;
			};
		};

		ddrqos-freq-table {
			qcom,freq-tbl = <0x00 0x01>;
			phandle = <0x142>;
		};

		qcom,dcvs {
			compatible = "qcom,dcvs";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			phandle = <0x2c6>;

			l3 {
				compatible = "qcom,dcvs-hw";
				qcom,dcvs-hw-type = <0x02>;
				qcom,bus-width = <0x20>;
				reg = <0x17d90000 0x4000 0x17d90100 0xa0>;
				reg-names = "l3-base\0l3tbl-base";
				phandle = <0x145>;

				sp {
					compatible = "qcom,dcvs-path";
					qcom,dcvs-path-type = <0x00>;
					qcom,shared-offset = <0x90>;
					phandle = <0x146>;
				};
			};

			ddr {
				compatible = "qcom,dcvs-hw";
				qcom,dcvs-hw-type = <0x00>;
				qcom,bus-width = <0x04>;
				qcom,freq-tbl = <0x141>;
				phandle = <0x143>;

				sp {
					compatible = "qcom,dcvs-path";
					qcom,dcvs-path-type = <0x00>;
					interconnects = <0x25 0x02 0x29 0x200>;
					phandle = <0x144>;
				};
			};

			ddrqos {
				compatible = "qcom,dcvs-hw";
				qcom,dcvs-hw-type = <0x03>;
				qcom,bus-width = <0x01>;
				qcom,freq-tbl = <0x142>;
				phandle = <0x147>;

				sp {
					compatible = "qcom,dcvs-path";
					qcom,dcvs-path-type = <0x00>;
					interconnects = <0x25 0x02 0x29 0x200>;
					phandle = <0x148>;
				};
			};
		};

		qcom,memlat {
			compatible = "qcom,memlat";
			qcom,be-stall-ev = <0x4005>;
			phandle = <0x2c7>;

			ddr {
				compatible = "qcom,memlat-grp";
				qcom,target-dev = <0x143>;
				qcom,sampling-path = <0x144>;
				qcom,miss-ev = <0x2a>;

				silver {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x1a 0x1b 0x1c 0x1d 0x1e 0x1f>;
					qcom,sampling-enabled;

					ddr4-tbl {
						qcom,ddr-type = <0x07>;
						qcom,cpufreq-memfreq-tbl = <0x10b300 0x858b8 0x168f00 0xbb800 0x1b8a00 0xf84a8>;
					};

					ddr5-tbl {
						qcom,ddr-type = <0x08>;
						qcom,cpufreq-memfreq-tbl = <0x10b300 0x858b8 0x168f00 0xbb800 0x1b8a00 0x17ba38>;
					};
				};

				gold {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x20 0x21>;
					qcom,sampling-enabled;

					ddr4-tbl {
						qcom,ddr-type = <0x07>;
						qcom,cpufreq-memfreq-tbl = <0xea600 0x858b8 0x122a00 0xf84a8 0x16da00 0x14a780 0x193200 0x17ba38 0x208500 0x1a0fe0 0x249f00 0x1febe0>;
					};

					ddr5-tbl {
						qcom,ddr-type = <0x08>;
						qcom,cpufreq-memfreq-tbl = <0xea600 0x858b8 0x193200 0x17ba38 0x1d0100 0x1a0fe0 0x208500 0x1febe0 0x249f00 0x30c460>;
					};
				};

				silver-compute {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x1a 0x1b 0x1c 0x1d 0x1e 0x1f>;
					qcom,sampling-enabled;
					qcom,compute-mon;

					ddr4-tbl {
						qcom,ddr-type = <0x07>;
						qcom,cpufreq-memfreq-tbl = <0x168f00 0x858b8 0x1b8a00 0xbb800>;
					};

					ddr5-tbl {
						qcom,ddr-type = <0x08>;
						qcom,cpufreq-memfreq-tbl = <0x168f00 0x858b8 0x1b8a00 0xbb800>;
					};
				};

				gold-compute {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x20 0x21>;
					qcom,sampling-enabled;
					qcom,compute-mon;

					ddr4-tbl {
						qcom,ddr-type = <0x07>;
						qcom,cpufreq-memfreq-tbl = <0x122a00 0x858b8 0x16da00 0xbb800 0x193200 0xf84a8 0x1d0100 0x17ba38 0x208500 0x1a0fe0 0x249f00 0x1febe0>;
					};

					ddr5-tbl {
						qcom,ddr-type = <0x08>;
						qcom,cpufreq-memfreq-tbl = <0x122a00 0x858b8 0x16da00 0xbb800 0x193200 0xf84a8 0x1f5900 0x17ba38 0x208500 0x1a0fe0 0x249f00 0x1febe0>;
					};
				};
			};

			l3 {
				compatible = "qcom,memlat-grp";
				qcom,target-dev = <0x145>;
				qcom,sampling-path = <0x146>;
				qcom,miss-ev = <0x17>;

				silver {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x1a 0x1b 0x1c 0x1d 0x1e 0x1f>;
					qcom,cpufreq-memfreq-tbl = <0x79e00 0x4b000 0xa4100 0x87f00 0xc4e00 0x9f600 0xe1000 0xc9900 0x10b300 0xe5b00 0x13a100 0x106800 0x168f00 0x127500 0x18e700 0x13ec00 0x1b8a00 0x15f900>;
					qcom,sampling-enabled;
				};

				gold {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x20 0x21>;
					qcom,cpufreq-memfreq-tbl = <0xa8c00 0x4b000 0xea600 0x87f00 0x122a00 0xc9900 0x148200 0xe5b00 0x193200 0x127500 0x1d0100 0x13ec00 0x1f5900 0x156300 0x21b100 0x15f900>;
					qcom,sampling-enabled;
				};

				gold-compute {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x20 0x21>;
					qcom,cpufreq-memfreq-tbl = <0x1f5900 0x4b000 0x240900 0x156300>;
					qcom,sampling-enabled;
					qcom,compute-mon;
				};
			};

			ddrqos {
				compatible = "qcom,memlat-grp";
				qcom,target-dev = <0x147>;
				qcom,sampling-path = <0x148>;
				qcom,miss-ev = <0x2a>;

				gold {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x20 0x21>;
					qcom,cpufreq-memfreq-tbl = <0x231860 0x00 0x2dc6c0 0x01>;
					qcom,sampling-enabled;
					phandle = <0x2c8>;
				};
			};
		};

		qcom,bwmon-ddr@19091000 {
			compatible = "qcom,bwmon5";
			reg = <0x19091000 0x1000>;
			reg-names = "base";
			interrupts = <0x00 0x51 0x04>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,count-unit = <0x10000>;
			qcom,target-dev = <0x143>;
			phandle = <0x2c9>;
		};

		sdhc1-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x149>;

			opp-100000000 {
				opp-hz = <0x00 0x5f5e100>;
				opp-peak-kBps = <0x186a00 0x445c0>;
				opp-avg-kBps = <0x19640 0x00>;
			};

			opp-384000000 {
				opp-hz = <0x00 0x16e36000>;
				opp-peak-kBps = <0x557300 0x16e360>;
				opp-avg-kBps = <0x61a80 0x00>;
			};
		};

		sdhci@7C4000 {
			status = "ok";
			compatible = "qcom,sdhci-msm-v5";
			reg = <0x7c4000 0x1000 0x7c5000 0x1000 0x7c8000 0x8000 0x7d0000 0x9000>;
			reg-names = "hc\0cqhci\0cqhci_ice\0cqhci_ice_hwkm";
			interrupts = <0x00 0x87 0x04 0x00 0x89 0x04>;
			interrupt-names = "hc_irq\0pwr_irq";
			bus-width = <0x08>;
			non-removable;
			supports-cqe;
			no-sd;
			no-sdio;
			mmc-ddr-1_8v;
			mmc-hs200-1_8v;
			mmc-hs400-1_8v;
			mmc-hs400-enhanced-strobe;
			qcom,devfreq,freq-table = <0x2faf080 0xbebc200>;
			qcom,scaling-lower-bus-speed-mode = "DDR52";
			cap-mmc-hw-reset;
			clocks = <0x24 0x58 0x24 0x59 0x24 0x5b>;
			clock-names = "iface\0core\0ice_core";
			qcom,ice-clk-rates = <0x11e1a300 0x5f5e100>;
			qcom,dll-hsr-list = <0xf642c 0x00 0x01 0x2c010800 0x80040868>;
			resets = <0x24 0x0f>;
			reset-names = "core_reset";
			iommus = <0x2f 0x560 0x00>;
			dma-coherent;
			qcom,iommu-dma = "fastmap";
			qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			interconnects = <0x3c 0x33 0x29 0x200 0x25 0x02 0x3d 0x220>;
			interconnect-names = "sdhc-ddr\0cpu-sdhc";
			operating-points-v2 = <0x149>;
			phandle = <0x2ca>;
			vdd-supply = <0x2ac>;
			qcom,vdd-current-level = <0x00 0x8b290>;
			vdd-io-supply = <0x2a3>;
			qcom,vdd-io-always-on;
			qcom,vdd-io-lpm-sup;
			qcom,vdd-io-current-level = <0x00 0x4f588>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x2f9>;
			pinctrl-1 = <0x2fa>;

			qos0 {
				mask = <0x03>;
				vote = <0x2c>;
			};

			qos1 {
				mask = <0x3f>;
				vote = <0x2c>;
			};
		};

		sdhc2-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x14b>;

			opp-100000000 {
				opp-hz = <0x00 0x5f5e100>;
				opp-peak-kBps = <0x186a00 0x445c0>;
				opp-avg-kBps = <0xc350 0x00>;
			};

			opp-202000000 {
				opp-hz = <0x00 0xc0a4680>;
				opp-peak-kBps = <0x557300 0x16e360>;
				opp-avg-kBps = <0x19640 0x00>;
			};
		};

		sdhci@8804000 {
			status = "ok";
			compatible = "qcom,sdhci-msm-v5";
			reg = <0x8804000 0x1000>;
			reg-names = "hc";
			interrupts = <0x00 0xcf 0x04 0x00 0xdf 0x04>;
			interrupt-names = "hc_irq\0pwr_irq";
			bus-width = <0x04>;
			no-sdio;
			no-mmc;
			qcom,restore-after-cx-collapse;
			clocks = <0x24 0x5d 0x24 0x5e>;
			clock-names = "iface\0core";
			qcom,dll-hsr-list = <0x7642c 0x00 0x10 0x2c010800 0x80040868>;
			iommus = <0x2f 0x140 0x00>;
			dma-coherent;
			qcom,iommu-dma = "fastmap";
			qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			interconnects = <0x14a 0x34 0x29 0x200 0x25 0x02 0x3d 0x221>;
			interconnect-names = "sdhc-ddr\0cpu-sdhc";
			operating-points-v2 = <0x14b>;
			phandle = <0x2cb>;
			vdd-supply = <0x2a6>;
			qcom,vdd-voltage-level = <0x2d2a80 0x2d2a80>;
			qcom,vdd-current-level = <0x00 0xc3500>;
			vdd-en-dis-supply = <0x2b0>;
			vdd-io-supply = <0x2a9>;
			qcom,vdd-io-voltage-level = <0x1b7740 0x2d2a80>;
			qcom,vdd-io-current-level = <0x00 0x55f0>;
			vdd-io-en-dis-supply = <0x2b1>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x2fb>;
			pinctrl-1 = <0x2fc>;
			cd-gpios = <0x126 0x65 0x00>;

			qos0 {
				mask = <0x03>;
				vote = <0x2c>;
			};

			qos1 {
				mask = <0x3f>;
				vote = <0x2c>;
			};
		};

		cpu-pmu {
			compatible = "arm,armv8-pmuv3";
			interrupts = <0x01 0x07 0x08>;
			phandle = <0x2cc>;
		};

		qcom,msm-imem@146aa000 {
			compatible = "qcom,msm-imem";
			ranges = <0x00 0x146aa000 0x1000>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;

			mem_dump_table@10 {
				compatible = "qcom,msm-imem-mem_dump_table";
				reg = <0x10 0x08>;
			};

			restart_reason@65c {
				compatible = "qcom,msm-imem-restart_reason";
				reg = <0x65c 0x04>;
			};

			dload_type@1c {
				compatible = "qcom,msm-imem-dload-type";
				reg = <0x1c 0x04>;
			};

			boot_stats@6b0 {
				compatible = "qcom,msm-imem-boot_stats";
				reg = <0x6b0 0x20>;
			};

			kaslr_offset@6d0 {
				compatible = "qcom,msm-imem-kaslr_offset";
				reg = <0x6d0 0x0c>;
			};

			pil@94c {
				compatible = "qcom,pil-reloc-info";
				reg = <0x94c 0xc8>;
			};

			pil@6dc {
				compatible = "qcom,msm-imem-pil-disable-timeout";
				reg = <0x6dc 0x04>;
			};

			diag_dload@c8 {
				compatible = "qcom,msm-imem-diag-dload";
				reg = <0xc8 0xc8>;
			};
		};

		dload_mode {
			compatible = "qcom,dload-mode";
		};

		qcom,mpm2-sleep-counter@c221000 {
			compatible = "qcom,mpm2-sleep-counter";
			reg = <0xc221000 0x1000>;
			clock-frequency = <0x8000>;
		};

		qcom,logbuf-vendor-hooks {
			compatible = "qcom,logbuf-vendor-hooks";
			phandle = <0x2cd>;
		};

		qcom,msm-rtb {
			compatible = "qcom,msm-rtb";
			qcom,rtb-size = <0x100000>;
		};

		mini_dump_node {
			compatible = "qcom,minidump";
			status = "ok";
		};

		va_mini_dump {
			compatible = "qcom,va-minidump";
			memory-region = <0x14c>;
			status = "ok";
		};

		qcom,msm-adsprpc-mem {
			compatible = "qcom,msm-adsprpc-mem-region";
			memory-region = <0x14d>;
			restrict-access;
		};

		qcom,sps {
			compatible = "qcom,msm-sps-4k";
			qcom,pipe-attr-ee;
		};

		qcom,msm_fastrpc {
			compatible = "qcom,msm-fastrpc-compute";
			qcom,adsp-remoteheap-vmid = <0x16 0x25>;
			qcom,fastrpc-adsp-audio-pdr;
			qcom,fastrpc-adsp-sensors-pdr;
			qcom,rpc-latency-us = <0xeb>;
			qcom,fastrpc-gids = <0xb5c>;
			qcom,qos-cores = <0x00 0x01 0x02 0x03 0x04 0x05>;
			phandle = <0x2ce>;

			qcom,msm_fastrpc_compute_cb1 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x2f 0x1003 0x00>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb2 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x2f 0x1004 0x00>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb3 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x2f 0x1005 0x00>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent;
				shared-cb = <0x04>;
			};
		};

		interconnect@0 {
			compatible = "qcom,ravelin-clk_virt";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x14e>;
			phandle = <0x190>;
		};

		interconnect@1 {
			compatible = "qcom,ravelin-mc_virt";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos\0disp";
			qcom,bcm-voters = <0x14e 0x14f>;
			phandle = <0x29>;
		};

		interconnect@16e0000 {
			reg = <0x16e0000 0x13080>;
			compatible = "qcom,ravelin-aggre1_noc";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x14e>;
			clocks = <0x24 0x5d>;
			phandle = <0x14a>;
		};

		interconnect@1700000 {
			reg = <0x1700000 0x1b080>;
			compatible = "qcom,ravelin-aggre2_noc";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x14e>;
			clocks = <0x45 0x16 0x24 0x0b>;
			phandle = <0x3c>;
		};

		interconnect@1500000 {
			reg = <0x1500000 0x6200>;
			compatible = "qcom,ravelin-cnoc2";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x14e>;
			phandle = <0x3d>;
		};

		interconnect@1510000 {
			reg = <0x1510000 0xf200>;
			compatible = "qcom,ravelin-cnoc3";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x14e>;
			phandle = <0x26>;
		};

		interconnect@19100000 {
			reg = <0x19100000 0xbc080>;
			compatible = "qcom,ravelin-gem_noc";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos\0disp";
			qcom,bcm-voters = <0x14e 0x14f>;
			phandle = <0x25>;
		};

		interconnect@3C40000 {
			reg = <0x3c40000 0x17200>;
			compatible = "qcom,ravelin-lpass_ag_noc";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x14e>;
			phandle = <0x2b>;
		};

		interconnect@1740000 {
			reg = <0x1740000 0x19080>;
			compatible = "qcom,ravelin-mmss_noc";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos\0disp";
			qcom,bcm-voters = <0x14e 0x14f>;
			phandle = <0x28>;
		};

		interconnect@16C0000 {
			reg = <0x16c0000 0x7080>;
			compatible = "qcom,ravelin-pcie_anoc";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x14e>;
			clocks = <0x24 0x08 0x24 0x12>;
			phandle = <0x2c>;
		};

		interconnect@1680000 {
			reg = <0x1680000 0x19080>;
			compatible = "qcom,ravelin-system_noc";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x14e>;
			phandle = <0x191>;
		};

		interconnect@1760000 {
			reg = <0x1760000 0x1100>;
			compatible = "qcom,ravelin-video_aggre_noc";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x14e>;
			phandle = <0x2cf>;
		};

		qfprom@221c8000 {
			compatible = "qcom,ravelin-qfprom\0qcom,qfprom";
			reg = <0x221c8000 0x1000>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			read-only;
			ranges;
			phandle = <0x2d0>;

			feat_conf12@0130 {
				reg = <0x130 0x04>;
				phandle = <0x150>;
			};

			feat_conf13@0134 {
				reg = <0x134 0x04>;
				phandle = <0x151>;
			};

			boot_config@600 {
				reg = <0x600 0x01>;
				phandle = <0x152>;
			};

			gpu_speed_bin@119 {
				reg = <0x119 0x02>;
				bits = <0x05 0x08>;
				phandle = <0x33>;
			};
		};

		qfprom@0 {
			compatible = "qcom,qfprom-sys";
			nvmem-cells = <0x150 0x151 0x152 0x33>;
			nvmem-cell-names = "feat_conf12\0feat_conf13\0boot_config\0gpu_speed_bin";
			phandle = <0x2d1>;
		};

		remoteproc-adsp@03000000 {
			compatible = "qcom,ravelin-adsp-pas";
			reg = <0x3000000 0x10000>;
			status = "ok";
			clocks = <0x45 0x00>;
			clock-names = "xo";
			cx-supply = <0x153>;
			cx-uV-uA = <0x180 0x00>;
			mx-supply = <0x154>;
			mx-uV-uA = <0x180 0x00>;
			reg-names = "cx\0mx";
			interconnects = <0x3c 0x26 0x29 0x200>;
			interconnect-names = "crypto_ddr";
			qcom,qmp = <0x31>;
			memory-region = <0x155>;
			interrupts-extended = <0x3b 0x06 0x01 0x156 0x00 0x00 0x156 0x02 0x00 0x156 0x01 0x00 0x156 0x03 0x00 0x156 0x07 0x00>;
			interrupt-names = "wdog\0fatal\0handover\0ready\0stop-ack\0shutdown-ack";
			qcom,smem-states = <0x157 0x00>;
			qcom,smem-state-names = "stop";
			phandle = <0x2d2>;

			glink-edge {
				qcom,remote-pid = <0x02>;
				transport = "smem";
				mboxes = <0x13b 0x03 0x00>;
				mbox-names = "adsp_smem";
				interrupt-parent = <0x13b>;
				interrupts = <0x03 0x00 0x01>;
				label = "adsp";
				qcom,glink-label = "lpass";
				phandle = <0x2d3>;

				qcom,adsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
					qcom,no-wake-svc = <0x190>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};

				qcom,gpr {
					phandle = <0x3d9>;
					reg = <0x02>;
					qcom,intents = <0x200 0x14>;
					qcom,glink-channels = "adsp_apps";
					compatible = "qcom,gpr";

					spf_core {
						reg = <0x03>;
						compatible = "qcom,spf_core";
					};

					audio-pkt {
						reg = <0x17>;
						qcom,audiopkt-ch-name = "apr_audio_svc";
						compatible = "qcom,audio-pkt";
					};

					q6prm {
						phandle = <0x4ec>;
						reg = <0x07>;
						compatible = "qcom,audio_prm";
					};
				};

				qcom,pmic_glink_rpmsg {
					qcom,glink-channels = "PMIC_RTR_ADSP_APPS";
				};

				qcom,pmic_glink_log_rpmsg {
					qcom,glink-channels = "PMIC_LOGS_ADSP_APPS";
					qcom,intents = <0x800 0x05 0xc00 0x03 0x2000 0x01>;
				};
			};
		};

		remoteproc-mss@04080000 {
			compatible = "qcom,ravelin-modem-pas";
			reg = <0x4080000 0x10000>;
			status = "ok";
			clocks = <0x45 0x00>;
			clock-names = "xo";
			cx-supply = <0x124>;
			cx-uV-uA = <0x180 0x186a0>;
			mx-supply = <0x158>;
			mx-uV-uA = <0x180 0x186a0>;
			reg-names = "cx\0mx";
			interconnects = <0x29 0x03 0x29 0x200 0x3c 0x26 0x29 0x200>;
			interconnect-names = "rproc_ddr\0crypto_ddr";
			qcom,qmp = <0x31>;
			memory-region = <0x159 0x2e>;
			interrupts-extended = <0x01 0x00 0x108 0x01 0x15a 0x00 0x00 0x15a 0x02 0x00 0x15a 0x01 0x00 0x15a 0x03 0x00 0x15a 0x07 0x00>;
			interrupt-names = "wdog\0fatal\0handover\0ready\0stop-ack\0shutdown-ack";
			qcom,smem-states = <0x15b 0x00>;
			qcom,smem-state-names = "stop";
			phandle = <0x2d4>;

			glink-edge {
				qcom,remote-pid = <0x01>;
				transport = "smem";
				mboxes = <0x13b 0x02 0x00>;
				mbox-names = "mpss_smem";
				interrupt-parent = <0x13b>;
				interrupts = <0x02 0x00 0x01>;
				label = "modem";
				qcom,glink-label = "mpss";

				qcom,modem_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,low-latency;
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
				};

				qcom,modem_ds {
					qcom,glink-channels = "DS";
					qcom,intents = <0x4000 0x02>;
				};
			};
		};

		remoteproc-wpss@8a00000 {
			compatible = "qcom,ravelin-wpss-pas";
			reg = <0x8a00000 0x10000>;
			status = "ok";
			memory-region = <0x15c>;
			clocks = <0x45 0x00>;
			clock-names = "xo";
			cx-supply = <0x124>;
			cx-uV-uA = <0x180 0x186a0>;
			mx-supply = <0x125>;
			mx-uV-uA = <0x180 0x186a0>;
			reg-names = "cx\0mx";
			qcom,qmp = <0x31>;
			interrupts-extended = <0x01 0x00 0x24b 0x01 0x15d 0x00 0x00 0x15d 0x02 0x00 0x15d 0x01 0x00 0x15d 0x03 0x00 0x15d 0x07 0x00>;
			interrupt-names = "wdog\0fatal\0handover\0ready\0stop-ack\0shutdown-ack";
			qcom,smem-states = <0x15e 0x00>;
			qcom,smem-state-names = "stop";
			firmware-name = "adrastea/wpss.mdt";
			phandle = <0x517>;

			glink-edge {
				qcom,remote-pid = <0x0d>;
				transport = "smem";
				mboxes = <0x13b 0x18 0x00>;
				mbox-names = "wpss_smem";
				interrupt-parent = <0x13b>;
				interrupts = <0x18 0x00 0x01>;
				label = "wpss";
				qcom,glink-label = "wpss";

				qcom,wpss_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
				};
			};
		};

		qcom,msm_gsi {
			compatible = "qcom,msm_gsi";
		};

		qcom,rmnet-ipa {
			compatible = "qcom,rmnet-ipa3";
			qcom,rmnet-ipa-ssr;
			qcom,ipa-platform-type-msm;
			qcom,ipa-advertise-sg-support;
			qcom,ipa-napi-enable;
		};

		qcom,ipa@3e00000 {
			compatible = "qcom,ipa";
			reg = <0x3e00000 0x84000 0x3e04000 0xfc000>;
			reg-names = "ipa-base\0gsi-base";
			pas-ids = <0x0f>;
			firmware-names = "ipa_fws";
			memory-regions = <0x15f>;
			qcom,ipa-cfg-offset = <0x140000>;
			interrupts = <0x00 0x28e 0x04 0x00 0x1b0 0x04>;
			interrupt-names = "ipa-irq\0gsi-irq";
			qcom,ipa-hw-ver = <0x17>;
			qcom,ipa-hw-mode = <0x00>;
			qcom,platform-type = <0x01>;
			qcom,ee = <0x00>;
			qcom,entire-ipa-block-size = <0x200000>;
			qcom,use-ipa-tethering-bridge;
			qcom,mhi-event-ring-id-limits = <0x09 0x0b>;
			qcom,modem-cfg-emb-pipe-flt;
			qcom,ipa-wdi3-over-gsi;
			qcom,arm-smmu;
			qcom,smmu-fast-map;
			qcom,use-64-bit-dma-mask;
			qcom,ipa-endp-delay-wa-v2;
			qcom,ipa-ulso-wa;
			qcom,lan-rx-napi;
			qcom,tx-napi;
			qcom,tx-poll;
			qcom,wan-use-skb-page;
			qcom,rmnet-ctl-enable;
			qcom,ipa-holb-monitor-poll-period = <0x05>;
			qcom,ipa-holb-monitor-max-cnt-wlan = <0x0a>;
			qcom,ipa-holb-monitor-max-cnt-usb = <0x0a>;
			qcom,ipa-holb-monitor-max-cnt-11ad = <0x0a>;
			qcom,register-collection-on-crash;
			qcom,testbus-collection-on-crash;
			qcom,non-tn-collection-on-crash;
			qcom,tx-wrapper-cache-max-size = <0x190>;
			qcom,ipa-gen-rx-cmn-page-pool-sz-factor = <0x02>;
			qcom,ipa-gen-rx-cmn-temp-pool-sz-factor = <0x01>;
			qcom,ipa-gpi-event-rp-ddr;
			qcom,ulso-supported;
			qcom,ulso-ip-id-min-linux-val = <0x00>;
			qcom,ulso-ip-id-max-linux-val = <0xffff>;
			qcom,ulso-ip-id-min-windows-val = <0x00>;
			qcom,ulso-ip-id-max-windows-val = <0x7fff>;
			qcom,max_num_smmu_cb = <0x04>;
			clock-names = "core_clk";
			clocks = <0x45 0x16>;
			qcom,interconnect,num-cases = <0x05>;
			qcom,interconnect,num-paths = <0x03>;
			interconnects = <0x3c 0x27 0x25 0x234 0x29 0x03 0x29 0x200 0x25 0x02 0x3d 0x20f>;
			interconnect-names = "ipa_to_llcc\0llcc_to_ebi1\0appss_to_ipa";
			qcom,no-vote = <0x00 0x00 0x00 0x00 0x00 0x00>;
			qcom,svs2 = <0x00 0x00 0x00 0x1cfde0 0x00 0x12c00>;
			qcom,svs = <0x124f80 0x00 0x124f80 0x2ab980 0x00 0x249f0>;
			qcom,nominal = <0x249f00 0x00 0x249f00 0x53ec60 0x00 0x61a80>;
			qcom,turbo = <0x36ee80 0x00 0x36ee80 0x53ec60 0x00 0x61a80>;
			qcom,bus-vector-names = "MIN\0SVS2\0SVS\0NOMINAL\0TURBO";
			qcom,throughput-threshold = <0x258 0x9c4 0x1388>;
			qcom,scaling-exceptions;
			phandle = <0x2d5>;

			qcom,smp2p_map_ipa_1_out {
				compatible = "qcom,smp2p-map-ipa-1-out";
				qcom,smem-states = <0x160 0x00>;
				qcom,smem-state-names = "ipa-smp2p-out";
			};

			qcom,smp2p_map_ipa_1_in {
				compatible = "qcom,smp2p-map-ipa-1-in";
				interrupts-extended = <0x161 0x00 0x00>;
				interrupt-names = "ipa-smp2p-in";
			};

			ipa_smmu_ap {
				compatible = "qcom,ipa-smmu-ap-cb";
				iommus = <0x2f 0x4a0 0x00>;
				qcom,iommu-dma-addr-pool = <0x20000000 0x20000000>;
				qcom,additional-mapping = <0x146a8000 0x146a8000 0x2000>;
				qcom,iommu-dma = "atomic";
				dma-coherent;
				qcom,ipa-q6-smem-size = <0x9000>;
				phandle = <0x2d6>;
			};

			ipa_smmu_wlan {
				compatible = "qcom,ipa-smmu-wlan-cb";
				iommus = <0x2f 0x4a1 0x00>;
				qcom,iommu-dma = "atomic";
				phandle = <0x2d7>;
			};

			ipa_smmu_uc {
				compatible = "qcom,ipa-smmu-uc-cb";
				iommus = <0x2f 0x4a2 0x00>;
				qcom,iommu-dma-addr-pool = <0x20000000 0x20000000>;
				qcom,iommu-dma = "atomic";
				phandle = <0x2d8>;
			};

			ipa_smmu_11ad {
				compatible = "qcom,ipa-smmu-11ad-cb";
				iommus = <0x2f 0x4a3 0x00>;
				dma-coherent;
				qcom,shared-cb;
				qcom,iommu-group;
				phandle = <0x2d9>;
			};
		};

		qcom,spmi@c42d000 {
			compatible = "qcom,spmi-pmic-arb";
			reg = <0xc42d000 0x4000 0xc400000 0x3000 0xc500000 0x400000 0xc440000 0x80000 0xc4c0000 0x10000>;
			reg-names = "cnfg\0core\0chnls\0obsrvr\0intr";
			interrupts-extended = <0x3b 0x01 0x04>;
			interrupt-names = "periph_irq";
			interrupt-controller;
			#interrupt-cells = <0x04>;
			#address-cells = <0x02>;
			#size-cells = <0x00>;
			cell-index = <0x00>;
			qcom,channel = <0x00>;
			qcom,ee = <0x00>;
			qcom,bus-id = <0x00>;
			phandle = <0x162>;

			qcom,pmk8350@0 {
				compatible = "qcom,spmi-pmic";
				reg = <0x00 0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				phandle = <0x51f>;

				pon_hlos@1300 {
					compatible = "qcom,pm8998-pon";
					reg = <0x1300 0x800>;
					reg-names = "pon_hlos\0pon_pbs";
					qcom,log-kpd-event;
					phandle = <0x520>;

					pwrkey {
						compatible = "qcom,pmk8350-pwrkey";
						interrupts = <0x00 0x13 0x07 0x03>;
						linux,code = <0x74>;
					};

					resin {
						compatible = "qcom,pmk8350-resin";
						interrupts = <0x00 0x13 0x06 0x03>;
						linux,code = <0x72>;
					};
				};

				vadc@3100 {
					compatible = "qcom,spmi-adc7";
					reg = <0x3100>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					interrupts = <0x00 0x31 0x00 0x01>;
					interrupt-names = "eoc-int-en-set";
					#io-channel-cells = <0x01>;
					io-channel-ranges;
					pinctrl-names = "default";
					pinctrl-0 = <0x4f8 0x4f9 0x4fa 0x4fb 0x4fc>;
					phandle = <0x4fd>;

					pmk8350_ref_gnd {
						reg = <0x00>;
						label = "pmk8350_ref_gnd";
						qcom,pre-scaling = <0x01 0x01>;
					};

					pmk8350_vref_1p25 {
						reg = <0x01>;
						label = "pmk8350_vref_1p25";
						qcom,pre-scaling = <0x01 0x01>;
					};

					pmk8350_die_temp {
						reg = <0x03>;
						label = "pmk8350_die_temp";
						qcom,pre-scaling = <0x01 0x01>;
					};

					pmk8350_xo_therm {
						reg = <0x44>;
						label = "pmk8350_xo_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};

					pm6450_ref_gnd {
						reg = <0x100>;
						label = "pm6450_ref_gnd";
						qcom,pre-scaling = <0x01 0x01>;
					};

					pm6450_vref_1p25 {
						reg = <0x101>;
						label = "pm6450_vref_1p25";
						qcom,pre-scaling = <0x01 0x01>;
					};

					pm6450_die_temp {
						reg = <0x103>;
						label = "pm6450_die_temp";
						qcom,pre-scaling = <0x01 0x01>;
					};

					pm6450_quiet_therm {
						reg = <0x14a>;
						label = "pm6450_quiet_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};

					pm6450_msm_therm {
						reg = <0x14b>;
						label = "pm6450_msm_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};

					pm6450_pa2_therm {
						reg = <0x14c>;
						label = "pm6450_pa2_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};

					pmk8350_pa1_therm {
						reg = <0x46>;
						label = "pmk8350_pa1_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};

					backlight_therm {
						reg = <0x45>;
						label = "backlight_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};
				};

				adc_tm@3400 {
					compatible = "qcom,adc-tm7";
					reg = <0x3400>;
					interrupts = <0x00 0x34 0x00 0x01>;
					interrupt-names = "threshold";
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					#thermal-sensor-cells = <0x01>;
					io-channels = <0x4fd 0x14a 0x4fd 0x14b 0x4fd 0x14c 0x4fd 0x46 0x4fd 0x45>;
					phandle = <0x501>;

					pm6450_quiet_therm {
						reg = <0x14a>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};

					pm6450_msm_therm {
						reg = <0x14b>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};

					pm6450_pa2_therm {
						reg = <0x14c>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};

					pmk8350_pa1_therm {
						reg = <0x46>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};

					backlight_therm {
						reg = <0x45>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};
				};

				sdam@7000 {
					compatible = "qcom,spmi-sdam";
					reg = <0x7000>;
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					phandle = <0x521>;

					ufs_dev@94 {
						reg = <0x94 0x01>;
						bits = <0x00 0x00>;
						phandle = <0x51d>;
					};
				};

				sdam@7100 {
					compatible = "qcom,spmi-sdam";
					reg = <0x7100>;
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					phandle = <0x522>;

					restart@48 {
						reg = <0x48 0x01>;
						bits = <0x01 0x07>;
						phandle = <0x4ff>;
					};
				};

				sdam@7400 {
					compatible = "qcom,spmi-sdam";
					reg = <0x7400>;
					phandle = <0x500>;
				};

				sdam@7c00 {
					compatible = "qcom,spmi-sdam";
					reg = <0x7c00>;
					phandle = <0x523>;
				};

				sdam@7d00 {
					compatible = "qcom,spmi-sdam";
					reg = <0x7d00>;
					phandle = <0x524>;
				};

				sdam@8400 {
					compatible = "qcom,spmi-sdam";
					reg = <0x8400>;
					phandle = <0x525>;
				};

				sdam@8500 {
					compatible = "qcom,spmi-sdam";
					reg = <0x8500>;
					phandle = <0x526>;
				};

				sdam@8600 {
					compatible = "qcom,spmi-sdam";
					reg = <0x8600>;
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					phandle = <0x527>;

					scaling@bf {
						reg = <0xbf 0x01>;
						bits = <0x00 0x02>;
						phandle = <0x528>;
					};
				};

				sdam@9800 {
					compatible = "qcom,spmi-sdam";
					reg = <0x9800>;
					phandle = <0x529>;
				};

				sdam@9d00 {
					compatible = "qcom,spmi-sdam";
					reg = <0x9d00>;
					phandle = <0x52a>;
				};

				pinctrl@b000 {
					compatible = "qcom,pmk8350-gpio";
					reg = <0xb000>;
					gpio-controller;
					#gpio-cells = <0x02>;
					interrupt-controller;
					#interrupt-cells = <0x02>;
					phandle = <0x52b>;

					backlight_therm {

						backlight_therm_default {
							pins = "gpio1";
							bias-high-impedance;
							phandle = <0x4fc>;
						};
					};

					pa1_therm {

						pa1_therm_default {
							pins = "gpio2";
							bias-high-impedance;
							phandle = <0x4fb>;
						};
					};
				};

				rtc@6100 {
					compatible = "qcom,pmk8350-rtc";
					reg = <0x6100 0x6200>;
					reg-names = "rtc\0alarm";
					interrupts = <0x00 0x62 0x01 0x01>;
					phandle = <0x52c>;
				};
			};

			qcom,pm6450@1 {
				compatible = "qcom,spmi-pmic";
				reg = <0x01 0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,temp-alarm@a00 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0xa00>;
					interrupts = <0x01 0x0a 0x00 0x03>;
					#thermal-sensor-cells = <0x00>;
					phandle = <0x4fe>;
				};

				pinctrl@8800 {
					compatible = "qcom,pm6450-gpio";
					reg = <0x8800>;
					gpio-controller;
					#gpio-cells = <0x02>;
					interrupt-controller;
					#interrupt-cells = <0x02>;
					phandle = <0x51c>;

					quiet_therm {

						quiet_therm_default {
							pins = "gpio2";
							bias-high-impedance;
							phandle = <0x4f8>;
						};
					};

					msm_therm {

						msm_therm_default {
							pins = "gpio3";
							bias-high-impedance;
							phandle = <0x4f9>;
						};
					};

					pa2_therm {

						pa2_therm_default {
							pins = "gpio4";
							bias-high-impedance;
							phandle = <0x4fa>;
						};
					};

					lcd_backlight_ctrl {

						lcd_backlight_pwm_default {
							pins = "gpio7";
							function = "func1";
							input-disable;
							output-enable;
							bias-disable;
							power-source = <0x01>;
							qcom,drive-strength = <0x02>;
							phandle = <0x52d>;
						};

						lcd_backlight_en_default {
							pins = "gpio6";
							function = "normal";
							input-disable;
							output-enable;
							bias-disable;
							power-source = <0x00>;
							qcom,drive-strength = <0x02>;
							phandle = <0x52e>;
						};
					};
				};

				qcom,pwms@e800 {
					status = "ok";
					compatible = "qcom,pwm-lpg";
					reg = <0xe800>;
					reg-names = "lpg-base";
					qcom,num-lpg-channels = <0x01>;
					#pwm-cells = <0x02>;
					phandle = <0x52f>;
				};
			};

			qcom,pm8010@4 {
				compatible = "qcom,spmi-pmic";
				reg = <0x04 0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				phandle = <0x532>;

				pm8010-e-temp-alarm@2400 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0x2400>;
					interrupts = <0x04 0x24 0x00 0x03>;
					#thermal-sensor-cells = <0x00>;
					phandle = <0x502>;
				};
			};

			qcom,pm7250b@2 {
				compatible = "qcom,spmi-pmic";
				reg = <0x08 0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				phandle = <0x53d>;

				qcom,power-on@800 {
					compatible = "qcom,qpnp-power-on";
					reg = <0x800>;
				};

				qcom,qpnp-smb5 {
					compatible = "qcom,pm7250b-smb5";
					depends-on-supply = <0x508>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					#cooling-cells = <0x02>;
					qcom,thermal-mitigation = <0x5265c0 0x44aa20 0x3d0900 0x3567e0 0x2dc6c0 0x2625a0 0x1e8480 0x16e360 0xf4240 0x7a120>;
					status = "disabled";
					phandle = <0x53e>;

					qcom,chgr@1000 {
						reg = <0x1000>;
						interrupts = <0x02 0x10 0x00 0x01 0x02 0x10 0x01 0x01 0x02 0x10 0x02 0x01 0x02 0x10 0x03 0x01 0x02 0x10 0x04 0x01 0x02 0x10 0x05 0x01 0x02 0x10 0x06 0x01 0x02 0x10 0x07 0x01>;
						interrupt-names = "chgr-error\0chg-state-change\0step-chg-state-change\0step-chg-soc-update-fail\0step-chg-soc-update-req\0fg-fvcal-qualified\0vph-alarm\0vph-drop-prechg";
					};

					qcom,dcdc@1100 {
						reg = <0x1100>;
						interrupts = <0x02 0x11 0x00 0x01 0x02 0x11 0x01 0x01 0x02 0x11 0x02 0x01 0x02 0x11 0x03 0x03 0x02 0x11 0x04 0x03 0x02 0x11 0x05 0x03 0x02 0x11 0x06 0x01 0x02 0x11 0x07 0x03>;
						interrupt-names = "otg-fail\0otg-oc-disable-sw\0otg-oc-hiccup\0bsm-active\0high-duty-cycle\0input-current-limiting\0concurrent-mode-disable\0switcher-power-ok";
					};

					qcom,batif@1200 {
						reg = <0x1200>;
						interrupts = <0x02 0x12 0x00 0x01 0x02 0x12 0x02 0x03 0x02 0x12 0x03 0x03 0x02 0x12 0x04 0x03 0x02 0x12 0x05 0x03 0x02 0x12 0x06 0x03 0x02 0x12 0x07 0x03>;
						interrupt-names = "bat-temp\0bat-ov\0bat-low\0bat-therm-or-id-missing\0bat-terminal-missing\0buck-oc\0vph-ov";
					};

					qcom,usb@1300 {
						reg = <0x1300>;
						interrupts = <0x02 0x13 0x00 0x03 0x02 0x13 0x01 0x03 0x02 0x13 0x02 0x03 0x02 0x13 0x03 0x03 0x02 0x13 0x04 0x03 0x02 0x13 0x05 0x03 0x02 0x13 0x06 0x01 0x02 0x13 0x07 0x01>;
						interrupt-names = "usbin-collapse\0usbin-vashdn\0usbin-uv\0usbin-ov\0usbin-plugin\0usbin-revi-change\0usbin-src-change\0usbin-icl-change";
					};

					qcom,dc@1400 {
						reg = <0x1400>;
						interrupts = <0x02 0x14 0x01 0x03 0x02 0x14 0x02 0x03 0x02 0x14 0x03 0x03 0x02 0x14 0x04 0x03 0x02 0x14 0x05 0x03 0x02 0x14 0x06 0x01 0x02 0x14 0x07 0x01>;
						interrupt-names = "dcin-vashdn\0dcin-uv\0dcin-ov\0dcin-plugin\0dcin-revi\0dcin-pon\0dcin-en";
					};

					qcom,typec@1500 {
						reg = <0x1500>;
						interrupts = <0x02 0x15 0x00 0x01 0x02 0x15 0x01 0x01 0x02 0x15 0x02 0x01 0x02 0x15 0x03 0x01 0x02 0x15 0x04 0x01 0x02 0x15 0x05 0x01 0x02 0x15 0x06 0x01 0x02 0x15 0x07 0x01>;
						interrupt-names = "typec-or-rid-detect-change\0typec-vpd-detect\0typec-cc-state-change\0typec-vconn-oc\0typec-vbus-change\0typec-attach-detach\0typec-legacy-cable-detect\0typec-try-snk-src-detect";
					};

					qcom,misc@1600 {
						reg = <0x1600>;
						interrupts = <0x02 0x16 0x00 0x01 0x02 0x16 0x01 0x01 0x02 0x16 0x02 0x01 0x02 0x16 0x03 0x01 0x02 0x16 0x04 0x03 0x02 0x16 0x05 0x01 0x02 0x16 0x06 0x01 0x02 0x16 0x07 0x01>;
						interrupt-names = "wdog-snarl\0wdog-bark\0aicl-fail\0aicl-done\0smb-en\0imp-trigger\0temp-change\0temp-change-smb";
					};

					qcom,chg-sdam@b000 {
						reg = <0xb000>;
					};
				};

				qpnp,qg {
					compatible = "qcom,pm7250b-qg";
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,vbatt-cutoff-mv = <0xc80>;
					qcom,vbatt-low-mv = <0xce4>;
					qcom,vbatt-low-cold-mv = <0xe74>;
					qcom,vbatt-empty-mv = <0xbb8>;
					qcom,vbatt-empty-cold-mv = <0xbb8>;
					qcom,s3-entry-fifo-length = <0x02>;
					status = "disabled";
					phandle = <0x53f>;

					qcom,qgauge@4800 {
						status = "okay";
						reg = <0x4800>;
						interrupts = <0x02 0x48 0x00 0x03 0x02 0x48 0x01 0x03 0x02 0x48 0x02 0x01 0x02 0x48 0x03 0x01 0x02 0x48 0x04 0x01>;
						interrupt-names = "qg-batt-missing\0qg-vbat-low\0qg-vbat-empty\0qg-fifo-done\0qg-good-ocv";
					};

					qcom,qg-sdam@b100 {
						status = "okay";
						reg = <0xb100>;
					};
				};

				qcom,temp-alarm@2400 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0x2400>;
					interrupts = <0x08 0x24 0x00 0x03>;
					io-channels = <0x508 0x06>;
					io-channel-names = "thermal";
					#thermal-sensor-cells = <0x00>;
					qcom,temperature-threshold-set = <0x01>;
					phandle = <0x509>;
				};

				clock-controller@5b00 {
					compatible = "qcom,spmi-clkdiv";
					reg = <0x5b00>;
					#clock-cells = <0x01>;
					qcom,num-clkdivs = <0x01>;
					clock-output-names = "pm7250b_div_clk1";
					clocks = <0x45 0x00>;
					clock-names = "xo";
					status = "disabled";
					phandle = <0x540>;
				};

				vadc@3100 {
					compatible = "qcom,spmi-adc5";
					reg = <0x3100>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					interrupts = <0x08 0x31 0x00 0x01>;
					interrupt-names = "eoc-int-en-set";
					#io-channel-cells = <0x01>;
					io-channel-ranges;
					phandle = <0x508>;

					ref_gnd@0 {
						reg = <0x00>;
						label = "ref_gnd";
						qcom,pre-scaling = <0x01 0x01>;
					};

					vref_1p25@1 {
						reg = <0x01>;
						label = "vref_1p25";
						qcom,pre-scaling = <0x01 0x01>;
					};

					die_temp@2 {
						reg = <0x06>;
						label = "die_temp";
						qcom,pre-scaling = <0x01 0x01>;
					};

					vph_pwr@83 {
						reg = <0x83>;
						label = "vph_pwr";
						qcom,pre-scaling = <0x01 0x03>;
					};

					vbat_sns@84 {
						reg = <0x84>;
						label = "vbat_sns";
						qcom,pre-scaling = <0x01 0x03>;
					};

					usb_in_i_uv@7 {
						reg = <0x07>;
						label = "usb_in_i_uv";
						qcom,pre-scaling = <0x01 0x01>;
					};

					usb_in_v_div_16@8 {
						reg = <0x08>;
						label = "usb_in_v_div_16";
						qcom,pre-scaling = <0x01 0x10>;
					};

					chg_temp@9 {
						reg = <0x09>;
						label = "chg_temp";
						qcom,pre-scaling = <0x01 0x01>;
					};

					bat_therm@4a {
						reg = <0x4a>;
						label = "bat_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};

					bat_therm_30k@2a {
						reg = <0x2a>;
						label = "bat_therm_30k";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};

					bat_therm_400k@6a {
						reg = <0x6a>;
						label = "bat_therm_400k";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};

					bat_id@4b {
						reg = <0x4b>;
						label = "bat_id";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};

					smb1390_therm@e {
						reg = <0x0e>;
						label = "smb1390_therm";
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};

					chg_sbux@99 {
						reg = <0x99>;
						label = "chg_sbux";
						qcom,pre-scaling = <0x01 0x03>;
					};

					mid_chg_div6@1e {
						reg = <0x1e>;
						label = "chg_mid";
						qcom,pre-scaling = <0x01 0x06>;
					};

					usb_conn_therm {
						reg = <0x4f>;
						label = "usb_conn_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};

					charger_therm {
						reg = <0x4d>;
						label = "charger_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};

					battery_therm {
						reg = <0x4a>;
						label = "battery_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};
				};

				adc_tm@3500 {
					compatible = "qcom,adc-tm5";
					reg = <0x3500>;
					interrupts = <0x08 0x35 0x00 0x01>;
					interrupt-names = "threshold";
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					#thermal-sensor-cells = <0x01>;
					io-channels = <0x508 0x4f 0x508 0x4d 0x508 0x4a>;
					phandle = <0x50c>;

					usb_conn_therm {
						reg = <0x4f>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};

					charger_therm {
						reg = <0x4d>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};

					battery_therm {
						reg = <0x4a>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};
				};

				bcl@1d00 {
					compatible = "qcom,bcl-v5";
					reg = <0x1d00>;
					interrupts = <0x08 0x1d 0x00 0x01 0x08 0x1d 0x01 0x01 0x08 0x1d 0x02 0x01>;
					interrupt-names = "bcl-lvl0\0bcl-lvl1\0bcl-lvl2";
					#thermal-sensor-cells = <0x01>;
					phandle = <0x50a>;
				};

				bcl-soc {
					compatible = "qcom,msm-bcl-soc";
					#thermal-sensor-cells = <0x00>;
					phandle = <0x50b>;
				};

				pinctrl@c000 {
					compatible = "qcom,pm7250b-gpio";
					reg = <0xc000>;
					gpio-controller;
					#gpio-cells = <0x02>;
					interrupt-controller;
					#interrupt-cells = <0x02>;
					phandle = <0x511>;

					display_panel_supply_ctrl {

						display_panel_vddio_default {
							pins = "gpio11";
							function = "normal";
							input-disable;
							output-enable;
							bias-disable;
							power-source = <0x00>;
							qcom,drive-strength = <0x02>;
							phandle = <0x513>;
						};

						display_panel_extvdd_default {
							pins = "gpio12";
							function = "normal";
							input-disable;
							output-enable;
							bias-disable;
							power-source = <0x00>;
							qcom,drive-strength = <0x02>;
							phandle = <0x515>;
						};
					};

					camera_flashlight_supply_ctrl {

						cam_flash_off {
							pins = "gpio3";
							function = "normal";
							input-disable;
							output-enable;
							output-low;
							bias-disable;
							power-source = <0x00>;
							qcom,drive-strength = <0x02>;
							phandle = <0x541>;
						};

						cam_torch_off {
							pins = "gpio5";
							function = "normal";
							input-disable;
							output-enable;
							output-low;
							bias-disable;
							power-source = <0x00>;
							qcom,drive-strength = <0x02>;
							phandle = <0x542>;
						};

						cam_flash_on {
							pins = "gpio3";
							function = "normal";
							input-disable;
							output-enable;
							output-high;
							bias-disable;
							power-source = <0x00>;
							qcom,drive-strength = <0x02>;
							phandle = <0x543>;
						};

						cam_torch_on {
							pins = "gpio5";
							function = "normal";
							input-disable;
							output-enable;
							output-high;
							bias-disable;
							power-source = <0x00>;
							qcom,drive-strength = <0x02>;
							phandle = <0x544>;
						};
					};
				};

				qcom,usb-pdphy@1700 {
					compatible = "qcom,qpnp-pdphy";
					reg = <0x1700 0x100>;
					interrupts = <0x02 0x17 0x00 0x01 0x02 0x17 0x01 0x01 0x02 0x17 0x02 0x01 0x02 0x17 0x03 0x01 0x02 0x17 0x04 0x01 0x02 0x17 0x05 0x01 0x02 0x17 0x06 0x01 0x02 0x17 0x07 0x01>;
					interrupt-names = "sig-tx\0sig-rx\0msg-tx\0msg-rx\0msg-tx-failed\0msg-tx-discarded\0msg-rx-discarded\0fr-swap";
					qcom,default-sink-caps = <0x1388 0xbb8 0x2328 0xbb8 0x2ee0 0x8ca>;
					status = "disabled";
					phandle = <0x545>;
				};
			};

			qcom,pm7250b@3 {
				compatible = "qcom,spmi-pmic";
				reg = <0x09 0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				phandle = <0x546>;

				qcom,vibrator@5300 {
					compatible = "qcom,qpnp-vibrator-ldo";
					reg = <0x5300>;
					qcom,vib-ldo-volt-uv = <0x2dc6c0>;
					qcom,disable-overdrive;
					phandle = <0x547>;
				};
			};
		};

		qcom,spmi-debug@10b14000 {
			compatible = "qcom,spmi-pmic-arb-debug";
			reg = <0x10b14000 0x60 0x221c8784 0x04>;
			reg-names = "core\0fuse";
			clocks = <0x31>;
			clock-names = "core_clk";
			qcom,fuse-enable-bit = <0x12>;
			#address-cells = <0x02>;
			#size-cells = <0x00>;
			depends-on-supply = <0x162>;
			phandle = <0x2da>;

			qcom,pmk8350-debug@0 {
				compatible = "qcom,spmi-pmic";
				reg = <0x00 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
			};

			qcom,pm6450-debug@1 {
				compatible = "qcom,spmi-pmic";
				reg = <0x01 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
			};

			qcom,pm8010-debug@4 {
				compatible = "qcom,spmi-pmic";
				reg = <0x04 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
			};

			qcom,pmg1110-debug@6 {
				compatible = "qcom,spmi-pmic";
				reg = <0x06 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
			};

			qcom,pm7250b-debug@8 {
				compatible = "qcom,spmi-pmic";
				reg = <0x08 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
			};

			qcom,pm7250b-debug@9 {
				compatible = "qcom,spmi-pmic";
				reg = <0x09 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
			};
		};

		qcom,pmic_glink {
			compatible = "qcom,pmic-glink";
			qcom,pmic-glink-channel = "PMIC_RTR_ADSP_APPS";
			qcom,subsys-name = "lpass";
			qcom,protection-domain = "tms/servreg\0msm/adsp/charger_pd";
			depends-on-supply = <0x13b>;
			status = "okay";

			qcom,battery_charger {
				compatible = "qcom,battery-charger";
				status = "okay";
				phandle = <0x2db>;
				qcom,thermal-mitigation = <0x3567e0 0x33e140 0x325aa0 0x30d400 0x2f4d60 0x2dc6c0 0x2c4020 0x2ab980 0x2932e0 0x27ac40 0x2625a0 0x249f00 0x231860 0x2191c0 0x200b20 0x1e8480 0x1cfde0 0x1b7740 0x19f0a0 0x186a00 0x16e360 0x155cc0 0x13d620 0x124f80 0x10c8e0 0xf4240 0xdbba0 0xc3500 0xaae60 0x927c0 0x7a120 0x61a80 0x493e0 0x30d40 0x186a0 0xc350 0x00>;
				qcom,shutdown-voltage = <0xce4>;
				qcom,thermal-mitigation-step = <0x7a120>;
				qcom,wireless-charging-not-supported;
			};

			qcom,ucsi {
				compatible = "qcom,ucsi-glink";
				status = "okay";
				phandle = <0x2dc>;

				connector {

					port {

						endpoint {
							remote-endpoint = <0x163>;
							phandle = <0x41>;
						};
					};
				};
			};

			qcom,altmode {
				compatible = "qcom,altmode-glink";
				#altmode-cells = <0x01>;
				status = "okay";
				phandle = <0x2dd>;
			};
		};

		thermal-zones {
			phandle = <0x2de>;

			pa {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x164 0x00>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			pa1 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x164 0x01>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			bcl-warn {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x164 0x1f>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-cfg {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x164 0x42>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			lte-cc {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x164 0x43>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			mcg-fr1-cc {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x164 0x44>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			scg-fr1-cc {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x164 0x46>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			sub1-modem-cfg {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x164 0x33>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			sub1-lte-cc {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x164 0x34>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			sub1_mcg_fr1_cc {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x164 0x35>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			sub1_scg_fr1_cc {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x164 0x37>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			sdr0-pa {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x164 0x40>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			sdr1-pa {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x164 0x41>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			sdr0 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x164 0x26>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			sdr1 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x164 0x2d>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			aoss-0 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x165 0x00>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-0-0 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x165 0x01>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					cpu0-emerg-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x166>;
					};
				};

				cooling-maps {

					cpu00_cdev {
						trip = <0x166>;
						cooling-device = <0x167 0x01 0x01>;
					};
				};
			};

			cpu-0-1 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x165 0x02>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					cpu1-emerg-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x168>;
					};
				};

				cooling-maps {

					cpu01_cdev {
						trip = <0x168>;
						cooling-device = <0x169 0x01 0x01>;
					};
				};
			};

			cpu-0-2 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x165 0x03>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					cpu2-emerg-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x16a>;
					};
				};

				cooling-maps {

					cpu02_cdev {
						trip = <0x16a>;
						cooling-device = <0x16b 0x01 0x01>;
					};
				};
			};

			cpu-0-3 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x165 0x04>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					cpu3-emerg-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x16c>;
					};
				};

				cooling-maps {

					cpu03_cdev {
						trip = <0x16c>;
						cooling-device = <0x16d 0x01 0x01>;
					};
				};
			};

			cpu-0-4 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x165 0x05>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					cpu4-emerg-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x16e>;
					};
				};

				cooling-maps {

					cpu04_cdev {
						trip = <0x16e>;
						cooling-device = <0x16f 0x01 0x01>;
					};
				};
			};

			cpu-0-5 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x165 0x06>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					cpu5-emerg-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x170>;
					};
				};

				cooling-maps {

					cpu05_cdev {
						trip = <0x170>;
						cooling-device = <0x171 0x01 0x01>;
					};
				};
			};

			cpuss-0 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x165 0x07>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpuss-1 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x165 0x08>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-1-0 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x165 0x09>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					cpu6-emerg0-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x172>;
					};
				};

				cooling-maps {

					cpu10_cdev {
						trip = <0x172>;
						cooling-device = <0x173 0x01 0x01>;
					};
				};
			};

			cpu-1-1 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x165 0x0a>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					cpu6-emerg1-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x174>;
					};
				};

				cooling-maps {

					cpu11_cdev {
						trip = <0x174>;
						cooling-device = <0x173 0x01 0x01>;
					};
				};
			};

			cpu-1-2 {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-sensors = <0x165 0x0b>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					cpu7-emerg0-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x175>;
					};
				};

				cooling-maps {

					cpu12_cdev {
						trip = <0x175>;
						cooling-device = <0x176 0x01 0x01>;
					};
				};
			};

			cpu-1-3 {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-sensors = <0x165 0x0c>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					cpu7-emerg1-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x177>;
					};
				};

				cooling-maps {

					cpu13_cdev {
						trip = <0x177>;
						cooling-device = <0x176 0x01 0x01>;
					};
				};
			};

			gpuss {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-sensors = <0x165 0x0d>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					tj_cfg {
						temperature = <0x17318>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x178>;
					};
				};

				cooling-maps {

					gpu_cdev {
						trip = <0x178>;
						cooling-device = <0x179 0x00 0xffffffff>;
					};
				};
			};

			camera {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x165 0x0e>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			video {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x165 0x0f>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			aoss-1 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x17a 0x00>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			ddr {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-sensors = <0x17a 0x01>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					ddr0-config {
						temperature = <0x15f90>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x17b>;
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};

				cooling-maps {

					ddr_cdev {
						trip = <0x17b>;
						cooling-device = <0x17c 0x01 0x01>;
					};
				};
			};

			mdmss-0 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x17a 0x02>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			mdmss-1 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x17a 0x03>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			mdmss-2 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x17a 0x04>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			mdmss-3 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x17a 0x05>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			zeroc-0-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x165 0x80>;

				trips {

					thermal-engine-config {
						temperature = <0x01>;
						hysteresis = <0x01>;
						type = "passive";
					};

					cold-trip {
						temperature = <0x01>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x17d>;
					};
				};

				cooling-maps {

					wcss_cx_vdd_cdev {
						trip = <0x17d>;
						cooling-device = <0x17e 0x01 0x01>;
					};
				};
			};

			zeroc-1-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x17a 0x80>;

				trips {

					thermal-engine-config {
						temperature = <0x01>;
						hysteresis = <0x01>;
						type = "passive";
					};

					cold-trip {
						temperature = <0x01>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x17f>;
					};
				};

				cooling-maps {

					wcss_cx_vdd_cdev {
						trip = <0x17f>;
						cooling-device = <0x17e 0x01 0x01>;
					};
				};
			};

			cx-pe {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x180>;

				trips {

					cx-pe-config1 {
						temperature = <0x01>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x181>;
					};
				};

				cooling-maps {

					gpu_cdev {
						trip = <0x181>;
						cooling-device = <0x179 0x03 0x03>;
					};
				};
			};

			pm6450_tz {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x4fe>;
				phandle = <0x530>;

				trips {

					trip0 {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x516>;
					};

					trip1 {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x531>;
					};

					trip2 {
						temperature = <0x23668>;
						hysteresis = <0x00>;
						type = "passive";
					};
				};

				cooling-maps {

					pm6450_lte {
						trip = <0x516>;
						cooling-device = <0x353 0xff 0xff>;
					};

					pm6450_nr {
						trip = <0x516>;
						cooling-device = <0x357 0xff 0xff>;
					};

					pm6450_cpu0 {
						trip = <0x516>;
						cooling-device = <0x167 0x01 0x01>;
					};

					pm6450_cpu1 {
						trip = <0x516>;
						cooling-device = <0x169 0x01 0x01>;
					};

					pm6450_cpu2 {
						trip = <0x516>;
						cooling-device = <0x16b 0x01 0x01>;
					};

					pm6450_cpu3 {
						trip = <0x516>;
						cooling-device = <0x16d 0x01 0x01>;
					};

					pm6450_cpu4 {
						trip = <0x516>;
						cooling-device = <0x16f 0x01 0x01>;
					};

					pm6450_cpu5 {
						trip = <0x516>;
						cooling-device = <0x171 0x01 0x01>;
					};

					pm6450_cpu6_7 {
						trip = <0x516>;
						cooling-device = <0x348 0x01 0x01>;
					};

					pm6450_gpu {
						trip = <0x516>;
						cooling-device = <0x179 0x03 0xffffffff>;
					};
				};
			};

			quiet_therm {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x501 0x14a>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			msm_therm {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x501 0x14b>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			pa2_therm {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x501 0x14c>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			pa1_therm {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x501 0x46>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			backlight_therm {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x501 0x45>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			pm8010e_tz {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x502>;

				trips {

					trip0 {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
					};

					trip1 {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "passive";
					};

					trip2 {
						temperature = <0x23668>;
						hysteresis = <0x00>;
						type = "critical";
					};
				};
			};

			sys-therm-6 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x501 0x44>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					active-config1 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			sys-therm-4 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x501 0x45>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					active-config1 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			sys-therm-1 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x501 0x14a>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					active-config1 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			sys-therm-3 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x501 0x14d>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					active-config1 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			sys-therm-11 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x501 0x14c>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					active-config1 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			sys-therm-5 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x501 0x46>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					active-config1 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			pm7250b_tz {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x509>;
				phandle = <0x548>;

				trips {

					trip0 {
						temperature = <0x15f90>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x549>;
					};

					trip1 {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x54a>;
					};

					trip2 {
						temperature = <0x23668>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x54b>;
					};
				};
			};

			pm7250b-ibat-lvl0 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x50a 0x00>;

				trips {

					ibat-lvl0 {
						temperature = <0xfa0>;
						hysteresis = <0xc8>;
						type = "passive";
						phandle = <0x54c>;
					};
				};
			};

			pm7250b-ibat-lvl1 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x50a 0x01>;

				trips {

					ibat-lvl1 {
						temperature = <0x1388>;
						hysteresis = <0xc8>;
						type = "passive";
						phandle = <0x54d>;
					};
				};
			};

			pm7250b-bcl-lvl0 {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x50a 0x05>;

				trips {

					thermal-engine-trip {
						temperature = <0x64>;
						hysteresis = <0x00>;
						type = "passive";
					};

					thermal-hal-trip {
						temperature = <0x64>;
						hysteresis = <0x00>;
						type = "passive";
					};

					b-bcl-lvl0 {
						temperature = <0x01>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x50e>;
					};
				};

				cooling-maps {

					vbat_lte0 {
						trip = <0x50e>;
						cooling-device = <0x353 0x08 0x08>;
					};

					vbat_nr0_scg {
						trip = <0x50e>;
						cooling-device = <0x357 0x03 0x03>;
					};

					vbat_nr0 {
						trip = <0x50e>;
						cooling-device = <0x355 0x06 0x06>;
					};

					vbat_cpu_4 {
						trip = <0x50e>;
						cooling-device = <0x16f 0x01 0x01>;
					};

					vbat_cpu_5 {
						trip = <0x50e>;
						cooling-device = <0x171 0x01 0x01>;
					};

					vbat_cpu_6 {
						trip = <0x50e>;
						cooling-device = <0x173 0x01 0x01>;
					};

					vbat_gpu0 {
						trip = <0x50e>;
						cooling-device = <0x179 0x02 0x02>;
					};
				};
			};

			pm7250b-bcl-lvl1 {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x50a 0x06>;

				trips {

					thermal-engine-trip {
						temperature = <0x64>;
						hysteresis = <0x00>;
						type = "passive";
					};

					thermal-hal-trip {
						temperature = <0x64>;
						hysteresis = <0x00>;
						type = "passive";
					};

					b-bcl-lvl1 {
						temperature = <0x01>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x50f>;
					};
				};

				cooling-maps {

					vbat_lte1 {
						trip = <0x50f>;
						cooling-device = <0x353 0xff 0xff>;
					};

					vbat_nr1_scg {
						trip = <0x50f>;
						cooling-device = <0x357 0xff 0xff>;
					};

					vbat_nr1 {
						trip = <0x50f>;
						cooling-device = <0x355 0xff 0xff>;
					};

					vbat_cpu_7 {
						trip = <0x50f>;
						cooling-device = <0x176 0x01 0x01>;
					};

					vbat_gpu1 {
						trip = <0x50f>;
						cooling-device = <0x179 0x04 0x04>;
					};
				};
			};

			pm7250b-bcl-lvl2 {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x50a 0x07>;

				trips {

					thermal-engine-trip {
						temperature = <0x64>;
						hysteresis = <0x00>;
						type = "passive";
					};

					thermal-hal-trip {
						temperature = <0x64>;
						hysteresis = <0x00>;
						type = "passive";
					};

					b-bcl-lvl2 {
						temperature = <0x01>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x510>;
					};
				};

				cooling-maps {

					vbat_gpu2 {
						trip = <0x510>;
						cooling-device = <0x179 0x03 0xffffffff>;
					};
				};
			};

			socd {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x50b>;
				disable-thermal-zone;

				trips {

					thermal-engine-trip {
						temperature = <0x64>;
						hysteresis = <0x00>;
						type = "passive";
					};

					thermal-hal-trip {
						temperature = <0x64>;
						hysteresis = <0x00>;
						type = "passive";
					};

					socd-trip {
						temperature = <0x5f>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x50d>;
					};
				};

				cooling-maps {

					socd_cpu_6_7 {
						trip = <0x50d>;
						cooling-device = <0x348 0x01 0x01>;
					};

					socd_gpu0 {
						trip = <0x50d>;
						cooling-device = <0x179 0x02 0x02>;
					};
				};
			};

			charger_therm {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x50c 0x4d>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			usb_conn_therm {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x50c 0x4f>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			battery_therm {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x50c 0x4a>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			sys-therm-9 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x50c 0x4f>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					active-config1 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			sys-therm-7 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x50c 0x4d>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					active-config1 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};
		};

		qcom,msm-eud@88e0000 {
			compatible = "qcom,msm-eud";
			interrupt-names = "eud_irq";
			interrupt-parent = <0x3b>;
			interrupts = <0x0b 0x04>;
			reg = <0x88e0000 0x2000 0x88e2000 0x1000>;
			reg-names = "eud_base\0eud_mode_mgr2";
			clocks = <0x24 0x19>;
			clock-names = "eud_clkref_clk";
			qcom,secure-eud-en;
			status = "ok";
			phandle = <0x3e>;
		};

		qrtr-gunyah {
			compatible = "qcom,qrtr-gunyah";
			qcom,master;
			gunyah-label = <0x03>;
			peer-name = <0x02>;
			shared-buffer = <0x182>;
		};

		qcom,trust_ui_vm@e55fc000 {
			reg = <0xe55fc000 0x104000>;
			vm_name = "trustedvm";
			shared-buffers = <0x183 0x184>;
			phandle = <0x185>;
		};

		qcom,virtio_backend@0 {
			compatible = "qcom,virtio_backend";
			qcom,vm = <0x185>;
			qcom,label = <0x11>;
		};

		qcom,guestvm_loader@e0b00000 {
			compatible = "qcom,guestvm-loader";
			qcom,pas-id = <0x1c>;
			qcom,vmid = <0x2d>;
			qcom,firmware-name = "trustedvm";
			memory-region = <0x186>;
		};

		qcom,guestvm_loader@e0600000 {
			compatible = "qcom,guestvm-loader";
			qcom,pas-id = <0x23>;
			qcom,vmid = <0x32>;
			qcom,firmware-name = "cpusys_vm";
			memory-region = <0x187>;
		};

		qcom,cpu-vendor-hooks {
			compatible = "qcom,cpu-vendor-hooks";
			phandle = <0x2df>;
		};

		qcom,hyp-core-ctl {
			compatible = "qcom,hyp-core-ctl";
			status = "ok";
			phandle = <0x2e0>;
		};

		simtray {
			compatible = "xiaomi,simtray-status";
			status-gpio = <0x126 0x65 0x00>;
		};

		pinctrl@f000000 {
			compatible = "qcom,ravelin-pinctrl";
			reg = <0xf000000 0x1000000>;
			interrupts = <0x00 0xd0 0x04>;
			gpio-controller;
			#gpio-cells = <0x02>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			wakeup-parent = <0x3b>;
			qcom,gpios-reserved = <0x00 0x01 0x02 0x03 0x12 0x13 0x14 0x15>;
			phandle = <0x126>;

			qupv3_se7_2uart_pins {
				phandle = <0x2e1>;

				qupv3_se7_2uart_tx_active {
					phandle = <0x1ba>;

					mux {
						pins = "gpio22";
						function = "qup1_se2_l2";
					};

					config {
						pins = "gpio22";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se7_2uart_rx_active {
					phandle = <0x1bb>;

					mux {
						pins = "gpio23";
						function = "qup1_se2_l3";
					};

					config {
						pins = "gpio23";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se7_2uart_sleep {
					phandle = <0x1bc>;

					mux {
						pins = "gpio22\0gpio23";
						function = "gpio";
					};

					config {
						pins = "gpio22\0gpio23";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			qupv3_se2_4uart_pins {
				phandle = <0x2e2>;

				qupv3_se2_default_cts {
					phandle = <0x192>;

					mux {
						pins = "gpio14";
						function = "gpio";
					};

					config {
						pins = "gpio14";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				qupv3_se2_default_rts {
					phandle = <0x193>;

					mux {
						pins = "gpio15";
						function = "gpio";
					};

					config {
						pins = "gpio15";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				qupv3_se2_default_tx {
					phandle = <0x194>;

					mux {
						pins = "gpio16";
						function = "gpio";
					};

					config {
						pins = "gpio16";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se2_default_rx {
					phandle = <0x195>;

					mux {
						pins = "gpio17";
						function = "gpio";
					};

					config {
						pins = "gpio17";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				qupv3_se2_cts {
					phandle = <0x196>;

					mux {
						pins = "gpio14";
						function = "qup0_se2_l0";
					};

					config {
						pins = "gpio14";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se2_rts {
					phandle = <0x197>;

					mux {
						pins = "gpio15";
						function = "qup0_se2_l1";
					};

					config {
						pins = "gpio15";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				qupv3_se2_tx {
					phandle = <0x198>;

					mux {
						pins = "gpio16";
						function = "qup0_se2_l2";
					};

					config {
						pins = "gpio16";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se2_rx {
					phandle = <0x199>;

					mux {
						pins = "gpio17";
						function = "qup0_se2_l3";
					};

					config {
						pins = "gpio17";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se0_2uart_pins {
				phandle = <0x2e3>;

				qupv3_se0_2uart_tx_active {
					phandle = <0x19b>;

					mux {
						pins = "gpio34";
						function = "qup0_se0_l2";
					};

					config {
						pins = "gpio34";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se0_2uart_rx_active {
					phandle = <0x19c>;

					mux {
						pins = "gpio35";
						function = "qup0_se0_l3";
					};

					config {
						pins = "gpio35";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se0_2uart_sleep {
					phandle = <0x19d>;

					mux {
						pins = "gpio34\0gpio35";
						function = "gpio";
					};

					config {
						pins = "gpio34\0gpio35";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			qupv3_se0_i2c_pins {
				phandle = <0x2e4>;

				qupv3_se0_i2c_sda_active {
					phandle = <0x19e>;

					mux {
						pins = "gpio4";
						function = "qup0_se0_l0";
					};

					config {
						pins = "gpio4";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se0_i2c_scl_active {
					phandle = <0x19f>;

					mux {
						pins = "gpio5";
						function = "qup0_se0_l1";
					};

					config {
						pins = "gpio5";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se0_i2c_sleep {
					phandle = <0x1a0>;

					mux {
						pins = "gpio4\0gpio5";
						function = "gpio";
					};

					config {
						pins = "gpio4\0gpio5";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se1_i2c_pins {
				phandle = <0x2e5>;

				qupv3_se1_i2c_sda_active {
					phandle = <0x1a2>;

					mux {
						pins = "gpio10";
						function = "qup0_se1_l0";
					};

					config {
						pins = "gpio10";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se1_i2c_scl_active {
					phandle = <0x1a3>;

					mux {
						pins = "gpio11";
						function = "qup0_se1_l1";
					};

					config {
						pins = "gpio11";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se1_i2c_sleep {
					phandle = <0x1a4>;

					mux {
						pins = "gpio10\0gpio11";
						function = "gpio";
					};

					config {
						pins = "gpio10\0gpio11";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se1_spi_pins {
				phandle = <0x2e6>;

				qupv3_se1_spi_miso_active {
					phandle = <0x1a6>;

					mux {
						pins = "gpio10";
						function = "qup0_se1_l0";
					};

					config {
						pins = "gpio10";
						drive-strength = <0x06>;
						bias-pull-down;
					};
				};

				qupv3_se1_spi_mosi_active {
					phandle = <0x1a5>;

					mux {
						pins = "gpio11";
						function = "qup0_se1_l1";
					};

					config {
						pins = "gpio11";
						drive-strength = <0x06>;
						bias-pull-down;
					};
				};

				qupv3_se1_spi_clk_active {
					phandle = <0x1a7>;

					mux {
						pins = "gpio12";
						function = "qup0_se1_l2";
					};

					config {
						pins = "gpio12";
						drive-strength = <0x06>;
						bias-pull-down;
					};
				};

				qupv3_se1_spi_cs_active {
					phandle = <0x1a8>;

					mux {
						pins = "gpio13";
						function = "qup0_se1_l3";
					};

					config {
						pins = "gpio13";
						drive-strength = <0x06>;
						bias-pull-down;
					};
				};

				qupv3_se1_spi_sleep {
					phandle = <0x1a9>;

					mux {
						pins = "gpio10\0gpio11\0gpio12\0gpio13";
						function = "gpio";
					};

					config {
						pins = "gpio10\0gpio11\0gpio12\0gpio13";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			qupv3_se3_i2c_pins {
				phandle = <0x2e7>;

				qupv3_se3_i2c_sda_active {
					phandle = <0x1aa>;

					mux {
						pins = "gpio18";
						function = "qup0_se3_l0";
					};

					config {
						pins = "gpio18";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se3_i2c_scl_active {
					phandle = <0x1ab>;

					mux {
						pins = "gpio19";
						function = "qup0_se3_l1";
					};

					config {
						pins = "gpio19";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se3_i2c_sleep {
					phandle = <0x1ac>;

					mux {
						pins = "gpio18\0gpio19";
						function = "gpio";
					};

					config {
						pins = "gpio18\0gpio19";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se3_spi_pins {
				phandle = <0x2e8>;

				qupv3_se3_spi_miso_active {
					phandle = <0x1ae>;

					mux {
						pins = "gpio18";
						function = "qup0_se3_l0";
					};

					config {
						pins = "gpio18";
						drive-strength = <0x06>;
						bias-pull-down;
					};
				};

				qupv3_se3_spi_mosi_active {
					phandle = <0x1ad>;

					mux {
						pins = "gpio19";
						function = "qup0_se3_l1";
					};

					config {
						pins = "gpio19";
						drive-strength = <0x06>;
						bias-pull-down;
					};
				};

				qupv3_se3_spi_clk_active {
					phandle = <0x1af>;

					mux {
						pins = "gpio20";
						function = "qup0_se3_l2";
					};

					config {
						pins = "gpio20";
						drive-strength = <0x06>;
						bias-pull-down;
					};
				};

				qupv3_se3_spi_cs_active {
					phandle = <0x1b0>;

					mux {
						pins = "gpio21";
						function = "qup0_se3_l3";
					};

					config {
						pins = "gpio21";
						drive-strength = <0x06>;
						bias-pull-down;
					};
				};

				qupv3_se3_spi_sleep {
					phandle = <0x1b1>;

					mux {
						pins = "gpio18\0gpio19\0gpio20\0gpio21";
						function = "gpio";
					};

					config {
						pins = "gpio18\0gpio19\0gpio20\0gpio21";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			qupv3_se4_i2c_pins {
				phandle = <0x2e9>;

				qupv3_se4_i2c_sda_active {
					phandle = <0x1b2>;

					mux {
						pins = "gpio8";
						function = "qup0_se4_l0_mira";
					};

					config {
						pins = "gpio8";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se4_i2c_scl_active {
					phandle = <0x1b3>;

					mux {
						pins = "gpio9";
						function = "qup0_se4_l1_mira";
					};

					config {
						pins = "gpio9";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se4_i2c_sleep {
					phandle = <0x1b4>;

					mux {
						pins = "gpio8\0gpio9";
						function = "gpio";
					};

					config {
						pins = "gpio8\0gpio9";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se4_spi_pins {
				phandle = <0x2ea>;

				qupv3_se4_spi_miso_active {
					phandle = <0x1b6>;

					mux {
						pins = "gpio8";
						function = "qup0_se4_l0_mira";
					};

					config {
						pins = "gpio8";
						drive-strength = <0x06>;
						bias-pull-down;
					};
				};

				qupv3_se4_spi_mosi_active {
					phandle = <0x1b5>;

					mux {
						pins = "gpio9";
						function = "qup0_se4_l1_mira";
					};

					config {
						pins = "gpio9";
						drive-strength = <0x06>;
						bias-pull-down;
					};
				};

				qupv3_se4_spi_clk_active {
					phandle = <0x1b7>;

					mux {
						pins = "gpio6";
						function = "qup0_se4_l2";
					};

					config {
						pins = "gpio6";
						drive-strength = <0x06>;
						bias-pull-down;
					};
				};

				qupv3_se4_spi_cs_active {
					phandle = <0x1b8>;

					mux {
						pins = "gpio7";
						function = "qup0_se4_l3";
					};

					config {
						pins = "gpio7";
						drive-strength = <0x06>;
						bias-pull-down;
					};
				};

				qupv3_se4_spi_sleep {
					phandle = <0x1b9>;

					mux {
						pins = "gpio8\0gpio9\0gpio6\0gpio7";
						function = "gpio";
					};

					config {
						pins = "gpio8\0gpio9\0gpio6\0gpio7";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			qupv3_se5_i2c_pins {
				phandle = <0x2eb>;

				qupv3_se5_i2c_sda_active {
					phandle = <0x1be>;

					mux {
						pins = "gpio0";
						function = "qup1_se0_l0";
					};

					config {
						pins = "gpio0";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se5_i2c_scl_active {
					phandle = <0x1bf>;

					mux {
						pins = "gpio1";
						function = "qup1_se0_l1";
					};

					config {
						pins = "gpio1";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se5_i2c_sleep {
					phandle = <0x1c0>;

					mux {
						pins = "gpio0\0gpio1";
						function = "gpio";
					};

					config {
						pins = "gpio0\0gpio1";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se5_spi_pins {
				phandle = <0x2ec>;

				qupv3_se5_spi_miso_active {
					phandle = <0x1c3>;

					mux {
						pins = "gpio0";
						function = "qup1_se0_l0";
					};

					config {
						pins = "gpio0";
						drive-strength = <0x06>;
						bias-pull-down;
					};
				};

				qupv3_se5_spi_mosi_active {
					phandle = <0x1c2>;

					mux {
						pins = "gpio1";
						function = "qup1_se0_l1";
					};

					config {
						pins = "gpio1";
						drive-strength = <0x06>;
						bias-pull-down;
					};
				};

				qupv3_se5_spi_clk_active {
					phandle = <0x1c4>;

					mux {
						pins = "gpio2";
						function = "qup1_se0_l2";
					};

					config {
						pins = "gpio2";
						drive-strength = <0x06>;
						bias-pull-down;
					};
				};

				qupv3_se5_spi_cs_active {
					phandle = <0x1c5>;

					mux {
						pins = "gpio3";
						function = "qup1_se0_l3";
					};

					config {
						pins = "gpio3";
						drive-strength = <0x06>;
						bias-pull-down;
					};
				};

				qupv3_se5_spi_sleep {
					phandle = <0x1c6>;

					mux {
						pins = "gpio0\0gpio1\0gpio2\0gpio3";
						function = "gpio";
					};

					config {
						pins = "gpio0\0gpio1\0gpio2\0gpio3";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			qupv3_se6_i2c_pins {
				phandle = <0x2ed>;

				qupv3_se6_i2c_sda_active {
					phandle = <0x1c7>;

					mux {
						pins = "gpio50";
						function = "qup1_se1_l0";
					};

					config {
						pins = "gpio50";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se6_i2c_scl_active {
					phandle = <0x1c8>;

					mux {
						pins = "gpio51";
						function = "qup1_se1_l1";
					};

					config {
						pins = "gpio51";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se6_i2c_sleep {
					phandle = <0x1c9>;

					mux {
						pins = "gpio50\0gpio51";
						function = "gpio";
					};

					config {
						pins = "gpio50\0gpio51";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se6_spi_pins {
				phandle = <0x2ee>;

				qupv3_se6_spi_miso_active {
					phandle = <0x1cb>;

					mux {
						pins = "gpio50";
						function = "qup1_se1_l0";
					};

					config {
						pins = "gpio50";
						drive-strength = <0x06>;
						bias-pull-down;
					};
				};

				qupv3_se6_spi_mosi_active {
					phandle = <0x1ca>;

					mux {
						pins = "gpio51";
						function = "qup1_se1_l1";
					};

					config {
						pins = "gpio51";
						drive-strength = <0x06>;
						bias-pull-down;
					};
				};

				qupv3_se6_spi_clk_active {
					phandle = <0x1cc>;

					mux {
						pins = "gpio26";
						function = "qup1_se1_l2";
					};

					config {
						pins = "gpio26";
						drive-strength = <0x06>;
						bias-pull-down;
					};
				};

				qupv3_se6_spi_cs_active {
					phandle = <0x1cd>;

					mux {
						pins = "gpio27";
						function = "qup1_se1_l3";
					};

					config {
						pins = "gpio27";
						drive-strength = <0x06>;
						bias-pull-down;
					};
				};

				qupv3_se6_spi_sleep {
					phandle = <0x1ce>;

					mux {
						pins = "gpio50\0gpio51\0gpio26";
						function = "gpio";
					};

					config {
						pins = "gpio50\0gpio51\0gpio26";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				qupv3_se6_spi_cs_sleep {
					phandle = <0x51e>;

					mux {
						pins = "gpio27";
						function = "gpio";
					};

					config {
						pins = "gpio27";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se8_i2c_pins {
				phandle = <0x2ef>;

				qupv3_se8_i2c_sda_active {
					phandle = <0x1cf>;

					mux {
						pins = "gpio24";
						function = "qup1_se3_l0";
					};

					config {
						pins = "gpio24";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se8_i2c_scl_active {
					phandle = <0x1d0>;

					mux {
						pins = "gpio25";
						function = "qup1_se3_l1";
					};

					config {
						pins = "gpio25";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se8_i2c_sleep {
					phandle = <0x1d1>;

					mux {
						pins = "gpio24\0gpio25";
						function = "gpio";
					};

					config {
						pins = "gpio24\0gpio25";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se8_spi_pins {
				phandle = <0x2f0>;

				qupv3_se8_spi_miso_active {
					phandle = <0x1d3>;

					mux {
						pins = "gpio24";
						function = "qup1_se3_l0";
					};

					config {
						pins = "gpio24";
						drive-strength = <0x06>;
						bias-pull-down;
					};
				};

				qupv3_se8_spi_mosi_active {
					phandle = <0x1d2>;

					mux {
						pins = "gpio25";
						function = "qup1_se3_l1";
					};

					config {
						pins = "gpio25";
						drive-strength = <0x06>;
						bias-pull-down;
					};
				};

				qupv3_se8_spi_clk_active {
					phandle = <0x1d4>;

					mux {
						pins = "gpio51";
						function = "qup1_se3_l2";
					};

					config {
						pins = "gpio51";
						drive-strength = <0x06>;
						bias-pull-down;
					};
				};

				qupv3_se8_spi_cs_active {
					phandle = <0x1d5>;

					mux {
						pins = "gpio50";
						function = "qup1_se3_l3";
					};

					config {
						pins = "gpio50";
						drive-strength = <0x06>;
						bias-pull-down;
					};
				};

				qupv3_se8_spi_sleep {
					phandle = <0x1d6>;

					mux {
						pins = "gpio24\0gpio25\0gpio51\0gpio50";
						function = "gpio";
					};

					config {
						pins = "gpio24\0gpio25\0gpio51\0gpio50";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			qupv3_se9_i2c_pins {
				phandle = <0x2f1>;

				qupv3_se9_i2c_sda_active {
					phandle = <0x1d7>;

					mux {
						pins = "gpio91";
						function = "qup1_se4_l0";
					};

					config {
						pins = "gpio91";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se9_i2c_scl_active {
					phandle = <0x1d8>;

					mux {
						pins = "gpio90";
						function = "qup1_se4_l1";
					};

					config {
						pins = "gpio90";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se9_i2c_sleep {
					phandle = <0x1d9>;

					mux {
						pins = "gpio91\0gpio90";
						function = "gpio";
					};

					config {
						pins = "gpio91\0gpio90";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se9_spi_pins {
				phandle = <0x2f2>;

				qupv3_se9_spi_miso_active {
					phandle = <0x1db>;

					mux {
						pins = "gpio91";
						function = "qup1_se4_l0";
					};

					config {
						pins = "gpio91";
						drive-strength = <0x06>;
						bias-pull-down;
					};
				};

				qupv3_se9_spi_mosi_active {
					phandle = <0x1da>;

					mux {
						pins = "gpio90";
						function = "qup1_se4_l1";
					};

					config {
						pins = "gpio90";
						drive-strength = <0x0c>;
						bias-pull-down;
					};
				};

				qupv3_se9_spi_clk_active {
					phandle = <0x1dc>;

					mux {
						pins = "gpio48";
						function = "qup1_se4_l2";
					};

					config {
						pins = "gpio48";
						drive-strength = <0x06>;
						bias-pull-down;
					};
				};

				qupv3_se9_spi_cs_active {
					phandle = <0x1dd>;

					mux {
						pins = "gpio43";
						function = "qup1_se4_l3";
					};

					config {
						pins = "gpio43";
						drive-strength = <0x06>;
						bias-pull-down;
					};
				};

				qupv3_se9_spi_sleep {
					phandle = <0x1de>;

					mux {
						pins = "gpio91\0gpio90\0gpio48\0gpio43";
						function = "gpio";
					};

					config {
						pins = "gpio91\0gpio90\0gpio48\0gpio43";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			spkr_1_sd_n {

				spkr_1_sd_n_sleep {
					phandle = <0x2f3>;

					mux {
						pins = "gpio99";
						function = "gpio";
					};

					config {
						pins = "gpio99";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				spkr_1_sd_n_active {
					phandle = <0x2f4>;

					mux {
						pins = "gpio99";
						function = "gpio";
					};

					config {
						pins = "gpio99";
						drive-strength = <0x10>;
						bias-disable;
						output-high;
					};
				};
			};

			spkr_2_sd_n {

				spkr_2_sd_n_sleep {
					phandle = <0x2f5>;

					mux {
						pins = "gpio100";
						function = "gpio";
					};

					config {
						pins = "gpio100";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				spkr_2_sd_n_active {
					phandle = <0x2f6>;

					mux {
						pins = "gpio100";
						function = "gpio";
					};

					config {
						pins = "gpio100";
						drive-strength = <0x10>;
						bias-disable;
						output-high;
					};
				};
			};

			wcd_reset_active {
				phandle = <0x2f7>;

				mux {
					pins = "gpio96";
					function = "gpio";
				};

				config {
					pins = "gpio96";
					drive-strength = <0x10>;
					output-high;
				};
			};

			wcd_reset_sleep {
				phandle = <0x2f8>;

				mux {
					pins = "gpio96";
					function = "gpio";
				};

				config {
					pins = "gpio96";
					drive-strength = <0x10>;
					bias-disable;
					output-low;
				};
			};

			sdc1_on {
				phandle = <0x2f9>;

				clk {
					pins = "sdc1_clk";
					bias-disable;
					drive-strength = <0x10>;
				};

				cmd {
					pins = "sdc1_cmd";
					bias-pull-up;
					drive-strength = <0x0a>;
				};

				data {
					pins = "sdc1_data";
					bias-pull-up;
					drive-strength = <0x0a>;
				};

				rclk {
					pins = "sdc1_rclk";
					bias-pull-down;
				};
			};

			sdc1_off {
				phandle = <0x2fa>;

				clk {
					pins = "sdc1_clk";
					bias-disable;
					drive-strength = <0x02>;
				};

				cmd {
					pins = "sdc1_cmd";
					bias-pull-up;
					drive-strength = <0x02>;
				};

				data {
					pins = "sdc1_data";
					bias-pull-up;
					drive-strength = <0x02>;
				};

				rclk {
					pins = "sdc1_rclk";
					bias-pull-down;
				};
			};

			sdc2_on {
				phandle = <0x2fb>;

				clk {
					pins = "sdc2_clk";
					bias-disable;
					drive-strength = <0x10>;
				};

				cmd {
					pins = "sdc2_cmd";
					bias-pull-up;
					drive-strength = <0x0a>;
				};

				data {
					pins = "sdc2_data";
					bias-pull-up;
					drive-strength = <0x0a>;
				};

				sd-cd {
					pins = "gpio101";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			sdc2_off {
				phandle = <0x2fc>;

				clk {
					pins = "sdc2_clk";
					bias-disable;
					drive-strength = <0x02>;
				};

				cmd {
					pins = "sdc2_cmd";
					bias-pull-up;
					drive-strength = <0x02>;
				};

				data {
					pins = "sdc2_data";
					bias-pull-up;
					drive-strength = <0x02>;
				};

				sd-cd {
					pins = "gpio101";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			trigout_a {
				phandle = <0x110>;

				mux {
					pins = "gpio26";
					function = "qdss_cti";
				};

				config {
					pins = "gpio26";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			pmx_ts_active {

				ts_active {
					phandle = <0x2fd>;

					mux {
						pins = "gpio12\0gpio13";
						function = "gpio";
					};

					config {
						pins = "gpio12\0gpio13";
						drive-strength = <0x08>;
						bias-pull-up;
					};
				};

				ts_spi_active {
					phandle = <0x2fe>;

					mux {
						pins = "gpio90\0gpio91";
						function = "gpio";
					};

					config {
						pins = "gpio90\0gpio91";
						drive-strength = <0x08>;
						bias-pull-up;
					};
				};
			};

			pmx_ts_reset_suspend {

				ts_reset_suspend {
					phandle = <0x2ff>;

					mux {
						pins = "gpio12";
						function = "gpio";
					};

					config {
						pins = "gpio12";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				ts_spi_reset_suspend {
					phandle = <0x300>;

					mux {
						pins = "gpio90";
						function = "gpio";
					};

					config {
						pins = "gpio90";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			pmx_ts_int_suspend {

				ts_int_suspend {
					phandle = <0x301>;

					mux {
						pins = "gpio13";
						function = "gpio";
					};

					config {
						pins = "gpio13";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				ts_spi_int_suspend {
					phandle = <0x302>;

					mux {
						pins = "gpio91";
						function = "gpio";
					};

					config {
						pins = "gpio91";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			pmx_ts_release {

				ts_release {
					phandle = <0x303>;

					mux {
						pins = "gpio12\0gpio13";
						function = "gpio";
					};

					config {
						pins = "gpio12\0gpio13";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				ts_spi_release {
					phandle = <0x304>;

					mux {
						pins = "gpio90\0gpio91";
						function = "gpio";
					};

					config {
						pins = "gpio90\0gpio91";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			nfc {

				nfc_int_active {
					phandle = <0x305>;

					mux {
						pins = "gpio9";
						function = "gpio";
					};

					config {
						pins = "gpio9";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				nfc_int_suspend {
					phandle = <0x306>;

					mux {
						pins = "gpio9";
						function = "gpio";
					};

					config {
						pins = "gpio9";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				nfc_enable_active {
					phandle = <0x307>;

					mux {
						pins = "gpio6\0gpio8\0gpio7";
						function = "gpio";
					};

					config {
						pins = "gpio6\0gpio8\0gpio7";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				nfc_enable_suspend {
					phandle = <0x308>;

					mux {
						pins = "gpio6\0gpio8\0gpio7";
						function = "gpio";
					};

					config {
						pins = "gpio6\0gpio8\0gpio7";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			pcie0 {

				pcie0_perst_default {
					phandle = <0x1e1>;

					mux {
						pins = "gpio32";
						function = "gpio";
					};

					config {
						pins = "gpio32";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				pcie0_clkreq_default {
					phandle = <0x1e2>;

					mux {
						pins = "gpio107";
						function = "pcie0_clk_req";
					};

					config {
						pins = "gpio107";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				pcie0_wake_default {
					phandle = <0x1e3>;

					mux {
						pins = "gpio31";
						function = "gpio";
					};

					config {
						pins = "gpio31";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				pcie0_clkreq_sleep {
					phandle = <0x1e4>;

					mux {
						pins = "gpio107";
						function = "gpio";
					};

					config {
						pins = "gpio107";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			usb_phy_ps {
				phandle = <0x309>;

				usb3phy_portselect_default {
					phandle = <0x49>;

					mux {
						pins = "gpio94";
						function = "usb0_phy_ps";
					};

					config {
						pins = "gpio94";
						bias-disable;
						drive-strength = <0x02>;
					};
				};
			};

			cnss_pins {

				cnss_wlan_en_active {
					phandle = <0x1e8>;

					mux {
						pins = "gpio43";
						function = "gpio";
					};

					config {
						pins = "gpio43";
						drive-strength = <0x10>;
						output-high;
						bias-pull-up;
					};
				};

				cnss_wlan_en_sleep {
					phandle = <0x1e9>;

					mux {
						pins = "gpio43";
						function = "gpio";
					};

					config {
						pins = "gpio43";
						drive-strength = <0x02>;
						output-low;
						bias-pull-down;
					};
				};
			};

			bt_en_sleep {
				phandle = <0x1ee>;

				mux {
					pins = "gpio39";
					function = "gpio";
				};

				config {
					pins = "gpio39";
					drive-strength = <0x02>;
					output-low;
					bias-pull-down;
				};
			};

			cci_sda0_active {
				phandle = <0x369>;

				mux {
					function = "cci_i2c_sda0";
					pins = "gpio44";
				};

				config {
					drive-strength = <0x02>;
					bias-pull-up;
					pins = "gpio44";
				};
			};

			cci_sda0_suspend {
				phandle = <0x36b>;

				mux {
					function = "cci_i2c_sda0";
					pins = "gpio44";
				};

				config {
					drive-strength = <0x02>;
					bias-pull-down;
					pins = "gpio44";
				};
			};

			cci_scl0_active {
				phandle = <0x36a>;

				mux {
					function = "cci_i2c_scl0";
					pins = "gpio45";
				};

				config {
					drive-strength = <0x02>;
					bias-pull-up;
					pins = "gpio45";
				};
			};

			cci_scl0_suspend {
				phandle = <0x36c>;

				mux {
					function = "cci_i2c_scl0";
					pins = "gpio45";
				};

				config {
					drive-strength = <0x02>;
					bias-pull-down;
					pins = "gpio45";
				};
			};

			cci_sda1_active {
				phandle = <0x36d>;

				mux {
					function = "cci_i2c_sda1";
					pins = "gpio46";
				};

				config {
					drive-strength = <0x02>;
					bias-pull-up;
					pins = "gpio46";
				};
			};

			cci_sda1_suspend {
				phandle = <0x36f>;

				mux {
					function = "cci_i2c_sda1";
					pins = "gpio46";
				};

				config {
					drive-strength = <0x02>;
					bias-pull-down;
					pins = "gpio46";
				};
			};

			cci_scl1_active {
				phandle = <0x36e>;

				mux {
					function = "cci_i2c_scl1";
					pins = "gpio47";
				};

				config {
					drive-strength = <0x02>;
					bias-pull-up;
					pins = "gpio47";
				};
			};

			cci_scl1_suspend {
				phandle = <0x370>;

				mux {
					function = "cci_i2c_scl1";
					pins = "gpio47";
				};

				config {
					drive-strength = <0x02>;
					bias-pull-down;
					pins = "gpio47";
				};
			};

			cci_sda2_active {
				phandle = <0x371>;

				mux {
					function = "cci_i2c_sda2";
					pins = "gpio48";
				};

				config {
					drive-strength = <0x02>;
					bias-pull-up;
					pins = "gpio48";
				};
			};

			cci_sda2_suspend {
				phandle = <0x373>;

				mux {
					function = "cci_i2c_sda2";
					pins = "gpio48";
				};

				config {
					drive-strength = <0x02>;
					bias-pull-down;
					pins = "gpio48";
				};
			};

			cci_scl2_active {
				phandle = <0x372>;

				mux {
					function = "cci_i2c_scl2";
					pins = "gpio49";
				};

				config {
					drive-strength = <0x02>;
					bias-pull-up;
					pins = "gpio49";
				};
			};

			cci_scl2_suspend {
				phandle = <0x374>;

				mux {
					function = "cci_i2c_scl2";
					pins = "gpio49";
				};

				config {
					drive-strength = <0x02>;
					bias-pull-down;
					pins = "gpio49";
				};
			};

			cam_sensor_mclk0_active {
				phandle = <0x37d>;

				mux {
					function = "cam_mclk";
					pins = "gpio36";
				};

				config {
					drive-strength = <0x06>;
					bias-disable;
					pins = "gpio36";
				};
			};

			cam_sensor_mclk0_suspend {
				phandle = <0x37e>;

				mux {
					function = "cam_mclk";
					pins = "gpio36";
				};

				config {
					drive-strength = <0x06>;
					bias-pull-down;
					pins = "gpio36";
				};
			};

			cam_sensor_mclk1_active {
				phandle = <0x37f>;

				mux {
					function = "cam_mclk";
					pins = "gpio37";
				};

				config {
					drive-strength = <0x06>;
					bias-disable;
					pins = "gpio37";
				};
			};

			cam_sensor_mclk1_suspend {
				phandle = <0x380>;

				mux {
					function = "cam_mclk";
					pins = "gpio37";
				};

				config {
					drive-strength = <0x06>;
					bias-pull-down;
					pins = "gpio37";
				};
			};

			cam_sensor_mclk2_active {
				phandle = <0x381>;

				mux {
					function = "cam_mclk";
					pins = "gpio38";
				};

				config {
					drive-strength = <0x06>;
					bias-disable;
					pins = "gpio38";
				};
			};

			cam_sensor_mclk2_suspend {
				phandle = <0x382>;

				mux {
					function = "cam_mclk";
					pins = "gpio38";
				};

				config {
					drive-strength = <0x06>;
					bias-pull-down;
					pins = "gpio38";
				};
			};

			cam_sensor_mclk3_active {
				phandle = <0x383>;

				mux {
					function = "cam_mclk";
					pins = "gpio39";
				};

				config {
					drive-strength = <0x06>;
					bias-disable;
					pins = "gpio39";
				};
			};

			cam_sensor_mclk3_suspend {
				phandle = <0x384>;

				mux {
					function = "cam_mclk";
					pins = "gpio39";
				};

				config {
					drive-strength = <0x06>;
					bias-pull-down;
					pins = "gpio39";
				};
			};

			cam_sensor_active_rst0 {
				phandle = <0x385>;

				mux {
					function = "gpio";
					pins = "gpio40";
				};

				config {
					drive-strength = <0x02>;
					bias-disable;
					pins = "gpio40";
				};
			};

			cam_sensor_suspend_rst0 {
				phandle = <0x386>;

				mux {
					function = "gpio";
					pins = "gpio40";
				};

				config {
					output-low;
					drive-strength = <0x02>;
					bias-pull-down;
					pins = "gpio40";
				};
			};

			cam_sensor_active_rst1 {
				phandle = <0x387>;

				mux {
					function = "gpio";
					pins = "gpio41";
				};

				config {
					drive-strength = <0x02>;
					bias-disable;
					pins = "gpio41";
				};
			};

			cam_sensor_suspend_rst1 {
				phandle = <0x388>;

				mux {
					function = "gpio";
					pins = "gpio41";
				};

				config {
					output-low;
					drive-strength = <0x02>;
					bias-pull-down;
					pins = "gpio41";
				};
			};

			cam_sensor_active_rst2 {
				phandle = <0x389>;

				mux {
					function = "gpio";
					pins = "gpio42";
				};

				config {
					drive-strength = <0x02>;
					bias-disable;
					pins = "gpio42";
				};
			};

			cam_sensor_suspend_rst2 {
				phandle = <0x38a>;

				mux {
					function = "gpio";
					pins = "gpio42";
				};

				config {
					output-low;
					drive-strength = <0x02>;
					bias-pull-down;
					pins = "gpio42";
				};
			};

			cam_sensor_active_rst3 {
				phandle = <0x38b>;

				mux {
					function = "gpio";
					pins = "gpio43";
				};

				config {
					drive-strength = <0x02>;
					bias-disable;
					pins = "gpio43";
				};
			};

			cam_sensor_suspend_rst3 {
				phandle = <0x38c>;

				mux {
					function = "gpio";
					pins = "gpio43";
				};

				config {
					output-low;
					drive-strength = <0x02>;
					bias-pull-down;
					pins = "gpio43";
				};
			};

			cam_sensor_csi_mux_sel_active {
				phandle = <0x38d>;

				mux {
					function = "gpio";
					pins = "gpio106";
				};

				config {
					output-low;
					drive-strength = <0x02>;
					bias-disable;
					pins = "gpio106";
				};
			};

			cam_sensor_csi_mux_sel_suspend {
				phandle = <0x38e>;

				mux {
					function = "gpio";
					pins = "gpio106";
				};

				config {
					output-low;
					drive-strength = <0x02>;
					bias-pull-down;
					pins = "gpio106";
				};
			};

			key_vol_up_default {
				phandle = <0x503>;

				mux {
					pins = "gpio53";
					function = "gpio";
				};

				config {
					pins = "gpio53";
					drive-strength = <0x02>;
					bias-pull-up;
					input-enable;
				};
			};

			pm8010m-active {
				phandle = <0x504>;

				mux {
					pins = "gpio29";
					function = "gpio";
				};

				config {
					pins = "gpio29";
					bias-pull-up;
					output-high;
					drive-strength = <0x02>;
				};
			};

			pm8010n-active {
				phandle = <0x506>;

				mux {
					pins = "gpio30";
					function = "gpio";
				};

				config {
					pins = "gpio30";
					bias-pull-up;
					output-high;
					drive-strength = <0x02>;
				};
			};

			msm_gpio_102 {
				phandle = <0x519>;

				mux {
					pins = "gpio102";
					function = "gpio";
				};

				config {
					pins = "gpio102";
					drive-strength = <0x02>;
					bias-disable;
					output-low;
				};
			};

			msm_gpio_102_output_high {
				phandle = <0x51a>;

				mux {
					pins = "gpio102";
					function = "gpio";
				};

				config {
					pins = "gpio102";
					drive-strength = <0x02>;
					bias-disable;
					output-high;
				};
			};

			msm_gpio_105 {
				phandle = <0x51b>;

				mux {
					pins = "gpio105";
					function = "gpio";
				};

				config {
					pins = "gpio105";
					drive-strength = <0x02>;
					bias-pull-up;
					input-enable;
				};
			};

			cam_sensor_rear_avdd_active {
				phandle = <0x551>;

				mux {
					function = "gpio";
					pins = "gpio31";
				};

				config {
					drive-strength = <0x02>;
					bias-disable;
					pins = "gpio31";
				};
			};

			cam_sensor_rear_avdd_suspend {
				phandle = <0x553>;

				mux {
					function = "gpio";
					pins = "gpio31";
				};

				config {
					output-low;
					drive-strength = <0x02>;
					bias-pull-down;
					pins = "gpio31";
				};
			};

			cam_sensor_front_dvdd_active {
				phandle = <0x554>;

				mux {
					function = "gpio";
					pins = "gpio106";
				};

				config {
					drive-strength = <0x02>;
					bias-disable;
					pins = "gpio106";
				};
			};

			cam_sensor_front_dvdd_suspend {
				phandle = <0x556>;

				mux {
					function = "gpio";
					pins = "gpio106";
				};

				config {
					output-low;
					drive-strength = <0x02>;
					bias-pull-down;
					pins = "gpio106";
				};
			};

			cam_sensor_front_avdd_active {
				phandle = <0x555>;

				mux {
					function = "gpio";
					pins = "gpio33";
				};

				config {
					drive-strength = <0x02>;
					bias-disable;
					pins = "gpio33";
				};
			};

			cam_sensor_front_avdd_suspend {
				phandle = <0x557>;

				mux {
					function = "gpio";
					pins = "gpio33";
				};

				config {
					output-low;
					drive-strength = <0x02>;
					bias-pull-down;
					pins = "gpio33";
				};
			};

			cam_depth_sensor_active_rst3 {
				phandle = <0x550>;

				mux {
					function = "gpio";
					pins = "gpio30";
				};

				config {
					drive-strength = <0x02>;
					bias-disable;
					pins = "gpio30";
				};
			};

			cam_depth_sensor_suspend_rst3 {
				phandle = <0x552>;

				mux {
					function = "gpio";
					pins = "gpio30";
				};

				config {
					output-low;
					drive-strength = <0x02>;
					bias-pull-down;
					pins = "gpio30";
				};
			};

			display_panel_avdd_default {
				phandle = <0x623>;

				mux {
					function = "gpio";
					pins = "gpio127";
				};

				config {
					output-high;
					bias-disable = <0x00>;
					drive-strength = <0x08>;
					pins = "gpio127";
				};
			};

			pmx_sde {
				phandle = <0x63a>;

				sde_dsi_active {
					phandle = <0x61d>;

					mux {
						function = "gpio";
						pins = "gpio92";
					};

					config {
						bias-disable = <0x00>;
						drive-strength = <0x08>;
						pins = "gpio92";
					};
				};

				sde_dsi_suspend {
					phandle = <0x61f>;

					mux {
						function = "gpio";
						pins = "gpio92";
					};

					config {
						bias-pull-up;
						drive-strength = <0x02>;
						pins = "gpio92";
					};
				};
			};

			pmx_sde_te {
				phandle = <0x63b>;

				sde_te_active {
					phandle = <0x61e>;

					mux {
						function = "mdp_vsync_p";
						pins = "gpio93";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						pins = "gpio93";
					};
				};

				sde_te_suspend {
					phandle = <0x620>;

					mux {
						function = "mdp_vsync_p";
						pins = "gpio93";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						pins = "gpio93";
					};
				};
			};
		};

		qcom,gdsc@ad10004 {
			compatible = "qcom,gdsc";
			reg = <0xad10004 0x04>;
			regulator-name = "cam_cc_bps_gdsc";
			qcom,retain-regs;
			qcom,support-hw-trigger;
			status = "disabled";
			phandle = <0x30a>;
		};

		qcom,gdsc@ad13004 {
			compatible = "qcom,gdsc";
			reg = <0xad13004 0x04>;
			regulator-name = "cam_cc_ife_0_gdsc";
			qcom,retain-regs;
			status = "disabled";
			phandle = <0x30b>;
		};

		qcom,gdsc@ad14004 {
			compatible = "qcom,gdsc";
			reg = <0xad14004 0x04>;
			regulator-name = "cam_cc_ife_1_gdsc";
			qcom,retain-regs;
			status = "disabled";
			phandle = <0x30c>;
		};

		qcom,gdsc@ad14078 {
			compatible = "qcom,gdsc";
			reg = <0xad14078 0x04>;
			regulator-name = "cam_cc_ife_2_gdsc";
			qcom,retain-regs;
			status = "disabled";
			phandle = <0x30d>;
		};

		qcom,gdsc@ad11004 {
			compatible = "qcom,gdsc";
			reg = <0xad11004 0x04>;
			regulator-name = "cam_cc_ipe_0_gdsc";
			qcom,retain-regs;
			qcom,support-hw-trigger;
			status = "disabled";
			phandle = <0x30e>;
		};

		qcom,gdsc@ad15120 {
			compatible = "qcom,gdsc";
			reg = <0xad15120 0x04>;
			regulator-name = "cam_cc_titan_top_gdsc";
			qcom,retain-regs;
			status = "disabled";
			phandle = <0x30f>;
		};

		qcom,gdsc@adf4004 {
			compatible = "qcom,gdsc";
			reg = <0xadf4004 0x04>;
			regulator-name = "cam_cc_camss_top_gdsc";
			qcom,retain-regs;
			status = "ok";
			clocks = <0x24 0x0d>;
			clock-names = "ahb_clk";
			parent-supply = <0x124>;
			qcom,support-hw-trigger;
			phandle = <0x310>;
		};

		qcom,gdsc@af09000 {
			compatible = "qcom,gdsc";
			reg = <0xaf09000 0x04>;
			regulator-name = "disp_cc_mdss_core_gdsc";
			proxy-supply = <0x188>;
			qcom,proxy-consumer-enable;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			status = "ok";
			clocks = <0x24 0x16>;
			clock-names = "ahb_clk";
			parent-supply = <0x124>;
			phandle = <0x188>;
		};

		qcom,gdsc@af0b000 {
			compatible = "qcom,gdsc";
			reg = <0xaf0b000 0x04>;
			regulator-name = "disp_cc_mdss_core_int2_gdsc";
			qcom,retain-regs;
			qcom,support-hw-trigger;
			status = "ok";
			clocks = <0x24 0x16>;
			clock-names = "ahb_clk";
			parent-supply = <0x124>;
			phandle = <0x311>;
		};

		qcom,disp0-gdsc@af09000 {
			compatible = "qcom,gdsc";
			reg = <0xaf09000 0x04>;
			regulator-name = "disp0_cc_mdss_core_gdsc";
			proxy-supply = <0x189>;
			qcom,proxy-consumer-enable;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			status = "disabled";
			phandle = <0x189>;
		};

		qcom,disp0-gdsc@af0b000 {
			compatible = "qcom,gdsc";
			reg = <0xaf0b000 0x04>;
			regulator-name = "disp0_cc_mdss_core_int2_gdsc";
			qcom,retain-regs;
			qcom,support-hw-trigger;
			status = "disabled";
			phandle = <0x312>;
		};

		qcom,disp1-gdsc@15709000 {
			compatible = "qcom,gdsc";
			reg = <0x15709000 0x04>;
			regulator-name = "disp1_cc_mdss_core_gdsc";
			proxy-supply = <0x18a>;
			qcom,proxy-consumer-enable;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			status = "disabled";
			phandle = <0x18a>;
		};

		qcom,disp1-gdsc@1570b000 {
			compatible = "qcom,gdsc";
			reg = <0x1570b000 0x04>;
			regulator-name = "disp1_cc_mdss_core_int2_gdsc";
			qcom,retain-regs;
			qcom,support-hw-trigger;
			status = "disabled";
			phandle = <0x313>;
		};

		syscon@162128 {
			compatible = "syscon";
			reg = <0x162128 0x04>;
			phandle = <0x18b>;
		};

		syscon@162204 {
			compatible = "syscon";
			reg = <0x162204 0x04>;
			phandle = <0x314>;
		};

		qcom,gdsc@17b004 {
			compatible = "qcom,gdsc";
			reg = <0x17b004 0x04>;
			regulator-name = "gcc_pcie_0_gdsc";
			qcom,retain-regs;
			qcom,support-hw-trigger;
			qcom,no-status-check-on-disable;
			qcom,collapse-vote = <0x18b 0x00>;
			status = "ok";
			parent-supply = <0x124>;
			phandle = <0x1e5>;
		};

		qcom,gdsc@187004 {
			compatible = "qcom,gdsc";
			reg = <0x187004 0x04>;
			regulator-name = "gcc_ufs_phy_gdsc";
			qcom,retain-regs;
			proxy-supply = <0x18c>;
			qcom,proxy-consumer-enable;
			status = "ok";
			parent-supply = <0x124>;
			phandle = <0x18c>;
		};

		qcom,gdsc@149004 {
			compatible = "qcom,gdsc";
			reg = <0x149004 0x04>;
			regulator-name = "gcc_usb30_prim_gdsc";
			qcom,retain-regs;
			proxy-supply = <0x3a>;
			qcom,proxy-consumer-enable;
			status = "ok";
			parent-supply = <0x124>;
			phandle = <0x3a>;
		};

		qcom,gdsc@17c000 {
			compatible = "qcom,gdsc";
			reg = <0x17c000 0x04>;
			regulator-name = "gcc_pcie_0_phy_gdsc";
			qcom,retain-regs;
			qcom,no-status-check-on-disable;
			qcom,collapse-vote = <0x18b 0x03>;
			status = "disabled";
			phandle = <0x315>;
		};

		qcom,gdsc@19d004 {
			compatible = "qcom,gdsc";
			reg = <0x19d004 0x04>;
			regulator-name = "gcc_pcie_1_gdsc";
			qcom,retain-regs;
			qcom,no-status-check-on-disable;
			qcom,collapse-vote = <0x18b 0x01>;
			status = "disabled";
			phandle = <0x316>;
		};

		qcom,gdsc@19e000 {
			compatible = "qcom,gdsc";
			reg = <0x19e000 0x04>;
			regulator-name = "gcc_pcie_1_phy_gdsc";
			qcom,retain-regs;
			qcom,no-status-check-on-disable;
			qcom,collapse-vote = <0x18b 0x04>;
			status = "disabled";
			phandle = <0x317>;
		};

		qcom,pcie2-gdsc@19d004 {
			compatible = "qcom,gdsc";
			reg = <0x19d004 0x04>;
			regulator-name = "gcc_pcie_2_gdsc";
			qcom,retain-regs;
			qcom,support-hw-trigger;
			qcom,no-status-check-on-disable;
			qcom,collapse-vote = <0x18b 0x02>;
			status = "disabled";
			phandle = <0x318>;
		};

		qcom,gdsc@160018 {
			compatible = "qcom,gdsc";
			reg = <0x160018 0x04>;
			regulator-name = "gcc_usb3_phy_gdsc";
			qcom,retain-regs;
			status = "disabled";
			phandle = <0x319>;
		};

		qcom,gdsc@1b6020 {
			compatible = "qcom,gdsc";
			reg = <0x1b6020 0x04>;
			regulator-name = "gcc_venus_gdsc";
			qcom,retain-regs;
			status = "ok";
			parent-supply = <0x124>;
			phandle = <0x31a>;
		};

		qcom,gdsc@1b6044 {
			compatible = "qcom,gdsc";
			reg = <0x1b6044 0x04>;
			regulator-name = "gcc_vcodec0_gdsc";
			qcom,retain-regs;
			qcom,support-hw-trigger;
			status = "ok";
			parent-supply = <0x124>;
			phandle = <0x31b>;
		};

		qcom,gdsc@18d050 {
			compatible = "qcom,gdsc";
			reg = <0x18d050 0x04>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc";
			qcom,no-status-check-on-disable;
			status = "ok";
			parent-supply = <0x124>;
			phandle = <0x27>;
		};

		qcom,gdsc@18d058 {
			compatible = "qcom,gdsc";
			reg = <0x18d058 0x04>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc";
			qcom,no-status-check-on-disable;
			status = "ok";
			parent-supply = <0x124>;
			phandle = <0x2a>;
		};

		qcom,gdsc@18d078 {
			compatible = "qcom,gdsc";
			reg = <0x18d078 0x04>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf2_gdsc";
			qcom,no-status-check-on-disable;
			status = "disabled";
			phandle = <0x31c>;
		};

		qcom,gdsc@18d07c {
			compatible = "qcom,gdsc";
			reg = <0x18d07c 0x04>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf3_gdsc";
			qcom,no-status-check-on-disable;
			status = "disabled";
			phandle = <0x31d>;
		};

		qcom,gdsc@18d088 {
			compatible = "qcom,gdsc";
			reg = <0x18d088 0x04>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf4_gdsc";
			qcom,no-status-check-on-disable;
			status = "disabled";
			phandle = <0x31e>;
		};

		qcom,gdsc@18d08c {
			compatible = "qcom,gdsc";
			reg = <0x18d08c 0x04>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf5_gdsc";
			qcom,no-status-check-on-disable;
			status = "disabled";
			phandle = <0x31f>;
		};

		qcom,gdsc@18d054 {
			compatible = "qcom,gdsc";
			reg = <0x18d054 0x04>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_sf0_gdsc";
			qcom,no-status-check-on-disable;
			status = "ok";
			parent-supply = <0x124>;
			phandle = <0x2d>;
		};

		qcom,gdsc@18d06c {
			compatible = "qcom,gdsc";
			reg = <0x18d06c 0x04>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_sf1_gdsc";
			qcom,no-status-check-on-disable;
			status = "disabled";
			phandle = <0x320>;
		};

		qcom,gdsc@18d05c {
			compatible = "qcom,gdsc";
			reg = <0x18d05c 0x04>;
			regulator-name = "hlos1_vote_turing_mmu_tbu0_gdsc";
			qcom,no-status-check-on-disable;
			status = "disabled";
			phandle = <0x321>;
		};

		qcom,gdsc@18d060 {
			compatible = "qcom,gdsc";
			reg = <0x18d060 0x04>;
			regulator-name = "hlos1_vote_turing_mmu_tbu1_gdsc";
			qcom,no-status-check-on-disable;
			status = "disabled";
			phandle = <0x322>;
		};

		syscon@3d9953c {
			compatible = "syscon";
			reg = <0x3d9953c 0x04>;
			phandle = <0x18d>;
		};

		qcom,gdsc@3d99108 {
			compatible = "qcom,gdsc";
			reg = <0x3d99108 0x04>;
			hw-ctrl-addr = <0x18d>;
			regulator-name = "gpu_cc_cx_gdsc";
			qcom,no-status-check-on-disable;
			qcom,clk-dis-wait-val = <0x08>;
			qcom,retain-regs;
			status = "ok";
			clocks = <0x24 0x20>;
			clock-names = "ahb_clk";
			parent-supply = <0x124>;
			phandle = <0x22>;
		};

		syscon@3d99504 {
			compatible = "syscon";
			reg = <0x3d99504 0x04>;
			phandle = <0x18e>;
		};

		syscon@3d99058 {
			compatible = "syscon";
			reg = <0x3d99058 0x04>;
			phandle = <0x18f>;
		};

		syscon@3d99358 {
			compatible = "syscon";
			reg = <0x3d99358 0x04>;
			phandle = <0x323>;
		};

		syscon@3d9958c {
			compatible = "syscon";
			reg = <0x3d9958c 0x04>;
			phandle = <0x324>;
		};

		qcom,gdsc@3d9905c {
			compatible = "qcom,gdsc";
			reg = <0x3d9905c 0x04>;
			regulator-name = "gpu_cc_gx_gdsc";
			domain-addr = <0x18e>;
			sw-reset = <0x18f>;
			qcom,reset-aon-logic;
			qcom,retain-regs;
			status = "ok";
			clocks = <0x24 0x20>;
			clock-names = "ahb_clk";
			parent-supply = <0x124>;
			phandle = <0x32>;
		};

		qcom,gdsc@aaf81a4 {
			compatible = "qcom,gdsc";
			reg = <0xaaf81a4 0x04>;
			regulator-name = "video_cc_mvs0_gdsc";
			qcom,retain-regs;
			qcom,support-hw-trigger;
			status = "disabled";
			phandle = <0x325>;
		};

		qcom,gdsc@aaf8084 {
			compatible = "qcom,gdsc";
			reg = <0xaaf8084 0x04>;
			regulator-name = "video_cc_mvs0c_gdsc";
			qcom,retain-regs;
			status = "disabled";
			phandle = <0x326>;
		};

		qcom,gdsc@aaf8244 {
			compatible = "qcom,gdsc";
			reg = <0xaaf8244 0x04>;
			regulator-name = "video_cc_mvs1_gdsc";
			qcom,retain-regs;
			qcom,support-hw-trigger;
			status = "disabled";
			phandle = <0x327>;
		};

		qcom,gdsc@aaf8124 {
			compatible = "qcom,gdsc";
			reg = <0xaaf8124 0x04>;
			regulator-name = "video_cc_mvs1c_gdsc";
			qcom,retain-regs;
			status = "disabled";
			phandle = <0x328>;
		};

		qcom,gdsc@aaf5004 {
			compatible = "qcom,gdsc";
			reg = <0xaaf5004 0x04>;
			regulator-name = "video_cc_mvsc_gdsc";
			qcom,retain-regs;
			status = "disabled";
			phandle = <0x329>;
		};

		ipcc-self-ping-apss {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x13b 0x08 0x02 0x04>;
			mboxes = <0x13b 0x08 0x02>;
			phandle = <0x32a>;
		};

		ipcc-self-ping-cdsp {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x13b 0x06 0x03 0x04>;
			mboxes = <0x13b 0x06 0x03>;
			phandle = <0x32b>;
		};

		ipcc-self-ping-adsp {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x13b 0x03 0x03 0x04>;
			mboxes = <0x13b 0x03 0x03>;
			phandle = <0x32c>;
		};

		qcom,gpi-dma@900000 {
			compatible = "qcom,gpi-dma";
			#dma-cells = <0x05>;
			reg = <0x900000 0x60000>;
			reg-names = "gpi-top";
			iommus = <0x2f 0x176 0x00>;
			qcom,max-num-gpii = <0x0c>;
			interrupts = <0x00 0xf4 0x04 0x00 0xf5 0x04 0x00 0xf6 0x04 0x00 0xf7 0x04 0x00 0xf8 0x04 0x00 0xf9 0x04 0x00 0xfa 0x04 0x00 0xfb 0x04 0x00 0xfc 0x04 0x00 0xfd 0x04 0x00 0xfe 0x04 0x00 0xff 0x04>;
			qcom,static-gpii-mask = <0x01>;
			qcom,gpii-mask = <0x3e>;
			qcom,ev-factor = <0x02>;
			qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
			dma-coherent;
			qcom,gpi-ee-offset = <0x10000>;
			status = "ok";
			phandle = <0x1a1>;
		};

		qcom,qupv3_0_geni_se@9c0000 {
			compatible = "qcom,qupv3-geni-se";
			reg = <0x9c0000 0x2000>;
			qcom,msm-bus,num-paths = <0x03>;
			interconnect-names = "qup-core\0snoc-llcc\0qup-ddr";
			interconnects = <0x190 0x24 0x190 0x240 0x191 0x0c 0x25 0x234 0x14a 0x07 0x29 0x200>;
			iommus = <0x2f 0x163 0x00>;
			qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			qcom,iommu-dma = "fastmap";
			dma-coherent;
			status = "ok";
			phandle = <0x19a>;
		};

		qcom,qup_uart@988000 {
			compatible = "qcom,msm-geni-serial-hs";
			reg = <0x988000 0x4000>;
			reg-names = "se_phys";
			interrupts-extended = <0x01 0x00 0x25b 0x04 0x126 0x11 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x24 0x42 0x24 0x54 0x24 0x55>;
			pinctrl-names = "default\0active\0sleep\0shutdown";
			pinctrl-0 = <0x192 0x193 0x194 0x195>;
			pinctrl-1 = <0x196 0x197 0x198 0x199>;
			pinctrl-2 = <0x196 0x197 0x198 0x195>;
			pinctrl-3 = <0x192 0x193 0x194 0x195>;
			qcom,wakeup-byte = <0xfd>;
			qcom,wrapper-core = <0x19a>;
			status = "ok";
			phandle = <0x32d>;
		};

		qcom,qup_uart@980000 {
			compatible = "qcom,msm-geni-console";
			reg = <0x980000 0x4000>;
			reg-names = "se_phys";
			interrupts = <0x00 0x259 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x24 0x3e 0x24 0x54 0x24 0x55>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x19b 0x19c>;
			pinctrl-1 = <0x19d>;
			qcom,wrapper-core = <0x19a>;
			status = "disabled";
			phandle = <0x32e>;
		};

		i2c@980000 {
			compatible = "qcom,i2c-geni";
			reg = <0x980000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			interrupts = <0x00 0x259 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x24 0x3e 0x24 0x54 0x24 0x55>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x19e 0x19f>;
			pinctrl-1 = <0x1a0>;
			dmas = <0x1a1 0x00 0x00 0x03 0x40 0x00 0x1a1 0x01 0x00 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			qcom,wrapper-core = <0x19a>;
			status = "ok";
			phandle = <0x32f>;
			qcom,clk-freq-out = <0xf4240>;

			nq@28 {
				compatible = "qcom,sn-nci";
				reg = <0x28>;
				qcom,sn-irq = <0x126 0x09 0x00>;
				qcom,sn-ven = <0x126 0x06 0x00>;
				qcom,sn-firm = <0x126 0x08 0x00>;
				qcom,sn-clkreq = <0x126 0x07 0x00>;
				qcom,sn-vdd-1p8-supply = <0x127>;
				qcom,sn-vdd-1p8-voltage = <0x1b7740 0x1b7740>;
				qcom,sn-vdd-1p8-current = <0x26548>;
				interrupt-parent = <0x126>;
				interrupts = <0x09 0x00>;
				interrupt-names = "nfc_irq";
				pinctrl-names = "nfc_active\0nfc_suspend";
				pinctrl-0 = <0x305 0x307>;
				pinctrl-1 = <0x306 0x308>;
			};
		};

		i2c@984000 {
			compatible = "qcom,i2c-geni";
			reg = <0x984000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			interrupts = <0x00 0x25a 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x24 0x40 0x24 0x54 0x24 0x55>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1a2 0x1a3>;
			pinctrl-1 = <0x1a4>;
			dmas = <0x1a1 0x00 0x01 0x03 0x40 0x02 0x1a1 0x01 0x01 0x03 0x40 0x02>;
			dma-names = "tx\0rx";
			qcom,wrapper-core = <0x19a>;
			status = "okay";
			phandle = <0x330>;

			aw87xxx_pa@58 {
				status = "okay";
				aw-rx-port-id = <0x4000>;
				aw-rx-topo-id = <0x1000ff01>;
				dev_index = <0x00>;
				reg = <0x58>;
				compatible = "awinic,aw87xxx_pa";
			};

			fs15xx_pa@34 {
				status = "okay";
				reg = <0x34>;
				compatible = "foursemi,fs15xx";
			};

			ktd3136@36 {
				compatible = "ktd,ktd3136";
				reg = <0x36>;
				ktd,hwen-gpio = <0x51c 0x06 0x01>;
				status = "okay";
			};

			ocp2131@3e {
				compatible = "qcom,ocp2131_bias";
				reg = <0x3e>;
				lcm-enp-gpio = <0x511 0x02 0x01>;
				lcm-enn-gpio = <0x511 0x04 0x01>;
				status = "okay";
			};
		};

		spi@984000 {
			compatible = "qcom,spi-geni";
			reg = <0x984000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "se_phys";
			interrupts = <0x00 0x25a 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x24 0x40 0x24 0x54 0x24 0x55>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1a5 0x1a6 0x1a7 0x1a8>;
			pinctrl-1 = <0x1a9>;
			dmas = <0x1a1 0x00 0x01 0x01 0x40 0x02 0x1a1 0x01 0x01 0x01 0x40 0x02>;
			dma-names = "tx\0rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x19a>;
			status = "disabled";
			phandle = <0x331>;
		};

		i2c@98c000 {
			compatible = "qcom,i2c-geni";
			reg = <0x98c000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			interrupts = <0x00 0x25c 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x24 0x44 0x24 0x54 0x24 0x55>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1aa 0x1ab>;
			pinctrl-1 = <0x1ac>;
			dmas = <0x1a1 0x00 0x03 0x03 0x40 0x00 0x1a1 0x01 0x03 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			qcom,wrapper-core = <0x19a>;
			status = "disabled";
			phandle = <0x332>;
		};

		spi@98c000 {
			compatible = "qcom,spi-geni";
			reg = <0x98c000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "se_phys";
			interrupts = <0x00 0x25c 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x24 0x44 0x24 0x54 0x24 0x55>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1ad 0x1ae 0x1af 0x1b0>;
			pinctrl-1 = <0x1b1>;
			dmas = <0x1a1 0x00 0x03 0x01 0x40 0x00 0x1a1 0x01 0x03 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x19a>;
			status = "disabled";
			phandle = <0x333>;
		};

		i2c@990000 {
			compatible = "qcom,i2c-geni";
			reg = <0x990000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			interrupts = <0x00 0x25d 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x24 0x46 0x24 0x54 0x24 0x55>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1b2 0x1b3>;
			pinctrl-1 = <0x1b4>;
			dmas = <0x1a1 0x00 0x04 0x03 0x40 0x00 0x1a1 0x01 0x04 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			qcom,wrapper-core = <0x19a>;
			status = "disabled";
			phandle = <0x334>;
		};

		spi@990000 {
			compatible = "qcom,spi-geni";
			reg = <0x990000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "se_phys";
			interrupts = <0x00 0x25d 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x24 0x46 0x24 0x54 0x24 0x55>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1b5 0x1b6 0x1b7 0x1b8>;
			pinctrl-1 = <0x1b9>;
			dmas = <0x1a1 0x00 0x04 0x01 0x40 0x00 0x1a1 0x01 0x04 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x19a>;
			status = "disabled";
			phandle = <0x335>;
		};

		qcom,gpi-dma@a00000 {
			compatible = "qcom,gpi-dma";
			#dma-cells = <0x05>;
			reg = <0xa00000 0x60000>;
			reg-names = "gpi-top";
			iommus = <0x2f 0x416 0x00>;
			qcom,max-num-gpii = <0x0c>;
			interrupts = <0x00 0x117 0x04 0x00 0x118 0x04 0x00 0x119 0x04 0x00 0x11a 0x04 0x00 0x11b 0x04 0x00 0x11c 0x04 0x00 0x125 0x04 0x00 0x126 0x04 0x00 0x127 0x04 0x00 0x128 0x04 0x00 0x129 0x04 0x00 0x12a 0x04>;
			qcom,gpii-mask = <0x3f>;
			qcom,ev-factor = <0x02>;
			qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
			dma-coherent;
			qcom,gpi-ee-offset = <0x10000>;
			status = "ok";
			phandle = <0x1c1>;
		};

		qcom,qupv3_1_geni_se@ac0000 {
			compatible = "qcom,qupv3-geni-se";
			reg = <0xac0000 0x2000>;
			qcom,msm-bus,num-paths = <0x03>;
			interconnect-names = "qup-core\0snoc-llcc\0qup-ddr";
			interconnects = <0x190 0x25 0x190 0x241 0x191 0x0c 0x25 0x234 0x3c 0x08 0x29 0x200>;
			iommus = <0x2f 0x403 0x00>;
			qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			qcom,iommu-dma = "fastmap";
			dma-coherent;
			status = "ok";
			phandle = <0x1bd>;
		};

		qcom,qup_uart@a88000 {
			compatible = "qcom,msm-geni-console";
			reg = <0xa88000 0x4000>;
			reg-names = "se_phys";
			interrupts = <0x00 0x163 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x24 0x4e 0x24 0x56 0x24 0x57>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1ba 0x1bb>;
			pinctrl-1 = <0x1bc>;
			qcom,wrapper-core = <0x1bd>;
			status = "ok";
			phandle = <0x336>;
		};

		i2c@a80000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa80000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			interrupts = <0x00 0x161 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x24 0x4a 0x24 0x56 0x24 0x57>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1be 0x1bf>;
			pinctrl-1 = <0x1c0>;
			dmas = <0x1c1 0x00 0x00 0x03 0x40 0x00 0x1c1 0x01 0x00 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			qcom,wrapper-core = <0x1bd>;
			status = "disabled";
			phandle = <0x337>;
		};

		spi@a80000 {
			compatible = "qcom,spi-geni";
			reg = <0xa80000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "se_phys";
			interrupts = <0x00 0x161 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x24 0x4a 0x24 0x56 0x24 0x57>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1c2 0x1c3 0x1c4 0x1c5>;
			pinctrl-1 = <0x1c6>;
			dmas = <0x1c1 0x00 0x00 0x01 0x40 0x00 0x1c1 0x01 0x00 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x1bd>;
			status = "disabled";
			phandle = <0x338>;
		};

		i2c@a84000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa84000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			interrupts = <0x00 0x162 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x24 0x4c 0x24 0x56 0x24 0x57>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1c7 0x1c8>;
			pinctrl-1 = <0x1c9>;
			dmas = <0x1c1 0x00 0x01 0x03 0x40 0x00 0x1c1 0x01 0x01 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			qcom,wrapper-core = <0x1bd>;
			status = "disabled";
			phandle = <0x339>;
		};

		spi@a84000 {
			compatible = "qcom,spi-geni";
			reg = <0xa84000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "se_phys";
			interrupts = <0x00 0x162 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x24 0x4c 0x24 0x56 0x24 0x57>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1ca 0x1cb 0x1cc 0x1cd>;
			pinctrl-1 = <0x1ce 0x51e>;
			dmas = <0x1c1 0x00 0x01 0x01 0x40 0x00 0x1c1 0x01 0x01 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x1bd>;
			status = "okay";
			phandle = <0x33a>;

			novatek@0 {
				compatible = "novatek,NVT-ts-spi\0focaltech,fts";
				reg = <0x00>;
				status = "ok";
				spi-max-frequency = <0x927c00>;
				novatek,reset-gpio = <0x126 0x0c 0x00>;
				novatek,irq-gpio = <0x126 0x0d 0x2001>;
				novatek,swrst-n8-addr = <0x3f0fe>;
				novatek,spi-rd-fast-addr = <0x3f310>;
				interrupt-parent = <0x126>;
				interrupts = <0x0d 0x02>;
				focaltech,reset-gpio = <0x126 0x0c 0x00>;
				focaltech,irq-gpio = <0x126 0x0d 0x2001>;
				focaltech,max-touch-number = <0x0a>;
				focaltech,display-coords = <0x00 0x00 0x2a30 0x6018>;
				novatek,mp-support-dt;

				novatek-mp-criteria-5979@0 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					compatible = "novatek-mp-criteria-5979";
					IC_X_CFG_SIZE = <0x10>;
					IC_Y_CFG_SIZE = <0x24>;
					IC_KEY_CFG_SIZE = <0x04>;
					X_Channel = <0x10>;
					Y_Channel = <0x24>;
					AIN_X = <0x00 0x01 0x02 0x03 0x04 0x05 0x06 0x07 0x08 0x09 0x0a 0x0b 0x0c 0x0d 0x0e 0x0f>;
					AIN_Y = <0x00 0x01 0x02 0x03 0x04 0x05 0x06 0x07 0x08 0x09 0x0a 0x0b 0x0c 0x0d 0x0e 0x0f 0x10 0x11 0x12 0x13 0x14 0x15 0x16 0x17 0x18 0x19 0x1a 0x1b 0x1c 0x1d 0x1e 0x1f 0x20 0x21 0x22 0x23>;
					AIN_KEY = <0x00 0x01 0x02 0xff>;
					PS_Config_Lmt_Short_Rawdata_P = <0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8>;
					PS_Config_Lmt_Short_Rawdata_N = <0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2710 0x2710 0x2710>;
					PS_Config_Lmt_Open_Rawdata_P = <0xba7 0xbd9 0xc42 0xc75 0xc8b 0xc87 0xcbb 0xbe9 0xbd0 0xc55 0xc60 0xc42 0xc5c 0xc14 0xbd4 0xb99 0xbf8 0xc0c 0xc75 0xc9b 0xcbe 0xcb5 0xce2 0xc72 0xc49 0xc83 0xc8e 0xc6f 0xc86 0xc44 0xc0f 0xbf5 0xbfe 0xc24 0xc8e 0xcbe 0xce5 0xcd8 0xd0b 0xcd1 0xca3 0xcaa 0xcb7 0xc99 0xcb5 0xc60 0xc33 0xc11 0xc39 0xc44 0xcb2 0xcdf 0xd04 0xcf0 0xd1e 0xce1 0xcd4 0xcc3 0xcd4 0xcb8 0xcd3 0xc83 0xc59 0xc40 0xc50 0xc64 0xccc 0xcfb 0xd28 0xd16 0xd40 0xd02 0xd0c 0xcf7 0xd02 0xce9 0xcfb 0xca6 0xc7a 0xc63 0xc80 0xc73 0xcf0 0xd25 0xd59 0xd45 0xd67 0xd2b 0xd27 0xcf1 0xd13 0xcf7 0xd0d 0xcb2 0xc8a 0xc7a 0xc8e 0xcab 0xd0d 0xd3c 0xd78 0xd64 0xd8a 0xd43 0xd5f 0xd40 0xd47 0xd21 0xd30 0xcda 0xca7 0xc9c 0xcb1 0xcd0 0xd24 0xd59 0xda2 0xd8d 0xdb0 0xd61 0xd7d 0xd59 0xd4f 0xd37 0xd41 0xce6 0xcb7 0xcb5 0xcd8 0xd02 0xd67 0xd8a 0xdde 0xdc2 0xdf0 0xd98 0xdba 0xd8d 0xd97 0xd68 0xd6d 0xd0f 0xce5 0xcdc 0xcfa 0xd1d 0xd84 0xda5 0xdfb 0xdd7 0xe0b 0xdae 0xde8 0xdb8 0xdbb 0xd8b 0xd8a 0xd29 0xcfd 0xd04 0xd05 0xd40 0xda3 0xdad 0xe21 0xdfe 0xe2e 0xdd6 0xdf9 0xdd3 0xdd4 0xd8d 0xd98 0xd3d 0xd0b 0xd12 0xd21 0xd58 0xdb4 0xdde 0xe32 0xe0e 0xe3f 0xdde 0xe13 0xdeb 0xdec 0xdc5 0xdac 0xd4c 0xd1e 0xd2f 0xd4b 0xd89 0xded 0xe10 0xe5f 0xe48 0xe77 0xe04 0xe40 0xe17 0xe20 0xded 0xdc2 0xd72 0xd45 0xd4c 0xd68 0xda6 0xe10 0xe2e 0xe8c 0xe64 0xe9b 0xe1a 0xe5c 0xe33 0xe40 0xe0f 0xde5 0xd80 0xd58 0xd67 0xd6b 0xdb5 0xe1e 0xe40 0xea1 0xe77 0xeb3 0xe27 0xe8e 0xe60 0xe66 0xe38 0xe12 0xd9c 0xd7c 0xd84 0xd90 0xddb 0xe3f 0xe5d 0xec2 0xe74 0xed3 0xe46 0xeaa 0xe77 0xe82 0xe52 0xe23 0xd92 0xd8e 0xda2 0xd99 0xdf2 0xe4b 0xe6b 0xed6 0xeaf 0xeec 0xe58 0xecb 0xe9c 0xea1 0xe74 0xe3c 0xdc6 0xd90 0xdb1 0xdad 0xe09 0xe5b 0xe79 0xee8 0xec4 0xef3 0xe6d 0xed6 0xeac 0xeb0 0xe80 0xe4a 0xdda 0xd7c 0xda7 0xdf4 0xd8b 0xddf 0xddd 0xdf0 0xdd3 0xe0f 0xdf6 0xdaa 0xe08 0xe09 0xdd7 0xdf3 0xdc2 0xdd6 0xd8d 0xe41 0xdbf 0xe05 0xe04 0xe19 0xdfb 0xe35 0xe15 0xdd0 0xe23 0xe2e 0xdfa 0xe13 0xde2 0xdf3 0xdaa 0xe3a 0xddd 0xe15 0xe0f 0xe2a 0xe08 0xe44 0xe05 0xdf3 0xe3d 0xe51 0xe21 0xe3a 0xe0c 0xe19 0xda2 0xe4a 0xded 0xe27 0xe1a 0xe36 0xe19 0xe55 0xe25 0xe01 0xe4b 0xe62 0xe36 0xe4f 0xe21 0xe24 0xdd6 0xe55 0xe12 0xe46 0xe38 0xe58 0xe32 0xe6b 0xe3a 0xe20 0xe69 0xe78 0xe5b 0xe70 0xe39 0xe3f 0xde8 0xe64 0xe23 0xe56 0xe4e 0xe67 0xe44 0xe7e 0xe4d 0xe32 0xe6d 0xe80 0xe5f 0xe74 0xe3d 0xe41 0xdf2 0xe62 0xe35 0xe67 0xe5f 0xe7b 0xe58 0xe8d 0xe5d 0xe4f 0xe85 0xe94 0xe77 0xe8e 0xe60 0xe60 0xe0b 0xe8e 0xe64 0xe91 0xe8a 0xea6 0xe83 0xeb1 0xe85 0xe60 0xe89 0xe9a 0xe79 0xe93 0xe5f 0xe60 0xe0b 0xe6e 0xe54 0xe85 0xe7e 0xe9b 0xe71 0xea6 0xe77 0xe78 0xe9e 0xeb7 0xe95 0xeb1 0xe7b 0xe83 0xe20 0xe87 0xe6a 0xe9e 0xe93 0xeb3 0xe8c 0xebf 0xe8a 0xe7e 0xe9f 0xeb4 0xe94 0xeac 0xe7c 0xe82 0xe2a 0xe90 0xe8c 0xeb7 0xeb6 0xecc 0xea5 0xed9 0xea1 0xe90 0xeb1 0xec2 0xeaa 0xec1 0xe91 0xe94 0xe33 0xe8a 0xe82 0xeb3 0xeb7 0xecc 0xe9f 0xed9 0xe9e 0xe8e 0xea9 0xeb7 0xe9f 0xeb8 0xe87 0xe87 0xe38 0xe85 0xe8e 0xec5 0xebf 0xed6 0xead 0xee2 0xea2 0xe9c 0xeb7 0xecc 0xeaf 0xec5 0xe9e 0xe8e 0xe41 0xe89 0xe93 0xecd 0xec9 0xede 0xeb8 0xee7 0xea6 0xea3 0xebb 0xecb 0xeb3 0xec9 0xe9e 0xe90 0xe4a 0xe94 0xea8 0xeeb 0xee2 0xefa 0xed2 0xf03 0xebb 0xebb 0xecf 0xede 0xec2 0xedb 0xeb0 0xe9e 0xe51 0xec6 0xed9 0xf27 0xf23 0xf32 0xf11 0xf47 0xefc 0xefe 0xf12 0xf1c 0xf01 0xf16 0xee7 0xecf 0xe86 0xe91 0xed9 0xf26 0xf23 0xf35 0xf13 0xf46 0xefc 0xf07 0xf20 0xf23 0xf0f 0xf24 0xef7 0xed3 0xe67 0xcea 0xdd1 0xe80 0xf59 0xf6a 0xf44 0xf75 0xf24 0xf2a 0xf47 0xf4a 0xf31 0xf47 0xe63 0xd89 0xce2 0x1400 0x1400 0x1400>;
					PS_Config_Lmt_Open_Rawdata_N = <0x4fe 0x514 0x541 0x556 0x560 0x55e 0x574 0x51a 0x510 0x549 0x54d 0x541 0x54c 0x52d 0x511 0x4f8 0x521 0x529 0x556 0x567 0x576 0x572 0x585 0x555 0x544 0x55c 0x561 0x554 0x55e 0x541 0x52b 0x520 0x523 0x534 0x561 0x576 0x586 0x581 0x597 0x57e 0x56a 0x56d 0x573 0x566 0x572 0x54d 0x53a 0x52c 0x53d 0x541 0x571 0x584 0x594 0x58b 0x59f 0x585 0x57f 0x578 0x57f 0x573 0x57f 0x55c 0x54a 0x540 0x547 0x54f 0x57c 0x590 0x5a3 0x59b 0x5ad 0x593 0x597 0x58e 0x593 0x588 0x590 0x56b 0x559 0x54f 0x55b 0x556 0x58b 0x5a2 0x5b8 0x5b0 0x5be 0x5a4 0x5a3 0x58c 0x59a 0x58e 0x598 0x571 0x55f 0x559 0x561 0x56e 0x598 0x5ac 0x5c5 0x5bd 0x5cd 0x5af 0x5bb 0x5ad 0x5b0 0x5a0 0x5a7 0x582 0x56c 0x567 0x570 0x57d 0x5a1 0x5b8 0x5d7 0x5ce 0x5dd 0x5bc 0x5c8 0x5b8 0x5b4 0x5aa 0x5ae 0x587 0x573 0x572 0x581 0x593 0x5be 0x5cd 0x5f1 0x5e5 0x5f9 0x5d3 0x5e2 0x5ce 0x5d3 0x5bf 0x5c1 0x598 0x586 0x583 0x58f 0x59e 0x5cb 0x5d9 0x5fe 0x5ee 0x604 0x5dd 0x5f5 0x5e1 0x5e2 0x5ce 0x5cd 0x5a4 0x591 0x594 0x594 0x5ad 0x5d8 0x5dc 0x60e 0x5ff 0x613 0x5ee 0x5fd 0x5ec 0x5ed 0x5ce 0x5d3 0x5ac 0x597 0x59a 0x5a0 0x5b8 0x5df 0x5f1 0x615 0x606 0x61b 0x5f1 0x608 0x5f7 0x5f7 0x5e6 0x5dc 0x5b3 0x59f 0x5a6 0x5b2 0x5cd 0x5f8 0x607 0x628 0x61f 0x633 0x601 0x61b 0x60a 0x60d 0x5f8 0x5e5 0x5c3 0x5b0 0x5b3 0x5bf 0x5d9 0x607 0x613 0x63c 0x62b 0x642 0x60b 0x627 0x616 0x61b 0x606 0x5f4 0x5c9 0x5b8 0x5be 0x5c0 0x5e0 0x60d 0x61b 0x645 0x633 0x64c 0x610 0x63d 0x629 0x62b 0x618 0x607 0x5d5 0x5c7 0x5cb 0x5d0 0x5f0 0x61b 0x628 0x653 0x631 0x65a 0x61e 0x649 0x633 0x637 0x623 0x60f 0x5d1 0x5cf 0x5d7 0x5d4 0x5fa 0x620 0x62e 0x65b 0x64b 0x665 0x625 0x657 0x643 0x645 0x631 0x619 0x5e7 0x5d0 0x5de 0x5dc 0x604 0x627 0x634 0x663 0x654 0x668 0x62e 0x65b 0x649 0x64b 0x637 0x61f 0x5ef 0x5c7 0x5da 0x5fb 0x5ce 0x5f2 0x5f1 0x5f9 0x5ec 0x606 0x5fb 0x5db 0x603 0x604 0x5ee 0x5fa 0x5e5 0x5ee 0x5ce 0x61c 0x5e4 0x602 0x601 0x60a 0x5fe 0x616 0x609 0x5eb 0x60f 0x613 0x5fd 0x608 0x5f3 0x5fa 0x5db 0x619 0x5f1 0x609 0x606 0x612 0x603 0x61d 0x602 0x5fa 0x61a 0x622 0x60e 0x619 0x605 0x60a 0x5d7 0x61f 0x5f8 0x610 0x60b 0x617 0x60a 0x624 0x610 0x600 0x620 0x62a 0x617 0x622 0x60e 0x60f 0x5ee 0x624 0x607 0x61e 0x618 0x625 0x615 0x62e 0x619 0x60d 0x62d 0x633 0x627 0x630 0x618 0x61b 0x5f5 0x62b 0x60f 0x625 0x621 0x62c 0x61d 0x636 0x621 0x615 0x62e 0x637 0x628 0x631 0x61a 0x61c 0x5fa 0x62a 0x616 0x62c 0x628 0x634 0x625 0x63c 0x628 0x622 0x639 0x63f 0x633 0x63d 0x629 0x629 0x604 0x63d 0x62b 0x63e 0x63b 0x647 0x638 0x64c 0x639 0x629 0x63a 0x642 0x634 0x63f 0x628 0x629 0x604 0x62f 0x624 0x639 0x636 0x642 0x630 0x647 0x633 0x633 0x643 0x64e 0x640 0x64c 0x634 0x638 0x60d 0x63a 0x62d 0x643 0x63f 0x64c 0x63c 0x652 0x63b 0x636 0x644 0x64d 0x63f 0x649 0x635 0x637 0x612 0x63d 0x63c 0x64e 0x64e 0x657 0x646 0x65d 0x645 0x63d 0x64c 0x653 0x649 0x652 0x63e 0x63f 0x616 0x63b 0x637 0x64c 0x64e 0x657 0x644 0x65d 0x643 0x63d 0x648 0x64e 0x644 0x64f 0x63a 0x63a 0x618 0x639 0x63d 0x654 0x652 0x65b 0x64a 0x661 0x645 0x643 0x64e 0x657 0x64b 0x654 0x643 0x63d 0x61c 0x63a 0x63f 0x658 0x656 0x65f 0x64f 0x663 0x647 0x646 0x650 0x657 0x64c 0x656 0x643 0x63d 0x61f 0x63f 0x648 0x664 0x661 0x66b 0x65a 0x66f 0x650 0x650 0x658 0x65f 0x653 0x65e 0x64b 0x643 0x622 0x655 0x65d 0x67e 0x67c 0x683 0x675 0x68c 0x66c 0x66d 0x675 0x679 0x66e 0x677 0x663 0x658 0x639 0x63e 0x65d 0x67e 0x67c 0x684 0x676 0x68b 0x66c 0x670 0x67b 0x67c 0x674 0x67d 0x66a 0x65a 0x62c 0x589 0x5ec 0x637 0x694 0x69b 0x68b 0x6a0 0x67d 0x67f 0x68c 0x68d 0x682 0x68c 0x62a 0x5cd 0x585 0xfffffe01 0xfffffe01 0xfffffe01>;
					PS_Config_Lmt_FW_Rawdata_P = <0x460 0x454 0x453 0x45a 0x452 0x45a 0x457 0x459 0x468 0x467 0x465 0x45b 0x467 0x462 0x453 0x454 0x45e 0x456 0x456 0x45a 0x457 0x45a 0x457 0x45d 0x460 0x457 0x457 0x460 0x45a 0x45e 0x45e 0x45e 0x45b 0x461 0x461 0x45e 0x45e 0x45d 0x45e 0x459 0x450 0x44f 0x44c 0x453 0x44f 0x44f 0x452 0x45b 0x464 0x454 0x459 0x459 0x453 0x45a 0x457 0x460 0x460 0x45e 0x45d 0x45d 0x45b 0x457 0x457 0x462 0x45b 0x459 0x457 0x457 0x456 0x457 0x456 0x459 0x45d 0x453 0x457 0x45b 0x457 0x453 0x457 0x469 0x461 0x45d 0x461 0x45b 0x460 0x460 0x460 0x457 0x454 0x452 0x450 0x450 0x450 0x453 0x456 0x462 0x460 0x457 0x454 0x457 0x459 0x456 0x457 0x457 0x45b 0x457 0x454 0x453 0x457 0x454 0x457 0x462 0x465 0x459 0x459 0x45a 0x456 0x45b 0x459 0x460 0x460 0x45b 0x45d 0x45b 0x45e 0x45d 0x45d 0x45e 0x45e 0x44c 0x453 0x450 0x457 0x456 0x456 0x456 0x454 0x456 0x456 0x457 0x454 0x456 0x454 0x461 0x46c 0x453 0x454 0x456 0x453 0x45a 0x454 0x45b 0x457 0x457 0x459 0x459 0x454 0x459 0x454 0x462 0x45e 0x454 0x450 0x452 0x450 0x454 0x453 0x457 0x45a 0x452 0x453 0x452 0x454 0x450 0x454 0x45d 0x461 0x457 0x459 0x459 0x454 0x45d 0x45a 0x460 0x457 0x457 0x453 0x453 0x456 0x457 0x457 0x462 0x468 0x453 0x452 0x453 0x454 0x459 0x457 0x45d 0x45b 0x45a 0x459 0x459 0x45d 0x45b 0x45e 0x45d 0x462 0x45b 0x45d 0x45d 0x45b 0x45b 0x45d 0x460 0x457 0x454 0x456 0x457 0x457 0x45a 0x45a 0x465 0x461 0x45b 0x45b 0x45b 0x45d 0x456 0x457 0x460 0x462 0x464 0x462 0x461 0x468 0x45d 0x460 0x461 0x460 0x45d 0x461 0x462 0x45e 0x468 0x469 0x460 0x456 0x456 0x457 0x453 0x457 0x454 0x454 0x45e 0x45e 0x452 0x44f 0x44f 0x450 0x456 0x454 0x45d 0x453 0x450 0x45a 0x45d 0x459 0x460 0x456 0x465 0x462 0x453 0x456 0x45a 0x45e 0x461 0x464 0x460 0x45d 0x45e 0x459 0x459 0x459 0x45b 0x45b 0x464 0x461 0x457 0x45a 0x45d 0x45a 0x45d 0x462 0x45d 0x465 0x45d 0x45b 0x454 0x459 0x454 0x453 0x464 0x46b 0x453 0x459 0x457 0x457 0x456 0x456 0x453 0x45d 0x45b 0x45b 0x459 0x45a 0x45b 0x45d 0x45b 0x45e 0x450 0x454 0x453 0x456 0x456 0x454 0x456 0x45d 0x460 0x45e 0x465 0x45e 0x45d 0x45d 0x45d 0x456 0x457 0x456 0x454 0x450 0x452 0x462 0x461 0x462 0x461 0x460 0x454 0x45a 0x457 0x45a 0x465 0x468 0x450 0x44f 0x450 0x450 0x454 0x459 0x45b 0x46b 0x462 0x467 0x45a 0x461 0x460 0x45a 0x45e 0x464 0x461 0x464 0x464 0x461 0x460 0x45e 0x45e 0x45d 0x461 0x461 0x461 0x461 0x461 0x461 0x459 0x460 0x454 0x457 0x456 0x457 0x453 0x461 0x460 0x462 0x462 0x462 0x460 0x461 0x464 0x465 0x45b 0x460 0x462 0x462 0x465 0x462 0x45e 0x461 0x461 0x465 0x462 0x464 0x45e 0x465 0x465 0x464 0x45e 0x460 0x467 0x461 0x465 0x464 0x462 0x45a 0x45d 0x468 0x467 0x468 0x465 0x467 0x467 0x46c 0x459 0x45e 0x465 0x464 0x464 0x467 0x465 0x460 0x461 0x462 0x462 0x462 0x45e 0x462 0x468 0x465 0x45b 0x45d 0x45a 0x460 0x456 0x45e 0x457 0x45b 0x456 0x45b 0x459 0x459 0x459 0x45a 0x45b 0x461 0x467 0x462 0x460 0x45e 0x464 0x461 0x45d 0x461 0x460 0x45b 0x45b 0x45a 0x45d 0x45d 0x45a 0x45a 0x462 0x464 0x454 0x459 0x452 0x459 0x459 0x453 0x457 0x456 0x456 0x456 0x457 0x453 0x452 0x452 0x46b 0x465 0x453 0x45d 0x453 0x45e 0x452 0x450 0x454 0x465 0x45a 0x459 0x45b 0x45a 0x45a 0x45d 0x45e 0x467 0x45e 0x45a 0x45e 0x459 0x457 0x462 0x45d 0x45e 0x45e 0x45e 0x45e 0x45e 0x464 0x462 0x464 0x45e 0x45a 0x462 0x45e 0x45e 0x45e 0x461 0x460 0x461 0x45b 0x456 0x45a 0x45a 0x462 0x45e 0x467 0x45e 0x459 0x460 0x457 0x45a 0x454 0x45b 0x457 0x45e 0x460 0x45b 0x45e 0x460 0x461 0x45d 0x467 0x45e 0x45e 0x45e 0x460 0x461 0x45b 0x45e 0x464 0x45e 0x46b 0x462 0x469 0x464 0x45e 0x45b 0x457 0xf00 0xf00 0xf00>;
					PS_Config_Lmt_FW_Rawdata_N = <0x1e0 0x1db 0x1da 0x1dd 0x1da 0x1dd 0x1dc 0x1dd 0x1e3 0x1e3 0x1e2 0x1de 0x1e3 0x1e1 0x1da 0x1db 0x1df 0x1db 0x1db 0x1dd 0x1dc 0x1dd 0x1dc 0x1de 0x1e0 0x1dc 0x1dc 0x1e0 0x1dd 0x1df 0x1df 0x1df 0x1de 0x1e0 0x1e0 0x1df 0x1df 0x1de 0x1df 0x1dd 0x1d9 0x1d8 0x1d7 0x1da 0x1d8 0x1d8 0x1da 0x1de 0x1e1 0x1db 0x1dd 0x1dd 0x1da 0x1dd 0x1dc 0x1e0 0x1e0 0x1df 0x1de 0x1de 0x1de 0x1dc 0x1dc 0x1e1 0x1de 0x1dd 0x1dc 0x1dc 0x1db 0x1dc 0x1db 0x1dd 0x1de 0x1da 0x1dc 0x1de 0x1dc 0x1da 0x1dc 0x1e4 0x1e0 0x1de 0x1e0 0x1de 0x1e0 0x1e0 0x1e0 0x1dc 0x1db 0x1da 0x1d9 0x1d9 0x1d9 0x1da 0x1db 0x1e1 0x1e0 0x1dc 0x1db 0x1dc 0x1dd 0x1db 0x1dc 0x1dc 0x1de 0x1dc 0x1db 0x1da 0x1dc 0x1db 0x1dc 0x1e1 0x1e2 0x1dd 0x1dd 0x1dd 0x1db 0x1de 0x1dd 0x1e0 0x1e0 0x1de 0x1de 0x1de 0x1df 0x1de 0x1de 0x1df 0x1df 0x1d7 0x1da 0x1d9 0x1dc 0x1db 0x1db 0x1db 0x1db 0x1db 0x1db 0x1dc 0x1db 0x1db 0x1db 0x1e0 0x1e5 0x1da 0x1db 0x1db 0x1da 0x1dd 0x1db 0x1de 0x1dc 0x1dc 0x1dd 0x1dd 0x1db 0x1dd 0x1db 0x1e1 0x1df 0x1db 0x1d9 0x1da 0x1d9 0x1db 0x1da 0x1dc 0x1dd 0x1da 0x1da 0x1da 0x1db 0x1d9 0x1db 0x1de 0x1e0 0x1dc 0x1dd 0x1dd 0x1db 0x1de 0x1dd 0x1e0 0x1dc 0x1dc 0x1da 0x1da 0x1db 0x1dc 0x1dc 0x1e1 0x1e3 0x1da 0x1da 0x1da 0x1db 0x1dd 0x1dc 0x1de 0x1de 0x1dd 0x1dd 0x1dd 0x1de 0x1de 0x1df 0x1de 0x1e1 0x1de 0x1de 0x1de 0x1de 0x1de 0x1de 0x1e0 0x1dc 0x1db 0x1db 0x1dc 0x1dc 0x1dd 0x1dd 0x1e2 0x1e0 0x1de 0x1de 0x1de 0x1de 0x1db 0x1dc 0x1e0 0x1e1 0x1e1 0x1e1 0x1e0 0x1e3 0x1de 0x1e0 0x1e0 0x1e0 0x1de 0x1e0 0x1e1 0x1df 0x1e3 0x1e4 0x1e0 0x1db 0x1db 0x1dc 0x1da 0x1dc 0x1db 0x1db 0x1df 0x1df 0x1da 0x1d8 0x1d8 0x1d9 0x1db 0x1db 0x1de 0x1da 0x1d9 0x1dd 0x1de 0x1dd 0x1e0 0x1db 0x1e2 0x1e1 0x1da 0x1db 0x1dd 0x1df 0x1e0 0x1e1 0x1e0 0x1de 0x1df 0x1dd 0x1dd 0x1dd 0x1de 0x1de 0x1e1 0x1e0 0x1dc 0x1dd 0x1de 0x1dd 0x1de 0x1e1 0x1de 0x1e2 0x1de 0x1de 0x1db 0x1dd 0x1db 0x1da 0x1e1 0x1e4 0x1da 0x1dd 0x1dc 0x1dc 0x1db 0x1db 0x1da 0x1de 0x1de 0x1de 0x1dd 0x1dd 0x1de 0x1de 0x1de 0x1df 0x1d9 0x1db 0x1da 0x1db 0x1db 0x1db 0x1db 0x1de 0x1e0 0x1df 0x1e2 0x1df 0x1de 0x1de 0x1de 0x1db 0x1dc 0x1db 0x1db 0x1d9 0x1da 0x1e1 0x1e0 0x1e1 0x1e0 0x1e0 0x1db 0x1dd 0x1dc 0x1dd 0x1e2 0x1e3 0x1d9 0x1d8 0x1d9 0x1d9 0x1db 0x1dd 0x1de 0x1e4 0x1e1 0x1e3 0x1dd 0x1e0 0x1e0 0x1dd 0x1df 0x1e1 0x1e0 0x1e1 0x1e1 0x1e0 0x1e0 0x1df 0x1df 0x1de 0x1e0 0x1e0 0x1e0 0x1e0 0x1e0 0x1e0 0x1dd 0x1e0 0x1db 0x1dc 0x1db 0x1dc 0x1da 0x1e0 0x1e0 0x1e1 0x1e1 0x1e1 0x1e0 0x1e0 0x1e1 0x1e2 0x1de 0x1e0 0x1e1 0x1e1 0x1e2 0x1e1 0x1df 0x1e0 0x1e0 0x1e2 0x1e1 0x1e1 0x1df 0x1e2 0x1e2 0x1e1 0x1df 0x1e0 0x1e3 0x1e0 0x1e2 0x1e1 0x1e1 0x1dd 0x1de 0x1e3 0x1e3 0x1e3 0x1e2 0x1e3 0x1e3 0x1e5 0x1dd 0x1df 0x1e2 0x1e1 0x1e1 0x1e3 0x1e2 0x1e0 0x1e0 0x1e1 0x1e1 0x1e1 0x1df 0x1e1 0x1e3 0x1e2 0x1de 0x1de 0x1dd 0x1e0 0x1db 0x1df 0x1dc 0x1de 0x1db 0x1de 0x1dd 0x1dd 0x1dd 0x1dd 0x1de 0x1e0 0x1e3 0x1e1 0x1e0 0x1df 0x1e1 0x1e0 0x1de 0x1e0 0x1e0 0x1de 0x1de 0x1dd 0x1de 0x1de 0x1dd 0x1dd 0x1e1 0x1e1 0x1db 0x1dd 0x1da 0x1dd 0x1dd 0x1da 0x1dc 0x1db 0x1db 0x1db 0x1dc 0x1da 0x1da 0x1da 0x1e4 0x1e2 0x1da 0x1de 0x1da 0x1df 0x1da 0x1d9 0x1db 0x1e2 0x1dd 0x1dd 0x1de 0x1dd 0x1dd 0x1de 0x1df 0x1e3 0x1df 0x1dd 0x1df 0x1dd 0x1dc 0x1e1 0x1de 0x1df 0x1df 0x1df 0x1df 0x1df 0x1e1 0x1e1 0x1e1 0x1df 0x1dd 0x1e1 0x1df 0x1df 0x1df 0x1e0 0x1e0 0x1e0 0x1de 0x1db 0x1dd 0x1dd 0x1e1 0x1df 0x1e3 0x1df 0x1dd 0x1e0 0x1dc 0x1dd 0x1db 0x1de 0x1dc 0x1df 0x1e0 0x1de 0x1df 0x1e0 0x1e0 0x1de 0x1e3 0x1df 0x1df 0x1df 0x1e0 0x1e0 0x1de 0x1df 0x1e1 0x1df 0x1e4 0x1e1 0x1e4 0x1e1 0x1df 0x1de 0x1dc 0xf0 0xf0 0xf0>;
					PS_Config_Lmt_FW_CC_P = <0x29 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x29 0x2a 0x2a 0x2a 0x2a 0x29 0x2a 0x2a 0x2a 0x2a 0x29 0x29 0x29 0x29 0x29 0x29 0x2a 0x2a 0x29 0x29 0x29 0x29 0x29 0x29 0x29 0x2a 0x2a 0x2a 0x29 0x2a 0x2a 0x29 0x2a 0x2c 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x29 0x29 0x2a 0x29 0x2a 0x29 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2c 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x29 0x29 0x29 0x29 0x29 0x29 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2c 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2c 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2c 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2c 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2c 0x2c 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2c 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2c 0x2c 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2c 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2c 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2c 0x2c 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2c 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2c 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2c 0x2c 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2c 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2c 0x2c 0x2a 0x29 0x29 0x29 0x2a 0x2a 0x29 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2c 0x2c 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2c 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2c 0x2c 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2c 0x2c 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2c 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2c 0x2c 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2c 0x2c 0x2a 0x2a 0x2a 0x2a 0x2a 0x2c 0x2c 0x2c 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2c 0x2c 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2c 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2c 0x2d 0x2a 0x2a 0x2a 0x2a 0x2a 0x2c 0x2c 0x2c 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2c 0x2c 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2c 0x2a 0x2c 0x2c 0x2c 0x2c 0x2d 0x2a 0x2c 0x2a 0x2a 0x2a 0x2c 0x2c 0x2c 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2c 0x2c 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2c 0x2c 0x2a 0x2c 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2c 0x2c 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2c 0x2c 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2c 0x2c 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2c 0x2c 0x2a 0x2c 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2c 0x2c 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2a 0x2c 0x2a 0x2a 0x2a 0x2a 0x2c 0x2c 0x2c 0x2c 0x2c 0x2c 0x2a 0x2c 0x2a 0x2a 0x2a 0x2a 0x13a 0x13a 0x13a>;
					PS_Config_Lmt_FW_CC_N = <0x12 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x12 0x13 0x13 0x13 0x13 0x12 0x13 0x13 0x13 0x13 0x12 0x12 0x12 0x12 0x12 0x12 0x13 0x13 0x12 0x12 0x12 0x12 0x12 0x12 0x12 0x13 0x13 0x13 0x12 0x13 0x13 0x12 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x12 0x12 0x13 0x12 0x13 0x12 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x12 0x12 0x12 0x12 0x12 0x12 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x12 0x12 0x12 0x13 0x13 0x12 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x14 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x14 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x00 0x00 0x00>;
					PS_Config_Lmt_FW_Diff_P = <0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x4b 0x4b 0x4b>;
					PS_Config_Lmt_FW_Diff_N = <0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffb5 0xffffffb5 0xffffffb5>;
					PS_Config_Diff_Test_Frame = <0x32>;
				};
			};
		};

		i2c@a8c000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa8c000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			interrupts = <0x00 0x164 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x24 0x50 0x24 0x56 0x24 0x57>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1cf 0x1d0>;
			pinctrl-1 = <0x1d1>;
			dmas = <0x1c1 0x00 0x03 0x03 0x40 0x00 0x1c1 0x01 0x03 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			qcom,wrapper-core = <0x1bd>;
			qcom,shared;
			status = "ok";
			phandle = <0x33b>;

			fsa4480@42 {
				compatible = "qcom,fsa4480-i2c";
				reg = <0x42>;
				phandle = <0x33c>;
			};

			pm8010m@8 {
				compatible = "qcom,i2c-pmic";
				reg = <0x08>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				pinctrl-names = "default";
				pinctrl-0 = <0x504>;

				pm8010-chip@900 {
					compatible = "qcom,pm8008-chip";
					reg = <0x900>;

					qcom,pm8008-chip-en {
						regulator-name = "pm8010m-chip-en";
						phandle = <0x505>;
					};
				};

				qcom,revid@100 {
					compatible = "qcom,qpnp-revid";
					reg = <0x100>;
				};
			};

			pm8010m@9 {
				compatible = "qcom,i2c-pmic";
				reg = <0x09>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,pm8010m-regulator {
					compatible = "qcom,pm8010-regulator";
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					pm8008_en-supply = <0x505>;
					vdd_l1_l2-supply = <0x1ec>;

					regulator@4000 {
						reg = <0x4000>;
						regulator-name = "pm8010m_l1";
						regulator-min-microvolt = <0xf4240>;
						regulator-max-microvolt = <0x124f80>;
						qcom,min-dropout-voltage = <0x157c0>;
						qcom,hpm-min-load = <0x7530>;
						phandle = <0x533>;
					};

					regulator@4100 {
						reg = <0x4100>;
						regulator-name = "pm8010m_l2";
						regulator-min-microvolt = <0xe7ef0>;
						regulator-max-microvolt = <0x118c30>;
						qcom,min-dropout-voltage = <0x13880>;
						qcom,hpm-min-load = <0x7530>;
						phandle = <0x534>;
					};

					regulator@4200 {
						reg = <0x4200>;
						regulator-name = "pm8010m_l3";
						regulator-min-microvolt = <0x2ab980>;
						regulator-max-microvolt = <0x2dc6c0>;
						qcom,hpm-min-load = <0x00>;
						phandle = <0x535>;
					};

					regulator@4300 {
						reg = <0x4300>;
						regulator-name = "pm8010m_l4";
						regulator-min-microvolt = <0x2932e0>;
						regulator-max-microvolt = <0x2c4020>;
						qcom,hpm-min-load = <0x00>;
						phandle = <0x536>;
					};

					regulator@4500 {
						reg = <0x4500>;
						regulator-name = "pm8010m_l6";
						regulator-min-microvolt = <0x2932e0>;
						regulator-max-microvolt = <0x2dc6c0>;
						qcom,hpm-min-load = <0x00>;
						phandle = <0x537>;
					};

					regulator@4600 {
						reg = <0x4600>;
						regulator-name = "pm8010m_l7";
						regulator-min-microvolt = <0x286f90>;
						regulator-max-microvolt = <0x2d0370>;
						qcom,hpm-min-load = <0x00>;
						phandle = <0x538>;
					};
				};
			};

			pm8010n@c {
				compatible = "qcom,i2c-pmic";
				reg = <0x0c>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				pinctrl-names = "default";
				pinctrl-0 = <0x506>;

				pm8010-chip@900 {
					compatible = "qcom,pm8008-chip";
					reg = <0x900>;

					qcom,pm8008-chip-en {
						regulator-name = "pm8010n-chip-en";
						phandle = <0x507>;
					};
				};

				qcom,revid@100 {
					compatible = "qcom,qpnp-revid";
					reg = <0x100>;
				};
			};

			pm8010n@d {
				compatible = "qcom,i2c-pmic";
				reg = <0x0d>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,pm8010n-regulator {
					compatible = "qcom,pm8010-regulator";
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					pm8008_en-supply = <0x507>;
					vdd_l1_l2-supply = <0x1ec>;
					vdd_l3_l4-supply = <0x1eb>;

					regulator@4000 {
						reg = <0x4000>;
						regulator-name = "pm8010n_l1";
						regulator-min-microvolt = <0xe7ef0>;
						regulator-max-microvolt = <0x118c30>;
						qcom,min-dropout-voltage = <0x11940>;
						qcom,hpm-min-load = <0x7530>;
						phandle = <0x539>;
					};

					regulator@4200 {
						reg = <0x4200>;
						regulator-name = "pm8010n_l3";
						regulator-min-microvolt = <0x1a7d40>;
						regulator-max-microvolt = <0x328980>;
						qcom,hpm-min-load = <0x00>;
						qcom,min-dropout-voltage = <0x1d4c0>;
						phandle = <0x53a>;
					};

					regulator@4300 {
						reg = <0x4300>;
						regulator-name = "pm8010N_l4";
						regulator-min-microvolt = <0x1a0040>;
						regulator-max-microvolt = <0x1cfde0>;
						qcom,hpm-min-load = <0x00>;
						qcom,min-dropout-voltage = <0x251c0>;
						phandle = <0x53b>;
					};

					regulator@4500 {
						reg = <0x4500>;
						regulator-name = "pm8010n_l6";
						regulator-min-microvolt = <0x2932e0>;
						regulator-max-microvolt = <0x2dc6c0>;
						qcom,hpm-min-load = <0x00>;
						phandle = <0x53c>;
					};
				};
			};
		};

		spi@a8c000 {
			compatible = "qcom,spi-geni";
			reg = <0xa8c000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "se_phys";
			interrupts = <0x00 0x164 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x24 0x50 0x24 0x56 0x24 0x57>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1d2 0x1d3 0x1d4 0x1d5>;
			pinctrl-1 = <0x1d6>;
			dmas = <0x1c1 0x00 0x03 0x01 0x40 0x00 0x1c1 0x01 0x03 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x1bd>;
			status = "disabled";
			phandle = <0x33d>;
		};

		i2c@a90000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa90000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			interrupts = <0x00 0x165 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x24 0x52 0x24 0x56 0x24 0x57>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1d7 0x1d8>;
			pinctrl-1 = <0x1d9>;
			dmas = <0x1c1 0x00 0x04 0x03 0x40 0x00 0x1c1 0x01 0x04 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			qcom,wrapper-core = <0x1bd>;
			status = "disabled";
			phandle = <0x33e>;
		};

		spi@a90000 {
			compatible = "qcom,spi-geni";
			reg = <0xa90000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "se_phys";
			interrupts = <0x00 0x165 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x24 0x52 0x24 0x56 0x24 0x57>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1da 0x1db 0x1dc 0x1dd>;
			pinctrl-1 = <0x1de>;
			dmas = <0x1c1 0x00 0x04 0x01 0x40 0x00 0x1c1 0x01 0x04 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x1bd>;
			status = "ok";
			phandle = <0x33f>;

			spi_ir@1 {
				compatible = "ir-spi-led";
				reg = <0x01>;
				spi-max-frequency = <0x2faf080>;
				spi-cpol;
				status = "ok";
			};
		};

		qcom,pcie@1c00000 {
			compatible = "qcom,pci-msm";
			reg = <0x1c00000 0x3000 0x1c06000 0x2000 0x60000000 0xf1d 0x60000f20 0xa8 0x60001000 0x1000 0x60100000 0x100000>;
			reg-names = "parf\0phy\0dm_core\0elbi\0iatu\0conf";
			cell-index = <0x00>;
			linux,pci-domain = <0x00>;
			#address-cells = <0x03>;
			#size-cells = <0x02>;
			ranges = <0x1000000 0x00 0x60200000 0x60200000 0x00 0x100000 0x2000000 0x00 0x60300000 0x60300000 0x00 0x3d00000>;
			interrupt-parent = <0x1df>;
			interrupts = <0x00 0x01 0x02 0x03 0x04>;
			interrupt-names = "int_global_int\0int_a\0int_b\0int_c\0int_d";
			#interrupt-cells = <0x01>;
			interrupt-map-mask = <0x00 0x00 0x00 0xffffffff>;
			interrupt-map = <0x00 0x00 0x00 0x00 0x01 0x00 0x8c 0x04 0x00 0x00 0x00 0x01 0x01 0x00 0x95 0x04 0x00 0x00 0x00 0x02 0x01 0x00 0x96 0x04 0x00 0x00 0x00 0x03 0x01 0x00 0x97 0x04 0x00 0x00 0x00 0x04 0x01 0x00 0x98 0x04>;
			msi-parent = <0x1e0>;
			perst-gpio = <0x126 0x20 0x00>;
			wake-gpio = <0x126 0x1f 0x00>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1e1 0x1e2 0x1e3>;
			pinctrl-1 = <0x1e1 0x1e4 0x1e3>;
			gdsc-vdd-supply = <0x1e5>;
			vreg-1p8-supply = <0x47>;
			vreg-0p9-supply = <0x42>;
			vreg-cx-supply = <0x124>;
			vreg-mx-supply = <0x125>;
			qcom,vreg-1p8-voltage-level = <0x124f80 0x124f80 0x3ade>;
			qcom,vreg-0p9-voltage-level = <0xd6d80 0xd6d80 0xb72a>;
			qcom,vreg-cx-voltage-level = <0xffff 0x100 0x00>;
			qcom,vreg-mx-voltage-level = <0xffff 0x100 0x00>;
			qcom,bw-scale = <0x40 0x40 0x124f800 0x40 0x40 0x124f800 0x40 0x40 0x5f5e100>;
			interconnect-names = "icc_path";
			interconnects = <0x2c 0x2f 0x29 0x200>;
			clocks = <0x24 0x2c 0x45 0x00 0x24 0x25 0x24 0x27 0x24 0x29 0x24 0x30 0x24 0x28 0x24 0x31 0x24 0x2a 0x24 0x15 0x24 0x08 0x24 0x2d 0x24 0x2e 0x24 0x3a 0x131>;
			clock-names = "pcie_0_pipe_clk\0pcie_0_ref_clk_src\0pcie_0_aux_clk\0pcie_0_cfg_ahb_clk\0pcie_0_mstr_axi_clk\0pcie_0_slv_axi_clk\0pcie_0_ldo\0pcie_0_slv_q2a_axi_clk\0pcie_phy_refgen_clk\0pcie_ddrss_sf_tbu_clk\0pcie_aggre_noc_0_axi_clk\0pcie_pipe_clk_mux\0pcie_0_pipe_div2_clk\0pcie_qmip_pcie_ahb_clk\0pcie_pipe_clk_ext_src";
			max-clock-frequency-hz = <0x00 0x00 0x124f800 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x5f5e100 0x00 0x00 0x00 0x00>;
			resets = <0x24 0x03 0x24 0x06>;
			reset-names = "pcie_0_core_reset\0pcie_0_phy_reset";
			dma-coherent;
			qcom,smmu-sid-base = <0x1400>;
			iommu-map = <0x00 0x2f 0x1400 0x01 0x100 0x2f 0x1401 0x01>;
			qcom,boot-option = <0x01>;
			qcom,aux-clk-freq = <0x14>;
			qcom,drv-supported;
			qcom,drv-l1ss-timeout-us = <0x1388>;
			qcom,l1-2-th-scale = <0x02>;
			qcom,l1-2-th-value = <0x96>;
			qcom,slv-addr-space-size = <0x4000000>;
			qcom,ep-latency = <0x0a>;
			qcom,num-parf-testbus-sel = <0xb9>;
			qcom,config-recovery;
			qcom,pcie-phy-ver = <0x6b>;
			qcom,phy-status-offset = <0x214>;
			qcom,phy-status-bit = <0x06>;
			qcom,phy-power-down-offset = <0x240>;
			qcom,phy-sequence = <0x240 0x03 0x00 0x94 0x08 0x00 0x154 0x34 0x00 0x16c 0x08 0x00 0x58 0x0f 0x00 0xa4 0x42 0x00 0x110 0x24 0x00 0x11c 0x03 0x00 0x118 0xb4 0x00 0x10c 0x02 0x00 0x1bc 0x11 0x00 0xbc 0x82 0x00 0xd4 0x03 0x00 0xd0 0x55 0x00 0xcc 0x55 0x00 0xb0 0x1a 0x00 0xac 0x0a 0x00 0xc4 0x68 0x00 0xe0 0x02 0x00 0xdc 0xaa 0x00 0xd8 0xab 0x00 0xb8 0x34 0x00 0xb4 0x14 0x00 0x158 0x01 0x00 0x74 0x06 0x00 0x7c 0x16 0x00 0x84 0x36 0x00 0x78 0x06 0x00 0x80 0x16 0x00 0x88 0x36 0x00 0x1b0 0x1e 0x00 0x1ac 0xca 0x00 0x1b8 0x18 0x00 0x1b4 0xa2 0x00 0x50 0x07 0x00 0x10 0x01 0x00 0x1c 0x31 0x00 0x20 0x01 0x00 0x24 0xde 0x00 0x28 0x07 0x00 0x30 0x4c 0x00 0x34 0x06 0x00 0xee4 0x20 0x00 0xe84 0x75 0x00 0xe90 0x3f 0x00 0x115c 0x7f 0x00 0x1160 0xff 0x00 0x1164 0xbf 0x00 0x1168 0x3f 0x00 0x116c 0xd8 0x00 0x1170 0xdc 0x00 0x1174 0xdc 0x00 0x1178 0x5c 0x00 0x117c 0x34 0x00 0x1180 0xa6 0x00 0x1190 0x34 0x00 0x1194 0x38 0x00 0x10d8 0x0f 0x00 0xe3c 0x12 0x00 0xe40 0x01 0x00 0x10dc 0x00 0x00 0x104c 0x08 0x00 0x1050 0x08 0x00 0x1044 0xf0 0x00 0x11a4 0x38 0x00 0x10cc 0xf0 0x00 0x10f4 0x07 0x00 0x1008 0x09 0x00 0x1014 0x05 0x00 0x694 0x00 0x00 0x654 0x00 0x00 0x6a8 0x0f 0x00 0x48 0x90 0x00 0x620 0xc1 0x00 0x388 0x77 0x00 0x398 0x0b 0x00 0x2dc 0x05 0x00 0x200 0x00 0x00 0x244 0x03 0x00>;
			qcom,parf-debug-reg = <0x1b0 0x24 0x28 0x224 0x500 0x4d0 0x4d4 0x3c0 0x630 0x230 0x00>;
			qcom,dbi-debug-reg = <0x104 0x110 0x80 0x204 0x730 0x734 0x738 0x73c>;
			qcom,phy-debug-reg = <0x68 0x140 0x144 0x148 0x14c 0x150 0x160 0x178 0xed0 0xedc 0xf34 0xf38 0xf3c 0xf40 0xf44 0xf48 0xf4c 0xf50 0xf54 0xf58 0x11e8 0xa00 0xa04 0xa08 0xa0c 0xa10 0xa14 0xa18 0xc20 0x214 0x218 0x21c 0x220 0x224 0x228 0x22c 0x230 0x234 0x238 0x23c 0x600 0x604 0x1204 0x1210>;
			status = "disabled";
			phandle = <0x1df>;

			pcie0_rp {
				reg = <0x00 0x00 0x00 0x00 0x00>;
				#address-cells = <0x05>;
				#size-cells = <0x00>;
				phandle = <0x340>;

				cnss_pci0 {
					reg = <0x00 0x00 0x00 0x00 0x00>;
					qcom,iommu-group = <0x1e6>;
					memory-region = <0x1e7>;
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					phandle = <0x341>;

					cnss_pci_iommu_group0 {
						qcom,iommu-msi-size = <0x1000>;
						qcom,iommu-dma-addr-pool = <0xa0000000 0x10000000>;
						qcom,iommu-dma = "fastmap";
						qcom,iommu-pagetable = "coherent";
						qcom,iommu-faults = "stall-disable\0HUPCF\0no-CFRE\0non-fatal";
						phandle = <0x1e6>;
					};
				};
			};
		};

		qcom,pcie0_msi@0x17210040 {
			compatible = "qcom,pci-msi";
			msi-controller;
			reg = <0x17210040 0x00>;
			interrupt-parent = <0x01>;
			interrupts = <0x00 0x300 0x01 0x00 0x301 0x01 0x00 0x302 0x01 0x00 0x303 0x01 0x00 0x304 0x01 0x00 0x305 0x01 0x00 0x306 0x01 0x00 0x307 0x01 0x00 0x308 0x01 0x00 0x309 0x01 0x00 0x30a 0x01 0x00 0x30b 0x01 0x00 0x30c 0x01 0x00 0x30d 0x01 0x00 0x30e 0x01 0x00 0x30f 0x01 0x00 0x310 0x01 0x00 0x311 0x01 0x00 0x312 0x01 0x00 0x313 0x01 0x00 0x314 0x01 0x00 0x315 0x01 0x00 0x316 0x01 0x00 0x317 0x01 0x00 0x318 0x01 0x00 0x319 0x01 0x00 0x31a 0x01 0x00 0x31b 0x01 0x00 0x31c 0x01 0x00 0x31d 0x01 0x00 0x31e 0x01 0x00 0x31f 0x01>;
			status = "disabled";
			phandle = <0x1e0>;
		};

		qcom,cnss-qca6490@b0000000 {
			compatible = "qcom,cnss-qca6490";
			reg = <0xb0000000 0x10000>;
			reg-names = "smmu_iova_ipa";
			wlan-en-gpio = <0x126 0x2b 0x00>;
			qcom,bt-en-gpio = <0x126 0x27 0x00>;
			pinctrl-names = "wlan_en_active\0wlan_en_sleep";
			pinctrl-0 = <0x1e8>;
			pinctrl-1 = <0x1e9>;
			qcom,wlan;
			qcom,wlan-rc-num = <0x00>;
			qcom,wlan-ramdump-dynamic = <0x420000>;
			qcom,wlan-cbc-enabled;
			use-pm-domain;
			use-nv-mac;
			cnss-enable-self-recovery;
			qcom,same-dt-multi-dev;
			mboxes = <0x02 0x00>;
			qcom,vreg_ipa = "s3e";
			qcom,xo-clk-gpio = <0x126 0x6c 0x00>;
			vdd-wlan-aon-supply = <0x1ea>;
			qcom,vdd-wlan-aon-config = <0xcf850 0x111700 0x00 0x00 0x01>;
			vdd-wlan-dig-supply = <0x1ea>;
			qcom,vdd-wlan-dig-config = <0xc3500 0x111700 0x00 0x00 0x01>;
			vdd-wlan-io-supply = <0x127>;
			qcom,vdd-wlan-io-config = <0x1b7740 0x1b7740 0x00 0x00 0x01>;
			vdd-wlan-rfa1-supply = <0x1eb>;
			qcom,vdd-wlan-rfa1-config = <0x1b7740 0x1f20c0 0x00 0x00 0x01>;
			vdd-wlan-rfa2-supply = <0x1ec>;
			qcom,vdd-wlan-rfa2-config = <0x1312d0 0x14a140 0x00 0x00 0x01>;
			wlan-ant-switch-supply = <0x1ed>;
			qcom,wlan-ant-switch-config = <0x2ab980 0x2ab980 0x00 0x00 0x01>;
			interconnects = <0x2c 0x2f 0x2c 0x23a 0x25 0x1c 0x29 0x200>;
			interconnect-names = "pcie_to_memnoc\0memnoc_to_ddr";
			qcom,icc-path-count = <0x02>;
			qcom,bus-bw-cfg-count = <0x07>;
			qcom,bus-bw-cfg = <0x00 0x00 0x8ca 0x186a00 0x1d4c 0x186a00 0x7530 0x186a00 0x186a0 0x186a00 0x2ab98 0x626380 0x1d4c 0x30d400 0x00 0x00 0x8ca 0x1b8a00 0x1d4c 0x1b8a00 0x7530 0x1b8a00 0x186a0 0x1b8a00 0x2ab98 0x5eec00 0x1d4c 0x216600>;
			status = "disabled";
			phandle = <0x342>;
		};

		bt_qca6490 {
			compatible = "qcom,qca6490";
			pinctrl-names = "default";
			pinctrl-0 = <0x1ee>;
			qcom,wl-reset-gpio = <0x126 0x2b 0x00>;
			qcom,bt-reset-gpio = <0x126 0x27 0x00>;
			qcom,bt-sw-ctrl-gpio = <0x126 0x38 0x00>;
			qcom,bt-vdd-io-supply = <0x127>;
			qcom,bt-vdd-aon-supply = <0x1ea>;
			qcom,bt-vdd-dig-supply = <0x1ea>;
			qcom,bt-vdd-rfa1-supply = <0x1eb>;
			qcom,bt-vdd-rfa2-supply = <0x1ec>;
			qcom,bt-vdd-io-config = <0x1b7740 0x1b7740 0x00 0x01>;
			qcom,bt-vdd-aon-config = <0xcf850 0x111700 0x00 0x01>;
			qcom,bt-vdd-dig-config = <0xc3500 0x111700 0x00 0x01>;
			qcom,bt-vdd-rfa1-config = <0x1c5200 0x1f20c0 0x00 0x01>;
			qcom,bt-vdd-rfa2-config = <0x1312d0 0x14a140 0x00 0x01>;
			status = "disabled";
			phandle = <0x343>;
		};

		qcom,wcn6750 {
			status = "disabled";
			compatible = "qcom,wcn6750";
			reg = <0x17210040 0x00 0xb0000000 0x10000>;
			reg-names = "msi_addr\0smmu_iova_ipa";
			qcom,rproc-handle = <0x1ef>;
			iommus = <0x2f 0x1400 0x01>;
			interrupts = <0x00 0x300 0x01 0x00 0x301 0x01 0x00 0x302 0x01 0x00 0x303 0x01 0x00 0x304 0x01 0x00 0x305 0x01 0x00 0x306 0x01 0x00 0x307 0x01 0x00 0x308 0x01 0x00 0x309 0x01 0x00 0x30a 0x01 0x00 0x30b 0x01 0x00 0x30c 0x01 0x00 0x30d 0x01 0x00 0x30e 0x01 0x00 0x30f 0x01 0x00 0x310 0x01 0x00 0x311 0x01 0x00 0x312 0x01 0x00 0x313 0x01 0x00 0x314 0x01 0x00 0x315 0x01 0x00 0x316 0x01 0x00 0x317 0x01 0x00 0x318 0x01 0x00 0x319 0x01 0x00 0x31a 0x01 0x00 0x31b 0x01 0x00 0x31c 0x01 0x00 0x31d 0x01 0x00 0x31e 0x01 0x00 0x31f 0x01>;
			qcom,iommu-dma = "fastmap";
			qcom,iommu-faults = "stall-disable\0HUPCF\0non-fatal";
			qcom,iommu-dma-addr-pool = <0xa0000000 0x10000000>;
			qcom,iommu-geometry = <0xa0000000 0x10010000>;
			dma-coherent;
			qcom,fw-prefix;
			qcom,wlan;
			tsens = "quiet-therm";
			qcom,wlan-msa-fixed-region = <0x1f0>;
			vdd-cx-mx-supply = <0x1ea>;
			qcom,vdd-cx-mx-config = <0xf6950 0x111700 0x00 0x00 0x01>;
			vdd-1.8-xo-supply = <0x1eb>;
			qcom,vdd-1.8-xo-config = <0x1c5200 0x1f20c0 0x00 0x00 0x00>;
			vdd-1.3-rfa-supply = <0x1ec>;
			qcom,vdd-1.3-rfa-config = <0x1312d0 0x14a140 0x00 0x00 0x00>;
			qcom,smem-states = <0x1f1 0x00 0x1f2 0x00 0x1f3 0x00>;
			qcom,smem-state-names = "wlan-smp2p-out\0wlan-soc-wake-smp2p-out\0wlan-ep-powersave-smp2p-out";
			phandle = <0x344>;

			qcom,icnss_cdev1 {
				#cooling-cells = <0x02>;
				phandle = <0x345>;
			};

			qcom,icnss_cdev2 {
				#cooling-cells = <0x02>;
				phandle = <0x346>;
			};

			qcom,smp2p_map_wlan_1_in {
				interrupts-extended = <0x1f4 0x00 0x00 0x1f4 0x01 0x00>;
				interrupt-names = "qcom,smp2p-force-fatal-error\0qcom,smp2p-early-crash-ind";
			};

			qcom,smp2p_map_wlan_2_in {
				interrupts-extended = <0x1f5 0x00 0x00>;
				interrupt-names = "qcom,smp2p-soc-wake-ack";
			};
		};

		bt_wcn6750 {
			compatible = "qcom,wcn6750-bt";
			pinctrl-names = "default";
			pinctrl-0 = <0x1ee>;
			qcom,wl-reset-gpio = <0x126 0x2b 0x00>;
			qcom,bt-reset-gpio = <0x126 0x27 0x00>;
			qcom,bt-sw-ctrl-gpio = <0x126 0x38 0x00>;
			qcom,bt-vdd-io-supply = <0x127>;
			qcom,bt-vdd-aon-supply = <0x1ea>;
			qcom,bt-vdd-dig-supply = <0x1ea>;
			qcom,bt-vdd-rfa1-supply = <0x1eb>;
			qcom,bt-vdd-rfa2-supply = <0x1ec>;
			qcom,bt-vdd-io-config = <0x1b7740 0x1b7740 0x00 0x01>;
			qcom,bt-vdd-aon-config = <0xcf850 0x111700 0x00 0x01>;
			qcom,bt-vdd-dig-config = <0xc3500 0x111700 0x00 0x01>;
			qcom,bt-vdd-rfa1-config = <0x1c5200 0x1f20c0 0x00 0x01>;
			qcom,bt-vdd-rfa2-config = <0x1312d0 0x14a140 0x00 0x01>;
			status = "disabled";
			phandle = <0x347>;
		};

		thermal-sensor@c263000 {
			compatible = "qcom,tsens-v2";
			reg = <0xc263000 0x1ff 0xc222000 0x1ff>;
			#qcom,sensors = <0x10>;
			interrupts = <0x00 0x1fa 0x04 0x00 0x1fc 0x04 0x00 0x1f4 0x01>;
			interrupt-names = "uplow\0critical\0cold";
			#thermal-sensor-cells = <0x01>;
			phandle = <0x165>;
		};

		thermal-sensor@c265000 {
			compatible = "qcom,tsens-v2";
			reg = <0xc265000 0x1ff 0xc223000 0x1ff>;
			#qcom,sensors = <0x10>;
			interrupts = <0x00 0x1fb 0x04 0x00 0x1fd 0x04 0x00 0x1f5 0x01>;
			interrupt-names = "uplow\0critical\0cold";
			#thermal-sensor-cells = <0x01>;
			phandle = <0x17a>;
		};

		qcom,cpu-pause {
			compatible = "qcom,thermal-pause";

			cpu0-pause {
				qcom,cpus = <0x1a>;
				#cooling-cells = <0x02>;
				phandle = <0x167>;
			};

			cpu1-pause {
				qcom,cpus = <0x1b>;
				#cooling-cells = <0x02>;
				phandle = <0x169>;
			};

			cpu2-pause {
				qcom,cpus = <0x1c>;
				#cooling-cells = <0x02>;
				phandle = <0x16b>;
			};

			cpu3-pause {
				qcom,cpus = <0x1d>;
				#cooling-cells = <0x02>;
				phandle = <0x16d>;
			};

			cpu4-pause {
				qcom,cpus = <0x1e>;
				#cooling-cells = <0x02>;
				phandle = <0x16f>;
			};

			cpu5-pause {
				qcom,cpus = <0x1f>;
				#cooling-cells = <0x02>;
				phandle = <0x171>;
			};

			cpu6-pause {
				qcom,cpus = <0x20>;
				#cooling-cells = <0x02>;
				phandle = <0x173>;
			};

			cpu7-pause {
				qcom,cpus = <0x21>;
				#cooling-cells = <0x02>;
				phandle = <0x176>;
			};

			cpu-6-7-pause {
				qcom,cpus = <0x20 0x21>;
				#cooling-cells = <0x02>;
				phandle = <0x348>;
			};

			pause-cpu0 {
				qcom,cpus = <0x1a>;
				qcom,cdev-alias = "pause-cpu0";
			};

			pause-cpu1 {
				qcom,cpus = <0x1b>;
				qcom,cdev-alias = "pause-cpu1";
			};

			pause-cpu2 {
				qcom,cpus = <0x1c>;
				qcom,cdev-alias = "pause-cpu2";
			};

			pause-cpu3 {
				qcom,cpus = <0x1d>;
				qcom,cdev-alias = "pause-cpu3";
			};

			pause-cpu4 {
				qcom,cpus = <0x1e>;
				qcom,cdev-alias = "pause-cpu4";
			};

			pause-cpu5 {
				qcom,cpus = <0x1f>;
				qcom,cdev-alias = "pause-cpu5";
			};

			pause-cpu6 {
				qcom,cpus = <0x20>;
				qcom,cdev-alias = "pause-cpu6";
			};

			pause-cpu7 {
				qcom,cpus = <0x21>;
				qcom,cdev-alias = "pause-cpu7";
			};
		};

		qcom,cpu-hotplug {
			compatible = "qcom,cpu-hotplug";

			cpu0-hotplug {
				qcom,cpu = <0x1a>;
				#cooling-cells = <0x02>;
				phandle = <0x349>;
			};

			cpu1-hotplug {
				qcom,cpu = <0x1b>;
				#cooling-cells = <0x02>;
				phandle = <0x34a>;
			};

			cpu2-hotplug {
				qcom,cpu = <0x1c>;
				#cooling-cells = <0x02>;
				phandle = <0x34b>;
			};

			cpu3-hotplug {
				qcom,cpu = <0x1d>;
				#cooling-cells = <0x02>;
				phandle = <0x34c>;
			};

			cpu4-hotplug {
				qcom,cpu = <0x1e>;
				#cooling-cells = <0x02>;
				phandle = <0x34d>;
			};

			cpu5-hotplug {
				qcom,cpu = <0x1f>;
				#cooling-cells = <0x02>;
				phandle = <0x34e>;
			};

			cpu6-hotplug {
				qcom,cpu = <0x20>;
				#cooling-cells = <0x02>;
				phandle = <0x34f>;
			};

			cpu7-hotplug {
				qcom,cpu = <0x21>;
				#cooling-cells = <0x02>;
				phandle = <0x350>;
			};
		};

		thermal-ddr-freq-table {
			qcom,freq-tbl = <0x1fef00>;
			phandle = <0x1f6>;
		};

		qcom,ddr-cdev {
			compatible = "qcom,ddr-cooling-device";
			#cooling-cells = <0x02>;
			qcom,freq-table = <0x1f6>;
			qcom,bus-width = <0x04>;
			interconnects = <0x29 0x03 0x29 0x200>;
			phandle = <0x17c>;
		};

		qcom,cpufreq-cdev {
			compatible = "qcom,cpufreq-cdev";
			qcom,cpus = <0x1a 0x20>;
		};

		qcom,devfreq-cdev {
			compatible = "qcom,devfreq-cdev";
			qcom,devfreq = <0x179>;
		};

		qcom,userspace-cdev {
			compatible = "qcom,userspace-cooling-devices";

			display-fps {
				qcom,max-level = <0x03>;
				#cooling-cells = <0x02>;
				phandle = <0x351>;
			};
		};

		cx_sdpm@634000 {
			compatible = "qcom,sdpm";
			reg = <0x634000 0x1000>;
			clock-names = "gpu_cc_gx_gfx3d\0cam_cc_camnoc_axi\0cam_cc_bps\0gcc_video_venus\0disp_cc_mdss_mdp";
			clocks = <0x23 0x14 0x135 0x11 0x135 0x0e 0x24 0x82 0x12a 0x0d>;
			csr-id = <0x00 0x01 0x02 0x06 0x07>;
		};

		cx_rdpm_pe@635000 {
			compatible = "qcom,policy-engine";
			#thermal-sensor-cells = <0x00>;
			reg = <0x635000 0x1000>;
			interrupts = <0x00 0xf3 0x04>;
			phandle = <0x180>;
		};

		thermal-message {
			board-sensor = "VIRTUAL-SENSOR";
			phandle = <0x352>;
		};

		qmi-tmd-devices {
			compatible = "qcom,qmi-cooling-devices";

			modem {
				qcom,instance-id = <0x00>;

				modem_lte_dsc {
					qcom,qmi-dev-name = "modem_lte_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x353>;
				};

				modem_lte_sub1_dsc {
					qcom,qmi-dev-name = "modem_lte_sub1_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x354>;
				};

				modem_nr_dsc {
					qcom,qmi-dev-name = "modem_nr_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x355>;
				};

				modem_nr_sub1_dsc {
					qcom,qmi-dev-name = "modem_nr_sub1_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x356>;
				};

				modem_nr_scg_dsc {
					qcom,qmi-dev-name = "modem_nr_scg_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x357>;
				};

				modem_nr_scg_sub1_dsc {
					qcom,qmi-dev-name = "modem_nr_scg_sub1_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x358>;
				};

				sdr0_lte_dsc {
					qcom,qmi-dev-name = "sdr0_lte_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x359>;
				};

				sdr1_lte_dsc {
					qcom,qmi-dev-name = "sdr1_lte_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x35a>;
				};

				sdr0_nr_dsc {
					qcom,qmi-dev-name = "sdr0_nr_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x35b>;
				};

				sdr1_nr_dsc {
					qcom,qmi-dev-name = "sdr1_nr_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x35c>;
				};

				pa_lte_sdr0_dsc {
					qcom,qmi-dev-name = "pa_lte_sdr0_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x35d>;
				};

				pa_lte_sdr1_dsc {
					qcom,qmi-dev-name = "pa_lte_sdr1_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x35e>;
				};

				pa_lte_sdr0_sub1_dsc {
					qcom,qmi-dev-name = "pa_lte_sdr0_sub1_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x35f>;
				};

				pa_lte_sdr1_sub1_dsc {
					qcom,qmi-dev-name = "pa_lte_sdr1_sub1_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x360>;
				};

				pa_nr_sdr0_dsc {
					qcom,qmi-dev-name = "pa_nr_sdr0_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x361>;
				};

				pa_nr_sdr1_dsc {
					qcom,qmi-dev-name = "pa_nr_sdr1_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x362>;
				};

				pa_nr_sdr0_sub1_dsc {
					qcom,qmi-dev-name = "pa_nr_sdr0_sub1_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x363>;
				};

				pa_nr_sdr1_sub1_dsc {
					qcom,qmi-dev-name = "pa_nr_sdr1_sub1_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x364>;
				};

				pa_nr_sdr0_scg {
					qcom,qmi-dev-name = "pa_nr_sdr0_scg_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x365>;
				};

				pa_nr_sdr1_scg {
					qcom,qmi-dev-name = "pa_nr_sdr1_scg_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x366>;
				};

				wlan {
					qcom,qmi-dev-name = "wlan";
					#cooling-cells = <0x02>;
					phandle = <0x367>;
				};

				modem_vdd {
					qcom,qmi-dev-name = "cpuv_restriction_cold";
					#cooling-cells = <0x02>;
					phandle = <0x368>;
				};
			};
		};

		qmi-ts-sensors {
			compatible = "qcom,qmi-sensors";
			#thermal-sensor-cells = <0x01>;
			phandle = <0x164>;

			modem {
				qcom,instance-id = <0x00>;
				qcom,qmi-sensor-names = "pa\0pa_1\0modem_bcl_warn\0modem_cfg\0lte_cc\0mcg_fr1_cc\0scg_fr1_cc\0sub1_modem_cfg\0sub1_lte_cc\0sub1_mcg_fr1_cc\0sub1_scg_fr1_cc\0sdr0_pa0\0sdr1_pa0\0sdr0\0sdr1";
			};
		};

		qcom,smp2p_interrupt_rdbg_2_out {
			compatible = "qcom,smp2p-interrupt-rdbg-2-out";
			qcom,smem-states = <0x1f7 0x00>;
			qcom,smem-state-names = "rdbg-smp2p-out";
		};

		qcom,smp2p_interrupt_rdbg_2_in {
			compatible = "qcom,smp2p-interrupt-rdbg-2-in";
			interrupts-extended = <0x1f8 0x00 0x00>;
			interrupt-names = "rdbg-smp2p-in";
		};

		qcom,cam-req-mgr {
			status = "ok";
			compatible = "qcom,cam-req-mgr";
		};

		qcom,cam-sync {
			status = "ok";
			compatible = "qcom,cam-sync";
		};

		qcom,csiphy0@ace4000 {
			phandle = <0x38f>;
			status = "ok";
			clock-rates = <0x11e1a300 0x00 0x11e1a300 0x00 0x17d78400 0x00 0x11e1a300 0x00 0x17d78400 0x00 0x11e1a300 0x00 0x17d78400 0x00 0x11e1a300 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal";
			src-clock-name = "csi0phytimer_clk_src";
			clocks = <0x135 0x1a 0x135 0x24 0x135 0x1f 0x135 0x1e>;
			clock-names = "cphy_rx_clk_src\0csiphy0_clk\0csi0phytimer_clk_src\0csi0phytimer_clk";
			shared-clks = <0x01 0x00 0x00 0x00>;
			rgltr-load-current = <0x00 0x693c 0xbc52>;
			rgltr-max-voltage = <0x00 0x1339e0 0xe09c0>;
			rgltr-min-voltage = <0x00 0x116520 0xcaa30>;
			rgltr-enable-sync = <0x01>;
			rgltr-cntrl-support;
			csi-vdd-0p9-supply = <0x42>;
			csi-vdd-1p2-supply = <0x47>;
			camss-supply = <0x310>;
			regulator-names = "camss\0csi-vdd-1p2\0csi-vdd-0p9";
			interrupts = <0x00 0xcb 0x01>;
			interrupt-names = "CSIPHY0";
			reg-cam-base = <0xe4000>;
			reg-names = "csiphy";
			reg = <0xace4000 0x2000>;
			compatible = "qcom,csiphy-v1.2.3\0qcom,csiphy";
			cell-index = <0x00>;
		};

		qcom,csiphy1@ace6000 {
			phandle = <0x390>;
			status = "ok";
			clock-rates = <0x11e1a300 0x00 0x11e1a300 0x00 0x17d78400 0x00 0x11e1a300 0x00 0x17d78400 0x00 0x11e1a300 0x00 0x17d78400 0x00 0x11e1a300 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal";
			src-clock-name = "csi1phytimer_clk_src";
			clocks = <0x135 0x1a 0x135 0x25 0x135 0x21 0x135 0x20>;
			clock-names = "cphy_rx_clk_src\0csiphy1_clk\0csi1phytimer_clk_src\0csi1phytimer_clk";
			shared-clks = <0x01 0x00 0x00 0x00>;
			rgltr-load-current = <0x00 0x693c 0xbc52>;
			rgltr-max-voltage = <0x00 0x1339e0 0xe09c0>;
			rgltr-min-voltage = <0x00 0x116520 0xcaa30>;
			rgltr-enable-sync = <0x01>;
			rgltr-cntrl-support;
			csi-vdd-0p9-supply = <0x42>;
			csi-vdd-1p2-supply = <0x47>;
			camss-supply = <0x310>;
			regulator-names = "camss\0csi-vdd-1p2\0csi-vdd-0p9";
			interrupts = <0x00 0xea 0x01>;
			interrupt-names = "CSIPHY1";
			reg-cam-base = <0xe6000>;
			reg-names = "csiphy";
			reg = <0xace6000 0x2000>;
			compatible = "qcom,csiphy-v1.2.3\0qcom,csiphy";
			cell-index = <0x01>;
		};

		qcom,csiphy2@ace8000 {
			phandle = <0x391>;
			status = "ok";
			clock-rates = <0x11e1a300 0x00 0x11e1a300 0x00 0x17d78400 0x00 0x11e1a300 0x00 0x17d78400 0x00 0x11e1a300 0x00 0x17d78400 0x00 0x11e1a300 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal";
			src-clock-name = "csi2phytimer_clk_src";
			clocks = <0x135 0x1a 0x135 0x26 0x135 0x23 0x135 0x22>;
			clock-names = "cphy_rx_clk_src\0csiphy2_clk\0csi2phytimer_clk_src\0csi2phytimer_clk";
			shared-clks = <0x01 0x00 0x00 0x00>;
			rgltr-load-current = <0x00 0x693c 0xbc52>;
			rgltr-max-voltage = <0x00 0x1339e0 0xe09c0>;
			rgltr-min-voltage = <0x00 0x116520 0xcaa30>;
			rgltr-enable-sync = <0x01>;
			rgltr-cntrl-support;
			csi-vdd-0p9-supply = <0x42>;
			csi-vdd-1p2-supply = <0x47>;
			camss-supply = <0x310>;
			regulator-names = "camss\0csi-vdd-1p2\0csi-vdd-0p9";
			interrupts = <0x00 0xe3 0x01>;
			interrupt-names = "CSIPHY2";
			reg-cam-base = <0xe8000>;
			reg-names = "csiphy";
			reg = <0xace8000 0x2000>;
			compatible = "qcom,csiphy-v1.2.3\0qcom,csiphy";
			cell-index = <0x02>;
		};

		qcom,cci0@ac15000 {
			phandle = <0x392>;
			status = "ok";
			pinctrl-3 = <0x36f 0x370>;
			pinctrl-2 = <0x36d 0x36e>;
			pinctrl-1 = <0x36b 0x36c>;
			pinctrl-0 = <0x369 0x36a>;
			pinctrl-names = "m0_active\0m0_suspend\0m1_active\0m1_suspend";
			pctrl-map-names = "m0\0m1";
			pctrl-idx-mapping = <0x00 0x01>;
			src-clock-name = "cci_0_clk_src";
			clock-cntl-level = "lowsvs";
			clock-rates = <0x23c3460 0x00>;
			clocks = <0x135 0x15 0x135 0x14>;
			clock-names = "cci_0_clk_src\0cci_0_clk";
			camss-supply = <0x310>;
			regulator-names = "camss";
			interrupts = <0x00 0x1cc 0x01>;
			interrupt-names = "cci0";
			reg-cam-base = <0x15000>;
			reg-names = "cci";
			reg = <0xac15000 0x1000>;
			compatible = "qcom,cci\0simple-bus";
			cell-index = <0x00>;

			qcom,i2c_standard_mode {
				phandle = <0x393>;
				status = "ok";
				cci-clk-src = <0x23c3460>;
				hw-tsp = <0x03>;
				hw-trdhld = <0x06>;
				hw-scl-stretch-en = <0x00>;
				hw-tbuf = <0xe3>;
				hw-thd-sta = <0xa2>;
				hw-thd-dat = <0x16>;
				hw-tsu-sta = <0xe7>;
				hw-tsu-sto = <0xcc>;
				hw-tlow = <0xae>;
				hw-thigh = <0xc9>;
			};

			qcom,i2c_fast_mode {
				phandle = <0x394>;
				status = "ok";
				cci-clk-src = <0x23c3460>;
				hw-tsp = <0x03>;
				hw-trdhld = <0x06>;
				hw-scl-stretch-en = <0x00>;
				hw-tbuf = <0x3e>;
				hw-thd-sta = <0x23>;
				hw-thd-dat = <0x16>;
				hw-tsu-sta = <0x28>;
				hw-tsu-sto = <0x28>;
				hw-tlow = <0x38>;
				hw-thigh = <0x26>;
			};

			qcom,i2c_custom_mode {
				phandle = <0x395>;
				status = "ok";
				cci-clk-src = <0x23c3460>;
				hw-tsp = <0x03>;
				hw-trdhld = <0x03>;
				hw-scl-stretch-en = <0x01>;
				hw-tbuf = <0x18>;
				hw-thd-sta = <0x0f>;
				hw-thd-dat = <0x10>;
				hw-tsu-sta = <0x12>;
				hw-tsu-sto = <0x11>;
				hw-tlow = <0x16>;
				hw-thigh = <0x10>;
			};

			qcom,i2c_fast_plus_mode {
				phandle = <0x396>;
				status = "ok";
				cci-clk-src = <0x23c3460>;
				hw-tsp = <0x03>;
				hw-trdhld = <0x03>;
				hw-scl-stretch-en = <0x00>;
				hw-tbuf = <0x18>;
				hw-thd-sta = <0x0f>;
				hw-thd-dat = <0x10>;
				hw-tsu-sta = <0x12>;
				hw-tsu-sto = <0x11>;
				hw-tlow = <0x16>;
				hw-thigh = <0x10>;
			};

			qcom,eeprom0 {
				phandle = <0x55a>;
				clock-rates = <0x124f800>;
				clock-cntl-level = "nominal";
				clock-names = "cam_clk";
				clocks = <0x135 0x2d>;
				status = "ok";
				cci-master = <0x00>;
				sensor-mode = <0x00>;
				gpio-req-tbl-label = "CAMIF_MCLK0\0CAM_RESET3\0CAM_RESET0\0CAM_VANA0";
				gpio-req-tbl-flags = <0x01 0x00 0x00 0x00>;
				gpio-req-tbl-num = <0x00 0x01 0x02 0x03>;
				gpio-custom1 = <0x03>;
				gpio-reset = <0x02>;
				gpio-custom2 = <0x01>;
				gpios = <0x126 0x24 0x00 0x126 0x1e 0x00 0x126 0x28 0x00 0x126 0x1f 0x00>;
				pinctrl-1 = <0x37e 0x552 0x386 0x553>;
				pinctrl-0 = <0x37d 0x550 0x385 0x551>;
				pinctrl-names = "cam_default\0cam_suspend";
				gpio-no-mux = <0x00>;
				rgltr-load-current = <0x1d4c0 0x186a0 0x00>;
				rgltr-max-voltage = <0x1b7740 0x124f80 0x00>;
				rgltr-min-voltage = <0x1b7740 0x124f80 0x00>;
				rgltr-cntrl-support;
				regulator-names = "cam_vio\0cam_vdig\0cam_clk";
				cam_clk-supply = <0x310>;
				cam_vdig-supply = <0x2a0>;
				cam_vio-supply = <0x127>;
				compatible = "qcom,eeprom";
				cell-index = <0x00>;
			};

			qcom,eeprom1 {
				phandle = <0x55b>;
				clock-rates = <0x124f800>;
				clock-cntl-level = "nominal";
				clock-names = "cam_clk";
				clocks = <0x135 0x31>;
				status = "ok";
				cci-master = <0x01>;
				sensor-mode = <0x01>;
				gpio-req-tbl-label = "CAMIF_MCLK2\0CAM_RESET2\0CAM_VDIG1\0CAM_VANA1";
				gpio-req-tbl-flags = <0x01 0x00 0x00 0x00>;
				gpio-req-tbl-num = <0x00 0x01 0x02 0x03>;
				gpio-custom2 = <0x03>;
				gpio-custom1 = <0x02>;
				gpio-reset = <0x01>;
				gpios = <0x126 0x26 0x00 0x126 0x2a 0x00 0x126 0x6a 0x00 0x126 0x21 0x00>;
				pinctrl-1 = <0x382 0x38a 0x556 0x557>;
				pinctrl-0 = <0x381 0x389 0x554 0x555>;
				pinctrl-names = "cam_default\0cam_suspend";
				gpio-no-mux = <0x00>;
				rgltr-load-current = <0x1d4c0 0x00>;
				rgltr-max-voltage = <0x1b7740 0x00>;
				rgltr-min-voltage = <0x1b7740 0x00>;
				pwm-switch;
				rgltr-cntrl-support;
				regulator-names = "cam_vio\0cam_clk";
				cam_clk-supply = <0x310>;
				cam_vio-supply = <0x127>;
				compatible = "qcom,eeprom";
				cell-index = <0x01>;
			};

			qcom,eeprom2 {
				phandle = <0x55c>;
				status = "ok";
				clock-rates = <0x124f800>;
				clock-cntl-level = "nominal";
				clock-names = "cam_clk";
				clocks = <0x135 0x33>;
				cci-master = <0x01>;
				gpio-req-tbl-label = "CAMIF_MCLK3\0CAM_RESET3\0CAM_CUSTOM1_GPIO_VANA1";
				gpio-req-tbl-flags = <0x01 0x00 0x00>;
				gpio-req-tbl-num = <0x00 0x01 0x02>;
				gpio-custom1 = <0x02>;
				gpio-reset = <0x01>;
				gpios = <0x126 0x27 0x00 0x126 0x1e 0x00 0x126 0x21 0x00>;
				pinctrl-1 = <0x384 0x552 0x557>;
				pinctrl-0 = <0x383 0x550 0x555>;
				pinctrl-names = "cam_default\0cam_suspend";
				gpio-no-mux = <0x00>;
				rgltr-load-current = <0x4e20 0x00>;
				rgltr-max-voltage = <0x1b7740 0x00>;
				rgltr-min-voltage = <0x1b7740 0x00>;
				rgltr-cntrl-support;
				regulator-names = "cam_vio\0cam_clk";
				cam_clk-supply = <0x310>;
				cam_vio-supply = <0x127>;
				compatible = "qcom,eeprom";
				cell-index = <0x02>;
			};

			qcom,eeprom3 {
				phandle = <0x55d>;
				status = "ok";
				clock-rates = <0x124f800>;
				clock-cntl-level = "nominal";
				clock-names = "cam_clk";
				clocks = <0x135 0x33>;
				cci-master = <0x01>;
				gpio-req-tbl-label = "CAMIF_MCLK3\0CAM_CUSTOM1_GPIO_VANA1";
				gpio-req-tbl-flags = <0x01 0x00>;
				gpio-req-tbl-num = <0x00 0x01>;
				gpio-custom1 = <0x01>;
				gpios = <0x126 0x27 0x00 0x126 0x21 0x00>;
				pinctrl-1 = <0x384 0x557>;
				pinctrl-0 = <0x383 0x555>;
				pinctrl-names = "cam_default\0cam_suspend";
				gpio-no-mux = <0x00>;
				rgltr-load-current = <0x4e20 0x00>;
				rgltr-max-voltage = <0x1b7740 0x00>;
				rgltr-min-voltage = <0x1b7740 0x00>;
				rgltr-cntrl-support;
				regulator-names = "cam_vio\0cam_clk";
				cam_clk-supply = <0x310>;
				cam_vio-supply = <0x127>;
				qcom,cam-power-seq-delay = <0x01 0x01 0x05>;
				qcom,cam-power-seq-cfg-val = <0x01 0x01 0x124f800>;
				qcom,cam-power-seq-type = "cam_vio\0cam_vana2\0cam_clk";
				i2c-freq-mode = <0x00>;
				slave-addr = <0x80>;
				eeprom-name = "msm_eeprom";
				compatible = "qcom,eeprom";
				cell-index = <0x02>;
			};

			qcom,actuator0 {
				phandle = <0x558>;
				rgltr-load-current = <0x19258>;
				rgltr-max-voltage = <0x2ab980>;
				rgltr-min-voltage = <0x2ab980>;
				rgltr-cntrl-support;
				regulator-names = "cam_vaf";
				cam_vaf-supply = <0x2ad>;
				cci-master = <0x00>;
				compatible = "qcom,actuator";
				cell-index = <0x00>;
			};

			qcom,cam-sensor0 {
				clock-rates = <0x124f800>;
				clock-cntl-level = "nominal";
				clock-names = "cam_clk";
				clocks = <0x135 0x2d>;
				status = "ok";
				cci-master = <0x00>;
				sensor-mode = <0x00>;
				gpio-req-tbl-label = "CAMIF_MCLK0\0CAM_RESET3\0CAM_RESET0\0CAM_VANA0";
				gpio-req-tbl-flags = <0x01 0x00 0x00 0x00>;
				gpio-req-tbl-num = <0x00 0x01 0x02 0x03>;
				gpio-custom1 = <0x03>;
				gpio-reset = <0x02>;
				gpio-custom2 = <0x01>;
				gpios = <0x126 0x24 0x00 0x126 0x1e 0x00 0x126 0x28 0x00 0x126 0x1f 0x00>;
				pinctrl-1 = <0x37e 0x552 0x386 0x553>;
				pinctrl-0 = <0x37d 0x550 0x385 0x551>;
				pinctrl-names = "cam_default\0cam_suspend";
				gpio-no-mux = <0x00>;
				rgltr-load-current = <0x19258 0x1d4c0 0x186a0 0x00>;
				rgltr-max-voltage = <0x2ab980 0x1b7740 0x124f80 0x00>;
				rgltr-min-voltage = <0x2ab980 0x1b7740 0x100590 0x00>;
				rgltr-cntrl-support;
				regulator-names = "cam_vaf\0cam_vio\0cam_vdig\0cam_clk";
				cam_clk-supply = <0x310>;
				cam_vdig-supply = <0x2a0>;
				cam_vio-supply = <0x127>;
				cam_vaf-supply = <0x2ad>;
				eeprom-src = <0x55a>;
				led-flash-src = <0x559>;
				actuator-src = <0x558>;
				sensor-position-yaw = <0xb4>;
				sensor-position-pitch = <0x00>;
				sensor-position-roll = <0x10e>;
				csiphy-sd-index = <0x00>;
				compatible = "qcom,cam-sensor";
				cell-index = <0x00>;
			};

			qcom,cam-sensor1 {
				clock-rates = <0x124f800>;
				clock-cntl-level = "nominal";
				clock-names = "cam_clk";
				clocks = <0x135 0x31>;
				status = "ok";
				cci-master = <0x01>;
				sensor-mode = <0x01>;
				gpio-req-tbl-label = "CAMIF_MCLK2\0CAM_RESET2\0CAM_VDIG1\0CAM_VANA1";
				gpio-req-tbl-flags = <0x01 0x00 0x00 0x00>;
				gpio-req-tbl-num = <0x00 0x01 0x02 0x03>;
				gpio-custom2 = <0x03>;
				gpio-custom1 = <0x02>;
				gpio-reset = <0x01>;
				gpios = <0x126 0x26 0x00 0x126 0x2a 0x00 0x126 0x6a 0x00 0x126 0x21 0x00>;
				pinctrl-1 = <0x382 0x38a 0x556 0x557>;
				pinctrl-0 = <0x381 0x389 0x554 0x555>;
				pinctrl-names = "cam_default\0cam_suspend";
				gpio-no-mux = <0x00>;
				rgltr-load-current = <0x1d4c0 0x00>;
				rgltr-max-voltage = <0x1b7740 0x00>;
				rgltr-min-voltage = <0x1b7740 0x00>;
				pwm-switch;
				rgltr-cntrl-support;
				regulator-names = "cam_vio\0cam_clk";
				cam_clk-supply = <0x310>;
				cam_vio-supply = <0x127>;
				eeprom-src = <0x55b>;
				sensor-position-yaw = <0x00>;
				sensor-position-pitch = <0x00>;
				sensor-position-roll = <0x10e>;
				csiphy-sd-index = <0x02>;
				compatible = "qcom,cam-sensor";
				cell-index = <0x01>;
			};

			qcom,cam-sensor2 {
				status = "ok";
				clock-rates = <0x124f800>;
				clock-cntl-level = "nominal";
				clock-names = "cam_clk";
				clocks = <0x135 0x33>;
				cci-master = <0x01>;
				sensor-mode = <0x02>;
				gpio-req-tbl-label = "CAMIF_MCLK3\0CAM_RESET3\0CAM_CUSTOM1_GPIO_VANA1";
				gpio-req-tbl-flags = <0x01 0x00 0x00>;
				gpio-req-tbl-num = <0x00 0x01 0x02>;
				gpio-custom1 = <0x02>;
				gpio-reset = <0x01>;
				gpios = <0x126 0x27 0x00 0x126 0x1e 0x00 0x126 0x21 0x00>;
				pinctrl-1 = <0x384 0x552 0x557>;
				pinctrl-0 = <0x383 0x550 0x555>;
				pinctrl-names = "cam_default\0cam_suspend";
				gpio-no-mux = <0x00>;
				rgltr-load-current = <0x4e20 0x00>;
				rgltr-max-voltage = <0x1b7740 0x00>;
				rgltr-min-voltage = <0x1b7740 0x00>;
				rgltr-cntrl-support;
				regulator-names = "cam_vio\0cam_clk";
				cam_clk-supply = <0x310>;
				cam_vio-supply = <0x127>;
				eeprom-src = <0x55c>;
				sensor-position-yaw = <0xb4>;
				sensor-position-pitch = <0x00>;
				sensor-position-roll = <0x5a>;
				csiphy-sd-index = <0x01>;
				compatible = "qcom,cam-sensor";
				cell-index = <0x02>;
			};
		};

		qcom,cci1@ac16000 {
			phandle = <0x397>;
			status = "ok";
			pinctrl-1 = <0x373 0x374>;
			pinctrl-0 = <0x371 0x372>;
			pinctrl-names = "m0_active\0m0_suspend";
			pctrl-map-names = "m0";
			pctrl-idx-mapping = <0x00>;
			src-clock-name = "cci_1_clk_src";
			clock-cntl-level = "lowsvs";
			clock-rates = <0x23c3460 0x00>;
			clocks = <0x135 0x17 0x135 0x16>;
			clock-names = "cci_1_clk_src\0cci_1_clk";
			camss-supply = <0x310>;
			regulator-names = "camss";
			interrupts = <0x00 0x10f 0x01>;
			interrupt-names = "cci1";
			reg-cam-base = <0x16000>;
			reg-names = "cci";
			reg = <0xac16000 0x1000>;
			compatible = "qcom,cci\0simple-bus";
			cell-index = <0x01>;

			qcom,i2c_standard_mode {
				phandle = <0x398>;
				status = "ok";
				cci-clk-src = <0x23c3460>;
				hw-tsp = <0x03>;
				hw-trdhld = <0x06>;
				hw-scl-stretch-en = <0x00>;
				hw-tbuf = <0xe3>;
				hw-thd-sta = <0xa2>;
				hw-thd-dat = <0x16>;
				hw-tsu-sta = <0xe7>;
				hw-tsu-sto = <0xcc>;
				hw-tlow = <0xae>;
				hw-thigh = <0xc9>;
			};

			qcom,i2c_fast_mode {
				phandle = <0x399>;
				status = "ok";
				cci-clk-src = <0x23c3460>;
				hw-tsp = <0x03>;
				hw-trdhld = <0x06>;
				hw-scl-stretch-en = <0x00>;
				hw-tbuf = <0x3e>;
				hw-thd-sta = <0x23>;
				hw-thd-dat = <0x16>;
				hw-tsu-sta = <0x28>;
				hw-tsu-sto = <0x28>;
				hw-tlow = <0x38>;
				hw-thigh = <0x26>;
			};

			qcom,i2c_custom_mode {
				phandle = <0x39a>;
				status = "ok";
				cci-clk-src = <0x23c3460>;
				hw-tsp = <0x03>;
				hw-trdhld = <0x03>;
				hw-scl-stretch-en = <0x01>;
				hw-tbuf = <0x18>;
				hw-thd-sta = <0x0f>;
				hw-thd-dat = <0x10>;
				hw-tsu-sta = <0x12>;
				hw-tsu-sto = <0x11>;
				hw-tlow = <0x16>;
				hw-thigh = <0x10>;
			};

			qcom,i2c_fast_plus_mode {
				phandle = <0x39b>;
				status = "ok";
				cci-clk-src = <0x23c3460>;
				hw-tsp = <0x03>;
				hw-trdhld = <0x03>;
				hw-scl-stretch-en = <0x00>;
				hw-tbuf = <0x18>;
				hw-thd-sta = <0x0f>;
				hw-thd-dat = <0x10>;
				hw-tsu-sta = <0x12>;
				hw-tsu-sto = <0x11>;
				hw-tlow = <0x16>;
				hw-thigh = <0x10>;
			};
		};

		qcom,cam_smmu {
			need_shared_buffer_padding;
			force_cache_allocs;
			status = "ok";
			compatible = "qcom,msm-cam-smmu\0simple-bus";

			msm_cam_smmu_tfe {
				cam-smmu-label = "tfe";
				dma-coherent;
				qcom,iommu-dma-addr-pool = <0x100000 0xffe00000>;
				iommus = <0x2f 0x8a0 0x420 0x2f 0x880 0x420 0x2f 0xca0 0x420 0x2f 0xc80 0x420>;
				compatible = "qcom,msm-cam-smmu-cb";

				iova-mem-map {
					phandle = <0x39c>;

					iova-mem-region-io {
						status = "ok";
						iova-region-id = <0x03>;
						iova-region-len = <0xffe00000>;
						iova-region-start = <0x100000>;
						iova-region-name = "io";
					};
				};
			};

			msm_cam_smmu_icp {
				dma-coherent;
				iova-region-discard = <0xe0000000 0x800000>;
				qcom,iommu-dma-addr-pool = <0x10c00000 0xee300000>;
				cam-smmu-label = "icp";
				iommus = <0x2f 0x1840 0xa0 0x2f 0x1860 0xa0 0x2f 0x18e0 0xa0 0x2f 0x1900 0x00 0x2f 0x1820 0x00>;
				compatible = "qcom,msm-cam-smmu-cb";

				iova-mem-map {
					phandle = <0x39d>;

					iova-mem-region-shared {
						status = "ok";
						iova-region-id = <0x01>;
						iova-region-len = <0xfc00000>;
						iova-region-start = <0x800000>;
						iova-region-name = "shared";
					};

					iova-mem-region-fwuncached-region {
						status = "ok";
						iova-region-id = <0x06>;
						iova-region-len = <0x700000>;
						iova-region-start = <0x10400000>;
						iova-region-name = "fw_uncached";
					};

					iova-mem-region-io {
						status = "ok";
						iova-region-discard = <0xe0000000 0x800000>;
						iova-region-id = <0x03>;
						iova-region-len = <0xee300000>;
						iova-region-start = <0x10c00000>;
						iova-region-name = "io";
					};

					iova-mem-qdss-region {
						status = "ok";
						qdss-phy-addr = <0x16790000>;
						iova-region-id = <0x05>;
						iova-region-len = <0x100000>;
						iova-region-start = <0x10b00000>;
						iova-region-name = "qdss";
					};
				};
			};

			msm_cam_smmu_cre {
				dma-coherent;
				cam-smmu-label = "cre";
				qcom,iommu-dma-addr-pool = <0x100000 0xffe00000>;
				multiple-client-devices;
				iommus = <0x2f 0x1920 0x00 0x2f 0x1940 0x00>;
				compatible = "qcom,msm-cam-smmu-cb";

				iova-mem-map {
					phandle = <0x39e>;

					iova-mem-region-io {
						status = "ok";
						iova-region-id = <0x03>;
						iova-region-len = <0xffe00000>;
						iova-region-start = <0x100000>;
						iova-region-name = "io";
					};
				};
			};

			msm_cam_smmu_cpas_cdm {
				multiple-client-devices;
				dma-coherent;
				qcom,iommu-dma-addr-pool = <0x100000 0xffe00000>;
				cam-smmu-label = "cpas-cdm";
				iommus = <0x2f 0x1800 0x00>;
				compatible = "qcom,msm-cam-smmu-cb";

				iova-mem-map {
					phandle = <0x39f>;

					iova-mem-region-io {
						status = "ok";
						iova-region-id = <0x03>;
						iova-region-len = <0xffe00000>;
						iova-region-start = <0x100000>;
						iova-region-name = "io";
					};
				};
			};

			msm_cam_smmu_secure {
				qcom,secure-cb;
				cam-smmu-label = "cam-secure";
				compatible = "qcom,msm-cam-smmu-cb";
			};
		};

		qcom,cam-cpas@ac13000 {
			status = "ok";
			client-names = "csiphy0\0csiphy1\0csiphy2\0cci0\0cci1\0csid0\0csid1\0tfe0\0tfe1\0ipe0\0cpas-cdm0-top\0cpas-cdm0-ope\0cpas-cdm0-bps\0cam-cdm-intf0\0bps0\0icp0\0tpg13\0tpg14\0cre0";
			client-id-based;
			vdd-corner-ahb-mapping = "suspend\0lowsvs\0lowsvs\0svs\0svs_l1\0nominal\0nominal\0nominal\0turbo\0turbo";
			vdd-corners = <0x10 0x30 0x40 0x80 0xc0 0x100 0x140 0x150 0x180 0x1a0>;
			cam-ahb-bw-KBps = <0x00 0x00 0x00 0x208c8 0x00 0x249f0 0x00 0x249f0 0x00 0x249f0 0x00 0x493e0 0x00 0x493e0 0x00 0x493e0>;
			cam-ahb-num-cases = <0x08>;
			rpmh-bcm-info = <0x0c 0x04 0x800 0x00 0x04>;
			interconnects = <0x25 0x02 0x3d 0x206>;
			interconnect-names = "cam_ahb";
			camnoc-axi-clk-bw-margin-perc = <0x14>;
			camnoc-bus-width = <0x20>;
			control-camnoc-axi-clk;
			src-clock-name = "camnoc_axi_clk_src";
			clock-cntl-level = "suspend\0lowsvs\0svs\0svs_l1\0nominal\0turbo";
			clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x00 0x5f5e100 0x8f0d180 0x00 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x00 0x8f0d180 0xe4e1c00 0x00 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x00 0xbebc200 0x11e1a300 0x00 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x00 0xe4e1c00 0x17d78400 0x00 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x00 0xe4e1c00 0x17d78400 0x00 0x00 0x00>;
			clocks = <0x135 0x3b 0x135 0x3a 0x135 0x39 0x135 0x19 0x135 0x18 0x135 0x27 0x135 0x11 0x135 0x10 0x135 0x12 0x135 0x13>;
			clock-names = "sys_tmr_clk\0soc_ahb_clk\0slow_ahb_clk_src\0cpas_ahb_clk\0core_ahb_clk\0fast_ahb_clk_src\0camnoc_axi_clk_src\0camnoc_axi_clk\0camnoc_axi_hf_clk\0camnoc_axi_sf_clk";
			camss-supply = <0x310>;
			regulator-names = "camss";
			camnoc-axi-min-ib-bw = <0xb2d05e00>;
			interrupts = <0x00 0x1cb 0x01>;
			interrupt-names = "cpas_camnoc";
			reg-cam-base = <0x13000 0x19000 0xbbf0000>;
			reg = <0xac13000 0x1000 0xac19000 0x8000 0xbbf0000 0x1f00>;
			reg-names = "cam_cpas_top\0cam_camnoc\0cam_rpmh";
			arch-compat = "cpas_top";
			label = "cpas";
			compatible = "qcom,cam-cpas";
			cell-index = <0x00>;

			camera-bus-nodes {

				level3-nodes {
					level-index = <0x03>;

					level3-rt0-rd-wr-sum {
						phandle = <0x375>;
						ib-bw-voting-needed;
						traffic-merge-type = <0x00>;
						node-name = "level3-rt0-rd-wr-sum";
						cell-index = <0x00>;

						qcom,axi-port-mnoc {
							interconnects = <0x28 0x0d 0x29 0x200>;
							interconnect-names = "cam_hf_0";
						};
					};

					level3-nrt0-rd-wr-sum {
						phandle = <0x376>;
						traffic-merge-type = <0x00>;
						node-name = "level3-nrt0-rd-wr-sum";
						cell-index = <0x01>;

						qcom,axi-port-mnoc {
							interconnects = <0x28 0x0f 0x29 0x200>;
							interconnect-names = "cam_sf_0";
						};
					};

					level3-nrt1-rd-wr-sum {
						phandle = <0x377>;
						traffic-merge-type = <0x00>;
						node-name = "level3-nrt1-rd-wr-sum";
						cell-index = <0x02>;

						qcom,axi-port-mnoc {
							interconnects = <0x28 0x0e 0x29 0x200>;
							interconnect-names = "cam_sf_icp";
						};
					};
				};

				level2-nodes {
					camnoc-max-needed;
					level-index = <0x02>;

					level2-rt0-wr {
						phandle = <0x378>;
						traffic-merge-type = <0x01>;
						parent-node = <0x375>;
						node-name = "level2-rt0-wr";
						cell-index = <0x03>;
					};

					level2-rt0-rd {
						phandle = <0x3a0>;
						traffic-merge-type = <0x01>;
						parent-node = <0x375>;
						node-name = "level2-rt0-rd";
						cell-index = <0x04>;
					};

					level2-nrt0-wr {
						phandle = <0x37a>;
						traffic-merge-type = <0x00>;
						parent-node = <0x376>;
						node-name = "level2-nrt0-wr";
						cell-index = <0x05>;
					};

					level2-nrt0-rd {
						phandle = <0x37b>;
						traffic-merge-type = <0x00>;
						parent-node = <0x376>;
						node-name = "level2-nrt0-rd";
						cell-index = <0x06>;
					};

					level2-nrt1-rd {
						phandle = <0x37c>;
						bus-width-factor = <0x04>;
						traffic-merge-type = <0x00>;
						parent-node = <0x377>;
						node-name = "level2-nrt1-rd";
						cell-index = <0x07>;
					};
				};

				level1-nodes {
					camnoc-max-needed;
					level-index = <0x01>;

					level1-rt0-wr0 {
						phandle = <0x379>;
						traffic-merge-type = <0x00>;
						parent-node = <0x378>;
						node-name = "level1-tfe-bayer-status-wr";
						cell-index = <0x08>;
					};
				};

				level0-nodes {
					level-index = <0x00>;

					tfe0_bayer_stats_wr {
						phandle = <0x3a1>;
						parent-node = <0x379>;
						constituent-paths = <0x01 0x02 0x03>;
						traffic-transaction-type = <0x01>;
						traffic-data = <0x100>;
						client-name = "tfe0";
						node-name = "tfe0-bayer-stats-wr";
						cell-index = <0x0e>;
					};

					tfe1-ubwc-wr {
						phandle = <0x3a2>;
						parent-node = <0x379>;
						constituent-paths = <0x01 0x02 0x03>;
						traffic-transaction-type = <0x01>;
						traffic-data = <0x100>;
						client-name = "tfe1";
						node-name = "tfe1-ubwc-wr";
						cell-index = <0x0f>;
					};

					tfe0_rdi_raw_wr {
						phandle = <0x3a3>;
						parent-node = <0x379>;
						constituent-paths = <0x04 0x05 0x06 0x09>;
						traffic-transaction-type = <0x01>;
						traffic-data = <0x104>;
						client-name = "tfe0";
						node-name = "tfe0-rdi-raw-wr";
						cell-index = <0x10>;
					};

					tfe1-rdi-pixel-raw-wr {
						phandle = <0x3a4>;
						parent-node = <0x379>;
						constituent-paths = <0x04 0x05 0x06 0x09>;
						traffic-transaction-type = <0x01>;
						traffic-data = <0x104>;
						client-name = "tfe1";
						node-name = "tfe1-rdi-pixel-raw-wr";
						cell-index = <0x11>;
					};

					ipe0-all-wr {
						phandle = <0x3a5>;
						parent-node = <0x37a>;
						constituent-paths = <0x22 0x23 0x24>;
						traffic-transaction-type = <0x01>;
						traffic-data = <0x100>;
						client-name = "ipe0";
						node-name = "ipe0-all-wr";
						cell-index = <0x12>;
					};

					bps0-all-wr {
						phandle = <0x3a6>;
						parent-node = <0x37a>;
						traffic-transaction-type = <0x01>;
						traffic-data = <0x100>;
						client-name = "bps0";
						node-name = "bps0-all-wr";
						cell-index = <0x13>;
					};

					bps0-all-rd {
						phandle = <0x3a7>;
						parent-node = <0x37b>;
						traffic-transaction-type = <0x00>;
						traffic-data = <0x100>;
						client-name = "bps0";
						node-name = "bps0-all-rd";
						cell-index = <0x14>;
					};

					ipe0-ref-rd {
						phandle = <0x3a8>;
						parent-node = <0x37b>;
						traffic-transaction-type = <0x00>;
						traffic-data = <0x21>;
						client-name = "ipe0";
						node-name = "ipe0-ref-rd";
						cell-index = <0x15>;
					};

					ipe0-in-rd {
						phandle = <0x3a9>;
						parent-node = <0x37b>;
						traffic-transaction-type = <0x00>;
						traffic-data = <0x20>;
						client-name = "ipe0";
						node-name = "ipe0-in-rd";
						cell-index = <0x16>;
					};

					cre-all-rd {
						phandle = <0x3aa>;
						parent-node = <0x37b>;
						constituent-paths = <0x80>;
						traffic-transaction-type = <0x00>;
						traffic-data = <0x100>;
						client-name = "cre0";
						node-name = "cre-all-rd";
						cell-index = <0x17>;
					};

					cre-all-wr {
						phandle = <0x3ab>;
						parent-node = <0x37a>;
						constituent-paths = <0x81>;
						traffic-transaction-type = <0x01>;
						traffic-data = <0x100>;
						client-name = "cre0";
						node-name = "cre-all-wr";
						cell-index = <0x18>;
					};

					cpas-cdm0-top-rd {
						phandle = <0x3ac>;
						parent-node = <0x37a>;
						traffic-transaction-type = <0x00>;
						traffic-data = <0x100>;
						client-name = "cpas-cdm0-top";
						node-name = "cpas-cdm0-all-rd";
						cell-index = <0x19>;
					};

					cpas-cdm0-ope-rd {
						phandle = <0x3ad>;
						parent-node = <0x37a>;
						traffic-transaction-type = <0x00>;
						traffic-data = <0x100>;
						client-name = "cpas-cdm0-ope";
						node-name = "cpas-cdm0-all-rd";
						cell-index = <0x1a>;
					};

					cpas-cdm0-bps-rd {
						phandle = <0x3ae>;
						parent-node = <0x37a>;
						traffic-transaction-type = <0x00>;
						traffic-data = <0x100>;
						client-name = "cpas-cdm0-bps";
						node-name = "cpas-cdm0-all-rd";
						cell-index = <0x1b>;
					};

					icp0-all-rd {
						phandle = <0x3af>;
						parent-node = <0x37c>;
						traffic-transaction-type = <0x00>;
						traffic-data = <0x100>;
						client-name = "icp0";
						node-name = "icp0-all-rd";
						cell-index = <0x1a>;
					};
				};
			};
		};

		qcom,cam-cdm-intf {
			status = "ok";
			cdm-client-names = "vfe";
			num-hw-cdm = <0x01>;
			label = "cam-cdm-intf";
			cell-index = <0x00>;
			compatible = "qcom,cam-cdm-intf";
		};

		qcom,cpas-cdm0@ac24000 {
			status = "ok";
			single-context-cdm;
			cam_hw_pid = <0x12>;
			fifo-depths = <0x40 0x00 0x00 0x00>;
			config-fifo;
			cdm-client-names = "tfe0\0tfe1\0tfe";
			nrt-device;
			clock-cntl-level = "svs";
			clock-rates = <0x00>;
			clocks = <0x135 0x19>;
			clock-names = "cam_cc_cpas_ahb_clk";
			camss-supply = <0x310>;
			regulator-names = "camss";
			interrupts = <0x00 0x1cd 0x01>;
			interrupt-names = "cpas-cdm";
			reg-cam-base = <0x24000>;
			reg-names = "cpas-cdm";
			reg = <0xac24000 0x400>;
			label = "cpas-cdm";
			compatible = "qcom,cam-cpas-cdm2_1";
			cell-index = <0x00>;
		};

		qcom,cam-isp {
			status = "ok";
			arch-compat = "tfe";
			compatible = "qcom,cam-isp";
		};

		qcom,tfe_csid0@ac62000 {
			phandle = <0x3b0>;
			status = "ok";
			clock-control-debugfs = "true";
			src-clock-name = "tfe0_csid_clk_src";
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			clock-rates = <0x00 0x11e1a300 0x00 0x00 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x00 0x17d78400 0x00 0x00 0x00>;
			clocks = <0x135 0x3c 0x135 0x41 0x135 0x40 0x135 0x3f 0x135 0x3d>;
			clock-names = "tfe0_ahb_clk\0tfe0_csid_clk_src\0tfe0_csid_clk\0tfe0_cphy_rx_clk\0tfe0_clk";
			camss-supply = <0x310>;
			regulator-names = "camss";
			interrupts = <0x00 0x1d0 0x01>;
			interrupt-names = "csid0";
			reg-cam-base = <0x62000 0x19000>;
			reg = <0xac62000 0x1000>;
			reg-names = "csid0";
			compatible = "qcom,csid640_210";
			cell-index = <0x00>;
		};

		qcom,tfe0@ac62000 {
			phandle = <0x3b1>;
			status = "ok";
			cam_hw_pid = <0x04 0x08>;
			clock-control-debugfs = "true";
			src-clock-name = "tfe0_clk_src";
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			agg-clks = <0x00 0x00 0x01 0x01 0x00 0x00>;
			clock-rates = <0x00 0x14dc9380 0x00 0x00 0x19bfcc00 0x00 0x00 0x20a9d100 0x00 0x00 0x258d0980 0x00 0x00 0x258d0980 0x00>;
			clocks = <0x135 0x3c 0x135 0x3e 0x135 0x3d>;
			clock-names = "tfe0_ahb_clk\0tfe0_clk_src\0tfe0_clk";
			camss-supply = <0x310>;
			regulator-names = "camss";
			interrupts = <0x00 0x1d1 0x01>;
			interrupt-names = "tfe0";
			reg-cam-base = <0x62000>;
			reg = <0xac62000 0xd000>;
			reg-names = "tfe0";
			compatible = "qcom,tfe640_210";
			cell-index = <0x00>;
		};

		qcom,tfe_csid1@ac71000 {
			phandle = <0x3b2>;
			status = "ok";
			clock-control-debugfs = "true";
			src-clock-name = "tfe1_csid_clk_src";
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			clock-rates = <0x00 0x11e1a300 0x00 0x00 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x00 0x17d78400 0x00 0x00 0x00>;
			clocks = <0x135 0x42 0x135 0x47 0x135 0x46 0x135 0x45 0x135 0x43>;
			clock-names = "tfe1_ahb_clk\0tfe1_csid_clk_src\0tfe1_csid_clk\0tfe1_cphy_rx_clk\0tfe1_clk";
			camss-supply = <0x310>;
			regulator-names = "camss";
			interrupts = <0x00 0x1d2 0x01>;
			interrupt-names = "csid1";
			reg-cam-base = <0x71000 0x19000>;
			reg = <0xac71000 0x1000>;
			reg-names = "csid1";
			compatible = "qcom,csid640_210";
			cell-index = <0x01>;
		};

		qcom,tfe1@ac71000 {
			phandle = <0x3b3>;
			status = "ok";
			cam_hw_pid = <0x05 0x09>;
			clock-control-debugfs = "true";
			src-clock-name = "tfe1_clk_src";
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			agg-clks = <0x00 0x00 0x01 0x01 0x00 0x00>;
			clock-rates = <0x00 0x14dc9380 0x00 0x00 0x19bfcc00 0x00 0x00 0x20a9d100 0x00 0x00 0x258d0980 0x00 0x00 0x258d0980 0x00>;
			clocks = <0x135 0x42 0x135 0x44 0x135 0x43>;
			clock-names = "tfe1_ahb_clk\0tfe1_clk_src\0tfe1_clk";
			camss-supply = <0x310>;
			regulator-names = "camss";
			interrupts = <0x00 0x1d3 0x01>;
			interrupt-names = "tfe1";
			reg-cam-base = <0x71000>;
			reg = <0xac71000 0xd000>;
			reg-names = "tfe1";
			compatible = "qcom,tfe640_210";
			cell-index = <0x01>;
		};

		qcom,tpg13@acf6000 {
			phandle = <0x3b4>;
			status = "ok";
			src-clock-name = "cphy_rx_clk_src";
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal";
			clock-rates = <0x11e1a300 0x00 0x11e1a300 0x00 0x17d78400 0x00 0x11e1a300 0x00 0x17d78400 0x00 0x11e1a300 0x00 0x17d78400 0x00 0x11e1a300 0x00>;
			clocks = <0x135 0x1a 0x135 0x24 0x135 0x1f 0x135 0x1e>;
			clock-names = "cphy_rx_clk_src\0csiphy0_clk\0csi0phytimer_clk_src\0csi0phytimer_clk";
			shared-clks = <0x01 0x00 0x00 0x00>;
			interrupts = <0x00 0x168 0x01>;
			interrupt-names = "tpg0";
			camss-supply = <0x310>;
			regulator-names = "camss";
			reg-cam-base = <0xf6000>;
			reg = <0xacf6000 0x400>;
			reg-names = "tpg0";
			compatible = "qcom,cam-tpg103";
			phy-id = <0x00>;
			cell-index = <0x0d>;
		};

		qcom,tpg14@acf7000 {
			phandle = <0x3b5>;
			status = "ok";
			src-clock-name = "cphy_rx_clk_src";
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal";
			clock-rates = <0x11e1a300 0x00 0x11e1a300 0x00 0x17d78400 0x00 0x11e1a300 0x00 0x17d78400 0x00 0x11e1a300 0x00 0x17d78400 0x00 0x11e1a300 0x00>;
			clocks = <0x135 0x1a 0x135 0x25 0x135 0x21 0x135 0x20>;
			clock-names = "cphy_rx_clk_src\0csiphy1_clk\0csi1phytimer_clk_src\0csi1phytimer_clk";
			shared-clks = <0x01 0x00 0x00 0x00>;
			interrupts = <0x00 0x1d4 0x01>;
			interrupt-names = "tpg1";
			camss-supply = <0x310>;
			regulator-names = "camss";
			reg-cam-base = <0xf7000>;
			reg = <0xacf7000 0x400>;
			reg-names = "tpg1";
			compatible = "qcom,cam-tpg103";
			phy-id = <0x01>;
			cell-index = <0x0e>;
		};

		qcom,cam-icp {
			icp_use_pil;
			icp_pc_en;
			status = "ok";
			num-bps = <0x01>;
			num-ipe = <0x01>;
			num-lx7 = <0x01>;
			compat-hw-name = "qcom,lx7\0qcom,ipe0\0qcom,bps";
			compatible = "qcom,cam-icp";
		};

		qcom,lx7 {
			phandle = <0x3b6>;
			status = "ok";
			cam_hw_pid = <0x0b>;
			qos-val = <0xa0a>;
			ubwc-bps-write-cfg = <0x61cf 0x61ef>;
			ubwc-bps-fetch-cfg = <0x6173 0x617b>;
			ubwc-ipe-write-cfg = <0x61cf 0x61ef>;
			ubwc-ipe-fetch-cfg = <0x6173 0x617b>;
			fw_name = "CAMERA_ICP";
			clock-control-debugfs = "true";
			src-clock-name = "icp_clk_src";
			nrt-device;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			clock-rates = <0x17d78400 0x00 0x1c9c3800 0x00 0x23c34600 0x00 0x23c34600 0x00 0x23c34600 0x00>;
			clocks = <0x135 0x2a 0x135 0x29>;
			clock-names = "icp_clk_src\0icp_clk";
			memory-region = <0x205>;
			camss-supply = <0x310>;
			regulator-names = "camss";
			interrupts = <0x00 0x1cf 0x01>;
			interrupt-names = "lx7";
			reg-cam-base = <0x1000 0x1800 0x4000>;
			reg-names = "lx7_csr\0lx7_cirq\0lx7_wd0";
			reg = <0xac01000 0x400 0xac01800 0x400 0xac04000 0x1000>;
			compatible = "qcom,cam-lx7";
			cell-index = <0x00>;
		};

		qcom,cam-cre {
			status = "ok";
			num-cre = <0x01>;
			compat-hw-name = "qcom,cre";
			compatible = "qcom,cam-cre";
		};

		qcom,cre@acfa000 {
			phandle = <0x3b7>;
			status = "ok";
			cam_hw_pid = <0x0d 0x0c>;
			clock-control-debugfs = "true";
			src-clock-name = "cre_clk_src";
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			clock-rates = <0x00 0x11e1a300 0x00 0x00 0x18701a80 0x00 0x00 0x1b6b0b00 0x00 0x00 0x23c34600 0x00 0x00 0x29b92700 0x00>;
			clocks = <0x135 0x1b 0x135 0x1d 0x135 0x1c>;
			clock-names = "cre_ahb_clk\0cre_clk_src\0cre_clk";
			camss-supply = <0x310>;
			regulator-names = "camss";
			interrupt-names = "cre";
			interrupts = <0x00 0x1d5 0x01>;
			reg-cam-base = <0xfa000 0xfa400 0xfa700>;
			reg-names = "cre_top\0cre_bus_rd\0cre_bus_wr";
			reg = <0xacfa000 0x200 0xacfa400 0xb0 0xacfa700 0x300>;
			compatible = "qcom,cre";
			cell-index = <0x00>;
		};

		qcom,ipe0@ac42000 {
			phandle = <0x3b8>;
			status = "ok";
			cam_hw_pid = <0x10 0x02>;
			clock-control-debugfs = "true";
			src-clock-name = "ope0_clk_src";
			nrt-device;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			clock-rates = <0x00 0x5f5e100 0x00 0x11e1a300 0x00 0x8f0d180 0x00 0x18701a80 0x00 0xbebc200 0x00 0x1b6b0b00 0x00 0xe4e1c00 0x00 0x23c34600 0x00 0xe4e1c00 0x00 0x29b92700>;
			clocks = <0x135 0x35 0x135 0x36 0x135 0x37 0x135 0x38>;
			clock-names = "ope0_ahb_clk\0ope0_areg_clk\0ope0_clk\0ope0_clk_src";
			camss-supply = <0x310>;
			regulator-names = "camss";
			reg-cam-base = <0x42000>;
			reg-names = "ipe0_top";
			reg = <0xac42000 0x16000>;
			compatible = "qcom,cam-ipe680";
			cell-index = <0x00>;
		};

		qcom,bps@ac2c000 {
			phandle = <0x3b9>;
			status = "ok";
			cam_hw_pid = <0x11 0x03>;
			clock-control-debugfs = "true";
			src-clock-name = "bps_clk_src";
			nrt-device;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			clock-rates = <0x00 0x5f5e100 0x00 0x11e1a300 0x00 0x8f0d180 0x00 0x18701a80 0x00 0xbebc200 0x00 0x1b6b0b00 0x00 0xe4e1c00 0x00 0x23c34600 0x00 0xe4e1c00 0x00 0x29b92700>;
			clocks = <0x135 0x0b 0x135 0x0c 0x135 0x0d 0x135 0x0e>;
			clock-names = "bps_ahb_clk\0bps_areg_clk\0bps_clk\0bps_clk_src";
			camss-supply = <0x310>;
			regulator-names = "camss";
			reg-cam-base = <0x2c000>;
			reg-names = "bps_top";
			reg = <0xac2c000 0x8000>;
			compatible = "qcom,cam-bps680";
			cell-index = <0x00>;
		};

		qcom,msm-pcm {
			phandle = <0x401>;
			qcom,msm-pcm-dsp-id = <0x00>;
			compatible = "qcom,msm-pcm-dsp";
		};

		qcom,msm-pcm-routing {
			phandle = <0x402>;
			compatible = "qcom,msm-pcm-routing";
		};

		qcom,msm-compr-dsp {
			phandle = <0x403>;
			compatible = "qcom,msm-compr-dsp";
		};

		qcom,msm-pcm-low-latency {
			phandle = <0x404>;
			qcom,latency-level = "regular";
			qcom,msm-pcm-low-latency;
			qcom,msm-pcm-dsp-id = <0x01>;
			compatible = "qcom,msm-pcm-dsp";
		};

		qcom,msm-ultra-low-latency {
			phandle = <0x405>;
			qcom,latency-level = "ultra";
			qcom,msm-pcm-low-latency;
			qcom,msm-pcm-dsp-id = <0x02>;
			compatible = "qcom,msm-pcm-dsp";
		};

		qcom,msm-pcm-dsp-noirq {
			phandle = <0x406>;
			qcom,latency-level = "ultra";
			qcom,msm-pcm-low-latency;
			compatible = "qcom,msm-pcm-dsp-noirq";
		};

		qcom,msm-transcode-loopback {
			phandle = <0x407>;
			compatible = "qcom,msm-transcode-loopback";
		};

		qcom,msm-compress-dsp {
			phandle = <0x408>;
			compatible = "qcom,msm-compress-dsp";
		};

		qcom,msm-voip-dsp {
			phandle = <0x409>;
			compatible = "qcom,msm-voip-dsp";
		};

		qcom,msm-pcm-voice {
			phandle = <0x40a>;
			qcom,destroy-cvd;
			compatible = "qcom,msm-pcm-voice";
		};

		qcom,msm-stub-codec {
			phandle = <0x3d6>;
			compatible = "qcom,msm-stub-codec";
		};

		qcom,msm-dai-fe {
			compatible = "qcom,msm-dai-fe";
		};

		qcom,msm-pcm-afe {
			phandle = <0x40b>;
			compatible = "qcom,msm-pcm-afe";
		};

		qcom,msm-dai-q6-hdmi {
			phandle = <0x40c>;
			qcom,msm-dai-q6-dev-id = <0x08>;
			compatible = "qcom,msm-dai-q6-hdmi";
		};

		qcom,msm-dai-q6-dp {
			phandle = <0x40d>;
			qcom,msm-dai-q6-dev-id = <0x00>;
			compatible = "qcom,msm-dai-q6-hdmi";
		};

		qcom,msm-dai-q6-dp1 {
			phandle = <0x40e>;
			qcom,msm-dai-q6-dev-id = <0x01>;
			compatible = "qcom,msm-dai-q6-hdmi";
		};

		qcom,msm-pcm-loopback {
			phandle = <0x40f>;
			compatible = "qcom,msm-pcm-loopback";
		};

		qcom,msm-pcm-loopback-low-latency {
			phandle = <0x410>;
			qcom,msm-pcm-loopback-low-latency;
			compatible = "qcom,msm-pcm-loopback";
		};

		qcom,msm-pcm-dtmf {
			phandle = <0x411>;
			compatible = "qcom,msm-pcm-dtmf";
		};

		qcom,msm-dai-mi2s {
			phandle = <0x412>;
			compatible = "qcom,msm-dai-mi2s";

			qcom,msm-dai-q6-mi2s-prim {
				phandle = <0x413>;
				qcom,msm-mi2s-tx-lines = <0x00>;
				qcom,msm-mi2s-rx-lines = <0x03>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x00>;
				compatible = "qcom,msm-dai-q6-mi2s";
			};

			qcom,msm-dai-q6-mi2s-sec {
				phandle = <0x414>;
				qcom,msm-mi2s-tx-lines = <0x00>;
				qcom,msm-mi2s-rx-lines = <0x01>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x01>;
				compatible = "qcom,msm-dai-q6-mi2s";
			};

			qcom,msm-dai-q6-mi2s-tert {
				phandle = <0x415>;
				qcom,msm-mi2s-tx-lines = <0x03>;
				qcom,msm-mi2s-rx-lines = <0x00>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x02>;
				compatible = "qcom,msm-dai-q6-mi2s";
			};

			qcom,msm-dai-q6-mi2s-quat {
				phandle = <0x416>;
				qcom,msm-mi2s-tx-lines = <0x02>;
				qcom,msm-mi2s-rx-lines = <0x01>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x03>;
				compatible = "qcom,msm-dai-q6-mi2s";
			};

			qcom,msm-dai-q6-mi2s-quin {
				phandle = <0x417>;
				qcom,msm-mi2s-tx-lines = <0x02>;
				qcom,msm-mi2s-rx-lines = <0x01>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x04>;
				compatible = "qcom,msm-dai-q6-mi2s";
			};

			qcom,msm-dai-q6-mi2s-senary {
				phandle = <0x418>;
				qcom,msm-mi2s-tx-lines = <0x03>;
				qcom,msm-mi2s-rx-lines = <0x00>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x05>;
				compatible = "qcom,msm-dai-q6-mi2s";
			};
		};

		qcom,msm-dai-cdc-dma {
			phandle = <0x419>;
			compatible = "qcom,msm-dai-cdc-dma";

			qcom,msm-dai-wsa-cdc-dma-0-rx {
				phandle = <0x41a>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb000>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-wsa-cdc-dma-0-tx {
				phandle = <0x41b>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb001>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-wsa-cdc-dma-1-rx {
				phandle = <0x41c>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb002>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-wsa-cdc-dma-1-tx {
				phandle = <0x41d>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb003>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-wsa-cdc-dma-2-tx {
				phandle = <0x41e>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb005>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-va-cdc-dma-0-tx {
				phandle = <0x41f>;
				qcom,msm-dai-is-island-supported = <0x01>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb021>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-va-cdc-dma-1-tx {
				phandle = <0x420>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb023>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-va-cdc-dma-2-tx {
				phandle = <0x421>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb025>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-rx-cdc-dma-0-rx {
				phandle = <0x422>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb030>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-rx-cdc-dma-1-rx {
				phandle = <0x423>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb032>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-rx-cdc-dma-2-rx {
				phandle = <0x424>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb034>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-rx-cdc-dma-3-rx {
				phandle = <0x425>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb036>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-rx-cdc-dma-4-rx {
				phandle = <0x426>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb038>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-rx-cdc-dma-5-rx {
				phandle = <0x427>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb03a>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-rx-cdc-dma-6-rx {
				phandle = <0x428>;
				qcom,msm-cdc-dma-data-align = <0x01>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb03c>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-rx-cdc-dma-7-rx {
				phandle = <0x429>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb03e>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-tx-cdc-dma-0-tx {
				phandle = <0x42a>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb031>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-tx-cdc-dma-1-tx {
				phandle = <0x42b>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb033>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-tx-cdc-dma-2-tx {
				phandle = <0x42c>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb035>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-tx-cdc-dma-3-tx {
				phandle = <0x42d>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb037>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-tx-cdc-dma-4-tx {
				phandle = <0x42e>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb039>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-tx-cdc-dma-5-tx {
				phandle = <0x42f>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb03b>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};
		};

		qcom,msm-lsm-client {
			phandle = <0x430>;
			compatible = "qcom,msm-lsm-client";
		};

		qcom,msm-dai-q6 {
			compatible = "qcom,msm-dai-q6";

			qcom,msm-dai-q6-sb-7-rx {
				phandle = <0x431>;
				qcom,msm-dai-q6-slim-dev-id = <0x00>;
				qcom,msm-dai-q6-dev-id = <0x400e>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			qcom,msm-dai-q6-sb-7-tx {
				phandle = <0x432>;
				qcom,msm-dai-q6-slim-dev-id = <0x00>;
				qcom,msm-dai-q6-dev-id = <0x400f>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			qcom,msm-dai-q6-sb-8-tx {
				phandle = <0x433>;
				qcom,msm-dai-q6-slim-dev-id = <0x00>;
				qcom,msm-dai-q6-dev-id = <0x4011>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			qcom,msm-dai-q6-bt-sco-rx {
				phandle = <0x434>;
				qcom,msm-dai-q6-dev-id = <0x3000>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			qcom,msm-dai-q6-bt-sco-tx {
				phandle = <0x435>;
				qcom,msm-dai-q6-dev-id = <0x3001>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			qcom,msm-dai-q6-int-fm-rx {
				phandle = <0x436>;
				qcom,msm-dai-q6-dev-id = <0x3004>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			qcom,msm-dai-q6-int-fm-tx {
				phandle = <0x437>;
				qcom,msm-dai-q6-dev-id = <0x3005>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			qcom,msm-dai-q6-be-afe-pcm-rx {
				phandle = <0x438>;
				qcom,msm-dai-q6-dev-id = <0xe0>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			qcom,msm-dai-q6-be-afe-pcm-tx {
				phandle = <0x439>;
				qcom,msm-dai-q6-dev-id = <0xe1>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			qcom,msm-dai-q6-afe-proxy-rx {
				phandle = <0x43a>;
				qcom,msm-dai-q6-dev-id = <0xf1>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			qcom,msm-dai-q6-afe-proxy-tx {
				phandle = <0x43b>;
				qcom,msm-dai-q6-dev-id = <0xf0>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			qcom,msm-dai-q6-incall-record-rx {
				phandle = <0x43c>;
				qcom,msm-dai-q6-dev-id = <0x8003>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			qcom,msm-dai-q6-incall-record-tx {
				phandle = <0x43d>;
				qcom,msm-dai-q6-dev-id = <0x8004>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			qcom,msm-dai-q6-incall-music-rx {
				phandle = <0x43e>;
				qcom,msm-dai-q6-dev-id = <0x8005>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			qcom,msm-dai-q6-incall-music-2-rx {
				phandle = <0x43f>;
				qcom,msm-dai-q6-dev-id = <0x8002>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			qcom,msm-dai-q6-afe-proxy-tx-1 {
				phandle = <0x440>;
				qcom,msm-dai-q6-dev-id = <0xf2>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			qcom,msm-dai-q6-proxy-rx {
				phandle = <0x441>;
				qcom,msm-dai-q6-dev-id = <0x2002>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			qcom,msm-dai-q6-proxy-tx {
				phandle = <0x442>;
				qcom,msm-dai-q6-dev-id = <0x2003>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			qcom,msm-dai-q6-usb-audio-rx {
				phandle = <0x443>;
				qcom,msm-dai-q6-dev-id = <0x7000>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			qcom,msm-dai-q6-usb-audio-tx {
				phandle = <0x444>;
				qcom,msm-dai-q6-dev-id = <0x7001>;
				compatible = "qcom,msm-dai-q6-dev";
			};
		};

		qcom,msm-pcm-hostless {
			phandle = <0x445>;
			compatible = "qcom,msm-pcm-hostless";
		};

		qcom,audio-pkt-core-platform {
			phandle = <0x446>;
			compatible = "qcom,audio-pkt-core-platform";
		};

		qcom,msm-pri-auxpcm {
			phandle = <0x447>;
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			qcom,msm-auxpcm-interface = "primary";
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			compatible = "qcom,msm-auxpcm-dev";
		};

		qcom,msm-sec-auxpcm {
			phandle = <0x448>;
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			qcom,msm-auxpcm-interface = "secondary";
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			compatible = "qcom,msm-auxpcm-dev";
		};

		qcom,msm-tert-auxpcm {
			phandle = <0x449>;
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			qcom,msm-auxpcm-interface = "tertiary";
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			compatible = "qcom,msm-auxpcm-dev";
		};

		qcom,msm-quat-auxpcm {
			phandle = <0x44a>;
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			qcom,msm-auxpcm-interface = "quaternary";
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			compatible = "qcom,msm-auxpcm-dev";
		};

		qcom,msm-quin-auxpcm {
			phandle = <0x44b>;
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			qcom,msm-auxpcm-interface = "quinary";
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			compatible = "qcom,msm-auxpcm-dev";
		};

		qcom,msm-sen-auxpcm {
			phandle = <0x44c>;
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			qcom,msm-auxpcm-interface = "senary";
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			compatible = "qcom,msm-auxpcm-dev";
		};

		qcom,msm-hdmi-dba-codec-rx {
			phandle = <0x44d>;
			qcom,dba-bridge-chip = "adv7533";
			compatible = "qcom,msm-hdmi-dba-codec-rx";
		};

		qcom,msm-adsp-loader {
			phandle = <0x44e>;
			qcom,adsp-state = <0x00>;
			qcom,rproc-handle = <0x2d2>;
			compatible = "qcom,adsp-loader";
			status = "ok";
		};

		qcom,msm-adsp-notify {
			phandle = <0x44f>;
			qcom,rproc-handle = <0x2d2>;
			compatible = "qcom,adsp-notify";
			status = "ok";
		};

		qcom,msm-dai-tdm-pri-rx {
			phandle = <0x450>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9000>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-id = <0x9100>;
			compatible = "qcom,msm-dai-tdm";

			qcom,msm-dai-q6-tdm-pri-rx-0 {
				phandle = <0x451>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				qcom,msm-cpudai-tdm-dev-id = <0x9000>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		qcom,msm-dai-tdm-pri-tx {
			phandle = <0x452>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9001>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-id = <0x9101>;
			compatible = "qcom,msm-dai-tdm";

			qcom,msm-dai-q6-tdm-pri-tx-0 {
				phandle = <0x453>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				qcom,msm-cpudai-tdm-dev-id = <0x9001>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		qcom,msm-dai-tdm-sec-rx {
			phandle = <0x454>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9010>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-id = <0x9110>;
			compatible = "qcom,msm-dai-tdm";

			qcom,msm-dai-q6-tdm-sec-rx-0 {
				phandle = <0x455>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				qcom,msm-cpudai-tdm-dev-id = <0x9010>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		qcom,msm-dai-tdm-sec-tx {
			phandle = <0x456>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9011>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-id = <0x9111>;
			compatible = "qcom,msm-dai-tdm";

			qcom,msm-dai-q6-tdm-sec-tx-0 {
				phandle = <0x457>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				qcom,msm-cpudai-tdm-dev-id = <0x9011>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		qcom,msm-dai-tdm-tert-rx {
			phandle = <0x458>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9020>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-id = <0x9120>;
			compatible = "qcom,msm-dai-tdm";

			qcom,msm-dai-q6-tdm-tert-rx-0 {
				phandle = <0x459>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				qcom,msm-cpudai-tdm-dev-id = <0x9020>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		qcom,msm-dai-tdm-tert-tx {
			phandle = <0x45a>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9021>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-id = <0x9121>;
			compatible = "qcom,msm-dai-tdm";

			qcom,msm-dai-q6-tdm-tert-tx-0 {
				phandle = <0x45b>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				qcom,msm-cpudai-tdm-dev-id = <0x9021>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		qcom,msm-dai-tdm-quat-rx {
			phandle = <0x45c>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9030>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-id = <0x9130>;
			compatible = "qcom,msm-dai-tdm";

			qcom,msm-dai-q6-tdm-quat-rx-0 {
				phandle = <0x45d>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				qcom,msm-cpudai-tdm-dev-id = <0x9030>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		qcom,msm-dai-tdm-quat-tx {
			phandle = <0x45e>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9031>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-id = <0x9131>;
			compatible = "qcom,msm-dai-tdm";

			qcom,msm-dai-q6-tdm-quat-tx-0 {
				phandle = <0x45f>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				qcom,msm-cpudai-tdm-dev-id = <0x9031>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		qcom,msm-dai-tdm-quin-rx {
			phandle = <0x460>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9040>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-id = <0x9140>;
			compatible = "qcom,msm-dai-tdm";

			qcom,msm-dai-q6-tdm-quin-rx-0 {
				phandle = <0x461>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				qcom,msm-cpudai-tdm-dev-id = <0x9040>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		qcom,msm-dai-tdm-quin-tx {
			phandle = <0x462>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9041>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-id = <0x9141>;
			compatible = "qcom,msm-dai-tdm";

			qcom,msm-dai-q6-tdm-quin-tx-0 {
				phandle = <0x463>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				qcom,msm-cpudai-tdm-dev-id = <0x9041>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		qcom,msm-dai-tdm-sen-rx {
			phandle = <0x464>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9050>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-id = <0x9150>;
			compatible = "qcom,msm-dai-tdm";

			qcom,msm-dai-q6-tdm-sen-rx-0 {
				phandle = <0x465>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				qcom,msm-cpudai-tdm-dev-id = <0x9050>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		qcom,msm-dai-tdm-sen-tx {
			phandle = <0x466>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9051>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-id = <0x9151>;
			compatible = "qcom,msm-dai-tdm";

			qcom,msm-dai-q6-tdm-sen-tx-0 {
				phandle = <0x467>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				qcom,msm-cpudai-tdm-dev-id = <0x9051>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		qcom,msm-dai-q6-spdif-pri-rx {
			phandle = <0x468>;
			qcom,msm-dai-q6-dev-id = <0x5000>;
			compatible = "qcom,msm-dai-q6-spdif";
		};

		qcom,msm-dai-q6-spdif-pri-tx {
			phandle = <0x469>;
			qcom,msm-dai-q6-dev-id = <0x5001>;
			compatible = "qcom,msm-dai-q6-spdif";
		};

		qcom,msm-dai-q6-spdif-sec-rx {
			phandle = <0x46a>;
			qcom,msm-dai-q6-dev-id = <0x5002>;
			compatible = "qcom,msm-dai-q6-spdif";
		};

		qcom,msm-dai-q6-spdif-sec-tx {
			phandle = <0x46b>;
			qcom,msm-dai-q6-dev-id = <0x5003>;
			compatible = "qcom,msm-dai-q6-spdif";
		};

		qcom,msm-dai-q6-afe-loopback-tx {
			phandle = <0x46c>;
			qcom,msm-dai-q6-dev-id = <0x6001>;
			compatible = "qcom,msm-dai-q6-dev";
		};

		spf_core_platform {
			phandle = <0x46d>;
			compatible = "qcom,spf-core-platform";

			qcom,msm-audio-ion {
				phandle = <0x46e>;
				dma-coherent;
				qcom,smmu-sid-mask = <0x00 0x0f>;
				qcom,iommu-dma-addr-pool = <0x10000000 0x10000000>;
				iommus = <0x2f 0x1001 0x00>;
				qcom,smmu-enabled;
				qcom,smmu-version = <0x02>;
				compatible = "qcom,msm-audio-ion";
			};

			qcom,msm-audio-ion-cma {
				phandle = <0x46f>;
				compatible = "qcom,msm-audio-ion-cma";
			};

			lpi_pinctrl@3440000 {
				phandle = <0x3da>;
				clocks = <0x3ba 0x00>;
				clock-names = "lpass_audio_hw_vote";
				qcom,lpi-slew-offset-tbl = <0x00 0x02 0x04 0x08 0x0a 0x0c 0x00 0x00 0x00 0x00 0x10 0x12 0x00 0x00 0x06 0x14 0x16 0x00 0x00 0x00 0x00 0x00 0x00>;
				qcom,lpi-offset-tbl = <0x00 0x1000 0x2000 0x3000 0x4000 0x5000 0x6000 0x7000 0x8000 0x9000 0xa000 0xb000 0xc000 0xd000 0xe000 0xf000 0x10000 0x11000 0x12000 0x13000 0x14000 0x15000 0x16000>;
				#gpio-cells = <0x02>;
				gpio-controller;
				qcom,gpios-count = <0x17>;
				qcom,slew-reg = <0x34da000 0x00>;
				reg = <0x3440000 0x00>;
				compatible = "qcom,lpi-pinctrl";

				quat_mi2s_sck {

					quat_mi2s_sck_sleep {
						phandle = <0x59f>;

						mux {
							function = "func2";
							pins = "gpio0";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio0";
						};
					};

					quat_mi2s_sck_active {
						phandle = <0x5a0>;

						mux {
							function = "func2";
							pins = "gpio0";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio0";
						};
					};
				};

				quat_mi2s_ws {

					quat_mi2s_ws_sleep {
						phandle = <0x5a1>;

						mux {
							function = "func2";
							pins = "gpio1";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio1";
						};
					};

					quat_mi2s_ws_active {
						phandle = <0x5a2>;

						mux {
							function = "func2";
							pins = "gpio1";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio1";
						};
					};
				};

				quat_mi2s_sd0 {

					quat_mi2s_sd0_sleep {
						phandle = <0x5a3>;

						mux {
							function = "func2";
							pins = "gpio2";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio2";
						};
					};

					quat_mi2s_sd0_active {
						phandle = <0x5a4>;

						mux {
							function = "func2";
							pins = "gpio2";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio2";
						};
					};
				};

				quat_mi2s_sd1 {

					quat_mi2s_sd1_sleep {
						phandle = <0x5a5>;

						mux {
							function = "func2";
							pins = "gpio3";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio3";
						};
					};

					quat_mi2s_sd1_active {
						phandle = <0x5a6>;

						mux {
							function = "func2";
							pins = "gpio3";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio3";
						};
					};
				};

				quat_mi2s_sd2 {

					quat_mi2s_sd2_sleep {
						phandle = <0x5a7>;

						mux {
							function = "func2";
							pins = "gpio4";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio4";
						};
					};

					quat_mi2s_sd2_active {
						phandle = <0x5a8>;

						mux {
							function = "func2";
							pins = "gpio4";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio4";
						};
					};
				};

				quat_mi2s_sd3 {

					quat_mi2s_sd3_sleep {
						phandle = <0x5a9>;

						mux {
							function = "func3";
							pins = "gpio5";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio5";
						};
					};

					quat_mi2s_sd3_active {
						phandle = <0x5aa>;

						mux {
							function = "func3";
							pins = "gpio5";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio5";
						};
					};
				};

				lpi_i2s1_sck {

					lpi_i2s1_sck_sleep {
						phandle = <0x5ab>;

						mux {
							function = "func2";
							pins = "gpio6";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio6";
						};
					};

					lpi_i2s1_sck_active {
						phandle = <0x5ac>;

						mux {
							function = "func2";
							pins = "gpio6";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio6";
						};
					};
				};

				lpi_i2s1_ws {

					lpi_i2s1_ws_sleep {
						phandle = <0x5ad>;

						mux {
							function = "func2";
							pins = "gpio7";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio7";
						};
					};

					lpi_i2s1_ws_active {
						phandle = <0x5ae>;

						mux {
							function = "func2";
							pins = "gpio7";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio7";
						};
					};
				};

				lpi_i2s1_sd0 {

					lpi_i2s1_sd0_sleep {
						phandle = <0x5af>;

						mux {
							function = "func2";
							pins = "gpio8";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio8";
						};
					};

					lpi_i2s1_sd0_active {
						phandle = <0x5b0>;

						mux {
							function = "func2";
							pins = "gpio8";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio8";
						};
					};
				};

				lpi_i2s1_sd1 {

					lpi_i2s1_sd1_sleep {
						phandle = <0x5b1>;

						mux {
							function = "func2";
							pins = "gpio9";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio9";
						};
					};

					lpi_i2s1_sd1_active {
						phandle = <0x5b2>;

						mux {
							function = "func2";
							pins = "gpio9";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio9";
						};
					};
				};

				lpi_i2s2_sck {

					lpi_i2s2_sck_sleep {
						phandle = <0x5b3>;

						mux {
							function = "func1";
							pins = "gpio10";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio10";
						};
					};

					lpi_i2s2_sck_active {
						phandle = <0x5b4>;

						mux {
							function = "func1";
							pins = "gpio10";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio10";
						};
					};
				};

				lpi_i2s2_ws {

					lpi_i2s2_ws_sleep {
						phandle = <0x5b5>;

						mux {
							function = "func1";
							pins = "gpio11";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio11";
						};
					};

					lpi_i2s2_ws_active {
						phandle = <0x5b6>;

						mux {
							function = "func1";
							pins = "gpio11";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio11";
						};
					};
				};

				lpi_i2s2_sd0 {

					lpi_i2s2_sd0_sleep {
						phandle = <0x5b7>;

						mux {
							function = "func1";
							pins = "gpio15";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio15";
						};
					};

					lpi_i2s2_sd0_active {
						phandle = <0x5b8>;

						mux {
							function = "func1";
							pins = "gpio15";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio15";
						};
					};
				};

				lpi_i2s2_sd1 {

					lpi_i2s2_sd1_sleep {
						phandle = <0x5b9>;

						mux {
							function = "func1";
							pins = "gpio16";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio16";
						};
					};

					lpi_i2s2_sd1_active {
						phandle = <0x5ba>;

						mux {
							function = "func1";
							pins = "gpio16";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio16";
						};
					};
				};

				lpi_i2s3_sck {

					lpi_i2s3_sck_sleep {
						phandle = <0x5bb>;

						mux {
							function = "func1";
							pins = "gpio19";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio19";
						};
					};

					lpi_i2s3_sck_active {
						phandle = <0x5bc>;

						mux {
							function = "func1";
							pins = "gpio19";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio19";
						};
					};
				};

				lpi_i2s3_ws {

					lpi_i2s3_ws_sleep {
						phandle = <0x5bd>;

						mux {
							function = "func1";
							pins = "gpio20";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio20";
						};
					};

					lpi_i2s3_ws_active {
						phandle = <0x5be>;

						mux {
							function = "func1";
							pins = "gpio20";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio20";
						};
					};
				};

				lpi_i2s3_sd0 {

					lpi_i2s3_sd0_sleep {
						phandle = <0x5bf>;

						mux {
							function = "func1";
							pins = "gpio21";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio21";
						};
					};

					lpi_i2s3_sd0_active {
						phandle = <0x5c0>;

						mux {
							function = "func1";
							pins = "gpio21";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio21";
						};
					};
				};

				lpi_i2s3_sd1 {

					lpi_i2s3_sd1_sleep {
						phandle = <0x5c1>;

						mux {
							function = "func1";
							pins = "gpio22";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio22";
						};
					};

					lpi_i2s3_sd1_active {
						phandle = <0x5c2>;

						mux {
							function = "func1";
							pins = "gpio22";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio22";
						};
					};
				};

				quat_tdm_sck {

					quat_tdm_sck_sleep {
						phandle = <0x5c3>;

						mux {
							function = "func2";
							pins = "gpio0";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio0";
						};
					};

					quat_tdm_sck_active {
						phandle = <0x5c4>;

						mux {
							function = "func2";
							pins = "gpio0";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio0";
						};
					};
				};

				quat_tdm_ws {

					quat_tdm_ws_sleep {
						phandle = <0x5c5>;

						mux {
							function = "func2";
							pins = "gpio1";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio1";
						};
					};

					quat_tdm_ws_active {
						phandle = <0x5c6>;

						mux {
							function = "func2";
							pins = "gpio1";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio1";
						};
					};
				};

				quat_tdm_sd0 {

					quat_tdm_sd0_sleep {
						phandle = <0x5c7>;

						mux {
							function = "func2";
							pins = "gpio2";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio2";
						};
					};

					quat_tdm_sd0_active {
						phandle = <0x5c8>;

						mux {
							function = "func2";
							pins = "gpio2";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio2";
						};
					};
				};

				quat_tdm_sd1 {

					quat_tdm_sd1_sleep {
						phandle = <0x5c9>;

						mux {
							function = "func2";
							pins = "gpio3";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio3";
						};
					};

					quat_tdm_sd1_active {
						phandle = <0x5ca>;

						mux {
							function = "func2";
							pins = "gpio3";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio3";
						};
					};
				};

				quat_tdm_sd2 {

					quat_tdm_sd2_sleep {
						phandle = <0x5cb>;

						mux {
							function = "func2";
							pins = "gpio4";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio4";
						};
					};

					quat_tdm_sd2_active {
						phandle = <0x5cc>;

						mux {
							function = "func2";
							pins = "gpio4";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio4";
						};
					};
				};

				quat_tdm_sd3 {

					quat_tdm_sd3_sleep {
						phandle = <0x5cd>;

						mux {
							function = "func3";
							pins = "gpio5";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio5";
						};
					};

					quat_tdm_sd3_active {
						phandle = <0x5ce>;

						mux {
							function = "func3";
							pins = "gpio5";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio5";
						};
					};
				};

				lpi_tdm1_sck {

					lpi_tdm1_sck_sleep {
						phandle = <0x5cf>;

						mux {
							function = "func2";
							pins = "gpio6";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio6";
						};
					};

					lpi_tdm1_sck_active {
						phandle = <0x5d0>;

						mux {
							function = "func2";
							pins = "gpio6";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio6";
						};
					};
				};

				lpi_tdm1_ws {

					lpi_tdm1_ws_sleep {
						phandle = <0x5d1>;

						mux {
							function = "func2";
							pins = "gpio7";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio7";
						};
					};

					lpi_tdm1_ws_active {
						phandle = <0x5d2>;

						mux {
							function = "func2";
							pins = "gpio7";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio7";
						};
					};
				};

				lpi_tdm1_sd0 {

					lpi_tdm1_sd0_sleep {
						phandle = <0x5d3>;

						mux {
							function = "func2";
							pins = "gpio8";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio8";
						};
					};

					lpi_tdm1_sd0_active {
						phandle = <0x5d4>;

						mux {
							function = "func2";
							pins = "gpio8";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio8";
						};
					};
				};

				lpi_tdm1_sd1 {

					lpi_tdm1_sd1_sleep {
						phandle = <0x5d5>;

						mux {
							function = "func2";
							pins = "gpio9";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio9";
						};
					};

					lpi_tdm1_sd1_active {
						phandle = <0x5d6>;

						mux {
							function = "func2";
							pins = "gpio9";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio9";
						};
					};
				};

				lpi_tdm2_sck {

					lpi_tdm2_sck_sleep {
						phandle = <0x5d7>;

						mux {
							function = "func1";
							pins = "gpio10";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio10";
						};
					};

					lpi_tdm2_sck_active {
						phandle = <0x5d8>;

						mux {
							function = "func1";
							pins = "gpio10";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio10";
						};
					};
				};

				lpi_tdm2_ws {

					lpi_tdm2_ws_sleep {
						phandle = <0x5d9>;

						mux {
							function = "func1";
							pins = "gpio11";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio11";
						};
					};

					lpi_tdm2_ws_active {
						phandle = <0x5da>;

						mux {
							function = "func1";
							pins = "gpio11";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio11";
						};
					};
				};

				lpi_tdm2_sd0 {

					lpi_tdm2_sd0_sleep {
						phandle = <0x5db>;

						mux {
							function = "func1";
							pins = "gpio15";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio15";
						};
					};

					lpi_tdm2_sd0_active {
						phandle = <0x5dc>;

						mux {
							function = "func1";
							pins = "gpio15";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio15";
						};
					};
				};

				lpi_tdm2_sd1 {

					lpi_tdm2_sd1_sleep {
						phandle = <0x5dd>;

						mux {
							function = "func1";
							pins = "gpio16";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio16";
						};
					};

					lpi_tdm2_sd1_active {
						phandle = <0x5de>;

						mux {
							function = "func1";
							pins = "gpio16";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio16";
						};
					};
				};

				lpi_tdm3_sck {

					lpi_tdm3_sck_sleep {
						phandle = <0x5df>;

						mux {
							function = "func1";
							pins = "gpio19";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio19";
						};
					};

					lpi_tdm3_sck_active {
						phandle = <0x5e0>;

						mux {
							function = "func1";
							pins = "gpio19";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio19";
						};
					};
				};

				lpi_tdm3_ws {

					lpi_tdm3_ws_sleep {
						phandle = <0x5e1>;

						mux {
							function = "func1";
							pins = "gpio20";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio20";
						};
					};

					lpi_tdm3_ws_active {
						phandle = <0x5e2>;

						mux {
							function = "func1";
							pins = "gpio20";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio20";
						};
					};
				};

				lpi_tdm3_sd0 {

					lpi_tdm3_sd0_sleep {
						phandle = <0x5e3>;

						mux {
							function = "func1";
							pins = "gpio21";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio21";
						};
					};

					lpi_tdm3_sd0_active {
						phandle = <0x5e4>;

						mux {
							function = "func1";
							pins = "gpio21";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio21";
						};
					};
				};

				lpi_tdm3_sd1 {

					lpi_tdm3_sd1_sleep {
						phandle = <0x5e5>;

						mux {
							function = "func1";
							pins = "gpio22";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio22";
						};
					};

					lpi_tdm3_sd1_active {
						phandle = <0x5e6>;

						mux {
							function = "func1";
							pins = "gpio22";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio22";
						};
					};
				};

				quat_aux_sck {

					quat_aux_sck_sleep {
						phandle = <0x5e7>;

						mux {
							function = "func2";
							pins = "gpio0";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio0";
						};
					};

					quat_aux_sck_active {
						phandle = <0x5e8>;

						mux {
							function = "func2";
							pins = "gpio0";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio0";
						};
					};
				};

				quat_aux_ws {

					quat_aux_ws_sleep {
						phandle = <0x5e9>;

						mux {
							function = "func2";
							pins = "gpio1";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio1";
						};
					};

					quat_aux_ws_active {
						phandle = <0x5ea>;

						mux {
							function = "func2";
							pins = "gpio1";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio1";
						};
					};
				};

				quat_aux_sd0 {

					quat_aux_sd0_sleep {
						phandle = <0x5eb>;

						mux {
							function = "func2";
							pins = "gpio2";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio2";
						};
					};

					quat_aux_sd0_active {
						phandle = <0x5ec>;

						mux {
							function = "func2";
							pins = "gpio2";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio2";
						};
					};
				};

				quat_aux_sd1 {

					quat_aux_sd1_sleep {
						phandle = <0x5ed>;

						mux {
							function = "func2";
							pins = "gpio3";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio3";
						};
					};

					quat_aux_sd1_active {
						phandle = <0x5ee>;

						mux {
							function = "func2";
							pins = "gpio3";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio3";
						};
					};
				};

				quat_aux_sd2 {

					quat_aux_sd2_sleep {
						phandle = <0x5ef>;

						mux {
							function = "func2";
							pins = "gpio4";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio4";
						};
					};

					quat_aux_sd2_active {
						phandle = <0x5f0>;

						mux {
							function = "func2";
							pins = "gpio4";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio4";
						};
					};
				};

				quat_aux_sd3 {

					quat_aux_sd3_sleep {
						phandle = <0x5f1>;

						mux {
							function = "func3";
							pins = "gpio5";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio5";
						};
					};

					quat_aux_sd3_active {
						phandle = <0x5f2>;

						mux {
							function = "func3";
							pins = "gpio5";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio5";
						};
					};
				};

				lpi_aux1_sck {

					lpi_aux1_sck_sleep {
						phandle = <0x5f3>;

						mux {
							function = "func2";
							pins = "gpio6";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio6";
						};
					};

					lpi_aux1_sck_active {
						phandle = <0x5f4>;

						mux {
							function = "func2";
							pins = "gpio6";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio6";
						};
					};
				};

				lpi_aux1_ws {

					lpi_aux1_ws_sleep {
						phandle = <0x5f5>;

						mux {
							function = "func2";
							pins = "gpio7";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio7";
						};
					};

					lpi_aux1_ws_active {
						phandle = <0x5f6>;

						mux {
							function = "func2";
							pins = "gpio7";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio7";
						};
					};
				};

				lpi_aux1_sd0 {

					lpi_aux1_sd0_sleep {
						phandle = <0x5f7>;

						mux {
							function = "func2";
							pins = "gpio8";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio8";
						};
					};

					lpi_aux1_sd0_active {
						phandle = <0x5f8>;

						mux {
							function = "func2";
							pins = "gpio8";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio8";
						};
					};
				};

				lpi_aux1_sd1 {

					lpi_aux1_sd1_sleep {
						phandle = <0x5f9>;

						mux {
							function = "func2";
							pins = "gpio9";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio9";
						};
					};

					lpi_aux1_sd1_active {
						phandle = <0x5fa>;

						mux {
							function = "func2";
							pins = "gpio9";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio9";
						};
					};
				};

				lpi_aux2_sck {

					lpi_aux2_sck_sleep {
						phandle = <0x5fb>;

						mux {
							function = "func1";
							pins = "gpio10";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio10";
						};
					};

					lpi_aux2_sck_active {
						phandle = <0x5fc>;

						mux {
							function = "func1";
							pins = "gpio10";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio10";
						};
					};
				};

				lpi_aux2_ws {

					lpi_aux2_ws_sleep {
						phandle = <0x5fd>;

						mux {
							function = "func1";
							pins = "gpio11";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio11";
						};
					};

					lpi_aux2_ws_active {
						phandle = <0x5fe>;

						mux {
							function = "func1";
							pins = "gpio11";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio11";
						};
					};
				};

				lpi_aux2_sd0 {

					lpi_aux2_sd0_sleep {
						phandle = <0x5ff>;

						mux {
							function = "func1";
							pins = "gpio15";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio15";
						};
					};

					lpi_aux2_sd0_active {
						phandle = <0x600>;

						mux {
							function = "func1";
							pins = "gpio15";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio15";
						};
					};
				};

				lpi_aux2_sd1 {

					lpi_aux2_sd1_sleep {
						phandle = <0x601>;

						mux {
							function = "func1";
							pins = "gpio16";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio16";
						};
					};

					lpi_aux2_sd1_active {
						phandle = <0x602>;

						mux {
							function = "func1";
							pins = "gpio16";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio16";
						};
					};
				};

				lpi_aux3_sck {

					lpi_aux3_sck_sleep {
						phandle = <0x603>;

						mux {
							function = "func1";
							pins = "gpio19";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio19";
						};
					};

					lpi_aux3_sck_active {
						phandle = <0x604>;

						mux {
							function = "func1";
							pins = "gpio19";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio19";
						};
					};
				};

				lpi_aux3_ws {

					lpi_aux3_ws_sleep {
						phandle = <0x605>;

						mux {
							function = "func1";
							pins = "gpio20";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio20";
						};
					};

					lpi_aux3_ws_active {
						phandle = <0x606>;

						mux {
							function = "func1";
							pins = "gpio20";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio20";
						};
					};
				};

				lpi_aux3_sd0 {

					lpi_aux3_sd0_sleep {
						phandle = <0x607>;

						mux {
							function = "func1";
							pins = "gpio21";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio21";
						};
					};

					lpi_aux3_sd0_active {
						phandle = <0x608>;

						mux {
							function = "func1";
							pins = "gpio21";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio21";
						};
					};
				};

				lpi_aux3_sd1 {

					lpi_aux3_sd1_sleep {
						phandle = <0x609>;

						mux {
							function = "func1";
							pins = "gpio22";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio22";
						};
					};

					lpi_aux3_sd1_active {
						phandle = <0x60a>;

						mux {
							function = "func1";
							pins = "gpio22";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio22";
						};
					};
				};

				wsa_swr_clk_pin {

					wsa_swr_clk_sleep {
						phandle = <0x57b>;

						mux {
							function = "func2";
							pins = "gpio10";
						};

						config {
							bias-pull-down;
							input-enable;
							drive-strength = <0x02>;
							pins = "gpio10";
						};
					};

					wsa_swr_clk_active {
						phandle = <0x579>;

						mux {
							function = "func2";
							pins = "gpio10";
						};

						config {
							bias-disable;
							slew-rate = <0x01>;
							drive-strength = <0x02>;
							pins = "gpio10";
						};
					};
				};

				wsa_swr_data_pin {

					wsa_swr_data_sleep {
						phandle = <0x57c>;

						mux {
							function = "func2";
							pins = "gpio11";
						};

						config {
							bias-pull-down;
							input-enable;
							drive-strength = <0x02>;
							pins = "gpio11";
						};
					};

					wsa_swr_data_active {
						phandle = <0x57a>;

						mux {
							function = "func2";
							pins = "gpio11";
						};

						config {
							bias-bus-hold;
							slew-rate = <0x01>;
							drive-strength = <0x02>;
							pins = "gpio11";
						};
					};
				};

				wsa2_swr_clk_pin {

					wsa2_swr_clk_sleep {
						phandle = <0x57f>;

						mux {
							function = "func2";
							pins = "gpio15";
						};

						config {
							bias-pull-down;
							input-enable;
							drive-strength = <0x02>;
							pins = "gpio15";
						};
					};

					wsa2_swr_clk_active {
						phandle = <0x57d>;

						mux {
							function = "func2";
							pins = "gpio15";
						};

						config {
							bias-disable;
							slew-rate = <0x01>;
							drive-strength = <0x02>;
							pins = "gpio15";
						};
					};
				};

				wsa2_swr_data_pin {

					wsa2_swr_data_sleep {
						phandle = <0x580>;

						mux {
							function = "func2";
							pins = "gpio16";
						};

						config {
							bias-pull-down;
							input-enable;
							drive-strength = <0x02>;
							pins = "gpio16";
						};
					};

					wsa2_swr_data_active {
						phandle = <0x57e>;

						mux {
							function = "func2";
							pins = "gpio16";
						};

						config {
							bias-bus-hold;
							slew-rate = <0x01>;
							drive-strength = <0x02>;
							pins = "gpio16";
						};
					};
				};

				tx_swr_clk_sleep {
					phandle = <0x58b>;

					mux {
						bias-pull-down;
						input-enable;
						function = "func1";
						pins = "gpio0";
					};

					config {
						drive-strength = <0x02>;
						pins = "gpio0";
					};
				};

				tx_swr_clk_active {
					phandle = <0x587>;

					mux {
						function = "func1";
						pins = "gpio0";
					};

					config {
						bias-disable;
						slew-rate = <0x01>;
						drive-strength = <0x04>;
						pins = "gpio0";
					};
				};

				tx_swr_data0_sleep {
					phandle = <0x58c>;

					mux {
						function = "func1";
						pins = "gpio1";
					};

					config {
						bias-bus-hold;
						input-enable;
						drive-strength = <0x02>;
						pins = "gpio1";
					};
				};

				tx_swr_data0_active {
					phandle = <0x588>;

					mux {
						function = "func1";
						pins = "gpio1";
					};

					config {
						bias-bus-hold;
						slew-rate = <0x01>;
						drive-strength = <0x04>;
						pins = "gpio1";
					};
				};

				tx_swr_data1_sleep {
					phandle = <0x58d>;

					mux {
						function = "func1";
						pins = "gpio2";
					};

					config {
						bias-pull-down;
						input-enable;
						drive-strength = <0x02>;
						pins = "gpio2";
					};
				};

				tx_swr_data1_active {
					phandle = <0x589>;

					mux {
						function = "func1";
						pins = "gpio2";
					};

					config {
						bias-bus-hold;
						slew-rate = <0x01>;
						drive-strength = <0x04>;
						pins = "gpio2";
					};
				};

				tx_swr_data2_sleep {
					phandle = <0x58e>;

					mux {
						function = "func1";
						pins = "gpio14";
					};

					config {
						bias-pull-down;
						input-enable;
						drive-strength = <0x02>;
						pins = "gpio14";
					};
				};

				tx_swr_data2_active {
					phandle = <0x58a>;

					mux {
						function = "func1";
						pins = "gpio14";
					};

					config {
						bias-bus-hold;
						slew-rate = <0x01>;
						drive-strength = <0x04>;
						pins = "gpio14";
					};
				};

				rx_swr_clk_sleep {
					phandle = <0x584>;

					mux {
						function = "func1";
						pins = "gpio3";
					};

					config {
						bias-pull-down;
						input-enable;
						drive-strength = <0x02>;
						pins = "gpio3";
					};
				};

				rx_swr_clk_active {
					phandle = <0x581>;

					mux {
						function = "func1";
						pins = "gpio3";
					};

					config {
						bias-disable;
						slew-rate = <0x01>;
						drive-strength = <0x02>;
						pins = "gpio3";
					};
				};

				rx_swr_data_sleep {
					phandle = <0x585>;

					mux {
						function = "func1";
						pins = "gpio4";
					};

					config {
						bias-pull-down;
						input-enable;
						drive-strength = <0x02>;
						pins = "gpio4";
					};
				};

				rx_swr_data_active {
					phandle = <0x582>;

					mux {
						function = "func1";
						pins = "gpio4";
					};

					config {
						bias-bus-hold;
						slew-rate = <0x01>;
						drive-strength = <0x02>;
						pins = "gpio4";
					};
				};

				rx_swr_data1_sleep {
					phandle = <0x586>;

					mux {
						function = "func1";
						pins = "gpio5";
					};

					config {
						bias-pull-down;
						input-enable;
						drive-strength = <0x02>;
						pins = "gpio5";
					};
				};

				rx_swr_data1_active {
					phandle = <0x583>;

					mux {
						function = "func1";
						pins = "gpio5";
					};

					config {
						bias-bus-hold;
						slew-rate = <0x01>;
						drive-strength = <0x02>;
						pins = "gpio5";
					};
				};

				dmic01_clk_active {
					phandle = <0x58f>;

					mux {
						function = "func1";
						pins = "gpio6";
					};

					config {
						output-high;
						drive-strength = <0x08>;
						pins = "gpio6";
					};
				};

				dmic01_clk_sleep {
					phandle = <0x591>;

					mux {
						function = "func1";
						pins = "gpio6";
					};

					config {
						output-low;
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio6";
					};
				};

				dmic01_data_active {
					phandle = <0x590>;

					mux {
						function = "func1";
						pins = "gpio7";
					};

					config {
						input-enable;
						drive-strength = <0x08>;
						pins = "gpio7";
					};
				};

				dmic01_data_sleep {
					phandle = <0x592>;

					mux {
						function = "func1";
						pins = "gpio7";
					};

					config {
						input-enable;
						pull-down;
						drive-strength = <0x02>;
						pins = "gpio7";
					};
				};

				dmic23_clk_active {
					phandle = <0x593>;

					mux {
						function = "func1";
						pins = "gpio8";
					};

					config {
						output-high;
						drive-strength = <0x08>;
						pins = "gpio8";
					};
				};

				dmic23_clk_sleep {
					phandle = <0x595>;

					mux {
						function = "func1";
						pins = "gpio8";
					};

					config {
						output-low;
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio8";
					};
				};

				dmic23_data_active {
					phandle = <0x594>;

					mux {
						function = "func1";
						pins = "gpio9";
					};

					config {
						input-enable;
						drive-strength = <0x08>;
						pins = "gpio9";
					};
				};

				dmic23_data_sleep {
					phandle = <0x596>;

					mux {
						function = "func1";
						pins = "gpio9";
					};

					config {
						input-enable;
						pull-down;
						drive-strength = <0x02>;
						pins = "gpio9";
					};
				};

				dmic45_clk_active {
					phandle = <0x597>;

					mux {
						function = "func1";
						pins = "gpio12";
					};

					config {
						output-high;
						drive-strength = <0x08>;
						pins = "gpio12";
					};
				};

				dmic45_clk_sleep {
					phandle = <0x599>;

					mux {
						function = "func1";
						pins = "gpio12";
					};

					config {
						output-low;
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio12";
					};
				};

				dmic45_data_active {
					phandle = <0x598>;

					mux {
						function = "func1";
						pins = "gpio13";
					};

					config {
						input-enable;
						drive-strength = <0x08>;
						pins = "gpio13";
					};
				};

				dmic45_data_sleep {
					phandle = <0x59a>;

					mux {
						function = "func1";
						pins = "gpio13";
					};

					config {
						input-enable;
						pull-down;
						drive-strength = <0x02>;
						pins = "gpio13";
					};
				};

				dmic67_clk_active {
					phandle = <0x59b>;

					mux {
						function = "func1";
						pins = "gpio17";
					};

					config {
						output-high;
						drive-strength = <0x08>;
						pins = "gpio17";
					};
				};

				dmic67_clk_sleep {
					phandle = <0x59d>;

					mux {
						function = "func1";
						pins = "gpio17";
					};

					config {
						output-low;
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio17";
					};
				};

				dmic67_data_active {
					phandle = <0x59c>;

					mux {
						function = "func1";
						pins = "gpio18";
					};

					config {
						input-enable;
						drive-strength = <0x08>;
						pins = "gpio18";
					};
				};

				dmic67_data_sleep {
					phandle = <0x59e>;

					mux {
						function = "func1";
						pins = "gpio18";
					};

					config {
						input-enable;
						pull-down;
						drive-strength = <0x02>;
						pins = "gpio18";
					};
				};
			};

			lpass-cdc {
				phandle = <0x3c9>;
				#size-cells = <0x01>;
				#address-cells = <0x01>;
				qcom,lpass-cdc-version = <0x06>;
				qcom,num-macros = <0x03>;
				clocks = <0x3bb 0x00 0x3ba 0x00>;
				clock-names = "lpass_core_hw_vote\0lpass_audio_hw_vote";
				compatible = "qcom,lpass-cdc";

				lpass-cdc-clk-rsc-mngr {
					clocks = <0x55e 0x00 0x55f 0x00 0x560 0x00 0x561 0x00 0x562 0x00 0x563 0x00 0x564 0x00 0x565 0x00>;
					clock-names = "tx_core_clk\0rx_core_clk\0wsa_core_clk\0va_core_clk\0wsa2_core_clk\0rx_tx_core_clk\0wsa_tx_core_clk\0wsa2_tx_core_clk";
					qcom,va_mclk_mode_muxsel = <0x3420000>;
					qcom,wsa_mclk_mode_muxsel = <0x33a20e0>;
					qcom,rx_mclk_mode_muxsel = <0x33a40d8>;
					qcom,fs-gen-sequence = <0x3000 0x01 0x01 0x3004 0x03 0x03 0x3004 0x03 0x01 0x3080 0x02 0x02>;
					compatible = "qcom,lpass-cdc-clk-rsc-mngr";
				};

				va-macro@33F0000 {
					phandle = <0x60b>;
					qcom,va-swr-gpios = <0x566>;
					qcom,is-used-swr-gpio = <0x01>;
					qcom,default-clk-id = <0x00>;
					qcom,va-island-mode-muxsel = <0x3420000>;
					qcom,va-clk-mux-select = <0x01>;
					qcom,va-dmic-sample-rate = <0x927c0>;
					clocks = <0x3ba 0x00>;
					clock-names = "lpass_audio_hw_vote";
					reg = <0x33f0000 0x00>;
					compatible = "qcom,lpass-cdc-va-macro";

					va_swr_master {
						phandle = <0x60c>;
						qcom,is-always-on = <0x01>;
						qcom,swr-mstr-irq-wakeup-capable = <0x01>;
						qcom,swr-clock-stop-mode0 = <0x01>;
						qcom,swr-num-dev = <0x05>;
						qcom,swr-port-mapping = <0x01 0x22 0x01 0x01 0x23 0x02 0x01 0x24 0x04 0x01 0x25 0x08 0x02 0x26 0x01 0x02 0x27 0x02 0x02 0x28 0x04 0x02 0x29 0x08 0x03 0x2a 0x01 0x03 0x2b 0x02 0x03 0x2c 0x04 0x03 0x2d 0x08>;
						qcom,swr-num-ports = <0x03>;
						qcom,swr-wakeup-required = <0x01>;
						interrupt-names = "swr_master_irq\0swr_wake_irq";
						interrupts = <0x00 0x1f0 0x04 0x00 0x208 0x04>;
						swrm-io-base = <0x33b0000 0x00>;
						qcom,mipi-sdw-block-packing-mode = <0x01>;
						qcom,swr_master_id = <0x03>;
						clocks = <0x3ba 0x00>;
						clock-names = "lpass_audio_hw_vote";
						#size-cells = <0x00>;
						#address-cells = <0x02>;
						compatible = "qcom,swr-mstr";

						wcd938x-tx-slave {
							phandle = <0x573>;
							status = "disabled";
							reg = <0x0d 0x1170223>;
							compatible = "qcom,wcd938x-slave";
						};

						wcd937x-tx-slave {
							phandle = <0x571>;
							reg = <0x0a 0x1170223>;
							compatible = "qcom,wcd937x-slave";
							status = "okay";
						};
					};
				};

				tx-macro@3220000 {
					phandle = <0x60d>;
					qcom,is-used-swr-gpio = <0x00>;
					qcom,tx-dmic-sample-rate = <0x249f00>;
					qcom,default-clk-id = <0x00>;
					reg = <0x3220000 0x00>;
					compatible = "qcom,lpass-cdc-tx-macro";
				};

				rx-macro@3200000 {
					phandle = <0x60e>;
					clocks = <0x568 0x00>;
					clock-names = "rx_mclk2_2x_clk";
					qcom,default-clk-id = <0x05>;
					qcom,rx-bcl-pmic-params = [00 03 48];
					qcom,rx_mclk_mode_muxsel = <0x33a40d8>;
					qcom,rx-swr-gpios = <0x567>;
					reg = <0x3200000 0x00>;
					compatible = "qcom,lpass-cdc-rx-macro";

					rx_swr_master {
						phandle = <0x60f>;
						qcom,swr-clock-stop-mode0 = <0x01>;
						qcom,swr-num-dev = <0x02>;
						qcom,swr-port-mapping = <0x01 0x09 0x01 0x01 0x0a 0x02 0x02 0x0d 0x01 0x03 0x0b 0x01 0x03 0x0c 0x02 0x04 0x0e 0x01 0x05 0x0f 0x01 0x05 0x10 0x02 0x06 0x21 0x01>;
						qcom,swr-num-ports = <0x06>;
						interrupt-names = "swr_master_irq";
						interrupts = <0x00 0x9b 0x04>;
						swrm-io-base = <0x3210000 0x00>;
						qcom,mipi-sdw-block-packing-mode = <0x01>;
						qcom,swr_master_id = <0x02>;
						clocks = <0x3ba 0x00>;
						clock-names = "lpass_audio_hw_vote";
						#size-cells = <0x00>;
						#address-cells = <0x02>;
						compatible = "qcom,swr-mstr";

						wcd938x-rx-slave {
							phandle = <0x572>;
							status = "disabled";
							reg = <0x0d 0x1170224>;
							compatible = "qcom,wcd938x-slave";
						};

						wcd937x-rx-slave {
							phandle = <0x570>;
							reg = <0x0a 0x1170224>;
							compatible = "qcom,wcd937x-slave";
							status = "okay";
						};
					};
				};

				wsa-macro@3240000 {
					phandle = <0x610>;
					#cooling-cells = <0x02>;
					qcom,thermal-max-state = <0x0b>;
					qcom,default-clk-id = <0x06>;
					qcom,wsa-bcl-pmic-params = [00 03 48];
					qcom,wsa-swr-gpios = <0x569>;
					reg = <0x3240000 0x00>;
					compatible = "qcom,lpass-cdc-wsa-macro";
					status = "disabled";

					wsa_swr_master {
						phandle = <0x611>;
						qcom,dynamic-port-map-supported = <0x00>;
						qcom,swr-num-dev = <0x01>;
						qcom,swr-port-mapping = <0x01 0x01 0x01 0x02 0x02 0x0f 0x03 0x03 0x03 0x04 0x05 0x01 0x05 0x06 0x0f 0x06 0x07 0x03 0x07 0x04 0x03 0x08 0x08 0x03>;
						qcom,swr-clock-stop-mode0 = <0x00>;
						qcom,swr-num-ports = <0x08>;
						interrupt-names = "swr_master_irq";
						interrupts = <0x00 0xaa 0x04>;
						swrm-io-base = <0x3250000 0x00>;
						qcom,mipi-sdw-block-packing-mode = <0x00>;
						qcom,swr_master_id = <0x01>;
						clocks = <0x3ba 0x00>;
						clock-names = "lpass_audio_hw_vote";
						#size-cells = <0x00>;
						#address-cells = <0x02>;
						compatible = "qcom,swr-mstr";

						wsa883x@02170221 {
							phandle = <0x612>;
							sound-name-prefix = "SpkrLeft";
							qcom,cdc-static-supplies = "cdc-vdd-1p8";
							qcom,cdc-vdd-1p8-current = <0x4e20>;
							qcom,cdc-vdd-1p8-voltage = <0x1b7740 0x1b7740>;
							cdc-vdd-1p8-supply = <0x127>;
							qcom,lpass-cdc-handle = <0x3c9>;
							qcom,spkr-sd-n-node = <0x56a>;
							reg = <0x02 0x2170221>;
							compatible = "qcom,wsa883x";
							status = "disabled";
						};

						wsa883x@02170222 {
							phandle = <0x613>;
							sound-name-prefix = "SpkrRight";
							qcom,cdc-static-supplies = "cdc-vdd-1p8";
							qcom,cdc-vdd-1p8-current = <0x4e20>;
							qcom,cdc-vdd-1p8-voltage = <0x1b7740 0x1b7740>;
							cdc-vdd-1p8-supply = <0x127>;
							qcom,lpass-cdc-handle = <0x3c9>;
							qcom,spkr-sd-n-node = <0x56b>;
							reg = <0x02 0x2170222>;
							compatible = "qcom,wsa883x";
							status = "disabled";
						};

						wsa881x@21170213 {
							phandle = <0x578>;
							sound-name-prefix = "SpkrRight";
							qcom,cdc-static-supplies = "cdc-vdd-1p8";
							qcom,cdc-vdd-1p8-current = <0x4e20>;
							qcom,cdc-vdd-1p8-voltage = <0x1b7740 0x1b7740>;
							cdc-vdd-1p8-supply = <0x127>;
							wsa_dev_index = <0x01>;
							qcom,lpass-cdc-handle = <0x3c9>;
							qcom,spkr-sd-n-node = <0x56a>;
							reg = <0x10 0x21170213>;
							compatible = "qcom,wsa881x";
							status = "okay";
						};
					};
				};

				wsa2-macro@31E0000 {
					phandle = <0x614>;
					status = "disabled";
					#cooling-cells = <0x02>;
					qcom,thermal-max-state = <0x0b>;
					qcom,default-clk-id = <0x07>;
					qcom,wsa2-bcl-pmic-params = [00 03 48];
					qcom,wsa2-swr-gpios = <0x56c>;
					reg = <0x31e0000 0x00>;
					compatible = "qcom,lpass-cdc-wsa2-macro";

					wsa2_swr_master {
						phandle = <0x615>;
						qcom,dynamic-port-map-supported = <0x00>;
						qcom,swr-num-dev = <0x02>;
						qcom,swr-port-mapping = <0x01 0x01 0x01 0x02 0x02 0x0f 0x03 0x03 0x03 0x04 0x05 0x01 0x05 0x06 0x0f 0x06 0x07 0x03 0x07 0x04 0x03 0x08 0x08 0x03>;
						qcom,swr-clock-stop-mode0 = <0x01>;
						qcom,swr-num-ports = <0x08>;
						interrupt-names = "swr_master_irq";
						interrupts = <0x00 0xab 0x04>;
						swrm-io-base = <0x31f0000 0x00>;
						qcom,mipi-sdw-block-packing-mode = <0x00>;
						qcom,swr_master_id = <0x04>;
						clocks = <0x3ba 0x00>;
						clock-names = "lpass_audio_hw_vote";
						#size-cells = <0x00>;
						#address-cells = <0x02>;
						compatible = "qcom,swr-mstr";

						wsa883x@02170221 {
							phandle = <0x616>;
							sound-name-prefix = "Spkr2Left";
							qcom,cdc-static-supplies = "cdc-vdd-1p8";
							qcom,cdc-vdd-1p8-current = <0x4e20>;
							qcom,cdc-vdd-1p8-voltage = <0x1b7740 0x1b7740>;
							cdc-vdd-1p8-supply = <0x127>;
							qcom,lpass-cdc-handle = <0x3c9>;
							qcom,spkr-sd-n-node = <0x56d>;
							reg = <0x02 0x2170221>;
							compatible = "qcom,wsa883x_2";
						};

						wsa883x@02170222 {
							phandle = <0x617>;
							sound-name-prefix = "Spkr2Right";
							qcom,cdc-static-supplies = "cdc-vdd-1p8";
							qcom,cdc-vdd-1p8-current = <0x4e20>;
							qcom,cdc-vdd-1p8-voltage = <0x1b7740 0x1b7740>;
							cdc-vdd-1p8-supply = <0x127>;
							qcom,lpass-cdc-handle = <0x3c9>;
							qcom,spkr-sd-n-node = <0x56e>;
							reg = <0x02 0x2170222>;
							compatible = "qcom,wsa883x_2";
						};
					};
				};

				wcd937x-codec {
					phandle = <0x577>;
					qcom,cdc-on-demand-supplies = "cdc-vdd-buck";
					qcom,cdc-static-supplies = "cdc-vdd-rxtx\0cdc-vddpx";
					qcom,cdc-micbias3-mv = <0xa8c>;
					qcom,cdc-micbias2-mv = <0xa8c>;
					qcom,cdc-micbias1-mv = <0xa8c>;
					qcom,cdc-vdd-mic-bias-current = <0x1a68>;
					qcom,cdc-vdd-mic-bias-voltage = <0x387520 0x387520>;
					qcom,cdc-vdd-buck-current = <0x58296>;
					qcom,cdc-vdd-buck-voltage = <0x1b7740 0x1b7740>;
					cdc-vdd-buck-supply = <0x2a4>;
					qcom,cdc-vddpx-current = <0x3642>;
					qcom,cdc-vddpx-voltage = <0x1b7740 0x1b7740>;
					cdc-vddpx-supply = <0x127>;
					qcom,cdc-vdd-rxtx-current = <0x3642>;
					qcom,cdc-vdd-rxtx-voltage = <0x1b7740 0x1b7740>;
					cdc-vdd-rxtx-supply = <0x127>;
					qcom,tx-slave = <0x571>;
					qcom,rx-slave = <0x570>;
					qcom,wcd-rst-gpio-node = <0x56f>;
					qcom,swr-tx-port-params = <0x01 0x00 0x00 0x01 0x01 0x00 0x01 0x00 0x00 0x01 0x01 0x00 0x01 0x00 0x01 0x00 0x00 0x01 0x02 0x00 0x01 0x00 0x02 0x00 0x01 0x00 0x01 0x00 0x01 0x00 0x01 0x00>;
					qcom,tx_swr_ch_map = <0x00 0x12 0x01 0x493e00 0x22 0x01 0x13 0x01 0x493e00 0x26 0x01 0x14 0x02 0x493e00 0x27 0x02 0x16 0x01 0x00 0x25 0x02 0x17 0x02 0x00 0x26 0x02 0x11 0x04 0x493e00 0x27 0x03 0x18 0x01 0x00 0x28 0x03 0x19 0x02 0x00 0x29 0x03 0x1a 0x04 0x00 0x2a 0x03 0x1b 0x08 0x00 0x2b>;
					qcom,rx_swr_ch_map = <0x00 0x09 0x01 0x00 0x09 0x00 0x0a 0x02 0x00 0x0a 0x01 0x0d 0x01 0x00 0x0d 0x02 0x0b 0x01 0x00 0x0b 0x02 0x0c 0x02 0x00 0x0c 0x03 0x0e 0x01 0x00 0x0e 0x04 0x0f 0x01 0x00 0x0f 0x04 0x10 0x02 0x00 0x10>;
					qcom,split-codec = <0x01>;
					compatible = "qcom,wcd937x-codec";
					status = "okay";
				};

				wcd938x-codec {
					phandle = <0x618>;
					status = "disabled";
					qcom,cdc-static-supplies = "cdc-vdd-rxtx\0cdc-vddio\0cdc-vdd-buck";
					qcom,cdc-micbias4-mv = <0xa8c>;
					qcom,cdc-micbias3-mv = <0xa8c>;
					qcom,cdc-micbias2-mv = <0xa8c>;
					qcom,cdc-micbias1-mv = <0xa8c>;
					qcom,cdc-vdd-mic-bias-current = <0x7530>;
					qcom,cdc-vdd-mic-bias-voltage = "\02K\0\02K";
					qcom,cdc-vdd-buck-current = <0x9eb10>;
					qcom,cdc-vdd-buck-voltage = <0x1b7740 0x1b7740>;
					cdc-vdd-buck-supply = <0x2a4>;
					qcom,cdc-vddio-current = <0x7530>;
					qcom,cdc-vddio-voltage = <0x1b7740 0x1b7740>;
					cdc-vddio-supply = <0x127>;
					qcom,cdc-vdd-rxtx-current = <0x7530>;
					qcom,cdc-vdd-rxtx-voltage = <0x1b7740 0x1b7740>;
					cdc-vdd-rxtx-supply = <0x127>;
					qcom,tx-slave = <0x573>;
					qcom,rx-slave = <0x572>;
					qcom,wcd-rst-gpio-node = <0x56f>;
					qcom,swr-tx-port-params = <0x00 0x01 0x00 0x02 0x01 0x00 0x01 0x00 0x00 0x01 0x01 0x00 0x01 0x00 0x01 0x00 0x00 0x01 0x02 0x00 0x01 0x00 0x02 0x00 0x01 0x00 0x01 0x00 0x01 0x00 0x01 0x00>;
					qcom,tx_swr_ch_map = <0x00 0x12 0x01 0x00 0x22 0x00 0x13 0x02 0x00 0x23 0x01 0x14 0x01 0x00 0x24 0x01 0x15 0x02 0x00 0x25 0x02 0x16 0x01 0x00 0x26 0x02 0x17 0x02 0x00 0x27 0x02 0x11 0x04 0x00 0x28 0x02 0x18 0x04 0x00 0x28 0x02 0x19 0x08 0x00 0x29 0x03 0x1a 0x01 0x00 0x2a 0x03 0x1b 0x02 0x00 0x2b 0x03 0x1c 0x04 0x00 0x2c 0x03 0x1d 0x08 0x00 0x2d>;
					qcom,rx_swr_ch_map = <0x00 0x09 0x01 0x00 0x09 0x00 0x0a 0x02 0x00 0x0a 0x01 0x0d 0x01 0x00 0x0d 0x02 0x0b 0x01 0x00 0x0b 0x02 0x0c 0x02 0x00 0x0c 0x03 0x0e 0x01 0x00 0x0e 0x04 0x0f 0x01 0x00 0x0f 0x04 0x10 0x02 0x00 0x10>;
					qcom,split-codec = <0x01>;
					compatible = "qcom,wcd938x-codec";
				};
			};

			sound {
				phandle = <0x619>;
				qcom,wsa881x-support = <0x01>;
				qcom,upd_ear_pa_reg_addr = <0x300a>;
				qcom,upd_lpass_reg_addr = <0x418 0x33b0300>;
				qcom,upd_backends_used = "wcd";
				qcom,msm_audio_ssr_devs = <0x3d9 0x3da 0x3c9>;
				qcom,wsa-max-devs = <0x00>;
				asoc-codec-names = "msm-stub-codec.1\0lpass-cdc\0wcd937x_codec\0wsa-codec1";
				asoc-codec = <0x3d6 0x3c9 0x577 0x578>;
				qcom,cdc-dmic45-gpios = <0x576>;
				qcom,cdc-dmic23-gpios = <0x575>;
				qcom,cdc-dmic01-gpios = <0x574>;
				qcom,msm-mbhc-gnd-swh = <0x01>;
				qcom,msm-mbhc-hphl-swh = <0x01>;
				qcom,msm-mbhc-usbc-audio-supported = <0x00>;
				qcom,audio-routing = "AMIC1\0Analog Mic1\0AMIC1\0MIC BIAS1\0AMIC2\0Analog Mic2\0AMIC2\0MIC BIAS2\0AMIC3\0Analog Mic3\0AMIC3\0MIC BIAS3\0TX DMIC0\0Digital Mic0\0TX DMIC0\0MIC BIAS3\0TX DMIC1\0Digital Mic1\0TX DMIC1\0MIC BIAS3\0TX DMIC2\0Digital Mic2\0TX DMIC2\0MIC BIAS1\0TX DMIC3\0Digital Mic3\0TX DMIC3\0MIC BIAS1\0IN1_HPHL\0HPHL_OUT\0IN2_HPHR\0HPHR_OUT\0IN3_AUX\0AUX_OUT\0RX_TX DEC0_INP\0TX DEC0 MUX\0RX_TX DEC1_INP\0TX DEC1 MUX\0RX_TX DEC2_INP\0TX DEC2 MUX\0RX_TX DEC3_INP\0TX DEC3 MUX\0TX SWR_INPUT\0WCD_TX_OUTPUT\0VA SWR_INPUT\0VA_SWR_CLK\0VA SWR_INPUT\0WCD_TX_OUTPUT\0VA_AIF1 CAP\0VA_SWR_CLK\0VA_AIF2 CAP\0VA_SWR_CLK\0VA_AIF3 CAP\0VA_SWR_CLK";
				qcom,mi2s-clk-attribute = <0x01 0x01 0x01 0x01 0x01 0x01>;
				qcom,tdm-clk-attribute = <0x01 0x01 0x01 0x01 0x01 0x01>;
				qcom,wcn-btfm = <0x01>;
				qcom,tdm-max-slots = <0x08>;
				qcom,mi2s-tdm-is-hw-vote-needed = <0x01 0x00 0x01 0x00 0x00 0x00>;
				qcom,msm-mi2s-master = <0x01 0x01 0x01 0x01 0x01 0x01>;
				qcom,model = "ravelin-qrd-snd-card";
				fsa4480-i2c-handle = <0x33c>;
				clocks = <0x3ba 0x00>;
				clock-names = "lpass_audio_hw_vote";
				qcom,afe-rxtx-lb = <0x00>;
				qcom,ext-disp-audio-rx = <0x00>;
				qcom,wcn-bt = <0x00>;
				qcom,auxpcm-audio-intf = <0x01>;
				qcom,mi2s-audio-intf = <0x01>;
				compatible = "qcom,waipio-asoc-snd";
			};

			wsa_swr_clk_data_pinctrl {
				phandle = <0x569>;
				#gpio-cells = <0x00>;
				qcom,lpi-gpios;
				pinctrl-1 = <0x57b 0x57c>;
				pinctrl-0 = <0x579 0x57a>;
				pinctrl-names = "aud_active\0aud_sleep";
				compatible = "qcom,msm-cdc-pinctrl";
			};

			wsa2_swr_clk_data_pinctrl {
				phandle = <0x56c>;
				#gpio-cells = <0x00>;
				qcom,lpi-gpios;
				pinctrl-1 = <0x57f 0x580>;
				pinctrl-0 = <0x57d 0x57e>;
				pinctrl-names = "aud_active\0aud_sleep";
				compatible = "qcom,msm-cdc-pinctrl";
			};

			rx_swr_clk_data_pinctrl {
				phandle = <0x567>;
				#gpio-cells = <0x00>;
				qcom,lpi-gpios;
				pinctrl-1 = <0x584 0x585 0x586>;
				pinctrl-0 = <0x581 0x582 0x583>;
				pinctrl-names = "aud_active\0aud_sleep";
				compatible = "qcom,msm-cdc-pinctrl";
			};

			tx_swr_clk_data_pinctrl {
				phandle = <0x566>;
				#gpio-cells = <0x00>;
				qcom,lpi-gpios;
				pinctrl-1 = <0x58b 0x58c 0x58d 0x58e>;
				pinctrl-0 = <0x587 0x588 0x589 0x58a>;
				pinctrl-names = "aud_active\0aud_sleep";
				compatible = "qcom,msm-cdc-pinctrl";
			};

			cdc_dmic01_pinctrl {
				phandle = <0x574>;
				#gpio-cells = <0x00>;
				qcom,lpi-gpios;
				pinctrl-1 = <0x591 0x592>;
				pinctrl-0 = <0x58f 0x590>;
				pinctrl-names = "aud_active\0aud_sleep";
				compatible = "qcom,msm-cdc-pinctrl";
			};

			cdc_dmic23_pinctrl {
				phandle = <0x575>;
				#gpio-cells = <0x00>;
				qcom,lpi-gpios;
				pinctrl-1 = <0x595 0x596>;
				pinctrl-0 = <0x593 0x594>;
				pinctrl-names = "aud_active\0aud_sleep";
				compatible = "qcom,msm-cdc-pinctrl";
			};

			cdc_dmic45_pinctrl {
				phandle = <0x576>;
				#gpio-cells = <0x00>;
				qcom,lpi-gpios;
				pinctrl-1 = <0x599 0x59a>;
				pinctrl-0 = <0x597 0x598>;
				pinctrl-names = "aud_active\0aud_sleep";
				compatible = "qcom,msm-cdc-pinctrl";
			};

			cdc_dmic67_pinctrl {
				phandle = <0x61a>;
				#gpio-cells = <0x00>;
				qcom,lpi-gpios;
				pinctrl-1 = <0x59d 0x59e>;
				pinctrl-0 = <0x59b 0x59c>;
				pinctrl-names = "aud_active\0aud_sleep";
				compatible = "qcom,msm-cdc-pinctrl";
			};
		};

		vote_lpass_core_hw {
			phandle = <0x3bb>;
			status = "disabled";
			#clock-cells = <0x01>;
			qcom,codec-ext-clk-src = <0x09>;
			compatible = "qcom,audio-ref-clk";
		};

		vote_lpass_audio_hw {
			phandle = <0x3ba>;
			#clock-cells = <0x01>;
			qcom,codec-ext-clk-src = <0x0b>;
			compatible = "qcom,audio-ref-clk";
		};

		wsa_spkr_en1_pinctrl {
			phandle = <0x56a>;
			pinctrl-1 = <0x2f3>;
			pinctrl-0 = <0x2f4>;
			pinctrl-names = "aud_active\0aud_sleep";
			compatible = "qcom,msm-cdc-pinctrl";
		};

		wsa_spkr_en2_pinctrl {
			phandle = <0x56b>;
			pinctrl-1 = <0x2f5>;
			pinctrl-0 = <0x2f6>;
			pinctrl-names = "aud_active\0aud_sleep";
			compatible = "qcom,msm-cdc-pinctrl";
		};

		wsa2_spkr_en1_pinctrl {
			phandle = <0x56d>;
			pinctrl-1 = <0x2f3>;
			pinctrl-0 = <0x2f4>;
			pinctrl-names = "aud_active\0aud_sleep";
			compatible = "qcom,msm-cdc-pinctrl";
			status = "disabled";
		};

		wsa2_spkr_en2_pinctrl {
			phandle = <0x56e>;
			pinctrl-1 = <0x2f5>;
			pinctrl-0 = <0x2f6>;
			pinctrl-names = "aud_active\0aud_sleep";
			compatible = "qcom,msm-cdc-pinctrl";
			status = "disabled";
		};

		msm_cdc_pinctrl@54 {
			phandle = <0x56f>;
			pinctrl-1 = <0x2f8>;
			pinctrl-0 = <0x2f7>;
			pinctrl-names = "aud_active\0aud_sleep";
			compatible = "qcom,msm-cdc-pinctrl";
		};

		va_core_clk {
			phandle = <0x561>;
			#clock-cells = <0x01>;
			qcom,codec-lpass-clk-id = <0x307>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-ext-clk-src = <0x02>;
			compatible = "qcom,audio-ref-clk";
		};

		wsa_core_clk {
			phandle = <0x560>;
			#clock-cells = <0x01>;
			qcom,codec-lpass-clk-id = <0x309>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-ext-clk-src = <0x03>;
			compatible = "qcom,audio-ref-clk";
		};

		wsa2_core_clk {
			phandle = <0x562>;
			#clock-cells = <0x01>;
			qcom,codec-lpass-clk-id = <0x310>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-ext-clk-src = <0x0c>;
			compatible = "qcom,audio-ref-clk";
		};

		rx_core_clk {
			phandle = <0x55f>;
			#clock-cells = <0x01>;
			qcom,codec-lpass-clk-id = <0x30e>;
			qcom,codec-lpass-ext-clk-freq = <0x1588800>;
			qcom,codec-ext-clk-src = <0x05>;
			compatible = "qcom,audio-ref-clk";
		};

		rx_core_tx_clk {
			phandle = <0x563>;
			#clock-cells = <0x01>;
			qcom,codec-lpass-clk-id = <0x312>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-ext-clk-src = <0x0d>;
			compatible = "qcom,audio-ref-clk";
		};

		tx_core_clk {
			phandle = <0x55e>;
			#clock-cells = <0x01>;
			qcom,codec-lpass-clk-id = <0x30c>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-ext-clk-src = <0x07>;
			compatible = "qcom,audio-ref-clk";
		};

		wsa_core_tx_clk {
			phandle = <0x564>;
			#clock-cells = <0x01>;
			qcom,codec-lpass-clk-id = <0x314>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-ext-clk-src = <0x0e>;
			compatible = "qcom,audio-ref-clk";
		};

		wsa2_core_tx_clk {
			phandle = <0x565>;
			#clock-cells = <0x01>;
			qcom,codec-lpass-clk-id = <0x316>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-ext-clk-src = <0x0f>;
			compatible = "qcom,audio-ref-clk";
		};

		rx_mclk2_2x_clk {
			phandle = <0x568>;
			#clock-cells = <0x01>;
			qcom,codec-lpass-clk-id = <0x318>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-ext-clk-src = <0x10>;
			compatible = "qcom,audio-ref-clk";
		};

		qcom,mdss_mdp@ae00000 {
			phandle = <0x4ed>;
			qcom,sde-vm-exclude-reg-names = "sid_phys";
			qcom,sde-has-idle-pc;
			qcom,sde-ib-bw-vote = <0x2625a0 0x00 0x186a00>;
			interconnect-names = "qcom,sde-data-bus0\0qcom,sde-ebi-bus\0qcom,sde-reg-bus";
			interconnects = <0x28 0x17 0x25 0x234 0x29 0x03 0x29 0x200 0x25 0x02 0x3d 0x20c>;
			#list-cells = <0x01>;
			#power-domain-cells = <0x00>;
			clock-max-rate = <0x00 0x00 0x243d5800 0x243d5800 0x124f800 0x243d5800 0x11e1a300>;
			clock-rate = <0x00 0x00 0x1e28f280 0x1e28f280 0x124f800 0x1e28f280 0xbebc200>;
			clock-names = "gcc_bus\0iface_clk\0branch_clk\0core_clk\0vsync_clk\0lut_clk\0rot_clk";
			clocks = <0x24 0x17 0x12a 0x03 0x12a 0x0c 0x12a 0x0d 0x12a 0x19 0x12a 0x0f 0x12a 0x14>;
			qcom,sde-reg-bus,vectors-KBps = <0x00 0x00 0x00 0x12110 0x00 0x4c4b40 0x00 0x9402a0>;
			qcom,sde-secure-sid-mask = <0x801 0xc01>;
			qcom,sde-reg-dma-clk-ctrl = <0x2bc 0x14>;
			qcom,sde-reg-dma-xin-id = <0x07>;
			qcom,sde-reg-dma-trigger-off = <0x119c>;
			qcom,sde-reg-dma-version = <0x20000>;
			qcom,sde-reg-dma-id = <0x00 0x01>;
			qcom,sde-reg-dma-off = <0x00 0x400>;
			qcom,sde-qos-cpu-irq-latency = <0x12c>;
			qcom,sde-qos-cpu-dma-latency = <0x12c>;
			qcom,sde-qos-cpu-mask-performance = <0x0f>;
			qcom,sde-qos-cpu-mask = <0x03>;
			qcom,sde-cdp-setting = <0x01 0x01 0x01 0x00>;
			qcom,sde-creq-lut = <0x1223344 0x45566777 0x112236 0x67777777 0x1223344 0x45566777 0x112236 0x67777777 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x123445 0x56677777 0x123667 0x77777777 0x123445 0x56677777 0x123667 0x77777777 0x2344455 0x56667777 0x2366677 0x77777777 0x2344455 0x56667777 0x2366677 0x77777777 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x2344455 0x56667777 0x2366677 0x77777777 0x123445 0x56677777 0x123667 0x77777777>;
			qcom,sde-safe-lut = <0xf800 0xf800 0x00 0x00 0x00 0xe000 0xe000 0xe000 0xe000 0x00 0x00 0x00 0xe000 0xe000>;
			qcom,sde-danger-lut = <0x3fffff 0x3fffff 0x00 0x00 0x00 0x3ffffff 0x3ffffff 0x3ffffff 0x3ffffff 0x00 0x00 0x00 0x3ffffff 0x3ffffff>;
			qcom,sde-qos-refresh-rates = <0x78 0xf0>;
			qcom,sde-vbif-qos-lutdma-remap = <0x03 0x03 0x03 0x03 0x04 0x04 0x04 0x06 0x03 0x03 0x03 0x03 0x04 0x04 0x04 0x06>;
			qcom,sde-vbif-qos-rt-remap = <0x03 0x03 0x04 0x04 0x05 0x05 0x06 0x06 0x03 0x03 0x04 0x04 0x05 0x05 0x06 0x06>;
			qcom,sde-vbif-dynamic-ot-wr-limit = <0x3b53800 0x02 0x76a7000 0x06 0x1da9c000 0x10>;
			qcom,sde-vbif-default-ot-wr-limit = <0x20>;
			qcom,sde-vbif-memtype-1 = <0x03 0x03 0x03 0x03 0x03 0x03>;
			qcom,sde-vbif-memtype-0 = <0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03>;
			qcom,sde-vbif-id = <0x00>;
			qcom,sde-vbif-size = <0x1040>;
			qcom,sde-vbif-off = <0x00>;
			qcom,sde-uidle-size = <0x70>;
			qcom,sde-uidle-off = <0x80000>;
			qcom,sde-lm-noise-version = <0x10000>;
			qcom,sde-lm-noise-off = <0x320>;
			qcom,sde-num-ddr-channels = <0x02>;
			qcom,sde-num-nrt-paths = <0x00>;
			qcom,sde-dram-channels = <0x02>;
			qcom,sde-min-dram-ib-kbps = <0x186a00>;
			qcom,sde-min-llcc-ib-kbps = <0x00>;
			qcom,sde-min-core-ib-kbps = <0x2625a0>;
			qcom,sde-max-bw-high-kbps = <0x08 0x70ea40 0x07 0x6acfc0>;
			qcom,sde-max-bw-low-kbps = <0x08 0x61a800 0x07 0x401640>;
			qcom,sde-max-trusted-vm-displays = <0x01>;
			qcom,sde-has-dim-layer;
			qcom,sde-pipe-order-version = <0x01>;
			qcom,sde-has-src-split;
			qcom,sde-has-cdp;
			qcom,sde-panic-per-pipe;
			qcom,sde-smart-panel-align-mode = <0x0c>;
			qcom,sde-macrotile-mode = <0x00>;
			qcom,sde-ubwc-static = <0x01>;
			qcom,sde-ubwc-bw-calc-version = <0x01>;
			qcom,sde-ubwc-swizzle = <0x06>;
			qcom,sde-ubwc-version = <0x200>;
			qcom,sde-highest-bank-bit = <0x08 0x02 0x07 0x01>;
			qcom,sde-mixer-blendstages = <0x05>;
			qcom,sde-vig-sspp-linewidth = <0x1400>;
			qcom,sde-sspp-linewidth = <0x1000>;
			qcom,sde-mixer-linewidth = <0xa00>;
			qcom,sde-sspp-qseed-off = <0xa00>;
			qcom,sde-qseed-scalar-version = <0x3001>;
			qcom,sde-qseed-sw-lib-rev = "qseedv3lite";
			qcom,sde-csc-type = "csc-10bit";
			qcom,sde-sspp-csc-off = <0x1a00>;
			qcom,sde-sspp-clk-status = <0x2b0 0x00 0x2b0 0x0c>;
			qcom,sde-sspp-clk-ctrl = <0x2ac 0x00 0x2ac 0x08>;
			qcom,sde-max-per-pipe-bw-kbps = <0x3e8fa0 0x3e8fa0 0x3567e0 0x3567e0>;
			qcom,sde-ddr-type = <0x08 0x07>;
			qcom,sde-mixer-blend-op-off = <0x20 0x38 0x50 0x68 0x80 0x98 0xb0 0xc8 0xe0 0xf8 0x110>;
			qcom,sde-mixer-pair-mask = <0x00>;
			qcom,sde-smart-dma-rev = "smart_dma_v2p5";
			qcom,sde-sspp-smart-dma-priority = <0x02 0x01>;
			qcom,sde-sspp-excl-rect = <0x01 0x01>;
			qcom,sde-sspp-xin-id = <0x00 0x01>;
			qcom,sde-sspp-src-size = <0x328>;
			qcom,sde-sspp-off = <0x5000 0x25000>;
			qcom,sde-sspp-type = "vig\0dma";
			qcom,sde-dither-size = <0x20>;
			qcom,sde-dither-version = <0x20000>;
			qcom,sde-dither-off = <0xe0>;
			qcom,sde-dsc-linewidth = <0xa00>;
			qcom,sde-dsc-native422-supp = <0x01>;
			qcom,sde-dsc-ctl-size = <0x10>;
			qcom,sde-dsc-ctl = <0xf00>;
			qcom,sde-dsc-enc-size = <0x100>;
			qcom,sde-dsc-enc = <0x100>;
			qcom,sde-dsc-hw-rev = "dsc_1_2";
			qcom,sde-dsc-size = <0x10>;
			qcom,sde-dsc-off = <0x81000>;
			qcom,sde-pp-size = <0xd4>;
			qcom,sde-pp-slave = <0x00>;
			qcom,sde-pp-off = <0x6a000>;
			qcom,sde-intf-tear-irq-off = <0x00 0x36800>;
			qcom,sde-intf-type = "none\0dsi";
			qcom,sde-intf-size = <0x2c4>;
			qcom,sde-intf-off = <0x00 0x36000>;
			qcom,sde-dspp-rc-mem-size = <0xaa0>;
			qcom,sde-dspp-rc-size = <0x100>;
			qcom,sde-dspp-rc-off = <0x15800>;
			qcom,sde-dspp-rc-version = <0x10000>;
			qcom,sde-dspp-size = <0x1800>;
			qcom,sde-dspp-off = <0x55000>;
			qcom,sde-dspp-top-size = <0x80>;
			qcom,sde-dspp-top-off = <0x1300>;
			qcom,sde-mixer-display-pref = "primary";
			qcom,sde-mixer-size = <0x400>;
			qcom,sde-mixer-off = <0x45000>;
			qcom,sde-ctl-display-pref = "primary";
			qcom,sde-ctl-size = <0x204>;
			qcom,sde-ctl-off = <0x16000>;
			qcom,sde-len = <0x494>;
			qcom,sde-off = <0x1000>;
			#cooling-cells = <0x02>;
			#interrupt-cells = <0x01>;
			interrupt-controller;
			interrupts = <0x00 0x53 0x04>;
			reg-names = "mdp_phys\0vbif_phys\0regdma_phys\0sid_phys";
			reg = <0xae00000 0x84000 0xaeb0000 0x2008 0xaeac000 0x800 0xae8f000 0x30>;
			compatible = "qcom,sde-kms";
			connectors = <0x626 0x4f5 0x4f6 0x4f1>;

			qcom,sde-sspp-vig-blocks {

				vcm@0 {
					qcom,sde-vig-qseed-size = <0xe0>;
					qcom,sde-vig-qseed-off = <0xa00>;
					qcom,sde-vig-csc-off = <0x1a00>;
					qcom,sde-vig-top-off = <0xa00>;
					cell-index = <0x00>;
				};
			};

			qcom,sde-dspp-blocks {
				qcom,sde-dspp-dither = <0x82c 0x10007>;
				qcom,sde-dspp-gc = <0x17c0 0x10008>;
				qcom,sde-dspp-pcc = <0x1700 0x40000>;
				qcom,sde-dspp-vlut = <0xa00 0x10008>;
				qcom,sde-dspp-sixzone = <0x900 0x10007>;
				qcom,sde-dspp-hist = <0x800 0x10007>;
				qcom,sde-dspp-memcolor = <0x880 0x10007>;
				qcom,sde-dspp-hsic = <0x800 0x10007>;
				qcom,sde-dspp-igc = <0x1260 0x40000>;
			};

			qcom,mdss_dsi_sim_cmd {
				phandle = <0x627>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,panel-supply-entries = <0x61b>;
				qcom,ulps-enabled;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,panel-ack-disabled;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-te-using-wd;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-t-clk-pre = <0x27>;
				qcom,mdss-dsi-t-clk-post = <0x03>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-panel-mode-switch;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-name = "Simulator cmd mode dsi panel";

				qcom,mdss-dsi-display-timings {

					timing@2 {
						qcom,partial-update-enabled = "single_roi";
						qcom,panel-roi-alignment = <0x21c 0x28 0x21c 0x28 0x21c 0x28>;
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 1d 08 07 17 22 08 08 08 02 04 00 19 0d];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0xf0000100>;
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x28>;
						qcom,mdss-dsi-v-front-porch = <0x2e4>;
						qcom,mdss-dsi-v-back-porch = <0x64>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,mdss-dsi-h-back-porch = <0x1cc>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						cell-index = <0x00>;
					};

					timing@3 {
						qcom,partial-update-enabled = "single_roi";
						qcom,panel-roi-alignment = <0x168 0x14 0x168 0x14 0x168 0x14>;
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 17 05 05 14 1f 06 06 06 02 04 00 14 0b];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x168>;
						qcom,mdss-dsc-slice-height = <0x28>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0xf0000100>;
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x28>;
						qcom,mdss-dsi-v-front-porch = <0x564>;
						qcom,mdss-dsi-v-back-porch = <0x64>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,mdss-dsi-h-back-porch = <0x348>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-panel-height = <0x500>;
						qcom,mdss-dsi-panel-width = <0x2d0>;
						cell-index = <0x01>;
					};

					timing@4 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 2b 0b 0b 1c 27 0b 0c 0b 02 04 00 23 10];
						qcom,src-chroma-format = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsc-version = <0x12>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,mdss-dsi-panel-framerate = <0x5a>;
						qcom,mdss-dsi-v-pulse-width = <0x28>;
						qcom,mdss-dsi-v-front-porch = <0x2e4>;
						qcom,mdss-dsi-v-back-porch = <0x64>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,mdss-dsi-h-back-porch = <0x1cc>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						cell-index = <0x02>;
					};

					timing@7 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 3b 0f 0f 18 15 0f 0f 0d 02 04 00 2d 12];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x28>;
						qcom,mdss-dsi-v-front-porch = <0x2e4>;
						qcom,mdss-dsi-v-back-porch = <0x64>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,mdss-dsi-h-back-porch = <0x1cc>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						cell-index = <0x03>;
					};
				};
			};

			qcom,mdss_dsi_sim_video {
				phandle = <0x628>;
				qcom,platform-reset-gpio = <0x126 0x5c 0x00>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,panel-supply-entries = <0x61b>;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-lp11-init;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-name = "Simulator video mode dsi panel";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 18 06 06 15 20 06 06 07 02 04 00 15 0b];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [39 01 00 00 00 00 02 00 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 00 00];
						qcom,mdss-dsi-panel-framerate = <0x5a>;
						qcom,mdss-dsi-v-pulse-width = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x36>;
						qcom,mdss-dsi-v-back-porch = <0x0c>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x14>;
						qcom,mdss-dsi-h-back-porch = <0xc4>;
						qcom,mdss-dsi-h-front-porch = <0x62>;
						qcom,mdss-dsi-panel-height = <0x99c>;
						qcom,mdss-dsi-panel-width = <0x438>;
					};
				};
			};

			qcom,mdss_dsi_sim_dsc_10b_cmd {
				phandle = <0x629>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,panel-supply-entries = <0x61b>;
				qcom,ulps-enabled;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,panel-ack-disabled;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-te-using-wd;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-bpp = <0x1e>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-name = "Simulator cmd mode DSC3:1 10bit dsi panel";

				qcom,mdss-dsi-display-timings {

					timing@1 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01 0x02 0x01 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 0d 03 03 10 1d 03 03 02 02 04 00 0c 08];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x0a>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x40000110>;
						qcom,mdss-dsi-on-command = <0x15010000 0x2bb 0x10150100 0x02 0xb0030501 0x7800 0x1111501 0x00 0x251ff15 0x1000000 0x25324 0x15010000 0x2ff 0x23150100 0x02 0x8051501 0x00 0x2469015 0x1000000 0x2ff10 0x15010000 0x2ff 0xf0150100 0x02 0x92011501 0x00 0x2ff1015 0x1000000 0x23500 0x5010000 0x28000129 0x5010000 0xf0000100>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x00>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x00>;
						qcom,mdss-dsi-h-back-porch = <0x00>;
						qcom,mdss-dsi-h-front-porch = <0x00>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						cell-index = <0x00>;
					};

					timing@5 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 16 05 05 14 13 06 06 06 02 04 00 13 0b];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x0a>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x40000110>;
						qcom,mdss-dsi-on-command = <0x15010000 0x2bb 0x10150100 0x02 0xb0030501 0x7800 0x1111501 0x00 0x251ff15 0x1000000 0x25324 0x15010000 0x2ff 0x23150100 0x02 0x8051501 0x00 0x2469015 0x1000000 0x2ff10 0x15010000 0x2ff 0xf0150100 0x02 0x92011501 0x00 0x2ff1015 0x1000000 0x23500 0x5010000 0x28000129>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x00>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x00>;
						qcom,mdss-dsi-h-back-porch = <0x00>;
						qcom,mdss-dsi-h-front-porch = <0x00>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						cell-index = <0x01>;
					};
				};
			};

			qcom,mdss_dsi_sim_dsc_375_cmd {
				phandle = <0x62a>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,panel-supply-entries = <0x61b>;
				qcom,ulps-enabled;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,panel-ack-disabled;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-te-using-wd;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-name = "Simulator cmd mode DSC 3.75:1 dsi panel";

				qcom,mdss-dsi-display-timings {

					timing@1 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01 0x02 0x01 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 0c 02 02 10 1c 03 03 02 02 04 00 0b 08];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x10>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x40000110>;
						qcom,mdss-dsi-on-command = <0x15010000 0x2bb 0x10150100 0x02 0xb0030501 0x7800 0x1111501 0x00 0x251ff15 0x1000000 0x25324 0x15010000 0x2ff 0x23150100 0x02 0x8051501 0x00 0x2469015 0x1000000 0x2ff10 0x15010000 0x2ff 0xf0150100 0x02 0x92011501 0x00 0x2ff1015 0x1000000 0x23500 0x5010000 0xf0000100>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x00>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x00>;
						qcom,mdss-dsi-h-back-porch = <0x00>;
						qcom,mdss-dsi-h-front-porch = <0x00>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-panel-width = <0x438>;
						cell-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_vtdr6130_fhd_plus_cmd {
				phandle = <0x62b>;
				qcom,ulps-enabled;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,dsi-sec-phy-num = <0x01>;
				qcom,dsi-sec-ctrl-num = <0x01>;
				qcom,mdss-dsi-panel-mode-switch;
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-name = "vtdr6130 amoled cmd mode dsi visionox panel with DSC";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 17 22 07 07 08 02 04 00 19 0c];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x28>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,video-mode-switch-out-commands-state = "dsi_lp_mode";
						qcom,video-mode-switch-out-commands = [39 01 00 00 00 00 02 6f 03 39 01 00 00 00 00 02 6f 02];
						qcom,video-mode-switch-in-commands-state = "dsi_lp_mode";
						qcom,video-mode-switch-in-commands = [39 01 00 00 00 00 02 6f 01];
						qcom,cmd-mode-switch-out-commands-state = "dsi_lp_mode";
						qcom,cmd-mode-switch-out-commands = [39 01 00 00 00 00 02 6f 07];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,vid-on-commands = [39 01 00 00 00 00 02 03 01 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 53 20 39 01 00 00 00 00 03 51 00 00 39 01 00 00 00 00 02 59 00 39 01 00 00 00 00 02 6c 01 39 01 00 00 00 00 02 6d 00 39 01 00 00 00 00 02 6f 01 39 01 00 00 00 00 5f 70 12 00 00 ab 30 80 09 60 04 38 00 28 02 1c 02 1c 02 00 02 0e 00 20 03 dd 00 07 00 0c 02 77 02 8b 18 00 10 f0 07 10 20 00 06 0f 0f 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 02 02 22 00 2a 40 2a be 3a fc 3a fa 3a f8 3b 38 3b 78 3b b6 4b b6 4b f4 4b f4 6c 34 84 74 00 00 00 00 00 00 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 02 65 16 39 01 00 00 00 00 03 eb 00 00 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 00 14 00 01 66 00 14 05 cc 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 ce 09 11 09 11 08 c1 07 fa 05 a4 00 3c 00 34 00 24 00 0c 00 0c 04 00 35 39 01 00 00 00 00 03 f0 aa 14 39 01 00 00 00 00 03 b2 03 33 39 01 00 00 00 00 0d b4 00 33 00 00 00 3e 00 00 00 3e 00 00 39 01 00 00 00 00 0a b5 00 09 09 09 09 09 09 06 01 39 01 00 00 00 00 07 b9 00 00 08 09 09 09 39 01 00 00 00 00 0d bc 10 00 00 06 11 09 3b 09 47 09 47 00 39 01 00 00 00 00 0d be 10 10 00 08 22 09 19 09 25 09 25 00 39 01 00 00 00 00 03 ff 5a 80 39 01 00 00 00 00 02 65 14 39 01 00 00 00 00 04 fa 08 08 08 39 01 00 00 00 00 03 ff 5a 81 39 01 00 00 00 00 02 65 05 39 01 00 00 00 00 02 f3 0f 39 01 00 00 00 00 03 f0 aa 00 39 01 00 00 00 00 03 ff 5a 82 39 01 00 00 00 00 02 f9 00 39 01 00 00 00 00 03 ff 51 83 39 01 00 00 00 00 02 65 04 39 01 00 00 00 00 02 f8 00 39 01 00 00 00 00 03 ff 5a 00 39 01 00 00 00 00 02 65 01 39 01 00 00 00 00 02 f4 9a 39 01 00 00 00 00 03 ff 5a 00 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
						qcom,cmd-on-commands = [39 01 00 00 00 00 02 03 01 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 53 20 39 01 00 00 00 00 03 51 00 00 39 01 00 00 00 00 02 59 00 39 01 00 00 00 00 02 6c 01 39 01 00 00 00 00 02 6d 00 39 01 00 00 00 00 02 6f 02 39 01 00 00 00 00 5f 70 12 00 00 ab 30 80 09 60 04 38 00 28 02 1c 02 1c 02 00 02 0e 00 20 03 dd 00 07 00 0c 02 77 02 8b 18 00 10 f0 07 10 20 00 06 0f 0f 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 02 02 22 00 2a 40 2a be 3a fc 3a fa 3a f8 3b 38 3b 78 3b b6 4b b6 4b f4 4b f4 6c 34 84 74 00 00 00 00 00 00 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 02 65 16 39 01 00 00 00 00 03 eb 00 00 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 00 14 00 01 66 00 14 05 cc 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 ce 09 11 09 11 08 c1 07 fa 05 a4 00 3c 00 34 00 24 00 0c 00 0c 04 00 35 39 01 00 00 00 00 03 f0 aa 14 39 01 00 00 00 00 03 b2 03 33 39 01 00 00 00 00 0d b4 00 33 00 00 00 3e 00 00 00 3e 00 00 39 01 00 00 00 00 0a b5 00 09 09 09 09 09 09 06 01 39 01 00 00 00 00 07 b9 00 00 08 09 09 09 39 01 00 00 00 00 0d bc 10 00 00 06 11 09 3b 09 47 09 47 00 39 01 00 00 00 00 0d be 10 10 00 08 22 09 19 09 25 09 25 00 39 01 00 00 00 00 03 ff 5a 80 39 01 00 00 00 00 02 65 14 39 01 00 00 00 00 04 fa 08 08 08 39 01 00 00 00 00 03 ff 5a 81 39 01 00 00 00 00 02 65 05 39 01 00 00 00 00 02 f3 0f 39 01 00 00 00 00 03 f0 aa 00 39 01 00 00 00 00 03 ff 5a 82 39 01 00 00 00 00 02 f9 00 39 01 00 00 00 00 03 ff 51 83 39 01 00 00 00 00 02 65 04 39 01 00 00 00 00 02 f8 00 39 01 00 00 00 00 03 ff 5a 00 39 01 00 00 00 00 02 65 01 39 01 00 00 00 00 02 f4 9a 39 01 00 00 00 00 03 ff 5a 00 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 6c 01 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 00 14 00 01 66 00 14 05 cc 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 ce 09 11 09 11 08 c1 07 fa 05 a4 00 3c 00 34 00 24 00 0c 00 0c 04 00 35];
						qcom,mdss-dsi-panel-clockrate = <0x32838600>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x14>;
						qcom,mdss-dsi-v-back-porch = <0x12>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x02>;
						qcom,mdss-dsi-h-back-porch = <0x14>;
						qcom,mdss-dsi-h-front-porch = <0x14>;
						qcom,mdss-dsi-panel-height = <0x960>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-framerate = <0x90>;
						qcom,mdss-dsi-video-mode;
						qcom,mdss-dsi-cmd-mode;
						cell-index = <0x00>;
					};

					timing@1 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 17 22 07 07 08 02 04 00 19 0c];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x28>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 03 01 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 53 20 39 01 00 00 00 00 03 51 00 00 39 01 00 00 00 00 02 59 00 39 01 00 00 00 00 02 6c 01 39 01 00 00 00 00 02 6d 00 39 01 00 00 00 00 02 6f 02 39 01 00 00 00 00 5f 70 12 00 00 ab 30 80 09 60 04 38 00 28 02 1c 02 1c 02 00 02 0e 00 20 03 dd 00 07 00 0c 02 77 02 8b 18 00 10 f0 07 10 20 00 06 0f 0f 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 02 02 22 00 2a 40 2a be 3a fc 3a fa 3a f8 3b 38 3b 78 3b b6 4b b6 4b f4 4b f4 6c 34 84 74 00 00 00 00 00 00 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 02 65 16 39 01 00 00 00 00 03 eb 00 00 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 01 fc 00 01 66 00 14 0d 6c 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 ce 0a e1 0a e1 0a 81 09 92 06 c5 00 48 00 3e 00 2b 00 0c 00 0c 05 00 3f 39 01 00 00 00 00 03 f0 aa 14 39 01 00 00 00 00 03 b2 03 33 39 01 00 00 00 00 0d b4 00 33 00 00 00 3e 00 00 00 3e 00 00 39 01 00 00 00 00 0a b5 00 09 09 09 09 09 09 06 01 39 01 00 00 00 00 07 b9 00 00 08 09 09 09 39 01 00 00 00 00 0d bc 10 00 00 06 11 09 3b 09 47 09 47 00 39 01 00 00 00 00 0d be 10 10 00 08 22 09 19 09 25 09 25 00 39 01 00 00 00 00 03 ff 5a 80 39 01 00 00 00 00 02 65 14 39 01 00 00 00 00 04 fa 08 08 08 39 01 00 00 00 00 03 ff 5a 81 39 01 00 00 00 00 02 65 05 39 01 00 00 00 00 02 f3 0f 39 01 00 00 00 00 03 f0 aa 00 39 01 00 00 00 00 03 ff 5a 82 39 01 00 00 00 00 02 f9 00 39 01 00 00 00 00 03 ff 51 83 39 01 00 00 00 00 02 65 04 39 01 00 00 00 00 02 f8 00 39 01 00 00 00 00 03 ff 5a 00 39 01 00 00 00 00 02 65 01 39 01 00 00 00 00 02 f4 9a 39 01 00 00 00 00 03 ff 5a 00 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 6c 01 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 01 fc 00 01 66 00 14 0d 6c 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 ce 0a e1 0a e1 0a 81 09 92 06 c5 00 48 00 3e 00 2b 00 0c 00 0c 05 00 3f];
						qcom,mdss-dsi-panel-clockrate = <0x32838600>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x14>;
						qcom,mdss-dsi-v-back-porch = <0x12>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x02>;
						qcom,mdss-dsi-h-back-porch = <0x14>;
						qcom,mdss-dsi-h-front-porch = <0x14>;
						qcom,mdss-dsi-panel-height = <0x960>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						cell-index = <0x01>;
					};

					timing@2 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 17 22 07 07 08 02 04 00 19 0c];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x28>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 03 01 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 53 20 39 01 00 00 00 00 03 51 00 00 39 01 00 00 00 00 02 59 00 39 01 00 00 00 00 02 6c 02 39 01 00 00 00 00 02 6d 00 39 01 00 00 00 00 02 6f 02 39 01 00 00 00 00 5f 70 12 00 00 ab 30 80 09 60 04 38 00 28 02 1c 02 1c 02 00 02 0e 00 20 03 dd 00 07 00 0c 02 77 02 8b 18 00 10 f0 07 10 20 00 06 0f 0f 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 02 02 22 00 2a 40 2a be 3a fc 3a fa 3a f8 3b 38 3b 78 3b b6 4b b6 4b f4 4b f4 6c 34 84 74 00 00 00 00 00 00 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 02 65 16 39 01 00 00 00 00 03 eb 00 00 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 00 14 00 01 66 00 14 05 cc 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 d3 0e 81 0e 81 0e 01 0c c3 09 06 00 60 00 53 00 3a 00 0c 00 0c 07 00 54 39 01 00 00 00 00 03 f0 aa 14 39 01 00 00 00 00 03 b2 03 33 39 01 00 00 00 00 0d b4 00 33 00 00 00 3e 00 00 00 3e 00 00 39 01 00 00 00 00 0a b5 00 09 09 09 09 09 09 06 01 39 01 00 00 00 00 07 b9 00 00 08 09 09 09 39 01 00 00 00 00 0d bc 10 00 00 06 11 09 3b 09 47 09 47 00 39 01 00 00 00 00 0d be 10 10 00 08 22 09 19 09 25 09 25 00 39 01 00 00 00 00 03 ff 5a 80 39 01 00 00 00 00 02 65 14 39 01 00 00 00 00 04 fa 08 08 08 39 01 00 00 00 00 03 ff 5a 81 39 01 00 00 00 00 02 65 05 39 01 00 00 00 00 02 f3 0f 39 01 00 00 00 00 03 f0 aa 00 39 01 00 00 00 00 03 ff 5a 82 39 01 00 00 00 00 02 f9 00 39 01 00 00 00 00 03 ff 51 83 39 01 00 00 00 00 02 65 04 39 01 00 00 00 00 02 f8 00 39 01 00 00 00 00 03 ff 5a 00 39 01 00 00 00 00 02 65 01 39 01 00 00 00 00 02 f4 9a 39 01 00 00 00 00 03 ff 5a 00 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 6c 02 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 00 14 00 01 66 00 14 05 cc 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 d3 0e 81 0e 81 0e 01 0c c3 09 06 00 60 00 53 00 3a 00 0c 00 0c 07 00 54];
						qcom,mdss-dsi-panel-clockrate = <0x32838600>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x14>;
						qcom,mdss-dsi-v-back-porch = <0x12>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x02>;
						qcom,mdss-dsi-h-back-porch = <0x14>;
						qcom,mdss-dsi-h-front-porch = <0x14>;
						qcom,mdss-dsi-panel-height = <0x960>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-framerate = <0x5a>;
						cell-index = <0x02>;
					};

					timing@3 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 17 22 07 07 08 02 04 00 19 0c];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x28>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 03 01 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 53 20 39 01 00 00 00 00 03 51 00 00 39 01 00 00 00 00 02 59 00 39 01 00 00 00 00 02 6c 02 39 01 00 00 00 00 02 6d 00 39 01 00 00 00 00 02 6f 02 39 01 00 00 00 00 5f 70 12 00 00 ab 30 80 09 60 04 38 00 28 02 1c 02 1c 02 00 02 0e 00 20 03 dd 00 07 00 0c 02 77 02 8b 18 00 10 f0 07 10 20 00 06 0f 0f 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 02 02 22 00 2a 40 2a be 3a fc 3a fa 3a f8 3b 38 3b 78 3b b6 4b b6 4b f4 4b f4 6c 34 84 74 00 00 00 00 00 00 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 02 65 16 39 01 00 00 00 00 03 eb 00 00 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 01 fc 00 01 66 00 14 0d 6c 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 d3 15 c2 15 c2 15 02 13 25 0d 8a 00 90 00 7d 00 57 00 0c 00 0c 0b 00 7e 39 01 00 00 00 00 03 f0 aa 14 39 01 00 00 00 00 03 b2 03 33 39 01 00 00 00 00 0d b4 00 33 00 00 00 3e 00 00 00 3e 00 00 39 01 00 00 00 00 0a b5 00 09 09 09 09 09 09 06 01 39 01 00 00 00 00 07 b9 00 00 08 09 09 09 39 01 00 00 00 00 0d bc 10 00 00 06 11 09 3b 09 47 09 47 00 39 01 00 00 00 00 0d be 10 10 00 08 22 09 19 09 25 09 25 00 39 01 00 00 00 00 03 ff 5a 80 39 01 00 00 00 00 02 65 14 39 01 00 00 00 00 04 fa 08 08 08 39 01 00 00 00 00 03 ff 5a 81 39 01 00 00 00 00 02 65 05 39 01 00 00 00 00 02 f3 0f 39 01 00 00 00 00 03 f0 aa 00 39 01 00 00 00 00 03 ff 5a 82 39 01 00 00 00 00 02 f9 00 39 01 00 00 00 00 03 ff 51 83 39 01 00 00 00 00 02 65 04 39 01 00 00 00 00 02 f8 00 39 01 00 00 00 00 03 ff 5a 00 39 01 00 00 00 00 02 65 01 39 01 00 00 00 00 02 f4 9a 39 01 00 00 00 00 03 ff 5a 00 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 6c 02 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 01 fc 00 01 66 00 14 0d 6c 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 d3 15 c2 15 c2 15 02 13 25 0d 8a 00 90 00 7d 00 57 00 0c 00 0c 0b 00 7e];
						qcom,mdss-dsi-panel-clockrate = <0x32838600>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x14>;
						qcom,mdss-dsi-v-back-porch = <0x12>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x02>;
						qcom,mdss-dsi-h-back-porch = <0x14>;
						qcom,mdss-dsi-h-front-porch = <0x14>;
						qcom,mdss-dsi-panel-height = <0x960>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						cell-index = <0x03>;
					};
				};
			};

			qcom,mdss_dsi_vtdr6130_fhd_plus_vid {
				phandle = <0x62c>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
				qcom,mdss-dsi-pan-enable-dynamic-fps;
				qcom,dsi-supported-dfps-list = <0x90 0x78 0x5a 0x3c>;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,dsi-sec-phy-num = <0x01>;
				qcom,dsi-sec-ctrl-num = <0x01>;
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-name = "vtdr6130 amoled video mode dsi visionox panel with DSC";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 17 22 07 07 08 02 04 00 19 0c];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x28>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 03 01 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 53 20 39 01 00 00 00 00 03 51 00 00 39 01 00 00 00 00 02 59 00 39 01 00 00 00 00 02 6c 01 39 01 00 00 00 00 02 6d 00 39 01 00 00 00 00 02 6f 01 39 01 00 00 00 00 5f 70 12 00 00 ab 30 80 09 60 04 38 00 28 02 1c 02 1c 02 00 02 0e 00 20 03 dd 00 07 00 0c 02 77 02 8b 18 00 10 f0 07 10 20 00 06 0f 0f 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 02 02 22 00 2a 40 2a be 3a fc 3a fa 3a f8 3b 38 3b 78 3b b6 4b b6 4b f4 4b f4 6c 34 84 74 00 00 00 00 00 00 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 02 65 16 39 01 00 00 00 00 03 eb 00 00 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 00 14 00 01 66 00 14 05 cc 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 ce 09 11 09 11 08 c1 07 fa 05 a4 00 3c 00 34 00 24 00 0c 00 0c 04 00 35 39 01 00 00 00 00 03 f0 aa 14 39 01 00 00 00 00 03 b2 03 33 39 01 00 00 00 00 0d b4 00 33 00 00 00 3e 00 00 00 3e 00 00 39 01 00 00 00 00 0a b5 00 09 09 09 09 09 09 06 01 39 01 00 00 00 00 07 b9 00 00 08 09 09 09 39 01 00 00 00 00 0d bc 10 00 00 06 11 09 3b 09 47 09 47 00 39 01 00 00 00 00 0d be 10 10 00 08 22 09 19 09 25 09 25 00 39 01 00 00 00 00 03 ff 5a 80 39 01 00 00 00 00 02 65 14 39 01 00 00 00 00 04 fa 08 08 08 39 01 00 00 00 00 03 ff 5a 81 39 01 00 00 00 00 02 65 05 39 01 00 00 00 00 02 f3 0f 39 01 00 00 00 00 03 f0 aa 00 39 01 00 00 00 00 03 ff 5a 82 39 01 00 00 00 00 02 f9 00 39 01 00 00 00 00 03 ff 51 83 39 01 00 00 00 00 02 65 04 39 01 00 00 00 00 02 f8 00 39 01 00 00 00 00 03 ff 5a 00 39 01 00 00 00 00 02 65 01 39 01 00 00 00 00 02 f4 9a 39 01 00 00 00 00 03 ff 5a 00 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x14>;
						qcom,mdss-dsi-v-back-porch = <0x12>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x02>;
						qcom,mdss-dsi-h-back-porch = <0x14>;
						qcom,mdss-dsi-h-front-porch = <0x14>;
						qcom,mdss-dsi-panel-height = <0x960>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-framerate = <0x90>;
						cell-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_visionox_r66451_fhd_plus_cmd {
				phandle = <0x62d>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,mdss-dsi-panel-status-value = <0x1c>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,spr-pack-type = "pentile";
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,dsi-sec-phy-num = <0x01>;
				qcom,dsi-sec-ctrl-num = <0x01>;
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-name = "r66451 amoled cmd mode dsi visionox panel with DSC";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 10 04 04 12 1e 04 04 03 02 04 00 0e 09];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 0c c2 09 24 0c 00 00 0c 00 00 00 09 3c 39 01 00 00 00 00 1a d7 00 b9 3c 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 3c 00 40 04 00 a0 0a 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 14 de 40 00 18 00 18 00 18 00 18 10 00 18 00 18 00 18 02 00 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 11 c4 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 32 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 02 02 02 02 02 03 39 01 00 00 00 00 15 d3 45 00 00 01 13 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9c 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 34 00 40 04 00 a0 0a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0a 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 32 00 0a 00 22 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 f1 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 39 04 09 34 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 09 3c 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 09 3c 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x01>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-h-front-porch = <0x5f>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						cell-index = <0x00>;
					};

					timing@1 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 16 06 05 14 1f 06 06 06 02 04 00 14 0b];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 0c c2 09 24 0c 00 00 0c 00 00 00 09 3c 39 01 00 00 00 00 1a d7 00 b9 3c 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 3c 00 40 04 00 a0 0a 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 14 de 40 00 18 00 18 00 18 00 18 10 00 18 00 18 00 18 02 00 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 11 c4 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 32 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 02 02 02 02 02 03 39 01 00 00 00 00 15 d3 45 00 00 01 13 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9c 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 34 00 40 04 00 a0 0a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0a 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 32 00 0a 00 22 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 f1 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 39 04 09 34 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 03 14 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 03 14 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x01>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-h-front-porch = <0x5f>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-framerate = <0x5a>;
						cell-index = <0x01>;
					};

					timing@2 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 17 22 07 07 08 02 04 00 19 0c];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 0c c2 09 24 0c 00 00 0c 00 00 00 09 3c 39 01 00 00 00 00 1a d7 00 b9 3c 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 3c 00 40 04 00 a0 0a 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 14 de 40 00 18 00 18 00 18 00 18 10 00 18 00 18 00 18 02 00 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 11 c4 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 32 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 02 02 02 02 02 03 39 01 00 00 00 00 15 d3 45 00 00 01 13 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9c 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 34 00 40 04 00 a0 0a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0a 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 32 00 0a 00 22 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 f1 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 39 04 09 34 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 00 00 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x01>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-h-front-porch = <0x5f>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						cell-index = <0x02>;
					};
				};
			};

			qcom,mdss_dsi_visionox_r66451_fhd_plus_video {
				phandle = <0x62e>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,mdss-dsi-panel-status-value = <0x1c>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,spr-pack-type = "pentile";
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-name = "r66451 amoled video mode dsi visionox panel with DSC";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 17 22 07 07 08 02 04 00 19 0c];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 02 b3 01 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 11 c4 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 32 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 02 02 02 02 02 03 39 01 00 00 00 00 15 d3 45 00 00 01 13 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9c 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 34 00 40 04 00 a0 0a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0a 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 32 00 0a 00 22 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 f1 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 39 04 09 34 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x01>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-h-front-porch = <0x5f>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						cell-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_r66451_fhd_plus_120hz_cphy_cmd {
				phandle = <0x62f>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,mdss-dsi-panel-status-value = <0x1c>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,panel-cphy-mode;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-rx-eot-ignore;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,dsi-sec-phy-num = <0x01>;
				qcom,dsi-sec-ctrl-num = <0x01>;
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-name = "r66451 amoled cmd mode dsi visionox panel with DSC";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 10 13 03 19 02 02 04 00 00 00];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 0c c2 09 24 0c 00 00 0c 00 00 00 09 3c 39 01 00 00 00 00 1a d7 00 b9 3c 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 3c 00 40 04 00 a0 0a 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 14 de 40 00 18 00 18 00 18 00 18 10 00 18 00 18 00 18 02 00 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 03 b4 20 1c 39 01 00 00 00 00 0d b6 6c 00 06 23 af 13 1a 05 04 fa 05 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 03 eb 8b 8b 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 00 00 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x20>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-h-front-porch = <0x60>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						cell-index = <0x00>;
					};

					timing@1 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 12 17 04 19 03 02 04 00 00 00];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 0c c2 09 24 0c 00 00 0c 00 00 00 09 3c 39 01 00 00 00 00 1a d7 00 b9 3c 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 3c 00 40 04 00 a0 0a 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 14 de 40 00 18 00 18 00 18 00 18 10 00 18 00 18 00 18 02 00 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 03 b4 20 1c 39 01 00 00 00 00 0d b6 6c 00 06 23 af 13 1a 05 04 fa 05 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 03 eb 8b 8b 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 03 14 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 03 14 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x20>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-h-front-porch = <0x60>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-framerate = <0x5a>;
						cell-index = <0x01>;
					};

					timing@2 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 14 1b 05 19 06 02 04 00 00 00];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 0c c2 09 24 0c 00 00 0c 00 00 00 09 3c 39 01 00 00 00 00 1a d7 00 b9 3c 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 3c 00 40 04 00 a0 0a 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 14 de 40 00 18 00 18 00 18 00 18 10 00 18 00 18 00 18 02 00 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 03 b4 20 1c 39 01 00 00 00 00 0d b6 6c 00 06 23 af 13 1a 05 04 fa 05 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 03 eb 8b 8b 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 09 3c 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 09 3c 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x20>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-h-front-porch = <0x60>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						cell-index = <0x02>;
					};
				};
			};

			qcom,mdss_dsi_r66451_fhd_plus_cphy_cmd {
				phandle = <0x630>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,mdss-dsi-panel-status-value = <0x1c>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,panel-cphy-mode;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-rx-eot-ignore;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-name = "r66451 amoled cmd mode dsi visionox panel with DSC";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 10 13 03 19 02 02 04 00 00 00];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 03 eb 00 00 39 01 00 00 00 00 02 f7 00 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 13 d8 00 00 00 00 00 00 00 00 00 5b 00 5b 00 5b 00 5b 00 5b 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 06 b6 6c 00 06 23 af 39 01 00 00 00 00 02 b4 20 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 04 04 04 04 04 05 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29];
						qcom,mdss-mdp-transfer-time-us = <0x3bc4>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x20>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-h-front-porch = <0x60>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						cell-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_visionox_r66451_fhd_plus_60hz_video {
				phandle = <0x631>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,mdss-dsi-panel-status-value = <0x1c>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,spr-pack-type = "pentile";
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,dsi-sec-phy-num = <0x01>;
				qcom,dsi-sec-ctrl-num = <0x01>;
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-name = "r66451 amoled video mode dsi visionox panel with DSC";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 10 04 04 12 1e 04 04 03 02 04 00 0e 09];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 02 b3 01 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 13 d8 00 00 00 00 00 00 00 00 00 5b 00 5b 00 5b 00 5b 00 5b 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 04 04 04 04 04 05 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x01>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-h-front-porch = <0x5f>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
					};
				};
			};

			qcom,mdss_dsi_r66451_fhd_plus_cphy_vid {
				phandle = <0x632>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,mdss-dsi-panel-status-value = <0x1c>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,panel-cphy-mode;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-name = "r66451 amoled video mode dsi visionox panel with DSC";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 12 17 04 19 03 02 04 00 00 00];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = <0x39010000 0x2b0 0x390100 0x02 0xb3013901 0x00 0x2b08039 0x1000000 0x2e600 0x39010000 0x2b0 0x390100 0x06 0xb66c0006 0x23a63901 0x00 0x2b42039 0x1000000 0x19cf64 0xb000000 0x08 0xb7701 0x1010101 0x1040404 0x4040539 0x1000000 0x2b004 0x39010000 0x2f7 0x1390100 0x03 0xdf504039 0x1000000 0x6f350 0x00 0x39010000 0x2f2 0x11390100 0x06 0xf3010000 0x13901 0x00 0x3f40002 0x39010000 0x2f2 0x19390100 0x03 0xdf504239 0x1000000 0x23500 0x39010000 0x52a 0x437 0x39010000 0x52b 0x923 0x5010000 0x78000111 0x5010000 0x129>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x20>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-h-front-porch = <0x60>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-framerate = <0x5a>;
						cell-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_visionox_r66451_fhd_plus_60hz_cmd {
				phandle = <0x633>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,mdss-dsi-panel-status-value = <0x1c>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,spr-pack-type = "pentile";
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x14 0x00 0x0a 0x01 0x14>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,dsi-sec-phy-num = <0x01>;
				qcom,dsi-sec-ctrl-num = <0x01>;
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-name = "r66451 amoled cmd mode dsi visionox panel with DSC";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 10 04 04 12 1e 04 04 03 02 04 00 0e 09];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 13 d8 00 00 00 00 00 00 00 00 00 5b 00 5b 00 5b 00 5b 00 5b 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 04 04 04 04 04 05 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x01>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-h-front-porch = <0x5f>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
					};
				};
			};

			qcom,mdss_dsi_r66451_fhd_plus_cphy_120hz_vid {
				phandle = <0x634>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,mdss-dsi-panel-status-value = <0x1c>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,spr-pack-type = "pentile";
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,panel-cphy-mode;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-name = "r66451 amoled video mode dsi visionox panel with DSC";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 14 1b 05 19 06 02 04 00 00 00];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 02 b3 01 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 03 b4 20 1c 39 01 00 00 00 00 0d b6 6c 00 06 23 af 13 1a 05 04 fa 05 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 86 cf 64 0b 00 22 00 cd 03 33 04 00 0b 77 01 01 01 02 02 03 03 04 04 04 04 05 00 00 00 3b 00 3b 01 64 01 64 01 64 01 64 01 64 01 64 03 ff 03 ff 03 ff 00 00 00 3b 00 3b 01 64 01 64 01 64 01 64 01 64 01 64 03 ff 03 ff 03 ff 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 19 19 19 19 19 19 19 19 19 19 19 19 00 00 00 43 00 43 01 98 01 98 06 61 06 61 0f f6 0f f6 0f f6 0f f6 0f f6 19 39 01 00 00 00 00 09 d1 05 00 21 02 24 19 24 2d 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 f0 0f 00 40 00 00 00 00 00 00 19 34 00 40 04 00 f0 0f 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 03 eb 8b 8b 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x20>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-h-front-porch = <0x60>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
					};
				};
			};

			qcom,mdss_dsi_vtdr6130_fhd_plus_120hz_cmd {
				phandle = <0x635>;
				qcom,ulps-enabled;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,dsi-dyn-clk-enable;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,dsi-sec-phy-num = <0x01>;
				qcom,dsi-sec-ctrl-num = <0x01>;
				qcom,mdss-dsi-panel-mode-switch;
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-name = "vtdr6130 amoled cmd mode dsi visionox panel with DSC";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,panel-roi-alignment = <0x21c 0x28 0x28 0x28 0x438 0x28>;
						qcom,partial-update-enabled = "single_roi";
						qcom,dsi-dyn-clk-list = <0x2a184500 0x29eb5e50 0x29be77a0>;
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 19 06 06 15 20 07 06 07 02 04 00 16 0b];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x28>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,video-mode-switch-out-commands-state = "dsi_lp_mode";
						qcom,video-mode-switch-out-commands = [39 01 00 00 00 00 02 6f 03 39 01 00 00 00 00 02 6f 02];
						qcom,video-mode-switch-in-commands-state = "dsi_lp_mode";
						qcom,video-mode-switch-in-commands = [39 01 00 00 00 00 02 6f 01];
						qcom,cmd-mode-switch-out-commands-state = "dsi_lp_mode";
						qcom,cmd-mode-switch-out-commands = [39 01 00 00 00 00 02 6f 07];
						qcom,vid-on-commands = [39 01 00 00 00 00 02 03 01 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 53 20 39 01 00 00 00 00 03 51 00 00 39 01 00 00 00 00 02 59 00 39 01 00 00 00 00 02 6c 01 39 01 00 00 00 00 02 6d 00 39 01 00 00 00 00 02 6f 01 39 01 00 00 00 00 5f 70 12 00 00 ab 30 80 09 60 04 38 00 28 02 1c 02 1c 02 00 02 0e 00 20 03 dd 00 07 00 0c 02 77 02 8b 18 00 10 f0 07 10 20 00 06 0f 0f 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 02 02 22 00 2a 40 2a be 3a fc 3a fa 3a f8 3b 38 3b 78 3b b6 4b b6 4b f4 4b f4 6c 34 84 74 00 00 00 00 00 00 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 02 65 16 39 01 00 00 00 00 03 eb 00 00 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 00 14 00 01 66 00 14 05 cc 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 ce 09 11 09 11 08 c1 07 fa 05 a4 00 3c 00 34 00 24 00 0c 00 0c 04 00 35 39 01 00 00 00 00 03 f0 aa 14 39 01 00 00 00 00 03 b2 03 33 39 01 00 00 00 00 0d b4 00 33 00 00 00 3e 00 00 00 3e 00 00 39 01 00 00 00 00 0a b5 00 09 09 09 09 09 09 06 01 39 01 00 00 00 00 07 b9 00 00 08 09 09 09 39 01 00 00 00 00 0d bc 10 00 00 06 11 09 3b 09 47 09 47 00 39 01 00 00 00 00 0d be 10 10 00 08 22 09 19 09 25 09 25 00 39 01 00 00 00 00 03 ff 5a 80 39 01 00 00 00 00 02 65 14 39 01 00 00 00 00 04 fa 08 08 08 39 01 00 00 00 00 03 ff 5a 81 39 01 00 00 00 00 02 65 05 39 01 00 00 00 00 02 f3 0f 39 01 00 00 00 00 03 f0 aa 00 39 01 00 00 00 00 03 ff 5a 82 39 01 00 00 00 00 02 f9 00 39 01 00 00 00 00 03 ff 51 83 39 01 00 00 00 00 02 65 04 39 01 00 00 00 00 02 f8 00 39 01 00 00 00 00 03 ff 5a 00 39 01 00 00 00 00 02 65 01 39 01 00 00 00 00 02 f4 9a 39 01 00 00 00 00 03 ff 5a 00 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
						qcom,cmd-on-commands = [39 01 00 00 00 00 02 03 01 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 53 20 39 01 00 00 00 00 03 51 00 00 39 01 00 00 00 00 02 59 00 39 01 00 00 00 00 02 6c 01 39 01 00 00 00 00 02 6d 00 39 01 00 00 00 00 02 6f 02 39 01 00 00 00 00 5f 70 12 00 00 ab 30 80 09 60 04 38 00 28 02 1c 02 1c 02 00 02 0e 00 20 03 dd 00 07 00 0c 02 77 02 8b 18 00 10 f0 07 10 20 00 06 0f 0f 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 02 02 22 00 2a 40 2a be 3a fc 3a fa 3a f8 3b 38 3b 78 3b b6 4b b6 4b f4 4b f4 6c 34 84 74 00 00 00 00 00 00 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 02 65 16 39 01 00 00 00 00 03 eb 00 00 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 01 fc 00 01 66 00 14 0d 6c 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 ce 0a e1 0a e1 0a 81 09 92 06 c5 00 48 00 3e 00 2b 00 0c 00 0c 05 00 3f 39 01 00 00 00 00 03 f0 aa 14 39 01 00 00 00 00 03 b2 03 33 39 01 00 00 00 00 0d b4 00 33 00 00 00 3e 00 00 00 3e 00 00 39 01 00 00 00 00 0a b5 00 09 09 09 09 09 09 06 01 39 01 00 00 00 00 07 b9 00 00 08 09 09 09 39 01 00 00 00 00 0d bc 10 00 00 06 11 09 3b 09 47 09 47 00 39 01 00 00 00 00 0d be 10 10 00 08 22 09 19 09 25 09 25 00 39 01 00 00 00 00 03 ff 5a 80 39 01 00 00 00 00 02 65 14 39 01 00 00 00 00 04 fa 08 08 08 39 01 00 00 00 00 03 ff 5a 81 39 01 00 00 00 00 02 65 05 39 01 00 00 00 00 02 f3 0f 39 01 00 00 00 00 03 f0 aa 00 39 01 00 00 00 00 03 ff 5a 82 39 01 00 00 00 00 02 f9 00 39 01 00 00 00 00 03 ff 51 83 39 01 00 00 00 00 02 65 04 39 01 00 00 00 00 02 f8 00 39 01 00 00 00 00 03 ff 5a 00 39 01 00 00 00 00 02 65 01 39 01 00 00 00 00 02 f4 9a 39 01 00 00 00 00 03 ff 5a 00 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 6c 01 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 01 fc 00 01 66 00 14 0d 6c 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 ce 0a e1 0a e1 0a 81 09 92 06 c5 00 48 00 3e 00 2b 00 0c 00 0c 05 00 3f];
						qcom,mdss-dsi-panel-clockrate = <0x2a184500>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x14>;
						qcom,mdss-dsi-v-back-porch = <0x12>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x02>;
						qcom,mdss-dsi-h-back-porch = <0x14>;
						qcom,mdss-dsi-h-front-porch = <0x14>;
						qcom,mdss-dsi-panel-height = <0x960>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsi-video-mode;
						qcom,mdss-dsi-cmd-mode;
						cell-index = <0x00>;
					};

					timing@1 {
						qcom,panel-roi-alignment = <0x21c 0x28 0x28 0x28 0x438 0x28>;
						qcom,partial-update-enabled = "single_roi";
						qcom,dsi-dyn-clk-list = <0x2a184500 0x29eb5e50 0x29be77a0>;
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 19 06 06 15 20 07 06 07 02 04 00 16 0b];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x28>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 03 01 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 53 20 39 01 00 00 00 00 03 51 00 00 39 01 00 00 00 00 02 59 00 39 01 00 00 00 00 02 6c 02 39 01 00 00 00 00 02 6d 00 39 01 00 00 00 00 02 6f 02 39 01 00 00 00 00 5f 70 12 00 00 ab 30 80 09 60 04 38 00 28 02 1c 02 1c 02 00 02 0e 00 20 03 dd 00 07 00 0c 02 77 02 8b 18 00 10 f0 07 10 20 00 06 0f 0f 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 02 02 22 00 2a 40 2a be 3a fc 3a fa 3a f8 3b 38 3b 78 3b b6 4b b6 4b f4 4b f4 6c 34 84 74 00 00 00 00 00 00 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 02 65 16 39 01 00 00 00 00 03 eb 00 00 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 00 14 00 01 66 00 14 05 cc 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 d3 0e 81 0e 81 0e 01 0c c3 09 06 00 60 00 53 00 3a 00 0c 00 0c 07 00 54 39 01 00 00 00 00 03 f0 aa 14 39 01 00 00 00 00 03 b2 03 33 39 01 00 00 00 00 0d b4 00 33 00 00 00 3e 00 00 00 3e 00 00 39 01 00 00 00 00 0a b5 00 09 09 09 09 09 09 06 01 39 01 00 00 00 00 07 b9 00 00 08 09 09 09 39 01 00 00 00 00 0d bc 10 00 00 06 11 09 3b 09 47 09 47 00 39 01 00 00 00 00 0d be 10 10 00 08 22 09 19 09 25 09 25 00 39 01 00 00 00 00 03 ff 5a 80 39 01 00 00 00 00 02 65 14 39 01 00 00 00 00 04 fa 08 08 08 39 01 00 00 00 00 03 ff 5a 81 39 01 00 00 00 00 02 65 05 39 01 00 00 00 00 02 f3 0f 39 01 00 00 00 00 03 f0 aa 00 39 01 00 00 00 00 03 ff 5a 82 39 01 00 00 00 00 02 f9 00 39 01 00 00 00 00 03 ff 51 83 39 01 00 00 00 00 02 65 04 39 01 00 00 00 00 02 f8 00 39 01 00 00 00 00 03 ff 5a 00 39 01 00 00 00 00 02 65 01 39 01 00 00 00 00 02 f4 9a 39 01 00 00 00 00 03 ff 5a 00 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 6c 02 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 00 14 00 01 66 00 14 05 cc 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 d3 0e 81 0e 81 0e 01 0c c3 09 06 00 60 00 53 00 3a 00 0c 00 0c 07 00 54];
						qcom,mdss-dsi-panel-clockrate = <0x2a184500>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x14>;
						qcom,mdss-dsi-v-back-porch = <0x12>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x02>;
						qcom,mdss-dsi-h-back-porch = <0x14>;
						qcom,mdss-dsi-h-front-porch = <0x14>;
						qcom,mdss-dsi-panel-height = <0x960>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-framerate = <0x5a>;
						cell-index = <0x01>;
					};

					timing@2 {
						qcom,panel-roi-alignment = <0x21c 0x28 0x28 0x28 0x438 0x28>;
						qcom,partial-update-enabled = "single_roi";
						qcom,dsi-dyn-clk-list = <0x2a184500 0x29eb5e50 0x29be77a0>;
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 19 06 06 15 20 07 06 07 02 04 00 16 0b];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x28>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 03 01 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 53 20 39 01 00 00 00 00 03 51 00 00 39 01 00 00 00 00 02 59 00 39 01 00 00 00 00 02 6c 02 39 01 00 00 00 00 02 6d 00 39 01 00 00 00 00 02 6f 02 39 01 00 00 00 00 5f 70 12 00 00 ab 30 80 09 60 04 38 00 28 02 1c 02 1c 02 00 02 0e 00 20 03 dd 00 07 00 0c 02 77 02 8b 18 00 10 f0 07 10 20 00 06 0f 0f 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 02 02 22 00 2a 40 2a be 3a fc 3a fa 3a f8 3b 38 3b 78 3b b6 4b b6 4b f4 4b f4 6c 34 84 74 00 00 00 00 00 00 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 02 65 16 39 01 00 00 00 00 03 eb 00 00 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 01 fc 00 01 66 00 14 0d 6c 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 d3 15 c2 15 c2 15 02 13 25 0d 8a 00 90 00 7d 00 57 00 0c 00 0c 0b 00 7e 39 01 00 00 00 00 03 f0 aa 14 39 01 00 00 00 00 03 b2 03 33 39 01 00 00 00 00 0d b4 00 33 00 00 00 3e 00 00 00 3e 00 00 39 01 00 00 00 00 0a b5 00 09 09 09 09 09 09 06 01 39 01 00 00 00 00 07 b9 00 00 08 09 09 09 39 01 00 00 00 00 0d bc 10 00 00 06 11 09 3b 09 47 09 47 00 39 01 00 00 00 00 0d be 10 10 00 08 22 09 19 09 25 09 25 00 39 01 00 00 00 00 03 ff 5a 80 39 01 00 00 00 00 02 65 14 39 01 00 00 00 00 04 fa 08 08 08 39 01 00 00 00 00 03 ff 5a 81 39 01 00 00 00 00 02 65 05 39 01 00 00 00 00 02 f3 0f 39 01 00 00 00 00 03 f0 aa 00 39 01 00 00 00 00 03 ff 5a 82 39 01 00 00 00 00 02 f9 00 39 01 00 00 00 00 03 ff 51 83 39 01 00 00 00 00 02 65 04 39 01 00 00 00 00 02 f8 00 39 01 00 00 00 00 03 ff 5a 00 39 01 00 00 00 00 02 65 01 39 01 00 00 00 00 02 f4 9a 39 01 00 00 00 00 03 ff 5a 00 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 6c 02 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 01 fc 00 01 66 00 14 0d 6c 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 d3 15 c2 15 c2 15 02 13 25 0d 8a 00 90 00 7d 00 57 00 0c 00 0c 0b 00 7e];
						qcom,mdss-dsi-panel-clockrate = <0x2a184500>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x14>;
						qcom,mdss-dsi-v-back-porch = <0x12>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x02>;
						qcom,mdss-dsi-h-back-porch = <0x14>;
						qcom,mdss-dsi-h-front-porch = <0x14>;
						qcom,mdss-dsi-panel-height = <0x960>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						cell-index = <0x02>;
					};
				};
			};

			qcom,mdss_dsi_m19_36_02_0a_fhd_dsc_vid {
				phandle = <0x621>;
				qcom,platform-reset-gpio = <0x126 0x5c 0x00>;
				qcom,mdss-dsi-bl-inverted-dbv;
				qcom,mdss-brightness-max-level = <0x7ff>;
				qcom,mdss-dsi-bl-max-level = <0x7ff>;
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_i2c";
				qcom,panel-supply-entries = <0x61b>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,mdss-dsi-t-clk-pre = <0x15>;
				qcom,mdss-dsi-t-clk-post = <0x0b>;
				qcom,dispparam-enabled;
				qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
				qcom,mdss-dsi-pan-enable-dynamic-fps;
				qcom,dsi-supported-dfps-list = <0x5a 0x3c 0x30 0x1e>;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,mdss-pan-physical-height-dimension = <0x9e>;
				qcom,mdss-pan-physical-width-dimension = <0x45>;
				qcom,mdss-dsi-reset-sequence = <0x00 0x05 0x01 0x0a 0x00 0x05 0x01 0x0a>;
				qcom,mdss-dsi-lp11-init;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-name = "xiaomi_m19_36_02_0a_fhd_dsc_video_dsi_panel";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 18 06 06 15 20 06 06 07 02 04 00 15 0b];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,compression-mode = "dsc";
						qcom,proximity_pre-off-command-state = "dsi_lp_mode";
						qcom,proximity_pre-off-command = <0x5010000 0x14000128>;
						qcom,mdss-dsi-cabc-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-cabc-off-command = [39 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 55 00];
						qcom,mdss-dsi-cabc-movie-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-cabc-movie-on-command = [39 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 55 03];
						qcom,mdss-dsi-cabc-still-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-cabc-still-on-command = [39 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 55 02];
						qcom,mdss-dsi-cabc-ui-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-cabc-ui-on-command = [39 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 55 01];
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = <0x5010000 0x14000128 0x5010000 0x78000110>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 ff 20 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 69 90 39 01 00 00 00 00 02 ff 23 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 00 60 39 01 00 00 00 00 02 01 84 39 01 00 00 00 00 02 05 2d 39 01 00 00 00 00 02 06 00 39 01 00 00 00 00 02 07 20 39 01 00 00 00 00 02 08 01 39 01 00 00 00 00 02 09 be 39 01 00 00 00 00 02 11 01 39 01 00 00 00 00 02 12 9f 39 01 00 00 00 00 02 15 65 39 01 00 00 00 00 02 16 0b 39 01 00 00 00 00 02 0a ff 39 01 00 00 00 00 02 0b ff 39 01 00 00 00 00 02 0c ff 39 01 00 00 00 00 02 0d 3f 39 01 00 00 00 00 02 19 01 39 01 00 00 00 00 02 1a 01 39 01 00 00 00 00 02 1b 04 39 01 00 00 00 00 02 1c 05 39 01 00 00 00 00 02 1d 05 39 01 00 00 00 00 02 1e 05 39 01 00 00 00 00 02 1f 06 39 01 00 00 00 00 02 20 07 39 01 00 00 00 00 02 21 08 39 01 00 00 00 00 02 22 09 39 01 00 00 00 00 02 23 0a 39 01 00 00 00 00 02 24 0b 39 01 00 00 00 00 02 25 0b 39 01 00 00 00 00 02 26 0b 39 01 00 00 00 00 02 27 0b 39 01 00 00 00 00 02 28 0b 39 01 00 00 00 00 02 29 04 39 01 00 00 00 00 02 2a 40 39 01 00 00 00 00 02 2b 09 39 01 00 00 00 00 02 30 ff 39 01 00 00 00 00 02 31 fe 39 01 00 00 00 00 02 32 fd 39 01 00 00 00 00 02 33 fb 39 01 00 00 00 00 02 34 f8 39 01 00 00 00 00 02 35 f5 39 01 00 00 00 00 02 36 f3 39 01 00 00 00 00 02 37 f2 39 01 00 00 00 00 02 38 f2 39 01 00 00 00 00 02 39 f2 39 01 00 00 00 00 02 3a ef 39 01 00 00 00 00 02 3b ec 39 01 00 00 00 00 02 3d e9 39 01 00 00 00 00 02 3f e5 39 01 00 00 00 00 02 40 e5 39 01 00 00 00 00 02 41 e5 39 01 00 00 00 00 02 45 ff 39 01 00 00 00 00 02 46 fe 39 01 00 00 00 00 02 47 e6 39 01 00 00 00 00 02 48 ce 39 01 00 00 00 00 02 49 b6 39 01 00 00 00 00 02 4a b2 39 01 00 00 00 00 02 4b a7 39 01 00 00 00 00 02 4c 9d 39 01 00 00 00 00 02 4d 92 39 01 00 00 00 00 02 4e 88 39 01 00 00 00 00 02 4f 7d 39 01 00 00 00 00 02 50 73 39 01 00 00 00 00 02 51 68 39 01 00 00 00 00 02 52 66 39 01 00 00 00 00 02 53 66 39 01 00 00 00 00 02 54 66 39 01 00 00 00 00 02 58 ff 39 01 00 00 00 00 02 59 fe 39 01 00 00 00 00 02 5a f3 39 01 00 00 00 00 02 5b e7 39 01 00 00 00 00 02 5c dc 39 01 00 00 00 00 02 5d d8 39 01 00 00 00 00 02 5e d3 39 01 00 00 00 00 02 5f cd 39 01 00 00 00 00 02 60 c8 39 01 00 00 00 00 02 61 c3 39 01 00 00 00 00 02 62 be 39 01 00 00 00 00 02 63 b8 39 01 00 00 00 00 02 64 b3 39 01 00 00 00 00 02 65 b2 39 01 00 00 00 00 02 66 b2 39 01 00 00 00 00 02 67 b2 39 01 00 00 00 00 02 ff 24 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 4d 03 39 01 00 00 00 00 02 4e 39 39 01 00 00 00 00 02 4f 3c 39 01 00 00 00 00 02 53 39 39 01 00 00 00 00 02 7b 8f 39 01 00 00 00 00 02 7d 04 39 01 00 00 00 00 02 80 04 39 01 00 00 00 00 02 81 04 39 01 00 00 00 00 02 a0 0f 39 01 00 00 00 00 02 a2 10 39 01 00 00 00 00 02 a4 04 39 01 00 00 00 00 02 a5 04 39 01 00 00 00 00 02 c6 c0 39 01 00 00 00 00 02 ff 25 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 18 20 39 01 00 00 00 00 02 d7 82 39 01 00 00 00 00 02 da 02 39 01 00 00 00 00 02 dd 02 39 01 00 00 00 00 02 e0 02 39 01 00 00 00 00 02 ff 26 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 80 09 39 01 00 00 00 00 02 ff 2a 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 20 49 39 01 00 00 00 00 02 28 ae 39 01 00 00 00 00 02 29 1a 39 01 00 00 00 00 02 2a 6d 39 01 00 00 00 00 02 2f 06 39 01 00 00 00 00 02 30 1c 39 01 00 00 00 00 02 31 60 39 01 00 00 00 00 02 33 88 39 01 00 00 00 00 02 34 b0 39 01 00 00 00 00 02 36 bc 39 01 00 00 00 00 02 37 ab 39 01 00 00 00 00 02 39 b8 39 01 00 00 00 00 02 3a 1c 39 01 00 00 00 00 02 ff 2b 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 b7 33 39 01 00 00 00 00 02 b8 0e 39 01 00 00 00 00 02 c0 02 39 01 00 00 00 00 02 ff c0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 9c 11 39 01 00 00 00 00 02 9d 11 39 01 00 00 00 00 02 ff e0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 35 82 39 01 00 00 00 00 02 ff f0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 1c 01 39 01 00 00 00 00 02 33 01 39 01 00 00 00 00 02 5a 00 39 01 00 00 00 00 02 9c 17 39 01 00 00 00 00 02 ff 27 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 44 00 39 01 00 00 00 00 02 40 20 39 01 00 00 00 00 02 41 30 39 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 06 3b 03 14 36 04 04 39 01 00 00 00 00 02 36 00 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 11 c1 89 28 00 14 00 aa 02 0e 00 71 00 07 05 0e 05 16 39 01 00 00 00 00 03 c2 1b a0 39 01 00 00 00 00 03 51 07 ff 39 01 00 00 00 00 02 53 2c 39 01 00 00 00 00 02 55 00 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
						qcom,mdss-dsi-panel-framerate = <0x5a>;
						qcom,mdss-dsi-v-pulse-width = <0x0a>;
						qcom,mdss-dsi-v-front-porch = <0x36>;
						qcom,mdss-dsi-v-back-porch = <0x0a>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x0c>;
						qcom,mdss-dsi-h-back-porch = <0x3c>;
						qcom,mdss-dsi-h-front-porch = <0x3b>;
						qcom,mdss-dsi-panel-height = <0x99c>;
						qcom,mdss-dsi-panel-width = <0x438>;
					};
				};
			};

			qcom,mdss_dsi_m19_42_03_0b_fhd_dsc_vid {
				phandle = <0x624>;
				qcom,platform-reset-gpio = <0x126 0x5c 0x00>;
				qcom,mdss-brightness-max-level = <0x7ff>;
				qcom,mdss-dsi-bl-max-level = <0x7ff>;
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_i2c";
				qcom,panel-supply-entries = <0x61b>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,mdss-dsi-t-clk-pre = <0x15>;
				qcom,mdss-dsi-t-clk-post = <0x0b>;
				qcom,dispparam-enabled;
				qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
				qcom,mdss-dsi-pan-enable-dynamic-fps;
				qcom,dsi-supported-dfps-list = <0x5a 0x3c 0x31 0x1e>;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,mdss-pan-physical-height-dimension = <0x9e>;
				qcom,mdss-pan-physical-width-dimension = <0x45>;
				qcom,mdss-dsi-reset-sequence = <0x00 0x01 0x01 0x04 0x00 0x01 0x01 0x0c>;
				qcom,mdss-dsi-lp11-init;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-name = "xiaomi_m19_42_03_0b_fhd_dsc_video_dsi_panel";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 18 06 06 15 20 06 06 07 02 04 00 15 0b];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,compression-mode = "dsc";
						qcom,proximity_pre-off-command-state = "dsi_lp_mode";
						qcom,proximity_pre-off-command = <0x5010000 0x23000128>;
						qcom,mdss-dsi-cabc-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-cabc-off-command = [39 01 00 00 00 00 02 55 00];
						qcom,mdss-dsi-cabc-movie-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-cabc-movie-on-command = [39 01 00 00 00 00 02 55 03];
						qcom,mdss-dsi-cabc-still-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-cabc-still-on-command = [39 01 00 00 00 00 02 55 02];
						qcom,mdss-dsi-cabc-ui-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-cabc-ui-on-command = [39 01 00 00 00 00 02 55 01];
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 04 ff 87 20 01 39 01 00 00 00 00 02 00 80 39 01 00 00 00 00 03 ff 87 20 05 01 00 00 23 00 01 28 05 01 00 00 96 00 01 10 39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 05 f7 5a a5 95 27 39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 04 ff 00 00 00 39 01 00 00 00 00 02 00 80 39 01 00 00 14 00 03 ff 00 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = <0x39010000 0x200 0x390100 0x04 0xff872001 0x39010000 0x200 0x80390100 0x03 0xff872039 0x1000000 0x200b0 0x39010000 0xfb4 0x140200 0x1e80007 0x50e0516 0x10f03901 0x00 0x200b039 0x1000000 0x7ca02 0x20b0fff 0x8390100 0x02 0x803901 0x00 0xdcae6d1 0xc0b4aaa1 0x9a948f8a 0x86823901 0x00 0x2009039 0x1000000 0xacafe 0xff66f5ff 0xadfaffd6 0x39010000 0x200 0xa0390100 0x04 0xca060607 0x39010000 0x200 0x390100 0x04 0xff000000 0x39010000 0x200 0x80390100 0x03 0xff000039 0x1000000 0x351ff 0xe390100 0x02 0x55003901 0x00 0x2532c39 0x1000000 0x23500 0x5010000 0x78000111 0x5010000 0x129>;
						qcom,mdss-dsi-panel-framerate = <0x5a>;
						qcom,mdss-dsi-v-pulse-width = <0x0a>;
						qcom,mdss-dsi-v-front-porch = <0x0a>;
						qcom,mdss-dsi-v-back-porch = <0x14>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x38>;
						qcom,mdss-dsi-h-front-porch = <0x4c>;
						qcom,mdss-dsi-panel-height = <0x99c>;
						qcom,mdss-dsi-panel-width = <0x438>;
					};
				};
			};

			qcom,mdss_dsi_m19_42_03_0c_fhd_dsc_vid {
				phandle = <0x625>;
				qcom,platform-reset-gpio = <0x126 0x5c 0x00>;
				qcom,mdss-brightness-max-level = <0x7ff>;
				qcom,mdss-dsi-bl-max-level = <0x7ff>;
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_i2c";
				qcom,panel-supply-entries = <0x61b>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,mdss-dsi-t-clk-pre = <0x15>;
				qcom,mdss-dsi-t-clk-post = <0x0b>;
				qcom,dispparam-enabled;
				qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
				qcom,mdss-dsi-pan-enable-dynamic-fps;
				qcom,dsi-supported-dfps-list = <0x5a 0x3c 0x31 0x1e>;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,mdss-pan-physical-height-dimension = <0x9e>;
				qcom,mdss-pan-physical-width-dimension = <0x45>;
				qcom,mdss-dsi-reset-sequence = <0x00 0x01 0x01 0x04 0x00 0x01 0x01 0x0c>;
				qcom,mdss-dsi-lp11-init;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-name = "xiaomi_m19_42_03_0c_fhd_dsc_video_dsi_panel";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 18 06 06 15 20 06 06 07 02 04 00 15 0b];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,compression-mode = "dsc";
						qcom,proximity_pre-off-command-state = "dsi_lp_mode";
						qcom,proximity_pre-off-command = <0x5010000 0x23000128>;
						qcom,mdss-dsi-cabc-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-cabc-off-command = [39 01 00 00 00 00 02 55 00];
						qcom,mdss-dsi-cabc-movie-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-cabc-movie-on-command = [39 01 00 00 00 00 02 55 03];
						qcom,mdss-dsi-cabc-still-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-cabc-still-on-command = [39 01 00 00 00 00 02 55 02];
						qcom,mdss-dsi-cabc-ui-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-cabc-ui-on-command = [39 01 00 00 00 00 02 55 01];
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 04 ff 87 25 01 39 01 00 00 00 00 02 00 80 39 01 00 00 00 00 03 ff 87 25 05 01 00 00 23 00 01 28 05 01 00 00 96 00 01 10 39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 05 f7 5a a5 95 27 39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 04 ff 00 00 00 39 01 00 00 00 00 02 00 80 39 01 00 00 14 00 03 ff 00 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 04 ff 87 25 01 39 01 00 00 00 00 02 00 80 39 01 00 00 00 00 03 ff 87 25 39 01 00 00 00 00 02 00 b0 39 01 00 00 00 00 0f b4 00 14 02 00 01 e8 00 07 05 0e 05 16 10 f0 39 01 00 00 00 00 02 00 b0 39 01 00 00 00 00 07 ca 02 02 0b 0f ff 08 39 01 00 00 00 00 02 00 80 39 01 00 00 00 00 0d ca e6 d1 c0 b4 aa a1 9a 94 8f 8a 86 82 39 01 00 00 00 00 02 00 90 39 01 00 00 00 00 0a ca fe ff 66 f5 ff ad fa ff d6 39 01 00 00 00 00 02 00 a0 39 01 00 00 00 00 04 ca 06 06 07 39 01 00 00 00 00 02 00 0e 39 01 00 00 00 00 03 f3 80 ff 39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 04 ff 00 00 00 39 01 00 00 00 00 02 00 80 39 01 00 00 00 00 03 ff 00 00 39 01 00 00 00 00 03 51 ff 0e 39 01 00 00 00 00 02 55 00 39 01 00 00 00 00 02 53 2c 39 01 00 00 00 00 02 35 00 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-panel-framerate = <0x5a>;
						qcom,mdss-dsi-v-pulse-width = <0x0a>;
						qcom,mdss-dsi-v-front-porch = <0x0a>;
						qcom,mdss-dsi-v-back-porch = <0x14>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x38>;
						qcom,mdss-dsi-h-front-porch = <0x4c>;
						qcom,mdss-dsi-panel-height = <0x99c>;
						qcom,mdss-dsi-panel-width = <0x438>;
					};
				};
			};

			qcom,mdss_dsi_vtdr6130_fhd_plus_120hz_vid {
				phandle = <0x636>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
				qcom,mdss-dsi-pan-enable-dynamic-fps;
				qcom,dsi-supported-dfps-list = <0x78 0x5a 0x3c>;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,dsi-sec-phy-num = <0x01>;
				qcom,dsi-sec-ctrl-num = <0x01>;
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-name = "vtdr6130 amoled video mode dsi visionox panel with DSC";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 19 06 06 15 14 07 06 07 02 04 00 16 0b];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x28>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 03 01 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 53 20 39 01 00 00 00 00 03 51 00 00 39 01 00 00 00 00 02 59 00 39 01 00 00 00 00 02 6c 01 39 01 00 00 00 00 02 6d 00 39 01 00 00 00 00 02 6f 01 39 01 00 00 00 00 5f 70 12 00 00 ab 30 80 09 60 04 38 00 28 02 1c 02 1c 02 00 02 0e 00 20 03 dd 00 07 00 0c 02 77 02 8b 18 00 10 f0 07 10 20 00 06 0f 0f 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 02 02 22 00 2a 40 2a be 3a fc 3a fa 3a f8 3b 38 3b 78 3b b6 4b b6 4b f4 4b f4 6c 34 84 74 00 00 00 00 00 00 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 02 65 16 39 01 00 00 00 00 03 eb 00 00 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 00 14 00 01 66 00 14 05 cc 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 ce 09 11 09 11 08 c1 07 fa 05 a4 00 3c 00 34 00 24 00 0c 00 0c 04 00 35 39 01 00 00 00 00 03 f0 aa 14 39 01 00 00 00 00 03 b2 03 33 39 01 00 00 00 00 0d b4 00 33 00 00 00 3e 00 00 00 3e 00 00 39 01 00 00 00 00 0a b5 00 09 09 09 09 09 09 06 01 39 01 00 00 00 00 07 b9 00 00 08 09 09 09 39 01 00 00 00 00 0d bc 10 00 00 06 11 09 3b 09 47 09 47 00 39 01 00 00 00 00 0d be 10 10 00 08 22 09 19 09 25 09 25 00 39 01 00 00 00 00 03 ff 5a 80 39 01 00 00 00 00 02 65 14 39 01 00 00 00 00 04 fa 08 08 08 39 01 00 00 00 00 03 ff 5a 81 39 01 00 00 00 00 02 65 05 39 01 00 00 00 00 02 f3 0f 39 01 00 00 00 00 03 f0 aa 00 39 01 00 00 00 00 03 ff 5a 82 39 01 00 00 00 00 02 f9 00 39 01 00 00 00 00 03 ff 51 83 39 01 00 00 00 00 02 65 04 39 01 00 00 00 00 02 f8 00 39 01 00 00 00 00 03 ff 5a 00 39 01 00 00 00 00 02 65 01 39 01 00 00 00 00 02 f4 9a 39 01 00 00 00 00 03 ff 5a 00 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x14>;
						qcom,mdss-dsi-v-back-porch = <0x12>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x02>;
						qcom,mdss-dsi-h-back-porch = <0x14>;
						qcom,mdss-dsi-h-front-porch = <0x14>;
						qcom,mdss-dsi-panel-height = <0x960>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						cell-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_ft8726_fhd_plus_120_video {
				phandle = <0x637>;
				qcom,platform-bklight-en-gpio = <0x51c 0x06 0x00>;
				qcom,platform-reset-gpio = <0x126 0x5c 0x00>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,bl-pmic-pwm-period-usecs = <0x64>;
				pwms = <0x52f 0x00 0x00>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_pwm";
				qcom,panel-supply-entries = <0x61c>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,dsi-dyn-clk-type = "constant-fps-adjust-hfp";
				qcom,dsi-dyn-clk-enable;
				qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
				qcom,mdss-dsi-pan-enable-dynamic-fps;
				qcom,dsi-supported-dfps-list = <0x78 0x5a 0x3c 0x30>;
				qcom,mdss-dsi-qsync-min-refresh-rate = <0x30>;
				qcom,qsync-enable;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-name = "ft8726 lcd video mode dsi focaltech panel with DSC";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,dsi-dyn-clk-list = <0x2fc1f000 0x2f8eff00 0x2f5c0e00>;
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 1c 07 07 17 15 07 07 08 02 04 00 18 0c];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x08>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x32000110>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 00 00 39 01 00 00 00 00 04 ff 87 20 01 15 01 00 00 00 00 02 00 80 39 01 00 00 00 00 03 ff 87 20 15 01 00 00 00 00 02 00 00 39 01 00 00 00 00 05 2a 00 00 04 37 15 01 00 00 00 00 02 00 00 39 01 00 00 00 00 05 2b 00 00 09 67 15 01 00 00 00 00 02 00 a3 39 01 00 00 00 00 05 b3 09 68 00 18 15 01 00 00 00 00 02 00 80 39 01 00 00 00 00 07 c0 00 4a 00 3b 00 11 15 01 00 00 00 00 02 00 90 39 01 00 00 00 00 07 c0 00 4a 00 3b 00 11 15 01 00 00 00 00 02 00 a0 39 01 00 00 00 00 07 c0 00 5a 00 3b 00 11 15 01 00 00 00 00 02 00 b0 39 01 00 00 00 00 06 c0 00 d3 00 3b 11 15 01 00 00 00 00 02 00 60 39 01 00 00 00 00 07 c0 00 b4 00 3b 00 11 15 01 00 00 00 00 02 00 70 39 01 00 00 00 00 0d c0 00 c8 00 c8 0d 03 14 00 00 15 01 11 15 01 00 00 00 00 02 00 a3 39 01 00 00 00 00 07 c1 00 55 00 27 00 02 15 01 00 00 00 00 02 00 80 39 01 00 00 00 00 11 ce 01 81 ff ff 00 c8 00 c8 00 00 00 00 01 90 01 90 15 01 00 00 00 00 02 00 90 39 01 00 00 00 00 10 ce 00 bd 12 75 00 bd 80 ff ff 00 06 40 0a 0e 00 15 01 00 00 00 00 02 00 a0 39 01 00 00 00 00 04 ce 00 00 00 15 01 00 00 00 00 02 00 b0 39 01 00 00 00 00 04 ce 22 00 00 15 01 00 00 00 00 02 00 d1 39 01 00 00 00 00 08 ce 00 00 01 00 00 00 00 15 01 00 00 00 00 02 00 e1 39 01 00 00 00 00 0c ce 04 03 14 03 14 00 00 00 00 00 00 15 01 00 00 00 00 02 00 f1 39 01 00 00 00 00 0a ce 2a 2a 00 01 20 01 0d 00 00 15 01 00 00 00 00 02 00 b0 39 01 00 00 00 00 05 cf 00 00 9d a1 15 01 00 00 00 00 02 00 b5 39 01 00 00 00 00 05 cf 05 05 00 04 15 01 00 00 00 00 02 00 c0 39 01 00 00 00 00 05 cf 09 09 63 67 15 01 00 00 00 00 02 00 c5 39 01 00 00 00 00 05 cf 09 09 69 6d 15 01 00 00 00 00 02 00 d1 39 01 00 00 00 00 0d c1 0a a6 0e c8 19 67 07 e3 0b 11 13 04 15 01 00 00 00 00 02 00 e1 39 01 00 00 00 00 03 c1 0e c8 15 01 00 00 00 00 02 00 e4 39 01 00 00 00 00 0d cf 0a 07 0a 06 0a 06 0a 06 0a 06 0a 06 15 01 00 00 00 00 02 00 80 39 01 00 00 00 00 03 c1 44 44 15 01 00 00 00 00 02 00 90 15 01 00 00 00 00 02 c1 03 15 01 00 00 00 00 02 00 f5 15 01 00 00 00 00 02 cf 02 15 01 00 00 00 00 02 00 f6 15 01 00 00 00 00 02 cf 78 15 01 00 00 00 00 02 00 f1 15 01 00 00 00 00 02 cf 78 15 01 00 00 00 00 02 00 f0 15 01 00 00 00 00 02 c1 00 15 01 00 00 00 00 02 00 cc 15 01 00 00 00 00 02 c1 18 15 01 00 00 00 00 02 00 91 15 01 00 00 00 00 02 c4 88 15 01 00 00 00 00 02 00 80 15 01 00 00 00 00 02 c5 88 15 01 00 00 00 00 02 00 80 39 01 00 00 00 00 09 c2 82 01 1f 1f 00 00 00 00 15 01 00 00 00 00 02 00 90 39 01 00 00 00 00 05 c2 00 00 00 00 15 01 00 00 00 00 02 00 a0 39 01 00 00 00 00 10 c2 00 00 00 17 8d 01 00 00 17 8d 02 00 00 17 8d 15 01 00 00 00 00 02 00 b0 39 01 00 00 00 00 0b c2 03 00 00 17 8d 80 08 03 02 02 15 01 00 00 00 00 02 00 ca 39 01 00 00 00 00 06 c2 84 08 03 01 81 15 01 00 00 00 00 02 00 e0 39 01 00 00 00 00 06 c2 33 33 70 00 70 15 01 00 00 00 00 02 00 e8 39 01 00 00 00 00 09 c2 00 00 00 00 00 00 00 00 15 01 00 00 00 00 02 00 d0 39 01 00 00 00 00 11 c3 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 15 01 00 00 00 00 02 00 80 39 01 00 00 00 00 11 cb 00 01 00 03 fd 01 01 00 00 00 fd 01 00 03 00 00 15 01 00 00 00 00 02 00 90 39 01 00 00 00 00 11 cb 00 00 00 0f f0 00 00 00 00 00 ff 00 00 00 00 00 15 01 00 00 00 00 02 00 a0 39 01 00 00 00 00 05 cb 00 00 00 00 15 01 00 00 00 00 02 00 a4 39 01 00 00 00 00 05 cb 03 00 0c 00 15 01 00 00 00 00 02 00 b0 39 01 00 00 00 00 05 cb 13 58 05 30 15 01 00 00 00 00 02 00 c0 39 01 00 00 00 00 05 cb 13 58 05 30 15 01 00 00 00 00 02 00 d5 39 01 00 00 00 00 0c cb 00 00 00 00 00 00 00 00 00 00 00 15 01 00 00 00 00 02 00 e0 39 01 00 00 00 00 0e cb 00 00 00 00 00 00 00 00 00 00 00 00 00 15 01 00 00 00 00 02 00 80 39 01 00 00 00 00 11 cc 23 12 23 1c 23 0a 23 23 09 08 07 06 23 23 23 23 15 01 00 00 00 00 02 00 90 39 01 00 00 00 00 09 cc 23 18 16 17 23 19 1a 1b 15 01 00 00 00 00 02 00 a0 39 01 00 00 00 00 11 cc 23 12 23 1d 23 0e 23 23 06 07 08 09 23 23 23 23 15 01 00 00 00 00 02 00 b0 39 01 00 00 00 00 09 cc 23 18 16 17 23 19 1a 1b 15 01 00 00 00 00 02 00 80 39 01 00 00 00 00 11 cd 23 23 23 02 23 0a 23 23 09 08 07 06 23 23 23 23 15 01 00 00 00 00 02 00 90 39 01 00 00 00 00 09 cd 23 18 16 17 23 19 1a 1b 15 01 00 00 00 00 02 00 a0 39 01 00 00 00 00 11 cd 23 23 23 02 23 0e 23 23 06 07 08 09 23 23 23 23 15 01 00 00 00 00 02 00 b0 39 01 00 00 00 00 09 cd 23 18 16 17 23 19 1a 1b 15 01 00 00 00 00 02 00 86 39 01 00 00 00 00 07 c0 00 00 00 01 0f 05 15 01 00 00 00 00 02 00 96 39 01 00 00 00 00 07 c0 00 00 00 01 0f 05 15 01 00 00 00 00 02 00 a6 39 01 00 00 00 00 07 c0 00 00 00 01 0f 03 15 01 00 00 00 00 02 00 a3 39 01 00 00 00 00 07 ce 00 00 00 01 0f 05 15 01 00 00 00 00 02 00 b3 39 01 00 00 00 00 07 ce 00 00 00 01 0f 05 15 01 00 00 00 00 02 00 69 39 01 00 00 00 00 04 c0 01 14 01 15 01 00 00 00 00 02 00 82 39 01 00 00 00 00 03 a7 10 00 15 01 00 00 00 00 02 00 8d 15 01 00 00 00 00 02 a7 01 15 01 00 00 00 00 02 00 8f 15 01 00 00 00 00 02 a7 01 15 01 00 00 00 00 02 00 93 15 01 00 00 00 00 02 c5 37 15 01 00 00 00 00 02 00 97 15 01 00 00 00 00 02 c5 37 15 01 00 00 00 00 02 00 9a 15 01 00 00 00 00 02 c5 32 15 01 00 00 00 00 02 00 9c 15 01 00 00 00 00 02 c5 32 15 01 00 00 00 00 02 00 b6 39 01 00 00 00 00 09 c5 10 10 0e 0e 10 10 0e 0e 15 01 00 00 00 00 02 00 88 15 01 00 00 00 00 02 c4 08 15 01 00 00 00 00 02 00 80 15 01 00 00 00 00 02 a7 03 15 01 00 00 00 00 02 00 b0 15 01 00 00 00 00 02 c5 d1 15 01 00 00 00 00 02 00 b3 15 01 00 00 00 00 02 c5 d1 15 01 00 00 00 00 02 00 99 15 01 00 00 00 00 02 cf 50 15 01 00 00 00 00 02 00 8c 15 01 00 00 00 00 02 c3 00 15 01 00 00 00 00 02 00 a0 39 01 00 00 00 00 03 c3 35 21 15 01 00 00 00 00 02 00 a4 39 01 00 00 00 00 03 c3 01 20 15 01 00 00 00 00 02 00 aa 15 01 00 00 00 00 02 c3 21 15 01 00 00 00 00 02 00 ad 15 01 00 00 00 00 02 c3 01 15 01 00 00 00 00 02 00 ae 15 01 00 00 00 00 02 c3 20 15 01 00 00 00 00 02 00 b3 15 01 00 00 00 00 02 c3 21 15 01 00 00 00 00 02 00 b6 39 01 00 00 00 00 03 c3 01 20 15 01 00 00 00 00 02 00 c3 15 01 00 00 00 00 02 c5 ff 15 01 00 00 00 00 02 00 a9 15 01 00 00 00 00 02 f5 8e 15 01 00 00 00 00 02 00 b0 15 01 00 00 00 00 02 b3 00 15 01 00 00 00 00 02 00 83 15 01 00 00 00 00 02 b0 63 15 01 00 00 00 00 02 00 93 15 01 00 00 00 00 02 c4 08 15 01 00 00 00 00 02 00 80 15 01 00 00 00 00 02 b3 22 15 01 00 00 00 00 02 00 90 15 01 00 00 00 00 02 c3 08 15 01 00 00 00 00 02 00 fa 15 01 00 00 00 00 02 c2 14 15 01 00 00 00 00 02 00 ca 15 01 00 00 00 00 02 c0 80 15 01 00 00 00 00 02 00 82 15 01 00 00 00 00 02 f5 01 15 01 00 00 00 00 02 00 93 15 01 00 00 00 00 02 f5 01 15 01 00 00 00 00 02 00 9b 15 01 00 00 00 00 02 f5 49 15 01 00 00 00 00 02 00 9d 15 01 00 00 00 00 02 f5 49 15 01 00 00 00 00 02 00 be 39 01 00 00 00 00 03 c5 f0 f0 15 01 00 00 00 00 02 00 85 15 01 00 00 00 00 02 a7 01 15 01 00 00 00 00 02 00 dc 15 01 00 00 00 00 02 c3 37 15 01 00 00 00 00 02 00 8a 15 01 00 00 00 00 02 f5 c7 15 01 00 00 00 00 02 00 99 15 01 00 00 00 00 02 cf 50 15 01 00 00 00 00 02 00 9c 15 01 00 00 00 00 02 f5 00 15 01 00 00 00 00 02 00 9e 15 01 00 00 00 00 02 f5 00 15 01 00 00 00 00 02 00 b0 39 01 00 00 00 00 07 c5 d0 4a 39 d0 4a 0f 15 01 00 00 00 00 02 00 c2 15 01 00 00 00 00 02 f5 42 15 01 00 00 00 00 02 00 00 39 01 00 00 00 00 29 e1 00 05 0a 12 1a 1d 25 2c 37 b4 3f 46 4c 52 a8 56 5f 66 6d c9 73 7a 81 89 ed 91 96 9b a2 ec a8 b0 b9 bf 9d c5 cb d0 d3 38 15 01 00 00 00 00 02 00 30 39 01 00 00 00 00 29 e1 00 05 0a 12 1a 1d 25 2c 37 b4 3f 46 4c 52 a8 56 5f 66 6d c9 73 7a 81 89 ed 91 96 9b a2 ec a8 b0 b9 bf 9d c5 cb d0 d3 38 15 01 00 00 00 00 02 00 60 39 01 00 00 00 00 29 e1 00 05 0a 13 2c 1e 26 2d 37 13 40 47 4d 53 68 57 60 67 6f ec 75 7c 84 8c a0 95 9b a1 a7 83 af b9 c5 cd e9 d5 e1 e9 ed fa 15 01 00 00 00 00 02 00 90 39 01 00 00 00 00 29 e1 00 05 0a 13 2c 1e 26 2d 37 13 40 47 4d 53 68 57 60 67 6f ec 75 7c 84 8c a0 95 9b a1 a7 83 af b9 c5 cd e9 d5 e1 e9 ed fa 15 01 00 00 00 00 02 00 c0 39 01 00 00 00 00 29 e1 00 05 0a 12 1b 1d 26 2c 37 cf 40 47 4d 53 6d 58 60 68 6f 36 76 7d 85 8d 10 96 9c a2 a9 86 b1 bc c9 d2 d9 dd ec f7 ff fc 15 01 00 00 00 00 02 00 f0 39 01 00 00 00 00 11 e1 00 05 0a 12 1b 1d 26 2c 37 cf 40 47 4d 53 6d 58 15 01 00 00 00 00 02 00 00 39 01 00 00 00 00 19 e2 60 68 6f 36 76 7d 85 8d 10 96 9c a2 a9 86 b1 bc c9 d2 d9 dd ec f7 ff fc 15 01 00 00 00 00 02 00 d4 15 01 00 00 00 00 02 cb 03 15 01 00 00 00 00 02 00 b0 39 01 00 00 00 00 0f b4 00 08 02 00 00 bb 00 07 0d b7 0c b7 10 f0 15 01 00 00 00 00 02 00 e8 15 01 00 00 00 00 02 c0 40 15 01 00 00 00 00 02 00 00 39 01 00 00 00 00 04 ff ff ff ff 15 01 00 00 00 00 02 51 f0 15 01 00 00 00 00 02 53 2c 15 01 00 00 00 00 02 55 00 05 01 00 00 32 00 01 11 05 01 00 00 14 00 01 29];
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x38>;
						qcom,mdss-dsi-v-back-porch = <0x12>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x0c>;
						qcom,mdss-dsi-h-back-porch = <0x24>;
						qcom,mdss-dsi-h-front-porch = <0x28>;
						qcom,mdss-dsi-panel-height = <0x968>;
						qcom,mdss-dsi-panel-width = <0x438>;
					};
				};
			};

			qcom,mdss_dsi_ft8726_fhd_plus_90_video {
				phandle = <0x638>;
				qcom,platform-bklight-en-gpio = <0x51c 0x06 0x00>;
				qcom,platform-reset-gpio = <0x126 0x5c 0x00>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,bl-pmic-pwm-period-usecs = <0x64>;
				pwms = <0x52f 0x00 0x00>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_pwm";
				qcom,panel-supply-entries = <0x61c>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
				qcom,mdss-dsi-pan-enable-dynamic-fps;
				qcom,dsi-supported-dfps-list = <0x5a 0x3c 0x30>;
				qcom,mdss-dsi-qsync-min-refresh-rate = <0x30>;
				qcom,qsync-enable;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-name = "ft8726 lcd video mode dsi focaltech panel with DSC";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 16 05 05 14 1f 06 05 06 02 04 00 13 0a];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x08>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x32000110>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 00 00 39 01 00 00 00 00 04 ff 87 20 01 15 01 00 00 00 00 02 00 80 39 01 00 00 00 00 03 ff 87 20 15 01 00 00 00 00 02 00 00 39 01 00 00 00 00 05 2a 00 00 04 37 15 01 00 00 00 00 02 00 00 39 01 00 00 00 00 05 2b 00 00 09 67 15 01 00 00 00 00 02 00 a3 39 01 00 00 00 00 05 b3 09 68 00 18 15 01 00 00 00 00 02 00 80 39 01 00 00 00 00 07 c0 00 64 00 31 00 11 15 01 00 00 00 00 02 00 90 39 01 00 00 00 00 07 c0 00 64 00 31 00 11 15 01 00 00 00 00 02 00 a0 39 01 00 00 00 00 07 c0 00 5a 00 31 00 11 15 01 00 00 00 00 02 00 b0 39 01 00 00 00 00 06 c0 00 d4 00 31 11 15 01 00 00 00 00 02 00 60 39 01 00 00 00 00 07 c0 00 b4 00 31 00 11 15 01 00 00 00 00 02 00 70 39 01 00 00 00 00 0d c0 00 c8 00 c8 0d 03 14 00 00 15 01 11 15 01 00 00 00 00 02 00 a3 39 01 00 00 00 00 07 c1 00 48 00 27 00 02 15 01 00 00 00 00 02 00 80 39 01 00 00 00 00 11 ce 01 81 ff ff 00 78 00 98 00 00 00 00 01 90 01 90 15 01 00 00 00 00 02 00 90 39 01 00 00 00 00 10 ce 00 bd 12 75 00 bd 80 ff ff 00 06 40 14 0e 00 15 01 00 00 00 00 02 00 a0 39 01 00 00 00 00 04 ce 00 00 00 15 01 00 00 00 00 02 00 b0 39 01 00 00 00 00 04 ce 22 00 00 15 01 00 00 00 00 02 00 d1 39 01 00 00 00 00 08 ce 00 00 01 00 00 00 00 15 01 00 00 00 00 02 00 e1 39 01 00 00 00 00 0c ce 04 03 14 03 14 00 00 00 00 00 00 15 01 00 00 00 00 02 00 f1 39 01 00 00 00 00 0a ce 1f 2a 00 01 53 01 0d 00 00 15 01 00 00 00 00 02 00 b0 39 01 00 00 00 00 05 cf 00 00 58 5c 15 01 00 00 00 00 02 00 b5 39 01 00 00 00 00 05 cf 04 04 de e2 15 01 00 00 00 00 02 00 c0 39 01 00 00 00 00 05 cf 09 09 63 67 15 01 00 00 00 00 02 00 c5 39 01 00 00 00 00 05 cf 09 09 69 6d 15 01 00 00 00 00 02 00 d1 39 01 00 00 00 00 0d c1 0a a6 0e c8 19 67 07 e3 0b 11 13 04 15 01 00 00 00 00 02 00 e1 39 01 00 00 00 00 03 c1 0e c8 15 01 00 00 00 00 02 00 e4 39 01 00 00 00 00 0d cf 09 fd 09 fc 09 fc 09 fc 09 fc 09 fc 15 01 00 00 00 00 02 00 80 39 01 00 00 00 00 03 c1 44 44 15 01 00 00 00 00 02 00 90 15 01 00 00 00 00 02 c1 03 15 01 00 00 00 00 02 00 f5 15 01 00 00 00 00 02 cf 02 15 01 00 00 00 00 02 00 f6 15 01 00 00 00 00 02 cf 5a 15 01 00 00 00 00 02 00 f1 15 01 00 00 00 00 02 cf 5a 15 01 00 00 00 00 02 00 f0 15 01 00 00 00 00 02 c1 00 15 01 00 00 00 00 02 00 cc 15 01 00 00 00 00 02 c1 18 15 01 00 00 00 00 02 00 91 15 01 00 00 00 00 02 c4 88 15 01 00 00 00 00 02 00 80 15 01 00 00 00 00 02 c5 88 15 01 00 00 00 00 02 00 80 39 01 00 00 00 00 09 c2 82 01 1f 1f 00 00 00 00 15 01 00 00 00 00 02 00 90 39 01 00 00 00 00 05 c2 00 00 00 00 15 01 00 00 00 00 02 00 a0 39 01 00 00 00 00 10 c2 00 00 00 17 8d 01 00 00 17 8d 02 00 00 17 8d 15 01 00 00 00 00 02 00 b0 39 01 00 00 00 00 0b c2 03 00 00 17 8d 80 08 03 02 02 15 01 00 00 00 00 02 00 ca 39 01 00 00 00 00 06 c2 84 08 03 01 81 15 01 00 00 00 00 02 00 e0 39 01 00 00 00 00 06 c2 33 33 70 00 70 15 01 00 00 00 00 02 00 e8 39 01 00 00 00 00 09 c2 00 00 00 00 00 00 00 00 15 01 00 00 00 00 02 00 d0 39 01 00 00 00 00 11 c3 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 15 01 00 00 00 00 02 00 80 39 01 00 00 00 00 11 cb 00 01 00 03 fd 01 01 00 00 00 fd 01 00 03 00 00 15 01 00 00 00 00 02 00 90 39 01 00 00 00 00 11 cb 00 00 00 0f f0 00 00 00 00 00 ff 00 00 00 00 00 15 01 00 00 00 00 02 00 a0 39 01 00 00 00 00 05 cb 00 00 00 00 15 01 00 00 00 00 02 00 a4 39 01 00 00 00 00 05 cb 03 00 0c 00 15 01 00 00 00 00 02 00 b0 39 01 00 00 00 00 05 cb 13 58 05 30 15 01 00 00 00 00 02 00 c0 39 01 00 00 00 00 05 cb 13 58 05 30 15 01 00 00 00 00 02 00 d5 39 01 00 00 00 00 0c cb 00 00 00 00 00 00 00 00 00 00 00 15 01 00 00 00 00 02 00 e0 39 01 00 00 00 00 0e cb 00 00 00 00 00 00 00 00 00 00 00 00 00 15 01 00 00 00 00 02 00 80 39 01 00 00 00 00 11 cc 23 12 23 1c 23 0a 23 23 09 08 07 06 23 23 23 23 15 01 00 00 00 00 02 00 90 39 01 00 00 00 00 09 cc 23 18 16 17 23 19 1a 1b 15 01 00 00 00 00 02 00 a0 39 01 00 00 00 00 11 cc 23 12 23 1d 23 0e 23 23 06 07 08 09 23 23 23 23 15 01 00 00 00 00 02 00 b0 39 01 00 00 00 00 09 cc 23 18 16 17 23 19 1a 1b 15 01 00 00 00 00 02 00 80 39 01 00 00 00 00 11 cd 23 23 23 02 23 0a 23 23 09 08 07 06 23 23 23 23 15 01 00 00 00 00 02 00 90 39 01 00 00 00 00 09 cd 23 18 16 17 23 19 1a 1b 15 01 00 00 00 00 02 00 a0 39 01 00 00 00 00 11 cd 23 23 23 02 23 0e 23 23 06 07 08 09 23 23 23 23 15 01 00 00 00 00 02 00 b0 39 01 00 00 00 00 09 cd 23 18 16 17 23 19 1a 1b 15 01 00 00 00 00 02 00 86 39 01 00 00 00 00 07 c0 00 00 00 01 15 05 15 01 00 00 00 00 02 00 96 39 01 00 00 00 00 07 c0 00 00 00 01 15 05 15 01 00 00 00 00 02 00 a6 39 01 00 00 00 00 07 c0 00 00 00 01 15 03 15 01 00 00 00 00 02 00 a3 39 01 00 00 00 00 07 ce 00 00 00 01 15 05 15 01 00 00 00 00 02 00 b3 39 01 00 00 00 00 07 ce 00 00 00 01 15 05 15 01 00 00 00 00 02 00 69 39 01 00 00 00 00 04 c0 01 14 01 15 01 00 00 00 00 02 00 82 39 01 00 00 00 00 03 a7 10 00 15 01 00 00 00 00 02 00 8d 15 01 00 00 00 00 02 a7 01 15 01 00 00 00 00 02 00 8f 15 01 00 00 00 00 02 a7 01 15 01 00 00 00 00 02 00 93 15 01 00 00 00 00 02 c5 37 15 01 00 00 00 00 02 00 97 15 01 00 00 00 00 02 c5 37 15 01 00 00 00 00 02 00 9a 15 01 00 00 00 00 02 c5 32 15 01 00 00 00 00 02 00 9c 15 01 00 00 00 00 02 c5 32 15 01 00 00 00 00 02 00 b6 39 01 00 00 00 00 09 c5 10 10 0e 0e 10 10 0e 0e 15 01 00 00 00 00 02 00 88 15 01 00 00 00 00 02 c4 08 15 01 00 00 00 00 02 00 80 15 01 00 00 00 00 02 a7 03 15 01 00 00 00 00 02 00 b0 15 01 00 00 00 00 02 c5 d1 15 01 00 00 00 00 02 00 b3 15 01 00 00 00 00 02 c5 d1 15 01 00 00 00 00 02 00 99 15 01 00 00 00 00 02 cf 50 15 01 00 00 00 00 02 00 8c 15 01 00 00 00 00 02 c3 00 15 01 00 00 00 00 02 00 a0 39 01 00 00 00 00 03 c3 35 21 15 01 00 00 00 00 02 00 a4 39 01 00 00 00 00 03 c3 01 20 15 01 00 00 00 00 02 00 aa 15 01 00 00 00 00 02 c3 21 15 01 00 00 00 00 02 00 ad 15 01 00 00 00 00 02 c3 01 15 01 00 00 00 00 02 00 ae 15 01 00 00 00 00 02 c3 20 15 01 00 00 00 00 02 00 b3 15 01 00 00 00 00 02 c3 21 15 01 00 00 00 00 02 00 b6 39 01 00 00 00 00 03 c3 01 20 15 01 00 00 00 00 02 00 c3 15 01 00 00 00 00 02 c5 ff 15 01 00 00 00 00 02 00 a9 15 01 00 00 00 00 02 f5 8e 15 01 00 00 00 00 02 00 b0 15 01 00 00 00 00 02 b3 00 15 01 00 00 00 00 02 00 83 15 01 00 00 00 00 02 b0 63 15 01 00 00 00 00 02 00 93 15 01 00 00 00 00 02 c4 08 15 01 00 00 00 00 02 00 80 15 01 00 00 00 00 02 b3 22 15 01 00 00 00 00 02 00 90 15 01 00 00 00 00 02 c3 08 15 01 00 00 00 00 02 00 fa 15 01 00 00 00 00 02 c2 14 15 01 00 00 00 00 02 00 ca 15 01 00 00 00 00 02 c0 80 15 01 00 00 00 00 02 00 82 15 01 00 00 00 00 02 f5 01 15 01 00 00 00 00 02 00 93 15 01 00 00 00 00 02 f5 01 15 01 00 00 00 00 02 00 9b 15 01 00 00 00 00 02 f5 49 15 01 00 00 00 00 02 00 9d 15 01 00 00 00 00 02 f5 49 15 01 00 00 00 00 02 00 be 39 01 00 00 00 00 03 c5 f0 f0 15 01 00 00 00 00 02 00 85 15 01 00 00 00 00 02 a7 01 15 01 00 00 00 00 02 00 dc 15 01 00 00 00 00 02 c3 37 15 01 00 00 00 00 02 00 8a 15 01 00 00 00 00 02 f5 c7 15 01 00 00 00 00 02 00 99 15 01 00 00 00 00 02 cf 50 15 01 00 00 00 00 02 00 9c 15 01 00 00 00 00 02 f5 00 15 01 00 00 00 00 02 00 9e 15 01 00 00 00 00 02 f5 00 15 01 00 00 00 00 02 00 b0 39 01 00 00 00 00 07 c5 d0 4a 39 d0 4a 0f 15 01 00 00 00 00 02 00 c2 15 01 00 00 00 00 02 f5 42 15 01 00 00 00 00 02 00 00 39 01 00 00 00 00 29 e1 00 05 0a 12 1a 1d 25 2c 37 b4 3f 46 4c 52 a8 56 5f 66 6d c9 73 7a 81 89 ed 91 96 9b a2 ec a8 b0 b9 bf 9d c5 cb d0 d3 38 15 01 00 00 00 00 02 00 30 39 01 00 00 00 00 29 e1 00 05 0a 12 1a 1d 25 2c 37 b4 3f 46 4c 52 a8 56 5f 66 6d c9 73 7a 81 89 ed 91 96 9b a2 ec a8 b0 b9 bf 9d c5 cb d0 d3 38 15 01 00 00 00 00 02 00 60 39 01 00 00 00 00 29 e1 00 05 0a 13 2c 1e 26 2d 37 13 40 47 4d 53 68 57 60 67 6f ec 75 7c 84 8c a0 95 9b a1 a7 83 af b9 c5 cd e9 d5 e1 e9 ed fa 15 01 00 00 00 00 02 00 90 39 01 00 00 00 00 29 e1 00 05 0a 13 2c 1e 26 2d 37 13 40 47 4d 53 68 57 60 67 6f ec 75 7c 84 8c a0 95 9b a1 a7 83 af b9 c5 cd e9 d5 e1 e9 ed fa 15 01 00 00 00 00 02 00 c0 39 01 00 00 00 00 29 e1 00 05 0a 12 1b 1d 26 2c 37 cf 40 47 4d 53 6d 58 60 68 6f 36 76 7d 85 8d 10 96 9c a2 a9 86 b1 bc c9 d2 d9 dd ec f7 ff fc 15 01 00 00 00 00 02 00 f0 39 01 00 00 00 00 11 e1 00 05 0a 12 1b 1d 26 2c 37 cf 40 47 4d 53 6d 58 15 01 00 00 00 00 02 00 00 39 01 00 00 00 00 19 e2 60 68 6f 36 76 7d 85 8d 10 96 9c a2 a9 86 b1 bc c9 d2 d9 dd ec f7 ff fc 15 01 00 00 00 00 02 00 d4 15 01 00 00 00 00 02 cb 03 15 01 00 00 00 00 02 00 b0 39 01 00 00 00 00 0f b4 00 08 02 00 00 bb 00 07 0d b7 0c b7 10 f0 15 01 00 00 00 00 02 00 e8 15 01 00 00 00 00 02 c0 40 15 01 00 00 00 00 02 00 00 39 01 00 00 00 00 04 ff ff ff ff 15 01 00 00 00 00 02 51 f0 15 01 00 00 00 00 02 53 2c 15 01 00 00 00 00 02 55 00 05 01 00 00 c8 00 01 11 05 01 00 00 96 00 01 29];
						qcom,mdss-dsi-panel-framerate = <0x5a>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x2e>;
						qcom,mdss-dsi-v-back-porch = <0x12>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x0c>;
						qcom,mdss-dsi-h-back-porch = <0x24>;
						qcom,mdss-dsi-h-front-porch = <0x28>;
						qcom,mdss-dsi-panel-height = <0x968>;
						qcom,mdss-dsi-panel-width = <0x438>;
					};
				};
			};

			qcom,mdss_dsi_ft8726_fhd_plus_60_video {
				phandle = <0x639>;
				qcom,platform-bklight-en-gpio = <0x51c 0x06 0x00>;
				qcom,platform-reset-gpio = <0x126 0x5c 0x00>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,bl-pmic-pwm-period-usecs = <0x64>;
				pwms = <0x52f 0x00 0x00>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_pwm";
				qcom,panel-supply-entries = <0x61c>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,mdss-dsi-qsync-min-refresh-rate = <0x30>;
				qcom,qsync-enable;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-name = "ft8726 lcd video mode dsi focaltech panel with DSC";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 10 03 03 11 1e 04 04 03 02 04 00 0e 09];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x08>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x32000110>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = <0x15010000 0x200 0x390100 0x04 0xff872001 0x15010000 0x200 0x80390100 0x03 0xff872015 0x1000000 0x20000 0x39010000 0x52a 0x437 0x15010000 0x200 0x390100 0x05 0x2b000009 0x67150100 0x02 0xa33901 0x00 0x5b30968 0x181501 0x00 0x2008039 0x1000000 0x7c000 0x93003100 0x11150100 0x02 0x903901 0x00 0x7c00093 0x310011 0x15010000 0x200 0xa0390100 0x07 0xc0005a00 0x31001115 0x1000000 0x200b0 0x39010000 0x6c0 0xd40031 0x11150100 0x02 0x603901 0x00 0x7c000b4 0x310011 0x15010000 0x200 0x70390100 0x0d 0xc000c800 0xc80d0314 0x1501 0x11150100 0x02 0xa33901 0x00 0x7c10048 0x270002 0x15010000 0x200 0x80390100 0x11 0xce0181ff 0xff007800 0x60000000 0x19001 0x90150100 0x02 0x903901 0x00 0x10ce00bd 0x127500bd 0x80ffff00 0x640030e 0x150100 0x02 0xa03901 0x00 0x4ce0000 0x150100 0x02 0xb03901 0x00 0x4ce2200 0x150100 0x02 0xd13901 0x00 0x8ce0000 0x1000000 0x150100 0x02 0xe13901 0x00 0xcce0403 0x14031400 0x00 0x150100 0x02 0xf13901 0x00 0xace152a 0x10d01 0xd000015 0x1000000 0x200b0 0x39010000 0x5cf 0x6266 0x15010000 0x200 0xb5390100 0x05 0xcf0404e3 0xe7150100 0x02 0xc03901 0x00 0x5cf0909 0x63671501 0x00 0x200c539 0x1000000 0x5cf09 0x9696d15 0x1000000 0x200d1 0x39010000 0xdc1 0xaa60ec8 0x196707e3 0xb111304 0x15010000 0x200 0xe1390100 0x03 0xc10ec815 0x1000000 0x200e4 0x39010000 0xdcf 0x9fd09fc 0x9fc09fc 0x9fc09fc 0x15010000 0x200 0x80390100 0x03 0xc1444415 0x1000000 0x20090 0x15010000 0x2c1 0x3150100 0x02 0xf51501 0x00 0x2cf0215 0x1000000 0x200f6 0x15010000 0x2cf 0x3c150100 0x02 0xf11501 0x00 0x2cf3c15 0x1000000 0x200f0 0x15010000 0x2c1 0x150100 0x02 0xcc1501 0x00 0x2c11815 0x1000000 0x20091 0x15010000 0x2c4 0x88150100 0x02 0x801501 0x00 0x2c58815 0x1000000 0x20080 0x39010000 0x9c2 0x82011f1f 0x00 0x15010000 0x200 0x90390100 0x05 0xc2000000 0x150100 0x02 0xa03901 0x00 0x10c20000 0x308b01 0x308b 0x2000030 0x8b150100 0x02 0xb03901 0x00 0xbc20300 0x308b80 0x8030202 0x15010000 0x200 0xca390100 0x06 0xc2840803 0x1811501 0x00 0x200e039 0x1000000 0x6c233 0x33700070 0x15010000 0x200 0xe8390100 0x09 0xc2000000 0x00 0x150100 0x02 0xd03901 0x00 0x11c30000 0x00 0x00 0x00 0x1501 0x00 0x2008039 0x1000000 0x11cb00 0x10003fd 0x1010000 0xfd0100 0x3000015 0x1000000 0x20090 0x39010000 0x11cb 0x0f 0xf0000000 0xff00 0x00 0x15010000 0x200 0xa0390100 0x05 0xcb000000 0x150100 0x02 0xa43901 0x00 0x5cb0300 0xc001501 0x00 0x200b039 0x1000000 0x5cb13 0x58053015 0x1000000 0x200c0 0x39010000 0x5cb 0x13580530 0x15010000 0x200 0xd5390100 0x0c 0xcb000000 0x00 0x00 0x15010000 0x200 0xe0390100 0x0e 0xcb000000 0x00 0x00 0x1501 0x00 0x2008039 0x1000000 0x11cc23 0x12231c23 0xa232309 0x8070623 0x23232315 0x1000000 0x20090 0x39010000 0x9cc 0x23181617 0x23191a1b 0x15010000 0x200 0xa0390100 0x11 0xcc231223 0x1d230e23 0x23060708 0x9232323 0x23150100 0x02 0xb03901 0x00 0x9cc2318 0x16172319 0x1a1b1501 0x00 0x2008039 0x1000000 0x11cd23 0x23230223 0xa232309 0x8070623 0x23232315 0x1000000 0x20090 0x39010000 0x9cd 0x23181617 0x23191a1b 0x15010000 0x200 0xa0390100 0x11 0xcd232323 0x2230e23 0x23060708 0x9232323 0x23150100 0x02 0xb03901 0x00 0x9cd2318 0x16172319 0x1a1b1501 0x00 0x2008639 0x1000000 0x7c000 0x126 0x7150100 0x02 0x963901 0x00 0x7c00000 0x12607 0x15010000 0x200 0xa6390100 0x07 0xc0000000 0x1260715 0x1000000 0x200a3 0x39010000 0x7ce 0x01 0x26071501 0x00 0x200b339 0x1000000 0x7ce00 0x126 0x7150100 0x02 0x693901 0x00 0x4c00114 0x1150100 0x02 0x823901 0x00 0x3a71000 0x15010000 0x200 0x8d150100 0x02 0xa7011501 0x00 0x2008f15 0x1000000 0x2a701 0x15010000 0x200 0x93150100 0x02 0xc5371501 0x00 0x2009715 0x1000000 0x2c537 0x15010000 0x200 0x9a150100 0x02 0xc5321501 0x00 0x2009c15 0x1000000 0x2c532 0x15010000 0x200 0xb6390100 0x09 0xc510100e 0xe10100e 0xe150100 0x02 0x881501 0x00 0x2c40815 0x1000000 0x20080 0x15010000 0x2a7 0x3150100 0x02 0xb01501 0x00 0x2c5d115 0x1000000 0x200b3 0x15010000 0x2c5 0xd1150100 0x02 0x991501 0x00 0x2cf5015 0x1000000 0x2008c 0x15010000 0x2c3 0x150100 0x02 0xa03901 0x00 0x3c33521 0x15010000 0x200 0xa4390100 0x03 0xc3012015 0x1000000 0x200aa 0x15010000 0x2c3 0x21150100 0x02 0xad1501 0x00 0x2c30115 0x1000000 0x200ae 0x15010000 0x2c3 0x20150100 0x02 0xb31501 0x00 0x2c32115 0x1000000 0x200b6 0x39010000 0x3c3 0x1201501 0x00 0x200c315 0x1000000 0x2c5ff 0x15010000 0x200 0xa9150100 0x02 0xf58e1501 0x00 0x200b015 0x1000000 0x2b300 0x15010000 0x200 0x83150100 0x02 0xb0631501 0x00 0x2009315 0x1000000 0x2c408 0x15010000 0x200 0x80150100 0x02 0xb3221501 0x00 0x2009015 0x1000000 0x2c308 0x15010000 0x200 0xfa150100 0x02 0xc2141501 0x00 0x200ca15 0x1000000 0x2c080 0x15010000 0x200 0x82150100 0x02 0xf5011501 0x00 0x2009315 0x1000000 0x2f501 0x15010000 0x200 0x9b150100 0x02 0xf5491501 0x00 0x2009d15 0x1000000 0x2f549 0x15010000 0x200 0xbe390100 0x03 0xc5f0f015 0x1000000 0x20085 0x15010000 0x2a7 0x1150100 0x02 0xdc1501 0x00 0x2c33715 0x1000000 0x2008a 0x15010000 0x2f5 0xc7150100 0x02 0x991501 0x00 0x2cf5015 0x1000000 0x2009c 0x15010000 0x2f5 0x150100 0x02 0x9e1501 0x00 0x2f50015 0x1000000 0x200b0 0x39010000 0x7c5 0xd04a39d0 0x4a0f1501 0x00 0x200c215 0x1000000 0x2f542 0x15010000 0x200 0x390100 0x29 0xe100050a 0x121a1d25 0x2c37b43f 0x464c52a8 0x565f666d 0xc9737a81 0x89ed9196 0x9ba2eca8 0xb0b9bf9d 0xc5cbd0d3 0x38150100 0x02 0x303901 0x00 0x29e10005 0xa121a1d 0x252c37b4 0x3f464c52 0xa8565f66 0x6dc9737a 0x8189ed91 0x969ba2ec 0xa8b0b9bf 0x9dc5cbd0 0xd3381501 0x00 0x2006039 0x1000000 0x29e100 0x50a132c 0x1e262d37 0x1340474d 0x53685760 0x676fec75 0x7c848ca0 0x959ba1a7 0x83afb9c5 0xcde9d5e1 0xe9edfa15 0x1000000 0x20090 0x39010000 0x29e1 0x50a13 0x2c1e262d 0x37134047 0x4d536857 0x60676fec 0x757c848c 0xa0959ba1 0xa783afb9 0xc5cde9d5 0xe1e9edfa 0x15010000 0x200 0xc0390100 0x29 0xe100050a 0x121b1d26 0x2c37cf40 0x474d536d 0x5860686f 0x36767d85 0x8d10969c 0xa2a986b1 0xbcc9d2d9 0xddecf7ff 0xfc150100 0x02 0xf03901 0x00 0x11e10005 0xa121b1d 0x262c37cf 0x40474d53 0x6d581501 0x00 0x2000039 0x1000000 0x19e260 0x686f3676 0x7d858d10 0x969ca2a9 0x86b1bcc9 0xd2d9ddec 0xf7fffc15 0x1000000 0x200d4 0x15010000 0x2cb 0x3150100 0x02 0xb03901 0x00 0xfb40008 0x20000bb 0x70db7 0xcb710f0 0x15010000 0x200 0xe8150100 0x02 0xc0401501 0x00 0x2008239 0x1000000 0x3ce17 0x17150100 0x02 0x3901 0x00 0x4ffffff 0xff150100 0x02 0x51f01501 0x00 0x2532c15 0x1000000 0x25500 0x5010000 0xc8000111 0x5010000 0x96000129>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x2e>;
						qcom,mdss-dsi-v-back-porch = <0x12>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x0c>;
						qcom,mdss-dsi-h-back-porch = <0x24>;
						qcom,mdss-dsi-h-front-porch = <0x28>;
						qcom,mdss-dsi-panel-height = <0x968>;
						qcom,mdss-dsi-panel-width = <0x438>;
					};
				};
			};
		};

		qcom,mdss_dsi_ctrl0@ae94000 {
			phandle = <0x4ef>;
			clock-names = "byte_clk\0byte_clk_rcg\0byte_intf_clk\0pixel_clk\0pixel_clk_rcg\0esc_clk\0xo";
			clocks = <0x12a 0x05 0x12a 0x06 0x12a 0x08 0x12a 0x11 0x12a 0x12 0x12a 0x09 0x45 0x00>;
			vdda-1p2-supply = <0x47>;
			qcom,split-link-supported;
			interrupts = <0x04 0x00>;
			interrupt-parent = <0x4ed>;
			reg-names = "dsi_ctrl\0disp_cc_base\0mdp_intf_base";
			reg = <0xae94000 0x400 0xaf0f000 0x04 0xae36000 0x300>;
			frame-threshold-time-us = <0x320>;
			cell-index = <0x00>;
			label = "dsi-ctrl-0";
			compatible = "qcom,dsi-ctrl-hw-v2.6";

			qcom,ctrl-supply-entries {
				#size-cells = <0x00>;
				#address-cells = <0x01>;

				qcom,ctrl-supply-entry@0 {
					qcom,supply-disable-load = <0x00>;
					qcom,supply-enable-load = <0x40d8>;
					qcom,supply-max-voltage = <0x1339e0>;
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-name = "vdda-1p2";
					reg = <0x00>;
				};
			};
		};

		qcom,mdss_dsi_phy0@ae94900 {
			phandle = <0x4f0>;
			pll_codes_region = <0x4ee>;
			qcom,dsi-pll-ssc-mode = "down-spread";
			qcom,dsi-pll-ssc-en;
			vdda-0p9-supply = <0x42>;
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			qcom,platform-lane-config = <0xa0a 0xa0a 0xa0a 0xa0a 0x8a8a>;
			qcom,platform-strength-ctrl = [55 03 55 03 55 03 55 03 55 00];
			pll-label = "dsi_pll_5nm";
			reg-names = "dsi_phy\0pll_base\0dyn_refresh_base";
			reg = <0xae94400 0xa00 0xae94900 0x400 0xae94200 0xa0>;
			#clock-cells = <0x01>;
			cell-index = <0x00>;
			label = "dsi-phy-0";
			compatible = "qcom,dsi-phy-v4.3";

			qcom,phy-supply-entries {
				#size-cells = <0x00>;
				#address-cells = <0x01>;

				qcom,phy-supply-entry@0 {
					qcom,supply-disable-load = <0x00>;
					qcom,supply-enable-load = <0x17e08>;
					qcom,supply-max-voltage = <0x100d60>;
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-name = "vdda-0p9";
					reg = <0x00>;
				};
			};
		};

		dsi_pll_codes {
			phandle = <0x4ee>;
			label = "dsi_pll_codes";
			reg = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
		};

		qcom,sde_rscc@af20000 {
			phandle = <0x4f1>;
			interconnect-names = "qcom,sde-data-bus0";
			interconnects = <0x28 0x3e9 0x29 0x5e8>;
			qcom,msm-bus,active-only;
			clock-names = "vsync_clk\0gdsc_clk\0iface_clk";
			clocks = <0x12a 0x17 0x12a 0x10 0x12a 0x16>;
			vdd-supply = <0x188>;
			qcom,sde-dram-channels = <0x02>;
			qcom,sde-rsc-version = <0x04>;
			reg-names = "drv\0wrapper";
			reg = <0xaf20000 0x4d68 0xaf30000 0x3fd4>;
			compatible = "qcom,sde-rsc";
			cell-index = <0x00>;
		};

		qcom,mdss_rotator {
			phandle = <0x4f2>;
			qcom,mdss-sbuf-headroom = <0x14>;
			qcom,mdss-default-ot-wr-limit = <0x20>;
			qcom,mdss-default-ot-rd-limit = <0x20>;
			qcom,mdss-rot-vbif-memtype = <0x03 0x03>;
			qcom,mdss-rot-safe-lut = <0xffff 0xffff>;
			qcom,mdss-rot-danger-lut = <0x00 0x00>;
			qcom,mdss-rot-qos-lut = <0x00 0x00 0x00 0x00>;
			qcom,mdss-rot-cdp-setting = <0x01 0x01>;
			qcom,mdss-rot-vbif-qos-setting = <0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03>;
			qcom,mdss-rot-xin-id = <0x0a 0x0b>;
			qcom,mdss-rot-parent = <0x4ed 0x00>;
			qcom,sde-reg-bus,vectors-KBps = <0x00 0x00 0x00 0x12c00>;
			interconnect-names = "qcom,rot-data-bus0\0qcom,sde-reg-bus";
			interconnects = <0x28 0x17 0x29 0x200 0x25 0x02 0x3d 0x20c>;
			power-domains = <0x4ed>;
			interrupts = <0x02 0x00>;
			interrupt-parent = <0x4ed>;
			clock-names = "iface_clk\0rot_clk";
			clocks = <0x12a 0x03 0x12a 0x14>;
			qcom,mdss-highest-bank-bit = <0x08 0x02 0x07 0x01>;
			qcom,mdss-rot-mode = <0x01>;
			#list-cells = <0x01>;
			reg-names = "mdp_phys\0rot_vbif_phys";
			reg = <0xae00000 0xac000 0xaeb0000 0x2008>;
			compatible = "qcom,sde_rotator";

			qcom,smmu_rot_unsec_cb {
				phandle = <0x4f3>;
				dma-coherent;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
				iommus = <0x2f 0x81c 0x400>;
				compatible = "qcom,smmu_sde_rot_unsec";
			};

			qcom,smmu_rot_sec_cb {
				phandle = <0x4f4>;
				dma-coherent;
				qcom,iommu-vmid = <0x0a>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
				iommus = <0x2f 0x81d 0x00 0x2f 0xc1d 0x00>;
				compatible = "qcom,smmu_sde_rot_sec";
			};
		};

		qcom,smmu_sde_unsec_cb {
			phandle = <0x4f5>;
			dma-coherent;
			qcom,iommu-earlymap;
			qcom,iommu-faults = "non-fatal";
			qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
			iommus = <0x2f 0x800 0x402>;
			compatible = "qcom,smmu_sde_unsec";
		};

		qcom,smmu_sde_sec_cb {
			phandle = <0x4f6>;
			qcom,iommu-vmid = <0x0a>;
			qcom,iommu-faults = "non-fatal";
			qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
			iommus = <0x2f 0x801 0x00 0x2f 0xc01 0x00>;
			compatible = "qcom,smmu_sde_sec";
		};

		qcom,vidc@aa00000 {
			phandle = <0x4f7>;
			qcom,bus-range-kbps = <0x3e8 0x3e8 0x3e8 0x632ea0>;
			interconnects = <0x25 0x02 0x3d 0x227 0x2cf 0x2a 0x29 0x200>;
			interconnect-names = "venus-cnoc\0venus-ddr";
			vidc,firmware-name = "venus_v7";
			qcom,reg-presets = <0xb0080 0x00 0x03>;
			qcom,allowed-clock-rates = <0x7f27450 0xe4e1c00 0x15c17540 0x16e36000>;
			qcom,clock-configs = <0x00 0x00 0x00 0x00 0x00 0x01>;
			com,proxy-clock-names = "core_clk\0bus_clk\0core0_clk\0core0_bus_clk\0throttle_clk\0video_clk_src";
			clocks = <0x24 0x87 0x24 0x7e 0x24 0x81 0x24 0x7d 0x24 0x80 0x24 0x82>;
			clock-ids = <0x87 0x7e 0x81 0x7d 0x80 0x82>;
			clock-names = "core_clk\0bus_clk\0core0_clk\0core0_bus_clk\0throttle_clk\0video_clk_src";
			venus-core0-supply = <0x31b>;
			venus-supply = <0x31a>;
			#size-cells = <0x01>;
			#address-cells = <0x01>;
			pas-id = <0x09>;
			memory-region = <0x206>;
			interrupts = <0x00 0xae 0x04>;
			reg = <0xaa00000 0xf0000>;
			status = "okay";
			compatible = "qcom,msm-vidc\0qcom,msm-vidc-ravelin\0qcom,msm-vidc-ar50lt";

			non_secure_cb {
				dma-coherent;
				virtual-addr-pool = <0x25800000 0xba800000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-dma-addr-pool = <0x25800000 0xba800000>;
				iommus = <0x2f 0x1980 0x20>;
				label = "venus_ns";
				compatible = "qcom,msm-vidc,context-bank";
			};

			secure_non_pixel_cb {
				qcom,secure-context-bank;
				virtual-addr-pool = <0x1000000 0x24800000>;
				qcom,iommu-vmid = <0x0b>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-dma-addr-pool = <0x1000000 0x24800000>;
				iommus = <0x2f 0x1984 0x20>;
				label = "venus_sec_non_pixel";
				compatible = "qcom,msm-vidc,context-bank";
			};

			secure_bitstream_cb {
				qcom,secure-context-bank;
				virtual-addr-pool = <0x500000 0xdfb00000>;
				qcom,iommu-vmid = <0x09>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-dma-addr-pool = <0x500000 0xdfb00000>;
				iommus = <0x2f 0x1981 0x04>;
				label = "venus_sec_bitstream";
				compatible = "qcom,msm-vidc,context-bank";
			};

			secure_pixel_cb {
				qcom,secure-context-bank;
				virtual-addr-pool = <0x500000 0xdfb00000>;
				qcom,iommu-vmid = <0x0a>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-dma-addr-pool = <0x500000 0xdfb00000>;
				iommus = <0x2f 0x1983 0x00>;
				label = "venus_sec_pixel";
				compatible = "qcom,msm-vidc,context-bank";
			};
		};

		reboot_reason {
			compatible = "qcom,reboot-reason";
			nvmem-cells = <0x4ff>;
			nvmem-cell-names = "restart_reason";
		};

		pmic-pon-log {
			compatible = "qcom,pmic-pon-log";
			nvmem = <0x500>;
			nvmem-names = "pon_log";
		};

		gpio_keys {
			compatible = "gpio-keys";
			label = "gpio-keys";
			pinctrl-names = "default";
			pinctrl-0 = <0x503>;

			vol_up {
				label = "volume_up";
				gpios = <0x126 0x35 0x01>;
				linux,input-type = <0x01>;
				linux,code = <0x73>;
				gpio-key,wakeup;
				debounce-interval = <0x0f>;
				linux,can-disable;
			};
		};

		qcom,pmic_glink_log {
			compatible = "qcom,pmic-glink";
			qcom,pmic-glink-channel = "PMIC_LOGS_ADSP_APPS";

			qcom,battery_debug {
				compatible = "qcom,battery-debug";
			};

			qcom,charger_ulog_glink {
				compatible = "qcom,charger-ulog-glink";
			};

			qcom,spmi_glink_debug {
				compatible = "qcom,spmi-glink-debug";
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				depends-on-supply = <0x162>;
				phandle = <0x54e>;

				spmi@0 {
					reg = <0x00>;
					#address-cells = <0x02>;
					#size-cells = <0x00>;

					qcom,pm7250b-debug@8 {
						compatible = "qcom,spmi-pmic";
						reg = <0x08 0x00>;
						qcom,can-sleep;
					};
				};
			};
		};

		display_gpio_regulator@1 {
			compatible = "qti-regulator-fixed";
			regulator-name = "display_panel_vddio";
			regulator-min-microvolt = <0x1b7740>;
			regulator-max-microvolt = <0x1b7740>;
			regulator-enable-ramp-delay = <0xe9>;
			gpio = <0x511 0x0b 0x00>;
			enable-active-high;
			regulator-boot-on;
			proxy-supply = <0x512>;
			qcom,proxy-consumer-enable;
			pinctrl-names = "default";
			pinctrl-0 = <0x513>;
			phandle = <0x512>;
		};

		display_gpio_regulator@2 {
			compatible = "qti-regulator-fixed";
			regulator-name = "display_panel_extvdd";
			regulator-min-microvolt = <0x124f80>;
			regulator-max-microvolt = <0x124f80>;
			regulator-enable-ramp-delay = <0xe9>;
			gpio = <0x511 0x0c 0x00>;
			enable-active-high;
			regulator-boot-on;
			proxy-supply = <0x514>;
			qcom,proxy-consumer-enable;
			pinctrl-names = "default";
			pinctrl-0 = <0x515>;
			phandle = <0x514>;
		};

		qcom,icnss@22800000 {
			compatible = "qcom,icnss";
			reg = <0x22800000 0x800000>;
			reg-names = "membase";
			qcom,rproc-handle = <0x517>;
			iommus = <0x2f 0x4c0 0x01>;
			interrupts = <0x00 0x185 0x04 0x00 0x19d 0x04 0x00 0x1a0 0x04 0x00 0x1a1 0x04 0x00 0x1b2 0x04 0x00 0x1b3 0x04 0x00 0x1b6 0x04 0x00 0x1b7 0x04 0x00 0x1b8 0x04 0x00 0x1c3 0x04 0x00 0x1c5 0x04 0x00 0x1c6 0x04>;
			qcom,iommu-dma = "fastmap";
			qcom,iommu-faults = "stall-disable\0HUPCF\0non-fatal";
			qcom,iommu-dma-addr-pool = <0xa0000000 0x10000000>;
			qcom,iommu-geometry = <0xa0000000 0x10000000>;
			qcom,fw-prefix;
			qcom,wlan;
			bdf-download-support;
			wpss-support-enable;
			qcom,wlan-msa-fixed-region = <0x518>;
			vdd-cx-mx-supply = <0x29d>;
			vdd-1.8-xo-supply = <0x43>;
			vdd-1.3-rfa-supply = <0x128>;
			vdd-3.3-ch0-supply = <0x129>;
			qcom,vdd-cx-mx-config = <0x00 0x00>;
			qcom,vdd-3.3-ch0-config = <0x2dc6c0 0x328980>;
			qcom,smem-states = <0x1f1 0x00>;
			qcom,smem-state-names = "wlan-smp2p-out";
			use-nv-mac;
			phandle = <0x54f>;

			qcom,smp2p_map_wlan_1_in {
				interrupts-extended = <0x1f4 0x00 0x00 0x1f4 0x01 0x00>;
				interrupt-names = "qcom,smp2p-force-fatal-error\0qcom,smp2p-early-crash-ind";
			};
		};

		goodix_fp {
			compatible = "goodix,fingerprint";
			interrupt-parent = <0x126>;
			interrupts = <0x69 0x01>;
			fp-gpio-irq = <0x126 0x69 0x00>;
			fp-gpio-reset = <0x126 0x66 0x00>;
			fp_vdd_vreg-supply = <0x2ab>;
			status = "okay";
		};

		fpc1020 {
			status = "ok";
			compatible = "fpc,fpc1020";
			interrupt-parent = <0x126>;
			interrupts = <0x69 0x00>;
			fpc,gpio_irq = <0x126 0x69 0x00>;
			fpc,gpio_rst = <0x126 0x66 0x00>;
			fp_vdd_vreg-supply = <0x2ab>;
			pinctrl-names = "fpc1020_reset_reset\0fpc1020_reset_active\0fpc1020_irq_active";
			pinctrl-0 = <0x519>;
			pinctrl-1 = <0x51a>;
			pinctrl-2 = <0x51b>;
		};

		xiaomi_touch {
			status = "ok";
			compatible = "xiaomi-touch";
			touch,name = "xiaomi-touch";
		};

		qcom,camera-flash@ {
			phandle = <0x559>;
			status = "ok";
			pinctrl-3 = <0x542>;
			pinctrl-2 = <0x544>;
			pinctrl-1 = <0x541>;
			pinctrl-0 = <0x543>;
			pinctrl-names = "cam_flash_on\0cam_flash_off\0cam_torch_on\0cam_torch_off";
			flash-type = <0x00>;
			compatible = "qcom,camera-flash";
			cell-index = <0x00>;
		};

		qcom,cam-res-mgr {
			status = "ok";
			compatible = "qcom,cam-res-mgr";
		};

		dsi_panel_pwr_supply_sim {
			phandle = <0x61b>;
			#size-cells = <0x00>;
			#address-cells = <0x01>;

			qcom,panel-supply-entry@0 {
				qcom,supply-post-on-sleep = <0x14>;
				qcom,supply-disable-load = <0x50>;
				qcom,supply-enable-load = <0x30d40>;
				qcom,supply-max-voltage = <0x1b7740>;
				qcom,supply-min-voltage = <0x1b7740>;
				qcom,supply-name = "dummy";
				reg = <0x00>;
			};
		};

		dsi_panel_pwr_supply_lcd {
			phandle = <0x63c>;
			#size-cells = <0x00>;
			#address-cells = <0x01>;

			qcom,panel-supply-entry@0 {
				qcom,supply-post-on-sleep = <0x0a>;
				qcom,supply-disable-load = <0x50>;
				qcom,supply-enable-load = <0x30d40>;
				qcom,supply-max-voltage = <0x1e8480>;
				qcom,supply-min-voltage = <0x1b7740>;
				qcom,supply-name = "vddio";
				reg = <0x00>;
			};

			qcom,panel-supply-entry@1 {
				qcom,supply-pre-off-sleep = <0x0a>;
				qcom,supply-post-off-sleep = <0x0a>;
				qcom,supply-post-on-sleep = <0x0a>;
				qcom,supply-disable-load = <0x64>;
				qcom,supply-enable-load = <0x186a0>;
				qcom,supply-max-voltage = <0x5b8d80>;
				qcom,supply-min-voltage = <0x4630c0>;
				qcom,supply-name = "avdd";
				reg = <0x01>;
			};
		};

		dsi_panel_pwr_supply_labibb {
			phandle = <0x61c>;
			#size-cells = <0x00>;
			#address-cells = <0x01>;

			qcom,panel-supply-entry@0 {
				qcom,supply-post-on-sleep = <0x0a>;
				qcom,supply-disable-load = <0x50>;
				qcom,supply-enable-load = <0x30d40>;
				qcom,supply-max-voltage = <0x1e8480>;
				qcom,supply-min-voltage = <0x1b7740>;
				qcom,supply-name = "vddio";
				reg = <0x00>;
			};

			qcom,panel-supply-entry@1 {
				qcom,supply-post-off-sleep = <0x0a>;
				qcom,supply-post-on-sleep = <0x0a>;
				qcom,supply-disable-load = <0x64>;
				qcom,supply-enable-load = <0x186a0>;
				qcom,supply-max-voltage = <0x13d620>;
				qcom,supply-min-voltage = <0x13d620>;
				qcom,supply-name = "extdvdd";
				reg = <0x01>;
			};

			qcom,panel-supply-entry@2 {
				qcom,supply-disable-load = <0x00>;
				qcom,supply-enable-load = <0x00>;
				qcom,supply-max-voltage = <0x5b8d80>;
				qcom,supply-min-voltage = <0x4630c0>;
				qcom,supply-name = "lab";
				reg = <0x00>;
			};

			qcom,panel-supply-entry@3 {
				qcom,supply-post-on-sleep = <0x14>;
				qcom,supply-disable-load = <0x00>;
				qcom,supply-enable-load = <0x00>;
				qcom,supply-max-voltage = <0x5b8d80>;
				qcom,supply-min-voltage = <0x4630c0>;
				qcom,supply-name = "ibb";
				reg = <0x01>;
			};
		};

		dsi_panel_pwr_supply_amoled {
			phandle = <0x63d>;
			#size-cells = <0x00>;
			#address-cells = <0x01>;

			qcom,panel-supply-entry@0 {
				qcom,supply-post-on-sleep = <0x14>;
				qcom,supply-disable-load = <0x50>;
				qcom,supply-enable-load = <0x30d40>;
				qcom,supply-max-voltage = <0x1e8480>;
				qcom,supply-min-voltage = <0x1b7740>;
				qcom,supply-name = "vddio";
				reg = <0x00>;
			};

			qcom,panel-supply-entry@1 {
				qcom,supply-post-off-sleep = <0x02>;
				qcom,supply-post-on-sleep = <0x00>;
				qcom,supply-disable-load = <0x00>;
				qcom,supply-enable-load = <0x2710>;
				qcom,supply-max-voltage = <0x328980>;
				qcom,supply-min-voltage = <0x2dc6c0>;
				qcom,supply-name = "vci";
				reg = <0x01>;
			};

			qcom,panel-supply-entry@2 {
				qcom,supply-disable-load = <0x00>;
				qcom,supply-enable-load = <0x00>;
				qcom,supply-max-voltage = <0x5b8d80>;
				qcom,supply-min-voltage = <0x4630c0>;
				qcom,supply-name = "lab";
				reg = <0x02>;
			};

			qcom,panel-supply-entry@3 {
				qcom,supply-post-on-sleep = <0x14>;
				qcom,supply-disable-load = <0x00>;
				qcom,supply-enable-load = <0x00>;
				qcom,supply-max-voltage = <0x5b8d80>;
				qcom,supply-min-voltage = <0x4630c0>;
				qcom,supply-name = "ibb";
				reg = <0x03>;
			};

			qcom,panel-supply-entry@4 {
				qcom,supply-post-off-sleep = <0x02>;
				qcom,supply-post-on-sleep = <0x00>;
				qcom,supply-disable-load = <0x50>;
				qcom,supply-enable-load = <0xed1c>;
				qcom,supply-max-voltage = <0x124f80>;
				qcom,supply-min-voltage = <0x124f80>;
				qcom,supply-name = "extvdd";
				reg = <0x04>;
			};
		};

		qcom,dsi-display-primary {
			phandle = <0x626>;
			qcom,dsi-default-panel = <0x621>;
			pinctrl-2 = <0x52d>;
			clock-names = "pll_byte_clk0\0pll_dsi_clk0\0mdp_core_clk";
			clocks = <0x4f0 0x00 0x4f0 0x01 0x12a 0x0c>;
			qcom,demura-panel-id = <0x122e700 0xb0>;
			qcom,mdp = <0x4ed>;
			qcom,panel-te-source = <0x00>;
			qcom,platform-te-gpio = <0x126 0x5d 0x00>;
			pinctrl-1 = <0x61f 0x620>;
			pinctrl-0 = <0x61d 0x61e>;
			pinctrl-names = "panel_active\0panel_suspend\0pwm_pin";
			qcom,dsi-phy = <0x4f0>;
			qcom,dsi-ctrl = <0x4ef>;
			label = "primary";
			compatible = "qcom,dsi-display";
		};

		display_gpio_regulator@0 {
			phandle = <0x622>;
			pinctrl-0 = <0x623>;
			pinctrl-names = "default";
			qcom,proxy-consumer-enable;
			proxy-supply = <0x622>;
			regulator-boot-on;
			enable-active-high;
			gpio = <0x126 0x7f 0x00>;
			regulator-enable-ramp-delay = <0xe9>;
			regulator-max-microvolt = <0x53ec60>;
			regulator-min-microvolt = <0x53ec60>;
			regulator-name = "display_panel_avdd";
			compatible = "qti-regulator-fixed";
		};

		display_panel_ibb_stub {
			phandle = <0x63e>;
			regulator-max-microvolt = <0x5b8d80>;
			regulator-min-microvolt = <0x4630c0>;
			regulator-name = "display_panel_ibb";
			compatible = "qcom,stub-regulator";
		};

		thermal-screen {
			phandle = <0x63f>;
			panel = <0x621 0x624 0x625>;
		};

		disp_rdump_region@e1000000 {
			phandle = <0x640>;
			label = "disp_rdump_region";
			reg = <0xb8000000 0x800000>;
		};
	};

	__symbols__ {
		msm_vidc = "/soc/qcom,vidc@aa00000";
		smmu_sde_sec = "/soc/qcom,smmu_sde_sec_cb";
		smmu_sde_unsec = "/soc/qcom,smmu_sde_unsec_cb";
		smmu_rot_sec = "/soc/qcom,mdss_rotator/qcom,smmu_rot_sec_cb";
		smmu_rot_unsec = "/soc/qcom,mdss_rotator/qcom,smmu_rot_unsec_cb";
		mdss_rotator = "/soc/qcom,mdss_rotator";
		sde_rscc = "/soc/qcom,sde_rscc@af20000";
		dsi_pll_codes_data = "/soc/dsi_pll_codes";
		mdss_dsi_phy0 = "/soc/qcom,mdss_dsi_phy0@ae94900";
		mdss_dsi0 = "/soc/qcom,mdss_dsi_ctrl0@ae94000";
		mdss_mdp = "/soc/qcom,mdss_mdp@ae00000";
		clock_audio_rx_mclk2_2x_clk = "/soc/rx_mclk2_2x_clk";
		clock_audio_wsa2_tx = "/soc/wsa2_core_tx_clk";
		clock_audio_wsa_tx = "/soc/wsa_core_tx_clk";
		clock_audio_tx_1 = "/soc/tx_core_clk";
		clock_audio_rx_tx = "/soc/rx_core_tx_clk";
		clock_audio_rx_1 = "/soc/rx_core_clk";
		clock_audio_wsa_2 = "/soc/wsa2_core_clk";
		clock_audio_wsa_1 = "/soc/wsa_core_clk";
		clock_audio_va_1 = "/soc/va_core_clk";
		wcd_rst_gpio = "/soc/msm_cdc_pinctrl@54";
		wsa2_spkr_en2 = "/soc/wsa2_spkr_en2_pinctrl";
		wsa2_spkr_en1 = "/soc/wsa2_spkr_en1_pinctrl";
		wsa_spkr_en2 = "/soc/wsa_spkr_en2_pinctrl";
		wsa_spkr_en1 = "/soc/wsa_spkr_en1_pinctrl";
		audio_prm = "/soc/remoteproc-adsp@03000000/glink-edge/qcom,gpr/q6prm";
		audio_gpr = "/soc/remoteproc-adsp@03000000/glink-edge/qcom,gpr";
		lpass_audio_hw_vote = "/soc/vote_lpass_audio_hw";
		lpass_core_hw_vote = "/soc/vote_lpass_core_hw";
		cdc_dmic67_gpios = "/soc/spf_core_platform/cdc_dmic67_pinctrl";
		cdc_dmic45_gpios = "/soc/spf_core_platform/cdc_dmic45_pinctrl";
		cdc_dmic23_gpios = "/soc/spf_core_platform/cdc_dmic23_pinctrl";
		cdc_dmic01_gpios = "/soc/spf_core_platform/cdc_dmic01_pinctrl";
		va_swr_gpios = "/soc/spf_core_platform/tx_swr_clk_data_pinctrl";
		rx_swr_gpios = "/soc/spf_core_platform/rx_swr_clk_data_pinctrl";
		wsa2_swr_gpios = "/soc/spf_core_platform/wsa2_swr_clk_data_pinctrl";
		wsa_swr_gpios = "/soc/spf_core_platform/wsa_swr_clk_data_pinctrl";
		waipio_snd = "/soc/spf_core_platform/sound";
		wcd938x_codec = "/soc/spf_core_platform/lpass-cdc/wcd938x-codec";
		wcd937x_codec = "/soc/spf_core_platform/lpass-cdc/wcd937x-codec";
		wsa883x_2_0222 = "/soc/spf_core_platform/lpass-cdc/wsa2-macro@31E0000/wsa2_swr_master/wsa883x@02170222";
		wsa883x_2_0221 = "/soc/spf_core_platform/lpass-cdc/wsa2-macro@31E0000/wsa2_swr_master/wsa883x@02170221";
		swr3 = "/soc/spf_core_platform/lpass-cdc/wsa2-macro@31E0000/wsa2_swr_master";
		wsa2_macro = "/soc/spf_core_platform/lpass-cdc/wsa2-macro@31E0000";
		wsa881x_0213 = "/soc/spf_core_platform/lpass-cdc/wsa-macro@3240000/wsa_swr_master/wsa881x@21170213";
		wsa883x_0222 = "/soc/spf_core_platform/lpass-cdc/wsa-macro@3240000/wsa_swr_master/wsa883x@02170222";
		wsa883x_0221 = "/soc/spf_core_platform/lpass-cdc/wsa-macro@3240000/wsa_swr_master/wsa883x@02170221";
		swr0 = "/soc/spf_core_platform/lpass-cdc/wsa-macro@3240000/wsa_swr_master";
		wsa_macro = "/soc/spf_core_platform/lpass-cdc/wsa-macro@3240000";
		wcd937x_rx_slave = "/soc/spf_core_platform/lpass-cdc/rx-macro@3200000/rx_swr_master/wcd937x-rx-slave";
		wcd938x_rx_slave = "/soc/spf_core_platform/lpass-cdc/rx-macro@3200000/rx_swr_master/wcd938x-rx-slave";
		swr1 = "/soc/spf_core_platform/lpass-cdc/rx-macro@3200000/rx_swr_master";
		rx_macro = "/soc/spf_core_platform/lpass-cdc/rx-macro@3200000";
		tx_macro = "/soc/spf_core_platform/lpass-cdc/tx-macro@3220000";
		wcd937x_tx_slave = "/soc/spf_core_platform/lpass-cdc/va-macro@33F0000/va_swr_master/wcd937x-tx-slave";
		wcd938x_tx_slave = "/soc/spf_core_platform/lpass-cdc/va-macro@33F0000/va_swr_master/wcd938x-tx-slave";
		swr2 = "/soc/spf_core_platform/lpass-cdc/va-macro@33F0000/va_swr_master";
		va_macro = "/soc/spf_core_platform/lpass-cdc/va-macro@33F0000";
		lpass_cdc = "/soc/spf_core_platform/lpass-cdc";
		cdc_dmic67_data_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/dmic67_data_sleep";
		cdc_dmic67_data_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/dmic67_data_active";
		cdc_dmic67_clk_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/dmic67_clk_sleep";
		cdc_dmic67_clk_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/dmic67_clk_active";
		cdc_dmic45_data_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/dmic45_data_sleep";
		cdc_dmic45_data_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/dmic45_data_active";
		cdc_dmic45_clk_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/dmic45_clk_sleep";
		cdc_dmic45_clk_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/dmic45_clk_active";
		cdc_dmic23_data_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/dmic23_data_sleep";
		cdc_dmic23_data_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/dmic23_data_active";
		cdc_dmic23_clk_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/dmic23_clk_sleep";
		cdc_dmic23_clk_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/dmic23_clk_active";
		cdc_dmic01_data_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/dmic01_data_sleep";
		cdc_dmic01_data_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/dmic01_data_active";
		cdc_dmic01_clk_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/dmic01_clk_sleep";
		cdc_dmic01_clk_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/dmic01_clk_active";
		rx_swr_data1_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/rx_swr_data1_active";
		rx_swr_data1_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/rx_swr_data1_sleep";
		rx_swr_data_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/rx_swr_data_active";
		rx_swr_data_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/rx_swr_data_sleep";
		rx_swr_clk_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/rx_swr_clk_active";
		rx_swr_clk_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/rx_swr_clk_sleep";
		tx_swr_data2_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/tx_swr_data2_active";
		tx_swr_data2_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/tx_swr_data2_sleep";
		tx_swr_data1_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/tx_swr_data1_active";
		tx_swr_data1_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/tx_swr_data1_sleep";
		tx_swr_data0_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/tx_swr_data0_active";
		tx_swr_data0_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/tx_swr_data0_sleep";
		tx_swr_clk_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/tx_swr_clk_active";
		tx_swr_clk_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/tx_swr_clk_sleep";
		wsa2_swr_data_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/wsa2_swr_data_pin/wsa2_swr_data_active";
		wsa2_swr_data_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/wsa2_swr_data_pin/wsa2_swr_data_sleep";
		wsa2_swr_clk_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/wsa2_swr_clk_pin/wsa2_swr_clk_active";
		wsa2_swr_clk_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/wsa2_swr_clk_pin/wsa2_swr_clk_sleep";
		wsa_swr_data_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/wsa_swr_data_pin/wsa_swr_data_active";
		wsa_swr_data_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/wsa_swr_data_pin/wsa_swr_data_sleep";
		wsa_swr_clk_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/wsa_swr_clk_pin/wsa_swr_clk_active";
		wsa_swr_clk_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/wsa_swr_clk_pin/wsa_swr_clk_sleep";
		lpi_aux3_sd1_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_aux3_sd1/lpi_aux3_sd1_active";
		lpi_aux3_sd1_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_aux3_sd1/lpi_aux3_sd1_sleep";
		lpi_aux3_sd0_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_aux3_sd0/lpi_aux3_sd0_active";
		lpi_aux3_sd0_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_aux3_sd0/lpi_aux3_sd0_sleep";
		lpi_aux3_ws_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_aux3_ws/lpi_aux3_ws_active";
		lpi_aux3_ws_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_aux3_ws/lpi_aux3_ws_sleep";
		lpi_aux3_sck_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_aux3_sck/lpi_aux3_sck_active";
		lpi_aux3_sck_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_aux3_sck/lpi_aux3_sck_sleep";
		lpi_aux2_sd1_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_aux2_sd1/lpi_aux2_sd1_active";
		lpi_aux2_sd1_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_aux2_sd1/lpi_aux2_sd1_sleep";
		lpi_aux2_sd0_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_aux2_sd0/lpi_aux2_sd0_active";
		lpi_aux2_sd0_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_aux2_sd0/lpi_aux2_sd0_sleep";
		lpi_aux2_ws_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_aux2_ws/lpi_aux2_ws_active";
		lpi_aux2_ws_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_aux2_ws/lpi_aux2_ws_sleep";
		lpi_aux2_sck_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_aux2_sck/lpi_aux2_sck_active";
		lpi_aux2_sck_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_aux2_sck/lpi_aux2_sck_sleep";
		lpi_aux1_sd1_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_aux1_sd1/lpi_aux1_sd1_active";
		lpi_aux1_sd1_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_aux1_sd1/lpi_aux1_sd1_sleep";
		lpi_aux1_sd0_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_aux1_sd0/lpi_aux1_sd0_active";
		lpi_aux1_sd0_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_aux1_sd0/lpi_aux1_sd0_sleep";
		lpi_aux1_ws_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_aux1_ws/lpi_aux1_ws_active";
		lpi_aux1_ws_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_aux1_ws/lpi_aux1_ws_sleep";
		lpi_aux1_sck_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_aux1_sck/lpi_aux1_sck_active";
		lpi_aux1_sck_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_aux1_sck/lpi_aux1_sck_sleep";
		quat_aux_sd3_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_aux_sd3/quat_aux_sd3_active";
		quat_aux_sd3_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_aux_sd3/quat_aux_sd3_sleep";
		quat_aux_sd2_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_aux_sd2/quat_aux_sd2_active";
		quat_aux_sd2_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_aux_sd2/quat_aux_sd2_sleep";
		quat_aux_sd1_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_aux_sd1/quat_aux_sd1_active";
		quat_aux_sd1_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_aux_sd1/quat_aux_sd1_sleep";
		quat_aux_sd0_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_aux_sd0/quat_aux_sd0_active";
		quat_aux_sd0_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_aux_sd0/quat_aux_sd0_sleep";
		quat_aux_ws_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_aux_ws/quat_aux_ws_active";
		quat_aux_ws_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_aux_ws/quat_aux_ws_sleep";
		quat_aux_sck_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_aux_sck/quat_aux_sck_active";
		quat_aux_sck_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_aux_sck/quat_aux_sck_sleep";
		lpi_tdm3_sd1_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_tdm3_sd1/lpi_tdm3_sd1_active";
		lpi_tdm3_sd1_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_tdm3_sd1/lpi_tdm3_sd1_sleep";
		lpi_tdm3_sd0_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_tdm3_sd0/lpi_tdm3_sd0_active";
		lpi_tdm3_sd0_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_tdm3_sd0/lpi_tdm3_sd0_sleep";
		lpi_tdm3_ws_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_tdm3_ws/lpi_tdm3_ws_active";
		lpi_tdm3_ws_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_tdm3_ws/lpi_tdm3_ws_sleep";
		lpi_tdm3_sck_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_tdm3_sck/lpi_tdm3_sck_active";
		lpi_tdm3_sck_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_tdm3_sck/lpi_tdm3_sck_sleep";
		lpi_tdm2_sd1_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_tdm2_sd1/lpi_tdm2_sd1_active";
		lpi_tdm2_sd1_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_tdm2_sd1/lpi_tdm2_sd1_sleep";
		lpi_tdm2_sd0_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_tdm2_sd0/lpi_tdm2_sd0_active";
		lpi_tdm2_sd0_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_tdm2_sd0/lpi_tdm2_sd0_sleep";
		lpi_tdm2_ws_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_tdm2_ws/lpi_tdm2_ws_active";
		lpi_tdm2_ws_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_tdm2_ws/lpi_tdm2_ws_sleep";
		lpi_tdm2_sck_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_tdm2_sck/lpi_tdm2_sck_active";
		lpi_tdm2_sck_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_tdm2_sck/lpi_tdm2_sck_sleep";
		lpi_tdm1_sd1_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_tdm1_sd1/lpi_tdm1_sd1_active";
		lpi_tdm1_sd1_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_tdm1_sd1/lpi_tdm1_sd1_sleep";
		lpi_tdm1_sd0_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_tdm1_sd0/lpi_tdm1_sd0_active";
		lpi_tdm1_sd0_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_tdm1_sd0/lpi_tdm1_sd0_sleep";
		lpi_tdm1_ws_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_tdm1_ws/lpi_tdm1_ws_active";
		lpi_tdm1_ws_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_tdm1_ws/lpi_tdm1_ws_sleep";
		lpi_tdm1_sck_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_tdm1_sck/lpi_tdm1_sck_active";
		lpi_tdm1_sck_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_tdm1_sck/lpi_tdm1_sck_sleep";
		quat_tdm_sd3_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_tdm_sd3/quat_tdm_sd3_active";
		quat_tdm_sd3_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_tdm_sd3/quat_tdm_sd3_sleep";
		quat_tdm_sd2_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_tdm_sd2/quat_tdm_sd2_active";
		quat_tdm_sd2_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_tdm_sd2/quat_tdm_sd2_sleep";
		quat_tdm_sd1_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_tdm_sd1/quat_tdm_sd1_active";
		quat_tdm_sd1_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_tdm_sd1/quat_tdm_sd1_sleep";
		quat_tdm_sd0_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_tdm_sd0/quat_tdm_sd0_active";
		quat_tdm_sd0_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_tdm_sd0/quat_tdm_sd0_sleep";
		quat_tdm_ws_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_tdm_ws/quat_tdm_ws_active";
		quat_tdm_ws_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_tdm_ws/quat_tdm_ws_sleep";
		quat_tdm_sck_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_tdm_sck/quat_tdm_sck_active";
		quat_tdm_sck_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_tdm_sck/quat_tdm_sck_sleep";
		lpi_i2s3_sd1_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_i2s3_sd1/lpi_i2s3_sd1_active";
		lpi_i2s3_sd1_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_i2s3_sd1/lpi_i2s3_sd1_sleep";
		lpi_i2s3_sd0_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_i2s3_sd0/lpi_i2s3_sd0_active";
		lpi_i2s3_sd0_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_i2s3_sd0/lpi_i2s3_sd0_sleep";
		lpi_i2s3_ws_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_i2s3_ws/lpi_i2s3_ws_active";
		lpi_i2s3_ws_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_i2s3_ws/lpi_i2s3_ws_sleep";
		lpi_i2s3_sck_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_i2s3_sck/lpi_i2s3_sck_active";
		lpi_i2s3_sck_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_i2s3_sck/lpi_i2s3_sck_sleep";
		lpi_i2s2_sd1_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_i2s2_sd1/lpi_i2s2_sd1_active";
		lpi_i2s2_sd1_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_i2s2_sd1/lpi_i2s2_sd1_sleep";
		lpi_i2s2_sd0_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_i2s2_sd0/lpi_i2s2_sd0_active";
		lpi_i2s2_sd0_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_i2s2_sd0/lpi_i2s2_sd0_sleep";
		lpi_i2s2_ws_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_i2s2_ws/lpi_i2s2_ws_active";
		lpi_i2s2_ws_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_i2s2_ws/lpi_i2s2_ws_sleep";
		lpi_i2s2_sck_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_i2s2_sck/lpi_i2s2_sck_active";
		lpi_i2s2_sck_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_i2s2_sck/lpi_i2s2_sck_sleep";
		lpi_i2s1_sd1_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_i2s1_sd1/lpi_i2s1_sd1_active";
		lpi_i2s1_sd1_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_i2s1_sd1/lpi_i2s1_sd1_sleep";
		lpi_i2s1_sd0_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_i2s1_sd0/lpi_i2s1_sd0_active";
		lpi_i2s1_sd0_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_i2s1_sd0/lpi_i2s1_sd0_sleep";
		lpi_i2s1_ws_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_i2s1_ws/lpi_i2s1_ws_active";
		lpi_i2s1_ws_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_i2s1_ws/lpi_i2s1_ws_sleep";
		lpi_i2s1_sck_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_i2s1_sck/lpi_i2s1_sck_active";
		lpi_i2s1_sck_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_i2s1_sck/lpi_i2s1_sck_sleep";
		quat_mi2s_sd3_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_mi2s_sd3/quat_mi2s_sd3_active";
		quat_mi2s_sd3_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_mi2s_sd3/quat_mi2s_sd3_sleep";
		quat_mi2s_sd2_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_mi2s_sd2/quat_mi2s_sd2_active";
		quat_mi2s_sd2_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_mi2s_sd2/quat_mi2s_sd2_sleep";
		quat_mi2s_sd1_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_mi2s_sd1/quat_mi2s_sd1_active";
		quat_mi2s_sd1_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_mi2s_sd1/quat_mi2s_sd1_sleep";
		quat_mi2s_sd0_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_mi2s_sd0/quat_mi2s_sd0_active";
		quat_mi2s_sd0_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_mi2s_sd0/quat_mi2s_sd0_sleep";
		quat_mi2s_ws_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_mi2s_ws/quat_mi2s_ws_active";
		quat_mi2s_ws_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_mi2s_ws/quat_mi2s_ws_sleep";
		quat_mi2s_sck_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_mi2s_sck/quat_mi2s_sck_active";
		quat_mi2s_sck_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_mi2s_sck/quat_mi2s_sck_sleep";
		lpi_tlmm = "/soc/spf_core_platform/lpi_pinctrl@3440000";
		msm_audio_ion_cma = "/soc/spf_core_platform/qcom,msm-audio-ion-cma";
		msm_audio_ion = "/soc/spf_core_platform/qcom,msm-audio-ion";
		spf_core_platform = "/soc/spf_core_platform";
		afe_loopback_tx = "/soc/qcom,msm-dai-q6-afe-loopback-tx";
		dai_sec_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-sec-tx";
		dai_sec_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-sec-rx";
		dai_pri_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-pri-tx";
		dai_pri_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-pri-rx";
		dai_sen_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sen-tx/qcom,msm-dai-q6-tdm-sen-tx-0";
		tdm_sen_tx = "/soc/qcom,msm-dai-tdm-sen-tx";
		dai_sen_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sen-rx/qcom,msm-dai-q6-tdm-sen-rx-0";
		tdm_sen_rx = "/soc/qcom,msm-dai-tdm-sen-rx";
		dai_quin_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quin-tx/qcom,msm-dai-q6-tdm-quin-tx-0";
		tdm_quin_tx = "/soc/qcom,msm-dai-tdm-quin-tx";
		dai_quin_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quin-rx/qcom,msm-dai-q6-tdm-quin-rx-0";
		tdm_quin_rx = "/soc/qcom,msm-dai-tdm-quin-rx";
		dai_quat_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quat-tx/qcom,msm-dai-q6-tdm-quat-tx-0";
		tdm_quat_tx = "/soc/qcom,msm-dai-tdm-quat-tx";
		dai_quat_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quat-rx/qcom,msm-dai-q6-tdm-quat-rx-0";
		tdm_quat_rx = "/soc/qcom,msm-dai-tdm-quat-rx";
		dai_tert_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-tert-tx/qcom,msm-dai-q6-tdm-tert-tx-0";
		tdm_tert_tx = "/soc/qcom,msm-dai-tdm-tert-tx";
		dai_tert_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-tert-rx/qcom,msm-dai-q6-tdm-tert-rx-0";
		tdm_tert_rx = "/soc/qcom,msm-dai-tdm-tert-rx";
		dai_sec_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sec-tx/qcom,msm-dai-q6-tdm-sec-tx-0";
		tdm_sec_tx = "/soc/qcom,msm-dai-tdm-sec-tx";
		dai_sec_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sec-rx/qcom,msm-dai-q6-tdm-sec-rx-0";
		tdm_sec_rx = "/soc/qcom,msm-dai-tdm-sec-rx";
		dai_pri_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-pri-tx/qcom,msm-dai-q6-tdm-pri-tx-0";
		tdm_pri_tx = "/soc/qcom,msm-dai-tdm-pri-tx";
		dai_pri_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-pri-rx/qcom,msm-dai-q6-tdm-pri-rx-0";
		tdm_pri_rx = "/soc/qcom,msm-dai-tdm-pri-rx";
		adsp_notify = "/soc/qcom,msm-adsp-notify";
		adsp_loader = "/soc/qcom,msm-adsp-loader";
		hdmi_dba = "/soc/qcom,msm-hdmi-dba-codec-rx";
		dai_sen_auxpcm = "/soc/qcom,msm-sen-auxpcm";
		dai_quin_auxpcm = "/soc/qcom,msm-quin-auxpcm";
		dai_quat_auxpcm = "/soc/qcom,msm-quat-auxpcm";
		dai_tert_auxpcm = "/soc/qcom,msm-tert-auxpcm";
		dai_sec_auxpcm = "/soc/qcom,msm-sec-auxpcm";
		dai_pri_auxpcm = "/soc/qcom,msm-pri-auxpcm";
		audio_pkt_core_platform = "/soc/qcom,audio-pkt-core-platform";
		hostless = "/soc/qcom,msm-pcm-hostless";
		usb_audio_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-tx";
		usb_audio_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-rx";
		proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-tx";
		proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-rx";
		afe_proxy_tx_1 = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-tx-1";
		incall_music_2_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-2-rx";
		incall_music_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-rx";
		incall_record_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-tx";
		incall_record_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-rx";
		afe_proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-tx";
		afe_proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-rx";
		afe_pcm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-tx";
		afe_pcm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-rx";
		int_fm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-tx";
		int_fm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-rx";
		bt_sco_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-tx";
		bt_sco_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-rx";
		sb_8_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-8-tx";
		sb_7_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-tx";
		sb_7_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-rx";
		lsm = "/soc/qcom,msm-lsm-client";
		tx_cdc_dma_5_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-5-tx";
		tx_cdc_dma_4_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-4-tx";
		tx_cdc_dma_3_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-3-tx";
		tx_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-2-tx";
		tx_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-1-tx";
		tx_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-0-tx";
		rx_cdc_dma_7_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-7-rx";
		rx_cdc_dma_6_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-6-rx";
		rx_cdc_dma_5_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-5-rx";
		rx_cdc_dma_4_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-4-rx";
		rx_cdc_dma_3_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-3-rx";
		rx_cdc_dma_2_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-2-rx";
		rx_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-1-rx";
		rx_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-0-rx";
		va_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-2-tx";
		va_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-1-tx";
		va_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-0-tx";
		wsa_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-2-tx";
		wsa_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-tx";
		wsa_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-rx";
		wsa_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-tx";
		wsa_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-rx";
		msm_dai_cdc_dma = "/soc/qcom,msm-dai-cdc-dma";
		dai_mi2s5 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-senary";
		dai_mi2s4 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quin";
		dai_mi2s3 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quat";
		dai_mi2s2 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-tert";
		dai_mi2s1 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-sec";
		dai_mi2s0 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-prim";
		msm_dai_mi2s = "/soc/qcom,msm-dai-mi2s";
		pcm_dtmf = "/soc/qcom,msm-pcm-dtmf";
		loopback1 = "/soc/qcom,msm-pcm-loopback-low-latency";
		loopback = "/soc/qcom,msm-pcm-loopback";
		dai_dp1 = "/soc/qcom,msm-dai-q6-dp1";
		dai_dp = "/soc/qcom,msm-dai-q6-dp";
		dai_hdmi = "/soc/qcom,msm-dai-q6-hdmi";
		afe = "/soc/qcom,msm-pcm-afe";
		stub_codec = "/soc/qcom,msm-stub-codec";
		voice = "/soc/qcom,msm-pcm-voice";
		voip = "/soc/qcom,msm-voip-dsp";
		compress = "/soc/qcom,msm-compress-dsp";
		trans_loopback = "/soc/qcom,msm-transcode-loopback";
		pcm_noirq = "/soc/qcom,msm-pcm-dsp-noirq";
		pcm2 = "/soc/qcom,msm-ultra-low-latency";
		pcm1 = "/soc/qcom,msm-pcm-low-latency";
		compr = "/soc/qcom,msm-compr-dsp";
		routing = "/soc/qcom,msm-pcm-routing";
		pcm0 = "/soc/qcom,msm-pcm";
		cam_bps = "/soc/qcom,bps@ac2c000";
		cam_ipe0 = "/soc/qcom,ipe0@ac42000";
		cre = "/soc/qcom,cre@acfa000";
		cam_lx7 = "/soc/qcom,lx7";
		cam_csiphy_tpg14 = "/soc/qcom,tpg14@acf7000";
		cam_csiphy_tpg13 = "/soc/qcom,tpg13@acf6000";
		cam_tfe1 = "/soc/qcom,tfe1@ac71000";
		cam_tfe_csid1 = "/soc/qcom,tfe_csid1@ac71000";
		cam_tfe0 = "/soc/qcom,tfe0@ac62000";
		cam_tfe_csid0 = "/soc/qcom,tfe_csid0@ac62000";
		icp0_all_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/icp0-all-rd";
		cpas_cdm0_bps_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/cpas-cdm0-bps-rd";
		cpas_cdm0_ope_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/cpas-cdm0-ope-rd";
		cpas_cdm0_top_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/cpas-cdm0-top-rd";
		cre_all_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/cre-all-wr";
		cre_all_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/cre-all-rd";
		ope_in_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ipe0-in-rd";
		ope_ref_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ipe0-ref-rd";
		bps_all_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/bps0-all-rd";
		bps_all_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/bps0-all-wr";
		ope_all_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ipe0-all-wr";
		tfe1_rdi_raw_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/tfe1-rdi-pixel-raw-wr";
		tfe0_rdi_raw_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/tfe0_rdi_raw_wr";
		tfe1_bayer_stats_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/tfe1-ubwc-wr";
		tfe0_bayer_stats_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/tfe0_bayer_stats_wr";
		level1_rt0_wr0 = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level1-nodes/level1-rt0-wr0";
		level2_nrt1_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level2-nodes/level2-nrt1-rd";
		level2_nrt0_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level2-nodes/level2-nrt0-rd";
		level2_nrt0_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level2-nodes/level2-nrt0-wr";
		level2_rt0_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level2-nodes/level2-rt0-rd";
		level2_rt0_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level2-nodes/level2-rt0-wr";
		level3_nrt1_rd_wr_sum = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level3-nodes/level3-nrt1-rd-wr-sum";
		level3_nrt0_rd_wr_sum = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level3-nodes/level3-nrt0-rd-wr-sum";
		level3_rt0_rd_wr_sum = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level3-nodes/level3-rt0-rd-wr-sum";
		cpas_cdm_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_cpas_cdm/iova-mem-map";
		cre_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_cre/iova-mem-map";
		icp_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_icp/iova-mem-map";
		tfe_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_tfe/iova-mem-map";
		i2c_freq_1Mhz_cci1 = "/soc/qcom,cci1@ac16000/qcom,i2c_fast_plus_mode";
		i2c_freq_custom_cci1 = "/soc/qcom,cci1@ac16000/qcom,i2c_custom_mode";
		i2c_freq_400Khz_cci1 = "/soc/qcom,cci1@ac16000/qcom,i2c_fast_mode";
		i2c_freq_100Khz_cci1 = "/soc/qcom,cci1@ac16000/qcom,i2c_standard_mode";
		cam_cci1 = "/soc/qcom,cci1@ac16000";
		i2c_freq_1Mhz_cci0 = "/soc/qcom,cci0@ac15000/qcom,i2c_fast_plus_mode";
		i2c_freq_custom_cci0 = "/soc/qcom,cci0@ac15000/qcom,i2c_custom_mode";
		i2c_freq_400Khz_cci0 = "/soc/qcom,cci0@ac15000/qcom,i2c_fast_mode";
		i2c_freq_100Khz_cci0 = "/soc/qcom,cci0@ac15000/qcom,i2c_standard_mode";
		cam_cci0 = "/soc/qcom,cci0@ac15000";
		cam_csiphy2 = "/soc/qcom,csiphy2@ace8000";
		cam_csiphy1 = "/soc/qcom,csiphy1@ace6000";
		cam_csiphy0 = "/soc/qcom,csiphy0@ace4000";
		cam_sensor_csi_mux_sel_suspend = "/soc/pinctrl@f000000/cam_sensor_csi_mux_sel_suspend";
		cam_sensor_csi_mux_sel_active = "/soc/pinctrl@f000000/cam_sensor_csi_mux_sel_active";
		cam_sensor_suspend_rst3 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst3";
		cam_sensor_active_rst3 = "/soc/pinctrl@f000000/cam_sensor_active_rst3";
		cam_sensor_suspend_rst2 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst2";
		cam_sensor_active_rst2 = "/soc/pinctrl@f000000/cam_sensor_active_rst2";
		cam_sensor_suspend_rst1 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst1";
		cam_sensor_active_rst1 = "/soc/pinctrl@f000000/cam_sensor_active_rst1";
		cam_sensor_suspend_rst0 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst0";
		cam_sensor_active_rst0 = "/soc/pinctrl@f000000/cam_sensor_active_rst0";
		cam_sensor_mclk3_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk3_suspend";
		cam_sensor_mclk3_active = "/soc/pinctrl@f000000/cam_sensor_mclk3_active";
		cam_sensor_mclk2_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk2_suspend";
		cam_sensor_mclk2_active = "/soc/pinctrl@f000000/cam_sensor_mclk2_active";
		cam_sensor_mclk1_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk1_suspend";
		cam_sensor_mclk1_active = "/soc/pinctrl@f000000/cam_sensor_mclk1_active";
		cam_sensor_mclk0_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk0_suspend";
		cam_sensor_mclk0_active = "/soc/pinctrl@f000000/cam_sensor_mclk0_active";
		cci_scl2_suspend = "/soc/pinctrl@f000000/cci_scl2_suspend";
		cci_scl2_active = "/soc/pinctrl@f000000/cci_scl2_active";
		cci_sda2_suspend = "/soc/pinctrl@f000000/cci_sda2_suspend";
		cci_sda2_active = "/soc/pinctrl@f000000/cci_sda2_active";
		cci_scl1_suspend = "/soc/pinctrl@f000000/cci_scl1_suspend";
		cci_scl1_active = "/soc/pinctrl@f000000/cci_scl1_active";
		cci_sda1_suspend = "/soc/pinctrl@f000000/cci_sda1_suspend";
		cci_sda1_active = "/soc/pinctrl@f000000/cci_sda1_active";
		cci_scl0_suspend = "/soc/pinctrl@f000000/cci_scl0_suspend";
		cci_scl0_active = "/soc/pinctrl@f000000/cci_scl0_active";
		cci_sda0_suspend = "/soc/pinctrl@f000000/cci_sda0_suspend";
		cci_sda0_active = "/soc/pinctrl@f000000/cci_sda0_active";
		chosen = "/chosen";
		reserved_memory = "/reserved-memory";
		hyp_mem = "/reserved-memory/hyp_region@80000000";
		xbl_dtlog_mem = "/reserved-memory/xbl_dtlog_region@80600000";
		xbl_ramdump_mem = "/reserved-memory/xbl_ramdump_region@80640000";
		aop_image_mem = "/reserved-memory/aop_image_region@80800000";
		aop_cmd_db_mem = "/reserved-memory/aop_cmd_db_region@80860000";
		aop_config_mem = "/reserved-memory/aop_config_region@80880000";
		tme_crash_dump_mem = "/reserved-memory/tme_crash_dump_region@808a0000";
		tme_log_mem = "/reserved-memory/tme_log_region@808e0000";
		uefi_log_mem = "/reserved-memory/uefi_log_region@808e4000";
		smem_mem = "/reserved-memory/smem_region@80900000";
		cpucp_fw_mem = "/reserved-memory/cpucp_fw_region@80b00000";
		wlan_msa_mem = "/reserved-memory/wlan_msa_mem_region@82a00000";
		camera_mem = "/reserved-memory/camera_region@84b00000";
		wpss_moselle_mem = "/reserved-memory/wpss_moselle_region@85300000";
		video_mem = "/reserved-memory/video_region@86c00000";
		adsp_mem = "/reserved-memory/adsp_region@87300000";
		ipa_fw_mem = "/reserved-memory/ipa_fw_region@89c00000";
		ipa_gsi_mem = "/reserved-memory/ipa_gsi_region@89c10000";
		gpu_microcode_mem = "/reserved-memory/gpu_microcode_region@89c1a000";
		mpss_mem = "/reserved-memory/mpss_region@8a000000";
		xbl_sc_mem = "/reserved-memory/xbl_sc_region@a6e00000";
		global_sync_mem = "/reserved-memory/global_sync_region@a6f00000";
		cpusys_vm_mem = "/reserved-memory/cpusys_vm_region@e0600000";
		trust_ui_vm_mem = "/reserved-memory/trust_ui_vm_region@e0b00000";
		trust_ui_vm_qrtr = "/reserved-memory/trust_ui_vm_qrtr@e55f3000";
		trust_ui_vm_vblk0_ring = "/reserved-memory/trust_ui_vm_vblk0_ring@e55fc000";
		trust_ui_vm_swiotlb = "/reserved-memory/trust_ui_vm_swiotlb@e5600000";
		tz_stat_mem = "/reserved-memory/tz_stat_region@e8800000";
		tags_mem = "/reserved-memory/tags_region@e8900000";
		qtee_mem = "/reserved-memory/qtee_region@e8f80000";
		trusted_apps_mem = "/reserved-memory/trusted_apps_region@e9480000";
		dump_mem = "/reserved-memory/mem_dump_region";
		system_cma = "/reserved-memory/linux,cma";
		ramoops_mem = "/reserved-memory/ramoops@97700000";
		va_md_mem = "/reserved-memory/va_md_mem_region";
		user_contig_mem = "/reserved-memory/user_contig_region";
		qseecom_mem = "/reserved-memory/qseecom_region";
		qseecom_ta_mem = "/reserved-memory/qseecom_ta_region";
		adsp_mem_heap = "/reserved-memory/adsp_heap_region";
		audio_cma_mem = "/reserved-memory/audio_cma_region";
		non_secure_display_memory = "/reserved-memory/non_secure_display_region";
		cnss_wlan_mem = "/reserved-memory/cnss_wlan_region";
		aliases = "/aliases";
		sram = "/sram@17D09100";
		cpu_scp_lpri = "/sram@17D09100/scp-shmem@0";
		firmware = "/firmware";
		CPU0 = "/cpus/cpu@0";
		L2_0 = "/cpus/cpu@0/l2-cache";
		L3_0 = "/cpus/cpu@0/l2-cache/l3-cache";
		CPU1 = "/cpus/cpu@100";
		L2_1 = "/cpus/cpu@100/l2-cache";
		CPU2 = "/cpus/cpu@200";
		L2_2 = "/cpus/cpu@200/l2-cache";
		CPU3 = "/cpus/cpu@300";
		L2_3 = "/cpus/cpu@300/l2-cache";
		CPU4 = "/cpus/cpu@400";
		L2_4 = "/cpus/cpu@400/l2-cache";
		CPU5 = "/cpus/cpu@500";
		L2_5 = "/cpus/cpu@500/l2-cache";
		CPU6 = "/cpus/cpu@600";
		L2_6 = "/cpus/cpu@600/l2-cache";
		CPU7 = "/cpus/cpu@700";
		L2_7 = "/cpus/cpu@700/l2-cache";
		SILVER_CPU_OFF = "/idle-states/silver-c3";
		SILVER_CPU_RAIL_OFF = "/idle-states/silver-c4";
		GOLD_CPU_OFF = "/idle-states/gold-c3";
		GOLD_CPU_RAIL_OFF = "/idle-states/gold-c4";
		CLUSTER_OFF = "/idle-states/cluster-d4";
		CX_RET = "/idle-states/cx-ret";
		soc = "/soc";
		kgsl_smmu = "/soc/kgsl-smmu@3da0000";
		gfx_0_tbu = "/soc/kgsl-smmu@3da0000/gfx_0_tbu@3dc5000";
		gfx_1_tbu = "/soc/kgsl-smmu@3da0000/gfx_1_tbu@3dc9000";
		apps_smmu = "/soc/apps-smmu@15000000";
		anoc_1_tbu = "/soc/apps-smmu@15000000/anoc_1_tbu@151e5000";
		anoc_2_tbu = "/soc/apps-smmu@15000000/anoc_2_tbu@151e9000";
		mnoc_hf_0_tbu = "/soc/apps-smmu@15000000/mnoc_hf_0_tbu@151ed000";
		mnoc_hf_1_tbu = "/soc/apps-smmu@15000000/mnoc_hf_1_tbu@151f1000";
		lpass_tbu = "/soc/apps-smmu@15000000/lpass_tbu@151f5000";
		pcie_tbu = "/soc/apps-smmu@15000000/pcie_tbu@151f9000";
		sf_0_tbu = "/soc/apps-smmu@15000000/sf_0_tbu@151fd000";
		msm_gpu = "/soc/qcom,kgsl-3d0@3d00000";
		kgsl_msm_iommu = "/soc/qcom,kgsl-iommu@3da0000";
		gfx3d_user = "/soc/qcom,kgsl-iommu@3da0000/gfx3d_user";
		gfx3d_secure = "/soc/qcom,kgsl-iommu@3da0000/gfx3d_secure";
		non_secure_display_dma_buf = "/soc/qcom,dma-heaps/qcom,display";
		usb0 = "/soc/ssusb@a600000";
		usb_port0 = "/soc/ssusb@a600000/port/endpoint";
		usb2_phy0 = "/soc/hsphy@88e3000";
		usb_nop_phy = "/soc/usb_nop_phy";
		usb_qmp_dp_phy = "/soc/ssphy@88e8000";
		audio_etm0_out_funnel_lpass_lpi = "/soc/audio_etm0/out-ports/port/endpoint";
		tpdm_lpass_lpi = "/soc/tpdm_lpass_lpi";
		tpdm_lpass_lpi_out_funnel_lpass_lpi = "/soc/tpdm_lpass_lpi/out-ports/port/endpoint";
		tpdm_lpass = "/soc/tpdm@10844000";
		tpdm_lpass_out_funnel_lpass = "/soc/tpdm@10844000/out-ports/port/endpoint";
		tpdm_dl_lpass = "/soc/tpdm@10c38000";
		tpdm_dl_lpass_out_tpda_dl_lpass_10 = "/soc/tpdm@10c38000/out-ports/port/endpoint";
		lpass_stm = "/soc/lpass_stm";
		lpass_stm_out_funnel_lpass_lpi = "/soc/lpass_stm/out-ports/port/endpoint";
		tpdm_swao_prio_0 = "/soc/tpdm@10b09000";
		tpdm_swao_prio_0_out_tpda_aoss_0 = "/soc/tpdm@10b09000/out-ports/port/endpoint";
		tpdm_swao_prio_1 = "/soc/tpdm@10b0a000";
		tpdm_swao_prio_1_out_tpda_aoss_1 = "/soc/tpdm@10b0a000/out-ports/port/endpoint";
		tpdm_swao_prio_2 = "/soc/tpdm@10b0b000";
		tpdm_swao_prio_2_out_tpda_aoss_2 = "/soc/tpdm@10b0b000/out-ports/port/endpoint";
		tpdm_swao_prio_3 = "/soc/tpdm@10b0c000";
		tpdm_swao_prio_3_out_tpda_aoss_3 = "/soc/tpdm@10b0c000/out-ports/port/endpoint";
		tpdm_swao_1 = "/soc/tpdm@10b0d000";
		tpdm_swao_out_tpda_aoss_4 = "/soc/tpdm@10b0d000/out-ports/port/endpoint";
		tpdm_ddr_ch01 = "/soc/tpdm@10d20000";
		tpdm_ddr_ch01_out_funnel_ddr_ch01 = "/soc/tpdm@10d20000/out-ports/port/endpoint";
		tpdm_ddr = "/soc/tpdm@10d00000";
		tpdm_ddr_dl0_out_funnel_ddr_dl0 = "/soc/tpdm@10d00000/out-ports/port/endpoint";
		tpdm_shrm = "/soc/tpdm@10d01000";
		tpdm_shrm_out_funnel_ddr_dl0 = "/soc/tpdm@10d01000/out-ports/port/endpoint";
		tpdm_gpu = "/soc/tpdm@10900000";
		tpdm_gpu_out_funnel_gfx_dl = "/soc/tpdm@10900000/out-ports/port/endpoint";
		tpdm_prng = "/soc/tpdm@10841000";
		tpdm_prng_out_tpda_dl_center_19 = "/soc/tpdm@10841000/out-ports/port/endpoint";
		tpdm_qm = "/soc/tpdm@109d0000";
		tpdm_qm_out_tpda_dl_center_20 = "/soc/tpdm@109d0000/out-ports/port/endpoint";
		tpdm_gcc = "/soc/tpdm@1082c000";
		tpdm_gcc_out_tpda_dl_center_21 = "/soc/tpdm@1082c000/out-ports/port/endpoint";
		tpdm_vsense = "/soc/tpdm@10840000";
		tpdm_vsense_out_tpda_dl_center_22 = "/soc/tpdm@10840000/out-ports/port/endpoint";
		tpdm_emmc = "/soc/tpdm@10c23000";
		tpdm_sdcc_out_tpda_dl_lpass_0 = "/soc/tpdm@10c23000/out-ports/port/endpoint";
		tpdm_sdcc = "/soc/tpdm@10c20000";
		tpdm_sdcc2_out_tpda_dl_west = "/soc/tpdm@10c20000/out-ports/port/endpoint";
		tpdm_ipa = "/soc/tpdm@10c22000";
		tpdm_ipa_out_tpda_dl_center_24 = "/soc/tpdm@10c22000/out-ports/port/endpoint";
		tpdm_pimem = "/soc/tpdm@10850000";
		tpdm_pimem_out_tpda_dl_center_25 = "/soc/tpdm@10850000/out-ports/port/endpoint";
		tpdm_dlct = "/soc/tpdm@10c28000";
		tpdm_dlct_out_tpda_dl_center_26 = "/soc/tpdm@10c28000/out-ports/port/endpoint";
		tpdm_ipcc = "/soc/tpdm@10c29000";
		tpdm_ipcc_out_tpda_dl_center_27 = "/soc/tpdm@10c29000/out-ports/port/endpoint";
		tpdm_dl_west = "/soc/tpdm@10C48000";
		tpdm_dl_west_out_tpda_dl_west = "/soc/tpdm@10C48000/out-ports/port/endpoint";
		snoc = "/soc/snoc";
		snoc_out_funnel_in0 = "/soc/snoc/out-ports/port/endpoint";
		tpdm_spdm = "/soc/tpdm@1000f000";
		tpdm_spdm_out_tpda_qdss_1 = "/soc/tpdm@1000f000/out-ports/port/endpoint";
		stm = "/soc/stm@10002000";
		stm_out_funnel_in0 = "/soc/stm@10002000/out-ports/port/endpoint";
		tpdm_dcc = "/soc/tpdm@10003000";
		tpdm_dcc_out_tpda_qdss_0 = "/soc/tpdm@10003000/out-ports/port/endpoint";
		tpdm_dl_center2_dsb = "/soc/tpdm@10ac0000";
		tpdm_dlct0_out_tpda_dl_center2_26 = "/soc/tpdm@10ac0000/out-ports/port/endpoint";
		tpdm_dl_center2_cmb = "/soc/tpdm@10ac1000";
		tpdm_dlct1_out_tpda_dl_center2_27 = "/soc/tpdm@10ac1000/out-ports/port/endpoint";
		tpdm_dl_south0 = "/soc/tpdm@109c0000";
		tpdm_dl_south0_out_funnel_dl_south = "/soc/tpdm@109c0000/out-ports/port/endpoint";
		tpdm_dl_south1 = "/soc/tpdm@109c1000";
		tpdm_dl_south1_out_funnel_dl_south = "/soc/tpdm@109c1000/out-ports/port/endpoint";
		tpdm_rdpm = "/soc/tpdm@10c00000";
		tpdm_rdpm_out_funnel_dl_center_1 = "/soc/tpdm@10c00000/out-ports/port/endpoint";
		tpdm_rdpm_mx = "/soc/tpdm@10c01000";
		tpdm_rdpm_mx_out_funnel_dl_center_1 = "/soc/tpdm@10c01000/out-ports/port/endpoint";
		tpdm_llm_silver = "/soc/tpdm@128a0000";
		tpdm_llm_silver_out_tpda_apss_0 = "/soc/tpdm@128a0000/out-ports/port/endpoint";
		tpdm_actpm = "/soc/tpdm@12860000";
		tpdm_apss0_out_tpda_apss_3 = "/soc/tpdm@12860000/out-ports/port/endpoint";
		tpdm_apss = "/soc/tpdm@12861000";
		tpdm_apps1_out_tpda_apss_4 = "/soc/tpdm@12861000/out-ports/port/endpoint";
		tpdm_modem_0 = "/soc/tpdm@10800000";
		tpdm_modem_0_out_tpda_modem_0 = "/soc/tpdm@10800000/out-ports/port/endpoint";
		tpdm_modem_1 = "/soc/tpdm@10801000";
		tpdm_modem_1_out_tpda_modem_1 = "/soc/tpdm@10801000/out-ports/port/endpoint";
		modem_etm0_out_funnel_modem_q6_dup = "/soc/modem_etm0/out-ports/port/endpoint";
		modem2_etm0_out_funnel_modem = "/soc/modem2_etm0/out-ports/port/endpoint";
		modem_diag = "/soc/modem_diag";
		modem_diag_out_funnel_modem_q6 = "/soc/modem_diag/out-ports/port/endpoint";
		tpdm_wcss = "/soc/tpdm@109A4000";
		tpdm_wcss_out_funnel_dl_south = "/soc/tpdm@109A4000/out-ports/port/endpoint";
		tpdm_tmess_prng = "/soc/tpdm@10cc9000";
		tpdm_tmess_prng_out_tpda_tmess_0 = "/soc/tpdm@10cc9000/out-ports/port/endpoint";
		tpdm_tmess_0 = "/soc/tpdm@10cc0000";
		tpdm_tmess_0_out_tpda_tmess_1 = "/soc/tpdm@10cc0000/out-ports/port/endpoint";
		tpdm_tmess_1 = "/soc/tpdm@10cc1000";
		tpdm_tmess_1_out_tpda_tmess_2 = "/soc/tpdm@10cc1000/out-ports/port/endpoint";
		tpdm_wpss = "/soc/tpdm@10c70000";
		tpdm_wpss_out_funnel_wpss = "/soc/tpdm@10c70000/out-ports/port/endpoint";
		tpdm_wpss1 = "/soc/tpdm@10c71000";
		tpdm_wpss_1_out_funnel_wpss = "/soc/tpdm@10c71000/out-ports/port/endpoint";
		wpss_etm = "/soc/wpss_etm0";
		wpss_etm0_out_funnel_wpss = "/soc/wpss_etm0/out-ports/port/endpoint";
		funnel_wpss = "/soc/funnel@10c73000";
		funnel_wpss_in_tpdm_wpss = "/soc/funnel@10c73000/in-ports/port@0/endpoint";
		funnel_wpss_in_tpdm_wpss_1 = "/soc/funnel@10c73000/in-ports/port@1/endpoint";
		funnel_wpss_in_wpss_etm0 = "/soc/funnel@10c73000/in-ports/port@2/endpoint";
		funnel_wpss_out_tpda_dl_center_5 = "/soc/funnel@10c73000/out-ports/port@0/endpoint";
		funnel_wpss_out_tpda_dl_center_6 = "/soc/funnel@10c73000/out-ports/port@1/endpoint";
		funnel_wpss_out_funnel_dl_center = "/soc/funnel@10c73000/out-ports/port@2/endpoint";
		funnel_lpass_lpi = "/soc/funnel@10b44000";
		funnel_lpass_lpi_in_audio_etm0 = "/soc/funnel@10b44000/in-ports/port@0/endpoint";
		funnel_lpass_lpi_in_lpass_stm = "/soc/funnel@10b44000/in-ports/port@1/endpoint";
		funnel_lpass_lpi_in_tpdm_lpass_lpi = "/soc/funnel@10b44000/in-ports/port@5/endpoint";
		funnel_lpass_lpi_out_funnel_aoss = "/soc/funnel@10b44000/out-ports/port/endpoint";
		funnel_gfx_dl = "/soc/funnel@10902000";
		funnel_gfx_dl_in_tpdm_gpu = "/soc/funnel@10902000/in-ports/port/endpoint";
		funnel_gfx_out_tpda_dl_center2_17 = "/soc/funnel@10902000/out-ports/port/endpoint";
		funnel_lpass = "/soc/funnel@10846000";
		funnel_lpass_in_tpdm_lpass = "/soc/funnel@10846000/in-ports/port/endpoint";
		funnel_lpass_out_tpda_dl_lpass_2 = "/soc/funnel@10846000/out-ports/port/endpoint";
		funnel_ddr_ch01 = "/soc/funnel@10d22000";
		funnel_ddr_ch01_in_tpdm_ddr_ch01 = "/soc/funnel@10d22000/in-ports/port/endpoint";
		funnel_ddr_ch01_out_funnel_ddr_dl0 = "/soc/funnel@10d22000/out-ports/port/endpoint";
		funnel_ddr_dl0 = "/soc/funnel@10d03000";
		funnel_ddr_dl0_in_funnel_ddr_ch01 = "/soc/funnel@10d03000/in-ports/port@0/endpoint";
		funnel_ddr_dl0_in_tpdm_ddr_dl0 = "/soc/funnel@10d03000/in-ports/port@2/endpoint";
		funnel_ddr_dl0_in_tpdm_shrm = "/soc/funnel@10d03000/in-ports/port@3/endpoint";
		funnel_ddr_out_tpda_dl_center_9 = "/soc/funnel@10d03000/out-ports/port@0/endpoint";
		funnel_ddr_out_tpda_dl_center_11 = "/soc/funnel@10d03000/out-ports/port@1/endpoint";
		funnel_ddr_out_tpda_dl_center_12 = "/soc/funnel@10d03000/out-ports/port@2/endpoint";
		funnel_dlct_1 = "/soc/funnel@10c02000";
		funnel_dl_center_1_in_tpdm_rdpm = "/soc/funnel@10c02000/in-ports/port@1/endpoint";
		funnel_dl_center_1_in_tpdm_rdpm_mx = "/soc/funnel@10c02000/in-ports/port@2/endpoint";
		funnel_dl_center_1_out_tpda_dl_center_10 = "/soc/funnel@10c02000/out-ports/port@0/endpoint";
		funnel_dl_center_1_out_tpda_dl_center_11 = "/soc/funnel@10c02000/out-ports/port@1/endpoint";
		tpda_tmess = "/soc/tpda@10cc4000";
		tpda_tmess_0_in_tpdm_tmess_prng = "/soc/tpda@10cc4000/in-ports/port@0/endpoint";
		tpda_tmess_1_in_tpdm_tmess_0 = "/soc/tpda@10cc4000/in-ports/port@1/endpoint";
		tpda_tmess_2_in_tpdm_tmess_1 = "/soc/tpda@10cc4000/in-ports/port@2/endpoint";
		tpda_tmess_out_funnel_tmess = "/soc/tpda@10cc4000/out-ports/port/endpoint";
		funnel_tmess = "/soc/funnel@10cc5000";
		funnel_tmess_in_tpda_tmess = "/soc/funnel@10cc5000/in-ports/port/endpoint";
		funnel_tmess_out_funnel_in0 = "/soc/funnel@10cc5000/out-ports/port/endpoint";
		tpda_modem = "/soc/tpda@10803000";
		tpda_modem_0_in_tpdm_modem_0 = "/soc/tpda@10803000/in-ports/port@0/endpoint";
		tpda_modem_1_in_tpdm_modem_1 = "/soc/tpda@10803000/in-ports/port@1/endpoint";
		tpda_modem_out_funnel_modem = "/soc/tpda@10803000/out-ports/port/endpoint";
		funnel_modem_q6_dup = "/soc/funnel@1080d000";
		funnel_modem_q6_dup_in_modem_etm0 = "/soc/funnel@1080d000/in-ports/port@0/endpoint";
		funnel_modem_q6_dup_out_funnel_modem_q6 = "/soc/funnel@1080d000/out-ports/port/endpoint";
		funnel_modem_q6 = "/soc/funnel@1080c000";
		funnel_modem_q6_in_funnel_modem_q6_dup = "/soc/funnel@1080c000/in-ports/port@1/endpoint";
		funnel_modem_q6_in_modem_diag = "/soc/funnel@1080c000/in-ports/port@2/endpoint";
		funnel_modem_q6_out_funnel_modem = "/soc/funnel@1080c000/out-ports/port/endpoint";
		funnel_modem = "/soc/funnel@10804000";
		funnel_modem_in_modem2_etm0 = "/soc/funnel@10804000/in-ports/port@1/endpoint";
		funnel_modem_in_tpda_modem = "/soc/funnel@10804000/in-ports/port@0/endpoint";
		funnel_modem_in_funnel_modem_q6 = "/soc/funnel@10804000/in-ports/port@3/endpoint";
		funnel_modem_out_funnel_in1 = "/soc/funnel@10804000/out-ports/port/endpoint";
		tpda_apss = "/soc/tpda@12863000";
		tpda_apss_0_in_tpdm_llm_silver = "/soc/tpda@12863000/in-ports/port@0/endpoint";
		tpda_apss_3_in_tpdm_apss0 = "/soc/tpda@12863000/in-ports/port@3/endpoint";
		tpda_apss_4_in_tpdm_apps1 = "/soc/tpda@12863000/in-ports/port@4/endpoint";
		tpda_apss_out_funnel_apss = "/soc/tpda@12863000/out-ports/port/endpoint";
		funnel_apss = "/soc/funnel@12810000";
		funnel_apss_in_funnel_ete = "/soc/funnel@12810000/in-ports/port@0/endpoint";
		funnel_apss_in_tpda_apss = "/soc/funnel@12810000/in-ports/port@3/endpoint";
		funnel_apss_out_funnel_dl_center = "/soc/funnel@12810000/out-ports/port/endpoint";
		tpda_dl_center = "/soc/tpda@10c2b000";
		tpda_dl_center_5_in_funnel_wpss = "/soc/tpda@10c2b000/in-ports/port@5/endpoint";
		tpda_dl_center_6_in_funnel_wpss = "/soc/tpda@10c2b000/in-ports/port@6/endpoint";
		tpda_dl_center_9_in_funnel_ddr = "/soc/tpda@10c2b000/in-ports/port@9/endpoint";
		tpda_dl_center_11_in_funnel_ddr = "/soc/tpda@10c2b000/in-ports/port@c/endpoint";
		tpda_dl_center_12_in_funnel_ddr = "/soc/tpda@10c2b000/in-ports/port@d/endpoint";
		tpda_dl_center_19_in_tpdm_prng = "/soc/tpda@10c2b000/in-ports/port@13/endpoint";
		tpda_dl_center_20_in_tpdm_qm = "/soc/tpda@10c2b000/in-ports/port@14/endpoint";
		tpda_dl_center_21_in_tpdm_gcc = "/soc/tpda@10c2b000/in-ports/port@15/endpoint";
		tpda_dl_center_22_in_tpdm_vsense = "/soc/tpda@10c2b000/in-ports/port@16/endpoint";
		tpda_dl_center_24_in_tpdm_ipa = "/soc/tpda@10c2b000/in-ports/port@18/endpoint";
		tpda_dl_center_25_in_tpdm_pimem = "/soc/tpda@10c2b000/in-ports/port@19/endpoint";
		tpda_dl_center_26_in_tpdm_dlct = "/soc/tpda@10c2b000/in-ports/port@1a/endpoint";
		tpda_dl_center_27_in_tpdm_ipcc = "/soc/tpda@10c2b000/in-ports/port@1b/endpoint";
		tpda_dl_center_out_funnel_dl_center = "/soc/tpda@10c2b000/out-ports/port/endpoint";
		funnel_dlct0 = "/soc/funnel@10c2c000";
		funnel_dl_center_in_tpda_dl_center = "/soc/funnel@10c2c000/in-ports/port@0/endpoint";
		funnel_dl_center_in_funnel_wpss = "/soc/funnel@10c2c000/in-ports/port@4/endpoint";
		funnel_dl_center_in_funnel_apss = "/soc/funnel@10c2c000/in-ports/port@7/endpoint";
		funnel_dl_center_out_funnel_in1 = "/soc/funnel@10c2c000/out-ports/port/endpoint";
		funnel_dl_south = "/soc/funnel@109c3000";
		funnel_dl_south_in_tpdm_dl_south0 = "/soc/funnel@109c3000/in-ports/port@2/endpoint";
		funnel_dl_south_in_tpdm_dl_south1 = "/soc/funnel@109c3000/in-ports/port@3/endpoint";
		funnel_dl_south_in_tpdm_wcss = "/soc/funnel@109c3000/in-ports/port@4/endpoint";
		funnel_dl_south_out_tpda_dl_center2_7 = "/soc/funnel@109c3000/out-ports/port@0/endpoint";
		funnel_dl_south_out_tpda_dl_center2_8 = "/soc/funnel@109c3000/out-ports/port@1/endpoint";
		funnel_dl_south_out_funnel_dl_center2 = "/soc/funnel@109c3000/out-ports/port@2/endpoint";
		tpda_dl_center2 = "/soc/tpda@10ac3000";
		tpda_dl_center2_7_in_funnel_dl_south = "/soc/tpda@10ac3000/in-ports/port@7/endpoint";
		tpda_dl_center2_8_in_funnel_dl_south = "/soc/tpda@10ac3000/in-ports/port@8/endpoint";
		tpda_dl_center_10_in_funnel_dl_center_1 = "/soc/tpda@10ac3000/in-ports/port@d/endpoint";
		tpda_dl_center_11_in_funnel_dl_center_1 = "/soc/tpda@10ac3000/in-ports/port@e/endpoint";
		tpda_dl_center2_17_in_funnel_gfx = "/soc/tpda@10ac3000/in-ports/port@11/endpoint";
		tpda_dl_center2_26_in_tpdm_dlct0 = "/soc/tpda@10ac3000/in-ports/port@1a/endpoint";
		tpda_dl_center2_27_in_tpdm_dlct1 = "/soc/tpda@10ac3000/in-ports/port@1b/endpoint";
		tpda_dl_center2_out_funnel_dl_center2 = "/soc/tpda@10ac3000/out-ports/port/endpoint";
		funnel_dl_center2 = "/soc/funnel@10ac4000";
		funnel_dl_center2_in_tpda_dl_center2 = "/soc/funnel@10ac4000/in-ports/port@0/endpoint";
		funnel_dl_center2_in_funnel_dl_south = "/soc/funnel@10ac4000/in-ports/port@4/endpoint";
		funnel_dl_center2_in_funnel_dl_lpass = "/soc/funnel@10ac4000/in-ports/port@6/endpoint";
		funnel_dl_center2_out_funnel_in1 = "/soc/funnel@10ac4000/out-ports/port/endpoint";
		tpda_dl_west = "/soc/tpda@10c4a000";
		tpda_dl_west_in_tpdm_sdcc2 = "/soc/tpda@10c4a000/in-ports/port@0/endpoint";
		tpda_dl_west_in_tpdm_dl_west = "/soc/tpda@10c4a000/in-ports/port@10/endpoint";
		tpda_dl_west_out_funnel_dl_west = "/soc/tpda@10c4a000/out-ports/port/endpoint";
		funnel_dl_west = "/soc/funnel@10c4b000";
		funnel_dl_west_in_tpda_dl_west = "/soc/funnel@10c4b000/in-ports/port/endpoint";
		funnel_dl_west_out_funnel_in1 = "/soc/funnel@10c4b000/out-ports/port/endpoint";
		tpda_dl_lpass = "/soc/tpda@10c3a000";
		tpda_dl_lpass_0_in_tpdm_sdcc = "/soc/tpda@10c3a000/in-ports/port@0/endpoint";
		tpda_dl_lpass_2_in_funnel_lpass = "/soc/tpda@10c3a000/in-ports/port@2/endpoint";
		tpda_dl_lpass_10_in_tpdm_dl_lpass = "/soc/tpda@10c3a000/in-ports/port@10/endpoint";
		tpda_dl_lpass_out_funnel_dl_lpass = "/soc/tpda@10c3a000/out-ports/port/endpoint";
		funnel_dl_lpass = "/soc/funnel@10c3b000";
		funnel_dl_lpass_in_tpda_dl_lpass = "/soc/funnel@10c3b000/in-ports/port/endpoint";
		funnel_dl_lpass_out_funnel_dl_center2 = "/soc/funnel@10c3b000/out-ports/port/endpoint";
		tpda_qdss = "/soc/tpda@10004000";
		tpda_qdss_0_in_tpdm_dcc = "/soc/tpda@10004000/in-ports/port@0/endpoint";
		tpda_qdss_1_in_tpdm_spdm = "/soc/tpda@10004000/in-ports/port@1/endpoint";
		tpda_qdss_out_funnel_in0 = "/soc/tpda@10004000/out-ports/port/endpoint";
		funnel_in0 = "/soc/funnel@10041000";
		funnel_in0_in_snoc = "/soc/funnel@10041000/in-ports/port@0/endpoint";
		funnel_in0_in_funnel_tmess = "/soc/funnel@10041000/in-ports/port@1/endpoint";
		funnel_in0_in_tpda_qdss = "/soc/funnel@10041000/in-ports/port@6/endpoint";
		funnel_in0_in_stm = "/soc/funnel@10041000/in-ports/port@7/endpoint";
		funnel_in0_out_funnel_qdss = "/soc/funnel@10041000/out-ports/port/endpoint";
		funnel_in1 = "/soc/funnel@10042000";
		funnel_in1_in_funnel_modem = "/soc/funnel@10042000/in-ports/port@4/endpoint";
		funnel_in1_in_funnel_dl_west = "/soc/funnel@10042000/in-ports/port@5/endpoint";
		funnel_in1_in_funnel_dl_center = "/soc/funnel@10042000/in-ports/port@6/endpoint";
		funnel_in1_in_funnel_dl_center2 = "/soc/funnel@10042000/in-ports/port@7/endpoint";
		funnel_in1_out_funnel_qdss = "/soc/funnel@10042000/out-ports/port/endpoint";
		funnel_merg = "/soc/funnel@10045000";
		funnel_qdss_in_funnel_in1 = "/soc/funnel@10045000/in-ports/port@1/endpoint";
		funnel_qdss_in_funnel_in0 = "/soc/funnel@10045000/in-ports/port@0/endpoint";
		funnel_qdss_out_funnel_aoss = "/soc/funnel@10045000/out-ports/port/endpoint";
		tpda_aoss = "/soc/tpda@10b08000";
		tpda_aoss_0_in_tpdm_swao_prio_0 = "/soc/tpda@10b08000/in-ports/port@0/endpoint";
		tpda_aoss_1_in_tpdm_swao_prio_1 = "/soc/tpda@10b08000/in-ports/port@1/endpoint";
		tpda_aoss_2_in_tpdm_swao_prio_2 = "/soc/tpda@10b08000/in-ports/port@2/endpoint";
		tpda_aoss_3_in_tpdm_swao_prio_3 = "/soc/tpda@10b08000/in-ports/port@3/endpoint";
		tpda_aoss_4_in_tpdm_swao = "/soc/tpda@10b08000/in-ports/port@4/endpoint";
		tpda_aoss_out_funnel_aoss = "/soc/tpda@10b08000/out-ports/port/endpoint";
		funnel_aoss = "/soc/funnel@10b04000";
		funnel_aoss_in_funnel_lpass_lpi = "/soc/funnel@10b04000/in-ports/port@5/endpoint";
		funnel_aoss_in_tpda_aoss = "/soc/funnel@10b04000/in-ports/port@6/endpoint";
		funnel_aoss_in_funnel_qdss = "/soc/funnel@10b04000/in-ports/port@7/endpoint";
		funnel_aoss_out_tmc_etf = "/soc/funnel@10b04000/out-ports/port/endpoint";
		dummy_eud = "/soc/dummy_sink";
		eud_in_replicator_swao = "/soc/dummy_sink/in-ports/port/endpoint";
		tmc_etf = "/soc/tmc@10b05000";
		tmc_etf_in_funnel_aoss = "/soc/tmc@10b05000/in-ports/port/endpoint";
		tmc_etf_out_replicator_swao = "/soc/tmc@10b05000/out-ports/port/endpoint";
		replicator_swao = "/soc/replicator@10b06000";
		replicator_swao_in_tmc_etf = "/soc/replicator@10b06000/in-ports/port/endpoint";
		replicator_swao_out_replicator_qdss = "/soc/replicator@10b06000/out-ports/port@0/endpoint";
		replicator_swao_out_eud = "/soc/replicator@10b06000/out-ports/port@1/endpoint";
		replicator_qdss = "/soc/replicator@10046000";
		replicator_qdss_in_replicator_swao = "/soc/replicator@10046000/in-ports/port/endpoint";
		replicator_qdss_out_replicator_etr = "/soc/replicator@10046000/out-ports/port@0/endpoint";
		replicator_etr = "/soc/replicator@1004e000";
		replicator_etr_in_replicator_qdss = "/soc/replicator@1004e000/in-ports/port/endpoint";
		replicator_etr_out_tmc_etr = "/soc/replicator@1004e000/out-ports/port@0/endpoint";
		replicator_etr_out_tmc_etr1 = "/soc/replicator@1004e000/out-ports/port@1/endpoint";
		tmc_etr = "/soc/tmc@10048000";
		tmc_etr_in_replicator_etr = "/soc/tmc@10048000/in-ports/port/endpoint";
		tmc_etr1 = "/soc/tmc@1004f000";
		tmc_etr1_in_replicator_etr = "/soc/tmc@1004f000/in-ports/port/endpoint";
		csr = "/soc/csr@10001000";
		swao_csr = "/soc/csr@10b11000";
		qc_cti = "/soc/cti@10010000";
		cti0 = "/soc/cti@10c2a000";
		south_cti = "/soc/cti@109C2000";
		ddr_dl_0_cti_0 = "/soc/cti@10d02000";
		ddr_dl_1_cti_0 = "/soc/cti@10d0c000";
		ddr_ch01_dl_cti_0 = "/soc/cti@10d21000";
		lpass_dl_cti = "/soc/cti@10845000";
		gpu_isdb_cti = "/soc/cti@10961000";
		gpu_cortex_m3 = "/soc/cti@10962000";
		turing_dl_cti_0 = "/soc/cti@10982000";
		turing_q6_cti = "/soc/cti@1098b000";
		wlan_q6_cti = "/soc/cti@10C7B000";
		swao_cti = "/soc/cti@10b00000";
		cortex_m3 = "/soc/cti@10b13000";
		lpass_lpi_cti = "/soc/cti@10b41000";
		lpass_q6_cti = "/soc/cti@10b4b000";
		apss_cti0 = "/soc/cti@128e0000";
		apss_cti1 = "/soc/cti@128f0000";
		apss_cti2 = "/soc/cti@12900000";
		riscv_cti = "/soc/cti@1282b000";
		mss_q6_cti = "/soc/cti@1080b000";
		mss_vq6_cti = "/soc/cti@10813000";
		tmess_cti_0 = "/soc/cti@10cc2000";
		tmess_cti_1 = "/soc/cti@10cc3000";
		tmess_cpu = "/soc/cti@10cd1000";
		apss_atb_cti = "/soc/cti@12862000";
		ddrss_shrm2 = "/soc/cti@10d11000";
		Sierra_A6 = "/soc/cti@10C13000";
		wcss0 = "/soc/cti@109AC000";
		wcss1 = "/soc/cti@109ad000";
		wcss2 = "/soc/cti@109Ae000";
		ipcb_tgu = "/soc/tgu@10b0e000";
		spmi_tgu0 = "/soc/tgu@10b0f000";
		spmi_tgu1 = "/soc/tgu@10b10000";
		ete0_out_funnel_ete = "/soc/etm0/out-ports/port/endpoint";
		ete1_out_funnel_ete = "/soc/etm1/out-ports/port/endpoint";
		ete2_out_funnel_ete = "/soc/etm2/out-ports/port/endpoint";
		ete3_out_funnel_ete = "/soc/etm3/out-ports/port/endpoint";
		ete4_out_funnel_ete = "/soc/etm4/out-ports/port/endpoint";
		ete5_out_funnel_ete = "/soc/etm5/out-ports/port/endpoint";
		ete6_out_funnel_ete = "/soc/etm6/out-ports/port/endpoint";
		ete7_out_funnel_ete = "/soc/etm7/out-ports/port/endpoint";
		funnel_etm = "/soc/funnel@12800000";
		funnel_ete_out_funnel_apss = "/soc/funnel@12800000/out-ports/port/endpoint";
		funnel_ete_in_ete0 = "/soc/funnel@12800000/in-ports/port@0/endpoint";
		funnel_ete_in_ete1 = "/soc/funnel@12800000/in-ports/port@1/endpoint";
		funnel_ete_in_ete2 = "/soc/funnel@12800000/in-ports/port@2/endpoint";
		funnel_ete_in_ete3 = "/soc/funnel@12800000/in-ports/port@3/endpoint";
		funnel_ete_in_ete4 = "/soc/funnel@12800000/in-ports/port@4/endpoint";
		funnel_ete_in_ete5 = "/soc/funnel@12800000/in-ports/port@5/endpoint";
		funnel_ete_in_ete6 = "/soc/funnel@12800000/in-ports/port@6/endpoint";
		funnel_ete_in_ete7 = "/soc/funnel@12800000/in-ports/port@7/endpoint";
		dcc = "/soc/dcc_v2@100ff000";
		cpu_feature_id = "/soc/cpufeatureid@0x221C8E14";
		intc = "/soc/interrupt-controller@17200000";
		wdog = "/soc/qcom,wdt@17410000";
		arch_timer = "/soc/timer";
		apps_rsc = "/soc/rsc@17a00000";
		rpmhcc = "/soc/rsc@17a00000/qcom,rpmhclk";
		apps_bcm_voter = "/soc/rsc@17a00000/bcm_voter";
		VDD_MODEM_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-msslvl/regulator-pm6450-s1-level";
		S1B_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-msslvl/regulator-pm6450-s1-level";
		pm6450_s1_level = "/soc/rsc@17a00000/rpmh-regulator-msslvl/regulator-pm6450-s1-level";
		VDD_CX_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-pm6450-s5-level";
		S5B_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-pm6450-s5-level";
		pm6450_s5_level = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-pm6450-s5-level";
		VDD_CX_LEVEL_AO = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-pm6450-s5-level-ao";
		S5B_LEVEL_AO = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-pm6450-s5-level-ao";
		pm6450_s5_level_ao = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-pm6450-s5-level-ao";
		cx_cdev = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-cdev";
		VDD_EBI_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-ebilvl/regulator-pm6450-s6-level";
		S6B_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-ebilvl/regulator-pm6450-s6-level";
		pm6450_s6_level = "/soc/rsc@17a00000/rpmh-regulator-ebilvl/regulator-pm6450-s6-level";
		S7B = "/soc/rsc@17a00000/rpmh-regulator-smpb7/regulator-pm6450-s7";
		pm6450_s7 = "/soc/rsc@17a00000/rpmh-regulator-smpb7/regulator-pm6450-s7";
		S8B = "/soc/rsc@17a00000/rpmh-regulator-smpb8/regulator-pm6450-s8";
		pm6450_s8 = "/soc/rsc@17a00000/rpmh-regulator-smpb8/regulator-pm6450-s8";
		S9B = "/soc/rsc@17a00000/rpmh-regulator-smpb9/regulator-pm6450-s9";
		pm6450_s9 = "/soc/rsc@17a00000/rpmh-regulator-smpb9/regulator-pm6450-s9";
		L1B = "/soc/rsc@17a00000/rpmh-regulator-ldob1/regulator-pm6450-l1";
		pm6450_l1 = "/soc/rsc@17a00000/rpmh-regulator-ldob1/regulator-pm6450-l1";
		VDD_LPI_CX_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-lcxlvl/regulator-pm6450-l2-level";
		L2B_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-lcxlvl/regulator-pm6450-l2-level";
		pm6450_l2_level = "/soc/rsc@17a00000/rpmh-regulator-lcxlvl/regulator-pm6450-l2-level";
		L3B = "/soc/rsc@17a00000/rpmh-regulator-ldob3/regulator-pm6450-l3";
		pm6450_l3 = "/soc/rsc@17a00000/rpmh-regulator-ldob3/regulator-pm6450-l3";
		L4B = "/soc/rsc@17a00000/rpmh-regulator-ldob4/regulator-pm6450-l4";
		pm6450_l4 = "/soc/rsc@17a00000/rpmh-regulator-ldob4/regulator-pm6450-l4";
		L5B = "/soc/rsc@17a00000/rpmh-regulator-ldob5/regulator-pm6450-l5";
		pm6450_l5 = "/soc/rsc@17a00000/rpmh-regulator-ldob5/regulator-pm6450-l5";
		L6B = "/soc/rsc@17a00000/rpmh-regulator-ldob6/regulator-pm6450-l6";
		pm6450_l6 = "/soc/rsc@17a00000/rpmh-regulator-ldob6/regulator-pm6450-l6";
		L7B = "/soc/rsc@17a00000/rpmh-regulator-ldob7/regulator-pm6450-l7";
		pm6450_l7 = "/soc/rsc@17a00000/rpmh-regulator-ldob7/regulator-pm6450-l7";
		VDD_LPI_MX_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-lmxlvl/regulator-pm6450-l8-level";
		L8B_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-lmxlvl/regulator-pm6450-l8-level";
		pm6450_l8_level = "/soc/rsc@17a00000/rpmh-regulator-lmxlvl/regulator-pm6450-l8-level";
		L9B = "/soc/rsc@17a00000/rpmh-regulator-ldob9/regulator-pm6450-l9";
		pm6450_l9 = "/soc/rsc@17a00000/rpmh-regulator-ldob9/regulator-pm6450-l9";
		L10B = "/soc/rsc@17a00000/rpmh-regulator-ldob10/regulator-pm6450-l10";
		pm6450_l10 = "/soc/rsc@17a00000/rpmh-regulator-ldob10/regulator-pm6450-l10";
		L11B = "/soc/rsc@17a00000/rpmh-regulator-ldob11/regulator-pm6450-l11";
		pm6450_l11 = "/soc/rsc@17a00000/rpmh-regulator-ldob11/regulator-pm6450-l11";
		L12B = "/soc/rsc@17a00000/rpmh-regulator-ldob12/regulator-pm6450-l12";
		pm6450_l12 = "/soc/rsc@17a00000/rpmh-regulator-ldob12/regulator-pm6450-l12";
		L13B = "/soc/rsc@17a00000/rpmh-regulator-ldob13/regulator-pm6450-l13";
		pm6450_l13 = "/soc/rsc@17a00000/rpmh-regulator-ldob13/regulator-pm6450-l13";
		L14B = "/soc/rsc@17a00000/rpmh-regulator-ldob14/regulator-pm6450-l14";
		pm6450_l14 = "/soc/rsc@17a00000/rpmh-regulator-ldob14/regulator-pm6450-l14";
		L15B = "/soc/rsc@17a00000/rpmh-regulator-ldob15/regulator-pm6450-l15";
		pm6450_l15 = "/soc/rsc@17a00000/rpmh-regulator-ldob15/regulator-pm6450-l15";
		L16B = "/soc/rsc@17a00000/rpmh-regulator-ldob16/regulator-pm6450-l16";
		pm6450_l16 = "/soc/rsc@17a00000/rpmh-regulator-ldob16/regulator-pm6450-l16";
		L17B = "/soc/rsc@17a00000/rpmh-regulator-ldob17/regulator-pm6450-l17";
		pm6450_l17 = "/soc/rsc@17a00000/rpmh-regulator-ldob17/regulator-pm6450-l17";
		L18B = "/soc/rsc@17a00000/rpmh-regulator-ldob18/regulator-pm6450-l18";
		pm6450_l18 = "/soc/rsc@17a00000/rpmh-regulator-ldob18/regulator-pm6450-l18";
		L19B = "/soc/rsc@17a00000/rpmh-regulator-ldob19/regulator-pm6450-l19";
		pm6450_l19 = "/soc/rsc@17a00000/rpmh-regulator-ldob19/regulator-pm6450-l19";
		L20B = "/soc/rsc@17a00000/rpmh-regulator-ldob20/regulator-pm6450-l20";
		pm6450_l20 = "/soc/rsc@17a00000/rpmh-regulator-ldob20/regulator-pm6450-l20";
		L21B = "/soc/rsc@17a00000/rpmh-regulator-ldob21/regulator-pm6450-l21";
		pm6450_l21 = "/soc/rsc@17a00000/rpmh-regulator-ldob21/regulator-pm6450-l21";
		L22B = "/soc/rsc@17a00000/rpmh-regulator-ldob22/regulator-pm6450-l22";
		pm6450_l22 = "/soc/rsc@17a00000/rpmh-regulator-ldob22/regulator-pm6450-l22";
		L23B = "/soc/rsc@17a00000/rpmh-regulator-ldob23/regulator-pm6450-l23";
		pm6450_l23 = "/soc/rsc@17a00000/rpmh-regulator-ldob23/regulator-pm6450-l23";
		L24B = "/soc/rsc@17a00000/rpmh-regulator-ldob24/regulator-pm6450-l24";
		pm6450_l24 = "/soc/rsc@17a00000/rpmh-regulator-ldob24/regulator-pm6450-l24";
		L25B = "/soc/rsc@17a00000/rpmh-regulator-ldob25/regulator-pm6450-l25";
		pm6450_l25 = "/soc/rsc@17a00000/rpmh-regulator-ldob25/regulator-pm6450-l25";
		L26B = "/soc/rsc@17a00000/rpmh-regulator-ldob26/regulator-pm6450-l26";
		pm6450_l26 = "/soc/rsc@17a00000/rpmh-regulator-ldob26/regulator-pm6450-l26";
		L27B = "/soc/rsc@17a00000/rpmh-regulator-ldob27/regulator-pm6450-l27";
		pm6450_l27 = "/soc/rsc@17a00000/rpmh-regulator-ldob27/regulator-pm6450-l27";
		L28B = "/soc/rsc@17a00000/rpmh-regulator-ldob28/regulator-pm6450-l28";
		pm6450_l28 = "/soc/rsc@17a00000/rpmh-regulator-ldob28/regulator-pm6450-l28";
		L1E = "/soc/rsc@17a00000/rpmh-regulator-ldoe1/regulator-pm8010-l1";
		pm8010l_l1 = "/soc/rsc@17a00000/rpmh-regulator-ldoe1/regulator-pm8010-l1";
		L3E = "/soc/rsc@17a00000/rpmh-regulator-ldoe3/regulator-pm8010-l3";
		pm8010l_l3 = "/soc/rsc@17a00000/rpmh-regulator-ldoe3/regulator-pm8010-l3";
		L4E = "/soc/rsc@17a00000/rpmh-regulator-ldoe4/regulator-pm8010-l4";
		pm8010_l4 = "/soc/rsc@17a00000/rpmh-regulator-ldoe4/regulator-pm8010-l4";
		L5E = "/soc/rsc@17a00000/rpmh-regulator-ldoe5/regulator-pm8010-l5";
		pm8010_l5 = "/soc/rsc@17a00000/rpmh-regulator-ldoe5/regulator-pm8010-l5";
		L6E = "/soc/rsc@17a00000/rpmh-regulator-ldoe6/regulator-pm8010-l6";
		pm8010_l6 = "/soc/rsc@17a00000/rpmh-regulator-ldoe6/regulator-pm8010-l6";
		L7E = "/soc/rsc@17a00000/rpmh-regulator-ldoe7/regulator-pm8010-l7";
		pm8010_l7 = "/soc/rsc@17a00000/rpmh-regulator-ldoe7/regulator-pm8010-l7";
		VDD_MX_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mxlvl/regulator-pmg1110-s1-level";
		S1G_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mxlvl/regulator-pmg1110-s1-level";
		pmg1110_s1_level = "/soc/rsc@17a00000/rpmh-regulator-mxlvl/regulator-pmg1110-s1-level";
		sf1_vreg_enable = "/soc/rsc@17a00000/rpmh-regulator-sf1-vreg-enable/regulator-sf1-vreg-enable";
		sf1_vreg_mode = "/soc/rsc@17a00000/rpmh-regulator-sf1-vreg-mode/regulator-sf1-vreg-mode";
		L24B_PBS = "/soc/rsc@17a00000/rpmh-regulator-vrmsd/regulator-pm6450-l24-pbs";
		pm6450_l24_pbs = "/soc/rsc@17a00000/rpmh-regulator-vrmsd/regulator-pm6450-l24-pbs";
		L28B_PBS = "/soc/rsc@17a00000/rpmh-regulator-vrmpx2/regulator-pm6450-l28-pbs";
		pm6450_l28_pbs = "/soc/rsc@17a00000/rpmh-regulator-vrmpx2/regulator-pm6450-l28-pbs";
		bluetooth = "/soc/bt_wcn3990";
		disp_rsc = "/soc/rsc@af20000";
		disp_bcm_voter = "/soc/rsc@af20000/bcm_voter";
		pdc = "/soc/interrupt-controller@b220000";
		CPU_PD0 = "/soc/psci/cpu-pd0";
		CPU_PD1 = "/soc/psci/cpu-pd1";
		CPU_PD2 = "/soc/psci/cpu-pd2";
		CPU_PD3 = "/soc/psci/cpu-pd3";
		CPU_PD4 = "/soc/psci/cpu-pd4";
		CPU_PD5 = "/soc/psci/cpu-pd5";
		CPU_PD6 = "/soc/psci/cpu-pd6";
		CPU_PD7 = "/soc/psci/cpu-pd7";
		CLUSTER_PD = "/soc/psci/cluster-pd";
		slimbam = "/soc/bamdma@3304000";
		slim_msm = "/soc/slim@3340000";
		slimbus = "/soc/slim@3340000/ngd@1/btfmslim-driver";
		memtimer = "/soc/timer@17420000";
		rimps = "/soc/qcom,rimps@17400000";
		scmi = "/soc/qcom,scmi";
		scmi_pmu = "/soc/qcom,scmi/protocol@86";
		scmi_plh = "/soc/qcom,scmi/protocol@81";
		scmi_cpufreqstat = "/soc/qcom,scmi/protocol@84";
		scmi_shared_rail = "/soc/qcom,scmi/protocol@88";
		rimps_log = "/soc/qcom,rimps_log@17d09c00";
		qcom_tzlog = "/soc/tz-log@146AA720";
		qcom_qseecom = "/soc/qseecom@c1700000";
		ipcc_mproc = "/soc/qcom,ipcc@ed18000";
		mem_client_3_size = "/soc/qcom,memshare/qcom,client_3";
		xo_board = "/soc/clocks/xo_board";
		sleep_clk = "/soc/clocks/sleep_clk";
		pcie_0_pipe_clk = "/soc/clocks/pcie_0_pipe_clk";
		ufs_phy_rx_symbol_0_clk = "/soc/clocks/ufs_phy_rx_symbol_0_clk";
		ufs_phy_rx_symbol_1_clk = "/soc/clocks/ufs_phy_rx_symbol_1_clk";
		ufs_phy_tx_symbol_0_clk = "/soc/clocks/ufs_phy_tx_symbol_0_clk";
		usb3_phy_wrapper_gcc_usb30_pipe_clk = "/soc/clocks/usb3_phy_wrapper_gcc_usb30_pipe_clk";
		camcc = "/soc/clock-controller@ade0000";
		dispcc = "/soc/clock-controller@af00000";
		gcc = "/soc/clock-controller@100000";
		gpucc = "/soc/clock-controller@3d90000";
		apsscc = "/soc/syscon@17aa0000";
		mccc = "/soc/syscon@190ba000";
		debugcc = "/soc/debug-clock-controller@0";
		cpufreq_hw = "/soc/qcom,cpufreq-hw";
		tcsr = "/soc/syscon@1fc0000";
		tcsr_mutex_block = "/soc/syscon@1f40000";
		tcsr_mutex = "/soc/hwlock";
		smem = "/soc/qcom,smem";
		modem_smp2p_out = "/soc/qcom,smp2p-modem/master-kernel";
		modem_smp2p_in = "/soc/qcom,smp2p-modem/slave-kernel";
		smp2p_ipa_1_out = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-out";
		smp2p_ipa_1_in = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-in";
		adsp_smp2p_out = "/soc/qcom,smp2p-adsp/master-kernel";
		adsp_smp2p_in = "/soc/qcom,smp2p-adsp/slave-kernel";
		sleepstate_smp2p_out = "/soc/qcom,smp2p-adsp/sleepstate-out";
		sleepstate_smp2p_in = "/soc/qcom,smp2p-adsp/qcom,sleepstate-in";
		smp2p_rdbg2_out = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-out";
		smp2p_rdbg2_in = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-in";
		wpss_smp2p_out = "/soc/qcom,smp2p-wpss/master-kernel";
		wpss_smp2p_in = "/soc/qcom,smp2p-wpss/slave-kernel";
		smp2p_wlan_1_in = "/soc/qcom,smp2p-wpss/qcom,smp2p-wlan-1-in";
		smp2p_wlan_1_out = "/soc/qcom,smp2p-wpss/qcom,smp2p-wlan-1-out";
		smp2p_wlan_2_in = "/soc/qcom,smp2p-wpss/qcom,smp2p-wlan-2-in";
		smp2p_wlan_2_out = "/soc/qcom,smp2p-wpss/qcom,smp2p-wlan-2-out";
		smp2p_wlan_3_out = "/soc/qcom,smp2p-wpss/qcom,smp2p-wlan-3-out";
		aoss_qmp = "/soc/power-controller@c300000";
		qmp_aop = "/soc/qcom,qmp-aop";
		qmp_tme = "/soc/qcom,qmp-tme";
		qcom_cedev = "/soc/qcedev@1de0000";
		qcom_rng = "/soc/qrng@10c3000";
		ufsphy_mem = "/soc/ufsphy_mem@1d87000";
		ufshc_mem = "/soc/ufshc@1d84000";
		qcom_pmu = "/soc/qcom,pmu";
		ddr_freq_table = "/soc/ddr-freq-table";
		ddrqos_freq_table = "/soc/ddrqos-freq-table";
		qcom_dcvs = "/soc/qcom,dcvs";
		qcom_l3_dcvs_hw = "/soc/qcom,dcvs/l3";
		l3_dcvs_sp = "/soc/qcom,dcvs/l3/sp";
		qcom_ddr_dcvs_hw = "/soc/qcom,dcvs/ddr";
		ddr_dcvs_sp = "/soc/qcom,dcvs/ddr/sp";
		qcom_ddrqos_dcvs_hw = "/soc/qcom,dcvs/ddrqos";
		ddrqos_dcvs_sp = "/soc/qcom,dcvs/ddrqos/sp";
		qcom_memlat = "/soc/qcom,memlat";
		ddrqos_gold_lat = "/soc/qcom,memlat/ddrqos/gold";
		bwmon_ddr = "/soc/qcom,bwmon-ddr@19091000";
		sdhc1_opp_table = "/soc/sdhc1-opp-table";
		sdhc_1 = "/soc/sdhci@7C4000";
		sdhc2_opp_table = "/soc/sdhc2-opp-table";
		sdhc_2 = "/soc/sdhci@8804000";
		cpu_pmu = "/soc/cpu-pmu";
		logbuf = "/soc/qcom,logbuf-vendor-hooks";
		msm_fastrpc = "/soc/qcom,msm_fastrpc";
		clk_virt = "/soc/interconnect@0";
		mc_virt = "/soc/interconnect@1";
		aggre1_noc = "/soc/interconnect@16e0000";
		aggre2_noc = "/soc/interconnect@1700000";
		cnoc2 = "/soc/interconnect@1500000";
		cnoc3 = "/soc/interconnect@1510000";
		gem_noc = "/soc/interconnect@19100000";
		lpass_ag_noc = "/soc/interconnect@3C40000";
		mmss_noc = "/soc/interconnect@1740000";
		pcie_anoc = "/soc/interconnect@16C0000";
		system_noc = "/soc/interconnect@1680000";
		video_aggre_noc = "/soc/interconnect@1760000";
		qfprom = "/soc/qfprom@221c8000";
		feat_conf12 = "/soc/qfprom@221c8000/feat_conf12@0130";
		feat_conf13 = "/soc/qfprom@221c8000/feat_conf13@0134";
		boot_config = "/soc/qfprom@221c8000/boot_config@600";
		gpu_speed_bin = "/soc/qfprom@221c8000/gpu_speed_bin@119";
		qfprom_sys = "/soc/qfprom@0";
		adsp_pas = "/soc/remoteproc-adsp@03000000";
		glink_edge = "/soc/remoteproc-adsp@03000000/glink-edge";
		modem_pas = "/soc/remoteproc-mss@04080000";
		wpss_pas = "/soc/remoteproc-wpss@8a00000";
		ipa_hw = "/soc/qcom,ipa@3e00000";
		ipa_smmu_ap = "/soc/qcom,ipa@3e00000/ipa_smmu_ap";
		ipa_smmu_wlan = "/soc/qcom,ipa@3e00000/ipa_smmu_wlan";
		ipa_smmu_uc = "/soc/qcom,ipa@3e00000/ipa_smmu_uc";
		ipa_smmu_11ad = "/soc/qcom,ipa@3e00000/ipa_smmu_11ad";
		spmi_bus = "/soc/qcom,spmi@c42d000";
		spmi0_bus = "/soc/qcom,spmi@c42d000";
		spmi0_debug_bus = "/soc/qcom,spmi-debug@10b14000";
		battery_charger = "/soc/qcom,pmic_glink/qcom,battery_charger";
		ucsi = "/soc/qcom,pmic_glink/qcom,ucsi";
		usb_port0_connector = "/soc/qcom,pmic_glink/qcom,ucsi/connector/port/endpoint";
		altmode = "/soc/qcom,pmic_glink/qcom,altmode";
		thermal_zones = "/soc/thermal-zones";
		cpu0_emerg = "/soc/thermal-zones/cpu-0-0/trips/cpu0-emerg-cfg";
		cpu1_emerg = "/soc/thermal-zones/cpu-0-1/trips/cpu1-emerg-cfg";
		cpu2_emerg = "/soc/thermal-zones/cpu-0-2/trips/cpu2-emerg-cfg";
		cpu3_emerg = "/soc/thermal-zones/cpu-0-3/trips/cpu3-emerg-cfg";
		cpu4_emerg = "/soc/thermal-zones/cpu-0-4/trips/cpu4-emerg-cfg";
		cpu5_emerg = "/soc/thermal-zones/cpu-0-5/trips/cpu5-emerg-cfg";
		cpu6_emerg0 = "/soc/thermal-zones/cpu-1-0/trips/cpu6-emerg0-cfg";
		cpu6_emerg1 = "/soc/thermal-zones/cpu-1-1/trips/cpu6-emerg1-cfg";
		cpu7_emerg0 = "/soc/thermal-zones/cpu-1-2/trips/cpu7-emerg0-cfg";
		cpu7_emerg1 = "/soc/thermal-zones/cpu-1-3/trips/cpu7-emerg1-cfg";
		gpu_tj_cfg = "/soc/thermal-zones/gpuss/trips/tj_cfg";
		ddr_config0 = "/soc/thermal-zones/ddr/trips/ddr0-config";
		min_temp_0_trip = "/soc/thermal-zones/zeroc-0-step/trips/cold-trip";
		min_temp_1_trip = "/soc/thermal-zones/zeroc-1-step/trips/cold-trip";
		cx_pe_config1 = "/soc/thermal-zones/cx-pe/trips/cx-pe-config1";
		eud = "/soc/qcom,msm-eud@88e0000";
		trust_ui_vm = "/soc/qcom,trust_ui_vm@e55fc000";
		vendor_hooks = "/soc/qcom,cpu-vendor-hooks";
		hyp_core_ctl = "/soc/qcom,hyp-core-ctl";
		tlmm = "/soc/pinctrl@f000000";
		qupv3_se7_2uart_pins = "/soc/pinctrl@f000000/qupv3_se7_2uart_pins";
		qupv3_se7_2uart_tx_active = "/soc/pinctrl@f000000/qupv3_se7_2uart_pins/qupv3_se7_2uart_tx_active";
		qupv3_se7_2uart_rx_active = "/soc/pinctrl@f000000/qupv3_se7_2uart_pins/qupv3_se7_2uart_rx_active";
		qupv3_se7_2uart_sleep = "/soc/pinctrl@f000000/qupv3_se7_2uart_pins/qupv3_se7_2uart_sleep";
		qupv3_se2_4uart_pins = "/soc/pinctrl@f000000/qupv3_se2_4uart_pins";
		qupv3_se2_default_cts = "/soc/pinctrl@f000000/qupv3_se2_4uart_pins/qupv3_se2_default_cts";
		qupv3_se2_default_rts = "/soc/pinctrl@f000000/qupv3_se2_4uart_pins/qupv3_se2_default_rts";
		qupv3_se2_default_tx = "/soc/pinctrl@f000000/qupv3_se2_4uart_pins/qupv3_se2_default_tx";
		qupv3_se2_default_rx = "/soc/pinctrl@f000000/qupv3_se2_4uart_pins/qupv3_se2_default_rx";
		qupv3_se2_cts = "/soc/pinctrl@f000000/qupv3_se2_4uart_pins/qupv3_se2_cts";
		qupv3_se2_rts = "/soc/pinctrl@f000000/qupv3_se2_4uart_pins/qupv3_se2_rts";
		qupv3_se2_tx = "/soc/pinctrl@f000000/qupv3_se2_4uart_pins/qupv3_se2_tx";
		qupv3_se2_rx = "/soc/pinctrl@f000000/qupv3_se2_4uart_pins/qupv3_se2_rx";
		qupv3_se0_2uart_pins = "/soc/pinctrl@f000000/qupv3_se0_2uart_pins";
		qupv3_se0_2uart_tx_active = "/soc/pinctrl@f000000/qupv3_se0_2uart_pins/qupv3_se0_2uart_tx_active";
		qupv3_se0_2uart_rx_active = "/soc/pinctrl@f000000/qupv3_se0_2uart_pins/qupv3_se0_2uart_rx_active";
		qupv3_se0_2uart_sleep = "/soc/pinctrl@f000000/qupv3_se0_2uart_pins/qupv3_se0_2uart_sleep";
		qupv3_se0_i2c_pins = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins";
		qupv3_se0_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins/qupv3_se0_i2c_sda_active";
		qupv3_se0_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins/qupv3_se0_i2c_scl_active";
		qupv3_se0_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins/qupv3_se0_i2c_sleep";
		qupv3_se1_i2c_pins = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins";
		qupv3_se1_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins/qupv3_se1_i2c_sda_active";
		qupv3_se1_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins/qupv3_se1_i2c_scl_active";
		qupv3_se1_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins/qupv3_se1_i2c_sleep";
		qupv3_se1_spi_pins = "/soc/pinctrl@f000000/qupv3_se1_spi_pins";
		qupv3_se1_spi_miso_active = "/soc/pinctrl@f000000/qupv3_se1_spi_pins/qupv3_se1_spi_miso_active";
		qupv3_se1_spi_mosi_active = "/soc/pinctrl@f000000/qupv3_se1_spi_pins/qupv3_se1_spi_mosi_active";
		qupv3_se1_spi_clk_active = "/soc/pinctrl@f000000/qupv3_se1_spi_pins/qupv3_se1_spi_clk_active";
		qupv3_se1_spi_cs_active = "/soc/pinctrl@f000000/qupv3_se1_spi_pins/qupv3_se1_spi_cs_active";
		qupv3_se1_spi_sleep = "/soc/pinctrl@f000000/qupv3_se1_spi_pins/qupv3_se1_spi_sleep";
		qupv3_se3_i2c_pins = "/soc/pinctrl@f000000/qupv3_se3_i2c_pins";
		qupv3_se3_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se3_i2c_pins/qupv3_se3_i2c_sda_active";
		qupv3_se3_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se3_i2c_pins/qupv3_se3_i2c_scl_active";
		qupv3_se3_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se3_i2c_pins/qupv3_se3_i2c_sleep";
		qupv3_se3_spi_pins = "/soc/pinctrl@f000000/qupv3_se3_spi_pins";
		qupv3_se3_spi_miso_active = "/soc/pinctrl@f000000/qupv3_se3_spi_pins/qupv3_se3_spi_miso_active";
		qupv3_se3_spi_mosi_active = "/soc/pinctrl@f000000/qupv3_se3_spi_pins/qupv3_se3_spi_mosi_active";
		qupv3_se3_spi_clk_active = "/soc/pinctrl@f000000/qupv3_se3_spi_pins/qupv3_se3_spi_clk_active";
		qupv3_se3_spi_cs_active = "/soc/pinctrl@f000000/qupv3_se3_spi_pins/qupv3_se3_spi_cs_active";
		qupv3_se3_spi_sleep = "/soc/pinctrl@f000000/qupv3_se3_spi_pins/qupv3_se3_spi_sleep";
		qupv3_se4_i2c_pins = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins";
		qupv3_se4_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins/qupv3_se4_i2c_sda_active";
		qupv3_se4_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins/qupv3_se4_i2c_scl_active";
		qupv3_se4_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins/qupv3_se4_i2c_sleep";
		qupv3_se4_spi_pins = "/soc/pinctrl@f000000/qupv3_se4_spi_pins";
		qupv3_se4_spi_miso_active = "/soc/pinctrl@f000000/qupv3_se4_spi_pins/qupv3_se4_spi_miso_active";
		qupv3_se4_spi_mosi_active = "/soc/pinctrl@f000000/qupv3_se4_spi_pins/qupv3_se4_spi_mosi_active";
		qupv3_se4_spi_clk_active = "/soc/pinctrl@f000000/qupv3_se4_spi_pins/qupv3_se4_spi_clk_active";
		qupv3_se4_spi_cs_active = "/soc/pinctrl@f000000/qupv3_se4_spi_pins/qupv3_se4_spi_cs_active";
		qupv3_se4_spi_sleep = "/soc/pinctrl@f000000/qupv3_se4_spi_pins/qupv3_se4_spi_sleep";
		qupv3_se5_i2c_pins = "/soc/pinctrl@f000000/qupv3_se5_i2c_pins";
		qupv3_se5_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se5_i2c_pins/qupv3_se5_i2c_sda_active";
		qupv3_se5_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se5_i2c_pins/qupv3_se5_i2c_scl_active";
		qupv3_se5_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se5_i2c_pins/qupv3_se5_i2c_sleep";
		qupv3_se5_spi_pins = "/soc/pinctrl@f000000/qupv3_se5_spi_pins";
		qupv3_se5_spi_miso_active = "/soc/pinctrl@f000000/qupv3_se5_spi_pins/qupv3_se5_spi_miso_active";
		qupv3_se5_spi_mosi_active = "/soc/pinctrl@f000000/qupv3_se5_spi_pins/qupv3_se5_spi_mosi_active";
		qupv3_se5_spi_clk_active = "/soc/pinctrl@f000000/qupv3_se5_spi_pins/qupv3_se5_spi_clk_active";
		qupv3_se5_spi_cs_active = "/soc/pinctrl@f000000/qupv3_se5_spi_pins/qupv3_se5_spi_cs_active";
		qupv3_se5_spi_sleep = "/soc/pinctrl@f000000/qupv3_se5_spi_pins/qupv3_se5_spi_sleep";
		qupv3_se6_i2c_pins = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins";
		qupv3_se6_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins/qupv3_se6_i2c_sda_active";
		qupv3_se6_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins/qupv3_se6_i2c_scl_active";
		qupv3_se6_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins/qupv3_se6_i2c_sleep";
		qupv3_se6_spi_pins = "/soc/pinctrl@f000000/qupv3_se6_spi_pins";
		qupv3_se6_spi_miso_active = "/soc/pinctrl@f000000/qupv3_se6_spi_pins/qupv3_se6_spi_miso_active";
		qupv3_se6_spi_mosi_active = "/soc/pinctrl@f000000/qupv3_se6_spi_pins/qupv3_se6_spi_mosi_active";
		qupv3_se6_spi_clk_active = "/soc/pinctrl@f000000/qupv3_se6_spi_pins/qupv3_se6_spi_clk_active";
		qupv3_se6_spi_cs_active = "/soc/pinctrl@f000000/qupv3_se6_spi_pins/qupv3_se6_spi_cs_active";
		qupv3_se6_spi_sleep = "/soc/pinctrl@f000000/qupv3_se6_spi_pins/qupv3_se6_spi_sleep";
		qupv3_se8_i2c_pins = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins";
		qupv3_se8_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins/qupv3_se8_i2c_sda_active";
		qupv3_se8_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins/qupv3_se8_i2c_scl_active";
		qupv3_se8_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins/qupv3_se8_i2c_sleep";
		qupv3_se8_spi_pins = "/soc/pinctrl@f000000/qupv3_se8_spi_pins";
		qupv3_se8_spi_miso_active = "/soc/pinctrl@f000000/qupv3_se8_spi_pins/qupv3_se8_spi_miso_active";
		qupv3_se8_spi_mosi_active = "/soc/pinctrl@f000000/qupv3_se8_spi_pins/qupv3_se8_spi_mosi_active";
		qupv3_se8_spi_clk_active = "/soc/pinctrl@f000000/qupv3_se8_spi_pins/qupv3_se8_spi_clk_active";
		qupv3_se8_spi_cs_active = "/soc/pinctrl@f000000/qupv3_se8_spi_pins/qupv3_se8_spi_cs_active";
		qupv3_se8_spi_sleep = "/soc/pinctrl@f000000/qupv3_se8_spi_pins/qupv3_se8_spi_sleep";
		qupv3_se9_i2c_pins = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins";
		qupv3_se9_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins/qupv3_se9_i2c_sda_active";
		qupv3_se9_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins/qupv3_se9_i2c_scl_active";
		qupv3_se9_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins/qupv3_se9_i2c_sleep";
		qupv3_se9_spi_pins = "/soc/pinctrl@f000000/qupv3_se9_spi_pins";
		qupv3_se9_spi_miso_active = "/soc/pinctrl@f000000/qupv3_se9_spi_pins/qupv3_se9_spi_miso_active";
		qupv3_se9_spi_mosi_active = "/soc/pinctrl@f000000/qupv3_se9_spi_pins/qupv3_se9_spi_mosi_active";
		qupv3_se9_spi_clk_active = "/soc/pinctrl@f000000/qupv3_se9_spi_pins/qupv3_se9_spi_clk_active";
		qupv3_se9_spi_cs_active = "/soc/pinctrl@f000000/qupv3_se9_spi_pins/qupv3_se9_spi_cs_active";
		qupv3_se9_spi_sleep = "/soc/pinctrl@f000000/qupv3_se9_spi_pins/qupv3_se9_spi_sleep";
		spkr_1_sd_n_sleep = "/soc/pinctrl@f000000/spkr_1_sd_n/spkr_1_sd_n_sleep";
		spkr_1_sd_n_active = "/soc/pinctrl@f000000/spkr_1_sd_n/spkr_1_sd_n_active";
		spkr_2_sd_n_sleep = "/soc/pinctrl@f000000/spkr_2_sd_n/spkr_2_sd_n_sleep";
		spkr_2_sd_n_active = "/soc/pinctrl@f000000/spkr_2_sd_n/spkr_2_sd_n_active";
		wcd_reset_active = "/soc/pinctrl@f000000/wcd_reset_active";
		wcd_reset_sleep = "/soc/pinctrl@f000000/wcd_reset_sleep";
		sdc1_on = "/soc/pinctrl@f000000/sdc1_on";
		sdc1_off = "/soc/pinctrl@f000000/sdc1_off";
		sdc2_on = "/soc/pinctrl@f000000/sdc2_on";
		sdc2_off = "/soc/pinctrl@f000000/sdc2_off";
		trigout_a = "/soc/pinctrl@f000000/trigout_a";
		ts_active = "/soc/pinctrl@f000000/pmx_ts_active/ts_active";
		ts_spi_active = "/soc/pinctrl@f000000/pmx_ts_active/ts_spi_active";
		ts_reset_suspend = "/soc/pinctrl@f000000/pmx_ts_reset_suspend/ts_reset_suspend";
		ts_spi_reset_suspend = "/soc/pinctrl@f000000/pmx_ts_reset_suspend/ts_spi_reset_suspend";
		ts_int_suspend = "/soc/pinctrl@f000000/pmx_ts_int_suspend/ts_int_suspend";
		ts_spi_int_suspend = "/soc/pinctrl@f000000/pmx_ts_int_suspend/ts_spi_int_suspend";
		ts_release = "/soc/pinctrl@f000000/pmx_ts_release/ts_release";
		ts_spi_release = "/soc/pinctrl@f000000/pmx_ts_release/ts_spi_release";
		nfc_int_active = "/soc/pinctrl@f000000/nfc/nfc_int_active";
		nfc_int_suspend = "/soc/pinctrl@f000000/nfc/nfc_int_suspend";
		nfc_enable_active = "/soc/pinctrl@f000000/nfc/nfc_enable_active";
		nfc_enable_suspend = "/soc/pinctrl@f000000/nfc/nfc_enable_suspend";
		pcie0_perst_default = "/soc/pinctrl@f000000/pcie0/pcie0_perst_default";
		pcie0_clkreq_default = "/soc/pinctrl@f000000/pcie0/pcie0_clkreq_default";
		pcie0_wake_default = "/soc/pinctrl@f000000/pcie0/pcie0_wake_default";
		pcie0_clkreq_sleep = "/soc/pinctrl@f000000/pcie0/pcie0_clkreq_sleep";
		usb_phy_ps = "/soc/pinctrl@f000000/usb_phy_ps";
		usb3phy_portselect_default = "/soc/pinctrl@f000000/usb_phy_ps/usb3phy_portselect_default";
		cnss_wlan_en_active = "/soc/pinctrl@f000000/cnss_pins/cnss_wlan_en_active";
		cnss_wlan_en_sleep = "/soc/pinctrl@f000000/cnss_pins/cnss_wlan_en_sleep";
		bt_en_sleep = "/soc/pinctrl@f000000/bt_en_sleep";
		cam_cc_bps_gdsc = "/soc/qcom,gdsc@ad10004";
		cam_cc_ife_0_gdsc = "/soc/qcom,gdsc@ad13004";
		cam_cc_ife_1_gdsc = "/soc/qcom,gdsc@ad14004";
		cam_cc_ife_2_gdsc = "/soc/qcom,gdsc@ad14078";
		cam_cc_ipe_0_gdsc = "/soc/qcom,gdsc@ad11004";
		cam_cc_titan_top_gdsc = "/soc/qcom,gdsc@ad15120";
		cam_cc_camss_top_gdsc = "/soc/qcom,gdsc@adf4004";
		disp_cc_mdss_core_gdsc = "/soc/qcom,gdsc@af09000";
		disp_cc_mdss_core_int2_gdsc = "/soc/qcom,gdsc@af0b000";
		disp0_cc_mdss_core_gdsc = "/soc/qcom,disp0-gdsc@af09000";
		disp0_cc_mdss_core_int2_gdsc = "/soc/qcom,disp0-gdsc@af0b000";
		disp1_cc_mdss_core_gdsc = "/soc/qcom,disp1-gdsc@15709000";
		disp1_cc_mdss_core_int2_gdsc = "/soc/qcom,disp1-gdsc@1570b000";
		gcc_apcs_gdsc_vote_ctrl = "/soc/syscon@162128";
		gcc_apcs_gdsc_sleep_ctrl = "/soc/syscon@162204";
		gcc_pcie_0_gdsc = "/soc/qcom,gdsc@17b004";
		gcc_ufs_phy_gdsc = "/soc/qcom,gdsc@187004";
		gcc_usb30_prim_gdsc = "/soc/qcom,gdsc@149004";
		gcc_pcie_0_phy_gdsc = "/soc/qcom,gdsc@17c000";
		gcc_pcie_1_gdsc = "/soc/qcom,gdsc@19d004";
		gcc_pcie_1_phy_gdsc = "/soc/qcom,gdsc@19e000";
		gcc_pcie_2_gdsc = "/soc/qcom,pcie2-gdsc@19d004";
		gcc_usb3_phy_gdsc = "/soc/qcom,gdsc@160018";
		gcc_venus_gdsc = "/soc/qcom,gdsc@1b6020";
		gcc_vcodec0_gdsc = "/soc/qcom,gdsc@1b6044";
		hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc = "/soc/qcom,gdsc@18d050";
		hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc = "/soc/qcom,gdsc@18d058";
		hlos1_vote_mmnoc_mmu_tbu_hf2_gdsc = "/soc/qcom,gdsc@18d078";
		hlos1_vote_mmnoc_mmu_tbu_hf3_gdsc = "/soc/qcom,gdsc@18d07c";
		hlos1_vote_mmnoc_mmu_tbu_hf4_gdsc = "/soc/qcom,gdsc@18d088";
		hlos1_vote_mmnoc_mmu_tbu_hf5_gdsc = "/soc/qcom,gdsc@18d08c";
		hlos1_vote_mmnoc_mmu_tbu_sf0_gdsc = "/soc/qcom,gdsc@18d054";
		hlos1_vote_mmnoc_mmu_tbu_sf1_gdsc = "/soc/qcom,gdsc@18d06c";
		hlos1_vote_turing_mmu_tbu0_gdsc = "/soc/qcom,gdsc@18d05c";
		hlos1_vote_turing_mmu_tbu1_gdsc = "/soc/qcom,gdsc@18d060";
		gpu_cc_cx_hw_ctrl = "/soc/syscon@3d9953c";
		gpu_cc_cx_gdsc = "/soc/qcom,gdsc@3d99108";
		gpu_cc_gx_domain_addr = "/soc/syscon@3d99504";
		gpu_cc_gx_sw_reset = "/soc/syscon@3d99058";
		gpu_cc_gx_acd_reset = "/soc/syscon@3d99358";
		gpu_cc_gx_acd_iroot_reset = "/soc/syscon@3d9958c";
		gpu_cc_gx_gdsc = "/soc/qcom,gdsc@3d9905c";
		video_cc_mvs0_gdsc = "/soc/qcom,gdsc@aaf81a4";
		video_cc_mvs0c_gdsc = "/soc/qcom,gdsc@aaf8084";
		video_cc_mvs1_gdsc = "/soc/qcom,gdsc@aaf8244";
		video_cc_mvs1c_gdsc = "/soc/qcom,gdsc@aaf8124";
		video_cc_mvsc_gdsc = "/soc/qcom,gdsc@aaf5004";
		ipcc_self_ping_apss = "/soc/ipcc-self-ping-apss";
		ipcc_self_ping_cdsp = "/soc/ipcc-self-ping-cdsp";
		ipcc_self_ping_adsp = "/soc/ipcc-self-ping-adsp";
		gpi_dma0 = "/soc/qcom,gpi-dma@900000";
		qupv3_0 = "/soc/qcom,qupv3_0_geni_se@9c0000";
		qupv3_se2_4uart = "/soc/qcom,qup_uart@988000";
		qupv3_se0_2uart = "/soc/qcom,qup_uart@980000";
		qupv3_se0_i2c = "/soc/i2c@980000";
		qupv3_se1_i2c = "/soc/i2c@984000";
		qupv3_se1_spi = "/soc/spi@984000";
		qupv3_se3_i2c = "/soc/i2c@98c000";
		qupv3_se3_spi = "/soc/spi@98c000";
		qupv3_se4_i2c = "/soc/i2c@990000";
		qupv3_se4_spi = "/soc/spi@990000";
		gpi_dma1 = "/soc/qcom,gpi-dma@a00000";
		qupv3_1 = "/soc/qcom,qupv3_1_geni_se@ac0000";
		qupv3_se7_2uart = "/soc/qcom,qup_uart@a88000";
		qupv3_se5_i2c = "/soc/i2c@a80000";
		qupv3_se5_spi = "/soc/spi@a80000";
		qupv3_se6_i2c = "/soc/i2c@a84000";
		qupv3_se6_spi = "/soc/spi@a84000";
		qupv3_se8_i2c = "/soc/i2c@a8c000";
		fsa4480 = "/soc/i2c@a8c000/fsa4480@42";
		qupv3_se8_spi = "/soc/spi@a8c000";
		qupv3_se9_i2c = "/soc/i2c@a90000";
		qupv3_se9_spi = "/soc/spi@a90000";
		pcie0 = "/soc/qcom,pcie@1c00000";
		pcie0_rp = "/soc/qcom,pcie@1c00000/pcie0_rp";
		cnss_pci0 = "/soc/qcom,pcie@1c00000/pcie0_rp/cnss_pci0";
		cnss_pci_iommu_group0 = "/soc/qcom,pcie@1c00000/pcie0_rp/cnss_pci0/cnss_pci_iommu_group0";
		pcie0_msi = "/soc/qcom,pcie0_msi@0x17210040";
		wlan = "/soc/qcom,cnss-qca6490@b0000000";
		bluetooth_qca6490 = "/soc/bt_qca6490";
		icnss2 = "/soc/qcom,wcn6750";
		icnss_cdev_apss = "/soc/qcom,wcn6750/qcom,icnss_cdev1";
		icnss_cdev_wpss = "/soc/qcom,wcn6750/qcom,icnss_cdev2";
		bluetooth_wcn6750 = "/soc/bt_wcn6750";
		tsens0 = "/soc/thermal-sensor@c263000";
		tsens1 = "/soc/thermal-sensor@c265000";
		cpu0_pause = "/soc/qcom,cpu-pause/cpu0-pause";
		cpu1_pause = "/soc/qcom,cpu-pause/cpu1-pause";
		cpu2_pause = "/soc/qcom,cpu-pause/cpu2-pause";
		cpu3_pause = "/soc/qcom,cpu-pause/cpu3-pause";
		cpu4_pause = "/soc/qcom,cpu-pause/cpu4-pause";
		cpu5_pause = "/soc/qcom,cpu-pause/cpu5-pause";
		cpu6_pause = "/soc/qcom,cpu-pause/cpu6-pause";
		cpu7_pause = "/soc/qcom,cpu-pause/cpu7-pause";
		cpu_6_7_pause = "/soc/qcom,cpu-pause/cpu-6-7-pause";
		cpu0_hotplug = "/soc/qcom,cpu-hotplug/cpu0-hotplug";
		cpu1_hotplug = "/soc/qcom,cpu-hotplug/cpu1-hotplug";
		cpu2_hotplug = "/soc/qcom,cpu-hotplug/cpu2-hotplug";
		cpu3_hotplug = "/soc/qcom,cpu-hotplug/cpu3-hotplug";
		cpu4_hotplug = "/soc/qcom,cpu-hotplug/cpu4-hotplug";
		cpu5_hotplug = "/soc/qcom,cpu-hotplug/cpu5-hotplug";
		cpu6_hotplug = "/soc/qcom,cpu-hotplug/cpu6-hotplug";
		cpu7_hotplug = "/soc/qcom,cpu-hotplug/cpu7-hotplug";
		thermal_ddr_freq_table = "/soc/thermal-ddr-freq-table";
		ddr_cdev = "/soc/qcom,ddr-cdev";
		display_fps = "/soc/qcom,userspace-cdev/display-fps";
		cx_pe = "/soc/cx_rdpm_pe@635000";
		thermal_message = "/soc/thermal-message";
		modem_lte_dsc = "/soc/qmi-tmd-devices/modem/modem_lte_dsc";
		modem_lte_sub1_dsc = "/soc/qmi-tmd-devices/modem/modem_lte_sub1_dsc";
		modem_nr_dsc = "/soc/qmi-tmd-devices/modem/modem_nr_dsc";
		modem_nr_sub1_dsc = "/soc/qmi-tmd-devices/modem/modem_nr_sub1_dsc";
		modem_nr_scg_dsc = "/soc/qmi-tmd-devices/modem/modem_nr_scg_dsc";
		modem_nr_scg_sub1_dsc = "/soc/qmi-tmd-devices/modem/modem_nr_scg_sub1_dsc";
		sdr0_lte_dsc = "/soc/qmi-tmd-devices/modem/sdr0_lte_dsc";
		sdr1_lte_dsc = "/soc/qmi-tmd-devices/modem/sdr1_lte_dsc";
		sdr0_nr_dsc = "/soc/qmi-tmd-devices/modem/sdr0_nr_dsc";
		sdr1_nr_dsc = "/soc/qmi-tmd-devices/modem/sdr1_nr_dsc";
		pa_lte_sdr0_dsc = "/soc/qmi-tmd-devices/modem/pa_lte_sdr0_dsc";
		pa_lte_sdr1_dsc = "/soc/qmi-tmd-devices/modem/pa_lte_sdr1_dsc";
		pa_lte_sdr0_sub1_dsc = "/soc/qmi-tmd-devices/modem/pa_lte_sdr0_sub1_dsc";
		pa_lte_sdr1_sub1_dsc = "/soc/qmi-tmd-devices/modem/pa_lte_sdr1_sub1_dsc";
		pa_nr_sdr0_dsc = "/soc/qmi-tmd-devices/modem/pa_nr_sdr0_dsc";
		pa_nr_sdr1_dsc = "/soc/qmi-tmd-devices/modem/pa_nr_sdr1_dsc";
		pa_nr_sdr0_sub1_dsc = "/soc/qmi-tmd-devices/modem/pa_nr_sdr0_sub1_dsc";
		pa_nr_sdr1_sub1_dsc = "/soc/qmi-tmd-devices/modem/pa_nr_sdr1_sub1_dsc";
		pa_nr_sdr0_scg_dsc = "/soc/qmi-tmd-devices/modem/pa_nr_sdr0_scg";
		pa_nr_sdr1_scg_dsc = "/soc/qmi-tmd-devices/modem/pa_nr_sdr1_scg";
		qmi_wlan = "/soc/qmi-tmd-devices/modem/wlan";
		modem_vdd = "/soc/qmi-tmd-devices/modem/modem_vdd";
		qmi_sensor = "/soc/qmi-ts-sensors";
	};

	hypervisor {
		#address-cells = <0x02>;
		#size-cells = <0x00>;
		compatible = "qcom,gunyah-hypervisor-1.0\0qcom,gunyah-hypervisor\0simple-bus";

		qcom,gunyah-vm {
			compatible = "qcom,gunyah-vm-id-1.0\0qcom,gunyah-vm-id";
			qcom,vmid = <0x03>;
			qcom,vendor = "Qualcomm";
		};

		qcom,gh-watchdog {
			compatible = "qcom,gh-watchdog";
			interrupts = <0x00 0x00 0x01>;
		};

		qcom,resource-manager-rpc@2df791b266db768b {
			compatible = "qcom,resource-manager-1-0\0qcom,resource-manager\0qcom,gunyah-message-queue\0qcom,gunyah-capability";
			reg = <0x2df791b2 0x66db768b 0x2df791b2 0x66dba7a3>;
			interrupts = <0x00 0x3a0 0x01 0x00 0x3a1 0x01>;
			qcom,free-irq-start = <0x3c0>;
			qcom,is-full-duplex;
			qcom,tx-message-size = <0xf0>;
			qcom,rx-message-size = <0xf0>;
			qcom,tx-queue-depth = <0x08>;
			qcom,rx-queue-depth = <0x08>;
		};
	};
};
