Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Wed Apr 27 13:03:02 2016
| Host         : localhost.localdomain running 64-bit unknown
| Command      : report_timing -file ./reports/timing/15bit_normal_adder_timing.rpt
| Design       : normal_adder
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            s[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.436ns  (logic 4.485ns (36.066%)  route 7.951ns (63.934%))
  Logic Levels:           9  (IBUF=1 LUT5=6 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    T19                  IBUF (Prop_ibuf_I_O)         0.950     0.950 r  a_IBUF[0]_inst/O
                         net (fo=4, routed)           2.029     2.979    a_IBUF[0]
    SLICE_X43Y15         LUT6 (Prop_lut6_I3_O)        0.124     3.103 r  s_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           0.957     4.060    c_2
    SLICE_X43Y18         LUT5 (Prop_lut5_I2_O)        0.124     4.184 r  s_OBUF[6]_inst_i_2/O
                         net (fo=3, routed)           0.171     4.354    c_4
    SLICE_X43Y18         LUT5 (Prop_lut5_I2_O)        0.124     4.478 r  s_OBUF[8]_inst_i_2/O
                         net (fo=3, routed)           0.459     4.938    c_6
    SLICE_X43Y22         LUT5 (Prop_lut5_I2_O)        0.124     5.062 r  s_OBUF[10]_inst_i_2/O
                         net (fo=3, routed)           0.657     5.719    c_8
    SLICE_X43Y23         LUT5 (Prop_lut5_I2_O)        0.124     5.843 r  s_OBUF[12]_inst_i_2/O
                         net (fo=3, routed)           0.623     6.466    c_1010_out
    SLICE_X43Y25         LUT5 (Prop_lut5_I2_O)        0.124     6.590 r  s_OBUF[14]_inst_i_2/O
                         net (fo=2, routed)           0.950     7.540    c_12
    SLICE_X43Y29         LUT5 (Prop_lut5_I0_O)        0.124     7.664 r  s_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.105     9.769    s_OBUF[14]
    U13                  OBUF (Prop_obuf_I_O)         2.667    12.436 r  s_OBUF[14]_inst/O
                         net (fo=0)                   0.000    12.436    s[14]
    U13                                                               r  s[14] (OUT)
  -------------------------------------------------------------------    -------------------




