OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 16 thread(s).
detailed_route arguments: -bottom_routing_layer M2 -top_routing_layer M7 -save_guide_updates -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0140] SpacingRange unsupported.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       9
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   ethmac
Die area:                 ( 0 0 ) ( 141547 141547 )
Number of track patterns: 32
Number of DEF vias:       0
Number of components:     163900
Number of terminals:      216
Number of snets:          2
Number of nets:           56312

[WARNING DRT-0422] No routing tracks pass through the center of Term int_o
[WARNING DRT-0422] No routing tracks pass through the center of Term m_wb_adr_o[0]
[WARNING DRT-0422] No routing tracks pass through the center of Term m_wb_adr_o[10]
[WARNING DRT-0422] No routing tracks pass through the center of Term m_wb_adr_o[11]
[WARNING DRT-0422] No routing tracks pass through the center of Term m_wb_adr_o[12]
[WARNING DRT-0422] No routing tracks pass through the center of Term m_wb_adr_o[13]
[WARNING DRT-0422] No routing tracks pass through the center of Term m_wb_adr_o[14]
[WARNING DRT-0422] No routing tracks pass through the center of Term m_wb_adr_o[15]
[WARNING DRT-0422] No routing tracks pass through the center of Term m_wb_adr_o[18]
[WARNING DRT-0422] No routing tracks pass through the center of Term m_wb_adr_o[19]
[WARNING DRT-0422] No routing tracks pass through the center of Term m_wb_adr_o[1]
[WARNING DRT-0422] No routing tracks pass through the center of Term m_wb_adr_o[20]
[WARNING DRT-0422] No routing tracks pass through the center of Term m_wb_adr_o[21]
[WARNING DRT-0422] No routing tracks pass through the center of Term m_wb_adr_o[2]
[WARNING DRT-0422] No routing tracks pass through the center of Term m_wb_adr_o[3]
[WARNING DRT-0422] No routing tracks pass through the center of Term m_wb_adr_o[4]
[WARNING DRT-0422] No routing tracks pass through the center of Term m_wb_adr_o[5]
[WARNING DRT-0422] No routing tracks pass through the center of Term m_wb_adr_o[6]
[WARNING DRT-0422] No routing tracks pass through the center of Term m_wb_adr_o[7]
[WARNING DRT-0422] No routing tracks pass through the center of Term m_wb_adr_o[8]
[WARNING DRT-0422] No routing tracks pass through the center of Term m_wb_adr_o[9]
[WARNING DRT-0422] No routing tracks pass through the center of Term m_wb_bte_o[0]
[WARNING DRT-0422] No routing tracks pass through the center of Term m_wb_bte_o[1]
[WARNING DRT-0422] No routing tracks pass through the center of Term m_wb_dat_o[10]
[WARNING DRT-0422] No routing tracks pass through the center of Term m_wb_dat_o[11]
[WARNING DRT-0422] No routing tracks pass through the center of Term m_wb_dat_o[14]
[WARNING DRT-0422] No routing tracks pass through the center of Term m_wb_dat_o[16]
[WARNING DRT-0422] No routing tracks pass through the center of Term m_wb_dat_o[19]
[WARNING DRT-0422] No routing tracks pass through the center of Term m_wb_dat_o[21]
[WARNING DRT-0422] No routing tracks pass through the center of Term m_wb_dat_o[8]
[WARNING DRT-0422] No routing tracks pass through the center of Term m_wb_sel_o[0]
[WARNING DRT-0422] No routing tracks pass through the center of Term m_wb_sel_o[1]
[WARNING DRT-0422] No routing tracks pass through the center of Term m_wb_sel_o[2]
[WARNING DRT-0422] No routing tracks pass through the center of Term m_wb_sel_o[3]
[WARNING DRT-0422] No routing tracks pass through the center of Term mcoll_pad_i
[WARNING DRT-0422] No routing tracks pass through the center of Term mcrs_pad_i
[WARNING DRT-0422] No routing tracks pass through the center of Term md_pad_i
[WARNING DRT-0422] No routing tracks pass through the center of Term md_pad_o
[WARNING DRT-0422] No routing tracks pass through the center of Term md_padoe_o
[WARNING DRT-0422] No routing tracks pass through the center of Term mdc_pad_o
[WARNING DRT-0422] No routing tracks pass through the center of Term mrxd_pad_i[0]
[WARNING DRT-0422] No routing tracks pass through the center of Term mrxd_pad_i[1]
[WARNING DRT-0422] No routing tracks pass through the center of Term mrxd_pad_i[2]
[WARNING DRT-0422] No routing tracks pass through the center of Term mrxd_pad_i[3]
[WARNING DRT-0422] No routing tracks pass through the center of Term mrxdv_pad_i
[WARNING DRT-0422] No routing tracks pass through the center of Term mrxerr_pad_i
[WARNING DRT-0422] No routing tracks pass through the center of Term mtx_clk_pad_i
[WARNING DRT-0422] No routing tracks pass through the center of Term mtxd_pad_o[0]
[WARNING DRT-0422] No routing tracks pass through the center of Term mtxd_pad_o[1]
[WARNING DRT-0422] No routing tracks pass through the center of Term mtxd_pad_o[2]
[WARNING DRT-0422] No routing tracks pass through the center of Term mtxd_pad_o[3]
[WARNING DRT-0422] No routing tracks pass through the center of Term mtxen_pad_o
[WARNING DRT-0422] No routing tracks pass through the center of Term mtxerr_pad_o
[WARNING DRT-0422] No routing tracks pass through the center of Term wb_adr_i[10]
[WARNING DRT-0422] No routing tracks pass through the center of Term wb_adr_i[2]
[WARNING DRT-0422] No routing tracks pass through the center of Term wb_adr_i[3]
[WARNING DRT-0422] No routing tracks pass through the center of Term wb_adr_i[4]
[WARNING DRT-0422] No routing tracks pass through the center of Term wb_adr_i[5]
[WARNING DRT-0422] No routing tracks pass through the center of Term wb_adr_i[6]
[WARNING DRT-0422] No routing tracks pass through the center of Term wb_adr_i[7]
[WARNING DRT-0422] No routing tracks pass through the center of Term wb_adr_i[8]
[WARNING DRT-0422] No routing tracks pass through the center of Term wb_adr_i[9]
[WARNING DRT-0422] No routing tracks pass through the center of Term wb_clk_i
[WARNING DRT-0422] No routing tracks pass through the center of Term wb_dat_i[0]
[WARNING DRT-0422] No routing tracks pass through the center of Term wb_dat_i[10]
[WARNING DRT-0422] No routing tracks pass through the center of Term wb_dat_i[11]
[WARNING DRT-0422] No routing tracks pass through the center of Term wb_dat_i[12]
[WARNING DRT-0422] No routing tracks pass through the center of Term wb_dat_i[13]
[WARNING DRT-0422] No routing tracks pass through the center of Term wb_dat_i[14]
[WARNING DRT-0422] No routing tracks pass through the center of Term wb_dat_i[15]
[WARNING DRT-0422] No routing tracks pass through the center of Term wb_dat_i[16]
[WARNING DRT-0422] No routing tracks pass through the center of Term wb_dat_i[1]
[WARNING DRT-0422] No routing tracks pass through the center of Term wb_dat_i[2]
[WARNING DRT-0422] No routing tracks pass through the center of Term wb_dat_i[3]
[WARNING DRT-0422] No routing tracks pass through the center of Term wb_dat_i[4]
[WARNING DRT-0422] No routing tracks pass through the center of Term wb_dat_i[5]
[WARNING DRT-0422] No routing tracks pass through the center of Term wb_dat_i[6]
[WARNING DRT-0422] No routing tracks pass through the center of Term wb_dat_i[7]
[WARNING DRT-0422] No routing tracks pass through the center of Term wb_dat_i[8]
[WARNING DRT-0422] No routing tracks pass through the center of Term wb_dat_i[9]
[WARNING DRT-0422] No routing tracks pass through the center of Term wb_dat_o[0]
[WARNING DRT-0422] No routing tracks pass through the center of Term wb_dat_o[10]
[WARNING DRT-0422] No routing tracks pass through the center of Term wb_dat_o[11]
[WARNING DRT-0422] No routing tracks pass through the center of Term wb_dat_o[12]
[WARNING DRT-0422] No routing tracks pass through the center of Term wb_dat_o[13]
[WARNING DRT-0422] No routing tracks pass through the center of Term wb_dat_o[14]
[WARNING DRT-0422] No routing tracks pass through the center of Term wb_dat_o[15]
[WARNING DRT-0422] No routing tracks pass through the center of Term wb_dat_o[1]
[WARNING DRT-0422] No routing tracks pass through the center of Term wb_dat_o[2]
[WARNING DRT-0422] No routing tracks pass through the center of Term wb_dat_o[3]
[WARNING DRT-0422] No routing tracks pass through the center of Term wb_dat_o[4]
[WARNING DRT-0422] No routing tracks pass through the center of Term wb_dat_o[5]
[WARNING DRT-0422] No routing tracks pass through the center of Term wb_dat_o[6]
[WARNING DRT-0422] No routing tracks pass through the center of Term wb_dat_o[7]
[WARNING DRT-0422] No routing tracks pass through the center of Term wb_dat_o[8]
[WARNING DRT-0422] No routing tracks pass through the center of Term wb_dat_o[9]
[WARNING DRT-0422] No routing tracks pass through the center of Term wb_rst_i
[WARNING DRT-0422] No routing tracks pass through the center of Term wb_sel_i[0]
[WARNING DRT-0422] No routing tracks pass through the center of Term wb_sel_i[1]
[WARNING DRT-0422] No routing tracks pass through the center of Term wb_sel_i[2]
[WARNING DRT-0422] No routing tracks pass through the center of Term wb_sel_i[3]
[WARNING DRT-0422] No routing tracks pass through the center of Term wb_we_i
[WARNING DRT-0240] CUT layer V3 does not have square single-cut via, cut layer width may be set incorrectly.
[WARNING DRT-0240] CUT layer V5 does not have square single-cut via, cut layer width may be set incorrectly.
[INFO DRT-0167] List of default vias:
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
  Complete 60000 instances.
  Complete 70000 instances.
  Complete 80000 instances.
  Complete 90000 instances.
  Complete 100000 instances.
[INFO DRT-0164] Number of unique instances = 323.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0018]   Complete 60000 insts.
[INFO DRT-0018]   Complete 70000 insts.
[INFO DRT-0018]   Complete 80000 insts.
[INFO DRT-0018]   Complete 90000 insts.
[INFO DRT-0019]   Complete 100000 insts.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 1501830.
[INFO DRT-0033] V1 shape region query size = 2054515.
[INFO DRT-0033] M2 shape region query size = 78976.
[INFO DRT-0033] V2 shape region query size = 39702.
[INFO DRT-0033] M3 shape region query size = 79404.
[INFO DRT-0033] V3 shape region query size = 26468.
[INFO DRT-0033] M4 shape region query size = 66284.
[INFO DRT-0033] V4 shape region query size = 26468.
[INFO DRT-0033] M5 shape region query size = 27974.
[INFO DRT-0033] V5 shape region query size = 2704.
[INFO DRT-0033] M6 shape region query size = 1404.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1032 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 291 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0083]   Complete 20000 groups.
[INFO DRT-0083]   Complete 30000 groups.
[INFO DRT-0083]   Complete 40000 groups.
[INFO DRT-0083]   Complete 50000 groups.
[INFO DRT-0084]   Complete 55916 groups.
#scanned instances     = 163900
#unique  instances     = 309
#stdCellGenAp          = 10513
#stdCellValidPlanarAp  = 106
#stdCellValidViaAp     = 8683
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 188694
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:38, elapsed time = 00:00:02, memory = 681.97 (MB), peak = 725.52 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.
[INFO DRT-0156] guideIn read 300000 guides.
[INFO DRT-0156] guideIn read 400000 guides.
[INFO DRT-0156] guideIn read 500000 guides.

Number of guides:     508891

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 262 STEP 540 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 262 STEP 540 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0027]   Complete 200000 origin guides.
[INFO DRT-0027]   Complete 300000 origin guides.
[INFO DRT-0027]   Complete 400000 origin guides.
[INFO DRT-0027]   Complete 500000 origin guides.
[INFO DRT-0028]   Complete Active.
[INFO DRT-0028]   Complete V0.
[INFO DRT-0028]   Complete M1.
[INFO DRT-0028]   Complete V1.
[INFO DRT-0028]   Complete M2.
[INFO DRT-0028]   Complete V2.
[INFO DRT-0028]   Complete M3.
[INFO DRT-0028]   Complete V3.
[INFO DRT-0028]   Complete M4.
[INFO DRT-0028]   Complete V4.
[INFO DRT-0028]   Complete M5.
[INFO DRT-0028]   Complete V5.
[INFO DRT-0028]   Complete M6.
[INFO DRT-0028]   Complete V6.
[INFO DRT-0028]   Complete M7.
[INFO DRT-0028]   Complete V7.
[INFO DRT-0028]   Complete M8.
[INFO DRT-0028]   Complete V8.
[INFO DRT-0028]   Complete M9.
[INFO DRT-0028]   Complete V9.
[INFO DRT-0028]   Complete Pad.
  complete 10000 nets.
  complete 20000 nets.
  complete 30000 nets.
  complete 40000 nets.
  complete 50000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0029]   Complete 20000 nets (guide).
[INFO DRT-0029]   Complete 30000 nets (guide).
[INFO DRT-0029]   Complete 40000 nets (guide).
[INFO DRT-0029]   Complete 50000 nets (guide).
[INFO DRT-0035]   Complete Active (guide).
[INFO DRT-0035]   Complete V0 (guide).
[INFO DRT-0035]   Complete M1 (guide).
[INFO DRT-0035]   Complete V1 (guide).
[INFO DRT-0035]   Complete M2 (guide).
[INFO DRT-0035]   Complete V2 (guide).
[INFO DRT-0035]   Complete M3 (guide).
[INFO DRT-0035]   Complete V3 (guide).
[INFO DRT-0035]   Complete M4 (guide).
[INFO DRT-0035]   Complete V4 (guide).
[INFO DRT-0035]   Complete M5 (guide).
[INFO DRT-0035]   Complete V5 (guide).
[INFO DRT-0035]   Complete M6 (guide).
[INFO DRT-0035]   Complete V6 (guide).
[INFO DRT-0035]   Complete M7 (guide).
[INFO DRT-0035]   Complete V7 (guide).
[INFO DRT-0035]   Complete M8 (guide).
[INFO DRT-0035]   Complete V8 (guide).
[INFO DRT-0035]   Complete M9 (guide).
[INFO DRT-0035]   Complete V9 (guide).
[INFO DRT-0035]   Complete Pad (guide).
[INFO DRT-0036] Active guide region query size = 0.
[INFO DRT-0036] V0 guide region query size = 0.
[INFO DRT-0036] M1 guide region query size = 170123.
[INFO DRT-0036] V1 guide region query size = 0.
[INFO DRT-0036] M2 guide region query size = 147241.
[INFO DRT-0036] V2 guide region query size = 0.
[INFO DRT-0036] M3 guide region query size = 85948.
[INFO DRT-0036] V3 guide region query size = 0.
[INFO DRT-0036] M4 guide region query size = 9881.
[INFO DRT-0036] V4 guide region query size = 0.
[INFO DRT-0036] M5 guide region query size = 1353.
[INFO DRT-0036] V5 guide region query size = 0.
[INFO DRT-0036] M6 guide region query size = 87.
[INFO DRT-0036] V6 guide region query size = 0.
[INFO DRT-0036] M7 guide region query size = 8.
[INFO DRT-0036] V7 guide region query size = 0.
[INFO DRT-0036] M8 guide region query size = 0.
[INFO DRT-0036] V8 guide region query size = 0.
[INFO DRT-0036] M9 guide region query size = 0.
[INFO DRT-0036] V9 guide region query size = 0.
[INFO DRT-0036] Pad guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 257432 vertical wires in 6 frboxes and 157209 horizontal wires in 6 frboxes.
[INFO DRT-0186] Done with 20883 vertical wires in 6 frboxes and 30660 horizontal wires in 6 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:23, elapsed time = 00:00:05, memory = 2095.43 (MB), peak = 2269.88 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2095.43 (MB), peak = 2269.88 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:07, memory = 4086.23 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:17, memory = 6563.19 (MB).
    Completing 30% with 1684 violations.
    elapsed time = 00:00:27, memory = 7600.83 (MB).
    Completing 40% with 1684 violations.
    elapsed time = 00:00:39, memory = 7636.41 (MB).
    Completing 50% with 1684 violations.
    elapsed time = 00:00:49, memory = 7751.08 (MB).
    Completing 60% with 3291 violations.
    elapsed time = 00:01:04, memory = 8424.13 (MB).
    Completing 70% with 3291 violations.
    elapsed time = 00:01:20, memory = 8533.14 (MB).
    Completing 80% with 4610 violations.
    elapsed time = 00:01:34, memory = 8957.77 (MB).
    Completing 90% with 4610 violations.
    elapsed time = 00:01:51, memory = 8967.22 (MB).
    Completing 100% with 5907 violations.
    elapsed time = 00:02:08, memory = 8787.81 (MB).
[INFO DRT-0199]   Number of violations = 32846.
Viol/Layer          M1     V1     M2     V2     M3     V3     M4     V4     M5     M6
Cut Spacing          0      0      0     36      0      0      0      0      0      0
CutSpcTbl            0      0      0      0      0     64      0     15      0      0
EOL                  0      0    377      0      9      0      5      0      1      0
Metal Spacing     1128      0     82      0    439      0     18      0      5      0
NS Metal           113      0      0      0      1      0      0      0      0      0
Recheck              4      0  16462      0   9136      0   1274      0     63      0
Rect Only            0      0     26      0     21      0     40      0      0      0
Short                2      2    475     12     55      4      6     20     18      1
eolKeepOut           0      0   2818      0     72      0     39      0      3      0
[INFO DRT-0267] cpu time = 00:31:18, elapsed time = 00:02:09, memory = 8730.73 (MB), peak = 9273.92 (MB)
Total wire length = 220938 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 73118 um.
Total wire length on LAYER M3 = 96678 um.
Total wire length on LAYER M4 = 39467 um.
Total wire length on LAYER M5 = 10702 um.
Total wire length on LAYER M6 = 792 um.
Total wire length on LAYER M7 = 179 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 509723.
Up-via summary (total 509723):.

-----------------
 Active         0
     M1    187074
     M2    288161
     M3     30945
     M4      3349
     M5       170
     M6        24
     M7         0
     M8         0
     M9         0
-----------------
           509723


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 32846 violations.
    elapsed time = 00:00:12, memory = 9204.23 (MB).
    Completing 20% with 32846 violations.
    elapsed time = 00:00:28, memory = 9397.30 (MB).
    Completing 30% with 21340 violations.
    elapsed time = 00:00:42, memory = 9603.34 (MB).
    Completing 40% with 21340 violations.
    elapsed time = 00:00:56, memory = 9559.09 (MB).
    Completing 50% with 21340 violations.
    elapsed time = 00:01:10, memory = 9080.54 (MB).
    Completing 60% with 13882 violations.
    elapsed time = 00:01:26, memory = 9740.11 (MB).
    Completing 70% with 13882 violations.
    elapsed time = 00:01:41, memory = 9748.96 (MB).
    Completing 80% with 5851 violations.
    elapsed time = 00:01:55, memory = 9772.15 (MB).
    Completing 90% with 5851 violations.
    elapsed time = 00:02:11, memory = 9744.31 (MB).
    Completing 100% with 587 violations.
    elapsed time = 00:02:26, memory = 9126.18 (MB).
[INFO DRT-0199]   Number of violations = 1962.
Viol/Layer          M1     M2     M3     V3     M4     V4     M5     M6     M7
CutSpcTbl            0      0      0      8      0      2      0      0      0
EOL                  0     30      1      0      2      0      0      0      0
Metal Spacing      160      8    155      0      0      0      0      0      0
Recheck              0    829     45      0    473      0     57      1      1
Short                1     18      3      0      0      0      0      0      0
eolKeepOut           0    153      6      0      9      0      0      0      0
[INFO DRT-0267] cpu time = 00:35:56, elapsed time = 00:02:27, memory = 9126.18 (MB), peak = 9862.38 (MB)
Total wire length = 219351 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 72531 um.
Total wire length on LAYER M3 = 95648 um.
Total wire length on LAYER M4 = 39483 um.
Total wire length on LAYER M5 = 10719 um.
Total wire length on LAYER M6 = 792 um.
Total wire length on LAYER M7 = 176 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 501039.
Up-via summary (total 501039):.

-----------------
 Active         0
     M1    187066
     M2    280509
     M3     29758
     M4      3529
     M5       158
     M6        19
     M7         0
     M8         0
     M9         0
-----------------
           501039


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 1962 violations.
    elapsed time = 00:00:10, memory = 9631.26 (MB).
    Completing 20% with 1962 violations.
    elapsed time = 00:00:23, memory = 9755.77 (MB).
    Completing 30% with 1335 violations.
    elapsed time = 00:00:33, memory = 9571.71 (MB).
    Completing 40% with 1335 violations.
    elapsed time = 00:00:45, memory = 9609.08 (MB).
    Completing 50% with 1335 violations.
    elapsed time = 00:00:57, memory = 9529.17 (MB).
    Completing 60% with 788 violations.
    elapsed time = 00:01:06, memory = 9658.33 (MB).
    Completing 70% with 788 violations.
    elapsed time = 00:01:14, memory = 9712.72 (MB).
    Completing 80% with 593 violations.
    elapsed time = 00:01:19, memory = 9507.00 (MB).
    Completing 90% with 593 violations.
    elapsed time = 00:01:27, memory = 9634.61 (MB).
    Completing 100% with 391 violations.
    elapsed time = 00:01:35, memory = 9163.11 (MB).
[INFO DRT-0199]   Number of violations = 1482.
Viol/Layer          M1     M2     M3     V3     M4     M5
Corner Spacing       0      1      0      0      0      0
CutSpcTbl            0      0      0      1      0      0
EOL                  0     21      0      0      0      0
Metal Spacing       74      2     58      0      0      0
Recheck              0    810     27      0    337     59
Short                0      4      1      0      0      0
eolKeepOut           0     87      0      0      0      0
[INFO DRT-0267] cpu time = 00:23:18, elapsed time = 00:01:37, memory = 9111.76 (MB), peak = 9862.38 (MB)
Total wire length = 218808 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 72424 um.
Total wire length on LAYER M3 = 95306 um.
Total wire length on LAYER M4 = 39366 um.
Total wire length on LAYER M5 = 10750 um.
Total wire length on LAYER M6 = 787 um.
Total wire length on LAYER M7 = 173 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 498147.
Up-via summary (total 498147):.

-----------------
 Active         0
     M1    187068
     M2    278471
     M3     28994
     M4      3446
     M5       151
     M6        17
     M7         0
     M8         0
     M9         0
-----------------
           498147


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 1482 violations.
    elapsed time = 00:00:04, memory = 9434.51 (MB).
    Completing 20% with 1482 violations.
    elapsed time = 00:00:09, memory = 9516.75 (MB).
    Completing 30% with 1075 violations.
    elapsed time = 00:00:13, memory = 9476.27 (MB).
    Completing 40% with 1075 violations.
    elapsed time = 00:00:17, memory = 9480.66 (MB).
    Completing 50% with 1075 violations.
    elapsed time = 00:00:21, memory = 9111.76 (MB).
    Completing 60% with 810 violations.
    elapsed time = 00:00:26, memory = 9480.66 (MB).
    Completing 70% with 810 violations.
    elapsed time = 00:00:33, memory = 9512.62 (MB).
    Completing 80% with 298 violations.
    elapsed time = 00:00:38, memory = 9472.15 (MB).
    Completing 90% with 298 violations.
    elapsed time = 00:00:43, memory = 9485.81 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:47, memory = 9111.76 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer          M4
Recheck              1
[INFO DRT-0267] cpu time = 00:11:10, elapsed time = 00:00:47, memory = 9111.76 (MB), peak = 9862.38 (MB)
Total wire length = 218793 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 72278 um.
Total wire length on LAYER M3 = 95297 um.
Total wire length on LAYER M4 = 39506 um.
Total wire length on LAYER M5 = 10749 um.
Total wire length on LAYER M6 = 787 um.
Total wire length on LAYER M7 = 173 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 498229.
Up-via summary (total 498229):.

-----------------
 Active         0
     M1    187069
     M2    278290
     M3     29254
     M4      3448
     M5       151
     M6        17
     M7         0
     M8         0
     M9         0
-----------------
           498229


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 9111.76 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 9111.76 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 9111.76 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 9111.76 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 9111.76 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 9111.76 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 9111.76 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 9111.76 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 9111.76 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 9111.76 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 9111.76 (MB), peak = 9862.38 (MB)
Total wire length = 218793 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 72278 um.
Total wire length on LAYER M3 = 95297 um.
Total wire length on LAYER M4 = 39506 um.
Total wire length on LAYER M5 = 10749 um.
Total wire length on LAYER M6 = 787 um.
Total wire length on LAYER M7 = 173 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 498229.
Up-via summary (total 498229):.

-----------------
 Active         0
     M1    187069
     M2    278290
     M3     29254
     M4      3448
     M5       151
     M6        17
     M7         0
     M8         0
     M9         0
-----------------
           498229


[INFO DRT-0198] Complete detail routing.
Total wire length = 218793 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 72278 um.
Total wire length on LAYER M3 = 95297 um.
Total wire length on LAYER M4 = 39506 um.
Total wire length on LAYER M5 = 10749 um.
Total wire length on LAYER M6 = 787 um.
Total wire length on LAYER M7 = 173 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 498229.
Up-via summary (total 498229):.

-----------------
 Active         0
     M1    187069
     M2    278290
     M3     29254
     M4      3448
     M5       151
     M6        17
     M7         0
     M8         0
     M9         0
-----------------
           498229


[INFO DRT-0267] cpu time = 01:41:46, elapsed time = 00:07:02, memory = 9111.76 (MB), peak = 9862.38 (MB)

[INFO DRT-0180] Post processing.
Elapsed time: 7:15.04[h:]min:sec. CPU time: user 6122.01 sys 50.31 (1418%). Peak memory: 10099076KB.
