<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
  <title>Questa Coverage Report</title>
  <!-- original name: _0 testplan_8 test statusContentFrame7.htm -->
  <link rel="StyleSheet" media="print"  href="../css/ucdb2htmlP.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html_newlook.css"/>
    <script type="text/javascript" src="../scripts/jquery.js"></script>
    <script type="text/javascript" src="../scripts/sort_tables.js"></script>
  
</head>
<body id="ucdb2html_summary">
  <h1><span class="strip">Questa</span> Testplan Tracking</h1>
  <h3>Section: 8 test status</h3><p>All tests status and pass rate recorded</p>
  <hr/><h3>Coverage By Linked Coverage Item:</h3>
  <table cellspacing="2" cellpadding="2">
  <tr><th align="left">Item Type</th><th align="left">Instance</th><th align="left">Source</th><th>Coverage</th><th>Bins</th><th>Hits</th><th>% Hit</th></tr>
  <tr><td class="odd">Directed Test</td><td class="odd">rkv_i2c_master_abrt_7b_addr_noack_test_80</td><td class="odd" align="center">--</td><td class="bgRed">0.00%</td><td class="odd">1</td><td class="odd">0</td><td class="odd">0.00%</td></tr>
  <tr><td class="even">Directed Test</td><td class="even">rkv_i2c_master_abrt_10b_rd_norstrt_test_21</td><td class="even" align="center">--</td><td class="bgGreen">100.00%</td><td class="even">1</td><td class="even">1</td><td class="even">100.00%</td></tr>
  <tr><td class="odd">Directed Test</td><td class="odd">rkv_i2c_master_abrt_sbyte_norstrt_test_26</td><td class="odd" align="center">--</td><td class="bgRed">0.00%</td><td class="odd">1</td><td class="odd">0</td><td class="odd">0.00%</td></tr>
  <tr><td class="even">Directed Test</td><td class="even">rkv_i2c_master_abrt_txdata_noack_test_92</td><td class="even" align="center">--</td><td class="bgRed">0.00%</td><td class="even">1</td><td class="even">0</td><td class="even">0.00%</td></tr>
  <tr><td class="odd">Directed Test</td><td class="odd">rkv_i2c_master_activity_intr_output_test_37</td><td class="odd" align="center">--</td><td class="bgGreen">100.00%</td><td class="odd">1</td><td class="odd">1</td><td class="odd">100.00%</td></tr>
  <tr><td class="even">Directed Test</td><td class="even">rkv_i2c_master_address_cg_test_75</td><td class="even" align="center">--</td><td class="bgRed">0.00%</td><td class="even">1</td><td class="even">0</td><td class="even">0.00%</td></tr>
  <tr><td class="odd">Directed Test</td><td class="odd">rkv_i2c_master_directed_interrupt_test_69</td><td class="odd" align="center">--</td><td class="bgGreen">100.00%</td><td class="odd">1</td><td class="odd">1</td><td class="odd">100.00%</td></tr>
  <tr><td class="even">Directed Test</td><td class="even">rkv_i2c_master_directed_read_packet_test_59</td><td class="even" align="center">--</td><td class="bgGreen">100.00%</td><td class="even">1</td><td class="even">1</td><td class="even">100.00%</td></tr>
  <tr><td class="odd">Directed Test</td><td class="odd">rkv_i2c_master_directed_write_packet_test_43</td><td class="odd" align="center">--</td><td class="bgGreen">100.00%</td><td class="odd">1</td><td class="odd">1</td><td class="odd">100.00%</td></tr>
  <tr><td class="even">Potential Test</td><td class="even">rkv_i2c_master_enabled_cg_test_*</td><td class="even" align="center">--</td><td class="bgRed">0.00%</td><td class="even">1</td><td class="even">0</td><td class="even">0.00%</td></tr>
  <tr><td class="odd">Directed Test</td><td class="odd">rkv_i2c_master_fs_cnt_test_56</td><td class="odd" align="center">--</td><td class="bgGreen">100.00%</td><td class="odd">1</td><td class="odd">1</td><td class="odd">100.00%</td></tr>
  <tr><td class="even">Directed Test</td><td class="even">rkv_i2c_master_hs_cnt_test_14</td><td class="even" align="center">--</td><td class="bgGreen">100.00%</td><td class="even">1</td><td class="even">1</td><td class="even">100.00%</td></tr>
  <tr><td class="odd">Directed Test</td><td class="odd">rkv_i2c_master_hs_master_code_test_27</td><td class="odd" align="center">--</td><td class="bgGreen">100.00%</td><td class="odd">1</td><td class="odd">1</td><td class="odd">100.00%</td></tr>
  <tr><td class="even">Directed Test</td><td class="even">rkv_i2c_master_rx_full_intr_test_97</td><td class="even" align="center">--</td><td class="bgGreen">100.00%</td><td class="even">1</td><td class="even">1</td><td class="even">100.00%</td></tr>
  <tr><td class="odd">Directed Test</td><td class="odd">rkv_i2c_master_rx_over_intr_test_85</td><td class="odd" align="center">--</td><td class="bgRed">0.00%</td><td class="odd">1</td><td class="odd">0</td><td class="odd">0.00%</td></tr>
  <tr><td class="even">Directed Test</td><td class="even">rkv_i2c_master_sda_control_cg_test_90</td><td class="even" align="center">--</td><td class="bgGreen">100.00%</td><td class="even">1</td><td class="even">1</td><td class="even">100.00%</td></tr>
  <tr><td class="odd">Directed Test</td><td class="odd">rkv_i2c_master_ss_cnt_test_38</td><td class="odd" align="center">--</td><td class="bgGreen">100.00%</td><td class="odd">1</td><td class="odd">1</td><td class="odd">100.00%</td></tr>
  <tr><td class="even">Directed Test</td><td class="even">rkv_i2c_master_start_byte_test_43</td><td class="even" align="center">--</td><td class="bgGreen">100.00%</td><td class="even">1</td><td class="even">1</td><td class="even">100.00%</td></tr>
  <tr><td class="odd">Directed Test</td><td class="odd">rkv_i2c_master_timeout_cg_test_19</td><td class="odd" align="center">--</td><td class="bgRed">0.00%</td><td class="odd">1</td><td class="odd">0</td><td class="odd">0.00%</td></tr>
  <tr><td class="even">Directed Test</td><td class="even">rkv_i2c_master_tx_abrt_intr_test_94</td><td class="even" align="center">--</td><td class="bgRed">0.00%</td><td class="even">1</td><td class="even">0</td><td class="even">0.00%</td></tr>
  <tr><td class="odd">Directed Test</td><td class="odd">rkv_i2c_master_tx_empty_intr_test_62</td><td class="odd" align="center">--</td><td class="bgGreen">100.00%</td><td class="odd">1</td><td class="odd">1</td><td class="odd">100.00%</td></tr>
  <tr><td class="even">Directed Test</td><td class="even">rkv_i2c_master_tx_full_intr_test_58</td><td class="even" align="center">--</td><td class="bgGreen">100.00%</td><td class="even">1</td><td class="even">1</td><td class="even">100.00%</td></tr>
  <tr><td class="odd">Directed Test</td><td class="odd">rkv_i2c_quick_reg_access_test_7</td><td class="odd" align="center">--</td><td class="bgGreen">100.00%</td><td class="odd">1</td><td class="odd">1</td><td class="odd">100.00%</td></tr>
  <tr><td class="even">Directed Test</td><td class="even">rkv_i2c_reg_access_test_89</td><td class="even" align="center">--</td><td class="bgRed">0.00%</td><td class="even">1</td><td class="even">0</td><td class="even">0.00%</td></tr>
  <tr><td class="odd">Directed Test</td><td class="odd">rkv_i2c_reg_bit_bash_test_23</td><td class="odd" align="center">--</td><td class="bgRed">0.00%</td><td class="odd">1</td><td class="odd">0</td><td class="odd">0.00%</td></tr>
  <tr><td class="even">Directed Test</td><td class="even">rkv_i2c_reg_hw_reset_test_22</td><td class="even" align="center">--</td><td class="bgRed">0.00%</td><td class="even">1</td><td class="even">0</td><td class="even">0.00%</td></tr>
  </table>
  <hr/><table id="loc_rec_tables" cellspacing="5"><tr></tr></table>
  <hr/><h3>Testsplan scope attributes:</h3>
  <table>
  <tr><th colspan="2">User-defined Attributes</th></tr>
  <tr><th align="left">Attribute</th><th align="left">Value</th></tr>
  <tr><td class="odd">Goal</td><td class="odd">100%</td></tr>
<tr><td class="even">Weight</td><td class="even">1</td></tr>
<tr><th colspan="2">Internal Attributes</th></tr>
  <tr><th align="left">Attribute</th><th align="left">Value</th></tr>
  <tr><td class="odd">TAGCMD</td><td class="odd"> -tagname "testplan.8" -testrecord "rkv_i2c_quick_reg_access_test_*"; -tagname "testplan.8" -testrecord "rkv_i2c_master_directed_write_packet_test_*"; -tagname "testplan.8" -testrecord "rkv_i2c_master_directed_read_packet_test_*"; -tagname "testplan.8" -testrecord "rkv_i2c_master_directed_interrupt_test_*"; -tagname "testplan.8" -testrecord "rkv_i2c_master_rx_over_intr_test_*"; -tagname "testplan.8" -testrecord "rkv_i2c_master_rx_full_intr_test_*"; -tagname "testplan.8" -testrecord "rkv_i2c_master_enabled_cg_test_*"; -tagname "testplan.8" -testrecord "rkv_i2c_master_tx_abrt_intr_test_*"; -tagname "testplan.8" -testrecord "rkv_i2c_master_activity_intr_output_test_*"; -tagname "testplan.8" -testrecord "rkv_i2c_master_address_cg_test_*"; -tagname "testplan.8" -testrecord "rkv_i2c_master_abrt_txdata_noack_test_*"; -tagname "testplan.8" -testrecord "rkv_i2c_master_tx_full_intr_test_*"; -tagname "testplan.8" -testrecord "rkv_i2c_reg_access_test_*"; -tagname "testplan.8" -testrecord "rkv_i2c_reg_bit_bash_test_*"; -tagname "testplan.8" -testrecord "rkv_i2c_reg_hw_reset_test_*"; -tagname "testplan.8" -testrecord "rkv_i2c_master_abrt_7b_addr_noack_test_*"; -tagname "testplan.8" -testrecord "rkv_i2c_master_abrt_sbyte_norstrt_test_*"; -tagname "testplan.8" -testrecord "rkv_i2c_master_start_byte_test_*"; -tagname "testplan.8" -testrecord "rkv_i2c_master_tx_empty_intr_test_*"; -tagname "testplan.8" -testrecord "rkv_i2c_master_sda_control_cg_test_*"; -tagname "testplan.8" -testrecord "rkv_i2c_master_timeout_cg_test_*"; -tagname "testplan.8" -testrecord "rkv_i2c_master_abrt_10b_rd_norstrt_test_*"; -tagname "testplan.8" -testrecord "rkv_i2c_master_ss_cnt_test_*"; -tagname "testplan.8" -testrecord "rkv_i2c_master_fs_cnt_test_*"; -tagname "testplan.8" -testrecord "rkv_i2c_master_hs_cnt_test_*"; -tagname "testplan.8" -testrecord "rkv_i2c_master_hs_master_code_test_*";</td></tr>
</table>
  
  
  
</body>
</html>
