

Microchip MPLAB XC8 Assembler V2.46 build 20240104201356 
                                                                                               Thu Feb 22 16:22:36 2024

Microchip MPLAB XC8 C Compiler v2.46 (Free license) build 20240104201356 Og1 
     1                           	processor	18F4620
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Generated 17/10/2023 GMT
    14                           ; 
    15                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    16                           ; All rights reserved.
    17                           ; 
    18                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    19                           ; 
    20                           ; Redistribution and use in source and binary forms, with or without modification, are
    21                           ; permitted provided that the following conditions are met:
    22                           ; 
    23                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    24                           ;        conditions and the following disclaimer.
    25                           ; 
    26                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    27                           ;        of conditions and the following disclaimer in the documentation and/or other
    28                           ;        materials provided with the distribution. Publication is not required when
    29                           ;        this file is used in an embedded application.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4620 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47   000000                     _LATC	set	3979
    48   000000                     _TRISC	set	3988
    49                           
    50                           ; #config settings
    51                           
    52                           	psect	cinit
    53   00109E                     __pcinit:
    54                           	callstack 0
    55   00109E                     start_initialization:
    56                           	callstack 0
    57   00109E                     __initialization:
    58                           	callstack 0
    59   00109E                     end_of_initialization:
    60                           	callstack 0
    61   00109E                     __end_of__initialization:
    62                           	callstack 0
    63   00109E  0100               	movlb	0
    64   0010A0  EF01  F008         	goto	_main	;jump to C main() function
    65                           
    66                           	psect	cstackCOMRAM
    67   000001                     __pcstackCOMRAM:
    68                           	callstack 0
    69   000001                     
    70                           ; 2 bytes @ 0x0
    71   000001                     	ds	2
    72   000003                     
    73                           ; 3 bytes @ 0x2
    74   000003                     	ds	3
    75   000006                     ??_main:
    76                           
    77                           ; 1 bytes @ 0x5
    78   000006                     	ds	2
    79                           
    80 ;;
    81 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    82 ;;
    83 ;; *************** function _main *****************
    84 ;; Defined at:
    85 ;;		line 40 in file "application.c"
    86 ;; Parameters:    Size  Location     Type
    87 ;;  argc            2    0[COMRAM] int 
    88 ;;  argv            3    2[COMRAM] PTR PTR unsigned char 
    89 ;; Auto vars:     Size  Location     Type
    90 ;;		None
    91 ;; Return value:  Size  Location     Type
    92 ;;                  2    0[COMRAM] int 
    93 ;; Registers used:
    94 ;;		wreg, status,2, status,0
    95 ;; Tracked objects:
    96 ;;		On entry : 0/0
    97 ;;		On exit  : 0/0
    98 ;;		Unchanged: 0/0
    99 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   100 ;;      Params:         5       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   101 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   102 ;;      Temps:          2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   103 ;;      Totals:         7       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   104 ;;Total ram usage:        7 bytes
   105 ;; This function calls:
   106 ;;		Nothing
   107 ;; This function is called by:
   108 ;;		Startup code after reset
   109 ;; This function uses a non-reentrant model
   110 ;;
   111                           
   112                           	psect	text0
   113   001002                     __ptext0:
   114                           	callstack 0
   115   001002                     _main:
   116                           	callstack 31
   117   001002                     
   118                           ;application.c: 41:     TRISC = 0x00;
   119   001002  0E00               	movlw	0
   120   001004  6E94               	movwf	148,c	;volatile
   121                           
   122                           ;application.c: 42:     ((volatile LATC_BF*)0xF8B)->LATC_REGISTERS=0x55;
   123   001006  0E55               	movlw	85
   124   001008  6E8B               	movwf	139,c	;volatile
   125   00100A                     l11:
   126                           
   127                           ;application.c: 44:         LATC = 0x00;
   128   00100A  0E00               	movlw	0
   129   00100C  6E8B               	movwf	139,c	;volatile
   130   00100E                     
   131                           ;application.c: 45:         _delay((unsigned long)((1000)*(800000/4000.0)));
   132   00100E  0E02               	movlw	2
   133   001010  6E07               	movwf	(??_main+1)^0,c
   134   001012  0E04               	movlw	4
   135   001014  6E06               	movwf	??_main^0,c
   136   001016  0EBA               	movlw	186
   137   001018                     u17:
   138   001018  2EE8               	decfsz	wreg,f,c
   139   00101A  D7FE               	bra	u17
   140   00101C  2E06               	decfsz	??_main^0,f,c
   141   00101E  D7FC               	bra	u17
   142   001020  2E07               	decfsz	(??_main+1)^0,f,c
   143   001022  D7FA               	bra	u17
   144   001024  D000               	nop2	
   145   001026                     
   146                           ;application.c: 46:         LATC |= (0x1 | 0x80);
   147   001026  0E81               	movlw	129
   148   001028  128B               	iorwf	139,f,c	;volatile
   149   00102A                     
   150                           ;application.c: 47:         _delay((unsigned long)((2000)*(800000/4000.0)));
   151   00102A  0E03               	movlw	3
   152   00102C  6E07               	movwf	(??_main+1)^0,c
   153   00102E  0E08               	movlw	8
   154   001030  6E06               	movwf	??_main^0,c
   155   001032  0E77               	movlw	119
   156   001034                     u27:
   157   001034  2EE8               	decfsz	wreg,f,c
   158   001036  D7FE               	bra	u27
   159   001038  2E06               	decfsz	??_main^0,f,c
   160   00103A  D7FC               	bra	u27
   161   00103C  2E07               	decfsz	(??_main+1)^0,f,c
   162   00103E  D7FA               	bra	u27
   163   001040  0000               	nop	
   164   001042                     
   165                           ;application.c: 48:         LATC |= (0x2 | 0x40);
   166   001042  0E42               	movlw	66
   167   001044  128B               	iorwf	139,f,c	;volatile
   168   001046                     
   169                           ;application.c: 49:         _delay((unsigned long)((2000)*(800000/4000.0)));
   170   001046  0E03               	movlw	3
   171   001048  6E07               	movwf	(??_main+1)^0,c
   172   00104A  0E08               	movlw	8
   173   00104C  6E06               	movwf	??_main^0,c
   174   00104E  0E77               	movlw	119
   175   001050                     u37:
   176   001050  2EE8               	decfsz	wreg,f,c
   177   001052  D7FE               	bra	u37
   178   001054  2E06               	decfsz	??_main^0,f,c
   179   001056  D7FC               	bra	u37
   180   001058  2E07               	decfsz	(??_main+1)^0,f,c
   181   00105A  D7FA               	bra	u37
   182   00105C  0000               	nop	
   183   00105E                     
   184                           ;application.c: 50:         LATC |= (0x4 | 0x20);
   185   00105E  0E24               	movlw	36
   186   001060  128B               	iorwf	139,f,c	;volatile
   187   001062                     
   188                           ;application.c: 51:         _delay((unsigned long)((2000)*(800000/4000.0)));
   189   001062  0E03               	movlw	3
   190   001064  6E07               	movwf	(??_main+1)^0,c
   191   001066  0E08               	movlw	8
   192   001068  6E06               	movwf	??_main^0,c
   193   00106A  0E77               	movlw	119
   194   00106C                     u47:
   195   00106C  2EE8               	decfsz	wreg,f,c
   196   00106E  D7FE               	bra	u47
   197   001070  2E06               	decfsz	??_main^0,f,c
   198   001072  D7FC               	bra	u47
   199   001074  2E07               	decfsz	(??_main+1)^0,f,c
   200   001076  D7FA               	bra	u47
   201   001078  0000               	nop	
   202   00107A                     
   203                           ;application.c: 52:         LATC |= (0x8 | 0x10);
   204   00107A  0E18               	movlw	24
   205   00107C  128B               	iorwf	139,f,c	;volatile
   206   00107E                     
   207                           ;application.c: 53:         _delay((unsigned long)((2000)*(800000/4000.0)));
   208   00107E  0E03               	movlw	3
   209   001080  6E07               	movwf	(??_main+1)^0,c
   210   001082  0E08               	movlw	8
   211   001084  6E06               	movwf	??_main^0,c
   212   001086  0E77               	movlw	119
   213   001088                     u57:
   214   001088  2EE8               	decfsz	wreg,f,c
   215   00108A  D7FE               	bra	u57
   216   00108C  2E06               	decfsz	??_main^0,f,c
   217   00108E  D7FC               	bra	u57
   218   001090  2E07               	decfsz	(??_main+1)^0,f,c
   219   001092  D7FA               	bra	u57
   220   001094  0000               	nop	
   221   001096  EF05  F008         	goto	l11
   222   00109A  EF02  F000         	goto	start
   223   00109E                     __end_of_main:
   224                           	callstack 0
   225                           
   226                           	psect	smallconst
   227   001000                     __psmallconst:
   228                           	callstack 0
   229   001000  00                 	db	0
   230   001001  00                 	db	0	; dummy byte at the end
   231   000000                     
   232                           	psect	rparam
   233   000000                     
   234                           	psect	config
   235                           
   236                           ; Padding undefined space
   237   300000                     	org	3145728
   238   300000  FF                 	db	255
   239                           
   240                           ;Config register CONFIG1H @ 0x300001
   241                           ;	Oscillator Selection bits
   242                           ;	OSC = HS, HS oscillator
   243                           ;	Fail-Safe Clock Monitor Enable bit
   244                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   245                           ;	Internal/External Oscillator Switchover bit
   246                           ;	IESO = OFF, Oscillator Switchover mode disabled
   247   300001                     	org	3145729
   248   300001  02                 	db	2
   249                           
   250                           ;Config register CONFIG2L @ 0x300002
   251                           ;	Power-up Timer Enable bit
   252                           ;	PWRT = OFF, PWRT disabled
   253                           ;	Brown-out Reset Enable bits
   254                           ;	BOREN = OFF, Brown-out Reset disabled in hardware and software
   255                           ;	Brown Out Reset Voltage bits
   256                           ;	BORV = 1, 
   257   300002                     	org	3145730
   258   300002  09                 	db	9
   259                           
   260                           ;Config register CONFIG2H @ 0x300003
   261                           ;	Watchdog Timer Enable bit
   262                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   263                           ;	Watchdog Timer Postscale Select bits
   264                           ;	WDTPS = 32768, 1:32768
   265   300003                     	org	3145731
   266   300003  1E                 	db	30
   267                           
   268                           ; Padding undefined space
   269   300004                     	org	3145732
   270   300004  FF                 	db	255
   271                           
   272                           ;Config register CONFIG3H @ 0x300005
   273                           ;	CCP2 MUX bit
   274                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
   275                           ;	PORTB A/D Enable bit
   276                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   277                           ;	Low-Power Timer1 Oscillator Enable bit
   278                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   279                           ;	MCLR Pin Enable bit
   280                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   281   300005                     	org	3145733
   282   300005  81                 	db	129
   283                           
   284                           ;Config register CONFIG4L @ 0x300006
   285                           ;	Stack Full/Underflow Reset Enable bit
   286                           ;	STVREN = ON, Stack full/underflow will cause Reset
   287                           ;	Single-Supply ICSP Enable bit
   288                           ;	LVP = OFF, Single-Supply ICSP disabled
   289                           ;	Extended Instruction Set Enable bit
   290                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   291                           ;	Background Debugger Enable bit
   292                           ;	DEBUG = 0x1, unprogrammed default
   293   300006                     	org	3145734
   294   300006  81                 	db	129
   295                           
   296                           ; Padding undefined space
   297   300007                     	org	3145735
   298   300007  FF                 	db	255
   299                           
   300                           ;Config register CONFIG5L @ 0x300008
   301                           ;	Code Protection bit
   302                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
   303                           ;	Code Protection bit
   304                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
   305                           ;	Code Protection bit
   306                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
   307                           ;	Code Protection bit
   308                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
   309   300008                     	org	3145736
   310   300008  0F                 	db	15
   311                           
   312                           ;Config register CONFIG5H @ 0x300009
   313                           ;	Boot Block Code Protection bit
   314                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   315                           ;	Data EEPROM Code Protection bit
   316                           ;	CPD = OFF, Data EEPROM not code-protected
   317   300009                     	org	3145737
   318   300009  C0                 	db	192
   319                           
   320                           ;Config register CONFIG6L @ 0x30000A
   321                           ;	Write Protection bit
   322                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
   323                           ;	Write Protection bit
   324                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
   325                           ;	Write Protection bit
   326                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
   327                           ;	Write Protection bit
   328                           ;	WRT3 = OFF, Block 3 (00C000-00FFFFh) not write-protected
   329   30000A                     	org	3145738
   330   30000A  0F                 	db	15
   331                           
   332                           ;Config register CONFIG6H @ 0x30000B
   333                           ;	Configuration Register Write Protection bit
   334                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   335                           ;	Boot Block Write Protection bit
   336                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
   337                           ;	Data EEPROM Write Protection bit
   338                           ;	WRTD = OFF, Data EEPROM not write-protected
   339   30000B                     	org	3145739
   340   30000B  E0                 	db	224
   341                           
   342                           ;Config register CONFIG7L @ 0x30000C
   343                           ;	Table Read Protection bit
   344                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other
      +                           blocks
   345                           ;	Table Read Protection bit
   346                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other
      +                           blocks
   347                           ;	Table Read Protection bit
   348                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other
      +                           blocks
   349                           ;	Table Read Protection bit
   350                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other
      +                           blocks
   351   30000C                     	org	3145740
   352   30000C  0F                 	db	15
   353                           
   354                           ;Config register CONFIG7H @ 0x30000D
   355                           ;	Boot Block Table Read Protection bit
   356                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
   357   30000D                     	org	3145741
   358   30000D  40                 	db	64
   359                           tosu	equ	0xFFF
   360                           tosh	equ	0xFFE
   361                           tosl	equ	0xFFD
   362                           stkptr	equ	0xFFC
   363                           pclatu	equ	0xFFB
   364                           pclath	equ	0xFFA
   365                           pcl	equ	0xFF9
   366                           tblptru	equ	0xFF8
   367                           tblptrh	equ	0xFF7
   368                           tblptrl	equ	0xFF6
   369                           tablat	equ	0xFF5
   370                           prodh	equ	0xFF4
   371                           prodl	equ	0xFF3
   372                           indf0	equ	0xFEF
   373                           postinc0	equ	0xFEE
   374                           postdec0	equ	0xFED
   375                           preinc0	equ	0xFEC
   376                           plusw0	equ	0xFEB
   377                           fsr0h	equ	0xFEA
   378                           fsr0l	equ	0xFE9
   379                           wreg	equ	0xFE8
   380                           indf1	equ	0xFE7
   381                           postinc1	equ	0xFE6
   382                           postdec1	equ	0xFE5
   383                           preinc1	equ	0xFE4
   384                           plusw1	equ	0xFE3
   385                           fsr1h	equ	0xFE2
   386                           fsr1l	equ	0xFE1
   387                           bsr	equ	0xFE0
   388                           indf2	equ	0xFDF
   389                           postinc2	equ	0xFDE
   390                           postdec2	equ	0xFDD
   391                           preinc2	equ	0xFDC
   392                           plusw2	equ	0xFDB
   393                           fsr2h	equ	0xFDA
   394                           fsr2l	equ	0xFD9
   395                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      7       7
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          128      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 7     2      5       0
                                              0 COMRAM     7     2      5
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           7F      0       0       0        0.0%
EEDATA             400      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              7F      7       7       1        5.5%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBANK8           100      0       0      20        0.0%
BANK8              100      0       0      21        0.0%
BITBANK9           100      0       0      22        0.0%
BANK9              100      0       0      23        0.0%
BITBANK10          100      0       0      24        0.0%
BANK10             100      0       0      25        0.0%
BITBANK11          100      0       0      26        0.0%
BANK11             100      0       0      27        0.0%
BITBANK12          100      0       0      28        0.0%
BANK12             100      0       0      29        0.0%
BITBANK13          100      0       0      30        0.0%
BANK13             100      0       0      31        0.0%
BITBANK14          100      0       0      32        0.0%
BANK14             100      0       0      33        0.0%
BITBANK15           80      0       0      34        0.0%
BANK15              80      0       0      35        0.0%
BITBIGSFRh          6B      0       0      36        0.0%
BITBIGSFRlh          8      0       0      37        0.0%
BITBIGSFRll          B      0       0      38        0.0%
ABS                  0      0       0      39        0.0%
BIGRAM             F7F      0       0      40        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.46 build 20240104201356 
Symbol Table                                                                                   Thu Feb 22 16:22:36 2024

                     l11 100A                       u17 1018                       u27 1034  
                     u37 1050                       u47 106C                       u57 1088  
                    l710 1002                      l720 1046                      l712 100E  
                    l722 105E                      l714 1026                      l724 1062  
                    l716 102A                      l726 107A                      l718 1042  
                    l728 107E                      wreg 0FE8                     _LATC 0F8B  
                   _main 1002                     start 0004             ___param_bank 0000  
                  ?_main 0001                    _TRISC 0F94          __initialization 109E  
           __end_of_main 109E                   ??_main 0006            __activetblptr 0000  
                 isa$std 0001             __mediumconst 0000               __accesstop 0080  
__end_of__initialization 109E            ___rparam_used 0001           __pcstackCOMRAM 0001  
                __Hparam 0000                  __Lparam 0000             __psmallconst 1000  
                __pcinit 109E                  __ramtop 1000                  __ptext0 1002  
   end_of_initialization 109E      start_initialization 109E              __smallconst 1000  
               __Hrparam 0000                 __Lrparam 0000                 isa$xinst 0000  
               main@argc 0001                 main@argv 0003  
