

================================================================
== Vivado HLS Report for 'lenet_top'
================================================================
* Date:           Sun Oct 30 16:23:36 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.658|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  551271|  551271|  551271|  551271|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 2
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%output_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %output_r)"   --->   Operation 18 'read' 'output_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%bias6_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %bias6)"   --->   Operation 19 'read' 'bias6_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "%weights6_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %weights6)"   --->   Operation 20 'read' 'weights6_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 21 [1/1] (1.00ns)   --->   "%bias5_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %bias5)"   --->   Operation 21 'read' 'bias5_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 22 [1/1] (1.00ns)   --->   "%weights5_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %weights5)"   --->   Operation 22 'read' 'weights5_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 23 [1/1] (1.00ns)   --->   "%bias3_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %bias3)"   --->   Operation 23 'read' 'bias3_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 24 [1/1] (1.00ns)   --->   "%weights3_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %weights3)"   --->   Operation 24 'read' 'weights3_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 25 [1/1] (1.00ns)   --->   "%bias1_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %bias1)"   --->   Operation 25 'read' 'bias1_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 26 [1/1] (1.00ns)   --->   "%weights1_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %weights1)"   --->   Operation 26 'read' 'weights1_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%input_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %input_r)"   --->   Operation 27 'read' 'input_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%output1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %output_read, i32 2, i32 31)"   --->   Operation 28 'partselect' 'output1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%bias = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %bias6_read, i32 2, i32 31)"   --->   Operation 29 'partselect' 'bias' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%weights = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %weights6_read, i32 2, i32 31)"   --->   Operation 30 'partselect' 'weights' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%bias2 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %bias5_read, i32 2, i32 31)"   --->   Operation 31 'partselect' 'bias2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%weights2 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %weights5_read, i32 2, i32 31)"   --->   Operation 32 'partselect' 'weights2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%bias4 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %bias3_read, i32 2, i32 31)"   --->   Operation 33 'partselect' 'bias4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%weights4 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %weights3_read, i32 2, i32 31)"   --->   Operation 34 'partselect' 'weights4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%bias7 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %bias1_read, i32 2, i32 31)"   --->   Operation 35 'partselect' 'bias7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%weights7 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %weights1_read, i32 2, i32 31)"   --->   Operation 36 'partselect' 'weights7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%input1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %input_read, i32 2, i32 31)"   --->   Operation 37 'partselect' 'input1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%input_buf_0 = alloca [1024 x float], align 4" [lenet/lenet_hls.cpp:228]   --->   Operation 38 'alloca' 'input_buf_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%weights1_buf_0 = alloca [150 x float], align 4" [lenet/lenet_hls.cpp:229]   --->   Operation 39 'alloca' 'weights1_buf_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%weights3_buf = alloca [2400 x float], align 4" [lenet/lenet_hls.cpp:230]   --->   Operation 40 'alloca' 'weights3_buf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%weights5_buf = alloca [48000 x float], align 4" [lenet/lenet_hls.cpp:231]   --->   Operation 41 'alloca' 'weights5_buf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%bias1_buf = alloca [6 x float], align 16" [lenet/lenet_hls.cpp:232]   --->   Operation 42 'alloca' 'bias1_buf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%bias3_buf = alloca [16 x float], align 16" [lenet/lenet_hls.cpp:233]   --->   Operation 43 'alloca' 'bias3_buf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%bias5_buf = alloca [120 x float], align 16" [lenet/lenet_hls.cpp:234]   --->   Operation 44 'alloca' 'bias5_buf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%input2_inter = alloca [4704 x float], align 4" [lenet/lenet_hls.cpp:237]   --->   Operation 45 'alloca' 'input2_inter' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%input3_inter = alloca [1176 x float], align 4" [lenet/lenet_hls.cpp:238]   --->   Operation 46 'alloca' 'input3_inter' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%input4_inter = alloca [1600 x float], align 4" [lenet/lenet_hls.cpp:239]   --->   Operation 47 'alloca' 'input4_inter' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%input5_inter = alloca [400 x float], align 4" [lenet/lenet_hls.cpp:240]   --->   Operation 48 'alloca' 'input5_inter' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%input6_inter_0_0 = alloca [120 x float], align 16" [lenet/lenet_hls.cpp:241]   --->   Operation 49 'alloca' 'input6_inter_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%output_buf = alloca [10 x float], align 16" [lenet/lenet_hls.cpp:242]   --->   Operation 50 'alloca' 'output_buf' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 51 [2/2] (0.00ns)   --->   "call fastcc void @ld_input(float* %DATA_INPUT, i30 %input1, [1024 x float]* nocapture %input_buf_0)" [lenet/lenet_hls.cpp:245]   --->   Operation 51 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 52 [2/2] (0.00ns)   --->   "call fastcc void @ld_weights1(float* %DATA_WEIGHT, i30 %weights7, [150 x float]* nocapture %weights1_buf_0)" [lenet/lenet_hls.cpp:246]   --->   Operation 52 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 53 [2/2] (8.75ns)   --->   "call fastcc void @ld_bias1(float* %DATA_BIAS, i30 %bias7, [6 x float]* nocapture %bias1_buf)" [lenet/lenet_hls.cpp:249]   --->   Operation 53 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 54 [1/2] (0.00ns)   --->   "call fastcc void @ld_input(float* %DATA_INPUT, i30 %input1, [1024 x float]* nocapture %input_buf_0)" [lenet/lenet_hls.cpp:245]   --->   Operation 54 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 55 [1/2] (0.00ns)   --->   "call fastcc void @ld_weights1(float* %DATA_WEIGHT, i30 %weights7, [150 x float]* nocapture %weights1_buf_0)" [lenet/lenet_hls.cpp:246]   --->   Operation 55 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 56 [1/2] (0.00ns)   --->   "call fastcc void @ld_bias1(float* %DATA_BIAS, i30 %bias7, [6 x float]* nocapture %bias1_buf)" [lenet/lenet_hls.cpp:249]   --->   Operation 56 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 57 [2/2] (0.00ns)   --->   "call fastcc void @ld_weights3(float* %DATA_WEIGHT, i30 %weights4, [2400 x float]* nocapture %weights3_buf)" [lenet/lenet_hls.cpp:247]   --->   Operation 57 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 58 [2/2] (8.75ns)   --->   "call fastcc void @ld_bias3(float* %DATA_BIAS, i30 %bias4, [16 x float]* nocapture %bias3_buf)" [lenet/lenet_hls.cpp:250]   --->   Operation 58 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 59 [2/2] (0.00ns)   --->   "call fastcc void @i_convolution1([1024 x float]* %input_buf_0, [150 x float]* %weights1_buf_0, [6 x float]* %bias1_buf, [4704 x float]* %input2_inter) nounwind" [lenet/lenet_hls.cpp:254]   --->   Operation 59 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 60 [1/2] (0.00ns)   --->   "call fastcc void @ld_weights3(float* %DATA_WEIGHT, i30 %weights4, [2400 x float]* nocapture %weights3_buf)" [lenet/lenet_hls.cpp:247]   --->   Operation 60 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 61 [1/2] (0.00ns)   --->   "call fastcc void @ld_bias3(float* %DATA_BIAS, i30 %bias4, [16 x float]* nocapture %bias3_buf)" [lenet/lenet_hls.cpp:250]   --->   Operation 61 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 62 [1/2] (0.00ns)   --->   "call fastcc void @i_convolution1([1024 x float]* %input_buf_0, [150 x float]* %weights1_buf_0, [6 x float]* %bias1_buf, [4704 x float]* %input2_inter) nounwind" [lenet/lenet_hls.cpp:254]   --->   Operation 62 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 63 [2/2] (0.00ns)   --->   "call fastcc void @ld_weights5(float* %DATA_WEIGHT, i30 %weights2, [48000 x float]* nocapture %weights5_buf)" [lenet/lenet_hls.cpp:248]   --->   Operation 63 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 64 [2/2] (8.75ns)   --->   "call fastcc void @ld_bias5(float* %DATA_BIAS, i30 %bias2, [120 x float]* nocapture %bias5_buf)" [lenet/lenet_hls.cpp:251]   --->   Operation 64 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 65 [2/2] (0.00ns)   --->   "call fastcc void @i_max_pooling2([4704 x float]* %input2_inter, [1176 x float]* %input3_inter) nounwind" [lenet/lenet_hls.cpp:255]   --->   Operation 65 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 66 [1/2] (0.00ns)   --->   "call fastcc void @ld_weights5(float* %DATA_WEIGHT, i30 %weights2, [48000 x float]* nocapture %weights5_buf)" [lenet/lenet_hls.cpp:248]   --->   Operation 66 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 67 [1/2] (0.00ns)   --->   "call fastcc void @ld_bias5(float* %DATA_BIAS, i30 %bias2, [120 x float]* nocapture %bias5_buf)" [lenet/lenet_hls.cpp:251]   --->   Operation 67 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 68 [1/2] (0.00ns)   --->   "call fastcc void @i_max_pooling2([4704 x float]* %input2_inter, [1176 x float]* %input3_inter) nounwind" [lenet/lenet_hls.cpp:255]   --->   Operation 68 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 69 [2/2] (0.00ns)   --->   "call fastcc void @i_convolution3([1176 x float]* %input3_inter, [2400 x float]* %weights3_buf, [16 x float]* %bias3_buf, [1600 x float]* %input4_inter) nounwind" [lenet/lenet_hls.cpp:256]   --->   Operation 69 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 70 [1/2] (0.00ns)   --->   "call fastcc void @i_convolution3([1176 x float]* %input3_inter, [2400 x float]* %weights3_buf, [16 x float]* %bias3_buf, [1600 x float]* %input4_inter) nounwind" [lenet/lenet_hls.cpp:256]   --->   Operation 70 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 71 [2/2] (0.00ns)   --->   "call fastcc void @i_max_pooling4([1600 x float]* %input4_inter, [400 x float]* %input5_inter) nounwind" [lenet/lenet_hls.cpp:257]   --->   Operation 71 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 72 [1/2] (0.00ns)   --->   "call fastcc void @i_max_pooling4([1600 x float]* %input4_inter, [400 x float]* %input5_inter) nounwind" [lenet/lenet_hls.cpp:257]   --->   Operation 72 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 73 [2/2] (0.00ns)   --->   "call fastcc void @i_convolution5([400 x float]* %input5_inter, [48000 x float]* %weights5_buf, [120 x float]* %bias5_buf, [120 x float]* %input6_inter_0_0) nounwind" [lenet/lenet_hls.cpp:258]   --->   Operation 73 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 74 [1/2] (0.00ns)   --->   "call fastcc void @i_convolution5([400 x float]* %input5_inter, [48000 x float]* %weights5_buf, [120 x float]* %bias5_buf, [120 x float]* %input6_inter_0_0) nounwind" [lenet/lenet_hls.cpp:258]   --->   Operation 74 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 8.75>
ST_14 : Operation 75 [2/2] (8.75ns)   --->   "call fastcc void @i_fc6([120 x float]* nocapture %input6_inter_0_0, float* %DATA_WEIGHT, i30 %weights, float* %DATA_BIAS, i30 %bias, [10 x float]* nocapture %output_buf)" [lenet/lenet_hls.cpp:259]   --->   Operation 75 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 76 [1/2] (0.00ns)   --->   "call fastcc void @i_fc6([120 x float]* nocapture %input6_inter_0_0, float* %DATA_WEIGHT, i30 %weights, float* %DATA_BIAS, i30 %bias, [10 x float]* nocapture %output_buf)" [lenet/lenet_hls.cpp:259]   --->   Operation 76 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 8.75>
ST_16 : Operation 77 [2/2] (8.75ns)   --->   "call fastcc void @st_output(float* %DATA_OUTPUT, i30 %output1, [10 x float]* nocapture %output_buf)" [lenet/lenet_hls.cpp:262]   --->   Operation 77 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 78 [2/2] (0.00ns)   --->   "ret i32 0" [lenet/lenet_hls.cpp:264]   --->   Operation 78 'ret' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %DATA_OUTPUT), !map !70"   --->   Operation 79 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %DATA_BIAS), !map !76"   --->   Operation 80 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %DATA_WEIGHT), !map !89"   --->   Operation 81 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %DATA_INPUT), !map !101"   --->   Operation 82 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !107"   --->   Operation 83 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @lenet_top_str) nounwind"   --->   Operation 84 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str7, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [4 x i8]* @p_str8, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lenet/lenet_hls.cpp:210]   --->   Operation 85 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %DATA_INPUT, [6 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1024, [11 x i8]* @p_str10, [6 x i8]* @p_str11, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [lenet/lenet_hls.cpp:212]   --->   Operation 86 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %input_r, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1024, [1 x i8]* @bundle, [6 x i8]* @p_str11, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [lenet/lenet_hls.cpp:212]   --->   Operation 87 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %DATA_WEIGHT, [6 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 48000, [12 x i8]* @p_str12, [6 x i8]* @p_str11, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [lenet/lenet_hls.cpp:214]   --->   Operation 88 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %weights1, [10 x i8]* @mode31, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 150, [1 x i8]* @bundle32, [6 x i8]* @p_str11, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [lenet/lenet_hls.cpp:214]   --->   Operation 89 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %weights3, [10 x i8]* @mode35, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 2400, [1 x i8]* @bundle36, [6 x i8]* @p_str11, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [lenet/lenet_hls.cpp:215]   --->   Operation 90 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %weights5, [10 x i8]* @mode39, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 48000, [1 x i8]* @bundle40, [6 x i8]* @p_str11, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [lenet/lenet_hls.cpp:216]   --->   Operation 91 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %weights6, [10 x i8]* @mode43, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1200, [1 x i8]* @bundle44, [6 x i8]* @p_str11, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [lenet/lenet_hls.cpp:217]   --->   Operation 92 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %DATA_BIAS, [6 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 120, [10 x i8]* @p_str13, [6 x i8]* @p_str11, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [lenet/lenet_hls.cpp:219]   --->   Operation 93 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %bias1, [10 x i8]* @mode33, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 6, [1 x i8]* @bundle34, [6 x i8]* @p_str11, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [lenet/lenet_hls.cpp:219]   --->   Operation 94 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %bias3, [10 x i8]* @mode37, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 16, [1 x i8]* @bundle38, [6 x i8]* @p_str11, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [lenet/lenet_hls.cpp:220]   --->   Operation 95 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %bias5, [10 x i8]* @mode41, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 120, [1 x i8]* @bundle42, [6 x i8]* @p_str11, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [lenet/lenet_hls.cpp:221]   --->   Operation 96 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %bias6, [10 x i8]* @mode45, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 10, [1 x i8]* @bundle46, [6 x i8]* @p_str11, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [lenet/lenet_hls.cpp:222]   --->   Operation 97 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %DATA_OUTPUT, [6 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 10, [12 x i8]* @p_str14, [6 x i8]* @p_str11, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [lenet/lenet_hls.cpp:224]   --->   Operation 98 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %output_r, [10 x i8]* @mode47, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 10, [1 x i8]* @bundle48, [6 x i8]* @p_str11, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [lenet/lenet_hls.cpp:224]   --->   Operation 99 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 100 [1/2] (0.00ns)   --->   "call fastcc void @st_output(float* %DATA_OUTPUT, i30 %output1, [10 x float]* nocapture %output_buf)" [lenet/lenet_hls.cpp:262]   --->   Operation 100 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 101 [1/2] (0.00ns)   --->   "ret i32 0" [lenet/lenet_hls.cpp:264]   --->   Operation 101 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'output_r' [15]  (1 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	'call' operation ('call_ln249', lenet/lenet_hls.cpp:249) to 'ld_bias1' [73]  (8.75 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 8.75ns
The critical path consists of the following:
	'call' operation ('call_ln250', lenet/lenet_hls.cpp:250) to 'ld_bias3' [74]  (8.75 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 8.75ns
The critical path consists of the following:
	'call' operation ('call_ln251', lenet/lenet_hls.cpp:251) to 'ld_bias5' [75]  (8.75 ns)

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 8.75ns
The critical path consists of the following:
	'call' operation ('call_ln259', lenet/lenet_hls.cpp:259) to 'i_fc6' [81]  (8.75 ns)

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 8.75ns
The critical path consists of the following:
	'call' operation ('call_ln262', lenet/lenet_hls.cpp:262) to 'st_output' [82]  (8.75 ns)

 <State 17>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
