
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ./pr-web-2478.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000001 cycles: 3517549 heartbeat IPC: 2.84289 cumulative IPC: 2.84289 (Simulation time: 0 hr 0 min 25 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 7315624 heartbeat IPC: 2.63291 cumulative IPC: 2.73388 (Simulation time: 0 hr 0 min 51 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 11313721 heartbeat IPC: 2.50119 cumulative IPC: 2.65165 (Simulation time: 0 hr 1 min 19 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 15313261 heartbeat IPC: 2.50029 cumulative IPC: 2.61212 (Simulation time: 0 hr 1 min 47 sec) 

Warmup complete CPU 0 instructions: 40000001 cycles: 15313261 (Simulation time: 0 hr 1 min 47 sec) 

Heartbeat CPU 0 instructions: 50000003 cycles: 36106910 heartbeat IPC: 0.480916 cumulative IPC: 0.480916 (Simulation time: 0 hr 3 min 12 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 55878339 heartbeat IPC: 0.50578 cumulative IPC: 0.493035 (Simulation time: 0 hr 4 min 28 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 77618441 heartbeat IPC: 0.459979 cumulative IPC: 0.481501 (Simulation time: 0 hr 5 min 48 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 97468103 heartbeat IPC: 0.503787 cumulative IPC: 0.486885 (Simulation time: 0 hr 7 min 7 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 117342497 heartbeat IPC: 0.50316 cumulative IPC: 0.490056 (Simulation time: 0 hr 8 min 33 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 136463303 heartbeat IPC: 0.522991 cumulative IPC: 0.495254 (Simulation time: 0 hr 9 min 44 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 154551765 heartbeat IPC: 0.552839 cumulative IPC: 0.502734 (Simulation time: 0 hr 10 min 55 sec) 
Heartbeat CPU 0 instructions: 120000001 cycles: 176799922 heartbeat IPC: 0.449475 cumulative IPC: 0.495397 (Simulation time: 0 hr 12 min 16 sec) 
Heartbeat CPU 0 instructions: 130000001 cycles: 198884809 heartbeat IPC: 0.452798 cumulative IPC: 0.490272 (Simulation time: 0 hr 13 min 39 sec) 
Heartbeat CPU 0 instructions: 140000003 cycles: 220627709 heartbeat IPC: 0.45992 cumulative IPC: 0.487058 (Simulation time: 0 hr 15 min 3 sec) 
Finished CPU 0 instructions: 100000002 cycles: 205314448 cumulative IPC: 0.487058 (Simulation time: 0 hr 15 min 3 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.487058 instructions: 100000002 cycles: 205314448
cpu0_DTLB TOTAL     ACCESS:   36255356  HIT:   36076392  MISS:     178964
cpu0_DTLB LOAD      ACCESS:   35455364  HIT:   35277556  MISS:     177808
cpu0_DTLB RFO       ACCESS:     799992  HIT:     798836  MISS:       1156
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 35.1749 cycles
cpu0_DTLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 341129
cpu0_ITLB TOTAL     ACCESS:    2263571  HIT:    2263571  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2263571  HIT:    2263571  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:     178964  HIT:     153811  MISS:      25153
cpu0_STLB LOAD      ACCESS:     177808  HIT:     152660  MISS:      25148
cpu0_STLB RFO       ACCESS:       1156  HIT:       1151  MISS:          5
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 187.18 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   25765623  HIT:   23297972  MISS:    2467651
cpu0_L1D LOAD      ACCESS:   24803890  HIT:   22348530  MISS:    2455360
cpu0_L1D RFO       ACCESS:     936598  HIT:     926651  MISS:       9947
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      25135  HIT:      22791  MISS:       2344
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 84.5696 cycles
cpu0_L1D MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 10261927
cpu0_L2C TOTAL     ACCESS:    2527963  HIT:    1113278  MISS:    1414562
cpu0_L2C LOAD      ACCESS:    2455359  HIT:    1047045  MISS:    1408314
cpu0_L2C RFO       ACCESS:       9947  HIT:       4061  MISS:       5886
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      60313  HIT:      60190  MISS:        123
cpu0_L2C TRANSLATION ACCESS:       2344  HIT:       1982  MISS:        362
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 129.337 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:    1474610  HIT:      96054  MISS:    1366287
LLC LOAD      ACCESS:    1408314  HIT:      47798  MISS:    1360516
LLC RFO       ACCESS:       5886  HIT:        376  MISS:       5510
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      60048  HIT:      47779  MISS:      12269
LLC TRANSLATION ACCESS:        362  HIT:        101  MISS:        261
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 113.165 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0
CPU0MSHR FULL: 

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     765706  ROW_BUFFER_MISS:     600572
 DBUS AVG_CONGESTED_CYCLE:       3.59
 WQ ROW_BUFFER_HIT:      37521  ROW_BUFFER_MISS:      21532  FULL:          0

Summary: DRAM events
Added_to_RQ : 1366278
Added_to_WQ : 59053
Merged_WQ_READ : 10
 DBUS congested total cycle: 1478141
 DBUS delay total cycle: 966623201

CPU 0 Branch Prediction Accuracy: 97.0469% MPKI: 5.48541 Average ROB Occupancy at Mispredict: 173.446
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 5.48541
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

