<HTML XPOS=30% YPOS=BOTTOM WIDTH=70% HEIGHT=50%HIDDEN>
<HEAD>
<!-- extra bytes: 03 00 14 1E 00 08 00 11 46 00 32 00 --><TITLE>ASYNC_SETDCBINFO (53h) - Flags3</TITLE>
</HEAD>
<BODY>
<H1>ASYNC_SETDCBINFO (53h) - Flags3</H1><!-- entering slot 1133 --><!-- lm: 0x2 1 -->
<UL>
<P>
<B>Flags3</B><!-- lm: 0x11 6 -->
<UL> Has the following bits:<!-- lm: 0x2 6 -->
<P>
Bit 0<!-- lm: 0x2 21 -->
<UL> Enable Write Infinite Timeout processing.
 See Note 8.<!-- lm: 0x2 6 -->
</UL> Bits 1-2<!-- lm: 0x2 21 -->
<UL> Enable
Read Timeout processing.  See Note 9.<!-- lm: 0x2 26 -->
<UL>
<P>
Bit 2<!-- lm: 0x2 34 -->
<UL> Bit 1    Description<!-- lm: 0x2 21 -->
</UL> 0<!-- lm: 0x2 34 -->
<UL>  0      Invalid input.  Results in a general
failure error.<!-- lm: 0x2 21 -->
</UL> 0<!-- lm: 0x2 34 -->
<UL>  1      Normal Read Timeout processing<!-- lm: 0x2 21 -->
</UL> 1<!-- lm: 0x2 34 -->
<UL>  0      Wait-For-Something Read Timeout
processing<!-- lm: 0x2 21 -->
</UL> 1<!-- lm: 0x2 34 -->
<UL>  1      No-Wait Read Timeout processing.
<!-- lm: 0x2 21 --><!-- lm: 0x2 6 -->
</UL>Bits 3-4<!-- lm: 0x2 21 -->
<UL> Extended
Hardware Buffering.  See Note 10.<!-- lm: 0x2 26 -->
<UL>
<P>
Bit 4<!-- lm: 0x2 34 -->
<UL> Bit 3    Description<!-- lm: 0x2 21 -->
</UL> 0<!-- lm: 0x2 34 -->
<UL>  0      Not supported; ignored.  No change
to FIFO state.<!-- lm: 0x2 21 -->
</UL> 0<!-- lm: 0x2 34 -->
<UL>  1      Disabled<!-- lm: 0x2 21 -->
</UL> 1<!-- lm: 0x2 34 -->
<UL>  0      Enabled<!-- lm: 0x2 21 -->
</UL> 1<!-- lm: 0x2 34 -->
<UL>  1      Automatic Protocol Override.<!-- lm: 0x2 21 --><!-- lm: 0x2 6 -->
</UL> Bits
5-6<!-- lm: 0x2 21 -->
<UL> Received trigger level.  See Note 11.<!-- lm: 0x2 26 -->
<UL>
<P>
Bit 6<!-- lm: 0x2 34 -->
<UL> Bit 5    Description<!-- lm: 0x2 21 -->
</UL> 0<!-- lm: 0x2 34 -->
<UL>  0      1 character<!-- lm: 0x2 21 -->
</UL> 0<!-- lm: 0x2 34 -->
<UL>  1      4 characters<!-- lm: 0x2 21 -->
</UL> 1<!-- lm: 0x2 34 -->
<UL>  0      8 characters<!-- lm: 0x2 21 -->
</UL> 1<!-- lm: 0x2 34 -->
<UL>  1      14 characters<!-- lm: 0x2 21 -->
</UL><B> Note:
 </B>The trigger level must be set to 1 character when Enhanced mode is
<I>on</I>.<!-- lm: 0x2 6 -->
</UL> Bit 7<!-- lm: 0x2 21 -->
<UL> Transmit
Buffer Load Count.  See Note 12.<!-- lm: 0x2 21 -->
<P>
<LI><LI><!-- lm: 0x2 29 --><LI>character<!-- lm: 0x2 21 --> 1 =<!-- lm: 0x2 29 -->
<UL> 16
characters.<!-- lm: 0x2 21 -->
</UL><B> Note: </B> When Extended Hardware
Buffering is disabled, this bit is set by the device driver.<!-- lm: 0x2 21 --><!-- lm: 0x2 6 --><!-- lm: 0x2 1 -->
</UL>

<P><HR>

<A HREF="1103_L3H_ASYNC_SETDCBINFO53hF.html">[Back: ASYNC_SETDCBINFO (53h) - Flags2]</A> <BR>
<A HREF="1105_L3H_ASYNC_SETDCBINFO53hE.html">[Next: ASYNC_SETDCBINFO (53h) - Error Replacement Character]</A> 
</BODY>
</HTML>
