Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Dec 15 00:58:46 2025
| Host         : Unlucky running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/tiny_autoencoder_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+----------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                        Path #1                                                       |
+---------------------------+----------------------------------------------------------------------------------------------------------------------+
| Requirement               | 10.000                                                                                                               |
| Path Delay                | 9.724                                                                                                                |
| Logic Delay               | 4.600(48%)                                                                                                           |
| Net Delay                 | 5.124(52%)                                                                                                           |
| Clock Skew                | -0.049                                                                                                               |
| Slack                     | 0.254                                                                                                                |
| Clock Uncertainty         | 0.035                                                                                                                |
| Clock Pair Classification | Timed                                                                                                                |
| Clock Delay Group         | Same Clock                                                                                                           |
| Logic Levels              | 13                                                                                                                   |
| Routes                    | 10                                                                                                                   |
| Logical Path              | FDRE/C-(163)-LUT2-(3)-LUT6-(1)-CARRY4-CARRY4-CARRY4-LUT5-(1)-CARRY4-CARRY4-LUT3-(2)-LUT4-CARRY4-CARRY4-CARRY4-FDRE/D |
| Start Point Clock         | ap_clk                                                                                                               |
| End Point Clock           | ap_clk                                                                                                               |
| DSP Block                 | None                                                                                                                 |
| RAM Registers             | None-None                                                                                                            |
| IO Crossings              | 0                                                                                                                    |
| Config Crossings          | 0                                                                                                                    |
| SLR Crossings             | 0                                                                                                                    |
| PBlocks                   | 0                                                                                                                    |
| High Fanout               | 163                                                                                                                  |
| ASYNC REG                 | 0                                                                                                                    |
| Dont Touch                | 0                                                                                                                    |
| Mark Debug                | 0                                                                                                                    |
| Start Point Pin Primitive | FDRE/C                                                                                                               |
| End Point Pin Primitive   | FDRE/D                                                                                                               |
| Start Point Pin           | p_ZL2W1_3_0_load_reg_7667_reg[9]/C                                                                                   |
| End Point Pin             | mult_res_106_reg_8875_reg[19]/D                                                                                      |
+---------------------------+----------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+---+---+---+----+-----+-----+-----+-----+-----+----+----+
| End Point Clock | Requirement |  0 |  1 | 2 | 5 | 6 |  7 |  8  |  9  |  10 |  11 |  12 | 13 | 14 |
+-----------------+-------------+----+----+---+---+---+----+-----+-----+-----+-----+-----+----+----+
| ap_clk          | 10.000ns    | 30 | 76 | 1 | 1 | 4 | 56 | 100 | 124 | 149 | 226 | 167 | 62 |  4 |
+-----------------+-------------+----+----+---+---+---+----+-----+-----+-----+-----+-----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+----------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Inputs | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+----------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+----------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Inputs | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+----------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No initial estimated congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


