** Warning: (vlib-34) Library already exists at "work".
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
Start time: 21:37:52 on Jun 01,2021
vcom -work work -2008 ../../vhdl/mem_pkg.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package mem_pkg
-- Compiling package body mem_pkg
-- Loading package mem_pkg
End time: 21:37:52 on Jun 01,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
Start time: 21:37:52 on Jun 01,2021
vcom -work work -2008 ../../vhdl/core_pkg.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package mem_pkg
-- Compiling package core_pkg
-- Compiling package body core_pkg
-- Loading package core_pkg
End time: 21:37:52 on Jun 01,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
Start time: 21:37:52 on Jun 01,2021
vcom -work work -2008 ../../vhdl/op_pkg.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package mem_pkg
-- Loading package core_pkg
-- Compiling package op_pkg
End time: 21:37:53 on Jun 01,2021, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
Start time: 21:37:53 on Jun 01,2021
vcom -work work -2008 ../../vhdl/regfile.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package mem_pkg
-- Loading package core_pkg
-- Compiling entity regfile
-- Compiling architecture rtl of regfile
End time: 21:37:53 on Jun 01,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
Start time: 21:37:53 on Jun 01,2021
vcom -work work -2008 ../tb_util_pkg.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_textio
-- Loading package mem_pkg
-- Loading package core_pkg
-- Loading package op_pkg
-- Compiling package tb_util_pkg
-- Compiling package body tb_util_pkg
-- Loading package tb_util_pkg
End time: 21:37:53 on Jun 01,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
Start time: 21:37:53 on Jun 01,2021
vcom -work work -2008 tb/regfile_tb.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_textio
-- Loading package mem_pkg
-- Loading package core_pkg
-- Loading package op_pkg
-- Loading package tb_util_pkg
-- Compiling entity tb
-- Compiling architecture bench of tb
-- Loading entity regfile
End time: 21:37:53 on Jun 01,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
