library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity lab5 is 
port (clock: in bit;
		segments: out std_logic_vector(0 to 6));
		
end lab5;

architecture structural of lab5 is 

component die_decoder 
port (c: in std_logic_vector(2 downto 0);
		segments: out std_logic_vector(0 to 6));
		
end component;


component mod_6_counter

port(
	   clock		:	 IN STD_LOGIC;
		Q2		:	 OUT STD_LOGIC;
		Q0		:	 OUT STD_LOGIC;
		Q1		:	 OUT STD_LOGIC
	);
end component;


begin 
	DD_1: die_decoder port map(c(0)=> Q0, c(1) => Q1, c(2) => Q2);
	
	
end structural;

	