\hypertarget{arch_2generic_2types_8hh}{
\section{arch/generic/types.hh}
\label{arch_2generic_2types_8hh}\index{arch/generic/types.hh@{arch/generic/types.hh}}
}
{\ttfamily \#include $<$iostream$>$}\par
{\ttfamily \#include \char`\"{}base/trace.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}base/types.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}sim/serialize.hh\char`\"{}}\par
\subsection*{構成}
\begin{DoxyCompactItemize}
\item 
class \hyperlink{classGenericISA_1_1PCStateBase}{PCStateBase}
\item 
class \hyperlink{classGenericISA_1_1SimplePCState}{SimplePCState$<$ MachInst $>$}
\item 
class \hyperlink{classGenericISA_1_1UPCState}{UPCState$<$ MachInst $>$}
\item 
class \hyperlink{classGenericISA_1_1DelaySlotPCState}{DelaySlotPCState$<$ MachInst $>$}
\item 
class \hyperlink{classGenericISA_1_1DelaySlotUPCState}{DelaySlotUPCState$<$ MachInst $>$}
\end{DoxyCompactItemize}
\subsection*{ネームスペース}
\begin{DoxyCompactItemize}
\item 
namespace \hyperlink{namespaceGenericISA}{GenericISA}
\end{DoxyCompactItemize}
\subsection*{関数}
\begin{DoxyCompactItemize}
\item 
{\footnotesize template$<$class MachInst $>$ }\\std::ostream \& \hyperlink{namespaceGenericISA_a960fce0270870fc775ac34cc401036ba}{operator$<$$<$} (std::ostream \&os, const SimplePCState$<$ MachInst $>$ \&pc)
\item 
{\footnotesize template$<$class MachInst $>$ }\\std::ostream \& \hyperlink{namespaceGenericISA_ad7647a2fd4c0b3a52c3039868605af36}{operator$<$$<$} (std::ostream \&os, const UPCState$<$ MachInst $>$ \&pc)
\item 
{\footnotesize template$<$class MachInst $>$ }\\std::ostream \& \hyperlink{namespaceGenericISA_a1ee53cba61e057cc025be65f71694001}{operator$<$$<$} (std::ostream \&os, const DelaySlotPCState$<$ MachInst $>$ \&pc)
\item 
{\footnotesize template$<$class MachInst $>$ }\\std::ostream \& \hyperlink{namespaceGenericISA_a07062a2b0f755aa5b023fb796d2dceed}{operator$<$$<$} (std::ostream \&os, const DelaySlotUPCState$<$ MachInst $>$ \&pc)
\end{DoxyCompactItemize}
