// Seed: 51512488
module module_0;
  logic [7:0] id_1;
  id_2 :
  assert property (@(posedge id_1[{1'b0{1}} : 1]) id_2)
  else;
  assign module_1.id_12 = 0;
  logic id_3;
endmodule
module module_1 (
    output tri id_0,
    output tri id_1,
    input wire id_2,
    input tri1 id_3,
    output tri1 id_4,
    output tri0 id_5,
    input wand id_6,
    input supply1 id_7,
    output tri0 id_8,
    output wire id_9,
    input wand id_10
    , id_23,
    input wand id_11,
    input wand id_12,
    output supply0 id_13,
    input supply1 id_14,
    output wand id_15,
    output wand id_16,
    input tri id_17,
    input tri id_18,
    input wire id_19,
    input wor id_20,
    output wire id_21
);
  wire id_24;
  module_0 modCall_1 ();
endmodule
