INFO: [vitis-run 60-1548] Creating build summary session with primary output C:/Users/renan/Desktop/teste/nmp_axi4l_ip\nmp_axi4l_ip.hlsrun_csim_summary, at 08/06/24 11:09:00
INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run csim -work_dir C:/Users/renan/Desktop/teste/nmp_axi4l_ip -config C:/Users/renan/Desktop/teste/hls_config.cfg -cmdlineconfig C:/Users/renan/Desktop/teste/nmp_axi4l_ip/hls/config.cmdline
INFO: [HLS 200-10] For user 'renan' on host 'desktop-k5rpcpk' (Windows NT_amd64 version 10.0) on Tue Aug 06 11:09:03 -0300 2024
INFO: [HLS 200-10] In directory 'C:/Users/renan/Desktop/teste'
INFO: [HLS 200-2005] Using work_dir C:/Users/renan/Desktop/teste/nmp_axi4l_ip 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\Users\renan\Desktop\teste\assert.h' from C:/Users/renan/Desktop/teste/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'C:/Users/renan/Desktop/teste/assert.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\Users\renan\Desktop\teste\axi4_lite.h' from C:/Users/renan/Desktop/teste/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file 'C:/Users/renan/Desktop/teste/axi4_lite.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\Users\renan\Desktop\teste\bram.cpp' from C:/Users/renan/Desktop/teste/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file 'C:/Users/renan/Desktop/teste/bram.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\Users\renan\Desktop\teste\nmp_axi4l_ip.cpp' from C:/Users/renan/Desktop/teste/hls_config.cfg(12)
INFO: [HLS 200-10] Adding design file 'C:/Users/renan/Desktop/teste/nmp_axi4l_ip.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\Users\renan\Desktop\teste\skidbuffer.cpp' from C:/Users/renan/Desktop/teste/hls_config.cfg(13)
INFO: [HLS 200-10] Adding design file 'C:/Users/renan/Desktop/teste/skidbuffer.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:\Users\renan\Desktop\teste\nmp_axi4l_ip_tb.cpp' from C:/Users/renan/Desktop/teste/hls_config.cfg(16)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/renan/Desktop/teste/nmp_axi4l_ip_tb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=nmp_axi4l_ip' from C:/Users/renan/Desktop/teste/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/renan/Desktop/teste/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z007sclg225-2' from C:/Users/renan/Desktop/teste/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from C:/Users/renan/Desktop/teste/hls_config.cfg(8)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'csim.clean=1' from C:/Users/renan/Desktop/teste/hls_config.cfg(17)
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from C:/Users/renan/Desktop/teste/hls_config.cfg(15)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/renan/Desktop/teste/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying ini 'sim.O=0' from C:/Users/renan/Desktop/teste/hls_config.cfg(14)
INFO: [SIM 211-200] Executing Code Analyzer instead of classic HLS C simulation
INFO: [SIM 211-200] Cleaning
[ Cleaned build and execution files ]
INFO: [SIM 211-200] Compiling source code bram.cpp as hardware code with instrumentation
INFO: [SIM 211-200] Compiling source code nmp_axi4l_ip.cpp as hardware code with instrumentation
INFO: [SIM 211-200] Compiling source code skidbuffer.cpp as hardware code with instrumentation
INFO: [SIM 211-200] Compiling source code nmp_axi4l_ip_tb.cpp as test bench code with instrumentation
INFO: [SIM 211-200] Compiling source code bram.cpp as test bench code with instrumentation
INFO: [SIM 211-200] Compiling source code nmp_axi4l_ip.cpp as test bench code with instrumentation
INFO: [SIM 211-200] Compiling source code skidbuffer.cpp as test bench code with instrumentation
nmp_axi4l_ip.cpp:38:5: warning: 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead [-Wignored-hls-pragmas]
    #pragma HLS RESOURCE variable=regfile_a core=RAM_1P_BRAM
    ^
nmp_axi4l_ip.cpp:41:5: warning: 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead [-Wignored-hls-pragmas]
    #pragma HLS RESOURCE variable=regfile_b core=RAM_1P_BRAM
    ^
nmp_axi4l_ip.cpp:44:5: warning: 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead [-Wignored-hls-pragmas]
    #pragma HLS RESOURCE variable=regfile_c core=RAM_1P_BRAM
    ^
3 warnings generated.
nmp_axi4l_ip.cpp:38:5: warning: 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead [-Wignored-hls-pragmas]
    #pragma HLS RESOURCE variable=regfile_a core=RAM_1P_BRAM
    ^
nmp_axi4l_ip.cpp:41:5: warning: 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead [-Wignored-hls-pragmas]
    #pragma HLS RESOURCE variable=regfile_b core=RAM_1P_BRAM
    ^
nmp_axi4l_ip.cpp:44:5: warning: 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead [-Wignored-hls-pragmas]
    #pragma HLS RESOURCE variable=regfile_c core=RAM_1P_BRAM
    ^
3 warnings generated.
INFO: [SIM 211-200] Linking hardware code
INFO: [SIM 211-200] Transforming hardware bitcode
INFO: [SIM 211-200] Linking executable
ld.lld: error: undefined symbol: nmp_axi4l_ip(ap_uint<8>, bool, bool&, ap_uint<32>, bool, bool&, bool&, ap_uint<8>, bool, bool&, ap_uint<32>&, bool&, bool, bool)
>>> referenced by nmp_axi4l_ip_tb.cpp
>>>               C:\Users\renan\Desktop\teste\nmp_axi4l_ip\hls\csim\code_analyzer\.internal\build\nmp_axi4l_ip_tb.cpp.0.o
clang++: error: linker command failed with exit code 1 (use -v to see invocation)
ERROR: [SIM 211-200] Code Analyzer execution failed. Consider running the classic C simulation instead by disabling the hls.csim.code_analyzer option in the config file.
ERROR: Problem running csim: child process exited abnormally
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 16.095 seconds; peak allocated memory: 175.082 MB.
