Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2.1 (win64) Build 3414424 Sun Dec 19 10:57:22 MST 2021
| Date         : Sat Aug 16 23:44:55 2025
| Host         : c011-06 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file snake_toplevel_timing_summary_routed.rpt -pb snake_toplevel_timing_summary_routed.pb -rpx snake_toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : snake_toplevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.558        0.000                      0                   43        0.201        0.000                      0                   43        4.500        0.000                       0                    24  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.558        0.000                      0                   43        0.201        0.000                      0                   43        4.500        0.000                       0                    24  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.558ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.558ns  (required time - arrival time)
  Source:                 sync/x_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync/y_sig_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.162ns  (logic 0.966ns (30.550%)  route 2.196ns (69.450%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.622     5.143    sync/CLK
    SLICE_X4Y20          FDRE                                         r  sync/x_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.419     5.562 r  sync/x_sig_reg[0]/Q
                         net (fo=6, routed)           0.811     6.374    sync/pixel_x[0]
    SLICE_X5Y20          LUT5 (Prop_lut5_I3_O)        0.299     6.673 f  sync/x_sig[9]_i_2/O
                         net (fo=6, routed)           0.435     7.107    sync/x_sig[9]_i_2_n_0
    SLICE_X4Y20          LUT6 (Prop_lut6_I2_O)        0.124     7.231 f  sync/x_sig[4]_i_2/O
                         net (fo=5, routed)           0.311     7.542    sync/x_sig[4]_i_2_n_0
    SLICE_X4Y21          LUT2 (Prop_lut2_I1_O)        0.124     7.666 r  sync/y_sig[9]_i_1/O
                         net (fo=10, routed)          0.639     8.305    sync/y_sig0
    SLICE_X1Y24          FDRE                                         r  sync/y_sig_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.502    14.843    sync/CLK
    SLICE_X1Y24          FDRE                                         r  sync/y_sig_reg[1]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X1Y24          FDRE (Setup_fdre_C_CE)      -0.205    14.863    sync/y_sig_reg[1]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -8.305    
  -------------------------------------------------------------------
                         slack                                  6.558    

Slack (MET) :             6.558ns  (required time - arrival time)
  Source:                 sync/x_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync/y_sig_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.162ns  (logic 0.966ns (30.550%)  route 2.196ns (69.450%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.622     5.143    sync/CLK
    SLICE_X4Y20          FDRE                                         r  sync/x_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.419     5.562 r  sync/x_sig_reg[0]/Q
                         net (fo=6, routed)           0.811     6.374    sync/pixel_x[0]
    SLICE_X5Y20          LUT5 (Prop_lut5_I3_O)        0.299     6.673 f  sync/x_sig[9]_i_2/O
                         net (fo=6, routed)           0.435     7.107    sync/x_sig[9]_i_2_n_0
    SLICE_X4Y20          LUT6 (Prop_lut6_I2_O)        0.124     7.231 f  sync/x_sig[4]_i_2/O
                         net (fo=5, routed)           0.311     7.542    sync/x_sig[4]_i_2_n_0
    SLICE_X4Y21          LUT2 (Prop_lut2_I1_O)        0.124     7.666 r  sync/y_sig[9]_i_1/O
                         net (fo=10, routed)          0.639     8.305    sync/y_sig0
    SLICE_X1Y24          FDRE                                         r  sync/y_sig_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.502    14.843    sync/CLK
    SLICE_X1Y24          FDRE                                         r  sync/y_sig_reg[2]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X1Y24          FDRE (Setup_fdre_C_CE)      -0.205    14.863    sync/y_sig_reg[2]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -8.305    
  -------------------------------------------------------------------
                         slack                                  6.558    

Slack (MET) :             6.558ns  (required time - arrival time)
  Source:                 sync/x_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync/y_sig_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.162ns  (logic 0.966ns (30.550%)  route 2.196ns (69.450%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.622     5.143    sync/CLK
    SLICE_X4Y20          FDRE                                         r  sync/x_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.419     5.562 r  sync/x_sig_reg[0]/Q
                         net (fo=6, routed)           0.811     6.374    sync/pixel_x[0]
    SLICE_X5Y20          LUT5 (Prop_lut5_I3_O)        0.299     6.673 f  sync/x_sig[9]_i_2/O
                         net (fo=6, routed)           0.435     7.107    sync/x_sig[9]_i_2_n_0
    SLICE_X4Y20          LUT6 (Prop_lut6_I2_O)        0.124     7.231 f  sync/x_sig[4]_i_2/O
                         net (fo=5, routed)           0.311     7.542    sync/x_sig[4]_i_2_n_0
    SLICE_X4Y21          LUT2 (Prop_lut2_I1_O)        0.124     7.666 r  sync/y_sig[9]_i_1/O
                         net (fo=10, routed)          0.639     8.305    sync/y_sig0
    SLICE_X1Y24          FDRE                                         r  sync/y_sig_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.502    14.843    sync/CLK
    SLICE_X1Y24          FDRE                                         r  sync/y_sig_reg[3]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X1Y24          FDRE (Setup_fdre_C_CE)      -0.205    14.863    sync/y_sig_reg[3]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -8.305    
  -------------------------------------------------------------------
                         slack                                  6.558    

Slack (MET) :             6.558ns  (required time - arrival time)
  Source:                 sync/x_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync/y_sig_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.162ns  (logic 0.966ns (30.550%)  route 2.196ns (69.450%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.622     5.143    sync/CLK
    SLICE_X4Y20          FDRE                                         r  sync/x_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.419     5.562 r  sync/x_sig_reg[0]/Q
                         net (fo=6, routed)           0.811     6.374    sync/pixel_x[0]
    SLICE_X5Y20          LUT5 (Prop_lut5_I3_O)        0.299     6.673 f  sync/x_sig[9]_i_2/O
                         net (fo=6, routed)           0.435     7.107    sync/x_sig[9]_i_2_n_0
    SLICE_X4Y20          LUT6 (Prop_lut6_I2_O)        0.124     7.231 f  sync/x_sig[4]_i_2/O
                         net (fo=5, routed)           0.311     7.542    sync/x_sig[4]_i_2_n_0
    SLICE_X4Y21          LUT2 (Prop_lut2_I1_O)        0.124     7.666 r  sync/y_sig[9]_i_1/O
                         net (fo=10, routed)          0.639     8.305    sync/y_sig0
    SLICE_X1Y24          FDRE                                         r  sync/y_sig_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.502    14.843    sync/CLK
    SLICE_X1Y24          FDRE                                         r  sync/y_sig_reg[4]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X1Y24          FDRE (Setup_fdre_C_CE)      -0.205    14.863    sync/y_sig_reg[4]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -8.305    
  -------------------------------------------------------------------
                         slack                                  6.558    

Slack (MET) :             6.675ns  (required time - arrival time)
  Source:                 sync/x_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync/y_sig_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.966ns (31.726%)  route 2.079ns (68.274%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.622     5.143    sync/CLK
    SLICE_X4Y20          FDRE                                         r  sync/x_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.419     5.562 r  sync/x_sig_reg[0]/Q
                         net (fo=6, routed)           0.811     6.374    sync/pixel_x[0]
    SLICE_X5Y20          LUT5 (Prop_lut5_I3_O)        0.299     6.673 f  sync/x_sig[9]_i_2/O
                         net (fo=6, routed)           0.435     7.107    sync/x_sig[9]_i_2_n_0
    SLICE_X4Y20          LUT6 (Prop_lut6_I2_O)        0.124     7.231 f  sync/x_sig[4]_i_2/O
                         net (fo=5, routed)           0.311     7.542    sync/x_sig[4]_i_2_n_0
    SLICE_X4Y21          LUT2 (Prop_lut2_I1_O)        0.124     7.666 r  sync/y_sig[9]_i_1/O
                         net (fo=10, routed)          0.522     8.188    sync/y_sig0
    SLICE_X3Y24          FDRE                                         r  sync/y_sig_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.502    14.843    sync/CLK
    SLICE_X3Y24          FDRE                                         r  sync/y_sig_reg[5]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X3Y24          FDRE (Setup_fdre_C_CE)      -0.205    14.863    sync/y_sig_reg[5]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -8.188    
  -------------------------------------------------------------------
                         slack                                  6.675    

Slack (MET) :             6.675ns  (required time - arrival time)
  Source:                 sync/x_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync/y_sig_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.966ns (31.726%)  route 2.079ns (68.274%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.622     5.143    sync/CLK
    SLICE_X4Y20          FDRE                                         r  sync/x_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.419     5.562 r  sync/x_sig_reg[0]/Q
                         net (fo=6, routed)           0.811     6.374    sync/pixel_x[0]
    SLICE_X5Y20          LUT5 (Prop_lut5_I3_O)        0.299     6.673 f  sync/x_sig[9]_i_2/O
                         net (fo=6, routed)           0.435     7.107    sync/x_sig[9]_i_2_n_0
    SLICE_X4Y20          LUT6 (Prop_lut6_I2_O)        0.124     7.231 f  sync/x_sig[4]_i_2/O
                         net (fo=5, routed)           0.311     7.542    sync/x_sig[4]_i_2_n_0
    SLICE_X4Y21          LUT2 (Prop_lut2_I1_O)        0.124     7.666 r  sync/y_sig[9]_i_1/O
                         net (fo=10, routed)          0.522     8.188    sync/y_sig0
    SLICE_X3Y24          FDRE                                         r  sync/y_sig_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.502    14.843    sync/CLK
    SLICE_X3Y24          FDRE                                         r  sync/y_sig_reg[8]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X3Y24          FDRE (Setup_fdre_C_CE)      -0.205    14.863    sync/y_sig_reg[8]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -8.188    
  -------------------------------------------------------------------
                         slack                                  6.675    

Slack (MET) :             6.675ns  (required time - arrival time)
  Source:                 sync/x_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync/y_sig_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.966ns (31.726%)  route 2.079ns (68.274%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.622     5.143    sync/CLK
    SLICE_X4Y20          FDRE                                         r  sync/x_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.419     5.562 r  sync/x_sig_reg[0]/Q
                         net (fo=6, routed)           0.811     6.374    sync/pixel_x[0]
    SLICE_X5Y20          LUT5 (Prop_lut5_I3_O)        0.299     6.673 f  sync/x_sig[9]_i_2/O
                         net (fo=6, routed)           0.435     7.107    sync/x_sig[9]_i_2_n_0
    SLICE_X4Y20          LUT6 (Prop_lut6_I2_O)        0.124     7.231 f  sync/x_sig[4]_i_2/O
                         net (fo=5, routed)           0.311     7.542    sync/x_sig[4]_i_2_n_0
    SLICE_X4Y21          LUT2 (Prop_lut2_I1_O)        0.124     7.666 r  sync/y_sig[9]_i_1/O
                         net (fo=10, routed)          0.522     8.188    sync/y_sig0
    SLICE_X3Y24          FDRE                                         r  sync/y_sig_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.502    14.843    sync/CLK
    SLICE_X3Y24          FDRE                                         r  sync/y_sig_reg[9]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X3Y24          FDRE (Setup_fdre_C_CE)      -0.205    14.863    sync/y_sig_reg[9]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -8.188    
  -------------------------------------------------------------------
                         slack                                  6.675    

Slack (MET) :             6.711ns  (required time - arrival time)
  Source:                 sync/x_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync/y_sig_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.966ns (31.726%)  route 2.079ns (68.274%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.622     5.143    sync/CLK
    SLICE_X4Y20          FDRE                                         r  sync/x_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.419     5.562 r  sync/x_sig_reg[0]/Q
                         net (fo=6, routed)           0.811     6.374    sync/pixel_x[0]
    SLICE_X5Y20          LUT5 (Prop_lut5_I3_O)        0.299     6.673 f  sync/x_sig[9]_i_2/O
                         net (fo=6, routed)           0.435     7.107    sync/x_sig[9]_i_2_n_0
    SLICE_X4Y20          LUT6 (Prop_lut6_I2_O)        0.124     7.231 f  sync/x_sig[4]_i_2/O
                         net (fo=5, routed)           0.311     7.542    sync/x_sig[4]_i_2_n_0
    SLICE_X4Y21          LUT2 (Prop_lut2_I1_O)        0.124     7.666 r  sync/y_sig[9]_i_1/O
                         net (fo=10, routed)          0.522     8.188    sync/y_sig0
    SLICE_X2Y24          FDRE                                         r  sync/y_sig_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.502    14.843    sync/CLK
    SLICE_X2Y24          FDRE                                         r  sync/y_sig_reg[0]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X2Y24          FDRE (Setup_fdre_C_CE)      -0.169    14.899    sync/y_sig_reg[0]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                          -8.188    
  -------------------------------------------------------------------
                         slack                                  6.711    

Slack (MET) :             6.711ns  (required time - arrival time)
  Source:                 sync/x_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync/y_sig_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.966ns (31.726%)  route 2.079ns (68.274%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.622     5.143    sync/CLK
    SLICE_X4Y20          FDRE                                         r  sync/x_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.419     5.562 r  sync/x_sig_reg[0]/Q
                         net (fo=6, routed)           0.811     6.374    sync/pixel_x[0]
    SLICE_X5Y20          LUT5 (Prop_lut5_I3_O)        0.299     6.673 f  sync/x_sig[9]_i_2/O
                         net (fo=6, routed)           0.435     7.107    sync/x_sig[9]_i_2_n_0
    SLICE_X4Y20          LUT6 (Prop_lut6_I2_O)        0.124     7.231 f  sync/x_sig[4]_i_2/O
                         net (fo=5, routed)           0.311     7.542    sync/x_sig[4]_i_2_n_0
    SLICE_X4Y21          LUT2 (Prop_lut2_I1_O)        0.124     7.666 r  sync/y_sig[9]_i_1/O
                         net (fo=10, routed)          0.522     8.188    sync/y_sig0
    SLICE_X2Y24          FDRE                                         r  sync/y_sig_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.502    14.843    sync/CLK
    SLICE_X2Y24          FDRE                                         r  sync/y_sig_reg[6]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X2Y24          FDRE (Setup_fdre_C_CE)      -0.169    14.899    sync/y_sig_reg[6]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                          -8.188    
  -------------------------------------------------------------------
                         slack                                  6.711    

Slack (MET) :             6.711ns  (required time - arrival time)
  Source:                 sync/x_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync/y_sig_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.966ns (31.726%)  route 2.079ns (68.274%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.622     5.143    sync/CLK
    SLICE_X4Y20          FDRE                                         r  sync/x_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.419     5.562 r  sync/x_sig_reg[0]/Q
                         net (fo=6, routed)           0.811     6.374    sync/pixel_x[0]
    SLICE_X5Y20          LUT5 (Prop_lut5_I3_O)        0.299     6.673 f  sync/x_sig[9]_i_2/O
                         net (fo=6, routed)           0.435     7.107    sync/x_sig[9]_i_2_n_0
    SLICE_X4Y20          LUT6 (Prop_lut6_I2_O)        0.124     7.231 f  sync/x_sig[4]_i_2/O
                         net (fo=5, routed)           0.311     7.542    sync/x_sig[4]_i_2_n_0
    SLICE_X4Y21          LUT2 (Prop_lut2_I1_O)        0.124     7.666 r  sync/y_sig[9]_i_1/O
                         net (fo=10, routed)          0.522     8.188    sync/y_sig0
    SLICE_X2Y24          FDRE                                         r  sync/y_sig_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.502    14.843    sync/CLK
    SLICE_X2Y24          FDRE                                         r  sync/y_sig_reg[7]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X2Y24          FDRE (Setup_fdre_C_CE)      -0.169    14.899    sync/y_sig_reg[7]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                          -8.188    
  -------------------------------------------------------------------
                         slack                                  6.711    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 sync/y_sig_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync/y_sig_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.564%)  route 0.149ns (44.436%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.582     1.465    sync/CLK
    SLICE_X3Y24          FDRE                                         r  sync/y_sig_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  sync/y_sig_reg[5]/Q
                         net (fo=11, routed)          0.149     1.755    sync/pixel_y[5]
    SLICE_X2Y24          LUT6 (Prop_lut6_I3_O)        0.045     1.800 r  sync/y_sig[0]_i_1/O
                         net (fo=1, routed)           0.000     1.800    sync/y_sig[0]
    SLICE_X2Y24          FDRE                                         r  sync/y_sig_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.850     1.977    sync/CLK
    SLICE_X2Y24          FDRE                                         r  sync/y_sig_reg[0]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.121     1.599    sync/y_sig_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 sync/y_sig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync/y_sig_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.209ns (63.809%)  route 0.119ns (36.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.582     1.465    sync/CLK
    SLICE_X2Y24          FDRE                                         r  sync/y_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.164     1.629 r  sync/y_sig_reg[6]/Q
                         net (fo=11, routed)          0.119     1.748    sync/pixel_y[6]
    SLICE_X3Y24          LUT6 (Prop_lut6_I3_O)        0.045     1.793 r  sync/y_sig[8]_i_1/O
                         net (fo=1, routed)           0.000     1.793    sync/y_sig[8]
    SLICE_X3Y24          FDRE                                         r  sync/y_sig_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.850     1.977    sync/CLK
    SLICE_X3Y24          FDRE                                         r  sync/y_sig_reg[8]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.092     1.570    sync/y_sig_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 sync/y_sig_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync/y_sig_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.891%)  route 0.098ns (30.109%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.582     1.465    sync/CLK
    SLICE_X1Y24          FDRE                                         r  sync/y_sig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.128     1.593 r  sync/y_sig_reg[3]/Q
                         net (fo=5, routed)           0.098     1.691    sync/pixel_y[3]
    SLICE_X1Y24          LUT6 (Prop_lut6_I3_O)        0.099     1.790 r  sync/y_sig[4]_i_1/O
                         net (fo=1, routed)           0.000     1.790    sync/y_sig[4]
    SLICE_X1Y24          FDRE                                         r  sync/y_sig_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.850     1.977    sync/CLK
    SLICE_X1Y24          FDRE                                         r  sync/y_sig_reg[4]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X1Y24          FDRE (Hold_fdre_C_D)         0.092     1.557    sync/y_sig_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 sync/x_sig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync/x_sig_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.831%)  route 0.166ns (47.169%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.583     1.466    sync/CLK
    SLICE_X4Y21          FDRE                                         r  sync/x_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  sync/x_sig_reg[6]/Q
                         net (fo=20, routed)          0.166     1.773    sync/pixel_x[6]
    SLICE_X4Y20          LUT6 (Prop_lut6_I1_O)        0.045     1.818 r  sync/x_sig[9]_i_1/O
                         net (fo=1, routed)           0.000     1.818    sync/x_sig[9]
    SLICE_X4Y20          FDRE                                         r  sync/x_sig_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.853     1.980    sync/CLK
    SLICE_X4Y20          FDRE                                         r  sync/x_sig_reg[9]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X4Y20          FDRE (Hold_fdre_C_D)         0.092     1.573    sync/x_sig_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 sync/x_sig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync/x_sig_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.808%)  route 0.166ns (47.192%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.583     1.466    sync/CLK
    SLICE_X4Y21          FDRE                                         r  sync/x_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  sync/x_sig_reg[6]/Q
                         net (fo=20, routed)          0.166     1.773    sync/pixel_x[6]
    SLICE_X4Y20          LUT6 (Prop_lut6_I1_O)        0.045     1.818 r  sync/x_sig[5]_i_1/O
                         net (fo=1, routed)           0.000     1.818    sync/x_sig[5]
    SLICE_X4Y20          FDRE                                         r  sync/x_sig_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.853     1.980    sync/CLK
    SLICE_X4Y20          FDRE                                         r  sync/x_sig_reg[5]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X4Y20          FDRE (Hold_fdre_C_D)         0.091     1.572    sync/x_sig_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 sync/x_sig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync/x_sig_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.195%)  route 0.157ns (45.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.584     1.467    sync/CLK
    SLICE_X5Y20          FDRE                                         r  sync/x_sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  sync/x_sig_reg[2]/Q
                         net (fo=4, routed)           0.157     1.765    sync/pixel_x[2]
    SLICE_X5Y20          LUT6 (Prop_lut6_I3_O)        0.045     1.810 r  sync/x_sig[4]_i_1/O
                         net (fo=1, routed)           0.000     1.810    sync/x_sig[4]
    SLICE_X5Y20          FDRE                                         r  sync/x_sig_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.853     1.980    sync/CLK
    SLICE_X5Y20          FDRE                                         r  sync/x_sig_reg[4]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X5Y20          FDRE (Hold_fdre_C_D)         0.092     1.559    sync/x_sig_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 sync/x_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync/x_sig_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.318%)  route 0.176ns (48.682%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.584     1.467    sync/CLK
    SLICE_X5Y20          FDRE                                         r  sync/x_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  sync/x_sig_reg[1]/Q
                         net (fo=5, routed)           0.176     1.785    sync/pixel_x[1]
    SLICE_X5Y20          LUT3 (Prop_lut3_I2_O)        0.045     1.830 r  sync/x_sig[1]_i_1/O
                         net (fo=1, routed)           0.000     1.830    sync/x_sig[1]
    SLICE_X5Y20          FDRE                                         r  sync/x_sig_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.853     1.980    sync/CLK
    SLICE_X5Y20          FDRE                                         r  sync/x_sig_reg[1]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X5Y20          FDRE (Hold_fdre_C_D)         0.092     1.559    sync/x_sig_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 sync/x_sig_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync/x_sig_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.101%)  route 0.178ns (48.899%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.584     1.467    sync/CLK
    SLICE_X4Y20          FDRE                                         r  sync/x_sig_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  sync/x_sig_reg[8]/Q
                         net (fo=14, routed)          0.178     1.786    sync/pixel_x[8]
    SLICE_X4Y20          LUT6 (Prop_lut6_I3_O)        0.045     1.831 r  sync/x_sig[8]_i_1/O
                         net (fo=1, routed)           0.000     1.831    sync/x_sig[8]
    SLICE_X4Y20          FDRE                                         r  sync/x_sig_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.853     1.980    sync/CLK
    SLICE_X4Y20          FDRE                                         r  sync/x_sig_reg[8]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X4Y20          FDRE (Hold_fdre_C_D)         0.092     1.559    sync/x_sig_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 sync/y_sig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync/y_sig_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.207ns (51.043%)  route 0.199ns (48.957%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.582     1.465    sync/CLK
    SLICE_X2Y24          FDRE                                         r  sync/y_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.164     1.629 r  sync/y_sig_reg[6]/Q
                         net (fo=11, routed)          0.199     1.828    sync/pixel_y[6]
    SLICE_X2Y24          LUT5 (Prop_lut5_I1_O)        0.043     1.871 r  sync/y_sig[7]_i_1/O
                         net (fo=1, routed)           0.000     1.871    sync/y_sig[7]
    SLICE_X2Y24          FDRE                                         r  sync/y_sig_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.850     1.977    sync/CLK
    SLICE_X2Y24          FDRE                                         r  sync/y_sig_reg[7]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.131     1.596    sync/y_sig_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 sync/y_sig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync/y_sig_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.183ns (47.453%)  route 0.203ns (52.547%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.582     1.465    sync/CLK
    SLICE_X1Y24          FDRE                                         r  sync/y_sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  sync/y_sig_reg[2]/Q
                         net (fo=6, routed)           0.203     1.809    sync/pixel_y[2]
    SLICE_X1Y24          LUT5 (Prop_lut5_I2_O)        0.042     1.851 r  sync/y_sig[3]_i_1/O
                         net (fo=1, routed)           0.000     1.851    sync/y_sig[3]
    SLICE_X1Y24          FDRE                                         r  sync/y_sig_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.850     1.977    sync/CLK
    SLICE_X1Y24          FDRE                                         r  sync/y_sig_reg[3]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X1Y24          FDRE (Hold_fdre_C_D)         0.107     1.572    sync/y_sig_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_ext }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_ext_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y21    counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y21    counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y21    pixel_clk_sig_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y20    sync/x_sig_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y20    sync/x_sig_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y20    sync/x_sig_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y20    sync/x_sig_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y20    sync/x_sig_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y20    sync/x_sig_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y21    counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y21    counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y21    counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y21    counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y21    pixel_clk_sig_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y21    pixel_clk_sig_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y20    sync/x_sig_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y20    sync/x_sig_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y20    sync/x_sig_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y20    sync/x_sig_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y21    counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y21    counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y21    counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y21    counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y21    pixel_clk_sig_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y21    pixel_clk_sig_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y20    sync/x_sig_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y20    sync/x_sig_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y20    sync/x_sig_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y20    sync/x_sig_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync/x_sig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.930ns  (logic 5.375ns (45.059%)  route 6.554ns (54.940%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.621     5.142    sync/CLK
    SLICE_X4Y21          FDRE                                         r  sync/x_sig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.419     5.561 r  sync/x_sig_reg[7]/Q
                         net (fo=21, routed)          0.945     6.506    sync/pixel_x[7]
    SLICE_X2Y21          LUT5 (Prop_lut5_I1_O)        0.299     6.805 r  sync/vga_red_OBUF[3]_inst_i_20/O
                         net (fo=1, routed)           0.000     6.805    sync/vga_red_OBUF[3]_inst_i_20_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.383 r  sync/vga_red_OBUF[3]_inst_i_11/O[2]
                         net (fo=6, routed)           0.879     8.262    sync/pixelgen/sel0[0]
    SLICE_X4Y22          LUT6 (Prop_lut6_I0_O)        0.301     8.563 r  sync/vga_red_OBUF[3]_inst_i_13/O
                         net (fo=2, routed)           0.813     9.376    sync/vga_red_OBUF[3]_inst_i_13_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I5_O)        0.124     9.500 r  sync/vga_red_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.812    10.312    sync/vga_red_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y22          LUT5 (Prop_lut5_I4_O)        0.124    10.436 r  sync/vga_green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.106    13.542    vga_green_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    17.072 r  vga_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.072    vga_green[3]
    D17                                                               r  vga_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/x_sig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.426ns  (logic 5.350ns (46.826%)  route 6.076ns (53.174%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.621     5.142    sync/CLK
    SLICE_X4Y21          FDRE                                         r  sync/x_sig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.419     5.561 r  sync/x_sig_reg[7]/Q
                         net (fo=21, routed)          0.945     6.506    sync/pixel_x[7]
    SLICE_X2Y21          LUT5 (Prop_lut5_I1_O)        0.299     6.805 r  sync/vga_red_OBUF[3]_inst_i_20/O
                         net (fo=1, routed)           0.000     6.805    sync/vga_red_OBUF[3]_inst_i_20_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.383 r  sync/vga_red_OBUF[3]_inst_i_11/O[2]
                         net (fo=6, routed)           0.879     8.262    sync/pixelgen/sel0[0]
    SLICE_X4Y22          LUT6 (Prop_lut6_I0_O)        0.301     8.563 r  sync/vga_red_OBUF[3]_inst_i_13/O
                         net (fo=2, routed)           0.813     9.376    sync/vga_red_OBUF[3]_inst_i_13_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I5_O)        0.124     9.500 r  sync/vga_red_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.812    10.312    sync/vga_red_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y22          LUT5 (Prop_lut5_I4_O)        0.124    10.436 r  sync/vga_green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.627    13.063    vga_green_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    16.569 r  vga_green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.569    vga_green[1]
    H17                                                               r  vga_green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/x_sig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.356ns  (logic 5.364ns (47.236%)  route 5.992ns (52.764%))
  Logic Levels:           6  (CARRY4=1 LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.621     5.142    sync/CLK
    SLICE_X4Y21          FDRE                                         r  sync/x_sig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.419     5.561 r  sync/x_sig_reg[7]/Q
                         net (fo=21, routed)          0.945     6.506    sync/pixel_x[7]
    SLICE_X2Y21          LUT5 (Prop_lut5_I1_O)        0.299     6.805 r  sync/vga_red_OBUF[3]_inst_i_20/O
                         net (fo=1, routed)           0.000     6.805    sync/vga_red_OBUF[3]_inst_i_20_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.383 f  sync/vga_red_OBUF[3]_inst_i_11/O[2]
                         net (fo=6, routed)           0.880     8.263    sync/pixelgen/sel0[0]
    SLICE_X4Y22          LUT6 (Prop_lut6_I0_O)        0.301     8.564 f  sync/vga_red_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.582     9.146    sync/vga_red_OBUF[3]_inst_i_14_n_0
    SLICE_X3Y22          LUT5 (Prop_lut5_I2_O)        0.124     9.270 r  sync/vga_red_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.988    10.259    sync/vga_red_OBUF[3]_inst_i_6_n_0
    SLICE_X0Y22          LUT5 (Prop_lut5_I4_O)        0.124    10.383 r  sync/vga_red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.597    12.979    vga_red_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    16.499 r  vga_red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.499    vga_red[1]
    H19                                                               r  vga_red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/x_sig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.299ns  (logic 5.374ns (47.563%)  route 5.925ns (52.437%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.621     5.142    sync/CLK
    SLICE_X4Y21          FDRE                                         r  sync/x_sig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.419     5.561 r  sync/x_sig_reg[7]/Q
                         net (fo=21, routed)          0.945     6.506    sync/pixel_x[7]
    SLICE_X2Y21          LUT5 (Prop_lut5_I1_O)        0.299     6.805 r  sync/vga_red_OBUF[3]_inst_i_20/O
                         net (fo=1, routed)           0.000     6.805    sync/vga_red_OBUF[3]_inst_i_20_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.383 r  sync/vga_red_OBUF[3]_inst_i_11/O[2]
                         net (fo=6, routed)           0.879     8.262    sync/pixelgen/sel0[0]
    SLICE_X4Y22          LUT6 (Prop_lut6_I0_O)        0.301     8.563 r  sync/vga_red_OBUF[3]_inst_i_13/O
                         net (fo=2, routed)           0.813     9.376    sync/vga_red_OBUF[3]_inst_i_13_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I5_O)        0.124     9.500 r  sync/vga_red_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.812    10.312    sync/vga_red_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y22          LUT5 (Prop_lut5_I4_O)        0.124    10.436 r  sync/vga_green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.476    12.912    vga_green_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    16.441 r  vga_green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.441    vga_green[2]
    G17                                                               r  vga_green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/x_sig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.220ns  (logic 5.369ns (47.851%)  route 5.851ns (52.149%))
  Logic Levels:           6  (CARRY4=1 LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.621     5.142    sync/CLK
    SLICE_X4Y21          FDRE                                         r  sync/x_sig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.419     5.561 r  sync/x_sig_reg[7]/Q
                         net (fo=21, routed)          0.945     6.506    sync/pixel_x[7]
    SLICE_X2Y21          LUT5 (Prop_lut5_I1_O)        0.299     6.805 r  sync/vga_red_OBUF[3]_inst_i_20/O
                         net (fo=1, routed)           0.000     6.805    sync/vga_red_OBUF[3]_inst_i_20_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.383 f  sync/vga_red_OBUF[3]_inst_i_11/O[2]
                         net (fo=6, routed)           0.880     8.263    sync/pixelgen/sel0[0]
    SLICE_X4Y22          LUT6 (Prop_lut6_I0_O)        0.301     8.564 f  sync/vga_red_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.582     9.146    sync/vga_red_OBUF[3]_inst_i_14_n_0
    SLICE_X3Y22          LUT5 (Prop_lut5_I2_O)        0.124     9.270 r  sync/vga_red_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.988    10.259    sync/vga_red_OBUF[3]_inst_i_6_n_0
    SLICE_X0Y22          LUT5 (Prop_lut5_I4_O)        0.124    10.383 r  sync/vga_red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.456    12.838    vga_red_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    16.362 r  vga_red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.362    vga_red[0]
    G19                                                               r  vga_red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/x_sig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.998ns  (logic 5.366ns (48.791%)  route 5.632ns (51.209%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.621     5.142    sync/CLK
    SLICE_X4Y21          FDRE                                         r  sync/x_sig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.419     5.561 r  sync/x_sig_reg[7]/Q
                         net (fo=21, routed)          0.945     6.506    sync/pixel_x[7]
    SLICE_X2Y21          LUT5 (Prop_lut5_I1_O)        0.299     6.805 r  sync/vga_red_OBUF[3]_inst_i_20/O
                         net (fo=1, routed)           0.000     6.805    sync/vga_red_OBUF[3]_inst_i_20_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.383 r  sync/vga_red_OBUF[3]_inst_i_11/O[2]
                         net (fo=6, routed)           0.879     8.262    sync/pixelgen/sel0[0]
    SLICE_X4Y22          LUT6 (Prop_lut6_I0_O)        0.301     8.563 r  sync/vga_red_OBUF[3]_inst_i_13/O
                         net (fo=2, routed)           0.813     9.376    sync/vga_red_OBUF[3]_inst_i_13_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I5_O)        0.124     9.500 r  sync/vga_red_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.812    10.312    sync/vga_red_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y22          LUT5 (Prop_lut5_I4_O)        0.124    10.436 r  sync/vga_green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.183    12.619    vga_green_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    16.140 r  vga_green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.140    vga_green[0]
    J17                                                               r  vga_green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/x_sig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.928ns  (logic 5.369ns (49.129%)  route 5.559ns (50.871%))
  Logic Levels:           6  (CARRY4=1 LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.621     5.142    sync/CLK
    SLICE_X4Y21          FDRE                                         r  sync/x_sig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.419     5.561 r  sync/x_sig_reg[7]/Q
                         net (fo=21, routed)          0.945     6.506    sync/pixel_x[7]
    SLICE_X2Y21          LUT5 (Prop_lut5_I1_O)        0.299     6.805 r  sync/vga_red_OBUF[3]_inst_i_20/O
                         net (fo=1, routed)           0.000     6.805    sync/vga_red_OBUF[3]_inst_i_20_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.383 f  sync/vga_red_OBUF[3]_inst_i_11/O[2]
                         net (fo=6, routed)           0.880     8.263    sync/pixelgen/sel0[0]
    SLICE_X4Y22          LUT6 (Prop_lut6_I0_O)        0.301     8.564 f  sync/vga_red_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.582     9.146    sync/vga_red_OBUF[3]_inst_i_14_n_0
    SLICE_X3Y22          LUT5 (Prop_lut5_I2_O)        0.124     9.270 r  sync/vga_red_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.988    10.259    sync/vga_red_OBUF[3]_inst_i_6_n_0
    SLICE_X0Y22          LUT5 (Prop_lut5_I4_O)        0.124    10.383 r  sync/vga_red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.164    12.546    vga_red_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    16.070 r  vga_red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.070    vga_red[2]
    J19                                                               r  vga_red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/x_sig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.700ns  (logic 5.347ns (49.978%)  route 5.352ns (50.022%))
  Logic Levels:           6  (CARRY4=1 LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.621     5.142    sync/CLK
    SLICE_X4Y21          FDRE                                         r  sync/x_sig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.419     5.561 r  sync/x_sig_reg[7]/Q
                         net (fo=21, routed)          0.945     6.506    sync/pixel_x[7]
    SLICE_X2Y21          LUT5 (Prop_lut5_I1_O)        0.299     6.805 r  sync/vga_red_OBUF[3]_inst_i_20/O
                         net (fo=1, routed)           0.000     6.805    sync/vga_red_OBUF[3]_inst_i_20_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.383 f  sync/vga_red_OBUF[3]_inst_i_11/O[2]
                         net (fo=6, routed)           0.880     8.263    sync/pixelgen/sel0[0]
    SLICE_X4Y22          LUT6 (Prop_lut6_I0_O)        0.301     8.564 f  sync/vga_red_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.582     9.146    sync/vga_red_OBUF[3]_inst_i_14_n_0
    SLICE_X3Y22          LUT5 (Prop_lut5_I2_O)        0.124     9.270 r  sync/vga_red_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.988    10.259    sync/vga_red_OBUF[3]_inst_i_6_n_0
    SLICE_X0Y22          LUT5 (Prop_lut5_I4_O)        0.124    10.383 r  sync/vga_red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.957    12.339    vga_red_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    15.842 r  vga_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.842    vga_red[3]
    N19                                                               r  vga_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/y_sig_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.615ns  (logic 5.041ns (52.424%)  route 4.575ns (47.576%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.618     5.139    sync/CLK
    SLICE_X3Y24          FDRE                                         r  sync/y_sig_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.419     5.558 f  sync/y_sig_reg[9]/Q
                         net (fo=7, routed)           1.305     6.864    sync/pixel_y[9]
    SLICE_X3Y21          LUT5 (Prop_lut5_I0_O)        0.327     7.191 f  sync/vga_red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.436     7.627    sync/vga_red_OBUF[3]_inst_i_8_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I0_O)        0.326     7.953 f  sync/vga_red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.410     8.363    sync/vga_red_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y22          LUT2 (Prop_lut2_I1_O)        0.118     8.481 r  sync/vga_blue_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.162     8.643    sync/vga_blue_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I5_O)        0.326     8.969 r  sync/vga_blue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.261    11.230    vga_blue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    14.755 r  vga_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.755    vga_blue[3]
    J18                                                               r  vga_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/y_sig_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.453ns  (logic 5.019ns (53.098%)  route 4.434ns (46.902%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.618     5.139    sync/CLK
    SLICE_X3Y24          FDRE                                         r  sync/y_sig_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.419     5.558 f  sync/y_sig_reg[9]/Q
                         net (fo=7, routed)           1.305     6.864    sync/pixel_y[9]
    SLICE_X3Y21          LUT5 (Prop_lut5_I0_O)        0.327     7.191 f  sync/vga_red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.436     7.627    sync/vga_red_OBUF[3]_inst_i_8_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I0_O)        0.326     7.953 f  sync/vga_red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.410     8.363    sync/vga_red_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y22          LUT2 (Prop_lut2_I1_O)        0.118     8.481 r  sync/vga_blue_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.162     8.643    sync/vga_blue_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I5_O)        0.326     8.969 r  sync/vga_blue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.120    11.089    vga_blue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    14.592 r  vga_blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.592    vga_blue[1]
    L18                                                               r  vga_blue[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync/y_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.931ns  (logic 1.390ns (72.010%)  route 0.540ns (27.990%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.582     1.465    sync/CLK
    SLICE_X1Y24          FDRE                                         r  sync/y_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 f  sync/y_sig_reg[1]/Q
                         net (fo=8, routed)           0.104     1.710    sync/pixel_y[1]
    SLICE_X0Y24          LUT6 (Prop_lut6_I1_O)        0.045     1.755 r  sync/vga_vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.437     2.192    vga_vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     3.396 r  vga_vsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.396    vga_vsync
    R19                                                               r  vga_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/x_sig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.015ns  (logic 1.384ns (68.687%)  route 0.631ns (31.313%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.583     1.466    sync/CLK
    SLICE_X4Y21          FDRE                                         r  sync/x_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  sync/x_sig_reg[6]/Q
                         net (fo=20, routed)          0.174     1.781    sync/pixel_x[6]
    SLICE_X4Y21          LUT6 (Prop_lut6_I0_O)        0.045     1.826 r  sync/vga_hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.457     2.283    vga_hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     3.481 r  vga_hsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.481    vga_hsync
    P19                                                               r  vga_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/x_sig_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.298ns  (logic 1.406ns (61.187%)  route 0.892ns (38.813%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.584     1.467    sync/CLK
    SLICE_X4Y20          FDRE                                         r  sync/x_sig_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141     1.608 f  sync/x_sig_reg[8]/Q
                         net (fo=14, routed)          0.390     1.999    sync/pixel_x[8]
    SLICE_X0Y22          LUT6 (Prop_lut6_I1_O)        0.045     2.044 r  sync/vga_blue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.501     2.545    vga_blue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         1.220     3.765 r  vga_blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.765    vga_blue[2]
    K18                                                               r  vga_blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/x_sig_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.321ns  (logic 1.383ns (59.562%)  route 0.939ns (40.438%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.584     1.467    sync/CLK
    SLICE_X4Y20          FDRE                                         r  sync/x_sig_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141     1.608 f  sync/x_sig_reg[8]/Q
                         net (fo=14, routed)          0.390     1.999    sync/pixel_x[8]
    SLICE_X0Y22          LUT6 (Prop_lut6_I1_O)        0.045     2.044 r  sync/vga_blue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.548     2.592    vga_blue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     3.788 r  vga_blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.788    vga_blue[0]
    N18                                                               r  vga_blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/x_sig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.332ns  (logic 1.476ns (63.274%)  route 0.857ns (36.726%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.583     1.466    sync/CLK
    SLICE_X4Y21          FDRE                                         r  sync/x_sig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.128     1.594 r  sync/x_sig_reg[7]/Q
                         net (fo=21, routed)          0.226     1.820    sync/pixel_x[7]
    SLICE_X3Y21          LUT6 (Prop_lut6_I5_O)        0.099     1.919 f  sync/vga_red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.142     2.061    sync/vga_red_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y22          LUT5 (Prop_lut5_I2_O)        0.045     2.106 r  sync/vga_red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.489     2.595    vga_red_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         1.204     3.798 r  vga_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.798    vga_red[3]
    N19                                                               r  vga_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/x_sig_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.347ns  (logic 1.391ns (59.242%)  route 0.957ns (40.758%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.584     1.467    sync/CLK
    SLICE_X4Y20          FDRE                                         r  sync/x_sig_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141     1.608 f  sync/x_sig_reg[8]/Q
                         net (fo=14, routed)          0.390     1.999    sync/pixel_x[8]
    SLICE_X0Y22          LUT6 (Prop_lut6_I1_O)        0.045     2.044 r  sync/vga_blue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.566     2.610    vga_blue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.205     3.814 r  vga_blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.814    vga_blue[1]
    L18                                                               r  vga_blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/x_sig_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.423ns  (logic 1.412ns (58.252%)  route 1.012ns (41.748%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.584     1.467    sync/CLK
    SLICE_X4Y20          FDRE                                         r  sync/x_sig_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141     1.608 f  sync/x_sig_reg[8]/Q
                         net (fo=14, routed)          0.390     1.999    sync/pixel_x[8]
    SLICE_X0Y22          LUT6 (Prop_lut6_I1_O)        0.045     2.044 r  sync/vga_blue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.621     2.665    vga_blue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.890 r  vga_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.890    vga_blue[3]
    J18                                                               r  vga_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/x_sig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.447ns  (logic 1.497ns (61.162%)  route 0.951ns (38.838%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.583     1.466    sync/CLK
    SLICE_X4Y21          FDRE                                         r  sync/x_sig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.128     1.594 r  sync/x_sig_reg[7]/Q
                         net (fo=21, routed)          0.226     1.820    sync/pixel_x[7]
    SLICE_X3Y21          LUT6 (Prop_lut6_I5_O)        0.099     1.919 f  sync/vga_red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.142     2.061    sync/vga_red_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y22          LUT5 (Prop_lut5_I2_O)        0.045     2.106 r  sync/vga_red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.583     2.689    vga_red_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         1.225     3.914 r  vga_red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.914    vga_red[2]
    J19                                                               r  vga_red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/y_sig_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.507ns  (logic 1.494ns (59.598%)  route 1.013ns (40.402%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.582     1.465    sync/CLK
    SLICE_X3Y24          FDRE                                         r  sync/y_sig_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.128     1.593 f  sync/y_sig_reg[9]/Q
                         net (fo=7, routed)           0.311     1.904    sync/pixel_y[9]
    SLICE_X0Y22          LUT5 (Prop_lut5_I0_O)        0.099     2.003 r  sync/vga_red_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.110     2.112    sync/video_on
    SLICE_X0Y22          LUT5 (Prop_lut5_I0_O)        0.045     2.157 r  sync/vga_green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.592     2.750    vga_green_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     3.972 r  vga_green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.972    vga_green[0]
    J17                                                               r  vga_green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/x_sig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.568ns  (logic 1.497ns (58.280%)  route 1.071ns (41.720%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.583     1.466    sync/CLK
    SLICE_X4Y21          FDRE                                         r  sync/x_sig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.128     1.594 r  sync/x_sig_reg[7]/Q
                         net (fo=21, routed)          0.226     1.820    sync/pixel_x[7]
    SLICE_X3Y21          LUT6 (Prop_lut6_I5_O)        0.099     1.919 f  sync/vga_red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.142     2.061    sync/vga_red_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y22          LUT5 (Prop_lut5_I2_O)        0.045     2.106 r  sync/vga_red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.704     2.810    vga_red_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     4.034 r  vga_red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.034    vga_red[0]
    G19                                                               r  vga_red[0] (OUT)
  -------------------------------------------------------------------    -------------------





