library ieee;
use ieee.std_logic_1164.all;

entity j_cnt is
generic(N	:integer := 10);
port(clk, rst		:in std_logic;
		q				:out std_logic_vector(N-1 downto 0));
		
end entity j_cnt;

architecture behav of j_cnt is

begin

end architecture behav;