static void gfx_v6_0_read_wave_data ( struct amdgpu_device * adev , uint32_t simd , uint32_t wave , uint32_t * dst , int * no_fields ) { dst [ ( * no_fields ) ++ ] = 0 ; dst [ ( * no_fields ) ++ ] = wave_read_ind ( adev , simd , wave , ixSQ_WAVE_STATUS ) ; dst [ ( * no_fields ) ++ ] = wave_read_ind ( adev , simd , wave , ixSQ_WAVE_PC_LO ) ; dst [ ( * no_fields ) ++ ] = wave_read_ind ( adev , simd , wave , ixSQ_WAVE_PC_HI ) ; dst [ ( * no_fields ) ++ ] = wave_read_ind ( adev , simd , wave , ixSQ_WAVE_EXEC_LO ) ; dst [ ( * no_fields ) ++ ] = wave_read_ind ( adev , simd , wave , ixSQ_WAVE_EXEC_HI ) ; dst [ ( * no_fields ) ++ ] = wave_read_ind ( adev , simd , wave , ixSQ_WAVE_HW_ID ) ; dst [ ( * no_fields ) ++ ] = wave_read_ind ( adev , simd , wave , ixSQ_WAVE_INST_DW0 ) ; dst [ ( * no_fields ) ++ ] = wave_read_ind ( adev , simd , wave , ixSQ_WAVE_INST_DW1 ) ; dst [ ( * no_fields ) ++ ] = wave_read_ind ( adev , simd , wave , ixSQ_WAVE_GPR_ALLOC ) ; dst [ ( * no_fields ) ++ ] = wave_read_ind ( adev , simd , wave , ixSQ_WAVE_LDS_ALLOC ) ; dst [ ( * no_fields ) ++ ] = wave_read_ind ( adev , simd , wave , ixSQ_WAVE_TRAPSTS ) ; dst [ ( * no_fields ) ++ ] = wave_read_ind ( adev , simd , wave , ixSQ_WAVE_IB_STS ) ; dst [ ( * no_fields ) ++ ] = wave_read_ind ( adev , simd , wave , ixSQ_WAVE_TBA_LO ) ; dst [ ( * no_fields ) ++ ] = wave_read_ind ( adev , simd , wave , ixSQ_WAVE_TBA_HI ) ; dst [ ( * no_fields ) ++ ] = wave_read_ind ( adev , simd , wave , ixSQ_WAVE_TMA_LO ) ; dst [ ( * no_fields ) ++ ] = wave_read_ind ( adev , simd , wave , ixSQ_WAVE_TMA_HI ) ; dst [ ( * no_fields ) ++ ] = wave_read_ind ( adev , simd , wave , ixSQ_WAVE_IB_DBG0 ) ; dst [ ( * no_fields ) ++ ] = wave_read_ind ( adev , simd , wave , ixSQ_WAVE_M0 ) ; } 