// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module calcHaarPattern_xy (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        sumBuf_0_address0,
        sumBuf_0_ce0,
        sumBuf_0_q0,
        sumBuf_0_address1,
        sumBuf_0_ce1,
        sumBuf_0_q1,
        sumBuf_1_address0,
        sumBuf_1_ce0,
        sumBuf_1_q0,
        sumBuf_1_address1,
        sumBuf_1_ce1,
        sumBuf_1_q1,
        sumBuf_2_address0,
        sumBuf_2_ce0,
        sumBuf_2_q0,
        sumBuf_2_address1,
        sumBuf_2_ce1,
        sumBuf_2_q1,
        sumBuf_3_address0,
        sumBuf_3_ce0,
        sumBuf_3_q0,
        sumBuf_3_address1,
        sumBuf_3_ce1,
        sumBuf_3_q1,
        sumBuf_4_address0,
        sumBuf_4_ce0,
        sumBuf_4_q0,
        sumBuf_4_address1,
        sumBuf_4_ce1,
        sumBuf_4_q1,
        sumBuf_5_address0,
        sumBuf_5_ce0,
        sumBuf_5_q0,
        sumBuf_5_address1,
        sumBuf_5_ce1,
        sumBuf_5_q1,
        sumBuf_6_address0,
        sumBuf_6_ce0,
        sumBuf_6_q0,
        sumBuf_6_address1,
        sumBuf_6_ce1,
        sumBuf_6_q1,
        sumBuf_7_address0,
        sumBuf_7_ce0,
        sumBuf_7_q0,
        sumBuf_7_address1,
        sumBuf_7_ce1,
        sumBuf_7_q1,
        sumBuf_8_address0,
        sumBuf_8_ce0,
        sumBuf_8_q0,
        sumBuf_8_address1,
        sumBuf_8_ce1,
        sumBuf_8_q1,
        sumBuf_9_address0,
        sumBuf_9_ce0,
        sumBuf_9_q0,
        sumBuf_9_address1,
        sumBuf_9_ce1,
        sumBuf_9_q1,
        sumBuf_10_address0,
        sumBuf_10_ce0,
        sumBuf_10_q0,
        sumBuf_10_address1,
        sumBuf_10_ce1,
        sumBuf_10_q1,
        sumBuf_11_address0,
        sumBuf_11_ce0,
        sumBuf_11_q0,
        sumBuf_11_address1,
        sumBuf_11_ce1,
        sumBuf_11_q1,
        sumBuf_12_address0,
        sumBuf_12_ce0,
        sumBuf_12_q0,
        sumBuf_12_address1,
        sumBuf_12_ce1,
        sumBuf_12_q1,
        sumBuf_13_address0,
        sumBuf_13_ce0,
        sumBuf_13_q0,
        sumBuf_13_address1,
        sumBuf_13_ce1,
        sumBuf_13_q1,
        sumBuf_14_address0,
        sumBuf_14_ce0,
        sumBuf_14_q0,
        sumBuf_14_address1,
        sumBuf_14_ce1,
        sumBuf_14_q1,
        sumBuf_15_address0,
        sumBuf_15_ce0,
        sumBuf_15_q0,
        sumBuf_15_address1,
        sumBuf_15_ce1,
        sumBuf_15_q1,
        sumBuf_16_address0,
        sumBuf_16_ce0,
        sumBuf_16_q0,
        sumBuf_16_address1,
        sumBuf_16_ce1,
        sumBuf_16_q1,
        sumBuf_17_address0,
        sumBuf_17_ce0,
        sumBuf_17_q0,
        sumBuf_17_address1,
        sumBuf_17_ce1,
        sumBuf_17_q1,
        sumBuf_18_address0,
        sumBuf_18_ce0,
        sumBuf_18_q0,
        sumBuf_18_address1,
        sumBuf_18_ce1,
        sumBuf_18_q1,
        sumBuf_19_address0,
        sumBuf_19_ce0,
        sumBuf_19_q0,
        sumBuf_19_address1,
        sumBuf_19_ce1,
        sumBuf_19_q1,
        sumBuf_20_address0,
        sumBuf_20_ce0,
        sumBuf_20_q0,
        sumBuf_20_address1,
        sumBuf_20_ce1,
        sumBuf_20_q1,
        sumBuf_21_address0,
        sumBuf_21_ce0,
        sumBuf_21_q0,
        sumBuf_21_address1,
        sumBuf_21_ce1,
        sumBuf_21_q1,
        box_0_0_read,
        box_0_1_read,
        box_0_2_read,
        box_0_3_read,
        box_0_4_read,
        box_1_0_read,
        box_1_1_read,
        box_1_2_read,
        box_1_3_read,
        box_1_4_read,
        box_2_0_read,
        box_2_1_read,
        box_2_2_read,
        box_2_3_read,
        box_2_4_read,
        box_3_0_read,
        box_3_1_read,
        box_3_2_read,
        box_3_3_read,
        box_3_4_read,
        sumBufIndex_V,
        rOffset,
        cOffset,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 4'd1;
parameter    ap_ST_fsm_pp0_stage1 = 4'd2;
parameter    ap_ST_fsm_pp0_stage2 = 4'd4;
parameter    ap_ST_fsm_pp0_stage3 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
output  [9:0] sumBuf_0_address0;
output   sumBuf_0_ce0;
input  [31:0] sumBuf_0_q0;
output  [9:0] sumBuf_0_address1;
output   sumBuf_0_ce1;
input  [31:0] sumBuf_0_q1;
output  [9:0] sumBuf_1_address0;
output   sumBuf_1_ce0;
input  [31:0] sumBuf_1_q0;
output  [9:0] sumBuf_1_address1;
output   sumBuf_1_ce1;
input  [31:0] sumBuf_1_q1;
output  [9:0] sumBuf_2_address0;
output   sumBuf_2_ce0;
input  [31:0] sumBuf_2_q0;
output  [9:0] sumBuf_2_address1;
output   sumBuf_2_ce1;
input  [31:0] sumBuf_2_q1;
output  [9:0] sumBuf_3_address0;
output   sumBuf_3_ce0;
input  [31:0] sumBuf_3_q0;
output  [9:0] sumBuf_3_address1;
output   sumBuf_3_ce1;
input  [31:0] sumBuf_3_q1;
output  [9:0] sumBuf_4_address0;
output   sumBuf_4_ce0;
input  [31:0] sumBuf_4_q0;
output  [9:0] sumBuf_4_address1;
output   sumBuf_4_ce1;
input  [31:0] sumBuf_4_q1;
output  [9:0] sumBuf_5_address0;
output   sumBuf_5_ce0;
input  [31:0] sumBuf_5_q0;
output  [9:0] sumBuf_5_address1;
output   sumBuf_5_ce1;
input  [31:0] sumBuf_5_q1;
output  [9:0] sumBuf_6_address0;
output   sumBuf_6_ce0;
input  [31:0] sumBuf_6_q0;
output  [9:0] sumBuf_6_address1;
output   sumBuf_6_ce1;
input  [31:0] sumBuf_6_q1;
output  [9:0] sumBuf_7_address0;
output   sumBuf_7_ce0;
input  [31:0] sumBuf_7_q0;
output  [9:0] sumBuf_7_address1;
output   sumBuf_7_ce1;
input  [31:0] sumBuf_7_q1;
output  [9:0] sumBuf_8_address0;
output   sumBuf_8_ce0;
input  [31:0] sumBuf_8_q0;
output  [9:0] sumBuf_8_address1;
output   sumBuf_8_ce1;
input  [31:0] sumBuf_8_q1;
output  [9:0] sumBuf_9_address0;
output   sumBuf_9_ce0;
input  [31:0] sumBuf_9_q0;
output  [9:0] sumBuf_9_address1;
output   sumBuf_9_ce1;
input  [31:0] sumBuf_9_q1;
output  [9:0] sumBuf_10_address0;
output   sumBuf_10_ce0;
input  [31:0] sumBuf_10_q0;
output  [9:0] sumBuf_10_address1;
output   sumBuf_10_ce1;
input  [31:0] sumBuf_10_q1;
output  [9:0] sumBuf_11_address0;
output   sumBuf_11_ce0;
input  [31:0] sumBuf_11_q0;
output  [9:0] sumBuf_11_address1;
output   sumBuf_11_ce1;
input  [31:0] sumBuf_11_q1;
output  [9:0] sumBuf_12_address0;
output   sumBuf_12_ce0;
input  [31:0] sumBuf_12_q0;
output  [9:0] sumBuf_12_address1;
output   sumBuf_12_ce1;
input  [31:0] sumBuf_12_q1;
output  [9:0] sumBuf_13_address0;
output   sumBuf_13_ce0;
input  [31:0] sumBuf_13_q0;
output  [9:0] sumBuf_13_address1;
output   sumBuf_13_ce1;
input  [31:0] sumBuf_13_q1;
output  [9:0] sumBuf_14_address0;
output   sumBuf_14_ce0;
input  [31:0] sumBuf_14_q0;
output  [9:0] sumBuf_14_address1;
output   sumBuf_14_ce1;
input  [31:0] sumBuf_14_q1;
output  [9:0] sumBuf_15_address0;
output   sumBuf_15_ce0;
input  [31:0] sumBuf_15_q0;
output  [9:0] sumBuf_15_address1;
output   sumBuf_15_ce1;
input  [31:0] sumBuf_15_q1;
output  [9:0] sumBuf_16_address0;
output   sumBuf_16_ce0;
input  [31:0] sumBuf_16_q0;
output  [9:0] sumBuf_16_address1;
output   sumBuf_16_ce1;
input  [31:0] sumBuf_16_q1;
output  [9:0] sumBuf_17_address0;
output   sumBuf_17_ce0;
input  [31:0] sumBuf_17_q0;
output  [9:0] sumBuf_17_address1;
output   sumBuf_17_ce1;
input  [31:0] sumBuf_17_q1;
output  [9:0] sumBuf_18_address0;
output   sumBuf_18_ce0;
input  [31:0] sumBuf_18_q0;
output  [9:0] sumBuf_18_address1;
output   sumBuf_18_ce1;
input  [31:0] sumBuf_18_q1;
output  [9:0] sumBuf_19_address0;
output   sumBuf_19_ce0;
input  [31:0] sumBuf_19_q0;
output  [9:0] sumBuf_19_address1;
output   sumBuf_19_ce1;
input  [31:0] sumBuf_19_q1;
output  [9:0] sumBuf_20_address0;
output   sumBuf_20_ce0;
input  [31:0] sumBuf_20_q0;
output  [9:0] sumBuf_20_address1;
output   sumBuf_20_ce1;
input  [31:0] sumBuf_20_q1;
output  [9:0] sumBuf_21_address0;
output   sumBuf_21_ce0;
input  [31:0] sumBuf_21_q0;
output  [9:0] sumBuf_21_address1;
output   sumBuf_21_ce1;
input  [31:0] sumBuf_21_q1;
input  [31:0] box_0_0_read;
input  [31:0] box_0_1_read;
input  [31:0] box_0_2_read;
input  [31:0] box_0_3_read;
input  [31:0] box_0_4_read;
input  [31:0] box_1_0_read;
input  [31:0] box_1_1_read;
input  [31:0] box_1_2_read;
input  [31:0] box_1_3_read;
input  [31:0] box_1_4_read;
input  [31:0] box_2_0_read;
input  [31:0] box_2_1_read;
input  [31:0] box_2_2_read;
input  [31:0] box_2_3_read;
input  [31:0] box_2_4_read;
input  [31:0] box_3_0_read;
input  [31:0] box_3_1_read;
input  [31:0] box_3_2_read;
input  [31:0] box_3_3_read;
input  [31:0] box_3_4_read;
input  [175:0] sumBufIndex_V;
input  [4:0] rOffset;
input  [10:0] cOffset;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[9:0] sumBuf_0_address0;
reg sumBuf_0_ce0;
reg[9:0] sumBuf_0_address1;
reg sumBuf_0_ce1;
reg[9:0] sumBuf_1_address0;
reg sumBuf_1_ce0;
reg[9:0] sumBuf_1_address1;
reg sumBuf_1_ce1;
reg[9:0] sumBuf_2_address0;
reg sumBuf_2_ce0;
reg[9:0] sumBuf_2_address1;
reg sumBuf_2_ce1;
reg[9:0] sumBuf_3_address0;
reg sumBuf_3_ce0;
reg[9:0] sumBuf_3_address1;
reg sumBuf_3_ce1;
reg[9:0] sumBuf_4_address0;
reg sumBuf_4_ce0;
reg[9:0] sumBuf_4_address1;
reg sumBuf_4_ce1;
reg[9:0] sumBuf_5_address0;
reg sumBuf_5_ce0;
reg[9:0] sumBuf_5_address1;
reg sumBuf_5_ce1;
reg[9:0] sumBuf_6_address0;
reg sumBuf_6_ce0;
reg[9:0] sumBuf_6_address1;
reg sumBuf_6_ce1;
reg[9:0] sumBuf_7_address0;
reg sumBuf_7_ce0;
reg[9:0] sumBuf_7_address1;
reg sumBuf_7_ce1;
reg[9:0] sumBuf_8_address0;
reg sumBuf_8_ce0;
reg[9:0] sumBuf_8_address1;
reg sumBuf_8_ce1;
reg[9:0] sumBuf_9_address0;
reg sumBuf_9_ce0;
reg[9:0] sumBuf_9_address1;
reg sumBuf_9_ce1;
reg[9:0] sumBuf_10_address0;
reg sumBuf_10_ce0;
reg[9:0] sumBuf_10_address1;
reg sumBuf_10_ce1;
reg[9:0] sumBuf_11_address0;
reg sumBuf_11_ce0;
reg[9:0] sumBuf_11_address1;
reg sumBuf_11_ce1;
reg[9:0] sumBuf_12_address0;
reg sumBuf_12_ce0;
reg[9:0] sumBuf_12_address1;
reg sumBuf_12_ce1;
reg[9:0] sumBuf_13_address0;
reg sumBuf_13_ce0;
reg[9:0] sumBuf_13_address1;
reg sumBuf_13_ce1;
reg[9:0] sumBuf_14_address0;
reg sumBuf_14_ce0;
reg[9:0] sumBuf_14_address1;
reg sumBuf_14_ce1;
reg[9:0] sumBuf_15_address0;
reg sumBuf_15_ce0;
reg[9:0] sumBuf_15_address1;
reg sumBuf_15_ce1;
reg[9:0] sumBuf_16_address0;
reg sumBuf_16_ce0;
reg[9:0] sumBuf_16_address1;
reg sumBuf_16_ce1;
reg[9:0] sumBuf_17_address0;
reg sumBuf_17_ce0;
reg[9:0] sumBuf_17_address1;
reg sumBuf_17_ce1;
reg[9:0] sumBuf_18_address0;
reg sumBuf_18_ce0;
reg[9:0] sumBuf_18_address1;
reg sumBuf_18_ce1;
reg[9:0] sumBuf_19_address0;
reg sumBuf_19_ce0;
reg[9:0] sumBuf_19_address1;
reg sumBuf_19_ce1;
reg[9:0] sumBuf_20_address0;
reg sumBuf_20_ce0;
reg[9:0] sumBuf_20_address1;
reg sumBuf_20_ce1;
reg[9:0] sumBuf_21_address0;
reg sumBuf_21_ce0;
reg[9:0] sumBuf_21_address1;
reg sumBuf_21_ce1;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state8_pp0_stage3_iter1;
wire    ap_block_state12_pp0_stage3_iter2;
wire    ap_block_state16_pp0_stage3_iter3;
wire    ap_block_state20_pp0_stage3_iter4;
wire    ap_block_state24_pp0_stage3_iter5;
wire    ap_block_state28_pp0_stage3_iter6;
wire    ap_block_pp0_stage3_11001;
wire   [31:0] grp_p_hls_fptosi_float_i_fu_1876_ap_return;
reg   [31:0] reg_1924;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state5_pp0_stage0_iter1;
wire    ap_block_state9_pp0_stage0_iter2;
wire    ap_block_state13_pp0_stage0_iter3;
wire    ap_block_state17_pp0_stage0_iter4;
wire    ap_block_state21_pp0_stage0_iter5;
wire    ap_block_state25_pp0_stage0_iter6;
wire    ap_block_state29_pp0_stage0_iter7;
reg    ap_block_pp0_stage0_11001;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state6_pp0_stage1_iter1;
wire    ap_block_state10_pp0_stage1_iter2;
wire    ap_block_state14_pp0_stage1_iter3;
wire    ap_block_state18_pp0_stage1_iter4;
wire    ap_block_state22_pp0_stage1_iter5;
wire    ap_block_state26_pp0_stage1_iter6;
wire    ap_block_state30_pp0_stage1_iter7;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state7_pp0_stage2_iter1;
wire    ap_block_state11_pp0_stage2_iter2;
wire    ap_block_state15_pp0_stage2_iter3;
wire    ap_block_state19_pp0_stage2_iter4;
wire    ap_block_state23_pp0_stage2_iter5;
wire    ap_block_state27_pp0_stage2_iter6;
wire    ap_block_pp0_stage2_11001;
wire   [31:0] grp_p_hls_fptosi_float_i_fu_1888_ap_return;
reg   [31:0] reg_1928;
wire   [28:0] tmp_248_fu_1942_p1;
reg   [28:0] tmp_248_reg_4106;
wire   [28:0] tmp_267_fu_1946_p1;
reg   [28:0] tmp_267_reg_4112;
wire   [31:0] cOffset_cast_fu_1954_p1;
reg   [31:0] cOffset_cast_reg_4118;
wire   [28:0] tmp_fu_1960_p1;
reg   [28:0] tmp_reg_4124;
wire   [28:0] tmp_49_cast_fu_2000_p1;
reg   [28:0] tmp_49_cast_reg_4134;
wire   [0:0] tmp_250_fu_2040_p2;
reg   [0:0] tmp_250_reg_4144;
wire   [7:0] tmp_251_fu_2046_p3;
reg   [7:0] tmp_251_reg_4151;
wire   [7:0] tmp_252_fu_2054_p1;
reg   [7:0] tmp_252_reg_4158;
wire   [7:0] tmp_255_fu_2058_p2;
reg   [7:0] tmp_255_reg_4164;
wire   [0:0] tmp_269_fu_2126_p2;
reg   [0:0] tmp_269_reg_4389;
wire   [7:0] tmp_270_fu_2132_p3;
reg   [7:0] tmp_270_reg_4396;
wire   [7:0] tmp_271_fu_2140_p1;
reg   [7:0] tmp_271_reg_4403;
wire   [7:0] tmp_274_fu_2144_p2;
reg   [7:0] tmp_274_reg_4409;
wire   [28:0] tmp_286_fu_2150_p1;
reg   [28:0] tmp_286_reg_4414;
wire   [28:0] tmp_305_fu_2154_p1;
reg   [28:0] tmp_305_reg_4420;
reg   [175:0] sumBufIndex_V_read_reg_4426;
wire   [31:0] tmp_203_fu_2231_p24;
reg   [31:0] tmp_203_reg_4442;
wire   [31:0] tmp_204_fu_2281_p24;
reg   [31:0] tmp_204_reg_4447;
wire   [31:0] tmp_205_fu_2404_p24;
reg   [31:0] tmp_205_reg_4452;
wire   [31:0] tmp_206_fu_2454_p24;
reg   [31:0] tmp_206_reg_4457;
wire   [0:0] tmp_288_fu_2564_p2;
reg   [0:0] tmp_288_reg_4462;
wire   [7:0] tmp_289_fu_2570_p3;
reg   [7:0] tmp_289_reg_4469;
wire   [7:0] tmp_290_fu_2578_p1;
reg   [7:0] tmp_290_reg_4476;
wire   [7:0] tmp_293_fu_2582_p2;
reg   [7:0] tmp_293_reg_4482;
wire   [0:0] tmp_307_fu_2648_p2;
reg   [0:0] tmp_307_reg_4707;
wire   [7:0] tmp_308_fu_2654_p3;
reg   [7:0] tmp_308_reg_4714;
wire   [7:0] tmp_309_fu_2662_p1;
reg   [7:0] tmp_309_reg_4721;
wire   [7:0] tmp_312_fu_2666_p2;
reg   [7:0] tmp_312_reg_4727;
wire   [28:0] tmp_324_fu_2672_p1;
reg   [28:0] tmp_324_reg_4732;
wire   [28:0] tmp_343_fu_2676_p1;
reg   [28:0] tmp_343_reg_4738;
reg   [31:0] box_3_4_read_1_reg_4744;
reg   [31:0] box_3_4_read_1_reg_4744_pp0_iter1_reg;
reg   [31:0] box_2_4_read_1_reg_4749;
reg   [31:0] box_2_4_read_1_reg_4749_pp0_iter1_reg;
reg   [31:0] box_1_4_read_1_reg_4754;
reg   [31:0] box_1_4_read_1_reg_4754_pp0_iter1_reg;
reg   [31:0] box_0_4_read_1_reg_4759;
reg   [31:0] box_0_4_read_1_reg_4759_pp0_iter1_reg;
wire   [31:0] tmp_70_fu_2689_p2;
reg   [31:0] tmp_70_reg_4764;
wire   [31:0] tmp_207_fu_2765_p24;
reg   [31:0] tmp_207_reg_4769;
wire   [31:0] tmp_208_fu_2815_p24;
reg   [31:0] tmp_208_reg_4774;
wire   [31:0] tmp_209_fu_2936_p24;
reg   [31:0] tmp_209_reg_4779;
wire   [31:0] tmp_210_fu_2986_p24;
reg   [31:0] tmp_210_reg_4784;
wire   [0:0] tmp_326_fu_3096_p2;
reg   [0:0] tmp_326_reg_4789;
wire   [7:0] tmp_327_fu_3102_p3;
reg   [7:0] tmp_327_reg_4796;
wire   [7:0] tmp_328_fu_3110_p1;
reg   [7:0] tmp_328_reg_4803;
wire   [7:0] tmp_331_fu_3114_p2;
reg   [7:0] tmp_331_reg_4809;
wire   [0:0] tmp_345_fu_3180_p2;
reg   [0:0] tmp_345_reg_5034;
wire   [7:0] tmp_346_fu_3186_p3;
reg   [7:0] tmp_346_reg_5041;
wire   [7:0] tmp_347_fu_3194_p1;
reg   [7:0] tmp_347_reg_5048;
wire   [7:0] tmp_350_fu_3198_p2;
reg   [7:0] tmp_350_reg_5054;
wire   [28:0] tmp_362_fu_3204_p1;
reg   [28:0] tmp_362_reg_5059;
wire   [28:0] tmp_381_fu_3208_p1;
reg   [28:0] tmp_381_reg_5065;
wire   [31:0] tmp_148_1_fu_3221_p2;
reg   [31:0] tmp_148_1_reg_5071;
wire   [31:0] tmp_211_fu_3297_p24;
reg   [31:0] tmp_211_reg_5076;
wire   [31:0] tmp_212_fu_3347_p24;
reg   [31:0] tmp_212_reg_5081;
wire   [31:0] tmp_213_fu_3468_p24;
reg   [31:0] tmp_213_reg_5086;
wire   [31:0] tmp_214_fu_3518_p24;
reg   [31:0] tmp_214_reg_5091;
wire   [0:0] tmp_364_fu_3628_p2;
reg   [0:0] tmp_364_reg_5096;
wire   [7:0] tmp_365_fu_3634_p3;
reg   [7:0] tmp_365_reg_5103;
wire   [7:0] tmp_366_fu_3642_p1;
reg   [7:0] tmp_366_reg_5110;
wire   [7:0] tmp_369_fu_3646_p2;
reg   [7:0] tmp_369_reg_5116;
wire   [0:0] tmp_383_fu_3712_p2;
reg   [0:0] tmp_383_reg_5341;
wire   [7:0] tmp_384_fu_3718_p3;
reg   [7:0] tmp_384_reg_5348;
wire   [7:0] tmp_385_fu_3726_p1;
reg   [7:0] tmp_385_reg_5355;
wire   [7:0] tmp_388_fu_3730_p2;
reg   [7:0] tmp_388_reg_5361;
wire   [31:0] tmp_148_2_fu_3745_p2;
reg   [31:0] tmp_148_2_reg_5366;
wire   [31:0] tmp_215_fu_3821_p24;
reg   [31:0] tmp_215_reg_5371;
wire   [31:0] tmp_216_fu_3871_p24;
reg   [31:0] tmp_216_reg_5376;
wire   [31:0] tmp_217_fu_3992_p24;
reg   [31:0] tmp_217_reg_5381;
wire   [31:0] tmp_218_fu_4042_p24;
reg   [31:0] tmp_218_reg_5386;
wire   [31:0] tmp_148_3_fu_4101_p2;
reg   [31:0] tmp_148_3_reg_5391;
wire   [31:0] grp_fu_1921_p1;
reg   [31:0] tmp_71_reg_5396;
reg   [31:0] tmp_149_1_reg_5401;
reg   [31:0] tmp_149_2_reg_5406;
wire   [31:0] grp_fu_1917_p2;
reg   [31:0] tmp_72_reg_5411;
reg   [31:0] tmp_149_3_reg_5416;
reg   [31:0] tmp_150_1_reg_5421;
reg   [31:0] tmp_150_1_reg_5421_pp0_iter3_reg;
reg   [31:0] tmp_150_2_reg_5426;
reg   [31:0] tmp_150_2_reg_5426_pp0_iter4_reg;
reg   [31:0] tmp_150_2_reg_5426_pp0_iter5_reg;
reg   [31:0] tmp_150_3_reg_5431;
reg   [31:0] tmp_150_3_reg_5431_pp0_iter4_reg;
reg   [31:0] tmp_150_3_reg_5431_pp0_iter5_reg;
reg   [31:0] tmp_150_3_reg_5431_pp0_iter6_reg;
wire   [31:0] grp_fu_1912_p2;
reg   [31:0] d_1_reg_5436;
reg   [31:0] d_1_1_reg_5441;
reg   [31:0] d_1_2_reg_5446;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage1_subdone;
reg   [31:0] ap_port_reg_box_0_4_read;
reg   [31:0] ap_port_reg_box_1_0_read;
reg   [31:0] ap_port_reg_box_1_1_read;
reg   [31:0] ap_port_reg_box_1_2_read;
reg   [31:0] ap_port_reg_box_1_3_read;
reg   [31:0] ap_port_reg_box_1_4_read;
reg   [31:0] ap_port_reg_box_2_0_read;
reg   [31:0] ap_port_reg_box_2_1_read;
reg   [31:0] ap_port_reg_box_2_2_read;
reg   [31:0] ap_port_reg_box_2_3_read;
reg   [31:0] ap_port_reg_box_2_4_read;
reg   [31:0] ap_port_reg_box_3_0_read;
reg   [31:0] ap_port_reg_box_3_1_read;
reg   [31:0] ap_port_reg_box_3_2_read;
reg   [31:0] ap_port_reg_box_3_3_read;
reg   [31:0] ap_port_reg_box_3_4_read;
reg   [175:0] ap_port_reg_sumBufIndex_V;
reg   [4:0] ap_port_reg_rOffset;
reg   [10:0] ap_port_reg_cOffset;
wire    grp_p_hls_fptosi_float_i_fu_1876_ap_ready;
reg   [31:0] grp_p_hls_fptosi_float_i_fu_1876_x;
wire    grp_p_hls_fptosi_float_i_fu_1882_ap_ready;
reg   [31:0] grp_p_hls_fptosi_float_i_fu_1882_x;
wire   [31:0] grp_p_hls_fptosi_float_i_fu_1882_ap_return;
wire    grp_p_hls_fptosi_float_i_fu_1888_ap_ready;
reg   [31:0] grp_p_hls_fptosi_float_i_fu_1888_x;
wire    grp_p_hls_fptosi_float_i_fu_1894_ap_ready;
reg   [31:0] grp_p_hls_fptosi_float_i_fu_1894_x;
wire   [31:0] grp_p_hls_fptosi_float_i_fu_1894_ap_return;
wire    ap_block_pp0_stage1;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage3;
wire  signed [63:0] tmp_51_fu_1968_p1;
wire  signed [63:0] tmp_60_fu_2064_p1;
wire  signed [63:0] tmp_112_1_fu_2504_p1;
wire  signed [63:0] tmp_121_1_fu_2588_p1;
wire  signed [63:0] tmp_112_2_fu_3036_p1;
wire  signed [63:0] tmp_121_2_fu_3120_p1;
wire  signed [63:0] tmp_112_3_fu_3568_p1;
wire  signed [63:0] tmp_121_3_fu_3652_p1;
reg   [31:0] grp_fu_1912_p0;
reg   [31:0] grp_fu_1912_p1;
reg   [31:0] grp_fu_1917_p0;
reg   [31:0] grp_fu_1917_p1;
reg   [31:0] grp_fu_1921_p0;
reg   [31:0] grp_fu_1932_p0;
reg   [31:0] grp_fu_1937_p0;
wire  signed [9:0] rOffset_cast_fu_1950_p1;
wire   [31:0] grp_fu_1932_p2;
wire   [10:0] tmp_cast_fu_1964_p1;
wire   [10:0] tmp_49_fu_1994_p2;
wire   [28:0] tmp_53_fu_2004_p2;
wire   [31:0] tmp_55_fu_2009_p3;
wire   [28:0] tmp_56_fu_2023_p2;
wire   [31:0] Lo_assign_fu_2032_p3;
wire   [31:0] Hi_assign_fu_2017_p2;
wire   [4:0] tmp_249_fu_2028_p1;
wire   [31:0] grp_fu_1937_p2;
wire   [28:0] tmp_63_fu_2090_p2;
wire   [31:0] tmp_65_fu_2095_p3;
wire   [28:0] tmp_66_fu_2109_p2;
wire   [31:0] Lo_assign_2_fu_2118_p3;
wire   [31:0] Hi_assign_2_fu_2103_p2;
wire   [4:0] tmp_268_fu_2114_p1;
wire   [7:0] tmp_254_fu_2168_p2;
wire   [7:0] tmp_256_fu_2172_p2;
reg   [175:0] tmp_253_fu_2158_p4;
wire   [7:0] tmp_257_fu_2176_p3;
wire   [7:0] tmp_259_fu_2190_p3;
wire   [7:0] tmp_260_fu_2195_p2;
wire   [175:0] tmp_258_fu_2183_p3;
wire   [175:0] tmp_261_fu_2201_p1;
wire   [175:0] tmp_262_fu_2205_p1;
wire   [175:0] tmp_263_fu_2209_p2;
wire   [175:0] tmp_264_fu_2215_p2;
wire   [175:0] tmp_265_fu_2221_p2;
wire   [4:0] tmp_266_fu_2227_p1;
wire   [7:0] tmp_273_fu_2341_p2;
wire   [7:0] tmp_275_fu_2345_p2;
reg   [175:0] tmp_272_fu_2331_p4;
wire   [7:0] tmp_276_fu_2349_p3;
wire   [7:0] tmp_278_fu_2363_p3;
wire   [7:0] tmp_279_fu_2368_p2;
wire   [175:0] tmp_277_fu_2356_p3;
wire   [175:0] tmp_280_fu_2374_p1;
wire   [175:0] tmp_281_fu_2378_p1;
wire   [175:0] tmp_282_fu_2382_p2;
wire   [175:0] tmp_283_fu_2388_p2;
wire   [175:0] tmp_284_fu_2394_p2;
wire   [4:0] tmp_285_fu_2400_p1;
wire   [28:0] tmp_11425_1_fu_2530_p2;
wire   [31:0] tmp_115_1_fu_2534_p3;
wire   [28:0] tmp_11723_1_fu_2548_p2;
wire   [31:0] Lo_assign_s_fu_2556_p3;
wire   [31:0] Hi_assign_s_fu_2542_p2;
wire   [4:0] tmp_287_fu_2552_p1;
wire   [28:0] tmp_13217_1_fu_2614_p2;
wire   [31:0] tmp_133_1_fu_2618_p3;
wire   [28:0] tmp_13515_1_fu_2632_p2;
wire   [31:0] Lo_assign_2_1_fu_2640_p3;
wire   [31:0] Hi_assign_2_1_fu_2626_p2;
wire   [4:0] tmp_306_fu_2636_p1;
wire   [31:0] tmp_68_fu_2680_p2;
wire   [31:0] tmp_69_fu_2684_p2;
wire   [7:0] tmp_292_fu_2703_p2;
wire   [7:0] tmp_294_fu_2707_p2;
reg   [175:0] tmp_291_fu_2694_p4;
wire   [7:0] tmp_295_fu_2711_p3;
wire   [7:0] tmp_297_fu_2724_p3;
wire   [7:0] tmp_298_fu_2729_p2;
wire   [175:0] tmp_296_fu_2718_p3;
wire   [175:0] tmp_299_fu_2735_p1;
wire   [175:0] tmp_300_fu_2739_p1;
wire   [175:0] tmp_301_fu_2743_p2;
wire   [175:0] tmp_302_fu_2749_p2;
wire   [175:0] tmp_303_fu_2755_p2;
wire   [4:0] tmp_304_fu_2761_p1;
wire   [7:0] tmp_311_fu_2874_p2;
wire   [7:0] tmp_313_fu_2878_p2;
reg   [175:0] tmp_310_fu_2865_p4;
wire   [7:0] tmp_314_fu_2882_p3;
wire   [7:0] tmp_316_fu_2895_p3;
wire   [7:0] tmp_317_fu_2900_p2;
wire   [175:0] tmp_315_fu_2889_p3;
wire   [175:0] tmp_318_fu_2906_p1;
wire   [175:0] tmp_319_fu_2910_p1;
wire   [175:0] tmp_320_fu_2914_p2;
wire   [175:0] tmp_321_fu_2920_p2;
wire   [175:0] tmp_322_fu_2926_p2;
wire   [4:0] tmp_323_fu_2932_p1;
wire   [28:0] tmp_11425_2_fu_3062_p2;
wire   [31:0] tmp_115_2_fu_3066_p3;
wire   [28:0] tmp_11723_2_fu_3080_p2;
wire   [31:0] Lo_assign_4_fu_3088_p3;
wire   [31:0] Hi_assign_4_fu_3074_p2;
wire   [4:0] tmp_325_fu_3084_p1;
wire   [28:0] tmp_13217_2_fu_3146_p2;
wire   [31:0] tmp_133_2_fu_3150_p3;
wire   [28:0] tmp_13515_2_fu_3164_p2;
wire   [31:0] Lo_assign_2_2_fu_3172_p3;
wire   [31:0] Hi_assign_2_2_fu_3158_p2;
wire   [4:0] tmp_344_fu_3168_p1;
wire   [31:0] tmp_146_1_fu_3212_p2;
wire   [31:0] tmp_147_1_fu_3216_p2;
wire   [7:0] tmp_330_fu_3235_p2;
wire   [7:0] tmp_332_fu_3239_p2;
reg   [175:0] tmp_329_fu_3226_p4;
wire   [7:0] tmp_333_fu_3243_p3;
wire   [7:0] tmp_335_fu_3256_p3;
wire   [7:0] tmp_336_fu_3261_p2;
wire   [175:0] tmp_334_fu_3250_p3;
wire   [175:0] tmp_337_fu_3267_p1;
wire   [175:0] tmp_338_fu_3271_p1;
wire   [175:0] tmp_339_fu_3275_p2;
wire   [175:0] tmp_340_fu_3281_p2;
wire   [175:0] tmp_341_fu_3287_p2;
wire   [4:0] tmp_342_fu_3293_p1;
wire   [7:0] tmp_349_fu_3406_p2;
wire   [7:0] tmp_351_fu_3410_p2;
reg   [175:0] tmp_348_fu_3397_p4;
wire   [7:0] tmp_352_fu_3414_p3;
wire   [7:0] tmp_354_fu_3427_p3;
wire   [7:0] tmp_355_fu_3432_p2;
wire   [175:0] tmp_353_fu_3421_p3;
wire   [175:0] tmp_356_fu_3438_p1;
wire   [175:0] tmp_357_fu_3442_p1;
wire   [175:0] tmp_358_fu_3446_p2;
wire   [175:0] tmp_359_fu_3452_p2;
wire   [175:0] tmp_360_fu_3458_p2;
wire   [4:0] tmp_361_fu_3464_p1;
wire   [28:0] tmp_11425_3_fu_3594_p2;
wire   [31:0] tmp_115_3_fu_3598_p3;
wire   [28:0] tmp_11723_3_fu_3612_p2;
wire   [31:0] Lo_assign_5_fu_3620_p3;
wire   [31:0] Hi_assign_5_fu_3606_p2;
wire   [4:0] tmp_363_fu_3616_p1;
wire   [28:0] tmp_13217_3_fu_3678_p2;
wire   [31:0] tmp_133_3_fu_3682_p3;
wire   [28:0] tmp_13515_3_fu_3696_p2;
wire   [31:0] Lo_assign_2_3_fu_3704_p3;
wire   [31:0] Hi_assign_2_3_fu_3690_p2;
wire   [4:0] tmp_382_fu_3700_p1;
wire   [31:0] tmp_146_2_fu_3736_p2;
wire   [31:0] tmp_147_2_fu_3740_p2;
wire   [7:0] tmp_368_fu_3759_p2;
wire   [7:0] tmp_370_fu_3763_p2;
reg   [175:0] tmp_367_fu_3750_p4;
wire   [7:0] tmp_371_fu_3767_p3;
wire   [7:0] tmp_373_fu_3780_p3;
wire   [7:0] tmp_374_fu_3785_p2;
wire   [175:0] tmp_372_fu_3774_p3;
wire   [175:0] tmp_375_fu_3791_p1;
wire   [175:0] tmp_376_fu_3795_p1;
wire   [175:0] tmp_377_fu_3799_p2;
wire   [175:0] tmp_378_fu_3805_p2;
wire   [175:0] tmp_379_fu_3811_p2;
wire   [4:0] tmp_380_fu_3817_p1;
wire   [7:0] tmp_387_fu_3930_p2;
wire   [7:0] tmp_389_fu_3934_p2;
reg   [175:0] tmp_386_fu_3921_p4;
wire   [7:0] tmp_390_fu_3938_p3;
wire   [7:0] tmp_392_fu_3951_p3;
wire   [7:0] tmp_393_fu_3956_p2;
wire   [175:0] tmp_391_fu_3945_p3;
wire   [175:0] tmp_394_fu_3962_p1;
wire   [175:0] tmp_395_fu_3966_p1;
wire   [175:0] tmp_396_fu_3970_p2;
wire   [175:0] tmp_397_fu_3976_p2;
wire   [175:0] tmp_398_fu_3982_p2;
wire   [4:0] tmp_399_fu_3988_p1;
wire   [31:0] tmp_146_3_fu_4092_p2;
wire   [31:0] tmp_147_3_fu_4096_p2;
reg    grp_fu_1912_ce;
reg    grp_fu_1917_ce;
reg    grp_fu_1921_ce;
reg   [3:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to7;
reg    ap_idle_pp0_0to6;
reg    ap_reset_idle_pp0;
reg    ap_block_pp0_stage2_subdone;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

p_hls_fptosi_float_i grp_p_hls_fptosi_float_i_fu_1876(
    .ap_ready(grp_p_hls_fptosi_float_i_fu_1876_ap_ready),
    .x(grp_p_hls_fptosi_float_i_fu_1876_x),
    .ap_return(grp_p_hls_fptosi_float_i_fu_1876_ap_return)
);

p_hls_fptosi_float_i grp_p_hls_fptosi_float_i_fu_1882(
    .ap_ready(grp_p_hls_fptosi_float_i_fu_1882_ap_ready),
    .x(grp_p_hls_fptosi_float_i_fu_1882_x),
    .ap_return(grp_p_hls_fptosi_float_i_fu_1882_ap_return)
);

p_hls_fptosi_float_i grp_p_hls_fptosi_float_i_fu_1888(
    .ap_ready(grp_p_hls_fptosi_float_i_fu_1888_ap_ready),
    .x(grp_p_hls_fptosi_float_i_fu_1888_x),
    .ap_return(grp_p_hls_fptosi_float_i_fu_1888_ap_return)
);

p_hls_fptosi_float_i grp_p_hls_fptosi_float_i_fu_1894(
    .ap_ready(grp_p_hls_fptosi_float_i_fu_1894_ap_ready),
    .x(grp_p_hls_fptosi_float_i_fu_1894_x),
    .ap_return(grp_p_hls_fptosi_float_i_fu_1894_ap_return)
);

surfDetector_faddbkb #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
surfDetector_faddbkb_U70(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1912_p0),
    .din1(grp_fu_1912_p1),
    .ce(grp_fu_1912_ce),
    .dout(grp_fu_1912_p2)
);

surfDetector_fmulcud #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
surfDetector_fmulcud_U71(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1917_p0),
    .din1(grp_fu_1917_p1),
    .ce(grp_fu_1917_ce),
    .dout(grp_fu_1917_p2)
);

surfDetector_sitodEe #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
surfDetector_sitodEe_U72(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1921_p0),
    .ce(grp_fu_1921_ce),
    .dout(grp_fu_1921_p1)
);

surfDetector_mux_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
surfDetector_mux_eOg_U73(
    .din0(sumBuf_0_q0),
    .din1(sumBuf_1_q0),
    .din2(sumBuf_2_q0),
    .din3(sumBuf_3_q0),
    .din4(sumBuf_4_q0),
    .din5(sumBuf_5_q0),
    .din6(sumBuf_6_q0),
    .din7(sumBuf_7_q0),
    .din8(sumBuf_8_q0),
    .din9(sumBuf_9_q0),
    .din10(sumBuf_10_q0),
    .din11(sumBuf_11_q0),
    .din12(sumBuf_12_q0),
    .din13(sumBuf_13_q0),
    .din14(sumBuf_14_q0),
    .din15(sumBuf_15_q0),
    .din16(sumBuf_16_q0),
    .din17(sumBuf_17_q0),
    .din18(sumBuf_18_q0),
    .din19(sumBuf_19_q0),
    .din20(sumBuf_20_q0),
    .din21(sumBuf_21_q0),
    .din22(tmp_266_fu_2227_p1),
    .dout(tmp_203_fu_2231_p24)
);

surfDetector_mux_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
surfDetector_mux_eOg_U74(
    .din0(sumBuf_0_q1),
    .din1(sumBuf_1_q1),
    .din2(sumBuf_2_q1),
    .din3(sumBuf_3_q1),
    .din4(sumBuf_4_q1),
    .din5(sumBuf_5_q1),
    .din6(sumBuf_6_q1),
    .din7(sumBuf_7_q1),
    .din8(sumBuf_8_q1),
    .din9(sumBuf_9_q1),
    .din10(sumBuf_10_q1),
    .din11(sumBuf_11_q1),
    .din12(sumBuf_12_q1),
    .din13(sumBuf_13_q1),
    .din14(sumBuf_14_q1),
    .din15(sumBuf_15_q1),
    .din16(sumBuf_16_q1),
    .din17(sumBuf_17_q1),
    .din18(sumBuf_18_q1),
    .din19(sumBuf_19_q1),
    .din20(sumBuf_20_q1),
    .din21(sumBuf_21_q1),
    .din22(tmp_266_fu_2227_p1),
    .dout(tmp_204_fu_2281_p24)
);

surfDetector_mux_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
surfDetector_mux_eOg_U75(
    .din0(sumBuf_0_q0),
    .din1(sumBuf_1_q0),
    .din2(sumBuf_2_q0),
    .din3(sumBuf_3_q0),
    .din4(sumBuf_4_q0),
    .din5(sumBuf_5_q0),
    .din6(sumBuf_6_q0),
    .din7(sumBuf_7_q0),
    .din8(sumBuf_8_q0),
    .din9(sumBuf_9_q0),
    .din10(sumBuf_10_q0),
    .din11(sumBuf_11_q0),
    .din12(sumBuf_12_q0),
    .din13(sumBuf_13_q0),
    .din14(sumBuf_14_q0),
    .din15(sumBuf_15_q0),
    .din16(sumBuf_16_q0),
    .din17(sumBuf_17_q0),
    .din18(sumBuf_18_q0),
    .din19(sumBuf_19_q0),
    .din20(sumBuf_20_q0),
    .din21(sumBuf_21_q0),
    .din22(tmp_285_fu_2400_p1),
    .dout(tmp_205_fu_2404_p24)
);

surfDetector_mux_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
surfDetector_mux_eOg_U76(
    .din0(sumBuf_0_q1),
    .din1(sumBuf_1_q1),
    .din2(sumBuf_2_q1),
    .din3(sumBuf_3_q1),
    .din4(sumBuf_4_q1),
    .din5(sumBuf_5_q1),
    .din6(sumBuf_6_q1),
    .din7(sumBuf_7_q1),
    .din8(sumBuf_8_q1),
    .din9(sumBuf_9_q1),
    .din10(sumBuf_10_q1),
    .din11(sumBuf_11_q1),
    .din12(sumBuf_12_q1),
    .din13(sumBuf_13_q1),
    .din14(sumBuf_14_q1),
    .din15(sumBuf_15_q1),
    .din16(sumBuf_16_q1),
    .din17(sumBuf_17_q1),
    .din18(sumBuf_18_q1),
    .din19(sumBuf_19_q1),
    .din20(sumBuf_20_q1),
    .din21(sumBuf_21_q1),
    .din22(tmp_285_fu_2400_p1),
    .dout(tmp_206_fu_2454_p24)
);

surfDetector_mux_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
surfDetector_mux_eOg_U77(
    .din0(sumBuf_0_q0),
    .din1(sumBuf_1_q0),
    .din2(sumBuf_2_q0),
    .din3(sumBuf_3_q0),
    .din4(sumBuf_4_q0),
    .din5(sumBuf_5_q0),
    .din6(sumBuf_6_q0),
    .din7(sumBuf_7_q0),
    .din8(sumBuf_8_q0),
    .din9(sumBuf_9_q0),
    .din10(sumBuf_10_q0),
    .din11(sumBuf_11_q0),
    .din12(sumBuf_12_q0),
    .din13(sumBuf_13_q0),
    .din14(sumBuf_14_q0),
    .din15(sumBuf_15_q0),
    .din16(sumBuf_16_q0),
    .din17(sumBuf_17_q0),
    .din18(sumBuf_18_q0),
    .din19(sumBuf_19_q0),
    .din20(sumBuf_20_q0),
    .din21(sumBuf_21_q0),
    .din22(tmp_304_fu_2761_p1),
    .dout(tmp_207_fu_2765_p24)
);

surfDetector_mux_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
surfDetector_mux_eOg_U78(
    .din0(sumBuf_0_q1),
    .din1(sumBuf_1_q1),
    .din2(sumBuf_2_q1),
    .din3(sumBuf_3_q1),
    .din4(sumBuf_4_q1),
    .din5(sumBuf_5_q1),
    .din6(sumBuf_6_q1),
    .din7(sumBuf_7_q1),
    .din8(sumBuf_8_q1),
    .din9(sumBuf_9_q1),
    .din10(sumBuf_10_q1),
    .din11(sumBuf_11_q1),
    .din12(sumBuf_12_q1),
    .din13(sumBuf_13_q1),
    .din14(sumBuf_14_q1),
    .din15(sumBuf_15_q1),
    .din16(sumBuf_16_q1),
    .din17(sumBuf_17_q1),
    .din18(sumBuf_18_q1),
    .din19(sumBuf_19_q1),
    .din20(sumBuf_20_q1),
    .din21(sumBuf_21_q1),
    .din22(tmp_304_fu_2761_p1),
    .dout(tmp_208_fu_2815_p24)
);

surfDetector_mux_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
surfDetector_mux_eOg_U79(
    .din0(sumBuf_0_q0),
    .din1(sumBuf_1_q0),
    .din2(sumBuf_2_q0),
    .din3(sumBuf_3_q0),
    .din4(sumBuf_4_q0),
    .din5(sumBuf_5_q0),
    .din6(sumBuf_6_q0),
    .din7(sumBuf_7_q0),
    .din8(sumBuf_8_q0),
    .din9(sumBuf_9_q0),
    .din10(sumBuf_10_q0),
    .din11(sumBuf_11_q0),
    .din12(sumBuf_12_q0),
    .din13(sumBuf_13_q0),
    .din14(sumBuf_14_q0),
    .din15(sumBuf_15_q0),
    .din16(sumBuf_16_q0),
    .din17(sumBuf_17_q0),
    .din18(sumBuf_18_q0),
    .din19(sumBuf_19_q0),
    .din20(sumBuf_20_q0),
    .din21(sumBuf_21_q0),
    .din22(tmp_323_fu_2932_p1),
    .dout(tmp_209_fu_2936_p24)
);

surfDetector_mux_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
surfDetector_mux_eOg_U80(
    .din0(sumBuf_0_q1),
    .din1(sumBuf_1_q1),
    .din2(sumBuf_2_q1),
    .din3(sumBuf_3_q1),
    .din4(sumBuf_4_q1),
    .din5(sumBuf_5_q1),
    .din6(sumBuf_6_q1),
    .din7(sumBuf_7_q1),
    .din8(sumBuf_8_q1),
    .din9(sumBuf_9_q1),
    .din10(sumBuf_10_q1),
    .din11(sumBuf_11_q1),
    .din12(sumBuf_12_q1),
    .din13(sumBuf_13_q1),
    .din14(sumBuf_14_q1),
    .din15(sumBuf_15_q1),
    .din16(sumBuf_16_q1),
    .din17(sumBuf_17_q1),
    .din18(sumBuf_18_q1),
    .din19(sumBuf_19_q1),
    .din20(sumBuf_20_q1),
    .din21(sumBuf_21_q1),
    .din22(tmp_323_fu_2932_p1),
    .dout(tmp_210_fu_2986_p24)
);

surfDetector_mux_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
surfDetector_mux_eOg_U81(
    .din0(sumBuf_0_q0),
    .din1(sumBuf_1_q0),
    .din2(sumBuf_2_q0),
    .din3(sumBuf_3_q0),
    .din4(sumBuf_4_q0),
    .din5(sumBuf_5_q0),
    .din6(sumBuf_6_q0),
    .din7(sumBuf_7_q0),
    .din8(sumBuf_8_q0),
    .din9(sumBuf_9_q0),
    .din10(sumBuf_10_q0),
    .din11(sumBuf_11_q0),
    .din12(sumBuf_12_q0),
    .din13(sumBuf_13_q0),
    .din14(sumBuf_14_q0),
    .din15(sumBuf_15_q0),
    .din16(sumBuf_16_q0),
    .din17(sumBuf_17_q0),
    .din18(sumBuf_18_q0),
    .din19(sumBuf_19_q0),
    .din20(sumBuf_20_q0),
    .din21(sumBuf_21_q0),
    .din22(tmp_342_fu_3293_p1),
    .dout(tmp_211_fu_3297_p24)
);

surfDetector_mux_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
surfDetector_mux_eOg_U82(
    .din0(sumBuf_0_q1),
    .din1(sumBuf_1_q1),
    .din2(sumBuf_2_q1),
    .din3(sumBuf_3_q1),
    .din4(sumBuf_4_q1),
    .din5(sumBuf_5_q1),
    .din6(sumBuf_6_q1),
    .din7(sumBuf_7_q1),
    .din8(sumBuf_8_q1),
    .din9(sumBuf_9_q1),
    .din10(sumBuf_10_q1),
    .din11(sumBuf_11_q1),
    .din12(sumBuf_12_q1),
    .din13(sumBuf_13_q1),
    .din14(sumBuf_14_q1),
    .din15(sumBuf_15_q1),
    .din16(sumBuf_16_q1),
    .din17(sumBuf_17_q1),
    .din18(sumBuf_18_q1),
    .din19(sumBuf_19_q1),
    .din20(sumBuf_20_q1),
    .din21(sumBuf_21_q1),
    .din22(tmp_342_fu_3293_p1),
    .dout(tmp_212_fu_3347_p24)
);

surfDetector_mux_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
surfDetector_mux_eOg_U83(
    .din0(sumBuf_0_q0),
    .din1(sumBuf_1_q0),
    .din2(sumBuf_2_q0),
    .din3(sumBuf_3_q0),
    .din4(sumBuf_4_q0),
    .din5(sumBuf_5_q0),
    .din6(sumBuf_6_q0),
    .din7(sumBuf_7_q0),
    .din8(sumBuf_8_q0),
    .din9(sumBuf_9_q0),
    .din10(sumBuf_10_q0),
    .din11(sumBuf_11_q0),
    .din12(sumBuf_12_q0),
    .din13(sumBuf_13_q0),
    .din14(sumBuf_14_q0),
    .din15(sumBuf_15_q0),
    .din16(sumBuf_16_q0),
    .din17(sumBuf_17_q0),
    .din18(sumBuf_18_q0),
    .din19(sumBuf_19_q0),
    .din20(sumBuf_20_q0),
    .din21(sumBuf_21_q0),
    .din22(tmp_361_fu_3464_p1),
    .dout(tmp_213_fu_3468_p24)
);

surfDetector_mux_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
surfDetector_mux_eOg_U84(
    .din0(sumBuf_0_q1),
    .din1(sumBuf_1_q1),
    .din2(sumBuf_2_q1),
    .din3(sumBuf_3_q1),
    .din4(sumBuf_4_q1),
    .din5(sumBuf_5_q1),
    .din6(sumBuf_6_q1),
    .din7(sumBuf_7_q1),
    .din8(sumBuf_8_q1),
    .din9(sumBuf_9_q1),
    .din10(sumBuf_10_q1),
    .din11(sumBuf_11_q1),
    .din12(sumBuf_12_q1),
    .din13(sumBuf_13_q1),
    .din14(sumBuf_14_q1),
    .din15(sumBuf_15_q1),
    .din16(sumBuf_16_q1),
    .din17(sumBuf_17_q1),
    .din18(sumBuf_18_q1),
    .din19(sumBuf_19_q1),
    .din20(sumBuf_20_q1),
    .din21(sumBuf_21_q1),
    .din22(tmp_361_fu_3464_p1),
    .dout(tmp_214_fu_3518_p24)
);

surfDetector_mux_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
surfDetector_mux_eOg_U85(
    .din0(sumBuf_0_q0),
    .din1(sumBuf_1_q0),
    .din2(sumBuf_2_q0),
    .din3(sumBuf_3_q0),
    .din4(sumBuf_4_q0),
    .din5(sumBuf_5_q0),
    .din6(sumBuf_6_q0),
    .din7(sumBuf_7_q0),
    .din8(sumBuf_8_q0),
    .din9(sumBuf_9_q0),
    .din10(sumBuf_10_q0),
    .din11(sumBuf_11_q0),
    .din12(sumBuf_12_q0),
    .din13(sumBuf_13_q0),
    .din14(sumBuf_14_q0),
    .din15(sumBuf_15_q0),
    .din16(sumBuf_16_q0),
    .din17(sumBuf_17_q0),
    .din18(sumBuf_18_q0),
    .din19(sumBuf_19_q0),
    .din20(sumBuf_20_q0),
    .din21(sumBuf_21_q0),
    .din22(tmp_380_fu_3817_p1),
    .dout(tmp_215_fu_3821_p24)
);

surfDetector_mux_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
surfDetector_mux_eOg_U86(
    .din0(sumBuf_0_q1),
    .din1(sumBuf_1_q1),
    .din2(sumBuf_2_q1),
    .din3(sumBuf_3_q1),
    .din4(sumBuf_4_q1),
    .din5(sumBuf_5_q1),
    .din6(sumBuf_6_q1),
    .din7(sumBuf_7_q1),
    .din8(sumBuf_8_q1),
    .din9(sumBuf_9_q1),
    .din10(sumBuf_10_q1),
    .din11(sumBuf_11_q1),
    .din12(sumBuf_12_q1),
    .din13(sumBuf_13_q1),
    .din14(sumBuf_14_q1),
    .din15(sumBuf_15_q1),
    .din16(sumBuf_16_q1),
    .din17(sumBuf_17_q1),
    .din18(sumBuf_18_q1),
    .din19(sumBuf_19_q1),
    .din20(sumBuf_20_q1),
    .din21(sumBuf_21_q1),
    .din22(tmp_380_fu_3817_p1),
    .dout(tmp_216_fu_3871_p24)
);

surfDetector_mux_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
surfDetector_mux_eOg_U87(
    .din0(sumBuf_0_q0),
    .din1(sumBuf_1_q0),
    .din2(sumBuf_2_q0),
    .din3(sumBuf_3_q0),
    .din4(sumBuf_4_q0),
    .din5(sumBuf_5_q0),
    .din6(sumBuf_6_q0),
    .din7(sumBuf_7_q0),
    .din8(sumBuf_8_q0),
    .din9(sumBuf_9_q0),
    .din10(sumBuf_10_q0),
    .din11(sumBuf_11_q0),
    .din12(sumBuf_12_q0),
    .din13(sumBuf_13_q0),
    .din14(sumBuf_14_q0),
    .din15(sumBuf_15_q0),
    .din16(sumBuf_16_q0),
    .din17(sumBuf_17_q0),
    .din18(sumBuf_18_q0),
    .din19(sumBuf_19_q0),
    .din20(sumBuf_20_q0),
    .din21(sumBuf_21_q0),
    .din22(tmp_399_fu_3988_p1),
    .dout(tmp_217_fu_3992_p24)
);

surfDetector_mux_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
surfDetector_mux_eOg_U88(
    .din0(sumBuf_0_q1),
    .din1(sumBuf_1_q1),
    .din2(sumBuf_2_q1),
    .din3(sumBuf_3_q1),
    .din4(sumBuf_4_q1),
    .din5(sumBuf_5_q1),
    .din6(sumBuf_6_q1),
    .din7(sumBuf_7_q1),
    .din8(sumBuf_8_q1),
    .din9(sumBuf_9_q1),
    .din10(sumBuf_10_q1),
    .din11(sumBuf_11_q1),
    .din12(sumBuf_12_q1),
    .din13(sumBuf_13_q1),
    .din14(sumBuf_14_q1),
    .din15(sumBuf_15_q1),
    .din16(sumBuf_16_q1),
    .din17(sumBuf_17_q1),
    .din18(sumBuf_18_q1),
    .din19(sumBuf_19_q1),
    .din20(sumBuf_20_q1),
    .din21(sumBuf_21_q1),
    .din22(tmp_399_fu_3988_p1),
    .dout(tmp_218_fu_4042_p24)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter6 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter7 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_port_reg_box_0_4_read <= box_0_4_read;
        ap_port_reg_box_1_0_read <= box_1_0_read;
        ap_port_reg_box_1_1_read <= box_1_1_read;
        ap_port_reg_box_1_2_read <= box_1_2_read;
        ap_port_reg_box_1_3_read <= box_1_3_read;
        ap_port_reg_box_1_4_read <= box_1_4_read;
        ap_port_reg_box_2_0_read <= box_2_0_read;
        ap_port_reg_box_2_1_read <= box_2_1_read;
        ap_port_reg_box_2_2_read <= box_2_2_read;
        ap_port_reg_box_2_3_read <= box_2_3_read;
        ap_port_reg_box_2_4_read <= box_2_4_read;
        ap_port_reg_box_3_0_read <= box_3_0_read;
        ap_port_reg_box_3_1_read <= box_3_1_read;
        ap_port_reg_box_3_2_read <= box_3_2_read;
        ap_port_reg_box_3_3_read <= box_3_3_read;
        ap_port_reg_box_3_4_read <= box_3_4_read;
        ap_port_reg_cOffset <= cOffset;
        ap_port_reg_rOffset <= rOffset;
        ap_port_reg_sumBufIndex_V <= sumBufIndex_V;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        box_0_4_read_1_reg_4759 <= ap_port_reg_box_0_4_read;
        box_0_4_read_1_reg_4759_pp0_iter1_reg <= box_0_4_read_1_reg_4759;
        box_1_4_read_1_reg_4754 <= ap_port_reg_box_1_4_read;
        box_1_4_read_1_reg_4754_pp0_iter1_reg <= box_1_4_read_1_reg_4754;
        box_2_4_read_1_reg_4749 <= ap_port_reg_box_2_4_read;
        box_2_4_read_1_reg_4749_pp0_iter1_reg <= box_2_4_read_1_reg_4749;
        box_3_4_read_1_reg_4744 <= ap_port_reg_box_3_4_read;
        box_3_4_read_1_reg_4744_pp0_iter1_reg <= box_3_4_read_1_reg_4744;
        tmp_150_1_reg_5421_pp0_iter3_reg <= tmp_150_1_reg_5421;
        tmp_207_reg_4769 <= tmp_207_fu_2765_p24;
        tmp_208_reg_4774 <= tmp_208_fu_2815_p24;
        tmp_209_reg_4779 <= tmp_209_fu_2936_p24;
        tmp_210_reg_4784 <= tmp_210_fu_2986_p24;
        tmp_326_reg_4789 <= tmp_326_fu_3096_p2;
        tmp_327_reg_4796[7 : 3] <= tmp_327_fu_3102_p3[7 : 3];
        tmp_328_reg_4803[7 : 3] <= tmp_328_fu_3110_p1[7 : 3];
        tmp_331_reg_4809[7 : 3] <= tmp_331_fu_3114_p2[7 : 3];
        tmp_345_reg_5034 <= tmp_345_fu_3180_p2;
        tmp_346_reg_5041[7 : 3] <= tmp_346_fu_3186_p3[7 : 3];
        tmp_347_reg_5048[7 : 3] <= tmp_347_fu_3194_p1[7 : 3];
        tmp_350_reg_5054[7 : 3] <= tmp_350_fu_3198_p2[7 : 3];
        tmp_362_reg_5059 <= tmp_362_fu_3204_p1;
        tmp_381_reg_5065 <= tmp_381_fu_3208_p1;
        tmp_70_reg_4764 <= tmp_70_fu_2689_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cOffset_cast_reg_4118[10 : 0] <= cOffset_cast_fu_1954_p1[10 : 0];
        tmp_148_2_reg_5366 <= tmp_148_2_fu_3745_p2;
        tmp_150_3_reg_5431_pp0_iter4_reg <= tmp_150_3_reg_5431;
        tmp_150_3_reg_5431_pp0_iter5_reg <= tmp_150_3_reg_5431_pp0_iter4_reg;
        tmp_150_3_reg_5431_pp0_iter6_reg <= tmp_150_3_reg_5431_pp0_iter5_reg;
        tmp_215_reg_5371 <= tmp_215_fu_3821_p24;
        tmp_216_reg_5376 <= tmp_216_fu_3871_p24;
        tmp_217_reg_5381 <= tmp_217_fu_3992_p24;
        tmp_218_reg_5386 <= tmp_218_fu_4042_p24;
        tmp_250_reg_4144 <= tmp_250_fu_2040_p2;
        tmp_251_reg_4151[7 : 3] <= tmp_251_fu_2046_p3[7 : 3];
        tmp_252_reg_4158[7 : 3] <= tmp_252_fu_2054_p1[7 : 3];
        tmp_255_reg_4164[7 : 3] <= tmp_255_fu_2058_p2[7 : 3];
        tmp_269_reg_4389 <= tmp_269_fu_2126_p2;
        tmp_270_reg_4396[7 : 3] <= tmp_270_fu_2132_p3[7 : 3];
        tmp_271_reg_4403[7 : 3] <= tmp_271_fu_2140_p1[7 : 3];
        tmp_274_reg_4409[7 : 3] <= tmp_274_fu_2144_p2[7 : 3];
        tmp_286_reg_4414 <= tmp_286_fu_2150_p1;
        tmp_305_reg_4420 <= tmp_305_fu_2154_p1;
        tmp_49_cast_reg_4134[10 : 0] <= tmp_49_cast_fu_2000_p1[10 : 0];
        tmp_reg_4124[9 : 0] <= tmp_fu_1960_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        d_1_1_reg_5441 <= grp_fu_1912_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        d_1_2_reg_5446 <= grp_fu_1912_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        d_1_reg_5436 <= grp_fu_1912_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        reg_1924 <= grp_p_hls_fptosi_float_i_fu_1876_ap_return;
        reg_1928 <= grp_p_hls_fptosi_float_i_fu_1888_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        sumBufIndex_V_read_reg_4426 <= ap_port_reg_sumBufIndex_V;
        tmp_148_3_reg_5391 <= tmp_148_3_fu_4101_p2;
        tmp_203_reg_4442 <= tmp_203_fu_2231_p24;
        tmp_204_reg_4447 <= tmp_204_fu_2281_p24;
        tmp_205_reg_4452 <= tmp_205_fu_2404_p24;
        tmp_206_reg_4457 <= tmp_206_fu_2454_p24;
        tmp_288_reg_4462 <= tmp_288_fu_2564_p2;
        tmp_289_reg_4469[7 : 3] <= tmp_289_fu_2570_p3[7 : 3];
        tmp_290_reg_4476[7 : 3] <= tmp_290_fu_2578_p1[7 : 3];
        tmp_293_reg_4482[7 : 3] <= tmp_293_fu_2582_p2[7 : 3];
        tmp_307_reg_4707 <= tmp_307_fu_2648_p2;
        tmp_308_reg_4714[7 : 3] <= tmp_308_fu_2654_p3[7 : 3];
        tmp_309_reg_4721[7 : 3] <= tmp_309_fu_2662_p1[7 : 3];
        tmp_312_reg_4727[7 : 3] <= tmp_312_fu_2666_p2[7 : 3];
        tmp_324_reg_4732 <= tmp_324_fu_2672_p1;
        tmp_343_reg_4738 <= tmp_343_fu_2676_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_148_1_reg_5071 <= tmp_148_1_fu_3221_p2;
        tmp_150_2_reg_5426_pp0_iter4_reg <= tmp_150_2_reg_5426;
        tmp_150_2_reg_5426_pp0_iter5_reg <= tmp_150_2_reg_5426_pp0_iter4_reg;
        tmp_211_reg_5076 <= tmp_211_fu_3297_p24;
        tmp_212_reg_5081 <= tmp_212_fu_3347_p24;
        tmp_213_reg_5086 <= tmp_213_fu_3468_p24;
        tmp_214_reg_5091 <= tmp_214_fu_3518_p24;
        tmp_248_reg_4106 <= tmp_248_fu_1942_p1;
        tmp_267_reg_4112 <= tmp_267_fu_1946_p1;
        tmp_364_reg_5096 <= tmp_364_fu_3628_p2;
        tmp_365_reg_5103[7 : 3] <= tmp_365_fu_3634_p3[7 : 3];
        tmp_366_reg_5110[7 : 3] <= tmp_366_fu_3642_p1[7 : 3];
        tmp_369_reg_5116[7 : 3] <= tmp_369_fu_3646_p2[7 : 3];
        tmp_383_reg_5341 <= tmp_383_fu_3712_p2;
        tmp_384_reg_5348[7 : 3] <= tmp_384_fu_3718_p3[7 : 3];
        tmp_385_reg_5355[7 : 3] <= tmp_385_fu_3726_p1[7 : 3];
        tmp_388_reg_5361[7 : 3] <= tmp_388_fu_3730_p2[7 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_149_1_reg_5401 <= grp_fu_1921_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_149_2_reg_5406 <= grp_fu_1921_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_149_3_reg_5416 <= grp_fu_1921_p1;
        tmp_72_reg_5411 <= grp_fu_1917_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        tmp_150_1_reg_5421 <= grp_fu_1917_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_150_2_reg_5426 <= grp_fu_1917_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_150_3_reg_5431 <= grp_fu_1917_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        tmp_71_reg_5396 <= grp_fu_1921_p1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_start == 1'b0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to6 = 1'b1;
    end else begin
        ap_idle_pp0_0to6 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to7 = 1'b1;
    end else begin
        ap_idle_pp0_1to7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to6 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))))) begin
        grp_fu_1912_ce = 1'b1;
    end else begin
        grp_fu_1912_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1912_p0 = d_1_2_reg_5446;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1912_p0 = d_1_1_reg_5441;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1912_p0 = d_1_reg_5436;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_1912_p0 = tmp_72_reg_5411;
    end else begin
        grp_fu_1912_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1912_p1 = tmp_150_3_reg_5431_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1912_p1 = tmp_150_2_reg_5426_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1912_p1 = tmp_150_1_reg_5421_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_1912_p1 = 32'd0;
    end else begin
        grp_fu_1912_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))))) begin
        grp_fu_1917_ce = 1'b1;
    end else begin
        grp_fu_1917_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_1917_p0 = tmp_149_3_reg_5416;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1917_p0 = tmp_149_2_reg_5406;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1917_p0 = tmp_149_1_reg_5401;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1917_p0 = tmp_71_reg_5396;
        end else begin
            grp_fu_1917_p0 = 'bx;
        end
    end else begin
        grp_fu_1917_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_1917_p1 = box_3_4_read_1_reg_4744_pp0_iter1_reg;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1917_p1 = box_2_4_read_1_reg_4749_pp0_iter1_reg;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1917_p1 = box_1_4_read_1_reg_4754_pp0_iter1_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1917_p1 = box_0_4_read_1_reg_4759_pp0_iter1_reg;
        end else begin
            grp_fu_1917_p1 = 'bx;
        end
    end else begin
        grp_fu_1917_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))))) begin
        grp_fu_1921_ce = 1'b1;
    end else begin
        grp_fu_1921_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_1921_p0 = tmp_148_3_reg_5391;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1921_p0 = tmp_148_2_reg_5366;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1921_p0 = tmp_148_1_reg_5071;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1921_p0 = tmp_70_reg_4764;
        end else begin
            grp_fu_1921_p0 = 'bx;
        end
    end else begin
        grp_fu_1921_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1932_p0 = cOffset_cast_reg_4118;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1932_p0 = cOffset_cast_fu_1954_p1;
    end else begin
        grp_fu_1932_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1937_p0 = cOffset_cast_reg_4118;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1937_p0 = cOffset_cast_fu_1954_p1;
    end else begin
        grp_fu_1937_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_p_hls_fptosi_float_i_fu_1876_x = ap_port_reg_box_3_2_read;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_p_hls_fptosi_float_i_fu_1876_x = ap_port_reg_box_2_2_read;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_p_hls_fptosi_float_i_fu_1876_x = ap_port_reg_box_1_2_read;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_p_hls_fptosi_float_i_fu_1876_x = box_0_2_read;
        end else begin
            grp_p_hls_fptosi_float_i_fu_1876_x = 'bx;
        end
    end else begin
        grp_p_hls_fptosi_float_i_fu_1876_x = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_p_hls_fptosi_float_i_fu_1882_x = ap_port_reg_box_3_3_read;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_p_hls_fptosi_float_i_fu_1882_x = ap_port_reg_box_2_3_read;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_p_hls_fptosi_float_i_fu_1882_x = ap_port_reg_box_1_3_read;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_p_hls_fptosi_float_i_fu_1882_x = box_0_3_read;
        end else begin
            grp_p_hls_fptosi_float_i_fu_1882_x = 'bx;
        end
    end else begin
        grp_p_hls_fptosi_float_i_fu_1882_x = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_p_hls_fptosi_float_i_fu_1888_x = ap_port_reg_box_3_0_read;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_p_hls_fptosi_float_i_fu_1888_x = ap_port_reg_box_2_0_read;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_p_hls_fptosi_float_i_fu_1888_x = ap_port_reg_box_1_0_read;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_p_hls_fptosi_float_i_fu_1888_x = box_0_0_read;
        end else begin
            grp_p_hls_fptosi_float_i_fu_1888_x = 'bx;
        end
    end else begin
        grp_p_hls_fptosi_float_i_fu_1888_x = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_p_hls_fptosi_float_i_fu_1894_x = ap_port_reg_box_3_1_read;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_p_hls_fptosi_float_i_fu_1894_x = ap_port_reg_box_2_1_read;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_p_hls_fptosi_float_i_fu_1894_x = ap_port_reg_box_1_1_read;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_p_hls_fptosi_float_i_fu_1894_x = box_0_1_read;
        end else begin
            grp_p_hls_fptosi_float_i_fu_1894_x = 'bx;
        end
    end else begin
        grp_p_hls_fptosi_float_i_fu_1894_x = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_0_address0 = tmp_112_3_fu_3568_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_0_address0 = tmp_112_2_fu_3036_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_0_address0 = tmp_112_1_fu_2504_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_0_address0 = tmp_51_fu_1968_p1;
    end else begin
        sumBuf_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_0_address1 = tmp_121_3_fu_3652_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_0_address1 = tmp_121_2_fu_3120_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_0_address1 = tmp_121_1_fu_2588_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_0_address1 = tmp_60_fu_2064_p1;
    end else begin
        sumBuf_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_0_ce0 = 1'b1;
    end else begin
        sumBuf_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_0_ce1 = 1'b1;
    end else begin
        sumBuf_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_10_address0 = tmp_112_3_fu_3568_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_10_address0 = tmp_112_2_fu_3036_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_10_address0 = tmp_112_1_fu_2504_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_10_address0 = tmp_51_fu_1968_p1;
    end else begin
        sumBuf_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_10_address1 = tmp_121_3_fu_3652_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_10_address1 = tmp_121_2_fu_3120_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_10_address1 = tmp_121_1_fu_2588_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_10_address1 = tmp_60_fu_2064_p1;
    end else begin
        sumBuf_10_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_10_ce0 = 1'b1;
    end else begin
        sumBuf_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_10_ce1 = 1'b1;
    end else begin
        sumBuf_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_11_address0 = tmp_112_3_fu_3568_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_11_address0 = tmp_112_2_fu_3036_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_11_address0 = tmp_112_1_fu_2504_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_11_address0 = tmp_51_fu_1968_p1;
    end else begin
        sumBuf_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_11_address1 = tmp_121_3_fu_3652_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_11_address1 = tmp_121_2_fu_3120_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_11_address1 = tmp_121_1_fu_2588_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_11_address1 = tmp_60_fu_2064_p1;
    end else begin
        sumBuf_11_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_11_ce0 = 1'b1;
    end else begin
        sumBuf_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_11_ce1 = 1'b1;
    end else begin
        sumBuf_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_12_address0 = tmp_112_3_fu_3568_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_12_address0 = tmp_112_2_fu_3036_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_12_address0 = tmp_112_1_fu_2504_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_12_address0 = tmp_51_fu_1968_p1;
    end else begin
        sumBuf_12_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_12_address1 = tmp_121_3_fu_3652_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_12_address1 = tmp_121_2_fu_3120_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_12_address1 = tmp_121_1_fu_2588_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_12_address1 = tmp_60_fu_2064_p1;
    end else begin
        sumBuf_12_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_12_ce0 = 1'b1;
    end else begin
        sumBuf_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_12_ce1 = 1'b1;
    end else begin
        sumBuf_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_13_address0 = tmp_112_3_fu_3568_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_13_address0 = tmp_112_2_fu_3036_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_13_address0 = tmp_112_1_fu_2504_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_13_address0 = tmp_51_fu_1968_p1;
    end else begin
        sumBuf_13_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_13_address1 = tmp_121_3_fu_3652_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_13_address1 = tmp_121_2_fu_3120_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_13_address1 = tmp_121_1_fu_2588_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_13_address1 = tmp_60_fu_2064_p1;
    end else begin
        sumBuf_13_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_13_ce0 = 1'b1;
    end else begin
        sumBuf_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_13_ce1 = 1'b1;
    end else begin
        sumBuf_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_14_address0 = tmp_112_3_fu_3568_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_14_address0 = tmp_112_2_fu_3036_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_14_address0 = tmp_112_1_fu_2504_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_14_address0 = tmp_51_fu_1968_p1;
    end else begin
        sumBuf_14_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_14_address1 = tmp_121_3_fu_3652_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_14_address1 = tmp_121_2_fu_3120_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_14_address1 = tmp_121_1_fu_2588_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_14_address1 = tmp_60_fu_2064_p1;
    end else begin
        sumBuf_14_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_14_ce0 = 1'b1;
    end else begin
        sumBuf_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_14_ce1 = 1'b1;
    end else begin
        sumBuf_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_15_address0 = tmp_112_3_fu_3568_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_15_address0 = tmp_112_2_fu_3036_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_15_address0 = tmp_112_1_fu_2504_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_15_address0 = tmp_51_fu_1968_p1;
    end else begin
        sumBuf_15_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_15_address1 = tmp_121_3_fu_3652_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_15_address1 = tmp_121_2_fu_3120_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_15_address1 = tmp_121_1_fu_2588_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_15_address1 = tmp_60_fu_2064_p1;
    end else begin
        sumBuf_15_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_15_ce0 = 1'b1;
    end else begin
        sumBuf_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_15_ce1 = 1'b1;
    end else begin
        sumBuf_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_16_address0 = tmp_112_3_fu_3568_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_16_address0 = tmp_112_2_fu_3036_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_16_address0 = tmp_112_1_fu_2504_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_16_address0 = tmp_51_fu_1968_p1;
    end else begin
        sumBuf_16_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_16_address1 = tmp_121_3_fu_3652_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_16_address1 = tmp_121_2_fu_3120_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_16_address1 = tmp_121_1_fu_2588_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_16_address1 = tmp_60_fu_2064_p1;
    end else begin
        sumBuf_16_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_16_ce0 = 1'b1;
    end else begin
        sumBuf_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_16_ce1 = 1'b1;
    end else begin
        sumBuf_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_17_address0 = tmp_112_3_fu_3568_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_17_address0 = tmp_112_2_fu_3036_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_17_address0 = tmp_112_1_fu_2504_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_17_address0 = tmp_51_fu_1968_p1;
    end else begin
        sumBuf_17_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_17_address1 = tmp_121_3_fu_3652_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_17_address1 = tmp_121_2_fu_3120_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_17_address1 = tmp_121_1_fu_2588_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_17_address1 = tmp_60_fu_2064_p1;
    end else begin
        sumBuf_17_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_17_ce0 = 1'b1;
    end else begin
        sumBuf_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_17_ce1 = 1'b1;
    end else begin
        sumBuf_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_18_address0 = tmp_112_3_fu_3568_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_18_address0 = tmp_112_2_fu_3036_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_18_address0 = tmp_112_1_fu_2504_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_18_address0 = tmp_51_fu_1968_p1;
    end else begin
        sumBuf_18_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_18_address1 = tmp_121_3_fu_3652_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_18_address1 = tmp_121_2_fu_3120_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_18_address1 = tmp_121_1_fu_2588_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_18_address1 = tmp_60_fu_2064_p1;
    end else begin
        sumBuf_18_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_18_ce0 = 1'b1;
    end else begin
        sumBuf_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_18_ce1 = 1'b1;
    end else begin
        sumBuf_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_19_address0 = tmp_112_3_fu_3568_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_19_address0 = tmp_112_2_fu_3036_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_19_address0 = tmp_112_1_fu_2504_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_19_address0 = tmp_51_fu_1968_p1;
    end else begin
        sumBuf_19_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_19_address1 = tmp_121_3_fu_3652_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_19_address1 = tmp_121_2_fu_3120_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_19_address1 = tmp_121_1_fu_2588_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_19_address1 = tmp_60_fu_2064_p1;
    end else begin
        sumBuf_19_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_19_ce0 = 1'b1;
    end else begin
        sumBuf_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_19_ce1 = 1'b1;
    end else begin
        sumBuf_19_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_1_address0 = tmp_112_3_fu_3568_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_1_address0 = tmp_112_2_fu_3036_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_1_address0 = tmp_112_1_fu_2504_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_1_address0 = tmp_51_fu_1968_p1;
    end else begin
        sumBuf_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_1_address1 = tmp_121_3_fu_3652_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_1_address1 = tmp_121_2_fu_3120_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_1_address1 = tmp_121_1_fu_2588_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_1_address1 = tmp_60_fu_2064_p1;
    end else begin
        sumBuf_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_1_ce0 = 1'b1;
    end else begin
        sumBuf_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_1_ce1 = 1'b1;
    end else begin
        sumBuf_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_20_address0 = tmp_112_3_fu_3568_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_20_address0 = tmp_112_2_fu_3036_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_20_address0 = tmp_112_1_fu_2504_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_20_address0 = tmp_51_fu_1968_p1;
    end else begin
        sumBuf_20_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_20_address1 = tmp_121_3_fu_3652_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_20_address1 = tmp_121_2_fu_3120_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_20_address1 = tmp_121_1_fu_2588_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_20_address1 = tmp_60_fu_2064_p1;
    end else begin
        sumBuf_20_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_20_ce0 = 1'b1;
    end else begin
        sumBuf_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_20_ce1 = 1'b1;
    end else begin
        sumBuf_20_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_21_address0 = tmp_112_3_fu_3568_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_21_address0 = tmp_112_2_fu_3036_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_21_address0 = tmp_112_1_fu_2504_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_21_address0 = tmp_51_fu_1968_p1;
    end else begin
        sumBuf_21_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_21_address1 = tmp_121_3_fu_3652_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_21_address1 = tmp_121_2_fu_3120_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_21_address1 = tmp_121_1_fu_2588_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_21_address1 = tmp_60_fu_2064_p1;
    end else begin
        sumBuf_21_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_21_ce0 = 1'b1;
    end else begin
        sumBuf_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_21_ce1 = 1'b1;
    end else begin
        sumBuf_21_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_2_address0 = tmp_112_3_fu_3568_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_2_address0 = tmp_112_2_fu_3036_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_2_address0 = tmp_112_1_fu_2504_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_2_address0 = tmp_51_fu_1968_p1;
    end else begin
        sumBuf_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_2_address1 = tmp_121_3_fu_3652_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_2_address1 = tmp_121_2_fu_3120_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_2_address1 = tmp_121_1_fu_2588_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_2_address1 = tmp_60_fu_2064_p1;
    end else begin
        sumBuf_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_2_ce0 = 1'b1;
    end else begin
        sumBuf_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_2_ce1 = 1'b1;
    end else begin
        sumBuf_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_3_address0 = tmp_112_3_fu_3568_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_3_address0 = tmp_112_2_fu_3036_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_3_address0 = tmp_112_1_fu_2504_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_3_address0 = tmp_51_fu_1968_p1;
    end else begin
        sumBuf_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_3_address1 = tmp_121_3_fu_3652_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_3_address1 = tmp_121_2_fu_3120_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_3_address1 = tmp_121_1_fu_2588_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_3_address1 = tmp_60_fu_2064_p1;
    end else begin
        sumBuf_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_3_ce0 = 1'b1;
    end else begin
        sumBuf_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_3_ce1 = 1'b1;
    end else begin
        sumBuf_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_4_address0 = tmp_112_3_fu_3568_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_4_address0 = tmp_112_2_fu_3036_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_4_address0 = tmp_112_1_fu_2504_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_4_address0 = tmp_51_fu_1968_p1;
    end else begin
        sumBuf_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_4_address1 = tmp_121_3_fu_3652_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_4_address1 = tmp_121_2_fu_3120_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_4_address1 = tmp_121_1_fu_2588_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_4_address1 = tmp_60_fu_2064_p1;
    end else begin
        sumBuf_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_4_ce0 = 1'b1;
    end else begin
        sumBuf_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_4_ce1 = 1'b1;
    end else begin
        sumBuf_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_5_address0 = tmp_112_3_fu_3568_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_5_address0 = tmp_112_2_fu_3036_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_5_address0 = tmp_112_1_fu_2504_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_5_address0 = tmp_51_fu_1968_p1;
    end else begin
        sumBuf_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_5_address1 = tmp_121_3_fu_3652_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_5_address1 = tmp_121_2_fu_3120_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_5_address1 = tmp_121_1_fu_2588_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_5_address1 = tmp_60_fu_2064_p1;
    end else begin
        sumBuf_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_5_ce0 = 1'b1;
    end else begin
        sumBuf_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_5_ce1 = 1'b1;
    end else begin
        sumBuf_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_6_address0 = tmp_112_3_fu_3568_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_6_address0 = tmp_112_2_fu_3036_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_6_address0 = tmp_112_1_fu_2504_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_6_address0 = tmp_51_fu_1968_p1;
    end else begin
        sumBuf_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_6_address1 = tmp_121_3_fu_3652_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_6_address1 = tmp_121_2_fu_3120_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_6_address1 = tmp_121_1_fu_2588_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_6_address1 = tmp_60_fu_2064_p1;
    end else begin
        sumBuf_6_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_6_ce0 = 1'b1;
    end else begin
        sumBuf_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_6_ce1 = 1'b1;
    end else begin
        sumBuf_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_7_address0 = tmp_112_3_fu_3568_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_7_address0 = tmp_112_2_fu_3036_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_7_address0 = tmp_112_1_fu_2504_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_7_address0 = tmp_51_fu_1968_p1;
    end else begin
        sumBuf_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_7_address1 = tmp_121_3_fu_3652_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_7_address1 = tmp_121_2_fu_3120_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_7_address1 = tmp_121_1_fu_2588_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_7_address1 = tmp_60_fu_2064_p1;
    end else begin
        sumBuf_7_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_7_ce0 = 1'b1;
    end else begin
        sumBuf_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_7_ce1 = 1'b1;
    end else begin
        sumBuf_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_8_address0 = tmp_112_3_fu_3568_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_8_address0 = tmp_112_2_fu_3036_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_8_address0 = tmp_112_1_fu_2504_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_8_address0 = tmp_51_fu_1968_p1;
    end else begin
        sumBuf_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_8_address1 = tmp_121_3_fu_3652_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_8_address1 = tmp_121_2_fu_3120_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_8_address1 = tmp_121_1_fu_2588_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_8_address1 = tmp_60_fu_2064_p1;
    end else begin
        sumBuf_8_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_8_ce0 = 1'b1;
    end else begin
        sumBuf_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_8_ce1 = 1'b1;
    end else begin
        sumBuf_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_9_address0 = tmp_112_3_fu_3568_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_9_address0 = tmp_112_2_fu_3036_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_9_address0 = tmp_112_1_fu_2504_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_9_address0 = tmp_51_fu_1968_p1;
    end else begin
        sumBuf_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_9_address1 = tmp_121_3_fu_3652_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_9_address1 = tmp_121_2_fu_3120_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_9_address1 = tmp_121_1_fu_2588_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_9_address1 = tmp_60_fu_2064_p1;
    end else begin
        sumBuf_9_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_9_ce0 = 1'b1;
    end else begin
        sumBuf_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_9_ce1 = 1'b1;
    end else begin
        sumBuf_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start == 1'b0) & (ap_idle_pp0_1to7 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_reset_idle_pp0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Hi_assign_2_1_fu_2626_p2 = ($signed(tmp_133_1_fu_2618_p3) + $signed(32'd4294967295));

assign Hi_assign_2_2_fu_3158_p2 = ($signed(tmp_133_2_fu_3150_p3) + $signed(32'd4294967295));

assign Hi_assign_2_3_fu_3690_p2 = ($signed(tmp_133_3_fu_3682_p3) + $signed(32'd4294967295));

assign Hi_assign_2_fu_2103_p2 = ($signed(tmp_65_fu_2095_p3) + $signed(32'd4294967295));

assign Hi_assign_4_fu_3074_p2 = ($signed(tmp_115_2_fu_3066_p3) + $signed(32'd4294967295));

assign Hi_assign_5_fu_3606_p2 = ($signed(tmp_115_3_fu_3598_p3) + $signed(32'd4294967295));

assign Hi_assign_fu_2017_p2 = ($signed(tmp_55_fu_2009_p3) + $signed(32'd4294967295));

assign Hi_assign_s_fu_2542_p2 = ($signed(tmp_115_1_fu_2534_p3) + $signed(32'd4294967295));

assign Lo_assign_2_1_fu_2640_p3 = {{tmp_13515_1_fu_2632_p2}, {3'd0}};

assign Lo_assign_2_2_fu_3172_p3 = {{tmp_13515_2_fu_3164_p2}, {3'd0}};

assign Lo_assign_2_3_fu_3704_p3 = {{tmp_13515_3_fu_3696_p2}, {3'd0}};

assign Lo_assign_2_fu_2118_p3 = {{tmp_66_fu_2109_p2}, {3'd0}};

assign Lo_assign_4_fu_3088_p3 = {{tmp_11723_2_fu_3080_p2}, {3'd0}};

assign Lo_assign_5_fu_3620_p3 = {{tmp_11723_3_fu_3612_p2}, {3'd0}};

assign Lo_assign_fu_2032_p3 = {{tmp_56_fu_2023_p2}, {3'd0}};

assign Lo_assign_s_fu_2556_p3 = {{tmp_11723_1_fu_2548_p2}, {3'd0}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b0 == ap_ce) | ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_subdone = (1'b0 == ap_ce);
end

assign ap_block_state10_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state20_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage3_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage2_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage3_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_return = grp_fu_1912_p2;

assign cOffset_cast_fu_1954_p1 = ap_port_reg_cOffset;

assign grp_fu_1932_p2 = (grp_fu_1932_p0 + reg_1924);

assign grp_fu_1937_p2 = (grp_fu_1937_p0 + reg_1928);

assign rOffset_cast_fu_1950_p1 = $signed(ap_port_reg_rOffset);

assign tmp_112_1_fu_2504_p1 = $signed(grp_fu_1932_p2);

assign tmp_112_2_fu_3036_p1 = $signed(grp_fu_1932_p2);

assign tmp_112_3_fu_3568_p1 = $signed(grp_fu_1932_p2);

assign tmp_11425_1_fu_2530_p2 = (tmp_286_reg_4414 + tmp_49_cast_reg_4134);

assign tmp_11425_2_fu_3062_p2 = (tmp_324_reg_4732 + tmp_49_cast_reg_4134);

assign tmp_11425_3_fu_3594_p2 = (tmp_362_reg_5059 + tmp_49_cast_reg_4134);

assign tmp_115_1_fu_2534_p3 = {{tmp_11425_1_fu_2530_p2}, {3'd0}};

assign tmp_115_2_fu_3066_p3 = {{tmp_11425_2_fu_3062_p2}, {3'd0}};

assign tmp_115_3_fu_3598_p3 = {{tmp_11425_3_fu_3594_p2}, {3'd0}};

assign tmp_11723_1_fu_2548_p2 = (tmp_reg_4124 + tmp_286_reg_4414);

assign tmp_11723_2_fu_3080_p2 = (tmp_reg_4124 + tmp_324_reg_4732);

assign tmp_11723_3_fu_3612_p2 = (tmp_reg_4124 + tmp_362_reg_5059);

assign tmp_121_1_fu_2588_p1 = $signed(grp_fu_1937_p2);

assign tmp_121_2_fu_3120_p1 = $signed(grp_fu_1937_p2);

assign tmp_121_3_fu_3652_p1 = $signed(grp_fu_1937_p2);

assign tmp_13217_1_fu_2614_p2 = (tmp_305_reg_4420 + tmp_49_cast_reg_4134);

assign tmp_13217_2_fu_3146_p2 = (tmp_343_reg_4738 + tmp_49_cast_reg_4134);

assign tmp_13217_3_fu_3678_p2 = (tmp_381_reg_5065 + tmp_49_cast_reg_4134);

assign tmp_133_1_fu_2618_p3 = {{tmp_13217_1_fu_2614_p2}, {3'd0}};

assign tmp_133_2_fu_3150_p3 = {{tmp_13217_2_fu_3146_p2}, {3'd0}};

assign tmp_133_3_fu_3682_p3 = {{tmp_13217_3_fu_3678_p2}, {3'd0}};

assign tmp_13515_1_fu_2632_p2 = (tmp_reg_4124 + tmp_305_reg_4420);

assign tmp_13515_2_fu_3164_p2 = (tmp_reg_4124 + tmp_343_reg_4738);

assign tmp_13515_3_fu_3696_p2 = (tmp_reg_4124 + tmp_381_reg_5065);

assign tmp_146_1_fu_3212_p2 = (tmp_207_reg_4769 - tmp_208_reg_4774);

assign tmp_146_2_fu_3736_p2 = (tmp_211_reg_5076 - tmp_212_reg_5081);

assign tmp_146_3_fu_4092_p2 = (tmp_215_reg_5371 - tmp_216_reg_5376);

assign tmp_147_1_fu_3216_p2 = (tmp_146_1_fu_3212_p2 - tmp_209_reg_4779);

assign tmp_147_2_fu_3740_p2 = (tmp_146_2_fu_3736_p2 - tmp_213_reg_5086);

assign tmp_147_3_fu_4096_p2 = (tmp_146_3_fu_4092_p2 - tmp_217_reg_5381);

assign tmp_148_1_fu_3221_p2 = (tmp_210_reg_4784 + tmp_147_1_fu_3216_p2);

assign tmp_148_2_fu_3745_p2 = (tmp_214_reg_5091 + tmp_147_2_fu_3740_p2);

assign tmp_148_3_fu_4101_p2 = (tmp_218_reg_5386 + tmp_147_3_fu_4096_p2);

assign tmp_248_fu_1942_p1 = grp_p_hls_fptosi_float_i_fu_1882_ap_return[28:0];

assign tmp_249_fu_2028_p1 = tmp_56_fu_2023_p2[4:0];

assign tmp_250_fu_2040_p2 = ((Lo_assign_fu_2032_p3 > Hi_assign_fu_2017_p2) ? 1'b1 : 1'b0);

assign tmp_251_fu_2046_p3 = {{tmp_249_fu_2028_p1}, {3'd0}};

assign tmp_252_fu_2054_p1 = Hi_assign_fu_2017_p2[7:0];

integer ap_tvar_int_0;

always @ (ap_port_reg_sumBufIndex_V) begin
    for (ap_tvar_int_0 = 176 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 175 - 0) begin
            tmp_253_fu_2158_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_253_fu_2158_p4[ap_tvar_int_0] = ap_port_reg_sumBufIndex_V[175 - ap_tvar_int_0];
        end
    end
end

assign tmp_254_fu_2168_p2 = (tmp_251_reg_4151 - tmp_252_reg_4158);

assign tmp_255_fu_2058_p2 = ($signed(8'd175) - $signed(tmp_251_fu_2046_p3));

assign tmp_256_fu_2172_p2 = (tmp_252_reg_4158 - tmp_251_reg_4151);

assign tmp_257_fu_2176_p3 = ((tmp_250_reg_4144[0:0] === 1'b1) ? tmp_254_fu_2168_p2 : tmp_256_fu_2172_p2);

assign tmp_258_fu_2183_p3 = ((tmp_250_reg_4144[0:0] === 1'b1) ? tmp_253_fu_2158_p4 : ap_port_reg_sumBufIndex_V);

assign tmp_259_fu_2190_p3 = ((tmp_250_reg_4144[0:0] === 1'b1) ? tmp_255_reg_4164 : tmp_251_reg_4151);

assign tmp_260_fu_2195_p2 = ($signed(8'd175) - $signed(tmp_257_fu_2176_p3));

assign tmp_261_fu_2201_p1 = tmp_259_fu_2190_p3;

assign tmp_262_fu_2205_p1 = tmp_260_fu_2195_p2;

assign tmp_263_fu_2209_p2 = tmp_258_fu_2183_p3 >> tmp_261_fu_2201_p1;

assign tmp_264_fu_2215_p2 = 176'd95780971304118053647396689196894323976171195136475135 >> tmp_262_fu_2205_p1;

assign tmp_265_fu_2221_p2 = (tmp_264_fu_2215_p2 & tmp_263_fu_2209_p2);

assign tmp_266_fu_2227_p1 = tmp_265_fu_2221_p2[4:0];

assign tmp_267_fu_1946_p1 = grp_p_hls_fptosi_float_i_fu_1894_ap_return[28:0];

assign tmp_268_fu_2114_p1 = tmp_66_fu_2109_p2[4:0];

assign tmp_269_fu_2126_p2 = ((Lo_assign_2_fu_2118_p3 > Hi_assign_2_fu_2103_p2) ? 1'b1 : 1'b0);

assign tmp_270_fu_2132_p3 = {{tmp_268_fu_2114_p1}, {3'd0}};

assign tmp_271_fu_2140_p1 = Hi_assign_2_fu_2103_p2[7:0];

integer ap_tvar_int_1;

always @ (ap_port_reg_sumBufIndex_V) begin
    for (ap_tvar_int_1 = 176 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 175 - 0) begin
            tmp_272_fu_2331_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            tmp_272_fu_2331_p4[ap_tvar_int_1] = ap_port_reg_sumBufIndex_V[175 - ap_tvar_int_1];
        end
    end
end

assign tmp_273_fu_2341_p2 = (tmp_270_reg_4396 - tmp_271_reg_4403);

assign tmp_274_fu_2144_p2 = ($signed(8'd175) - $signed(tmp_270_fu_2132_p3));

assign tmp_275_fu_2345_p2 = (tmp_271_reg_4403 - tmp_270_reg_4396);

assign tmp_276_fu_2349_p3 = ((tmp_269_reg_4389[0:0] === 1'b1) ? tmp_273_fu_2341_p2 : tmp_275_fu_2345_p2);

assign tmp_277_fu_2356_p3 = ((tmp_269_reg_4389[0:0] === 1'b1) ? tmp_272_fu_2331_p4 : ap_port_reg_sumBufIndex_V);

assign tmp_278_fu_2363_p3 = ((tmp_269_reg_4389[0:0] === 1'b1) ? tmp_274_reg_4409 : tmp_270_reg_4396);

assign tmp_279_fu_2368_p2 = ($signed(8'd175) - $signed(tmp_276_fu_2349_p3));

assign tmp_280_fu_2374_p1 = tmp_278_fu_2363_p3;

assign tmp_281_fu_2378_p1 = tmp_279_fu_2368_p2;

assign tmp_282_fu_2382_p2 = tmp_277_fu_2356_p3 >> tmp_280_fu_2374_p1;

assign tmp_283_fu_2388_p2 = 176'd95780971304118053647396689196894323976171195136475135 >> tmp_281_fu_2378_p1;

assign tmp_284_fu_2394_p2 = (tmp_283_fu_2388_p2 & tmp_282_fu_2382_p2);

assign tmp_285_fu_2400_p1 = tmp_284_fu_2394_p2[4:0];

assign tmp_286_fu_2150_p1 = grp_p_hls_fptosi_float_i_fu_1882_ap_return[28:0];

assign tmp_287_fu_2552_p1 = tmp_11723_1_fu_2548_p2[4:0];

assign tmp_288_fu_2564_p2 = ((Lo_assign_s_fu_2556_p3 > Hi_assign_s_fu_2542_p2) ? 1'b1 : 1'b0);

assign tmp_289_fu_2570_p3 = {{tmp_287_fu_2552_p1}, {3'd0}};

assign tmp_290_fu_2578_p1 = Hi_assign_s_fu_2542_p2[7:0];

integer ap_tvar_int_2;

always @ (sumBufIndex_V_read_reg_4426) begin
    for (ap_tvar_int_2 = 176 - 1; ap_tvar_int_2 >= 0; ap_tvar_int_2 = ap_tvar_int_2 - 1) begin
        if (ap_tvar_int_2 > 175 - 0) begin
            tmp_291_fu_2694_p4[ap_tvar_int_2] = 1'b0;
        end else begin
            tmp_291_fu_2694_p4[ap_tvar_int_2] = sumBufIndex_V_read_reg_4426[175 - ap_tvar_int_2];
        end
    end
end

assign tmp_292_fu_2703_p2 = (tmp_289_reg_4469 - tmp_290_reg_4476);

assign tmp_293_fu_2582_p2 = ($signed(8'd175) - $signed(tmp_289_fu_2570_p3));

assign tmp_294_fu_2707_p2 = (tmp_290_reg_4476 - tmp_289_reg_4469);

assign tmp_295_fu_2711_p3 = ((tmp_288_reg_4462[0:0] === 1'b1) ? tmp_292_fu_2703_p2 : tmp_294_fu_2707_p2);

assign tmp_296_fu_2718_p3 = ((tmp_288_reg_4462[0:0] === 1'b1) ? tmp_291_fu_2694_p4 : sumBufIndex_V_read_reg_4426);

assign tmp_297_fu_2724_p3 = ((tmp_288_reg_4462[0:0] === 1'b1) ? tmp_293_reg_4482 : tmp_289_reg_4469);

assign tmp_298_fu_2729_p2 = ($signed(8'd175) - $signed(tmp_295_fu_2711_p3));

assign tmp_299_fu_2735_p1 = tmp_297_fu_2724_p3;

assign tmp_300_fu_2739_p1 = tmp_298_fu_2729_p2;

assign tmp_301_fu_2743_p2 = tmp_296_fu_2718_p3 >> tmp_299_fu_2735_p1;

assign tmp_302_fu_2749_p2 = 176'd95780971304118053647396689196894323976171195136475135 >> tmp_300_fu_2739_p1;

assign tmp_303_fu_2755_p2 = (tmp_302_fu_2749_p2 & tmp_301_fu_2743_p2);

assign tmp_304_fu_2761_p1 = tmp_303_fu_2755_p2[4:0];

assign tmp_305_fu_2154_p1 = grp_p_hls_fptosi_float_i_fu_1894_ap_return[28:0];

assign tmp_306_fu_2636_p1 = tmp_13515_1_fu_2632_p2[4:0];

assign tmp_307_fu_2648_p2 = ((Lo_assign_2_1_fu_2640_p3 > Hi_assign_2_1_fu_2626_p2) ? 1'b1 : 1'b0);

assign tmp_308_fu_2654_p3 = {{tmp_306_fu_2636_p1}, {3'd0}};

assign tmp_309_fu_2662_p1 = Hi_assign_2_1_fu_2626_p2[7:0];

integer ap_tvar_int_3;

always @ (sumBufIndex_V_read_reg_4426) begin
    for (ap_tvar_int_3 = 176 - 1; ap_tvar_int_3 >= 0; ap_tvar_int_3 = ap_tvar_int_3 - 1) begin
        if (ap_tvar_int_3 > 175 - 0) begin
            tmp_310_fu_2865_p4[ap_tvar_int_3] = 1'b0;
        end else begin
            tmp_310_fu_2865_p4[ap_tvar_int_3] = sumBufIndex_V_read_reg_4426[175 - ap_tvar_int_3];
        end
    end
end

assign tmp_311_fu_2874_p2 = (tmp_308_reg_4714 - tmp_309_reg_4721);

assign tmp_312_fu_2666_p2 = ($signed(8'd175) - $signed(tmp_308_fu_2654_p3));

assign tmp_313_fu_2878_p2 = (tmp_309_reg_4721 - tmp_308_reg_4714);

assign tmp_314_fu_2882_p3 = ((tmp_307_reg_4707[0:0] === 1'b1) ? tmp_311_fu_2874_p2 : tmp_313_fu_2878_p2);

assign tmp_315_fu_2889_p3 = ((tmp_307_reg_4707[0:0] === 1'b1) ? tmp_310_fu_2865_p4 : sumBufIndex_V_read_reg_4426);

assign tmp_316_fu_2895_p3 = ((tmp_307_reg_4707[0:0] === 1'b1) ? tmp_312_reg_4727 : tmp_308_reg_4714);

assign tmp_317_fu_2900_p2 = ($signed(8'd175) - $signed(tmp_314_fu_2882_p3));

assign tmp_318_fu_2906_p1 = tmp_316_fu_2895_p3;

assign tmp_319_fu_2910_p1 = tmp_317_fu_2900_p2;

assign tmp_320_fu_2914_p2 = tmp_315_fu_2889_p3 >> tmp_318_fu_2906_p1;

assign tmp_321_fu_2920_p2 = 176'd95780971304118053647396689196894323976171195136475135 >> tmp_319_fu_2910_p1;

assign tmp_322_fu_2926_p2 = (tmp_321_fu_2920_p2 & tmp_320_fu_2914_p2);

assign tmp_323_fu_2932_p1 = tmp_322_fu_2926_p2[4:0];

assign tmp_324_fu_2672_p1 = grp_p_hls_fptosi_float_i_fu_1882_ap_return[28:0];

assign tmp_325_fu_3084_p1 = tmp_11723_2_fu_3080_p2[4:0];

assign tmp_326_fu_3096_p2 = ((Lo_assign_4_fu_3088_p3 > Hi_assign_4_fu_3074_p2) ? 1'b1 : 1'b0);

assign tmp_327_fu_3102_p3 = {{tmp_325_fu_3084_p1}, {3'd0}};

assign tmp_328_fu_3110_p1 = Hi_assign_4_fu_3074_p2[7:0];

integer ap_tvar_int_4;

always @ (sumBufIndex_V_read_reg_4426) begin
    for (ap_tvar_int_4 = 176 - 1; ap_tvar_int_4 >= 0; ap_tvar_int_4 = ap_tvar_int_4 - 1) begin
        if (ap_tvar_int_4 > 175 - 0) begin
            tmp_329_fu_3226_p4[ap_tvar_int_4] = 1'b0;
        end else begin
            tmp_329_fu_3226_p4[ap_tvar_int_4] = sumBufIndex_V_read_reg_4426[175 - ap_tvar_int_4];
        end
    end
end

assign tmp_330_fu_3235_p2 = (tmp_327_reg_4796 - tmp_328_reg_4803);

assign tmp_331_fu_3114_p2 = ($signed(8'd175) - $signed(tmp_327_fu_3102_p3));

assign tmp_332_fu_3239_p2 = (tmp_328_reg_4803 - tmp_327_reg_4796);

assign tmp_333_fu_3243_p3 = ((tmp_326_reg_4789[0:0] === 1'b1) ? tmp_330_fu_3235_p2 : tmp_332_fu_3239_p2);

assign tmp_334_fu_3250_p3 = ((tmp_326_reg_4789[0:0] === 1'b1) ? tmp_329_fu_3226_p4 : sumBufIndex_V_read_reg_4426);

assign tmp_335_fu_3256_p3 = ((tmp_326_reg_4789[0:0] === 1'b1) ? tmp_331_reg_4809 : tmp_327_reg_4796);

assign tmp_336_fu_3261_p2 = ($signed(8'd175) - $signed(tmp_333_fu_3243_p3));

assign tmp_337_fu_3267_p1 = tmp_335_fu_3256_p3;

assign tmp_338_fu_3271_p1 = tmp_336_fu_3261_p2;

assign tmp_339_fu_3275_p2 = tmp_334_fu_3250_p3 >> tmp_337_fu_3267_p1;

assign tmp_340_fu_3281_p2 = 176'd95780971304118053647396689196894323976171195136475135 >> tmp_338_fu_3271_p1;

assign tmp_341_fu_3287_p2 = (tmp_340_fu_3281_p2 & tmp_339_fu_3275_p2);

assign tmp_342_fu_3293_p1 = tmp_341_fu_3287_p2[4:0];

assign tmp_343_fu_2676_p1 = grp_p_hls_fptosi_float_i_fu_1894_ap_return[28:0];

assign tmp_344_fu_3168_p1 = tmp_13515_2_fu_3164_p2[4:0];

assign tmp_345_fu_3180_p2 = ((Lo_assign_2_2_fu_3172_p3 > Hi_assign_2_2_fu_3158_p2) ? 1'b1 : 1'b0);

assign tmp_346_fu_3186_p3 = {{tmp_344_fu_3168_p1}, {3'd0}};

assign tmp_347_fu_3194_p1 = Hi_assign_2_2_fu_3158_p2[7:0];

integer ap_tvar_int_5;

always @ (sumBufIndex_V_read_reg_4426) begin
    for (ap_tvar_int_5 = 176 - 1; ap_tvar_int_5 >= 0; ap_tvar_int_5 = ap_tvar_int_5 - 1) begin
        if (ap_tvar_int_5 > 175 - 0) begin
            tmp_348_fu_3397_p4[ap_tvar_int_5] = 1'b0;
        end else begin
            tmp_348_fu_3397_p4[ap_tvar_int_5] = sumBufIndex_V_read_reg_4426[175 - ap_tvar_int_5];
        end
    end
end

assign tmp_349_fu_3406_p2 = (tmp_346_reg_5041 - tmp_347_reg_5048);

assign tmp_350_fu_3198_p2 = ($signed(8'd175) - $signed(tmp_346_fu_3186_p3));

assign tmp_351_fu_3410_p2 = (tmp_347_reg_5048 - tmp_346_reg_5041);

assign tmp_352_fu_3414_p3 = ((tmp_345_reg_5034[0:0] === 1'b1) ? tmp_349_fu_3406_p2 : tmp_351_fu_3410_p2);

assign tmp_353_fu_3421_p3 = ((tmp_345_reg_5034[0:0] === 1'b1) ? tmp_348_fu_3397_p4 : sumBufIndex_V_read_reg_4426);

assign tmp_354_fu_3427_p3 = ((tmp_345_reg_5034[0:0] === 1'b1) ? tmp_350_reg_5054 : tmp_346_reg_5041);

assign tmp_355_fu_3432_p2 = ($signed(8'd175) - $signed(tmp_352_fu_3414_p3));

assign tmp_356_fu_3438_p1 = tmp_354_fu_3427_p3;

assign tmp_357_fu_3442_p1 = tmp_355_fu_3432_p2;

assign tmp_358_fu_3446_p2 = tmp_353_fu_3421_p3 >> tmp_356_fu_3438_p1;

assign tmp_359_fu_3452_p2 = 176'd95780971304118053647396689196894323976171195136475135 >> tmp_357_fu_3442_p1;

assign tmp_360_fu_3458_p2 = (tmp_359_fu_3452_p2 & tmp_358_fu_3446_p2);

assign tmp_361_fu_3464_p1 = tmp_360_fu_3458_p2[4:0];

assign tmp_362_fu_3204_p1 = grp_p_hls_fptosi_float_i_fu_1882_ap_return[28:0];

assign tmp_363_fu_3616_p1 = tmp_11723_3_fu_3612_p2[4:0];

assign tmp_364_fu_3628_p2 = ((Lo_assign_5_fu_3620_p3 > Hi_assign_5_fu_3606_p2) ? 1'b1 : 1'b0);

assign tmp_365_fu_3634_p3 = {{tmp_363_fu_3616_p1}, {3'd0}};

assign tmp_366_fu_3642_p1 = Hi_assign_5_fu_3606_p2[7:0];

integer ap_tvar_int_6;

always @ (sumBufIndex_V_read_reg_4426) begin
    for (ap_tvar_int_6 = 176 - 1; ap_tvar_int_6 >= 0; ap_tvar_int_6 = ap_tvar_int_6 - 1) begin
        if (ap_tvar_int_6 > 175 - 0) begin
            tmp_367_fu_3750_p4[ap_tvar_int_6] = 1'b0;
        end else begin
            tmp_367_fu_3750_p4[ap_tvar_int_6] = sumBufIndex_V_read_reg_4426[175 - ap_tvar_int_6];
        end
    end
end

assign tmp_368_fu_3759_p2 = (tmp_365_reg_5103 - tmp_366_reg_5110);

assign tmp_369_fu_3646_p2 = ($signed(8'd175) - $signed(tmp_365_fu_3634_p3));

assign tmp_370_fu_3763_p2 = (tmp_366_reg_5110 - tmp_365_reg_5103);

assign tmp_371_fu_3767_p3 = ((tmp_364_reg_5096[0:0] === 1'b1) ? tmp_368_fu_3759_p2 : tmp_370_fu_3763_p2);

assign tmp_372_fu_3774_p3 = ((tmp_364_reg_5096[0:0] === 1'b1) ? tmp_367_fu_3750_p4 : sumBufIndex_V_read_reg_4426);

assign tmp_373_fu_3780_p3 = ((tmp_364_reg_5096[0:0] === 1'b1) ? tmp_369_reg_5116 : tmp_365_reg_5103);

assign tmp_374_fu_3785_p2 = ($signed(8'd175) - $signed(tmp_371_fu_3767_p3));

assign tmp_375_fu_3791_p1 = tmp_373_fu_3780_p3;

assign tmp_376_fu_3795_p1 = tmp_374_fu_3785_p2;

assign tmp_377_fu_3799_p2 = tmp_372_fu_3774_p3 >> tmp_375_fu_3791_p1;

assign tmp_378_fu_3805_p2 = 176'd95780971304118053647396689196894323976171195136475135 >> tmp_376_fu_3795_p1;

assign tmp_379_fu_3811_p2 = (tmp_378_fu_3805_p2 & tmp_377_fu_3799_p2);

assign tmp_380_fu_3817_p1 = tmp_379_fu_3811_p2[4:0];

assign tmp_381_fu_3208_p1 = grp_p_hls_fptosi_float_i_fu_1894_ap_return[28:0];

assign tmp_382_fu_3700_p1 = tmp_13515_3_fu_3696_p2[4:0];

assign tmp_383_fu_3712_p2 = ((Lo_assign_2_3_fu_3704_p3 > Hi_assign_2_3_fu_3690_p2) ? 1'b1 : 1'b0);

assign tmp_384_fu_3718_p3 = {{tmp_382_fu_3700_p1}, {3'd0}};

assign tmp_385_fu_3726_p1 = Hi_assign_2_3_fu_3690_p2[7:0];

integer ap_tvar_int_7;

always @ (sumBufIndex_V_read_reg_4426) begin
    for (ap_tvar_int_7 = 176 - 1; ap_tvar_int_7 >= 0; ap_tvar_int_7 = ap_tvar_int_7 - 1) begin
        if (ap_tvar_int_7 > 175 - 0) begin
            tmp_386_fu_3921_p4[ap_tvar_int_7] = 1'b0;
        end else begin
            tmp_386_fu_3921_p4[ap_tvar_int_7] = sumBufIndex_V_read_reg_4426[175 - ap_tvar_int_7];
        end
    end
end

assign tmp_387_fu_3930_p2 = (tmp_384_reg_5348 - tmp_385_reg_5355);

assign tmp_388_fu_3730_p2 = ($signed(8'd175) - $signed(tmp_384_fu_3718_p3));

assign tmp_389_fu_3934_p2 = (tmp_385_reg_5355 - tmp_384_reg_5348);

assign tmp_390_fu_3938_p3 = ((tmp_383_reg_5341[0:0] === 1'b1) ? tmp_387_fu_3930_p2 : tmp_389_fu_3934_p2);

assign tmp_391_fu_3945_p3 = ((tmp_383_reg_5341[0:0] === 1'b1) ? tmp_386_fu_3921_p4 : sumBufIndex_V_read_reg_4426);

assign tmp_392_fu_3951_p3 = ((tmp_383_reg_5341[0:0] === 1'b1) ? tmp_388_reg_5361 : tmp_384_reg_5348);

assign tmp_393_fu_3956_p2 = ($signed(8'd175) - $signed(tmp_390_fu_3938_p3));

assign tmp_394_fu_3962_p1 = tmp_392_fu_3951_p3;

assign tmp_395_fu_3966_p1 = tmp_393_fu_3956_p2;

assign tmp_396_fu_3970_p2 = tmp_391_fu_3945_p3 >> tmp_394_fu_3962_p1;

assign tmp_397_fu_3976_p2 = 176'd95780971304118053647396689196894323976171195136475135 >> tmp_395_fu_3966_p1;

assign tmp_398_fu_3982_p2 = (tmp_397_fu_3976_p2 & tmp_396_fu_3970_p2);

assign tmp_399_fu_3988_p1 = tmp_398_fu_3982_p2[4:0];

assign tmp_49_cast_fu_2000_p1 = tmp_49_fu_1994_p2;

assign tmp_49_fu_1994_p2 = (tmp_cast_fu_1964_p1 + 11'd1);

assign tmp_51_fu_1968_p1 = $signed(grp_fu_1932_p2);

assign tmp_53_fu_2004_p2 = (tmp_248_reg_4106 + tmp_49_cast_fu_2000_p1);

assign tmp_55_fu_2009_p3 = {{tmp_53_fu_2004_p2}, {3'd0}};

assign tmp_56_fu_2023_p2 = (tmp_fu_1960_p1 + tmp_248_reg_4106);

assign tmp_60_fu_2064_p1 = $signed(grp_fu_1937_p2);

assign tmp_63_fu_2090_p2 = (tmp_267_reg_4112 + tmp_49_cast_fu_2000_p1);

assign tmp_65_fu_2095_p3 = {{tmp_63_fu_2090_p2}, {3'd0}};

assign tmp_66_fu_2109_p2 = (tmp_fu_1960_p1 + tmp_267_reg_4112);

assign tmp_68_fu_2680_p2 = (tmp_203_reg_4442 - tmp_204_reg_4447);

assign tmp_69_fu_2684_p2 = (tmp_68_fu_2680_p2 - tmp_205_reg_4452);

assign tmp_70_fu_2689_p2 = (tmp_206_reg_4457 + tmp_69_fu_2684_p2);

assign tmp_cast_fu_1964_p1 = $unsigned(rOffset_cast_fu_1950_p1);

assign tmp_fu_1960_p1 = $unsigned(rOffset_cast_fu_1950_p1);

always @ (posedge ap_clk) begin
    cOffset_cast_reg_4118[31:11] <= 21'b000000000000000000000;
    tmp_reg_4124[28:10] <= 19'b0000000000000000000;
    tmp_49_cast_reg_4134[28:11] <= 18'b000000000000000000;
    tmp_251_reg_4151[2:0] <= 3'b000;
    tmp_252_reg_4158[2:0] <= 3'b111;
    tmp_255_reg_4164[2:0] <= 3'b111;
    tmp_270_reg_4396[2:0] <= 3'b000;
    tmp_271_reg_4403[2:0] <= 3'b111;
    tmp_274_reg_4409[2:0] <= 3'b111;
    tmp_289_reg_4469[2:0] <= 3'b000;
    tmp_290_reg_4476[2:0] <= 3'b111;
    tmp_293_reg_4482[2:0] <= 3'b111;
    tmp_308_reg_4714[2:0] <= 3'b000;
    tmp_309_reg_4721[2:0] <= 3'b111;
    tmp_312_reg_4727[2:0] <= 3'b111;
    tmp_327_reg_4796[2:0] <= 3'b000;
    tmp_328_reg_4803[2:0] <= 3'b111;
    tmp_331_reg_4809[2:0] <= 3'b111;
    tmp_346_reg_5041[2:0] <= 3'b000;
    tmp_347_reg_5048[2:0] <= 3'b111;
    tmp_350_reg_5054[2:0] <= 3'b111;
    tmp_365_reg_5103[2:0] <= 3'b000;
    tmp_366_reg_5110[2:0] <= 3'b111;
    tmp_369_reg_5116[2:0] <= 3'b111;
    tmp_384_reg_5348[2:0] <= 3'b000;
    tmp_385_reg_5355[2:0] <= 3'b111;
    tmp_388_reg_5361[2:0] <= 3'b111;
end

endmodule //calcHaarPattern_xy
