#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun May  3 22:58:53 2020
# Process ID: 13096
# Current directory: C:/Users/q1109/OneDrive/RISC_V
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8360 C:\Users\q1109\OneDrive\RISC_V\RISC_V.xpr
# Log file: C:/Users/q1109/OneDrive/RISC_V/vivado.log
# Journal file: C:/Users/q1109/OneDrive/RISC_V\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/q1109/OneDrive/RISC_V/RISC_V.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/q1109/OneDrive/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:47 . Memory (MB): peak = 916.859 ; gain = 279.902
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 995.504 ; gain = 15.051
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2227.828 ; gain = 1232.324
set_property PROGRAM.FILE {C:/Users/q1109/OneDrive/RISC_V/RISC_V.runs/impl_1/CPU.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {C:/Users/q1109/OneDrive/RISC_V/RISC_V.runs/impl_1/CPU.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/q1109/OneDrive/RISC_V/RISC_V.runs/impl_1/CPU.ltx} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'Pipeline_md/your_instance_name' at location 'uuid_779C37D0922D56279C28BE51A6CD1A35' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {C:/Users/q1109/OneDrive/RISC_V/RISC_V.runs/impl_1/CPU.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/q1109/OneDrive/RISC_V/RISC_V.runs/impl_1/CPU.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/q1109/OneDrive/RISC_V/RISC_V.runs/impl_1/CPU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-May-03 23:03:58
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-May-03 23:04:02
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/q1109/OneDrive/RISC_V/RISC_V.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-May-03 23:04:05
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-May-03 23:04:05
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/q1109/OneDrive/RISC_V/RISC_V.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-May-03 23:04:09
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-May-03 23:04:09
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/q1109/OneDrive/RISC_V/RISC_V.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-May-03 23:04:13
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-May-03 23:04:13
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/q1109/OneDrive/RISC_V/RISC_V.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-May-03 23:04:17
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-May-03 23:04:18
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/q1109/OneDrive/RISC_V/RISC_V.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-May-03 23:04:22
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-May-03 23:04:28
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/q1109/OneDrive/RISC_V/RISC_V.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-May-03 23:04:31
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-May-03 23:04:45
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/q1109/OneDrive/RISC_V/RISC_V.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-May-03 23:04:49
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-May-03 23:05:01
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/q1109/OneDrive/RISC_V/RISC_V.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-May-03 23:05:05
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-May-03 23:05:05
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/q1109/OneDrive/RISC_V/RISC_V.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-May-03 23:05:08
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-May-03 23:05:08
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/q1109/OneDrive/RISC_V/RISC_V.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-May-03 23:05:12
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-May-03 23:05:12
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/q1109/OneDrive/RISC_V/RISC_V.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-May-03 23:05:16
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-May-03 23:05:16
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/q1109/OneDrive/RISC_V/RISC_V.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-May-03 23:05:19
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-May-03 23:05:19
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/q1109/OneDrive/RISC_V/RISC_V.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-May-03 23:05:23
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-May-03 23:05:23
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/q1109/OneDrive/RISC_V/RISC_V.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-May-03 23:05:27
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-May-03 23:05:28
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/q1109/OneDrive/RISC_V/RISC_V.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-May-03 23:05:31
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-May-03 23:05:31
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/q1109/OneDrive/RISC_V/RISC_V.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-May-03 23:05:35
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-May-03 23:05:35
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/q1109/OneDrive/RISC_V/RISC_V.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-May-03 23:05:38
set_property PROBES.FILE {C:/Users/q1109/OneDrive/RISC_V/RISC_V.runs/impl_1/CPU.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/q1109/OneDrive/RISC_V/RISC_V.runs/impl_1/CPU.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/q1109/OneDrive/RISC_V/RISC_V.runs/impl_1/CPU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-May-03 23:07:31
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-May-03 23:07:33
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/q1109/OneDrive/RISC_V/RISC_V.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-May-03 23:07:37
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-May-03 23:07:37
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/q1109/OneDrive/RISC_V/RISC_V.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-May-03 23:07:40
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-May-03 23:07:44
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/q1109/OneDrive/RISC_V/RISC_V.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-May-03 23:07:47
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-May-03 23:07:54
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/q1109/OneDrive/RISC_V/RISC_V.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-May-03 23:07:57
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-May-03 23:07:57
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/q1109/OneDrive/RISC_V/RISC_V.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-May-03 23:08:01
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-May-03 23:08:01
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/q1109/OneDrive/RISC_V/RISC_V.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-May-03 23:08:04
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-May-03 23:08:06
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/q1109/OneDrive/RISC_V/RISC_V.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-May-03 23:08:09
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-May-03 23:08:10
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/q1109/OneDrive/RISC_V/RISC_V.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-May-03 23:08:13
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-May-03 23:08:23
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/q1109/OneDrive/RISC_V/RISC_V.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-May-03 23:08:26
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-May-03 23:08:26
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/q1109/OneDrive/RISC_V/RISC_V.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-May-03 23:08:30
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-May-03 23:08:31
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/q1109/OneDrive/RISC_V/RISC_V.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-May-03 23:08:34
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-May-03 23:08:35
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/q1109/OneDrive/RISC_V/RISC_V.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"Pipeline_md/your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-May-03 23:08:38
save_wave_config {C:/Users/q1109/OneDrive/RISC_V/RISC_V.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/q1109/OneDrive/RISC_V/RISC_V.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/q1109/OneDrive/RISC_V/RISC_V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/q1109/OneDrive/RISC_V/RISC_V.sim/sim_1/behav/xsim/RAM32.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/q1109/OneDrive/RISC_V/RISC_V.sim/sim_1/behav/xsim/RAM_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/q1109/OneDrive/RISC_V/RISC_V.sim/sim_1/behav/xsim/ROM_8.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/q1109/OneDrive/RISC_V/RISC_V.sim/sim_1/behav/xsim/init_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/q1109/OneDrive/RISC_V/RISC_V.sim/sim_1/behav/xsim/init_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/q1109/OneDrive/RISC_V/RISC_V.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/ip/RAM32/sim/RAM32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/ip/ROM_8/sim/ROM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/ip/myip_0/hdl/myip_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/ip/myip_0/hdl/myip_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/ip/myip_0/sim/myip_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ADD1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ADD32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ADD8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/BTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol ddin, assumed default net type wire [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/CPU.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Instr_Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Instr_Fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/PHT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PHT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline
WARNING: [VRFC 10-3380] identifier 'ex_mem_in_write_reg_ce' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:138]
WARNING: [VRFC 10-3380] identifier 'ex_mem_in_write_reg_addr' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:140]
WARNING: [VRFC 10-3380] identifier 'ex_mem_in_res' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:142]
WARNING: [VRFC 10-3380] identifier 'mem_wb_in_reg_en' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:145]
WARNING: [VRFC 10-3380] identifier 'mem_wb_in_reg_addr' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:147]
WARNING: [VRFC 10-3380] identifier 'mem_wb_in_mem_en' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:149]
WARNING: [VRFC 10-3380] identifier 'mem_wb_in_ex_res' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:150]
WARNING: [VRFC 10-3380] identifier 'ex_mem_in_csr_we' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:165]
WARNING: [VRFC 10-3380] identifier 'ex_mem_in_csr_write_addr' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:167]
WARNING: [VRFC 10-3380] identifier 'ex_mem_in_res' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:169]
WARNING: [VRFC 10-3380] identifier 'mem_wb_in_csr_we' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:172]
WARNING: [VRFC 10-3380] identifier 'mem_wb_in_csr_write_addr' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:174]
WARNING: [VRFC 10-3380] identifier 'mem_wb_in_ex_res' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:176]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/adder4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/de_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module de_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/fet_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fet_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ins_val.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ins_val
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/operand_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module operand_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/pc_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2469.320 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/q1109/OneDrive/RISC_V/RISC_V.sim/sim_1/behav/xsim'
"xelab -wto 06da8b95d90b43f49b8005c753820d43 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 06da8b95d90b43f49b8005c753820d43 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'din' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sim_1/new/testbench.v:45]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'din' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/CPU.v:66]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'i_ex_push_csr_addr' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Instr_Decode.v:143]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'i_mem_push_csr_addr' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Instr_Decode.v:144]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'i_wb_push_csr_addr' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Instr_Decode.v:145]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'cout' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ADD32.v:34]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'cout' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ADD32.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'cout' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ADD32.v:36]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'cout' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ADD32.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'addr' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:345]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.myip_v1_0_S00_AXI_default
Compiling module xil_defaultlib.myip_v1_0
Compiling module xil_defaultlib.myip_0
Compiling module xil_defaultlib.AXI
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.PC
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.ROM_8
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.dec
Compiling module xil_defaultlib.PHT
Compiling module xil_defaultlib.BTB
Compiling module xil_defaultlib.pc_sel
Compiling module xil_defaultlib.adder4
Compiling module xil_defaultlib.Instr_Fetch
Compiling module xil_defaultlib.fet_dec
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.operand_generator
Compiling module xil_defaultlib.Instr_Decode
Compiling module xil_defaultlib.ins_val
Compiling module xil_defaultlib.de_ex
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.ADD1
Compiling module xil_defaultlib.ADD8
Compiling module xil_defaultlib.ADD32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.ex_mem
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.RAM32
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.Pipeline
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 2469.320 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/q1109/OneDrive/RISC_V/RISC_V.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/q1109/OneDrive/RISC_V/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/q1109/OneDrive/RISC_V/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.C0.Pipeline_md.MEM0.RAM320.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2469.320 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:41 . Memory (MB): peak = 2469.320 ; gain = 0.000
run 79470 ns
run 79470 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_target all [get_files  C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/ip/ROM_8/ROM_8.xci]
export_ip_user_files -of_objects  [get_files  C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/ip/ROM_8/ROM_8.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset ROM_8] C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/ip/ROM_8/ROM_8.xci]
INFO: [Project 1-386] Moving file 'C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/ip/ROM_8/ROM_8.xci' from fileset 'ROM_8' to fileset 'sources_1'.
update_compile_order -fileset sources_1
generate_target all [get_files  C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/ip/ROM_8/ROM_8.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ROM_8'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ROM_8'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ROM_8'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ROM_8'...
catch { config_ip_cache -export [get_ips -all ROM_8] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ROM_8, cache-ID = 708c806a8177e828; cache size = 53.808 MB.
export_ip_user_files -of_objects [get_files C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/ip/ROM_8/ROM_8.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/ip/ROM_8/ROM_8.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/ip/ROM_8/ROM_8.xci'
export_simulation -of_objects [get_files C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/ip/ROM_8/ROM_8.xci] -directory C:/Users/q1109/OneDrive/RISC_V/RISC_V.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/q1109/OneDrive/RISC_V/RISC_V.ip_user_files -ipstatic_source_dir C:/Users/q1109/OneDrive/RISC_V/RISC_V.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/q1109/OneDrive/RISC_V/RISC_V.cache/compile_simlib/modelsim} {questa=C:/Users/q1109/OneDrive/RISC_V/RISC_V.cache/compile_simlib/questa} {riviera=C:/Users/q1109/OneDrive/RISC_V/RISC_V.cache/compile_simlib/riviera} {activehdl=C:/Users/q1109/OneDrive/RISC_V/RISC_V.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/q1109/OneDrive/RISC_V/RISC_V.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/q1109/OneDrive/RISC_V/RISC_V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/q1109/OneDrive/RISC_V/RISC_V.sim/sim_1/behav/xsim/RAM32.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/q1109/OneDrive/RISC_V/RISC_V.sim/sim_1/behav/xsim/RAM_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/q1109/OneDrive/RISC_V/RISC_V.sim/sim_1/behav/xsim/init_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/q1109/OneDrive/RISC_V/RISC_V.sim/sim_1/behav/xsim/ROM_8.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/q1109/OneDrive/RISC_V/RISC_V.sim/sim_1/behav/xsim/init_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/q1109/OneDrive/RISC_V/RISC_V.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/ip/RAM32/sim/RAM32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/ip/ROM_8/sim/ROM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/ip/myip_0/hdl/myip_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/ip/myip_0/hdl/myip_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/ip/myip_0/sim/myip_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ADD1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ADD32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ADD8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/BTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol ddin, assumed default net type wire [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/CPU.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Instr_Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Instr_Fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/PHT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PHT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline
WARNING: [VRFC 10-3380] identifier 'ex_mem_in_write_reg_ce' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:138]
WARNING: [VRFC 10-3380] identifier 'ex_mem_in_write_reg_addr' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:140]
WARNING: [VRFC 10-3380] identifier 'ex_mem_in_res' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:142]
WARNING: [VRFC 10-3380] identifier 'mem_wb_in_reg_en' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:145]
WARNING: [VRFC 10-3380] identifier 'mem_wb_in_reg_addr' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:147]
WARNING: [VRFC 10-3380] identifier 'mem_wb_in_mem_en' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:149]
WARNING: [VRFC 10-3380] identifier 'mem_wb_in_ex_res' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:150]
WARNING: [VRFC 10-3380] identifier 'ex_mem_in_csr_we' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:165]
WARNING: [VRFC 10-3380] identifier 'ex_mem_in_csr_write_addr' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:167]
WARNING: [VRFC 10-3380] identifier 'ex_mem_in_res' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:169]
WARNING: [VRFC 10-3380] identifier 'mem_wb_in_csr_we' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:172]
WARNING: [VRFC 10-3380] identifier 'mem_wb_in_csr_write_addr' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:174]
WARNING: [VRFC 10-3380] identifier 'mem_wb_in_ex_res' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:176]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/adder4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/de_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module de_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/fet_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fet_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ins_val.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ins_val
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/operand_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module operand_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/pc_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2642.844 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/q1109/OneDrive/RISC_V/RISC_V.sim/sim_1/behav/xsim'
"xelab -wto 06da8b95d90b43f49b8005c753820d43 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 06da8b95d90b43f49b8005c753820d43 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'din' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sim_1/new/testbench.v:45]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'din' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/CPU.v:66]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'i_ex_push_csr_addr' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Instr_Decode.v:143]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'i_mem_push_csr_addr' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Instr_Decode.v:144]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'i_wb_push_csr_addr' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Instr_Decode.v:145]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'cout' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ADD32.v:34]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'cout' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ADD32.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'cout' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ADD32.v:36]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'cout' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ADD32.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'addr' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:345]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.myip_v1_0_S00_AXI_default
Compiling module xil_defaultlib.myip_v1_0
Compiling module xil_defaultlib.myip_0
Compiling module xil_defaultlib.AXI
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.PC
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.ROM_8
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.dec
Compiling module xil_defaultlib.PHT
Compiling module xil_defaultlib.BTB
Compiling module xil_defaultlib.pc_sel
Compiling module xil_defaultlib.adder4
Compiling module xil_defaultlib.Instr_Fetch
Compiling module xil_defaultlib.fet_dec
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.operand_generator
Compiling module xil_defaultlib.Instr_Decode
Compiling module xil_defaultlib.ins_val
Compiling module xil_defaultlib.de_ex
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.ADD1
Compiling module xil_defaultlib.ADD8
Compiling module xil_defaultlib.ADD32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.ex_mem
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.RAM32
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.Pipeline
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2642.844 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/q1109/OneDrive/RISC_V/RISC_V.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/q1109/OneDrive/RISC_V/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/q1109/OneDrive/RISC_V/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.C0.Pipeline_md.MEM0.RAM320.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2642.844 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 2642.844 ; gain = 0.000
run 79470 ns
run 79470 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 79470 ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.C0.Pipeline_md.MEM0.RAM320.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run 79470 ns
save_wave_config {C:/Users/q1109/OneDrive/RISC_V/testbench_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/q1109/OneDrive/RISC_V/RISC_V.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/q1109/OneDrive/RISC_V/RISC_V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/q1109/OneDrive/RISC_V/RISC_V.sim/sim_1/behav/xsim/RAM32.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/q1109/OneDrive/RISC_V/RISC_V.sim/sim_1/behav/xsim/RAM_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/q1109/OneDrive/RISC_V/RISC_V.sim/sim_1/behav/xsim/init_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/q1109/OneDrive/RISC_V/RISC_V.sim/sim_1/behav/xsim/ROM_8.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/q1109/OneDrive/RISC_V/RISC_V.sim/sim_1/behav/xsim/init_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/q1109/OneDrive/RISC_V/RISC_V.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/ip/RAM32/sim/RAM32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/ip/ROM_8/sim/ROM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/ip/myip_0/hdl/myip_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/ip/myip_0/hdl/myip_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/ip/myip_0/sim/myip_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ADD1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ADD32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ADD8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/BTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol ddin, assumed default net type wire [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/CPU.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Instr_Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Instr_Fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/PHT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PHT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline
WARNING: [VRFC 10-3380] identifier 'ex_mem_in_write_reg_ce' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:138]
WARNING: [VRFC 10-3380] identifier 'ex_mem_in_write_reg_addr' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:140]
WARNING: [VRFC 10-3380] identifier 'ex_mem_in_res' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:142]
WARNING: [VRFC 10-3380] identifier 'mem_wb_in_reg_en' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:145]
WARNING: [VRFC 10-3380] identifier 'mem_wb_in_reg_addr' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:147]
WARNING: [VRFC 10-3380] identifier 'mem_wb_in_mem_en' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:149]
WARNING: [VRFC 10-3380] identifier 'mem_wb_in_ex_res' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:150]
WARNING: [VRFC 10-3380] identifier 'ex_mem_in_csr_we' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:165]
WARNING: [VRFC 10-3380] identifier 'ex_mem_in_csr_write_addr' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:167]
WARNING: [VRFC 10-3380] identifier 'ex_mem_in_res' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:169]
WARNING: [VRFC 10-3380] identifier 'mem_wb_in_csr_we' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:172]
WARNING: [VRFC 10-3380] identifier 'mem_wb_in_csr_write_addr' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:174]
WARNING: [VRFC 10-3380] identifier 'mem_wb_in_ex_res' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:176]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/adder4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/de_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module de_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/fet_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fet_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ins_val.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ins_val
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/operand_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module operand_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/pc_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2642.844 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2642.844 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/q1109/OneDrive/RISC_V/RISC_V.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/q1109/OneDrive/RISC_V/RISC_V.sim/sim_1/behav/xsim'
"xelab -wto 06da8b95d90b43f49b8005c753820d43 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 06da8b95d90b43f49b8005c753820d43 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'din' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sim_1/new/testbench.v:45]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'din' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/CPU.v:66]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'i_ex_push_csr_addr' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Instr_Decode.v:143]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'i_mem_push_csr_addr' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Instr_Decode.v:144]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'i_wb_push_csr_addr' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Instr_Decode.v:145]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'cout' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ADD32.v:34]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'cout' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ADD32.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'cout' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ADD32.v:36]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'cout' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ADD32.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'addr' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:345]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.myip_v1_0_S00_AXI_default
Compiling module xil_defaultlib.myip_v1_0
Compiling module xil_defaultlib.myip_0
Compiling module xil_defaultlib.AXI
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.PC
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.ROM_8
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.dec
Compiling module xil_defaultlib.PHT
Compiling module xil_defaultlib.BTB
Compiling module xil_defaultlib.pc_sel
Compiling module xil_defaultlib.adder4
Compiling module xil_defaultlib.Instr_Fetch
Compiling module xil_defaultlib.fet_dec
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.operand_generator
Compiling module xil_defaultlib.Instr_Decode
Compiling module xil_defaultlib.ins_val
Compiling module xil_defaultlib.de_ex
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.ADD1
Compiling module xil_defaultlib.ADD8
Compiling module xil_defaultlib.ADD32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.ex_mem
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.RAM32
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.Pipeline
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2642.844 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2642.844 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.C0.Pipeline_md.MEM0.RAM320.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 2642.844 ; gain = 0.000
run 79470 ns
run 79470 ns
add_bp {C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/MEM.v} 83
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.C0.Pipeline_md.MEM0.RAM320.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Stopped at time : 1 us : File "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/MEM.v" Line 83
run all
Stopped at time : 1400 ns : File "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/MEM.v" Line 83
remove_bps -file {C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/MEM.v} -line 83
run 79470 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8409 ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.C0.Pipeline_md.MEM0.RAM320.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
add_bp {C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/MEM.v} 83
run all
Stopped at time : 8620 ns : File "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/MEM.v" Line 83
run all
Stopped at time : 9020 ns : File "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/MEM.v" Line 83
run all
Stopped at time : 9420 ns : File "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/MEM.v" Line 83
run all
Stopped at time : 9820 ns : File "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/MEM.v" Line 83
run all
Stopped at time : 10220 ns : File "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/MEM.v" Line 83
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8409 ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.C0.Pipeline_md.MEM0.RAM320.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Stopped at time : 1 us : File "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/MEM.v" Line 83
step
Stopped at time : 1 us : File "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/MEM.v" Line 84
step
Stopped at time : 1 us : File "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/MEM.v" Line 85
step
Stopped at time : 1 us : File "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/MEM.v" Line 86
step
Stopped at time : 1 us : File "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/MEM.v" Line 74
step
Stopped at time : 1 us : File "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/MEM.v" Line 92
step
Stopped at time : 1 us : File "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/MEM.v" Line 99
step
Stopped at time : 1 us : File "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/MEM.v" Line 90
step
Stopped at time : 1 us : File "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/MEM.v" Line 208
step
Stopped at time : 1 us : File "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/MEM.v" Line 216
step
Stopped at time : 1 us : File "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/MEM.v" Line 239
step
Stopped at time : 1 us : File "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/MEM.v" Line 242
step
Stopped at time : 1 us : File "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/MEM.v" Line 206
step
Stopped at time : 1 us : File "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/mem_wb.v" Line 50
step
Stopped at time : 1 us : File "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/mem_wb.v" Line 52
step
Stopped at time : 1 us : File "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/mem_wb.v" Line 53
step
Stopped at time : 1 us : File "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/mem_wb.v" Line 54
step
Stopped at time : 1 us : File "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/mem_wb.v" Line 55
step
Stopped at time : 1 us : File "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/mem_wb.v" Line 56
step
Stopped at time : 1 us : File "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/mem_wb.v" Line 58
step
Stopped at time : 1 us : File "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/mem_wb.v" Line 59
step
Stopped at time : 1 us : File "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/mem_wb.v" Line 60
step
Stopped at time : 1 us : File "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/mem_wb.v" Line 48
step
Stopped at time : 1 us : File "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/ip/myip_0/hdl/myip_v1_0_S00_AXI.v" Line 139
step
Stopped at time : 1 us : File "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/ip/myip_0/hdl/myip_v1_0_S00_AXI.v" Line 146
step
Stopped at time : 1 us : File "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/ip/myip_0/hdl/myip_v1_0_S00_AXI.v" Line 155
add_bp {C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/ip/myip_0/hdl/myip_v1_0_S00_AXI.v} 406
run all
Stopped at time : 1400 ns : File "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/MEM.v" Line 83
run all
Stopped at time : 1800 ns : File "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/MEM.v" Line 83
run all
Stopped at time : 2200 ns : File "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/MEM.v" Line 83
run all
Stopped at time : 2600 ns : File "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/MEM.v" Line 83
run all
Stopped at time : 3 us : File "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/MEM.v" Line 83
run all
Stopped at time : 3400 ns : File "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/MEM.v" Line 83
run all
Stopped at time : 3800 ns : File "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/MEM.v" Line 83
run all
Stopped at time : 4200 ns : File "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/MEM.v" Line 83
run all
Stopped at time : 4600 ns : File "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/MEM.v" Line 83
run all
Stopped at time : 5 us : File "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/MEM.v" Line 83
run all
Stopped at time : 5400 ns : File "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/MEM.v" Line 83
run all
Stopped at time : 5800 ns : File "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/MEM.v" Line 83
run all
Stopped at time : 6200 ns : File "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/MEM.v" Line 83
run all
Stopped at time : 6600 ns : File "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/MEM.v" Line 83
run all
Stopped at time : 7 us : File "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/MEM.v" Line 83
run all
Stopped at time : 7400 ns : File "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/MEM.v" Line 83
run all
Stopped at time : 7800 ns : File "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/MEM.v" Line 83
run all
Stopped at time : 8200 ns : File "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/MEM.v" Line 83
run all
Stopped at time : 8410 ns : File "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/ip/myip_0/hdl/myip_v1_0_S00_AXI.v" Line 406
run all
Stopped at time : 8620 ns : File "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/MEM.v" Line 83
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8409 ns
Stopped at time : 0 fs : File "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/ip/myip_0/hdl/myip_v1_0_S00_AXI.v" Line 406
remove_bps -file {C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/ip/myip_0/hdl/myip_v1_0_S00_AXI.v} -line 406
remove_bps -file {C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/MEM.v} -line 83
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8409 ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.C0.Pipeline_md.MEM0.RAM320.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
add_bp {C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/ip/myip_0/hdl/myip_v1_0_S00_AXI.v} 406
run all
Stopped at time : 8410 ns : File "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/ip/myip_0/hdl/myip_v1_0_S00_AXI.v" Line 406
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/q1109/OneDrive/RISC_V/RISC_V.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/q1109/OneDrive/RISC_V/RISC_V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/q1109/OneDrive/RISC_V/RISC_V.sim/sim_1/behav/xsim/RAM32.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/q1109/OneDrive/RISC_V/RISC_V.sim/sim_1/behav/xsim/RAM_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/q1109/OneDrive/RISC_V/RISC_V.sim/sim_1/behav/xsim/init_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/q1109/OneDrive/RISC_V/RISC_V.sim/sim_1/behav/xsim/ROM_8.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/q1109/OneDrive/RISC_V/RISC_V.sim/sim_1/behav/xsim/init_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/q1109/OneDrive/RISC_V/RISC_V.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/ip/RAM32/sim/RAM32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/ip/ROM_8/sim/ROM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/ip/myip_0/hdl/myip_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/ip/myip_0/hdl/myip_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/ip/myip_0/sim/myip_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ADD1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ADD32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ADD8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/BTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol ddin, assumed default net type wire [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/CPU.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Instr_Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Instr_Fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/PHT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PHT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline
WARNING: [VRFC 10-3380] identifier 'ex_mem_in_write_reg_ce' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:138]
WARNING: [VRFC 10-3380] identifier 'ex_mem_in_write_reg_addr' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:140]
WARNING: [VRFC 10-3380] identifier 'ex_mem_in_res' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:142]
WARNING: [VRFC 10-3380] identifier 'mem_wb_in_reg_en' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:145]
WARNING: [VRFC 10-3380] identifier 'mem_wb_in_reg_addr' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:147]
WARNING: [VRFC 10-3380] identifier 'mem_wb_in_mem_en' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:149]
WARNING: [VRFC 10-3380] identifier 'mem_wb_in_ex_res' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:150]
WARNING: [VRFC 10-3380] identifier 'ex_mem_in_csr_we' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:165]
WARNING: [VRFC 10-3380] identifier 'ex_mem_in_csr_write_addr' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:167]
WARNING: [VRFC 10-3380] identifier 'ex_mem_in_res' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:169]
WARNING: [VRFC 10-3380] identifier 'mem_wb_in_csr_we' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:172]
WARNING: [VRFC 10-3380] identifier 'mem_wb_in_csr_write_addr' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:174]
WARNING: [VRFC 10-3380] identifier 'mem_wb_in_ex_res' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:176]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/adder4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/de_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module de_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/fet_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fet_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ins_val.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ins_val
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/operand_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module operand_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/pc_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2758.605 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/q1109/OneDrive/RISC_V/RISC_V.sim/sim_1/behav/xsim'
"xelab -wto 06da8b95d90b43f49b8005c753820d43 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 06da8b95d90b43f49b8005c753820d43 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'din' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/CPU.v:66]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'i_ex_push_csr_addr' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Instr_Decode.v:143]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'i_mem_push_csr_addr' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Instr_Decode.v:144]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'i_wb_push_csr_addr' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Instr_Decode.v:145]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'cout' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ADD32.v:34]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'cout' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ADD32.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'cout' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ADD32.v:36]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'cout' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ADD32.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'addr' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:345]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.myip_v1_0_S00_AXI_default
Compiling module xil_defaultlib.myip_v1_0
Compiling module xil_defaultlib.myip_0
Compiling module xil_defaultlib.AXI
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.PC
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.ROM_8
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.dec
Compiling module xil_defaultlib.PHT
Compiling module xil_defaultlib.BTB
Compiling module xil_defaultlib.pc_sel
Compiling module xil_defaultlib.adder4
Compiling module xil_defaultlib.Instr_Fetch
Compiling module xil_defaultlib.fet_dec
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.operand_generator
Compiling module xil_defaultlib.Instr_Decode
Compiling module xil_defaultlib.ins_val
Compiling module xil_defaultlib.de_ex
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.ADD1
Compiling module xil_defaultlib.ADD8
Compiling module xil_defaultlib.ADD32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.ex_mem
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.RAM32
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.Pipeline
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2758.605 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/q1109/OneDrive/RISC_V/RISC_V.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/q1109/OneDrive/RISC_V/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/q1109/OneDrive/RISC_V/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/ip/myip_0/hdl/myip_v1_0_S00_AXI.v" Line 406
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2759.605 ; gain = 1.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 2759.605 ; gain = 3.180
remove_bps -file {C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/ip/myip_0/hdl/myip_v1_0_S00_AXI.v} -line 406
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8409 ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.C0.Pipeline_md.MEM0.RAM320.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
add_bp {C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/ip/myip_0/hdl/myip_v1_0_S00_AXI.v} 406
run all
Stopped at time : 8410 ns : File "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/ip/myip_0/hdl/myip_v1_0_S00_AXI.v" Line 406
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tfgg484-2
Top: CPU
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
WARNING: [Synth 8-6901] identifier 'ex_mem_in_write_reg_ce' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:138]
WARNING: [Synth 8-6901] identifier 'ex_mem_in_write_reg_addr' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:140]
WARNING: [Synth 8-6901] identifier 'ex_mem_in_res' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:142]
WARNING: [Synth 8-6901] identifier 'mem_wb_in_reg_en' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:145]
WARNING: [Synth 8-6901] identifier 'mem_wb_in_reg_addr' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:147]
WARNING: [Synth 8-6901] identifier 'mem_wb_in_mem_en' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:149]
WARNING: [Synth 8-6901] identifier 'mem_wb_in_mem_data' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:149]
WARNING: [Synth 8-6901] identifier 'mem_wb_in_ex_res' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:150]
WARNING: [Synth 8-6901] identifier 'ex_mem_in_csr_we' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:165]
WARNING: [Synth 8-6901] identifier 'ex_mem_in_csr_write_addr' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:167]
WARNING: [Synth 8-6901] identifier 'ex_mem_in_res' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:169]
WARNING: [Synth 8-6901] identifier 'mem_wb_in_csr_we' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:172]
WARNING: [Synth 8-6901] identifier 'mem_wb_in_csr_write_addr' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:174]
WARNING: [Synth 8-6901] identifier 'mem_wb_in_ex_res' is used before its declaration [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:176]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 3056.066 ; gain = 145.332
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'IO' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/IO.v:23]
INFO: [Synth 8-6157] synthesizing module 'AXI' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/AXI.v:22]
INFO: [Synth 8-6157] synthesizing module 'myip_0' [C:/Users/q1109/OneDrive/RISC_V/.Xil/Vivado-13096-LAPTOP-AEDG5TQK/realtime/myip_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'myip_0' (1#1) [C:/Users/q1109/OneDrive/RISC_V/.Xil/Vivado-13096-LAPTOP-AEDG5TQK/realtime/myip_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'AXI' (2#1) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/AXI.v:22]
INFO: [Synth 8-6155] done synthesizing module 'IO' (3#1) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/IO.v:23]
INFO: [Synth 8-6157] synthesizing module 'Pipeline' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:24]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:53]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:54]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:55]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:56]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:57]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:58]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:60]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:61]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:61]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:62]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:63]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:65]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:65]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:66]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:67]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:68]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:69]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:71]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:92]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:93]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:94]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:109]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:138]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:140]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:142]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:145]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:147]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:149]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:154]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:156]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:158]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:165]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:167]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:169]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:172]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:174]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:176]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:179]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:181]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:183]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:249]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:333]
INFO: [Synth 8-6157] synthesizing module 'Instr_Fetch' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Instr_Fetch.v:24]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (4#1) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'ROM' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ROM.v:23]
INFO: [Synth 8-6157] synthesizing module 'ROM_8' [C:/Users/q1109/OneDrive/RISC_V/.Xil/Vivado-13096-LAPTOP-AEDG5TQK/realtime/ROM_8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ROM_8' (5#1) [C:/Users/q1109/OneDrive/RISC_V/.Xil/Vivado-13096-LAPTOP-AEDG5TQK/realtime/ROM_8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ROM' (6#1) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ROM.v:23]
INFO: [Synth 8-6157] synthesizing module 'dec' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/dec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dec' (7#1) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/dec.v:23]
INFO: [Synth 8-6157] synthesizing module 'PHT' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/PHT.v:23]
	Parameter strong_not_take bound to: 2'b00 
	Parameter weak_not_take bound to: 2'b01 
	Parameter weak_take bound to: 2'b10 
	Parameter strong_take bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'PHT' (8#1) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/PHT.v:23]
INFO: [Synth 8-6157] synthesizing module 'BTB' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/BTB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BTB' (9#1) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/BTB.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc_sel' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/pc_sel.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc_sel' (10#1) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/pc_sel.v:23]
INFO: [Synth 8-6157] synthesizing module 'adder4' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/adder4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adder4' (11#1) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/adder4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Instr_Fetch' (12#1) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Instr_Fetch.v:24]
INFO: [Synth 8-6157] synthesizing module 'fet_dec' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/fet_dec.v:24]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/fet_dec.v:38]
INFO: [Synth 8-6155] done synthesizing module 'fet_dec' (13#1) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/fet_dec.v:24]
INFO: [Synth 8-6157] synthesizing module 'Instr_Decode' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Instr_Decode.v:24]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Instr_Decode.v:104]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Instr_Decode.v:105]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Instr_Decode.v:108]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Instr_Decode.v:109]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Decoder.v:24]
INFO: [Synth 8-226] default block is never used [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Decoder.v:623]
INFO: [Synth 8-226] default block is never used [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Decoder.v:967]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (14#1) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Decoder.v:24]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/register.v:24]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/register.v:95]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/register.v:96]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/register.v:97]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/register.v:102]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/register.v:103]
WARNING: [Synth 8-5788] Register CSR_reg[7] in module register is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/register.v:150]
WARNING: [Synth 8-5788] Register CSR_reg[6] in module register is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/register.v:150]
WARNING: [Synth 8-5788] Register CSR_reg[5] in module register is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/register.v:150]
WARNING: [Synth 8-5788] Register CSR_reg[4] in module register is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/register.v:150]
WARNING: [Synth 8-5788] Register CSR_reg[3] in module register is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/register.v:150]
WARNING: [Synth 8-5788] Register CSR_reg[2] in module register is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/register.v:150]
WARNING: [Synth 8-5788] Register CSR_reg[1] in module register is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/register.v:150]
INFO: [Synth 8-6155] done synthesizing module 'register' (15#1) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/register.v:24]
WARNING: [Synth 8-689] width (12) of port connection 'i_ex_push_csr_addr' does not match port width (5) of module 'register' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Instr_Decode.v:143]
WARNING: [Synth 8-689] width (12) of port connection 'i_mem_push_csr_addr' does not match port width (5) of module 'register' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Instr_Decode.v:144]
WARNING: [Synth 8-689] width (12) of port connection 'i_wb_push_csr_addr' does not match port width (5) of module 'register' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Instr_Decode.v:145]
INFO: [Synth 8-6157] synthesizing module 'operand_generator' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/operand_generator.v:24]
INFO: [Synth 8-6155] done synthesizing module 'operand_generator' (16#1) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/operand_generator.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Instr_Decode' (17#1) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Instr_Decode.v:24]
INFO: [Synth 8-6157] synthesizing module 'ins_val' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ins_val.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ins_val' (18#1) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ins_val.v:23]
INFO: [Synth 8-6157] synthesizing module 'de_ex' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/de_ex.v:24]
INFO: [Synth 8-6155] done synthesizing module 'de_ex' (19#1) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/de_ex.v:24]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:234]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [C:/Users/q1109/OneDrive/RISC_V/.Xil/Vivado-13096-LAPTOP-AEDG5TQK/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (20#1) [C:/Users/q1109/OneDrive/RISC_V/.Xil/Vivado-13096-LAPTOP-AEDG5TQK/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'EX' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/EX.v:24]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ALU.v:24]
INFO: [Synth 8-6157] synthesizing module 'ADD32' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ADD32.v:23]
INFO: [Synth 8-6157] synthesizing module 'ADD8' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ADD8.v:22]
INFO: [Synth 8-6157] synthesizing module 'ADD1' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ADD1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ADD1' (21#1) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ADD1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ADD8' (22#1) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ADD8.v:22]
WARNING: [Synth 8-689] width (1) of port connection 'cout' does not match port width (8) of module 'ADD8' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ADD32.v:34]
WARNING: [Synth 8-689] width (1) of port connection 'cout' does not match port width (8) of module 'ADD8' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ADD32.v:35]
WARNING: [Synth 8-689] width (1) of port connection 'cout' does not match port width (8) of module 'ADD8' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ADD32.v:36]
WARNING: [Synth 8-689] width (1) of port connection 'cout' does not match port width (8) of module 'ADD8' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ADD32.v:37]
INFO: [Synth 8-6155] done synthesizing module 'ADD32' (23#1) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ADD32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (24#1) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ALU.v:24]
INFO: [Synth 8-6157] synthesizing module 'shifter' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/shifter.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/shifter.v:33]
INFO: [Synth 8-6155] done synthesizing module 'shifter' (25#1) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/shifter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'EX' (26#1) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/EX.v:24]
INFO: [Synth 8-6157] synthesizing module 'ctrl' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ctrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ctrl' (27#1) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'ex_mem' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ex_mem.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ex_mem' (28#1) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ex_mem.v:24]
INFO: [Synth 8-6157] synthesizing module 'MEM' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/MEM.v:24]
INFO: [Synth 8-6157] synthesizing module 'RAM32' [C:/Users/q1109/OneDrive/RISC_V/.Xil/Vivado-13096-LAPTOP-AEDG5TQK/realtime/RAM32_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RAM32' (29#1) [C:/Users/q1109/OneDrive/RISC_V/.Xil/Vivado-13096-LAPTOP-AEDG5TQK/realtime/RAM32_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/MEM.v:220]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/MEM.v:239]
INFO: [Synth 8-6155] done synthesizing module 'MEM' (30#1) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/MEM.v:24]
WARNING: [Synth 8-689] width (32) of port connection 'addr' does not match port width (16) of module 'MEM' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:345]
INFO: [Synth 8-6157] synthesizing module 'mem_wb' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/mem_wb.v:23]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/mem_wb.v:47]
INFO: [Synth 8-6155] done synthesizing module 'mem_wb' (31#1) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/mem_wb.v:23]
INFO: [Synth 8-6157] synthesizing module 'WB' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/WB.v:24]
INFO: [Synth 8-6155] done synthesizing module 'WB' (32#1) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/WB.v:24]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'IF'. This will prevent further optimization [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:74]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'your_instance_name'. This will prevent further optimization [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:234]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fd'. This will prevent further optimization [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:81]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'mw'. This will prevent further optimization [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:355]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'MEM0'. This will prevent further optimization [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:342]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'em'. This will prevent further optimization [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:300]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ctrl0'. This will prevent further optimization [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:294]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'de'. This will prevent further optimization [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:216]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'iv'. This will prevent further optimization [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:211]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ID'. This will prevent further optimization [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:187]
INFO: [Synth 8-6155] done synthesizing module 'Pipeline' (33#1) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Pipeline.v:24]
WARNING: [Synth 8-6014] Unused sequential element rdin_reg was removed.  [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/CPU.v:42]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (34#1) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/CPU.v:23]
WARNING: [Synth 8-3331] design EX has unconnected port reset
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[31]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[30]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[29]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[28]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[27]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[26]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[25]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[24]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[23]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[22]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[21]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[20]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[19]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[18]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[17]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[16]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[15]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[14]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[13]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[12]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[11]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[10]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[9]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[8]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[7]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[6]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[5]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[4]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[3]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[2]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[1]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[0]
WARNING: [Synth 8-3331] design register has unconnected port csr_write_addr[11]
WARNING: [Synth 8-3331] design register has unconnected port csr_write_addr[10]
WARNING: [Synth 8-3331] design register has unconnected port csr_write_addr[9]
WARNING: [Synth 8-3331] design register has unconnected port csr_write_addr[8]
WARNING: [Synth 8-3331] design register has unconnected port csr_write_addr[7]
WARNING: [Synth 8-3331] design register has unconnected port csr_write_addr[6]
WARNING: [Synth 8-3331] design register has unconnected port csr_write_addr[5]
WARNING: [Synth 8-3331] design register has unconnected port csr_write_addr[4]
WARNING: [Synth 8-3331] design register has unconnected port csr_write_addr[3]
WARNING: [Synth 8-3331] design Instr_Decode has unconnected port i_ex_push_csr_addr[11]
WARNING: [Synth 8-3331] design Instr_Decode has unconnected port i_ex_push_csr_addr[10]
WARNING: [Synth 8-3331] design Instr_Decode has unconnected port i_ex_push_csr_addr[9]
WARNING: [Synth 8-3331] design Instr_Decode has unconnected port i_ex_push_csr_addr[8]
WARNING: [Synth 8-3331] design Instr_Decode has unconnected port i_ex_push_csr_addr[7]
WARNING: [Synth 8-3331] design Instr_Decode has unconnected port i_ex_push_csr_addr[6]
WARNING: [Synth 8-3331] design Instr_Decode has unconnected port i_ex_push_csr_addr[5]
WARNING: [Synth 8-3331] design Instr_Decode has unconnected port i_mem_push_csr_addr[11]
WARNING: [Synth 8-3331] design Instr_Decode has unconnected port i_mem_push_csr_addr[10]
WARNING: [Synth 8-3331] design Instr_Decode has unconnected port i_mem_push_csr_addr[9]
WARNING: [Synth 8-3331] design Instr_Decode has unconnected port i_mem_push_csr_addr[8]
WARNING: [Synth 8-3331] design Instr_Decode has unconnected port i_mem_push_csr_addr[7]
WARNING: [Synth 8-3331] design Instr_Decode has unconnected port i_mem_push_csr_addr[6]
WARNING: [Synth 8-3331] design Instr_Decode has unconnected port i_mem_push_csr_addr[5]
WARNING: [Synth 8-3331] design Instr_Decode has unconnected port i_wb_push_csr_addr[11]
WARNING: [Synth 8-3331] design Instr_Decode has unconnected port i_wb_push_csr_addr[10]
WARNING: [Synth 8-3331] design Instr_Decode has unconnected port i_wb_push_csr_addr[9]
WARNING: [Synth 8-3331] design Instr_Decode has unconnected port i_wb_push_csr_addr[8]
WARNING: [Synth 8-3331] design Instr_Decode has unconnected port i_wb_push_csr_addr[7]
WARNING: [Synth 8-3331] design Instr_Decode has unconnected port i_wb_push_csr_addr[6]
WARNING: [Synth 8-3331] design Instr_Decode has unconnected port i_wb_push_csr_addr[5]
WARNING: [Synth 8-3331] design BTB has unconnected port pc[19]
WARNING: [Synth 8-3331] design BTB has unconnected port pc[18]
WARNING: [Synth 8-3331] design BTB has unconnected port pc[17]
WARNING: [Synth 8-3331] design BTB has unconnected port pc[16]
WARNING: [Synth 8-3331] design BTB has unconnected port pc[15]
WARNING: [Synth 8-3331] design BTB has unconnected port pc[14]
WARNING: [Synth 8-3331] design BTB has unconnected port pc[13]
WARNING: [Synth 8-3331] design BTB has unconnected port pc[12]
WARNING: [Synth 8-3331] design BTB has unconnected port pc[11]
WARNING: [Synth 8-3331] design BTB has unconnected port pc[10]
WARNING: [Synth 8-3331] design BTB has unconnected port pc[9]
WARNING: [Synth 8-3331] design BTB has unconnected port pc[8]
WARNING: [Synth 8-3331] design BTB has unconnected port pc[7]
WARNING: [Synth 8-3331] design BTB has unconnected port pc[6]
WARNING: [Synth 8-3331] design BTB has unconnected port pc[5]
WARNING: [Synth 8-3331] design BTB has unconnected port pc[1]
WARNING: [Synth 8-3331] design BTB has unconnected port pc[0]
WARNING: [Synth 8-3331] design BTB has unconnected port pre_pc[19]
WARNING: [Synth 8-3331] design BTB has unconnected port pre_pc[18]
WARNING: [Synth 8-3331] design BTB has unconnected port pre_pc[17]
WARNING: [Synth 8-3331] design BTB has unconnected port pre_pc[16]
WARNING: [Synth 8-3331] design BTB has unconnected port pre_pc[15]
WARNING: [Synth 8-3331] design BTB has unconnected port pre_pc[14]
WARNING: [Synth 8-3331] design BTB has unconnected port pre_pc[13]
WARNING: [Synth 8-3331] design BTB has unconnected port pre_pc[12]
WARNING: [Synth 8-3331] design BTB has unconnected port pre_pc[11]
WARNING: [Synth 8-3331] design BTB has unconnected port pre_pc[10]
WARNING: [Synth 8-3331] design BTB has unconnected port pre_pc[9]
WARNING: [Synth 8-3331] design BTB has unconnected port pre_pc[8]
WARNING: [Synth 8-3331] design BTB has unconnected port pre_pc[7]
WARNING: [Synth 8-3331] design BTB has unconnected port pre_pc[6]
WARNING: [Synth 8-3331] design BTB has unconnected port pre_pc[5]
WARNING: [Synth 8-3331] design BTB has unconnected port pre_pc[1]
WARNING: [Synth 8-3331] design BTB has unconnected port pre_pc[0]
WARNING: [Synth 8-3331] design BTB has unconnected port jum_ins_en
WARNING: [Synth 8-3331] design PHT has unconnected port pc[19]
WARNING: [Synth 8-3331] design PHT has unconnected port pc[18]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 3118.539 ; gain = 207.805
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 3136.324 ; gain = 225.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 3136.324 ; gain = 225.590
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/ip/myip_0/myip_0.dcp' for cell 'IO_md/slave/axi0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/ip/ila_0/ila_0.dcp' for cell 'Pipeline_md/your_instance_name'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/ip/ROM_8/ROM_8.dcp' for cell 'Pipeline_md/IF/ROM0/rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/ip/RAM32/RAM32.dcp' for cell 'Pipeline_md/MEM0/RAM320'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.224 . Memory (MB): peak = 3148.383 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 133 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 6 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 33 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Pipeline_md/your_instance_name/inst'
Finished Parsing XDC File [c:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Pipeline_md/your_instance_name/inst'
Parsing XDC File [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/constrs_2/new/ys.xdc]
Finished Parsing XDC File [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/constrs_2/new/ys.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/constrs_2/new/ys.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CPU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CPU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3279.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 80 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 80 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 3285.219 ; gain = 374.484
151 Infos, 131 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:56 . Memory (MB): peak = 3285.219 ; gain = 525.613
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8409 ns
Stopped at time : 0 fs : File "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/ip/myip_0/hdl/myip_v1_0_S00_AXI.v" Line 406
run 8409 ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.C0.Pipeline_md.MEM0.RAM320.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run 8409 ns
Stopped at time : 8410 ns : File "C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/ip/myip_0/hdl/myip_v1_0_S00_AXI.v" Line 406
run 8409 ns
save_wave_config {C:/Users/q1109/OneDrive/RISC_V/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun May  3 23:32:49 2020...
