// Seed: 2473019466
module module_0 (
    input tri0 id_0,
    input tri1 id_1,
    output supply0 id_2,
    input tri1 id_3,
    output wire id_4,
    output tri0 id_5,
    output supply0 id_6,
    output wor id_7
);
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    input tri0 id_2,
    input supply1 id_3,
    input wand id_4,
    input uwire id_5,
    output uwire id_6,
    input tri1 id_7,
    output wand id_8,
    input wor id_9,
    input supply0 id_10,
    input tri0 id_11,
    input tri1 id_12
    , id_15,
    input tri0 id_13
);
  final id_15 = 1;
  wor id_16;
  assign id_16 = "" & "";
  logic id_17, id_18;
  assign id_16 = id_2;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_6,
      id_2,
      id_8,
      id_6,
      id_6,
      id_8
  );
  assign modCall_1.id_7  = 0;
  assign id_17[(-1)-:-1] = -1;
endmodule
