{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 6 -x 1500 -y 80 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 6 -x 1500 -y 100 -defaultsOSRD
preplace inst AXI_SMC -pg 1 -lvl 2 -x 480 -y 170 -defaultsOSRD
preplace inst AXI_BRAM_PSCTRL -pg 1 -lvl 4 -x 1080 -y 180 -defaultsOSRD
preplace inst PL_BRAM -pg 1 -lvl 5 -x 1350 -y 330 -defaultsOSRD
preplace inst AXI_BRAM_PLCTRL -pg 1 -lvl 3 -x 790 -y 340 -defaultsOSRD
preplace inst VMXengine -pg 1 -lvl 1 -x 180 -y 150 -defaultsOSRD
preplace inst ZynqSystem -pg 1 -lvl 3 -x 790 -y 140 -defaultsOSRD
preplace netloc processing_system7_0_FCLK_CLK0 1 0 4 20 280 340 90 630 250 940
preplace netloc rst_ps7_0_200M_peripheral_aresetn 1 0 4 30 290 330 80 640 260 930
preplace netloc processing_system7_0_DDR 1 3 3 NJ 80 NJ 80 NJ
preplace netloc processing_system7_0_FIXED_IO 1 3 3 NJ 100 NJ 100 NJ
preplace netloc axi_smc_M00_AXI 1 2 1 650 140n
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 4 1 1220 180n
preplace netloc axi_interconnect_0_M01_AXI 1 0 4 30 20 NJ 20 NJ 20 930
preplace netloc ZynqSystem_AXI_STR_TXD 1 0 4 20 10 NJ 10 NJ 10 940
preplace netloc AXI_BRAM_PLCTRL_BRAM_PORTA 1 3 2 N 340 NJ
preplace netloc AXI_SMC_M01_AXI 1 2 1 620 180n
preplace netloc VMXengine_M_AXI_DMA 1 1 1 N 150
preplace netloc AXI_INTER_M00_AXI 1 3 1 940 140n
levelinfo -pg 1 0 180 480 790 1080 1350 1500
pagesize -pg 1 -db -bbox -sgen 0 0 1620 420
"
}
{
   "da_axi4_cnt":"6",
   "da_bram_cntlr_cnt":"3",
   "da_clkrst_cnt":"4",
   "da_ps7_cnt":"1"
}
