/* Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(EPCQ256) Path("C:/Intel/intelFPGA_lite/18.1/pb/") File("output_file.pof") MfrSpec(OpMask(1) Child_OpMask(1 1));

ChainEnd;

AlteraBegin;
	ChainType(asc);
AlteraEnd;
