vhdl work "netgen/par/two_complement16bitadder_timesim.vhd"
vhdl work "netgen/par/fulladder_timesim.vhd"
vhdl work "netgen/par/fulladder16bit_timesim.vhd"
vhdl work "netgen/par/ALU_timesim.vhd"
verilog work "two_complement16bitadder_tb.v"
verilog work "fulladder_tb.v"
verilog work "fulladderbit_tb.v"
verilog work "ALU_tb.v"
verilog work "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
