var modules =
[
    [ "HAL", "group___i_o.html", "group___i_o" ],
    [ "COMMON_ARMCMx_NVIC", "group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html", "group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c" ],
    [ "SRM32F4xx_ISR", "group___s_r_m32_f4xx___i_s_r.html", "group___s_r_m32_f4xx___i_s_r" ],
    [ "COMMON_ARMCMx_CACHE", "group___c_o_m_m_o_n___a_r_m_c_mx___c_a_c_h_e.html", "group___c_o_m_m_o_n___a_r_m_c_mx___c_a_c_h_e" ],
    [ "COMMON_ARMCMx_MPUv7M", "group___c_o_m_m_o_n___a_r_m_c_mx___m_p_uv7_m.html", "group___c_o_m_m_o_n___a_r_m_c_mx___m_p_uv7_m" ],
    [ "STM32F4xx_ISR", "group___s_t_m32_f4xx___i_s_r.html", "group___s_t_m32_f4xx___i_s_r" ],
    [ "STM32F4xx_RCC", "group___s_t_m32_f4xx___r_c_c.html", "group___s_t_m32_f4xx___r_c_c" ],
    [ "STM32_DMA", "group___s_t_m32___d_m_a.html", "group___s_t_m32___d_m_a" ],
    [ "STM32_GPIOv2", "group___s_t_m32___g_p_i_ov2.html", "group___s_t_m32___g_p_i_ov2" ],
    [ "STM32_TIMv1", "group___s_t_m32___t_i_mv1.html", "group___s_t_m32___t_i_mv1" ]
];