Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Sep 14 17:00:40 2023
| Host         : MBQD-WS-11 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                           Violations  
---------  ----------------  ----------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree    1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin             1           
TIMING-16  Warning           Large setup violation                                 420         
TIMING-18  Warning           Missing input or output delay                         60          
XDCC-4     Warning           User Clock constraint overwritten with the same name  2           
XDCC-5     Warning           User Non-Timing constraint/property overwritten       4           
XDCC-8     Warning           User Clock constraint overwritten on the same source  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -32.184    -3092.814                    461                 8099        0.050        0.000                      0                 8071        1.845        0.000                       0                  3958  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
adc_clk                              {0.000 4.000}        8.000           125.000         
clk_fpga_0                           {0.000 10.000}       20.000          50.000          
rx_clk                               {0.000 2.000}        4.000           250.000         
system_i/ADC/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0        {1.750 3.750}        4.000           250.000         
  clkfbout_system_clk_wiz_0_0        {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                  -32.184    -3092.814                    461                 8099        0.050        0.000                      0                 8071        3.020        0.000                       0                  3950  
system_i/ADC/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0                                                                                                                                                          1.845        0.000                       0                     4  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                          5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      adc_clk       


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                                                                                 
(none)                       adc_clk                                                   
(none)                       clk_out1_system_clk_wiz_0_0                               
(none)                       clkfbout_system_clk_wiz_0_0                               
(none)                       rx_clk                                                    
(none)                                                    adc_clk                      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :          461  Failing Endpoints,  Worst Slack      -32.184ns,  Total Violation    -3092.814ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -32.184ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/data_a_shift_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/divider_0/inst/data_div_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        40.182ns  (logic 25.649ns (63.831%)  route 14.533ns (36.169%))
  Logic Levels:           107  (CARRY4=88 LUT1=2 LUT2=3 LUT3=2 LUT5=11 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    4.818ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        1.657     4.818    system_i/divider_0/inst/clk
    SLICE_X22Y19         FDRE                                         r  system_i/divider_0/inst/data_a_shift_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.456     5.274 f  system_i/divider_0/inst/data_a_shift_reg[2]_replica/Q
                         net (fo=1, routed)           0.157     5.431    system_i/divider_0/inst/data_a_shift[2]_repN
    SLICE_X23Y19         LUT1 (Prop_lut1_I0_O)        0.124     5.555 r  system_i/divider_0/inst/i__i_7/O
                         net (fo=1, routed)           0.195     5.750    system_i/divider_0/inst/i__i_7_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.330 r  system_i/divider_0/inst/i__i_2/CO[3]
                         net (fo=1, routed)           0.000     6.330    system_i/divider_0/inst/i__i_2_n_0
    SLICE_X22Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.444 r  system_i/divider_0/inst/i__i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.444    system_i/divider_0/inst/i__i_2__0_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.558 r  system_i/divider_0/inst/i__i_2__1/CO[3]
                         net (fo=1, routed)           0.000     6.558    system_i/divider_0/inst/i__i_2__1_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.780 r  system_i/divider_0/inst/data_div_reg1_carry_i_9/O[0]
                         net (fo=1, routed)           0.800     7.580    system_i/divider_0/inst/data_div_reg3[15]
    SLICE_X22Y23         LUT3 (Prop_lut3_I2_O)        0.299     7.879 r  system_i/divider_0/inst/data_div_reg1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.879    system_i/divider_0/inst/data_div_reg1_carry_i_8_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.411 r  system_i/divider_0/inst/data_div_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.411    system_i/divider_0/inst/data_div_reg1_carry_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.525 r  system_i/divider_0/inst/data_div_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.534    system_i/divider_0/inst/data_div_reg1_carry__0_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.648 r  system_i/divider_0/inst/data_div_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.648    system_i/divider_0/inst/data_div_reg1_carry__1_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.762 r  system_i/divider_0/inst/data_div_reg1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.762    system_i/divider_0/inst/data_div_reg1_carry__2_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.033 r  system_i/divider_0/inst/data_div_reg_reg[15]_i_2/CO[0]
                         net (fo=22, routed)          0.530     9.563    system_i/divider_0/inst/data_div_reg10_in[15]
    SLICE_X25Y24         LUT2 (Prop_lut2_I1_O)        0.373     9.936 r  system_i/divider_0/inst/i__i_20__1/O
                         net (fo=1, routed)           0.331    10.267    system_i/divider_0/inst/i__i_20__1_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.787 r  system_i/divider_0/inst/i__i_15/CO[3]
                         net (fo=1, routed)           0.000    10.787    system_i/divider_0/inst/i__i_15_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.904 r  system_i/divider_0/inst/i__i_10__0/CO[3]
                         net (fo=1, routed)           0.009    10.913    system_i/divider_0/inst/i__i_10__0_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.030 r  system_i/divider_0/inst/i__i_10__0__0/CO[3]
                         net (fo=1, routed)           0.000    11.030    system_i/divider_0/inst/i__i_10__0__0_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.147 r  system_i/divider_0/inst/i__i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.147    system_i/divider_0/inst/i__i_2__2_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.304 r  system_i/divider_0/inst/i__i_1/CO[1]
                         net (fo=22, routed)          0.860    12.164    system_i/divider_0/inst/data_div_reg10_in[14]
    SLICE_X23Y23         LUT5 (Prop_lut5_I1_O)        0.332    12.496 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___9/O
                         net (fo=1, routed)           0.000    12.496    system_i/divider_0/inst/data_div_reg2_inferred__0/i___9_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.046 r  system_i/divider_0/inst/i__i_15__0/CO[3]
                         net (fo=1, routed)           0.000    13.046    system_i/divider_0/inst/i__i_15__0_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.160 r  system_i/divider_0/inst/i__i_10__1/CO[3]
                         net (fo=1, routed)           0.009    13.169    system_i/divider_0/inst/i__i_10__1_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.283 r  system_i/divider_0/inst/i__i_5/CO[3]
                         net (fo=1, routed)           0.000    13.283    system_i/divider_0/inst/i__i_5_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.397 r  system_i/divider_0/inst/i__i_3/CO[3]
                         net (fo=1, routed)           0.000    13.397    system_i/divider_0/inst/i__i_3_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.554 r  system_i/divider_0/inst/i__i_1__0/CO[1]
                         net (fo=22, routed)          0.939    14.493    system_i/divider_0/inst/data_div_reg10_in[13]
    SLICE_X21Y24         LUT5 (Prop_lut5_I1_O)        0.329    14.822 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___8/O
                         net (fo=1, routed)           0.000    14.822    system_i/divider_0/inst/data_div_reg2_inferred__0/i___8_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.372 r  system_i/divider_0/inst/i__i_20/CO[3]
                         net (fo=1, routed)           0.009    15.381    system_i/divider_0/inst/i__i_20_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.495 r  system_i/divider_0/inst/i__i_10__2/CO[3]
                         net (fo=1, routed)           0.000    15.495    system_i/divider_0/inst/i__i_10__2_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.609 r  system_i/divider_0/inst/i__i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.609    system_i/divider_0/inst/i__i_5__0_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.723 r  system_i/divider_0/inst/i__i_2__3/CO[3]
                         net (fo=1, routed)           0.000    15.723    system_i/divider_0/inst/i__i_2__3_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.880 r  system_i/divider_0/inst/i__i_1__1/CO[1]
                         net (fo=22, routed)          0.847    16.728    system_i/divider_0/inst/data_div_reg10_in[12]
    SLICE_X18Y26         LUT5 (Prop_lut5_I1_O)        0.329    17.057 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___7/O
                         net (fo=1, routed)           0.000    17.057    system_i/divider_0/inst/data_div_reg2_inferred__0/i___7_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.607 r  system_i/divider_0/inst/i__i_15__1/CO[3]
                         net (fo=1, routed)           0.000    17.607    system_i/divider_0/inst/i__i_15__1_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.721 r  system_i/divider_0/inst/i__i_15__2/CO[3]
                         net (fo=1, routed)           0.000    17.721    system_i/divider_0/inst/i__i_15__2_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.835 r  system_i/divider_0/inst/i__i_5__1/CO[3]
                         net (fo=1, routed)           0.000    17.835    system_i/divider_0/inst/i__i_5__1_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.949 r  system_i/divider_0/inst/i__i_2__4/CO[3]
                         net (fo=1, routed)           0.000    17.949    system_i/divider_0/inst/i__i_2__4_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.106 r  system_i/divider_0/inst/i__i_1__2/CO[1]
                         net (fo=22, routed)          0.708    18.813    system_i/divider_0/inst/data_div_reg10_in[11]
    SLICE_X17Y27         LUT5 (Prop_lut5_I1_O)        0.329    19.142 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___6/O
                         net (fo=1, routed)           0.000    19.142    system_i/divider_0/inst/data_div_reg2_inferred__0/i___6_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.692 r  system_i/divider_0/inst/i__i_15__3/CO[3]
                         net (fo=1, routed)           0.000    19.692    system_i/divider_0/inst/i__i_15__3_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.806 r  system_i/divider_0/inst/i__i_10__3/CO[3]
                         net (fo=1, routed)           0.000    19.806    system_i/divider_0/inst/i__i_10__3_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.920 r  system_i/divider_0/inst/i__i_10__4/CO[3]
                         net (fo=1, routed)           0.000    19.920    system_i/divider_0/inst/i__i_10__4_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.034 r  system_i/divider_0/inst/i__i_2__5/CO[3]
                         net (fo=1, routed)           0.000    20.034    system_i/divider_0/inst/i__i_2__5_n_0
    SLICE_X17Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.191 r  system_i/divider_0/inst/i__i_1__3/CO[1]
                         net (fo=22, routed)          0.861    21.052    system_i/divider_0/inst/data_div_reg10_in[10]
    SLICE_X16Y28         LUT5 (Prop_lut5_I1_O)        0.329    21.381 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___5/O
                         net (fo=1, routed)           0.000    21.381    system_i/divider_0/inst/data_div_reg2_inferred__0/i___5_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.914 r  system_i/divider_0/inst/i__i_15__4/CO[3]
                         net (fo=1, routed)           0.000    21.914    system_i/divider_0/inst/i__i_15__4_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.031 r  system_i/divider_0/inst/i__i_10__5/CO[3]
                         net (fo=1, routed)           0.000    22.031    system_i/divider_0/inst/i__i_10__5_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.148 r  system_i/divider_0/inst/i__i_5__2/CO[3]
                         net (fo=1, routed)           0.000    22.148    system_i/divider_0/inst/i__i_5__2_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.265 r  system_i/divider_0/inst/i__i_3__0/CO[3]
                         net (fo=1, routed)           0.000    22.265    system_i/divider_0/inst/i__i_3__0_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.422 r  system_i/divider_0/inst/i__i_1__4/CO[1]
                         net (fo=22, routed)          0.839    23.261    system_i/divider_0/inst/data_div_reg10_in[9]
    SLICE_X20Y28         LUT5 (Prop_lut5_I1_O)        0.332    23.593 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___4/O
                         net (fo=1, routed)           0.000    23.593    system_i/divider_0/inst/data_div_reg2_inferred__0/i___4_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.126 r  system_i/divider_0/inst/i__i_48/CO[3]
                         net (fo=1, routed)           0.000    24.126    system_i/divider_0/inst/i__i_48_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.243 r  system_i/divider_0/inst/i__i_10__6/CO[3]
                         net (fo=1, routed)           0.000    24.243    system_i/divider_0/inst/i__i_10__6_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.360 r  system_i/divider_0/inst/i__i_5__3/CO[3]
                         net (fo=1, routed)           0.000    24.360    system_i/divider_0/inst/i__i_5__3_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.477 r  system_i/divider_0/inst/i__i_2__6/CO[3]
                         net (fo=1, routed)           0.000    24.477    system_i/divider_0/inst/i__i_2__6_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.634 r  system_i/divider_0/inst/i__i_1__5/CO[1]
                         net (fo=22, routed)          0.964    25.598    system_i/divider_0/inst/data_div_reg10_in[8]
    SLICE_X22Y29         LUT5 (Prop_lut5_I1_O)        0.332    25.930 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___3/O
                         net (fo=1, routed)           0.000    25.930    system_i/divider_0/inst/data_div_reg2_inferred__0/i___3_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.480 r  system_i/divider_0/inst/i__i_43/CO[3]
                         net (fo=1, routed)           0.000    26.480    system_i/divider_0/inst/i__i_43_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.594 r  system_i/divider_0/inst/i__i_33/CO[3]
                         net (fo=1, routed)           0.000    26.594    system_i/divider_0/inst/i__i_33_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.708 r  system_i/divider_0/inst/i__i_5__4/CO[3]
                         net (fo=1, routed)           0.000    26.708    system_i/divider_0/inst/i__i_5__4_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.822 r  system_i/divider_0/inst/i__i_2__7/CO[3]
                         net (fo=1, routed)           0.000    26.822    system_i/divider_0/inst/i__i_2__7_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.979 r  system_i/divider_0/inst/i__i_1__6/CO[1]
                         net (fo=22, routed)          0.803    27.782    system_i/divider_0/inst/data_div_reg10_in[7]
    SLICE_X23Y29         LUT5 (Prop_lut5_I1_O)        0.329    28.111 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___2/O
                         net (fo=1, routed)           0.000    28.111    system_i/divider_0/inst/data_div_reg2_inferred__0/i___2_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.661 r  system_i/divider_0/inst/i__i_38/CO[3]
                         net (fo=1, routed)           0.000    28.661    system_i/divider_0/inst/i__i_38_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.775 r  system_i/divider_0/inst/i__i_28/CO[3]
                         net (fo=1, routed)           0.000    28.775    system_i/divider_0/inst/i__i_28_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.889 r  system_i/divider_0/inst/i__i_18/CO[3]
                         net (fo=1, routed)           0.000    28.889    system_i/divider_0/inst/i__i_18_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.003 r  system_i/divider_0/inst/i__i_2__8/CO[3]
                         net (fo=1, routed)           0.000    29.003    system_i/divider_0/inst/i__i_2__8_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.160 r  system_i/divider_0/inst/i__i_1__7/CO[1]
                         net (fo=22, routed)          0.770    29.930    system_i/divider_0/inst/data_div_reg10_in[6]
    SLICE_X19Y32         LUT5 (Prop_lut5_I1_O)        0.329    30.259 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___1/O
                         net (fo=1, routed)           0.000    30.259    system_i/divider_0/inst/data_div_reg2_inferred__0/i___1_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.809 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.809    system_i/divider_0/inst/data_div_reg1__956_carry_i_35_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.923 r  system_i/divider_0/inst/i__i_23/CO[3]
                         net (fo=1, routed)           0.000    30.923    system_i/divider_0/inst/i__i_23_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.037 r  system_i/divider_0/inst/i__i_13/CO[3]
                         net (fo=1, routed)           0.000    31.037    system_i/divider_0/inst/i__i_13_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.151 r  system_i/divider_0/inst/i__i_4/CO[3]
                         net (fo=1, routed)           0.000    31.151    system_i/divider_0/inst/i__i_4_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.308 r  system_i/divider_0/inst/i__i_1__8/CO[1]
                         net (fo=22, routed)          0.687    31.995    system_i/divider_0/inst/data_div_reg10_in[5]
    SLICE_X17Y33         LUT5 (Prop_lut5_I1_O)        0.329    32.324 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___0/O
                         net (fo=1, routed)           0.000    32.324    system_i/divider_0/inst/data_div_reg2_inferred__0/i___0_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.874 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.874    system_i/divider_0/inst/data_div_reg1__956_carry_i_31_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.988 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.988    system_i/divider_0/inst/data_div_reg1__956_carry_i_26_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.102 r  system_i/divider_0/inst/i__i_12/CO[3]
                         net (fo=1, routed)           0.000    33.102    system_i/divider_0/inst/i__i_12_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.216 r  system_i/divider_0/inst/i__i_3__1/CO[3]
                         net (fo=1, routed)           0.000    33.216    system_i/divider_0/inst/i__i_3__1_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.373 r  system_i/divider_0/inst/i__i_1__9/CO[1]
                         net (fo=22, routed)          0.823    34.196    system_i/divider_0/inst/data_div_reg10_in[4]
    SLICE_X18Y34         LUT5 (Prop_lut5_I1_O)        0.329    34.525 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i_/O
                         net (fo=1, routed)           0.000    34.525    system_i/divider_0/inst/data_div_reg2_inferred__0/i__n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.075 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.075    system_i/divider_0/inst/data_div_reg1__956_carry_i_21_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.189 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.189    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.303 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    35.303    system_i/divider_0/inst/data_div_reg1__956_carry_i_16_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.417 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.417    system_i/divider_0/inst/data_div_reg_reg[3]_i_3_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.574 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_2/CO[1]
                         net (fo=22, routed)          0.925    36.499    system_i/divider_0/inst/data_div_reg10_in[3]
    SLICE_X20Y34         LUT3 (Prop_lut3_I0_O)        0.329    36.828 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_25/O
                         net (fo=1, routed)           0.000    36.828    system_i/divider_0/inst/data_div_reg1__956_carry_i_25_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.361 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.361    system_i/divider_0/inst/data_div_reg1__956_carry_i_11_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.478 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.478    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.595 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.595    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.712 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    37.712    system_i/divider_0/inst/data_div_reg1__956_carry_i_8_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.869 r  system_i/divider_0/inst/data_div_reg_reg[2]_i_2/CO[1]
                         net (fo=22, routed)          0.825    38.694    system_i/divider_0/inst/data_div_reg10_in[2]
    SLICE_X21Y34         LUT2 (Prop_lut2_I1_O)        0.332    39.026 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_15/O
                         net (fo=1, routed)           0.000    39.026    system_i/divider_0/inst/data_div_reg1__956_carry_i_15_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.576 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.576    system_i/divider_0/inst/data_div_reg1__956_carry_i_2_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.690 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.690    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.804 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.804    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.918 r  system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.918    system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.075 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_1/CO[1]
                         net (fo=22, routed)          0.821    40.896    system_i/divider_0/inst/data_div_reg10_in[1]
    SLICE_X22Y35         LUT2 (Prop_lut2_I1_O)        0.329    41.225 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_7/O
                         net (fo=1, routed)           0.000    41.225    system_i/divider_0/inst/data_div_reg1__956_carry_i_7_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.757 r  system_i/divider_0/inst/data_div_reg1__956_carry/CO[3]
                         net (fo=1, routed)           0.000    41.757    system_i/divider_0/inst/data_div_reg1__956_carry_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.871 r  system_i/divider_0/inst/data_div_reg1__956_carry__0/CO[3]
                         net (fo=1, routed)           0.000    41.871    system_i/divider_0/inst/data_div_reg1__956_carry__0_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.985 r  system_i/divider_0/inst/data_div_reg1__956_carry__1/CO[3]
                         net (fo=1, routed)           0.000    41.985    system_i/divider_0/inst/data_div_reg1__956_carry__1_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.099 r  system_i/divider_0/inst/data_div_reg1__956_carry__2/CO[3]
                         net (fo=1, routed)           0.000    42.099    system_i/divider_0/inst/data_div_reg1__956_carry__2_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.370 f  system_i/divider_0/inst/data_div_reg1__956_carry__3/CO[0]
                         net (fo=2, routed)           0.315    42.684    system_i/divider_0/inst/data_div_reg10_in[0]
    SLICE_X23Y40         LUT1 (Prop_lut1_I0_O)        0.373    43.057 r  system_i/divider_0/inst/data_div_reg[4]_i_3/O
                         net (fo=1, routed)           0.195    43.252    system_i/divider_0/inst/data_div_reg[4]_i_3_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    43.832 r  system_i/divider_0/inst/data_div_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.832    system_i/divider_0/inst/data_div_reg_reg[4]_i_2_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.946 r  system_i/divider_0/inst/data_div_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.946    system_i/divider_0/inst/data_div_reg_reg[8]_i_2_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.060 r  system_i/divider_0/inst/data_div_reg_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.060    system_i/divider_0/inst/data_div_reg_reg[12]_i_2_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.394 r  system_i/divider_0/inst/data_div_reg_reg[15]_i_3/O[1]
                         net (fo=1, routed)           0.303    44.698    system_i/divider_0/inst/data_div_reg1[14]
    SLICE_X24Y43         LUT6 (Prop_lut6_I3_O)        0.303    45.001 r  system_i/divider_0/inst/data_div_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    45.001    system_i/divider_0/inst/p_0_in[14]
    SLICE_X24Y43         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        1.495    12.407    system_i/divider_0/inst/clk
    SLICE_X24Y43         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[14]/C
                         clock pessimism              0.364    12.771    
                         clock uncertainty           -0.035    12.736    
    SLICE_X24Y43         FDRE (Setup_fdre_C_D)        0.081    12.817    system_i/divider_0/inst/data_div_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         12.817    
                         arrival time                         -45.001    
  -------------------------------------------------------------------
                         slack                                -32.184    

Slack (VIOLATED) :        -32.130ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/data_a_shift_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/divider_0/inst/data_div_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        40.079ns  (logic 25.553ns (63.757%)  route 14.526ns (36.243%))
  Logic Levels:           107  (CARRY4=88 LUT1=2 LUT2=3 LUT3=2 LUT5=12)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    4.818ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        1.657     4.818    system_i/divider_0/inst/clk
    SLICE_X22Y19         FDRE                                         r  system_i/divider_0/inst/data_a_shift_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.456     5.274 f  system_i/divider_0/inst/data_a_shift_reg[2]_replica/Q
                         net (fo=1, routed)           0.157     5.431    system_i/divider_0/inst/data_a_shift[2]_repN
    SLICE_X23Y19         LUT1 (Prop_lut1_I0_O)        0.124     5.555 r  system_i/divider_0/inst/i__i_7/O
                         net (fo=1, routed)           0.195     5.750    system_i/divider_0/inst/i__i_7_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.330 r  system_i/divider_0/inst/i__i_2/CO[3]
                         net (fo=1, routed)           0.000     6.330    system_i/divider_0/inst/i__i_2_n_0
    SLICE_X22Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.444 r  system_i/divider_0/inst/i__i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.444    system_i/divider_0/inst/i__i_2__0_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.558 r  system_i/divider_0/inst/i__i_2__1/CO[3]
                         net (fo=1, routed)           0.000     6.558    system_i/divider_0/inst/i__i_2__1_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.780 r  system_i/divider_0/inst/data_div_reg1_carry_i_9/O[0]
                         net (fo=1, routed)           0.800     7.580    system_i/divider_0/inst/data_div_reg3[15]
    SLICE_X22Y23         LUT3 (Prop_lut3_I2_O)        0.299     7.879 r  system_i/divider_0/inst/data_div_reg1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.879    system_i/divider_0/inst/data_div_reg1_carry_i_8_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.411 r  system_i/divider_0/inst/data_div_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.411    system_i/divider_0/inst/data_div_reg1_carry_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.525 r  system_i/divider_0/inst/data_div_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.534    system_i/divider_0/inst/data_div_reg1_carry__0_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.648 r  system_i/divider_0/inst/data_div_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.648    system_i/divider_0/inst/data_div_reg1_carry__1_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.762 r  system_i/divider_0/inst/data_div_reg1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.762    system_i/divider_0/inst/data_div_reg1_carry__2_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.033 r  system_i/divider_0/inst/data_div_reg_reg[15]_i_2/CO[0]
                         net (fo=22, routed)          0.530     9.563    system_i/divider_0/inst/data_div_reg10_in[15]
    SLICE_X25Y24         LUT2 (Prop_lut2_I1_O)        0.373     9.936 r  system_i/divider_0/inst/i__i_20__1/O
                         net (fo=1, routed)           0.331    10.267    system_i/divider_0/inst/i__i_20__1_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.787 r  system_i/divider_0/inst/i__i_15/CO[3]
                         net (fo=1, routed)           0.000    10.787    system_i/divider_0/inst/i__i_15_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.904 r  system_i/divider_0/inst/i__i_10__0/CO[3]
                         net (fo=1, routed)           0.009    10.913    system_i/divider_0/inst/i__i_10__0_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.030 r  system_i/divider_0/inst/i__i_10__0__0/CO[3]
                         net (fo=1, routed)           0.000    11.030    system_i/divider_0/inst/i__i_10__0__0_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.147 r  system_i/divider_0/inst/i__i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.147    system_i/divider_0/inst/i__i_2__2_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.304 r  system_i/divider_0/inst/i__i_1/CO[1]
                         net (fo=22, routed)          0.860    12.164    system_i/divider_0/inst/data_div_reg10_in[14]
    SLICE_X23Y23         LUT5 (Prop_lut5_I1_O)        0.332    12.496 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___9/O
                         net (fo=1, routed)           0.000    12.496    system_i/divider_0/inst/data_div_reg2_inferred__0/i___9_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.046 r  system_i/divider_0/inst/i__i_15__0/CO[3]
                         net (fo=1, routed)           0.000    13.046    system_i/divider_0/inst/i__i_15__0_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.160 r  system_i/divider_0/inst/i__i_10__1/CO[3]
                         net (fo=1, routed)           0.009    13.169    system_i/divider_0/inst/i__i_10__1_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.283 r  system_i/divider_0/inst/i__i_5/CO[3]
                         net (fo=1, routed)           0.000    13.283    system_i/divider_0/inst/i__i_5_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.397 r  system_i/divider_0/inst/i__i_3/CO[3]
                         net (fo=1, routed)           0.000    13.397    system_i/divider_0/inst/i__i_3_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.554 r  system_i/divider_0/inst/i__i_1__0/CO[1]
                         net (fo=22, routed)          0.939    14.493    system_i/divider_0/inst/data_div_reg10_in[13]
    SLICE_X21Y24         LUT5 (Prop_lut5_I1_O)        0.329    14.822 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___8/O
                         net (fo=1, routed)           0.000    14.822    system_i/divider_0/inst/data_div_reg2_inferred__0/i___8_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.372 r  system_i/divider_0/inst/i__i_20/CO[3]
                         net (fo=1, routed)           0.009    15.381    system_i/divider_0/inst/i__i_20_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.495 r  system_i/divider_0/inst/i__i_10__2/CO[3]
                         net (fo=1, routed)           0.000    15.495    system_i/divider_0/inst/i__i_10__2_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.609 r  system_i/divider_0/inst/i__i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.609    system_i/divider_0/inst/i__i_5__0_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.723 r  system_i/divider_0/inst/i__i_2__3/CO[3]
                         net (fo=1, routed)           0.000    15.723    system_i/divider_0/inst/i__i_2__3_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.880 r  system_i/divider_0/inst/i__i_1__1/CO[1]
                         net (fo=22, routed)          0.847    16.728    system_i/divider_0/inst/data_div_reg10_in[12]
    SLICE_X18Y26         LUT5 (Prop_lut5_I1_O)        0.329    17.057 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___7/O
                         net (fo=1, routed)           0.000    17.057    system_i/divider_0/inst/data_div_reg2_inferred__0/i___7_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.607 r  system_i/divider_0/inst/i__i_15__1/CO[3]
                         net (fo=1, routed)           0.000    17.607    system_i/divider_0/inst/i__i_15__1_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.721 r  system_i/divider_0/inst/i__i_15__2/CO[3]
                         net (fo=1, routed)           0.000    17.721    system_i/divider_0/inst/i__i_15__2_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.835 r  system_i/divider_0/inst/i__i_5__1/CO[3]
                         net (fo=1, routed)           0.000    17.835    system_i/divider_0/inst/i__i_5__1_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.949 r  system_i/divider_0/inst/i__i_2__4/CO[3]
                         net (fo=1, routed)           0.000    17.949    system_i/divider_0/inst/i__i_2__4_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.106 r  system_i/divider_0/inst/i__i_1__2/CO[1]
                         net (fo=22, routed)          0.708    18.813    system_i/divider_0/inst/data_div_reg10_in[11]
    SLICE_X17Y27         LUT5 (Prop_lut5_I1_O)        0.329    19.142 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___6/O
                         net (fo=1, routed)           0.000    19.142    system_i/divider_0/inst/data_div_reg2_inferred__0/i___6_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.692 r  system_i/divider_0/inst/i__i_15__3/CO[3]
                         net (fo=1, routed)           0.000    19.692    system_i/divider_0/inst/i__i_15__3_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.806 r  system_i/divider_0/inst/i__i_10__3/CO[3]
                         net (fo=1, routed)           0.000    19.806    system_i/divider_0/inst/i__i_10__3_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.920 r  system_i/divider_0/inst/i__i_10__4/CO[3]
                         net (fo=1, routed)           0.000    19.920    system_i/divider_0/inst/i__i_10__4_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.034 r  system_i/divider_0/inst/i__i_2__5/CO[3]
                         net (fo=1, routed)           0.000    20.034    system_i/divider_0/inst/i__i_2__5_n_0
    SLICE_X17Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.191 r  system_i/divider_0/inst/i__i_1__3/CO[1]
                         net (fo=22, routed)          0.861    21.052    system_i/divider_0/inst/data_div_reg10_in[10]
    SLICE_X16Y28         LUT5 (Prop_lut5_I1_O)        0.329    21.381 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___5/O
                         net (fo=1, routed)           0.000    21.381    system_i/divider_0/inst/data_div_reg2_inferred__0/i___5_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.914 r  system_i/divider_0/inst/i__i_15__4/CO[3]
                         net (fo=1, routed)           0.000    21.914    system_i/divider_0/inst/i__i_15__4_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.031 r  system_i/divider_0/inst/i__i_10__5/CO[3]
                         net (fo=1, routed)           0.000    22.031    system_i/divider_0/inst/i__i_10__5_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.148 r  system_i/divider_0/inst/i__i_5__2/CO[3]
                         net (fo=1, routed)           0.000    22.148    system_i/divider_0/inst/i__i_5__2_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.265 r  system_i/divider_0/inst/i__i_3__0/CO[3]
                         net (fo=1, routed)           0.000    22.265    system_i/divider_0/inst/i__i_3__0_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.422 r  system_i/divider_0/inst/i__i_1__4/CO[1]
                         net (fo=22, routed)          0.839    23.261    system_i/divider_0/inst/data_div_reg10_in[9]
    SLICE_X20Y28         LUT5 (Prop_lut5_I1_O)        0.332    23.593 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___4/O
                         net (fo=1, routed)           0.000    23.593    system_i/divider_0/inst/data_div_reg2_inferred__0/i___4_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.126 r  system_i/divider_0/inst/i__i_48/CO[3]
                         net (fo=1, routed)           0.000    24.126    system_i/divider_0/inst/i__i_48_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.243 r  system_i/divider_0/inst/i__i_10__6/CO[3]
                         net (fo=1, routed)           0.000    24.243    system_i/divider_0/inst/i__i_10__6_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.360 r  system_i/divider_0/inst/i__i_5__3/CO[3]
                         net (fo=1, routed)           0.000    24.360    system_i/divider_0/inst/i__i_5__3_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.477 r  system_i/divider_0/inst/i__i_2__6/CO[3]
                         net (fo=1, routed)           0.000    24.477    system_i/divider_0/inst/i__i_2__6_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.634 r  system_i/divider_0/inst/i__i_1__5/CO[1]
                         net (fo=22, routed)          0.964    25.598    system_i/divider_0/inst/data_div_reg10_in[8]
    SLICE_X22Y29         LUT5 (Prop_lut5_I1_O)        0.332    25.930 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___3/O
                         net (fo=1, routed)           0.000    25.930    system_i/divider_0/inst/data_div_reg2_inferred__0/i___3_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.480 r  system_i/divider_0/inst/i__i_43/CO[3]
                         net (fo=1, routed)           0.000    26.480    system_i/divider_0/inst/i__i_43_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.594 r  system_i/divider_0/inst/i__i_33/CO[3]
                         net (fo=1, routed)           0.000    26.594    system_i/divider_0/inst/i__i_33_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.708 r  system_i/divider_0/inst/i__i_5__4/CO[3]
                         net (fo=1, routed)           0.000    26.708    system_i/divider_0/inst/i__i_5__4_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.822 r  system_i/divider_0/inst/i__i_2__7/CO[3]
                         net (fo=1, routed)           0.000    26.822    system_i/divider_0/inst/i__i_2__7_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.979 r  system_i/divider_0/inst/i__i_1__6/CO[1]
                         net (fo=22, routed)          0.803    27.782    system_i/divider_0/inst/data_div_reg10_in[7]
    SLICE_X23Y29         LUT5 (Prop_lut5_I1_O)        0.329    28.111 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___2/O
                         net (fo=1, routed)           0.000    28.111    system_i/divider_0/inst/data_div_reg2_inferred__0/i___2_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.661 r  system_i/divider_0/inst/i__i_38/CO[3]
                         net (fo=1, routed)           0.000    28.661    system_i/divider_0/inst/i__i_38_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.775 r  system_i/divider_0/inst/i__i_28/CO[3]
                         net (fo=1, routed)           0.000    28.775    system_i/divider_0/inst/i__i_28_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.889 r  system_i/divider_0/inst/i__i_18/CO[3]
                         net (fo=1, routed)           0.000    28.889    system_i/divider_0/inst/i__i_18_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.003 r  system_i/divider_0/inst/i__i_2__8/CO[3]
                         net (fo=1, routed)           0.000    29.003    system_i/divider_0/inst/i__i_2__8_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.160 r  system_i/divider_0/inst/i__i_1__7/CO[1]
                         net (fo=22, routed)          0.770    29.930    system_i/divider_0/inst/data_div_reg10_in[6]
    SLICE_X19Y32         LUT5 (Prop_lut5_I1_O)        0.329    30.259 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___1/O
                         net (fo=1, routed)           0.000    30.259    system_i/divider_0/inst/data_div_reg2_inferred__0/i___1_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.809 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.809    system_i/divider_0/inst/data_div_reg1__956_carry_i_35_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.923 r  system_i/divider_0/inst/i__i_23/CO[3]
                         net (fo=1, routed)           0.000    30.923    system_i/divider_0/inst/i__i_23_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.037 r  system_i/divider_0/inst/i__i_13/CO[3]
                         net (fo=1, routed)           0.000    31.037    system_i/divider_0/inst/i__i_13_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.151 r  system_i/divider_0/inst/i__i_4/CO[3]
                         net (fo=1, routed)           0.000    31.151    system_i/divider_0/inst/i__i_4_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.308 r  system_i/divider_0/inst/i__i_1__8/CO[1]
                         net (fo=22, routed)          0.687    31.995    system_i/divider_0/inst/data_div_reg10_in[5]
    SLICE_X17Y33         LUT5 (Prop_lut5_I1_O)        0.329    32.324 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___0/O
                         net (fo=1, routed)           0.000    32.324    system_i/divider_0/inst/data_div_reg2_inferred__0/i___0_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.874 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.874    system_i/divider_0/inst/data_div_reg1__956_carry_i_31_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.988 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.988    system_i/divider_0/inst/data_div_reg1__956_carry_i_26_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.102 r  system_i/divider_0/inst/i__i_12/CO[3]
                         net (fo=1, routed)           0.000    33.102    system_i/divider_0/inst/i__i_12_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.216 r  system_i/divider_0/inst/i__i_3__1/CO[3]
                         net (fo=1, routed)           0.000    33.216    system_i/divider_0/inst/i__i_3__1_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.373 r  system_i/divider_0/inst/i__i_1__9/CO[1]
                         net (fo=22, routed)          0.823    34.196    system_i/divider_0/inst/data_div_reg10_in[4]
    SLICE_X18Y34         LUT5 (Prop_lut5_I1_O)        0.329    34.525 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i_/O
                         net (fo=1, routed)           0.000    34.525    system_i/divider_0/inst/data_div_reg2_inferred__0/i__n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.075 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.075    system_i/divider_0/inst/data_div_reg1__956_carry_i_21_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.189 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.189    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.303 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    35.303    system_i/divider_0/inst/data_div_reg1__956_carry_i_16_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.417 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.417    system_i/divider_0/inst/data_div_reg_reg[3]_i_3_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.574 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_2/CO[1]
                         net (fo=22, routed)          0.925    36.499    system_i/divider_0/inst/data_div_reg10_in[3]
    SLICE_X20Y34         LUT3 (Prop_lut3_I0_O)        0.329    36.828 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_25/O
                         net (fo=1, routed)           0.000    36.828    system_i/divider_0/inst/data_div_reg1__956_carry_i_25_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.361 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.361    system_i/divider_0/inst/data_div_reg1__956_carry_i_11_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.478 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.478    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.595 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.595    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.712 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    37.712    system_i/divider_0/inst/data_div_reg1__956_carry_i_8_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.869 r  system_i/divider_0/inst/data_div_reg_reg[2]_i_2/CO[1]
                         net (fo=22, routed)          0.825    38.694    system_i/divider_0/inst/data_div_reg10_in[2]
    SLICE_X21Y34         LUT2 (Prop_lut2_I1_O)        0.332    39.026 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_15/O
                         net (fo=1, routed)           0.000    39.026    system_i/divider_0/inst/data_div_reg1__956_carry_i_15_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.576 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.576    system_i/divider_0/inst/data_div_reg1__956_carry_i_2_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.690 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.690    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.804 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.804    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.918 r  system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.918    system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.075 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_1/CO[1]
                         net (fo=22, routed)          0.821    40.896    system_i/divider_0/inst/data_div_reg10_in[1]
    SLICE_X22Y35         LUT2 (Prop_lut2_I1_O)        0.329    41.225 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_7/O
                         net (fo=1, routed)           0.000    41.225    system_i/divider_0/inst/data_div_reg1__956_carry_i_7_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.757 r  system_i/divider_0/inst/data_div_reg1__956_carry/CO[3]
                         net (fo=1, routed)           0.000    41.757    system_i/divider_0/inst/data_div_reg1__956_carry_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.871 r  system_i/divider_0/inst/data_div_reg1__956_carry__0/CO[3]
                         net (fo=1, routed)           0.000    41.871    system_i/divider_0/inst/data_div_reg1__956_carry__0_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.985 r  system_i/divider_0/inst/data_div_reg1__956_carry__1/CO[3]
                         net (fo=1, routed)           0.000    41.985    system_i/divider_0/inst/data_div_reg1__956_carry__1_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.099 r  system_i/divider_0/inst/data_div_reg1__956_carry__2/CO[3]
                         net (fo=1, routed)           0.000    42.099    system_i/divider_0/inst/data_div_reg1__956_carry__2_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.370 f  system_i/divider_0/inst/data_div_reg1__956_carry__3/CO[0]
                         net (fo=2, routed)           0.315    42.684    system_i/divider_0/inst/data_div_reg10_in[0]
    SLICE_X23Y40         LUT1 (Prop_lut1_I0_O)        0.373    43.057 r  system_i/divider_0/inst/data_div_reg[4]_i_3/O
                         net (fo=1, routed)           0.195    43.252    system_i/divider_0/inst/data_div_reg[4]_i_3_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    43.832 r  system_i/divider_0/inst/data_div_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.832    system_i/divider_0/inst/data_div_reg_reg[4]_i_2_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.946 r  system_i/divider_0/inst/data_div_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.946    system_i/divider_0/inst/data_div_reg_reg[8]_i_2_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.060 r  system_i/divider_0/inst/data_div_reg_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.060    system_i/divider_0/inst/data_div_reg_reg[12]_i_2_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    44.299 r  system_i/divider_0/inst/data_div_reg_reg[15]_i_3/O[2]
                         net (fo=1, routed)           0.296    44.595    system_i/divider_0/inst/data_div_reg1[15]
    SLICE_X23Y43         LUT5 (Prop_lut5_I2_O)        0.302    44.897 r  system_i/divider_0/inst/data_div_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    44.897    system_i/divider_0/inst/p_0_in[15]
    SLICE_X23Y43         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        1.495    12.407    system_i/divider_0/inst/clk
    SLICE_X23Y43         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[15]/C
                         clock pessimism              0.364    12.771    
                         clock uncertainty           -0.035    12.736    
    SLICE_X23Y43         FDRE (Setup_fdre_C_D)        0.031    12.767    system_i/divider_0/inst/data_div_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         12.767    
                         arrival time                         -44.897    
  -------------------------------------------------------------------
                         slack                                -32.130    

Slack (VIOLATED) :        -32.117ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/data_a_shift_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/divider_0/inst/data_div_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        40.064ns  (logic 25.535ns (63.735%)  route 14.529ns (36.265%))
  Logic Levels:           106  (CARRY4=87 LUT1=2 LUT2=3 LUT3=2 LUT5=11 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 12.406 - 8.000 ) 
    Source Clock Delay      (SCD):    4.818ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        1.657     4.818    system_i/divider_0/inst/clk
    SLICE_X22Y19         FDRE                                         r  system_i/divider_0/inst/data_a_shift_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.456     5.274 f  system_i/divider_0/inst/data_a_shift_reg[2]_replica/Q
                         net (fo=1, routed)           0.157     5.431    system_i/divider_0/inst/data_a_shift[2]_repN
    SLICE_X23Y19         LUT1 (Prop_lut1_I0_O)        0.124     5.555 r  system_i/divider_0/inst/i__i_7/O
                         net (fo=1, routed)           0.195     5.750    system_i/divider_0/inst/i__i_7_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.330 r  system_i/divider_0/inst/i__i_2/CO[3]
                         net (fo=1, routed)           0.000     6.330    system_i/divider_0/inst/i__i_2_n_0
    SLICE_X22Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.444 r  system_i/divider_0/inst/i__i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.444    system_i/divider_0/inst/i__i_2__0_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.558 r  system_i/divider_0/inst/i__i_2__1/CO[3]
                         net (fo=1, routed)           0.000     6.558    system_i/divider_0/inst/i__i_2__1_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.780 r  system_i/divider_0/inst/data_div_reg1_carry_i_9/O[0]
                         net (fo=1, routed)           0.800     7.580    system_i/divider_0/inst/data_div_reg3[15]
    SLICE_X22Y23         LUT3 (Prop_lut3_I2_O)        0.299     7.879 r  system_i/divider_0/inst/data_div_reg1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.879    system_i/divider_0/inst/data_div_reg1_carry_i_8_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.411 r  system_i/divider_0/inst/data_div_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.411    system_i/divider_0/inst/data_div_reg1_carry_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.525 r  system_i/divider_0/inst/data_div_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.534    system_i/divider_0/inst/data_div_reg1_carry__0_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.648 r  system_i/divider_0/inst/data_div_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.648    system_i/divider_0/inst/data_div_reg1_carry__1_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.762 r  system_i/divider_0/inst/data_div_reg1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.762    system_i/divider_0/inst/data_div_reg1_carry__2_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.033 r  system_i/divider_0/inst/data_div_reg_reg[15]_i_2/CO[0]
                         net (fo=22, routed)          0.530     9.563    system_i/divider_0/inst/data_div_reg10_in[15]
    SLICE_X25Y24         LUT2 (Prop_lut2_I1_O)        0.373     9.936 r  system_i/divider_0/inst/i__i_20__1/O
                         net (fo=1, routed)           0.331    10.267    system_i/divider_0/inst/i__i_20__1_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.787 r  system_i/divider_0/inst/i__i_15/CO[3]
                         net (fo=1, routed)           0.000    10.787    system_i/divider_0/inst/i__i_15_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.904 r  system_i/divider_0/inst/i__i_10__0/CO[3]
                         net (fo=1, routed)           0.009    10.913    system_i/divider_0/inst/i__i_10__0_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.030 r  system_i/divider_0/inst/i__i_10__0__0/CO[3]
                         net (fo=1, routed)           0.000    11.030    system_i/divider_0/inst/i__i_10__0__0_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.147 r  system_i/divider_0/inst/i__i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.147    system_i/divider_0/inst/i__i_2__2_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.304 r  system_i/divider_0/inst/i__i_1/CO[1]
                         net (fo=22, routed)          0.860    12.164    system_i/divider_0/inst/data_div_reg10_in[14]
    SLICE_X23Y23         LUT5 (Prop_lut5_I1_O)        0.332    12.496 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___9/O
                         net (fo=1, routed)           0.000    12.496    system_i/divider_0/inst/data_div_reg2_inferred__0/i___9_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.046 r  system_i/divider_0/inst/i__i_15__0/CO[3]
                         net (fo=1, routed)           0.000    13.046    system_i/divider_0/inst/i__i_15__0_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.160 r  system_i/divider_0/inst/i__i_10__1/CO[3]
                         net (fo=1, routed)           0.009    13.169    system_i/divider_0/inst/i__i_10__1_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.283 r  system_i/divider_0/inst/i__i_5/CO[3]
                         net (fo=1, routed)           0.000    13.283    system_i/divider_0/inst/i__i_5_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.397 r  system_i/divider_0/inst/i__i_3/CO[3]
                         net (fo=1, routed)           0.000    13.397    system_i/divider_0/inst/i__i_3_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.554 r  system_i/divider_0/inst/i__i_1__0/CO[1]
                         net (fo=22, routed)          0.939    14.493    system_i/divider_0/inst/data_div_reg10_in[13]
    SLICE_X21Y24         LUT5 (Prop_lut5_I1_O)        0.329    14.822 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___8/O
                         net (fo=1, routed)           0.000    14.822    system_i/divider_0/inst/data_div_reg2_inferred__0/i___8_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.372 r  system_i/divider_0/inst/i__i_20/CO[3]
                         net (fo=1, routed)           0.009    15.381    system_i/divider_0/inst/i__i_20_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.495 r  system_i/divider_0/inst/i__i_10__2/CO[3]
                         net (fo=1, routed)           0.000    15.495    system_i/divider_0/inst/i__i_10__2_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.609 r  system_i/divider_0/inst/i__i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.609    system_i/divider_0/inst/i__i_5__0_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.723 r  system_i/divider_0/inst/i__i_2__3/CO[3]
                         net (fo=1, routed)           0.000    15.723    system_i/divider_0/inst/i__i_2__3_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.880 r  system_i/divider_0/inst/i__i_1__1/CO[1]
                         net (fo=22, routed)          0.847    16.728    system_i/divider_0/inst/data_div_reg10_in[12]
    SLICE_X18Y26         LUT5 (Prop_lut5_I1_O)        0.329    17.057 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___7/O
                         net (fo=1, routed)           0.000    17.057    system_i/divider_0/inst/data_div_reg2_inferred__0/i___7_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.607 r  system_i/divider_0/inst/i__i_15__1/CO[3]
                         net (fo=1, routed)           0.000    17.607    system_i/divider_0/inst/i__i_15__1_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.721 r  system_i/divider_0/inst/i__i_15__2/CO[3]
                         net (fo=1, routed)           0.000    17.721    system_i/divider_0/inst/i__i_15__2_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.835 r  system_i/divider_0/inst/i__i_5__1/CO[3]
                         net (fo=1, routed)           0.000    17.835    system_i/divider_0/inst/i__i_5__1_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.949 r  system_i/divider_0/inst/i__i_2__4/CO[3]
                         net (fo=1, routed)           0.000    17.949    system_i/divider_0/inst/i__i_2__4_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.106 r  system_i/divider_0/inst/i__i_1__2/CO[1]
                         net (fo=22, routed)          0.708    18.813    system_i/divider_0/inst/data_div_reg10_in[11]
    SLICE_X17Y27         LUT5 (Prop_lut5_I1_O)        0.329    19.142 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___6/O
                         net (fo=1, routed)           0.000    19.142    system_i/divider_0/inst/data_div_reg2_inferred__0/i___6_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.692 r  system_i/divider_0/inst/i__i_15__3/CO[3]
                         net (fo=1, routed)           0.000    19.692    system_i/divider_0/inst/i__i_15__3_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.806 r  system_i/divider_0/inst/i__i_10__3/CO[3]
                         net (fo=1, routed)           0.000    19.806    system_i/divider_0/inst/i__i_10__3_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.920 r  system_i/divider_0/inst/i__i_10__4/CO[3]
                         net (fo=1, routed)           0.000    19.920    system_i/divider_0/inst/i__i_10__4_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.034 r  system_i/divider_0/inst/i__i_2__5/CO[3]
                         net (fo=1, routed)           0.000    20.034    system_i/divider_0/inst/i__i_2__5_n_0
    SLICE_X17Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.191 r  system_i/divider_0/inst/i__i_1__3/CO[1]
                         net (fo=22, routed)          0.861    21.052    system_i/divider_0/inst/data_div_reg10_in[10]
    SLICE_X16Y28         LUT5 (Prop_lut5_I1_O)        0.329    21.381 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___5/O
                         net (fo=1, routed)           0.000    21.381    system_i/divider_0/inst/data_div_reg2_inferred__0/i___5_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.914 r  system_i/divider_0/inst/i__i_15__4/CO[3]
                         net (fo=1, routed)           0.000    21.914    system_i/divider_0/inst/i__i_15__4_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.031 r  system_i/divider_0/inst/i__i_10__5/CO[3]
                         net (fo=1, routed)           0.000    22.031    system_i/divider_0/inst/i__i_10__5_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.148 r  system_i/divider_0/inst/i__i_5__2/CO[3]
                         net (fo=1, routed)           0.000    22.148    system_i/divider_0/inst/i__i_5__2_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.265 r  system_i/divider_0/inst/i__i_3__0/CO[3]
                         net (fo=1, routed)           0.000    22.265    system_i/divider_0/inst/i__i_3__0_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.422 r  system_i/divider_0/inst/i__i_1__4/CO[1]
                         net (fo=22, routed)          0.839    23.261    system_i/divider_0/inst/data_div_reg10_in[9]
    SLICE_X20Y28         LUT5 (Prop_lut5_I1_O)        0.332    23.593 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___4/O
                         net (fo=1, routed)           0.000    23.593    system_i/divider_0/inst/data_div_reg2_inferred__0/i___4_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.126 r  system_i/divider_0/inst/i__i_48/CO[3]
                         net (fo=1, routed)           0.000    24.126    system_i/divider_0/inst/i__i_48_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.243 r  system_i/divider_0/inst/i__i_10__6/CO[3]
                         net (fo=1, routed)           0.000    24.243    system_i/divider_0/inst/i__i_10__6_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.360 r  system_i/divider_0/inst/i__i_5__3/CO[3]
                         net (fo=1, routed)           0.000    24.360    system_i/divider_0/inst/i__i_5__3_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.477 r  system_i/divider_0/inst/i__i_2__6/CO[3]
                         net (fo=1, routed)           0.000    24.477    system_i/divider_0/inst/i__i_2__6_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.634 r  system_i/divider_0/inst/i__i_1__5/CO[1]
                         net (fo=22, routed)          0.964    25.598    system_i/divider_0/inst/data_div_reg10_in[8]
    SLICE_X22Y29         LUT5 (Prop_lut5_I1_O)        0.332    25.930 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___3/O
                         net (fo=1, routed)           0.000    25.930    system_i/divider_0/inst/data_div_reg2_inferred__0/i___3_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.480 r  system_i/divider_0/inst/i__i_43/CO[3]
                         net (fo=1, routed)           0.000    26.480    system_i/divider_0/inst/i__i_43_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.594 r  system_i/divider_0/inst/i__i_33/CO[3]
                         net (fo=1, routed)           0.000    26.594    system_i/divider_0/inst/i__i_33_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.708 r  system_i/divider_0/inst/i__i_5__4/CO[3]
                         net (fo=1, routed)           0.000    26.708    system_i/divider_0/inst/i__i_5__4_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.822 r  system_i/divider_0/inst/i__i_2__7/CO[3]
                         net (fo=1, routed)           0.000    26.822    system_i/divider_0/inst/i__i_2__7_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.979 r  system_i/divider_0/inst/i__i_1__6/CO[1]
                         net (fo=22, routed)          0.803    27.782    system_i/divider_0/inst/data_div_reg10_in[7]
    SLICE_X23Y29         LUT5 (Prop_lut5_I1_O)        0.329    28.111 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___2/O
                         net (fo=1, routed)           0.000    28.111    system_i/divider_0/inst/data_div_reg2_inferred__0/i___2_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.661 r  system_i/divider_0/inst/i__i_38/CO[3]
                         net (fo=1, routed)           0.000    28.661    system_i/divider_0/inst/i__i_38_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.775 r  system_i/divider_0/inst/i__i_28/CO[3]
                         net (fo=1, routed)           0.000    28.775    system_i/divider_0/inst/i__i_28_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.889 r  system_i/divider_0/inst/i__i_18/CO[3]
                         net (fo=1, routed)           0.000    28.889    system_i/divider_0/inst/i__i_18_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.003 r  system_i/divider_0/inst/i__i_2__8/CO[3]
                         net (fo=1, routed)           0.000    29.003    system_i/divider_0/inst/i__i_2__8_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.160 r  system_i/divider_0/inst/i__i_1__7/CO[1]
                         net (fo=22, routed)          0.770    29.930    system_i/divider_0/inst/data_div_reg10_in[6]
    SLICE_X19Y32         LUT5 (Prop_lut5_I1_O)        0.329    30.259 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___1/O
                         net (fo=1, routed)           0.000    30.259    system_i/divider_0/inst/data_div_reg2_inferred__0/i___1_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.809 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.809    system_i/divider_0/inst/data_div_reg1__956_carry_i_35_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.923 r  system_i/divider_0/inst/i__i_23/CO[3]
                         net (fo=1, routed)           0.000    30.923    system_i/divider_0/inst/i__i_23_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.037 r  system_i/divider_0/inst/i__i_13/CO[3]
                         net (fo=1, routed)           0.000    31.037    system_i/divider_0/inst/i__i_13_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.151 r  system_i/divider_0/inst/i__i_4/CO[3]
                         net (fo=1, routed)           0.000    31.151    system_i/divider_0/inst/i__i_4_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.308 r  system_i/divider_0/inst/i__i_1__8/CO[1]
                         net (fo=22, routed)          0.687    31.995    system_i/divider_0/inst/data_div_reg10_in[5]
    SLICE_X17Y33         LUT5 (Prop_lut5_I1_O)        0.329    32.324 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___0/O
                         net (fo=1, routed)           0.000    32.324    system_i/divider_0/inst/data_div_reg2_inferred__0/i___0_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.874 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.874    system_i/divider_0/inst/data_div_reg1__956_carry_i_31_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.988 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.988    system_i/divider_0/inst/data_div_reg1__956_carry_i_26_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.102 r  system_i/divider_0/inst/i__i_12/CO[3]
                         net (fo=1, routed)           0.000    33.102    system_i/divider_0/inst/i__i_12_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.216 r  system_i/divider_0/inst/i__i_3__1/CO[3]
                         net (fo=1, routed)           0.000    33.216    system_i/divider_0/inst/i__i_3__1_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.373 r  system_i/divider_0/inst/i__i_1__9/CO[1]
                         net (fo=22, routed)          0.823    34.196    system_i/divider_0/inst/data_div_reg10_in[4]
    SLICE_X18Y34         LUT5 (Prop_lut5_I1_O)        0.329    34.525 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i_/O
                         net (fo=1, routed)           0.000    34.525    system_i/divider_0/inst/data_div_reg2_inferred__0/i__n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.075 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.075    system_i/divider_0/inst/data_div_reg1__956_carry_i_21_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.189 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.189    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.303 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    35.303    system_i/divider_0/inst/data_div_reg1__956_carry_i_16_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.417 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.417    system_i/divider_0/inst/data_div_reg_reg[3]_i_3_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.574 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_2/CO[1]
                         net (fo=22, routed)          0.925    36.499    system_i/divider_0/inst/data_div_reg10_in[3]
    SLICE_X20Y34         LUT3 (Prop_lut3_I0_O)        0.329    36.828 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_25/O
                         net (fo=1, routed)           0.000    36.828    system_i/divider_0/inst/data_div_reg1__956_carry_i_25_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.361 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.361    system_i/divider_0/inst/data_div_reg1__956_carry_i_11_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.478 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.478    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.595 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.595    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.712 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    37.712    system_i/divider_0/inst/data_div_reg1__956_carry_i_8_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.869 r  system_i/divider_0/inst/data_div_reg_reg[2]_i_2/CO[1]
                         net (fo=22, routed)          0.825    38.694    system_i/divider_0/inst/data_div_reg10_in[2]
    SLICE_X21Y34         LUT2 (Prop_lut2_I1_O)        0.332    39.026 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_15/O
                         net (fo=1, routed)           0.000    39.026    system_i/divider_0/inst/data_div_reg1__956_carry_i_15_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.576 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.576    system_i/divider_0/inst/data_div_reg1__956_carry_i_2_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.690 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.690    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.804 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.804    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.918 r  system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.918    system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.075 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_1/CO[1]
                         net (fo=22, routed)          0.821    40.896    system_i/divider_0/inst/data_div_reg10_in[1]
    SLICE_X22Y35         LUT2 (Prop_lut2_I1_O)        0.329    41.225 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_7/O
                         net (fo=1, routed)           0.000    41.225    system_i/divider_0/inst/data_div_reg1__956_carry_i_7_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.757 r  system_i/divider_0/inst/data_div_reg1__956_carry/CO[3]
                         net (fo=1, routed)           0.000    41.757    system_i/divider_0/inst/data_div_reg1__956_carry_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.871 r  system_i/divider_0/inst/data_div_reg1__956_carry__0/CO[3]
                         net (fo=1, routed)           0.000    41.871    system_i/divider_0/inst/data_div_reg1__956_carry__0_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.985 r  system_i/divider_0/inst/data_div_reg1__956_carry__1/CO[3]
                         net (fo=1, routed)           0.000    41.985    system_i/divider_0/inst/data_div_reg1__956_carry__1_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.099 r  system_i/divider_0/inst/data_div_reg1__956_carry__2/CO[3]
                         net (fo=1, routed)           0.000    42.099    system_i/divider_0/inst/data_div_reg1__956_carry__2_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.370 f  system_i/divider_0/inst/data_div_reg1__956_carry__3/CO[0]
                         net (fo=2, routed)           0.315    42.684    system_i/divider_0/inst/data_div_reg10_in[0]
    SLICE_X23Y40         LUT1 (Prop_lut1_I0_O)        0.373    43.057 r  system_i/divider_0/inst/data_div_reg[4]_i_3/O
                         net (fo=1, routed)           0.195    43.252    system_i/divider_0/inst/data_div_reg[4]_i_3_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    43.832 r  system_i/divider_0/inst/data_div_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.832    system_i/divider_0/inst/data_div_reg_reg[4]_i_2_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.946 r  system_i/divider_0/inst/data_div_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.946    system_i/divider_0/inst/data_div_reg_reg[8]_i_2_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.280 r  system_i/divider_0/inst/data_div_reg_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.299    44.580    system_i/divider_0/inst/data_div_reg1[10]
    SLICE_X23Y42         LUT6 (Prop_lut6_I3_O)        0.303    44.883 r  system_i/divider_0/inst/data_div_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    44.883    system_i/divider_0/inst/p_0_in[10]
    SLICE_X23Y42         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        1.494    12.406    system_i/divider_0/inst/clk
    SLICE_X23Y42         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[10]/C
                         clock pessimism              0.364    12.770    
                         clock uncertainty           -0.035    12.735    
    SLICE_X23Y42         FDRE (Setup_fdre_C_D)        0.031    12.766    system_i/divider_0/inst/data_div_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         12.766    
                         arrival time                         -44.883    
  -------------------------------------------------------------------
                         slack                                -32.117    

Slack (VIOLATED) :        -32.116ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/data_a_shift_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/divider_0/inst/data_div_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        40.062ns  (logic 25.533ns (63.734%)  route 14.529ns (36.266%))
  Logic Levels:           107  (CARRY4=88 LUT1=2 LUT2=3 LUT3=2 LUT5=11 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 12.406 - 8.000 ) 
    Source Clock Delay      (SCD):    4.818ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        1.657     4.818    system_i/divider_0/inst/clk
    SLICE_X22Y19         FDRE                                         r  system_i/divider_0/inst/data_a_shift_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.456     5.274 f  system_i/divider_0/inst/data_a_shift_reg[2]_replica/Q
                         net (fo=1, routed)           0.157     5.431    system_i/divider_0/inst/data_a_shift[2]_repN
    SLICE_X23Y19         LUT1 (Prop_lut1_I0_O)        0.124     5.555 r  system_i/divider_0/inst/i__i_7/O
                         net (fo=1, routed)           0.195     5.750    system_i/divider_0/inst/i__i_7_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.330 r  system_i/divider_0/inst/i__i_2/CO[3]
                         net (fo=1, routed)           0.000     6.330    system_i/divider_0/inst/i__i_2_n_0
    SLICE_X22Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.444 r  system_i/divider_0/inst/i__i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.444    system_i/divider_0/inst/i__i_2__0_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.558 r  system_i/divider_0/inst/i__i_2__1/CO[3]
                         net (fo=1, routed)           0.000     6.558    system_i/divider_0/inst/i__i_2__1_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.780 r  system_i/divider_0/inst/data_div_reg1_carry_i_9/O[0]
                         net (fo=1, routed)           0.800     7.580    system_i/divider_0/inst/data_div_reg3[15]
    SLICE_X22Y23         LUT3 (Prop_lut3_I2_O)        0.299     7.879 r  system_i/divider_0/inst/data_div_reg1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.879    system_i/divider_0/inst/data_div_reg1_carry_i_8_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.411 r  system_i/divider_0/inst/data_div_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.411    system_i/divider_0/inst/data_div_reg1_carry_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.525 r  system_i/divider_0/inst/data_div_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.534    system_i/divider_0/inst/data_div_reg1_carry__0_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.648 r  system_i/divider_0/inst/data_div_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.648    system_i/divider_0/inst/data_div_reg1_carry__1_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.762 r  system_i/divider_0/inst/data_div_reg1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.762    system_i/divider_0/inst/data_div_reg1_carry__2_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.033 r  system_i/divider_0/inst/data_div_reg_reg[15]_i_2/CO[0]
                         net (fo=22, routed)          0.530     9.563    system_i/divider_0/inst/data_div_reg10_in[15]
    SLICE_X25Y24         LUT2 (Prop_lut2_I1_O)        0.373     9.936 r  system_i/divider_0/inst/i__i_20__1/O
                         net (fo=1, routed)           0.331    10.267    system_i/divider_0/inst/i__i_20__1_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.787 r  system_i/divider_0/inst/i__i_15/CO[3]
                         net (fo=1, routed)           0.000    10.787    system_i/divider_0/inst/i__i_15_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.904 r  system_i/divider_0/inst/i__i_10__0/CO[3]
                         net (fo=1, routed)           0.009    10.913    system_i/divider_0/inst/i__i_10__0_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.030 r  system_i/divider_0/inst/i__i_10__0__0/CO[3]
                         net (fo=1, routed)           0.000    11.030    system_i/divider_0/inst/i__i_10__0__0_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.147 r  system_i/divider_0/inst/i__i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.147    system_i/divider_0/inst/i__i_2__2_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.304 r  system_i/divider_0/inst/i__i_1/CO[1]
                         net (fo=22, routed)          0.860    12.164    system_i/divider_0/inst/data_div_reg10_in[14]
    SLICE_X23Y23         LUT5 (Prop_lut5_I1_O)        0.332    12.496 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___9/O
                         net (fo=1, routed)           0.000    12.496    system_i/divider_0/inst/data_div_reg2_inferred__0/i___9_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.046 r  system_i/divider_0/inst/i__i_15__0/CO[3]
                         net (fo=1, routed)           0.000    13.046    system_i/divider_0/inst/i__i_15__0_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.160 r  system_i/divider_0/inst/i__i_10__1/CO[3]
                         net (fo=1, routed)           0.009    13.169    system_i/divider_0/inst/i__i_10__1_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.283 r  system_i/divider_0/inst/i__i_5/CO[3]
                         net (fo=1, routed)           0.000    13.283    system_i/divider_0/inst/i__i_5_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.397 r  system_i/divider_0/inst/i__i_3/CO[3]
                         net (fo=1, routed)           0.000    13.397    system_i/divider_0/inst/i__i_3_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.554 r  system_i/divider_0/inst/i__i_1__0/CO[1]
                         net (fo=22, routed)          0.939    14.493    system_i/divider_0/inst/data_div_reg10_in[13]
    SLICE_X21Y24         LUT5 (Prop_lut5_I1_O)        0.329    14.822 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___8/O
                         net (fo=1, routed)           0.000    14.822    system_i/divider_0/inst/data_div_reg2_inferred__0/i___8_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.372 r  system_i/divider_0/inst/i__i_20/CO[3]
                         net (fo=1, routed)           0.009    15.381    system_i/divider_0/inst/i__i_20_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.495 r  system_i/divider_0/inst/i__i_10__2/CO[3]
                         net (fo=1, routed)           0.000    15.495    system_i/divider_0/inst/i__i_10__2_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.609 r  system_i/divider_0/inst/i__i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.609    system_i/divider_0/inst/i__i_5__0_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.723 r  system_i/divider_0/inst/i__i_2__3/CO[3]
                         net (fo=1, routed)           0.000    15.723    system_i/divider_0/inst/i__i_2__3_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.880 r  system_i/divider_0/inst/i__i_1__1/CO[1]
                         net (fo=22, routed)          0.847    16.728    system_i/divider_0/inst/data_div_reg10_in[12]
    SLICE_X18Y26         LUT5 (Prop_lut5_I1_O)        0.329    17.057 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___7/O
                         net (fo=1, routed)           0.000    17.057    system_i/divider_0/inst/data_div_reg2_inferred__0/i___7_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.607 r  system_i/divider_0/inst/i__i_15__1/CO[3]
                         net (fo=1, routed)           0.000    17.607    system_i/divider_0/inst/i__i_15__1_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.721 r  system_i/divider_0/inst/i__i_15__2/CO[3]
                         net (fo=1, routed)           0.000    17.721    system_i/divider_0/inst/i__i_15__2_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.835 r  system_i/divider_0/inst/i__i_5__1/CO[3]
                         net (fo=1, routed)           0.000    17.835    system_i/divider_0/inst/i__i_5__1_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.949 r  system_i/divider_0/inst/i__i_2__4/CO[3]
                         net (fo=1, routed)           0.000    17.949    system_i/divider_0/inst/i__i_2__4_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.106 r  system_i/divider_0/inst/i__i_1__2/CO[1]
                         net (fo=22, routed)          0.708    18.813    system_i/divider_0/inst/data_div_reg10_in[11]
    SLICE_X17Y27         LUT5 (Prop_lut5_I1_O)        0.329    19.142 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___6/O
                         net (fo=1, routed)           0.000    19.142    system_i/divider_0/inst/data_div_reg2_inferred__0/i___6_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.692 r  system_i/divider_0/inst/i__i_15__3/CO[3]
                         net (fo=1, routed)           0.000    19.692    system_i/divider_0/inst/i__i_15__3_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.806 r  system_i/divider_0/inst/i__i_10__3/CO[3]
                         net (fo=1, routed)           0.000    19.806    system_i/divider_0/inst/i__i_10__3_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.920 r  system_i/divider_0/inst/i__i_10__4/CO[3]
                         net (fo=1, routed)           0.000    19.920    system_i/divider_0/inst/i__i_10__4_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.034 r  system_i/divider_0/inst/i__i_2__5/CO[3]
                         net (fo=1, routed)           0.000    20.034    system_i/divider_0/inst/i__i_2__5_n_0
    SLICE_X17Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.191 r  system_i/divider_0/inst/i__i_1__3/CO[1]
                         net (fo=22, routed)          0.861    21.052    system_i/divider_0/inst/data_div_reg10_in[10]
    SLICE_X16Y28         LUT5 (Prop_lut5_I1_O)        0.329    21.381 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___5/O
                         net (fo=1, routed)           0.000    21.381    system_i/divider_0/inst/data_div_reg2_inferred__0/i___5_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.914 r  system_i/divider_0/inst/i__i_15__4/CO[3]
                         net (fo=1, routed)           0.000    21.914    system_i/divider_0/inst/i__i_15__4_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.031 r  system_i/divider_0/inst/i__i_10__5/CO[3]
                         net (fo=1, routed)           0.000    22.031    system_i/divider_0/inst/i__i_10__5_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.148 r  system_i/divider_0/inst/i__i_5__2/CO[3]
                         net (fo=1, routed)           0.000    22.148    system_i/divider_0/inst/i__i_5__2_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.265 r  system_i/divider_0/inst/i__i_3__0/CO[3]
                         net (fo=1, routed)           0.000    22.265    system_i/divider_0/inst/i__i_3__0_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.422 r  system_i/divider_0/inst/i__i_1__4/CO[1]
                         net (fo=22, routed)          0.839    23.261    system_i/divider_0/inst/data_div_reg10_in[9]
    SLICE_X20Y28         LUT5 (Prop_lut5_I1_O)        0.332    23.593 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___4/O
                         net (fo=1, routed)           0.000    23.593    system_i/divider_0/inst/data_div_reg2_inferred__0/i___4_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.126 r  system_i/divider_0/inst/i__i_48/CO[3]
                         net (fo=1, routed)           0.000    24.126    system_i/divider_0/inst/i__i_48_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.243 r  system_i/divider_0/inst/i__i_10__6/CO[3]
                         net (fo=1, routed)           0.000    24.243    system_i/divider_0/inst/i__i_10__6_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.360 r  system_i/divider_0/inst/i__i_5__3/CO[3]
                         net (fo=1, routed)           0.000    24.360    system_i/divider_0/inst/i__i_5__3_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.477 r  system_i/divider_0/inst/i__i_2__6/CO[3]
                         net (fo=1, routed)           0.000    24.477    system_i/divider_0/inst/i__i_2__6_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.634 r  system_i/divider_0/inst/i__i_1__5/CO[1]
                         net (fo=22, routed)          0.964    25.598    system_i/divider_0/inst/data_div_reg10_in[8]
    SLICE_X22Y29         LUT5 (Prop_lut5_I1_O)        0.332    25.930 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___3/O
                         net (fo=1, routed)           0.000    25.930    system_i/divider_0/inst/data_div_reg2_inferred__0/i___3_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.480 r  system_i/divider_0/inst/i__i_43/CO[3]
                         net (fo=1, routed)           0.000    26.480    system_i/divider_0/inst/i__i_43_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.594 r  system_i/divider_0/inst/i__i_33/CO[3]
                         net (fo=1, routed)           0.000    26.594    system_i/divider_0/inst/i__i_33_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.708 r  system_i/divider_0/inst/i__i_5__4/CO[3]
                         net (fo=1, routed)           0.000    26.708    system_i/divider_0/inst/i__i_5__4_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.822 r  system_i/divider_0/inst/i__i_2__7/CO[3]
                         net (fo=1, routed)           0.000    26.822    system_i/divider_0/inst/i__i_2__7_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.979 r  system_i/divider_0/inst/i__i_1__6/CO[1]
                         net (fo=22, routed)          0.803    27.782    system_i/divider_0/inst/data_div_reg10_in[7]
    SLICE_X23Y29         LUT5 (Prop_lut5_I1_O)        0.329    28.111 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___2/O
                         net (fo=1, routed)           0.000    28.111    system_i/divider_0/inst/data_div_reg2_inferred__0/i___2_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.661 r  system_i/divider_0/inst/i__i_38/CO[3]
                         net (fo=1, routed)           0.000    28.661    system_i/divider_0/inst/i__i_38_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.775 r  system_i/divider_0/inst/i__i_28/CO[3]
                         net (fo=1, routed)           0.000    28.775    system_i/divider_0/inst/i__i_28_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.889 r  system_i/divider_0/inst/i__i_18/CO[3]
                         net (fo=1, routed)           0.000    28.889    system_i/divider_0/inst/i__i_18_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.003 r  system_i/divider_0/inst/i__i_2__8/CO[3]
                         net (fo=1, routed)           0.000    29.003    system_i/divider_0/inst/i__i_2__8_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.160 r  system_i/divider_0/inst/i__i_1__7/CO[1]
                         net (fo=22, routed)          0.770    29.930    system_i/divider_0/inst/data_div_reg10_in[6]
    SLICE_X19Y32         LUT5 (Prop_lut5_I1_O)        0.329    30.259 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___1/O
                         net (fo=1, routed)           0.000    30.259    system_i/divider_0/inst/data_div_reg2_inferred__0/i___1_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.809 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.809    system_i/divider_0/inst/data_div_reg1__956_carry_i_35_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.923 r  system_i/divider_0/inst/i__i_23/CO[3]
                         net (fo=1, routed)           0.000    30.923    system_i/divider_0/inst/i__i_23_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.037 r  system_i/divider_0/inst/i__i_13/CO[3]
                         net (fo=1, routed)           0.000    31.037    system_i/divider_0/inst/i__i_13_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.151 r  system_i/divider_0/inst/i__i_4/CO[3]
                         net (fo=1, routed)           0.000    31.151    system_i/divider_0/inst/i__i_4_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.308 r  system_i/divider_0/inst/i__i_1__8/CO[1]
                         net (fo=22, routed)          0.687    31.995    system_i/divider_0/inst/data_div_reg10_in[5]
    SLICE_X17Y33         LUT5 (Prop_lut5_I1_O)        0.329    32.324 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___0/O
                         net (fo=1, routed)           0.000    32.324    system_i/divider_0/inst/data_div_reg2_inferred__0/i___0_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.874 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.874    system_i/divider_0/inst/data_div_reg1__956_carry_i_31_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.988 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.988    system_i/divider_0/inst/data_div_reg1__956_carry_i_26_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.102 r  system_i/divider_0/inst/i__i_12/CO[3]
                         net (fo=1, routed)           0.000    33.102    system_i/divider_0/inst/i__i_12_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.216 r  system_i/divider_0/inst/i__i_3__1/CO[3]
                         net (fo=1, routed)           0.000    33.216    system_i/divider_0/inst/i__i_3__1_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.373 r  system_i/divider_0/inst/i__i_1__9/CO[1]
                         net (fo=22, routed)          0.823    34.196    system_i/divider_0/inst/data_div_reg10_in[4]
    SLICE_X18Y34         LUT5 (Prop_lut5_I1_O)        0.329    34.525 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i_/O
                         net (fo=1, routed)           0.000    34.525    system_i/divider_0/inst/data_div_reg2_inferred__0/i__n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.075 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.075    system_i/divider_0/inst/data_div_reg1__956_carry_i_21_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.189 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.189    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.303 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    35.303    system_i/divider_0/inst/data_div_reg1__956_carry_i_16_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.417 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.417    system_i/divider_0/inst/data_div_reg_reg[3]_i_3_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.574 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_2/CO[1]
                         net (fo=22, routed)          0.925    36.499    system_i/divider_0/inst/data_div_reg10_in[3]
    SLICE_X20Y34         LUT3 (Prop_lut3_I0_O)        0.329    36.828 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_25/O
                         net (fo=1, routed)           0.000    36.828    system_i/divider_0/inst/data_div_reg1__956_carry_i_25_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.361 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.361    system_i/divider_0/inst/data_div_reg1__956_carry_i_11_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.478 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.478    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.595 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.595    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.712 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    37.712    system_i/divider_0/inst/data_div_reg1__956_carry_i_8_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.869 r  system_i/divider_0/inst/data_div_reg_reg[2]_i_2/CO[1]
                         net (fo=22, routed)          0.825    38.694    system_i/divider_0/inst/data_div_reg10_in[2]
    SLICE_X21Y34         LUT2 (Prop_lut2_I1_O)        0.332    39.026 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_15/O
                         net (fo=1, routed)           0.000    39.026    system_i/divider_0/inst/data_div_reg1__956_carry_i_15_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.576 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.576    system_i/divider_0/inst/data_div_reg1__956_carry_i_2_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.690 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.690    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.804 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.804    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.918 r  system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.918    system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.075 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_1/CO[1]
                         net (fo=22, routed)          0.821    40.896    system_i/divider_0/inst/data_div_reg10_in[1]
    SLICE_X22Y35         LUT2 (Prop_lut2_I1_O)        0.329    41.225 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_7/O
                         net (fo=1, routed)           0.000    41.225    system_i/divider_0/inst/data_div_reg1__956_carry_i_7_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.757 r  system_i/divider_0/inst/data_div_reg1__956_carry/CO[3]
                         net (fo=1, routed)           0.000    41.757    system_i/divider_0/inst/data_div_reg1__956_carry_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.871 r  system_i/divider_0/inst/data_div_reg1__956_carry__0/CO[3]
                         net (fo=1, routed)           0.000    41.871    system_i/divider_0/inst/data_div_reg1__956_carry__0_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.985 r  system_i/divider_0/inst/data_div_reg1__956_carry__1/CO[3]
                         net (fo=1, routed)           0.000    41.985    system_i/divider_0/inst/data_div_reg1__956_carry__1_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.099 r  system_i/divider_0/inst/data_div_reg1__956_carry__2/CO[3]
                         net (fo=1, routed)           0.000    42.099    system_i/divider_0/inst/data_div_reg1__956_carry__2_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.370 f  system_i/divider_0/inst/data_div_reg1__956_carry__3/CO[0]
                         net (fo=2, routed)           0.315    42.684    system_i/divider_0/inst/data_div_reg10_in[0]
    SLICE_X23Y40         LUT1 (Prop_lut1_I0_O)        0.373    43.057 r  system_i/divider_0/inst/data_div_reg[4]_i_3/O
                         net (fo=1, routed)           0.195    43.252    system_i/divider_0/inst/data_div_reg[4]_i_3_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    43.832 r  system_i/divider_0/inst/data_div_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.832    system_i/divider_0/inst/data_div_reg_reg[4]_i_2_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.946 r  system_i/divider_0/inst/data_div_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.946    system_i/divider_0/inst/data_div_reg_reg[8]_i_2_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.060 r  system_i/divider_0/inst/data_div_reg_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.060    system_i/divider_0/inst/data_div_reg_reg[12]_i_2_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    44.282 r  system_i/divider_0/inst/data_div_reg_reg[15]_i_3/O[0]
                         net (fo=1, routed)           0.299    44.581    system_i/divider_0/inst/data_div_reg1[13]
    SLICE_X23Y42         LUT6 (Prop_lut6_I3_O)        0.299    44.880 r  system_i/divider_0/inst/data_div_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    44.880    system_i/divider_0/inst/p_0_in[13]
    SLICE_X23Y42         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        1.494    12.406    system_i/divider_0/inst/clk
    SLICE_X23Y42         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[13]/C
                         clock pessimism              0.364    12.770    
                         clock uncertainty           -0.035    12.735    
    SLICE_X23Y42         FDRE (Setup_fdre_C_D)        0.029    12.764    system_i/divider_0/inst/data_div_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         12.764    
                         arrival time                         -44.880    
  -------------------------------------------------------------------
                         slack                                -32.116    

Slack (VIOLATED) :        -32.111ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/data_a_shift_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/divider_0/inst/data_div_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        40.057ns  (logic 25.517ns (63.701%)  route 14.540ns (36.299%))
  Logic Levels:           106  (CARRY4=87 LUT1=2 LUT2=3 LUT3=2 LUT5=11 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 12.406 - 8.000 ) 
    Source Clock Delay      (SCD):    4.818ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        1.657     4.818    system_i/divider_0/inst/clk
    SLICE_X22Y19         FDRE                                         r  system_i/divider_0/inst/data_a_shift_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.456     5.274 f  system_i/divider_0/inst/data_a_shift_reg[2]_replica/Q
                         net (fo=1, routed)           0.157     5.431    system_i/divider_0/inst/data_a_shift[2]_repN
    SLICE_X23Y19         LUT1 (Prop_lut1_I0_O)        0.124     5.555 r  system_i/divider_0/inst/i__i_7/O
                         net (fo=1, routed)           0.195     5.750    system_i/divider_0/inst/i__i_7_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.330 r  system_i/divider_0/inst/i__i_2/CO[3]
                         net (fo=1, routed)           0.000     6.330    system_i/divider_0/inst/i__i_2_n_0
    SLICE_X22Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.444 r  system_i/divider_0/inst/i__i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.444    system_i/divider_0/inst/i__i_2__0_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.558 r  system_i/divider_0/inst/i__i_2__1/CO[3]
                         net (fo=1, routed)           0.000     6.558    system_i/divider_0/inst/i__i_2__1_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.780 r  system_i/divider_0/inst/data_div_reg1_carry_i_9/O[0]
                         net (fo=1, routed)           0.800     7.580    system_i/divider_0/inst/data_div_reg3[15]
    SLICE_X22Y23         LUT3 (Prop_lut3_I2_O)        0.299     7.879 r  system_i/divider_0/inst/data_div_reg1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.879    system_i/divider_0/inst/data_div_reg1_carry_i_8_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.411 r  system_i/divider_0/inst/data_div_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.411    system_i/divider_0/inst/data_div_reg1_carry_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.525 r  system_i/divider_0/inst/data_div_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.534    system_i/divider_0/inst/data_div_reg1_carry__0_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.648 r  system_i/divider_0/inst/data_div_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.648    system_i/divider_0/inst/data_div_reg1_carry__1_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.762 r  system_i/divider_0/inst/data_div_reg1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.762    system_i/divider_0/inst/data_div_reg1_carry__2_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.033 r  system_i/divider_0/inst/data_div_reg_reg[15]_i_2/CO[0]
                         net (fo=22, routed)          0.530     9.563    system_i/divider_0/inst/data_div_reg10_in[15]
    SLICE_X25Y24         LUT2 (Prop_lut2_I1_O)        0.373     9.936 r  system_i/divider_0/inst/i__i_20__1/O
                         net (fo=1, routed)           0.331    10.267    system_i/divider_0/inst/i__i_20__1_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.787 r  system_i/divider_0/inst/i__i_15/CO[3]
                         net (fo=1, routed)           0.000    10.787    system_i/divider_0/inst/i__i_15_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.904 r  system_i/divider_0/inst/i__i_10__0/CO[3]
                         net (fo=1, routed)           0.009    10.913    system_i/divider_0/inst/i__i_10__0_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.030 r  system_i/divider_0/inst/i__i_10__0__0/CO[3]
                         net (fo=1, routed)           0.000    11.030    system_i/divider_0/inst/i__i_10__0__0_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.147 r  system_i/divider_0/inst/i__i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.147    system_i/divider_0/inst/i__i_2__2_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.304 r  system_i/divider_0/inst/i__i_1/CO[1]
                         net (fo=22, routed)          0.860    12.164    system_i/divider_0/inst/data_div_reg10_in[14]
    SLICE_X23Y23         LUT5 (Prop_lut5_I1_O)        0.332    12.496 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___9/O
                         net (fo=1, routed)           0.000    12.496    system_i/divider_0/inst/data_div_reg2_inferred__0/i___9_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.046 r  system_i/divider_0/inst/i__i_15__0/CO[3]
                         net (fo=1, routed)           0.000    13.046    system_i/divider_0/inst/i__i_15__0_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.160 r  system_i/divider_0/inst/i__i_10__1/CO[3]
                         net (fo=1, routed)           0.009    13.169    system_i/divider_0/inst/i__i_10__1_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.283 r  system_i/divider_0/inst/i__i_5/CO[3]
                         net (fo=1, routed)           0.000    13.283    system_i/divider_0/inst/i__i_5_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.397 r  system_i/divider_0/inst/i__i_3/CO[3]
                         net (fo=1, routed)           0.000    13.397    system_i/divider_0/inst/i__i_3_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.554 r  system_i/divider_0/inst/i__i_1__0/CO[1]
                         net (fo=22, routed)          0.939    14.493    system_i/divider_0/inst/data_div_reg10_in[13]
    SLICE_X21Y24         LUT5 (Prop_lut5_I1_O)        0.329    14.822 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___8/O
                         net (fo=1, routed)           0.000    14.822    system_i/divider_0/inst/data_div_reg2_inferred__0/i___8_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.372 r  system_i/divider_0/inst/i__i_20/CO[3]
                         net (fo=1, routed)           0.009    15.381    system_i/divider_0/inst/i__i_20_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.495 r  system_i/divider_0/inst/i__i_10__2/CO[3]
                         net (fo=1, routed)           0.000    15.495    system_i/divider_0/inst/i__i_10__2_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.609 r  system_i/divider_0/inst/i__i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.609    system_i/divider_0/inst/i__i_5__0_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.723 r  system_i/divider_0/inst/i__i_2__3/CO[3]
                         net (fo=1, routed)           0.000    15.723    system_i/divider_0/inst/i__i_2__3_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.880 r  system_i/divider_0/inst/i__i_1__1/CO[1]
                         net (fo=22, routed)          0.847    16.728    system_i/divider_0/inst/data_div_reg10_in[12]
    SLICE_X18Y26         LUT5 (Prop_lut5_I1_O)        0.329    17.057 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___7/O
                         net (fo=1, routed)           0.000    17.057    system_i/divider_0/inst/data_div_reg2_inferred__0/i___7_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.607 r  system_i/divider_0/inst/i__i_15__1/CO[3]
                         net (fo=1, routed)           0.000    17.607    system_i/divider_0/inst/i__i_15__1_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.721 r  system_i/divider_0/inst/i__i_15__2/CO[3]
                         net (fo=1, routed)           0.000    17.721    system_i/divider_0/inst/i__i_15__2_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.835 r  system_i/divider_0/inst/i__i_5__1/CO[3]
                         net (fo=1, routed)           0.000    17.835    system_i/divider_0/inst/i__i_5__1_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.949 r  system_i/divider_0/inst/i__i_2__4/CO[3]
                         net (fo=1, routed)           0.000    17.949    system_i/divider_0/inst/i__i_2__4_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.106 r  system_i/divider_0/inst/i__i_1__2/CO[1]
                         net (fo=22, routed)          0.708    18.813    system_i/divider_0/inst/data_div_reg10_in[11]
    SLICE_X17Y27         LUT5 (Prop_lut5_I1_O)        0.329    19.142 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___6/O
                         net (fo=1, routed)           0.000    19.142    system_i/divider_0/inst/data_div_reg2_inferred__0/i___6_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.692 r  system_i/divider_0/inst/i__i_15__3/CO[3]
                         net (fo=1, routed)           0.000    19.692    system_i/divider_0/inst/i__i_15__3_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.806 r  system_i/divider_0/inst/i__i_10__3/CO[3]
                         net (fo=1, routed)           0.000    19.806    system_i/divider_0/inst/i__i_10__3_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.920 r  system_i/divider_0/inst/i__i_10__4/CO[3]
                         net (fo=1, routed)           0.000    19.920    system_i/divider_0/inst/i__i_10__4_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.034 r  system_i/divider_0/inst/i__i_2__5/CO[3]
                         net (fo=1, routed)           0.000    20.034    system_i/divider_0/inst/i__i_2__5_n_0
    SLICE_X17Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.191 r  system_i/divider_0/inst/i__i_1__3/CO[1]
                         net (fo=22, routed)          0.861    21.052    system_i/divider_0/inst/data_div_reg10_in[10]
    SLICE_X16Y28         LUT5 (Prop_lut5_I1_O)        0.329    21.381 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___5/O
                         net (fo=1, routed)           0.000    21.381    system_i/divider_0/inst/data_div_reg2_inferred__0/i___5_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.914 r  system_i/divider_0/inst/i__i_15__4/CO[3]
                         net (fo=1, routed)           0.000    21.914    system_i/divider_0/inst/i__i_15__4_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.031 r  system_i/divider_0/inst/i__i_10__5/CO[3]
                         net (fo=1, routed)           0.000    22.031    system_i/divider_0/inst/i__i_10__5_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.148 r  system_i/divider_0/inst/i__i_5__2/CO[3]
                         net (fo=1, routed)           0.000    22.148    system_i/divider_0/inst/i__i_5__2_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.265 r  system_i/divider_0/inst/i__i_3__0/CO[3]
                         net (fo=1, routed)           0.000    22.265    system_i/divider_0/inst/i__i_3__0_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.422 r  system_i/divider_0/inst/i__i_1__4/CO[1]
                         net (fo=22, routed)          0.839    23.261    system_i/divider_0/inst/data_div_reg10_in[9]
    SLICE_X20Y28         LUT5 (Prop_lut5_I1_O)        0.332    23.593 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___4/O
                         net (fo=1, routed)           0.000    23.593    system_i/divider_0/inst/data_div_reg2_inferred__0/i___4_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.126 r  system_i/divider_0/inst/i__i_48/CO[3]
                         net (fo=1, routed)           0.000    24.126    system_i/divider_0/inst/i__i_48_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.243 r  system_i/divider_0/inst/i__i_10__6/CO[3]
                         net (fo=1, routed)           0.000    24.243    system_i/divider_0/inst/i__i_10__6_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.360 r  system_i/divider_0/inst/i__i_5__3/CO[3]
                         net (fo=1, routed)           0.000    24.360    system_i/divider_0/inst/i__i_5__3_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.477 r  system_i/divider_0/inst/i__i_2__6/CO[3]
                         net (fo=1, routed)           0.000    24.477    system_i/divider_0/inst/i__i_2__6_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.634 r  system_i/divider_0/inst/i__i_1__5/CO[1]
                         net (fo=22, routed)          0.964    25.598    system_i/divider_0/inst/data_div_reg10_in[8]
    SLICE_X22Y29         LUT5 (Prop_lut5_I1_O)        0.332    25.930 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___3/O
                         net (fo=1, routed)           0.000    25.930    system_i/divider_0/inst/data_div_reg2_inferred__0/i___3_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.480 r  system_i/divider_0/inst/i__i_43/CO[3]
                         net (fo=1, routed)           0.000    26.480    system_i/divider_0/inst/i__i_43_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.594 r  system_i/divider_0/inst/i__i_33/CO[3]
                         net (fo=1, routed)           0.000    26.594    system_i/divider_0/inst/i__i_33_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.708 r  system_i/divider_0/inst/i__i_5__4/CO[3]
                         net (fo=1, routed)           0.000    26.708    system_i/divider_0/inst/i__i_5__4_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.822 r  system_i/divider_0/inst/i__i_2__7/CO[3]
                         net (fo=1, routed)           0.000    26.822    system_i/divider_0/inst/i__i_2__7_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.979 r  system_i/divider_0/inst/i__i_1__6/CO[1]
                         net (fo=22, routed)          0.803    27.782    system_i/divider_0/inst/data_div_reg10_in[7]
    SLICE_X23Y29         LUT5 (Prop_lut5_I1_O)        0.329    28.111 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___2/O
                         net (fo=1, routed)           0.000    28.111    system_i/divider_0/inst/data_div_reg2_inferred__0/i___2_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.661 r  system_i/divider_0/inst/i__i_38/CO[3]
                         net (fo=1, routed)           0.000    28.661    system_i/divider_0/inst/i__i_38_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.775 r  system_i/divider_0/inst/i__i_28/CO[3]
                         net (fo=1, routed)           0.000    28.775    system_i/divider_0/inst/i__i_28_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.889 r  system_i/divider_0/inst/i__i_18/CO[3]
                         net (fo=1, routed)           0.000    28.889    system_i/divider_0/inst/i__i_18_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.003 r  system_i/divider_0/inst/i__i_2__8/CO[3]
                         net (fo=1, routed)           0.000    29.003    system_i/divider_0/inst/i__i_2__8_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.160 r  system_i/divider_0/inst/i__i_1__7/CO[1]
                         net (fo=22, routed)          0.770    29.930    system_i/divider_0/inst/data_div_reg10_in[6]
    SLICE_X19Y32         LUT5 (Prop_lut5_I1_O)        0.329    30.259 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___1/O
                         net (fo=1, routed)           0.000    30.259    system_i/divider_0/inst/data_div_reg2_inferred__0/i___1_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.809 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.809    system_i/divider_0/inst/data_div_reg1__956_carry_i_35_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.923 r  system_i/divider_0/inst/i__i_23/CO[3]
                         net (fo=1, routed)           0.000    30.923    system_i/divider_0/inst/i__i_23_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.037 r  system_i/divider_0/inst/i__i_13/CO[3]
                         net (fo=1, routed)           0.000    31.037    system_i/divider_0/inst/i__i_13_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.151 r  system_i/divider_0/inst/i__i_4/CO[3]
                         net (fo=1, routed)           0.000    31.151    system_i/divider_0/inst/i__i_4_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.308 r  system_i/divider_0/inst/i__i_1__8/CO[1]
                         net (fo=22, routed)          0.687    31.995    system_i/divider_0/inst/data_div_reg10_in[5]
    SLICE_X17Y33         LUT5 (Prop_lut5_I1_O)        0.329    32.324 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___0/O
                         net (fo=1, routed)           0.000    32.324    system_i/divider_0/inst/data_div_reg2_inferred__0/i___0_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.874 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.874    system_i/divider_0/inst/data_div_reg1__956_carry_i_31_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.988 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.988    system_i/divider_0/inst/data_div_reg1__956_carry_i_26_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.102 r  system_i/divider_0/inst/i__i_12/CO[3]
                         net (fo=1, routed)           0.000    33.102    system_i/divider_0/inst/i__i_12_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.216 r  system_i/divider_0/inst/i__i_3__1/CO[3]
                         net (fo=1, routed)           0.000    33.216    system_i/divider_0/inst/i__i_3__1_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.373 r  system_i/divider_0/inst/i__i_1__9/CO[1]
                         net (fo=22, routed)          0.823    34.196    system_i/divider_0/inst/data_div_reg10_in[4]
    SLICE_X18Y34         LUT5 (Prop_lut5_I1_O)        0.329    34.525 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i_/O
                         net (fo=1, routed)           0.000    34.525    system_i/divider_0/inst/data_div_reg2_inferred__0/i__n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.075 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.075    system_i/divider_0/inst/data_div_reg1__956_carry_i_21_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.189 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.189    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.303 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    35.303    system_i/divider_0/inst/data_div_reg1__956_carry_i_16_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.417 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.417    system_i/divider_0/inst/data_div_reg_reg[3]_i_3_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.574 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_2/CO[1]
                         net (fo=22, routed)          0.925    36.499    system_i/divider_0/inst/data_div_reg10_in[3]
    SLICE_X20Y34         LUT3 (Prop_lut3_I0_O)        0.329    36.828 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_25/O
                         net (fo=1, routed)           0.000    36.828    system_i/divider_0/inst/data_div_reg1__956_carry_i_25_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.361 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.361    system_i/divider_0/inst/data_div_reg1__956_carry_i_11_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.478 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.478    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.595 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.595    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.712 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    37.712    system_i/divider_0/inst/data_div_reg1__956_carry_i_8_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.869 r  system_i/divider_0/inst/data_div_reg_reg[2]_i_2/CO[1]
                         net (fo=22, routed)          0.825    38.694    system_i/divider_0/inst/data_div_reg10_in[2]
    SLICE_X21Y34         LUT2 (Prop_lut2_I1_O)        0.332    39.026 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_15/O
                         net (fo=1, routed)           0.000    39.026    system_i/divider_0/inst/data_div_reg1__956_carry_i_15_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.576 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.576    system_i/divider_0/inst/data_div_reg1__956_carry_i_2_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.690 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.690    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.804 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.804    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.918 r  system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.918    system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.075 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_1/CO[1]
                         net (fo=22, routed)          0.821    40.896    system_i/divider_0/inst/data_div_reg10_in[1]
    SLICE_X22Y35         LUT2 (Prop_lut2_I1_O)        0.329    41.225 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_7/O
                         net (fo=1, routed)           0.000    41.225    system_i/divider_0/inst/data_div_reg1__956_carry_i_7_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.757 r  system_i/divider_0/inst/data_div_reg1__956_carry/CO[3]
                         net (fo=1, routed)           0.000    41.757    system_i/divider_0/inst/data_div_reg1__956_carry_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.871 r  system_i/divider_0/inst/data_div_reg1__956_carry__0/CO[3]
                         net (fo=1, routed)           0.000    41.871    system_i/divider_0/inst/data_div_reg1__956_carry__0_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.985 r  system_i/divider_0/inst/data_div_reg1__956_carry__1/CO[3]
                         net (fo=1, routed)           0.000    41.985    system_i/divider_0/inst/data_div_reg1__956_carry__1_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.099 r  system_i/divider_0/inst/data_div_reg1__956_carry__2/CO[3]
                         net (fo=1, routed)           0.000    42.099    system_i/divider_0/inst/data_div_reg1__956_carry__2_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.370 f  system_i/divider_0/inst/data_div_reg1__956_carry__3/CO[0]
                         net (fo=2, routed)           0.315    42.684    system_i/divider_0/inst/data_div_reg10_in[0]
    SLICE_X23Y40         LUT1 (Prop_lut1_I0_O)        0.373    43.057 r  system_i/divider_0/inst/data_div_reg[4]_i_3/O
                         net (fo=1, routed)           0.195    43.252    system_i/divider_0/inst/data_div_reg[4]_i_3_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    43.832 r  system_i/divider_0/inst/data_div_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.832    system_i/divider_0/inst/data_div_reg_reg[4]_i_2_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.946 r  system_i/divider_0/inst/data_div_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.946    system_i/divider_0/inst/data_div_reg_reg[8]_i_2_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.259 r  system_i/divider_0/inst/data_div_reg_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.310    44.569    system_i/divider_0/inst/data_div_reg1[12]
    SLICE_X23Y41         LUT6 (Prop_lut6_I3_O)        0.306    44.875 r  system_i/divider_0/inst/data_div_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    44.875    system_i/divider_0/inst/p_0_in[12]
    SLICE_X23Y41         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        1.494    12.406    system_i/divider_0/inst/clk
    SLICE_X23Y41         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[12]/C
                         clock pessimism              0.364    12.770    
                         clock uncertainty           -0.035    12.735    
    SLICE_X23Y41         FDRE (Setup_fdre_C_D)        0.029    12.764    system_i/divider_0/inst/data_div_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         12.764    
                         arrival time                         -44.875    
  -------------------------------------------------------------------
                         slack                                -32.111    

Slack (VIOLATED) :        -32.017ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/data_a_shift_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/divider_0/inst/data_div_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        39.965ns  (logic 25.439ns (63.654%)  route 14.526ns (36.346%))
  Logic Levels:           106  (CARRY4=87 LUT1=2 LUT2=3 LUT3=2 LUT5=11 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 12.406 - 8.000 ) 
    Source Clock Delay      (SCD):    4.818ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        1.657     4.818    system_i/divider_0/inst/clk
    SLICE_X22Y19         FDRE                                         r  system_i/divider_0/inst/data_a_shift_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.456     5.274 f  system_i/divider_0/inst/data_a_shift_reg[2]_replica/Q
                         net (fo=1, routed)           0.157     5.431    system_i/divider_0/inst/data_a_shift[2]_repN
    SLICE_X23Y19         LUT1 (Prop_lut1_I0_O)        0.124     5.555 r  system_i/divider_0/inst/i__i_7/O
                         net (fo=1, routed)           0.195     5.750    system_i/divider_0/inst/i__i_7_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.330 r  system_i/divider_0/inst/i__i_2/CO[3]
                         net (fo=1, routed)           0.000     6.330    system_i/divider_0/inst/i__i_2_n_0
    SLICE_X22Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.444 r  system_i/divider_0/inst/i__i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.444    system_i/divider_0/inst/i__i_2__0_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.558 r  system_i/divider_0/inst/i__i_2__1/CO[3]
                         net (fo=1, routed)           0.000     6.558    system_i/divider_0/inst/i__i_2__1_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.780 r  system_i/divider_0/inst/data_div_reg1_carry_i_9/O[0]
                         net (fo=1, routed)           0.800     7.580    system_i/divider_0/inst/data_div_reg3[15]
    SLICE_X22Y23         LUT3 (Prop_lut3_I2_O)        0.299     7.879 r  system_i/divider_0/inst/data_div_reg1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.879    system_i/divider_0/inst/data_div_reg1_carry_i_8_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.411 r  system_i/divider_0/inst/data_div_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.411    system_i/divider_0/inst/data_div_reg1_carry_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.525 r  system_i/divider_0/inst/data_div_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.534    system_i/divider_0/inst/data_div_reg1_carry__0_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.648 r  system_i/divider_0/inst/data_div_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.648    system_i/divider_0/inst/data_div_reg1_carry__1_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.762 r  system_i/divider_0/inst/data_div_reg1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.762    system_i/divider_0/inst/data_div_reg1_carry__2_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.033 r  system_i/divider_0/inst/data_div_reg_reg[15]_i_2/CO[0]
                         net (fo=22, routed)          0.530     9.563    system_i/divider_0/inst/data_div_reg10_in[15]
    SLICE_X25Y24         LUT2 (Prop_lut2_I1_O)        0.373     9.936 r  system_i/divider_0/inst/i__i_20__1/O
                         net (fo=1, routed)           0.331    10.267    system_i/divider_0/inst/i__i_20__1_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.787 r  system_i/divider_0/inst/i__i_15/CO[3]
                         net (fo=1, routed)           0.000    10.787    system_i/divider_0/inst/i__i_15_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.904 r  system_i/divider_0/inst/i__i_10__0/CO[3]
                         net (fo=1, routed)           0.009    10.913    system_i/divider_0/inst/i__i_10__0_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.030 r  system_i/divider_0/inst/i__i_10__0__0/CO[3]
                         net (fo=1, routed)           0.000    11.030    system_i/divider_0/inst/i__i_10__0__0_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.147 r  system_i/divider_0/inst/i__i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.147    system_i/divider_0/inst/i__i_2__2_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.304 r  system_i/divider_0/inst/i__i_1/CO[1]
                         net (fo=22, routed)          0.860    12.164    system_i/divider_0/inst/data_div_reg10_in[14]
    SLICE_X23Y23         LUT5 (Prop_lut5_I1_O)        0.332    12.496 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___9/O
                         net (fo=1, routed)           0.000    12.496    system_i/divider_0/inst/data_div_reg2_inferred__0/i___9_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.046 r  system_i/divider_0/inst/i__i_15__0/CO[3]
                         net (fo=1, routed)           0.000    13.046    system_i/divider_0/inst/i__i_15__0_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.160 r  system_i/divider_0/inst/i__i_10__1/CO[3]
                         net (fo=1, routed)           0.009    13.169    system_i/divider_0/inst/i__i_10__1_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.283 r  system_i/divider_0/inst/i__i_5/CO[3]
                         net (fo=1, routed)           0.000    13.283    system_i/divider_0/inst/i__i_5_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.397 r  system_i/divider_0/inst/i__i_3/CO[3]
                         net (fo=1, routed)           0.000    13.397    system_i/divider_0/inst/i__i_3_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.554 r  system_i/divider_0/inst/i__i_1__0/CO[1]
                         net (fo=22, routed)          0.939    14.493    system_i/divider_0/inst/data_div_reg10_in[13]
    SLICE_X21Y24         LUT5 (Prop_lut5_I1_O)        0.329    14.822 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___8/O
                         net (fo=1, routed)           0.000    14.822    system_i/divider_0/inst/data_div_reg2_inferred__0/i___8_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.372 r  system_i/divider_0/inst/i__i_20/CO[3]
                         net (fo=1, routed)           0.009    15.381    system_i/divider_0/inst/i__i_20_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.495 r  system_i/divider_0/inst/i__i_10__2/CO[3]
                         net (fo=1, routed)           0.000    15.495    system_i/divider_0/inst/i__i_10__2_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.609 r  system_i/divider_0/inst/i__i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.609    system_i/divider_0/inst/i__i_5__0_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.723 r  system_i/divider_0/inst/i__i_2__3/CO[3]
                         net (fo=1, routed)           0.000    15.723    system_i/divider_0/inst/i__i_2__3_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.880 r  system_i/divider_0/inst/i__i_1__1/CO[1]
                         net (fo=22, routed)          0.847    16.728    system_i/divider_0/inst/data_div_reg10_in[12]
    SLICE_X18Y26         LUT5 (Prop_lut5_I1_O)        0.329    17.057 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___7/O
                         net (fo=1, routed)           0.000    17.057    system_i/divider_0/inst/data_div_reg2_inferred__0/i___7_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.607 r  system_i/divider_0/inst/i__i_15__1/CO[3]
                         net (fo=1, routed)           0.000    17.607    system_i/divider_0/inst/i__i_15__1_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.721 r  system_i/divider_0/inst/i__i_15__2/CO[3]
                         net (fo=1, routed)           0.000    17.721    system_i/divider_0/inst/i__i_15__2_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.835 r  system_i/divider_0/inst/i__i_5__1/CO[3]
                         net (fo=1, routed)           0.000    17.835    system_i/divider_0/inst/i__i_5__1_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.949 r  system_i/divider_0/inst/i__i_2__4/CO[3]
                         net (fo=1, routed)           0.000    17.949    system_i/divider_0/inst/i__i_2__4_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.106 r  system_i/divider_0/inst/i__i_1__2/CO[1]
                         net (fo=22, routed)          0.708    18.813    system_i/divider_0/inst/data_div_reg10_in[11]
    SLICE_X17Y27         LUT5 (Prop_lut5_I1_O)        0.329    19.142 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___6/O
                         net (fo=1, routed)           0.000    19.142    system_i/divider_0/inst/data_div_reg2_inferred__0/i___6_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.692 r  system_i/divider_0/inst/i__i_15__3/CO[3]
                         net (fo=1, routed)           0.000    19.692    system_i/divider_0/inst/i__i_15__3_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.806 r  system_i/divider_0/inst/i__i_10__3/CO[3]
                         net (fo=1, routed)           0.000    19.806    system_i/divider_0/inst/i__i_10__3_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.920 r  system_i/divider_0/inst/i__i_10__4/CO[3]
                         net (fo=1, routed)           0.000    19.920    system_i/divider_0/inst/i__i_10__4_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.034 r  system_i/divider_0/inst/i__i_2__5/CO[3]
                         net (fo=1, routed)           0.000    20.034    system_i/divider_0/inst/i__i_2__5_n_0
    SLICE_X17Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.191 r  system_i/divider_0/inst/i__i_1__3/CO[1]
                         net (fo=22, routed)          0.861    21.052    system_i/divider_0/inst/data_div_reg10_in[10]
    SLICE_X16Y28         LUT5 (Prop_lut5_I1_O)        0.329    21.381 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___5/O
                         net (fo=1, routed)           0.000    21.381    system_i/divider_0/inst/data_div_reg2_inferred__0/i___5_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.914 r  system_i/divider_0/inst/i__i_15__4/CO[3]
                         net (fo=1, routed)           0.000    21.914    system_i/divider_0/inst/i__i_15__4_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.031 r  system_i/divider_0/inst/i__i_10__5/CO[3]
                         net (fo=1, routed)           0.000    22.031    system_i/divider_0/inst/i__i_10__5_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.148 r  system_i/divider_0/inst/i__i_5__2/CO[3]
                         net (fo=1, routed)           0.000    22.148    system_i/divider_0/inst/i__i_5__2_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.265 r  system_i/divider_0/inst/i__i_3__0/CO[3]
                         net (fo=1, routed)           0.000    22.265    system_i/divider_0/inst/i__i_3__0_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.422 r  system_i/divider_0/inst/i__i_1__4/CO[1]
                         net (fo=22, routed)          0.839    23.261    system_i/divider_0/inst/data_div_reg10_in[9]
    SLICE_X20Y28         LUT5 (Prop_lut5_I1_O)        0.332    23.593 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___4/O
                         net (fo=1, routed)           0.000    23.593    system_i/divider_0/inst/data_div_reg2_inferred__0/i___4_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.126 r  system_i/divider_0/inst/i__i_48/CO[3]
                         net (fo=1, routed)           0.000    24.126    system_i/divider_0/inst/i__i_48_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.243 r  system_i/divider_0/inst/i__i_10__6/CO[3]
                         net (fo=1, routed)           0.000    24.243    system_i/divider_0/inst/i__i_10__6_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.360 r  system_i/divider_0/inst/i__i_5__3/CO[3]
                         net (fo=1, routed)           0.000    24.360    system_i/divider_0/inst/i__i_5__3_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.477 r  system_i/divider_0/inst/i__i_2__6/CO[3]
                         net (fo=1, routed)           0.000    24.477    system_i/divider_0/inst/i__i_2__6_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.634 r  system_i/divider_0/inst/i__i_1__5/CO[1]
                         net (fo=22, routed)          0.964    25.598    system_i/divider_0/inst/data_div_reg10_in[8]
    SLICE_X22Y29         LUT5 (Prop_lut5_I1_O)        0.332    25.930 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___3/O
                         net (fo=1, routed)           0.000    25.930    system_i/divider_0/inst/data_div_reg2_inferred__0/i___3_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.480 r  system_i/divider_0/inst/i__i_43/CO[3]
                         net (fo=1, routed)           0.000    26.480    system_i/divider_0/inst/i__i_43_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.594 r  system_i/divider_0/inst/i__i_33/CO[3]
                         net (fo=1, routed)           0.000    26.594    system_i/divider_0/inst/i__i_33_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.708 r  system_i/divider_0/inst/i__i_5__4/CO[3]
                         net (fo=1, routed)           0.000    26.708    system_i/divider_0/inst/i__i_5__4_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.822 r  system_i/divider_0/inst/i__i_2__7/CO[3]
                         net (fo=1, routed)           0.000    26.822    system_i/divider_0/inst/i__i_2__7_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.979 r  system_i/divider_0/inst/i__i_1__6/CO[1]
                         net (fo=22, routed)          0.803    27.782    system_i/divider_0/inst/data_div_reg10_in[7]
    SLICE_X23Y29         LUT5 (Prop_lut5_I1_O)        0.329    28.111 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___2/O
                         net (fo=1, routed)           0.000    28.111    system_i/divider_0/inst/data_div_reg2_inferred__0/i___2_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.661 r  system_i/divider_0/inst/i__i_38/CO[3]
                         net (fo=1, routed)           0.000    28.661    system_i/divider_0/inst/i__i_38_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.775 r  system_i/divider_0/inst/i__i_28/CO[3]
                         net (fo=1, routed)           0.000    28.775    system_i/divider_0/inst/i__i_28_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.889 r  system_i/divider_0/inst/i__i_18/CO[3]
                         net (fo=1, routed)           0.000    28.889    system_i/divider_0/inst/i__i_18_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.003 r  system_i/divider_0/inst/i__i_2__8/CO[3]
                         net (fo=1, routed)           0.000    29.003    system_i/divider_0/inst/i__i_2__8_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.160 r  system_i/divider_0/inst/i__i_1__7/CO[1]
                         net (fo=22, routed)          0.770    29.930    system_i/divider_0/inst/data_div_reg10_in[6]
    SLICE_X19Y32         LUT5 (Prop_lut5_I1_O)        0.329    30.259 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___1/O
                         net (fo=1, routed)           0.000    30.259    system_i/divider_0/inst/data_div_reg2_inferred__0/i___1_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.809 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.809    system_i/divider_0/inst/data_div_reg1__956_carry_i_35_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.923 r  system_i/divider_0/inst/i__i_23/CO[3]
                         net (fo=1, routed)           0.000    30.923    system_i/divider_0/inst/i__i_23_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.037 r  system_i/divider_0/inst/i__i_13/CO[3]
                         net (fo=1, routed)           0.000    31.037    system_i/divider_0/inst/i__i_13_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.151 r  system_i/divider_0/inst/i__i_4/CO[3]
                         net (fo=1, routed)           0.000    31.151    system_i/divider_0/inst/i__i_4_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.308 r  system_i/divider_0/inst/i__i_1__8/CO[1]
                         net (fo=22, routed)          0.687    31.995    system_i/divider_0/inst/data_div_reg10_in[5]
    SLICE_X17Y33         LUT5 (Prop_lut5_I1_O)        0.329    32.324 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___0/O
                         net (fo=1, routed)           0.000    32.324    system_i/divider_0/inst/data_div_reg2_inferred__0/i___0_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.874 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.874    system_i/divider_0/inst/data_div_reg1__956_carry_i_31_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.988 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.988    system_i/divider_0/inst/data_div_reg1__956_carry_i_26_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.102 r  system_i/divider_0/inst/i__i_12/CO[3]
                         net (fo=1, routed)           0.000    33.102    system_i/divider_0/inst/i__i_12_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.216 r  system_i/divider_0/inst/i__i_3__1/CO[3]
                         net (fo=1, routed)           0.000    33.216    system_i/divider_0/inst/i__i_3__1_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.373 r  system_i/divider_0/inst/i__i_1__9/CO[1]
                         net (fo=22, routed)          0.823    34.196    system_i/divider_0/inst/data_div_reg10_in[4]
    SLICE_X18Y34         LUT5 (Prop_lut5_I1_O)        0.329    34.525 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i_/O
                         net (fo=1, routed)           0.000    34.525    system_i/divider_0/inst/data_div_reg2_inferred__0/i__n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.075 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.075    system_i/divider_0/inst/data_div_reg1__956_carry_i_21_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.189 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.189    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.303 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    35.303    system_i/divider_0/inst/data_div_reg1__956_carry_i_16_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.417 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.417    system_i/divider_0/inst/data_div_reg_reg[3]_i_3_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.574 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_2/CO[1]
                         net (fo=22, routed)          0.925    36.499    system_i/divider_0/inst/data_div_reg10_in[3]
    SLICE_X20Y34         LUT3 (Prop_lut3_I0_O)        0.329    36.828 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_25/O
                         net (fo=1, routed)           0.000    36.828    system_i/divider_0/inst/data_div_reg1__956_carry_i_25_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.361 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.361    system_i/divider_0/inst/data_div_reg1__956_carry_i_11_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.478 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.478    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.595 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.595    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.712 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    37.712    system_i/divider_0/inst/data_div_reg1__956_carry_i_8_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.869 r  system_i/divider_0/inst/data_div_reg_reg[2]_i_2/CO[1]
                         net (fo=22, routed)          0.825    38.694    system_i/divider_0/inst/data_div_reg10_in[2]
    SLICE_X21Y34         LUT2 (Prop_lut2_I1_O)        0.332    39.026 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_15/O
                         net (fo=1, routed)           0.000    39.026    system_i/divider_0/inst/data_div_reg1__956_carry_i_15_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.576 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.576    system_i/divider_0/inst/data_div_reg1__956_carry_i_2_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.690 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.690    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.804 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.804    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.918 r  system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.918    system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.075 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_1/CO[1]
                         net (fo=22, routed)          0.821    40.896    system_i/divider_0/inst/data_div_reg10_in[1]
    SLICE_X22Y35         LUT2 (Prop_lut2_I1_O)        0.329    41.225 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_7/O
                         net (fo=1, routed)           0.000    41.225    system_i/divider_0/inst/data_div_reg1__956_carry_i_7_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.757 r  system_i/divider_0/inst/data_div_reg1__956_carry/CO[3]
                         net (fo=1, routed)           0.000    41.757    system_i/divider_0/inst/data_div_reg1__956_carry_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.871 r  system_i/divider_0/inst/data_div_reg1__956_carry__0/CO[3]
                         net (fo=1, routed)           0.000    41.871    system_i/divider_0/inst/data_div_reg1__956_carry__0_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.985 r  system_i/divider_0/inst/data_div_reg1__956_carry__1/CO[3]
                         net (fo=1, routed)           0.000    41.985    system_i/divider_0/inst/data_div_reg1__956_carry__1_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.099 r  system_i/divider_0/inst/data_div_reg1__956_carry__2/CO[3]
                         net (fo=1, routed)           0.000    42.099    system_i/divider_0/inst/data_div_reg1__956_carry__2_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.370 f  system_i/divider_0/inst/data_div_reg1__956_carry__3/CO[0]
                         net (fo=2, routed)           0.315    42.684    system_i/divider_0/inst/data_div_reg10_in[0]
    SLICE_X23Y40         LUT1 (Prop_lut1_I0_O)        0.373    43.057 r  system_i/divider_0/inst/data_div_reg[4]_i_3/O
                         net (fo=1, routed)           0.195    43.252    system_i/divider_0/inst/data_div_reg[4]_i_3_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    43.832 r  system_i/divider_0/inst/data_div_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.832    system_i/divider_0/inst/data_div_reg_reg[4]_i_2_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.946 r  system_i/divider_0/inst/data_div_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.946    system_i/divider_0/inst/data_div_reg_reg[8]_i_2_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    44.185 r  system_i/divider_0/inst/data_div_reg_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.296    44.481    system_i/divider_0/inst/data_div_reg1[11]
    SLICE_X23Y42         LUT6 (Prop_lut6_I3_O)        0.302    44.783 r  system_i/divider_0/inst/data_div_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    44.783    system_i/divider_0/inst/p_0_in[11]
    SLICE_X23Y42         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        1.494    12.406    system_i/divider_0/inst/clk
    SLICE_X23Y42         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[11]/C
                         clock pessimism              0.364    12.770    
                         clock uncertainty           -0.035    12.735    
    SLICE_X23Y42         FDRE (Setup_fdre_C_D)        0.031    12.766    system_i/divider_0/inst/data_div_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         12.766    
                         arrival time                         -44.783    
  -------------------------------------------------------------------
                         slack                                -32.017    

Slack (VIOLATED) :        -32.007ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/data_a_shift_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/divider_0/inst/data_div_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        39.955ns  (logic 25.421ns (63.623%)  route 14.534ns (36.377%))
  Logic Levels:           105  (CARRY4=86 LUT1=2 LUT2=3 LUT3=2 LUT5=11 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 12.406 - 8.000 ) 
    Source Clock Delay      (SCD):    4.818ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        1.657     4.818    system_i/divider_0/inst/clk
    SLICE_X22Y19         FDRE                                         r  system_i/divider_0/inst/data_a_shift_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.456     5.274 f  system_i/divider_0/inst/data_a_shift_reg[2]_replica/Q
                         net (fo=1, routed)           0.157     5.431    system_i/divider_0/inst/data_a_shift[2]_repN
    SLICE_X23Y19         LUT1 (Prop_lut1_I0_O)        0.124     5.555 r  system_i/divider_0/inst/i__i_7/O
                         net (fo=1, routed)           0.195     5.750    system_i/divider_0/inst/i__i_7_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.330 r  system_i/divider_0/inst/i__i_2/CO[3]
                         net (fo=1, routed)           0.000     6.330    system_i/divider_0/inst/i__i_2_n_0
    SLICE_X22Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.444 r  system_i/divider_0/inst/i__i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.444    system_i/divider_0/inst/i__i_2__0_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.558 r  system_i/divider_0/inst/i__i_2__1/CO[3]
                         net (fo=1, routed)           0.000     6.558    system_i/divider_0/inst/i__i_2__1_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.780 r  system_i/divider_0/inst/data_div_reg1_carry_i_9/O[0]
                         net (fo=1, routed)           0.800     7.580    system_i/divider_0/inst/data_div_reg3[15]
    SLICE_X22Y23         LUT3 (Prop_lut3_I2_O)        0.299     7.879 r  system_i/divider_0/inst/data_div_reg1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.879    system_i/divider_0/inst/data_div_reg1_carry_i_8_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.411 r  system_i/divider_0/inst/data_div_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.411    system_i/divider_0/inst/data_div_reg1_carry_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.525 r  system_i/divider_0/inst/data_div_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.534    system_i/divider_0/inst/data_div_reg1_carry__0_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.648 r  system_i/divider_0/inst/data_div_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.648    system_i/divider_0/inst/data_div_reg1_carry__1_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.762 r  system_i/divider_0/inst/data_div_reg1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.762    system_i/divider_0/inst/data_div_reg1_carry__2_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.033 r  system_i/divider_0/inst/data_div_reg_reg[15]_i_2/CO[0]
                         net (fo=22, routed)          0.530     9.563    system_i/divider_0/inst/data_div_reg10_in[15]
    SLICE_X25Y24         LUT2 (Prop_lut2_I1_O)        0.373     9.936 r  system_i/divider_0/inst/i__i_20__1/O
                         net (fo=1, routed)           0.331    10.267    system_i/divider_0/inst/i__i_20__1_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.787 r  system_i/divider_0/inst/i__i_15/CO[3]
                         net (fo=1, routed)           0.000    10.787    system_i/divider_0/inst/i__i_15_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.904 r  system_i/divider_0/inst/i__i_10__0/CO[3]
                         net (fo=1, routed)           0.009    10.913    system_i/divider_0/inst/i__i_10__0_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.030 r  system_i/divider_0/inst/i__i_10__0__0/CO[3]
                         net (fo=1, routed)           0.000    11.030    system_i/divider_0/inst/i__i_10__0__0_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.147 r  system_i/divider_0/inst/i__i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.147    system_i/divider_0/inst/i__i_2__2_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.304 r  system_i/divider_0/inst/i__i_1/CO[1]
                         net (fo=22, routed)          0.860    12.164    system_i/divider_0/inst/data_div_reg10_in[14]
    SLICE_X23Y23         LUT5 (Prop_lut5_I1_O)        0.332    12.496 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___9/O
                         net (fo=1, routed)           0.000    12.496    system_i/divider_0/inst/data_div_reg2_inferred__0/i___9_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.046 r  system_i/divider_0/inst/i__i_15__0/CO[3]
                         net (fo=1, routed)           0.000    13.046    system_i/divider_0/inst/i__i_15__0_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.160 r  system_i/divider_0/inst/i__i_10__1/CO[3]
                         net (fo=1, routed)           0.009    13.169    system_i/divider_0/inst/i__i_10__1_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.283 r  system_i/divider_0/inst/i__i_5/CO[3]
                         net (fo=1, routed)           0.000    13.283    system_i/divider_0/inst/i__i_5_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.397 r  system_i/divider_0/inst/i__i_3/CO[3]
                         net (fo=1, routed)           0.000    13.397    system_i/divider_0/inst/i__i_3_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.554 r  system_i/divider_0/inst/i__i_1__0/CO[1]
                         net (fo=22, routed)          0.939    14.493    system_i/divider_0/inst/data_div_reg10_in[13]
    SLICE_X21Y24         LUT5 (Prop_lut5_I1_O)        0.329    14.822 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___8/O
                         net (fo=1, routed)           0.000    14.822    system_i/divider_0/inst/data_div_reg2_inferred__0/i___8_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.372 r  system_i/divider_0/inst/i__i_20/CO[3]
                         net (fo=1, routed)           0.009    15.381    system_i/divider_0/inst/i__i_20_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.495 r  system_i/divider_0/inst/i__i_10__2/CO[3]
                         net (fo=1, routed)           0.000    15.495    system_i/divider_0/inst/i__i_10__2_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.609 r  system_i/divider_0/inst/i__i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.609    system_i/divider_0/inst/i__i_5__0_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.723 r  system_i/divider_0/inst/i__i_2__3/CO[3]
                         net (fo=1, routed)           0.000    15.723    system_i/divider_0/inst/i__i_2__3_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.880 r  system_i/divider_0/inst/i__i_1__1/CO[1]
                         net (fo=22, routed)          0.847    16.728    system_i/divider_0/inst/data_div_reg10_in[12]
    SLICE_X18Y26         LUT5 (Prop_lut5_I1_O)        0.329    17.057 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___7/O
                         net (fo=1, routed)           0.000    17.057    system_i/divider_0/inst/data_div_reg2_inferred__0/i___7_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.607 r  system_i/divider_0/inst/i__i_15__1/CO[3]
                         net (fo=1, routed)           0.000    17.607    system_i/divider_0/inst/i__i_15__1_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.721 r  system_i/divider_0/inst/i__i_15__2/CO[3]
                         net (fo=1, routed)           0.000    17.721    system_i/divider_0/inst/i__i_15__2_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.835 r  system_i/divider_0/inst/i__i_5__1/CO[3]
                         net (fo=1, routed)           0.000    17.835    system_i/divider_0/inst/i__i_5__1_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.949 r  system_i/divider_0/inst/i__i_2__4/CO[3]
                         net (fo=1, routed)           0.000    17.949    system_i/divider_0/inst/i__i_2__4_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.106 r  system_i/divider_0/inst/i__i_1__2/CO[1]
                         net (fo=22, routed)          0.708    18.813    system_i/divider_0/inst/data_div_reg10_in[11]
    SLICE_X17Y27         LUT5 (Prop_lut5_I1_O)        0.329    19.142 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___6/O
                         net (fo=1, routed)           0.000    19.142    system_i/divider_0/inst/data_div_reg2_inferred__0/i___6_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.692 r  system_i/divider_0/inst/i__i_15__3/CO[3]
                         net (fo=1, routed)           0.000    19.692    system_i/divider_0/inst/i__i_15__3_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.806 r  system_i/divider_0/inst/i__i_10__3/CO[3]
                         net (fo=1, routed)           0.000    19.806    system_i/divider_0/inst/i__i_10__3_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.920 r  system_i/divider_0/inst/i__i_10__4/CO[3]
                         net (fo=1, routed)           0.000    19.920    system_i/divider_0/inst/i__i_10__4_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.034 r  system_i/divider_0/inst/i__i_2__5/CO[3]
                         net (fo=1, routed)           0.000    20.034    system_i/divider_0/inst/i__i_2__5_n_0
    SLICE_X17Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.191 r  system_i/divider_0/inst/i__i_1__3/CO[1]
                         net (fo=22, routed)          0.861    21.052    system_i/divider_0/inst/data_div_reg10_in[10]
    SLICE_X16Y28         LUT5 (Prop_lut5_I1_O)        0.329    21.381 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___5/O
                         net (fo=1, routed)           0.000    21.381    system_i/divider_0/inst/data_div_reg2_inferred__0/i___5_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.914 r  system_i/divider_0/inst/i__i_15__4/CO[3]
                         net (fo=1, routed)           0.000    21.914    system_i/divider_0/inst/i__i_15__4_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.031 r  system_i/divider_0/inst/i__i_10__5/CO[3]
                         net (fo=1, routed)           0.000    22.031    system_i/divider_0/inst/i__i_10__5_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.148 r  system_i/divider_0/inst/i__i_5__2/CO[3]
                         net (fo=1, routed)           0.000    22.148    system_i/divider_0/inst/i__i_5__2_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.265 r  system_i/divider_0/inst/i__i_3__0/CO[3]
                         net (fo=1, routed)           0.000    22.265    system_i/divider_0/inst/i__i_3__0_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.422 r  system_i/divider_0/inst/i__i_1__4/CO[1]
                         net (fo=22, routed)          0.839    23.261    system_i/divider_0/inst/data_div_reg10_in[9]
    SLICE_X20Y28         LUT5 (Prop_lut5_I1_O)        0.332    23.593 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___4/O
                         net (fo=1, routed)           0.000    23.593    system_i/divider_0/inst/data_div_reg2_inferred__0/i___4_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.126 r  system_i/divider_0/inst/i__i_48/CO[3]
                         net (fo=1, routed)           0.000    24.126    system_i/divider_0/inst/i__i_48_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.243 r  system_i/divider_0/inst/i__i_10__6/CO[3]
                         net (fo=1, routed)           0.000    24.243    system_i/divider_0/inst/i__i_10__6_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.360 r  system_i/divider_0/inst/i__i_5__3/CO[3]
                         net (fo=1, routed)           0.000    24.360    system_i/divider_0/inst/i__i_5__3_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.477 r  system_i/divider_0/inst/i__i_2__6/CO[3]
                         net (fo=1, routed)           0.000    24.477    system_i/divider_0/inst/i__i_2__6_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.634 r  system_i/divider_0/inst/i__i_1__5/CO[1]
                         net (fo=22, routed)          0.964    25.598    system_i/divider_0/inst/data_div_reg10_in[8]
    SLICE_X22Y29         LUT5 (Prop_lut5_I1_O)        0.332    25.930 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___3/O
                         net (fo=1, routed)           0.000    25.930    system_i/divider_0/inst/data_div_reg2_inferred__0/i___3_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.480 r  system_i/divider_0/inst/i__i_43/CO[3]
                         net (fo=1, routed)           0.000    26.480    system_i/divider_0/inst/i__i_43_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.594 r  system_i/divider_0/inst/i__i_33/CO[3]
                         net (fo=1, routed)           0.000    26.594    system_i/divider_0/inst/i__i_33_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.708 r  system_i/divider_0/inst/i__i_5__4/CO[3]
                         net (fo=1, routed)           0.000    26.708    system_i/divider_0/inst/i__i_5__4_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.822 r  system_i/divider_0/inst/i__i_2__7/CO[3]
                         net (fo=1, routed)           0.000    26.822    system_i/divider_0/inst/i__i_2__7_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.979 r  system_i/divider_0/inst/i__i_1__6/CO[1]
                         net (fo=22, routed)          0.803    27.782    system_i/divider_0/inst/data_div_reg10_in[7]
    SLICE_X23Y29         LUT5 (Prop_lut5_I1_O)        0.329    28.111 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___2/O
                         net (fo=1, routed)           0.000    28.111    system_i/divider_0/inst/data_div_reg2_inferred__0/i___2_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.661 r  system_i/divider_0/inst/i__i_38/CO[3]
                         net (fo=1, routed)           0.000    28.661    system_i/divider_0/inst/i__i_38_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.775 r  system_i/divider_0/inst/i__i_28/CO[3]
                         net (fo=1, routed)           0.000    28.775    system_i/divider_0/inst/i__i_28_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.889 r  system_i/divider_0/inst/i__i_18/CO[3]
                         net (fo=1, routed)           0.000    28.889    system_i/divider_0/inst/i__i_18_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.003 r  system_i/divider_0/inst/i__i_2__8/CO[3]
                         net (fo=1, routed)           0.000    29.003    system_i/divider_0/inst/i__i_2__8_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.160 r  system_i/divider_0/inst/i__i_1__7/CO[1]
                         net (fo=22, routed)          0.770    29.930    system_i/divider_0/inst/data_div_reg10_in[6]
    SLICE_X19Y32         LUT5 (Prop_lut5_I1_O)        0.329    30.259 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___1/O
                         net (fo=1, routed)           0.000    30.259    system_i/divider_0/inst/data_div_reg2_inferred__0/i___1_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.809 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.809    system_i/divider_0/inst/data_div_reg1__956_carry_i_35_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.923 r  system_i/divider_0/inst/i__i_23/CO[3]
                         net (fo=1, routed)           0.000    30.923    system_i/divider_0/inst/i__i_23_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.037 r  system_i/divider_0/inst/i__i_13/CO[3]
                         net (fo=1, routed)           0.000    31.037    system_i/divider_0/inst/i__i_13_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.151 r  system_i/divider_0/inst/i__i_4/CO[3]
                         net (fo=1, routed)           0.000    31.151    system_i/divider_0/inst/i__i_4_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.308 r  system_i/divider_0/inst/i__i_1__8/CO[1]
                         net (fo=22, routed)          0.687    31.995    system_i/divider_0/inst/data_div_reg10_in[5]
    SLICE_X17Y33         LUT5 (Prop_lut5_I1_O)        0.329    32.324 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___0/O
                         net (fo=1, routed)           0.000    32.324    system_i/divider_0/inst/data_div_reg2_inferred__0/i___0_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.874 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.874    system_i/divider_0/inst/data_div_reg1__956_carry_i_31_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.988 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.988    system_i/divider_0/inst/data_div_reg1__956_carry_i_26_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.102 r  system_i/divider_0/inst/i__i_12/CO[3]
                         net (fo=1, routed)           0.000    33.102    system_i/divider_0/inst/i__i_12_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.216 r  system_i/divider_0/inst/i__i_3__1/CO[3]
                         net (fo=1, routed)           0.000    33.216    system_i/divider_0/inst/i__i_3__1_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.373 r  system_i/divider_0/inst/i__i_1__9/CO[1]
                         net (fo=22, routed)          0.823    34.196    system_i/divider_0/inst/data_div_reg10_in[4]
    SLICE_X18Y34         LUT5 (Prop_lut5_I1_O)        0.329    34.525 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i_/O
                         net (fo=1, routed)           0.000    34.525    system_i/divider_0/inst/data_div_reg2_inferred__0/i__n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.075 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.075    system_i/divider_0/inst/data_div_reg1__956_carry_i_21_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.189 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.189    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.303 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    35.303    system_i/divider_0/inst/data_div_reg1__956_carry_i_16_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.417 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.417    system_i/divider_0/inst/data_div_reg_reg[3]_i_3_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.574 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_2/CO[1]
                         net (fo=22, routed)          0.925    36.499    system_i/divider_0/inst/data_div_reg10_in[3]
    SLICE_X20Y34         LUT3 (Prop_lut3_I0_O)        0.329    36.828 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_25/O
                         net (fo=1, routed)           0.000    36.828    system_i/divider_0/inst/data_div_reg1__956_carry_i_25_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.361 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.361    system_i/divider_0/inst/data_div_reg1__956_carry_i_11_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.478 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.478    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.595 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.595    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.712 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    37.712    system_i/divider_0/inst/data_div_reg1__956_carry_i_8_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.869 r  system_i/divider_0/inst/data_div_reg_reg[2]_i_2/CO[1]
                         net (fo=22, routed)          0.825    38.694    system_i/divider_0/inst/data_div_reg10_in[2]
    SLICE_X21Y34         LUT2 (Prop_lut2_I1_O)        0.332    39.026 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_15/O
                         net (fo=1, routed)           0.000    39.026    system_i/divider_0/inst/data_div_reg1__956_carry_i_15_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.576 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.576    system_i/divider_0/inst/data_div_reg1__956_carry_i_2_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.690 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.690    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.804 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.804    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.918 r  system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.918    system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.075 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_1/CO[1]
                         net (fo=22, routed)          0.821    40.896    system_i/divider_0/inst/data_div_reg10_in[1]
    SLICE_X22Y35         LUT2 (Prop_lut2_I1_O)        0.329    41.225 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_7/O
                         net (fo=1, routed)           0.000    41.225    system_i/divider_0/inst/data_div_reg1__956_carry_i_7_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.757 r  system_i/divider_0/inst/data_div_reg1__956_carry/CO[3]
                         net (fo=1, routed)           0.000    41.757    system_i/divider_0/inst/data_div_reg1__956_carry_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.871 r  system_i/divider_0/inst/data_div_reg1__956_carry__0/CO[3]
                         net (fo=1, routed)           0.000    41.871    system_i/divider_0/inst/data_div_reg1__956_carry__0_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.985 r  system_i/divider_0/inst/data_div_reg1__956_carry__1/CO[3]
                         net (fo=1, routed)           0.000    41.985    system_i/divider_0/inst/data_div_reg1__956_carry__1_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.099 r  system_i/divider_0/inst/data_div_reg1__956_carry__2/CO[3]
                         net (fo=1, routed)           0.000    42.099    system_i/divider_0/inst/data_div_reg1__956_carry__2_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.370 f  system_i/divider_0/inst/data_div_reg1__956_carry__3/CO[0]
                         net (fo=2, routed)           0.315    42.684    system_i/divider_0/inst/data_div_reg10_in[0]
    SLICE_X23Y40         LUT1 (Prop_lut1_I0_O)        0.373    43.057 r  system_i/divider_0/inst/data_div_reg[4]_i_3/O
                         net (fo=1, routed)           0.195    43.252    system_i/divider_0/inst/data_div_reg[4]_i_3_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    43.832 r  system_i/divider_0/inst/data_div_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.832    system_i/divider_0/inst/data_div_reg_reg[4]_i_2_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.166 r  system_i/divider_0/inst/data_div_reg_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.304    44.471    system_i/divider_0/inst/data_div_reg1[6]
    SLICE_X23Y41         LUT6 (Prop_lut6_I3_O)        0.303    44.774 r  system_i/divider_0/inst/data_div_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    44.774    system_i/divider_0/inst/p_0_in[6]
    SLICE_X23Y41         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        1.494    12.406    system_i/divider_0/inst/clk
    SLICE_X23Y41         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[6]/C
                         clock pessimism              0.364    12.770    
                         clock uncertainty           -0.035    12.735    
    SLICE_X23Y41         FDRE (Setup_fdre_C_D)        0.032    12.767    system_i/divider_0/inst/data_div_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         12.767    
                         arrival time                         -44.774    
  -------------------------------------------------------------------
                         slack                                -32.007    

Slack (VIOLATED) :        -31.993ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/data_a_shift_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/divider_0/inst/data_div_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        39.942ns  (logic 25.419ns (63.640%)  route 14.523ns (36.360%))
  Logic Levels:           106  (CARRY4=87 LUT1=2 LUT2=3 LUT3=2 LUT5=11 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    4.818ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        1.657     4.818    system_i/divider_0/inst/clk
    SLICE_X22Y19         FDRE                                         r  system_i/divider_0/inst/data_a_shift_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.456     5.274 f  system_i/divider_0/inst/data_a_shift_reg[2]_replica/Q
                         net (fo=1, routed)           0.157     5.431    system_i/divider_0/inst/data_a_shift[2]_repN
    SLICE_X23Y19         LUT1 (Prop_lut1_I0_O)        0.124     5.555 r  system_i/divider_0/inst/i__i_7/O
                         net (fo=1, routed)           0.195     5.750    system_i/divider_0/inst/i__i_7_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.330 r  system_i/divider_0/inst/i__i_2/CO[3]
                         net (fo=1, routed)           0.000     6.330    system_i/divider_0/inst/i__i_2_n_0
    SLICE_X22Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.444 r  system_i/divider_0/inst/i__i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.444    system_i/divider_0/inst/i__i_2__0_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.558 r  system_i/divider_0/inst/i__i_2__1/CO[3]
                         net (fo=1, routed)           0.000     6.558    system_i/divider_0/inst/i__i_2__1_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.780 r  system_i/divider_0/inst/data_div_reg1_carry_i_9/O[0]
                         net (fo=1, routed)           0.800     7.580    system_i/divider_0/inst/data_div_reg3[15]
    SLICE_X22Y23         LUT3 (Prop_lut3_I2_O)        0.299     7.879 r  system_i/divider_0/inst/data_div_reg1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.879    system_i/divider_0/inst/data_div_reg1_carry_i_8_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.411 r  system_i/divider_0/inst/data_div_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.411    system_i/divider_0/inst/data_div_reg1_carry_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.525 r  system_i/divider_0/inst/data_div_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.534    system_i/divider_0/inst/data_div_reg1_carry__0_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.648 r  system_i/divider_0/inst/data_div_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.648    system_i/divider_0/inst/data_div_reg1_carry__1_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.762 r  system_i/divider_0/inst/data_div_reg1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.762    system_i/divider_0/inst/data_div_reg1_carry__2_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.033 r  system_i/divider_0/inst/data_div_reg_reg[15]_i_2/CO[0]
                         net (fo=22, routed)          0.530     9.563    system_i/divider_0/inst/data_div_reg10_in[15]
    SLICE_X25Y24         LUT2 (Prop_lut2_I1_O)        0.373     9.936 r  system_i/divider_0/inst/i__i_20__1/O
                         net (fo=1, routed)           0.331    10.267    system_i/divider_0/inst/i__i_20__1_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.787 r  system_i/divider_0/inst/i__i_15/CO[3]
                         net (fo=1, routed)           0.000    10.787    system_i/divider_0/inst/i__i_15_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.904 r  system_i/divider_0/inst/i__i_10__0/CO[3]
                         net (fo=1, routed)           0.009    10.913    system_i/divider_0/inst/i__i_10__0_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.030 r  system_i/divider_0/inst/i__i_10__0__0/CO[3]
                         net (fo=1, routed)           0.000    11.030    system_i/divider_0/inst/i__i_10__0__0_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.147 r  system_i/divider_0/inst/i__i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.147    system_i/divider_0/inst/i__i_2__2_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.304 r  system_i/divider_0/inst/i__i_1/CO[1]
                         net (fo=22, routed)          0.860    12.164    system_i/divider_0/inst/data_div_reg10_in[14]
    SLICE_X23Y23         LUT5 (Prop_lut5_I1_O)        0.332    12.496 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___9/O
                         net (fo=1, routed)           0.000    12.496    system_i/divider_0/inst/data_div_reg2_inferred__0/i___9_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.046 r  system_i/divider_0/inst/i__i_15__0/CO[3]
                         net (fo=1, routed)           0.000    13.046    system_i/divider_0/inst/i__i_15__0_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.160 r  system_i/divider_0/inst/i__i_10__1/CO[3]
                         net (fo=1, routed)           0.009    13.169    system_i/divider_0/inst/i__i_10__1_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.283 r  system_i/divider_0/inst/i__i_5/CO[3]
                         net (fo=1, routed)           0.000    13.283    system_i/divider_0/inst/i__i_5_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.397 r  system_i/divider_0/inst/i__i_3/CO[3]
                         net (fo=1, routed)           0.000    13.397    system_i/divider_0/inst/i__i_3_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.554 r  system_i/divider_0/inst/i__i_1__0/CO[1]
                         net (fo=22, routed)          0.939    14.493    system_i/divider_0/inst/data_div_reg10_in[13]
    SLICE_X21Y24         LUT5 (Prop_lut5_I1_O)        0.329    14.822 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___8/O
                         net (fo=1, routed)           0.000    14.822    system_i/divider_0/inst/data_div_reg2_inferred__0/i___8_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.372 r  system_i/divider_0/inst/i__i_20/CO[3]
                         net (fo=1, routed)           0.009    15.381    system_i/divider_0/inst/i__i_20_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.495 r  system_i/divider_0/inst/i__i_10__2/CO[3]
                         net (fo=1, routed)           0.000    15.495    system_i/divider_0/inst/i__i_10__2_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.609 r  system_i/divider_0/inst/i__i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.609    system_i/divider_0/inst/i__i_5__0_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.723 r  system_i/divider_0/inst/i__i_2__3/CO[3]
                         net (fo=1, routed)           0.000    15.723    system_i/divider_0/inst/i__i_2__3_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.880 r  system_i/divider_0/inst/i__i_1__1/CO[1]
                         net (fo=22, routed)          0.847    16.728    system_i/divider_0/inst/data_div_reg10_in[12]
    SLICE_X18Y26         LUT5 (Prop_lut5_I1_O)        0.329    17.057 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___7/O
                         net (fo=1, routed)           0.000    17.057    system_i/divider_0/inst/data_div_reg2_inferred__0/i___7_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.607 r  system_i/divider_0/inst/i__i_15__1/CO[3]
                         net (fo=1, routed)           0.000    17.607    system_i/divider_0/inst/i__i_15__1_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.721 r  system_i/divider_0/inst/i__i_15__2/CO[3]
                         net (fo=1, routed)           0.000    17.721    system_i/divider_0/inst/i__i_15__2_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.835 r  system_i/divider_0/inst/i__i_5__1/CO[3]
                         net (fo=1, routed)           0.000    17.835    system_i/divider_0/inst/i__i_5__1_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.949 r  system_i/divider_0/inst/i__i_2__4/CO[3]
                         net (fo=1, routed)           0.000    17.949    system_i/divider_0/inst/i__i_2__4_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.106 r  system_i/divider_0/inst/i__i_1__2/CO[1]
                         net (fo=22, routed)          0.708    18.813    system_i/divider_0/inst/data_div_reg10_in[11]
    SLICE_X17Y27         LUT5 (Prop_lut5_I1_O)        0.329    19.142 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___6/O
                         net (fo=1, routed)           0.000    19.142    system_i/divider_0/inst/data_div_reg2_inferred__0/i___6_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.692 r  system_i/divider_0/inst/i__i_15__3/CO[3]
                         net (fo=1, routed)           0.000    19.692    system_i/divider_0/inst/i__i_15__3_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.806 r  system_i/divider_0/inst/i__i_10__3/CO[3]
                         net (fo=1, routed)           0.000    19.806    system_i/divider_0/inst/i__i_10__3_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.920 r  system_i/divider_0/inst/i__i_10__4/CO[3]
                         net (fo=1, routed)           0.000    19.920    system_i/divider_0/inst/i__i_10__4_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.034 r  system_i/divider_0/inst/i__i_2__5/CO[3]
                         net (fo=1, routed)           0.000    20.034    system_i/divider_0/inst/i__i_2__5_n_0
    SLICE_X17Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.191 r  system_i/divider_0/inst/i__i_1__3/CO[1]
                         net (fo=22, routed)          0.861    21.052    system_i/divider_0/inst/data_div_reg10_in[10]
    SLICE_X16Y28         LUT5 (Prop_lut5_I1_O)        0.329    21.381 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___5/O
                         net (fo=1, routed)           0.000    21.381    system_i/divider_0/inst/data_div_reg2_inferred__0/i___5_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.914 r  system_i/divider_0/inst/i__i_15__4/CO[3]
                         net (fo=1, routed)           0.000    21.914    system_i/divider_0/inst/i__i_15__4_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.031 r  system_i/divider_0/inst/i__i_10__5/CO[3]
                         net (fo=1, routed)           0.000    22.031    system_i/divider_0/inst/i__i_10__5_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.148 r  system_i/divider_0/inst/i__i_5__2/CO[3]
                         net (fo=1, routed)           0.000    22.148    system_i/divider_0/inst/i__i_5__2_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.265 r  system_i/divider_0/inst/i__i_3__0/CO[3]
                         net (fo=1, routed)           0.000    22.265    system_i/divider_0/inst/i__i_3__0_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.422 r  system_i/divider_0/inst/i__i_1__4/CO[1]
                         net (fo=22, routed)          0.839    23.261    system_i/divider_0/inst/data_div_reg10_in[9]
    SLICE_X20Y28         LUT5 (Prop_lut5_I1_O)        0.332    23.593 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___4/O
                         net (fo=1, routed)           0.000    23.593    system_i/divider_0/inst/data_div_reg2_inferred__0/i___4_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.126 r  system_i/divider_0/inst/i__i_48/CO[3]
                         net (fo=1, routed)           0.000    24.126    system_i/divider_0/inst/i__i_48_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.243 r  system_i/divider_0/inst/i__i_10__6/CO[3]
                         net (fo=1, routed)           0.000    24.243    system_i/divider_0/inst/i__i_10__6_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.360 r  system_i/divider_0/inst/i__i_5__3/CO[3]
                         net (fo=1, routed)           0.000    24.360    system_i/divider_0/inst/i__i_5__3_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.477 r  system_i/divider_0/inst/i__i_2__6/CO[3]
                         net (fo=1, routed)           0.000    24.477    system_i/divider_0/inst/i__i_2__6_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.634 r  system_i/divider_0/inst/i__i_1__5/CO[1]
                         net (fo=22, routed)          0.964    25.598    system_i/divider_0/inst/data_div_reg10_in[8]
    SLICE_X22Y29         LUT5 (Prop_lut5_I1_O)        0.332    25.930 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___3/O
                         net (fo=1, routed)           0.000    25.930    system_i/divider_0/inst/data_div_reg2_inferred__0/i___3_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.480 r  system_i/divider_0/inst/i__i_43/CO[3]
                         net (fo=1, routed)           0.000    26.480    system_i/divider_0/inst/i__i_43_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.594 r  system_i/divider_0/inst/i__i_33/CO[3]
                         net (fo=1, routed)           0.000    26.594    system_i/divider_0/inst/i__i_33_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.708 r  system_i/divider_0/inst/i__i_5__4/CO[3]
                         net (fo=1, routed)           0.000    26.708    system_i/divider_0/inst/i__i_5__4_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.822 r  system_i/divider_0/inst/i__i_2__7/CO[3]
                         net (fo=1, routed)           0.000    26.822    system_i/divider_0/inst/i__i_2__7_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.979 r  system_i/divider_0/inst/i__i_1__6/CO[1]
                         net (fo=22, routed)          0.803    27.782    system_i/divider_0/inst/data_div_reg10_in[7]
    SLICE_X23Y29         LUT5 (Prop_lut5_I1_O)        0.329    28.111 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___2/O
                         net (fo=1, routed)           0.000    28.111    system_i/divider_0/inst/data_div_reg2_inferred__0/i___2_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.661 r  system_i/divider_0/inst/i__i_38/CO[3]
                         net (fo=1, routed)           0.000    28.661    system_i/divider_0/inst/i__i_38_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.775 r  system_i/divider_0/inst/i__i_28/CO[3]
                         net (fo=1, routed)           0.000    28.775    system_i/divider_0/inst/i__i_28_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.889 r  system_i/divider_0/inst/i__i_18/CO[3]
                         net (fo=1, routed)           0.000    28.889    system_i/divider_0/inst/i__i_18_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.003 r  system_i/divider_0/inst/i__i_2__8/CO[3]
                         net (fo=1, routed)           0.000    29.003    system_i/divider_0/inst/i__i_2__8_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.160 r  system_i/divider_0/inst/i__i_1__7/CO[1]
                         net (fo=22, routed)          0.770    29.930    system_i/divider_0/inst/data_div_reg10_in[6]
    SLICE_X19Y32         LUT5 (Prop_lut5_I1_O)        0.329    30.259 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___1/O
                         net (fo=1, routed)           0.000    30.259    system_i/divider_0/inst/data_div_reg2_inferred__0/i___1_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.809 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.809    system_i/divider_0/inst/data_div_reg1__956_carry_i_35_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.923 r  system_i/divider_0/inst/i__i_23/CO[3]
                         net (fo=1, routed)           0.000    30.923    system_i/divider_0/inst/i__i_23_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.037 r  system_i/divider_0/inst/i__i_13/CO[3]
                         net (fo=1, routed)           0.000    31.037    system_i/divider_0/inst/i__i_13_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.151 r  system_i/divider_0/inst/i__i_4/CO[3]
                         net (fo=1, routed)           0.000    31.151    system_i/divider_0/inst/i__i_4_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.308 r  system_i/divider_0/inst/i__i_1__8/CO[1]
                         net (fo=22, routed)          0.687    31.995    system_i/divider_0/inst/data_div_reg10_in[5]
    SLICE_X17Y33         LUT5 (Prop_lut5_I1_O)        0.329    32.324 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___0/O
                         net (fo=1, routed)           0.000    32.324    system_i/divider_0/inst/data_div_reg2_inferred__0/i___0_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.874 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.874    system_i/divider_0/inst/data_div_reg1__956_carry_i_31_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.988 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.988    system_i/divider_0/inst/data_div_reg1__956_carry_i_26_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.102 r  system_i/divider_0/inst/i__i_12/CO[3]
                         net (fo=1, routed)           0.000    33.102    system_i/divider_0/inst/i__i_12_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.216 r  system_i/divider_0/inst/i__i_3__1/CO[3]
                         net (fo=1, routed)           0.000    33.216    system_i/divider_0/inst/i__i_3__1_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.373 r  system_i/divider_0/inst/i__i_1__9/CO[1]
                         net (fo=22, routed)          0.823    34.196    system_i/divider_0/inst/data_div_reg10_in[4]
    SLICE_X18Y34         LUT5 (Prop_lut5_I1_O)        0.329    34.525 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i_/O
                         net (fo=1, routed)           0.000    34.525    system_i/divider_0/inst/data_div_reg2_inferred__0/i__n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.075 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.075    system_i/divider_0/inst/data_div_reg1__956_carry_i_21_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.189 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.189    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.303 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    35.303    system_i/divider_0/inst/data_div_reg1__956_carry_i_16_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.417 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.417    system_i/divider_0/inst/data_div_reg_reg[3]_i_3_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.574 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_2/CO[1]
                         net (fo=22, routed)          0.925    36.499    system_i/divider_0/inst/data_div_reg10_in[3]
    SLICE_X20Y34         LUT3 (Prop_lut3_I0_O)        0.329    36.828 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_25/O
                         net (fo=1, routed)           0.000    36.828    system_i/divider_0/inst/data_div_reg1__956_carry_i_25_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.361 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.361    system_i/divider_0/inst/data_div_reg1__956_carry_i_11_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.478 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.478    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.595 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.595    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.712 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    37.712    system_i/divider_0/inst/data_div_reg1__956_carry_i_8_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.869 r  system_i/divider_0/inst/data_div_reg_reg[2]_i_2/CO[1]
                         net (fo=22, routed)          0.825    38.694    system_i/divider_0/inst/data_div_reg10_in[2]
    SLICE_X21Y34         LUT2 (Prop_lut2_I1_O)        0.332    39.026 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_15/O
                         net (fo=1, routed)           0.000    39.026    system_i/divider_0/inst/data_div_reg1__956_carry_i_15_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.576 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.576    system_i/divider_0/inst/data_div_reg1__956_carry_i_2_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.690 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.690    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.804 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.804    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.918 r  system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.918    system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.075 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_1/CO[1]
                         net (fo=22, routed)          0.821    40.896    system_i/divider_0/inst/data_div_reg10_in[1]
    SLICE_X22Y35         LUT2 (Prop_lut2_I1_O)        0.329    41.225 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_7/O
                         net (fo=1, routed)           0.000    41.225    system_i/divider_0/inst/data_div_reg1__956_carry_i_7_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.757 r  system_i/divider_0/inst/data_div_reg1__956_carry/CO[3]
                         net (fo=1, routed)           0.000    41.757    system_i/divider_0/inst/data_div_reg1__956_carry_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.871 r  system_i/divider_0/inst/data_div_reg1__956_carry__0/CO[3]
                         net (fo=1, routed)           0.000    41.871    system_i/divider_0/inst/data_div_reg1__956_carry__0_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.985 r  system_i/divider_0/inst/data_div_reg1__956_carry__1/CO[3]
                         net (fo=1, routed)           0.000    41.985    system_i/divider_0/inst/data_div_reg1__956_carry__1_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.099 r  system_i/divider_0/inst/data_div_reg1__956_carry__2/CO[3]
                         net (fo=1, routed)           0.000    42.099    system_i/divider_0/inst/data_div_reg1__956_carry__2_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.370 f  system_i/divider_0/inst/data_div_reg1__956_carry__3/CO[0]
                         net (fo=2, routed)           0.315    42.684    system_i/divider_0/inst/data_div_reg10_in[0]
    SLICE_X23Y40         LUT1 (Prop_lut1_I0_O)        0.373    43.057 r  system_i/divider_0/inst/data_div_reg[4]_i_3/O
                         net (fo=1, routed)           0.195    43.252    system_i/divider_0/inst/data_div_reg[4]_i_3_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    43.832 r  system_i/divider_0/inst/data_div_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.832    system_i/divider_0/inst/data_div_reg_reg[4]_i_2_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.946 r  system_i/divider_0/inst/data_div_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.946    system_i/divider_0/inst/data_div_reg_reg[8]_i_2_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    44.168 r  system_i/divider_0/inst/data_div_reg_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.293    44.461    system_i/divider_0/inst/data_div_reg1[9]
    SLICE_X23Y43         LUT6 (Prop_lut6_I3_O)        0.299    44.760 r  system_i/divider_0/inst/data_div_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    44.760    system_i/divider_0/inst/p_0_in[9]
    SLICE_X23Y43         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        1.495    12.407    system_i/divider_0/inst/clk
    SLICE_X23Y43         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[9]/C
                         clock pessimism              0.364    12.771    
                         clock uncertainty           -0.035    12.736    
    SLICE_X23Y43         FDRE (Setup_fdre_C_D)        0.031    12.767    system_i/divider_0/inst/data_div_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         12.767    
                         arrival time                         -44.760    
  -------------------------------------------------------------------
                         slack                                -31.993    

Slack (VIOLATED) :        -31.986ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/data_a_shift_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/divider_0/inst/data_div_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        39.932ns  (logic 25.403ns (63.615%)  route 14.529ns (36.385%))
  Logic Levels:           105  (CARRY4=86 LUT1=2 LUT2=3 LUT3=2 LUT5=11 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 12.405 - 8.000 ) 
    Source Clock Delay      (SCD):    4.818ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        1.657     4.818    system_i/divider_0/inst/clk
    SLICE_X22Y19         FDRE                                         r  system_i/divider_0/inst/data_a_shift_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.456     5.274 f  system_i/divider_0/inst/data_a_shift_reg[2]_replica/Q
                         net (fo=1, routed)           0.157     5.431    system_i/divider_0/inst/data_a_shift[2]_repN
    SLICE_X23Y19         LUT1 (Prop_lut1_I0_O)        0.124     5.555 r  system_i/divider_0/inst/i__i_7/O
                         net (fo=1, routed)           0.195     5.750    system_i/divider_0/inst/i__i_7_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.330 r  system_i/divider_0/inst/i__i_2/CO[3]
                         net (fo=1, routed)           0.000     6.330    system_i/divider_0/inst/i__i_2_n_0
    SLICE_X22Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.444 r  system_i/divider_0/inst/i__i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.444    system_i/divider_0/inst/i__i_2__0_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.558 r  system_i/divider_0/inst/i__i_2__1/CO[3]
                         net (fo=1, routed)           0.000     6.558    system_i/divider_0/inst/i__i_2__1_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.780 r  system_i/divider_0/inst/data_div_reg1_carry_i_9/O[0]
                         net (fo=1, routed)           0.800     7.580    system_i/divider_0/inst/data_div_reg3[15]
    SLICE_X22Y23         LUT3 (Prop_lut3_I2_O)        0.299     7.879 r  system_i/divider_0/inst/data_div_reg1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.879    system_i/divider_0/inst/data_div_reg1_carry_i_8_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.411 r  system_i/divider_0/inst/data_div_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.411    system_i/divider_0/inst/data_div_reg1_carry_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.525 r  system_i/divider_0/inst/data_div_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.534    system_i/divider_0/inst/data_div_reg1_carry__0_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.648 r  system_i/divider_0/inst/data_div_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.648    system_i/divider_0/inst/data_div_reg1_carry__1_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.762 r  system_i/divider_0/inst/data_div_reg1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.762    system_i/divider_0/inst/data_div_reg1_carry__2_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.033 r  system_i/divider_0/inst/data_div_reg_reg[15]_i_2/CO[0]
                         net (fo=22, routed)          0.530     9.563    system_i/divider_0/inst/data_div_reg10_in[15]
    SLICE_X25Y24         LUT2 (Prop_lut2_I1_O)        0.373     9.936 r  system_i/divider_0/inst/i__i_20__1/O
                         net (fo=1, routed)           0.331    10.267    system_i/divider_0/inst/i__i_20__1_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.787 r  system_i/divider_0/inst/i__i_15/CO[3]
                         net (fo=1, routed)           0.000    10.787    system_i/divider_0/inst/i__i_15_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.904 r  system_i/divider_0/inst/i__i_10__0/CO[3]
                         net (fo=1, routed)           0.009    10.913    system_i/divider_0/inst/i__i_10__0_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.030 r  system_i/divider_0/inst/i__i_10__0__0/CO[3]
                         net (fo=1, routed)           0.000    11.030    system_i/divider_0/inst/i__i_10__0__0_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.147 r  system_i/divider_0/inst/i__i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.147    system_i/divider_0/inst/i__i_2__2_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.304 r  system_i/divider_0/inst/i__i_1/CO[1]
                         net (fo=22, routed)          0.860    12.164    system_i/divider_0/inst/data_div_reg10_in[14]
    SLICE_X23Y23         LUT5 (Prop_lut5_I1_O)        0.332    12.496 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___9/O
                         net (fo=1, routed)           0.000    12.496    system_i/divider_0/inst/data_div_reg2_inferred__0/i___9_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.046 r  system_i/divider_0/inst/i__i_15__0/CO[3]
                         net (fo=1, routed)           0.000    13.046    system_i/divider_0/inst/i__i_15__0_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.160 r  system_i/divider_0/inst/i__i_10__1/CO[3]
                         net (fo=1, routed)           0.009    13.169    system_i/divider_0/inst/i__i_10__1_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.283 r  system_i/divider_0/inst/i__i_5/CO[3]
                         net (fo=1, routed)           0.000    13.283    system_i/divider_0/inst/i__i_5_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.397 r  system_i/divider_0/inst/i__i_3/CO[3]
                         net (fo=1, routed)           0.000    13.397    system_i/divider_0/inst/i__i_3_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.554 r  system_i/divider_0/inst/i__i_1__0/CO[1]
                         net (fo=22, routed)          0.939    14.493    system_i/divider_0/inst/data_div_reg10_in[13]
    SLICE_X21Y24         LUT5 (Prop_lut5_I1_O)        0.329    14.822 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___8/O
                         net (fo=1, routed)           0.000    14.822    system_i/divider_0/inst/data_div_reg2_inferred__0/i___8_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.372 r  system_i/divider_0/inst/i__i_20/CO[3]
                         net (fo=1, routed)           0.009    15.381    system_i/divider_0/inst/i__i_20_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.495 r  system_i/divider_0/inst/i__i_10__2/CO[3]
                         net (fo=1, routed)           0.000    15.495    system_i/divider_0/inst/i__i_10__2_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.609 r  system_i/divider_0/inst/i__i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.609    system_i/divider_0/inst/i__i_5__0_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.723 r  system_i/divider_0/inst/i__i_2__3/CO[3]
                         net (fo=1, routed)           0.000    15.723    system_i/divider_0/inst/i__i_2__3_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.880 r  system_i/divider_0/inst/i__i_1__1/CO[1]
                         net (fo=22, routed)          0.847    16.728    system_i/divider_0/inst/data_div_reg10_in[12]
    SLICE_X18Y26         LUT5 (Prop_lut5_I1_O)        0.329    17.057 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___7/O
                         net (fo=1, routed)           0.000    17.057    system_i/divider_0/inst/data_div_reg2_inferred__0/i___7_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.607 r  system_i/divider_0/inst/i__i_15__1/CO[3]
                         net (fo=1, routed)           0.000    17.607    system_i/divider_0/inst/i__i_15__1_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.721 r  system_i/divider_0/inst/i__i_15__2/CO[3]
                         net (fo=1, routed)           0.000    17.721    system_i/divider_0/inst/i__i_15__2_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.835 r  system_i/divider_0/inst/i__i_5__1/CO[3]
                         net (fo=1, routed)           0.000    17.835    system_i/divider_0/inst/i__i_5__1_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.949 r  system_i/divider_0/inst/i__i_2__4/CO[3]
                         net (fo=1, routed)           0.000    17.949    system_i/divider_0/inst/i__i_2__4_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.106 r  system_i/divider_0/inst/i__i_1__2/CO[1]
                         net (fo=22, routed)          0.708    18.813    system_i/divider_0/inst/data_div_reg10_in[11]
    SLICE_X17Y27         LUT5 (Prop_lut5_I1_O)        0.329    19.142 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___6/O
                         net (fo=1, routed)           0.000    19.142    system_i/divider_0/inst/data_div_reg2_inferred__0/i___6_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.692 r  system_i/divider_0/inst/i__i_15__3/CO[3]
                         net (fo=1, routed)           0.000    19.692    system_i/divider_0/inst/i__i_15__3_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.806 r  system_i/divider_0/inst/i__i_10__3/CO[3]
                         net (fo=1, routed)           0.000    19.806    system_i/divider_0/inst/i__i_10__3_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.920 r  system_i/divider_0/inst/i__i_10__4/CO[3]
                         net (fo=1, routed)           0.000    19.920    system_i/divider_0/inst/i__i_10__4_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.034 r  system_i/divider_0/inst/i__i_2__5/CO[3]
                         net (fo=1, routed)           0.000    20.034    system_i/divider_0/inst/i__i_2__5_n_0
    SLICE_X17Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.191 r  system_i/divider_0/inst/i__i_1__3/CO[1]
                         net (fo=22, routed)          0.861    21.052    system_i/divider_0/inst/data_div_reg10_in[10]
    SLICE_X16Y28         LUT5 (Prop_lut5_I1_O)        0.329    21.381 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___5/O
                         net (fo=1, routed)           0.000    21.381    system_i/divider_0/inst/data_div_reg2_inferred__0/i___5_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.914 r  system_i/divider_0/inst/i__i_15__4/CO[3]
                         net (fo=1, routed)           0.000    21.914    system_i/divider_0/inst/i__i_15__4_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.031 r  system_i/divider_0/inst/i__i_10__5/CO[3]
                         net (fo=1, routed)           0.000    22.031    system_i/divider_0/inst/i__i_10__5_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.148 r  system_i/divider_0/inst/i__i_5__2/CO[3]
                         net (fo=1, routed)           0.000    22.148    system_i/divider_0/inst/i__i_5__2_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.265 r  system_i/divider_0/inst/i__i_3__0/CO[3]
                         net (fo=1, routed)           0.000    22.265    system_i/divider_0/inst/i__i_3__0_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.422 r  system_i/divider_0/inst/i__i_1__4/CO[1]
                         net (fo=22, routed)          0.839    23.261    system_i/divider_0/inst/data_div_reg10_in[9]
    SLICE_X20Y28         LUT5 (Prop_lut5_I1_O)        0.332    23.593 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___4/O
                         net (fo=1, routed)           0.000    23.593    system_i/divider_0/inst/data_div_reg2_inferred__0/i___4_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.126 r  system_i/divider_0/inst/i__i_48/CO[3]
                         net (fo=1, routed)           0.000    24.126    system_i/divider_0/inst/i__i_48_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.243 r  system_i/divider_0/inst/i__i_10__6/CO[3]
                         net (fo=1, routed)           0.000    24.243    system_i/divider_0/inst/i__i_10__6_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.360 r  system_i/divider_0/inst/i__i_5__3/CO[3]
                         net (fo=1, routed)           0.000    24.360    system_i/divider_0/inst/i__i_5__3_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.477 r  system_i/divider_0/inst/i__i_2__6/CO[3]
                         net (fo=1, routed)           0.000    24.477    system_i/divider_0/inst/i__i_2__6_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.634 r  system_i/divider_0/inst/i__i_1__5/CO[1]
                         net (fo=22, routed)          0.964    25.598    system_i/divider_0/inst/data_div_reg10_in[8]
    SLICE_X22Y29         LUT5 (Prop_lut5_I1_O)        0.332    25.930 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___3/O
                         net (fo=1, routed)           0.000    25.930    system_i/divider_0/inst/data_div_reg2_inferred__0/i___3_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.480 r  system_i/divider_0/inst/i__i_43/CO[3]
                         net (fo=1, routed)           0.000    26.480    system_i/divider_0/inst/i__i_43_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.594 r  system_i/divider_0/inst/i__i_33/CO[3]
                         net (fo=1, routed)           0.000    26.594    system_i/divider_0/inst/i__i_33_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.708 r  system_i/divider_0/inst/i__i_5__4/CO[3]
                         net (fo=1, routed)           0.000    26.708    system_i/divider_0/inst/i__i_5__4_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.822 r  system_i/divider_0/inst/i__i_2__7/CO[3]
                         net (fo=1, routed)           0.000    26.822    system_i/divider_0/inst/i__i_2__7_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.979 r  system_i/divider_0/inst/i__i_1__6/CO[1]
                         net (fo=22, routed)          0.803    27.782    system_i/divider_0/inst/data_div_reg10_in[7]
    SLICE_X23Y29         LUT5 (Prop_lut5_I1_O)        0.329    28.111 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___2/O
                         net (fo=1, routed)           0.000    28.111    system_i/divider_0/inst/data_div_reg2_inferred__0/i___2_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.661 r  system_i/divider_0/inst/i__i_38/CO[3]
                         net (fo=1, routed)           0.000    28.661    system_i/divider_0/inst/i__i_38_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.775 r  system_i/divider_0/inst/i__i_28/CO[3]
                         net (fo=1, routed)           0.000    28.775    system_i/divider_0/inst/i__i_28_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.889 r  system_i/divider_0/inst/i__i_18/CO[3]
                         net (fo=1, routed)           0.000    28.889    system_i/divider_0/inst/i__i_18_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.003 r  system_i/divider_0/inst/i__i_2__8/CO[3]
                         net (fo=1, routed)           0.000    29.003    system_i/divider_0/inst/i__i_2__8_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.160 r  system_i/divider_0/inst/i__i_1__7/CO[1]
                         net (fo=22, routed)          0.770    29.930    system_i/divider_0/inst/data_div_reg10_in[6]
    SLICE_X19Y32         LUT5 (Prop_lut5_I1_O)        0.329    30.259 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___1/O
                         net (fo=1, routed)           0.000    30.259    system_i/divider_0/inst/data_div_reg2_inferred__0/i___1_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.809 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.809    system_i/divider_0/inst/data_div_reg1__956_carry_i_35_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.923 r  system_i/divider_0/inst/i__i_23/CO[3]
                         net (fo=1, routed)           0.000    30.923    system_i/divider_0/inst/i__i_23_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.037 r  system_i/divider_0/inst/i__i_13/CO[3]
                         net (fo=1, routed)           0.000    31.037    system_i/divider_0/inst/i__i_13_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.151 r  system_i/divider_0/inst/i__i_4/CO[3]
                         net (fo=1, routed)           0.000    31.151    system_i/divider_0/inst/i__i_4_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.308 r  system_i/divider_0/inst/i__i_1__8/CO[1]
                         net (fo=22, routed)          0.687    31.995    system_i/divider_0/inst/data_div_reg10_in[5]
    SLICE_X17Y33         LUT5 (Prop_lut5_I1_O)        0.329    32.324 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___0/O
                         net (fo=1, routed)           0.000    32.324    system_i/divider_0/inst/data_div_reg2_inferred__0/i___0_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.874 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.874    system_i/divider_0/inst/data_div_reg1__956_carry_i_31_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.988 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.988    system_i/divider_0/inst/data_div_reg1__956_carry_i_26_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.102 r  system_i/divider_0/inst/i__i_12/CO[3]
                         net (fo=1, routed)           0.000    33.102    system_i/divider_0/inst/i__i_12_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.216 r  system_i/divider_0/inst/i__i_3__1/CO[3]
                         net (fo=1, routed)           0.000    33.216    system_i/divider_0/inst/i__i_3__1_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.373 r  system_i/divider_0/inst/i__i_1__9/CO[1]
                         net (fo=22, routed)          0.823    34.196    system_i/divider_0/inst/data_div_reg10_in[4]
    SLICE_X18Y34         LUT5 (Prop_lut5_I1_O)        0.329    34.525 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i_/O
                         net (fo=1, routed)           0.000    34.525    system_i/divider_0/inst/data_div_reg2_inferred__0/i__n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.075 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.075    system_i/divider_0/inst/data_div_reg1__956_carry_i_21_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.189 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.189    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.303 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    35.303    system_i/divider_0/inst/data_div_reg1__956_carry_i_16_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.417 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.417    system_i/divider_0/inst/data_div_reg_reg[3]_i_3_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.574 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_2/CO[1]
                         net (fo=22, routed)          0.925    36.499    system_i/divider_0/inst/data_div_reg10_in[3]
    SLICE_X20Y34         LUT3 (Prop_lut3_I0_O)        0.329    36.828 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_25/O
                         net (fo=1, routed)           0.000    36.828    system_i/divider_0/inst/data_div_reg1__956_carry_i_25_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.361 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.361    system_i/divider_0/inst/data_div_reg1__956_carry_i_11_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.478 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.478    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.595 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.595    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.712 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    37.712    system_i/divider_0/inst/data_div_reg1__956_carry_i_8_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.869 r  system_i/divider_0/inst/data_div_reg_reg[2]_i_2/CO[1]
                         net (fo=22, routed)          0.825    38.694    system_i/divider_0/inst/data_div_reg10_in[2]
    SLICE_X21Y34         LUT2 (Prop_lut2_I1_O)        0.332    39.026 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_15/O
                         net (fo=1, routed)           0.000    39.026    system_i/divider_0/inst/data_div_reg1__956_carry_i_15_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.576 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.576    system_i/divider_0/inst/data_div_reg1__956_carry_i_2_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.690 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.690    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.804 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.804    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.918 r  system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.918    system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.075 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_1/CO[1]
                         net (fo=22, routed)          0.821    40.896    system_i/divider_0/inst/data_div_reg10_in[1]
    SLICE_X22Y35         LUT2 (Prop_lut2_I1_O)        0.329    41.225 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_7/O
                         net (fo=1, routed)           0.000    41.225    system_i/divider_0/inst/data_div_reg1__956_carry_i_7_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.757 r  system_i/divider_0/inst/data_div_reg1__956_carry/CO[3]
                         net (fo=1, routed)           0.000    41.757    system_i/divider_0/inst/data_div_reg1__956_carry_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.871 r  system_i/divider_0/inst/data_div_reg1__956_carry__0/CO[3]
                         net (fo=1, routed)           0.000    41.871    system_i/divider_0/inst/data_div_reg1__956_carry__0_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.985 r  system_i/divider_0/inst/data_div_reg1__956_carry__1/CO[3]
                         net (fo=1, routed)           0.000    41.985    system_i/divider_0/inst/data_div_reg1__956_carry__1_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.099 r  system_i/divider_0/inst/data_div_reg1__956_carry__2/CO[3]
                         net (fo=1, routed)           0.000    42.099    system_i/divider_0/inst/data_div_reg1__956_carry__2_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.370 f  system_i/divider_0/inst/data_div_reg1__956_carry__3/CO[0]
                         net (fo=2, routed)           0.315    42.684    system_i/divider_0/inst/data_div_reg10_in[0]
    SLICE_X23Y40         LUT1 (Prop_lut1_I0_O)        0.373    43.057 r  system_i/divider_0/inst/data_div_reg[4]_i_3/O
                         net (fo=1, routed)           0.195    43.252    system_i/divider_0/inst/data_div_reg[4]_i_3_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    43.832 r  system_i/divider_0/inst/data_div_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.832    system_i/divider_0/inst/data_div_reg_reg[4]_i_2_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.145 r  system_i/divider_0/inst/data_div_reg_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.299    44.445    system_i/divider_0/inst/data_div_reg1[8]
    SLICE_X23Y39         LUT6 (Prop_lut6_I3_O)        0.306    44.751 r  system_i/divider_0/inst/data_div_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    44.751    system_i/divider_0/inst/p_0_in[8]
    SLICE_X23Y39         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        1.493    12.405    system_i/divider_0/inst/clk
    SLICE_X23Y39         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[8]/C
                         clock pessimism              0.364    12.769    
                         clock uncertainty           -0.035    12.734    
    SLICE_X23Y39         FDRE (Setup_fdre_C_D)        0.031    12.765    system_i/divider_0/inst/data_div_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         12.765    
                         arrival time                         -44.751    
  -------------------------------------------------------------------
                         slack                                -31.986    

Slack (VIOLATED) :        -31.903ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/data_a_shift_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/divider_0/inst/data_div_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        39.851ns  (logic 25.325ns (63.550%)  route 14.526ns (36.450%))
  Logic Levels:           105  (CARRY4=86 LUT1=2 LUT2=3 LUT3=2 LUT5=11 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 12.406 - 8.000 ) 
    Source Clock Delay      (SCD):    4.818ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        1.657     4.818    system_i/divider_0/inst/clk
    SLICE_X22Y19         FDRE                                         r  system_i/divider_0/inst/data_a_shift_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.456     5.274 f  system_i/divider_0/inst/data_a_shift_reg[2]_replica/Q
                         net (fo=1, routed)           0.157     5.431    system_i/divider_0/inst/data_a_shift[2]_repN
    SLICE_X23Y19         LUT1 (Prop_lut1_I0_O)        0.124     5.555 r  system_i/divider_0/inst/i__i_7/O
                         net (fo=1, routed)           0.195     5.750    system_i/divider_0/inst/i__i_7_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.330 r  system_i/divider_0/inst/i__i_2/CO[3]
                         net (fo=1, routed)           0.000     6.330    system_i/divider_0/inst/i__i_2_n_0
    SLICE_X22Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.444 r  system_i/divider_0/inst/i__i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.444    system_i/divider_0/inst/i__i_2__0_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.558 r  system_i/divider_0/inst/i__i_2__1/CO[3]
                         net (fo=1, routed)           0.000     6.558    system_i/divider_0/inst/i__i_2__1_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.780 r  system_i/divider_0/inst/data_div_reg1_carry_i_9/O[0]
                         net (fo=1, routed)           0.800     7.580    system_i/divider_0/inst/data_div_reg3[15]
    SLICE_X22Y23         LUT3 (Prop_lut3_I2_O)        0.299     7.879 r  system_i/divider_0/inst/data_div_reg1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.879    system_i/divider_0/inst/data_div_reg1_carry_i_8_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.411 r  system_i/divider_0/inst/data_div_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.411    system_i/divider_0/inst/data_div_reg1_carry_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.525 r  system_i/divider_0/inst/data_div_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.534    system_i/divider_0/inst/data_div_reg1_carry__0_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.648 r  system_i/divider_0/inst/data_div_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.648    system_i/divider_0/inst/data_div_reg1_carry__1_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.762 r  system_i/divider_0/inst/data_div_reg1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.762    system_i/divider_0/inst/data_div_reg1_carry__2_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.033 r  system_i/divider_0/inst/data_div_reg_reg[15]_i_2/CO[0]
                         net (fo=22, routed)          0.530     9.563    system_i/divider_0/inst/data_div_reg10_in[15]
    SLICE_X25Y24         LUT2 (Prop_lut2_I1_O)        0.373     9.936 r  system_i/divider_0/inst/i__i_20__1/O
                         net (fo=1, routed)           0.331    10.267    system_i/divider_0/inst/i__i_20__1_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.787 r  system_i/divider_0/inst/i__i_15/CO[3]
                         net (fo=1, routed)           0.000    10.787    system_i/divider_0/inst/i__i_15_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.904 r  system_i/divider_0/inst/i__i_10__0/CO[3]
                         net (fo=1, routed)           0.009    10.913    system_i/divider_0/inst/i__i_10__0_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.030 r  system_i/divider_0/inst/i__i_10__0__0/CO[3]
                         net (fo=1, routed)           0.000    11.030    system_i/divider_0/inst/i__i_10__0__0_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.147 r  system_i/divider_0/inst/i__i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.147    system_i/divider_0/inst/i__i_2__2_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.304 r  system_i/divider_0/inst/i__i_1/CO[1]
                         net (fo=22, routed)          0.860    12.164    system_i/divider_0/inst/data_div_reg10_in[14]
    SLICE_X23Y23         LUT5 (Prop_lut5_I1_O)        0.332    12.496 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___9/O
                         net (fo=1, routed)           0.000    12.496    system_i/divider_0/inst/data_div_reg2_inferred__0/i___9_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.046 r  system_i/divider_0/inst/i__i_15__0/CO[3]
                         net (fo=1, routed)           0.000    13.046    system_i/divider_0/inst/i__i_15__0_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.160 r  system_i/divider_0/inst/i__i_10__1/CO[3]
                         net (fo=1, routed)           0.009    13.169    system_i/divider_0/inst/i__i_10__1_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.283 r  system_i/divider_0/inst/i__i_5/CO[3]
                         net (fo=1, routed)           0.000    13.283    system_i/divider_0/inst/i__i_5_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.397 r  system_i/divider_0/inst/i__i_3/CO[3]
                         net (fo=1, routed)           0.000    13.397    system_i/divider_0/inst/i__i_3_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.554 r  system_i/divider_0/inst/i__i_1__0/CO[1]
                         net (fo=22, routed)          0.939    14.493    system_i/divider_0/inst/data_div_reg10_in[13]
    SLICE_X21Y24         LUT5 (Prop_lut5_I1_O)        0.329    14.822 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___8/O
                         net (fo=1, routed)           0.000    14.822    system_i/divider_0/inst/data_div_reg2_inferred__0/i___8_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.372 r  system_i/divider_0/inst/i__i_20/CO[3]
                         net (fo=1, routed)           0.009    15.381    system_i/divider_0/inst/i__i_20_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.495 r  system_i/divider_0/inst/i__i_10__2/CO[3]
                         net (fo=1, routed)           0.000    15.495    system_i/divider_0/inst/i__i_10__2_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.609 r  system_i/divider_0/inst/i__i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.609    system_i/divider_0/inst/i__i_5__0_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.723 r  system_i/divider_0/inst/i__i_2__3/CO[3]
                         net (fo=1, routed)           0.000    15.723    system_i/divider_0/inst/i__i_2__3_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.880 r  system_i/divider_0/inst/i__i_1__1/CO[1]
                         net (fo=22, routed)          0.847    16.728    system_i/divider_0/inst/data_div_reg10_in[12]
    SLICE_X18Y26         LUT5 (Prop_lut5_I1_O)        0.329    17.057 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___7/O
                         net (fo=1, routed)           0.000    17.057    system_i/divider_0/inst/data_div_reg2_inferred__0/i___7_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.607 r  system_i/divider_0/inst/i__i_15__1/CO[3]
                         net (fo=1, routed)           0.000    17.607    system_i/divider_0/inst/i__i_15__1_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.721 r  system_i/divider_0/inst/i__i_15__2/CO[3]
                         net (fo=1, routed)           0.000    17.721    system_i/divider_0/inst/i__i_15__2_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.835 r  system_i/divider_0/inst/i__i_5__1/CO[3]
                         net (fo=1, routed)           0.000    17.835    system_i/divider_0/inst/i__i_5__1_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.949 r  system_i/divider_0/inst/i__i_2__4/CO[3]
                         net (fo=1, routed)           0.000    17.949    system_i/divider_0/inst/i__i_2__4_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.106 r  system_i/divider_0/inst/i__i_1__2/CO[1]
                         net (fo=22, routed)          0.708    18.813    system_i/divider_0/inst/data_div_reg10_in[11]
    SLICE_X17Y27         LUT5 (Prop_lut5_I1_O)        0.329    19.142 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___6/O
                         net (fo=1, routed)           0.000    19.142    system_i/divider_0/inst/data_div_reg2_inferred__0/i___6_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.692 r  system_i/divider_0/inst/i__i_15__3/CO[3]
                         net (fo=1, routed)           0.000    19.692    system_i/divider_0/inst/i__i_15__3_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.806 r  system_i/divider_0/inst/i__i_10__3/CO[3]
                         net (fo=1, routed)           0.000    19.806    system_i/divider_0/inst/i__i_10__3_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.920 r  system_i/divider_0/inst/i__i_10__4/CO[3]
                         net (fo=1, routed)           0.000    19.920    system_i/divider_0/inst/i__i_10__4_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.034 r  system_i/divider_0/inst/i__i_2__5/CO[3]
                         net (fo=1, routed)           0.000    20.034    system_i/divider_0/inst/i__i_2__5_n_0
    SLICE_X17Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.191 r  system_i/divider_0/inst/i__i_1__3/CO[1]
                         net (fo=22, routed)          0.861    21.052    system_i/divider_0/inst/data_div_reg10_in[10]
    SLICE_X16Y28         LUT5 (Prop_lut5_I1_O)        0.329    21.381 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___5/O
                         net (fo=1, routed)           0.000    21.381    system_i/divider_0/inst/data_div_reg2_inferred__0/i___5_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.914 r  system_i/divider_0/inst/i__i_15__4/CO[3]
                         net (fo=1, routed)           0.000    21.914    system_i/divider_0/inst/i__i_15__4_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.031 r  system_i/divider_0/inst/i__i_10__5/CO[3]
                         net (fo=1, routed)           0.000    22.031    system_i/divider_0/inst/i__i_10__5_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.148 r  system_i/divider_0/inst/i__i_5__2/CO[3]
                         net (fo=1, routed)           0.000    22.148    system_i/divider_0/inst/i__i_5__2_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.265 r  system_i/divider_0/inst/i__i_3__0/CO[3]
                         net (fo=1, routed)           0.000    22.265    system_i/divider_0/inst/i__i_3__0_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.422 r  system_i/divider_0/inst/i__i_1__4/CO[1]
                         net (fo=22, routed)          0.839    23.261    system_i/divider_0/inst/data_div_reg10_in[9]
    SLICE_X20Y28         LUT5 (Prop_lut5_I1_O)        0.332    23.593 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___4/O
                         net (fo=1, routed)           0.000    23.593    system_i/divider_0/inst/data_div_reg2_inferred__0/i___4_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.126 r  system_i/divider_0/inst/i__i_48/CO[3]
                         net (fo=1, routed)           0.000    24.126    system_i/divider_0/inst/i__i_48_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.243 r  system_i/divider_0/inst/i__i_10__6/CO[3]
                         net (fo=1, routed)           0.000    24.243    system_i/divider_0/inst/i__i_10__6_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.360 r  system_i/divider_0/inst/i__i_5__3/CO[3]
                         net (fo=1, routed)           0.000    24.360    system_i/divider_0/inst/i__i_5__3_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.477 r  system_i/divider_0/inst/i__i_2__6/CO[3]
                         net (fo=1, routed)           0.000    24.477    system_i/divider_0/inst/i__i_2__6_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.634 r  system_i/divider_0/inst/i__i_1__5/CO[1]
                         net (fo=22, routed)          0.964    25.598    system_i/divider_0/inst/data_div_reg10_in[8]
    SLICE_X22Y29         LUT5 (Prop_lut5_I1_O)        0.332    25.930 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___3/O
                         net (fo=1, routed)           0.000    25.930    system_i/divider_0/inst/data_div_reg2_inferred__0/i___3_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.480 r  system_i/divider_0/inst/i__i_43/CO[3]
                         net (fo=1, routed)           0.000    26.480    system_i/divider_0/inst/i__i_43_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.594 r  system_i/divider_0/inst/i__i_33/CO[3]
                         net (fo=1, routed)           0.000    26.594    system_i/divider_0/inst/i__i_33_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.708 r  system_i/divider_0/inst/i__i_5__4/CO[3]
                         net (fo=1, routed)           0.000    26.708    system_i/divider_0/inst/i__i_5__4_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.822 r  system_i/divider_0/inst/i__i_2__7/CO[3]
                         net (fo=1, routed)           0.000    26.822    system_i/divider_0/inst/i__i_2__7_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.979 r  system_i/divider_0/inst/i__i_1__6/CO[1]
                         net (fo=22, routed)          0.803    27.782    system_i/divider_0/inst/data_div_reg10_in[7]
    SLICE_X23Y29         LUT5 (Prop_lut5_I1_O)        0.329    28.111 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___2/O
                         net (fo=1, routed)           0.000    28.111    system_i/divider_0/inst/data_div_reg2_inferred__0/i___2_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.661 r  system_i/divider_0/inst/i__i_38/CO[3]
                         net (fo=1, routed)           0.000    28.661    system_i/divider_0/inst/i__i_38_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.775 r  system_i/divider_0/inst/i__i_28/CO[3]
                         net (fo=1, routed)           0.000    28.775    system_i/divider_0/inst/i__i_28_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.889 r  system_i/divider_0/inst/i__i_18/CO[3]
                         net (fo=1, routed)           0.000    28.889    system_i/divider_0/inst/i__i_18_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.003 r  system_i/divider_0/inst/i__i_2__8/CO[3]
                         net (fo=1, routed)           0.000    29.003    system_i/divider_0/inst/i__i_2__8_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.160 r  system_i/divider_0/inst/i__i_1__7/CO[1]
                         net (fo=22, routed)          0.770    29.930    system_i/divider_0/inst/data_div_reg10_in[6]
    SLICE_X19Y32         LUT5 (Prop_lut5_I1_O)        0.329    30.259 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___1/O
                         net (fo=1, routed)           0.000    30.259    system_i/divider_0/inst/data_div_reg2_inferred__0/i___1_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.809 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.809    system_i/divider_0/inst/data_div_reg1__956_carry_i_35_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.923 r  system_i/divider_0/inst/i__i_23/CO[3]
                         net (fo=1, routed)           0.000    30.923    system_i/divider_0/inst/i__i_23_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.037 r  system_i/divider_0/inst/i__i_13/CO[3]
                         net (fo=1, routed)           0.000    31.037    system_i/divider_0/inst/i__i_13_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.151 r  system_i/divider_0/inst/i__i_4/CO[3]
                         net (fo=1, routed)           0.000    31.151    system_i/divider_0/inst/i__i_4_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.308 r  system_i/divider_0/inst/i__i_1__8/CO[1]
                         net (fo=22, routed)          0.687    31.995    system_i/divider_0/inst/data_div_reg10_in[5]
    SLICE_X17Y33         LUT5 (Prop_lut5_I1_O)        0.329    32.324 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___0/O
                         net (fo=1, routed)           0.000    32.324    system_i/divider_0/inst/data_div_reg2_inferred__0/i___0_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.874 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.874    system_i/divider_0/inst/data_div_reg1__956_carry_i_31_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.988 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.988    system_i/divider_0/inst/data_div_reg1__956_carry_i_26_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.102 r  system_i/divider_0/inst/i__i_12/CO[3]
                         net (fo=1, routed)           0.000    33.102    system_i/divider_0/inst/i__i_12_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.216 r  system_i/divider_0/inst/i__i_3__1/CO[3]
                         net (fo=1, routed)           0.000    33.216    system_i/divider_0/inst/i__i_3__1_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.373 r  system_i/divider_0/inst/i__i_1__9/CO[1]
                         net (fo=22, routed)          0.823    34.196    system_i/divider_0/inst/data_div_reg10_in[4]
    SLICE_X18Y34         LUT5 (Prop_lut5_I1_O)        0.329    34.525 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i_/O
                         net (fo=1, routed)           0.000    34.525    system_i/divider_0/inst/data_div_reg2_inferred__0/i__n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.075 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.075    system_i/divider_0/inst/data_div_reg1__956_carry_i_21_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.189 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.189    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.303 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    35.303    system_i/divider_0/inst/data_div_reg1__956_carry_i_16_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.417 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.417    system_i/divider_0/inst/data_div_reg_reg[3]_i_3_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.574 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_2/CO[1]
                         net (fo=22, routed)          0.925    36.499    system_i/divider_0/inst/data_div_reg10_in[3]
    SLICE_X20Y34         LUT3 (Prop_lut3_I0_O)        0.329    36.828 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_25/O
                         net (fo=1, routed)           0.000    36.828    system_i/divider_0/inst/data_div_reg1__956_carry_i_25_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.361 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.361    system_i/divider_0/inst/data_div_reg1__956_carry_i_11_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.478 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.478    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.595 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.595    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.712 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    37.712    system_i/divider_0/inst/data_div_reg1__956_carry_i_8_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.869 r  system_i/divider_0/inst/data_div_reg_reg[2]_i_2/CO[1]
                         net (fo=22, routed)          0.825    38.694    system_i/divider_0/inst/data_div_reg10_in[2]
    SLICE_X21Y34         LUT2 (Prop_lut2_I1_O)        0.332    39.026 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_15/O
                         net (fo=1, routed)           0.000    39.026    system_i/divider_0/inst/data_div_reg1__956_carry_i_15_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.576 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.576    system_i/divider_0/inst/data_div_reg1__956_carry_i_2_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.690 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.690    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.804 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.804    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.918 r  system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.918    system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.075 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_1/CO[1]
                         net (fo=22, routed)          0.821    40.896    system_i/divider_0/inst/data_div_reg10_in[1]
    SLICE_X22Y35         LUT2 (Prop_lut2_I1_O)        0.329    41.225 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_7/O
                         net (fo=1, routed)           0.000    41.225    system_i/divider_0/inst/data_div_reg1__956_carry_i_7_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.757 r  system_i/divider_0/inst/data_div_reg1__956_carry/CO[3]
                         net (fo=1, routed)           0.000    41.757    system_i/divider_0/inst/data_div_reg1__956_carry_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.871 r  system_i/divider_0/inst/data_div_reg1__956_carry__0/CO[3]
                         net (fo=1, routed)           0.000    41.871    system_i/divider_0/inst/data_div_reg1__956_carry__0_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.985 r  system_i/divider_0/inst/data_div_reg1__956_carry__1/CO[3]
                         net (fo=1, routed)           0.000    41.985    system_i/divider_0/inst/data_div_reg1__956_carry__1_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.099 r  system_i/divider_0/inst/data_div_reg1__956_carry__2/CO[3]
                         net (fo=1, routed)           0.000    42.099    system_i/divider_0/inst/data_div_reg1__956_carry__2_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.370 f  system_i/divider_0/inst/data_div_reg1__956_carry__3/CO[0]
                         net (fo=2, routed)           0.315    42.684    system_i/divider_0/inst/data_div_reg10_in[0]
    SLICE_X23Y40         LUT1 (Prop_lut1_I0_O)        0.373    43.057 r  system_i/divider_0/inst/data_div_reg[4]_i_3/O
                         net (fo=1, routed)           0.195    43.252    system_i/divider_0/inst/data_div_reg[4]_i_3_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    43.832 r  system_i/divider_0/inst/data_div_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.832    system_i/divider_0/inst/data_div_reg_reg[4]_i_2_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    44.071 r  system_i/divider_0/inst/data_div_reg_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.296    44.367    system_i/divider_0/inst/data_div_reg1[7]
    SLICE_X23Y41         LUT6 (Prop_lut6_I3_O)        0.302    44.669 r  system_i/divider_0/inst/data_div_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    44.669    system_i/divider_0/inst/p_0_in[7]
    SLICE_X23Y41         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        1.494    12.406    system_i/divider_0/inst/clk
    SLICE_X23Y41         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[7]/C
                         clock pessimism              0.364    12.770    
                         clock uncertainty           -0.035    12.735    
    SLICE_X23Y41         FDRE (Setup_fdre_C_D)        0.031    12.766    system_i/divider_0/inst/data_div_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         12.766    
                         arrival time                         -44.669    
  -------------------------------------------------------------------
                         slack                                -31.903    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.998%)  route 0.240ns (63.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        0.566     1.621    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X11Y46         FDRE                                         r  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDRE (Prop_fdre_C_Q)         0.141     1.762 r  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/Q
                         net (fo=8, routed)           0.240     2.002    system_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_araddr[2]
    SLICE_X12Y50         FDRE                                         r  system_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        0.834     1.980    system_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X12Y50         FDRE                                         r  system_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                         clock pessimism             -0.090     1.890    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.063     1.953    system_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
                            (rising edge-triggered cell PS7 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.236%)  route 0.218ns (60.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        0.584     1.639    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.780 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.218     1.999    system_i/processing_system7_0/inst/M_AXI_GP0_BID[2]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        0.893     2.039    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.090     1.948    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[2])
                                                      0.000     1.948    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_5/U0/ip2bus_data_i_D1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.719%)  route 0.233ns (62.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        0.551     1.606    system_i/axi_gpio_5/U0/s_axi_aclk
    SLICE_X18Y23         FDRE                                         r  system_i/axi_gpio_5/U0/ip2bus_data_i_D1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y23         FDRE (Prop_fdre_C_Q)         0.141     1.747 r  system_i/axi_gpio_5/U0/ip2bus_data_i_D1_reg[24]/Q
                         net (fo=1, routed)           0.233     1.980    system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[7]
    SLICE_X22Y24         FDRE                                         r  system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        0.812     1.958    system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X22Y24         FDRE                                         r  system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                         clock pessimism             -0.095     1.863    
    SLICE_X22Y24         FDRE (Hold_fdre_C_D)         0.066     1.929    system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_5/U0/ip2bus_data_i_D1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.291%)  route 0.237ns (62.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        0.553     1.608    system_i/axi_gpio_5/U0/s_axi_aclk
    SLICE_X18Y22         FDRE                                         r  system_i/axi_gpio_5/U0/ip2bus_data_i_D1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y22         FDRE (Prop_fdre_C_Q)         0.141     1.749 r  system_i/axi_gpio_5/U0/ip2bus_data_i_D1_reg[26]/Q
                         net (fo=1, routed)           0.237     1.986    system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[5]
    SLICE_X25Y23         FDRE                                         r  system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        0.813     1.959    system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X25Y23         FDRE                                         r  system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
                         clock pessimism             -0.095     1.864    
    SLICE_X25Y23         FDRE (Hold_fdre_C_D)         0.066     1.930    system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 system_i/PI_ctrl_0/inst/deriv_store_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PI_ctrl_0/inst/deriv_mult_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.348ns (75.476%)  route 0.113ns (24.524%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        0.564     1.619    system_i/PI_ctrl_0/inst/clk
    SLICE_X35Y49         FDRE                                         r  system_i/PI_ctrl_0/inst/deriv_store_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.760 r  system_i/PI_ctrl_0/inst/deriv_store_reg[7]/Q
                         net (fo=1, routed)           0.112     1.873    system_i/PI_ctrl_0/inst/deriv_store[7]
    SLICE_X34Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.918 r  system_i/PI_ctrl_0/inst/deriv_mult1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.918    system_i/PI_ctrl_0/inst/deriv_mult1_carry__0_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.027 r  system_i/PI_ctrl_0/inst/deriv_mult1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.027    system_i/PI_ctrl_0/inst/deriv_mult1_carry__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.080 r  system_i/PI_ctrl_0/inst/deriv_mult1_carry__1/O[0]
                         net (fo=1, routed)           0.000     2.080    system_i/PI_ctrl_0/inst/deriv_mult1[8]
    SLICE_X34Y50         FDRE                                         r  system_i/PI_ctrl_0/inst/deriv_mult_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        0.832     1.978    system_i/PI_ctrl_0/inst/clk
    SLICE_X34Y50         FDRE                                         r  system_i/PI_ctrl_0/inst/deriv_mult_reg[16]/C
                         clock pessimism             -0.090     1.888    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     2.022    system_i/PI_ctrl_0/inst/deriv_mult_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_18/U0/ip2bus_data_i_D1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_18/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.325%)  route 0.233ns (58.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        0.561     1.616    system_i/axi_gpio_18/U0/s_axi_aclk
    SLICE_X20Y48         FDRE                                         r  system_i/axi_gpio_18/U0/ip2bus_data_i_D1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.164     1.780 r  system_i/axi_gpio_18/U0/ip2bus_data_i_D1_reg[29]/Q
                         net (fo=1, routed)           0.233     2.013    system_i/axi_gpio_18/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[2]
    SLICE_X18Y51         FDRE                                         r  system_i/axi_gpio_18/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        0.831     1.977    system_i/axi_gpio_18/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X18Y51         FDRE                                         r  system_i/axi_gpio_18/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                         clock pessimism             -0.090     1.887    
    SLICE_X18Y51         FDRE (Hold_fdre_C_D)         0.066     1.953    system_i/axi_gpio_18/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.915%)  route 0.241ns (63.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        0.566     1.621    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X11Y46         FDRE                                         r  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDRE (Prop_fdre_C_Q)         0.141     1.762 r  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/Q
                         net (fo=8, routed)           0.241     2.003    system_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_araddr[1]
    SLICE_X12Y50         FDRE                                         r  system_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        0.834     1.980    system_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X12Y50         FDRE                                         r  system_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                         clock pessimism             -0.090     1.890    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.052     1.942    system_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_5/U0/ip2bus_data_i_D1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.225%)  route 0.248ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        0.551     1.606    system_i/axi_gpio_5/U0/s_axi_aclk
    SLICE_X18Y23         FDRE                                         r  system_i/axi_gpio_5/U0/ip2bus_data_i_D1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y23         FDRE (Prop_fdre_C_Q)         0.141     1.747 r  system_i/axi_gpio_5/U0/ip2bus_data_i_D1_reg[30]/Q
                         net (fo=1, routed)           0.248     1.995    system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[1]
    SLICE_X25Y23         FDRE                                         r  system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        0.813     1.959    system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X25Y23         FDRE                                         r  system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                         clock pessimism             -0.095     1.864    
    SLICE_X25Y23         FDRE (Hold_fdre_C_D)         0.070     1.934    system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_20/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_20/U0/gpio_core_1/gpio_xferAck_Reg_reg/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.669%)  route 0.197ns (58.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        0.557     1.612    system_i/axi_gpio_20/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X22Y57         FDRE                                         r  system_i/axi_gpio_20/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y57         FDRE (Prop_fdre_C_Q)         0.141     1.753 r  system_i/axi_gpio_20/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=63, routed)          0.197     1.951    system_i/axi_gpio_20/U0/gpio_core_1/SR[0]
    SLICE_X20Y57         FDRE                                         r  system_i/axi_gpio_20/U0/gpio_core_1/gpio_xferAck_Reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        0.828     1.974    system_i/axi_gpio_20/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y57         FDRE                                         r  system_i/axi_gpio_20/U0/gpio_core_1/gpio_xferAck_Reg_reg/C
                         clock pessimism             -0.095     1.879    
    SLICE_X20Y57         FDRE (Hold_fdre_C_R)         0.009     1.888    system_i/axi_gpio_20/U0/gpio_core_1/gpio_xferAck_Reg_reg
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_20/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_20/U0/gpio_core_1/iGPIO_xferAck_reg/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.669%)  route 0.197ns (58.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        0.557     1.612    system_i/axi_gpio_20/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X22Y57         FDRE                                         r  system_i/axi_gpio_20/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y57         FDRE (Prop_fdre_C_Q)         0.141     1.753 r  system_i/axi_gpio_20/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=63, routed)          0.197     1.951    system_i/axi_gpio_20/U0/gpio_core_1/SR[0]
    SLICE_X20Y57         FDRE                                         r  system_i/axi_gpio_20/U0/gpio_core_1/iGPIO_xferAck_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        0.828     1.974    system_i/axi_gpio_20/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y57         FDRE                                         r  system_i/axi_gpio_20/U0/gpio_core_1/iGPIO_xferAck_reg/C
                         clock pessimism             -0.095     1.879    
    SLICE_X20Y57         FDRE (Hold_fdre_C_R)         0.009     1.888    system_i/axi_gpio_20/U0/gpio_core_1/iGPIO_xferAck_reg
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/I
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y35   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y39   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y30   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y32   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y14   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y13   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y36   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y29   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y34   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[4]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y41    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y41    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y41    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y41    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y41    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y41    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y41    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y41    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y41    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y41    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y41    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y41    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/ADC/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/ADC/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/ADC/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/ADC/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 1.750 3.750 }
Period(ns):         4.000
Sources:            { system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y1    system_i/ADC/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y83     system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/C
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y84     system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2    system_i/ADC/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  adc_clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.335ns  (logic 0.124ns (3.718%)  route 3.211ns (96.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.773     2.773    system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X37Y24         LUT1 (Prop_lut1_I0_O)        0.124     2.897 r  system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.438     3.335    system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X40Y23         FDRE                                         r  system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        1.561     4.473    system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y23         FDRE                                         r  system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.476ns  (logic 0.045ns (3.048%)  route 1.431ns (96.952%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.272     1.272    system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X37Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.317 r  system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.159     1.476    system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X40Y23         FDRE                                         r  system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        0.846     1.992    system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y23         FDRE                                         r  system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_n_i[0]
                            (input port)
  Destination:            daisy_n_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.054ns  (logic 2.875ns (56.894%)  route 2.178ns (43.106%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  daisy_n_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[0]
    P14                  IBUFDS (Prop_ibufds_IB_O)    0.972     0.972 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           2.178     3.151    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    U12                  INV (Prop_inv_I_O)           0.002     3.153 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     3.153    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I_B
    U12                  OBUFDS (Prop_obufds_I_O)     1.901     5.054 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/N/O
                         net (fo=0)                   0.000     5.054    daisy_n_o[0]
    U12                                                               r  daisy_n_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[0]
                            (input port)
  Destination:            daisy_p_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.044ns  (logic 2.867ns (56.834%)  route 2.177ns (43.166%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 f  daisy_n_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[0]
    P14                  IBUFDS (Prop_ibufds_IB_O)    0.972     0.972 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           2.177     3.150    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    T12                  OBUFDS (Prop_obufds_I_O)     1.895     5.044 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/P/O
                         net (fo=0)                   0.000     5.044    daisy_p_o[0]
    T12                                                               r  daisy_p_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.965ns  (logic 2.861ns (57.623%)  route 2.104ns (42.377%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 f  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.947     0.947 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.104     3.051    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     1.914     4.965 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     4.965    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.961ns  (logic 2.856ns (57.570%)  route 2.105ns (42.430%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.947     0.947 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.105     3.052    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     3.054 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     3.054    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     1.907     4.961 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     4.961    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.594ns  (logic 1.134ns (71.142%)  route 0.460ns (28.858%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.366     0.366 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.826    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     0.828 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.828    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     0.766     1.594 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.594    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.598ns  (logic 1.139ns (71.272%)  route 0.459ns (28.728%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 f  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.366     0.366 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.459     0.825    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     0.773     1.598 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.598    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[0]
                            (input port)
  Destination:            daisy_p_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.603ns  (logic 1.143ns (71.279%)  route 0.460ns (28.721%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  daisy_p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[0]
    P14                  IBUFDS (Prop_ibufds_I_O)     0.389     0.389 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.849    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    T12                  OBUFDS (Prop_obufds_I_O)     0.754     1.603 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.603    daisy_p_o[0]
    T12                                                               r  daisy_p_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[0]
                            (input port)
  Destination:            daisy_n_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.612ns  (logic 1.151ns (71.382%)  route 0.461ns (28.618%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 f  daisy_p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[0]
    P14                  IBUFDS (Prop_ibufds_I_O)     0.389     0.389 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           0.461     0.850    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    U12                  INV (Prop_inv_I_O)           0.002     0.852 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.852    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I_B
    U12                  OBUFDS (Prop_obufds_I_O)     0.760     1.612 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.612    daisy_n_o[0]
    U12                                                               r  daisy_n_o[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  adc_clk
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/LED_Contoller_0/inst/LED_output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.834ns  (logic 4.577ns (58.432%)  route 3.256ns (41.568%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        1.743     4.904    system_i/LED_Contoller_0/inst/clk
    SLICE_X42Y55         FDRE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.478     5.382 r  system_i/LED_Contoller_0/inst/LED_output_reg[5]/Q
                         net (fo=2, routed)           3.256     8.638    led_o_OBUF[5]
    G14                  OBUF (Prop_obuf_I_O)         4.099    12.738 r  led_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.738    led_o[5]
    G14                                                               r  led_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.730ns  (logic 3.729ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        1.759     8.921    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y86         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y86         ODDR (Prop_oddr_C_Q)         0.472     9.393 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.394    dac_dat_o_OBUF[0]
    M19                  OBUF (Prop_obuf_I_O)         3.257    12.650 r  dac_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.650    dac_dat_o[0]
    M19                                                               r  dac_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.720ns  (logic 3.719ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        1.759     8.921    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y85         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y85         ODDR (Prop_oddr_C_Q)         0.472     9.393 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.394    dac_dat_o_OBUF[1]
    M20                  OBUF (Prop_obuf_I_O)         3.247    12.641 r  dac_dat_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.641    dac_dat_o[1]
    M20                                                               r  dac_dat_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.695ns  (logic 3.694ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        1.755     8.917    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y81         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y81         ODDR (Prop_oddr_C_Q)         0.472     9.389 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.390    dac_dat_o_OBUF[3]
    L20                  OBUF (Prop_obuf_I_O)         3.222    12.611 r  dac_dat_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.611    dac_dat_o[3]
    L20                                                               r  dac_dat_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.693ns  (logic 3.692ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        1.755     8.917    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y82         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y82         ODDR (Prop_oddr_C_Q)         0.472     9.389 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.390    dac_dat_o_OBUF[2]
    L19                  OBUF (Prop_obuf_I_O)         3.220    12.610 r  dac_dat_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.610    dac_dat_o[2]
    L19                                                               r  dac_dat_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[5].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.675ns  (logic 3.674ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        1.751     8.913    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y79         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[5].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y79         ODDR (Prop_oddr_C_Q)         0.472     9.385 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[5].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.386    dac_dat_o_OBUF[5]
    J19                  OBUF (Prop_obuf_I_O)         3.202    12.587 r  dac_dat_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.587    dac_dat_o[5]
    J19                                                               r  dac_dat_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.661ns  (logic 3.660ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        1.763     8.925    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y92         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.398    dac_dat_o_OBUF[13]
    D19                  OBUF (Prop_obuf_I_O)         3.188    12.585 r  dac_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.585    dac_dat_o[13]
    D19                                                               r  dac_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_rst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_rst_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.661ns  (logic 3.660ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        1.763     8.925    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y58         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/ODDR_rst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_rst/Q
                         net (fo=1, routed)           0.001     9.398    dac_rst_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.188    12.585 r  dac_rst_o_OBUF_inst/O
                         net (fo=0)                   0.000    12.585    dac_rst_o
    N15                                                               r  dac_rst_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.672ns  (logic 3.671ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        1.751     8.913    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y80         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y80         ODDR (Prop_oddr_C_Q)         0.472     9.385 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.386    dac_dat_o_OBUF[4]
    K19                  OBUF (Prop_obuf_I_O)         3.199    12.584 r  dac_dat_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.584    dac_dat_o[4]
    K19                                                               r  dac_dat_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.659ns  (logic 3.658ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        1.763     8.925    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y91         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.398    dac_dat_o_OBUF[12]
    D20                  OBUF (Prop_obuf_I_O)         3.186    12.583 r  dac_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.583    dac_dat_o[12]
    D20                                                               r  dac_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.515ns  (logic 1.514ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        0.578     1.633    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y65         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y65         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[7]
    H20                  OBUF (Prop_obuf_I_O)         1.337     3.148 r  dac_dat_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.148    dac_dat_o[7]
    H20                                                               r  dac_dat_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.520ns  (logic 1.519ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        0.574     1.629    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y69         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y69         ODDR (Prop_oddr_C_Q)         0.177     1.806 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.807    dac_dat_o_OBUF[11]
    F20                  OBUF (Prop_obuf_I_O)         1.342     3.149 r  dac_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.149    dac_dat_o[11]
    F20                                                               r  dac_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.520ns  (logic 1.519ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        0.574     1.629    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y70         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y70         ODDR (Prop_oddr_C_Q)         0.177     1.806 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.807    dac_dat_o_OBUF[10]
    F19                  OBUF (Prop_obuf_I_O)         1.342     3.149 r  dac_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.149    dac_dat_o[10]
    F19                                                               r  dac_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.517ns  (logic 1.516ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        0.578     1.633    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y66         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y66         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[6]
    J20                  OBUF (Prop_obuf_I_O)         1.339     3.150 r  dac_dat_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.150    dac_dat_o[6]
    J20                                                               r  dac_dat_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.518ns  (logic 1.517ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        0.578     1.633    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y63         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y63         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[9]
    G20                  OBUF (Prop_obuf_I_O)         1.340     3.151 r  dac_dat_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.151    dac_dat_o[9]
    G20                                                               r  dac_dat_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.521ns  (logic 1.520ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        0.578     1.633    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y64         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y64         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         1.343     3.154 r  dac_dat_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.154    dac_dat_o[8]
    G19                                                               r  dac_dat_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_sel/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_sel_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.527ns  (logic 1.526ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        0.580     1.635    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y57         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/ODDR_sel/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_sel/Q
                         net (fo=1, routed)           0.001     1.813    dac_sel_o_OBUF
    N16                  OBUF (Prop_obuf_I_O)         1.349     3.162 r  dac_sel_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.162    dac_sel_o
    N16                                                               r  dac_sel_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.528ns  (logic 1.527ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        0.580     1.635    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y91         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.813    dac_dat_o_OBUF[12]
    D20                  OBUF (Prop_obuf_I_O)         1.350     3.163 r  dac_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.163    dac_dat_o[12]
    D20                                                               r  dac_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_rst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_rst_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.529ns  (logic 1.528ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        0.580     1.635    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y58         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/ODDR_rst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_rst/Q
                         net (fo=1, routed)           0.001     1.813    dac_rst_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.351     3.165 r  dac_rst_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.165    dac_rst_o
    N15                                                               r  dac_rst_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.530ns  (logic 1.529ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        0.580     1.635    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y92         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.813    dac_dat_o_OBUF[13]
    D19                  OBUF (Prop_obuf_I_O)         1.352     3.165 r  dac_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.165    dac_dat_o[13]
    D19                                                               r  dac_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@1.750ns fall@3.750ns period=4.000ns})
  Destination:            dac_wrt_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.725ns  (logic 3.724ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 fall edge)
                                                      3.750     3.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     3.750 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        1.677     5.427    system_i/ADC/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     1.889 f  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.649    system_i/ADC/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.750 f  system_i/ADC/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.758     5.508    system_i/axis_red_pitaya_dac_0/inst/ddr_clk
    OLOGIC_X0Y84         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         ODDR (Prop_oddr_C_Q)         0.472     5.980 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/Q
                         net (fo=1, routed)           0.001     5.981    dac_wrt_o_OBUF
    M17                  OBUF (Prop_obuf_I_O)         3.252     9.233 r  dac_wrt_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.233    dac_wrt_o
    M17                                                               r  dac_wrt_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@1.750ns fall@3.750ns period=4.000ns})
  Destination:            dac_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.718ns  (logic 3.717ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 fall edge)
                                                      3.750     3.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     3.750 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        1.677     5.427    system_i/ADC/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     1.889 f  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.649    system_i/ADC/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.750 f  system_i/ADC/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.758     5.508    system_i/axis_red_pitaya_dac_0/inst/ddr_clk
    OLOGIC_X0Y83         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.472     5.980 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/Q
                         net (fo=1, routed)           0.001     5.981    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.245     9.227 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.227    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@1.750ns fall@3.750ns period=4.000ns})
  Destination:            dac_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.587ns  (logic 1.586ns (99.937%)  route 0.001ns (0.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      1.750     1.750 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     1.750 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        0.546     2.296    system_i/ADC/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053     1.242 r  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.724    system_i/ADC/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.750 r  system_i/ADC/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.578     2.328    system_i/axis_red_pitaya_dac_0/inst/ddr_clk
    OLOGIC_X0Y83         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.177     2.505 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/Q
                         net (fo=1, routed)           0.001     2.506    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         1.409     3.914 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.914    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@1.750ns fall@3.750ns period=4.000ns})
  Destination:            dac_wrt_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.593ns  (logic 1.592ns (99.937%)  route 0.001ns (0.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      1.750     1.750 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     1.750 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        0.546     2.296    system_i/ADC/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053     1.242 r  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.724    system_i/ADC/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.750 r  system_i/ADC/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.578     2.328    system_i/axis_red_pitaya_dac_0/inst/ddr_clk
    OLOGIC_X0Y84         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         ODDR (Prop_oddr_C_Q)         0.177     2.505 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/Q
                         net (fo=1, routed)           0.001     2.506    dac_wrt_o_OBUF
    M17                  OBUF (Prop_obuf_I_O)         1.415     3.921 r  dac_wrt_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.921    dac_wrt_o
    M17                                                               r  dac_wrt_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.000 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        1.677     5.677    system_i/ADC/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     2.139 f  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     3.899    system_i/ADC/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.000 f  system_i/ADC/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.677     5.677    system_i/ADC/clk_wiz_0/inst/clkfbout_buf_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        0.546     0.546    system_i/ADC/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.508 r  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.026    system_i/ADC/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/ADC/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.546    system_i/ADC/clk_wiz_0/inst/clkfbout_buf_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  rx_clk
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.963ns  (logic 2.859ns (57.606%)  route 2.104ns (42.394%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     2.000     2.000 f  
    N18                                               0.000     2.000 f  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     2.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     2.945 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.104     5.049    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     1.914     6.963 f  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     6.963    daisy_p_o[1]
    U14                                                               f  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.959ns  (logic 2.854ns (57.553%)  route 2.105ns (42.447%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     2.000     2.000 f  
    N18                                               0.000     2.000 f  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     2.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     2.945 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.105     5.050    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     5.052 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     5.052    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     1.907     6.959 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     6.959    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.592ns  (logic 1.132ns (71.105%)  route 0.460ns (28.895%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.824    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     0.826 f  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.826    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     0.766     1.592 f  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.592    daisy_n_o[1]
    U15                                                               f  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.596ns  (logic 1.137ns (71.236%)  route 0.459ns (28.764%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.459     0.823    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     0.773     1.596 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.596    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  adc_clk

Max Delay           173 Endpoints
Min Delay           173 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 exp_p_tri_io[1]
                            (input port)
  Destination:            system_i/PI_ctrl_0/inst/int_final_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.043ns  (logic 3.589ns (27.519%)  route 9.453ns (72.481%))
  Logic Levels:           12  (CARRY4=5 IBUF=1 LUT2=1 LUT3=2 LUT6=3)
  Clock Path Skew:        4.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  exp_p_tri_io[1] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[1]
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  exp_p_tri_io_IBUF[1]_inst/O
                         net (fo=2, routed)           1.956     3.413    system_i/util_vector_logic_1/Op2[0]
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.124     3.537 r  system_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=51, routed)          2.287     5.824    system_i/PI_ctrl_0/inst/int_hold
    SLICE_X32Y66         LUT3 (Prop_lut3_I1_O)        0.124     5.948 r  system_i/PI_ctrl_0/inst/int_final[7]_i_3/O
                         net (fo=8, routed)           0.718     6.667    system_i/PI_ctrl_0/inst/int_final[7]_i_3_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I0_O)        0.124     6.791 r  system_i/PI_ctrl_0/inst/i__carry_i_15/O
                         net (fo=4, routed)           1.085     7.875    system_i/PI_ctrl_0/inst/i__carry_i_15_n_0
    SLICE_X37Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.999 r  system_i/PI_ctrl_0/inst/i__carry_i_4/O
                         net (fo=1, routed)           0.513     8.513    system_i/PI_ctrl_0/inst/i__carry_i_4_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.039 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.039    system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.153 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.153    system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__0_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.267 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.267    system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__1_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.381 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.381    system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__2_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.652 f  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__3/CO[0]
                         net (fo=40, routed)          1.922    11.574    system_i/PI_ctrl_0/inst/int_final10_in
    SLICE_X42Y58         LUT3 (Prop_lut3_I0_O)        0.373    11.947 r  system_i/PI_ctrl_0/inst/int_final[3]_i_4/O
                         net (fo=1, routed)           0.972    12.919    system_i/PI_ctrl_0/inst/int_final[3]_i_4_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I4_O)        0.124    13.043 r  system_i/PI_ctrl_0/inst/int_final[3]_i_1/O
                         net (fo=1, routed)           0.000    13.043    system_i/PI_ctrl_0/inst/int_final[3]_i_1_n_0
    SLICE_X38Y57         FDRE                                         r  system_i/PI_ctrl_0/inst/int_final_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        1.564     4.476    system_i/PI_ctrl_0/inst/clk
    SLICE_X38Y57         FDRE                                         r  system_i/PI_ctrl_0/inst/int_final_reg[3]/C

Slack:                    inf
  Source:                 exp_p_tri_io[1]
                            (input port)
  Destination:            system_i/PI_ctrl_0/inst/int_final_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.959ns  (logic 3.825ns (29.517%)  route 9.134ns (70.483%))
  Logic Levels:           12  (CARRY4=5 IBUF=1 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        4.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  exp_p_tri_io[1] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[1]
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  exp_p_tri_io_IBUF[1]_inst/O
                         net (fo=2, routed)           1.956     3.413    system_i/util_vector_logic_1/Op2[0]
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.124     3.537 r  system_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=51, routed)          2.287     5.824    system_i/PI_ctrl_0/inst/int_hold
    SLICE_X32Y66         LUT3 (Prop_lut3_I1_O)        0.124     5.948 r  system_i/PI_ctrl_0/inst/int_final[7]_i_3/O
                         net (fo=8, routed)           0.718     6.667    system_i/PI_ctrl_0/inst/int_final[7]_i_3_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I0_O)        0.124     6.791 r  system_i/PI_ctrl_0/inst/i__carry_i_15/O
                         net (fo=4, routed)           1.085     7.875    system_i/PI_ctrl_0/inst/i__carry_i_15_n_0
    SLICE_X37Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.999 r  system_i/PI_ctrl_0/inst/i__carry_i_4/O
                         net (fo=1, routed)           0.513     8.513    system_i/PI_ctrl_0/inst/i__carry_i_4_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.039 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.039    system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.153 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.153    system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__0_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.267 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.267    system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__1_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.381 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.381    system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__2_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.652 f  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__3/CO[0]
                         net (fo=40, routed)          1.549    11.201    system_i/PI_ctrl_0/inst/int_final10_in
    SLICE_X38Y57         LUT2 (Prop_lut2_I0_O)        0.402    11.603 r  system_i/PI_ctrl_0/inst/int_final[7]_i_2/O
                         net (fo=7, routed)           1.025    12.628    system_i/PI_ctrl_0/inst/int_final[7]_i_2_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I0_O)        0.331    12.959 r  system_i/PI_ctrl_0/inst/int_final[2]_i_1/O
                         net (fo=1, routed)           0.000    12.959    system_i/PI_ctrl_0/inst/int_final[2]_i_1_n_0
    SLICE_X38Y57         FDRE                                         r  system_i/PI_ctrl_0/inst/int_final_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        1.564     4.476    system_i/PI_ctrl_0/inst/clk
    SLICE_X38Y57         FDRE                                         r  system_i/PI_ctrl_0/inst/int_final_reg[2]/C

Slack:                    inf
  Source:                 exp_p_tri_io[1]
                            (input port)
  Destination:            system_i/PI_ctrl_0/inst/int_final_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.810ns  (logic 3.825ns (29.861%)  route 8.985ns (70.139%))
  Logic Levels:           12  (CARRY4=5 IBUF=1 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        4.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  exp_p_tri_io[1] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[1]
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  exp_p_tri_io_IBUF[1]_inst/O
                         net (fo=2, routed)           1.956     3.413    system_i/util_vector_logic_1/Op2[0]
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.124     3.537 r  system_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=51, routed)          2.287     5.824    system_i/PI_ctrl_0/inst/int_hold
    SLICE_X32Y66         LUT3 (Prop_lut3_I1_O)        0.124     5.948 r  system_i/PI_ctrl_0/inst/int_final[7]_i_3/O
                         net (fo=8, routed)           0.718     6.667    system_i/PI_ctrl_0/inst/int_final[7]_i_3_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I0_O)        0.124     6.791 r  system_i/PI_ctrl_0/inst/i__carry_i_15/O
                         net (fo=4, routed)           1.085     7.875    system_i/PI_ctrl_0/inst/i__carry_i_15_n_0
    SLICE_X37Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.999 r  system_i/PI_ctrl_0/inst/i__carry_i_4/O
                         net (fo=1, routed)           0.513     8.513    system_i/PI_ctrl_0/inst/i__carry_i_4_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.039 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.039    system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.153 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.153    system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__0_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.267 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.267    system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__1_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.381 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.381    system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__2_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.652 f  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__3/CO[0]
                         net (fo=40, routed)          1.549    11.201    system_i/PI_ctrl_0/inst/int_final10_in
    SLICE_X38Y57         LUT2 (Prop_lut2_I0_O)        0.402    11.603 r  system_i/PI_ctrl_0/inst/int_final[7]_i_2/O
                         net (fo=7, routed)           0.876    12.479    system_i/PI_ctrl_0/inst/int_final[7]_i_2_n_0
    SLICE_X36Y57         LUT6 (Prop_lut6_I0_O)        0.331    12.810 r  system_i/PI_ctrl_0/inst/int_final[6]_i_1/O
                         net (fo=1, routed)           0.000    12.810    system_i/PI_ctrl_0/inst/int_final[6]_i_1_n_0
    SLICE_X36Y57         FDRE                                         r  system_i/PI_ctrl_0/inst/int_final_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        1.564     4.476    system_i/PI_ctrl_0/inst/clk
    SLICE_X36Y57         FDRE                                         r  system_i/PI_ctrl_0/inst/int_final_reg[6]/C

Slack:                    inf
  Source:                 exp_p_tri_io[1]
                            (input port)
  Destination:            system_i/PI_ctrl_0/inst/int_final_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.807ns  (logic 3.825ns (29.867%)  route 8.982ns (70.133%))
  Logic Levels:           12  (CARRY4=5 IBUF=1 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        4.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  exp_p_tri_io[1] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[1]
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  exp_p_tri_io_IBUF[1]_inst/O
                         net (fo=2, routed)           1.956     3.413    system_i/util_vector_logic_1/Op2[0]
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.124     3.537 r  system_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=51, routed)          2.287     5.824    system_i/PI_ctrl_0/inst/int_hold
    SLICE_X32Y66         LUT3 (Prop_lut3_I1_O)        0.124     5.948 r  system_i/PI_ctrl_0/inst/int_final[7]_i_3/O
                         net (fo=8, routed)           0.718     6.667    system_i/PI_ctrl_0/inst/int_final[7]_i_3_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I0_O)        0.124     6.791 r  system_i/PI_ctrl_0/inst/i__carry_i_15/O
                         net (fo=4, routed)           1.085     7.875    system_i/PI_ctrl_0/inst/i__carry_i_15_n_0
    SLICE_X37Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.999 r  system_i/PI_ctrl_0/inst/i__carry_i_4/O
                         net (fo=1, routed)           0.513     8.513    system_i/PI_ctrl_0/inst/i__carry_i_4_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.039 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.039    system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.153 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.153    system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__0_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.267 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.267    system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__1_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.381 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.381    system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__2_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.652 f  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__3/CO[0]
                         net (fo=40, routed)          1.549    11.201    system_i/PI_ctrl_0/inst/int_final10_in
    SLICE_X38Y57         LUT2 (Prop_lut2_I0_O)        0.402    11.603 r  system_i/PI_ctrl_0/inst/int_final[7]_i_2/O
                         net (fo=7, routed)           0.873    12.476    system_i/PI_ctrl_0/inst/int_final[7]_i_2_n_0
    SLICE_X36Y57         LUT6 (Prop_lut6_I0_O)        0.331    12.807 r  system_i/PI_ctrl_0/inst/int_final[1]_i_1/O
                         net (fo=1, routed)           0.000    12.807    system_i/PI_ctrl_0/inst/int_final[1]_i_1_n_0
    SLICE_X36Y57         FDRE                                         r  system_i/PI_ctrl_0/inst/int_final_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        1.564     4.476    system_i/PI_ctrl_0/inst/clk
    SLICE_X36Y57         FDRE                                         r  system_i/PI_ctrl_0/inst/int_final_reg[1]/C

Slack:                    inf
  Source:                 exp_p_tri_io[1]
                            (input port)
  Destination:            system_i/PI_ctrl_0/inst/int_final_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.588ns  (logic 3.589ns (28.513%)  route 8.999ns (71.487%))
  Logic Levels:           12  (CARRY4=5 IBUF=1 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        4.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.477ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  exp_p_tri_io[1] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[1]
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  exp_p_tri_io_IBUF[1]_inst/O
                         net (fo=2, routed)           1.956     3.413    system_i/util_vector_logic_1/Op2[0]
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.124     3.537 r  system_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=51, routed)          2.287     5.824    system_i/PI_ctrl_0/inst/int_hold
    SLICE_X32Y66         LUT3 (Prop_lut3_I1_O)        0.124     5.948 r  system_i/PI_ctrl_0/inst/int_final[7]_i_3/O
                         net (fo=8, routed)           0.718     6.667    system_i/PI_ctrl_0/inst/int_final[7]_i_3_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I0_O)        0.124     6.791 r  system_i/PI_ctrl_0/inst/i__carry_i_15/O
                         net (fo=4, routed)           1.085     7.875    system_i/PI_ctrl_0/inst/i__carry_i_15_n_0
    SLICE_X37Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.999 r  system_i/PI_ctrl_0/inst/i__carry_i_4/O
                         net (fo=1, routed)           0.513     8.513    system_i/PI_ctrl_0/inst/i__carry_i_4_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.039 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.039    system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.153 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.153    system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__0_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.267 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.267    system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__1_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.381 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.381    system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__2_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.652 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__3/CO[0]
                         net (fo=40, routed)          1.759    11.411    system_i/PI_ctrl_0/inst/int_final10_in
    SLICE_X38Y56         LUT2 (Prop_lut2_I0_O)        0.373    11.784 r  system_i/PI_ctrl_0/inst/int_final[5]_i_5/O
                         net (fo=1, routed)           0.680    12.464    system_i/PI_ctrl_0/inst/int_final[5]_i_5_n_0
    SLICE_X38Y56         LUT6 (Prop_lut6_I5_O)        0.124    12.588 r  system_i/PI_ctrl_0/inst/int_final[5]_i_1/O
                         net (fo=1, routed)           0.000    12.588    system_i/PI_ctrl_0/inst/int_final[5]_i_1_n_0
    SLICE_X38Y56         FDRE                                         r  system_i/PI_ctrl_0/inst/int_final_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        1.565     4.477    system_i/PI_ctrl_0/inst/clk
    SLICE_X38Y56         FDRE                                         r  system_i/PI_ctrl_0/inst/int_final_reg[5]/C

Slack:                    inf
  Source:                 exp_p_tri_io[1]
                            (input port)
  Destination:            system_i/PI_ctrl_0/inst/int_final_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.584ns  (logic 3.825ns (30.397%)  route 8.759ns (69.603%))
  Logic Levels:           12  (CARRY4=5 IBUF=1 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        4.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  exp_p_tri_io[1] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[1]
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  exp_p_tri_io_IBUF[1]_inst/O
                         net (fo=2, routed)           1.956     3.413    system_i/util_vector_logic_1/Op2[0]
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.124     3.537 r  system_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=51, routed)          2.287     5.824    system_i/PI_ctrl_0/inst/int_hold
    SLICE_X32Y66         LUT3 (Prop_lut3_I1_O)        0.124     5.948 r  system_i/PI_ctrl_0/inst/int_final[7]_i_3/O
                         net (fo=8, routed)           0.718     6.667    system_i/PI_ctrl_0/inst/int_final[7]_i_3_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I0_O)        0.124     6.791 r  system_i/PI_ctrl_0/inst/i__carry_i_15/O
                         net (fo=4, routed)           1.085     7.875    system_i/PI_ctrl_0/inst/i__carry_i_15_n_0
    SLICE_X37Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.999 r  system_i/PI_ctrl_0/inst/i__carry_i_4/O
                         net (fo=1, routed)           0.513     8.513    system_i/PI_ctrl_0/inst/i__carry_i_4_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.039 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.039    system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.153 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.153    system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__0_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.267 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.267    system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__1_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.381 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.381    system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__2_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.652 f  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__3/CO[0]
                         net (fo=40, routed)          1.549    11.201    system_i/PI_ctrl_0/inst/int_final10_in
    SLICE_X38Y57         LUT2 (Prop_lut2_I0_O)        0.402    11.603 r  system_i/PI_ctrl_0/inst/int_final[7]_i_2/O
                         net (fo=7, routed)           0.650    12.253    system_i/PI_ctrl_0/inst/int_final[7]_i_2_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.331    12.584 r  system_i/PI_ctrl_0/inst/int_final[7]_i_1/O
                         net (fo=1, routed)           0.000    12.584    system_i/PI_ctrl_0/inst/int_final[7]_i_1_n_0
    SLICE_X37Y57         FDRE                                         r  system_i/PI_ctrl_0/inst/int_final_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        1.564     4.476    system_i/PI_ctrl_0/inst/clk
    SLICE_X37Y57         FDRE                                         r  system_i/PI_ctrl_0/inst/int_final_reg[7]/C

Slack:                    inf
  Source:                 exp_p_tri_io[1]
                            (input port)
  Destination:            system_i/PI_ctrl_0/inst/int_final_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.407ns  (logic 3.825ns (30.830%)  route 8.582ns (69.170%))
  Logic Levels:           12  (CARRY4=5 IBUF=1 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        4.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.477ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  exp_p_tri_io[1] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[1]
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  exp_p_tri_io_IBUF[1]_inst/O
                         net (fo=2, routed)           1.956     3.413    system_i/util_vector_logic_1/Op2[0]
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.124     3.537 r  system_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=51, routed)          2.287     5.824    system_i/PI_ctrl_0/inst/int_hold
    SLICE_X32Y66         LUT3 (Prop_lut3_I1_O)        0.124     5.948 r  system_i/PI_ctrl_0/inst/int_final[7]_i_3/O
                         net (fo=8, routed)           0.718     6.667    system_i/PI_ctrl_0/inst/int_final[7]_i_3_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I0_O)        0.124     6.791 r  system_i/PI_ctrl_0/inst/i__carry_i_15/O
                         net (fo=4, routed)           1.085     7.875    system_i/PI_ctrl_0/inst/i__carry_i_15_n_0
    SLICE_X37Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.999 r  system_i/PI_ctrl_0/inst/i__carry_i_4/O
                         net (fo=1, routed)           0.513     8.513    system_i/PI_ctrl_0/inst/i__carry_i_4_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.039 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.039    system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.153 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.153    system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__0_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.267 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.267    system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__1_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.381 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.381    system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__2_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.652 f  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__3/CO[0]
                         net (fo=40, routed)          1.549    11.201    system_i/PI_ctrl_0/inst/int_final10_in
    SLICE_X38Y57         LUT2 (Prop_lut2_I0_O)        0.402    11.603 r  system_i/PI_ctrl_0/inst/int_final[7]_i_2/O
                         net (fo=7, routed)           0.473    12.076    system_i/PI_ctrl_0/inst/int_final[7]_i_2_n_0
    SLICE_X37Y56         LUT6 (Prop_lut6_I0_O)        0.331    12.407 r  system_i/PI_ctrl_0/inst/int_final[4]_i_1/O
                         net (fo=1, routed)           0.000    12.407    system_i/PI_ctrl_0/inst/int_final[4]_i_1_n_0
    SLICE_X37Y56         FDRE                                         r  system_i/PI_ctrl_0/inst/int_final_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        1.565     4.477    system_i/PI_ctrl_0/inst/clk
    SLICE_X37Y56         FDRE                                         r  system_i/PI_ctrl_0/inst/int_final_reg[4]/C

Slack:                    inf
  Source:                 exp_p_tri_io[1]
                            (input port)
  Destination:            system_i/PI_ctrl_0/inst/int_final_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.443ns  (logic 3.465ns (30.283%)  route 7.977ns (69.717%))
  Logic Levels:           11  (CARRY4=5 IBUF=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        4.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.477ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  exp_p_tri_io[1] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[1]
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  exp_p_tri_io_IBUF[1]_inst/O
                         net (fo=2, routed)           1.956     3.413    system_i/util_vector_logic_1/Op2[0]
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.124     3.537 r  system_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=51, routed)          2.287     5.824    system_i/PI_ctrl_0/inst/int_hold
    SLICE_X32Y66         LUT3 (Prop_lut3_I1_O)        0.124     5.948 r  system_i/PI_ctrl_0/inst/int_final[7]_i_3/O
                         net (fo=8, routed)           0.718     6.667    system_i/PI_ctrl_0/inst/int_final[7]_i_3_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I0_O)        0.124     6.791 r  system_i/PI_ctrl_0/inst/i__carry_i_15/O
                         net (fo=4, routed)           1.085     7.875    system_i/PI_ctrl_0/inst/i__carry_i_15_n_0
    SLICE_X37Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.999 r  system_i/PI_ctrl_0/inst/i__carry_i_4/O
                         net (fo=1, routed)           0.513     8.513    system_i/PI_ctrl_0/inst/i__carry_i_4_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.039 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.039    system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.153 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.153    system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__0_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.267 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.267    system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__1_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.381 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.381    system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__2_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.652 r  system_i/PI_ctrl_0/inst/int_final1_inferred__1/i__carry__3/CO[0]
                         net (fo=40, routed)          1.418    11.070    system_i/PI_ctrl_0/inst/int_final10_in
    SLICE_X41Y58         LUT6 (Prop_lut6_I5_O)        0.373    11.443 r  system_i/PI_ctrl_0/inst/int_final[8]_i_1/O
                         net (fo=1, routed)           0.000    11.443    system_i/PI_ctrl_0/inst/int_final[8]_i_1_n_0
    SLICE_X41Y58         FDRE                                         r  system_i/PI_ctrl_0/inst/int_final_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        1.565     4.477    system_i/PI_ctrl_0/inst/clk
    SLICE_X41Y58         FDRE                                         r  system_i/PI_ctrl_0/inst/int_final_reg[8]/C

Slack:                    inf
  Source:                 exp_p_tri_io[1]
                            (input port)
  Destination:            system_i/PI_ctrl_0/inst/int_final_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.341ns  (logic 3.475ns (30.644%)  route 7.865ns (69.356%))
  Logic Levels:           11  (CARRY4=5 IBUF=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        4.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.475ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  exp_p_tri_io[1] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[1]
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  exp_p_tri_io_IBUF[1]_inst/O
                         net (fo=2, routed)           1.956     3.413    system_i/util_vector_logic_1/Op2[0]
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.124     3.537 f  system_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=51, routed)          2.287     5.824    system_i/PI_ctrl_0/inst/int_hold
    SLICE_X32Y66         LUT3 (Prop_lut3_I1_O)        0.124     5.948 f  system_i/PI_ctrl_0/inst/int_final[7]_i_3/O
                         net (fo=8, routed)           0.718     6.667    system_i/PI_ctrl_0/inst/int_final[7]_i_3_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I0_O)        0.124     6.791 f  system_i/PI_ctrl_0/inst/i__carry_i_15/O
                         net (fo=4, routed)           1.018     7.808    system_i/PI_ctrl_0/inst/i__carry_i_15_n_0
    SLICE_X37Y58         LUT6 (Prop_lut6_I4_O)        0.124     7.932 r  system_i/PI_ctrl_0/inst/i__carry_i_4__0/O
                         net (fo=1, routed)           0.465     8.397    system_i/PI_ctrl_0/inst/i__carry_i_4__0_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.947 r  system_i/PI_ctrl_0/inst/int_final1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.947    system_i/PI_ctrl_0/inst/int_final1_inferred__0/i__carry_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.064 r  system_i/PI_ctrl_0/inst/int_final1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.064    system_i/PI_ctrl_0/inst/int_final1_inferred__0/i__carry__0_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.181 r  system_i/PI_ctrl_0/inst/int_final1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.181    system_i/PI_ctrl_0/inst/int_final1_inferred__0/i__carry__1_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.298 r  system_i/PI_ctrl_0/inst/int_final1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.298    system_i/PI_ctrl_0/inst/int_final1_inferred__0/i__carry__2_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.552 r  system_i/PI_ctrl_0/inst/int_final1_inferred__0/i__carry__3/CO[0]
                         net (fo=33, routed)          1.421    10.974    system_i/PI_ctrl_0/inst/int_final1_inferred__0/i__carry__3_n_3
    SLICE_X36Y59         LUT6 (Prop_lut6_I0_O)        0.367    11.341 r  system_i/PI_ctrl_0/inst/int_final[12]_i_1/O
                         net (fo=1, routed)           0.000    11.341    system_i/PI_ctrl_0/inst/int_final[12]_i_1_n_0
    SLICE_X36Y59         FDRE                                         r  system_i/PI_ctrl_0/inst/int_final_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        1.563     4.475    system_i/PI_ctrl_0/inst/clk
    SLICE_X36Y59         FDRE                                         r  system_i/PI_ctrl_0/inst/int_final_reg[12]/C

Slack:                    inf
  Source:                 exp_p_tri_io[1]
                            (input port)
  Destination:            system_i/PI_ctrl_0/inst/int_final_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.325ns  (logic 3.475ns (30.687%)  route 7.850ns (69.313%))
  Logic Levels:           11  (CARRY4=5 IBUF=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        4.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  exp_p_tri_io[1] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[1]
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  exp_p_tri_io_IBUF[1]_inst/O
                         net (fo=2, routed)           1.956     3.413    system_i/util_vector_logic_1/Op2[0]
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.124     3.537 f  system_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=51, routed)          2.287     5.824    system_i/PI_ctrl_0/inst/int_hold
    SLICE_X32Y66         LUT3 (Prop_lut3_I1_O)        0.124     5.948 f  system_i/PI_ctrl_0/inst/int_final[7]_i_3/O
                         net (fo=8, routed)           0.718     6.667    system_i/PI_ctrl_0/inst/int_final[7]_i_3_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I0_O)        0.124     6.791 f  system_i/PI_ctrl_0/inst/i__carry_i_15/O
                         net (fo=4, routed)           1.018     7.808    system_i/PI_ctrl_0/inst/i__carry_i_15_n_0
    SLICE_X37Y58         LUT6 (Prop_lut6_I4_O)        0.124     7.932 r  system_i/PI_ctrl_0/inst/i__carry_i_4__0/O
                         net (fo=1, routed)           0.465     8.397    system_i/PI_ctrl_0/inst/i__carry_i_4__0_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.947 r  system_i/PI_ctrl_0/inst/int_final1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.947    system_i/PI_ctrl_0/inst/int_final1_inferred__0/i__carry_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.064 r  system_i/PI_ctrl_0/inst/int_final1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.064    system_i/PI_ctrl_0/inst/int_final1_inferred__0/i__carry__0_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.181 r  system_i/PI_ctrl_0/inst/int_final1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.181    system_i/PI_ctrl_0/inst/int_final1_inferred__0/i__carry__1_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.298 r  system_i/PI_ctrl_0/inst/int_final1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.298    system_i/PI_ctrl_0/inst/int_final1_inferred__0/i__carry__2_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.552 r  system_i/PI_ctrl_0/inst/int_final1_inferred__0/i__carry__3/CO[0]
                         net (fo=33, routed)          1.406    10.958    system_i/PI_ctrl_0/inst/int_final1_inferred__0/i__carry__3_n_3
    SLICE_X37Y58         LUT6 (Prop_lut6_I0_O)        0.367    11.325 r  system_i/PI_ctrl_0/inst/int_final[0]_i_1/O
                         net (fo=1, routed)           0.000    11.325    system_i/PI_ctrl_0/inst/int_final[0]_i_1_n_0
    SLICE_X37Y58         FDRE                                         r  system_i/PI_ctrl_0/inst/int_final_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        1.564     4.476    system_i/PI_ctrl_0/inst/clk
    SLICE_X37Y58         FDRE                                         r  system_i/PI_ctrl_0/inst/int_final_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 exp_p_tri_io[1]
                            (input port)
  Destination:            system_i/Voltage_Holder_1/inst/voltage_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.990ns  (logic 0.270ns (27.291%)  route 0.720ns (72.709%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  exp_p_tri_io[1] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[1]
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 f  exp_p_tri_io_IBUF[1]_inst/O
                         net (fo=2, routed)           0.575     0.800    system_i/Voltage_Holder_1/inst/hold
    SLICE_X38Y65         LUT1 (Prop_lut1_I0_O)        0.045     0.845 r  system_i/Voltage_Holder_1/inst/voltage_tvalid_i_1/O
                         net (fo=15, routed)          0.146     0.990    system_i/Voltage_Holder_1/inst/p_0_in
    SLICE_X38Y65         FDRE                                         r  system_i/Voltage_Holder_1/inst/voltage_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        0.852     1.998    system_i/Voltage_Holder_1/inst/clk
    SLICE_X38Y65         FDRE                                         r  system_i/Voltage_Holder_1/inst/voltage_reg[0]/C

Slack:                    inf
  Source:                 exp_p_tri_io[1]
                            (input port)
  Destination:            system_i/Voltage_Holder_1/inst/voltage_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.990ns  (logic 0.270ns (27.291%)  route 0.720ns (72.709%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  exp_p_tri_io[1] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[1]
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 f  exp_p_tri_io_IBUF[1]_inst/O
                         net (fo=2, routed)           0.575     0.800    system_i/Voltage_Holder_1/inst/hold
    SLICE_X38Y65         LUT1 (Prop_lut1_I0_O)        0.045     0.845 r  system_i/Voltage_Holder_1/inst/voltage_tvalid_i_1/O
                         net (fo=15, routed)          0.146     0.990    system_i/Voltage_Holder_1/inst/p_0_in
    SLICE_X38Y65         FDRE                                         r  system_i/Voltage_Holder_1/inst/voltage_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        0.852     1.998    system_i/Voltage_Holder_1/inst/clk
    SLICE_X38Y65         FDRE                                         r  system_i/Voltage_Holder_1/inst/voltage_reg[10]/C

Slack:                    inf
  Source:                 exp_p_tri_io[1]
                            (input port)
  Destination:            system_i/Voltage_Holder_1/inst/voltage_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.051ns  (logic 0.270ns (25.725%)  route 0.780ns (74.275%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  exp_p_tri_io[1] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[1]
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 f  exp_p_tri_io_IBUF[1]_inst/O
                         net (fo=2, routed)           0.575     0.800    system_i/Voltage_Holder_1/inst/hold
    SLICE_X38Y65         LUT1 (Prop_lut1_I0_O)        0.045     0.845 r  system_i/Voltage_Holder_1/inst/voltage_tvalid_i_1/O
                         net (fo=15, routed)          0.206     1.051    system_i/Voltage_Holder_1/inst/p_0_in
    SLICE_X39Y65         FDRE                                         r  system_i/Voltage_Holder_1/inst/voltage_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        0.852     1.998    system_i/Voltage_Holder_1/inst/clk
    SLICE_X39Y65         FDRE                                         r  system_i/Voltage_Holder_1/inst/voltage_reg[12]/C

Slack:                    inf
  Source:                 exp_p_tri_io[1]
                            (input port)
  Destination:            system_i/Voltage_Holder_1/inst/voltage_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.051ns  (logic 0.270ns (25.725%)  route 0.780ns (74.275%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  exp_p_tri_io[1] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[1]
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 f  exp_p_tri_io_IBUF[1]_inst/O
                         net (fo=2, routed)           0.575     0.800    system_i/Voltage_Holder_1/inst/hold
    SLICE_X38Y65         LUT1 (Prop_lut1_I0_O)        0.045     0.845 r  system_i/Voltage_Holder_1/inst/voltage_tvalid_i_1/O
                         net (fo=15, routed)          0.206     1.051    system_i/Voltage_Holder_1/inst/p_0_in
    SLICE_X39Y65         FDRE                                         r  system_i/Voltage_Holder_1/inst/voltage_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        0.852     1.998    system_i/Voltage_Holder_1/inst/clk
    SLICE_X39Y65         FDRE                                         r  system_i/Voltage_Holder_1/inst/voltage_reg[3]/C

Slack:                    inf
  Source:                 exp_p_tri_io[1]
                            (input port)
  Destination:            system_i/Voltage_Holder_1/inst/voltage_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.051ns  (logic 0.270ns (25.725%)  route 0.780ns (74.275%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  exp_p_tri_io[1] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[1]
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 f  exp_p_tri_io_IBUF[1]_inst/O
                         net (fo=2, routed)           0.575     0.800    system_i/Voltage_Holder_1/inst/hold
    SLICE_X38Y65         LUT1 (Prop_lut1_I0_O)        0.045     0.845 r  system_i/Voltage_Holder_1/inst/voltage_tvalid_i_1/O
                         net (fo=15, routed)          0.206     1.051    system_i/Voltage_Holder_1/inst/p_0_in
    SLICE_X39Y65         FDRE                                         r  system_i/Voltage_Holder_1/inst/voltage_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        0.852     1.998    system_i/Voltage_Holder_1/inst/clk
    SLICE_X39Y65         FDRE                                         r  system_i/Voltage_Holder_1/inst/voltage_reg[4]/C

Slack:                    inf
  Source:                 exp_p_tri_io[1]
                            (input port)
  Destination:            system_i/Voltage_Holder_1/inst/voltage_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.051ns  (logic 0.270ns (25.725%)  route 0.780ns (74.275%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  exp_p_tri_io[1] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[1]
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 f  exp_p_tri_io_IBUF[1]_inst/O
                         net (fo=2, routed)           0.575     0.800    system_i/Voltage_Holder_1/inst/hold
    SLICE_X38Y65         LUT1 (Prop_lut1_I0_O)        0.045     0.845 r  system_i/Voltage_Holder_1/inst/voltage_tvalid_i_1/O
                         net (fo=15, routed)          0.206     1.051    system_i/Voltage_Holder_1/inst/p_0_in
    SLICE_X39Y65         FDRE                                         r  system_i/Voltage_Holder_1/inst/voltage_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        0.852     1.998    system_i/Voltage_Holder_1/inst/clk
    SLICE_X39Y65         FDRE                                         r  system_i/Voltage_Holder_1/inst/voltage_reg[5]/C

Slack:                    inf
  Source:                 exp_p_tri_io[1]
                            (input port)
  Destination:            system_i/Voltage_Holder_1/inst/voltage_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.063ns  (logic 0.270ns (25.425%)  route 0.793ns (74.575%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  exp_p_tri_io[1] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[1]
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 f  exp_p_tri_io_IBUF[1]_inst/O
                         net (fo=2, routed)           0.575     0.800    system_i/Voltage_Holder_1/inst/hold
    SLICE_X38Y65         LUT1 (Prop_lut1_I0_O)        0.045     0.845 r  system_i/Voltage_Holder_1/inst/voltage_tvalid_i_1/O
                         net (fo=15, routed)          0.218     1.063    system_i/Voltage_Holder_1/inst/p_0_in
    SLICE_X38Y64         FDRE                                         r  system_i/Voltage_Holder_1/inst/voltage_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        0.853     1.999    system_i/Voltage_Holder_1/inst/clk
    SLICE_X38Y64         FDRE                                         r  system_i/Voltage_Holder_1/inst/voltage_reg[11]/C

Slack:                    inf
  Source:                 exp_p_tri_io[1]
                            (input port)
  Destination:            system_i/Voltage_Holder_1/inst/voltage_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.063ns  (logic 0.270ns (25.425%)  route 0.793ns (74.575%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  exp_p_tri_io[1] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[1]
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 f  exp_p_tri_io_IBUF[1]_inst/O
                         net (fo=2, routed)           0.575     0.800    system_i/Voltage_Holder_1/inst/hold
    SLICE_X38Y65         LUT1 (Prop_lut1_I0_O)        0.045     0.845 r  system_i/Voltage_Holder_1/inst/voltage_tvalid_i_1/O
                         net (fo=15, routed)          0.218     1.063    system_i/Voltage_Holder_1/inst/p_0_in
    SLICE_X38Y64         FDRE                                         r  system_i/Voltage_Holder_1/inst/voltage_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        0.853     1.999    system_i/Voltage_Holder_1/inst/clk
    SLICE_X38Y64         FDRE                                         r  system_i/Voltage_Holder_1/inst/voltage_reg[2]/C

Slack:                    inf
  Source:                 exp_p_tri_io[1]
                            (input port)
  Destination:            system_i/Voltage_Holder_1/inst/voltage_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.063ns  (logic 0.270ns (25.425%)  route 0.793ns (74.575%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  exp_p_tri_io[1] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[1]
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 f  exp_p_tri_io_IBUF[1]_inst/O
                         net (fo=2, routed)           0.575     0.800    system_i/Voltage_Holder_1/inst/hold
    SLICE_X38Y65         LUT1 (Prop_lut1_I0_O)        0.045     0.845 r  system_i/Voltage_Holder_1/inst/voltage_tvalid_i_1/O
                         net (fo=15, routed)          0.218     1.063    system_i/Voltage_Holder_1/inst/p_0_in
    SLICE_X38Y64         FDRE                                         r  system_i/Voltage_Holder_1/inst/voltage_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        0.853     1.999    system_i/Voltage_Holder_1/inst/clk
    SLICE_X38Y64         FDRE                                         r  system_i/Voltage_Holder_1/inst/voltage_reg[7]/C

Slack:                    inf
  Source:                 exp_p_tri_io[0]
                            (input port)
  Destination:            system_i/Selector_0/inst/led_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.086ns  (logic 0.283ns (26.091%)  route 0.802ns (73.909%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  exp_p_tri_io[0] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[0]
    G17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  exp_p_tri_io_IBUF[0]_inst/O
                         net (fo=23, routed)          0.802     1.042    system_i/Selector_0/inst/turn_off
    SLICE_X37Y50         LUT3 (Prop_lut3_I0_O)        0.044     1.086 r  system_i/Selector_0/inst/led[1]_i_1/O
                         net (fo=1, routed)           0.000     1.086    system_i/Selector_0/inst/led[1]_i_1_n_0
    SLICE_X37Y50         FDRE                                         r  system_i/Selector_0/inst/led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3960, routed)        0.859     2.005    system_i/Selector_0/inst/clk
    SLICE_X37Y50         FDRE                                         r  system_i/Selector_0/inst/led_reg[1]/C





