Memory system setup successful.				   <
========================================================   <
							   <
Printing all memory objects ... 			   <
							   <
[DL1Cache]						   <
device type = cache					   <
write policy = WT					   <
hit time = 2						   <
capacity = 8192						   <
block size = 64						   <
associativity = 1					   <
lower level = L2Cache					   <
							   <
[IL1Cache]						   <
device type = cache					   <
write policy = WT					   <
hit time = 2						   <
capacity = 8192						   <
block size = 64						   <
associativity = 1					   <
lower level = L2Cache					   <
							   <
[L2Cache]						   <
device type = cache					   <
write policy = WB					   <
hit time = 10						   <
capacity = 16384					   <
block size = 64						   <
associativity = 4					   <
lower level = Memory					   <
							   <
[Memory]						   <
device type = dram					   <
hit time = 100						   <
							   <
========================================================   <
[IF CYCLE: 1] LOAD: (Seq:        1)(Addr: 2147450880)(PC   <
IL1Cache->access(MemRead, addr: 2097312, latency: 2)	   <
L2Cache->access(MemRead, addr: 2097312, latency: 12)	   <
CYCLE: 1 -> 12						   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 13] ITYPE: (Seq:        2)(Addr: 4097)(PC: 20   <
IL1Cache->access(MemRead, addr: 2097316, latency: 2)	   <
L2Cache->access(MemRead, addr: 2097316, latency: 12)	   <
CYCLE: 13 -> 24						   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 25] ITYPE: (Seq:        3)(Addr: 4294950912)(   <
IL1Cache->access(MemRead, addr: 2097320, latency: 2)	   <
L2Cache->access(MemRead, addr: 2097320, latency: 12)	   <
CYCLE: 25 -> 36						   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 37] LOAD: (Seq:        1)(Addr: 2147450880)(   <
DL1Cache->access(MemRead, addr: 2147450880, latency: 2)	   <
L2Cache->access(MemRead, addr: 2147450880, latency: 12)	   <
CYCLE: 37 -> 48						   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=1			   <
(0, 0) tag=131070:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 48] ITYPE: (Seq:        4)(Addr: 4)(PC: 20973   <
IL1Cache->access(MemRead, addr: 2097324, latency: 2)	   <
L2Cache->access(MemRead, addr: 2097324, latency: 12)	   <
CYCLE: 48 -> 59						   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=0			   <
(0, 0) tag=131070:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 60] ITYPE: (Seq:        5)(Addr: 4)(PC: 20973   <
IL1Cache->access(MemRead, addr: 2097328, latency: 2)	   <
L2Cache->access(MemRead, addr: 2097328, latency: 12)	   <
CYCLE: 60 -> 71						   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=0			   <
(0, 0) tag=131070:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 72] ITYPE: (Seq:        6)(Addr: 2)(PC: 20973   <
IL1Cache->access(MemRead, addr: 2097332, latency: 2)	   <
L2Cache->access(MemRead, addr: 2097332, latency: 12)	   <
CYCLE: 72 -> 83						   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=0			   <
(0, 0) tag=131070:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 84] RTYPE: (Seq:        7)(Addr: 0)(PC: 20973   <
IL1Cache->access(MemRead, addr: 2097336, latency: 2)	   <
L2Cache->access(MemRead, addr: 2097336, latency: 12)	   <
CYCLE: 84 -> 95						   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=0			   <
(0, 0) tag=131070:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 96] RTYPE: (Seq:        8)(Addr: 0)(PC: 20973   <
IL1Cache->access(MemRead, addr: 2097340, latency: 2)	   <
L2Cache->access(MemRead, addr: 2097340, latency: 12)	   <
CYCLE: 96 -> 107					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=0			   <
(0, 0) tag=131070:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 108] STORE: (Seq:        9)(Addr: 268454020)(   <
IL1Cache->access(MemRead, addr: 2097344, latency: 2)	   <
L2Cache->access(MemRead, addr: 2097344, latency: 12)	   <
CYCLE: 108 -> 119					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=0			   <
(0, 0) tag=131070:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 120] ITYPE: (Seq:       10)(Addr: 4294967272)   <
IL1Cache->access(MemRead, addr: 2097348, latency: 2)	   <
L2Cache->access(MemRead, addr: 2097348, latency: 12)	   <
CYCLE: 120 -> 131					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=0			   <
(0, 0) tag=131070:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 132] RTYPE: (Seq:       11)(Addr: 0)(PC: 2097   <
IL1Cache->access(MemRead, addr: 2097352, latency: 2)	   <
L2Cache->access(MemRead, addr: 2097352, latency: 12)	   <
CYCLE: 132 -> 143					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=0			   <
(0, 0) tag=131070:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 144] STORE: (Seq:        9)(Addr: 268454020)   <
DL1Cache->access(MemWrite, addr: 268454020, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268454020, latency: 12)	   <
Memory->access(MemWrite, addr: 268454020, latency: 112)	   <
CYCLE: 144 -> 144					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=0			   <
(0, 0) tag=131070:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 144] RTYPE: (Seq:       12)(Addr: 0)(PC: 2097   <
IL1Cache->access(MemRead, addr: 2097356, latency: 2)	   <
L2Cache->access(MemRead, addr: 2097356, latency: 12)	   <
CYCLE: 144 -> 155					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=0			   <
(0, 0) tag=131070:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 156] RTYPE: (Seq:       13)(Addr: 0)(PC: 2097   <
IL1Cache->access(MemRead, addr: 2097360, latency: 2)	   <
L2Cache->access(MemRead, addr: 2097360, latency: 12)	   <
CYCLE: 156 -> 167					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=0			   <
(0, 0) tag=131070:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 168] JTYPE: (Seq:       14)(Addr: 2138128)(PC   <
IL1Cache->access(MemRead, addr: 2097364, latency: 2)	   <
L2Cache->access(MemRead, addr: 2097364, latency: 12)	   <
CYCLE: 168 -> 179					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=0			   <
(0, 0) tag=131070:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 180] ITYPE: (Seq:       15)(Addr: 4294967272)   <
IL1Cache->access(MemRead, addr: 2138128, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138128, latency: 12)	   <
CYCLE: 180 -> 191					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=1			   <
(0, 0) tag=131070:valid=1:dirty=0:age=1			   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 192] STORE: (Seq:       16)(Addr: 2147450848)   <
IL1Cache->access(MemRead, addr: 2138132, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138132, latency: 12)	   <
CYCLE: 192 -> 203					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=2			   <
(0, 0) tag=131070:valid=1:dirty=0:age=2			   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 204] JTYPE: (Seq:       17)(Addr: 2149744)(PC   <
IL1Cache->access(MemRead, addr: 2138136, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138136, latency: 12)	   <
CYCLE: 204 -> 215					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=3			   <
(0, 0) tag=131070:valid=1:dirty=0:age=3			   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 216] ITYPE: (Seq:       18)(Addr: 4294967272)   <
IL1Cache->access(MemRead, addr: 2149744, latency: 2)	   <
L2Cache->access(MemRead, addr: 2149744, latency: 12)	   <
CYCLE: 216 -> 227					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=4			   <
(0, 0) tag=131070:valid=1:dirty=0:age=4			   <
(0, 0) tag=130:valid=1:dirty=0:age=1			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 228] STORE: (Seq:       16)(Addr: 2147450848   <
DL1Cache->access(MemWrite, addr: 2147450848, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147450848, latency: 12)   <
Memory->access(MemWrite, addr: 2147450848, latency: 112)   <
CYCLE: 228 -> 228					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=4			   <
(0, 0) tag=131070:valid=1:dirty=0:age=4			   <
(0, 0) tag=130:valid=1:dirty=0:age=1			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 228] STORE: (Seq:       19)(Addr: 2147450824)   <
IL1Cache->access(MemRead, addr: 2149748, latency: 2)	   <
L2Cache->access(MemRead, addr: 2149748, latency: 12)	   <
CYCLE: 228 -> 239					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=5			   <
(0, 0) tag=131070:valid=1:dirty=0:age=5			   <
(0, 0) tag=130:valid=1:dirty=0:age=2			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 240] RTYPE: (Seq:       20)(Addr: 0)(PC: 2149   <
IL1Cache->access(MemRead, addr: 2149752, latency: 2)	   <
L2Cache->access(MemRead, addr: 2149752, latency: 12)	   <
CYCLE: 240 -> 251					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=6			   <
(0, 0) tag=131070:valid=1:dirty=0:age=6			   <
(0, 0) tag=130:valid=1:dirty=0:age=3			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 252] STORE: (Seq:       21)(Addr: 2147450828)   <
IL1Cache->access(MemRead, addr: 2149756, latency: 2)	   <
L2Cache->access(MemRead, addr: 2149756, latency: 12)	   <
CYCLE: 252 -> 263					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=7			   <
(0, 0) tag=131070:valid=1:dirty=0:age=7			   <
(0, 0) tag=130:valid=1:dirty=0:age=4			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 264] STORE: (Seq:       19)(Addr: 2147450824   <
DL1Cache->access(MemWrite, addr: 2147450824, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147450824, latency: 12)   <
Memory->access(MemWrite, addr: 2147450824, latency: 112)   <
CYCLE: 264 -> 264					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=7			   <
(0, 0) tag=131070:valid=1:dirty=0:age=7			   <
(0, 0) tag=130:valid=1:dirty=0:age=4			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 264] BRANCH: (Seq:       22)(Addr: 2149800)(P   <
IL1Cache->access(MemRead, addr: 2149760, latency: 2)	   <
L2Cache->access(MemRead, addr: 2149760, latency: 12)	   <
CYCLE: 264 -> 275					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=8			   <
(0, 0) tag=131070:valid=1:dirty=0:age=8			   <
(0, 0) tag=130:valid=1:dirty=0:age=5			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 276] LOAD: (Seq:       23)(Addr: 2147450887)(   <
IL1Cache->access(MemRead, addr: 2149764, latency: 2)	   <
L2Cache->access(MemRead, addr: 2149764, latency: 12)	   <
CYCLE: 276 -> 287					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=9			   <
(0, 0) tag=131070:valid=1:dirty=0:age=9			   <
(0, 0) tag=130:valid=1:dirty=0:age=6			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 288] STORE: (Seq:       21)(Addr: 2147450828   <
DL1Cache->access(MemWrite, addr: 2147450828, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147450828, latency: 12)   <
Memory->access(MemWrite, addr: 2147450828, latency: 112)   <
CYCLE: 288 -> 288					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=9			   <
(0, 0) tag=131070:valid=1:dirty=0:age=9			   <
(0, 0) tag=130:valid=1:dirty=0:age=6			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 288] BRANCH: (Seq:       24)(Addr: 2149800)(P   <
IL1Cache->access(MemRead, addr: 2149768, latency: 2)	   <
L2Cache->access(MemRead, addr: 2149768, latency: 12)	   <
CYCLE: 288 -> 299					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=10			   <
(0, 0) tag=131070:valid=1:dirty=0:age=10		   <
(0, 0) tag=130:valid=1:dirty=0:age=7			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 300] ITYPE: (Seq:       25)(Addr: 47)(PC: 214   <
IL1Cache->access(MemRead, addr: 2149772, latency: 2)	   <
L2Cache->access(MemRead, addr: 2149772, latency: 12)	   <
CYCLE: 300 -> 311					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=11			   <
(0, 0) tag=131070:valid=1:dirty=0:age=11		   <
(0, 0) tag=130:valid=1:dirty=0:age=8			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 312] LOAD: (Seq:       23)(Addr: 2147450887)   <
DL1Cache->access(MemRead, addr: 2147450887, latency: 2)	   <
L2Cache->access(MemRead, addr: 2147450887, latency: 12)	   <
CYCLE: 312 -> 323					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=12			   <
(0, 0) tag=131070:valid=1:dirty=0:age=0			   <
(0, 0) tag=130:valid=1:dirty=0:age=8			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 323] JTYPE: (Seq:       26)(Addr: 2140560)(PC   <
IL1Cache->access(MemRead, addr: 2149776, latency: 2)	   <
L2Cache->access(MemRead, addr: 2149776, latency: 12)	   <
CYCLE: 323 -> 334					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=13			   <
(0, 0) tag=131070:valid=1:dirty=0:age=1			   <
(0, 0) tag=130:valid=1:dirty=0:age=9			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 335] ITYPE: (Seq:       27)(Addr: 4294967264)   <
IL1Cache->access(MemRead, addr: 2140560, latency: 2)	   <
L2Cache->access(MemRead, addr: 2140560, latency: 12)	   <
CYCLE: 335 -> 346					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=14			   <
(0, 0) tag=131070:valid=1:dirty=0:age=2			   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 347] STORE: (Seq:       28)(Addr: 2147450796)   <
IL1Cache->access(MemRead, addr: 2140564, latency: 2)	   <
L2Cache->access(MemRead, addr: 2140564, latency: 12)	   <
CYCLE: 347 -> 358					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=15			   <
(0, 0) tag=131070:valid=1:dirty=0:age=3			   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 359] ITYPE: (Seq:       29)(Addr: 255)(PC: 21   <
IL1Cache->access(MemRead, addr: 2140568, latency: 2)	   <
L2Cache->access(MemRead, addr: 2140568, latency: 12)	   <
CYCLE: 359 -> 370					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=16			   <
(0, 0) tag=131070:valid=1:dirty=0:age=4			   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 371] STORE: (Seq:       30)(Addr: 2147450800)   <
IL1Cache->access(MemRead, addr: 2140572, latency: 2)	   <
L2Cache->access(MemRead, addr: 2140572, latency: 12)	   <
CYCLE: 371 -> 382					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=17			   <
(0, 0) tag=131070:valid=1:dirty=0:age=5			   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 383] STORE: (Seq:       28)(Addr: 2147450796   <
DL1Cache->access(MemWrite, addr: 2147450796, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147450796, latency: 12)   <
Memory->access(MemWrite, addr: 2147450796, latency: 112)   <
CYCLE: 383 -> 383					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=17			   <
(0, 0) tag=131070:valid=1:dirty=0:age=5			   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 383] STORE: (Seq:       31)(Addr: 2147450792)   <
IL1Cache->access(MemRead, addr: 2140576, latency: 2)	   <
L2Cache->access(MemRead, addr: 2140576, latency: 12)	   <
CYCLE: 383 -> 394					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=18			   <
(0, 0) tag=131070:valid=1:dirty=0:age=6			   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 395] BRANCH: (Seq:       32)(Addr: 2140596)(P   <
IL1Cache->access(MemRead, addr: 2140580, latency: 2)	   <
L2Cache->access(MemRead, addr: 2140580, latency: 12)	   <
CYCLE: 395 -> 406					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=19			   <
(0, 0) tag=131070:valid=1:dirty=0:age=7			   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 407] STORE: (Seq:       30)(Addr: 2147450800   <
DL1Cache->access(MemWrite, addr: 2147450800, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147450800, latency: 12)   <
Memory->access(MemWrite, addr: 2147450800, latency: 112)   <
CYCLE: 407 -> 407					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=19			   <
(0, 0) tag=131070:valid=1:dirty=0:age=7			   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 407] RTYPE: (Seq:       33)(Addr: 0)(PC: 2140   <
IL1Cache->access(MemRead, addr: 2140596, latency: 2)	   <
L2Cache->access(MemRead, addr: 2140596, latency: 12)	   <
CYCLE: 407 -> 418					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=20			   <
(0, 0) tag=131070:valid=1:dirty=0:age=8			   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 419] STORE: (Seq:       31)(Addr: 2147450792   <
DL1Cache->access(MemWrite, addr: 2147450792, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147450792, latency: 12)   <
Memory->access(MemWrite, addr: 2147450792, latency: 112)   <
CYCLE: 419 -> 419					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=20			   <
(0, 0) tag=131070:valid=1:dirty=0:age=8			   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 419] RTYPE: (Seq:       34)(Addr: 0)(PC: 2140   <
IL1Cache->access(MemRead, addr: 2140600, latency: 2)	   <
L2Cache->access(MemRead, addr: 2140600, latency: 12)	   <
CYCLE: 419 -> 430					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=21			   <
(0, 0) tag=131070:valid=1:dirty=0:age=9			   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 431] JTYPE: (Seq:       35)(Addr: 2156792)(PC   <
IL1Cache->access(MemRead, addr: 2140604, latency: 2)	   <
L2Cache->access(MemRead, addr: 2140604, latency: 12)	   <
CYCLE: 431 -> 442					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=22			   <
(0, 0) tag=131070:valid=1:dirty=0:age=10		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 443] ITYPE: (Seq:       36)(Addr: 4294967280)   <
IL1Cache->access(MemRead, addr: 2156792, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156792, latency: 12)	   <
CYCLE: 443 -> 454					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=23			   <
(0, 0) tag=131070:valid=1:dirty=0:age=11		   <
(0, 0) tag=130:valid=1:dirty=0:age=1			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 455] ITYPE: (Seq:       37)(Addr: 255)(PC: 21   <
IL1Cache->access(MemRead, addr: 2156796, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156796, latency: 12)	   <
CYCLE: 455 -> 466					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=24			   <
(0, 0) tag=131070:valid=1:dirty=0:age=12		   <
(0, 0) tag=130:valid=1:dirty=0:age=2			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 467] ITYPE: (Seq:       38)(Addr: 3)(PC: 2156   <
IL1Cache->access(MemRead, addr: 2156800, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156800, latency: 12)	   <
CYCLE: 467 -> 478					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=25			   <
(0, 0) tag=131070:valid=1:dirty=0:age=13		   <
(0, 0) tag=130:valid=1:dirty=0:age=3			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 479] BRANCH: (Seq:       39)(Addr: 2156832)(P   <
IL1Cache->access(MemRead, addr: 2156804, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156804, latency: 12)	   <
CYCLE: 479 -> 490					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=26			   <
(0, 0) tag=131070:valid=1:dirty=0:age=14		   <
(0, 0) tag=130:valid=1:dirty=0:age=4			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 491] ITYPE: (Seq:       40)(Addr: 32510)(PC:    <
IL1Cache->access(MemRead, addr: 2156832, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156832, latency: 12)	   <
CYCLE: 491 -> 502					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=27			   <
(0, 0) tag=131070:valid=1:dirty=0:age=15		   <
(0, 0) tag=130:valid=1:dirty=0:age=5			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 503] ITYPE: (Seq:       41)(Addr: 65279)(PC:    <
IL1Cache->access(MemRead, addr: 2156836, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156836, latency: 12)	   <
CYCLE: 503 -> 514					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=28			   <
(0, 0) tag=131070:valid=1:dirty=0:age=16		   <
(0, 0) tag=130:valid=1:dirty=0:age=6			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 515] ITYPE: (Seq:       42)(Addr: 8)(PC: 2156   <
IL1Cache->access(MemRead, addr: 2156840, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156840, latency: 12)	   <
CYCLE: 515 -> 526					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=29			   <
(0, 0) tag=131070:valid=1:dirty=0:age=17		   <
(0, 0) tag=130:valid=1:dirty=0:age=7			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 527] RTYPE: (Seq:       43)(Addr: 0)(PC: 2156   <
IL1Cache->access(MemRead, addr: 2156844, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156844, latency: 12)	   <
CYCLE: 527 -> 538					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=30			   <
(0, 0) tag=131070:valid=1:dirty=0:age=18		   <
(0, 0) tag=130:valid=1:dirty=0:age=8			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 539] ITYPE: (Seq:       44)(Addr: 16)(PC: 215   <
IL1Cache->access(MemRead, addr: 2156848, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156848, latency: 12)	   <
CYCLE: 539 -> 550					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=31			   <
(0, 0) tag=131070:valid=1:dirty=0:age=19		   <
(0, 0) tag=130:valid=1:dirty=0:age=9			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 551] RTYPE: (Seq:       45)(Addr: 0)(PC: 2156   <
IL1Cache->access(MemRead, addr: 2156852, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156852, latency: 12)	   <
CYCLE: 551 -> 562					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=32			   <
(0, 0) tag=131070:valid=1:dirty=0:age=20		   <
(0, 0) tag=130:valid=1:dirty=0:age=10			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 563] LOAD: (Seq:       46)(Addr: 4294901972)(   <
IL1Cache->access(MemRead, addr: 2156856, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156856, latency: 12)	   <
CYCLE: 563 -> 574					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=33			   <
(0, 0) tag=131070:valid=1:dirty=0:age=21		   <
(0, 0) tag=130:valid=1:dirty=0:age=11			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 575] RTYPE: (Seq:       47)(Addr: 0)(PC: 2156   <
IL1Cache->access(MemRead, addr: 2156860, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156860, latency: 12)	   <
CYCLE: 575 -> 586					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=34			   <
(0, 0) tag=131070:valid=1:dirty=0:age=22		   <
(0, 0) tag=130:valid=1:dirty=0:age=12			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 587] ITYPE: (Seq:       48)(Addr: 4)(PC: 2156   <
IL1Cache->access(MemRead, addr: 2156864, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156864, latency: 12)	   <
CYCLE: 587 -> 598					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=35			   <
(0, 0) tag=131070:valid=1:dirty=0:age=23		   <
(0, 0) tag=130:valid=1:dirty=0:age=13			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 599] LOAD: (Seq:       46)(Addr: 4294901972)   <
DL1Cache->access(MemRead, addr: 4294901972, latency: 2)	   <
L2Cache->access(MemRead, addr: 4294901972, latency: 12)	   <
CYCLE: 599 -> 610					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=36			   <
(0, 0) tag=131070:valid=1:dirty=0:age=24		   <
(0, 0) tag=130:valid=1:dirty=0:age=14			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 610] RTYPE: (Seq:       49)(Addr: 0)(PC: 2156   <
IL1Cache->access(MemRead, addr: 2156868, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156868, latency: 12)	   <
CYCLE: 610 -> 621					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=37			   <
(0, 0) tag=131070:valid=1:dirty=0:age=25		   <
(0, 0) tag=130:valid=1:dirty=0:age=15			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 622] RTYPE: (Seq:       50)(Addr: 0)(PC: 2156   <
IL1Cache->access(MemRead, addr: 2156872, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156872, latency: 12)	   <
CYCLE: 622 -> 633					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=38			   <
(0, 0) tag=131070:valid=1:dirty=0:age=26		   <
(0, 0) tag=130:valid=1:dirty=0:age=16			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 634] RTYPE: (Seq:       51)(Addr: 0)(PC: 2156   <
IL1Cache->access(MemRead, addr: 2156876, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156876, latency: 12)	   <
CYCLE: 634 -> 645					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=39			   <
(0, 0) tag=131070:valid=1:dirty=0:age=27		   <
(0, 0) tag=130:valid=1:dirty=0:age=17			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 646] RTYPE: (Seq:       52)(Addr: 0)(PC: 2156   <
IL1Cache->access(MemRead, addr: 2156880, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156880, latency: 12)	   <
CYCLE: 646 -> 657					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=40			   <
(0, 0) tag=131070:valid=1:dirty=0:age=28		   <
(0, 0) tag=130:valid=1:dirty=0:age=18			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 658] BRANCH: (Seq:       53)(Addr: 2156912)(P   <
IL1Cache->access(MemRead, addr: 2156884, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156884, latency: 12)	   <
CYCLE: 658 -> 669					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=41			   <
(0, 0) tag=131070:valid=1:dirty=0:age=29		   <
(0, 0) tag=130:valid=1:dirty=0:age=19			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 670] RTYPE: (Seq:       54)(Addr: 0)(PC: 2156   <
IL1Cache->access(MemRead, addr: 2156888, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156888, latency: 12)	   <
CYCLE: 670 -> 681					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=42			   <
(0, 0) tag=131070:valid=1:dirty=0:age=30		   <
(0, 0) tag=130:valid=1:dirty=0:age=20			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 682] RTYPE: (Seq:       55)(Addr: 0)(PC: 2156   <
IL1Cache->access(MemRead, addr: 2156892, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156892, latency: 12)	   <
CYCLE: 682 -> 693					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=43			   <
(0, 0) tag=131070:valid=1:dirty=0:age=31		   <
(0, 0) tag=130:valid=1:dirty=0:age=21			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 694] RTYPE: (Seq:       56)(Addr: 0)(PC: 2156   <
IL1Cache->access(MemRead, addr: 2156896, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156896, latency: 12)	   <
CYCLE: 694 -> 705					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=44			   <
(0, 0) tag=131070:valid=1:dirty=0:age=32		   <
(0, 0) tag=130:valid=1:dirty=0:age=22			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 706] RTYPE: (Seq:       57)(Addr: 0)(PC: 2156   <
IL1Cache->access(MemRead, addr: 2156900, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156900, latency: 12)	   <
CYCLE: 706 -> 717					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=45			   <
(0, 0) tag=131070:valid=1:dirty=0:age=33		   <
(0, 0) tag=130:valid=1:dirty=0:age=23			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 718] RTYPE: (Seq:       58)(Addr: 0)(PC: 2156   <
IL1Cache->access(MemRead, addr: 2156904, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156904, latency: 12)	   <
CYCLE: 718 -> 729					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=46			   <
(0, 0) tag=131070:valid=1:dirty=0:age=34		   <
(0, 0) tag=130:valid=1:dirty=0:age=24			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 730] BRANCH: (Seq:       59)(Addr: 2156856)(P   <
IL1Cache->access(MemRead, addr: 2156908, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156908, latency: 12)	   <
CYCLE: 730 -> 741					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=47			   <
(0, 0) tag=131070:valid=1:dirty=0:age=35		   <
(0, 0) tag=130:valid=1:dirty=0:age=25			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 742] LOAD: (Seq:       60)(Addr: 2147516612)(   <
IL1Cache->access(MemRead, addr: 2156912, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156912, latency: 12)	   <
CYCLE: 742 -> 753					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=48			   <
(0, 0) tag=131070:valid=1:dirty=0:age=36		   <
(0, 0) tag=130:valid=1:dirty=0:age=26			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 754] ITYPE: (Seq:       61)(Addr: 4294967292)   <
IL1Cache->access(MemRead, addr: 2156916, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156916, latency: 12)	   <
CYCLE: 754 -> 765					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=49			   <
(0, 0) tag=131070:valid=1:dirty=0:age=37		   <
(0, 0) tag=130:valid=1:dirty=0:age=27			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 766] BRANCH: (Seq:       62)(Addr: 2156992)(P   <
IL1Cache->access(MemRead, addr: 2156920, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156920, latency: 12)	   <
CYCLE: 766 -> 777					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=50			   <
(0, 0) tag=131070:valid=1:dirty=0:age=38		   <
(0, 0) tag=130:valid=1:dirty=0:age=28			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 778] LOAD: (Seq:       60)(Addr: 2147516612)   <
DL1Cache->access(MemRead, addr: 2147516612, latency: 2)	   <
L2Cache->access(MemRead, addr: 2147516612, latency: 12)	   <
CYCLE: 778 -> 789					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=51			   <
(0, 0) tag=131070:valid=1:dirty=0:age=39		   <
(0, 0) tag=130:valid=1:dirty=0:age=29			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=1			   <
(1, 1) tag=131074:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 789] BRANCH: (Seq:       63)(Addr: 2156988)(P   <
IL1Cache->access(MemRead, addr: 2156924, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156924, latency: 12)	   <
CYCLE: 789 -> 800					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=52			   <
(0, 0) tag=131070:valid=1:dirty=0:age=40		   <
(0, 0) tag=130:valid=1:dirty=0:age=30			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=1			   <
(1, 1) tag=131074:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 801] LOAD: (Seq:       64)(Addr: 2147451122)(   <
IL1Cache->access(MemRead, addr: 2156928, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156928, latency: 12)	   <
CYCLE: 801 -> 812					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=53			   <
(0, 0) tag=131070:valid=1:dirty=0:age=41		   <
(0, 0) tag=130:valid=1:dirty=0:age=31			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=1			   <
(1, 1) tag=131074:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 813] ITYPE: (Seq:       65)(Addr: 4294967293)   <
IL1Cache->access(MemRead, addr: 2156932, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156932, latency: 12)	   <
CYCLE: 813 -> 824					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=54			   <
(0, 0) tag=131070:valid=1:dirty=0:age=42		   <
(0, 0) tag=130:valid=1:dirty=0:age=32			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=1			   <
(1, 1) tag=131074:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 825] BRANCH: (Seq:       66)(Addr: 2156992)(P   <
IL1Cache->access(MemRead, addr: 2156936, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156936, latency: 12)	   <
CYCLE: 825 -> 836					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=55			   <
(0, 0) tag=131070:valid=1:dirty=0:age=43		   <
(0, 0) tag=130:valid=1:dirty=0:age=33			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=1			   <
(1, 1) tag=131074:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 837] LOAD: (Seq:       64)(Addr: 2147451122)   <
DL1Cache->access(MemRead, addr: 2147451122, latency: 2)	   <
L2Cache->access(MemRead, addr: 2147451122, latency: 12)	   <
CYCLE: 837 -> 848					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=56			   <
(0, 0) tag=131070:valid=1:dirty=0:age=0			   <
(0, 0) tag=130:valid=1:dirty=0:age=33			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=1			   <
(1, 1) tag=131074:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 848] ITYPE: (Seq:       67)(Addr: 16)(PC: 215   <
IL1Cache->access(MemRead, addr: 2156992, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156992, latency: 12)	   <
CYCLE: 848 -> 859					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=57			   <
(0, 0) tag=131070:valid=1:dirty=0:age=1			   <
(0, 0) tag=130:valid=1:dirty=0:age=34			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=1			   <
(1, 1) tag=131074:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 860] JRTYPE: (Seq:       68)(Addr: 2140608)(P   <
IL1Cache->access(MemRead, addr: 2156996, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156996, latency: 12)	   <
CYCLE: 860 -> 871					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=58			   <
(0, 0) tag=131070:valid=1:dirty=0:age=2			   <
(0, 0) tag=130:valid=1:dirty=0:age=35			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=1			   <
(1, 1) tag=131074:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 872] BRANCH: (Seq:       69)(Addr: 2140624)(P   <
IL1Cache->access(MemRead, addr: 2140608, latency: 2)	   <
L2Cache->access(MemRead, addr: 2140608, latency: 12)	   <
CYCLE: 872 -> 883					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=59			   <
(0, 0) tag=131070:valid=1:dirty=0:age=3			   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=1			   <
(1, 1) tag=131074:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 884] RTYPE: (Seq:       70)(Addr: 0)(PC: 2140   <
IL1Cache->access(MemRead, addr: 2140612, latency: 2)	   <
L2Cache->access(MemRead, addr: 2140612, latency: 12)	   <
CYCLE: 884 -> 895					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=60			   <
(0, 0) tag=131070:valid=1:dirty=0:age=4			   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=1			   <
(1, 1) tag=131074:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 896] ITYPE: (Seq:       71)(Addr: 1)(PC: 2140   <
IL1Cache->access(MemRead, addr: 2140616, latency: 2)	   <
L2Cache->access(MemRead, addr: 2140616, latency: 12)	   <
CYCLE: 896 -> 907					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=61			   <
(0, 0) tag=131070:valid=1:dirty=0:age=5			   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=1			   <
(1, 1) tag=131074:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 908] JTYPE: (Seq:       72)(Addr: 2140600)(PC   <
IL1Cache->access(MemRead, addr: 2140620, latency: 2)	   <
L2Cache->access(MemRead, addr: 2140620, latency: 12)	   <
CYCLE: 908 -> 919					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=62			   <
(0, 0) tag=131070:valid=1:dirty=0:age=6			   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=1			   <
(1, 1) tag=131074:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 920] RTYPE: (Seq:       73)(Addr: 0)(PC: 2140   <
IL1Cache->access(MemRead, addr: 2140600, latency: 2)	   <
L2Cache->access(MemRead, addr: 2140600, latency: 12)	   <
CYCLE: 920 -> 931					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=63			   <
(0, 0) tag=131070:valid=1:dirty=0:age=7			   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=1			   <
(1, 1) tag=131074:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 932] JTYPE: (Seq:       74)(Addr: 2156792)(PC   <
IL1Cache->access(MemRead, addr: 2140604, latency: 2)	   <
L2Cache->access(MemRead, addr: 2140604, latency: 12)	   <
CYCLE: 932 -> 943					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=64			   <
(0, 0) tag=131070:valid=1:dirty=0:age=8			   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=1			   <
(1, 1) tag=131074:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 944] ITYPE: (Seq:       75)(Addr: 4294967280)   <
IL1Cache->access(MemRead, addr: 2156792, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156792, latency: 12)	   <
CYCLE: 944 -> 955					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=65			   <
(0, 0) tag=131070:valid=1:dirty=0:age=9			   <
(0, 0) tag=130:valid=1:dirty=0:age=1			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=1			   <
(1, 1) tag=131074:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 956] ITYPE: (Seq:       76)(Addr: 255)(PC: 21   <
IL1Cache->access(MemRead, addr: 2156796, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156796, latency: 12)	   <
CYCLE: 956 -> 967					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=66			   <
(0, 0) tag=131070:valid=1:dirty=0:age=10		   <
(0, 0) tag=130:valid=1:dirty=0:age=2			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=1			   <
(1, 1) tag=131074:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 968] ITYPE: (Seq:       77)(Addr: 3)(PC: 2156   <
IL1Cache->access(MemRead, addr: 2156800, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156800, latency: 12)	   <
CYCLE: 968 -> 979					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=67			   <
(0, 0) tag=131070:valid=1:dirty=0:age=11		   <
(0, 0) tag=130:valid=1:dirty=0:age=3			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=1			   <
(1, 1) tag=131074:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 980] BRANCH: (Seq:       78)(Addr: 2156832)(P   <
IL1Cache->access(MemRead, addr: 2156804, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156804, latency: 12)	   <
CYCLE: 980 -> 991					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=68			   <
(0, 0) tag=131070:valid=1:dirty=0:age=12		   <
(0, 0) tag=130:valid=1:dirty=0:age=4			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=1			   <
(1, 1) tag=131074:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 992] LOAD: (Seq:       79)(Addr: 2147451076)(   <
IL1Cache->access(MemRead, addr: 2156808, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156808, latency: 12)	   <
CYCLE: 992 -> 1003					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=69			   <
(0, 0) tag=131070:valid=1:dirty=0:age=13		   <
(0, 0) tag=130:valid=1:dirty=0:age=5			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=1			   <
(1, 1) tag=131074:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1004] BRANCH: (Seq:       80)(Addr: 2156980)(   <
IL1Cache->access(MemRead, addr: 2156812, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156812, latency: 12)	   <
CYCLE: 1004 -> 1015					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=70			   <
(0, 0) tag=131070:valid=1:dirty=0:age=14		   <
(0, 0) tag=130:valid=1:dirty=0:age=6			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=1			   <
(1, 1) tag=131074:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1016] BRANCH: (Seq:       81)(Addr: 2156988)(   <
IL1Cache->access(MemRead, addr: 2156816, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156816, latency: 12)	   <
CYCLE: 1016 -> 1027					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=71			   <
(0, 0) tag=131070:valid=1:dirty=0:age=15		   <
(0, 0) tag=130:valid=1:dirty=0:age=7			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=1			   <
(1, 1) tag=131074:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 1028] LOAD: (Seq:       79)(Addr: 2147451076   <
DL1Cache->access(MemRead, addr: 2147451076, latency: 2)	   <
L2Cache->access(MemRead, addr: 2147451076, latency: 12)	   <
CYCLE: 1028 -> 1039					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=72			   <
(0, 0) tag=131070:valid=1:dirty=0:age=0			   <
(0, 0) tag=130:valid=1:dirty=0:age=7			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=1			   <
(1, 1) tag=131074:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1039] ITYPE: (Seq:       82)(Addr: 1)(PC: 215   <
IL1Cache->access(MemRead, addr: 2156820, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156820, latency: 12)	   <
CYCLE: 1039 -> 1050					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=73			   <
(0, 0) tag=131070:valid=1:dirty=0:age=1			   <
(0, 0) tag=130:valid=1:dirty=0:age=8			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=1			   <
(1, 1) tag=131074:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1051] ITYPE: (Seq:       83)(Addr: 3)(PC: 215   <
IL1Cache->access(MemRead, addr: 2156824, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156824, latency: 12)	   <
CYCLE: 1051 -> 1062					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=74			   <
(0, 0) tag=131070:valid=1:dirty=0:age=2			   <
(0, 0) tag=130:valid=1:dirty=0:age=9			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=1			   <
(1, 1) tag=131074:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1063] BRANCH: (Seq:       84)(Addr: 2156808)(   <
IL1Cache->access(MemRead, addr: 2156828, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156828, latency: 12)	   <
CYCLE: 1063 -> 1074					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=75			   <
(0, 0) tag=131070:valid=1:dirty=0:age=3			   <
(0, 0) tag=130:valid=1:dirty=0:age=10			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=1			   <
(1, 1) tag=131074:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1075] LOAD: (Seq:       85)(Addr: 2147451078)   <
IL1Cache->access(MemRead, addr: 2156808, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156808, latency: 12)	   <
CYCLE: 1075 -> 1086					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=76			   <
(0, 0) tag=131070:valid=1:dirty=0:age=4			   <
(0, 0) tag=130:valid=1:dirty=0:age=11			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=1			   <
(1, 1) tag=131074:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1087] BRANCH: (Seq:       86)(Addr: 2156980)(   <
IL1Cache->access(MemRead, addr: 2156812, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156812, latency: 12)	   <
CYCLE: 1087 -> 1098					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=77			   <
(0, 0) tag=131070:valid=1:dirty=0:age=5			   <
(0, 0) tag=130:valid=1:dirty=0:age=12			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=1			   <
(1, 1) tag=131074:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1099] BRANCH: (Seq:       87)(Addr: 2156988)(   <
IL1Cache->access(MemRead, addr: 2156816, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156816, latency: 12)	   <
CYCLE: 1099 -> 1110					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=78			   <
(0, 0) tag=131070:valid=1:dirty=0:age=6			   <
(0, 0) tag=130:valid=1:dirty=0:age=13			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=1			   <
(1, 1) tag=131074:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 1111] LOAD: (Seq:       85)(Addr: 2147451078   <
DL1Cache->access(MemRead, addr: 2147451078, latency: 2)	   <
L2Cache->access(MemRead, addr: 2147451078, latency: 12)	   <
CYCLE: 1111 -> 1122					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=79			   <
(0, 0) tag=131070:valid=1:dirty=0:age=0			   <
(0, 0) tag=130:valid=1:dirty=0:age=13			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=1			   <
(1, 1) tag=131074:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1122] ITYPE: (Seq:       88)(Addr: 1)(PC: 215   <
IL1Cache->access(MemRead, addr: 2156820, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156820, latency: 12)	   <
CYCLE: 1122 -> 1133					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=80			   <
(0, 0) tag=131070:valid=1:dirty=0:age=1			   <
(0, 0) tag=130:valid=1:dirty=0:age=14			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=1			   <
(1, 1) tag=131074:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1134] ITYPE: (Seq:       89)(Addr: 3)(PC: 215   <
IL1Cache->access(MemRead, addr: 2156824, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156824, latency: 12)	   <
CYCLE: 1134 -> 1145					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=81			   <
(0, 0) tag=131070:valid=1:dirty=0:age=2			   <
(0, 0) tag=130:valid=1:dirty=0:age=15			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=1			   <
(1, 1) tag=131074:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1146] BRANCH: (Seq:       90)(Addr: 2156808)(   <
IL1Cache->access(MemRead, addr: 2156828, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156828, latency: 12)	   <
CYCLE: 1146 -> 1157					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=82			   <
(0, 0) tag=131070:valid=1:dirty=0:age=3			   <
(0, 0) tag=130:valid=1:dirty=0:age=16			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=1			   <
(1, 1) tag=131074:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1158] ITYPE: (Seq:       91)(Addr: 32510)(PC:   <
IL1Cache->access(MemRead, addr: 2156832, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156832, latency: 12)	   <
CYCLE: 1158 -> 1169					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=83			   <
(0, 0) tag=131070:valid=1:dirty=0:age=4			   <
(0, 0) tag=130:valid=1:dirty=0:age=17			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=1			   <
(1, 1) tag=131074:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1170] ITYPE: (Seq:       92)(Addr: 65279)(PC:   <
IL1Cache->access(MemRead, addr: 2156836, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156836, latency: 12)	   <
CYCLE: 1170 -> 1181					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=84			   <
(0, 0) tag=131070:valid=1:dirty=0:age=5			   <
(0, 0) tag=130:valid=1:dirty=0:age=18			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=1			   <
(1, 1) tag=131074:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1182] ITYPE: (Seq:       93)(Addr: 8)(PC: 215   <
IL1Cache->access(MemRead, addr: 2156840, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156840, latency: 12)	   <
CYCLE: 1182 -> 1193					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=85			   <
(0, 0) tag=131070:valid=1:dirty=0:age=6			   <
(0, 0) tag=130:valid=1:dirty=0:age=19			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=1			   <
(1, 1) tag=131074:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1194] RTYPE: (Seq:       94)(Addr: 0)(PC: 215   <
IL1Cache->access(MemRead, addr: 2156844, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156844, latency: 12)	   <
CYCLE: 1194 -> 1205					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=86			   <
(0, 0) tag=131070:valid=1:dirty=0:age=7			   <
(0, 0) tag=130:valid=1:dirty=0:age=20			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=1			   <
(1, 1) tag=131074:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1206] ITYPE: (Seq:       95)(Addr: 16)(PC: 21   <
IL1Cache->access(MemRead, addr: 2156848, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156848, latency: 12)	   <
CYCLE: 1206 -> 1217					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=87			   <
(0, 0) tag=131070:valid=1:dirty=0:age=8			   <
(0, 0) tag=130:valid=1:dirty=0:age=21			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=1			   <
(1, 1) tag=131074:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1218] RTYPE: (Seq:       96)(Addr: 0)(PC: 215   <
IL1Cache->access(MemRead, addr: 2156852, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156852, latency: 12)	   <
CYCLE: 1218 -> 1229					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=88			   <
(0, 0) tag=131070:valid=1:dirty=0:age=9			   <
(0, 0) tag=130:valid=1:dirty=0:age=22			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=1			   <
(1, 1) tag=131074:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1230] LOAD: (Seq:       97)(Addr: 3848384498)   <
IL1Cache->access(MemRead, addr: 2156856, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156856, latency: 12)	   <
CYCLE: 1230 -> 1241					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=89			   <
(0, 0) tag=131070:valid=1:dirty=0:age=10		   <
(0, 0) tag=130:valid=1:dirty=0:age=23			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=1			   <
(1, 1) tag=131074:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1242] RTYPE: (Seq:       98)(Addr: 0)(PC: 215   <
IL1Cache->access(MemRead, addr: 2156860, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156860, latency: 12)	   <
CYCLE: 1242 -> 1253					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=90			   <
(0, 0) tag=131070:valid=1:dirty=0:age=11		   <
(0, 0) tag=130:valid=1:dirty=0:age=24			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=1			   <
(1, 1) tag=131074:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1254] ITYPE: (Seq:       99)(Addr: 4)(PC: 215   <
IL1Cache->access(MemRead, addr: 2156864, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156864, latency: 12)	   <
CYCLE: 1254 -> 1265					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=91			   <
(0, 0) tag=131070:valid=1:dirty=0:age=12		   <
(0, 0) tag=130:valid=1:dirty=0:age=25			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=1			   <
(1, 1) tag=131074:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 1266] LOAD: (Seq:       97)(Addr: 3848384498   <
DL1Cache->access(MemRead, addr: 3848384498, latency: 2)	   <
L2Cache->access(MemRead, addr: 3848384498, latency: 12)	   <
CYCLE: 1266 -> 1277					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=92			   <
(0, 0) tag=131070:valid=1:dirty=0:age=13		   <
(0, 0) tag=130:valid=1:dirty=0:age=26			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=2			   <
(1, 1) tag=131074:valid=1:dirty=0:age=1			   <
(1, 1) tag=234886:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1277] RTYPE: (Seq:      100)(Addr: 0)(PC: 215   <
IL1Cache->access(MemRead, addr: 2156868, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156868, latency: 12)	   <
CYCLE: 1277 -> 1288					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=93			   <
(0, 0) tag=131070:valid=1:dirty=0:age=14		   <
(0, 0) tag=130:valid=1:dirty=0:age=27			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=2			   <
(1, 1) tag=131074:valid=1:dirty=0:age=1			   <
(1, 1) tag=234886:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1289] RTYPE: (Seq:      101)(Addr: 0)(PC: 215   <
IL1Cache->access(MemRead, addr: 2156872, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156872, latency: 12)	   <
CYCLE: 1289 -> 1300					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=94			   <
(0, 0) tag=131070:valid=1:dirty=0:age=15		   <
(0, 0) tag=130:valid=1:dirty=0:age=28			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=2			   <
(1, 1) tag=131074:valid=1:dirty=0:age=1			   <
(1, 1) tag=234886:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1301] RTYPE: (Seq:      102)(Addr: 0)(PC: 215   <
IL1Cache->access(MemRead, addr: 2156876, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156876, latency: 12)	   <
CYCLE: 1301 -> 1312					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=95			   <
(0, 0) tag=131070:valid=1:dirty=0:age=16		   <
(0, 0) tag=130:valid=1:dirty=0:age=29			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=2			   <
(1, 1) tag=131074:valid=1:dirty=0:age=1			   <
(1, 1) tag=234886:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1313] RTYPE: (Seq:      103)(Addr: 0)(PC: 215   <
IL1Cache->access(MemRead, addr: 2156880, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156880, latency: 12)	   <
CYCLE: 1313 -> 1324					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=96			   <
(0, 0) tag=131070:valid=1:dirty=0:age=17		   <
(0, 0) tag=130:valid=1:dirty=0:age=30			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=2			   <
(1, 1) tag=131074:valid=1:dirty=0:age=1			   <
(1, 1) tag=234886:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1325] BRANCH: (Seq:      104)(Addr: 2156912)(   <
IL1Cache->access(MemRead, addr: 2156884, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156884, latency: 12)	   <
CYCLE: 1325 -> 1336					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=97			   <
(0, 0) tag=131070:valid=1:dirty=0:age=18		   <
(0, 0) tag=130:valid=1:dirty=0:age=31			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=2			   <
(1, 1) tag=131074:valid=1:dirty=0:age=1			   <
(1, 1) tag=234886:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1337] RTYPE: (Seq:      105)(Addr: 0)(PC: 215   <
IL1Cache->access(MemRead, addr: 2156888, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156888, latency: 12)	   <
CYCLE: 1337 -> 1348					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=98			   <
(0, 0) tag=131070:valid=1:dirty=0:age=19		   <
(0, 0) tag=130:valid=1:dirty=0:age=32			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=2			   <
(1, 1) tag=131074:valid=1:dirty=0:age=1			   <
(1, 1) tag=234886:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1349] RTYPE: (Seq:      106)(Addr: 0)(PC: 215   <
IL1Cache->access(MemRead, addr: 2156892, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156892, latency: 12)	   <
CYCLE: 1349 -> 1360					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=99			   <
(0, 0) tag=131070:valid=1:dirty=0:age=20		   <
(0, 0) tag=130:valid=1:dirty=0:age=33			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=2			   <
(1, 1) tag=131074:valid=1:dirty=0:age=1			   <
(1, 1) tag=234886:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1361] RTYPE: (Seq:      107)(Addr: 0)(PC: 215   <
IL1Cache->access(MemRead, addr: 2156896, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156896, latency: 12)	   <
CYCLE: 1361 -> 1372					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=100			   <
(0, 0) tag=131070:valid=1:dirty=0:age=21		   <
(0, 0) tag=130:valid=1:dirty=0:age=34			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=2			   <
(1, 1) tag=131074:valid=1:dirty=0:age=1			   <
(1, 1) tag=234886:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1373] RTYPE: (Seq:      108)(Addr: 0)(PC: 215   <
IL1Cache->access(MemRead, addr: 2156900, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156900, latency: 12)	   <
CYCLE: 1373 -> 1384					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=101			   <
(0, 0) tag=131070:valid=1:dirty=0:age=22		   <
(0, 0) tag=130:valid=1:dirty=0:age=35			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=2			   <
(1, 1) tag=131074:valid=1:dirty=0:age=1			   <
(1, 1) tag=234886:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1385] RTYPE: (Seq:      109)(Addr: 0)(PC: 215   <
IL1Cache->access(MemRead, addr: 2156904, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156904, latency: 12)	   <
CYCLE: 1385 -> 1396					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=102			   <
(0, 0) tag=131070:valid=1:dirty=0:age=23		   <
(0, 0) tag=130:valid=1:dirty=0:age=36			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=2			   <
(1, 1) tag=131074:valid=1:dirty=0:age=1			   <
(1, 1) tag=234886:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1397] BRANCH: (Seq:      110)(Addr: 2156856)(   <
IL1Cache->access(MemRead, addr: 2156908, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156908, latency: 12)	   <
CYCLE: 1397 -> 1408					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=103			   <
(0, 0) tag=131070:valid=1:dirty=0:age=24		   <
(0, 0) tag=130:valid=1:dirty=0:age=37			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=2			   <
(1, 1) tag=131074:valid=1:dirty=0:age=1			   <
(1, 1) tag=234886:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1409] LOAD: (Seq:      111)(Addr: 3983008822)   <
IL1Cache->access(MemRead, addr: 2156856, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156856, latency: 12)	   <
CYCLE: 1409 -> 1420					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=104			   <
(0, 0) tag=131070:valid=1:dirty=0:age=25		   <
(0, 0) tag=130:valid=1:dirty=0:age=38			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=2			   <
(1, 1) tag=131074:valid=1:dirty=0:age=1			   <
(1, 1) tag=234886:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1421] RTYPE: (Seq:      112)(Addr: 0)(PC: 215   <
IL1Cache->access(MemRead, addr: 2156860, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156860, latency: 12)	   <
CYCLE: 1421 -> 1432					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=105			   <
(0, 0) tag=131070:valid=1:dirty=0:age=26		   <
(0, 0) tag=130:valid=1:dirty=0:age=39			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=2			   <
(1, 1) tag=131074:valid=1:dirty=0:age=1			   <
(1, 1) tag=234886:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1433] ITYPE: (Seq:      113)(Addr: 4)(PC: 215   <
IL1Cache->access(MemRead, addr: 2156864, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156864, latency: 12)	   <
CYCLE: 1433 -> 1444					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=106			   <
(0, 0) tag=131070:valid=1:dirty=0:age=27		   <
(0, 0) tag=130:valid=1:dirty=0:age=40			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=2			   <
(1, 1) tag=131074:valid=1:dirty=0:age=1			   <
(1, 1) tag=234886:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 1445] LOAD: (Seq:      111)(Addr: 3983008822   <
DL1Cache->access(MemRead, addr: 3983008822, latency: 2)	   <
L2Cache->access(MemRead, addr: 3983008822, latency: 12)	   <
CYCLE: 1445 -> 1456					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=107			   <
(0, 0) tag=131070:valid=1:dirty=0:age=28		   <
(0, 0) tag=130:valid=1:dirty=0:age=41			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=3			   <
(1, 1) tag=131074:valid=1:dirty=0:age=2			   <
(1, 1) tag=234886:valid=1:dirty=0:age=1			   <
(1, 1) tag=243103:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1456] RTYPE: (Seq:      114)(Addr: 0)(PC: 215   <
IL1Cache->access(MemRead, addr: 2156868, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156868, latency: 12)	   <
CYCLE: 1456 -> 1467					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=108			   <
(0, 0) tag=131070:valid=1:dirty=0:age=29		   <
(0, 0) tag=130:valid=1:dirty=0:age=42			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=3			   <
(1, 1) tag=131074:valid=1:dirty=0:age=2			   <
(1, 1) tag=234886:valid=1:dirty=0:age=1			   <
(1, 1) tag=243103:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1468] RTYPE: (Seq:      115)(Addr: 0)(PC: 215   <
IL1Cache->access(MemRead, addr: 2156872, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156872, latency: 12)	   <
CYCLE: 1468 -> 1479					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=109			   <
(0, 0) tag=131070:valid=1:dirty=0:age=30		   <
(0, 0) tag=130:valid=1:dirty=0:age=43			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=3			   <
(1, 1) tag=131074:valid=1:dirty=0:age=2			   <
(1, 1) tag=234886:valid=1:dirty=0:age=1			   <
(1, 1) tag=243103:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1480] RTYPE: (Seq:      116)(Addr: 0)(PC: 215   <
IL1Cache->access(MemRead, addr: 2156876, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156876, latency: 12)	   <
CYCLE: 1480 -> 1491					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=110			   <
(0, 0) tag=131070:valid=1:dirty=0:age=31		   <
(0, 0) tag=130:valid=1:dirty=0:age=44			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=3			   <
(1, 1) tag=131074:valid=1:dirty=0:age=2			   <
(1, 1) tag=234886:valid=1:dirty=0:age=1			   <
(1, 1) tag=243103:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1492] RTYPE: (Seq:      117)(Addr: 0)(PC: 215   <
IL1Cache->access(MemRead, addr: 2156880, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156880, latency: 12)	   <
CYCLE: 1492 -> 1503					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=111			   <
(0, 0) tag=131070:valid=1:dirty=0:age=32		   <
(0, 0) tag=130:valid=1:dirty=0:age=45			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=3			   <
(1, 1) tag=131074:valid=1:dirty=0:age=2			   <
(1, 1) tag=234886:valid=1:dirty=0:age=1			   <
(1, 1) tag=243103:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1504] BRANCH: (Seq:      118)(Addr: 2156912)(   <
IL1Cache->access(MemRead, addr: 2156884, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156884, latency: 12)	   <
CYCLE: 1504 -> 1515					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=112			   <
(0, 0) tag=131070:valid=1:dirty=0:age=33		   <
(0, 0) tag=130:valid=1:dirty=0:age=46			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=3			   <
(1, 1) tag=131074:valid=1:dirty=0:age=2			   <
(1, 1) tag=234886:valid=1:dirty=0:age=1			   <
(1, 1) tag=243103:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1516] RTYPE: (Seq:      119)(Addr: 0)(PC: 215   <
IL1Cache->access(MemRead, addr: 2156888, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156888, latency: 12)	   <
CYCLE: 1516 -> 1527					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=113			   <
(0, 0) tag=131070:valid=1:dirty=0:age=34		   <
(0, 0) tag=130:valid=1:dirty=0:age=47			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=3			   <
(1, 1) tag=131074:valid=1:dirty=0:age=2			   <
(1, 1) tag=234886:valid=1:dirty=0:age=1			   <
(1, 1) tag=243103:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1528] RTYPE: (Seq:      120)(Addr: 0)(PC: 215   <
IL1Cache->access(MemRead, addr: 2156892, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156892, latency: 12)	   <
CYCLE: 1528 -> 1539					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=114			   <
(0, 0) tag=131070:valid=1:dirty=0:age=35		   <
(0, 0) tag=130:valid=1:dirty=0:age=48			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=3			   <
(1, 1) tag=131074:valid=1:dirty=0:age=2			   <
(1, 1) tag=234886:valid=1:dirty=0:age=1			   <
(1, 1) tag=243103:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1540] RTYPE: (Seq:      121)(Addr: 0)(PC: 215   <
IL1Cache->access(MemRead, addr: 2156896, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156896, latency: 12)	   <
CYCLE: 1540 -> 1551					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=115			   <
(0, 0) tag=131070:valid=1:dirty=0:age=36		   <
(0, 0) tag=130:valid=1:dirty=0:age=49			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=3			   <
(1, 1) tag=131074:valid=1:dirty=0:age=2			   <
(1, 1) tag=234886:valid=1:dirty=0:age=1			   <
(1, 1) tag=243103:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1552] RTYPE: (Seq:      122)(Addr: 0)(PC: 215   <
IL1Cache->access(MemRead, addr: 2156900, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156900, latency: 12)	   <
CYCLE: 1552 -> 1563					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=116			   <
(0, 0) tag=131070:valid=1:dirty=0:age=37		   <
(0, 0) tag=130:valid=1:dirty=0:age=50			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=3			   <
(1, 1) tag=131074:valid=1:dirty=0:age=2			   <
(1, 1) tag=234886:valid=1:dirty=0:age=1			   <
(1, 1) tag=243103:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1564] RTYPE: (Seq:      123)(Addr: 0)(PC: 215   <
IL1Cache->access(MemRead, addr: 2156904, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156904, latency: 12)	   <
CYCLE: 1564 -> 1575					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=117			   <
(0, 0) tag=131070:valid=1:dirty=0:age=38		   <
(0, 0) tag=130:valid=1:dirty=0:age=51			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=3			   <
(1, 1) tag=131074:valid=1:dirty=0:age=2			   <
(1, 1) tag=234886:valid=1:dirty=0:age=1			   <
(1, 1) tag=243103:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1576] BRANCH: (Seq:      124)(Addr: 2156856)(   <
IL1Cache->access(MemRead, addr: 2156908, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156908, latency: 12)	   <
CYCLE: 1576 -> 1587					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=118			   <
(0, 0) tag=131070:valid=1:dirty=0:age=39		   <
(0, 0) tag=130:valid=1:dirty=0:age=52			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=3			   <
(1, 1) tag=131074:valid=1:dirty=0:age=2			   <
(1, 1) tag=234886:valid=1:dirty=0:age=1			   <
(1, 1) tag=243103:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1588] LOAD: (Seq:      125)(Addr: 4294934732)   <
IL1Cache->access(MemRead, addr: 2156912, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156912, latency: 12)	   <
CYCLE: 1588 -> 1599					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=119			   <
(0, 0) tag=131070:valid=1:dirty=0:age=40		   <
(0, 0) tag=130:valid=1:dirty=0:age=53			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=3			   <
(1, 1) tag=131074:valid=1:dirty=0:age=2			   <
(1, 1) tag=234886:valid=1:dirty=0:age=1			   <
(1, 1) tag=243103:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1600] ITYPE: (Seq:      126)(Addr: 4294967292   <
IL1Cache->access(MemRead, addr: 2156916, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156916, latency: 12)	   <
CYCLE: 1600 -> 1611					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=120			   <
(0, 0) tag=131070:valid=1:dirty=0:age=41		   <
(0, 0) tag=130:valid=1:dirty=0:age=54			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=3			   <
(1, 1) tag=131074:valid=1:dirty=0:age=2			   <
(1, 1) tag=234886:valid=1:dirty=0:age=1			   <
(1, 1) tag=243103:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1612] BRANCH: (Seq:      127)(Addr: 2156992)(   <
IL1Cache->access(MemRead, addr: 2156920, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156920, latency: 12)	   <
CYCLE: 1612 -> 1623					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=121			   <
(0, 0) tag=131070:valid=1:dirty=0:age=42		   <
(0, 0) tag=130:valid=1:dirty=0:age=55			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=3			   <
(1, 1) tag=131074:valid=1:dirty=0:age=2			   <
(1, 1) tag=234886:valid=1:dirty=0:age=1			   <
(1, 1) tag=243103:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 1624] LOAD: (Seq:      125)(Addr: 4294934732   <
DL1Cache->access(MemRead, addr: 4294934732, latency: 2)	   <
L2Cache->access(MemRead, addr: 4294934732, latency: 12)	   <
CYCLE: 1624 -> 1635					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=122			   <
(0, 0) tag=131070:valid=1:dirty=0:age=43		   <
(0, 0) tag=130:valid=1:dirty=0:age=56			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=4			   <
(1, 1) tag=131074:valid=1:dirty=0:age=3			   <
(1, 1) tag=234886:valid=1:dirty=0:age=2			   <
(1, 1) tag=243103:valid=1:dirty=0:age=1			   <
(2, 2) tag=262142:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1635] BRANCH: (Seq:      128)(Addr: 2156988)(   <
IL1Cache->access(MemRead, addr: 2156924, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156924, latency: 12)	   <
CYCLE: 1635 -> 1646					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=123			   <
(0, 0) tag=131070:valid=1:dirty=0:age=44		   <
(0, 0) tag=130:valid=1:dirty=0:age=57			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=4			   <
(1, 1) tag=131074:valid=1:dirty=0:age=3			   <
(1, 1) tag=234886:valid=1:dirty=0:age=2			   <
(1, 1) tag=243103:valid=1:dirty=0:age=1			   <
(2, 2) tag=262142:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1647] LOAD: (Seq:      129)(Addr: 2147451181)   <
IL1Cache->access(MemRead, addr: 2156928, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156928, latency: 12)	   <
CYCLE: 1647 -> 1658					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=124			   <
(0, 0) tag=131070:valid=1:dirty=0:age=45		   <
(0, 0) tag=130:valid=1:dirty=0:age=58			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=4			   <
(1, 1) tag=131074:valid=1:dirty=0:age=3			   <
(1, 1) tag=234886:valid=1:dirty=0:age=2			   <
(1, 1) tag=243103:valid=1:dirty=0:age=1			   <
(2, 2) tag=262142:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1659] ITYPE: (Seq:      130)(Addr: 4294967293   <
IL1Cache->access(MemRead, addr: 2156932, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156932, latency: 12)	   <
CYCLE: 1659 -> 1670					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=125			   <
(0, 0) tag=131070:valid=1:dirty=0:age=46		   <
(0, 0) tag=130:valid=1:dirty=0:age=59			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=4			   <
(1, 1) tag=131074:valid=1:dirty=0:age=3			   <
(1, 1) tag=234886:valid=1:dirty=0:age=2			   <
(1, 1) tag=243103:valid=1:dirty=0:age=1			   <
(2, 2) tag=262142:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1671] BRANCH: (Seq:      131)(Addr: 2156992)(   <
IL1Cache->access(MemRead, addr: 2156936, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156936, latency: 12)	   <
CYCLE: 1671 -> 1682					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=126			   <
(0, 0) tag=131070:valid=1:dirty=0:age=47		   <
(0, 0) tag=130:valid=1:dirty=0:age=60			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=4			   <
(1, 1) tag=131074:valid=1:dirty=0:age=3			   <
(1, 1) tag=234886:valid=1:dirty=0:age=2			   <
(1, 1) tag=243103:valid=1:dirty=0:age=1			   <
(2, 2) tag=262142:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 1683] LOAD: (Seq:      129)(Addr: 2147451181   <
DL1Cache->access(MemRead, addr: 2147451181, latency: 2)	   <
L2Cache->access(MemRead, addr: 2147451181, latency: 12)	   <
CYCLE: 1683 -> 1694					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=127			   <
(0, 0) tag=131070:valid=1:dirty=0:age=0			   <
(0, 0) tag=130:valid=1:dirty=0:age=60			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=4			   <
(1, 1) tag=131074:valid=1:dirty=0:age=3			   <
(1, 1) tag=234886:valid=1:dirty=0:age=2			   <
(1, 1) tag=243103:valid=1:dirty=0:age=1			   <
(2, 2) tag=262142:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1694] BRANCH: (Seq:      132)(Addr: 2156988)(   <
IL1Cache->access(MemRead, addr: 2156940, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156940, latency: 12)	   <
CYCLE: 1694 -> 1705					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=128			   <
(0, 0) tag=131070:valid=1:dirty=0:age=1			   <
(0, 0) tag=130:valid=1:dirty=0:age=61			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=4			   <
(1, 1) tag=131074:valid=1:dirty=0:age=3			   <
(1, 1) tag=234886:valid=1:dirty=0:age=2			   <
(1, 1) tag=243103:valid=1:dirty=0:age=1			   <
(2, 2) tag=262142:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1706] LOAD: (Seq:      133)(Addr: 2147451198)   <
IL1Cache->access(MemRead, addr: 2156944, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156944, latency: 12)	   <
CYCLE: 1706 -> 1717					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=129			   <
(0, 0) tag=131070:valid=1:dirty=0:age=2			   <
(0, 0) tag=130:valid=1:dirty=0:age=62			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=4			   <
(1, 1) tag=131074:valid=1:dirty=0:age=3			   <
(1, 1) tag=234886:valid=1:dirty=0:age=2			   <
(1, 1) tag=243103:valid=1:dirty=0:age=1			   <
(2, 2) tag=262142:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1718] ITYPE: (Seq:      134)(Addr: 4294967294   <
IL1Cache->access(MemRead, addr: 2156948, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156948, latency: 12)	   <
CYCLE: 1718 -> 1729					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=130			   <
(0, 0) tag=131070:valid=1:dirty=0:age=3			   <
(0, 0) tag=130:valid=1:dirty=0:age=63			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=4			   <
(1, 1) tag=131074:valid=1:dirty=0:age=3			   <
(1, 1) tag=234886:valid=1:dirty=0:age=2			   <
(1, 1) tag=243103:valid=1:dirty=0:age=1			   <
(2, 2) tag=262142:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1730] BRANCH: (Seq:      135)(Addr: 2156992)(   <
IL1Cache->access(MemRead, addr: 2156952, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156952, latency: 12)	   <
CYCLE: 1730 -> 1741					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=131			   <
(0, 0) tag=131070:valid=1:dirty=0:age=4			   <
(0, 0) tag=130:valid=1:dirty=0:age=64			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=4			   <
(1, 1) tag=131074:valid=1:dirty=0:age=3			   <
(1, 1) tag=234886:valid=1:dirty=0:age=2			   <
(1, 1) tag=243103:valid=1:dirty=0:age=1			   <
(2, 2) tag=262142:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 1742] LOAD: (Seq:      133)(Addr: 2147451198   <
DL1Cache->access(MemRead, addr: 2147451198, latency: 2)	   <
L2Cache->access(MemRead, addr: 2147451198, latency: 12)	   <
CYCLE: 1742 -> 1753					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=132			   <
(0, 0) tag=131070:valid=1:dirty=0:age=0			   <
(0, 0) tag=130:valid=1:dirty=0:age=64			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=4			   <
(1, 1) tag=131074:valid=1:dirty=0:age=3			   <
(1, 1) tag=234886:valid=1:dirty=0:age=2			   <
(1, 1) tag=243103:valid=1:dirty=0:age=1			   <
(2, 2) tag=262142:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1753] BRANCH: (Seq:      136)(Addr: 2156988)(   <
IL1Cache->access(MemRead, addr: 2156956, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156956, latency: 12)	   <
CYCLE: 1753 -> 1764					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=133			   <
(0, 0) tag=131070:valid=1:dirty=0:age=1			   <
(0, 0) tag=130:valid=1:dirty=0:age=65			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=4			   <
(1, 1) tag=131074:valid=1:dirty=0:age=3			   <
(1, 1) tag=234886:valid=1:dirty=0:age=2			   <
(1, 1) tag=243103:valid=1:dirty=0:age=1			   <
(2, 2) tag=262142:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1765] LOAD: (Seq:      137)(Addr: 2147451191)   <
IL1Cache->access(MemRead, addr: 2156960, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156960, latency: 12)	   <
CYCLE: 1765 -> 1776					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=134			   <
(0, 0) tag=131070:valid=1:dirty=0:age=2			   <
(0, 0) tag=130:valid=1:dirty=0:age=66			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=4			   <
(1, 1) tag=131074:valid=1:dirty=0:age=3			   <
(1, 1) tag=234886:valid=1:dirty=0:age=2			   <
(1, 1) tag=243103:valid=1:dirty=0:age=1			   <
(2, 2) tag=262142:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1777] ITYPE: (Seq:      138)(Addr: 4294967295   <
IL1Cache->access(MemRead, addr: 2156964, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156964, latency: 12)	   <
CYCLE: 1777 -> 1788					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=135			   <
(0, 0) tag=131070:valid=1:dirty=0:age=3			   <
(0, 0) tag=130:valid=1:dirty=0:age=67			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=4			   <
(1, 1) tag=131074:valid=1:dirty=0:age=3			   <
(1, 1) tag=234886:valid=1:dirty=0:age=2			   <
(1, 1) tag=243103:valid=1:dirty=0:age=1			   <
(2, 2) tag=262142:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1789] BRANCH: (Seq:      139)(Addr: 2156992)(   <
IL1Cache->access(MemRead, addr: 2156968, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156968, latency: 12)	   <
CYCLE: 1789 -> 1800					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=136			   <
(0, 0) tag=131070:valid=1:dirty=0:age=4			   <
(0, 0) tag=130:valid=1:dirty=0:age=68			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=4			   <
(1, 1) tag=131074:valid=1:dirty=0:age=3			   <
(1, 1) tag=234886:valid=1:dirty=0:age=2			   <
(1, 1) tag=243103:valid=1:dirty=0:age=1			   <
(2, 2) tag=262142:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 1801] LOAD: (Seq:      137)(Addr: 2147451191   <
DL1Cache->access(MemRead, addr: 2147451191, latency: 2)	   <
L2Cache->access(MemRead, addr: 2147451191, latency: 12)	   <
CYCLE: 1801 -> 1812					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=137			   <
(0, 0) tag=131070:valid=1:dirty=0:age=0			   <
(0, 0) tag=130:valid=1:dirty=0:age=68			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=4			   <
(1, 1) tag=131074:valid=1:dirty=0:age=3			   <
(1, 1) tag=234886:valid=1:dirty=0:age=2			   <
(1, 1) tag=243103:valid=1:dirty=0:age=1			   <
(2, 2) tag=262142:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1812] ITYPE: (Seq:      140)(Addr: 16)(PC: 21   <
IL1Cache->access(MemRead, addr: 2156992, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156992, latency: 12)	   <
CYCLE: 1812 -> 1823					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=138			   <
(0, 0) tag=131070:valid=1:dirty=0:age=1			   <
(0, 0) tag=130:valid=1:dirty=0:age=69			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=4			   <
(1, 1) tag=131074:valid=1:dirty=0:age=3			   <
(1, 1) tag=234886:valid=1:dirty=0:age=2			   <
(1, 1) tag=243103:valid=1:dirty=0:age=1			   <
(2, 2) tag=262142:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1824] JRTYPE: (Seq:      141)(Addr: 2140608)(   <
IL1Cache->access(MemRead, addr: 2156996, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156996, latency: 12)	   <
CYCLE: 1824 -> 1835					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=139			   <
(0, 0) tag=131070:valid=1:dirty=0:age=2			   <
(0, 0) tag=130:valid=1:dirty=0:age=70			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=4			   <
(1, 1) tag=131074:valid=1:dirty=0:age=3			   <
(1, 1) tag=234886:valid=1:dirty=0:age=2			   <
(1, 1) tag=243103:valid=1:dirty=0:age=1			   <
(2, 2) tag=262142:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1836] BRANCH: (Seq:      142)(Addr: 2140624)(   <
IL1Cache->access(MemRead, addr: 2140608, latency: 2)	   <
L2Cache->access(MemRead, addr: 2140608, latency: 12)	   <
CYCLE: 1836 -> 1847					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=140			   <
(0, 0) tag=131070:valid=1:dirty=0:age=3			   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=4			   <
(1, 1) tag=131074:valid=1:dirty=0:age=3			   <
(1, 1) tag=234886:valid=1:dirty=0:age=2			   <
(1, 1) tag=243103:valid=1:dirty=0:age=1			   <
(2, 2) tag=262142:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1848] RTYPE: (Seq:      143)(Addr: 0)(PC: 214   <
IL1Cache->access(MemRead, addr: 2140612, latency: 2)	   <
L2Cache->access(MemRead, addr: 2140612, latency: 12)	   <
CYCLE: 1848 -> 1859					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=141			   <
(0, 0) tag=131070:valid=1:dirty=0:age=4			   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=4			   <
(1, 1) tag=131074:valid=1:dirty=0:age=3			   <
(1, 1) tag=234886:valid=1:dirty=0:age=2			   <
(1, 1) tag=243103:valid=1:dirty=0:age=1			   <
(2, 2) tag=262142:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1860] ITYPE: (Seq:      144)(Addr: 1)(PC: 214   <
IL1Cache->access(MemRead, addr: 2140616, latency: 2)	   <
L2Cache->access(MemRead, addr: 2140616, latency: 12)	   <
CYCLE: 1860 -> 1871					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=142			   <
(0, 0) tag=131070:valid=1:dirty=0:age=5			   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=4			   <
(1, 1) tag=131074:valid=1:dirty=0:age=3			   <
(1, 1) tag=234886:valid=1:dirty=0:age=2			   <
(1, 1) tag=243103:valid=1:dirty=0:age=1			   <
(2, 2) tag=262142:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1872] JTYPE: (Seq:      145)(Addr: 2140600)(P   <
IL1Cache->access(MemRead, addr: 2140620, latency: 2)	   <
L2Cache->access(MemRead, addr: 2140620, latency: 12)	   <
CYCLE: 1872 -> 1883					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=143			   <
(0, 0) tag=131070:valid=1:dirty=0:age=6			   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=4			   <
(1, 1) tag=131074:valid=1:dirty=0:age=3			   <
(1, 1) tag=234886:valid=1:dirty=0:age=2			   <
(1, 1) tag=243103:valid=1:dirty=0:age=1			   <
(2, 2) tag=262142:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1884] RTYPE: (Seq:      146)(Addr: 0)(PC: 214   <
IL1Cache->access(MemRead, addr: 2140600, latency: 2)	   <
L2Cache->access(MemRead, addr: 2140600, latency: 12)	   <
CYCLE: 1884 -> 1895					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=144			   <
(0, 0) tag=131070:valid=1:dirty=0:age=7			   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=4			   <
(1, 1) tag=131074:valid=1:dirty=0:age=3			   <
(1, 1) tag=234886:valid=1:dirty=0:age=2			   <
(1, 1) tag=243103:valid=1:dirty=0:age=1			   <
(2, 2) tag=262142:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1896] JTYPE: (Seq:      147)(Addr: 2156792)(P   <
IL1Cache->access(MemRead, addr: 2140604, latency: 2)	   <
L2Cache->access(MemRead, addr: 2140604, latency: 12)	   <
CYCLE: 1896 -> 1907					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=145			   <
(0, 0) tag=131070:valid=1:dirty=0:age=8			   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=4			   <
(1, 1) tag=131074:valid=1:dirty=0:age=3			   <
(1, 1) tag=234886:valid=1:dirty=0:age=2			   <
(1, 1) tag=243103:valid=1:dirty=0:age=1			   <
(2, 2) tag=262142:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1908] ITYPE: (Seq:      148)(Addr: 4294967280   <
IL1Cache->access(MemRead, addr: 2156792, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156792, latency: 12)	   <
CYCLE: 1908 -> 1919					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=146			   <
(0, 0) tag=131070:valid=1:dirty=0:age=9			   <
(0, 0) tag=130:valid=1:dirty=0:age=1			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=4			   <
(1, 1) tag=131074:valid=1:dirty=0:age=3			   <
(1, 1) tag=234886:valid=1:dirty=0:age=2			   <
(1, 1) tag=243103:valid=1:dirty=0:age=1			   <
(2, 2) tag=262142:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1920] ITYPE: (Seq:      149)(Addr: 255)(PC: 2   <
IL1Cache->access(MemRead, addr: 2156796, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156796, latency: 12)	   <
CYCLE: 1920 -> 1931					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=147			   <
(0, 0) tag=131070:valid=1:dirty=0:age=10		   <
(0, 0) tag=130:valid=1:dirty=0:age=2			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=4			   <
(1, 1) tag=131074:valid=1:dirty=0:age=3			   <
(1, 1) tag=234886:valid=1:dirty=0:age=2			   <
(1, 1) tag=243103:valid=1:dirty=0:age=1			   <
(2, 2) tag=262142:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1932] ITYPE: (Seq:      150)(Addr: 3)(PC: 215   <
IL1Cache->access(MemRead, addr: 2156800, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156800, latency: 12)	   <
CYCLE: 1932 -> 1943					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=148			   <
(0, 0) tag=131070:valid=1:dirty=0:age=11		   <
(0, 0) tag=130:valid=1:dirty=0:age=3			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=4			   <
(1, 1) tag=131074:valid=1:dirty=0:age=3			   <
(1, 1) tag=234886:valid=1:dirty=0:age=2			   <
(1, 1) tag=243103:valid=1:dirty=0:age=1			   <
(2, 2) tag=262142:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1944] BRANCH: (Seq:      151)(Addr: 2156832)(   <
IL1Cache->access(MemRead, addr: 2156804, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156804, latency: 12)	   <
CYCLE: 1944 -> 1955					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=149			   <
(0, 0) tag=131070:valid=1:dirty=0:age=12		   <
(0, 0) tag=130:valid=1:dirty=0:age=4			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=4			   <
(1, 1) tag=131074:valid=1:dirty=0:age=3			   <
(1, 1) tag=234886:valid=1:dirty=0:age=2			   <
(1, 1) tag=243103:valid=1:dirty=0:age=1			   <
(2, 2) tag=262142:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1956] ITYPE: (Seq:      152)(Addr: 32510)(PC:   <
IL1Cache->access(MemRead, addr: 2156832, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156832, latency: 12)	   <
CYCLE: 1956 -> 1967					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=150			   <
(0, 0) tag=131070:valid=1:dirty=0:age=13		   <
(0, 0) tag=130:valid=1:dirty=0:age=5			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=4			   <
(1, 1) tag=131074:valid=1:dirty=0:age=3			   <
(1, 1) tag=234886:valid=1:dirty=0:age=2			   <
(1, 1) tag=243103:valid=1:dirty=0:age=1			   <
(2, 2) tag=262142:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1968] ITYPE: (Seq:      153)(Addr: 65279)(PC:   <
IL1Cache->access(MemRead, addr: 2156836, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156836, latency: 12)	   <
CYCLE: 1968 -> 1979					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=151			   <
(0, 0) tag=131070:valid=1:dirty=0:age=14		   <
(0, 0) tag=130:valid=1:dirty=0:age=6			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=4			   <
(1, 1) tag=131074:valid=1:dirty=0:age=3			   <
(1, 1) tag=234886:valid=1:dirty=0:age=2			   <
(1, 1) tag=243103:valid=1:dirty=0:age=1			   <
(2, 2) tag=262142:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1980] ITYPE: (Seq:      154)(Addr: 8)(PC: 215   <
IL1Cache->access(MemRead, addr: 2156840, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156840, latency: 12)	   <
CYCLE: 1980 -> 1991					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=152			   <
(0, 0) tag=131070:valid=1:dirty=0:age=15		   <
(0, 0) tag=130:valid=1:dirty=0:age=7			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=4			   <
(1, 1) tag=131074:valid=1:dirty=0:age=3			   <
(1, 1) tag=234886:valid=1:dirty=0:age=2			   <
(1, 1) tag=243103:valid=1:dirty=0:age=1			   <
(2, 2) tag=262142:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 1992] RTYPE: (Seq:      155)(Addr: 0)(PC: 215   <
IL1Cache->access(MemRead, addr: 2156844, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156844, latency: 12)	   <
CYCLE: 1992 -> 2003					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=153			   <
(0, 0) tag=131070:valid=1:dirty=0:age=16		   <
(0, 0) tag=130:valid=1:dirty=0:age=8			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=4			   <
(1, 1) tag=131074:valid=1:dirty=0:age=3			   <
(1, 1) tag=234886:valid=1:dirty=0:age=2			   <
(1, 1) tag=243103:valid=1:dirty=0:age=1			   <
(2, 2) tag=262142:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2004] ITYPE: (Seq:      156)(Addr: 16)(PC: 21   <
IL1Cache->access(MemRead, addr: 2156848, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156848, latency: 12)	   <
CYCLE: 2004 -> 2015					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=154			   <
(0, 0) tag=131070:valid=1:dirty=0:age=17		   <
(0, 0) tag=130:valid=1:dirty=0:age=9			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=4			   <
(1, 1) tag=131074:valid=1:dirty=0:age=3			   <
(1, 1) tag=234886:valid=1:dirty=0:age=2			   <
(1, 1) tag=243103:valid=1:dirty=0:age=1			   <
(2, 2) tag=262142:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2016] RTYPE: (Seq:      157)(Addr: 0)(PC: 215   <
IL1Cache->access(MemRead, addr: 2156852, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156852, latency: 12)	   <
CYCLE: 2016 -> 2027					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=155			   <
(0, 0) tag=131070:valid=1:dirty=0:age=18		   <
(0, 0) tag=130:valid=1:dirty=0:age=10			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=4			   <
(1, 1) tag=131074:valid=1:dirty=0:age=3			   <
(1, 1) tag=234886:valid=1:dirty=0:age=2			   <
(1, 1) tag=243103:valid=1:dirty=0:age=1			   <
(2, 2) tag=262142:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2028] LOAD: (Seq:      158)(Addr: 2943021869)   <
IL1Cache->access(MemRead, addr: 2156856, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156856, latency: 12)	   <
CYCLE: 2028 -> 2039					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=156			   <
(0, 0) tag=131070:valid=1:dirty=0:age=19		   <
(0, 0) tag=130:valid=1:dirty=0:age=11			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=4			   <
(1, 1) tag=131074:valid=1:dirty=0:age=3			   <
(1, 1) tag=234886:valid=1:dirty=0:age=2			   <
(1, 1) tag=243103:valid=1:dirty=0:age=1			   <
(2, 2) tag=262142:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2040] RTYPE: (Seq:      159)(Addr: 0)(PC: 215   <
IL1Cache->access(MemRead, addr: 2156860, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156860, latency: 12)	   <
CYCLE: 2040 -> 2051					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=157			   <
(0, 0) tag=131070:valid=1:dirty=0:age=20		   <
(0, 0) tag=130:valid=1:dirty=0:age=12			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=4			   <
(1, 1) tag=131074:valid=1:dirty=0:age=3			   <
(1, 1) tag=234886:valid=1:dirty=0:age=2			   <
(1, 1) tag=243103:valid=1:dirty=0:age=1			   <
(2, 2) tag=262142:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2052] ITYPE: (Seq:      160)(Addr: 4)(PC: 215   <
IL1Cache->access(MemRead, addr: 2156864, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156864, latency: 12)	   <
CYCLE: 2052 -> 2063					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=158			   <
(0, 0) tag=131070:valid=1:dirty=0:age=21		   <
(0, 0) tag=130:valid=1:dirty=0:age=13			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=4			   <
(1, 1) tag=131074:valid=1:dirty=0:age=3			   <
(1, 1) tag=234886:valid=1:dirty=0:age=2			   <
(1, 1) tag=243103:valid=1:dirty=0:age=1			   <
(2, 2) tag=262142:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 2064] LOAD: (Seq:      158)(Addr: 2943021869   <
DL1Cache->access(MemRead, addr: 2943021869, latency: 2)	   <
L2Cache->access(MemRead, addr: 2943021869, latency: 12)	   <
CYCLE: 2064 -> 2075					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=159			   <
(0, 0) tag=131070:valid=1:dirty=0:age=22		   <
(0, 0) tag=130:valid=1:dirty=0:age=14			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=5			   <
(1, 1) tag=131074:valid=1:dirty=0:age=4			   <
(1, 1) tag=234886:valid=1:dirty=0:age=3			   <
(1, 1) tag=243103:valid=1:dirty=0:age=2			   <
(2, 2) tag=262142:valid=1:dirty=0:age=1			   <
(2, 2) tag=179627:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2075] RTYPE: (Seq:      161)(Addr: 0)(PC: 215   <
IL1Cache->access(MemRead, addr: 2156868, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156868, latency: 12)	   <
CYCLE: 2075 -> 2086					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=160			   <
(0, 0) tag=131070:valid=1:dirty=0:age=23		   <
(0, 0) tag=130:valid=1:dirty=0:age=15			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=5			   <
(1, 1) tag=131074:valid=1:dirty=0:age=4			   <
(1, 1) tag=234886:valid=1:dirty=0:age=3			   <
(1, 1) tag=243103:valid=1:dirty=0:age=2			   <
(2, 2) tag=262142:valid=1:dirty=0:age=1			   <
(2, 2) tag=179627:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2087] RTYPE: (Seq:      162)(Addr: 0)(PC: 215   <
IL1Cache->access(MemRead, addr: 2156872, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156872, latency: 12)	   <
CYCLE: 2087 -> 2098					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=161			   <
(0, 0) tag=131070:valid=1:dirty=0:age=24		   <
(0, 0) tag=130:valid=1:dirty=0:age=16			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=5			   <
(1, 1) tag=131074:valid=1:dirty=0:age=4			   <
(1, 1) tag=234886:valid=1:dirty=0:age=3			   <
(1, 1) tag=243103:valid=1:dirty=0:age=2			   <
(2, 2) tag=262142:valid=1:dirty=0:age=1			   <
(2, 2) tag=179627:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2099] RTYPE: (Seq:      163)(Addr: 0)(PC: 215   <
IL1Cache->access(MemRead, addr: 2156876, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156876, latency: 12)	   <
CYCLE: 2099 -> 2110					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=162			   <
(0, 0) tag=131070:valid=1:dirty=0:age=25		   <
(0, 0) tag=130:valid=1:dirty=0:age=17			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=5			   <
(1, 1) tag=131074:valid=1:dirty=0:age=4			   <
(1, 1) tag=234886:valid=1:dirty=0:age=3			   <
(1, 1) tag=243103:valid=1:dirty=0:age=2			   <
(2, 2) tag=262142:valid=1:dirty=0:age=1			   <
(2, 2) tag=179627:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2111] RTYPE: (Seq:      164)(Addr: 0)(PC: 215   <
IL1Cache->access(MemRead, addr: 2156880, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156880, latency: 12)	   <
CYCLE: 2111 -> 2122					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=163			   <
(0, 0) tag=131070:valid=1:dirty=0:age=26		   <
(0, 0) tag=130:valid=1:dirty=0:age=18			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=5			   <
(1, 1) tag=131074:valid=1:dirty=0:age=4			   <
(1, 1) tag=234886:valid=1:dirty=0:age=3			   <
(1, 1) tag=243103:valid=1:dirty=0:age=2			   <
(2, 2) tag=262142:valid=1:dirty=0:age=1			   <
(2, 2) tag=179627:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2123] BRANCH: (Seq:      165)(Addr: 2156912)(   <
IL1Cache->access(MemRead, addr: 2156884, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156884, latency: 12)	   <
CYCLE: 2123 -> 2134					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=164			   <
(0, 0) tag=131070:valid=1:dirty=0:age=27		   <
(0, 0) tag=130:valid=1:dirty=0:age=19			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=5			   <
(1, 1) tag=131074:valid=1:dirty=0:age=4			   <
(1, 1) tag=234886:valid=1:dirty=0:age=3			   <
(1, 1) tag=243103:valid=1:dirty=0:age=2			   <
(2, 2) tag=262142:valid=1:dirty=0:age=1			   <
(2, 2) tag=179627:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2135] RTYPE: (Seq:      166)(Addr: 0)(PC: 215   <
IL1Cache->access(MemRead, addr: 2156888, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156888, latency: 12)	   <
CYCLE: 2135 -> 2146					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=165			   <
(0, 0) tag=131070:valid=1:dirty=0:age=28		   <
(0, 0) tag=130:valid=1:dirty=0:age=20			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=5			   <
(1, 1) tag=131074:valid=1:dirty=0:age=4			   <
(1, 1) tag=234886:valid=1:dirty=0:age=3			   <
(1, 1) tag=243103:valid=1:dirty=0:age=2			   <
(2, 2) tag=262142:valid=1:dirty=0:age=1			   <
(2, 2) tag=179627:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2147] RTYPE: (Seq:      167)(Addr: 0)(PC: 215   <
IL1Cache->access(MemRead, addr: 2156892, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156892, latency: 12)	   <
CYCLE: 2147 -> 2158					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=166			   <
(0, 0) tag=131070:valid=1:dirty=0:age=29		   <
(0, 0) tag=130:valid=1:dirty=0:age=21			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=5			   <
(1, 1) tag=131074:valid=1:dirty=0:age=4			   <
(1, 1) tag=234886:valid=1:dirty=0:age=3			   <
(1, 1) tag=243103:valid=1:dirty=0:age=2			   <
(2, 2) tag=262142:valid=1:dirty=0:age=1			   <
(2, 2) tag=179627:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2159] RTYPE: (Seq:      168)(Addr: 0)(PC: 215   <
IL1Cache->access(MemRead, addr: 2156896, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156896, latency: 12)	   <
CYCLE: 2159 -> 2170					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=167			   <
(0, 0) tag=131070:valid=1:dirty=0:age=30		   <
(0, 0) tag=130:valid=1:dirty=0:age=22			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=5			   <
(1, 1) tag=131074:valid=1:dirty=0:age=4			   <
(1, 1) tag=234886:valid=1:dirty=0:age=3			   <
(1, 1) tag=243103:valid=1:dirty=0:age=2			   <
(2, 2) tag=262142:valid=1:dirty=0:age=1			   <
(2, 2) tag=179627:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2171] RTYPE: (Seq:      169)(Addr: 0)(PC: 215   <
IL1Cache->access(MemRead, addr: 2156900, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156900, latency: 12)	   <
CYCLE: 2171 -> 2182					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=168			   <
(0, 0) tag=131070:valid=1:dirty=0:age=31		   <
(0, 0) tag=130:valid=1:dirty=0:age=23			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=5			   <
(1, 1) tag=131074:valid=1:dirty=0:age=4			   <
(1, 1) tag=234886:valid=1:dirty=0:age=3			   <
(1, 1) tag=243103:valid=1:dirty=0:age=2			   <
(2, 2) tag=262142:valid=1:dirty=0:age=1			   <
(2, 2) tag=179627:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2183] RTYPE: (Seq:      170)(Addr: 0)(PC: 215   <
IL1Cache->access(MemRead, addr: 2156904, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156904, latency: 12)	   <
CYCLE: 2183 -> 2194					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=169			   <
(0, 0) tag=131070:valid=1:dirty=0:age=32		   <
(0, 0) tag=130:valid=1:dirty=0:age=24			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=5			   <
(1, 1) tag=131074:valid=1:dirty=0:age=4			   <
(1, 1) tag=234886:valid=1:dirty=0:age=3			   <
(1, 1) tag=243103:valid=1:dirty=0:age=2			   <
(2, 2) tag=262142:valid=1:dirty=0:age=1			   <
(2, 2) tag=179627:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2195] BRANCH: (Seq:      171)(Addr: 2156856)(   <
IL1Cache->access(MemRead, addr: 2156908, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156908, latency: 12)	   <
CYCLE: 2195 -> 2206					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=170			   <
(0, 0) tag=131070:valid=1:dirty=0:age=33		   <
(0, 0) tag=130:valid=1:dirty=0:age=25			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=5			   <
(1, 1) tag=131074:valid=1:dirty=0:age=4			   <
(1, 1) tag=234886:valid=1:dirty=0:age=3			   <
(1, 1) tag=243103:valid=1:dirty=0:age=2			   <
(2, 2) tag=262142:valid=1:dirty=0:age=1			   <
(2, 2) tag=179627:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2207] LOAD: (Seq:      172)(Addr: 4033411895)   <
IL1Cache->access(MemRead, addr: 2156856, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156856, latency: 12)	   <
CYCLE: 2207 -> 2218					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=171			   <
(0, 0) tag=131070:valid=1:dirty=0:age=34		   <
(0, 0) tag=130:valid=1:dirty=0:age=26			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=5			   <
(1, 1) tag=131074:valid=1:dirty=0:age=4			   <
(1, 1) tag=234886:valid=1:dirty=0:age=3			   <
(1, 1) tag=243103:valid=1:dirty=0:age=2			   <
(2, 2) tag=262142:valid=1:dirty=0:age=1			   <
(2, 2) tag=179627:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2219] RTYPE: (Seq:      173)(Addr: 0)(PC: 215   <
IL1Cache->access(MemRead, addr: 2156860, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156860, latency: 12)	   <
CYCLE: 2219 -> 2230					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=172			   <
(0, 0) tag=131070:valid=1:dirty=0:age=35		   <
(0, 0) tag=130:valid=1:dirty=0:age=27			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=5			   <
(1, 1) tag=131074:valid=1:dirty=0:age=4			   <
(1, 1) tag=234886:valid=1:dirty=0:age=3			   <
(1, 1) tag=243103:valid=1:dirty=0:age=2			   <
(2, 2) tag=262142:valid=1:dirty=0:age=1			   <
(2, 2) tag=179627:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2231] ITYPE: (Seq:      174)(Addr: 4)(PC: 215   <
IL1Cache->access(MemRead, addr: 2156864, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156864, latency: 12)	   <
CYCLE: 2231 -> 2242					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=173			   <
(0, 0) tag=131070:valid=1:dirty=0:age=36		   <
(0, 0) tag=130:valid=1:dirty=0:age=28			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=5			   <
(1, 1) tag=131074:valid=1:dirty=0:age=4			   <
(1, 1) tag=234886:valid=1:dirty=0:age=3			   <
(1, 1) tag=243103:valid=1:dirty=0:age=2			   <
(2, 2) tag=262142:valid=1:dirty=0:age=1			   <
(2, 2) tag=179627:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 2243] LOAD: (Seq:      172)(Addr: 4033411895   <
DL1Cache->access(MemRead, addr: 4033411895, latency: 2)	   <
L2Cache->access(MemRead, addr: 4033411895, latency: 12)	   <
CYCLE: 2243 -> 2254					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=174			   <
(0, 0) tag=131070:valid=1:dirty=0:age=37		   <
(0, 0) tag=130:valid=1:dirty=0:age=29			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=6			   <
(1, 1) tag=131074:valid=1:dirty=0:age=5			   <
(1, 1) tag=234886:valid=1:dirty=0:age=4			   <
(1, 1) tag=243103:valid=1:dirty=0:age=3			   <
(2, 2) tag=262142:valid=1:dirty=0:age=2			   <
(2, 2) tag=179627:valid=1:dirty=0:age=1			   <
(2, 2) tag=246179:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2254] RTYPE: (Seq:      175)(Addr: 0)(PC: 215   <
IL1Cache->access(MemRead, addr: 2156868, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156868, latency: 12)	   <
CYCLE: 2254 -> 2265					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=175			   <
(0, 0) tag=131070:valid=1:dirty=0:age=38		   <
(0, 0) tag=130:valid=1:dirty=0:age=30			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=6			   <
(1, 1) tag=131074:valid=1:dirty=0:age=5			   <
(1, 1) tag=234886:valid=1:dirty=0:age=4			   <
(1, 1) tag=243103:valid=1:dirty=0:age=3			   <
(2, 2) tag=262142:valid=1:dirty=0:age=2			   <
(2, 2) tag=179627:valid=1:dirty=0:age=1			   <
(2, 2) tag=246179:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2266] RTYPE: (Seq:      176)(Addr: 0)(PC: 215   <
IL1Cache->access(MemRead, addr: 2156872, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156872, latency: 12)	   <
CYCLE: 2266 -> 2277					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=176			   <
(0, 0) tag=131070:valid=1:dirty=0:age=39		   <
(0, 0) tag=130:valid=1:dirty=0:age=31			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=6			   <
(1, 1) tag=131074:valid=1:dirty=0:age=5			   <
(1, 1) tag=234886:valid=1:dirty=0:age=4			   <
(1, 1) tag=243103:valid=1:dirty=0:age=3			   <
(2, 2) tag=262142:valid=1:dirty=0:age=2			   <
(2, 2) tag=179627:valid=1:dirty=0:age=1			   <
(2, 2) tag=246179:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2278] RTYPE: (Seq:      177)(Addr: 0)(PC: 215   <
IL1Cache->access(MemRead, addr: 2156876, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156876, latency: 12)	   <
CYCLE: 2278 -> 2289					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=177			   <
(0, 0) tag=131070:valid=1:dirty=0:age=40		   <
(0, 0) tag=130:valid=1:dirty=0:age=32			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=6			   <
(1, 1) tag=131074:valid=1:dirty=0:age=5			   <
(1, 1) tag=234886:valid=1:dirty=0:age=4			   <
(1, 1) tag=243103:valid=1:dirty=0:age=3			   <
(2, 2) tag=262142:valid=1:dirty=0:age=2			   <
(2, 2) tag=179627:valid=1:dirty=0:age=1			   <
(2, 2) tag=246179:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2290] RTYPE: (Seq:      178)(Addr: 0)(PC: 215   <
IL1Cache->access(MemRead, addr: 2156880, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156880, latency: 12)	   <
CYCLE: 2290 -> 2301					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=178			   <
(0, 0) tag=131070:valid=1:dirty=0:age=41		   <
(0, 0) tag=130:valid=1:dirty=0:age=33			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=6			   <
(1, 1) tag=131074:valid=1:dirty=0:age=5			   <
(1, 1) tag=234886:valid=1:dirty=0:age=4			   <
(1, 1) tag=243103:valid=1:dirty=0:age=3			   <
(2, 2) tag=262142:valid=1:dirty=0:age=2			   <
(2, 2) tag=179627:valid=1:dirty=0:age=1			   <
(2, 2) tag=246179:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2302] BRANCH: (Seq:      179)(Addr: 2156912)(   <
IL1Cache->access(MemRead, addr: 2156884, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156884, latency: 12)	   <
CYCLE: 2302 -> 2313					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=179			   <
(0, 0) tag=131070:valid=1:dirty=0:age=42		   <
(0, 0) tag=130:valid=1:dirty=0:age=34			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=6			   <
(1, 1) tag=131074:valid=1:dirty=0:age=5			   <
(1, 1) tag=234886:valid=1:dirty=0:age=4			   <
(1, 1) tag=243103:valid=1:dirty=0:age=3			   <
(2, 2) tag=262142:valid=1:dirty=0:age=2			   <
(2, 2) tag=179627:valid=1:dirty=0:age=1			   <
(2, 2) tag=246179:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2314] LOAD: (Seq:      180)(Addr: 2147451348)   <
IL1Cache->access(MemRead, addr: 2156912, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156912, latency: 12)	   <
CYCLE: 2314 -> 2325					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=180			   <
(0, 0) tag=131070:valid=1:dirty=0:age=43		   <
(0, 0) tag=130:valid=1:dirty=0:age=35			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=6			   <
(1, 1) tag=131074:valid=1:dirty=0:age=5			   <
(1, 1) tag=234886:valid=1:dirty=0:age=4			   <
(1, 1) tag=243103:valid=1:dirty=0:age=3			   <
(2, 2) tag=262142:valid=1:dirty=0:age=2			   <
(2, 2) tag=179627:valid=1:dirty=0:age=1			   <
(2, 2) tag=246179:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2326] ITYPE: (Seq:      181)(Addr: 4294967292   <
IL1Cache->access(MemRead, addr: 2156916, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156916, latency: 12)	   <
CYCLE: 2326 -> 2337					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=181			   <
(0, 0) tag=131070:valid=1:dirty=0:age=44		   <
(0, 0) tag=130:valid=1:dirty=0:age=36			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=6			   <
(1, 1) tag=131074:valid=1:dirty=0:age=5			   <
(1, 1) tag=234886:valid=1:dirty=0:age=4			   <
(1, 1) tag=243103:valid=1:dirty=0:age=3			   <
(2, 2) tag=262142:valid=1:dirty=0:age=2			   <
(2, 2) tag=179627:valid=1:dirty=0:age=1			   <
(2, 2) tag=246179:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2338] BRANCH: (Seq:      182)(Addr: 2156992)(   <
IL1Cache->access(MemRead, addr: 2156920, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156920, latency: 12)	   <
CYCLE: 2338 -> 2349					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=182			   <
(0, 0) tag=131070:valid=1:dirty=0:age=45		   <
(0, 0) tag=130:valid=1:dirty=0:age=37			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=6			   <
(1, 1) tag=131074:valid=1:dirty=0:age=5			   <
(1, 1) tag=234886:valid=1:dirty=0:age=4			   <
(1, 1) tag=243103:valid=1:dirty=0:age=3			   <
(2, 2) tag=262142:valid=1:dirty=0:age=2			   <
(2, 2) tag=179627:valid=1:dirty=0:age=1			   <
(2, 2) tag=246179:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 2350] LOAD: (Seq:      180)(Addr: 2147451348   <
DL1Cache->access(MemRead, addr: 2147451348, latency: 2)	   <
L2Cache->access(MemRead, addr: 2147451348, latency: 12)	   <
CYCLE: 2350 -> 2361					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=183			   <
(0, 0) tag=131070:valid=1:dirty=0:age=0			   <
(0, 0) tag=130:valid=1:dirty=0:age=37			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=6			   <
(1, 1) tag=131074:valid=1:dirty=0:age=5			   <
(1, 1) tag=234886:valid=1:dirty=0:age=4			   <
(1, 1) tag=243103:valid=1:dirty=0:age=3			   <
(2, 2) tag=262142:valid=1:dirty=0:age=2			   <
(2, 2) tag=179627:valid=1:dirty=0:age=1			   <
(2, 2) tag=246179:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2361] BRANCH: (Seq:      183)(Addr: 2156988)(   <
IL1Cache->access(MemRead, addr: 2156924, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156924, latency: 12)	   <
CYCLE: 2361 -> 2372					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=184			   <
(0, 0) tag=131070:valid=1:dirty=0:age=1			   <
(0, 0) tag=130:valid=1:dirty=0:age=38			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=6			   <
(1, 1) tag=131074:valid=1:dirty=0:age=5			   <
(1, 1) tag=234886:valid=1:dirty=0:age=4			   <
(1, 1) tag=243103:valid=1:dirty=0:age=3			   <
(2, 2) tag=262142:valid=1:dirty=0:age=2			   <
(2, 2) tag=179627:valid=1:dirty=0:age=1			   <
(2, 2) tag=246179:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2373] RTYPE: (Seq:      184)(Addr: 0)(PC: 215   <
IL1Cache->access(MemRead, addr: 2156988, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156988, latency: 12)	   <
CYCLE: 2373 -> 2384					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=185			   <
(0, 0) tag=131070:valid=1:dirty=0:age=2			   <
(0, 0) tag=130:valid=1:dirty=0:age=39			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=6			   <
(1, 1) tag=131074:valid=1:dirty=0:age=5			   <
(1, 1) tag=234886:valid=1:dirty=0:age=4			   <
(1, 1) tag=243103:valid=1:dirty=0:age=3			   <
(2, 2) tag=262142:valid=1:dirty=0:age=2			   <
(2, 2) tag=179627:valid=1:dirty=0:age=1			   <
(2, 2) tag=246179:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2385] ITYPE: (Seq:      185)(Addr: 16)(PC: 21   <
IL1Cache->access(MemRead, addr: 2156992, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156992, latency: 12)	   <
CYCLE: 2385 -> 2396					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=186			   <
(0, 0) tag=131070:valid=1:dirty=0:age=3			   <
(0, 0) tag=130:valid=1:dirty=0:age=40			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=6			   <
(1, 1) tag=131074:valid=1:dirty=0:age=5			   <
(1, 1) tag=234886:valid=1:dirty=0:age=4			   <
(1, 1) tag=243103:valid=1:dirty=0:age=3			   <
(2, 2) tag=262142:valid=1:dirty=0:age=2			   <
(2, 2) tag=179627:valid=1:dirty=0:age=1			   <
(2, 2) tag=246179:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2397] JRTYPE: (Seq:      186)(Addr: 2140608)(   <
IL1Cache->access(MemRead, addr: 2156996, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156996, latency: 12)	   <
CYCLE: 2397 -> 2408					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=187			   <
(0, 0) tag=131070:valid=1:dirty=0:age=4			   <
(0, 0) tag=130:valid=1:dirty=0:age=41			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=6			   <
(1, 1) tag=131074:valid=1:dirty=0:age=5			   <
(1, 1) tag=234886:valid=1:dirty=0:age=4			   <
(1, 1) tag=243103:valid=1:dirty=0:age=3			   <
(2, 2) tag=262142:valid=1:dirty=0:age=2			   <
(2, 2) tag=179627:valid=1:dirty=0:age=1			   <
(2, 2) tag=246179:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2409] BRANCH: (Seq:      187)(Addr: 2140624)(   <
IL1Cache->access(MemRead, addr: 2140608, latency: 2)	   <
L2Cache->access(MemRead, addr: 2140608, latency: 12)	   <
CYCLE: 2409 -> 2420					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=188			   <
(0, 0) tag=131070:valid=1:dirty=0:age=5			   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=6			   <
(1, 1) tag=131074:valid=1:dirty=0:age=5			   <
(1, 1) tag=234886:valid=1:dirty=0:age=4			   <
(1, 1) tag=243103:valid=1:dirty=0:age=3			   <
(2, 2) tag=262142:valid=1:dirty=0:age=2			   <
(2, 2) tag=179627:valid=1:dirty=0:age=1			   <
(2, 2) tag=246179:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2421] RTYPE: (Seq:      188)(Addr: 0)(PC: 214   <
IL1Cache->access(MemRead, addr: 2140624, latency: 2)	   <
L2Cache->access(MemRead, addr: 2140624, latency: 12)	   <
CYCLE: 2421 -> 2432					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=189			   <
(0, 0) tag=131070:valid=1:dirty=0:age=6			   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=6			   <
(1, 1) tag=131074:valid=1:dirty=0:age=5			   <
(1, 1) tag=234886:valid=1:dirty=0:age=4			   <
(1, 1) tag=243103:valid=1:dirty=0:age=3			   <
(2, 2) tag=262142:valid=1:dirty=0:age=2			   <
(2, 2) tag=179627:valid=1:dirty=0:age=1			   <
(2, 2) tag=246179:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2433] LOAD: (Seq:      189)(Addr: 2151731992)   <
IL1Cache->access(MemRead, addr: 2140628, latency: 2)	   <
L2Cache->access(MemRead, addr: 2140628, latency: 12)	   <
CYCLE: 2433 -> 2444					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=190			   <
(0, 0) tag=131070:valid=1:dirty=0:age=7			   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=6			   <
(1, 1) tag=131074:valid=1:dirty=0:age=5			   <
(1, 1) tag=234886:valid=1:dirty=0:age=4			   <
(1, 1) tag=243103:valid=1:dirty=0:age=3			   <
(2, 2) tag=262142:valid=1:dirty=0:age=2			   <
(2, 2) tag=179627:valid=1:dirty=0:age=1			   <
(2, 2) tag=246179:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2445] LOAD: (Seq:      190)(Addr: 2147450823)   <
IL1Cache->access(MemRead, addr: 2140632, latency: 2)	   <
L2Cache->access(MemRead, addr: 2140632, latency: 12)	   <
CYCLE: 2445 -> 2456					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=191			   <
(0, 0) tag=131070:valid=1:dirty=0:age=8			   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=6			   <
(1, 1) tag=131074:valid=1:dirty=0:age=5			   <
(1, 1) tag=234886:valid=1:dirty=0:age=4			   <
(1, 1) tag=243103:valid=1:dirty=0:age=3			   <
(2, 2) tag=262142:valid=1:dirty=0:age=2			   <
(2, 2) tag=179627:valid=1:dirty=0:age=1			   <
(2, 2) tag=246179:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2457] LOAD: (Seq:      191)(Addr: 4294901859)   <
IL1Cache->access(MemRead, addr: 2140636, latency: 2)	   <
L2Cache->access(MemRead, addr: 2140636, latency: 12)	   <
CYCLE: 2457 -> 2468					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=192			   <
(0, 0) tag=131070:valid=1:dirty=0:age=9			   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=6			   <
(1, 1) tag=131074:valid=1:dirty=0:age=5			   <
(1, 1) tag=234886:valid=1:dirty=0:age=4			   <
(1, 1) tag=243103:valid=1:dirty=0:age=3			   <
(2, 2) tag=262142:valid=1:dirty=0:age=2			   <
(2, 2) tag=179627:valid=1:dirty=0:age=1			   <
(2, 2) tag=246179:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 2469] LOAD: (Seq:      189)(Addr: 2151731992   <
DL1Cache->access(MemRead, addr: 2151731992, latency: 2)	   <
L2Cache->access(MemRead, addr: 2151731992, latency: 12)	   <
CYCLE: 2469 -> 2480					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=193			   <
(0, 0) tag=131070:valid=1:dirty=0:age=10		   <
(0, 0) tag=130:valid=1:dirty=0:age=1			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=7			   <
(1, 1) tag=131074:valid=1:dirty=0:age=6			   <
(1, 1) tag=234886:valid=1:dirty=0:age=5			   <
(1, 1) tag=243103:valid=1:dirty=0:age=4			   <
(2, 2) tag=262142:valid=1:dirty=0:age=3			   <
(2, 2) tag=179627:valid=1:dirty=0:age=2			   <
(2, 2) tag=246179:valid=1:dirty=0:age=1			   <
(2, 2) tag=131331:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2480] ITYPE: (Seq:      192)(Addr: 32)(PC: 21   <
IL1Cache->access(MemRead, addr: 2140640, latency: 2)	   <
L2Cache->access(MemRead, addr: 2140640, latency: 12)	   <
CYCLE: 2480 -> 2491					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=194			   <
(0, 0) tag=131070:valid=1:dirty=0:age=11		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=7			   <
(1, 1) tag=131074:valid=1:dirty=0:age=6			   <
(1, 1) tag=234886:valid=1:dirty=0:age=5			   <
(1, 1) tag=243103:valid=1:dirty=0:age=4			   <
(2, 2) tag=262142:valid=1:dirty=0:age=3			   <
(2, 2) tag=179627:valid=1:dirty=0:age=2			   <
(2, 2) tag=246179:valid=1:dirty=0:age=1			   <
(2, 2) tag=131331:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 2492] LOAD: (Seq:      190)(Addr: 2147450823   <
DL1Cache->access(MemRead, addr: 2147450823, latency: 2)	   <
L2Cache->access(MemRead, addr: 2147450823, latency: 12)	   <
CYCLE: 2492 -> 2503					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=195			   <
(0, 0) tag=131070:valid=1:dirty=0:age=12		   <
(0, 0) tag=130:valid=1:dirty=0:age=1			   <
(0, 0) tag=131:valid=1:dirty=0:age=2			   <
(1, 1) tag=262140:valid=1:dirty=0:age=8			   <
(1, 1) tag=131074:valid=1:dirty=0:age=7			   <
(1, 1) tag=234886:valid=1:dirty=0:age=6			   <
(1, 1) tag=243103:valid=1:dirty=0:age=5			   <
(2, 2) tag=262142:valid=1:dirty=0:age=4			   <
(2, 2) tag=179627:valid=1:dirty=0:age=3			   <
(2, 2) tag=246179:valid=1:dirty=0:age=2			   <
(2, 2) tag=131331:valid=1:dirty=0:age=1			   <
(3, 3) tag=131069:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2503] JRTYPE: (Seq:      193)(Addr: 2149780)(   <
IL1Cache->access(MemRead, addr: 2140644, latency: 2)	   <
L2Cache->access(MemRead, addr: 2140644, latency: 12)	   <
CYCLE: 2503 -> 2514					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=196			   <
(0, 0) tag=131070:valid=1:dirty=0:age=13		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=2			   <
(1, 1) tag=262140:valid=1:dirty=0:age=8			   <
(1, 1) tag=131074:valid=1:dirty=0:age=7			   <
(1, 1) tag=234886:valid=1:dirty=0:age=6			   <
(1, 1) tag=243103:valid=1:dirty=0:age=5			   <
(2, 2) tag=262142:valid=1:dirty=0:age=4			   <
(2, 2) tag=179627:valid=1:dirty=0:age=3			   <
(2, 2) tag=246179:valid=1:dirty=0:age=2			   <
(2, 2) tag=131331:valid=1:dirty=0:age=1			   <
(3, 3) tag=131069:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 2515] LOAD: (Seq:      191)(Addr: 4294901859   <
DL1Cache->access(MemRead, addr: 4294901859, latency: 2)	   <
L2Cache->access(MemRead, addr: 4294901859, latency: 12)	   <
CYCLE: 2515 -> 2526					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=197			   <
(0, 0) tag=131070:valid=1:dirty=0:age=14		   <
(0, 0) tag=130:valid=1:dirty=0:age=1			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=0			   <
(1, 1) tag=131074:valid=1:dirty=0:age=7			   <
(1, 1) tag=234886:valid=1:dirty=0:age=6			   <
(1, 1) tag=243103:valid=1:dirty=0:age=5			   <
(2, 2) tag=262142:valid=1:dirty=0:age=4			   <
(2, 2) tag=179627:valid=1:dirty=0:age=3			   <
(2, 2) tag=246179:valid=1:dirty=0:age=2			   <
(2, 2) tag=131331:valid=1:dirty=0:age=1			   <
(3, 3) tag=131069:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2526] BRANCH: (Seq:      194)(Addr: 2149792)(   <
IL1Cache->access(MemRead, addr: 2149780, latency: 2)	   <
L2Cache->access(MemRead, addr: 2149780, latency: 12)	   <
CYCLE: 2526 -> 2537					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=198			   <
(0, 0) tag=131070:valid=1:dirty=0:age=15		   <
(0, 0) tag=130:valid=1:dirty=0:age=2			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=0			   <
(1, 1) tag=131074:valid=1:dirty=0:age=7			   <
(1, 1) tag=234886:valid=1:dirty=0:age=6			   <
(1, 1) tag=243103:valid=1:dirty=0:age=5			   <
(2, 2) tag=262142:valid=1:dirty=0:age=4			   <
(2, 2) tag=179627:valid=1:dirty=0:age=3			   <
(2, 2) tag=246179:valid=1:dirty=0:age=2			   <
(2, 2) tag=131331:valid=1:dirty=0:age=1			   <
(3, 3) tag=131069:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2538] ITYPE: (Seq:      195)(Addr: 1)(PC: 214   <
IL1Cache->access(MemRead, addr: 2149792, latency: 2)	   <
L2Cache->access(MemRead, addr: 2149792, latency: 12)	   <
CYCLE: 2538 -> 2549					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=199			   <
(0, 0) tag=131070:valid=1:dirty=0:age=16		   <
(0, 0) tag=130:valid=1:dirty=0:age=3			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=0			   <
(1, 1) tag=131074:valid=1:dirty=0:age=7			   <
(1, 1) tag=234886:valid=1:dirty=0:age=6			   <
(1, 1) tag=243103:valid=1:dirty=0:age=5			   <
(2, 2) tag=262142:valid=1:dirty=0:age=4			   <
(2, 2) tag=179627:valid=1:dirty=0:age=3			   <
(2, 2) tag=246179:valid=1:dirty=0:age=2			   <
(2, 2) tag=131331:valid=1:dirty=0:age=1			   <
(3, 3) tag=131069:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2550] STORE: (Seq:      196)(Addr: 268452644)   <
IL1Cache->access(MemRead, addr: 2149796, latency: 2)	   <
L2Cache->access(MemRead, addr: 2149796, latency: 12)	   <
CYCLE: 2550 -> 2561					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=200			   <
(0, 0) tag=131070:valid=1:dirty=0:age=17		   <
(0, 0) tag=130:valid=1:dirty=0:age=4			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=0			   <
(1, 1) tag=131074:valid=1:dirty=0:age=7			   <
(1, 1) tag=234886:valid=1:dirty=0:age=6			   <
(1, 1) tag=243103:valid=1:dirty=0:age=5			   <
(2, 2) tag=262142:valid=1:dirty=0:age=4			   <
(2, 2) tag=179627:valid=1:dirty=0:age=3			   <
(2, 2) tag=246179:valid=1:dirty=0:age=2			   <
(2, 2) tag=131331:valid=1:dirty=0:age=1			   <
(3, 3) tag=131069:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2562] LOAD: (Seq:      197)(Addr: 2151750368)   <
IL1Cache->access(MemRead, addr: 2149800, latency: 2)	   <
L2Cache->access(MemRead, addr: 2149800, latency: 12)	   <
CYCLE: 2562 -> 2573					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=201			   <
(0, 0) tag=131070:valid=1:dirty=0:age=18		   <
(0, 0) tag=130:valid=1:dirty=0:age=5			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=0			   <
(1, 1) tag=131074:valid=1:dirty=0:age=7			   <
(1, 1) tag=234886:valid=1:dirty=0:age=6			   <
(1, 1) tag=243103:valid=1:dirty=0:age=5			   <
(2, 2) tag=262142:valid=1:dirty=0:age=4			   <
(2, 2) tag=179627:valid=1:dirty=0:age=3			   <
(2, 2) tag=246179:valid=1:dirty=0:age=2			   <
(2, 2) tag=131331:valid=1:dirty=0:age=1			   <
(3, 3) tag=131069:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2574] LOAD: (Seq:      198)(Addr: 4294901692)   <
IL1Cache->access(MemRead, addr: 2149804, latency: 2)	   <
L2Cache->access(MemRead, addr: 2149804, latency: 12)	   <
CYCLE: 2574 -> 2585					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=202			   <
(0, 0) tag=131070:valid=1:dirty=0:age=19		   <
(0, 0) tag=130:valid=1:dirty=0:age=6			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=0			   <
(1, 1) tag=131074:valid=1:dirty=0:age=7			   <
(1, 1) tag=234886:valid=1:dirty=0:age=6			   <
(1, 1) tag=243103:valid=1:dirty=0:age=5			   <
(2, 2) tag=262142:valid=1:dirty=0:age=4			   <
(2, 2) tag=179627:valid=1:dirty=0:age=3			   <
(2, 2) tag=246179:valid=1:dirty=0:age=2			   <
(2, 2) tag=131331:valid=1:dirty=0:age=1			   <
(3, 3) tag=131069:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 2586] STORE: (Seq:      196)(Addr: 268452644   <
DL1Cache->access(MemWrite, addr: 268452644, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268452644, latency: 12)	   <
Memory->access(MemWrite, addr: 268452644, latency: 112)	   <
CYCLE: 2586 -> 2586					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=202			   <
(0, 0) tag=131070:valid=1:dirty=0:age=19		   <
(0, 0) tag=130:valid=1:dirty=0:age=6			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=0			   <
(1, 1) tag=131074:valid=1:dirty=0:age=7			   <
(1, 1) tag=234886:valid=1:dirty=0:age=6			   <
(1, 1) tag=243103:valid=1:dirty=0:age=5			   <
(2, 2) tag=262142:valid=1:dirty=0:age=4			   <
(2, 2) tag=179627:valid=1:dirty=0:age=3			   <
(2, 2) tag=246179:valid=1:dirty=0:age=2			   <
(2, 2) tag=131331:valid=1:dirty=0:age=1			   <
(3, 3) tag=131069:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2586] ITYPE: (Seq:      199)(Addr: 24)(PC: 21   <
IL1Cache->access(MemRead, addr: 2149808, latency: 2)	   <
L2Cache->access(MemRead, addr: 2149808, latency: 12)	   <
CYCLE: 2586 -> 2597					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=203			   <
(0, 0) tag=131070:valid=1:dirty=0:age=20		   <
(0, 0) tag=130:valid=1:dirty=0:age=7			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=0			   <
(1, 1) tag=131074:valid=1:dirty=0:age=7			   <
(1, 1) tag=234886:valid=1:dirty=0:age=6			   <
(1, 1) tag=243103:valid=1:dirty=0:age=5			   <
(2, 2) tag=262142:valid=1:dirty=0:age=4			   <
(2, 2) tag=179627:valid=1:dirty=0:age=3			   <
(2, 2) tag=246179:valid=1:dirty=0:age=2			   <
(2, 2) tag=131331:valid=1:dirty=0:age=1			   <
(3, 3) tag=131069:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 2598] LOAD: (Seq:      197)(Addr: 2151750368   <
DL1Cache->access(MemRead, addr: 2151750368, latency: 2)	   <
L2Cache->access(MemRead, addr: 2151750368, latency: 12)	   <
CYCLE: 2598 -> 2609					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=204			   <
(0, 0) tag=131070:valid=1:dirty=0:age=21		   <
(0, 0) tag=130:valid=1:dirty=0:age=8			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=1			   <
(1, 1) tag=131074:valid=1:dirty=0:age=8			   <
(1, 1) tag=234886:valid=1:dirty=0:age=7			   <
(1, 1) tag=243103:valid=1:dirty=0:age=6			   <
(2, 2) tag=262142:valid=1:dirty=0:age=5			   <
(2, 2) tag=179627:valid=1:dirty=0:age=4			   <
(2, 2) tag=246179:valid=1:dirty=0:age=3			   <
(2, 2) tag=131331:valid=1:dirty=0:age=2			   <
(3, 3) tag=131069:valid=1:dirty=0:age=1			   <
(3, 3) tag=131332:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2609] JRTYPE: (Seq:      200)(Addr: 2138140)(   <
IL1Cache->access(MemRead, addr: 2149812, latency: 2)	   <
L2Cache->access(MemRead, addr: 2149812, latency: 12)	   <
CYCLE: 2609 -> 2620					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=205			   <
(0, 0) tag=131070:valid=1:dirty=0:age=22		   <
(0, 0) tag=130:valid=1:dirty=0:age=9			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=1			   <
(1, 1) tag=131074:valid=1:dirty=0:age=8			   <
(1, 1) tag=234886:valid=1:dirty=0:age=7			   <
(1, 1) tag=243103:valid=1:dirty=0:age=6			   <
(2, 2) tag=262142:valid=1:dirty=0:age=5			   <
(2, 2) tag=179627:valid=1:dirty=0:age=4			   <
(2, 2) tag=246179:valid=1:dirty=0:age=3			   <
(2, 2) tag=131331:valid=1:dirty=0:age=2			   <
(3, 3) tag=131069:valid=1:dirty=0:age=1			   <
(3, 3) tag=131332:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 2621] LOAD: (Seq:      198)(Addr: 4294901692   <
DL1Cache->access(MemRead, addr: 4294901692, latency: 2)	   <
L2Cache->access(MemRead, addr: 4294901692, latency: 12)	   <
CYCLE: 2621 -> 2632					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=206			   <
(0, 0) tag=131070:valid=1:dirty=0:age=23		   <
(0, 0) tag=130:valid=1:dirty=0:age=10			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=2			   <
(1, 1) tag=131074:valid=1:dirty=0:age=9			   <
(1, 1) tag=234886:valid=1:dirty=0:age=8			   <
(1, 1) tag=243103:valid=1:dirty=0:age=7			   <
(2, 2) tag=262142:valid=1:dirty=0:age=6			   <
(2, 2) tag=179627:valid=1:dirty=0:age=5			   <
(2, 2) tag=246179:valid=1:dirty=0:age=4			   <
(2, 2) tag=131331:valid=1:dirty=0:age=3			   <
(3, 3) tag=131069:valid=1:dirty=0:age=2			   <
(3, 3) tag=131332:valid=1:dirty=0:age=1			   <
(3, 3) tag=262139:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2632] LOAD: (Seq:      201)(Addr: 2151727112)   <
IL1Cache->access(MemRead, addr: 2138140, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138140, latency: 12)	   <
CYCLE: 2632 -> 2643					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=207			   <
(0, 0) tag=131070:valid=1:dirty=0:age=24		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=2			   <
(1, 1) tag=131074:valid=1:dirty=0:age=9			   <
(1, 1) tag=234886:valid=1:dirty=0:age=8			   <
(1, 1) tag=243103:valid=1:dirty=0:age=7			   <
(2, 2) tag=262142:valid=1:dirty=0:age=6			   <
(2, 2) tag=179627:valid=1:dirty=0:age=5			   <
(2, 2) tag=246179:valid=1:dirty=0:age=4			   <
(2, 2) tag=131331:valid=1:dirty=0:age=3			   <
(3, 3) tag=131069:valid=1:dirty=0:age=2			   <
(3, 3) tag=131332:valid=1:dirty=0:age=1			   <
(3, 3) tag=262139:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2644] ITYPE: (Seq:      202)(Addr: 24)(PC: 21   <
IL1Cache->access(MemRead, addr: 2138144, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138144, latency: 12)	   <
CYCLE: 2644 -> 2655					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=208			   <
(0, 0) tag=131070:valid=1:dirty=0:age=25		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=2			   <
(1, 1) tag=131074:valid=1:dirty=0:age=9			   <
(1, 1) tag=234886:valid=1:dirty=0:age=8			   <
(1, 1) tag=243103:valid=1:dirty=0:age=7			   <
(2, 2) tag=262142:valid=1:dirty=0:age=6			   <
(2, 2) tag=179627:valid=1:dirty=0:age=5			   <
(2, 2) tag=246179:valid=1:dirty=0:age=4			   <
(2, 2) tag=131331:valid=1:dirty=0:age=3			   <
(3, 3) tag=131069:valid=1:dirty=0:age=2			   <
(3, 3) tag=131332:valid=1:dirty=0:age=1			   <
(3, 3) tag=262139:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2656] JRTYPE: (Seq:      203)(Addr: 2097368)(   <
IL1Cache->access(MemRead, addr: 2138148, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138148, latency: 12)	   <
CYCLE: 2656 -> 2667					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=209			   <
(0, 0) tag=131070:valid=1:dirty=0:age=26		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=2			   <
(1, 1) tag=131074:valid=1:dirty=0:age=9			   <
(1, 1) tag=234886:valid=1:dirty=0:age=8			   <
(1, 1) tag=243103:valid=1:dirty=0:age=7			   <
(2, 2) tag=262142:valid=1:dirty=0:age=6			   <
(2, 2) tag=179627:valid=1:dirty=0:age=5			   <
(2, 2) tag=246179:valid=1:dirty=0:age=4			   <
(2, 2) tag=131331:valid=1:dirty=0:age=3			   <
(3, 3) tag=131069:valid=1:dirty=0:age=2			   <
(3, 3) tag=131332:valid=1:dirty=0:age=1			   <
(3, 3) tag=262139:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 2668] LOAD: (Seq:      201)(Addr: 2151727112   <
DL1Cache->access(MemRead, addr: 2151727112, latency: 2)	   <
L2Cache->access(MemRead, addr: 2151727112, latency: 12)	   <
CYCLE: 2668 -> 2679					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=210			   <
(0, 0) tag=131070:valid=1:dirty=0:age=27		   <
(0, 0) tag=130:valid=1:dirty=0:age=1			   <
(0, 0) tag=131:valid=1:dirty=0:age=2			   <
(1, 1) tag=262140:valid=1:dirty=0:age=3			   <
(1, 1) tag=131074:valid=1:dirty=0:age=10		   <
(1, 1) tag=234886:valid=1:dirty=0:age=9			   <
(1, 1) tag=243103:valid=1:dirty=0:age=8			   <
(2, 2) tag=262142:valid=1:dirty=0:age=7			   <
(2, 2) tag=179627:valid=1:dirty=0:age=6			   <
(2, 2) tag=246179:valid=1:dirty=0:age=5			   <
(2, 2) tag=131331:valid=1:dirty=0:age=0			   <
(3, 3) tag=131069:valid=1:dirty=0:age=2			   <
(3, 3) tag=131332:valid=1:dirty=0:age=1			   <
(3, 3) tag=262139:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2679] STORE: (Seq:      204)(Addr: 268454016)   <
IL1Cache->access(MemRead, addr: 2097368, latency: 2)	   <
L2Cache->access(MemRead, addr: 2097368, latency: 12)	   <
CYCLE: 2679 -> 2690					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=0			   <
(0, 0) tag=131070:valid=1:dirty=0:age=27		   <
(0, 0) tag=130:valid=1:dirty=0:age=1			   <
(0, 0) tag=131:valid=1:dirty=0:age=2			   <
(1, 1) tag=262140:valid=1:dirty=0:age=3			   <
(1, 1) tag=131074:valid=1:dirty=0:age=10		   <
(1, 1) tag=234886:valid=1:dirty=0:age=9			   <
(1, 1) tag=243103:valid=1:dirty=0:age=8			   <
(2, 2) tag=262142:valid=1:dirty=0:age=7			   <
(2, 2) tag=179627:valid=1:dirty=0:age=6			   <
(2, 2) tag=246179:valid=1:dirty=0:age=5			   <
(2, 2) tag=131331:valid=1:dirty=0:age=0			   <
(3, 3) tag=131069:valid=1:dirty=0:age=2			   <
(3, 3) tag=131332:valid=1:dirty=0:age=1			   <
(3, 3) tag=262139:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2691] RTYPE: (Seq:      205)(Addr: 0)(PC: 209   <
IL1Cache->access(MemRead, addr: 2097372, latency: 2)	   <
L2Cache->access(MemRead, addr: 2097372, latency: 12)	   <
CYCLE: 2691 -> 2702					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=0			   <
(0, 0) tag=131070:valid=1:dirty=0:age=27		   <
(0, 0) tag=130:valid=1:dirty=0:age=1			   <
(0, 0) tag=131:valid=1:dirty=0:age=2			   <
(1, 1) tag=262140:valid=1:dirty=0:age=3			   <
(1, 1) tag=131074:valid=1:dirty=0:age=10		   <
(1, 1) tag=234886:valid=1:dirty=0:age=9			   <
(1, 1) tag=243103:valid=1:dirty=0:age=8			   <
(2, 2) tag=262142:valid=1:dirty=0:age=7			   <
(2, 2) tag=179627:valid=1:dirty=0:age=6			   <
(2, 2) tag=246179:valid=1:dirty=0:age=5			   <
(2, 2) tag=131331:valid=1:dirty=0:age=0			   <
(3, 3) tag=131069:valid=1:dirty=0:age=2			   <
(3, 3) tag=131332:valid=1:dirty=0:age=1			   <
(3, 3) tag=262139:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2703] RTYPE: (Seq:      206)(Addr: 0)(PC: 209   <
IL1Cache->access(MemRead, addr: 2097376, latency: 2)	   <
L2Cache->access(MemRead, addr: 2097376, latency: 12)	   <
CYCLE: 2703 -> 2714					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=0			   <
(0, 0) tag=131070:valid=1:dirty=0:age=27		   <
(0, 0) tag=130:valid=1:dirty=0:age=1			   <
(0, 0) tag=131:valid=1:dirty=0:age=2			   <
(1, 1) tag=262140:valid=1:dirty=0:age=3			   <
(1, 1) tag=131074:valid=1:dirty=0:age=10		   <
(1, 1) tag=234886:valid=1:dirty=0:age=9			   <
(1, 1) tag=243103:valid=1:dirty=0:age=8			   <
(2, 2) tag=262142:valid=1:dirty=0:age=7			   <
(2, 2) tag=179627:valid=1:dirty=0:age=6			   <
(2, 2) tag=246179:valid=1:dirty=0:age=5			   <
(2, 2) tag=131331:valid=1:dirty=0:age=0			   <
(3, 3) tag=131069:valid=1:dirty=0:age=2			   <
(3, 3) tag=131332:valid=1:dirty=0:age=1			   <
(3, 3) tag=262139:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 2715] STORE: (Seq:      204)(Addr: 268454016   <
DL1Cache->access(MemWrite, addr: 268454016, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268454016, latency: 12)	   <
Memory->access(MemWrite, addr: 268454016, latency: 112)	   <
CYCLE: 2715 -> 2715					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=0			   <
(0, 0) tag=131070:valid=1:dirty=0:age=27		   <
(0, 0) tag=130:valid=1:dirty=0:age=1			   <
(0, 0) tag=131:valid=1:dirty=0:age=2			   <
(1, 1) tag=262140:valid=1:dirty=0:age=3			   <
(1, 1) tag=131074:valid=1:dirty=0:age=10		   <
(1, 1) tag=234886:valid=1:dirty=0:age=9			   <
(1, 1) tag=243103:valid=1:dirty=0:age=8			   <
(2, 2) tag=262142:valid=1:dirty=0:age=7			   <
(2, 2) tag=179627:valid=1:dirty=0:age=6			   <
(2, 2) tag=246179:valid=1:dirty=0:age=5			   <
(2, 2) tag=131331:valid=1:dirty=0:age=0			   <
(3, 3) tag=131069:valid=1:dirty=0:age=2			   <
(3, 3) tag=131332:valid=1:dirty=0:age=1			   <
(3, 3) tag=262139:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2715] RTYPE: (Seq:      207)(Addr: 0)(PC: 209   <
IL1Cache->access(MemRead, addr: 2097380, latency: 2)	   <
L2Cache->access(MemRead, addr: 2097380, latency: 12)	   <
CYCLE: 2715 -> 2726					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=0			   <
(0, 0) tag=131070:valid=1:dirty=0:age=27		   <
(0, 0) tag=130:valid=1:dirty=0:age=1			   <
(0, 0) tag=131:valid=1:dirty=0:age=2			   <
(1, 1) tag=262140:valid=1:dirty=0:age=3			   <
(1, 1) tag=131074:valid=1:dirty=0:age=10		   <
(1, 1) tag=234886:valid=1:dirty=0:age=9			   <
(1, 1) tag=243103:valid=1:dirty=0:age=8			   <
(2, 2) tag=262142:valid=1:dirty=0:age=7			   <
(2, 2) tag=179627:valid=1:dirty=0:age=6			   <
(2, 2) tag=246179:valid=1:dirty=0:age=5			   <
(2, 2) tag=131331:valid=1:dirty=0:age=0			   <
(3, 3) tag=131069:valid=1:dirty=0:age=2			   <
(3, 3) tag=131332:valid=1:dirty=0:age=1			   <
(3, 3) tag=262139:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2727] JTYPE: (Seq:      208)(Addr: 2118344)(P   <
IL1Cache->access(MemRead, addr: 2097384, latency: 2)	   <
L2Cache->access(MemRead, addr: 2097384, latency: 12)	   <
CYCLE: 2727 -> 2738					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=0			   <
(0, 0) tag=131070:valid=1:dirty=0:age=27		   <
(0, 0) tag=130:valid=1:dirty=0:age=1			   <
(0, 0) tag=131:valid=1:dirty=0:age=2			   <
(1, 1) tag=262140:valid=1:dirty=0:age=3			   <
(1, 1) tag=131074:valid=1:dirty=0:age=10		   <
(1, 1) tag=234886:valid=1:dirty=0:age=9			   <
(1, 1) tag=243103:valid=1:dirty=0:age=8			   <
(2, 2) tag=262142:valid=1:dirty=0:age=7			   <
(2, 2) tag=179627:valid=1:dirty=0:age=6			   <
(2, 2) tag=246179:valid=1:dirty=0:age=5			   <
(2, 2) tag=131331:valid=1:dirty=0:age=0			   <
(3, 3) tag=131069:valid=1:dirty=0:age=2			   <
(3, 3) tag=131332:valid=1:dirty=0:age=1			   <
(3, 3) tag=262139:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2739] ITYPE: (Seq:      209)(Addr: 4294967256   <
IL1Cache->access(MemRead, addr: 2118344, latency: 2)	   <
L2Cache->access(MemRead, addr: 2118344, latency: 12)	   <
CYCLE: 2739 -> 2750					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=1			   <
(0, 0) tag=131070:valid=1:dirty=0:age=28		   <
(0, 0) tag=130:valid=1:dirty=0:age=2			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=4			   <
(1, 1) tag=131074:valid=1:dirty=0:age=11		   <
(1, 1) tag=234886:valid=1:dirty=0:age=10		   <
(1, 1) tag=243103:valid=1:dirty=0:age=9			   <
(2, 2) tag=262142:valid=1:dirty=0:age=8			   <
(2, 2) tag=179627:valid=1:dirty=0:age=7			   <
(2, 2) tag=246179:valid=1:dirty=0:age=6			   <
(2, 2) tag=131331:valid=1:dirty=0:age=1			   <
(3, 3) tag=131069:valid=1:dirty=0:age=3			   <
(3, 3) tag=131332:valid=1:dirty=0:age=2			   <
(3, 3) tag=262139:valid=1:dirty=0:age=1			   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2751] STORE: (Seq:      210)(Addr: 2147450832   <
IL1Cache->access(MemRead, addr: 2118348, latency: 2)	   <
L2Cache->access(MemRead, addr: 2118348, latency: 12)	   <
CYCLE: 2751 -> 2762					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=2			   <
(0, 0) tag=131070:valid=1:dirty=0:age=29		   <
(0, 0) tag=130:valid=1:dirty=0:age=3			   <
(0, 0) tag=131:valid=1:dirty=0:age=4			   <
(1, 1) tag=262140:valid=1:dirty=0:age=5			   <
(1, 1) tag=131074:valid=1:dirty=0:age=12		   <
(1, 1) tag=234886:valid=1:dirty=0:age=11		   <
(1, 1) tag=243103:valid=1:dirty=0:age=10		   <
(2, 2) tag=262142:valid=1:dirty=0:age=9			   <
(2, 2) tag=179627:valid=1:dirty=0:age=8			   <
(2, 2) tag=246179:valid=1:dirty=0:age=7			   <
(2, 2) tag=131331:valid=1:dirty=0:age=2			   <
(3, 3) tag=131069:valid=1:dirty=0:age=4			   <
(3, 3) tag=131332:valid=1:dirty=0:age=3			   <
(3, 3) tag=262139:valid=1:dirty=0:age=2			   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2763] RTYPE: (Seq:      211)(Addr: 0)(PC: 211   <
IL1Cache->access(MemRead, addr: 2118352, latency: 2)	   <
L2Cache->access(MemRead, addr: 2118352, latency: 12)	   <
CYCLE: 2763 -> 2774					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=3			   <
(0, 0) tag=131070:valid=1:dirty=0:age=30		   <
(0, 0) tag=130:valid=1:dirty=0:age=4			   <
(0, 0) tag=131:valid=1:dirty=0:age=5			   <
(1, 1) tag=262140:valid=1:dirty=0:age=6			   <
(1, 1) tag=131074:valid=1:dirty=0:age=13		   <
(1, 1) tag=234886:valid=1:dirty=0:age=12		   <
(1, 1) tag=243103:valid=1:dirty=0:age=11		   <
(2, 2) tag=262142:valid=1:dirty=0:age=10		   <
(2, 2) tag=179627:valid=1:dirty=0:age=9			   <
(2, 2) tag=246179:valid=1:dirty=0:age=8			   <
(2, 2) tag=131331:valid=1:dirty=0:age=3			   <
(3, 3) tag=131069:valid=1:dirty=0:age=5			   <
(3, 3) tag=131332:valid=1:dirty=0:age=4			   <
(3, 3) tag=262139:valid=1:dirty=0:age=3			   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2775] STORE: (Seq:      212)(Addr: 2147450836   <
IL1Cache->access(MemRead, addr: 2118356, latency: 2)	   <
L2Cache->access(MemRead, addr: 2118356, latency: 12)	   <
CYCLE: 2775 -> 2786					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=4			   <
(0, 0) tag=131070:valid=1:dirty=0:age=31		   <
(0, 0) tag=130:valid=1:dirty=0:age=5			   <
(0, 0) tag=131:valid=1:dirty=0:age=6			   <
(1, 1) tag=262140:valid=1:dirty=0:age=7			   <
(1, 1) tag=131074:valid=1:dirty=0:age=14		   <
(1, 1) tag=234886:valid=1:dirty=0:age=13		   <
(1, 1) tag=243103:valid=1:dirty=0:age=12		   <
(2, 2) tag=262142:valid=1:dirty=0:age=11		   <
(2, 2) tag=179627:valid=1:dirty=0:age=10		   <
(2, 2) tag=246179:valid=1:dirty=0:age=9			   <
(2, 2) tag=131331:valid=1:dirty=0:age=4			   <
(3, 3) tag=131069:valid=1:dirty=0:age=6			   <
(3, 3) tag=131332:valid=1:dirty=0:age=5			   <
(3, 3) tag=262139:valid=1:dirty=0:age=4			   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 2787] STORE: (Seq:      210)(Addr: 214745083   <
DL1Cache->access(MemWrite, addr: 2147450832, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147450832, latency: 12)   <
Memory->access(MemWrite, addr: 2147450832, latency: 112)   <
CYCLE: 2787 -> 2787					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=4			   <
(0, 0) tag=131070:valid=1:dirty=0:age=31		   <
(0, 0) tag=130:valid=1:dirty=0:age=5			   <
(0, 0) tag=131:valid=1:dirty=0:age=6			   <
(1, 1) tag=262140:valid=1:dirty=0:age=7			   <
(1, 1) tag=131074:valid=1:dirty=0:age=14		   <
(1, 1) tag=234886:valid=1:dirty=0:age=13		   <
(1, 1) tag=243103:valid=1:dirty=0:age=12		   <
(2, 2) tag=262142:valid=1:dirty=0:age=11		   <
(2, 2) tag=179627:valid=1:dirty=0:age=10		   <
(2, 2) tag=246179:valid=1:dirty=0:age=9			   <
(2, 2) tag=131331:valid=1:dirty=0:age=4			   <
(3, 3) tag=131069:valid=1:dirty=0:age=6			   <
(3, 3) tag=131332:valid=1:dirty=0:age=5			   <
(3, 3) tag=262139:valid=1:dirty=0:age=4			   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2787] RTYPE: (Seq:      213)(Addr: 0)(PC: 211   <
IL1Cache->access(MemRead, addr: 2118360, latency: 2)	   <
L2Cache->access(MemRead, addr: 2118360, latency: 12)	   <
CYCLE: 2787 -> 2798					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=5			   <
(0, 0) tag=131070:valid=1:dirty=0:age=32		   <
(0, 0) tag=130:valid=1:dirty=0:age=6			   <
(0, 0) tag=131:valid=1:dirty=0:age=7			   <
(1, 1) tag=262140:valid=1:dirty=0:age=8			   <
(1, 1) tag=131074:valid=1:dirty=0:age=15		   <
(1, 1) tag=234886:valid=1:dirty=0:age=14		   <
(1, 1) tag=243103:valid=1:dirty=0:age=13		   <
(2, 2) tag=262142:valid=1:dirty=0:age=12		   <
(2, 2) tag=179627:valid=1:dirty=0:age=11		   <
(2, 2) tag=246179:valid=1:dirty=0:age=10		   <
(2, 2) tag=131331:valid=1:dirty=0:age=5			   <
(3, 3) tag=131069:valid=1:dirty=0:age=7			   <
(3, 3) tag=131332:valid=1:dirty=0:age=6			   <
(3, 3) tag=262139:valid=1:dirty=0:age=5			   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2799] STORE: (Seq:      214)(Addr: 2147450848   <
IL1Cache->access(MemRead, addr: 2118364, latency: 2)	   <
L2Cache->access(MemRead, addr: 2118364, latency: 12)	   <
CYCLE: 2799 -> 2810					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=6			   <
(0, 0) tag=131070:valid=1:dirty=0:age=33		   <
(0, 0) tag=130:valid=1:dirty=0:age=7			   <
(0, 0) tag=131:valid=1:dirty=0:age=8			   <
(1, 1) tag=262140:valid=1:dirty=0:age=9			   <
(1, 1) tag=131074:valid=1:dirty=0:age=16		   <
(1, 1) tag=234886:valid=1:dirty=0:age=15		   <
(1, 1) tag=243103:valid=1:dirty=0:age=14		   <
(2, 2) tag=262142:valid=1:dirty=0:age=13		   <
(2, 2) tag=179627:valid=1:dirty=0:age=12		   <
(2, 2) tag=246179:valid=1:dirty=0:age=11		   <
(2, 2) tag=131331:valid=1:dirty=0:age=6			   <
(3, 3) tag=131069:valid=1:dirty=0:age=8			   <
(3, 3) tag=131332:valid=1:dirty=0:age=7			   <
(3, 3) tag=262139:valid=1:dirty=0:age=6			   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 2811] STORE: (Seq:      212)(Addr: 214745083   <
DL1Cache->access(MemWrite, addr: 2147450836, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147450836, latency: 12)   <
Memory->access(MemWrite, addr: 2147450836, latency: 112)   <
CYCLE: 2811 -> 2811					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=6			   <
(0, 0) tag=131070:valid=1:dirty=0:age=33		   <
(0, 0) tag=130:valid=1:dirty=0:age=7			   <
(0, 0) tag=131:valid=1:dirty=0:age=8			   <
(1, 1) tag=262140:valid=1:dirty=0:age=9			   <
(1, 1) tag=131074:valid=1:dirty=0:age=16		   <
(1, 1) tag=234886:valid=1:dirty=0:age=15		   <
(1, 1) tag=243103:valid=1:dirty=0:age=14		   <
(2, 2) tag=262142:valid=1:dirty=0:age=13		   <
(2, 2) tag=179627:valid=1:dirty=0:age=12		   <
(2, 2) tag=246179:valid=1:dirty=0:age=11		   <
(2, 2) tag=131331:valid=1:dirty=0:age=6			   <
(3, 3) tag=131069:valid=1:dirty=0:age=8			   <
(3, 3) tag=131332:valid=1:dirty=0:age=7			   <
(3, 3) tag=262139:valid=1:dirty=0:age=6			   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2811] STORE: (Seq:      215)(Addr: 2147450844   <
IL1Cache->access(MemRead, addr: 2118368, latency: 2)	   <
L2Cache->access(MemRead, addr: 2118368, latency: 12)	   <
CYCLE: 2811 -> 2822					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=7			   <
(0, 0) tag=131070:valid=1:dirty=0:age=34		   <
(0, 0) tag=130:valid=1:dirty=0:age=8			   <
(0, 0) tag=131:valid=1:dirty=0:age=9			   <
(1, 1) tag=262140:valid=1:dirty=0:age=10		   <
(1, 1) tag=131074:valid=1:dirty=0:age=17		   <
(1, 1) tag=234886:valid=1:dirty=0:age=16		   <
(1, 1) tag=243103:valid=1:dirty=0:age=15		   <
(2, 2) tag=262142:valid=1:dirty=0:age=14		   <
(2, 2) tag=179627:valid=1:dirty=0:age=13		   <
(2, 2) tag=246179:valid=1:dirty=0:age=12		   <
(2, 2) tag=131331:valid=1:dirty=0:age=7			   <
(3, 3) tag=131069:valid=1:dirty=0:age=9			   <
(3, 3) tag=131332:valid=1:dirty=0:age=8			   <
(3, 3) tag=262139:valid=1:dirty=0:age=7			   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2823] STORE: (Seq:      216)(Addr: 2147450840   <
IL1Cache->access(MemRead, addr: 2118372, latency: 2)	   <
L2Cache->access(MemRead, addr: 2118372, latency: 12)	   <
CYCLE: 2823 -> 2834					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=8			   <
(0, 0) tag=131070:valid=1:dirty=0:age=35		   <
(0, 0) tag=130:valid=1:dirty=0:age=9			   <
(0, 0) tag=131:valid=1:dirty=0:age=10			   <
(1, 1) tag=262140:valid=1:dirty=0:age=11		   <
(1, 1) tag=131074:valid=1:dirty=0:age=18		   <
(1, 1) tag=234886:valid=1:dirty=0:age=17		   <
(1, 1) tag=243103:valid=1:dirty=0:age=16		   <
(2, 2) tag=262142:valid=1:dirty=0:age=15		   <
(2, 2) tag=179627:valid=1:dirty=0:age=14		   <
(2, 2) tag=246179:valid=1:dirty=0:age=13		   <
(2, 2) tag=131331:valid=1:dirty=0:age=8			   <
(3, 3) tag=131069:valid=1:dirty=0:age=10		   <
(3, 3) tag=131332:valid=1:dirty=0:age=9			   <
(3, 3) tag=262139:valid=1:dirty=0:age=8			   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 2835] STORE: (Seq:      214)(Addr: 214745084   <
DL1Cache->access(MemWrite, addr: 2147450848, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147450848, latency: 12)   <
Memory->access(MemWrite, addr: 2147450848, latency: 112)   <
CYCLE: 2835 -> 2835					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=8			   <
(0, 0) tag=131070:valid=1:dirty=0:age=35		   <
(0, 0) tag=130:valid=1:dirty=0:age=9			   <
(0, 0) tag=131:valid=1:dirty=0:age=10			   <
(1, 1) tag=262140:valid=1:dirty=0:age=11		   <
(1, 1) tag=131074:valid=1:dirty=0:age=18		   <
(1, 1) tag=234886:valid=1:dirty=0:age=17		   <
(1, 1) tag=243103:valid=1:dirty=0:age=16		   <
(2, 2) tag=262142:valid=1:dirty=0:age=15		   <
(2, 2) tag=179627:valid=1:dirty=0:age=14		   <
(2, 2) tag=246179:valid=1:dirty=0:age=13		   <
(2, 2) tag=131331:valid=1:dirty=0:age=8			   <
(3, 3) tag=131069:valid=1:dirty=0:age=10		   <
(3, 3) tag=131332:valid=1:dirty=0:age=9			   <
(3, 3) tag=262139:valid=1:dirty=0:age=8			   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2835] JTYPE: (Seq:      217)(Addr: 2137964)(P   <
IL1Cache->access(MemRead, addr: 2118376, latency: 2)	   <
L2Cache->access(MemRead, addr: 2118376, latency: 12)	   <
CYCLE: 2835 -> 2846					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=9			   <
(0, 0) tag=131070:valid=1:dirty=0:age=36		   <
(0, 0) tag=130:valid=1:dirty=0:age=10			   <
(0, 0) tag=131:valid=1:dirty=0:age=11			   <
(1, 1) tag=262140:valid=1:dirty=0:age=12		   <
(1, 1) tag=131074:valid=1:dirty=0:age=19		   <
(1, 1) tag=234886:valid=1:dirty=0:age=18		   <
(1, 1) tag=243103:valid=1:dirty=0:age=17		   <
(2, 2) tag=262142:valid=1:dirty=0:age=16		   <
(2, 2) tag=179627:valid=1:dirty=0:age=15		   <
(2, 2) tag=246179:valid=1:dirty=0:age=14		   <
(2, 2) tag=131331:valid=1:dirty=0:age=9			   <
(3, 3) tag=131069:valid=1:dirty=0:age=11		   <
(3, 3) tag=131332:valid=1:dirty=0:age=10		   <
(3, 3) tag=262139:valid=1:dirty=0:age=9			   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 2847] STORE: (Seq:      215)(Addr: 214745084   <
DL1Cache->access(MemWrite, addr: 2147450844, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147450844, latency: 12)   <
Memory->access(MemWrite, addr: 2147450844, latency: 112)   <
CYCLE: 2847 -> 2847					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=9			   <
(0, 0) tag=131070:valid=1:dirty=0:age=36		   <
(0, 0) tag=130:valid=1:dirty=0:age=10			   <
(0, 0) tag=131:valid=1:dirty=0:age=11			   <
(1, 1) tag=262140:valid=1:dirty=0:age=12		   <
(1, 1) tag=131074:valid=1:dirty=0:age=19		   <
(1, 1) tag=234886:valid=1:dirty=0:age=18		   <
(1, 1) tag=243103:valid=1:dirty=0:age=17		   <
(2, 2) tag=262142:valid=1:dirty=0:age=16		   <
(2, 2) tag=179627:valid=1:dirty=0:age=15		   <
(2, 2) tag=246179:valid=1:dirty=0:age=14		   <
(2, 2) tag=131331:valid=1:dirty=0:age=9			   <
(3, 3) tag=131069:valid=1:dirty=0:age=11		   <
(3, 3) tag=131332:valid=1:dirty=0:age=10		   <
(3, 3) tag=262139:valid=1:dirty=0:age=9			   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2847] LOAD: (Seq:      218)(Addr: 2415935692)   <
IL1Cache->access(MemRead, addr: 2137964, latency: 2)	   <
L2Cache->access(MemRead, addr: 2137964, latency: 12)	   <
CYCLE: 2847 -> 2858					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=10			   <
(0, 0) tag=131070:valid=1:dirty=0:age=37		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=11			   <
(1, 1) tag=262140:valid=1:dirty=0:age=12		   <
(1, 1) tag=131074:valid=1:dirty=0:age=19		   <
(1, 1) tag=234886:valid=1:dirty=0:age=18		   <
(1, 1) tag=243103:valid=1:dirty=0:age=17		   <
(2, 2) tag=262142:valid=1:dirty=0:age=16		   <
(2, 2) tag=179627:valid=1:dirty=0:age=15		   <
(2, 2) tag=246179:valid=1:dirty=0:age=14		   <
(2, 2) tag=131331:valid=1:dirty=0:age=9			   <
(3, 3) tag=131069:valid=1:dirty=0:age=11		   <
(3, 3) tag=131332:valid=1:dirty=0:age=10		   <
(3, 3) tag=262139:valid=1:dirty=0:age=9			   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 2859] STORE: (Seq:      216)(Addr: 214745084   <
DL1Cache->access(MemWrite, addr: 2147450840, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147450840, latency: 12)   <
Memory->access(MemWrite, addr: 2147450840, latency: 112)   <
CYCLE: 2859 -> 2859					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=10			   <
(0, 0) tag=131070:valid=1:dirty=0:age=37		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=11			   <
(1, 1) tag=262140:valid=1:dirty=0:age=12		   <
(1, 1) tag=131074:valid=1:dirty=0:age=19		   <
(1, 1) tag=234886:valid=1:dirty=0:age=18		   <
(1, 1) tag=243103:valid=1:dirty=0:age=17		   <
(2, 2) tag=262142:valid=1:dirty=0:age=16		   <
(2, 2) tag=179627:valid=1:dirty=0:age=15		   <
(2, 2) tag=246179:valid=1:dirty=0:age=14		   <
(2, 2) tag=131331:valid=1:dirty=0:age=9			   <
(3, 3) tag=131069:valid=1:dirty=0:age=11		   <
(3, 3) tag=131332:valid=1:dirty=0:age=10		   <
(3, 3) tag=262139:valid=1:dirty=0:age=9			   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2859] ITYPE: (Seq:      219)(Addr: 4294967264   <
IL1Cache->access(MemRead, addr: 2137968, latency: 2)	   <
L2Cache->access(MemRead, addr: 2137968, latency: 12)	   <
CYCLE: 2859 -> 2870					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=11			   <
(0, 0) tag=131070:valid=1:dirty=0:age=38		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=11			   <
(1, 1) tag=262140:valid=1:dirty=0:age=12		   <
(1, 1) tag=131074:valid=1:dirty=0:age=19		   <
(1, 1) tag=234886:valid=1:dirty=0:age=18		   <
(1, 1) tag=243103:valid=1:dirty=0:age=17		   <
(2, 2) tag=262142:valid=1:dirty=0:age=16		   <
(2, 2) tag=179627:valid=1:dirty=0:age=15		   <
(2, 2) tag=246179:valid=1:dirty=0:age=14		   <
(2, 2) tag=131331:valid=1:dirty=0:age=9			   <
(3, 3) tag=131069:valid=1:dirty=0:age=11		   <
(3, 3) tag=131332:valid=1:dirty=0:age=10		   <
(3, 3) tag=262139:valid=1:dirty=0:age=9			   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2871] STORE: (Seq:      220)(Addr: 2147450808   <
IL1Cache->access(MemRead, addr: 2137972, latency: 2)	   <
L2Cache->access(MemRead, addr: 2137972, latency: 12)	   <
CYCLE: 2871 -> 2882					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=12			   <
(0, 0) tag=131070:valid=1:dirty=0:age=39		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=11			   <
(1, 1) tag=262140:valid=1:dirty=0:age=12		   <
(1, 1) tag=131074:valid=1:dirty=0:age=19		   <
(1, 1) tag=234886:valid=1:dirty=0:age=18		   <
(1, 1) tag=243103:valid=1:dirty=0:age=17		   <
(2, 2) tag=262142:valid=1:dirty=0:age=16		   <
(2, 2) tag=179627:valid=1:dirty=0:age=15		   <
(2, 2) tag=246179:valid=1:dirty=0:age=14		   <
(2, 2) tag=131331:valid=1:dirty=0:age=9			   <
(3, 3) tag=131069:valid=1:dirty=0:age=11		   <
(3, 3) tag=131332:valid=1:dirty=0:age=10		   <
(3, 3) tag=262139:valid=1:dirty=0:age=9			   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 2883] LOAD: (Seq:      218)(Addr: 2415935692   <
DL1Cache->access(MemRead, addr: 2415935692, latency: 2)	   <
L2Cache->access(MemRead, addr: 2415935692, latency: 12)	   <
CYCLE: 2883 -> 2894					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=13			   <
(0, 0) tag=131070:valid=1:dirty=0:age=40		   <
(0, 0) tag=130:valid=1:dirty=0:age=1			   <
(0, 0) tag=131:valid=1:dirty=0:age=12			   <
(1, 1) tag=262140:valid=1:dirty=0:age=13		   <
(1, 1) tag=131074:valid=1:dirty=0:age=20		   <
(1, 1) tag=234886:valid=1:dirty=0:age=19		   <
(1, 1) tag=243103:valid=1:dirty=0:age=18		   <
(2, 2) tag=262142:valid=1:dirty=0:age=17		   <
(2, 2) tag=179627:valid=1:dirty=0:age=16		   <
(2, 2) tag=246179:valid=1:dirty=0:age=15		   <
(2, 2) tag=131331:valid=1:dirty=0:age=10		   <
(3, 3) tag=131069:valid=1:dirty=0:age=12		   <
(3, 3) tag=131332:valid=1:dirty=0:age=11		   <
(3, 3) tag=262139:valid=1:dirty=0:age=10		   <
(3, 3) tag=129:valid=1:dirty=0:age=1			   <
(4, 4) tag=147457:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2894] STORE: (Seq:      221)(Addr: 2147450804   <
IL1Cache->access(MemRead, addr: 2137976, latency: 2)	   <
L2Cache->access(MemRead, addr: 2137976, latency: 12)	   <
CYCLE: 2894 -> 2905					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=14			   <
(0, 0) tag=131070:valid=1:dirty=0:age=41		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=12			   <
(1, 1) tag=262140:valid=1:dirty=0:age=13		   <
(1, 1) tag=131074:valid=1:dirty=0:age=20		   <
(1, 1) tag=234886:valid=1:dirty=0:age=19		   <
(1, 1) tag=243103:valid=1:dirty=0:age=18		   <
(2, 2) tag=262142:valid=1:dirty=0:age=17		   <
(2, 2) tag=179627:valid=1:dirty=0:age=16		   <
(2, 2) tag=246179:valid=1:dirty=0:age=15		   <
(2, 2) tag=131331:valid=1:dirty=0:age=10		   <
(3, 3) tag=131069:valid=1:dirty=0:age=12		   <
(3, 3) tag=131332:valid=1:dirty=0:age=11		   <
(3, 3) tag=262139:valid=1:dirty=0:age=10		   <
(3, 3) tag=129:valid=1:dirty=0:age=1			   <
(4, 4) tag=147457:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2906] STORE: (Seq:      222)(Addr: 2147450800   <
IL1Cache->access(MemRead, addr: 2137980, latency: 2)	   <
L2Cache->access(MemRead, addr: 2137980, latency: 12)	   <
CYCLE: 2906 -> 2917					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=15			   <
(0, 0) tag=131070:valid=1:dirty=0:age=42		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=12			   <
(1, 1) tag=262140:valid=1:dirty=0:age=13		   <
(1, 1) tag=131074:valid=1:dirty=0:age=20		   <
(1, 1) tag=234886:valid=1:dirty=0:age=19		   <
(1, 1) tag=243103:valid=1:dirty=0:age=18		   <
(2, 2) tag=262142:valid=1:dirty=0:age=17		   <
(2, 2) tag=179627:valid=1:dirty=0:age=16		   <
(2, 2) tag=246179:valid=1:dirty=0:age=15		   <
(2, 2) tag=131331:valid=1:dirty=0:age=10		   <
(3, 3) tag=131069:valid=1:dirty=0:age=12		   <
(3, 3) tag=131332:valid=1:dirty=0:age=11		   <
(3, 3) tag=262139:valid=1:dirty=0:age=10		   <
(3, 3) tag=129:valid=1:dirty=0:age=1			   <
(4, 4) tag=147457:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 2918] STORE: (Seq:      220)(Addr: 214745080   <
DL1Cache->access(MemWrite, addr: 2147450808, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147450808, latency: 12)   <
Memory->access(MemWrite, addr: 2147450808, latency: 112)   <
CYCLE: 2918 -> 2918					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=15			   <
(0, 0) tag=131070:valid=1:dirty=0:age=42		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=12			   <
(1, 1) tag=262140:valid=1:dirty=0:age=13		   <
(1, 1) tag=131074:valid=1:dirty=0:age=20		   <
(1, 1) tag=234886:valid=1:dirty=0:age=19		   <
(1, 1) tag=243103:valid=1:dirty=0:age=18		   <
(2, 2) tag=262142:valid=1:dirty=0:age=17		   <
(2, 2) tag=179627:valid=1:dirty=0:age=16		   <
(2, 2) tag=246179:valid=1:dirty=0:age=15		   <
(2, 2) tag=131331:valid=1:dirty=0:age=10		   <
(3, 3) tag=131069:valid=1:dirty=0:age=12		   <
(3, 3) tag=131332:valid=1:dirty=0:age=11		   <
(3, 3) tag=262139:valid=1:dirty=0:age=10		   <
(3, 3) tag=129:valid=1:dirty=0:age=1			   <
(4, 4) tag=147457:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2918] BRANCH: (Seq:      223)(Addr: 2138104)(   <
IL1Cache->access(MemRead, addr: 2137984, latency: 2)	   <
L2Cache->access(MemRead, addr: 2137984, latency: 12)	   <
CYCLE: 2918 -> 2929					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=16			   <
(0, 0) tag=131070:valid=1:dirty=0:age=43		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=12			   <
(1, 1) tag=262140:valid=1:dirty=0:age=13		   <
(1, 1) tag=131074:valid=1:dirty=0:age=20		   <
(1, 1) tag=234886:valid=1:dirty=0:age=19		   <
(1, 1) tag=243103:valid=1:dirty=0:age=18		   <
(2, 2) tag=262142:valid=1:dirty=0:age=17		   <
(2, 2) tag=179627:valid=1:dirty=0:age=16		   <
(2, 2) tag=246179:valid=1:dirty=0:age=15		   <
(2, 2) tag=131331:valid=1:dirty=0:age=10		   <
(3, 3) tag=131069:valid=1:dirty=0:age=12		   <
(3, 3) tag=131332:valid=1:dirty=0:age=11		   <
(3, 3) tag=262139:valid=1:dirty=0:age=10		   <
(3, 3) tag=129:valid=1:dirty=0:age=1			   <
(4, 4) tag=147457:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 2930] STORE: (Seq:      221)(Addr: 214745080   <
DL1Cache->access(MemWrite, addr: 2147450804, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147450804, latency: 12)   <
Memory->access(MemWrite, addr: 2147450804, latency: 112)   <
CYCLE: 2930 -> 2930					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=16			   <
(0, 0) tag=131070:valid=1:dirty=0:age=43		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=12			   <
(1, 1) tag=262140:valid=1:dirty=0:age=13		   <
(1, 1) tag=131074:valid=1:dirty=0:age=20		   <
(1, 1) tag=234886:valid=1:dirty=0:age=19		   <
(1, 1) tag=243103:valid=1:dirty=0:age=18		   <
(2, 2) tag=262142:valid=1:dirty=0:age=17		   <
(2, 2) tag=179627:valid=1:dirty=0:age=16		   <
(2, 2) tag=246179:valid=1:dirty=0:age=15		   <
(2, 2) tag=131331:valid=1:dirty=0:age=10		   <
(3, 3) tag=131069:valid=1:dirty=0:age=12		   <
(3, 3) tag=131332:valid=1:dirty=0:age=11		   <
(3, 3) tag=262139:valid=1:dirty=0:age=10		   <
(3, 3) tag=129:valid=1:dirty=0:age=1			   <
(4, 4) tag=147457:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2930] ITYPE: (Seq:      224)(Addr: 1)(PC: 213   <
IL1Cache->access(MemRead, addr: 2137988, latency: 2)	   <
L2Cache->access(MemRead, addr: 2137988, latency: 12)	   <
CYCLE: 2930 -> 2941					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=17			   <
(0, 0) tag=131070:valid=1:dirty=0:age=44		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=12			   <
(1, 1) tag=262140:valid=1:dirty=0:age=13		   <
(1, 1) tag=131074:valid=1:dirty=0:age=20		   <
(1, 1) tag=234886:valid=1:dirty=0:age=19		   <
(1, 1) tag=243103:valid=1:dirty=0:age=18		   <
(2, 2) tag=262142:valid=1:dirty=0:age=17		   <
(2, 2) tag=179627:valid=1:dirty=0:age=16		   <
(2, 2) tag=246179:valid=1:dirty=0:age=15		   <
(2, 2) tag=131331:valid=1:dirty=0:age=10		   <
(3, 3) tag=131069:valid=1:dirty=0:age=12		   <
(3, 3) tag=131332:valid=1:dirty=0:age=11		   <
(3, 3) tag=262139:valid=1:dirty=0:age=10		   <
(3, 3) tag=129:valid=1:dirty=0:age=1			   <
(4, 4) tag=147457:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 2942] STORE: (Seq:      222)(Addr: 214745080   <
DL1Cache->access(MemWrite, addr: 2147450800, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147450800, latency: 12)   <
Memory->access(MemWrite, addr: 2147450800, latency: 112)   <
CYCLE: 2942 -> 2942					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=17			   <
(0, 0) tag=131070:valid=1:dirty=0:age=44		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=12			   <
(1, 1) tag=262140:valid=1:dirty=0:age=13		   <
(1, 1) tag=131074:valid=1:dirty=0:age=20		   <
(1, 1) tag=234886:valid=1:dirty=0:age=19		   <
(1, 1) tag=243103:valid=1:dirty=0:age=18		   <
(2, 2) tag=262142:valid=1:dirty=0:age=17		   <
(2, 2) tag=179627:valid=1:dirty=0:age=16		   <
(2, 2) tag=246179:valid=1:dirty=0:age=15		   <
(2, 2) tag=131331:valid=1:dirty=0:age=10		   <
(3, 3) tag=131069:valid=1:dirty=0:age=12		   <
(3, 3) tag=131332:valid=1:dirty=0:age=11		   <
(3, 3) tag=262139:valid=1:dirty=0:age=10		   <
(3, 3) tag=129:valid=1:dirty=0:age=1			   <
(4, 4) tag=147457:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2942] STORE: (Seq:      225)(Addr: 268453952)   <
IL1Cache->access(MemRead, addr: 2137992, latency: 2)	   <
L2Cache->access(MemRead, addr: 2137992, latency: 12)	   <
CYCLE: 2942 -> 2953					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=18			   <
(0, 0) tag=131070:valid=1:dirty=0:age=45		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=12			   <
(1, 1) tag=262140:valid=1:dirty=0:age=13		   <
(1, 1) tag=131074:valid=1:dirty=0:age=20		   <
(1, 1) tag=234886:valid=1:dirty=0:age=19		   <
(1, 1) tag=243103:valid=1:dirty=0:age=18		   <
(2, 2) tag=262142:valid=1:dirty=0:age=17		   <
(2, 2) tag=179627:valid=1:dirty=0:age=16		   <
(2, 2) tag=246179:valid=1:dirty=0:age=15		   <
(2, 2) tag=131331:valid=1:dirty=0:age=10		   <
(3, 3) tag=131069:valid=1:dirty=0:age=12		   <
(3, 3) tag=131332:valid=1:dirty=0:age=11		   <
(3, 3) tag=262139:valid=1:dirty=0:age=10		   <
(3, 3) tag=129:valid=1:dirty=0:age=1			   <
(4, 4) tag=147457:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2954] ITYPE: (Seq:      226)(Addr: 4096)(PC:    <
IL1Cache->access(MemRead, addr: 2137996, latency: 2)	   <
L2Cache->access(MemRead, addr: 2137996, latency: 12)	   <
CYCLE: 2954 -> 2965					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=19			   <
(0, 0) tag=131070:valid=1:dirty=0:age=46		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=12			   <
(1, 1) tag=262140:valid=1:dirty=0:age=13		   <
(1, 1) tag=131074:valid=1:dirty=0:age=20		   <
(1, 1) tag=234886:valid=1:dirty=0:age=19		   <
(1, 1) tag=243103:valid=1:dirty=0:age=18		   <
(2, 2) tag=262142:valid=1:dirty=0:age=17		   <
(2, 2) tag=179627:valid=1:dirty=0:age=16		   <
(2, 2) tag=246179:valid=1:dirty=0:age=15		   <
(2, 2) tag=131331:valid=1:dirty=0:age=10		   <
(3, 3) tag=131069:valid=1:dirty=0:age=12		   <
(3, 3) tag=131332:valid=1:dirty=0:age=11		   <
(3, 3) tag=262139:valid=1:dirty=0:age=10		   <
(3, 3) tag=129:valid=1:dirty=0:age=1			   <
(4, 4) tag=147457:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2966] LOAD: (Seq:      227)(Addr: 536870912)(   <
IL1Cache->access(MemRead, addr: 2138000, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138000, latency: 12)	   <
CYCLE: 2966 -> 2977					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=20			   <
(0, 0) tag=131070:valid=1:dirty=0:age=47		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=12			   <
(1, 1) tag=262140:valid=1:dirty=0:age=13		   <
(1, 1) tag=131074:valid=1:dirty=0:age=20		   <
(1, 1) tag=234886:valid=1:dirty=0:age=19		   <
(1, 1) tag=243103:valid=1:dirty=0:age=18		   <
(2, 2) tag=262142:valid=1:dirty=0:age=17		   <
(2, 2) tag=179627:valid=1:dirty=0:age=16		   <
(2, 2) tag=246179:valid=1:dirty=0:age=15		   <
(2, 2) tag=131331:valid=1:dirty=0:age=10		   <
(3, 3) tag=131069:valid=1:dirty=0:age=12		   <
(3, 3) tag=131332:valid=1:dirty=0:age=11		   <
(3, 3) tag=262139:valid=1:dirty=0:age=10		   <
(3, 3) tag=129:valid=1:dirty=0:age=1			   <
(4, 4) tag=147457:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 2978] STORE: (Seq:      225)(Addr: 268453952   <
DL1Cache->access(MemWrite, addr: 268453952, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268453952, latency: 12)	   <
Memory->access(MemWrite, addr: 268453952, latency: 112)	   <
CYCLE: 2978 -> 2978					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=20			   <
(0, 0) tag=131070:valid=1:dirty=0:age=47		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=12			   <
(1, 1) tag=262140:valid=1:dirty=0:age=13		   <
(1, 1) tag=131074:valid=1:dirty=0:age=20		   <
(1, 1) tag=234886:valid=1:dirty=0:age=19		   <
(1, 1) tag=243103:valid=1:dirty=0:age=18		   <
(2, 2) tag=262142:valid=1:dirty=0:age=17		   <
(2, 2) tag=179627:valid=1:dirty=0:age=16		   <
(2, 2) tag=246179:valid=1:dirty=0:age=15		   <
(2, 2) tag=131331:valid=1:dirty=0:age=10		   <
(3, 3) tag=131069:valid=1:dirty=0:age=12		   <
(3, 3) tag=131332:valid=1:dirty=0:age=11		   <
(3, 3) tag=262139:valid=1:dirty=0:age=10		   <
(3, 3) tag=129:valid=1:dirty=0:age=1			   <
(4, 4) tag=147457:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2978] ITYPE: (Seq:      228)(Addr: 4294967295   <
IL1Cache->access(MemRead, addr: 2138004, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138004, latency: 12)	   <
CYCLE: 2978 -> 2989					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=21			   <
(0, 0) tag=131070:valid=1:dirty=0:age=48		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=12			   <
(1, 1) tag=262140:valid=1:dirty=0:age=13		   <
(1, 1) tag=131074:valid=1:dirty=0:age=20		   <
(1, 1) tag=234886:valid=1:dirty=0:age=19		   <
(1, 1) tag=243103:valid=1:dirty=0:age=18		   <
(2, 2) tag=262142:valid=1:dirty=0:age=17		   <
(2, 2) tag=179627:valid=1:dirty=0:age=16		   <
(2, 2) tag=246179:valid=1:dirty=0:age=15		   <
(2, 2) tag=131331:valid=1:dirty=0:age=10		   <
(3, 3) tag=131069:valid=1:dirty=0:age=12		   <
(3, 3) tag=131332:valid=1:dirty=0:age=11		   <
(3, 3) tag=262139:valid=1:dirty=0:age=10		   <
(3, 3) tag=129:valid=1:dirty=0:age=1			   <
(4, 4) tag=147457:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 2990] BRANCH: (Seq:      229)(Addr: 2138048)(   <
IL1Cache->access(MemRead, addr: 2138008, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138008, latency: 12)	   <
CYCLE: 2990 -> 3001					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=22			   <
(0, 0) tag=131070:valid=1:dirty=0:age=49		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=12			   <
(1, 1) tag=262140:valid=1:dirty=0:age=13		   <
(1, 1) tag=131074:valid=1:dirty=0:age=20		   <
(1, 1) tag=234886:valid=1:dirty=0:age=19		   <
(1, 1) tag=243103:valid=1:dirty=0:age=18		   <
(2, 2) tag=262142:valid=1:dirty=0:age=17		   <
(2, 2) tag=179627:valid=1:dirty=0:age=16		   <
(2, 2) tag=246179:valid=1:dirty=0:age=15		   <
(2, 2) tag=131331:valid=1:dirty=0:age=10		   <
(3, 3) tag=131069:valid=1:dirty=0:age=12		   <
(3, 3) tag=131332:valid=1:dirty=0:age=11		   <
(3, 3) tag=262139:valid=1:dirty=0:age=10		   <
(3, 3) tag=129:valid=1:dirty=0:age=1			   <
(4, 4) tag=147457:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 3002] LOAD: (Seq:      227)(Addr: 536870912)   <
DL1Cache->access(MemRead, addr: 536870912, latency: 2)	   <
L2Cache->access(MemRead, addr: 536870912, latency: 12)	   <
CYCLE: 3002 -> 3013					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=23			   <
(0, 0) tag=131070:valid=1:dirty=0:age=50		   <
(0, 0) tag=130:valid=1:dirty=0:age=1			   <
(0, 0) tag=131:valid=1:dirty=0:age=13			   <
(1, 1) tag=262140:valid=1:dirty=0:age=14		   <
(1, 1) tag=131074:valid=1:dirty=0:age=21		   <
(1, 1) tag=234886:valid=1:dirty=0:age=20		   <
(1, 1) tag=243103:valid=1:dirty=0:age=19		   <
(2, 2) tag=262142:valid=1:dirty=0:age=18		   <
(2, 2) tag=179627:valid=1:dirty=0:age=17		   <
(2, 2) tag=246179:valid=1:dirty=0:age=16		   <
(2, 2) tag=131331:valid=1:dirty=0:age=11		   <
(3, 3) tag=131069:valid=1:dirty=0:age=13		   <
(3, 3) tag=131332:valid=1:dirty=0:age=12		   <
(3, 3) tag=262139:valid=1:dirty=0:age=11		   <
(3, 3) tag=129:valid=1:dirty=0:age=2			   <
(4, 4) tag=147457:valid=1:dirty=0:age=1			   <
(4, 4) tag=32768:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3013] RTYPE: (Seq:      230)(Addr: 0)(PC: 213   <
IL1Cache->access(MemRead, addr: 2138048, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138048, latency: 12)	   <
CYCLE: 3013 -> 3024					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=24			   <
(0, 0) tag=131070:valid=1:dirty=0:age=51		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=13			   <
(1, 1) tag=262140:valid=1:dirty=0:age=14		   <
(1, 1) tag=131074:valid=1:dirty=0:age=21		   <
(1, 1) tag=234886:valid=1:dirty=0:age=20		   <
(1, 1) tag=243103:valid=1:dirty=0:age=19		   <
(2, 2) tag=262142:valid=1:dirty=0:age=18		   <
(2, 2) tag=179627:valid=1:dirty=0:age=17		   <
(2, 2) tag=246179:valid=1:dirty=0:age=16		   <
(2, 2) tag=131331:valid=1:dirty=0:age=11		   <
(3, 3) tag=131069:valid=1:dirty=0:age=13		   <
(3, 3) tag=131332:valid=1:dirty=0:age=12		   <
(3, 3) tag=262139:valid=1:dirty=0:age=11		   <
(3, 3) tag=129:valid=1:dirty=0:age=2			   <
(4, 4) tag=147457:valid=1:dirty=0:age=1			   <
(4, 4) tag=32768:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3025] BRANCH: (Seq:      231)(Addr: 2138092)(   <
IL1Cache->access(MemRead, addr: 2138052, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138052, latency: 12)	   <
CYCLE: 3025 -> 3036					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=25			   <
(0, 0) tag=131070:valid=1:dirty=0:age=52		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=13			   <
(1, 1) tag=262140:valid=1:dirty=0:age=14		   <
(1, 1) tag=131074:valid=1:dirty=0:age=21		   <
(1, 1) tag=234886:valid=1:dirty=0:age=20		   <
(1, 1) tag=243103:valid=1:dirty=0:age=19		   <
(2, 2) tag=262142:valid=1:dirty=0:age=18		   <
(2, 2) tag=179627:valid=1:dirty=0:age=17		   <
(2, 2) tag=246179:valid=1:dirty=0:age=16		   <
(2, 2) tag=131331:valid=1:dirty=0:age=11		   <
(3, 3) tag=131069:valid=1:dirty=0:age=13		   <
(3, 3) tag=131332:valid=1:dirty=0:age=12		   <
(3, 3) tag=262139:valid=1:dirty=0:age=11		   <
(3, 3) tag=129:valid=1:dirty=0:age=2			   <
(4, 4) tag=147457:valid=1:dirty=0:age=1			   <
(4, 4) tag=32768:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3037] ITYPE: (Seq:      232)(Addr: 65)(PC: 21   <
IL1Cache->access(MemRead, addr: 2138092, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138092, latency: 12)	   <
CYCLE: 3037 -> 3048					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=26			   <
(0, 0) tag=131070:valid=1:dirty=0:age=53		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=13			   <
(1, 1) tag=262140:valid=1:dirty=0:age=14		   <
(1, 1) tag=131074:valid=1:dirty=0:age=21		   <
(1, 1) tag=234886:valid=1:dirty=0:age=20		   <
(1, 1) tag=243103:valid=1:dirty=0:age=19		   <
(2, 2) tag=262142:valid=1:dirty=0:age=18		   <
(2, 2) tag=179627:valid=1:dirty=0:age=17		   <
(2, 2) tag=246179:valid=1:dirty=0:age=16		   <
(2, 2) tag=131331:valid=1:dirty=0:age=11		   <
(3, 3) tag=131069:valid=1:dirty=0:age=13		   <
(3, 3) tag=131332:valid=1:dirty=0:age=12		   <
(3, 3) tag=262139:valid=1:dirty=0:age=11		   <
(3, 3) tag=129:valid=1:dirty=0:age=2			   <
(4, 4) tag=147457:valid=1:dirty=0:age=1			   <
(4, 4) tag=32768:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3049] ITYPE: (Seq:      233)(Addr: 15664)(PC:   <
IL1Cache->access(MemRead, addr: 2138096, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138096, latency: 12)	   <
CYCLE: 3049 -> 3060					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=27			   <
(0, 0) tag=131070:valid=1:dirty=0:age=54		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=13			   <
(1, 1) tag=262140:valid=1:dirty=0:age=14		   <
(1, 1) tag=131074:valid=1:dirty=0:age=21		   <
(1, 1) tag=234886:valid=1:dirty=0:age=20		   <
(1, 1) tag=243103:valid=1:dirty=0:age=19		   <
(2, 2) tag=262142:valid=1:dirty=0:age=18		   <
(2, 2) tag=179627:valid=1:dirty=0:age=17		   <
(2, 2) tag=246179:valid=1:dirty=0:age=16		   <
(2, 2) tag=131331:valid=1:dirty=0:age=11		   <
(3, 3) tag=131069:valid=1:dirty=0:age=13		   <
(3, 3) tag=131332:valid=1:dirty=0:age=12		   <
(3, 3) tag=262139:valid=1:dirty=0:age=11		   <
(3, 3) tag=129:valid=1:dirty=0:age=2			   <
(4, 4) tag=147457:valid=1:dirty=0:age=1			   <
(4, 4) tag=32768:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3061] JTYPE: (Seq:      234)(Addr: 2149480)(P   <
IL1Cache->access(MemRead, addr: 2138100, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138100, latency: 12)	   <
CYCLE: 3061 -> 3072					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=28			   <
(0, 0) tag=131070:valid=1:dirty=0:age=55		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=13			   <
(1, 1) tag=262140:valid=1:dirty=0:age=14		   <
(1, 1) tag=131074:valid=1:dirty=0:age=21		   <
(1, 1) tag=234886:valid=1:dirty=0:age=20		   <
(1, 1) tag=243103:valid=1:dirty=0:age=19		   <
(2, 2) tag=262142:valid=1:dirty=0:age=18		   <
(2, 2) tag=179627:valid=1:dirty=0:age=17		   <
(2, 2) tag=246179:valid=1:dirty=0:age=16		   <
(2, 2) tag=131331:valid=1:dirty=0:age=11		   <
(3, 3) tag=131069:valid=1:dirty=0:age=13		   <
(3, 3) tag=131332:valid=1:dirty=0:age=12		   <
(3, 3) tag=262139:valid=1:dirty=0:age=11		   <
(3, 3) tag=129:valid=1:dirty=0:age=2			   <
(4, 4) tag=147457:valid=1:dirty=0:age=1			   <
(4, 4) tag=32768:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3073] ITYPE: (Seq:      235)(Addr: 4294967272   <
IL1Cache->access(MemRead, addr: 2149480, latency: 2)	   <
L2Cache->access(MemRead, addr: 2149480, latency: 12)	   <
CYCLE: 3073 -> 3084					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=29			   <
(0, 0) tag=131070:valid=1:dirty=0:age=56		   <
(0, 0) tag=130:valid=1:dirty=0:age=1			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=14		   <
(1, 1) tag=131074:valid=1:dirty=0:age=21		   <
(1, 1) tag=234886:valid=1:dirty=0:age=20		   <
(1, 1) tag=243103:valid=1:dirty=0:age=19		   <
(2, 2) tag=262142:valid=1:dirty=0:age=18		   <
(2, 2) tag=179627:valid=1:dirty=0:age=17		   <
(2, 2) tag=246179:valid=1:dirty=0:age=16		   <
(2, 2) tag=131331:valid=1:dirty=0:age=11		   <
(3, 3) tag=131069:valid=1:dirty=0:age=13		   <
(3, 3) tag=131332:valid=1:dirty=0:age=12		   <
(3, 3) tag=262139:valid=1:dirty=0:age=11		   <
(3, 3) tag=129:valid=1:dirty=0:age=2			   <
(4, 4) tag=147457:valid=1:dirty=0:age=1			   <
(4, 4) tag=32768:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3085] STORE: (Seq:      236)(Addr: 2147450776   <
IL1Cache->access(MemRead, addr: 2149484, latency: 2)	   <
L2Cache->access(MemRead, addr: 2149484, latency: 12)	   <
CYCLE: 3085 -> 3096					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=30			   <
(0, 0) tag=131070:valid=1:dirty=0:age=57		   <
(0, 0) tag=130:valid=1:dirty=0:age=2			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=14		   <
(1, 1) tag=131074:valid=1:dirty=0:age=21		   <
(1, 1) tag=234886:valid=1:dirty=0:age=20		   <
(1, 1) tag=243103:valid=1:dirty=0:age=19		   <
(2, 2) tag=262142:valid=1:dirty=0:age=18		   <
(2, 2) tag=179627:valid=1:dirty=0:age=17		   <
(2, 2) tag=246179:valid=1:dirty=0:age=16		   <
(2, 2) tag=131331:valid=1:dirty=0:age=11		   <
(3, 3) tag=131069:valid=1:dirty=0:age=13		   <
(3, 3) tag=131332:valid=1:dirty=0:age=12		   <
(3, 3) tag=262139:valid=1:dirty=0:age=11		   <
(3, 3) tag=129:valid=1:dirty=0:age=2			   <
(4, 4) tag=147457:valid=1:dirty=0:age=1			   <
(4, 4) tag=32768:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3097] RTYPE: (Seq:      237)(Addr: 0)(PC: 214   <
IL1Cache->access(MemRead, addr: 2149488, latency: 2)	   <
L2Cache->access(MemRead, addr: 2149488, latency: 12)	   <
CYCLE: 3097 -> 3108					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=31			   <
(0, 0) tag=131070:valid=1:dirty=0:age=58		   <
(0, 0) tag=130:valid=1:dirty=0:age=3			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=14		   <
(1, 1) tag=131074:valid=1:dirty=0:age=21		   <
(1, 1) tag=234886:valid=1:dirty=0:age=20		   <
(1, 1) tag=243103:valid=1:dirty=0:age=19		   <
(2, 2) tag=262142:valid=1:dirty=0:age=18		   <
(2, 2) tag=179627:valid=1:dirty=0:age=17		   <
(2, 2) tag=246179:valid=1:dirty=0:age=16		   <
(2, 2) tag=131331:valid=1:dirty=0:age=11		   <
(3, 3) tag=131069:valid=1:dirty=0:age=13		   <
(3, 3) tag=131332:valid=1:dirty=0:age=12		   <
(3, 3) tag=262139:valid=1:dirty=0:age=11		   <
(3, 3) tag=129:valid=1:dirty=0:age=2			   <
(4, 4) tag=147457:valid=1:dirty=0:age=1			   <
(4, 4) tag=32768:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3109] STORE: (Seq:      238)(Addr: 2147450780   <
IL1Cache->access(MemRead, addr: 2149492, latency: 2)	   <
L2Cache->access(MemRead, addr: 2149492, latency: 12)	   <
CYCLE: 3109 -> 3120					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=32			   <
(0, 0) tag=131070:valid=1:dirty=0:age=59		   <
(0, 0) tag=130:valid=1:dirty=0:age=4			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=14		   <
(1, 1) tag=131074:valid=1:dirty=0:age=21		   <
(1, 1) tag=234886:valid=1:dirty=0:age=20		   <
(1, 1) tag=243103:valid=1:dirty=0:age=19		   <
(2, 2) tag=262142:valid=1:dirty=0:age=18		   <
(2, 2) tag=179627:valid=1:dirty=0:age=17		   <
(2, 2) tag=246179:valid=1:dirty=0:age=16		   <
(2, 2) tag=131331:valid=1:dirty=0:age=11		   <
(3, 3) tag=131069:valid=1:dirty=0:age=13		   <
(3, 3) tag=131332:valid=1:dirty=0:age=12		   <
(3, 3) tag=262139:valid=1:dirty=0:age=11		   <
(3, 3) tag=129:valid=1:dirty=0:age=2			   <
(4, 4) tag=147457:valid=1:dirty=0:age=1			   <
(4, 4) tag=32768:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 3121] STORE: (Seq:      236)(Addr: 214745077   <
DL1Cache->access(MemWrite, addr: 2147450776, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147450776, latency: 12)   <
Memory->access(MemWrite, addr: 2147450776, latency: 112)   <
CYCLE: 3121 -> 3121					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=32			   <
(0, 0) tag=131070:valid=1:dirty=0:age=59		   <
(0, 0) tag=130:valid=1:dirty=0:age=4			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=14		   <
(1, 1) tag=131074:valid=1:dirty=0:age=21		   <
(1, 1) tag=234886:valid=1:dirty=0:age=20		   <
(1, 1) tag=243103:valid=1:dirty=0:age=19		   <
(2, 2) tag=262142:valid=1:dirty=0:age=18		   <
(2, 2) tag=179627:valid=1:dirty=0:age=17		   <
(2, 2) tag=246179:valid=1:dirty=0:age=16		   <
(2, 2) tag=131331:valid=1:dirty=0:age=11		   <
(3, 3) tag=131069:valid=1:dirty=0:age=13		   <
(3, 3) tag=131332:valid=1:dirty=0:age=12		   <
(3, 3) tag=262139:valid=1:dirty=0:age=11		   <
(3, 3) tag=129:valid=1:dirty=0:age=2			   <
(4, 4) tag=147457:valid=1:dirty=0:age=1			   <
(4, 4) tag=32768:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3121] JTYPE: (Seq:      239)(Addr: 2149548)(P   <
IL1Cache->access(MemRead, addr: 2149496, latency: 2)	   <
L2Cache->access(MemRead, addr: 2149496, latency: 12)	   <
CYCLE: 3121 -> 3132					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=33			   <
(0, 0) tag=131070:valid=1:dirty=0:age=60		   <
(0, 0) tag=130:valid=1:dirty=0:age=5			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=14		   <
(1, 1) tag=131074:valid=1:dirty=0:age=21		   <
(1, 1) tag=234886:valid=1:dirty=0:age=20		   <
(1, 1) tag=243103:valid=1:dirty=0:age=19		   <
(2, 2) tag=262142:valid=1:dirty=0:age=18		   <
(2, 2) tag=179627:valid=1:dirty=0:age=17		   <
(2, 2) tag=246179:valid=1:dirty=0:age=16		   <
(2, 2) tag=131331:valid=1:dirty=0:age=11		   <
(3, 3) tag=131069:valid=1:dirty=0:age=13		   <
(3, 3) tag=131332:valid=1:dirty=0:age=12		   <
(3, 3) tag=262139:valid=1:dirty=0:age=11		   <
(3, 3) tag=129:valid=1:dirty=0:age=2			   <
(4, 4) tag=147457:valid=1:dirty=0:age=1			   <
(4, 4) tag=32768:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3133] LOAD: (Seq:      240)(Addr: 2432811264)   <
IL1Cache->access(MemRead, addr: 2149548, latency: 2)	   <
L2Cache->access(MemRead, addr: 2149548, latency: 12)	   <
CYCLE: 3133 -> 3144					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=34			   <
(0, 0) tag=131070:valid=1:dirty=0:age=61		   <
(0, 0) tag=130:valid=1:dirty=0:age=6			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=14		   <
(1, 1) tag=131074:valid=1:dirty=0:age=21		   <
(1, 1) tag=234886:valid=1:dirty=0:age=20		   <
(1, 1) tag=243103:valid=1:dirty=0:age=19		   <
(2, 2) tag=262142:valid=1:dirty=0:age=18		   <
(2, 2) tag=179627:valid=1:dirty=0:age=17		   <
(2, 2) tag=246179:valid=1:dirty=0:age=16		   <
(2, 2) tag=131331:valid=1:dirty=0:age=11		   <
(3, 3) tag=131069:valid=1:dirty=0:age=13		   <
(3, 3) tag=131332:valid=1:dirty=0:age=12		   <
(3, 3) tag=262139:valid=1:dirty=0:age=11		   <
(3, 3) tag=129:valid=1:dirty=0:age=2			   <
(4, 4) tag=147457:valid=1:dirty=0:age=1			   <
(4, 4) tag=32768:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 3145] STORE: (Seq:      238)(Addr: 214745078   <
DL1Cache->access(MemWrite, addr: 2147450780, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147450780, latency: 12)   <
Memory->access(MemWrite, addr: 2147450780, latency: 112)   <
CYCLE: 3145 -> 3145					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=34			   <
(0, 0) tag=131070:valid=1:dirty=0:age=61		   <
(0, 0) tag=130:valid=1:dirty=0:age=6			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=14		   <
(1, 1) tag=131074:valid=1:dirty=0:age=21		   <
(1, 1) tag=234886:valid=1:dirty=0:age=20		   <
(1, 1) tag=243103:valid=1:dirty=0:age=19		   <
(2, 2) tag=262142:valid=1:dirty=0:age=18		   <
(2, 2) tag=179627:valid=1:dirty=0:age=17		   <
(2, 2) tag=246179:valid=1:dirty=0:age=16		   <
(2, 2) tag=131331:valid=1:dirty=0:age=11		   <
(3, 3) tag=131069:valid=1:dirty=0:age=13		   <
(3, 3) tag=131332:valid=1:dirty=0:age=12		   <
(3, 3) tag=262139:valid=1:dirty=0:age=11		   <
(3, 3) tag=129:valid=1:dirty=0:age=2			   <
(4, 4) tag=147457:valid=1:dirty=0:age=1			   <
(4, 4) tag=32768:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3145] ITYPE: (Seq:      241)(Addr: 4294967264   <
IL1Cache->access(MemRead, addr: 2149552, latency: 2)	   <
L2Cache->access(MemRead, addr: 2149552, latency: 12)	   <
CYCLE: 3145 -> 3156					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=35			   <
(0, 0) tag=131070:valid=1:dirty=0:age=62		   <
(0, 0) tag=130:valid=1:dirty=0:age=7			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=14		   <
(1, 1) tag=131074:valid=1:dirty=0:age=21		   <
(1, 1) tag=234886:valid=1:dirty=0:age=20		   <
(1, 1) tag=243103:valid=1:dirty=0:age=19		   <
(2, 2) tag=262142:valid=1:dirty=0:age=18		   <
(2, 2) tag=179627:valid=1:dirty=0:age=17		   <
(2, 2) tag=246179:valid=1:dirty=0:age=16		   <
(2, 2) tag=131331:valid=1:dirty=0:age=11		   <
(3, 3) tag=131069:valid=1:dirty=0:age=13		   <
(3, 3) tag=131332:valid=1:dirty=0:age=12		   <
(3, 3) tag=262139:valid=1:dirty=0:age=11		   <
(3, 3) tag=129:valid=1:dirty=0:age=2			   <
(4, 4) tag=147457:valid=1:dirty=0:age=1			   <
(4, 4) tag=32768:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3157] STORE: (Seq:      242)(Addr: 2147450752   <
IL1Cache->access(MemRead, addr: 2149556, latency: 2)	   <
L2Cache->access(MemRead, addr: 2149556, latency: 12)	   <
CYCLE: 3157 -> 3168					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=36			   <
(0, 0) tag=131070:valid=1:dirty=0:age=63		   <
(0, 0) tag=130:valid=1:dirty=0:age=8			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=14		   <
(1, 1) tag=131074:valid=1:dirty=0:age=21		   <
(1, 1) tag=234886:valid=1:dirty=0:age=20		   <
(1, 1) tag=243103:valid=1:dirty=0:age=19		   <
(2, 2) tag=262142:valid=1:dirty=0:age=18		   <
(2, 2) tag=179627:valid=1:dirty=0:age=17		   <
(2, 2) tag=246179:valid=1:dirty=0:age=16		   <
(2, 2) tag=131331:valid=1:dirty=0:age=11		   <
(3, 3) tag=131069:valid=1:dirty=0:age=13		   <
(3, 3) tag=131332:valid=1:dirty=0:age=12		   <
(3, 3) tag=262139:valid=1:dirty=0:age=11		   <
(3, 3) tag=129:valid=1:dirty=0:age=2			   <
(4, 4) tag=147457:valid=1:dirty=0:age=1			   <
(4, 4) tag=32768:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 3169] LOAD: (Seq:      240)(Addr: 2432811264   <
DL1Cache->access(MemRead, addr: 2432811264, latency: 2)	   <
L2Cache->access(MemRead, addr: 2432811264, latency: 12)	   <
CYCLE: 3169 -> 3180					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=37			   <
(0, 0) tag=131070:valid=1:dirty=0:age=64		   <
(0, 0) tag=130:valid=1:dirty=0:age=9			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=15		   <
(1, 1) tag=131074:valid=1:dirty=0:age=22		   <
(1, 1) tag=234886:valid=1:dirty=0:age=21		   <
(1, 1) tag=243103:valid=1:dirty=0:age=20		   <
(2, 2) tag=262142:valid=1:dirty=0:age=19		   <
(2, 2) tag=179627:valid=1:dirty=0:age=18		   <
(2, 2) tag=246179:valid=1:dirty=0:age=17		   <
(2, 2) tag=131331:valid=1:dirty=0:age=12		   <
(3, 3) tag=131069:valid=1:dirty=0:age=14		   <
(3, 3) tag=131332:valid=1:dirty=0:age=13		   <
(3, 3) tag=262139:valid=1:dirty=0:age=12		   <
(3, 3) tag=129:valid=1:dirty=0:age=3			   <
(4, 4) tag=147457:valid=1:dirty=0:age=2			   <
(4, 4) tag=32768:valid=1:dirty=0:age=1			   <
(4, 4) tag=148487:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3180] BRANCH: (Seq:      243)(Addr: 2149640)(   <
IL1Cache->access(MemRead, addr: 2149560, latency: 2)	   <
L2Cache->access(MemRead, addr: 2149560, latency: 12)	   <
CYCLE: 3180 -> 3191					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=38			   <
(0, 0) tag=131070:valid=1:dirty=0:age=65		   <
(0, 0) tag=130:valid=1:dirty=0:age=10			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=15		   <
(1, 1) tag=131074:valid=1:dirty=0:age=22		   <
(1, 1) tag=234886:valid=1:dirty=0:age=21		   <
(1, 1) tag=243103:valid=1:dirty=0:age=20		   <
(2, 2) tag=262142:valid=1:dirty=0:age=19		   <
(2, 2) tag=179627:valid=1:dirty=0:age=18		   <
(2, 2) tag=246179:valid=1:dirty=0:age=17		   <
(2, 2) tag=131331:valid=1:dirty=0:age=12		   <
(3, 3) tag=131069:valid=1:dirty=0:age=14		   <
(3, 3) tag=131332:valid=1:dirty=0:age=13		   <
(3, 3) tag=262139:valid=1:dirty=0:age=12		   <
(3, 3) tag=129:valid=1:dirty=0:age=3			   <
(4, 4) tag=147457:valid=1:dirty=0:age=2			   <
(4, 4) tag=32768:valid=1:dirty=0:age=1			   <
(4, 4) tag=148487:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3192] LOAD: (Seq:      244)(Addr: 268448975)(   <
IL1Cache->access(MemRead, addr: 2149564, latency: 2)	   <
L2Cache->access(MemRead, addr: 2149564, latency: 12)	   <
CYCLE: 3192 -> 3203					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=39			   <
(0, 0) tag=131070:valid=1:dirty=0:age=66		   <
(0, 0) tag=130:valid=1:dirty=0:age=11			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=15		   <
(1, 1) tag=131074:valid=1:dirty=0:age=22		   <
(1, 1) tag=234886:valid=1:dirty=0:age=21		   <
(1, 1) tag=243103:valid=1:dirty=0:age=20		   <
(2, 2) tag=262142:valid=1:dirty=0:age=19		   <
(2, 2) tag=179627:valid=1:dirty=0:age=18		   <
(2, 2) tag=246179:valid=1:dirty=0:age=17		   <
(2, 2) tag=131331:valid=1:dirty=0:age=12		   <
(3, 3) tag=131069:valid=1:dirty=0:age=14		   <
(3, 3) tag=131332:valid=1:dirty=0:age=13		   <
(3, 3) tag=262139:valid=1:dirty=0:age=12		   <
(3, 3) tag=129:valid=1:dirty=0:age=3			   <
(4, 4) tag=147457:valid=1:dirty=0:age=2			   <
(4, 4) tag=32768:valid=1:dirty=0:age=1			   <
(4, 4) tag=148487:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 3204] STORE: (Seq:      242)(Addr: 214745075   <
DL1Cache->access(MemWrite, addr: 2147450752, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147450752, latency: 12)   <
Memory->access(MemWrite, addr: 2147450752, latency: 112)   <
CYCLE: 3204 -> 3204					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=39			   <
(0, 0) tag=131070:valid=1:dirty=0:age=66		   <
(0, 0) tag=130:valid=1:dirty=0:age=11			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=15		   <
(1, 1) tag=131074:valid=1:dirty=0:age=22		   <
(1, 1) tag=234886:valid=1:dirty=0:age=21		   <
(1, 1) tag=243103:valid=1:dirty=0:age=20		   <
(2, 2) tag=262142:valid=1:dirty=0:age=19		   <
(2, 2) tag=179627:valid=1:dirty=0:age=18		   <
(2, 2) tag=246179:valid=1:dirty=0:age=17		   <
(2, 2) tag=131331:valid=1:dirty=0:age=12		   <
(3, 3) tag=131069:valid=1:dirty=0:age=14		   <
(3, 3) tag=131332:valid=1:dirty=0:age=13		   <
(3, 3) tag=262139:valid=1:dirty=0:age=12		   <
(3, 3) tag=129:valid=1:dirty=0:age=3			   <
(4, 4) tag=147457:valid=1:dirty=0:age=2			   <
(4, 4) tag=32768:valid=1:dirty=0:age=1			   <
(4, 4) tag=148487:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3204] RTYPE: (Seq:      245)(Addr: 0)(PC: 214   <
IL1Cache->access(MemRead, addr: 2149568, latency: 2)	   <
L2Cache->access(MemRead, addr: 2149568, latency: 12)	   <
CYCLE: 3204 -> 3215					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=40			   <
(0, 0) tag=131070:valid=1:dirty=0:age=67		   <
(0, 0) tag=130:valid=1:dirty=0:age=12			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=15		   <
(1, 1) tag=131074:valid=1:dirty=0:age=22		   <
(1, 1) tag=234886:valid=1:dirty=0:age=21		   <
(1, 1) tag=243103:valid=1:dirty=0:age=20		   <
(2, 2) tag=262142:valid=1:dirty=0:age=19		   <
(2, 2) tag=179627:valid=1:dirty=0:age=18		   <
(2, 2) tag=246179:valid=1:dirty=0:age=17		   <
(2, 2) tag=131331:valid=1:dirty=0:age=12		   <
(3, 3) tag=131069:valid=1:dirty=0:age=14		   <
(3, 3) tag=131332:valid=1:dirty=0:age=13		   <
(3, 3) tag=262139:valid=1:dirty=0:age=12		   <
(3, 3) tag=129:valid=1:dirty=0:age=3			   <
(4, 4) tag=147457:valid=1:dirty=0:age=2			   <
(4, 4) tag=32768:valid=1:dirty=0:age=1			   <
(4, 4) tag=148487:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3216] BRANCH: (Seq:      246)(Addr: 2149620)(   <
IL1Cache->access(MemRead, addr: 2149572, latency: 2)	   <
L2Cache->access(MemRead, addr: 2149572, latency: 12)	   <
CYCLE: 3216 -> 3227					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=41			   <
(0, 0) tag=131070:valid=1:dirty=0:age=68		   <
(0, 0) tag=130:valid=1:dirty=0:age=13			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=15		   <
(1, 1) tag=131074:valid=1:dirty=0:age=22		   <
(1, 1) tag=234886:valid=1:dirty=0:age=21		   <
(1, 1) tag=243103:valid=1:dirty=0:age=20		   <
(2, 2) tag=262142:valid=1:dirty=0:age=19		   <
(2, 2) tag=179627:valid=1:dirty=0:age=18		   <
(2, 2) tag=246179:valid=1:dirty=0:age=17		   <
(2, 2) tag=131331:valid=1:dirty=0:age=12		   <
(3, 3) tag=131069:valid=1:dirty=0:age=14		   <
(3, 3) tag=131332:valid=1:dirty=0:age=13		   <
(3, 3) tag=262139:valid=1:dirty=0:age=12		   <
(3, 3) tag=129:valid=1:dirty=0:age=3			   <
(4, 4) tag=147457:valid=1:dirty=0:age=2			   <
(4, 4) tag=32768:valid=1:dirty=0:age=1			   <
(4, 4) tag=148487:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 3228] LOAD: (Seq:      244)(Addr: 268448975)   <
DL1Cache->access(MemRead, addr: 268448975, latency: 2)	   <
L2Cache->access(MemRead, addr: 268448975, latency: 12)	   <
CYCLE: 3228 -> 3239					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=42			   <
(0, 0) tag=131070:valid=1:dirty=0:age=69		   <
(0, 0) tag=130:valid=1:dirty=0:age=14			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=16		   <
(1, 1) tag=131074:valid=1:dirty=0:age=23		   <
(1, 1) tag=234886:valid=1:dirty=0:age=22		   <
(1, 1) tag=243103:valid=1:dirty=0:age=21		   <
(2, 2) tag=262142:valid=1:dirty=0:age=20		   <
(2, 2) tag=179627:valid=1:dirty=0:age=19		   <
(2, 2) tag=246179:valid=1:dirty=0:age=18		   <
(2, 2) tag=131331:valid=1:dirty=0:age=13		   <
(3, 3) tag=131069:valid=1:dirty=0:age=15		   <
(3, 3) tag=131332:valid=1:dirty=0:age=14		   <
(3, 3) tag=262139:valid=1:dirty=0:age=13		   <
(3, 3) tag=129:valid=1:dirty=0:age=4			   <
(4, 4) tag=147457:valid=1:dirty=0:age=3			   <
(4, 4) tag=32768:valid=1:dirty=0:age=2			   <
(4, 4) tag=148487:valid=1:dirty=0:age=1			   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3239] LOAD: (Seq:      247)(Addr: 268448976)(   <
IL1Cache->access(MemRead, addr: 2149620, latency: 2)	   <
L2Cache->access(MemRead, addr: 2149620, latency: 12)	   <
CYCLE: 3239 -> 3250					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=43			   <
(0, 0) tag=131070:valid=1:dirty=0:age=70		   <
(0, 0) tag=130:valid=1:dirty=0:age=15			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=16		   <
(1, 1) tag=131074:valid=1:dirty=0:age=23		   <
(1, 1) tag=234886:valid=1:dirty=0:age=22		   <
(1, 1) tag=243103:valid=1:dirty=0:age=21		   <
(2, 2) tag=262142:valid=1:dirty=0:age=20		   <
(2, 2) tag=179627:valid=1:dirty=0:age=19		   <
(2, 2) tag=246179:valid=1:dirty=0:age=18		   <
(2, 2) tag=131331:valid=1:dirty=0:age=13		   <
(3, 3) tag=131069:valid=1:dirty=0:age=15		   <
(3, 3) tag=131332:valid=1:dirty=0:age=14		   <
(3, 3) tag=262139:valid=1:dirty=0:age=13		   <
(3, 3) tag=129:valid=1:dirty=0:age=4			   <
(4, 4) tag=147457:valid=1:dirty=0:age=3			   <
(4, 4) tag=32768:valid=1:dirty=0:age=2			   <
(4, 4) tag=148487:valid=1:dirty=0:age=1			   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3251] ITYPE: (Seq:      248)(Addr: 32)(PC: 21   <
IL1Cache->access(MemRead, addr: 2149624, latency: 2)	   <
L2Cache->access(MemRead, addr: 2149624, latency: 12)	   <
CYCLE: 3251 -> 3262					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=44			   <
(0, 0) tag=131070:valid=1:dirty=0:age=71		   <
(0, 0) tag=130:valid=1:dirty=0:age=16			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=16		   <
(1, 1) tag=131074:valid=1:dirty=0:age=23		   <
(1, 1) tag=234886:valid=1:dirty=0:age=22		   <
(1, 1) tag=243103:valid=1:dirty=0:age=21		   <
(2, 2) tag=262142:valid=1:dirty=0:age=20		   <
(2, 2) tag=179627:valid=1:dirty=0:age=19		   <
(2, 2) tag=246179:valid=1:dirty=0:age=18		   <
(2, 2) tag=131331:valid=1:dirty=0:age=13		   <
(3, 3) tag=131069:valid=1:dirty=0:age=15		   <
(3, 3) tag=131332:valid=1:dirty=0:age=14		   <
(3, 3) tag=262139:valid=1:dirty=0:age=13		   <
(3, 3) tag=129:valid=1:dirty=0:age=4			   <
(4, 4) tag=147457:valid=1:dirty=0:age=3			   <
(4, 4) tag=32768:valid=1:dirty=0:age=2			   <
(4, 4) tag=148487:valid=1:dirty=0:age=1			   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3263] BRANCH: (Seq:      249)(Addr: 2149696)(   <
IL1Cache->access(MemRead, addr: 2149628, latency: 2)	   <
L2Cache->access(MemRead, addr: 2149628, latency: 12)	   <
CYCLE: 3263 -> 3274					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=45			   <
(0, 0) tag=131070:valid=1:dirty=0:age=72		   <
(0, 0) tag=130:valid=1:dirty=0:age=17			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=16		   <
(1, 1) tag=131074:valid=1:dirty=0:age=23		   <
(1, 1) tag=234886:valid=1:dirty=0:age=22		   <
(1, 1) tag=243103:valid=1:dirty=0:age=21		   <
(2, 2) tag=262142:valid=1:dirty=0:age=20		   <
(2, 2) tag=179627:valid=1:dirty=0:age=19		   <
(2, 2) tag=246179:valid=1:dirty=0:age=18		   <
(2, 2) tag=131331:valid=1:dirty=0:age=13		   <
(3, 3) tag=131069:valid=1:dirty=0:age=15		   <
(3, 3) tag=131332:valid=1:dirty=0:age=14		   <
(3, 3) tag=262139:valid=1:dirty=0:age=13		   <
(3, 3) tag=129:valid=1:dirty=0:age=4			   <
(4, 4) tag=147457:valid=1:dirty=0:age=3			   <
(4, 4) tag=32768:valid=1:dirty=0:age=2			   <
(4, 4) tag=148487:valid=1:dirty=0:age=1			   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 3275] LOAD: (Seq:      247)(Addr: 268448976)   <
DL1Cache->access(MemRead, addr: 268448976, latency: 2)	   <
L2Cache->access(MemRead, addr: 268448976, latency: 12)	   <
CYCLE: 3275 -> 3286					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=46			   <
(0, 0) tag=131070:valid=1:dirty=0:age=73		   <
(0, 0) tag=130:valid=1:dirty=0:age=18			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=17		   <
(1, 1) tag=131074:valid=1:dirty=0:age=24		   <
(1, 1) tag=234886:valid=1:dirty=0:age=23		   <
(1, 1) tag=243103:valid=1:dirty=0:age=22		   <
(2, 2) tag=262142:valid=1:dirty=0:age=21		   <
(2, 2) tag=179627:valid=1:dirty=0:age=20		   <
(2, 2) tag=246179:valid=1:dirty=0:age=19		   <
(2, 2) tag=131331:valid=1:dirty=0:age=14		   <
(3, 3) tag=131069:valid=1:dirty=0:age=16		   <
(3, 3) tag=131332:valid=1:dirty=0:age=15		   <
(3, 3) tag=262139:valid=1:dirty=0:age=14		   <
(3, 3) tag=129:valid=1:dirty=0:age=5			   <
(4, 4) tag=147457:valid=1:dirty=0:age=4			   <
(4, 4) tag=32768:valid=1:dirty=0:age=3			   <
(4, 4) tag=148487:valid=1:dirty=0:age=2			   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3286] ITYPE: (Seq:      250)(Addr: 1)(PC: 214   <
IL1Cache->access(MemRead, addr: 2149696, latency: 2)	   <
L2Cache->access(MemRead, addr: 2149696, latency: 12)	   <
CYCLE: 3286 -> 3297					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=47			   <
(0, 0) tag=131070:valid=1:dirty=0:age=74		   <
(0, 0) tag=130:valid=1:dirty=0:age=19			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=17		   <
(1, 1) tag=131074:valid=1:dirty=0:age=24		   <
(1, 1) tag=234886:valid=1:dirty=0:age=23		   <
(1, 1) tag=243103:valid=1:dirty=0:age=22		   <
(2, 2) tag=262142:valid=1:dirty=0:age=21		   <
(2, 2) tag=179627:valid=1:dirty=0:age=20		   <
(2, 2) tag=246179:valid=1:dirty=0:age=19		   <
(2, 2) tag=131331:valid=1:dirty=0:age=14		   <
(3, 3) tag=131069:valid=1:dirty=0:age=16		   <
(3, 3) tag=131332:valid=1:dirty=0:age=15		   <
(3, 3) tag=262139:valid=1:dirty=0:age=14		   <
(3, 3) tag=129:valid=1:dirty=0:age=5			   <
(4, 4) tag=147457:valid=1:dirty=0:age=4			   <
(4, 4) tag=32768:valid=1:dirty=0:age=3			   <
(4, 4) tag=148487:valid=1:dirty=0:age=2			   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3298] STORE: (Seq:      251)(Addr: 268448980)   <
IL1Cache->access(MemRead, addr: 2149700, latency: 2)	   <
L2Cache->access(MemRead, addr: 2149700, latency: 12)	   <
CYCLE: 3298 -> 3309					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=48			   <
(0, 0) tag=131070:valid=1:dirty=0:age=75		   <
(0, 0) tag=130:valid=1:dirty=0:age=20			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=17		   <
(1, 1) tag=131074:valid=1:dirty=0:age=24		   <
(1, 1) tag=234886:valid=1:dirty=0:age=23		   <
(1, 1) tag=243103:valid=1:dirty=0:age=22		   <
(2, 2) tag=262142:valid=1:dirty=0:age=21		   <
(2, 2) tag=179627:valid=1:dirty=0:age=20		   <
(2, 2) tag=246179:valid=1:dirty=0:age=19		   <
(2, 2) tag=131331:valid=1:dirty=0:age=14		   <
(3, 3) tag=131069:valid=1:dirty=0:age=16		   <
(3, 3) tag=131332:valid=1:dirty=0:age=15		   <
(3, 3) tag=262139:valid=1:dirty=0:age=14		   <
(3, 3) tag=129:valid=1:dirty=0:age=5			   <
(4, 4) tag=147457:valid=1:dirty=0:age=4			   <
(4, 4) tag=32768:valid=1:dirty=0:age=3			   <
(4, 4) tag=148487:valid=1:dirty=0:age=2			   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3310] ITYPE: (Seq:      252)(Addr: 1)(PC: 214   <
IL1Cache->access(MemRead, addr: 2149704, latency: 2)	   <
L2Cache->access(MemRead, addr: 2149704, latency: 12)	   <
CYCLE: 3310 -> 3321					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=49			   <
(0, 0) tag=131070:valid=1:dirty=0:age=76		   <
(0, 0) tag=130:valid=1:dirty=0:age=21			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=17		   <
(1, 1) tag=131074:valid=1:dirty=0:age=24		   <
(1, 1) tag=234886:valid=1:dirty=0:age=23		   <
(1, 1) tag=243103:valid=1:dirty=0:age=22		   <
(2, 2) tag=262142:valid=1:dirty=0:age=21		   <
(2, 2) tag=179627:valid=1:dirty=0:age=20		   <
(2, 2) tag=246179:valid=1:dirty=0:age=19		   <
(2, 2) tag=131331:valid=1:dirty=0:age=14		   <
(3, 3) tag=131069:valid=1:dirty=0:age=16		   <
(3, 3) tag=131332:valid=1:dirty=0:age=15		   <
(3, 3) tag=262139:valid=1:dirty=0:age=14		   <
(3, 3) tag=129:valid=1:dirty=0:age=5			   <
(4, 4) tag=147457:valid=1:dirty=0:age=4			   <
(4, 4) tag=32768:valid=1:dirty=0:age=3			   <
(4, 4) tag=148487:valid=1:dirty=0:age=2			   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3322] RTYPE: (Seq:      253)(Addr: 0)(PC: 214   <
IL1Cache->access(MemRead, addr: 2149708, latency: 2)	   <
L2Cache->access(MemRead, addr: 2149708, latency: 12)	   <
CYCLE: 3322 -> 3333					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=50			   <
(0, 0) tag=131070:valid=1:dirty=0:age=77		   <
(0, 0) tag=130:valid=1:dirty=0:age=22			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=17		   <
(1, 1) tag=131074:valid=1:dirty=0:age=24		   <
(1, 1) tag=234886:valid=1:dirty=0:age=23		   <
(1, 1) tag=243103:valid=1:dirty=0:age=22		   <
(2, 2) tag=262142:valid=1:dirty=0:age=21		   <
(2, 2) tag=179627:valid=1:dirty=0:age=20		   <
(2, 2) tag=246179:valid=1:dirty=0:age=19		   <
(2, 2) tag=131331:valid=1:dirty=0:age=14		   <
(3, 3) tag=131069:valid=1:dirty=0:age=16		   <
(3, 3) tag=131332:valid=1:dirty=0:age=15		   <
(3, 3) tag=262139:valid=1:dirty=0:age=14		   <
(3, 3) tag=129:valid=1:dirty=0:age=5			   <
(4, 4) tag=147457:valid=1:dirty=0:age=4			   <
(4, 4) tag=32768:valid=1:dirty=0:age=3			   <
(4, 4) tag=148487:valid=1:dirty=0:age=2			   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 3334] STORE: (Seq:      251)(Addr: 268448980   <
DL1Cache->access(MemWrite, addr: 268448980, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268448980, latency: 12)	   <
Memory->access(MemWrite, addr: 268448980, latency: 112)	   <
CYCLE: 3334 -> 3334					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=50			   <
(0, 0) tag=131070:valid=1:dirty=0:age=77		   <
(0, 0) tag=130:valid=1:dirty=0:age=22			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=17		   <
(1, 1) tag=131074:valid=1:dirty=0:age=24		   <
(1, 1) tag=234886:valid=1:dirty=0:age=23		   <
(1, 1) tag=243103:valid=1:dirty=0:age=22		   <
(2, 2) tag=262142:valid=1:dirty=0:age=21		   <
(2, 2) tag=179627:valid=1:dirty=0:age=20		   <
(2, 2) tag=246179:valid=1:dirty=0:age=19		   <
(2, 2) tag=131331:valid=1:dirty=0:age=14		   <
(3, 3) tag=131069:valid=1:dirty=0:age=16		   <
(3, 3) tag=131332:valid=1:dirty=0:age=15		   <
(3, 3) tag=262139:valid=1:dirty=0:age=14		   <
(3, 3) tag=129:valid=1:dirty=0:age=5			   <
(4, 4) tag=147457:valid=1:dirty=0:age=4			   <
(4, 4) tag=32768:valid=1:dirty=0:age=3			   <
(4, 4) tag=148487:valid=1:dirty=0:age=2			   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3334] ITYPE: (Seq:      254)(Addr: 2)(PC: 214   <
IL1Cache->access(MemRead, addr: 2149712, latency: 2)	   <
L2Cache->access(MemRead, addr: 2149712, latency: 12)	   <
CYCLE: 3334 -> 3345					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=51			   <
(0, 0) tag=131070:valid=1:dirty=0:age=78		   <
(0, 0) tag=130:valid=1:dirty=0:age=23			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=17		   <
(1, 1) tag=131074:valid=1:dirty=0:age=24		   <
(1, 1) tag=234886:valid=1:dirty=0:age=23		   <
(1, 1) tag=243103:valid=1:dirty=0:age=22		   <
(2, 2) tag=262142:valid=1:dirty=0:age=21		   <
(2, 2) tag=179627:valid=1:dirty=0:age=20		   <
(2, 2) tag=246179:valid=1:dirty=0:age=19		   <
(2, 2) tag=131331:valid=1:dirty=0:age=14		   <
(3, 3) tag=131069:valid=1:dirty=0:age=16		   <
(3, 3) tag=131332:valid=1:dirty=0:age=15		   <
(3, 3) tag=262139:valid=1:dirty=0:age=14		   <
(3, 3) tag=129:valid=1:dirty=0:age=5			   <
(4, 4) tag=147457:valid=1:dirty=0:age=4			   <
(4, 4) tag=32768:valid=1:dirty=0:age=3			   <
(4, 4) tag=148487:valid=1:dirty=0:age=2			   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3346] ITYPE: (Seq:      255)(Addr: 8)(PC: 214   <
IL1Cache->access(MemRead, addr: 2149716, latency: 2)	   <
L2Cache->access(MemRead, addr: 2149716, latency: 12)	   <
CYCLE: 3346 -> 3357					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=52			   <
(0, 0) tag=131070:valid=1:dirty=0:age=79		   <
(0, 0) tag=130:valid=1:dirty=0:age=24			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=17		   <
(1, 1) tag=131074:valid=1:dirty=0:age=24		   <
(1, 1) tag=234886:valid=1:dirty=0:age=23		   <
(1, 1) tag=243103:valid=1:dirty=0:age=22		   <
(2, 2) tag=262142:valid=1:dirty=0:age=21		   <
(2, 2) tag=179627:valid=1:dirty=0:age=20		   <
(2, 2) tag=246179:valid=1:dirty=0:age=19		   <
(2, 2) tag=131331:valid=1:dirty=0:age=14		   <
(3, 3) tag=131069:valid=1:dirty=0:age=16		   <
(3, 3) tag=131332:valid=1:dirty=0:age=15		   <
(3, 3) tag=262139:valid=1:dirty=0:age=14		   <
(3, 3) tag=129:valid=1:dirty=0:age=5			   <
(4, 4) tag=147457:valid=1:dirty=0:age=4			   <
(4, 4) tag=32768:valid=1:dirty=0:age=3			   <
(4, 4) tag=148487:valid=1:dirty=0:age=2			   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3358] RTYPE: (Seq:      256)(Addr: 0)(PC: 214   <
IL1Cache->access(MemRead, addr: 2149720, latency: 2)	   <
L2Cache->access(MemRead, addr: 2149720, latency: 12)	   <
CYCLE: 3358 -> 3369					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=53			   <
(0, 0) tag=131070:valid=1:dirty=0:age=80		   <
(0, 0) tag=130:valid=1:dirty=0:age=25			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=17		   <
(1, 1) tag=131074:valid=1:dirty=0:age=24		   <
(1, 1) tag=234886:valid=1:dirty=0:age=23		   <
(1, 1) tag=243103:valid=1:dirty=0:age=22		   <
(2, 2) tag=262142:valid=1:dirty=0:age=21		   <
(2, 2) tag=179627:valid=1:dirty=0:age=20		   <
(2, 2) tag=246179:valid=1:dirty=0:age=19		   <
(2, 2) tag=131331:valid=1:dirty=0:age=14		   <
(3, 3) tag=131069:valid=1:dirty=0:age=16		   <
(3, 3) tag=131332:valid=1:dirty=0:age=15		   <
(3, 3) tag=262139:valid=1:dirty=0:age=14		   <
(3, 3) tag=129:valid=1:dirty=0:age=5			   <
(4, 4) tag=147457:valid=1:dirty=0:age=4			   <
(4, 4) tag=32768:valid=1:dirty=0:age=3			   <
(4, 4) tag=148487:valid=1:dirty=0:age=2			   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3370] JTYPE: (Seq:      257)(Addr: 2149732)(P   <
IL1Cache->access(MemRead, addr: 2149724, latency: 2)	   <
L2Cache->access(MemRead, addr: 2149724, latency: 12)	   <
CYCLE: 3370 -> 3381					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=54			   <
(0, 0) tag=131070:valid=1:dirty=0:age=81		   <
(0, 0) tag=130:valid=1:dirty=0:age=26			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=17		   <
(1, 1) tag=131074:valid=1:dirty=0:age=24		   <
(1, 1) tag=234886:valid=1:dirty=0:age=23		   <
(1, 1) tag=243103:valid=1:dirty=0:age=22		   <
(2, 2) tag=262142:valid=1:dirty=0:age=21		   <
(2, 2) tag=179627:valid=1:dirty=0:age=20		   <
(2, 2) tag=246179:valid=1:dirty=0:age=19		   <
(2, 2) tag=131331:valid=1:dirty=0:age=14		   <
(3, 3) tag=131069:valid=1:dirty=0:age=16		   <
(3, 3) tag=131332:valid=1:dirty=0:age=15		   <
(3, 3) tag=262139:valid=1:dirty=0:age=14		   <
(3, 3) tag=129:valid=1:dirty=0:age=5			   <
(4, 4) tag=147457:valid=1:dirty=0:age=4			   <
(4, 4) tag=32768:valid=1:dirty=0:age=3			   <
(4, 4) tag=148487:valid=1:dirty=0:age=2			   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3382] LOAD: (Seq:      258)(Addr: 2151749728)   <
IL1Cache->access(MemRead, addr: 2149732, latency: 2)	   <
L2Cache->access(MemRead, addr: 2149732, latency: 12)	   <
CYCLE: 3382 -> 3393					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=55			   <
(0, 0) tag=131070:valid=1:dirty=0:age=82		   <
(0, 0) tag=130:valid=1:dirty=0:age=27			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=17		   <
(1, 1) tag=131074:valid=1:dirty=0:age=24		   <
(1, 1) tag=234886:valid=1:dirty=0:age=23		   <
(1, 1) tag=243103:valid=1:dirty=0:age=22		   <
(2, 2) tag=262142:valid=1:dirty=0:age=21		   <
(2, 2) tag=179627:valid=1:dirty=0:age=20		   <
(2, 2) tag=246179:valid=1:dirty=0:age=19		   <
(2, 2) tag=131331:valid=1:dirty=0:age=14		   <
(3, 3) tag=131069:valid=1:dirty=0:age=16		   <
(3, 3) tag=131332:valid=1:dirty=0:age=15		   <
(3, 3) tag=262139:valid=1:dirty=0:age=14		   <
(3, 3) tag=129:valid=1:dirty=0:age=5			   <
(4, 4) tag=147457:valid=1:dirty=0:age=4			   <
(4, 4) tag=32768:valid=1:dirty=0:age=3			   <
(4, 4) tag=148487:valid=1:dirty=0:age=2			   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3394] ITYPE: (Seq:      259)(Addr: 32)(PC: 21   <
IL1Cache->access(MemRead, addr: 2149736, latency: 2)	   <
L2Cache->access(MemRead, addr: 2149736, latency: 12)	   <
CYCLE: 3394 -> 3405					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=56			   <
(0, 0) tag=131070:valid=1:dirty=0:age=83		   <
(0, 0) tag=130:valid=1:dirty=0:age=28			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=17		   <
(1, 1) tag=131074:valid=1:dirty=0:age=24		   <
(1, 1) tag=234886:valid=1:dirty=0:age=23		   <
(1, 1) tag=243103:valid=1:dirty=0:age=22		   <
(2, 2) tag=262142:valid=1:dirty=0:age=21		   <
(2, 2) tag=179627:valid=1:dirty=0:age=20		   <
(2, 2) tag=246179:valid=1:dirty=0:age=19		   <
(2, 2) tag=131331:valid=1:dirty=0:age=14		   <
(3, 3) tag=131069:valid=1:dirty=0:age=16		   <
(3, 3) tag=131332:valid=1:dirty=0:age=15		   <
(3, 3) tag=262139:valid=1:dirty=0:age=14		   <
(3, 3) tag=129:valid=1:dirty=0:age=5			   <
(4, 4) tag=147457:valid=1:dirty=0:age=4			   <
(4, 4) tag=32768:valid=1:dirty=0:age=3			   <
(4, 4) tag=148487:valid=1:dirty=0:age=2			   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3406] JRTYPE: (Seq:      260)(Addr: 2149500)(   <
IL1Cache->access(MemRead, addr: 2149740, latency: 2)	   <
L2Cache->access(MemRead, addr: 2149740, latency: 12)	   <
CYCLE: 3406 -> 3417					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=57			   <
(0, 0) tag=131070:valid=1:dirty=0:age=84		   <
(0, 0) tag=130:valid=1:dirty=0:age=29			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=17		   <
(1, 1) tag=131074:valid=1:dirty=0:age=24		   <
(1, 1) tag=234886:valid=1:dirty=0:age=23		   <
(1, 1) tag=243103:valid=1:dirty=0:age=22		   <
(2, 2) tag=262142:valid=1:dirty=0:age=21		   <
(2, 2) tag=179627:valid=1:dirty=0:age=20		   <
(2, 2) tag=246179:valid=1:dirty=0:age=19		   <
(2, 2) tag=131331:valid=1:dirty=0:age=14		   <
(3, 3) tag=131069:valid=1:dirty=0:age=16		   <
(3, 3) tag=131332:valid=1:dirty=0:age=15		   <
(3, 3) tag=262139:valid=1:dirty=0:age=14		   <
(3, 3) tag=129:valid=1:dirty=0:age=5			   <
(4, 4) tag=147457:valid=1:dirty=0:age=4			   <
(4, 4) tag=32768:valid=1:dirty=0:age=3			   <
(4, 4) tag=148487:valid=1:dirty=0:age=2			   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 3418] LOAD: (Seq:      258)(Addr: 2151749728   <
DL1Cache->access(MemRead, addr: 2151749728, latency: 2)	   <
L2Cache->access(MemRead, addr: 2151749728, latency: 12)	   <
CYCLE: 3418 -> 3429					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=58			   <
(0, 0) tag=131070:valid=1:dirty=0:age=85		   <
(0, 0) tag=130:valid=1:dirty=0:age=30			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=18		   <
(1, 1) tag=131074:valid=1:dirty=0:age=25		   <
(1, 1) tag=234886:valid=1:dirty=0:age=24		   <
(1, 1) tag=243103:valid=1:dirty=0:age=23		   <
(2, 2) tag=262142:valid=1:dirty=0:age=22		   <
(2, 2) tag=179627:valid=1:dirty=0:age=21		   <
(2, 2) tag=246179:valid=1:dirty=0:age=20		   <
(2, 2) tag=131331:valid=1:dirty=0:age=15		   <
(3, 3) tag=131069:valid=1:dirty=0:age=17		   <
(3, 3) tag=131332:valid=1:dirty=0:age=0			   <
(3, 3) tag=262139:valid=1:dirty=0:age=14		   <
(3, 3) tag=129:valid=1:dirty=0:age=5			   <
(4, 4) tag=147457:valid=1:dirty=0:age=4			   <
(4, 4) tag=32768:valid=1:dirty=0:age=3			   <
(4, 4) tag=148487:valid=1:dirty=0:age=2			   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3429] RTYPE: (Seq:      261)(Addr: 0)(PC: 214   <
IL1Cache->access(MemRead, addr: 2149500, latency: 2)	   <
L2Cache->access(MemRead, addr: 2149500, latency: 12)	   <
CYCLE: 3429 -> 3440					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=59			   <
(0, 0) tag=131070:valid=1:dirty=0:age=86		   <
(0, 0) tag=130:valid=1:dirty=0:age=31			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=18		   <
(1, 1) tag=131074:valid=1:dirty=0:age=25		   <
(1, 1) tag=234886:valid=1:dirty=0:age=24		   <
(1, 1) tag=243103:valid=1:dirty=0:age=23		   <
(2, 2) tag=262142:valid=1:dirty=0:age=22		   <
(2, 2) tag=179627:valid=1:dirty=0:age=21		   <
(2, 2) tag=246179:valid=1:dirty=0:age=20		   <
(2, 2) tag=131331:valid=1:dirty=0:age=15		   <
(3, 3) tag=131069:valid=1:dirty=0:age=17		   <
(3, 3) tag=131332:valid=1:dirty=0:age=0			   <
(3, 3) tag=262139:valid=1:dirty=0:age=14		   <
(3, 3) tag=129:valid=1:dirty=0:age=5			   <
(4, 4) tag=147457:valid=1:dirty=0:age=4			   <
(4, 4) tag=32768:valid=1:dirty=0:age=3			   <
(4, 4) tag=148487:valid=1:dirty=0:age=2			   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3441] BRANCH: (Seq:      262)(Addr: 2149528)(   <
IL1Cache->access(MemRead, addr: 2149504, latency: 2)	   <
L2Cache->access(MemRead, addr: 2149504, latency: 12)	   <
CYCLE: 3441 -> 3452					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=60			   <
(0, 0) tag=131070:valid=1:dirty=0:age=87		   <
(0, 0) tag=130:valid=1:dirty=0:age=32			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=18		   <
(1, 1) tag=131074:valid=1:dirty=0:age=25		   <
(1, 1) tag=234886:valid=1:dirty=0:age=24		   <
(1, 1) tag=243103:valid=1:dirty=0:age=23		   <
(2, 2) tag=262142:valid=1:dirty=0:age=22		   <
(2, 2) tag=179627:valid=1:dirty=0:age=21		   <
(2, 2) tag=246179:valid=1:dirty=0:age=20		   <
(2, 2) tag=131331:valid=1:dirty=0:age=15		   <
(3, 3) tag=131069:valid=1:dirty=0:age=17		   <
(3, 3) tag=131332:valid=1:dirty=0:age=0			   <
(3, 3) tag=262139:valid=1:dirty=0:age=14		   <
(3, 3) tag=129:valid=1:dirty=0:age=5			   <
(4, 4) tag=147457:valid=1:dirty=0:age=4			   <
(4, 4) tag=32768:valid=1:dirty=0:age=3			   <
(4, 4) tag=148487:valid=1:dirty=0:age=2			   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3453] RTYPE: (Seq:      263)(Addr: 0)(PC: 214   <
IL1Cache->access(MemRead, addr: 2149508, latency: 2)	   <
L2Cache->access(MemRead, addr: 2149508, latency: 12)	   <
CYCLE: 3453 -> 3464					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=61			   <
(0, 0) tag=131070:valid=1:dirty=0:age=88		   <
(0, 0) tag=130:valid=1:dirty=0:age=33			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=18		   <
(1, 1) tag=131074:valid=1:dirty=0:age=25		   <
(1, 1) tag=234886:valid=1:dirty=0:age=24		   <
(1, 1) tag=243103:valid=1:dirty=0:age=23		   <
(2, 2) tag=262142:valid=1:dirty=0:age=22		   <
(2, 2) tag=179627:valid=1:dirty=0:age=21		   <
(2, 2) tag=246179:valid=1:dirty=0:age=20		   <
(2, 2) tag=131331:valid=1:dirty=0:age=15		   <
(3, 3) tag=131069:valid=1:dirty=0:age=17		   <
(3, 3) tag=131332:valid=1:dirty=0:age=0			   <
(3, 3) tag=262139:valid=1:dirty=0:age=14		   <
(3, 3) tag=129:valid=1:dirty=0:age=5			   <
(4, 4) tag=147457:valid=1:dirty=0:age=4			   <
(4, 4) tag=32768:valid=1:dirty=0:age=3			   <
(4, 4) tag=148487:valid=1:dirty=0:age=2			   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3465] ITYPE: (Seq:      264)(Addr: 2)(PC: 214   <
IL1Cache->access(MemRead, addr: 2149512, latency: 2)	   <
L2Cache->access(MemRead, addr: 2149512, latency: 12)	   <
CYCLE: 3465 -> 3476					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=62			   <
(0, 0) tag=131070:valid=1:dirty=0:age=89		   <
(0, 0) tag=130:valid=1:dirty=0:age=34			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=18		   <
(1, 1) tag=131074:valid=1:dirty=0:age=25		   <
(1, 1) tag=234886:valid=1:dirty=0:age=24		   <
(1, 1) tag=243103:valid=1:dirty=0:age=23		   <
(2, 2) tag=262142:valid=1:dirty=0:age=22		   <
(2, 2) tag=179627:valid=1:dirty=0:age=21		   <
(2, 2) tag=246179:valid=1:dirty=0:age=20		   <
(2, 2) tag=131331:valid=1:dirty=0:age=15		   <
(3, 3) tag=131069:valid=1:dirty=0:age=17		   <
(3, 3) tag=131332:valid=1:dirty=0:age=0			   <
(3, 3) tag=262139:valid=1:dirty=0:age=14		   <
(3, 3) tag=129:valid=1:dirty=0:age=5			   <
(4, 4) tag=147457:valid=1:dirty=0:age=4			   <
(4, 4) tag=32768:valid=1:dirty=0:age=3			   <
(4, 4) tag=148487:valid=1:dirty=0:age=2			   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3477] STORE: (Seq:      265)(Addr: 268448984)   <
IL1Cache->access(MemRead, addr: 2149516, latency: 2)	   <
L2Cache->access(MemRead, addr: 2149516, latency: 12)	   <
CYCLE: 3477 -> 3488					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=63			   <
(0, 0) tag=131070:valid=1:dirty=0:age=90		   <
(0, 0) tag=130:valid=1:dirty=0:age=35			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=18		   <
(1, 1) tag=131074:valid=1:dirty=0:age=25		   <
(1, 1) tag=234886:valid=1:dirty=0:age=24		   <
(1, 1) tag=243103:valid=1:dirty=0:age=23		   <
(2, 2) tag=262142:valid=1:dirty=0:age=22		   <
(2, 2) tag=179627:valid=1:dirty=0:age=21		   <
(2, 2) tag=246179:valid=1:dirty=0:age=20		   <
(2, 2) tag=131331:valid=1:dirty=0:age=15		   <
(3, 3) tag=131069:valid=1:dirty=0:age=17		   <
(3, 3) tag=131332:valid=1:dirty=0:age=0			   <
(3, 3) tag=262139:valid=1:dirty=0:age=14		   <
(3, 3) tag=129:valid=1:dirty=0:age=5			   <
(4, 4) tag=147457:valid=1:dirty=0:age=4			   <
(4, 4) tag=32768:valid=1:dirty=0:age=3			   <
(4, 4) tag=148487:valid=1:dirty=0:age=2			   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3489] STORE: (Seq:      266)(Addr: 268448988)   <
IL1Cache->access(MemRead, addr: 2149520, latency: 2)	   <
L2Cache->access(MemRead, addr: 2149520, latency: 12)	   <
CYCLE: 3489 -> 3500					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=64			   <
(0, 0) tag=131070:valid=1:dirty=0:age=91		   <
(0, 0) tag=130:valid=1:dirty=0:age=36			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=18		   <
(1, 1) tag=131074:valid=1:dirty=0:age=25		   <
(1, 1) tag=234886:valid=1:dirty=0:age=24		   <
(1, 1) tag=243103:valid=1:dirty=0:age=23		   <
(2, 2) tag=262142:valid=1:dirty=0:age=22		   <
(2, 2) tag=179627:valid=1:dirty=0:age=21		   <
(2, 2) tag=246179:valid=1:dirty=0:age=20		   <
(2, 2) tag=131331:valid=1:dirty=0:age=15		   <
(3, 3) tag=131069:valid=1:dirty=0:age=17		   <
(3, 3) tag=131332:valid=1:dirty=0:age=0			   <
(3, 3) tag=262139:valid=1:dirty=0:age=14		   <
(3, 3) tag=129:valid=1:dirty=0:age=5			   <
(4, 4) tag=147457:valid=1:dirty=0:age=4			   <
(4, 4) tag=32768:valid=1:dirty=0:age=3			   <
(4, 4) tag=148487:valid=1:dirty=0:age=2			   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3501] JTYPE: (Seq:      267)(Addr: 2149532)(P   <
IL1Cache->access(MemRead, addr: 2149524, latency: 2)	   <
L2Cache->access(MemRead, addr: 2149524, latency: 12)	   <
CYCLE: 3501 -> 3512					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=65			   <
(0, 0) tag=131070:valid=1:dirty=0:age=92		   <
(0, 0) tag=130:valid=1:dirty=0:age=37			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=18		   <
(1, 1) tag=131074:valid=1:dirty=0:age=25		   <
(1, 1) tag=234886:valid=1:dirty=0:age=24		   <
(1, 1) tag=243103:valid=1:dirty=0:age=23		   <
(2, 2) tag=262142:valid=1:dirty=0:age=22		   <
(2, 2) tag=179627:valid=1:dirty=0:age=21		   <
(2, 2) tag=246179:valid=1:dirty=0:age=20		   <
(2, 2) tag=131331:valid=1:dirty=0:age=15		   <
(3, 3) tag=131069:valid=1:dirty=0:age=17		   <
(3, 3) tag=131332:valid=1:dirty=0:age=0			   <
(3, 3) tag=262139:valid=1:dirty=0:age=14		   <
(3, 3) tag=129:valid=1:dirty=0:age=5			   <
(4, 4) tag=147457:valid=1:dirty=0:age=4			   <
(4, 4) tag=32768:valid=1:dirty=0:age=3			   <
(4, 4) tag=148487:valid=1:dirty=0:age=2			   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 3513] STORE: (Seq:      265)(Addr: 268448984   <
DL1Cache->access(MemWrite, addr: 268448984, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268448984, latency: 12)	   <
Memory->access(MemWrite, addr: 268448984, latency: 112)	   <
CYCLE: 3513 -> 3513					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=65			   <
(0, 0) tag=131070:valid=1:dirty=0:age=92		   <
(0, 0) tag=130:valid=1:dirty=0:age=37			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=18		   <
(1, 1) tag=131074:valid=1:dirty=0:age=25		   <
(1, 1) tag=234886:valid=1:dirty=0:age=24		   <
(1, 1) tag=243103:valid=1:dirty=0:age=23		   <
(2, 2) tag=262142:valid=1:dirty=0:age=22		   <
(2, 2) tag=179627:valid=1:dirty=0:age=21		   <
(2, 2) tag=246179:valid=1:dirty=0:age=20		   <
(2, 2) tag=131331:valid=1:dirty=0:age=15		   <
(3, 3) tag=131069:valid=1:dirty=0:age=17		   <
(3, 3) tag=131332:valid=1:dirty=0:age=0			   <
(3, 3) tag=262139:valid=1:dirty=0:age=14		   <
(3, 3) tag=129:valid=1:dirty=0:age=5			   <
(4, 4) tag=147457:valid=1:dirty=0:age=4			   <
(4, 4) tag=32768:valid=1:dirty=0:age=3			   <
(4, 4) tag=148487:valid=1:dirty=0:age=2			   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3513] LOAD: (Seq:      268)(Addr: 2151749760)   <
IL1Cache->access(MemRead, addr: 2149532, latency: 2)	   <
L2Cache->access(MemRead, addr: 2149532, latency: 12)	   <
CYCLE: 3513 -> 3524					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=66			   <
(0, 0) tag=131070:valid=1:dirty=0:age=93		   <
(0, 0) tag=130:valid=1:dirty=0:age=38			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=18		   <
(1, 1) tag=131074:valid=1:dirty=0:age=25		   <
(1, 1) tag=234886:valid=1:dirty=0:age=24		   <
(1, 1) tag=243103:valid=1:dirty=0:age=23		   <
(2, 2) tag=262142:valid=1:dirty=0:age=22		   <
(2, 2) tag=179627:valid=1:dirty=0:age=21		   <
(2, 2) tag=246179:valid=1:dirty=0:age=20		   <
(2, 2) tag=131331:valid=1:dirty=0:age=15		   <
(3, 3) tag=131069:valid=1:dirty=0:age=17		   <
(3, 3) tag=131332:valid=1:dirty=0:age=0			   <
(3, 3) tag=262139:valid=1:dirty=0:age=14		   <
(3, 3) tag=129:valid=1:dirty=0:age=5			   <
(4, 4) tag=147457:valid=1:dirty=0:age=4			   <
(4, 4) tag=32768:valid=1:dirty=0:age=3			   <
(4, 4) tag=148487:valid=1:dirty=0:age=2			   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 3525] STORE: (Seq:      266)(Addr: 268448988   <
DL1Cache->access(MemWrite, addr: 268448988, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268448988, latency: 12)	   <
Memory->access(MemWrite, addr: 268448988, latency: 112)	   <
CYCLE: 3525 -> 3525					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=66			   <
(0, 0) tag=131070:valid=1:dirty=0:age=93		   <
(0, 0) tag=130:valid=1:dirty=0:age=38			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=18		   <
(1, 1) tag=131074:valid=1:dirty=0:age=25		   <
(1, 1) tag=234886:valid=1:dirty=0:age=24		   <
(1, 1) tag=243103:valid=1:dirty=0:age=23		   <
(2, 2) tag=262142:valid=1:dirty=0:age=22		   <
(2, 2) tag=179627:valid=1:dirty=0:age=21		   <
(2, 2) tag=246179:valid=1:dirty=0:age=20		   <
(2, 2) tag=131331:valid=1:dirty=0:age=15		   <
(3, 3) tag=131069:valid=1:dirty=0:age=17		   <
(3, 3) tag=131332:valid=1:dirty=0:age=0			   <
(3, 3) tag=262139:valid=1:dirty=0:age=14		   <
(3, 3) tag=129:valid=1:dirty=0:age=5			   <
(4, 4) tag=147457:valid=1:dirty=0:age=4			   <
(4, 4) tag=32768:valid=1:dirty=0:age=3			   <
(4, 4) tag=148487:valid=1:dirty=0:age=2			   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3525] LOAD: (Seq:      269)(Addr: 2151726264)   <
IL1Cache->access(MemRead, addr: 2149536, latency: 2)	   <
L2Cache->access(MemRead, addr: 2149536, latency: 12)	   <
CYCLE: 3525 -> 3536					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=67			   <
(0, 0) tag=131070:valid=1:dirty=0:age=94		   <
(0, 0) tag=130:valid=1:dirty=0:age=39			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=18		   <
(1, 1) tag=131074:valid=1:dirty=0:age=25		   <
(1, 1) tag=234886:valid=1:dirty=0:age=24		   <
(1, 1) tag=243103:valid=1:dirty=0:age=23		   <
(2, 2) tag=262142:valid=1:dirty=0:age=22		   <
(2, 2) tag=179627:valid=1:dirty=0:age=21		   <
(2, 2) tag=246179:valid=1:dirty=0:age=20		   <
(2, 2) tag=131331:valid=1:dirty=0:age=15		   <
(3, 3) tag=131069:valid=1:dirty=0:age=17		   <
(3, 3) tag=131332:valid=1:dirty=0:age=0			   <
(3, 3) tag=262139:valid=1:dirty=0:age=14		   <
(3, 3) tag=129:valid=1:dirty=0:age=5			   <
(4, 4) tag=147457:valid=1:dirty=0:age=4			   <
(4, 4) tag=32768:valid=1:dirty=0:age=3			   <
(4, 4) tag=148487:valid=1:dirty=0:age=2			   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3537] ITYPE: (Seq:      270)(Addr: 24)(PC: 21   <
IL1Cache->access(MemRead, addr: 2149540, latency: 2)	   <
L2Cache->access(MemRead, addr: 2149540, latency: 12)	   <
CYCLE: 3537 -> 3548					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=68			   <
(0, 0) tag=131070:valid=1:dirty=0:age=95		   <
(0, 0) tag=130:valid=1:dirty=0:age=40			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=18		   <
(1, 1) tag=131074:valid=1:dirty=0:age=25		   <
(1, 1) tag=234886:valid=1:dirty=0:age=24		   <
(1, 1) tag=243103:valid=1:dirty=0:age=23		   <
(2, 2) tag=262142:valid=1:dirty=0:age=22		   <
(2, 2) tag=179627:valid=1:dirty=0:age=21		   <
(2, 2) tag=246179:valid=1:dirty=0:age=20		   <
(2, 2) tag=131331:valid=1:dirty=0:age=15		   <
(3, 3) tag=131069:valid=1:dirty=0:age=17		   <
(3, 3) tag=131332:valid=1:dirty=0:age=0			   <
(3, 3) tag=262139:valid=1:dirty=0:age=14		   <
(3, 3) tag=129:valid=1:dirty=0:age=5			   <
(4, 4) tag=147457:valid=1:dirty=0:age=4			   <
(4, 4) tag=32768:valid=1:dirty=0:age=3			   <
(4, 4) tag=148487:valid=1:dirty=0:age=2			   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 3549] LOAD: (Seq:      268)(Addr: 2151749760   <
DL1Cache->access(MemRead, addr: 2151749760, latency: 2)	   <
L2Cache->access(MemRead, addr: 2151749760, latency: 12)	   <
CYCLE: 3549 -> 3560					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=69			   <
(0, 0) tag=131070:valid=1:dirty=0:age=96		   <
(0, 0) tag=130:valid=1:dirty=0:age=41			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=19		   <
(1, 1) tag=131074:valid=1:dirty=0:age=26		   <
(1, 1) tag=234886:valid=1:dirty=0:age=25		   <
(1, 1) tag=243103:valid=1:dirty=0:age=24		   <
(2, 2) tag=262142:valid=1:dirty=0:age=23		   <
(2, 2) tag=179627:valid=1:dirty=0:age=22		   <
(2, 2) tag=246179:valid=1:dirty=0:age=21		   <
(2, 2) tag=131331:valid=1:dirty=0:age=16		   <
(3, 3) tag=131069:valid=1:dirty=0:age=18		   <
(3, 3) tag=131332:valid=1:dirty=0:age=0			   <
(3, 3) tag=262139:valid=1:dirty=0:age=14		   <
(3, 3) tag=129:valid=1:dirty=0:age=5			   <
(4, 4) tag=147457:valid=1:dirty=0:age=4			   <
(4, 4) tag=32768:valid=1:dirty=0:age=3			   <
(4, 4) tag=148487:valid=1:dirty=0:age=2			   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3560] JRTYPE: (Seq:      271)(Addr: 2138104)(   <
IL1Cache->access(MemRead, addr: 2149544, latency: 2)	   <
L2Cache->access(MemRead, addr: 2149544, latency: 12)	   <
CYCLE: 3560 -> 3571					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=70			   <
(0, 0) tag=131070:valid=1:dirty=0:age=97		   <
(0, 0) tag=130:valid=1:dirty=0:age=42			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=19		   <
(1, 1) tag=131074:valid=1:dirty=0:age=26		   <
(1, 1) tag=234886:valid=1:dirty=0:age=25		   <
(1, 1) tag=243103:valid=1:dirty=0:age=24		   <
(2, 2) tag=262142:valid=1:dirty=0:age=23		   <
(2, 2) tag=179627:valid=1:dirty=0:age=22		   <
(2, 2) tag=246179:valid=1:dirty=0:age=21		   <
(2, 2) tag=131331:valid=1:dirty=0:age=16		   <
(3, 3) tag=131069:valid=1:dirty=0:age=18		   <
(3, 3) tag=131332:valid=1:dirty=0:age=0			   <
(3, 3) tag=262139:valid=1:dirty=0:age=14		   <
(3, 3) tag=129:valid=1:dirty=0:age=5			   <
(4, 4) tag=147457:valid=1:dirty=0:age=4			   <
(4, 4) tag=32768:valid=1:dirty=0:age=3			   <
(4, 4) tag=148487:valid=1:dirty=0:age=2			   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 3572] LOAD: (Seq:      269)(Addr: 2151726264   <
DL1Cache->access(MemRead, addr: 2151726264, latency: 2)	   <
L2Cache->access(MemRead, addr: 2151726264, latency: 12)	   <
CYCLE: 3572 -> 3583					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=71			   <
(0, 0) tag=131070:valid=1:dirty=0:age=98		   <
(0, 0) tag=130:valid=1:dirty=0:age=43			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=20		   <
(1, 1) tag=131074:valid=1:dirty=0:age=27		   <
(1, 1) tag=234886:valid=1:dirty=0:age=26		   <
(1, 1) tag=243103:valid=1:dirty=0:age=25		   <
(2, 2) tag=262142:valid=1:dirty=0:age=24		   <
(2, 2) tag=179627:valid=1:dirty=0:age=23		   <
(2, 2) tag=246179:valid=1:dirty=0:age=22		   <
(2, 2) tag=131331:valid=1:dirty=0:age=17		   <
(3, 3) tag=131069:valid=1:dirty=0:age=19		   <
(3, 3) tag=131332:valid=1:dirty=0:age=1			   <
(3, 3) tag=262139:valid=1:dirty=0:age=15		   <
(3, 3) tag=129:valid=1:dirty=0:age=6			   <
(4, 4) tag=147457:valid=1:dirty=0:age=5			   <
(4, 4) tag=32768:valid=1:dirty=0:age=4			   <
(4, 4) tag=148487:valid=1:dirty=0:age=3			   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3583] LOAD: (Seq:      272)(Addr: 2151726992)   <
IL1Cache->access(MemRead, addr: 2138104, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138104, latency: 12)	   <
CYCLE: 3583 -> 3594					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=72			   <
(0, 0) tag=131070:valid=1:dirty=0:age=99		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=20		   <
(1, 1) tag=131074:valid=1:dirty=0:age=27		   <
(1, 1) tag=234886:valid=1:dirty=0:age=26		   <
(1, 1) tag=243103:valid=1:dirty=0:age=25		   <
(2, 2) tag=262142:valid=1:dirty=0:age=24		   <
(2, 2) tag=179627:valid=1:dirty=0:age=23		   <
(2, 2) tag=246179:valid=1:dirty=0:age=22		   <
(2, 2) tag=131331:valid=1:dirty=0:age=17		   <
(3, 3) tag=131069:valid=1:dirty=0:age=19		   <
(3, 3) tag=131332:valid=1:dirty=0:age=1			   <
(3, 3) tag=262139:valid=1:dirty=0:age=15		   <
(3, 3) tag=129:valid=1:dirty=0:age=6			   <
(4, 4) tag=147457:valid=1:dirty=0:age=5			   <
(4, 4) tag=32768:valid=1:dirty=0:age=4			   <
(4, 4) tag=148487:valid=1:dirty=0:age=3			   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3595] LOAD: (Seq:      273)(Addr: 2147450784)   <
IL1Cache->access(MemRead, addr: 2138108, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138108, latency: 12)	   <
CYCLE: 3595 -> 3606					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=73			   <
(0, 0) tag=131070:valid=1:dirty=0:age=100		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=20		   <
(1, 1) tag=131074:valid=1:dirty=0:age=27		   <
(1, 1) tag=234886:valid=1:dirty=0:age=26		   <
(1, 1) tag=243103:valid=1:dirty=0:age=25		   <
(2, 2) tag=262142:valid=1:dirty=0:age=24		   <
(2, 2) tag=179627:valid=1:dirty=0:age=23		   <
(2, 2) tag=246179:valid=1:dirty=0:age=22		   <
(2, 2) tag=131331:valid=1:dirty=0:age=17		   <
(3, 3) tag=131069:valid=1:dirty=0:age=19		   <
(3, 3) tag=131332:valid=1:dirty=0:age=1			   <
(3, 3) tag=262139:valid=1:dirty=0:age=15		   <
(3, 3) tag=129:valid=1:dirty=0:age=6			   <
(4, 4) tag=147457:valid=1:dirty=0:age=5			   <
(4, 4) tag=32768:valid=1:dirty=0:age=4			   <
(4, 4) tag=148487:valid=1:dirty=0:age=3			   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3607] LOAD: (Seq:      274)(Addr: 2147450787)   <
IL1Cache->access(MemRead, addr: 2138112, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138112, latency: 12)	   <
CYCLE: 3607 -> 3618					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=74			   <
(0, 0) tag=131070:valid=1:dirty=0:age=101		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=20		   <
(1, 1) tag=131074:valid=1:dirty=0:age=27		   <
(1, 1) tag=234886:valid=1:dirty=0:age=26		   <
(1, 1) tag=243103:valid=1:dirty=0:age=25		   <
(2, 2) tag=262142:valid=1:dirty=0:age=24		   <
(2, 2) tag=179627:valid=1:dirty=0:age=23		   <
(2, 2) tag=246179:valid=1:dirty=0:age=22		   <
(2, 2) tag=131331:valid=1:dirty=0:age=17		   <
(3, 3) tag=131069:valid=1:dirty=0:age=19		   <
(3, 3) tag=131332:valid=1:dirty=0:age=1			   <
(3, 3) tag=262139:valid=1:dirty=0:age=15		   <
(3, 3) tag=129:valid=1:dirty=0:age=6			   <
(4, 4) tag=147457:valid=1:dirty=0:age=5			   <
(4, 4) tag=32768:valid=1:dirty=0:age=4			   <
(4, 4) tag=148487:valid=1:dirty=0:age=3			   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 3619] LOAD: (Seq:      272)(Addr: 2151726992   <
DL1Cache->access(MemRead, addr: 2151726992, latency: 2)	   <
L2Cache->access(MemRead, addr: 2151726992, latency: 12)	   <
CYCLE: 3619 -> 3630					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=75			   <
(0, 0) tag=131070:valid=1:dirty=0:age=102		   <
(0, 0) tag=130:valid=1:dirty=0:age=1			   <
(0, 0) tag=131:valid=1:dirty=0:age=2			   <
(1, 1) tag=262140:valid=1:dirty=0:age=21		   <
(1, 1) tag=131074:valid=1:dirty=0:age=28		   <
(1, 1) tag=234886:valid=1:dirty=0:age=27		   <
(1, 1) tag=243103:valid=1:dirty=0:age=26		   <
(2, 2) tag=262142:valid=1:dirty=0:age=25		   <
(2, 2) tag=179627:valid=1:dirty=0:age=24		   <
(2, 2) tag=246179:valid=1:dirty=0:age=23		   <
(2, 2) tag=131331:valid=1:dirty=0:age=18		   <
(3, 3) tag=131069:valid=1:dirty=0:age=20		   <
(3, 3) tag=131332:valid=1:dirty=0:age=2			   <
(3, 3) tag=262139:valid=1:dirty=0:age=16		   <
(3, 3) tag=129:valid=1:dirty=0:age=7			   <
(4, 4) tag=147457:valid=1:dirty=0:age=6			   <
(4, 4) tag=32768:valid=1:dirty=0:age=5			   <
(4, 4) tag=148487:valid=1:dirty=0:age=4			   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3630] ITYPE: (Seq:      275)(Addr: 32)(PC: 21   <
IL1Cache->access(MemRead, addr: 2138116, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138116, latency: 12)	   <
CYCLE: 3630 -> 3641					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=76			   <
(0, 0) tag=131070:valid=1:dirty=0:age=103		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=2			   <
(1, 1) tag=262140:valid=1:dirty=0:age=21		   <
(1, 1) tag=131074:valid=1:dirty=0:age=28		   <
(1, 1) tag=234886:valid=1:dirty=0:age=27		   <
(1, 1) tag=243103:valid=1:dirty=0:age=26		   <
(2, 2) tag=262142:valid=1:dirty=0:age=25		   <
(2, 2) tag=179627:valid=1:dirty=0:age=24		   <
(2, 2) tag=246179:valid=1:dirty=0:age=23		   <
(2, 2) tag=131331:valid=1:dirty=0:age=18		   <
(3, 3) tag=131069:valid=1:dirty=0:age=20		   <
(3, 3) tag=131332:valid=1:dirty=0:age=2			   <
(3, 3) tag=262139:valid=1:dirty=0:age=16		   <
(3, 3) tag=129:valid=1:dirty=0:age=7			   <
(4, 4) tag=147457:valid=1:dirty=0:age=6			   <
(4, 4) tag=32768:valid=1:dirty=0:age=5			   <
(4, 4) tag=148487:valid=1:dirty=0:age=4			   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 3642] LOAD: (Seq:      273)(Addr: 2147450784   <
DL1Cache->access(MemRead, addr: 2147450784, latency: 2)	   <
L2Cache->access(MemRead, addr: 2147450784, latency: 12)	   <
CYCLE: 3642 -> 3653					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=77			   <
(0, 0) tag=131070:valid=1:dirty=0:age=104		   <
(0, 0) tag=130:valid=1:dirty=0:age=1			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=22		   <
(1, 1) tag=131074:valid=1:dirty=0:age=29		   <
(1, 1) tag=234886:valid=1:dirty=0:age=28		   <
(1, 1) tag=243103:valid=1:dirty=0:age=27		   <
(2, 2) tag=262142:valid=1:dirty=0:age=26		   <
(2, 2) tag=179627:valid=1:dirty=0:age=25		   <
(2, 2) tag=246179:valid=1:dirty=0:age=24		   <
(2, 2) tag=131331:valid=1:dirty=0:age=19		   <
(3, 3) tag=131069:valid=1:dirty=0:age=0			   <
(3, 3) tag=131332:valid=1:dirty=0:age=2			   <
(3, 3) tag=262139:valid=1:dirty=0:age=16		   <
(3, 3) tag=129:valid=1:dirty=0:age=7			   <
(4, 4) tag=147457:valid=1:dirty=0:age=6			   <
(4, 4) tag=32768:valid=1:dirty=0:age=5			   <
(4, 4) tag=148487:valid=1:dirty=0:age=4			   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3653] JRTYPE: (Seq:      276)(Addr: 2118380)(   <
IL1Cache->access(MemRead, addr: 2138120, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138120, latency: 12)	   <
CYCLE: 3653 -> 3664					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=78			   <
(0, 0) tag=131070:valid=1:dirty=0:age=105		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=22		   <
(1, 1) tag=131074:valid=1:dirty=0:age=29		   <
(1, 1) tag=234886:valid=1:dirty=0:age=28		   <
(1, 1) tag=243103:valid=1:dirty=0:age=27		   <
(2, 2) tag=262142:valid=1:dirty=0:age=26		   <
(2, 2) tag=179627:valid=1:dirty=0:age=25		   <
(2, 2) tag=246179:valid=1:dirty=0:age=24		   <
(2, 2) tag=131331:valid=1:dirty=0:age=19		   <
(3, 3) tag=131069:valid=1:dirty=0:age=0			   <
(3, 3) tag=131332:valid=1:dirty=0:age=2			   <
(3, 3) tag=262139:valid=1:dirty=0:age=16		   <
(3, 3) tag=129:valid=1:dirty=0:age=7			   <
(4, 4) tag=147457:valid=1:dirty=0:age=6			   <
(4, 4) tag=32768:valid=1:dirty=0:age=5			   <
(4, 4) tag=148487:valid=1:dirty=0:age=4			   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 3665] LOAD: (Seq:      274)(Addr: 2147450787   <
DL1Cache->access(MemRead, addr: 2147450787, latency: 2)	   <
L2Cache->access(MemRead, addr: 2147450787, latency: 12)	   <
CYCLE: 3665 -> 3676					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=79			   <
(0, 0) tag=131070:valid=1:dirty=0:age=106		   <
(0, 0) tag=130:valid=1:dirty=0:age=1			   <
(0, 0) tag=131:valid=1:dirty=0:age=4			   <
(1, 1) tag=262140:valid=1:dirty=0:age=23		   <
(1, 1) tag=131074:valid=1:dirty=0:age=30		   <
(1, 1) tag=234886:valid=1:dirty=0:age=29		   <
(1, 1) tag=243103:valid=1:dirty=0:age=28		   <
(2, 2) tag=262142:valid=1:dirty=0:age=27		   <
(2, 2) tag=179627:valid=1:dirty=0:age=26		   <
(2, 2) tag=246179:valid=1:dirty=0:age=25		   <
(2, 2) tag=131331:valid=1:dirty=0:age=20		   <
(3, 3) tag=131069:valid=1:dirty=0:age=0			   <
(3, 3) tag=131332:valid=1:dirty=0:age=2			   <
(3, 3) tag=262139:valid=1:dirty=0:age=16		   <
(3, 3) tag=129:valid=1:dirty=0:age=7			   <
(4, 4) tag=147457:valid=1:dirty=0:age=6			   <
(4, 4) tag=32768:valid=1:dirty=0:age=5			   <
(4, 4) tag=148487:valid=1:dirty=0:age=4			   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3676] ITYPE: (Seq:      277)(Addr: 64)(PC: 21   <
IL1Cache->access(MemRead, addr: 2118380, latency: 2)	   <
L2Cache->access(MemRead, addr: 2118380, latency: 12)	   <
CYCLE: 3676 -> 3687					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=80			   <
(0, 0) tag=131070:valid=1:dirty=0:age=107		   <
(0, 0) tag=130:valid=1:dirty=0:age=2			   <
(0, 0) tag=131:valid=1:dirty=0:age=5			   <
(1, 1) tag=262140:valid=1:dirty=0:age=24		   <
(1, 1) tag=131074:valid=1:dirty=0:age=31		   <
(1, 1) tag=234886:valid=1:dirty=0:age=30		   <
(1, 1) tag=243103:valid=1:dirty=0:age=29		   <
(2, 2) tag=262142:valid=1:dirty=0:age=28		   <
(2, 2) tag=179627:valid=1:dirty=0:age=27		   <
(2, 2) tag=246179:valid=1:dirty=0:age=26		   <
(2, 2) tag=131331:valid=1:dirty=0:age=21		   <
(3, 3) tag=131069:valid=1:dirty=0:age=1			   <
(3, 3) tag=131332:valid=1:dirty=0:age=3			   <
(3, 3) tag=262139:valid=1:dirty=0:age=17		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=6			   <
(4, 4) tag=32768:valid=1:dirty=0:age=5			   <
(4, 4) tag=148487:valid=1:dirty=0:age=4			   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3688] ITYPE: (Seq:      278)(Addr: 4096)(PC:    <
IL1Cache->access(MemRead, addr: 2118384, latency: 2)	   <
L2Cache->access(MemRead, addr: 2118384, latency: 12)	   <
CYCLE: 3688 -> 3699					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=81			   <
(0, 0) tag=131070:valid=1:dirty=0:age=108		   <
(0, 0) tag=130:valid=1:dirty=0:age=3			   <
(0, 0) tag=131:valid=1:dirty=0:age=6			   <
(1, 1) tag=262140:valid=1:dirty=0:age=25		   <
(1, 1) tag=131074:valid=1:dirty=0:age=32		   <
(1, 1) tag=234886:valid=1:dirty=0:age=31		   <
(1, 1) tag=243103:valid=1:dirty=0:age=30		   <
(2, 2) tag=262142:valid=1:dirty=0:age=29		   <
(2, 2) tag=179627:valid=1:dirty=0:age=28		   <
(2, 2) tag=246179:valid=1:dirty=0:age=27		   <
(2, 2) tag=131331:valid=1:dirty=0:age=22		   <
(3, 3) tag=131069:valid=1:dirty=0:age=2			   <
(3, 3) tag=131332:valid=1:dirty=0:age=4			   <
(3, 3) tag=262139:valid=1:dirty=0:age=18		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=6			   <
(4, 4) tag=32768:valid=1:dirty=0:age=5			   <
(4, 4) tag=148487:valid=1:dirty=0:age=4			   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3700] ITYPE: (Seq:      279)(Addr: 3612)(PC:    <
IL1Cache->access(MemRead, addr: 2118388, latency: 2)	   <
L2Cache->access(MemRead, addr: 2118388, latency: 12)	   <
CYCLE: 3700 -> 3711					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=82			   <
(0, 0) tag=131070:valid=1:dirty=0:age=109		   <
(0, 0) tag=130:valid=1:dirty=0:age=4			   <
(0, 0) tag=131:valid=1:dirty=0:age=7			   <
(1, 1) tag=262140:valid=1:dirty=0:age=26		   <
(1, 1) tag=131074:valid=1:dirty=0:age=33		   <
(1, 1) tag=234886:valid=1:dirty=0:age=32		   <
(1, 1) tag=243103:valid=1:dirty=0:age=31		   <
(2, 2) tag=262142:valid=1:dirty=0:age=30		   <
(2, 2) tag=179627:valid=1:dirty=0:age=29		   <
(2, 2) tag=246179:valid=1:dirty=0:age=28		   <
(2, 2) tag=131331:valid=1:dirty=0:age=23		   <
(3, 3) tag=131069:valid=1:dirty=0:age=3			   <
(3, 3) tag=131332:valid=1:dirty=0:age=5			   <
(3, 3) tag=262139:valid=1:dirty=0:age=19		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=6			   <
(4, 4) tag=32768:valid=1:dirty=0:age=5			   <
(4, 4) tag=148487:valid=1:dirty=0:age=4			   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3712] ITYPE: (Seq:      280)(Addr: 10)(PC: 21   <
IL1Cache->access(MemRead, addr: 2118392, latency: 2)	   <
L2Cache->access(MemRead, addr: 2118392, latency: 12)	   <
CYCLE: 3712 -> 3723					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=83			   <
(0, 0) tag=131070:valid=1:dirty=0:age=110		   <
(0, 0) tag=130:valid=1:dirty=0:age=5			   <
(0, 0) tag=131:valid=1:dirty=0:age=8			   <
(1, 1) tag=262140:valid=1:dirty=0:age=27		   <
(1, 1) tag=131074:valid=1:dirty=0:age=34		   <
(1, 1) tag=234886:valid=1:dirty=0:age=33		   <
(1, 1) tag=243103:valid=1:dirty=0:age=32		   <
(2, 2) tag=262142:valid=1:dirty=0:age=31		   <
(2, 2) tag=179627:valid=1:dirty=0:age=30		   <
(2, 2) tag=246179:valid=1:dirty=0:age=29		   <
(2, 2) tag=131331:valid=1:dirty=0:age=24		   <
(3, 3) tag=131069:valid=1:dirty=0:age=4			   <
(3, 3) tag=131332:valid=1:dirty=0:age=6			   <
(3, 3) tag=262139:valid=1:dirty=0:age=20		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=6			   <
(4, 4) tag=32768:valid=1:dirty=0:age=5			   <
(4, 4) tag=148487:valid=1:dirty=0:age=4			   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3724] STORE: (Seq:      281)(Addr: 268454160)   <
IL1Cache->access(MemRead, addr: 2118396, latency: 2)	   <
L2Cache->access(MemRead, addr: 2118396, latency: 12)	   <
CYCLE: 3724 -> 3735					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=84			   <
(0, 0) tag=131070:valid=1:dirty=0:age=111		   <
(0, 0) tag=130:valid=1:dirty=0:age=6			   <
(0, 0) tag=131:valid=1:dirty=0:age=9			   <
(1, 1) tag=262140:valid=1:dirty=0:age=28		   <
(1, 1) tag=131074:valid=1:dirty=0:age=35		   <
(1, 1) tag=234886:valid=1:dirty=0:age=34		   <
(1, 1) tag=243103:valid=1:dirty=0:age=33		   <
(2, 2) tag=262142:valid=1:dirty=0:age=32		   <
(2, 2) tag=179627:valid=1:dirty=0:age=31		   <
(2, 2) tag=246179:valid=1:dirty=0:age=30		   <
(2, 2) tag=131331:valid=1:dirty=0:age=25		   <
(3, 3) tag=131069:valid=1:dirty=0:age=5			   <
(3, 3) tag=131332:valid=1:dirty=0:age=7			   <
(3, 3) tag=262139:valid=1:dirty=0:age=21		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=6			   <
(4, 4) tag=32768:valid=1:dirty=0:age=5			   <
(4, 4) tag=148487:valid=1:dirty=0:age=4			   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3736] ITYPE: (Seq:      282)(Addr: 2)(PC: 211   <
IL1Cache->access(MemRead, addr: 2118400, latency: 2)	   <
L2Cache->access(MemRead, addr: 2118400, latency: 12)	   <
CYCLE: 3736 -> 3747					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=85			   <
(0, 0) tag=131070:valid=1:dirty=0:age=112		   <
(0, 0) tag=130:valid=1:dirty=0:age=7			   <
(0, 0) tag=131:valid=1:dirty=0:age=10			   <
(1, 1) tag=262140:valid=1:dirty=0:age=29		   <
(1, 1) tag=131074:valid=1:dirty=0:age=36		   <
(1, 1) tag=234886:valid=1:dirty=0:age=35		   <
(1, 1) tag=243103:valid=1:dirty=0:age=34		   <
(2, 2) tag=262142:valid=1:dirty=0:age=33		   <
(2, 2) tag=179627:valid=1:dirty=0:age=32		   <
(2, 2) tag=246179:valid=1:dirty=0:age=31		   <
(2, 2) tag=131331:valid=1:dirty=0:age=26		   <
(3, 3) tag=131069:valid=1:dirty=0:age=6			   <
(3, 3) tag=131332:valid=1:dirty=0:age=8			   <
(3, 3) tag=262139:valid=1:dirty=0:age=22		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=6			   <
(4, 4) tag=32768:valid=1:dirty=0:age=5			   <
(4, 4) tag=148487:valid=1:dirty=0:age=4			   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3748] BRANCH: (Seq:      283)(Addr: 2118412)(   <
IL1Cache->access(MemRead, addr: 2118404, latency: 2)	   <
L2Cache->access(MemRead, addr: 2118404, latency: 12)	   <
CYCLE: 3748 -> 3759					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=86			   <
(0, 0) tag=131070:valid=1:dirty=0:age=113		   <
(0, 0) tag=130:valid=1:dirty=0:age=8			   <
(0, 0) tag=131:valid=1:dirty=0:age=11			   <
(1, 1) tag=262140:valid=1:dirty=0:age=30		   <
(1, 1) tag=131074:valid=1:dirty=0:age=37		   <
(1, 1) tag=234886:valid=1:dirty=0:age=36		   <
(1, 1) tag=243103:valid=1:dirty=0:age=35		   <
(2, 2) tag=262142:valid=1:dirty=0:age=34		   <
(2, 2) tag=179627:valid=1:dirty=0:age=33		   <
(2, 2) tag=246179:valid=1:dirty=0:age=32		   <
(2, 2) tag=131331:valid=1:dirty=0:age=27		   <
(3, 3) tag=131069:valid=1:dirty=0:age=7			   <
(3, 3) tag=131332:valid=1:dirty=0:age=9			   <
(3, 3) tag=262139:valid=1:dirty=0:age=23		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=6			   <
(4, 4) tag=32768:valid=1:dirty=0:age=5			   <
(4, 4) tag=148487:valid=1:dirty=0:age=4			   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 3760] STORE: (Seq:      281)(Addr: 268454160   <
DL1Cache->access(MemWrite, addr: 268454160, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268454160, latency: 12)	   <
Memory->access(MemWrite, addr: 268454160, latency: 112)	   <
CYCLE: 3760 -> 3760					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=86			   <
(0, 0) tag=131070:valid=1:dirty=0:age=113		   <
(0, 0) tag=130:valid=1:dirty=0:age=8			   <
(0, 0) tag=131:valid=1:dirty=0:age=11			   <
(1, 1) tag=262140:valid=1:dirty=0:age=30		   <
(1, 1) tag=131074:valid=1:dirty=0:age=37		   <
(1, 1) tag=234886:valid=1:dirty=0:age=36		   <
(1, 1) tag=243103:valid=1:dirty=0:age=35		   <
(2, 2) tag=262142:valid=1:dirty=0:age=34		   <
(2, 2) tag=179627:valid=1:dirty=0:age=33		   <
(2, 2) tag=246179:valid=1:dirty=0:age=32		   <
(2, 2) tag=131331:valid=1:dirty=0:age=27		   <
(3, 3) tag=131069:valid=1:dirty=0:age=7			   <
(3, 3) tag=131332:valid=1:dirty=0:age=9			   <
(3, 3) tag=262139:valid=1:dirty=0:age=23		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=6			   <
(4, 4) tag=32768:valid=1:dirty=0:age=5			   <
(4, 4) tag=148487:valid=1:dirty=0:age=4			   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3760] LOAD: (Seq:      284)(Addr: 2415889952)   <
IL1Cache->access(MemRead, addr: 2118408, latency: 2)	   <
L2Cache->access(MemRead, addr: 2118408, latency: 12)	   <
CYCLE: 3760 -> 3771					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=87			   <
(0, 0) tag=131070:valid=1:dirty=0:age=114		   <
(0, 0) tag=130:valid=1:dirty=0:age=9			   <
(0, 0) tag=131:valid=1:dirty=0:age=12			   <
(1, 1) tag=262140:valid=1:dirty=0:age=31		   <
(1, 1) tag=131074:valid=1:dirty=0:age=38		   <
(1, 1) tag=234886:valid=1:dirty=0:age=37		   <
(1, 1) tag=243103:valid=1:dirty=0:age=36		   <
(2, 2) tag=262142:valid=1:dirty=0:age=35		   <
(2, 2) tag=179627:valid=1:dirty=0:age=34		   <
(2, 2) tag=246179:valid=1:dirty=0:age=33		   <
(2, 2) tag=131331:valid=1:dirty=0:age=28		   <
(3, 3) tag=131069:valid=1:dirty=0:age=8			   <
(3, 3) tag=131332:valid=1:dirty=0:age=10		   <
(3, 3) tag=262139:valid=1:dirty=0:age=24		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=6			   <
(4, 4) tag=32768:valid=1:dirty=0:age=5			   <
(4, 4) tag=148487:valid=1:dirty=0:age=4			   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3772] ITYPE: (Seq:      285)(Addr: 3)(PC: 211   <
IL1Cache->access(MemRead, addr: 2118412, latency: 2)	   <
L2Cache->access(MemRead, addr: 2118412, latency: 12)	   <
CYCLE: 3772 -> 3783					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=88			   <
(0, 0) tag=131070:valid=1:dirty=0:age=115		   <
(0, 0) tag=130:valid=1:dirty=0:age=10			   <
(0, 0) tag=131:valid=1:dirty=0:age=13			   <
(1, 1) tag=262140:valid=1:dirty=0:age=32		   <
(1, 1) tag=131074:valid=1:dirty=0:age=39		   <
(1, 1) tag=234886:valid=1:dirty=0:age=38		   <
(1, 1) tag=243103:valid=1:dirty=0:age=37		   <
(2, 2) tag=262142:valid=1:dirty=0:age=36		   <
(2, 2) tag=179627:valid=1:dirty=0:age=35		   <
(2, 2) tag=246179:valid=1:dirty=0:age=34		   <
(2, 2) tag=131331:valid=1:dirty=0:age=29		   <
(3, 3) tag=131069:valid=1:dirty=0:age=9			   <
(3, 3) tag=131332:valid=1:dirty=0:age=11		   <
(3, 3) tag=262139:valid=1:dirty=0:age=25		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=6			   <
(4, 4) tag=32768:valid=1:dirty=0:age=5			   <
(4, 4) tag=148487:valid=1:dirty=0:age=4			   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3784] BRANCH: (Seq:      286)(Addr: 2118440)(   <
IL1Cache->access(MemRead, addr: 2118416, latency: 2)	   <
L2Cache->access(MemRead, addr: 2118416, latency: 12)	   <
CYCLE: 3784 -> 3795					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=89			   <
(0, 0) tag=131070:valid=1:dirty=0:age=116		   <
(0, 0) tag=130:valid=1:dirty=0:age=11			   <
(0, 0) tag=131:valid=1:dirty=0:age=14			   <
(1, 1) tag=262140:valid=1:dirty=0:age=33		   <
(1, 1) tag=131074:valid=1:dirty=0:age=40		   <
(1, 1) tag=234886:valid=1:dirty=0:age=39		   <
(1, 1) tag=243103:valid=1:dirty=0:age=38		   <
(2, 2) tag=262142:valid=1:dirty=0:age=37		   <
(2, 2) tag=179627:valid=1:dirty=0:age=36		   <
(2, 2) tag=246179:valid=1:dirty=0:age=35		   <
(2, 2) tag=131331:valid=1:dirty=0:age=30		   <
(3, 3) tag=131069:valid=1:dirty=0:age=10		   <
(3, 3) tag=131332:valid=1:dirty=0:age=12		   <
(3, 3) tag=262139:valid=1:dirty=0:age=26		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=6			   <
(4, 4) tag=32768:valid=1:dirty=0:age=5			   <
(4, 4) tag=148487:valid=1:dirty=0:age=4			   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 3796] LOAD: (Seq:      284)(Addr: 2415889952   <
DL1Cache->access(MemRead, addr: 2415889952, latency: 2)	   <
L2Cache->access(MemRead, addr: 2415889952, latency: 12)	   <
CYCLE: 3796 -> 3807					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=90			   <
(0, 0) tag=131070:valid=1:dirty=0:age=117		   <
(0, 0) tag=130:valid=1:dirty=0:age=12			   <
(0, 0) tag=131:valid=1:dirty=0:age=15			   <
(1, 1) tag=262140:valid=1:dirty=0:age=34		   <
(1, 1) tag=131074:valid=1:dirty=0:age=41		   <
(1, 1) tag=234886:valid=1:dirty=0:age=40		   <
(1, 1) tag=243103:valid=1:dirty=0:age=39		   <
(2, 2) tag=262142:valid=1:dirty=0:age=38		   <
(2, 2) tag=179627:valid=1:dirty=0:age=37		   <
(2, 2) tag=246179:valid=1:dirty=0:age=36		   <
(2, 2) tag=131331:valid=1:dirty=0:age=31		   <
(3, 3) tag=131069:valid=1:dirty=0:age=11		   <
(3, 3) tag=131332:valid=1:dirty=0:age=13		   <
(3, 3) tag=262139:valid=1:dirty=0:age=27		   <
(3, 3) tag=129:valid=1:dirty=0:age=1			   <
(4, 4) tag=147457:valid=1:dirty=0:age=7			   <
(4, 4) tag=32768:valid=1:dirty=0:age=6			   <
(4, 4) tag=148487:valid=1:dirty=0:age=5			   <
(4, 4) tag=16384:valid=1:dirty=0:age=3			   <
(5, 5) tag=131330:valid=1:dirty=0:age=1			   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3807] LOAD: (Seq:      287)(Addr: 2415899868)   <
IL1Cache->access(MemRead, addr: 2118420, latency: 2)	   <
L2Cache->access(MemRead, addr: 2118420, latency: 12)	   <
CYCLE: 3807 -> 3818					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=91			   <
(0, 0) tag=131070:valid=1:dirty=0:age=118		   <
(0, 0) tag=130:valid=1:dirty=0:age=13			   <
(0, 0) tag=131:valid=1:dirty=0:age=16			   <
(1, 1) tag=262140:valid=1:dirty=0:age=35		   <
(1, 1) tag=131074:valid=1:dirty=0:age=42		   <
(1, 1) tag=234886:valid=1:dirty=0:age=41		   <
(1, 1) tag=243103:valid=1:dirty=0:age=40		   <
(2, 2) tag=262142:valid=1:dirty=0:age=39		   <
(2, 2) tag=179627:valid=1:dirty=0:age=38		   <
(2, 2) tag=246179:valid=1:dirty=0:age=37		   <
(2, 2) tag=131331:valid=1:dirty=0:age=32		   <
(3, 3) tag=131069:valid=1:dirty=0:age=12		   <
(3, 3) tag=131332:valid=1:dirty=0:age=14		   <
(3, 3) tag=262139:valid=1:dirty=0:age=28		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=7			   <
(4, 4) tag=32768:valid=1:dirty=0:age=6			   <
(4, 4) tag=148487:valid=1:dirty=0:age=5			   <
(4, 4) tag=16384:valid=1:dirty=0:age=3			   <
(5, 5) tag=131330:valid=1:dirty=0:age=1			   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3819] RTYPE: (Seq:      288)(Addr: 0)(PC: 211   <
IL1Cache->access(MemRead, addr: 2118424, latency: 2)	   <
L2Cache->access(MemRead, addr: 2118424, latency: 12)	   <
CYCLE: 3819 -> 3830					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=92			   <
(0, 0) tag=131070:valid=1:dirty=0:age=119		   <
(0, 0) tag=130:valid=1:dirty=0:age=14			   <
(0, 0) tag=131:valid=1:dirty=0:age=17			   <
(1, 1) tag=262140:valid=1:dirty=0:age=36		   <
(1, 1) tag=131074:valid=1:dirty=0:age=43		   <
(1, 1) tag=234886:valid=1:dirty=0:age=42		   <
(1, 1) tag=243103:valid=1:dirty=0:age=41		   <
(2, 2) tag=262142:valid=1:dirty=0:age=40		   <
(2, 2) tag=179627:valid=1:dirty=0:age=39		   <
(2, 2) tag=246179:valid=1:dirty=0:age=38		   <
(2, 2) tag=131331:valid=1:dirty=0:age=33		   <
(3, 3) tag=131069:valid=1:dirty=0:age=13		   <
(3, 3) tag=131332:valid=1:dirty=0:age=15		   <
(3, 3) tag=262139:valid=1:dirty=0:age=29		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=7			   <
(4, 4) tag=32768:valid=1:dirty=0:age=6			   <
(4, 4) tag=148487:valid=1:dirty=0:age=5			   <
(4, 4) tag=16384:valid=1:dirty=0:age=3			   <
(5, 5) tag=131330:valid=1:dirty=0:age=1			   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3831] ITYPE: (Seq:      289)(Addr: 10)(PC: 21   <
IL1Cache->access(MemRead, addr: 2118428, latency: 2)	   <
L2Cache->access(MemRead, addr: 2118428, latency: 12)	   <
CYCLE: 3831 -> 3842					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=93			   <
(0, 0) tag=131070:valid=1:dirty=0:age=120		   <
(0, 0) tag=130:valid=1:dirty=0:age=15			   <
(0, 0) tag=131:valid=1:dirty=0:age=18			   <
(1, 1) tag=262140:valid=1:dirty=0:age=37		   <
(1, 1) tag=131074:valid=1:dirty=0:age=44		   <
(1, 1) tag=234886:valid=1:dirty=0:age=43		   <
(1, 1) tag=243103:valid=1:dirty=0:age=42		   <
(2, 2) tag=262142:valid=1:dirty=0:age=41		   <
(2, 2) tag=179627:valid=1:dirty=0:age=40		   <
(2, 2) tag=246179:valid=1:dirty=0:age=39		   <
(2, 2) tag=131331:valid=1:dirty=0:age=34		   <
(3, 3) tag=131069:valid=1:dirty=0:age=14		   <
(3, 3) tag=131332:valid=1:dirty=0:age=16		   <
(3, 3) tag=262139:valid=1:dirty=0:age=30		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=7			   <
(4, 4) tag=32768:valid=1:dirty=0:age=6			   <
(4, 4) tag=148487:valid=1:dirty=0:age=5			   <
(4, 4) tag=16384:valid=1:dirty=0:age=3			   <
(5, 5) tag=131330:valid=1:dirty=0:age=1			   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 3843] LOAD: (Seq:      287)(Addr: 2415899868   <
DL1Cache->access(MemRead, addr: 2415899868, latency: 2)	   <
L2Cache->access(MemRead, addr: 2415899868, latency: 12)	   <
CYCLE: 3843 -> 3854					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=94			   <
(0, 0) tag=131070:valid=1:dirty=0:age=121		   <
(0, 0) tag=130:valid=1:dirty=0:age=16			   <
(0, 0) tag=131:valid=1:dirty=0:age=19			   <
(1, 1) tag=262140:valid=1:dirty=0:age=38		   <
(1, 1) tag=131074:valid=1:dirty=0:age=45		   <
(1, 1) tag=234886:valid=1:dirty=0:age=44		   <
(1, 1) tag=243103:valid=1:dirty=0:age=43		   <
(2, 2) tag=262142:valid=1:dirty=0:age=42		   <
(2, 2) tag=179627:valid=1:dirty=0:age=41		   <
(2, 2) tag=246179:valid=1:dirty=0:age=40		   <
(2, 2) tag=131331:valid=1:dirty=0:age=35		   <
(3, 3) tag=131069:valid=1:dirty=0:age=15		   <
(3, 3) tag=131332:valid=1:dirty=0:age=17		   <
(3, 3) tag=262139:valid=1:dirty=0:age=31		   <
(3, 3) tag=129:valid=1:dirty=0:age=1			   <
(4, 4) tag=147457:valid=1:dirty=0:age=8			   <
(4, 4) tag=32768:valid=1:dirty=0:age=7			   <
(4, 4) tag=148487:valid=1:dirty=0:age=6			   <
(4, 4) tag=16384:valid=1:dirty=0:age=4			   <
(5, 5) tag=131330:valid=1:dirty=0:age=2			   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3854] JTYPE: (Seq:      290)(Addr: 2145080)(P   <
IL1Cache->access(MemRead, addr: 2118432, latency: 2)	   <
L2Cache->access(MemRead, addr: 2118432, latency: 12)	   <
CYCLE: 3854 -> 3865					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=95			   <
(0, 0) tag=131070:valid=1:dirty=0:age=122		   <
(0, 0) tag=130:valid=1:dirty=0:age=17			   <
(0, 0) tag=131:valid=1:dirty=0:age=20			   <
(1, 1) tag=262140:valid=1:dirty=0:age=39		   <
(1, 1) tag=131074:valid=1:dirty=0:age=46		   <
(1, 1) tag=234886:valid=1:dirty=0:age=45		   <
(1, 1) tag=243103:valid=1:dirty=0:age=44		   <
(2, 2) tag=262142:valid=1:dirty=0:age=43		   <
(2, 2) tag=179627:valid=1:dirty=0:age=42		   <
(2, 2) tag=246179:valid=1:dirty=0:age=41		   <
(2, 2) tag=131331:valid=1:dirty=0:age=36		   <
(3, 3) tag=131069:valid=1:dirty=0:age=16		   <
(3, 3) tag=131332:valid=1:dirty=0:age=18		   <
(3, 3) tag=262139:valid=1:dirty=0:age=32		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=8			   <
(4, 4) tag=32768:valid=1:dirty=0:age=7			   <
(4, 4) tag=148487:valid=1:dirty=0:age=6			   <
(4, 4) tag=16384:valid=1:dirty=0:age=4			   <
(5, 5) tag=131330:valid=1:dirty=0:age=2			   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3866] BRANCH: (Seq:      291)(Addr: 2145100)(   <
IL1Cache->access(MemRead, addr: 2145080, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145080, latency: 12)	   <
CYCLE: 3866 -> 3877					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=96			   <
(0, 0) tag=131070:valid=1:dirty=0:age=123		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=20			   <
(1, 1) tag=262140:valid=1:dirty=0:age=39		   <
(1, 1) tag=131074:valid=1:dirty=0:age=46		   <
(1, 1) tag=234886:valid=1:dirty=0:age=45		   <
(1, 1) tag=243103:valid=1:dirty=0:age=44		   <
(2, 2) tag=262142:valid=1:dirty=0:age=43		   <
(2, 2) tag=179627:valid=1:dirty=0:age=42		   <
(2, 2) tag=246179:valid=1:dirty=0:age=41		   <
(2, 2) tag=131331:valid=1:dirty=0:age=36		   <
(3, 3) tag=131069:valid=1:dirty=0:age=16		   <
(3, 3) tag=131332:valid=1:dirty=0:age=18		   <
(3, 3) tag=262139:valid=1:dirty=0:age=32		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=8			   <
(4, 4) tag=32768:valid=1:dirty=0:age=7			   <
(4, 4) tag=148487:valid=1:dirty=0:age=6			   <
(4, 4) tag=16384:valid=1:dirty=0:age=4			   <
(5, 5) tag=131330:valid=1:dirty=0:age=2			   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3878] ITYPE: (Seq:      292)(Addr: 1)(PC: 214   <
IL1Cache->access(MemRead, addr: 2145084, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145084, latency: 12)	   <
CYCLE: 3878 -> 3889					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=97			   <
(0, 0) tag=131070:valid=1:dirty=0:age=124		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=20			   <
(1, 1) tag=262140:valid=1:dirty=0:age=39		   <
(1, 1) tag=131074:valid=1:dirty=0:age=46		   <
(1, 1) tag=234886:valid=1:dirty=0:age=45		   <
(1, 1) tag=243103:valid=1:dirty=0:age=44		   <
(2, 2) tag=262142:valid=1:dirty=0:age=43		   <
(2, 2) tag=179627:valid=1:dirty=0:age=42		   <
(2, 2) tag=246179:valid=1:dirty=0:age=41		   <
(2, 2) tag=131331:valid=1:dirty=0:age=36		   <
(3, 3) tag=131069:valid=1:dirty=0:age=16		   <
(3, 3) tag=131332:valid=1:dirty=0:age=18		   <
(3, 3) tag=262139:valid=1:dirty=0:age=32		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=8			   <
(4, 4) tag=32768:valid=1:dirty=0:age=7			   <
(4, 4) tag=148487:valid=1:dirty=0:age=6			   <
(4, 4) tag=16384:valid=1:dirty=0:age=4			   <
(5, 5) tag=131330:valid=1:dirty=0:age=2			   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3890] BRANCH: (Seq:      293)(Addr: 2145100)(   <
IL1Cache->access(MemRead, addr: 2145088, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145088, latency: 12)	   <
CYCLE: 3890 -> 3901					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=98			   <
(0, 0) tag=131070:valid=1:dirty=0:age=125		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=20			   <
(1, 1) tag=262140:valid=1:dirty=0:age=39		   <
(1, 1) tag=131074:valid=1:dirty=0:age=46		   <
(1, 1) tag=234886:valid=1:dirty=0:age=45		   <
(1, 1) tag=243103:valid=1:dirty=0:age=44		   <
(2, 2) tag=262142:valid=1:dirty=0:age=43		   <
(2, 2) tag=179627:valid=1:dirty=0:age=42		   <
(2, 2) tag=246179:valid=1:dirty=0:age=41		   <
(2, 2) tag=131331:valid=1:dirty=0:age=36		   <
(3, 3) tag=131069:valid=1:dirty=0:age=16		   <
(3, 3) tag=131332:valid=1:dirty=0:age=18		   <
(3, 3) tag=262139:valid=1:dirty=0:age=32		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=8			   <
(4, 4) tag=32768:valid=1:dirty=0:age=7			   <
(4, 4) tag=148487:valid=1:dirty=0:age=6			   <
(4, 4) tag=16384:valid=1:dirty=0:age=4			   <
(5, 5) tag=131330:valid=1:dirty=0:age=2			   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3902] ITYPE: (Seq:      294)(Addr: 37)(PC: 21   <
IL1Cache->access(MemRead, addr: 2145092, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145092, latency: 12)	   <
CYCLE: 3902 -> 3913					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=99			   <
(0, 0) tag=131070:valid=1:dirty=0:age=126		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=20			   <
(1, 1) tag=262140:valid=1:dirty=0:age=39		   <
(1, 1) tag=131074:valid=1:dirty=0:age=46		   <
(1, 1) tag=234886:valid=1:dirty=0:age=45		   <
(1, 1) tag=243103:valid=1:dirty=0:age=44		   <
(2, 2) tag=262142:valid=1:dirty=0:age=43		   <
(2, 2) tag=179627:valid=1:dirty=0:age=42		   <
(2, 2) tag=246179:valid=1:dirty=0:age=41		   <
(2, 2) tag=131331:valid=1:dirty=0:age=36		   <
(3, 3) tag=131069:valid=1:dirty=0:age=16		   <
(3, 3) tag=131332:valid=1:dirty=0:age=18		   <
(3, 3) tag=262139:valid=1:dirty=0:age=32		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=8			   <
(4, 4) tag=32768:valid=1:dirty=0:age=7			   <
(4, 4) tag=148487:valid=1:dirty=0:age=6			   <
(4, 4) tag=16384:valid=1:dirty=0:age=4			   <
(5, 5) tag=131330:valid=1:dirty=0:age=2			   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3914] BRANCH: (Seq:      295)(Addr: 2145104)(   <
IL1Cache->access(MemRead, addr: 2145096, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145096, latency: 12)	   <
CYCLE: 3914 -> 3925					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=100			   <
(0, 0) tag=131070:valid=1:dirty=0:age=127		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=20			   <
(1, 1) tag=262140:valid=1:dirty=0:age=39		   <
(1, 1) tag=131074:valid=1:dirty=0:age=46		   <
(1, 1) tag=234886:valid=1:dirty=0:age=45		   <
(1, 1) tag=243103:valid=1:dirty=0:age=44		   <
(2, 2) tag=262142:valid=1:dirty=0:age=43		   <
(2, 2) tag=179627:valid=1:dirty=0:age=42		   <
(2, 2) tag=246179:valid=1:dirty=0:age=41		   <
(2, 2) tag=131331:valid=1:dirty=0:age=36		   <
(3, 3) tag=131069:valid=1:dirty=0:age=16		   <
(3, 3) tag=131332:valid=1:dirty=0:age=18		   <
(3, 3) tag=262139:valid=1:dirty=0:age=32		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=8			   <
(4, 4) tag=32768:valid=1:dirty=0:age=7			   <
(4, 4) tag=148487:valid=1:dirty=0:age=6			   <
(4, 4) tag=16384:valid=1:dirty=0:age=4			   <
(5, 5) tag=131330:valid=1:dirty=0:age=2			   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3926] LOAD: (Seq:      296)(Addr: 2147451115)   <
IL1Cache->access(MemRead, addr: 2145104, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145104, latency: 12)	   <
CYCLE: 3926 -> 3937					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=101			   <
(0, 0) tag=131070:valid=1:dirty=0:age=128		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=20			   <
(1, 1) tag=262140:valid=1:dirty=0:age=39		   <
(1, 1) tag=131074:valid=1:dirty=0:age=46		   <
(1, 1) tag=234886:valid=1:dirty=0:age=45		   <
(1, 1) tag=243103:valid=1:dirty=0:age=44		   <
(2, 2) tag=262142:valid=1:dirty=0:age=43		   <
(2, 2) tag=179627:valid=1:dirty=0:age=42		   <
(2, 2) tag=246179:valid=1:dirty=0:age=41		   <
(2, 2) tag=131331:valid=1:dirty=0:age=36		   <
(3, 3) tag=131069:valid=1:dirty=0:age=16		   <
(3, 3) tag=131332:valid=1:dirty=0:age=18		   <
(3, 3) tag=262139:valid=1:dirty=0:age=32		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=8			   <
(4, 4) tag=32768:valid=1:dirty=0:age=7			   <
(4, 4) tag=148487:valid=1:dirty=0:age=6			   <
(4, 4) tag=16384:valid=1:dirty=0:age=4			   <
(5, 5) tag=131330:valid=1:dirty=0:age=2			   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3938] LOAD: (Seq:      297)(Addr: 268484610)(   <
IL1Cache->access(MemRead, addr: 2145108, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145108, latency: 12)	   <
CYCLE: 3938 -> 3949					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=102			   <
(0, 0) tag=131070:valid=1:dirty=0:age=129		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=20			   <
(1, 1) tag=262140:valid=1:dirty=0:age=39		   <
(1, 1) tag=131074:valid=1:dirty=0:age=46		   <
(1, 1) tag=234886:valid=1:dirty=0:age=45		   <
(1, 1) tag=243103:valid=1:dirty=0:age=44		   <
(2, 2) tag=262142:valid=1:dirty=0:age=43		   <
(2, 2) tag=179627:valid=1:dirty=0:age=42		   <
(2, 2) tag=246179:valid=1:dirty=0:age=41		   <
(2, 2) tag=131331:valid=1:dirty=0:age=36		   <
(3, 3) tag=131069:valid=1:dirty=0:age=16		   <
(3, 3) tag=131332:valid=1:dirty=0:age=18		   <
(3, 3) tag=262139:valid=1:dirty=0:age=32		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=8			   <
(4, 4) tag=32768:valid=1:dirty=0:age=7			   <
(4, 4) tag=148487:valid=1:dirty=0:age=6			   <
(4, 4) tag=16384:valid=1:dirty=0:age=4			   <
(5, 5) tag=131330:valid=1:dirty=0:age=2			   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3950] ITYPE: (Seq:      298)(Addr: 1)(PC: 214   <
IL1Cache->access(MemRead, addr: 2145112, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145112, latency: 12)	   <
CYCLE: 3950 -> 3961					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=103			   <
(0, 0) tag=131070:valid=1:dirty=0:age=130		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=20			   <
(1, 1) tag=262140:valid=1:dirty=0:age=39		   <
(1, 1) tag=131074:valid=1:dirty=0:age=46		   <
(1, 1) tag=234886:valid=1:dirty=0:age=45		   <
(1, 1) tag=243103:valid=1:dirty=0:age=44		   <
(2, 2) tag=262142:valid=1:dirty=0:age=43		   <
(2, 2) tag=179627:valid=1:dirty=0:age=42		   <
(2, 2) tag=246179:valid=1:dirty=0:age=41		   <
(2, 2) tag=131331:valid=1:dirty=0:age=36		   <
(3, 3) tag=131069:valid=1:dirty=0:age=16		   <
(3, 3) tag=131332:valid=1:dirty=0:age=18		   <
(3, 3) tag=262139:valid=1:dirty=0:age=32		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=8			   <
(4, 4) tag=32768:valid=1:dirty=0:age=7			   <
(4, 4) tag=148487:valid=1:dirty=0:age=6			   <
(4, 4) tag=16384:valid=1:dirty=0:age=4			   <
(5, 5) tag=131330:valid=1:dirty=0:age=2			   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 3962] LOAD: (Seq:      296)(Addr: 2147451115   <
DL1Cache->access(MemRead, addr: 2147451115, latency: 2)	   <
L2Cache->access(MemRead, addr: 2147451115, latency: 12)	   <
CYCLE: 3962 -> 3973					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=104			   <
(0, 0) tag=131070:valid=1:dirty=0:age=0			   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=20			   <
(1, 1) tag=262140:valid=1:dirty=0:age=39		   <
(1, 1) tag=131074:valid=1:dirty=0:age=46		   <
(1, 1) tag=234886:valid=1:dirty=0:age=45		   <
(1, 1) tag=243103:valid=1:dirty=0:age=44		   <
(2, 2) tag=262142:valid=1:dirty=0:age=43		   <
(2, 2) tag=179627:valid=1:dirty=0:age=42		   <
(2, 2) tag=246179:valid=1:dirty=0:age=41		   <
(2, 2) tag=131331:valid=1:dirty=0:age=36		   <
(3, 3) tag=131069:valid=1:dirty=0:age=16		   <
(3, 3) tag=131332:valid=1:dirty=0:age=18		   <
(3, 3) tag=262139:valid=1:dirty=0:age=32		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=8			   <
(4, 4) tag=32768:valid=1:dirty=0:age=7			   <
(4, 4) tag=148487:valid=1:dirty=0:age=6			   <
(4, 4) tag=16384:valid=1:dirty=0:age=4			   <
(5, 5) tag=131330:valid=1:dirty=0:age=2			   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3973] RTYPE: (Seq:      299)(Addr: 0)(PC: 214   <
IL1Cache->access(MemRead, addr: 2145116, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145116, latency: 12)	   <
CYCLE: 3973 -> 3984					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=105			   <
(0, 0) tag=131070:valid=1:dirty=0:age=1			   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=20			   <
(1, 1) tag=262140:valid=1:dirty=0:age=39		   <
(1, 1) tag=131074:valid=1:dirty=0:age=46		   <
(1, 1) tag=234886:valid=1:dirty=0:age=45		   <
(1, 1) tag=243103:valid=1:dirty=0:age=44		   <
(2, 2) tag=262142:valid=1:dirty=0:age=43		   <
(2, 2) tag=179627:valid=1:dirty=0:age=42		   <
(2, 2) tag=246179:valid=1:dirty=0:age=41		   <
(2, 2) tag=131331:valid=1:dirty=0:age=36		   <
(3, 3) tag=131069:valid=1:dirty=0:age=16		   <
(3, 3) tag=131332:valid=1:dirty=0:age=18		   <
(3, 3) tag=262139:valid=1:dirty=0:age=32		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=8			   <
(4, 4) tag=32768:valid=1:dirty=0:age=7			   <
(4, 4) tag=148487:valid=1:dirty=0:age=6			   <
(4, 4) tag=16384:valid=1:dirty=0:age=4			   <
(5, 5) tag=131330:valid=1:dirty=0:age=2			   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 3985] LOAD: (Seq:      297)(Addr: 268484610)   <
DL1Cache->access(MemRead, addr: 268484610, latency: 2)	   <
L2Cache->access(MemRead, addr: 268484610, latency: 12)	   <
CYCLE: 3985 -> 3996					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=106			   <
(0, 0) tag=131070:valid=1:dirty=0:age=2			   <
(0, 0) tag=130:valid=1:dirty=0:age=1			   <
(0, 0) tag=131:valid=1:dirty=0:age=21			   <
(1, 1) tag=262140:valid=1:dirty=0:age=40		   <
(1, 1) tag=131074:valid=1:dirty=0:age=47		   <
(1, 1) tag=234886:valid=1:dirty=0:age=46		   <
(1, 1) tag=243103:valid=1:dirty=0:age=45		   <
(2, 2) tag=262142:valid=1:dirty=0:age=44		   <
(2, 2) tag=179627:valid=1:dirty=0:age=43		   <
(2, 2) tag=246179:valid=1:dirty=0:age=42		   <
(2, 2) tag=131331:valid=1:dirty=0:age=37		   <
(3, 3) tag=131069:valid=1:dirty=0:age=17		   <
(3, 3) tag=131332:valid=1:dirty=0:age=19		   <
(3, 3) tag=262139:valid=1:dirty=0:age=33		   <
(3, 3) tag=129:valid=1:dirty=0:age=1			   <
(4, 4) tag=147457:valid=1:dirty=0:age=9			   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=7			   <
(4, 4) tag=16384:valid=1:dirty=0:age=5			   <
(5, 5) tag=131330:valid=1:dirty=0:age=3			   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 3996] LOAD: (Seq:      300)(Addr: 536880956)(   <
IL1Cache->access(MemRead, addr: 2145120, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145120, latency: 12)	   <
CYCLE: 3996 -> 4007					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=107			   <
(0, 0) tag=131070:valid=1:dirty=0:age=3			   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=21			   <
(1, 1) tag=262140:valid=1:dirty=0:age=40		   <
(1, 1) tag=131074:valid=1:dirty=0:age=47		   <
(1, 1) tag=234886:valid=1:dirty=0:age=46		   <
(1, 1) tag=243103:valid=1:dirty=0:age=45		   <
(2, 2) tag=262142:valid=1:dirty=0:age=44		   <
(2, 2) tag=179627:valid=1:dirty=0:age=43		   <
(2, 2) tag=246179:valid=1:dirty=0:age=42		   <
(2, 2) tag=131331:valid=1:dirty=0:age=37		   <
(3, 3) tag=131069:valid=1:dirty=0:age=17		   <
(3, 3) tag=131332:valid=1:dirty=0:age=19		   <
(3, 3) tag=262139:valid=1:dirty=0:age=33		   <
(3, 3) tag=129:valid=1:dirty=0:age=1			   <
(4, 4) tag=147457:valid=1:dirty=0:age=9			   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=7			   <
(4, 4) tag=16384:valid=1:dirty=0:age=5			   <
(5, 5) tag=131330:valid=1:dirty=0:age=3			   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4008] RTYPE: (Seq:      301)(Addr: 0)(PC: 214   <
IL1Cache->access(MemRead, addr: 2145124, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145124, latency: 12)	   <
CYCLE: 4008 -> 4019					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=108			   <
(0, 0) tag=131070:valid=1:dirty=0:age=4			   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=21			   <
(1, 1) tag=262140:valid=1:dirty=0:age=40		   <
(1, 1) tag=131074:valid=1:dirty=0:age=47		   <
(1, 1) tag=234886:valid=1:dirty=0:age=46		   <
(1, 1) tag=243103:valid=1:dirty=0:age=45		   <
(2, 2) tag=262142:valid=1:dirty=0:age=44		   <
(2, 2) tag=179627:valid=1:dirty=0:age=43		   <
(2, 2) tag=246179:valid=1:dirty=0:age=42		   <
(2, 2) tag=131331:valid=1:dirty=0:age=37		   <
(3, 3) tag=131069:valid=1:dirty=0:age=17		   <
(3, 3) tag=131332:valid=1:dirty=0:age=19		   <
(3, 3) tag=262139:valid=1:dirty=0:age=33		   <
(3, 3) tag=129:valid=1:dirty=0:age=1			   <
(4, 4) tag=147457:valid=1:dirty=0:age=9			   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=7			   <
(4, 4) tag=16384:valid=1:dirty=0:age=5			   <
(5, 5) tag=131330:valid=1:dirty=0:age=3			   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4020] ITYPE: (Seq:      302)(Addr: 16)(PC: 21   <
IL1Cache->access(MemRead, addr: 2145128, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145128, latency: 12)	   <
CYCLE: 4020 -> 4031					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=109			   <
(0, 0) tag=131070:valid=1:dirty=0:age=5			   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=21			   <
(1, 1) tag=262140:valid=1:dirty=0:age=40		   <
(1, 1) tag=131074:valid=1:dirty=0:age=47		   <
(1, 1) tag=234886:valid=1:dirty=0:age=46		   <
(1, 1) tag=243103:valid=1:dirty=0:age=45		   <
(2, 2) tag=262142:valid=1:dirty=0:age=44		   <
(2, 2) tag=179627:valid=1:dirty=0:age=43		   <
(2, 2) tag=246179:valid=1:dirty=0:age=42		   <
(2, 2) tag=131331:valid=1:dirty=0:age=37		   <
(3, 3) tag=131069:valid=1:dirty=0:age=17		   <
(3, 3) tag=131332:valid=1:dirty=0:age=19		   <
(3, 3) tag=262139:valid=1:dirty=0:age=33		   <
(3, 3) tag=129:valid=1:dirty=0:age=1			   <
(4, 4) tag=147457:valid=1:dirty=0:age=9			   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=7			   <
(4, 4) tag=16384:valid=1:dirty=0:age=5			   <
(5, 5) tag=131330:valid=1:dirty=0:age=3			   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 4032] LOAD: (Seq:      300)(Addr: 536880956)   <
DL1Cache->access(MemRead, addr: 536880956, latency: 2)	   <
L2Cache->access(MemRead, addr: 536880956, latency: 12)	   <
CYCLE: 4032 -> 4043					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=110			   <
(0, 0) tag=131070:valid=1:dirty=0:age=6			   <
(0, 0) tag=130:valid=1:dirty=0:age=1			   <
(0, 0) tag=131:valid=1:dirty=0:age=22			   <
(1, 1) tag=262140:valid=1:dirty=0:age=41		   <
(1, 1) tag=131074:valid=1:dirty=0:age=48		   <
(1, 1) tag=234886:valid=1:dirty=0:age=47		   <
(1, 1) tag=243103:valid=1:dirty=0:age=46		   <
(2, 2) tag=262142:valid=1:dirty=0:age=45		   <
(2, 2) tag=179627:valid=1:dirty=0:age=44		   <
(2, 2) tag=246179:valid=1:dirty=0:age=43		   <
(2, 2) tag=131331:valid=1:dirty=0:age=38		   <
(3, 3) tag=131069:valid=1:dirty=0:age=18		   <
(3, 3) tag=131332:valid=1:dirty=0:age=20		   <
(3, 3) tag=262139:valid=1:dirty=0:age=34		   <
(3, 3) tag=129:valid=1:dirty=0:age=2			   <
(4, 4) tag=147457:valid=1:dirty=0:age=10		   <
(4, 4) tag=32768:valid=1:dirty=0:age=0			   <
(4, 4) tag=148487:valid=1:dirty=0:age=7			   <
(4, 4) tag=16384:valid=1:dirty=0:age=5			   <
(5, 5) tag=131330:valid=1:dirty=0:age=3			   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4043] BRANCH: (Seq:      303)(Addr: 2145164)(   <
IL1Cache->access(MemRead, addr: 2145132, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145132, latency: 12)	   <
CYCLE: 4043 -> 4054					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=111			   <
(0, 0) tag=131070:valid=1:dirty=0:age=7			   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=22			   <
(1, 1) tag=262140:valid=1:dirty=0:age=41		   <
(1, 1) tag=131074:valid=1:dirty=0:age=48		   <
(1, 1) tag=234886:valid=1:dirty=0:age=47		   <
(1, 1) tag=243103:valid=1:dirty=0:age=46		   <
(2, 2) tag=262142:valid=1:dirty=0:age=45		   <
(2, 2) tag=179627:valid=1:dirty=0:age=44		   <
(2, 2) tag=246179:valid=1:dirty=0:age=43		   <
(2, 2) tag=131331:valid=1:dirty=0:age=38		   <
(3, 3) tag=131069:valid=1:dirty=0:age=18		   <
(3, 3) tag=131332:valid=1:dirty=0:age=20		   <
(3, 3) tag=262139:valid=1:dirty=0:age=34		   <
(3, 3) tag=129:valid=1:dirty=0:age=2			   <
(4, 4) tag=147457:valid=1:dirty=0:age=10		   <
(4, 4) tag=32768:valid=1:dirty=0:age=0			   <
(4, 4) tag=148487:valid=1:dirty=0:age=7			   <
(4, 4) tag=16384:valid=1:dirty=0:age=5			   <
(5, 5) tag=131330:valid=1:dirty=0:age=3			   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4055] LOAD: (Seq:      304)(Addr: 2415891484)   <
IL1Cache->access(MemRead, addr: 2145164, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145164, latency: 12)	   <
CYCLE: 4055 -> 4066					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=112			   <
(0, 0) tag=131070:valid=1:dirty=0:age=8			   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=22			   <
(1, 1) tag=262140:valid=1:dirty=0:age=41		   <
(1, 1) tag=131074:valid=1:dirty=0:age=48		   <
(1, 1) tag=234886:valid=1:dirty=0:age=47		   <
(1, 1) tag=243103:valid=1:dirty=0:age=46		   <
(2, 2) tag=262142:valid=1:dirty=0:age=45		   <
(2, 2) tag=179627:valid=1:dirty=0:age=44		   <
(2, 2) tag=246179:valid=1:dirty=0:age=43		   <
(2, 2) tag=131331:valid=1:dirty=0:age=38		   <
(3, 3) tag=131069:valid=1:dirty=0:age=18		   <
(3, 3) tag=131332:valid=1:dirty=0:age=20		   <
(3, 3) tag=262139:valid=1:dirty=0:age=34		   <
(3, 3) tag=129:valid=1:dirty=0:age=2			   <
(4, 4) tag=147457:valid=1:dirty=0:age=10		   <
(4, 4) tag=32768:valid=1:dirty=0:age=0			   <
(4, 4) tag=148487:valid=1:dirty=0:age=7			   <
(4, 4) tag=16384:valid=1:dirty=0:age=5			   <
(5, 5) tag=131330:valid=1:dirty=0:age=3			   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4067] BRANCH: (Seq:      305)(Addr: 2145596)(   <
IL1Cache->access(MemRead, addr: 2145168, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145168, latency: 12)	   <
CYCLE: 4067 -> 4078					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=113			   <
(0, 0) tag=131070:valid=1:dirty=0:age=9			   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=22			   <
(1, 1) tag=262140:valid=1:dirty=0:age=41		   <
(1, 1) tag=131074:valid=1:dirty=0:age=48		   <
(1, 1) tag=234886:valid=1:dirty=0:age=47		   <
(1, 1) tag=243103:valid=1:dirty=0:age=46		   <
(2, 2) tag=262142:valid=1:dirty=0:age=45		   <
(2, 2) tag=179627:valid=1:dirty=0:age=44		   <
(2, 2) tag=246179:valid=1:dirty=0:age=43		   <
(2, 2) tag=131331:valid=1:dirty=0:age=38		   <
(3, 3) tag=131069:valid=1:dirty=0:age=18		   <
(3, 3) tag=131332:valid=1:dirty=0:age=20		   <
(3, 3) tag=262139:valid=1:dirty=0:age=34		   <
(3, 3) tag=129:valid=1:dirty=0:age=2			   <
(4, 4) tag=147457:valid=1:dirty=0:age=10		   <
(4, 4) tag=32768:valid=1:dirty=0:age=0			   <
(4, 4) tag=148487:valid=1:dirty=0:age=7			   <
(4, 4) tag=16384:valid=1:dirty=0:age=5			   <
(5, 5) tag=131330:valid=1:dirty=0:age=3			   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4079] ITYPE: (Seq:      306)(Addr: 45)(PC: 21   <
IL1Cache->access(MemRead, addr: 2145172, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145172, latency: 12)	   <
CYCLE: 4079 -> 4090					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=114			   <
(0, 0) tag=131070:valid=1:dirty=0:age=10		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=22			   <
(1, 1) tag=262140:valid=1:dirty=0:age=41		   <
(1, 1) tag=131074:valid=1:dirty=0:age=48		   <
(1, 1) tag=234886:valid=1:dirty=0:age=47		   <
(1, 1) tag=243103:valid=1:dirty=0:age=46		   <
(2, 2) tag=262142:valid=1:dirty=0:age=45		   <
(2, 2) tag=179627:valid=1:dirty=0:age=44		   <
(2, 2) tag=246179:valid=1:dirty=0:age=43		   <
(2, 2) tag=131331:valid=1:dirty=0:age=38		   <
(3, 3) tag=131069:valid=1:dirty=0:age=18		   <
(3, 3) tag=131332:valid=1:dirty=0:age=20		   <
(3, 3) tag=262139:valid=1:dirty=0:age=34		   <
(3, 3) tag=129:valid=1:dirty=0:age=2			   <
(4, 4) tag=147457:valid=1:dirty=0:age=10		   <
(4, 4) tag=32768:valid=1:dirty=0:age=0			   <
(4, 4) tag=148487:valid=1:dirty=0:age=7			   <
(4, 4) tag=16384:valid=1:dirty=0:age=5			   <
(5, 5) tag=131330:valid=1:dirty=0:age=3			   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 4091] LOAD: (Seq:      304)(Addr: 2415891484   <
DL1Cache->access(MemRead, addr: 2415891484, latency: 2)	   <
L2Cache->access(MemRead, addr: 2415891484, latency: 12)	   <
CYCLE: 4091 -> 4102					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=115			   <
(0, 0) tag=131070:valid=1:dirty=0:age=11		   <
(0, 0) tag=130:valid=1:dirty=0:age=1			   <
(0, 0) tag=131:valid=1:dirty=0:age=23			   <
(1, 1) tag=262140:valid=1:dirty=0:age=42		   <
(1, 1) tag=131074:valid=1:dirty=0:age=49		   <
(1, 1) tag=234886:valid=1:dirty=0:age=48		   <
(1, 1) tag=243103:valid=1:dirty=0:age=47		   <
(2, 2) tag=262142:valid=1:dirty=0:age=46		   <
(2, 2) tag=179627:valid=1:dirty=0:age=45		   <
(2, 2) tag=246179:valid=1:dirty=0:age=44		   <
(2, 2) tag=131331:valid=1:dirty=0:age=39		   <
(3, 3) tag=131069:valid=1:dirty=0:age=19		   <
(3, 3) tag=131332:valid=1:dirty=0:age=21		   <
(3, 3) tag=262139:valid=1:dirty=0:age=35		   <
(3, 3) tag=129:valid=1:dirty=0:age=3			   <
(4, 4) tag=147457:valid=1:dirty=0:age=11		   <
(4, 4) tag=32768:valid=1:dirty=0:age=1			   <
(4, 4) tag=148487:valid=1:dirty=0:age=8			   <
(4, 4) tag=16384:valid=1:dirty=0:age=6			   <
(5, 5) tag=131330:valid=1:dirty=0:age=4			   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4102] BRANCH: (Seq:      307)(Addr: 2145192)(   <
IL1Cache->access(MemRead, addr: 2145176, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145176, latency: 12)	   <
CYCLE: 4102 -> 4113					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=116			   <
(0, 0) tag=131070:valid=1:dirty=0:age=12		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=23			   <
(1, 1) tag=262140:valid=1:dirty=0:age=42		   <
(1, 1) tag=131074:valid=1:dirty=0:age=49		   <
(1, 1) tag=234886:valid=1:dirty=0:age=48		   <
(1, 1) tag=243103:valid=1:dirty=0:age=47		   <
(2, 2) tag=262142:valid=1:dirty=0:age=46		   <
(2, 2) tag=179627:valid=1:dirty=0:age=45		   <
(2, 2) tag=246179:valid=1:dirty=0:age=44		   <
(2, 2) tag=131331:valid=1:dirty=0:age=39		   <
(3, 3) tag=131069:valid=1:dirty=0:age=19		   <
(3, 3) tag=131332:valid=1:dirty=0:age=21		   <
(3, 3) tag=262139:valid=1:dirty=0:age=35		   <
(3, 3) tag=129:valid=1:dirty=0:age=3			   <
(4, 4) tag=147457:valid=1:dirty=0:age=11		   <
(4, 4) tag=32768:valid=1:dirty=0:age=1			   <
(4, 4) tag=148487:valid=1:dirty=0:age=8			   <
(4, 4) tag=16384:valid=1:dirty=0:age=6			   <
(5, 5) tag=131330:valid=1:dirty=0:age=4			   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4114] ITYPE: (Seq:      308)(Addr: 43)(PC: 21   <
IL1Cache->access(MemRead, addr: 2145192, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145192, latency: 12)	   <
CYCLE: 4114 -> 4125					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=117			   <
(0, 0) tag=131070:valid=1:dirty=0:age=13		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=23			   <
(1, 1) tag=262140:valid=1:dirty=0:age=42		   <
(1, 1) tag=131074:valid=1:dirty=0:age=49		   <
(1, 1) tag=234886:valid=1:dirty=0:age=48		   <
(1, 1) tag=243103:valid=1:dirty=0:age=47		   <
(2, 2) tag=262142:valid=1:dirty=0:age=46		   <
(2, 2) tag=179627:valid=1:dirty=0:age=45		   <
(2, 2) tag=246179:valid=1:dirty=0:age=44		   <
(2, 2) tag=131331:valid=1:dirty=0:age=39		   <
(3, 3) tag=131069:valid=1:dirty=0:age=19		   <
(3, 3) tag=131332:valid=1:dirty=0:age=21		   <
(3, 3) tag=262139:valid=1:dirty=0:age=35		   <
(3, 3) tag=129:valid=1:dirty=0:age=3			   <
(4, 4) tag=147457:valid=1:dirty=0:age=11		   <
(4, 4) tag=32768:valid=1:dirty=0:age=1			   <
(4, 4) tag=148487:valid=1:dirty=0:age=8			   <
(4, 4) tag=16384:valid=1:dirty=0:age=6			   <
(5, 5) tag=131330:valid=1:dirty=0:age=4			   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4126] BRANCH: (Seq:      309)(Addr: 2145212)(   <
IL1Cache->access(MemRead, addr: 2145196, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145196, latency: 12)	   <
CYCLE: 4126 -> 4137					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=118			   <
(0, 0) tag=131070:valid=1:dirty=0:age=14		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=23			   <
(1, 1) tag=262140:valid=1:dirty=0:age=42		   <
(1, 1) tag=131074:valid=1:dirty=0:age=49		   <
(1, 1) tag=234886:valid=1:dirty=0:age=48		   <
(1, 1) tag=243103:valid=1:dirty=0:age=47		   <
(2, 2) tag=262142:valid=1:dirty=0:age=46		   <
(2, 2) tag=179627:valid=1:dirty=0:age=45		   <
(2, 2) tag=246179:valid=1:dirty=0:age=44		   <
(2, 2) tag=131331:valid=1:dirty=0:age=39		   <
(3, 3) tag=131069:valid=1:dirty=0:age=19		   <
(3, 3) tag=131332:valid=1:dirty=0:age=21		   <
(3, 3) tag=262139:valid=1:dirty=0:age=35		   <
(3, 3) tag=129:valid=1:dirty=0:age=3			   <
(4, 4) tag=147457:valid=1:dirty=0:age=11		   <
(4, 4) tag=32768:valid=1:dirty=0:age=1			   <
(4, 4) tag=148487:valid=1:dirty=0:age=8			   <
(4, 4) tag=16384:valid=1:dirty=0:age=6			   <
(5, 5) tag=131330:valid=1:dirty=0:age=4			   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4138] RTYPE: (Seq:      310)(Addr: 0)(PC: 214   <
IL1Cache->access(MemRead, addr: 2145212, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145212, latency: 12)	   <
CYCLE: 4138 -> 4149					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=119			   <
(0, 0) tag=131070:valid=1:dirty=0:age=15		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=23			   <
(1, 1) tag=262140:valid=1:dirty=0:age=42		   <
(1, 1) tag=131074:valid=1:dirty=0:age=49		   <
(1, 1) tag=234886:valid=1:dirty=0:age=48		   <
(1, 1) tag=243103:valid=1:dirty=0:age=47		   <
(2, 2) tag=262142:valid=1:dirty=0:age=46		   <
(2, 2) tag=179627:valid=1:dirty=0:age=45		   <
(2, 2) tag=246179:valid=1:dirty=0:age=44		   <
(2, 2) tag=131331:valid=1:dirty=0:age=39		   <
(3, 3) tag=131069:valid=1:dirty=0:age=19		   <
(3, 3) tag=131332:valid=1:dirty=0:age=21		   <
(3, 3) tag=262139:valid=1:dirty=0:age=35		   <
(3, 3) tag=129:valid=1:dirty=0:age=3			   <
(4, 4) tag=147457:valid=1:dirty=0:age=11		   <
(4, 4) tag=32768:valid=1:dirty=0:age=1			   <
(4, 4) tag=148487:valid=1:dirty=0:age=8			   <
(4, 4) tag=16384:valid=1:dirty=0:age=6			   <
(5, 5) tag=131330:valid=1:dirty=0:age=4			   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4150] ITYPE: (Seq:      311)(Addr: 16)(PC: 21   <
IL1Cache->access(MemRead, addr: 2145216, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145216, latency: 12)	   <
CYCLE: 4150 -> 4161					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=120			   <
(0, 0) tag=131070:valid=1:dirty=0:age=16		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=23			   <
(1, 1) tag=262140:valid=1:dirty=0:age=42		   <
(1, 1) tag=131074:valid=1:dirty=0:age=49		   <
(1, 1) tag=234886:valid=1:dirty=0:age=48		   <
(1, 1) tag=243103:valid=1:dirty=0:age=47		   <
(2, 2) tag=262142:valid=1:dirty=0:age=46		   <
(2, 2) tag=179627:valid=1:dirty=0:age=45		   <
(2, 2) tag=246179:valid=1:dirty=0:age=44		   <
(2, 2) tag=131331:valid=1:dirty=0:age=39		   <
(3, 3) tag=131069:valid=1:dirty=0:age=19		   <
(3, 3) tag=131332:valid=1:dirty=0:age=21		   <
(3, 3) tag=262139:valid=1:dirty=0:age=35		   <
(3, 3) tag=129:valid=1:dirty=0:age=3			   <
(4, 4) tag=147457:valid=1:dirty=0:age=11		   <
(4, 4) tag=32768:valid=1:dirty=0:age=1			   <
(4, 4) tag=148487:valid=1:dirty=0:age=8			   <
(4, 4) tag=16384:valid=1:dirty=0:age=6			   <
(5, 5) tag=131330:valid=1:dirty=0:age=4			   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4162] BRANCH: (Seq:      312)(Addr: 2145268)(   <
IL1Cache->access(MemRead, addr: 2145220, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145220, latency: 12)	   <
CYCLE: 4162 -> 4173					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=121			   <
(0, 0) tag=131070:valid=1:dirty=0:age=17		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=23			   <
(1, 1) tag=262140:valid=1:dirty=0:age=42		   <
(1, 1) tag=131074:valid=1:dirty=0:age=49		   <
(1, 1) tag=234886:valid=1:dirty=0:age=48		   <
(1, 1) tag=243103:valid=1:dirty=0:age=47		   <
(2, 2) tag=262142:valid=1:dirty=0:age=46		   <
(2, 2) tag=179627:valid=1:dirty=0:age=45		   <
(2, 2) tag=246179:valid=1:dirty=0:age=44		   <
(2, 2) tag=131331:valid=1:dirty=0:age=39		   <
(3, 3) tag=131069:valid=1:dirty=0:age=19		   <
(3, 3) tag=131332:valid=1:dirty=0:age=21		   <
(3, 3) tag=262139:valid=1:dirty=0:age=35		   <
(3, 3) tag=129:valid=1:dirty=0:age=3			   <
(4, 4) tag=147457:valid=1:dirty=0:age=11		   <
(4, 4) tag=32768:valid=1:dirty=0:age=1			   <
(4, 4) tag=148487:valid=1:dirty=0:age=8			   <
(4, 4) tag=16384:valid=1:dirty=0:age=6			   <
(5, 5) tag=131330:valid=1:dirty=0:age=4			   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4174] BRANCH: (Seq:      313)(Addr: 2145336)(   <
IL1Cache->access(MemRead, addr: 2145268, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145268, latency: 12)	   <
CYCLE: 4174 -> 4185					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=122			   <
(0, 0) tag=131070:valid=1:dirty=0:age=18		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=23			   <
(1, 1) tag=262140:valid=1:dirty=0:age=42		   <
(1, 1) tag=131074:valid=1:dirty=0:age=49		   <
(1, 1) tag=234886:valid=1:dirty=0:age=48		   <
(1, 1) tag=243103:valid=1:dirty=0:age=47		   <
(2, 2) tag=262142:valid=1:dirty=0:age=46		   <
(2, 2) tag=179627:valid=1:dirty=0:age=45		   <
(2, 2) tag=246179:valid=1:dirty=0:age=44		   <
(2, 2) tag=131331:valid=1:dirty=0:age=39		   <
(3, 3) tag=131069:valid=1:dirty=0:age=19		   <
(3, 3) tag=131332:valid=1:dirty=0:age=21		   <
(3, 3) tag=262139:valid=1:dirty=0:age=35		   <
(3, 3) tag=129:valid=1:dirty=0:age=3			   <
(4, 4) tag=147457:valid=1:dirty=0:age=11		   <
(4, 4) tag=32768:valid=1:dirty=0:age=1			   <
(4, 4) tag=148487:valid=1:dirty=0:age=8			   <
(4, 4) tag=16384:valid=1:dirty=0:age=6			   <
(5, 5) tag=131330:valid=1:dirty=0:age=4			   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4186] ITYPE: (Seq:      314)(Addr: 4294967295   <
IL1Cache->access(MemRead, addr: 2145336, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145336, latency: 12)	   <
CYCLE: 4186 -> 4197					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=123			   <
(0, 0) tag=131070:valid=1:dirty=0:age=19		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=23			   <
(1, 1) tag=262140:valid=1:dirty=0:age=42		   <
(1, 1) tag=131074:valid=1:dirty=0:age=49		   <
(1, 1) tag=234886:valid=1:dirty=0:age=48		   <
(1, 1) tag=243103:valid=1:dirty=0:age=47		   <
(2, 2) tag=262142:valid=1:dirty=0:age=46		   <
(2, 2) tag=179627:valid=1:dirty=0:age=45		   <
(2, 2) tag=246179:valid=1:dirty=0:age=44		   <
(2, 2) tag=131331:valid=1:dirty=0:age=39		   <
(3, 3) tag=131069:valid=1:dirty=0:age=19		   <
(3, 3) tag=131332:valid=1:dirty=0:age=21		   <
(3, 3) tag=262139:valid=1:dirty=0:age=35		   <
(3, 3) tag=129:valid=1:dirty=0:age=3			   <
(4, 4) tag=147457:valid=1:dirty=0:age=11		   <
(4, 4) tag=32768:valid=1:dirty=0:age=1			   <
(4, 4) tag=148487:valid=1:dirty=0:age=8			   <
(4, 4) tag=16384:valid=1:dirty=0:age=6			   <
(5, 5) tag=131330:valid=1:dirty=0:age=4			   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4198] RTYPE: (Seq:      315)(Addr: 0)(PC: 214   <
IL1Cache->access(MemRead, addr: 2145340, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145340, latency: 12)	   <
CYCLE: 4198 -> 4209					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=124			   <
(0, 0) tag=131070:valid=1:dirty=0:age=20		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=23			   <
(1, 1) tag=262140:valid=1:dirty=0:age=42		   <
(1, 1) tag=131074:valid=1:dirty=0:age=49		   <
(1, 1) tag=234886:valid=1:dirty=0:age=48		   <
(1, 1) tag=243103:valid=1:dirty=0:age=47		   <
(2, 2) tag=262142:valid=1:dirty=0:age=46		   <
(2, 2) tag=179627:valid=1:dirty=0:age=45		   <
(2, 2) tag=246179:valid=1:dirty=0:age=44		   <
(2, 2) tag=131331:valid=1:dirty=0:age=39		   <
(3, 3) tag=131069:valid=1:dirty=0:age=19		   <
(3, 3) tag=131332:valid=1:dirty=0:age=21		   <
(3, 3) tag=262139:valid=1:dirty=0:age=35		   <
(3, 3) tag=129:valid=1:dirty=0:age=3			   <
(4, 4) tag=147457:valid=1:dirty=0:age=11		   <
(4, 4) tag=32768:valid=1:dirty=0:age=1			   <
(4, 4) tag=148487:valid=1:dirty=0:age=8			   <
(4, 4) tag=16384:valid=1:dirty=0:age=6			   <
(5, 5) tag=131330:valid=1:dirty=0:age=4			   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4210] BRANCH: (Seq:      316)(Addr: 2145352)(   <
IL1Cache->access(MemRead, addr: 2145344, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145344, latency: 12)	   <
CYCLE: 4210 -> 4221					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=125			   <
(0, 0) tag=131070:valid=1:dirty=0:age=21		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=23			   <
(1, 1) tag=262140:valid=1:dirty=0:age=42		   <
(1, 1) tag=131074:valid=1:dirty=0:age=49		   <
(1, 1) tag=234886:valid=1:dirty=0:age=48		   <
(1, 1) tag=243103:valid=1:dirty=0:age=47		   <
(2, 2) tag=262142:valid=1:dirty=0:age=46		   <
(2, 2) tag=179627:valid=1:dirty=0:age=45		   <
(2, 2) tag=246179:valid=1:dirty=0:age=44		   <
(2, 2) tag=131331:valid=1:dirty=0:age=39		   <
(3, 3) tag=131069:valid=1:dirty=0:age=19		   <
(3, 3) tag=131332:valid=1:dirty=0:age=21		   <
(3, 3) tag=262139:valid=1:dirty=0:age=35		   <
(3, 3) tag=129:valid=1:dirty=0:age=3			   <
(4, 4) tag=147457:valid=1:dirty=0:age=11		   <
(4, 4) tag=32768:valid=1:dirty=0:age=1			   <
(4, 4) tag=148487:valid=1:dirty=0:age=8			   <
(4, 4) tag=16384:valid=1:dirty=0:age=6			   <
(5, 5) tag=131330:valid=1:dirty=0:age=4			   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4222] RTYPE: (Seq:      317)(Addr: 0)(PC: 214   <
IL1Cache->access(MemRead, addr: 2145352, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145352, latency: 12)	   <
CYCLE: 4222 -> 4233					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=126			   <
(0, 0) tag=131070:valid=1:dirty=0:age=22		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=23			   <
(1, 1) tag=262140:valid=1:dirty=0:age=42		   <
(1, 1) tag=131074:valid=1:dirty=0:age=49		   <
(1, 1) tag=234886:valid=1:dirty=0:age=48		   <
(1, 1) tag=243103:valid=1:dirty=0:age=47		   <
(2, 2) tag=262142:valid=1:dirty=0:age=46		   <
(2, 2) tag=179627:valid=1:dirty=0:age=45		   <
(2, 2) tag=246179:valid=1:dirty=0:age=44		   <
(2, 2) tag=131331:valid=1:dirty=0:age=39		   <
(3, 3) tag=131069:valid=1:dirty=0:age=19		   <
(3, 3) tag=131332:valid=1:dirty=0:age=21		   <
(3, 3) tag=262139:valid=1:dirty=0:age=35		   <
(3, 3) tag=129:valid=1:dirty=0:age=3			   <
(4, 4) tag=147457:valid=1:dirty=0:age=11		   <
(4, 4) tag=32768:valid=1:dirty=0:age=1			   <
(4, 4) tag=148487:valid=1:dirty=0:age=8			   <
(4, 4) tag=16384:valid=1:dirty=0:age=6			   <
(5, 5) tag=131330:valid=1:dirty=0:age=4			   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4234] RTYPE: (Seq:      318)(Addr: 0)(PC: 214   <
IL1Cache->access(MemRead, addr: 2145356, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145356, latency: 12)	   <
CYCLE: 4234 -> 4245					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=127			   <
(0, 0) tag=131070:valid=1:dirty=0:age=23		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=23			   <
(1, 1) tag=262140:valid=1:dirty=0:age=42		   <
(1, 1) tag=131074:valid=1:dirty=0:age=49		   <
(1, 1) tag=234886:valid=1:dirty=0:age=48		   <
(1, 1) tag=243103:valid=1:dirty=0:age=47		   <
(2, 2) tag=262142:valid=1:dirty=0:age=46		   <
(2, 2) tag=179627:valid=1:dirty=0:age=45		   <
(2, 2) tag=246179:valid=1:dirty=0:age=44		   <
(2, 2) tag=131331:valid=1:dirty=0:age=39		   <
(3, 3) tag=131069:valid=1:dirty=0:age=19		   <
(3, 3) tag=131332:valid=1:dirty=0:age=21		   <
(3, 3) tag=262139:valid=1:dirty=0:age=35		   <
(3, 3) tag=129:valid=1:dirty=0:age=3			   <
(4, 4) tag=147457:valid=1:dirty=0:age=11		   <
(4, 4) tag=32768:valid=1:dirty=0:age=1			   <
(4, 4) tag=148487:valid=1:dirty=0:age=8			   <
(4, 4) tag=16384:valid=1:dirty=0:age=6			   <
(5, 5) tag=131330:valid=1:dirty=0:age=4			   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4246] RTYPE: (Seq:      319)(Addr: 0)(PC: 214   <
IL1Cache->access(MemRead, addr: 2145360, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145360, latency: 12)	   <
CYCLE: 4246 -> 4257					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=128			   <
(0, 0) tag=131070:valid=1:dirty=0:age=24		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=23			   <
(1, 1) tag=262140:valid=1:dirty=0:age=42		   <
(1, 1) tag=131074:valid=1:dirty=0:age=49		   <
(1, 1) tag=234886:valid=1:dirty=0:age=48		   <
(1, 1) tag=243103:valid=1:dirty=0:age=47		   <
(2, 2) tag=262142:valid=1:dirty=0:age=46		   <
(2, 2) tag=179627:valid=1:dirty=0:age=45		   <
(2, 2) tag=246179:valid=1:dirty=0:age=44		   <
(2, 2) tag=131331:valid=1:dirty=0:age=39		   <
(3, 3) tag=131069:valid=1:dirty=0:age=19		   <
(3, 3) tag=131332:valid=1:dirty=0:age=21		   <
(3, 3) tag=262139:valid=1:dirty=0:age=35		   <
(3, 3) tag=129:valid=1:dirty=0:age=3			   <
(4, 4) tag=147457:valid=1:dirty=0:age=11		   <
(4, 4) tag=32768:valid=1:dirty=0:age=1			   <
(4, 4) tag=148487:valid=1:dirty=0:age=8			   <
(4, 4) tag=16384:valid=1:dirty=0:age=6			   <
(5, 5) tag=131330:valid=1:dirty=0:age=4			   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4258] LOAD: (Seq:      320)(Addr: 2415900090)   <
IL1Cache->access(MemRead, addr: 2145364, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145364, latency: 12)	   <
CYCLE: 4258 -> 4269					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=129			   <
(0, 0) tag=131070:valid=1:dirty=0:age=25		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=23			   <
(1, 1) tag=262140:valid=1:dirty=0:age=42		   <
(1, 1) tag=131074:valid=1:dirty=0:age=49		   <
(1, 1) tag=234886:valid=1:dirty=0:age=48		   <
(1, 1) tag=243103:valid=1:dirty=0:age=47		   <
(2, 2) tag=262142:valid=1:dirty=0:age=46		   <
(2, 2) tag=179627:valid=1:dirty=0:age=45		   <
(2, 2) tag=246179:valid=1:dirty=0:age=44		   <
(2, 2) tag=131331:valid=1:dirty=0:age=39		   <
(3, 3) tag=131069:valid=1:dirty=0:age=19		   <
(3, 3) tag=131332:valid=1:dirty=0:age=21		   <
(3, 3) tag=262139:valid=1:dirty=0:age=35		   <
(3, 3) tag=129:valid=1:dirty=0:age=3			   <
(4, 4) tag=147457:valid=1:dirty=0:age=11		   <
(4, 4) tag=32768:valid=1:dirty=0:age=1			   <
(4, 4) tag=148487:valid=1:dirty=0:age=8			   <
(4, 4) tag=16384:valid=1:dirty=0:age=6			   <
(5, 5) tag=131330:valid=1:dirty=0:age=4			   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4270] RTYPE: (Seq:      321)(Addr: 0)(PC: 214   <
IL1Cache->access(MemRead, addr: 2145368, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145368, latency: 12)	   <
CYCLE: 4270 -> 4281					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=130			   <
(0, 0) tag=131070:valid=1:dirty=0:age=26		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=23			   <
(1, 1) tag=262140:valid=1:dirty=0:age=42		   <
(1, 1) tag=131074:valid=1:dirty=0:age=49		   <
(1, 1) tag=234886:valid=1:dirty=0:age=48		   <
(1, 1) tag=243103:valid=1:dirty=0:age=47		   <
(2, 2) tag=262142:valid=1:dirty=0:age=46		   <
(2, 2) tag=179627:valid=1:dirty=0:age=45		   <
(2, 2) tag=246179:valid=1:dirty=0:age=44		   <
(2, 2) tag=131331:valid=1:dirty=0:age=39		   <
(3, 3) tag=131069:valid=1:dirty=0:age=19		   <
(3, 3) tag=131332:valid=1:dirty=0:age=21		   <
(3, 3) tag=262139:valid=1:dirty=0:age=35		   <
(3, 3) tag=129:valid=1:dirty=0:age=3			   <
(4, 4) tag=147457:valid=1:dirty=0:age=11		   <
(4, 4) tag=32768:valid=1:dirty=0:age=1			   <
(4, 4) tag=148487:valid=1:dirty=0:age=8			   <
(4, 4) tag=16384:valid=1:dirty=0:age=6			   <
(5, 5) tag=131330:valid=1:dirty=0:age=4			   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4282] RTYPE: (Seq:      322)(Addr: 0)(PC: 214   <
IL1Cache->access(MemRead, addr: 2145372, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145372, latency: 12)	   <
CYCLE: 4282 -> 4293					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=131			   <
(0, 0) tag=131070:valid=1:dirty=0:age=27		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=23			   <
(1, 1) tag=262140:valid=1:dirty=0:age=42		   <
(1, 1) tag=131074:valid=1:dirty=0:age=49		   <
(1, 1) tag=234886:valid=1:dirty=0:age=48		   <
(1, 1) tag=243103:valid=1:dirty=0:age=47		   <
(2, 2) tag=262142:valid=1:dirty=0:age=46		   <
(2, 2) tag=179627:valid=1:dirty=0:age=45		   <
(2, 2) tag=246179:valid=1:dirty=0:age=44		   <
(2, 2) tag=131331:valid=1:dirty=0:age=39		   <
(3, 3) tag=131069:valid=1:dirty=0:age=19		   <
(3, 3) tag=131332:valid=1:dirty=0:age=21		   <
(3, 3) tag=262139:valid=1:dirty=0:age=35		   <
(3, 3) tag=129:valid=1:dirty=0:age=3			   <
(4, 4) tag=147457:valid=1:dirty=0:age=11		   <
(4, 4) tag=32768:valid=1:dirty=0:age=1			   <
(4, 4) tag=148487:valid=1:dirty=0:age=8			   <
(4, 4) tag=16384:valid=1:dirty=0:age=6			   <
(5, 5) tag=131330:valid=1:dirty=0:age=4			   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 4294] LOAD: (Seq:      320)(Addr: 2415900090   <
DL1Cache->access(MemRead, addr: 2415900090, latency: 2)	   <
L2Cache->access(MemRead, addr: 2415900090, latency: 12)	   <
CYCLE: 4294 -> 4305					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=132			   <
(0, 0) tag=131070:valid=1:dirty=0:age=28		   <
(0, 0) tag=130:valid=1:dirty=0:age=1			   <
(0, 0) tag=131:valid=1:dirty=0:age=24			   <
(1, 1) tag=262140:valid=1:dirty=0:age=43		   <
(1, 1) tag=131074:valid=1:dirty=0:age=50		   <
(1, 1) tag=234886:valid=1:dirty=0:age=49		   <
(1, 1) tag=243103:valid=1:dirty=0:age=48		   <
(2, 2) tag=262142:valid=1:dirty=0:age=47		   <
(2, 2) tag=179627:valid=1:dirty=0:age=46		   <
(2, 2) tag=246179:valid=1:dirty=0:age=45		   <
(2, 2) tag=131331:valid=1:dirty=0:age=40		   <
(3, 3) tag=131069:valid=1:dirty=0:age=20		   <
(3, 3) tag=131332:valid=1:dirty=0:age=22		   <
(3, 3) tag=262139:valid=1:dirty=0:age=36		   <
(3, 3) tag=129:valid=1:dirty=0:age=4			   <
(4, 4) tag=147457:valid=1:dirty=0:age=12		   <
(4, 4) tag=32768:valid=1:dirty=0:age=2			   <
(4, 4) tag=148487:valid=1:dirty=0:age=9			   <
(4, 4) tag=16384:valid=1:dirty=0:age=7			   <
(5, 5) tag=131330:valid=1:dirty=0:age=5			   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4305] BRANCH: (Seq:      323)(Addr: 2145508)(   <
IL1Cache->access(MemRead, addr: 2145376, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145376, latency: 12)	   <
CYCLE: 4305 -> 4316					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=133			   <
(0, 0) tag=131070:valid=1:dirty=0:age=29		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=24			   <
(1, 1) tag=262140:valid=1:dirty=0:age=43		   <
(1, 1) tag=131074:valid=1:dirty=0:age=50		   <
(1, 1) tag=234886:valid=1:dirty=0:age=49		   <
(1, 1) tag=243103:valid=1:dirty=0:age=48		   <
(2, 2) tag=262142:valid=1:dirty=0:age=47		   <
(2, 2) tag=179627:valid=1:dirty=0:age=46		   <
(2, 2) tag=246179:valid=1:dirty=0:age=45		   <
(2, 2) tag=131331:valid=1:dirty=0:age=40		   <
(3, 3) tag=131069:valid=1:dirty=0:age=20		   <
(3, 3) tag=131332:valid=1:dirty=0:age=22		   <
(3, 3) tag=262139:valid=1:dirty=0:age=36		   <
(3, 3) tag=129:valid=1:dirty=0:age=4			   <
(4, 4) tag=147457:valid=1:dirty=0:age=12		   <
(4, 4) tag=32768:valid=1:dirty=0:age=2			   <
(4, 4) tag=148487:valid=1:dirty=0:age=9			   <
(4, 4) tag=16384:valid=1:dirty=0:age=7			   <
(5, 5) tag=131330:valid=1:dirty=0:age=5			   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4317] LOAD: (Seq:      324)(Addr: 268484608)(   <
IL1Cache->access(MemRead, addr: 2145380, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145380, latency: 12)	   <
CYCLE: 4317 -> 4328					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=134			   <
(0, 0) tag=131070:valid=1:dirty=0:age=30		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=24			   <
(1, 1) tag=262140:valid=1:dirty=0:age=43		   <
(1, 1) tag=131074:valid=1:dirty=0:age=50		   <
(1, 1) tag=234886:valid=1:dirty=0:age=49		   <
(1, 1) tag=243103:valid=1:dirty=0:age=48		   <
(2, 2) tag=262142:valid=1:dirty=0:age=47		   <
(2, 2) tag=179627:valid=1:dirty=0:age=46		   <
(2, 2) tag=246179:valid=1:dirty=0:age=45		   <
(2, 2) tag=131331:valid=1:dirty=0:age=40		   <
(3, 3) tag=131069:valid=1:dirty=0:age=20		   <
(3, 3) tag=131332:valid=1:dirty=0:age=22		   <
(3, 3) tag=262139:valid=1:dirty=0:age=36		   <
(3, 3) tag=129:valid=1:dirty=0:age=4			   <
(4, 4) tag=147457:valid=1:dirty=0:age=12		   <
(4, 4) tag=32768:valid=1:dirty=0:age=2			   <
(4, 4) tag=148487:valid=1:dirty=0:age=9			   <
(4, 4) tag=16384:valid=1:dirty=0:age=7			   <
(5, 5) tag=131330:valid=1:dirty=0:age=5			   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4329] LOAD: (Seq:      325)(Addr: 268484608)(   <
IL1Cache->access(MemRead, addr: 2145384, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145384, latency: 12)	   <
CYCLE: 4329 -> 4340					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=135			   <
(0, 0) tag=131070:valid=1:dirty=0:age=31		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=24			   <
(1, 1) tag=262140:valid=1:dirty=0:age=43		   <
(1, 1) tag=131074:valid=1:dirty=0:age=50		   <
(1, 1) tag=234886:valid=1:dirty=0:age=49		   <
(1, 1) tag=243103:valid=1:dirty=0:age=48		   <
(2, 2) tag=262142:valid=1:dirty=0:age=47		   <
(2, 2) tag=179627:valid=1:dirty=0:age=46		   <
(2, 2) tag=246179:valid=1:dirty=0:age=45		   <
(2, 2) tag=131331:valid=1:dirty=0:age=40		   <
(3, 3) tag=131069:valid=1:dirty=0:age=20		   <
(3, 3) tag=131332:valid=1:dirty=0:age=22		   <
(3, 3) tag=262139:valid=1:dirty=0:age=36		   <
(3, 3) tag=129:valid=1:dirty=0:age=4			   <
(4, 4) tag=147457:valid=1:dirty=0:age=12		   <
(4, 4) tag=32768:valid=1:dirty=0:age=2			   <
(4, 4) tag=148487:valid=1:dirty=0:age=9			   <
(4, 4) tag=16384:valid=1:dirty=0:age=7			   <
(5, 5) tag=131330:valid=1:dirty=0:age=5			   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4341] ITYPE: (Seq:      326)(Addr: 255)(PC: 2   <
IL1Cache->access(MemRead, addr: 2145388, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145388, latency: 12)	   <
CYCLE: 4341 -> 4352					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=136			   <
(0, 0) tag=131070:valid=1:dirty=0:age=32		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=24			   <
(1, 1) tag=262140:valid=1:dirty=0:age=43		   <
(1, 1) tag=131074:valid=1:dirty=0:age=50		   <
(1, 1) tag=234886:valid=1:dirty=0:age=49		   <
(1, 1) tag=243103:valid=1:dirty=0:age=48		   <
(2, 2) tag=262142:valid=1:dirty=0:age=47		   <
(2, 2) tag=179627:valid=1:dirty=0:age=46		   <
(2, 2) tag=246179:valid=1:dirty=0:age=45		   <
(2, 2) tag=131331:valid=1:dirty=0:age=40		   <
(3, 3) tag=131069:valid=1:dirty=0:age=20		   <
(3, 3) tag=131332:valid=1:dirty=0:age=22		   <
(3, 3) tag=262139:valid=1:dirty=0:age=36		   <
(3, 3) tag=129:valid=1:dirty=0:age=4			   <
(4, 4) tag=147457:valid=1:dirty=0:age=12		   <
(4, 4) tag=32768:valid=1:dirty=0:age=2			   <
(4, 4) tag=148487:valid=1:dirty=0:age=9			   <
(4, 4) tag=16384:valid=1:dirty=0:age=7			   <
(5, 5) tag=131330:valid=1:dirty=0:age=5			   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 4353] LOAD: (Seq:      324)(Addr: 268484608)   <
DL1Cache->access(MemRead, addr: 268484608, latency: 2)	   <
L2Cache->access(MemRead, addr: 268484608, latency: 12)	   <
CYCLE: 4353 -> 4364					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=137			   <
(0, 0) tag=131070:valid=1:dirty=0:age=33		   <
(0, 0) tag=130:valid=1:dirty=0:age=1			   <
(0, 0) tag=131:valid=1:dirty=0:age=25			   <
(1, 1) tag=262140:valid=1:dirty=0:age=44		   <
(1, 1) tag=131074:valid=1:dirty=0:age=51		   <
(1, 1) tag=234886:valid=1:dirty=0:age=50		   <
(1, 1) tag=243103:valid=1:dirty=0:age=49		   <
(2, 2) tag=262142:valid=1:dirty=0:age=48		   <
(2, 2) tag=179627:valid=1:dirty=0:age=47		   <
(2, 2) tag=246179:valid=1:dirty=0:age=46		   <
(2, 2) tag=131331:valid=1:dirty=0:age=41		   <
(3, 3) tag=131069:valid=1:dirty=0:age=21		   <
(3, 3) tag=131332:valid=1:dirty=0:age=23		   <
(3, 3) tag=262139:valid=1:dirty=0:age=37		   <
(3, 3) tag=129:valid=1:dirty=0:age=5			   <
(4, 4) tag=147457:valid=1:dirty=0:age=13		   <
(4, 4) tag=32768:valid=1:dirty=0:age=3			   <
(4, 4) tag=148487:valid=1:dirty=0:age=10		   <
(4, 4) tag=16384:valid=1:dirty=0:age=8			   <
(5, 5) tag=131330:valid=1:dirty=0:age=6			   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4364] ITYPE: (Seq:      327)(Addr: 1)(PC: 214   <
IL1Cache->access(MemRead, addr: 2145392, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145392, latency: 12)	   <
CYCLE: 4364 -> 4375					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=138			   <
(0, 0) tag=131070:valid=1:dirty=0:age=34		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=25			   <
(1, 1) tag=262140:valid=1:dirty=0:age=44		   <
(1, 1) tag=131074:valid=1:dirty=0:age=51		   <
(1, 1) tag=234886:valid=1:dirty=0:age=50		   <
(1, 1) tag=243103:valid=1:dirty=0:age=49		   <
(2, 2) tag=262142:valid=1:dirty=0:age=48		   <
(2, 2) tag=179627:valid=1:dirty=0:age=47		   <
(2, 2) tag=246179:valid=1:dirty=0:age=46		   <
(2, 2) tag=131331:valid=1:dirty=0:age=41		   <
(3, 3) tag=131069:valid=1:dirty=0:age=21		   <
(3, 3) tag=131332:valid=1:dirty=0:age=23		   <
(3, 3) tag=262139:valid=1:dirty=0:age=37		   <
(3, 3) tag=129:valid=1:dirty=0:age=5			   <
(4, 4) tag=147457:valid=1:dirty=0:age=13		   <
(4, 4) tag=32768:valid=1:dirty=0:age=3			   <
(4, 4) tag=148487:valid=1:dirty=0:age=10		   <
(4, 4) tag=16384:valid=1:dirty=0:age=8			   <
(5, 5) tag=131330:valid=1:dirty=0:age=6			   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 4376] LOAD: (Seq:      325)(Addr: 268484608)   <
DL1Cache->access(MemRead, addr: 268484608, latency: 2)	   <
L2Cache->access(MemRead, addr: 268484608, latency: 12)	   <
CYCLE: 4376 -> 4387					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=139			   <
(0, 0) tag=131070:valid=1:dirty=0:age=35		   <
(0, 0) tag=130:valid=1:dirty=0:age=1			   <
(0, 0) tag=131:valid=1:dirty=0:age=26			   <
(1, 1) tag=262140:valid=1:dirty=0:age=45		   <
(1, 1) tag=131074:valid=1:dirty=0:age=52		   <
(1, 1) tag=234886:valid=1:dirty=0:age=51		   <
(1, 1) tag=243103:valid=1:dirty=0:age=50		   <
(2, 2) tag=262142:valid=1:dirty=0:age=49		   <
(2, 2) tag=179627:valid=1:dirty=0:age=48		   <
(2, 2) tag=246179:valid=1:dirty=0:age=47		   <
(2, 2) tag=131331:valid=1:dirty=0:age=42		   <
(3, 3) tag=131069:valid=1:dirty=0:age=22		   <
(3, 3) tag=131332:valid=1:dirty=0:age=24		   <
(3, 3) tag=262139:valid=1:dirty=0:age=38		   <
(3, 3) tag=129:valid=1:dirty=0:age=6			   <
(4, 4) tag=147457:valid=1:dirty=0:age=14		   <
(4, 4) tag=32768:valid=1:dirty=0:age=4			   <
(4, 4) tag=148487:valid=1:dirty=0:age=11		   <
(4, 4) tag=16384:valid=1:dirty=0:age=9			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4387] RTYPE: (Seq:      328)(Addr: 0)(PC: 214   <
IL1Cache->access(MemRead, addr: 2145396, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145396, latency: 12)	   <
CYCLE: 4387 -> 4398					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=140			   <
(0, 0) tag=131070:valid=1:dirty=0:age=36		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=26			   <
(1, 1) tag=262140:valid=1:dirty=0:age=45		   <
(1, 1) tag=131074:valid=1:dirty=0:age=52		   <
(1, 1) tag=234886:valid=1:dirty=0:age=51		   <
(1, 1) tag=243103:valid=1:dirty=0:age=50		   <
(2, 2) tag=262142:valid=1:dirty=0:age=49		   <
(2, 2) tag=179627:valid=1:dirty=0:age=48		   <
(2, 2) tag=246179:valid=1:dirty=0:age=47		   <
(2, 2) tag=131331:valid=1:dirty=0:age=42		   <
(3, 3) tag=131069:valid=1:dirty=0:age=22		   <
(3, 3) tag=131332:valid=1:dirty=0:age=24		   <
(3, 3) tag=262139:valid=1:dirty=0:age=38		   <
(3, 3) tag=129:valid=1:dirty=0:age=6			   <
(4, 4) tag=147457:valid=1:dirty=0:age=14		   <
(4, 4) tag=32768:valid=1:dirty=0:age=4			   <
(4, 4) tag=148487:valid=1:dirty=0:age=11		   <
(4, 4) tag=16384:valid=1:dirty=0:age=9			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4399] LOAD: (Seq:      329)(Addr: 268440532)(   <
IL1Cache->access(MemRead, addr: 2145400, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145400, latency: 12)	   <
CYCLE: 4399 -> 4410					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=141			   <
(0, 0) tag=131070:valid=1:dirty=0:age=37		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=26			   <
(1, 1) tag=262140:valid=1:dirty=0:age=45		   <
(1, 1) tag=131074:valid=1:dirty=0:age=52		   <
(1, 1) tag=234886:valid=1:dirty=0:age=51		   <
(1, 1) tag=243103:valid=1:dirty=0:age=50		   <
(2, 2) tag=262142:valid=1:dirty=0:age=49		   <
(2, 2) tag=179627:valid=1:dirty=0:age=48		   <
(2, 2) tag=246179:valid=1:dirty=0:age=47		   <
(2, 2) tag=131331:valid=1:dirty=0:age=42		   <
(3, 3) tag=131069:valid=1:dirty=0:age=22		   <
(3, 3) tag=131332:valid=1:dirty=0:age=24		   <
(3, 3) tag=262139:valid=1:dirty=0:age=38		   <
(3, 3) tag=129:valid=1:dirty=0:age=6			   <
(4, 4) tag=147457:valid=1:dirty=0:age=14		   <
(4, 4) tag=32768:valid=1:dirty=0:age=4			   <
(4, 4) tag=148487:valid=1:dirty=0:age=11		   <
(4, 4) tag=16384:valid=1:dirty=0:age=9			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4411] ITYPE: (Seq:      330)(Addr: 8)(PC: 214   <
IL1Cache->access(MemRead, addr: 2145404, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145404, latency: 12)	   <
CYCLE: 4411 -> 4422					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=142			   <
(0, 0) tag=131070:valid=1:dirty=0:age=38		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=26			   <
(1, 1) tag=262140:valid=1:dirty=0:age=45		   <
(1, 1) tag=131074:valid=1:dirty=0:age=52		   <
(1, 1) tag=234886:valid=1:dirty=0:age=51		   <
(1, 1) tag=243103:valid=1:dirty=0:age=50		   <
(2, 2) tag=262142:valid=1:dirty=0:age=49		   <
(2, 2) tag=179627:valid=1:dirty=0:age=48		   <
(2, 2) tag=246179:valid=1:dirty=0:age=47		   <
(2, 2) tag=131331:valid=1:dirty=0:age=42		   <
(3, 3) tag=131069:valid=1:dirty=0:age=22		   <
(3, 3) tag=131332:valid=1:dirty=0:age=24		   <
(3, 3) tag=262139:valid=1:dirty=0:age=38		   <
(3, 3) tag=129:valid=1:dirty=0:age=6			   <
(4, 4) tag=147457:valid=1:dirty=0:age=14		   <
(4, 4) tag=32768:valid=1:dirty=0:age=4			   <
(4, 4) tag=148487:valid=1:dirty=0:age=11		   <
(4, 4) tag=16384:valid=1:dirty=0:age=9			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4423] BRANCH: (Seq:      331)(Addr: 2145420)(   <
IL1Cache->access(MemRead, addr: 2145408, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145408, latency: 12)	   <
CYCLE: 4423 -> 4434					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=143			   <
(0, 0) tag=131070:valid=1:dirty=0:age=39		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=26			   <
(1, 1) tag=262140:valid=1:dirty=0:age=45		   <
(1, 1) tag=131074:valid=1:dirty=0:age=52		   <
(1, 1) tag=234886:valid=1:dirty=0:age=51		   <
(1, 1) tag=243103:valid=1:dirty=0:age=50		   <
(2, 2) tag=262142:valid=1:dirty=0:age=49		   <
(2, 2) tag=179627:valid=1:dirty=0:age=48		   <
(2, 2) tag=246179:valid=1:dirty=0:age=47		   <
(2, 2) tag=131331:valid=1:dirty=0:age=42		   <
(3, 3) tag=131069:valid=1:dirty=0:age=22		   <
(3, 3) tag=131332:valid=1:dirty=0:age=24		   <
(3, 3) tag=262139:valid=1:dirty=0:age=38		   <
(3, 3) tag=129:valid=1:dirty=0:age=6			   <
(4, 4) tag=147457:valid=1:dirty=0:age=14		   <
(4, 4) tag=32768:valid=1:dirty=0:age=4			   <
(4, 4) tag=148487:valid=1:dirty=0:age=11		   <
(4, 4) tag=16384:valid=1:dirty=0:age=9			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 4435] LOAD: (Seq:      329)(Addr: 268440532)   <
DL1Cache->access(MemRead, addr: 268440532, latency: 2)	   <
L2Cache->access(MemRead, addr: 268440532, latency: 12)	   <
CYCLE: 4435 -> 4446					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=144			   <
(0, 0) tag=131070:valid=1:dirty=0:age=40		   <
(0, 0) tag=130:valid=1:dirty=0:age=1			   <
(0, 0) tag=131:valid=1:dirty=0:age=27			   <
(1, 1) tag=262140:valid=1:dirty=0:age=46		   <
(1, 1) tag=131074:valid=1:dirty=0:age=53		   <
(1, 1) tag=234886:valid=1:dirty=0:age=52		   <
(1, 1) tag=243103:valid=1:dirty=0:age=51		   <
(2, 2) tag=262142:valid=1:dirty=0:age=50		   <
(2, 2) tag=179627:valid=1:dirty=0:age=49		   <
(2, 2) tag=246179:valid=1:dirty=0:age=48		   <
(2, 2) tag=131331:valid=1:dirty=0:age=43		   <
(3, 3) tag=131069:valid=1:dirty=0:age=23		   <
(3, 3) tag=131332:valid=1:dirty=0:age=25		   <
(3, 3) tag=262139:valid=1:dirty=0:age=39		   <
(3, 3) tag=129:valid=1:dirty=0:age=7			   <
(4, 4) tag=147457:valid=1:dirty=0:age=15		   <
(4, 4) tag=32768:valid=1:dirty=0:age=5			   <
(4, 4) tag=148487:valid=1:dirty=0:age=12		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4446] ITYPE: (Seq:      332)(Addr: 4294967248   <
IL1Cache->access(MemRead, addr: 2145412, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145412, latency: 12)	   <
CYCLE: 4446 -> 4457					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=145			   <
(0, 0) tag=131070:valid=1:dirty=0:age=41		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=27			   <
(1, 1) tag=262140:valid=1:dirty=0:age=46		   <
(1, 1) tag=131074:valid=1:dirty=0:age=53		   <
(1, 1) tag=234886:valid=1:dirty=0:age=52		   <
(1, 1) tag=243103:valid=1:dirty=0:age=51		   <
(2, 2) tag=262142:valid=1:dirty=0:age=50		   <
(2, 2) tag=179627:valid=1:dirty=0:age=49		   <
(2, 2) tag=246179:valid=1:dirty=0:age=48		   <
(2, 2) tag=131331:valid=1:dirty=0:age=43		   <
(3, 3) tag=131069:valid=1:dirty=0:age=23		   <
(3, 3) tag=131332:valid=1:dirty=0:age=25		   <
(3, 3) tag=262139:valid=1:dirty=0:age=39		   <
(3, 3) tag=129:valid=1:dirty=0:age=7			   <
(4, 4) tag=147457:valid=1:dirty=0:age=15		   <
(4, 4) tag=32768:valid=1:dirty=0:age=5			   <
(4, 4) tag=148487:valid=1:dirty=0:age=12		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4458] JTYPE: (Seq:      333)(Addr: 2145440)(P   <
IL1Cache->access(MemRead, addr: 2145416, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145416, latency: 12)	   <
CYCLE: 4458 -> 4469					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=146			   <
(0, 0) tag=131070:valid=1:dirty=0:age=42		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=27			   <
(1, 1) tag=262140:valid=1:dirty=0:age=46		   <
(1, 1) tag=131074:valid=1:dirty=0:age=53		   <
(1, 1) tag=234886:valid=1:dirty=0:age=52		   <
(1, 1) tag=243103:valid=1:dirty=0:age=51		   <
(2, 2) tag=262142:valid=1:dirty=0:age=50		   <
(2, 2) tag=179627:valid=1:dirty=0:age=49		   <
(2, 2) tag=246179:valid=1:dirty=0:age=48		   <
(2, 2) tag=131331:valid=1:dirty=0:age=43		   <
(3, 3) tag=131069:valid=1:dirty=0:age=23		   <
(3, 3) tag=131332:valid=1:dirty=0:age=25		   <
(3, 3) tag=262139:valid=1:dirty=0:age=39		   <
(3, 3) tag=129:valid=1:dirty=0:age=7			   <
(4, 4) tag=147457:valid=1:dirty=0:age=15		   <
(4, 4) tag=32768:valid=1:dirty=0:age=5			   <
(4, 4) tag=148487:valid=1:dirty=0:age=12		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4470] ITYPE: (Seq:      334)(Addr: 255)(PC: 2   <
IL1Cache->access(MemRead, addr: 2145440, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145440, latency: 12)	   <
CYCLE: 4470 -> 4481					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=147			   <
(0, 0) tag=131070:valid=1:dirty=0:age=43		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=27			   <
(1, 1) tag=262140:valid=1:dirty=0:age=46		   <
(1, 1) tag=131074:valid=1:dirty=0:age=53		   <
(1, 1) tag=234886:valid=1:dirty=0:age=52		   <
(1, 1) tag=243103:valid=1:dirty=0:age=51		   <
(2, 2) tag=262142:valid=1:dirty=0:age=50		   <
(2, 2) tag=179627:valid=1:dirty=0:age=49		   <
(2, 2) tag=246179:valid=1:dirty=0:age=48		   <
(2, 2) tag=131331:valid=1:dirty=0:age=43		   <
(3, 3) tag=131069:valid=1:dirty=0:age=23		   <
(3, 3) tag=131332:valid=1:dirty=0:age=25		   <
(3, 3) tag=262139:valid=1:dirty=0:age=39		   <
(3, 3) tag=129:valid=1:dirty=0:age=7			   <
(4, 4) tag=147457:valid=1:dirty=0:age=15		   <
(4, 4) tag=32768:valid=1:dirty=0:age=5			   <
(4, 4) tag=148487:valid=1:dirty=0:age=12		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4482] RTYPE: (Seq:      335)(Addr: 0)(PC: 214   <
IL1Cache->access(MemRead, addr: 2145444, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145444, latency: 12)	   <
CYCLE: 4482 -> 4493					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=148			   <
(0, 0) tag=131070:valid=1:dirty=0:age=44		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=27			   <
(1, 1) tag=262140:valid=1:dirty=0:age=46		   <
(1, 1) tag=131074:valid=1:dirty=0:age=53		   <
(1, 1) tag=234886:valid=1:dirty=0:age=52		   <
(1, 1) tag=243103:valid=1:dirty=0:age=51		   <
(2, 2) tag=262142:valid=1:dirty=0:age=50		   <
(2, 2) tag=179627:valid=1:dirty=0:age=49		   <
(2, 2) tag=246179:valid=1:dirty=0:age=48		   <
(2, 2) tag=131331:valid=1:dirty=0:age=43		   <
(3, 3) tag=131069:valid=1:dirty=0:age=23		   <
(3, 3) tag=131332:valid=1:dirty=0:age=25		   <
(3, 3) tag=262139:valid=1:dirty=0:age=39		   <
(3, 3) tag=129:valid=1:dirty=0:age=7			   <
(4, 4) tag=147457:valid=1:dirty=0:age=15		   <
(4, 4) tag=32768:valid=1:dirty=0:age=5			   <
(4, 4) tag=148487:valid=1:dirty=0:age=12		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4494] BRANCH: (Seq:      336)(Addr: 2145508)(   <
IL1Cache->access(MemRead, addr: 2145448, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145448, latency: 12)	   <
CYCLE: 4494 -> 4505					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=149			   <
(0, 0) tag=131070:valid=1:dirty=0:age=45		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=27			   <
(1, 1) tag=262140:valid=1:dirty=0:age=46		   <
(1, 1) tag=131074:valid=1:dirty=0:age=53		   <
(1, 1) tag=234886:valid=1:dirty=0:age=52		   <
(1, 1) tag=243103:valid=1:dirty=0:age=51		   <
(2, 2) tag=262142:valid=1:dirty=0:age=50		   <
(2, 2) tag=179627:valid=1:dirty=0:age=49		   <
(2, 2) tag=246179:valid=1:dirty=0:age=48		   <
(2, 2) tag=131331:valid=1:dirty=0:age=43		   <
(3, 3) tag=131069:valid=1:dirty=0:age=23		   <
(3, 3) tag=131332:valid=1:dirty=0:age=25		   <
(3, 3) tag=262139:valid=1:dirty=0:age=39		   <
(3, 3) tag=129:valid=1:dirty=0:age=7			   <
(4, 4) tag=147457:valid=1:dirty=0:age=15		   <
(4, 4) tag=32768:valid=1:dirty=0:age=5			   <
(4, 4) tag=148487:valid=1:dirty=0:age=12		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4506] RTYPE: (Seq:      337)(Addr: 0)(PC: 214   <
IL1Cache->access(MemRead, addr: 2145452, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145452, latency: 12)	   <
CYCLE: 4506 -> 4517					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=150			   <
(0, 0) tag=131070:valid=1:dirty=0:age=46		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=27			   <
(1, 1) tag=262140:valid=1:dirty=0:age=46		   <
(1, 1) tag=131074:valid=1:dirty=0:age=53		   <
(1, 1) tag=234886:valid=1:dirty=0:age=52		   <
(1, 1) tag=243103:valid=1:dirty=0:age=51		   <
(2, 2) tag=262142:valid=1:dirty=0:age=50		   <
(2, 2) tag=179627:valid=1:dirty=0:age=49		   <
(2, 2) tag=246179:valid=1:dirty=0:age=48		   <
(2, 2) tag=131331:valid=1:dirty=0:age=43		   <
(3, 3) tag=131069:valid=1:dirty=0:age=23		   <
(3, 3) tag=131332:valid=1:dirty=0:age=25		   <
(3, 3) tag=262139:valid=1:dirty=0:age=39		   <
(3, 3) tag=129:valid=1:dirty=0:age=7			   <
(4, 4) tag=147457:valid=1:dirty=0:age=15		   <
(4, 4) tag=32768:valid=1:dirty=0:age=5			   <
(4, 4) tag=148487:valid=1:dirty=0:age=12		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4518] BRANCH: (Seq:      338)(Addr: 2145472)(   <
IL1Cache->access(MemRead, addr: 2145456, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145456, latency: 12)	   <
CYCLE: 4518 -> 4529					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=151			   <
(0, 0) tag=131070:valid=1:dirty=0:age=47		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=27			   <
(1, 1) tag=262140:valid=1:dirty=0:age=46		   <
(1, 1) tag=131074:valid=1:dirty=0:age=53		   <
(1, 1) tag=234886:valid=1:dirty=0:age=52		   <
(1, 1) tag=243103:valid=1:dirty=0:age=51		   <
(2, 2) tag=262142:valid=1:dirty=0:age=50		   <
(2, 2) tag=179627:valid=1:dirty=0:age=49		   <
(2, 2) tag=246179:valid=1:dirty=0:age=48		   <
(2, 2) tag=131331:valid=1:dirty=0:age=43		   <
(3, 3) tag=131069:valid=1:dirty=0:age=23		   <
(3, 3) tag=131332:valid=1:dirty=0:age=25		   <
(3, 3) tag=262139:valid=1:dirty=0:age=39		   <
(3, 3) tag=129:valid=1:dirty=0:age=7			   <
(4, 4) tag=147457:valid=1:dirty=0:age=15		   <
(4, 4) tag=32768:valid=1:dirty=0:age=5			   <
(4, 4) tag=148487:valid=1:dirty=0:age=12		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4530] BRANCH: (Seq:      339)(Addr: 2145480)(   <
IL1Cache->access(MemRead, addr: 2145460, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145460, latency: 12)	   <
CYCLE: 4530 -> 4541					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=152			   <
(0, 0) tag=131070:valid=1:dirty=0:age=48		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=27			   <
(1, 1) tag=262140:valid=1:dirty=0:age=46		   <
(1, 1) tag=131074:valid=1:dirty=0:age=53		   <
(1, 1) tag=234886:valid=1:dirty=0:age=52		   <
(1, 1) tag=243103:valid=1:dirty=0:age=51		   <
(2, 2) tag=262142:valid=1:dirty=0:age=50		   <
(2, 2) tag=179627:valid=1:dirty=0:age=49		   <
(2, 2) tag=246179:valid=1:dirty=0:age=48		   <
(2, 2) tag=131331:valid=1:dirty=0:age=43		   <
(3, 3) tag=131069:valid=1:dirty=0:age=23		   <
(3, 3) tag=131332:valid=1:dirty=0:age=25		   <
(3, 3) tag=262139:valid=1:dirty=0:age=39		   <
(3, 3) tag=129:valid=1:dirty=0:age=7			   <
(4, 4) tag=147457:valid=1:dirty=0:age=15		   <
(4, 4) tag=32768:valid=1:dirty=0:age=5			   <
(4, 4) tag=148487:valid=1:dirty=0:age=12		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4542] RTYPE: (Seq:      340)(Addr: 0)(PC: 214   <
IL1Cache->access(MemRead, addr: 2145480, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145480, latency: 12)	   <
CYCLE: 4542 -> 4553					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=153			   <
(0, 0) tag=131070:valid=1:dirty=0:age=49		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=27			   <
(1, 1) tag=262140:valid=1:dirty=0:age=46		   <
(1, 1) tag=131074:valid=1:dirty=0:age=53		   <
(1, 1) tag=234886:valid=1:dirty=0:age=52		   <
(1, 1) tag=243103:valid=1:dirty=0:age=51		   <
(2, 2) tag=262142:valid=1:dirty=0:age=50		   <
(2, 2) tag=179627:valid=1:dirty=0:age=49		   <
(2, 2) tag=246179:valid=1:dirty=0:age=48		   <
(2, 2) tag=131331:valid=1:dirty=0:age=43		   <
(3, 3) tag=131069:valid=1:dirty=0:age=23		   <
(3, 3) tag=131332:valid=1:dirty=0:age=25		   <
(3, 3) tag=262139:valid=1:dirty=0:age=39		   <
(3, 3) tag=129:valid=1:dirty=0:age=7			   <
(4, 4) tag=147457:valid=1:dirty=0:age=15		   <
(4, 4) tag=32768:valid=1:dirty=0:age=5			   <
(4, 4) tag=148487:valid=1:dirty=0:age=12		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4554] RTYPE: (Seq:      341)(Addr: 0)(PC: 214   <
IL1Cache->access(MemRead, addr: 2145484, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145484, latency: 12)	   <
CYCLE: 4554 -> 4565					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=154			   <
(0, 0) tag=131070:valid=1:dirty=0:age=50		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=27			   <
(1, 1) tag=262140:valid=1:dirty=0:age=46		   <
(1, 1) tag=131074:valid=1:dirty=0:age=53		   <
(1, 1) tag=234886:valid=1:dirty=0:age=52		   <
(1, 1) tag=243103:valid=1:dirty=0:age=51		   <
(2, 2) tag=262142:valid=1:dirty=0:age=50		   <
(2, 2) tag=179627:valid=1:dirty=0:age=49		   <
(2, 2) tag=246179:valid=1:dirty=0:age=48		   <
(2, 2) tag=131331:valid=1:dirty=0:age=43		   <
(3, 3) tag=131069:valid=1:dirty=0:age=23		   <
(3, 3) tag=131332:valid=1:dirty=0:age=25		   <
(3, 3) tag=262139:valid=1:dirty=0:age=39		   <
(3, 3) tag=129:valid=1:dirty=0:age=7			   <
(4, 4) tag=147457:valid=1:dirty=0:age=15		   <
(4, 4) tag=32768:valid=1:dirty=0:age=5			   <
(4, 4) tag=148487:valid=1:dirty=0:age=12		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4566] ITYPE: (Seq:      342)(Addr: 255)(PC: 2   <
IL1Cache->access(MemRead, addr: 2145488, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145488, latency: 12)	   <
CYCLE: 4566 -> 4577					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=155			   <
(0, 0) tag=131070:valid=1:dirty=0:age=51		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=27			   <
(1, 1) tag=262140:valid=1:dirty=0:age=46		   <
(1, 1) tag=131074:valid=1:dirty=0:age=53		   <
(1, 1) tag=234886:valid=1:dirty=0:age=52		   <
(1, 1) tag=243103:valid=1:dirty=0:age=51		   <
(2, 2) tag=262142:valid=1:dirty=0:age=50		   <
(2, 2) tag=179627:valid=1:dirty=0:age=49		   <
(2, 2) tag=246179:valid=1:dirty=0:age=48		   <
(2, 2) tag=131331:valid=1:dirty=0:age=43		   <
(3, 3) tag=131069:valid=1:dirty=0:age=23		   <
(3, 3) tag=131332:valid=1:dirty=0:age=25		   <
(3, 3) tag=262139:valid=1:dirty=0:age=39		   <
(3, 3) tag=129:valid=1:dirty=0:age=7			   <
(4, 4) tag=147457:valid=1:dirty=0:age=15		   <
(4, 4) tag=32768:valid=1:dirty=0:age=5			   <
(4, 4) tag=148487:valid=1:dirty=0:age=12		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4578] RTYPE: (Seq:      343)(Addr: 0)(PC: 214   <
IL1Cache->access(MemRead, addr: 2145492, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145492, latency: 12)	   <
CYCLE: 4578 -> 4589					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=156			   <
(0, 0) tag=131070:valid=1:dirty=0:age=52		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=27			   <
(1, 1) tag=262140:valid=1:dirty=0:age=46		   <
(1, 1) tag=131074:valid=1:dirty=0:age=53		   <
(1, 1) tag=234886:valid=1:dirty=0:age=52		   <
(1, 1) tag=243103:valid=1:dirty=0:age=51		   <
(2, 2) tag=262142:valid=1:dirty=0:age=50		   <
(2, 2) tag=179627:valid=1:dirty=0:age=49		   <
(2, 2) tag=246179:valid=1:dirty=0:age=48		   <
(2, 2) tag=131331:valid=1:dirty=0:age=43		   <
(3, 3) tag=131069:valid=1:dirty=0:age=23		   <
(3, 3) tag=131332:valid=1:dirty=0:age=25		   <
(3, 3) tag=262139:valid=1:dirty=0:age=39		   <
(3, 3) tag=129:valid=1:dirty=0:age=7			   <
(4, 4) tag=147457:valid=1:dirty=0:age=15		   <
(4, 4) tag=32768:valid=1:dirty=0:age=5			   <
(4, 4) tag=148487:valid=1:dirty=0:age=12		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4590] ITYPE: (Seq:      344)(Addr: 1)(PC: 214   <
IL1Cache->access(MemRead, addr: 2145496, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145496, latency: 12)	   <
CYCLE: 4590 -> 4601					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=157			   <
(0, 0) tag=131070:valid=1:dirty=0:age=53		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=27			   <
(1, 1) tag=262140:valid=1:dirty=0:age=46		   <
(1, 1) tag=131074:valid=1:dirty=0:age=53		   <
(1, 1) tag=234886:valid=1:dirty=0:age=52		   <
(1, 1) tag=243103:valid=1:dirty=0:age=51		   <
(2, 2) tag=262142:valid=1:dirty=0:age=50		   <
(2, 2) tag=179627:valid=1:dirty=0:age=49		   <
(2, 2) tag=246179:valid=1:dirty=0:age=48		   <
(2, 2) tag=131331:valid=1:dirty=0:age=43		   <
(3, 3) tag=131069:valid=1:dirty=0:age=23		   <
(3, 3) tag=131332:valid=1:dirty=0:age=25		   <
(3, 3) tag=262139:valid=1:dirty=0:age=39		   <
(3, 3) tag=129:valid=1:dirty=0:age=7			   <
(4, 4) tag=147457:valid=1:dirty=0:age=15		   <
(4, 4) tag=32768:valid=1:dirty=0:age=5			   <
(4, 4) tag=148487:valid=1:dirty=0:age=12		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4602] LOAD: (Seq:      345)(Addr: 2147451121)   <
IL1Cache->access(MemRead, addr: 2145500, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145500, latency: 12)	   <
CYCLE: 4602 -> 4613					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=158			   <
(0, 0) tag=131070:valid=1:dirty=0:age=54		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=27			   <
(1, 1) tag=262140:valid=1:dirty=0:age=46		   <
(1, 1) tag=131074:valid=1:dirty=0:age=53		   <
(1, 1) tag=234886:valid=1:dirty=0:age=52		   <
(1, 1) tag=243103:valid=1:dirty=0:age=51		   <
(2, 2) tag=262142:valid=1:dirty=0:age=50		   <
(2, 2) tag=179627:valid=1:dirty=0:age=49		   <
(2, 2) tag=246179:valid=1:dirty=0:age=48		   <
(2, 2) tag=131331:valid=1:dirty=0:age=43		   <
(3, 3) tag=131069:valid=1:dirty=0:age=23		   <
(3, 3) tag=131332:valid=1:dirty=0:age=25		   <
(3, 3) tag=262139:valid=1:dirty=0:age=39		   <
(3, 3) tag=129:valid=1:dirty=0:age=7			   <
(4, 4) tag=147457:valid=1:dirty=0:age=15		   <
(4, 4) tag=32768:valid=1:dirty=0:age=5			   <
(4, 4) tag=148487:valid=1:dirty=0:age=12		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4614] BRANCH: (Seq:      346)(Addr: 2145388)(   <
IL1Cache->access(MemRead, addr: 2145504, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145504, latency: 12)	   <
CYCLE: 4614 -> 4625					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=159			   <
(0, 0) tag=131070:valid=1:dirty=0:age=55		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=27			   <
(1, 1) tag=262140:valid=1:dirty=0:age=46		   <
(1, 1) tag=131074:valid=1:dirty=0:age=53		   <
(1, 1) tag=234886:valid=1:dirty=0:age=52		   <
(1, 1) tag=243103:valid=1:dirty=0:age=51		   <
(2, 2) tag=262142:valid=1:dirty=0:age=50		   <
(2, 2) tag=179627:valid=1:dirty=0:age=49		   <
(2, 2) tag=246179:valid=1:dirty=0:age=48		   <
(2, 2) tag=131331:valid=1:dirty=0:age=43		   <
(3, 3) tag=131069:valid=1:dirty=0:age=23		   <
(3, 3) tag=131332:valid=1:dirty=0:age=25		   <
(3, 3) tag=262139:valid=1:dirty=0:age=39		   <
(3, 3) tag=129:valid=1:dirty=0:age=7			   <
(4, 4) tag=147457:valid=1:dirty=0:age=15		   <
(4, 4) tag=32768:valid=1:dirty=0:age=5			   <
(4, 4) tag=148487:valid=1:dirty=0:age=12		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4626] ITYPE: (Seq:      347)(Addr: 255)(PC: 2   <
IL1Cache->access(MemRead, addr: 2145388, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145388, latency: 12)	   <
CYCLE: 4626 -> 4637					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=160			   <
(0, 0) tag=131070:valid=1:dirty=0:age=56		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=27			   <
(1, 1) tag=262140:valid=1:dirty=0:age=46		   <
(1, 1) tag=131074:valid=1:dirty=0:age=53		   <
(1, 1) tag=234886:valid=1:dirty=0:age=52		   <
(1, 1) tag=243103:valid=1:dirty=0:age=51		   <
(2, 2) tag=262142:valid=1:dirty=0:age=50		   <
(2, 2) tag=179627:valid=1:dirty=0:age=49		   <
(2, 2) tag=246179:valid=1:dirty=0:age=48		   <
(2, 2) tag=131331:valid=1:dirty=0:age=43		   <
(3, 3) tag=131069:valid=1:dirty=0:age=23		   <
(3, 3) tag=131332:valid=1:dirty=0:age=25		   <
(3, 3) tag=262139:valid=1:dirty=0:age=39		   <
(3, 3) tag=129:valid=1:dirty=0:age=7			   <
(4, 4) tag=147457:valid=1:dirty=0:age=15		   <
(4, 4) tag=32768:valid=1:dirty=0:age=5			   <
(4, 4) tag=148487:valid=1:dirty=0:age=12		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 4638] LOAD: (Seq:      345)(Addr: 2147451121   <
DL1Cache->access(MemRead, addr: 2147451121, latency: 2)	   <
L2Cache->access(MemRead, addr: 2147451121, latency: 12)	   <
CYCLE: 4638 -> 4649					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=161			   <
(0, 0) tag=131070:valid=1:dirty=0:age=0			   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=27			   <
(1, 1) tag=262140:valid=1:dirty=0:age=46		   <
(1, 1) tag=131074:valid=1:dirty=0:age=53		   <
(1, 1) tag=234886:valid=1:dirty=0:age=52		   <
(1, 1) tag=243103:valid=1:dirty=0:age=51		   <
(2, 2) tag=262142:valid=1:dirty=0:age=50		   <
(2, 2) tag=179627:valid=1:dirty=0:age=49		   <
(2, 2) tag=246179:valid=1:dirty=0:age=48		   <
(2, 2) tag=131331:valid=1:dirty=0:age=43		   <
(3, 3) tag=131069:valid=1:dirty=0:age=23		   <
(3, 3) tag=131332:valid=1:dirty=0:age=25		   <
(3, 3) tag=262139:valid=1:dirty=0:age=39		   <
(3, 3) tag=129:valid=1:dirty=0:age=7			   <
(4, 4) tag=147457:valid=1:dirty=0:age=15		   <
(4, 4) tag=32768:valid=1:dirty=0:age=5			   <
(4, 4) tag=148487:valid=1:dirty=0:age=12		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4649] ITYPE: (Seq:      348)(Addr: 1)(PC: 214   <
IL1Cache->access(MemRead, addr: 2145392, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145392, latency: 12)	   <
CYCLE: 4649 -> 4660					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=162			   <
(0, 0) tag=131070:valid=1:dirty=0:age=1			   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=27			   <
(1, 1) tag=262140:valid=1:dirty=0:age=46		   <
(1, 1) tag=131074:valid=1:dirty=0:age=53		   <
(1, 1) tag=234886:valid=1:dirty=0:age=52		   <
(1, 1) tag=243103:valid=1:dirty=0:age=51		   <
(2, 2) tag=262142:valid=1:dirty=0:age=50		   <
(2, 2) tag=179627:valid=1:dirty=0:age=49		   <
(2, 2) tag=246179:valid=1:dirty=0:age=48		   <
(2, 2) tag=131331:valid=1:dirty=0:age=43		   <
(3, 3) tag=131069:valid=1:dirty=0:age=23		   <
(3, 3) tag=131332:valid=1:dirty=0:age=25		   <
(3, 3) tag=262139:valid=1:dirty=0:age=39		   <
(3, 3) tag=129:valid=1:dirty=0:age=7			   <
(4, 4) tag=147457:valid=1:dirty=0:age=15		   <
(4, 4) tag=32768:valid=1:dirty=0:age=5			   <
(4, 4) tag=148487:valid=1:dirty=0:age=12		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4661] RTYPE: (Seq:      349)(Addr: 0)(PC: 214   <
IL1Cache->access(MemRead, addr: 2145396, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145396, latency: 12)	   <
CYCLE: 4661 -> 4672					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=163			   <
(0, 0) tag=131070:valid=1:dirty=0:age=2			   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=27			   <
(1, 1) tag=262140:valid=1:dirty=0:age=46		   <
(1, 1) tag=131074:valid=1:dirty=0:age=53		   <
(1, 1) tag=234886:valid=1:dirty=0:age=52		   <
(1, 1) tag=243103:valid=1:dirty=0:age=51		   <
(2, 2) tag=262142:valid=1:dirty=0:age=50		   <
(2, 2) tag=179627:valid=1:dirty=0:age=49		   <
(2, 2) tag=246179:valid=1:dirty=0:age=48		   <
(2, 2) tag=131331:valid=1:dirty=0:age=43		   <
(3, 3) tag=131069:valid=1:dirty=0:age=23		   <
(3, 3) tag=131332:valid=1:dirty=0:age=25		   <
(3, 3) tag=262139:valid=1:dirty=0:age=39		   <
(3, 3) tag=129:valid=1:dirty=0:age=7			   <
(4, 4) tag=147457:valid=1:dirty=0:age=15		   <
(4, 4) tag=32768:valid=1:dirty=0:age=5			   <
(4, 4) tag=148487:valid=1:dirty=0:age=12		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4673] LOAD: (Seq:      350)(Addr: 268440472)(   <
IL1Cache->access(MemRead, addr: 2145400, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145400, latency: 12)	   <
CYCLE: 4673 -> 4684					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=164			   <
(0, 0) tag=131070:valid=1:dirty=0:age=3			   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=27			   <
(1, 1) tag=262140:valid=1:dirty=0:age=46		   <
(1, 1) tag=131074:valid=1:dirty=0:age=53		   <
(1, 1) tag=234886:valid=1:dirty=0:age=52		   <
(1, 1) tag=243103:valid=1:dirty=0:age=51		   <
(2, 2) tag=262142:valid=1:dirty=0:age=50		   <
(2, 2) tag=179627:valid=1:dirty=0:age=49		   <
(2, 2) tag=246179:valid=1:dirty=0:age=48		   <
(2, 2) tag=131331:valid=1:dirty=0:age=43		   <
(3, 3) tag=131069:valid=1:dirty=0:age=23		   <
(3, 3) tag=131332:valid=1:dirty=0:age=25		   <
(3, 3) tag=262139:valid=1:dirty=0:age=39		   <
(3, 3) tag=129:valid=1:dirty=0:age=7			   <
(4, 4) tag=147457:valid=1:dirty=0:age=15		   <
(4, 4) tag=32768:valid=1:dirty=0:age=5			   <
(4, 4) tag=148487:valid=1:dirty=0:age=12		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4685] ITYPE: (Seq:      351)(Addr: 8)(PC: 214   <
IL1Cache->access(MemRead, addr: 2145404, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145404, latency: 12)	   <
CYCLE: 4685 -> 4696					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=165			   <
(0, 0) tag=131070:valid=1:dirty=0:age=4			   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=27			   <
(1, 1) tag=262140:valid=1:dirty=0:age=46		   <
(1, 1) tag=131074:valid=1:dirty=0:age=53		   <
(1, 1) tag=234886:valid=1:dirty=0:age=52		   <
(1, 1) tag=243103:valid=1:dirty=0:age=51		   <
(2, 2) tag=262142:valid=1:dirty=0:age=50		   <
(2, 2) tag=179627:valid=1:dirty=0:age=49		   <
(2, 2) tag=246179:valid=1:dirty=0:age=48		   <
(2, 2) tag=131331:valid=1:dirty=0:age=43		   <
(3, 3) tag=131069:valid=1:dirty=0:age=23		   <
(3, 3) tag=131332:valid=1:dirty=0:age=25		   <
(3, 3) tag=262139:valid=1:dirty=0:age=39		   <
(3, 3) tag=129:valid=1:dirty=0:age=7			   <
(4, 4) tag=147457:valid=1:dirty=0:age=15		   <
(4, 4) tag=32768:valid=1:dirty=0:age=5			   <
(4, 4) tag=148487:valid=1:dirty=0:age=12		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4697] BRANCH: (Seq:      352)(Addr: 2145420)(   <
IL1Cache->access(MemRead, addr: 2145408, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145408, latency: 12)	   <
CYCLE: 4697 -> 4708					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=166			   <
(0, 0) tag=131070:valid=1:dirty=0:age=5			   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=27			   <
(1, 1) tag=262140:valid=1:dirty=0:age=46		   <
(1, 1) tag=131074:valid=1:dirty=0:age=53		   <
(1, 1) tag=234886:valid=1:dirty=0:age=52		   <
(1, 1) tag=243103:valid=1:dirty=0:age=51		   <
(2, 2) tag=262142:valid=1:dirty=0:age=50		   <
(2, 2) tag=179627:valid=1:dirty=0:age=49		   <
(2, 2) tag=246179:valid=1:dirty=0:age=48		   <
(2, 2) tag=131331:valid=1:dirty=0:age=43		   <
(3, 3) tag=131069:valid=1:dirty=0:age=23		   <
(3, 3) tag=131332:valid=1:dirty=0:age=25		   <
(3, 3) tag=262139:valid=1:dirty=0:age=39		   <
(3, 3) tag=129:valid=1:dirty=0:age=7			   <
(4, 4) tag=147457:valid=1:dirty=0:age=15		   <
(4, 4) tag=32768:valid=1:dirty=0:age=5			   <
(4, 4) tag=148487:valid=1:dirty=0:age=12		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 4709] LOAD: (Seq:      350)(Addr: 268440472)   <
DL1Cache->access(MemRead, addr: 268440472, latency: 2)	   <
L2Cache->access(MemRead, addr: 268440472, latency: 12)	   <
CYCLE: 4709 -> 4720					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=167			   <
(0, 0) tag=131070:valid=1:dirty=0:age=6			   <
(0, 0) tag=130:valid=1:dirty=0:age=1			   <
(0, 0) tag=131:valid=1:dirty=0:age=28			   <
(1, 1) tag=262140:valid=1:dirty=0:age=47		   <
(1, 1) tag=131074:valid=1:dirty=0:age=54		   <
(1, 1) tag=234886:valid=1:dirty=0:age=53		   <
(1, 1) tag=243103:valid=1:dirty=0:age=52		   <
(2, 2) tag=262142:valid=1:dirty=0:age=51		   <
(2, 2) tag=179627:valid=1:dirty=0:age=50		   <
(2, 2) tag=246179:valid=1:dirty=0:age=49		   <
(2, 2) tag=131331:valid=1:dirty=0:age=44		   <
(3, 3) tag=131069:valid=1:dirty=0:age=24		   <
(3, 3) tag=131332:valid=1:dirty=0:age=26		   <
(3, 3) tag=262139:valid=1:dirty=0:age=40		   <
(3, 3) tag=129:valid=1:dirty=0:age=8			   <
(4, 4) tag=147457:valid=1:dirty=0:age=16		   <
(4, 4) tag=32768:valid=1:dirty=0:age=6			   <
(4, 4) tag=148487:valid=1:dirty=0:age=13		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4720] ITYPE: (Seq:      353)(Addr: 4294967248   <
IL1Cache->access(MemRead, addr: 2145412, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145412, latency: 12)	   <
CYCLE: 4720 -> 4731					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=168			   <
(0, 0) tag=131070:valid=1:dirty=0:age=7			   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=28			   <
(1, 1) tag=262140:valid=1:dirty=0:age=47		   <
(1, 1) tag=131074:valid=1:dirty=0:age=54		   <
(1, 1) tag=234886:valid=1:dirty=0:age=53		   <
(1, 1) tag=243103:valid=1:dirty=0:age=52		   <
(2, 2) tag=262142:valid=1:dirty=0:age=51		   <
(2, 2) tag=179627:valid=1:dirty=0:age=50		   <
(2, 2) tag=246179:valid=1:dirty=0:age=49		   <
(2, 2) tag=131331:valid=1:dirty=0:age=44		   <
(3, 3) tag=131069:valid=1:dirty=0:age=24		   <
(3, 3) tag=131332:valid=1:dirty=0:age=26		   <
(3, 3) tag=262139:valid=1:dirty=0:age=40		   <
(3, 3) tag=129:valid=1:dirty=0:age=8			   <
(4, 4) tag=147457:valid=1:dirty=0:age=16		   <
(4, 4) tag=32768:valid=1:dirty=0:age=6			   <
(4, 4) tag=148487:valid=1:dirty=0:age=13		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4732] JTYPE: (Seq:      354)(Addr: 2145440)(P   <
IL1Cache->access(MemRead, addr: 2145416, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145416, latency: 12)	   <
CYCLE: 4732 -> 4743					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=169			   <
(0, 0) tag=131070:valid=1:dirty=0:age=8			   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=28			   <
(1, 1) tag=262140:valid=1:dirty=0:age=47		   <
(1, 1) tag=131074:valid=1:dirty=0:age=54		   <
(1, 1) tag=234886:valid=1:dirty=0:age=53		   <
(1, 1) tag=243103:valid=1:dirty=0:age=52		   <
(2, 2) tag=262142:valid=1:dirty=0:age=51		   <
(2, 2) tag=179627:valid=1:dirty=0:age=50		   <
(2, 2) tag=246179:valid=1:dirty=0:age=49		   <
(2, 2) tag=131331:valid=1:dirty=0:age=44		   <
(3, 3) tag=131069:valid=1:dirty=0:age=24		   <
(3, 3) tag=131332:valid=1:dirty=0:age=26		   <
(3, 3) tag=262139:valid=1:dirty=0:age=40		   <
(3, 3) tag=129:valid=1:dirty=0:age=8			   <
(4, 4) tag=147457:valid=1:dirty=0:age=16		   <
(4, 4) tag=32768:valid=1:dirty=0:age=6			   <
(4, 4) tag=148487:valid=1:dirty=0:age=13		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4744] ITYPE: (Seq:      355)(Addr: 255)(PC: 2   <
IL1Cache->access(MemRead, addr: 2145440, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145440, latency: 12)	   <
CYCLE: 4744 -> 4755					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=170			   <
(0, 0) tag=131070:valid=1:dirty=0:age=9			   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=28			   <
(1, 1) tag=262140:valid=1:dirty=0:age=47		   <
(1, 1) tag=131074:valid=1:dirty=0:age=54		   <
(1, 1) tag=234886:valid=1:dirty=0:age=53		   <
(1, 1) tag=243103:valid=1:dirty=0:age=52		   <
(2, 2) tag=262142:valid=1:dirty=0:age=51		   <
(2, 2) tag=179627:valid=1:dirty=0:age=50		   <
(2, 2) tag=246179:valid=1:dirty=0:age=49		   <
(2, 2) tag=131331:valid=1:dirty=0:age=44		   <
(3, 3) tag=131069:valid=1:dirty=0:age=24		   <
(3, 3) tag=131332:valid=1:dirty=0:age=26		   <
(3, 3) tag=262139:valid=1:dirty=0:age=40		   <
(3, 3) tag=129:valid=1:dirty=0:age=8			   <
(4, 4) tag=147457:valid=1:dirty=0:age=16		   <
(4, 4) tag=32768:valid=1:dirty=0:age=6			   <
(4, 4) tag=148487:valid=1:dirty=0:age=13		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4756] RTYPE: (Seq:      356)(Addr: 0)(PC: 214   <
IL1Cache->access(MemRead, addr: 2145444, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145444, latency: 12)	   <
CYCLE: 4756 -> 4767					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=171			   <
(0, 0) tag=131070:valid=1:dirty=0:age=10		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=28			   <
(1, 1) tag=262140:valid=1:dirty=0:age=47		   <
(1, 1) tag=131074:valid=1:dirty=0:age=54		   <
(1, 1) tag=234886:valid=1:dirty=0:age=53		   <
(1, 1) tag=243103:valid=1:dirty=0:age=52		   <
(2, 2) tag=262142:valid=1:dirty=0:age=51		   <
(2, 2) tag=179627:valid=1:dirty=0:age=50		   <
(2, 2) tag=246179:valid=1:dirty=0:age=49		   <
(2, 2) tag=131331:valid=1:dirty=0:age=44		   <
(3, 3) tag=131069:valid=1:dirty=0:age=24		   <
(3, 3) tag=131332:valid=1:dirty=0:age=26		   <
(3, 3) tag=262139:valid=1:dirty=0:age=40		   <
(3, 3) tag=129:valid=1:dirty=0:age=8			   <
(4, 4) tag=147457:valid=1:dirty=0:age=16		   <
(4, 4) tag=32768:valid=1:dirty=0:age=6			   <
(4, 4) tag=148487:valid=1:dirty=0:age=13		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4768] BRANCH: (Seq:      357)(Addr: 2145508)(   <
IL1Cache->access(MemRead, addr: 2145448, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145448, latency: 12)	   <
CYCLE: 4768 -> 4779					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=172			   <
(0, 0) tag=131070:valid=1:dirty=0:age=11		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=28			   <
(1, 1) tag=262140:valid=1:dirty=0:age=47		   <
(1, 1) tag=131074:valid=1:dirty=0:age=54		   <
(1, 1) tag=234886:valid=1:dirty=0:age=53		   <
(1, 1) tag=243103:valid=1:dirty=0:age=52		   <
(2, 2) tag=262142:valid=1:dirty=0:age=51		   <
(2, 2) tag=179627:valid=1:dirty=0:age=50		   <
(2, 2) tag=246179:valid=1:dirty=0:age=49		   <
(2, 2) tag=131331:valid=1:dirty=0:age=44		   <
(3, 3) tag=131069:valid=1:dirty=0:age=24		   <
(3, 3) tag=131332:valid=1:dirty=0:age=26		   <
(3, 3) tag=262139:valid=1:dirty=0:age=40		   <
(3, 3) tag=129:valid=1:dirty=0:age=8			   <
(4, 4) tag=147457:valid=1:dirty=0:age=16		   <
(4, 4) tag=32768:valid=1:dirty=0:age=6			   <
(4, 4) tag=148487:valid=1:dirty=0:age=13		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4780] RTYPE: (Seq:      358)(Addr: 0)(PC: 214   <
IL1Cache->access(MemRead, addr: 2145452, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145452, latency: 12)	   <
CYCLE: 4780 -> 4791					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=173			   <
(0, 0) tag=131070:valid=1:dirty=0:age=12		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=28			   <
(1, 1) tag=262140:valid=1:dirty=0:age=47		   <
(1, 1) tag=131074:valid=1:dirty=0:age=54		   <
(1, 1) tag=234886:valid=1:dirty=0:age=53		   <
(1, 1) tag=243103:valid=1:dirty=0:age=52		   <
(2, 2) tag=262142:valid=1:dirty=0:age=51		   <
(2, 2) tag=179627:valid=1:dirty=0:age=50		   <
(2, 2) tag=246179:valid=1:dirty=0:age=49		   <
(2, 2) tag=131331:valid=1:dirty=0:age=44		   <
(3, 3) tag=131069:valid=1:dirty=0:age=24		   <
(3, 3) tag=131332:valid=1:dirty=0:age=26		   <
(3, 3) tag=262139:valid=1:dirty=0:age=40		   <
(3, 3) tag=129:valid=1:dirty=0:age=8			   <
(4, 4) tag=147457:valid=1:dirty=0:age=16		   <
(4, 4) tag=32768:valid=1:dirty=0:age=6			   <
(4, 4) tag=148487:valid=1:dirty=0:age=13		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4792] BRANCH: (Seq:      359)(Addr: 2145472)(   <
IL1Cache->access(MemRead, addr: 2145456, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145456, latency: 12)	   <
CYCLE: 4792 -> 4803					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=174			   <
(0, 0) tag=131070:valid=1:dirty=0:age=13		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=28			   <
(1, 1) tag=262140:valid=1:dirty=0:age=47		   <
(1, 1) tag=131074:valid=1:dirty=0:age=54		   <
(1, 1) tag=234886:valid=1:dirty=0:age=53		   <
(1, 1) tag=243103:valid=1:dirty=0:age=52		   <
(2, 2) tag=262142:valid=1:dirty=0:age=51		   <
(2, 2) tag=179627:valid=1:dirty=0:age=50		   <
(2, 2) tag=246179:valid=1:dirty=0:age=49		   <
(2, 2) tag=131331:valid=1:dirty=0:age=44		   <
(3, 3) tag=131069:valid=1:dirty=0:age=24		   <
(3, 3) tag=131332:valid=1:dirty=0:age=26		   <
(3, 3) tag=262139:valid=1:dirty=0:age=40		   <
(3, 3) tag=129:valid=1:dirty=0:age=8			   <
(4, 4) tag=147457:valid=1:dirty=0:age=16		   <
(4, 4) tag=32768:valid=1:dirty=0:age=6			   <
(4, 4) tag=148487:valid=1:dirty=0:age=13		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4804] BRANCH: (Seq:      360)(Addr: 2145480)(   <
IL1Cache->access(MemRead, addr: 2145460, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145460, latency: 12)	   <
CYCLE: 4804 -> 4815					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=175			   <
(0, 0) tag=131070:valid=1:dirty=0:age=14		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=28			   <
(1, 1) tag=262140:valid=1:dirty=0:age=47		   <
(1, 1) tag=131074:valid=1:dirty=0:age=54		   <
(1, 1) tag=234886:valid=1:dirty=0:age=53		   <
(1, 1) tag=243103:valid=1:dirty=0:age=52		   <
(2, 2) tag=262142:valid=1:dirty=0:age=51		   <
(2, 2) tag=179627:valid=1:dirty=0:age=50		   <
(2, 2) tag=246179:valid=1:dirty=0:age=49		   <
(2, 2) tag=131331:valid=1:dirty=0:age=44		   <
(3, 3) tag=131069:valid=1:dirty=0:age=24		   <
(3, 3) tag=131332:valid=1:dirty=0:age=26		   <
(3, 3) tag=262139:valid=1:dirty=0:age=40		   <
(3, 3) tag=129:valid=1:dirty=0:age=8			   <
(4, 4) tag=147457:valid=1:dirty=0:age=16		   <
(4, 4) tag=32768:valid=1:dirty=0:age=6			   <
(4, 4) tag=148487:valid=1:dirty=0:age=13		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4816] RTYPE: (Seq:      361)(Addr: 0)(PC: 214   <
IL1Cache->access(MemRead, addr: 2145480, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145480, latency: 12)	   <
CYCLE: 4816 -> 4827					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=176			   <
(0, 0) tag=131070:valid=1:dirty=0:age=15		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=28			   <
(1, 1) tag=262140:valid=1:dirty=0:age=47		   <
(1, 1) tag=131074:valid=1:dirty=0:age=54		   <
(1, 1) tag=234886:valid=1:dirty=0:age=53		   <
(1, 1) tag=243103:valid=1:dirty=0:age=52		   <
(2, 2) tag=262142:valid=1:dirty=0:age=51		   <
(2, 2) tag=179627:valid=1:dirty=0:age=50		   <
(2, 2) tag=246179:valid=1:dirty=0:age=49		   <
(2, 2) tag=131331:valid=1:dirty=0:age=44		   <
(3, 3) tag=131069:valid=1:dirty=0:age=24		   <
(3, 3) tag=131332:valid=1:dirty=0:age=26		   <
(3, 3) tag=262139:valid=1:dirty=0:age=40		   <
(3, 3) tag=129:valid=1:dirty=0:age=8			   <
(4, 4) tag=147457:valid=1:dirty=0:age=16		   <
(4, 4) tag=32768:valid=1:dirty=0:age=6			   <
(4, 4) tag=148487:valid=1:dirty=0:age=13		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4828] RTYPE: (Seq:      362)(Addr: 0)(PC: 214   <
IL1Cache->access(MemRead, addr: 2145484, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145484, latency: 12)	   <
CYCLE: 4828 -> 4839					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=177			   <
(0, 0) tag=131070:valid=1:dirty=0:age=16		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=28			   <
(1, 1) tag=262140:valid=1:dirty=0:age=47		   <
(1, 1) tag=131074:valid=1:dirty=0:age=54		   <
(1, 1) tag=234886:valid=1:dirty=0:age=53		   <
(1, 1) tag=243103:valid=1:dirty=0:age=52		   <
(2, 2) tag=262142:valid=1:dirty=0:age=51		   <
(2, 2) tag=179627:valid=1:dirty=0:age=50		   <
(2, 2) tag=246179:valid=1:dirty=0:age=49		   <
(2, 2) tag=131331:valid=1:dirty=0:age=44		   <
(3, 3) tag=131069:valid=1:dirty=0:age=24		   <
(3, 3) tag=131332:valid=1:dirty=0:age=26		   <
(3, 3) tag=262139:valid=1:dirty=0:age=40		   <
(3, 3) tag=129:valid=1:dirty=0:age=8			   <
(4, 4) tag=147457:valid=1:dirty=0:age=16		   <
(4, 4) tag=32768:valid=1:dirty=0:age=6			   <
(4, 4) tag=148487:valid=1:dirty=0:age=13		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4840] ITYPE: (Seq:      363)(Addr: 255)(PC: 2   <
IL1Cache->access(MemRead, addr: 2145488, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145488, latency: 12)	   <
CYCLE: 4840 -> 4851					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=178			   <
(0, 0) tag=131070:valid=1:dirty=0:age=17		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=28			   <
(1, 1) tag=262140:valid=1:dirty=0:age=47		   <
(1, 1) tag=131074:valid=1:dirty=0:age=54		   <
(1, 1) tag=234886:valid=1:dirty=0:age=53		   <
(1, 1) tag=243103:valid=1:dirty=0:age=52		   <
(2, 2) tag=262142:valid=1:dirty=0:age=51		   <
(2, 2) tag=179627:valid=1:dirty=0:age=50		   <
(2, 2) tag=246179:valid=1:dirty=0:age=49		   <
(2, 2) tag=131331:valid=1:dirty=0:age=44		   <
(3, 3) tag=131069:valid=1:dirty=0:age=24		   <
(3, 3) tag=131332:valid=1:dirty=0:age=26		   <
(3, 3) tag=262139:valid=1:dirty=0:age=40		   <
(3, 3) tag=129:valid=1:dirty=0:age=8			   <
(4, 4) tag=147457:valid=1:dirty=0:age=16		   <
(4, 4) tag=32768:valid=1:dirty=0:age=6			   <
(4, 4) tag=148487:valid=1:dirty=0:age=13		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4852] RTYPE: (Seq:      364)(Addr: 0)(PC: 214   <
IL1Cache->access(MemRead, addr: 2145492, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145492, latency: 12)	   <
CYCLE: 4852 -> 4863					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=179			   <
(0, 0) tag=131070:valid=1:dirty=0:age=18		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=28			   <
(1, 1) tag=262140:valid=1:dirty=0:age=47		   <
(1, 1) tag=131074:valid=1:dirty=0:age=54		   <
(1, 1) tag=234886:valid=1:dirty=0:age=53		   <
(1, 1) tag=243103:valid=1:dirty=0:age=52		   <
(2, 2) tag=262142:valid=1:dirty=0:age=51		   <
(2, 2) tag=179627:valid=1:dirty=0:age=50		   <
(2, 2) tag=246179:valid=1:dirty=0:age=49		   <
(2, 2) tag=131331:valid=1:dirty=0:age=44		   <
(3, 3) tag=131069:valid=1:dirty=0:age=24		   <
(3, 3) tag=131332:valid=1:dirty=0:age=26		   <
(3, 3) tag=262139:valid=1:dirty=0:age=40		   <
(3, 3) tag=129:valid=1:dirty=0:age=8			   <
(4, 4) tag=147457:valid=1:dirty=0:age=16		   <
(4, 4) tag=32768:valid=1:dirty=0:age=6			   <
(4, 4) tag=148487:valid=1:dirty=0:age=13		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4864] ITYPE: (Seq:      365)(Addr: 1)(PC: 214   <
IL1Cache->access(MemRead, addr: 2145496, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145496, latency: 12)	   <
CYCLE: 4864 -> 4875					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=180			   <
(0, 0) tag=131070:valid=1:dirty=0:age=19		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=28			   <
(1, 1) tag=262140:valid=1:dirty=0:age=47		   <
(1, 1) tag=131074:valid=1:dirty=0:age=54		   <
(1, 1) tag=234886:valid=1:dirty=0:age=53		   <
(1, 1) tag=243103:valid=1:dirty=0:age=52		   <
(2, 2) tag=262142:valid=1:dirty=0:age=51		   <
(2, 2) tag=179627:valid=1:dirty=0:age=50		   <
(2, 2) tag=246179:valid=1:dirty=0:age=49		   <
(2, 2) tag=131331:valid=1:dirty=0:age=44		   <
(3, 3) tag=131069:valid=1:dirty=0:age=24		   <
(3, 3) tag=131332:valid=1:dirty=0:age=26		   <
(3, 3) tag=262139:valid=1:dirty=0:age=40		   <
(3, 3) tag=129:valid=1:dirty=0:age=8			   <
(4, 4) tag=147457:valid=1:dirty=0:age=16		   <
(4, 4) tag=32768:valid=1:dirty=0:age=6			   <
(4, 4) tag=148487:valid=1:dirty=0:age=13		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4876] LOAD: (Seq:      366)(Addr: 2147451116)   <
IL1Cache->access(MemRead, addr: 2145500, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145500, latency: 12)	   <
CYCLE: 4876 -> 4887					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=181			   <
(0, 0) tag=131070:valid=1:dirty=0:age=20		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=28			   <
(1, 1) tag=262140:valid=1:dirty=0:age=47		   <
(1, 1) tag=131074:valid=1:dirty=0:age=54		   <
(1, 1) tag=234886:valid=1:dirty=0:age=53		   <
(1, 1) tag=243103:valid=1:dirty=0:age=52		   <
(2, 2) tag=262142:valid=1:dirty=0:age=51		   <
(2, 2) tag=179627:valid=1:dirty=0:age=50		   <
(2, 2) tag=246179:valid=1:dirty=0:age=49		   <
(2, 2) tag=131331:valid=1:dirty=0:age=44		   <
(3, 3) tag=131069:valid=1:dirty=0:age=24		   <
(3, 3) tag=131332:valid=1:dirty=0:age=26		   <
(3, 3) tag=262139:valid=1:dirty=0:age=40		   <
(3, 3) tag=129:valid=1:dirty=0:age=8			   <
(4, 4) tag=147457:valid=1:dirty=0:age=16		   <
(4, 4) tag=32768:valid=1:dirty=0:age=6			   <
(4, 4) tag=148487:valid=1:dirty=0:age=13		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4888] BRANCH: (Seq:      367)(Addr: 2145388)(   <
IL1Cache->access(MemRead, addr: 2145504, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145504, latency: 12)	   <
CYCLE: 4888 -> 4899					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=182			   <
(0, 0) tag=131070:valid=1:dirty=0:age=21		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=28			   <
(1, 1) tag=262140:valid=1:dirty=0:age=47		   <
(1, 1) tag=131074:valid=1:dirty=0:age=54		   <
(1, 1) tag=234886:valid=1:dirty=0:age=53		   <
(1, 1) tag=243103:valid=1:dirty=0:age=52		   <
(2, 2) tag=262142:valid=1:dirty=0:age=51		   <
(2, 2) tag=179627:valid=1:dirty=0:age=50		   <
(2, 2) tag=246179:valid=1:dirty=0:age=49		   <
(2, 2) tag=131331:valid=1:dirty=0:age=44		   <
(3, 3) tag=131069:valid=1:dirty=0:age=24		   <
(3, 3) tag=131332:valid=1:dirty=0:age=26		   <
(3, 3) tag=262139:valid=1:dirty=0:age=40		   <
(3, 3) tag=129:valid=1:dirty=0:age=8			   <
(4, 4) tag=147457:valid=1:dirty=0:age=16		   <
(4, 4) tag=32768:valid=1:dirty=0:age=6			   <
(4, 4) tag=148487:valid=1:dirty=0:age=13		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4900] BRANCH: (Seq:      368)(Addr: 2145596)(   <
IL1Cache->access(MemRead, addr: 2145508, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145508, latency: 12)	   <
CYCLE: 4900 -> 4911					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=183			   <
(0, 0) tag=131070:valid=1:dirty=0:age=22		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=28			   <
(1, 1) tag=262140:valid=1:dirty=0:age=47		   <
(1, 1) tag=131074:valid=1:dirty=0:age=54		   <
(1, 1) tag=234886:valid=1:dirty=0:age=53		   <
(1, 1) tag=243103:valid=1:dirty=0:age=52		   <
(2, 2) tag=262142:valid=1:dirty=0:age=51		   <
(2, 2) tag=179627:valid=1:dirty=0:age=50		   <
(2, 2) tag=246179:valid=1:dirty=0:age=49		   <
(2, 2) tag=131331:valid=1:dirty=0:age=44		   <
(3, 3) tag=131069:valid=1:dirty=0:age=24		   <
(3, 3) tag=131332:valid=1:dirty=0:age=26		   <
(3, 3) tag=262139:valid=1:dirty=0:age=40		   <
(3, 3) tag=129:valid=1:dirty=0:age=8			   <
(4, 4) tag=147457:valid=1:dirty=0:age=16		   <
(4, 4) tag=32768:valid=1:dirty=0:age=6			   <
(4, 4) tag=148487:valid=1:dirty=0:age=13		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 4912] LOAD: (Seq:      366)(Addr: 2147451116   <
DL1Cache->access(MemRead, addr: 2147451116, latency: 2)	   <
L2Cache->access(MemRead, addr: 2147451116, latency: 12)	   <
CYCLE: 4912 -> 4923					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=184			   <
(0, 0) tag=131070:valid=1:dirty=0:age=0			   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=28			   <
(1, 1) tag=262140:valid=1:dirty=0:age=47		   <
(1, 1) tag=131074:valid=1:dirty=0:age=54		   <
(1, 1) tag=234886:valid=1:dirty=0:age=53		   <
(1, 1) tag=243103:valid=1:dirty=0:age=52		   <
(2, 2) tag=262142:valid=1:dirty=0:age=51		   <
(2, 2) tag=179627:valid=1:dirty=0:age=50		   <
(2, 2) tag=246179:valid=1:dirty=0:age=49		   <
(2, 2) tag=131331:valid=1:dirty=0:age=44		   <
(3, 3) tag=131069:valid=1:dirty=0:age=24		   <
(3, 3) tag=131332:valid=1:dirty=0:age=26		   <
(3, 3) tag=262139:valid=1:dirty=0:age=40		   <
(3, 3) tag=129:valid=1:dirty=0:age=8			   <
(4, 4) tag=147457:valid=1:dirty=0:age=16		   <
(4, 4) tag=32768:valid=1:dirty=0:age=6			   <
(4, 4) tag=148487:valid=1:dirty=0:age=13		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4923] BRANCH: (Seq:      369)(Addr: 2145520)(   <
IL1Cache->access(MemRead, addr: 2145512, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145512, latency: 12)	   <
CYCLE: 4923 -> 4934					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=185			   <
(0, 0) tag=131070:valid=1:dirty=0:age=1			   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=28			   <
(1, 1) tag=262140:valid=1:dirty=0:age=47		   <
(1, 1) tag=131074:valid=1:dirty=0:age=54		   <
(1, 1) tag=234886:valid=1:dirty=0:age=53		   <
(1, 1) tag=243103:valid=1:dirty=0:age=52		   <
(2, 2) tag=262142:valid=1:dirty=0:age=51		   <
(2, 2) tag=179627:valid=1:dirty=0:age=50		   <
(2, 2) tag=246179:valid=1:dirty=0:age=49		   <
(2, 2) tag=131331:valid=1:dirty=0:age=44		   <
(3, 3) tag=131069:valid=1:dirty=0:age=24		   <
(3, 3) tag=131332:valid=1:dirty=0:age=26		   <
(3, 3) tag=262139:valid=1:dirty=0:age=40		   <
(3, 3) tag=129:valid=1:dirty=0:age=8			   <
(4, 4) tag=147457:valid=1:dirty=0:age=16		   <
(4, 4) tag=32768:valid=1:dirty=0:age=6			   <
(4, 4) tag=148487:valid=1:dirty=0:age=13		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4935] BRANCH: (Seq:      370)(Addr: 2145540)(   <
IL1Cache->access(MemRead, addr: 2145520, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145520, latency: 12)	   <
CYCLE: 4935 -> 4946					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=186			   <
(0, 0) tag=131070:valid=1:dirty=0:age=2			   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=28			   <
(1, 1) tag=262140:valid=1:dirty=0:age=47		   <
(1, 1) tag=131074:valid=1:dirty=0:age=54		   <
(1, 1) tag=234886:valid=1:dirty=0:age=53		   <
(1, 1) tag=243103:valid=1:dirty=0:age=52		   <
(2, 2) tag=262142:valid=1:dirty=0:age=51		   <
(2, 2) tag=179627:valid=1:dirty=0:age=50		   <
(2, 2) tag=246179:valid=1:dirty=0:age=49		   <
(2, 2) tag=131331:valid=1:dirty=0:age=44		   <
(3, 3) tag=131069:valid=1:dirty=0:age=24		   <
(3, 3) tag=131332:valid=1:dirty=0:age=26		   <
(3, 3) tag=262139:valid=1:dirty=0:age=40		   <
(3, 3) tag=129:valid=1:dirty=0:age=8			   <
(4, 4) tag=147457:valid=1:dirty=0:age=16		   <
(4, 4) tag=32768:valid=1:dirty=0:age=6			   <
(4, 4) tag=148487:valid=1:dirty=0:age=13		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4947] BRANCH: (Seq:      371)(Addr: 2145548)(   <
IL1Cache->access(MemRead, addr: 2145540, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145540, latency: 12)	   <
CYCLE: 4947 -> 4958					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=187			   <
(0, 0) tag=131070:valid=1:dirty=0:age=3			   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=28			   <
(1, 1) tag=262140:valid=1:dirty=0:age=47		   <
(1, 1) tag=131074:valid=1:dirty=0:age=54		   <
(1, 1) tag=234886:valid=1:dirty=0:age=53		   <
(1, 1) tag=243103:valid=1:dirty=0:age=52		   <
(2, 2) tag=262142:valid=1:dirty=0:age=51		   <
(2, 2) tag=179627:valid=1:dirty=0:age=50		   <
(2, 2) tag=246179:valid=1:dirty=0:age=49		   <
(2, 2) tag=131331:valid=1:dirty=0:age=44		   <
(3, 3) tag=131069:valid=1:dirty=0:age=24		   <
(3, 3) tag=131332:valid=1:dirty=0:age=26		   <
(3, 3) tag=262139:valid=1:dirty=0:age=40		   <
(3, 3) tag=129:valid=1:dirty=0:age=8			   <
(4, 4) tag=147457:valid=1:dirty=0:age=16		   <
(4, 4) tag=32768:valid=1:dirty=0:age=6			   <
(4, 4) tag=148487:valid=1:dirty=0:age=13		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4959] BRANCH: (Seq:      372)(Addr: 2145580)(   <
IL1Cache->access(MemRead, addr: 2145548, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145548, latency: 12)	   <
CYCLE: 4959 -> 4970					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=188			   <
(0, 0) tag=131070:valid=1:dirty=0:age=4			   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=28			   <
(1, 1) tag=262140:valid=1:dirty=0:age=47		   <
(1, 1) tag=131074:valid=1:dirty=0:age=54		   <
(1, 1) tag=234886:valid=1:dirty=0:age=53		   <
(1, 1) tag=243103:valid=1:dirty=0:age=52		   <
(2, 2) tag=262142:valid=1:dirty=0:age=51		   <
(2, 2) tag=179627:valid=1:dirty=0:age=50		   <
(2, 2) tag=246179:valid=1:dirty=0:age=49		   <
(2, 2) tag=131331:valid=1:dirty=0:age=44		   <
(3, 3) tag=131069:valid=1:dirty=0:age=24		   <
(3, 3) tag=131332:valid=1:dirty=0:age=26		   <
(3, 3) tag=262139:valid=1:dirty=0:age=40		   <
(3, 3) tag=129:valid=1:dirty=0:age=8			   <
(4, 4) tag=147457:valid=1:dirty=0:age=16		   <
(4, 4) tag=32768:valid=1:dirty=0:age=6			   <
(4, 4) tag=148487:valid=1:dirty=0:age=13		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4971] RTYPE: (Seq:      373)(Addr: 0)(PC: 214   <
IL1Cache->access(MemRead, addr: 2145580, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145580, latency: 12)	   <
CYCLE: 4971 -> 4982					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=189			   <
(0, 0) tag=131070:valid=1:dirty=0:age=5			   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=28			   <
(1, 1) tag=262140:valid=1:dirty=0:age=47		   <
(1, 1) tag=131074:valid=1:dirty=0:age=54		   <
(1, 1) tag=234886:valid=1:dirty=0:age=53		   <
(1, 1) tag=243103:valid=1:dirty=0:age=52		   <
(2, 2) tag=262142:valid=1:dirty=0:age=51		   <
(2, 2) tag=179627:valid=1:dirty=0:age=50		   <
(2, 2) tag=246179:valid=1:dirty=0:age=49		   <
(2, 2) tag=131331:valid=1:dirty=0:age=44		   <
(3, 3) tag=131069:valid=1:dirty=0:age=24		   <
(3, 3) tag=131332:valid=1:dirty=0:age=26		   <
(3, 3) tag=262139:valid=1:dirty=0:age=40		   <
(3, 3) tag=129:valid=1:dirty=0:age=8			   <
(4, 4) tag=147457:valid=1:dirty=0:age=16		   <
(4, 4) tag=32768:valid=1:dirty=0:age=6			   <
(4, 4) tag=148487:valid=1:dirty=0:age=13		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4983] BRANCH: (Seq:      374)(Addr: 2145608)(   <
IL1Cache->access(MemRead, addr: 2145584, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145584, latency: 12)	   <
CYCLE: 4983 -> 4994					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=190			   <
(0, 0) tag=131070:valid=1:dirty=0:age=6			   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=28			   <
(1, 1) tag=262140:valid=1:dirty=0:age=47		   <
(1, 1) tag=131074:valid=1:dirty=0:age=54		   <
(1, 1) tag=234886:valid=1:dirty=0:age=53		   <
(1, 1) tag=243103:valid=1:dirty=0:age=52		   <
(2, 2) tag=262142:valid=1:dirty=0:age=51		   <
(2, 2) tag=179627:valid=1:dirty=0:age=50		   <
(2, 2) tag=246179:valid=1:dirty=0:age=49		   <
(2, 2) tag=131331:valid=1:dirty=0:age=44		   <
(3, 3) tag=131069:valid=1:dirty=0:age=24		   <
(3, 3) tag=131332:valid=1:dirty=0:age=26		   <
(3, 3) tag=262139:valid=1:dirty=0:age=40		   <
(3, 3) tag=129:valid=1:dirty=0:age=8			   <
(4, 4) tag=147457:valid=1:dirty=0:age=16		   <
(4, 4) tag=32768:valid=1:dirty=0:age=6			   <
(4, 4) tag=148487:valid=1:dirty=0:age=13		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 4995] JRTYPE: (Seq:      375)(Addr: 2118436)(   <
IL1Cache->access(MemRead, addr: 2145608, latency: 2)	   <
L2Cache->access(MemRead, addr: 2145608, latency: 12)	   <
CYCLE: 4995 -> 5006					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=191			   <
(0, 0) tag=131070:valid=1:dirty=0:age=7			   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=28			   <
(1, 1) tag=262140:valid=1:dirty=0:age=47		   <
(1, 1) tag=131074:valid=1:dirty=0:age=54		   <
(1, 1) tag=234886:valid=1:dirty=0:age=53		   <
(1, 1) tag=243103:valid=1:dirty=0:age=52		   <
(2, 2) tag=262142:valid=1:dirty=0:age=51		   <
(2, 2) tag=179627:valid=1:dirty=0:age=50		   <
(2, 2) tag=246179:valid=1:dirty=0:age=49		   <
(2, 2) tag=131331:valid=1:dirty=0:age=44		   <
(3, 3) tag=131069:valid=1:dirty=0:age=24		   <
(3, 3) tag=131332:valid=1:dirty=0:age=26		   <
(3, 3) tag=262139:valid=1:dirty=0:age=40		   <
(3, 3) tag=129:valid=1:dirty=0:age=8			   <
(4, 4) tag=147457:valid=1:dirty=0:age=16		   <
(4, 4) tag=32768:valid=1:dirty=0:age=6			   <
(4, 4) tag=148487:valid=1:dirty=0:age=13		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5007] RTYPE: (Seq:      376)(Addr: 0)(PC: 211   <
IL1Cache->access(MemRead, addr: 2118436, latency: 2)	   <
L2Cache->access(MemRead, addr: 2118436, latency: 12)	   <
CYCLE: 5007 -> 5018					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=192			   <
(0, 0) tag=131070:valid=1:dirty=0:age=8			   <
(0, 0) tag=130:valid=1:dirty=0:age=1			   <
(0, 0) tag=131:valid=1:dirty=0:age=29			   <
(1, 1) tag=262140:valid=1:dirty=0:age=48		   <
(1, 1) tag=131074:valid=1:dirty=0:age=55		   <
(1, 1) tag=234886:valid=1:dirty=0:age=54		   <
(1, 1) tag=243103:valid=1:dirty=0:age=53		   <
(2, 2) tag=262142:valid=1:dirty=0:age=52		   <
(2, 2) tag=179627:valid=1:dirty=0:age=51		   <
(2, 2) tag=246179:valid=1:dirty=0:age=50		   <
(2, 2) tag=131331:valid=1:dirty=0:age=45		   <
(3, 3) tag=131069:valid=1:dirty=0:age=25		   <
(3, 3) tag=131332:valid=1:dirty=0:age=27		   <
(3, 3) tag=262139:valid=1:dirty=0:age=41		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=16		   <
(4, 4) tag=32768:valid=1:dirty=0:age=6			   <
(4, 4) tag=148487:valid=1:dirty=0:age=13		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5019] ITYPE: (Seq:      377)(Addr: 4)(PC: 211   <
IL1Cache->access(MemRead, addr: 2118440, latency: 2)	   <
L2Cache->access(MemRead, addr: 2118440, latency: 12)	   <
CYCLE: 5019 -> 5030					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=193			   <
(0, 0) tag=131070:valid=1:dirty=0:age=9			   <
(0, 0) tag=130:valid=1:dirty=0:age=2			   <
(0, 0) tag=131:valid=1:dirty=0:age=30			   <
(1, 1) tag=262140:valid=1:dirty=0:age=49		   <
(1, 1) tag=131074:valid=1:dirty=0:age=56		   <
(1, 1) tag=234886:valid=1:dirty=0:age=55		   <
(1, 1) tag=243103:valid=1:dirty=0:age=54		   <
(2, 2) tag=262142:valid=1:dirty=0:age=53		   <
(2, 2) tag=179627:valid=1:dirty=0:age=52		   <
(2, 2) tag=246179:valid=1:dirty=0:age=51		   <
(2, 2) tag=131331:valid=1:dirty=0:age=46		   <
(3, 3) tag=131069:valid=1:dirty=0:age=26		   <
(3, 3) tag=131332:valid=1:dirty=0:age=28		   <
(3, 3) tag=262139:valid=1:dirty=0:age=42		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=16		   <
(4, 4) tag=32768:valid=1:dirty=0:age=6			   <
(4, 4) tag=148487:valid=1:dirty=0:age=13		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5031] BRANCH: (Seq:      378)(Addr: 2118468)(   <
IL1Cache->access(MemRead, addr: 2118444, latency: 2)	   <
L2Cache->access(MemRead, addr: 2118444, latency: 12)	   <
CYCLE: 5031 -> 5042					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=194			   <
(0, 0) tag=131070:valid=1:dirty=0:age=10		   <
(0, 0) tag=130:valid=1:dirty=0:age=3			   <
(0, 0) tag=131:valid=1:dirty=0:age=31			   <
(1, 1) tag=262140:valid=1:dirty=0:age=50		   <
(1, 1) tag=131074:valid=1:dirty=0:age=57		   <
(1, 1) tag=234886:valid=1:dirty=0:age=56		   <
(1, 1) tag=243103:valid=1:dirty=0:age=55		   <
(2, 2) tag=262142:valid=1:dirty=0:age=54		   <
(2, 2) tag=179627:valid=1:dirty=0:age=53		   <
(2, 2) tag=246179:valid=1:dirty=0:age=52		   <
(2, 2) tag=131331:valid=1:dirty=0:age=47		   <
(3, 3) tag=131069:valid=1:dirty=0:age=27		   <
(3, 3) tag=131332:valid=1:dirty=0:age=29		   <
(3, 3) tag=262139:valid=1:dirty=0:age=43		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=16		   <
(4, 4) tag=32768:valid=1:dirty=0:age=6			   <
(4, 4) tag=148487:valid=1:dirty=0:age=13		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5043] RTYPE: (Seq:      379)(Addr: 0)(PC: 211   <
IL1Cache->access(MemRead, addr: 2118468, latency: 2)	   <
L2Cache->access(MemRead, addr: 2118468, latency: 12)	   <
CYCLE: 5043 -> 5054					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=195			   <
(0, 0) tag=131070:valid=1:dirty=0:age=11		   <
(0, 0) tag=130:valid=1:dirty=0:age=4			   <
(0, 0) tag=131:valid=1:dirty=0:age=32			   <
(1, 1) tag=262140:valid=1:dirty=0:age=51		   <
(1, 1) tag=131074:valid=1:dirty=0:age=58		   <
(1, 1) tag=234886:valid=1:dirty=0:age=57		   <
(1, 1) tag=243103:valid=1:dirty=0:age=56		   <
(2, 2) tag=262142:valid=1:dirty=0:age=55		   <
(2, 2) tag=179627:valid=1:dirty=0:age=54		   <
(2, 2) tag=246179:valid=1:dirty=0:age=53		   <
(2, 2) tag=131331:valid=1:dirty=0:age=48		   <
(3, 3) tag=131069:valid=1:dirty=0:age=28		   <
(3, 3) tag=131332:valid=1:dirty=0:age=30		   <
(3, 3) tag=262139:valid=1:dirty=0:age=44		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=16		   <
(4, 4) tag=32768:valid=1:dirty=0:age=6			   <
(4, 4) tag=148487:valid=1:dirty=0:age=13		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5055] ITYPE: (Seq:      380)(Addr: 20)(PC: 21   <
IL1Cache->access(MemRead, addr: 2118472, latency: 2)	   <
L2Cache->access(MemRead, addr: 2118472, latency: 12)	   <
CYCLE: 5055 -> 5066					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=196			   <
(0, 0) tag=131070:valid=1:dirty=0:age=12		   <
(0, 0) tag=130:valid=1:dirty=0:age=5			   <
(0, 0) tag=131:valid=1:dirty=0:age=33			   <
(1, 1) tag=262140:valid=1:dirty=0:age=52		   <
(1, 1) tag=131074:valid=1:dirty=0:age=59		   <
(1, 1) tag=234886:valid=1:dirty=0:age=58		   <
(1, 1) tag=243103:valid=1:dirty=0:age=57		   <
(2, 2) tag=262142:valid=1:dirty=0:age=56		   <
(2, 2) tag=179627:valid=1:dirty=0:age=55		   <
(2, 2) tag=246179:valid=1:dirty=0:age=54		   <
(2, 2) tag=131331:valid=1:dirty=0:age=49		   <
(3, 3) tag=131069:valid=1:dirty=0:age=29		   <
(3, 3) tag=131332:valid=1:dirty=0:age=31		   <
(3, 3) tag=262139:valid=1:dirty=0:age=45		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=16		   <
(4, 4) tag=32768:valid=1:dirty=0:age=6			   <
(4, 4) tag=148487:valid=1:dirty=0:age=13		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5067] ITYPE: (Seq:      381)(Addr: 20)(PC: 21   <
IL1Cache->access(MemRead, addr: 2118476, latency: 2)	   <
L2Cache->access(MemRead, addr: 2118476, latency: 12)	   <
CYCLE: 5067 -> 5078					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=197			   <
(0, 0) tag=131070:valid=1:dirty=0:age=13		   <
(0, 0) tag=130:valid=1:dirty=0:age=6			   <
(0, 0) tag=131:valid=1:dirty=0:age=34			   <
(1, 1) tag=262140:valid=1:dirty=0:age=53		   <
(1, 1) tag=131074:valid=1:dirty=0:age=60		   <
(1, 1) tag=234886:valid=1:dirty=0:age=59		   <
(1, 1) tag=243103:valid=1:dirty=0:age=58		   <
(2, 2) tag=262142:valid=1:dirty=0:age=57		   <
(2, 2) tag=179627:valid=1:dirty=0:age=56		   <
(2, 2) tag=246179:valid=1:dirty=0:age=55		   <
(2, 2) tag=131331:valid=1:dirty=0:age=50		   <
(3, 3) tag=131069:valid=1:dirty=0:age=30		   <
(3, 3) tag=131332:valid=1:dirty=0:age=32		   <
(3, 3) tag=262139:valid=1:dirty=0:age=46		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=16		   <
(4, 4) tag=32768:valid=1:dirty=0:age=6			   <
(4, 4) tag=148487:valid=1:dirty=0:age=13		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5079] ITYPE: (Seq:      382)(Addr: 4101)(PC:    <
IL1Cache->access(MemRead, addr: 2118480, latency: 2)	   <
L2Cache->access(MemRead, addr: 2118480, latency: 12)	   <
CYCLE: 5079 -> 5090					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=198			   <
(0, 0) tag=131070:valid=1:dirty=0:age=14		   <
(0, 0) tag=130:valid=1:dirty=0:age=7			   <
(0, 0) tag=131:valid=1:dirty=0:age=35			   <
(1, 1) tag=262140:valid=1:dirty=0:age=54		   <
(1, 1) tag=131074:valid=1:dirty=0:age=61		   <
(1, 1) tag=234886:valid=1:dirty=0:age=60		   <
(1, 1) tag=243103:valid=1:dirty=0:age=59		   <
(2, 2) tag=262142:valid=1:dirty=0:age=58		   <
(2, 2) tag=179627:valid=1:dirty=0:age=57		   <
(2, 2) tag=246179:valid=1:dirty=0:age=56		   <
(2, 2) tag=131331:valid=1:dirty=0:age=51		   <
(3, 3) tag=131069:valid=1:dirty=0:age=31		   <
(3, 3) tag=131332:valid=1:dirty=0:age=33		   <
(3, 3) tag=262139:valid=1:dirty=0:age=47		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=16		   <
(4, 4) tag=32768:valid=1:dirty=0:age=6			   <
(4, 4) tag=148487:valid=1:dirty=0:age=13		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5091] STORE: (Seq:      383)(Addr: 268785296)   <
IL1Cache->access(MemRead, addr: 2118484, latency: 2)	   <
L2Cache->access(MemRead, addr: 2118484, latency: 12)	   <
CYCLE: 5091 -> 5102					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=199			   <
(0, 0) tag=131070:valid=1:dirty=0:age=15		   <
(0, 0) tag=130:valid=1:dirty=0:age=8			   <
(0, 0) tag=131:valid=1:dirty=0:age=36			   <
(1, 1) tag=262140:valid=1:dirty=0:age=55		   <
(1, 1) tag=131074:valid=1:dirty=0:age=62		   <
(1, 1) tag=234886:valid=1:dirty=0:age=61		   <
(1, 1) tag=243103:valid=1:dirty=0:age=60		   <
(2, 2) tag=262142:valid=1:dirty=0:age=59		   <
(2, 2) tag=179627:valid=1:dirty=0:age=58		   <
(2, 2) tag=246179:valid=1:dirty=0:age=57		   <
(2, 2) tag=131331:valid=1:dirty=0:age=52		   <
(3, 3) tag=131069:valid=1:dirty=0:age=32		   <
(3, 3) tag=131332:valid=1:dirty=0:age=34		   <
(3, 3) tag=262139:valid=1:dirty=0:age=48		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=16		   <
(4, 4) tag=32768:valid=1:dirty=0:age=6			   <
(4, 4) tag=148487:valid=1:dirty=0:age=13		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5103] ITYPE: (Seq:      384)(Addr: 4101)(PC:    <
IL1Cache->access(MemRead, addr: 2118488, latency: 2)	   <
L2Cache->access(MemRead, addr: 2118488, latency: 12)	   <
CYCLE: 5103 -> 5114					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=200			   <
(0, 0) tag=131070:valid=1:dirty=0:age=16		   <
(0, 0) tag=130:valid=1:dirty=0:age=9			   <
(0, 0) tag=131:valid=1:dirty=0:age=37			   <
(1, 1) tag=262140:valid=1:dirty=0:age=56		   <
(1, 1) tag=131074:valid=1:dirty=0:age=63		   <
(1, 1) tag=234886:valid=1:dirty=0:age=62		   <
(1, 1) tag=243103:valid=1:dirty=0:age=61		   <
(2, 2) tag=262142:valid=1:dirty=0:age=60		   <
(2, 2) tag=179627:valid=1:dirty=0:age=59		   <
(2, 2) tag=246179:valid=1:dirty=0:age=58		   <
(2, 2) tag=131331:valid=1:dirty=0:age=53		   <
(3, 3) tag=131069:valid=1:dirty=0:age=33		   <
(3, 3) tag=131332:valid=1:dirty=0:age=35		   <
(3, 3) tag=262139:valid=1:dirty=0:age=49		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=16		   <
(4, 4) tag=32768:valid=1:dirty=0:age=6			   <
(4, 4) tag=148487:valid=1:dirty=0:age=13		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5115] STORE: (Seq:      385)(Addr: 268785312)   <
IL1Cache->access(MemRead, addr: 2118492, latency: 2)	   <
L2Cache->access(MemRead, addr: 2118492, latency: 12)	   <
CYCLE: 5115 -> 5126					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=201			   <
(0, 0) tag=131070:valid=1:dirty=0:age=17		   <
(0, 0) tag=130:valid=1:dirty=0:age=10			   <
(0, 0) tag=131:valid=1:dirty=0:age=38			   <
(1, 1) tag=262140:valid=1:dirty=0:age=57		   <
(1, 1) tag=131074:valid=1:dirty=0:age=64		   <
(1, 1) tag=234886:valid=1:dirty=0:age=63		   <
(1, 1) tag=243103:valid=1:dirty=0:age=62		   <
(2, 2) tag=262142:valid=1:dirty=0:age=61		   <
(2, 2) tag=179627:valid=1:dirty=0:age=60		   <
(2, 2) tag=246179:valid=1:dirty=0:age=59		   <
(2, 2) tag=131331:valid=1:dirty=0:age=54		   <
(3, 3) tag=131069:valid=1:dirty=0:age=34		   <
(3, 3) tag=131332:valid=1:dirty=0:age=36		   <
(3, 3) tag=262139:valid=1:dirty=0:age=50		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=16		   <
(4, 4) tag=32768:valid=1:dirty=0:age=6			   <
(4, 4) tag=148487:valid=1:dirty=0:age=13		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 5127] STORE: (Seq:      383)(Addr: 268785296   <
DL1Cache->access(MemWrite, addr: 268785296, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268785296, latency: 12)	   <
Memory->access(MemWrite, addr: 268785296, latency: 112)	   <
CYCLE: 5127 -> 5127					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=201			   <
(0, 0) tag=131070:valid=1:dirty=0:age=17		   <
(0, 0) tag=130:valid=1:dirty=0:age=10			   <
(0, 0) tag=131:valid=1:dirty=0:age=38			   <
(1, 1) tag=262140:valid=1:dirty=0:age=57		   <
(1, 1) tag=131074:valid=1:dirty=0:age=64		   <
(1, 1) tag=234886:valid=1:dirty=0:age=63		   <
(1, 1) tag=243103:valid=1:dirty=0:age=62		   <
(2, 2) tag=262142:valid=1:dirty=0:age=61		   <
(2, 2) tag=179627:valid=1:dirty=0:age=60		   <
(2, 2) tag=246179:valid=1:dirty=0:age=59		   <
(2, 2) tag=131331:valid=1:dirty=0:age=54		   <
(3, 3) tag=131069:valid=1:dirty=0:age=34		   <
(3, 3) tag=131332:valid=1:dirty=0:age=36		   <
(3, 3) tag=262139:valid=1:dirty=0:age=50		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=16		   <
(4, 4) tag=32768:valid=1:dirty=0:age=6			   <
(4, 4) tag=148487:valid=1:dirty=0:age=13		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5127] ITYPE: (Seq:      386)(Addr: 4101)(PC:    <
IL1Cache->access(MemRead, addr: 2118496, latency: 2)	   <
L2Cache->access(MemRead, addr: 2118496, latency: 12)	   <
CYCLE: 5127 -> 5138					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=202			   <
(0, 0) tag=131070:valid=1:dirty=0:age=18		   <
(0, 0) tag=130:valid=1:dirty=0:age=11			   <
(0, 0) tag=131:valid=1:dirty=0:age=39			   <
(1, 1) tag=262140:valid=1:dirty=0:age=58		   <
(1, 1) tag=131074:valid=1:dirty=0:age=65		   <
(1, 1) tag=234886:valid=1:dirty=0:age=64		   <
(1, 1) tag=243103:valid=1:dirty=0:age=63		   <
(2, 2) tag=262142:valid=1:dirty=0:age=62		   <
(2, 2) tag=179627:valid=1:dirty=0:age=61		   <
(2, 2) tag=246179:valid=1:dirty=0:age=60		   <
(2, 2) tag=131331:valid=1:dirty=0:age=55		   <
(3, 3) tag=131069:valid=1:dirty=0:age=35		   <
(3, 3) tag=131332:valid=1:dirty=0:age=37		   <
(3, 3) tag=262139:valid=1:dirty=0:age=51		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=16		   <
(4, 4) tag=32768:valid=1:dirty=0:age=6			   <
(4, 4) tag=148487:valid=1:dirty=0:age=13		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5139] STORE: (Seq:      387)(Addr: 268785328)   <
IL1Cache->access(MemRead, addr: 2118500, latency: 2)	   <
L2Cache->access(MemRead, addr: 2118500, latency: 12)	   <
CYCLE: 5139 -> 5150					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=203			   <
(0, 0) tag=131070:valid=1:dirty=0:age=19		   <
(0, 0) tag=130:valid=1:dirty=0:age=12			   <
(0, 0) tag=131:valid=1:dirty=0:age=40			   <
(1, 1) tag=262140:valid=1:dirty=0:age=59		   <
(1, 1) tag=131074:valid=1:dirty=0:age=66		   <
(1, 1) tag=234886:valid=1:dirty=0:age=65		   <
(1, 1) tag=243103:valid=1:dirty=0:age=64		   <
(2, 2) tag=262142:valid=1:dirty=0:age=63		   <
(2, 2) tag=179627:valid=1:dirty=0:age=62		   <
(2, 2) tag=246179:valid=1:dirty=0:age=61		   <
(2, 2) tag=131331:valid=1:dirty=0:age=56		   <
(3, 3) tag=131069:valid=1:dirty=0:age=36		   <
(3, 3) tag=131332:valid=1:dirty=0:age=38		   <
(3, 3) tag=262139:valid=1:dirty=0:age=52		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=16		   <
(4, 4) tag=32768:valid=1:dirty=0:age=6			   <
(4, 4) tag=148487:valid=1:dirty=0:age=13		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 5151] STORE: (Seq:      385)(Addr: 268785312   <
DL1Cache->access(MemWrite, addr: 268785312, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268785312, latency: 12)	   <
Memory->access(MemWrite, addr: 268785312, latency: 112)	   <
CYCLE: 5151 -> 5151					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=203			   <
(0, 0) tag=131070:valid=1:dirty=0:age=19		   <
(0, 0) tag=130:valid=1:dirty=0:age=12			   <
(0, 0) tag=131:valid=1:dirty=0:age=40			   <
(1, 1) tag=262140:valid=1:dirty=0:age=59		   <
(1, 1) tag=131074:valid=1:dirty=0:age=66		   <
(1, 1) tag=234886:valid=1:dirty=0:age=65		   <
(1, 1) tag=243103:valid=1:dirty=0:age=64		   <
(2, 2) tag=262142:valid=1:dirty=0:age=63		   <
(2, 2) tag=179627:valid=1:dirty=0:age=62		   <
(2, 2) tag=246179:valid=1:dirty=0:age=61		   <
(2, 2) tag=131331:valid=1:dirty=0:age=56		   <
(3, 3) tag=131069:valid=1:dirty=0:age=36		   <
(3, 3) tag=131332:valid=1:dirty=0:age=38		   <
(3, 3) tag=262139:valid=1:dirty=0:age=52		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=16		   <
(4, 4) tag=32768:valid=1:dirty=0:age=6			   <
(4, 4) tag=148487:valid=1:dirty=0:age=13		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5151] JTYPE: (Seq:      388)(Addr: 2115352)(P   <
IL1Cache->access(MemRead, addr: 2118504, latency: 2)	   <
L2Cache->access(MemRead, addr: 2118504, latency: 12)	   <
CYCLE: 5151 -> 5162					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=204			   <
(0, 0) tag=131070:valid=1:dirty=0:age=20		   <
(0, 0) tag=130:valid=1:dirty=0:age=13			   <
(0, 0) tag=131:valid=1:dirty=0:age=41			   <
(1, 1) tag=262140:valid=1:dirty=0:age=60		   <
(1, 1) tag=131074:valid=1:dirty=0:age=67		   <
(1, 1) tag=234886:valid=1:dirty=0:age=66		   <
(1, 1) tag=243103:valid=1:dirty=0:age=65		   <
(2, 2) tag=262142:valid=1:dirty=0:age=64		   <
(2, 2) tag=179627:valid=1:dirty=0:age=63		   <
(2, 2) tag=246179:valid=1:dirty=0:age=62		   <
(2, 2) tag=131331:valid=1:dirty=0:age=57		   <
(3, 3) tag=131069:valid=1:dirty=0:age=37		   <
(3, 3) tag=131332:valid=1:dirty=0:age=39		   <
(3, 3) tag=262139:valid=1:dirty=0:age=53		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=16		   <
(4, 4) tag=32768:valid=1:dirty=0:age=6			   <
(4, 4) tag=148487:valid=1:dirty=0:age=13		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5163] LOAD: (Seq:      389)(Addr: 331399168)(   <
IL1Cache->access(MemRead, addr: 2115352, latency: 2)	   <
L2Cache->access(MemRead, addr: 2115352, latency: 12)	   <
CYCLE: 5163 -> 5174					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=205			   <
(0, 0) tag=131070:valid=1:dirty=0:age=21		   <
(0, 0) tag=130:valid=1:dirty=0:age=14			   <
(0, 0) tag=131:valid=1:dirty=0:age=42			   <
(1, 1) tag=262140:valid=1:dirty=0:age=61		   <
(1, 1) tag=131074:valid=1:dirty=0:age=68		   <
(1, 1) tag=234886:valid=1:dirty=0:age=67		   <
(1, 1) tag=243103:valid=1:dirty=0:age=66		   <
(2, 2) tag=262142:valid=1:dirty=0:age=65		   <
(2, 2) tag=179627:valid=1:dirty=0:age=64		   <
(2, 2) tag=246179:valid=1:dirty=0:age=63		   <
(2, 2) tag=131331:valid=1:dirty=0:age=58		   <
(3, 3) tag=131069:valid=1:dirty=0:age=38		   <
(3, 3) tag=131332:valid=1:dirty=0:age=40		   <
(3, 3) tag=262139:valid=1:dirty=0:age=54		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=16		   <
(4, 4) tag=32768:valid=1:dirty=0:age=6			   <
(4, 4) tag=148487:valid=1:dirty=0:age=13		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 5175] STORE: (Seq:      387)(Addr: 268785328   <
DL1Cache->access(MemWrite, addr: 268785328, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268785328, latency: 12)	   <
Memory->access(MemWrite, addr: 268785328, latency: 112)	   <
CYCLE: 5175 -> 5175					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=205			   <
(0, 0) tag=131070:valid=1:dirty=0:age=21		   <
(0, 0) tag=130:valid=1:dirty=0:age=14			   <
(0, 0) tag=131:valid=1:dirty=0:age=42			   <
(1, 1) tag=262140:valid=1:dirty=0:age=61		   <
(1, 1) tag=131074:valid=1:dirty=0:age=68		   <
(1, 1) tag=234886:valid=1:dirty=0:age=67		   <
(1, 1) tag=243103:valid=1:dirty=0:age=66		   <
(2, 2) tag=262142:valid=1:dirty=0:age=65		   <
(2, 2) tag=179627:valid=1:dirty=0:age=64		   <
(2, 2) tag=246179:valid=1:dirty=0:age=63		   <
(2, 2) tag=131331:valid=1:dirty=0:age=58		   <
(3, 3) tag=131069:valid=1:dirty=0:age=38		   <
(3, 3) tag=131332:valid=1:dirty=0:age=40		   <
(3, 3) tag=262139:valid=1:dirty=0:age=54		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=16		   <
(4, 4) tag=32768:valid=1:dirty=0:age=6			   <
(4, 4) tag=148487:valid=1:dirty=0:age=13		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5175] ITYPE: (Seq:      390)(Addr: 4294967248   <
IL1Cache->access(MemRead, addr: 2115356, latency: 2)	   <
L2Cache->access(MemRead, addr: 2115356, latency: 12)	   <
CYCLE: 5175 -> 5186					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=206			   <
(0, 0) tag=131070:valid=1:dirty=0:age=22		   <
(0, 0) tag=130:valid=1:dirty=0:age=15			   <
(0, 0) tag=131:valid=1:dirty=0:age=43			   <
(1, 1) tag=262140:valid=1:dirty=0:age=62		   <
(1, 1) tag=131074:valid=1:dirty=0:age=69		   <
(1, 1) tag=234886:valid=1:dirty=0:age=68		   <
(1, 1) tag=243103:valid=1:dirty=0:age=67		   <
(2, 2) tag=262142:valid=1:dirty=0:age=66		   <
(2, 2) tag=179627:valid=1:dirty=0:age=65		   <
(2, 2) tag=246179:valid=1:dirty=0:age=64		   <
(2, 2) tag=131331:valid=1:dirty=0:age=59		   <
(3, 3) tag=131069:valid=1:dirty=0:age=39		   <
(3, 3) tag=131332:valid=1:dirty=0:age=41		   <
(3, 3) tag=262139:valid=1:dirty=0:age=55		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=16		   <
(4, 4) tag=32768:valid=1:dirty=0:age=6			   <
(4, 4) tag=148487:valid=1:dirty=0:age=13		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5187] STORE: (Seq:      391)(Addr: 2147450812   <
IL1Cache->access(MemRead, addr: 2115360, latency: 2)	   <
L2Cache->access(MemRead, addr: 2115360, latency: 12)	   <
CYCLE: 5187 -> 5198					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=207			   <
(0, 0) tag=131070:valid=1:dirty=0:age=23		   <
(0, 0) tag=130:valid=1:dirty=0:age=16			   <
(0, 0) tag=131:valid=1:dirty=0:age=44			   <
(1, 1) tag=262140:valid=1:dirty=0:age=63		   <
(1, 1) tag=131074:valid=1:dirty=0:age=70		   <
(1, 1) tag=234886:valid=1:dirty=0:age=69		   <
(1, 1) tag=243103:valid=1:dirty=0:age=68		   <
(2, 2) tag=262142:valid=1:dirty=0:age=67		   <
(2, 2) tag=179627:valid=1:dirty=0:age=66		   <
(2, 2) tag=246179:valid=1:dirty=0:age=65		   <
(2, 2) tag=131331:valid=1:dirty=0:age=60		   <
(3, 3) tag=131069:valid=1:dirty=0:age=40		   <
(3, 3) tag=131332:valid=1:dirty=0:age=42		   <
(3, 3) tag=262139:valid=1:dirty=0:age=56		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=16		   <
(4, 4) tag=32768:valid=1:dirty=0:age=6			   <
(4, 4) tag=148487:valid=1:dirty=0:age=13		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=7			   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 5199] LOAD: (Seq:      389)(Addr: 331399168)   <
DL1Cache->access(MemRead, addr: 331399168, latency: 2)	   <
L2Cache->access(MemRead, addr: 331399168, latency: 12)	   <
CYCLE: 5199 -> 5210					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=208			   <
(0, 0) tag=131070:valid=1:dirty=0:age=24		   <
(0, 0) tag=130:valid=1:dirty=0:age=17			   <
(0, 0) tag=131:valid=1:dirty=0:age=45			   <
(1, 1) tag=262140:valid=1:dirty=0:age=64		   <
(1, 1) tag=131074:valid=1:dirty=0:age=71		   <
(1, 1) tag=234886:valid=1:dirty=0:age=70		   <
(1, 1) tag=243103:valid=1:dirty=0:age=69		   <
(2, 2) tag=262142:valid=1:dirty=0:age=68		   <
(2, 2) tag=179627:valid=1:dirty=0:age=67		   <
(2, 2) tag=246179:valid=1:dirty=0:age=66		   <
(2, 2) tag=131331:valid=1:dirty=0:age=61		   <
(3, 3) tag=131069:valid=1:dirty=0:age=41		   <
(3, 3) tag=131332:valid=1:dirty=0:age=43		   <
(3, 3) tag=262139:valid=1:dirty=0:age=57		   <
(3, 3) tag=129:valid=1:dirty=0:age=1			   <
(4, 4) tag=147457:valid=1:dirty=0:age=17		   <
(4, 4) tag=32768:valid=1:dirty=0:age=7			   <
(4, 4) tag=148487:valid=1:dirty=0:age=14		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=8			   <
(5, 5) tag=147454:valid=1:dirty=0:age=3			   <
(5, 5) tag=16387:valid=1:dirty=0:age=1			   <
(5, 5) tag=20227:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5210] STORE: (Seq:      392)(Addr: 2147450808   <
IL1Cache->access(MemRead, addr: 2115364, latency: 2)	   <
L2Cache->access(MemRead, addr: 2115364, latency: 12)	   <
CYCLE: 5210 -> 5221					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=209			   <
(0, 0) tag=131070:valid=1:dirty=0:age=25		   <
(0, 0) tag=130:valid=1:dirty=0:age=18			   <
(0, 0) tag=131:valid=1:dirty=0:age=46			   <
(1, 1) tag=262140:valid=1:dirty=0:age=65		   <
(1, 1) tag=131074:valid=1:dirty=0:age=72		   <
(1, 1) tag=234886:valid=1:dirty=0:age=71		   <
(1, 1) tag=243103:valid=1:dirty=0:age=70		   <
(2, 2) tag=262142:valid=1:dirty=0:age=69		   <
(2, 2) tag=179627:valid=1:dirty=0:age=68		   <
(2, 2) tag=246179:valid=1:dirty=0:age=67		   <
(2, 2) tag=131331:valid=1:dirty=0:age=62		   <
(3, 3) tag=131069:valid=1:dirty=0:age=42		   <
(3, 3) tag=131332:valid=1:dirty=0:age=44		   <
(3, 3) tag=262139:valid=1:dirty=0:age=58		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=17		   <
(4, 4) tag=32768:valid=1:dirty=0:age=7			   <
(4, 4) tag=148487:valid=1:dirty=0:age=14		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=8			   <
(5, 5) tag=147454:valid=1:dirty=0:age=3			   <
(5, 5) tag=16387:valid=1:dirty=0:age=1			   <
(5, 5) tag=20227:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5222] STORE: (Seq:      393)(Addr: 2147450804   <
IL1Cache->access(MemRead, addr: 2115368, latency: 2)	   <
L2Cache->access(MemRead, addr: 2115368, latency: 12)	   <
CYCLE: 5222 -> 5233					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=210			   <
(0, 0) tag=131070:valid=1:dirty=0:age=26		   <
(0, 0) tag=130:valid=1:dirty=0:age=19			   <
(0, 0) tag=131:valid=1:dirty=0:age=47			   <
(1, 1) tag=262140:valid=1:dirty=0:age=66		   <
(1, 1) tag=131074:valid=1:dirty=0:age=73		   <
(1, 1) tag=234886:valid=1:dirty=0:age=72		   <
(1, 1) tag=243103:valid=1:dirty=0:age=71		   <
(2, 2) tag=262142:valid=1:dirty=0:age=70		   <
(2, 2) tag=179627:valid=1:dirty=0:age=69		   <
(2, 2) tag=246179:valid=1:dirty=0:age=68		   <
(2, 2) tag=131331:valid=1:dirty=0:age=63		   <
(3, 3) tag=131069:valid=1:dirty=0:age=43		   <
(3, 3) tag=131332:valid=1:dirty=0:age=45		   <
(3, 3) tag=262139:valid=1:dirty=0:age=59		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=17		   <
(4, 4) tag=32768:valid=1:dirty=0:age=7			   <
(4, 4) tag=148487:valid=1:dirty=0:age=14		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=8			   <
(5, 5) tag=147454:valid=1:dirty=0:age=3			   <
(5, 5) tag=16387:valid=1:dirty=0:age=1			   <
(5, 5) tag=20227:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 5234] STORE: (Seq:      391)(Addr: 214745081   <
DL1Cache->access(MemWrite, addr: 2147450812, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147450812, latency: 12)   <
Memory->access(MemWrite, addr: 2147450812, latency: 112)   <
CYCLE: 5234 -> 5234					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=210			   <
(0, 0) tag=131070:valid=1:dirty=0:age=26		   <
(0, 0) tag=130:valid=1:dirty=0:age=19			   <
(0, 0) tag=131:valid=1:dirty=0:age=47			   <
(1, 1) tag=262140:valid=1:dirty=0:age=66		   <
(1, 1) tag=131074:valid=1:dirty=0:age=73		   <
(1, 1) tag=234886:valid=1:dirty=0:age=72		   <
(1, 1) tag=243103:valid=1:dirty=0:age=71		   <
(2, 2) tag=262142:valid=1:dirty=0:age=70		   <
(2, 2) tag=179627:valid=1:dirty=0:age=69		   <
(2, 2) tag=246179:valid=1:dirty=0:age=68		   <
(2, 2) tag=131331:valid=1:dirty=0:age=63		   <
(3, 3) tag=131069:valid=1:dirty=0:age=43		   <
(3, 3) tag=131332:valid=1:dirty=0:age=45		   <
(3, 3) tag=262139:valid=1:dirty=0:age=59		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=17		   <
(4, 4) tag=32768:valid=1:dirty=0:age=7			   <
(4, 4) tag=148487:valid=1:dirty=0:age=14		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=8			   <
(5, 5) tag=147454:valid=1:dirty=0:age=3			   <
(5, 5) tag=16387:valid=1:dirty=0:age=1			   <
(5, 5) tag=20227:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5234] STORE: (Seq:      394)(Addr: 2147450800   <
IL1Cache->access(MemRead, addr: 2115372, latency: 2)	   <
L2Cache->access(MemRead, addr: 2115372, latency: 12)	   <
CYCLE: 5234 -> 5245					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=211			   <
(0, 0) tag=131070:valid=1:dirty=0:age=27		   <
(0, 0) tag=130:valid=1:dirty=0:age=20			   <
(0, 0) tag=131:valid=1:dirty=0:age=48			   <
(1, 1) tag=262140:valid=1:dirty=0:age=67		   <
(1, 1) tag=131074:valid=1:dirty=0:age=74		   <
(1, 1) tag=234886:valid=1:dirty=0:age=73		   <
(1, 1) tag=243103:valid=1:dirty=0:age=72		   <
(2, 2) tag=262142:valid=1:dirty=0:age=71		   <
(2, 2) tag=179627:valid=1:dirty=0:age=70		   <
(2, 2) tag=246179:valid=1:dirty=0:age=69		   <
(2, 2) tag=131331:valid=1:dirty=0:age=64		   <
(3, 3) tag=131069:valid=1:dirty=0:age=44		   <
(3, 3) tag=131332:valid=1:dirty=0:age=46		   <
(3, 3) tag=262139:valid=1:dirty=0:age=60		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=17		   <
(4, 4) tag=32768:valid=1:dirty=0:age=7			   <
(4, 4) tag=148487:valid=1:dirty=0:age=14		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=8			   <
(5, 5) tag=147454:valid=1:dirty=0:age=3			   <
(5, 5) tag=16387:valid=1:dirty=0:age=1			   <
(5, 5) tag=20227:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 5246] STORE: (Seq:      392)(Addr: 214745080   <
DL1Cache->access(MemWrite, addr: 2147450808, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147450808, latency: 12)   <
Memory->access(MemWrite, addr: 2147450808, latency: 112)   <
CYCLE: 5246 -> 5246					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=211			   <
(0, 0) tag=131070:valid=1:dirty=0:age=27		   <
(0, 0) tag=130:valid=1:dirty=0:age=20			   <
(0, 0) tag=131:valid=1:dirty=0:age=48			   <
(1, 1) tag=262140:valid=1:dirty=0:age=67		   <
(1, 1) tag=131074:valid=1:dirty=0:age=74		   <
(1, 1) tag=234886:valid=1:dirty=0:age=73		   <
(1, 1) tag=243103:valid=1:dirty=0:age=72		   <
(2, 2) tag=262142:valid=1:dirty=0:age=71		   <
(2, 2) tag=179627:valid=1:dirty=0:age=70		   <
(2, 2) tag=246179:valid=1:dirty=0:age=69		   <
(2, 2) tag=131331:valid=1:dirty=0:age=64		   <
(3, 3) tag=131069:valid=1:dirty=0:age=44		   <
(3, 3) tag=131332:valid=1:dirty=0:age=46		   <
(3, 3) tag=262139:valid=1:dirty=0:age=60		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=17		   <
(4, 4) tag=32768:valid=1:dirty=0:age=7			   <
(4, 4) tag=148487:valid=1:dirty=0:age=14		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=8			   <
(5, 5) tag=147454:valid=1:dirty=0:age=3			   <
(5, 5) tag=16387:valid=1:dirty=0:age=1			   <
(5, 5) tag=20227:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5246] STORE: (Seq:      395)(Addr: 2147450796   <
IL1Cache->access(MemRead, addr: 2115376, latency: 2)	   <
L2Cache->access(MemRead, addr: 2115376, latency: 12)	   <
CYCLE: 5246 -> 5257					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=212			   <
(0, 0) tag=131070:valid=1:dirty=0:age=28		   <
(0, 0) tag=130:valid=1:dirty=0:age=21			   <
(0, 0) tag=131:valid=1:dirty=0:age=49			   <
(1, 1) tag=262140:valid=1:dirty=0:age=68		   <
(1, 1) tag=131074:valid=1:dirty=0:age=75		   <
(1, 1) tag=234886:valid=1:dirty=0:age=74		   <
(1, 1) tag=243103:valid=1:dirty=0:age=73		   <
(2, 2) tag=262142:valid=1:dirty=0:age=72		   <
(2, 2) tag=179627:valid=1:dirty=0:age=71		   <
(2, 2) tag=246179:valid=1:dirty=0:age=70		   <
(2, 2) tag=131331:valid=1:dirty=0:age=65		   <
(3, 3) tag=131069:valid=1:dirty=0:age=45		   <
(3, 3) tag=131332:valid=1:dirty=0:age=47		   <
(3, 3) tag=262139:valid=1:dirty=0:age=61		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=17		   <
(4, 4) tag=32768:valid=1:dirty=0:age=7			   <
(4, 4) tag=148487:valid=1:dirty=0:age=14		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=8			   <
(5, 5) tag=147454:valid=1:dirty=0:age=3			   <
(5, 5) tag=16387:valid=1:dirty=0:age=1			   <
(5, 5) tag=20227:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 5258] STORE: (Seq:      393)(Addr: 214745080   <
DL1Cache->access(MemWrite, addr: 2147450804, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147450804, latency: 12)   <
Memory->access(MemWrite, addr: 2147450804, latency: 112)   <
CYCLE: 5258 -> 5258					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=212			   <
(0, 0) tag=131070:valid=1:dirty=0:age=28		   <
(0, 0) tag=130:valid=1:dirty=0:age=21			   <
(0, 0) tag=131:valid=1:dirty=0:age=49			   <
(1, 1) tag=262140:valid=1:dirty=0:age=68		   <
(1, 1) tag=131074:valid=1:dirty=0:age=75		   <
(1, 1) tag=234886:valid=1:dirty=0:age=74		   <
(1, 1) tag=243103:valid=1:dirty=0:age=73		   <
(2, 2) tag=262142:valid=1:dirty=0:age=72		   <
(2, 2) tag=179627:valid=1:dirty=0:age=71		   <
(2, 2) tag=246179:valid=1:dirty=0:age=70		   <
(2, 2) tag=131331:valid=1:dirty=0:age=65		   <
(3, 3) tag=131069:valid=1:dirty=0:age=45		   <
(3, 3) tag=131332:valid=1:dirty=0:age=47		   <
(3, 3) tag=262139:valid=1:dirty=0:age=61		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=17		   <
(4, 4) tag=32768:valid=1:dirty=0:age=7			   <
(4, 4) tag=148487:valid=1:dirty=0:age=14		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=8			   <
(5, 5) tag=147454:valid=1:dirty=0:age=3			   <
(5, 5) tag=16387:valid=1:dirty=0:age=1			   <
(5, 5) tag=20227:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5258] STORE: (Seq:      396)(Addr: 2147450792   <
IL1Cache->access(MemRead, addr: 2115380, latency: 2)	   <
L2Cache->access(MemRead, addr: 2115380, latency: 12)	   <
CYCLE: 5258 -> 5269					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=213			   <
(0, 0) tag=131070:valid=1:dirty=0:age=29		   <
(0, 0) tag=130:valid=1:dirty=0:age=22			   <
(0, 0) tag=131:valid=1:dirty=0:age=50			   <
(1, 1) tag=262140:valid=1:dirty=0:age=69		   <
(1, 1) tag=131074:valid=1:dirty=0:age=76		   <
(1, 1) tag=234886:valid=1:dirty=0:age=75		   <
(1, 1) tag=243103:valid=1:dirty=0:age=74		   <
(2, 2) tag=262142:valid=1:dirty=0:age=73		   <
(2, 2) tag=179627:valid=1:dirty=0:age=72		   <
(2, 2) tag=246179:valid=1:dirty=0:age=71		   <
(2, 2) tag=131331:valid=1:dirty=0:age=66		   <
(3, 3) tag=131069:valid=1:dirty=0:age=46		   <
(3, 3) tag=131332:valid=1:dirty=0:age=48		   <
(3, 3) tag=262139:valid=1:dirty=0:age=62		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=17		   <
(4, 4) tag=32768:valid=1:dirty=0:age=7			   <
(4, 4) tag=148487:valid=1:dirty=0:age=14		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=8			   <
(5, 5) tag=147454:valid=1:dirty=0:age=3			   <
(5, 5) tag=16387:valid=1:dirty=0:age=1			   <
(5, 5) tag=20227:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 5270] STORE: (Seq:      394)(Addr: 214745080   <
DL1Cache->access(MemWrite, addr: 2147450800, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147450800, latency: 12)   <
Memory->access(MemWrite, addr: 2147450800, latency: 112)   <
CYCLE: 5270 -> 5270					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=213			   <
(0, 0) tag=131070:valid=1:dirty=0:age=29		   <
(0, 0) tag=130:valid=1:dirty=0:age=22			   <
(0, 0) tag=131:valid=1:dirty=0:age=50			   <
(1, 1) tag=262140:valid=1:dirty=0:age=69		   <
(1, 1) tag=131074:valid=1:dirty=0:age=76		   <
(1, 1) tag=234886:valid=1:dirty=0:age=75		   <
(1, 1) tag=243103:valid=1:dirty=0:age=74		   <
(2, 2) tag=262142:valid=1:dirty=0:age=73		   <
(2, 2) tag=179627:valid=1:dirty=0:age=72		   <
(2, 2) tag=246179:valid=1:dirty=0:age=71		   <
(2, 2) tag=131331:valid=1:dirty=0:age=66		   <
(3, 3) tag=131069:valid=1:dirty=0:age=46		   <
(3, 3) tag=131332:valid=1:dirty=0:age=48		   <
(3, 3) tag=262139:valid=1:dirty=0:age=62		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=17		   <
(4, 4) tag=32768:valid=1:dirty=0:age=7			   <
(4, 4) tag=148487:valid=1:dirty=0:age=14		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=8			   <
(5, 5) tag=147454:valid=1:dirty=0:age=3			   <
(5, 5) tag=16387:valid=1:dirty=0:age=1			   <
(5, 5) tag=20227:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5270] ITYPE: (Seq:      397)(Addr: 4)(PC: 211   <
IL1Cache->access(MemRead, addr: 2115384, latency: 2)	   <
L2Cache->access(MemRead, addr: 2115384, latency: 12)	   <
CYCLE: 5270 -> 5281					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=214			   <
(0, 0) tag=131070:valid=1:dirty=0:age=30		   <
(0, 0) tag=130:valid=1:dirty=0:age=23			   <
(0, 0) tag=131:valid=1:dirty=0:age=51			   <
(1, 1) tag=262140:valid=1:dirty=0:age=70		   <
(1, 1) tag=131074:valid=1:dirty=0:age=77		   <
(1, 1) tag=234886:valid=1:dirty=0:age=76		   <
(1, 1) tag=243103:valid=1:dirty=0:age=75		   <
(2, 2) tag=262142:valid=1:dirty=0:age=74		   <
(2, 2) tag=179627:valid=1:dirty=0:age=73		   <
(2, 2) tag=246179:valid=1:dirty=0:age=72		   <
(2, 2) tag=131331:valid=1:dirty=0:age=67		   <
(3, 3) tag=131069:valid=1:dirty=0:age=47		   <
(3, 3) tag=131332:valid=1:dirty=0:age=49		   <
(3, 3) tag=262139:valid=1:dirty=0:age=63		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=17		   <
(4, 4) tag=32768:valid=1:dirty=0:age=7			   <
(4, 4) tag=148487:valid=1:dirty=0:age=14		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=8			   <
(5, 5) tag=147454:valid=1:dirty=0:age=3			   <
(5, 5) tag=16387:valid=1:dirty=0:age=1			   <
(5, 5) tag=20227:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 5282] STORE: (Seq:      395)(Addr: 214745079   <
DL1Cache->access(MemWrite, addr: 2147450796, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147450796, latency: 12)   <
Memory->access(MemWrite, addr: 2147450796, latency: 112)   <
CYCLE: 5282 -> 5282					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=214			   <
(0, 0) tag=131070:valid=1:dirty=0:age=30		   <
(0, 0) tag=130:valid=1:dirty=0:age=23			   <
(0, 0) tag=131:valid=1:dirty=0:age=51			   <
(1, 1) tag=262140:valid=1:dirty=0:age=70		   <
(1, 1) tag=131074:valid=1:dirty=0:age=77		   <
(1, 1) tag=234886:valid=1:dirty=0:age=76		   <
(1, 1) tag=243103:valid=1:dirty=0:age=75		   <
(2, 2) tag=262142:valid=1:dirty=0:age=74		   <
(2, 2) tag=179627:valid=1:dirty=0:age=73		   <
(2, 2) tag=246179:valid=1:dirty=0:age=72		   <
(2, 2) tag=131331:valid=1:dirty=0:age=67		   <
(3, 3) tag=131069:valid=1:dirty=0:age=47		   <
(3, 3) tag=131332:valid=1:dirty=0:age=49		   <
(3, 3) tag=262139:valid=1:dirty=0:age=63		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=17		   <
(4, 4) tag=32768:valid=1:dirty=0:age=7			   <
(4, 4) tag=148487:valid=1:dirty=0:age=14		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=8			   <
(5, 5) tag=147454:valid=1:dirty=0:age=3			   <
(5, 5) tag=16387:valid=1:dirty=0:age=1			   <
(5, 5) tag=20227:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5282] BRANCH: (Seq:      398)(Addr: 2115404)(   <
IL1Cache->access(MemRead, addr: 2115388, latency: 2)	   <
L2Cache->access(MemRead, addr: 2115388, latency: 12)	   <
CYCLE: 5282 -> 5293					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=215			   <
(0, 0) tag=131070:valid=1:dirty=0:age=31		   <
(0, 0) tag=130:valid=1:dirty=0:age=24			   <
(0, 0) tag=131:valid=1:dirty=0:age=52			   <
(1, 1) tag=262140:valid=1:dirty=0:age=71		   <
(1, 1) tag=131074:valid=1:dirty=0:age=78		   <
(1, 1) tag=234886:valid=1:dirty=0:age=77		   <
(1, 1) tag=243103:valid=1:dirty=0:age=76		   <
(2, 2) tag=262142:valid=1:dirty=0:age=75		   <
(2, 2) tag=179627:valid=1:dirty=0:age=74		   <
(2, 2) tag=246179:valid=1:dirty=0:age=73		   <
(2, 2) tag=131331:valid=1:dirty=0:age=68		   <
(3, 3) tag=131069:valid=1:dirty=0:age=48		   <
(3, 3) tag=131332:valid=1:dirty=0:age=50		   <
(3, 3) tag=262139:valid=1:dirty=0:age=64		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=17		   <
(4, 4) tag=32768:valid=1:dirty=0:age=7			   <
(4, 4) tag=148487:valid=1:dirty=0:age=14		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=8			   <
(5, 5) tag=147454:valid=1:dirty=0:age=3			   <
(5, 5) tag=16387:valid=1:dirty=0:age=1			   <
(5, 5) tag=20227:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 5294] STORE: (Seq:      396)(Addr: 214745079   <
DL1Cache->access(MemWrite, addr: 2147450792, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147450792, latency: 12)   <
Memory->access(MemWrite, addr: 2147450792, latency: 112)   <
CYCLE: 5294 -> 5294					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=215			   <
(0, 0) tag=131070:valid=1:dirty=0:age=31		   <
(0, 0) tag=130:valid=1:dirty=0:age=24			   <
(0, 0) tag=131:valid=1:dirty=0:age=52			   <
(1, 1) tag=262140:valid=1:dirty=0:age=71		   <
(1, 1) tag=131074:valid=1:dirty=0:age=78		   <
(1, 1) tag=234886:valid=1:dirty=0:age=77		   <
(1, 1) tag=243103:valid=1:dirty=0:age=76		   <
(2, 2) tag=262142:valid=1:dirty=0:age=75		   <
(2, 2) tag=179627:valid=1:dirty=0:age=74		   <
(2, 2) tag=246179:valid=1:dirty=0:age=73		   <
(2, 2) tag=131331:valid=1:dirty=0:age=68		   <
(3, 3) tag=131069:valid=1:dirty=0:age=48		   <
(3, 3) tag=131332:valid=1:dirty=0:age=50		   <
(3, 3) tag=262139:valid=1:dirty=0:age=64		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=17		   <
(4, 4) tag=32768:valid=1:dirty=0:age=7			   <
(4, 4) tag=148487:valid=1:dirty=0:age=14		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=8			   <
(5, 5) tag=147454:valid=1:dirty=0:age=3			   <
(5, 5) tag=16387:valid=1:dirty=0:age=1			   <
(5, 5) tag=20227:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5294] ITYPE: (Seq:      399)(Addr: 4096)(PC:    <
IL1Cache->access(MemRead, addr: 2115392, latency: 2)	   <
L2Cache->access(MemRead, addr: 2115392, latency: 12)	   <
CYCLE: 5294 -> 5305					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=216			   <
(0, 0) tag=131070:valid=1:dirty=0:age=32		   <
(0, 0) tag=130:valid=1:dirty=0:age=25			   <
(0, 0) tag=131:valid=1:dirty=0:age=53			   <
(1, 1) tag=262140:valid=1:dirty=0:age=72		   <
(1, 1) tag=131074:valid=1:dirty=0:age=79		   <
(1, 1) tag=234886:valid=1:dirty=0:age=78		   <
(1, 1) tag=243103:valid=1:dirty=0:age=77		   <
(2, 2) tag=262142:valid=1:dirty=0:age=76		   <
(2, 2) tag=179627:valid=1:dirty=0:age=75		   <
(2, 2) tag=246179:valid=1:dirty=0:age=74		   <
(2, 2) tag=131331:valid=1:dirty=0:age=69		   <
(3, 3) tag=131069:valid=1:dirty=0:age=49		   <
(3, 3) tag=131332:valid=1:dirty=0:age=51		   <
(3, 3) tag=262139:valid=1:dirty=0:age=65		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=17		   <
(4, 4) tag=32768:valid=1:dirty=0:age=7			   <
(4, 4) tag=148487:valid=1:dirty=0:age=14		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=8			   <
(5, 5) tag=147454:valid=1:dirty=0:age=3			   <
(5, 5) tag=16387:valid=1:dirty=0:age=1			   <
(5, 5) tag=20227:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5306] ITYPE: (Seq:      400)(Addr: 3136)(PC:    <
IL1Cache->access(MemRead, addr: 2115396, latency: 2)	   <
L2Cache->access(MemRead, addr: 2115396, latency: 12)	   <
CYCLE: 5306 -> 5317					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=217			   <
(0, 0) tag=131070:valid=1:dirty=0:age=33		   <
(0, 0) tag=130:valid=1:dirty=0:age=26			   <
(0, 0) tag=131:valid=1:dirty=0:age=54			   <
(1, 1) tag=262140:valid=1:dirty=0:age=73		   <
(1, 1) tag=131074:valid=1:dirty=0:age=80		   <
(1, 1) tag=234886:valid=1:dirty=0:age=79		   <
(1, 1) tag=243103:valid=1:dirty=0:age=78		   <
(2, 2) tag=262142:valid=1:dirty=0:age=77		   <
(2, 2) tag=179627:valid=1:dirty=0:age=76		   <
(2, 2) tag=246179:valid=1:dirty=0:age=75		   <
(2, 2) tag=131331:valid=1:dirty=0:age=70		   <
(3, 3) tag=131069:valid=1:dirty=0:age=50		   <
(3, 3) tag=131332:valid=1:dirty=0:age=52		   <
(3, 3) tag=262139:valid=1:dirty=0:age=66		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=17		   <
(4, 4) tag=32768:valid=1:dirty=0:age=7			   <
(4, 4) tag=148487:valid=1:dirty=0:age=14		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=8			   <
(5, 5) tag=147454:valid=1:dirty=0:age=3			   <
(5, 5) tag=16387:valid=1:dirty=0:age=1			   <
(5, 5) tag=20227:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5318] JTYPE: (Seq:      401)(Addr: 2140432)(P   <
IL1Cache->access(MemRead, addr: 2115400, latency: 2)	   <
L2Cache->access(MemRead, addr: 2115400, latency: 12)	   <
CYCLE: 5318 -> 5329					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=218			   <
(0, 0) tag=131070:valid=1:dirty=0:age=34		   <
(0, 0) tag=130:valid=1:dirty=0:age=27			   <
(0, 0) tag=131:valid=1:dirty=0:age=55			   <
(1, 1) tag=262140:valid=1:dirty=0:age=74		   <
(1, 1) tag=131074:valid=1:dirty=0:age=81		   <
(1, 1) tag=234886:valid=1:dirty=0:age=80		   <
(1, 1) tag=243103:valid=1:dirty=0:age=79		   <
(2, 2) tag=262142:valid=1:dirty=0:age=78		   <
(2, 2) tag=179627:valid=1:dirty=0:age=77		   <
(2, 2) tag=246179:valid=1:dirty=0:age=76		   <
(2, 2) tag=131331:valid=1:dirty=0:age=71		   <
(3, 3) tag=131069:valid=1:dirty=0:age=51		   <
(3, 3) tag=131332:valid=1:dirty=0:age=53		   <
(3, 3) tag=262139:valid=1:dirty=0:age=67		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=17		   <
(4, 4) tag=32768:valid=1:dirty=0:age=7			   <
(4, 4) tag=148487:valid=1:dirty=0:age=14		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=8			   <
(5, 5) tag=147454:valid=1:dirty=0:age=3			   <
(5, 5) tag=16387:valid=1:dirty=0:age=1			   <
(5, 5) tag=20227:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5330] STORE: (Seq:      402)(Addr: 2147450772   <
IL1Cache->access(MemRead, addr: 2140432, latency: 2)	   <
L2Cache->access(MemRead, addr: 2140432, latency: 12)	   <
CYCLE: 5330 -> 5341					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=219			   <
(0, 0) tag=131070:valid=1:dirty=0:age=35		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=55			   <
(1, 1) tag=262140:valid=1:dirty=0:age=74		   <
(1, 1) tag=131074:valid=1:dirty=0:age=81		   <
(1, 1) tag=234886:valid=1:dirty=0:age=80		   <
(1, 1) tag=243103:valid=1:dirty=0:age=79		   <
(2, 2) tag=262142:valid=1:dirty=0:age=78		   <
(2, 2) tag=179627:valid=1:dirty=0:age=77		   <
(2, 2) tag=246179:valid=1:dirty=0:age=76		   <
(2, 2) tag=131331:valid=1:dirty=0:age=71		   <
(3, 3) tag=131069:valid=1:dirty=0:age=51		   <
(3, 3) tag=131332:valid=1:dirty=0:age=53		   <
(3, 3) tag=262139:valid=1:dirty=0:age=67		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=17		   <
(4, 4) tag=32768:valid=1:dirty=0:age=7			   <
(4, 4) tag=148487:valid=1:dirty=0:age=14		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=8			   <
(5, 5) tag=147454:valid=1:dirty=0:age=3			   <
(5, 5) tag=16387:valid=1:dirty=0:age=1			   <
(5, 5) tag=20227:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5342] RTYPE: (Seq:      403)(Addr: 0)(PC: 214   <
IL1Cache->access(MemRead, addr: 2140436, latency: 2)	   <
L2Cache->access(MemRead, addr: 2140436, latency: 12)	   <
CYCLE: 5342 -> 5353					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=220			   <
(0, 0) tag=131070:valid=1:dirty=0:age=36		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=55			   <
(1, 1) tag=262140:valid=1:dirty=0:age=74		   <
(1, 1) tag=131074:valid=1:dirty=0:age=81		   <
(1, 1) tag=234886:valid=1:dirty=0:age=80		   <
(1, 1) tag=243103:valid=1:dirty=0:age=79		   <
(2, 2) tag=262142:valid=1:dirty=0:age=78		   <
(2, 2) tag=179627:valid=1:dirty=0:age=77		   <
(2, 2) tag=246179:valid=1:dirty=0:age=76		   <
(2, 2) tag=131331:valid=1:dirty=0:age=71		   <
(3, 3) tag=131069:valid=1:dirty=0:age=51		   <
(3, 3) tag=131332:valid=1:dirty=0:age=53		   <
(3, 3) tag=262139:valid=1:dirty=0:age=67		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=17		   <
(4, 4) tag=32768:valid=1:dirty=0:age=7			   <
(4, 4) tag=148487:valid=1:dirty=0:age=14		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=8			   <
(5, 5) tag=147454:valid=1:dirty=0:age=3			   <
(5, 5) tag=16387:valid=1:dirty=0:age=1			   <
(5, 5) tag=20227:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5354] STORE: (Seq:      404)(Addr: 2147450768   <
IL1Cache->access(MemRead, addr: 2140440, latency: 2)	   <
L2Cache->access(MemRead, addr: 2140440, latency: 12)	   <
CYCLE: 5354 -> 5365					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=221			   <
(0, 0) tag=131070:valid=1:dirty=0:age=37		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=55			   <
(1, 1) tag=262140:valid=1:dirty=0:age=74		   <
(1, 1) tag=131074:valid=1:dirty=0:age=81		   <
(1, 1) tag=234886:valid=1:dirty=0:age=80		   <
(1, 1) tag=243103:valid=1:dirty=0:age=79		   <
(2, 2) tag=262142:valid=1:dirty=0:age=78		   <
(2, 2) tag=179627:valid=1:dirty=0:age=77		   <
(2, 2) tag=246179:valid=1:dirty=0:age=76		   <
(2, 2) tag=131331:valid=1:dirty=0:age=71		   <
(3, 3) tag=131069:valid=1:dirty=0:age=51		   <
(3, 3) tag=131332:valid=1:dirty=0:age=53		   <
(3, 3) tag=262139:valid=1:dirty=0:age=67		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=17		   <
(4, 4) tag=32768:valid=1:dirty=0:age=7			   <
(4, 4) tag=148487:valid=1:dirty=0:age=14		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=8			   <
(5, 5) tag=147454:valid=1:dirty=0:age=3			   <
(5, 5) tag=16387:valid=1:dirty=0:age=1			   <
(5, 5) tag=20227:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 5366] STORE: (Seq:      402)(Addr: 214745077   <
DL1Cache->access(MemWrite, addr: 2147450772, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147450772, latency: 12)   <
Memory->access(MemWrite, addr: 2147450772, latency: 112)   <
CYCLE: 5366 -> 5366					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=221			   <
(0, 0) tag=131070:valid=1:dirty=0:age=37		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=55			   <
(1, 1) tag=262140:valid=1:dirty=0:age=74		   <
(1, 1) tag=131074:valid=1:dirty=0:age=81		   <
(1, 1) tag=234886:valid=1:dirty=0:age=80		   <
(1, 1) tag=243103:valid=1:dirty=0:age=79		   <
(2, 2) tag=262142:valid=1:dirty=0:age=78		   <
(2, 2) tag=179627:valid=1:dirty=0:age=77		   <
(2, 2) tag=246179:valid=1:dirty=0:age=76		   <
(2, 2) tag=131331:valid=1:dirty=0:age=71		   <
(3, 3) tag=131069:valid=1:dirty=0:age=51		   <
(3, 3) tag=131332:valid=1:dirty=0:age=53		   <
(3, 3) tag=262139:valid=1:dirty=0:age=67		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=17		   <
(4, 4) tag=32768:valid=1:dirty=0:age=7			   <
(4, 4) tag=148487:valid=1:dirty=0:age=14		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=8			   <
(5, 5) tag=147454:valid=1:dirty=0:age=3			   <
(5, 5) tag=16387:valid=1:dirty=0:age=1			   <
(5, 5) tag=20227:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5366] LOAD: (Seq:      405)(Addr: 536923200)(   <
IL1Cache->access(MemRead, addr: 2140444, latency: 2)	   <
L2Cache->access(MemRead, addr: 2140444, latency: 12)	   <
CYCLE: 5366 -> 5377					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=222			   <
(0, 0) tag=131070:valid=1:dirty=0:age=38		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=55			   <
(1, 1) tag=262140:valid=1:dirty=0:age=74		   <
(1, 1) tag=131074:valid=1:dirty=0:age=81		   <
(1, 1) tag=234886:valid=1:dirty=0:age=80		   <
(1, 1) tag=243103:valid=1:dirty=0:age=79		   <
(2, 2) tag=262142:valid=1:dirty=0:age=78		   <
(2, 2) tag=179627:valid=1:dirty=0:age=77		   <
(2, 2) tag=246179:valid=1:dirty=0:age=76		   <
(2, 2) tag=131331:valid=1:dirty=0:age=71		   <
(3, 3) tag=131069:valid=1:dirty=0:age=51		   <
(3, 3) tag=131332:valid=1:dirty=0:age=53		   <
(3, 3) tag=262139:valid=1:dirty=0:age=67		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=17		   <
(4, 4) tag=32768:valid=1:dirty=0:age=7			   <
(4, 4) tag=148487:valid=1:dirty=0:age=14		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=8			   <
(5, 5) tag=147454:valid=1:dirty=0:age=3			   <
(5, 5) tag=16387:valid=1:dirty=0:age=1			   <
(5, 5) tag=20227:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5378] STORE: (Seq:      406)(Addr: 2147450776   <
IL1Cache->access(MemRead, addr: 2140448, latency: 2)	   <
L2Cache->access(MemRead, addr: 2140448, latency: 12)	   <
CYCLE: 5378 -> 5389					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=223			   <
(0, 0) tag=131070:valid=1:dirty=0:age=39		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=55			   <
(1, 1) tag=262140:valid=1:dirty=0:age=74		   <
(1, 1) tag=131074:valid=1:dirty=0:age=81		   <
(1, 1) tag=234886:valid=1:dirty=0:age=80		   <
(1, 1) tag=243103:valid=1:dirty=0:age=79		   <
(2, 2) tag=262142:valid=1:dirty=0:age=78		   <
(2, 2) tag=179627:valid=1:dirty=0:age=77		   <
(2, 2) tag=246179:valid=1:dirty=0:age=76		   <
(2, 2) tag=131331:valid=1:dirty=0:age=71		   <
(3, 3) tag=131069:valid=1:dirty=0:age=51		   <
(3, 3) tag=131332:valid=1:dirty=0:age=53		   <
(3, 3) tag=262139:valid=1:dirty=0:age=67		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=17		   <
(4, 4) tag=32768:valid=1:dirty=0:age=7			   <
(4, 4) tag=148487:valid=1:dirty=0:age=14		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=8			   <
(5, 5) tag=147454:valid=1:dirty=0:age=3			   <
(5, 5) tag=16387:valid=1:dirty=0:age=1			   <
(5, 5) tag=20227:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 5390] STORE: (Seq:      404)(Addr: 214745076   <
DL1Cache->access(MemWrite, addr: 2147450768, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147450768, latency: 12)   <
Memory->access(MemWrite, addr: 2147450768, latency: 112)   <
CYCLE: 5390 -> 5390					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=223			   <
(0, 0) tag=131070:valid=1:dirty=0:age=39		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=55			   <
(1, 1) tag=262140:valid=1:dirty=0:age=74		   <
(1, 1) tag=131074:valid=1:dirty=0:age=81		   <
(1, 1) tag=234886:valid=1:dirty=0:age=80		   <
(1, 1) tag=243103:valid=1:dirty=0:age=79		   <
(2, 2) tag=262142:valid=1:dirty=0:age=78		   <
(2, 2) tag=179627:valid=1:dirty=0:age=77		   <
(2, 2) tag=246179:valid=1:dirty=0:age=76		   <
(2, 2) tag=131331:valid=1:dirty=0:age=71		   <
(3, 3) tag=131069:valid=1:dirty=0:age=51		   <
(3, 3) tag=131332:valid=1:dirty=0:age=53		   <
(3, 3) tag=262139:valid=1:dirty=0:age=67		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=17		   <
(4, 4) tag=32768:valid=1:dirty=0:age=7			   <
(4, 4) tag=148487:valid=1:dirty=0:age=14		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=8			   <
(5, 5) tag=147454:valid=1:dirty=0:age=3			   <
(5, 5) tag=16387:valid=1:dirty=0:age=1			   <
(5, 5) tag=20227:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5390] STORE: (Seq:      407)(Addr: 2147450780   <
IL1Cache->access(MemRead, addr: 2140452, latency: 2)	   <
L2Cache->access(MemRead, addr: 2140452, latency: 12)	   <
CYCLE: 5390 -> 5401					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=224			   <
(0, 0) tag=131070:valid=1:dirty=0:age=40		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=55			   <
(1, 1) tag=262140:valid=1:dirty=0:age=74		   <
(1, 1) tag=131074:valid=1:dirty=0:age=81		   <
(1, 1) tag=234886:valid=1:dirty=0:age=80		   <
(1, 1) tag=243103:valid=1:dirty=0:age=79		   <
(2, 2) tag=262142:valid=1:dirty=0:age=78		   <
(2, 2) tag=179627:valid=1:dirty=0:age=77		   <
(2, 2) tag=246179:valid=1:dirty=0:age=76		   <
(2, 2) tag=131331:valid=1:dirty=0:age=71		   <
(3, 3) tag=131069:valid=1:dirty=0:age=51		   <
(3, 3) tag=131332:valid=1:dirty=0:age=53		   <
(3, 3) tag=262139:valid=1:dirty=0:age=67		   <
(3, 3) tag=129:valid=1:dirty=0:age=0			   <
(4, 4) tag=147457:valid=1:dirty=0:age=17		   <
(4, 4) tag=32768:valid=1:dirty=0:age=7			   <
(4, 4) tag=148487:valid=1:dirty=0:age=14		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=8			   <
(5, 5) tag=147454:valid=1:dirty=0:age=3			   <
(5, 5) tag=16387:valid=1:dirty=0:age=1			   <
(5, 5) tag=20227:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 5402] LOAD: (Seq:      405)(Addr: 536923200)   <
DL1Cache->access(MemRead, addr: 536923200, latency: 2)	   <
L2Cache->access(MemRead, addr: 536923200, latency: 12)	   <
CYCLE: 5402 -> 5413					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=225			   <
(0, 0) tag=131070:valid=1:dirty=0:age=41		   <
(0, 0) tag=130:valid=1:dirty=0:age=1			   <
(0, 0) tag=131:valid=1:dirty=0:age=56			   <
(1, 1) tag=262140:valid=1:dirty=0:age=75		   <
(1, 1) tag=131074:valid=1:dirty=0:age=82		   <
(1, 1) tag=234886:valid=1:dirty=0:age=81		   <
(1, 1) tag=243103:valid=1:dirty=0:age=80		   <
(2, 2) tag=262142:valid=1:dirty=0:age=79		   <
(2, 2) tag=179627:valid=1:dirty=0:age=78		   <
(2, 2) tag=246179:valid=1:dirty=0:age=77		   <
(2, 2) tag=131331:valid=1:dirty=0:age=72		   <
(3, 3) tag=131069:valid=1:dirty=0:age=52		   <
(3, 3) tag=131332:valid=1:dirty=0:age=54		   <
(3, 3) tag=262139:valid=1:dirty=0:age=68		   <
(3, 3) tag=129:valid=1:dirty=0:age=1			   <
(4, 4) tag=147457:valid=1:dirty=0:age=18		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=15		   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=9			   <
(5, 5) tag=147454:valid=1:dirty=0:age=4			   <
(5, 5) tag=16387:valid=1:dirty=0:age=2			   <
(5, 5) tag=20227:valid=1:dirty=0:age=1			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5413] ITYPE: (Seq:      408)(Addr: 4294967272   <
IL1Cache->access(MemRead, addr: 2140456, latency: 2)	   <
L2Cache->access(MemRead, addr: 2140456, latency: 12)	   <
CYCLE: 5413 -> 5424					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=226			   <
(0, 0) tag=131070:valid=1:dirty=0:age=42		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=56			   <
(1, 1) tag=262140:valid=1:dirty=0:age=75		   <
(1, 1) tag=131074:valid=1:dirty=0:age=82		   <
(1, 1) tag=234886:valid=1:dirty=0:age=81		   <
(1, 1) tag=243103:valid=1:dirty=0:age=80		   <
(2, 2) tag=262142:valid=1:dirty=0:age=79		   <
(2, 2) tag=179627:valid=1:dirty=0:age=78		   <
(2, 2) tag=246179:valid=1:dirty=0:age=77		   <
(2, 2) tag=131331:valid=1:dirty=0:age=72		   <
(3, 3) tag=131069:valid=1:dirty=0:age=52		   <
(3, 3) tag=131332:valid=1:dirty=0:age=54		   <
(3, 3) tag=262139:valid=1:dirty=0:age=68		   <
(3, 3) tag=129:valid=1:dirty=0:age=1			   <
(4, 4) tag=147457:valid=1:dirty=0:age=18		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=15		   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=9			   <
(5, 5) tag=147454:valid=1:dirty=0:age=4			   <
(5, 5) tag=16387:valid=1:dirty=0:age=2			   <
(5, 5) tag=20227:valid=1:dirty=0:age=1			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 5425] STORE: (Seq:      406)(Addr: 214745077   <
DL1Cache->access(MemWrite, addr: 2147450776, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147450776, latency: 12)   <
Memory->access(MemWrite, addr: 2147450776, latency: 112)   <
CYCLE: 5425 -> 5425					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=226			   <
(0, 0) tag=131070:valid=1:dirty=0:age=42		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=56			   <
(1, 1) tag=262140:valid=1:dirty=0:age=75		   <
(1, 1) tag=131074:valid=1:dirty=0:age=82		   <
(1, 1) tag=234886:valid=1:dirty=0:age=81		   <
(1, 1) tag=243103:valid=1:dirty=0:age=80		   <
(2, 2) tag=262142:valid=1:dirty=0:age=79		   <
(2, 2) tag=179627:valid=1:dirty=0:age=78		   <
(2, 2) tag=246179:valid=1:dirty=0:age=77		   <
(2, 2) tag=131331:valid=1:dirty=0:age=72		   <
(3, 3) tag=131069:valid=1:dirty=0:age=52		   <
(3, 3) tag=131332:valid=1:dirty=0:age=54		   <
(3, 3) tag=262139:valid=1:dirty=0:age=68		   <
(3, 3) tag=129:valid=1:dirty=0:age=1			   <
(4, 4) tag=147457:valid=1:dirty=0:age=18		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=15		   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=9			   <
(5, 5) tag=147454:valid=1:dirty=0:age=4			   <
(5, 5) tag=16387:valid=1:dirty=0:age=2			   <
(5, 5) tag=20227:valid=1:dirty=0:age=1			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5425] ITYPE: (Seq:      409)(Addr: 28)(PC: 21   <
IL1Cache->access(MemRead, addr: 2140460, latency: 2)	   <
L2Cache->access(MemRead, addr: 2140460, latency: 12)	   <
CYCLE: 5425 -> 5436					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=227			   <
(0, 0) tag=131070:valid=1:dirty=0:age=43		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=56			   <
(1, 1) tag=262140:valid=1:dirty=0:age=75		   <
(1, 1) tag=131074:valid=1:dirty=0:age=82		   <
(1, 1) tag=234886:valid=1:dirty=0:age=81		   <
(1, 1) tag=243103:valid=1:dirty=0:age=80		   <
(2, 2) tag=262142:valid=1:dirty=0:age=79		   <
(2, 2) tag=179627:valid=1:dirty=0:age=78		   <
(2, 2) tag=246179:valid=1:dirty=0:age=77		   <
(2, 2) tag=131331:valid=1:dirty=0:age=72		   <
(3, 3) tag=131069:valid=1:dirty=0:age=52		   <
(3, 3) tag=131332:valid=1:dirty=0:age=54		   <
(3, 3) tag=262139:valid=1:dirty=0:age=68		   <
(3, 3) tag=129:valid=1:dirty=0:age=1			   <
(4, 4) tag=147457:valid=1:dirty=0:age=18		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=15		   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=9			   <
(5, 5) tag=147454:valid=1:dirty=0:age=4			   <
(5, 5) tag=16387:valid=1:dirty=0:age=2			   <
(5, 5) tag=20227:valid=1:dirty=0:age=1			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 5437] STORE: (Seq:      407)(Addr: 214745078   <
DL1Cache->access(MemWrite, addr: 2147450780, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147450780, latency: 12)   <
Memory->access(MemWrite, addr: 2147450780, latency: 112)   <
CYCLE: 5437 -> 5437					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=227			   <
(0, 0) tag=131070:valid=1:dirty=0:age=43		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=56			   <
(1, 1) tag=262140:valid=1:dirty=0:age=75		   <
(1, 1) tag=131074:valid=1:dirty=0:age=82		   <
(1, 1) tag=234886:valid=1:dirty=0:age=81		   <
(1, 1) tag=243103:valid=1:dirty=0:age=80		   <
(2, 2) tag=262142:valid=1:dirty=0:age=79		   <
(2, 2) tag=179627:valid=1:dirty=0:age=78		   <
(2, 2) tag=246179:valid=1:dirty=0:age=77		   <
(2, 2) tag=131331:valid=1:dirty=0:age=72		   <
(3, 3) tag=131069:valid=1:dirty=0:age=52		   <
(3, 3) tag=131332:valid=1:dirty=0:age=54		   <
(3, 3) tag=262139:valid=1:dirty=0:age=68		   <
(3, 3) tag=129:valid=1:dirty=0:age=1			   <
(4, 4) tag=147457:valid=1:dirty=0:age=18		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=15		   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=9			   <
(5, 5) tag=147454:valid=1:dirty=0:age=4			   <
(5, 5) tag=16387:valid=1:dirty=0:age=2			   <
(5, 5) tag=20227:valid=1:dirty=0:age=1			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5437] STORE: (Seq:      410)(Addr: 2147450760   <
IL1Cache->access(MemRead, addr: 2140464, latency: 2)	   <
L2Cache->access(MemRead, addr: 2140464, latency: 12)	   <
CYCLE: 5437 -> 5448					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=228			   <
(0, 0) tag=131070:valid=1:dirty=0:age=44		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=56			   <
(1, 1) tag=262140:valid=1:dirty=0:age=75		   <
(1, 1) tag=131074:valid=1:dirty=0:age=82		   <
(1, 1) tag=234886:valid=1:dirty=0:age=81		   <
(1, 1) tag=243103:valid=1:dirty=0:age=80		   <
(2, 2) tag=262142:valid=1:dirty=0:age=79		   <
(2, 2) tag=179627:valid=1:dirty=0:age=78		   <
(2, 2) tag=246179:valid=1:dirty=0:age=77		   <
(2, 2) tag=131331:valid=1:dirty=0:age=72		   <
(3, 3) tag=131069:valid=1:dirty=0:age=52		   <
(3, 3) tag=131332:valid=1:dirty=0:age=54		   <
(3, 3) tag=262139:valid=1:dirty=0:age=68		   <
(3, 3) tag=129:valid=1:dirty=0:age=1			   <
(4, 4) tag=147457:valid=1:dirty=0:age=18		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=15		   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=9			   <
(5, 5) tag=147454:valid=1:dirty=0:age=4			   <
(5, 5) tag=16387:valid=1:dirty=0:age=2			   <
(5, 5) tag=20227:valid=1:dirty=0:age=1			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5449] JTYPE: (Seq:      411)(Addr: 2150216)(P   <
IL1Cache->access(MemRead, addr: 2140468, latency: 2)	   <
L2Cache->access(MemRead, addr: 2140468, latency: 12)	   <
CYCLE: 5449 -> 5460					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=229			   <
(0, 0) tag=131070:valid=1:dirty=0:age=45		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=56			   <
(1, 1) tag=262140:valid=1:dirty=0:age=75		   <
(1, 1) tag=131074:valid=1:dirty=0:age=82		   <
(1, 1) tag=234886:valid=1:dirty=0:age=81		   <
(1, 1) tag=243103:valid=1:dirty=0:age=80		   <
(2, 2) tag=262142:valid=1:dirty=0:age=79		   <
(2, 2) tag=179627:valid=1:dirty=0:age=78		   <
(2, 2) tag=246179:valid=1:dirty=0:age=77		   <
(2, 2) tag=131331:valid=1:dirty=0:age=72		   <
(3, 3) tag=131069:valid=1:dirty=0:age=52		   <
(3, 3) tag=131332:valid=1:dirty=0:age=54		   <
(3, 3) tag=262139:valid=1:dirty=0:age=68		   <
(3, 3) tag=129:valid=1:dirty=0:age=1			   <
(4, 4) tag=147457:valid=1:dirty=0:age=18		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=15		   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=9			   <
(5, 5) tag=147454:valid=1:dirty=0:age=4			   <
(5, 5) tag=16387:valid=1:dirty=0:age=2			   <
(5, 5) tag=20227:valid=1:dirty=0:age=1			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5461] ITYPE: (Seq:      412)(Addr: 4294964808   <
IL1Cache->access(MemRead, addr: 2150216, latency: 2)	   <
L2Cache->access(MemRead, addr: 2150216, latency: 12)	   <
CYCLE: 5461 -> 5472					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=230			   <
(0, 0) tag=131070:valid=1:dirty=0:age=46		   <
(0, 0) tag=130:valid=1:dirty=0:age=1			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=75		   <
(1, 1) tag=131074:valid=1:dirty=0:age=82		   <
(1, 1) tag=234886:valid=1:dirty=0:age=81		   <
(1, 1) tag=243103:valid=1:dirty=0:age=80		   <
(2, 2) tag=262142:valid=1:dirty=0:age=79		   <
(2, 2) tag=179627:valid=1:dirty=0:age=78		   <
(2, 2) tag=246179:valid=1:dirty=0:age=77		   <
(2, 2) tag=131331:valid=1:dirty=0:age=72		   <
(3, 3) tag=131069:valid=1:dirty=0:age=52		   <
(3, 3) tag=131332:valid=1:dirty=0:age=54		   <
(3, 3) tag=262139:valid=1:dirty=0:age=68		   <
(3, 3) tag=129:valid=1:dirty=0:age=1			   <
(4, 4) tag=147457:valid=1:dirty=0:age=18		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=15		   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=9			   <
(5, 5) tag=147454:valid=1:dirty=0:age=4			   <
(5, 5) tag=16387:valid=1:dirty=0:age=2			   <
(5, 5) tag=20227:valid=1:dirty=0:age=1			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 5473] STORE: (Seq:      410)(Addr: 214745076   <
DL1Cache->access(MemWrite, addr: 2147450760, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147450760, latency: 12)   <
Memory->access(MemWrite, addr: 2147450760, latency: 112)   <
CYCLE: 5473 -> 5473					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=230			   <
(0, 0) tag=131070:valid=1:dirty=0:age=46		   <
(0, 0) tag=130:valid=1:dirty=0:age=1			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=75		   <
(1, 1) tag=131074:valid=1:dirty=0:age=82		   <
(1, 1) tag=234886:valid=1:dirty=0:age=81		   <
(1, 1) tag=243103:valid=1:dirty=0:age=80		   <
(2, 2) tag=262142:valid=1:dirty=0:age=79		   <
(2, 2) tag=179627:valid=1:dirty=0:age=78		   <
(2, 2) tag=246179:valid=1:dirty=0:age=77		   <
(2, 2) tag=131331:valid=1:dirty=0:age=72		   <
(3, 3) tag=131069:valid=1:dirty=0:age=52		   <
(3, 3) tag=131332:valid=1:dirty=0:age=54		   <
(3, 3) tag=262139:valid=1:dirty=0:age=68		   <
(3, 3) tag=129:valid=1:dirty=0:age=1			   <
(4, 4) tag=147457:valid=1:dirty=0:age=18		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=15		   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=9			   <
(5, 5) tag=147454:valid=1:dirty=0:age=4			   <
(5, 5) tag=16387:valid=1:dirty=0:age=2			   <
(5, 5) tag=20227:valid=1:dirty=0:age=1			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5473] STORE: (Seq:      413)(Addr: 2147450720   <
IL1Cache->access(MemRead, addr: 2150220, latency: 2)	   <
L2Cache->access(MemRead, addr: 2150220, latency: 12)	   <
CYCLE: 5473 -> 5484					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=231			   <
(0, 0) tag=131070:valid=1:dirty=0:age=47		   <
(0, 0) tag=130:valid=1:dirty=0:age=2			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=75		   <
(1, 1) tag=131074:valid=1:dirty=0:age=82		   <
(1, 1) tag=234886:valid=1:dirty=0:age=81		   <
(1, 1) tag=243103:valid=1:dirty=0:age=80		   <
(2, 2) tag=262142:valid=1:dirty=0:age=79		   <
(2, 2) tag=179627:valid=1:dirty=0:age=78		   <
(2, 2) tag=246179:valid=1:dirty=0:age=77		   <
(2, 2) tag=131331:valid=1:dirty=0:age=72		   <
(3, 3) tag=131069:valid=1:dirty=0:age=52		   <
(3, 3) tag=131332:valid=1:dirty=0:age=54		   <
(3, 3) tag=262139:valid=1:dirty=0:age=68		   <
(3, 3) tag=129:valid=1:dirty=0:age=1			   <
(4, 4) tag=147457:valid=1:dirty=0:age=18		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=15		   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=9			   <
(5, 5) tag=147454:valid=1:dirty=0:age=4			   <
(5, 5) tag=16387:valid=1:dirty=0:age=2			   <
(5, 5) tag=20227:valid=1:dirty=0:age=1			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5485] RTYPE: (Seq:      414)(Addr: 0)(PC: 215   <
IL1Cache->access(MemRead, addr: 2150224, latency: 2)	   <
L2Cache->access(MemRead, addr: 2150224, latency: 12)	   <
CYCLE: 5485 -> 5496					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=232			   <
(0, 0) tag=131070:valid=1:dirty=0:age=48		   <
(0, 0) tag=130:valid=1:dirty=0:age=3			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=75		   <
(1, 1) tag=131074:valid=1:dirty=0:age=82		   <
(1, 1) tag=234886:valid=1:dirty=0:age=81		   <
(1, 1) tag=243103:valid=1:dirty=0:age=80		   <
(2, 2) tag=262142:valid=1:dirty=0:age=79		   <
(2, 2) tag=179627:valid=1:dirty=0:age=78		   <
(2, 2) tag=246179:valid=1:dirty=0:age=77		   <
(2, 2) tag=131331:valid=1:dirty=0:age=72		   <
(3, 3) tag=131069:valid=1:dirty=0:age=52		   <
(3, 3) tag=131332:valid=1:dirty=0:age=54		   <
(3, 3) tag=262139:valid=1:dirty=0:age=68		   <
(3, 3) tag=129:valid=1:dirty=0:age=1			   <
(4, 4) tag=147457:valid=1:dirty=0:age=18		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=15		   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=9			   <
(5, 5) tag=147454:valid=1:dirty=0:age=4			   <
(5, 5) tag=16387:valid=1:dirty=0:age=2			   <
(5, 5) tag=20227:valid=1:dirty=0:age=1			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5497] STORE: (Seq:      415)(Addr: 2147450704   <
IL1Cache->access(MemRead, addr: 2150228, latency: 2)	   <
L2Cache->access(MemRead, addr: 2150228, latency: 12)	   <
CYCLE: 5497 -> 5508					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=233			   <
(0, 0) tag=131070:valid=1:dirty=0:age=49		   <
(0, 0) tag=130:valid=1:dirty=0:age=4			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=75		   <
(1, 1) tag=131074:valid=1:dirty=0:age=82		   <
(1, 1) tag=234886:valid=1:dirty=0:age=81		   <
(1, 1) tag=243103:valid=1:dirty=0:age=80		   <
(2, 2) tag=262142:valid=1:dirty=0:age=79		   <
(2, 2) tag=179627:valid=1:dirty=0:age=78		   <
(2, 2) tag=246179:valid=1:dirty=0:age=77		   <
(2, 2) tag=131331:valid=1:dirty=0:age=72		   <
(3, 3) tag=131069:valid=1:dirty=0:age=52		   <
(3, 3) tag=131332:valid=1:dirty=0:age=54		   <
(3, 3) tag=262139:valid=1:dirty=0:age=68		   <
(3, 3) tag=129:valid=1:dirty=0:age=1			   <
(4, 4) tag=147457:valid=1:dirty=0:age=18		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=15		   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=9			   <
(5, 5) tag=147454:valid=1:dirty=0:age=4			   <
(5, 5) tag=16387:valid=1:dirty=0:age=2			   <
(5, 5) tag=20227:valid=1:dirty=0:age=1			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 5509] STORE: (Seq:      413)(Addr: 214745072   <
DL1Cache->access(MemWrite, addr: 2147450720, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147450720, latency: 12)   <
Memory->access(MemWrite, addr: 2147450720, latency: 112)   <
CYCLE: 5509 -> 5509					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=233			   <
(0, 0) tag=131070:valid=1:dirty=0:age=49		   <
(0, 0) tag=130:valid=1:dirty=0:age=4			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=75		   <
(1, 1) tag=131074:valid=1:dirty=0:age=82		   <
(1, 1) tag=234886:valid=1:dirty=0:age=81		   <
(1, 1) tag=243103:valid=1:dirty=0:age=80		   <
(2, 2) tag=262142:valid=1:dirty=0:age=79		   <
(2, 2) tag=179627:valid=1:dirty=0:age=78		   <
(2, 2) tag=246179:valid=1:dirty=0:age=77		   <
(2, 2) tag=131331:valid=1:dirty=0:age=72		   <
(3, 3) tag=131069:valid=1:dirty=0:age=52		   <
(3, 3) tag=131332:valid=1:dirty=0:age=54		   <
(3, 3) tag=262139:valid=1:dirty=0:age=68		   <
(3, 3) tag=129:valid=1:dirty=0:age=1			   <
(4, 4) tag=147457:valid=1:dirty=0:age=18		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=15		   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=9			   <
(5, 5) tag=147454:valid=1:dirty=0:age=4			   <
(5, 5) tag=16387:valid=1:dirty=0:age=2			   <
(5, 5) tag=20227:valid=1:dirty=0:age=1			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5509] RTYPE: (Seq:      416)(Addr: 0)(PC: 215   <
IL1Cache->access(MemRead, addr: 2150232, latency: 2)	   <
L2Cache->access(MemRead, addr: 2150232, latency: 12)	   <
CYCLE: 5509 -> 5520					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=234			   <
(0, 0) tag=131070:valid=1:dirty=0:age=50		   <
(0, 0) tag=130:valid=1:dirty=0:age=5			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=75		   <
(1, 1) tag=131074:valid=1:dirty=0:age=82		   <
(1, 1) tag=234886:valid=1:dirty=0:age=81		   <
(1, 1) tag=243103:valid=1:dirty=0:age=80		   <
(2, 2) tag=262142:valid=1:dirty=0:age=79		   <
(2, 2) tag=179627:valid=1:dirty=0:age=78		   <
(2, 2) tag=246179:valid=1:dirty=0:age=77		   <
(2, 2) tag=131331:valid=1:dirty=0:age=72		   <
(3, 3) tag=131069:valid=1:dirty=0:age=52		   <
(3, 3) tag=131332:valid=1:dirty=0:age=54		   <
(3, 3) tag=262139:valid=1:dirty=0:age=68		   <
(3, 3) tag=129:valid=1:dirty=0:age=1			   <
(4, 4) tag=147457:valid=1:dirty=0:age=18		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=15		   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=9			   <
(5, 5) tag=147454:valid=1:dirty=0:age=4			   <
(5, 5) tag=16387:valid=1:dirty=0:age=2			   <
(5, 5) tag=20227:valid=1:dirty=0:age=1			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5521] STORE: (Seq:      417)(Addr: 2147450724   <
IL1Cache->access(MemRead, addr: 2150236, latency: 2)	   <
L2Cache->access(MemRead, addr: 2150236, latency: 12)	   <
CYCLE: 5521 -> 5532					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=235			   <
(0, 0) tag=131070:valid=1:dirty=0:age=51		   <
(0, 0) tag=130:valid=1:dirty=0:age=6			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=75		   <
(1, 1) tag=131074:valid=1:dirty=0:age=82		   <
(1, 1) tag=234886:valid=1:dirty=0:age=81		   <
(1, 1) tag=243103:valid=1:dirty=0:age=80		   <
(2, 2) tag=262142:valid=1:dirty=0:age=79		   <
(2, 2) tag=179627:valid=1:dirty=0:age=78		   <
(2, 2) tag=246179:valid=1:dirty=0:age=77		   <
(2, 2) tag=131331:valid=1:dirty=0:age=72		   <
(3, 3) tag=131069:valid=1:dirty=0:age=52		   <
(3, 3) tag=131332:valid=1:dirty=0:age=54		   <
(3, 3) tag=262139:valid=1:dirty=0:age=68		   <
(3, 3) tag=129:valid=1:dirty=0:age=1			   <
(4, 4) tag=147457:valid=1:dirty=0:age=18		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=15		   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=9			   <
(5, 5) tag=147454:valid=1:dirty=0:age=4			   <
(5, 5) tag=16387:valid=1:dirty=0:age=2			   <
(5, 5) tag=20227:valid=1:dirty=0:age=1			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 5533] STORE: (Seq:      415)(Addr: 214745070   <
DL1Cache->access(MemWrite, addr: 2147450704, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147450704, latency: 12)   <
Memory->access(MemWrite, addr: 2147450704, latency: 112)   <
CYCLE: 5533 -> 5533					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=235			   <
(0, 0) tag=131070:valid=1:dirty=0:age=51		   <
(0, 0) tag=130:valid=1:dirty=0:age=6			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=75		   <
(1, 1) tag=131074:valid=1:dirty=0:age=82		   <
(1, 1) tag=234886:valid=1:dirty=0:age=81		   <
(1, 1) tag=243103:valid=1:dirty=0:age=80		   <
(2, 2) tag=262142:valid=1:dirty=0:age=79		   <
(2, 2) tag=179627:valid=1:dirty=0:age=78		   <
(2, 2) tag=246179:valid=1:dirty=0:age=77		   <
(2, 2) tag=131331:valid=1:dirty=0:age=72		   <
(3, 3) tag=131069:valid=1:dirty=0:age=52		   <
(3, 3) tag=131332:valid=1:dirty=0:age=54		   <
(3, 3) tag=262139:valid=1:dirty=0:age=68		   <
(3, 3) tag=129:valid=1:dirty=0:age=1			   <
(4, 4) tag=147457:valid=1:dirty=0:age=18		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=15		   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=9			   <
(5, 5) tag=147454:valid=1:dirty=0:age=4			   <
(5, 5) tag=16387:valid=1:dirty=0:age=2			   <
(5, 5) tag=20227:valid=1:dirty=0:age=1			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5533] RTYPE: (Seq:      418)(Addr: 0)(PC: 215   <
IL1Cache->access(MemRead, addr: 2150240, latency: 2)	   <
L2Cache->access(MemRead, addr: 2150240, latency: 12)	   <
CYCLE: 5533 -> 5544					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=236			   <
(0, 0) tag=131070:valid=1:dirty=0:age=52		   <
(0, 0) tag=130:valid=1:dirty=0:age=7			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=75		   <
(1, 1) tag=131074:valid=1:dirty=0:age=82		   <
(1, 1) tag=234886:valid=1:dirty=0:age=81		   <
(1, 1) tag=243103:valid=1:dirty=0:age=80		   <
(2, 2) tag=262142:valid=1:dirty=0:age=79		   <
(2, 2) tag=179627:valid=1:dirty=0:age=78		   <
(2, 2) tag=246179:valid=1:dirty=0:age=77		   <
(2, 2) tag=131331:valid=1:dirty=0:age=72		   <
(3, 3) tag=131069:valid=1:dirty=0:age=52		   <
(3, 3) tag=131332:valid=1:dirty=0:age=54		   <
(3, 3) tag=262139:valid=1:dirty=0:age=68		   <
(3, 3) tag=129:valid=1:dirty=0:age=1			   <
(4, 4) tag=147457:valid=1:dirty=0:age=18		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=15		   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=9			   <
(5, 5) tag=147454:valid=1:dirty=0:age=4			   <
(5, 5) tag=16387:valid=1:dirty=0:age=2			   <
(5, 5) tag=20227:valid=1:dirty=0:age=1			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5545] STORE: (Seq:      419)(Addr: 2147450740   <
IL1Cache->access(MemRead, addr: 2150244, latency: 2)	   <
L2Cache->access(MemRead, addr: 2150244, latency: 12)	   <
CYCLE: 5545 -> 5556					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=237			   <
(0, 0) tag=131070:valid=1:dirty=0:age=53		   <
(0, 0) tag=130:valid=1:dirty=0:age=8			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=75		   <
(1, 1) tag=131074:valid=1:dirty=0:age=82		   <
(1, 1) tag=234886:valid=1:dirty=0:age=81		   <
(1, 1) tag=243103:valid=1:dirty=0:age=80		   <
(2, 2) tag=262142:valid=1:dirty=0:age=79		   <
(2, 2) tag=179627:valid=1:dirty=0:age=78		   <
(2, 2) tag=246179:valid=1:dirty=0:age=77		   <
(2, 2) tag=131331:valid=1:dirty=0:age=72		   <
(3, 3) tag=131069:valid=1:dirty=0:age=52		   <
(3, 3) tag=131332:valid=1:dirty=0:age=54		   <
(3, 3) tag=262139:valid=1:dirty=0:age=68		   <
(3, 3) tag=129:valid=1:dirty=0:age=1			   <
(4, 4) tag=147457:valid=1:dirty=0:age=18		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=15		   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=9			   <
(5, 5) tag=147454:valid=1:dirty=0:age=4			   <
(5, 5) tag=16387:valid=1:dirty=0:age=2			   <
(5, 5) tag=20227:valid=1:dirty=0:age=1			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 5557] STORE: (Seq:      417)(Addr: 214745072   <
DL1Cache->access(MemWrite, addr: 2147450724, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147450724, latency: 12)   <
Memory->access(MemWrite, addr: 2147450724, latency: 112)   <
CYCLE: 5557 -> 5557					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=237			   <
(0, 0) tag=131070:valid=1:dirty=0:age=53		   <
(0, 0) tag=130:valid=1:dirty=0:age=8			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=75		   <
(1, 1) tag=131074:valid=1:dirty=0:age=82		   <
(1, 1) tag=234886:valid=1:dirty=0:age=81		   <
(1, 1) tag=243103:valid=1:dirty=0:age=80		   <
(2, 2) tag=262142:valid=1:dirty=0:age=79		   <
(2, 2) tag=179627:valid=1:dirty=0:age=78		   <
(2, 2) tag=246179:valid=1:dirty=0:age=77		   <
(2, 2) tag=131331:valid=1:dirty=0:age=72		   <
(3, 3) tag=131069:valid=1:dirty=0:age=52		   <
(3, 3) tag=131332:valid=1:dirty=0:age=54		   <
(3, 3) tag=262139:valid=1:dirty=0:age=68		   <
(3, 3) tag=129:valid=1:dirty=0:age=1			   <
(4, 4) tag=147457:valid=1:dirty=0:age=18		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=15		   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=9			   <
(5, 5) tag=147454:valid=1:dirty=0:age=4			   <
(5, 5) tag=16387:valid=1:dirty=0:age=2			   <
(5, 5) tag=20227:valid=1:dirty=0:age=1			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5557] STORE: (Seq:      420)(Addr: 2147450736   <
IL1Cache->access(MemRead, addr: 2150248, latency: 2)	   <
L2Cache->access(MemRead, addr: 2150248, latency: 12)	   <
CYCLE: 5557 -> 5568					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=238			   <
(0, 0) tag=131070:valid=1:dirty=0:age=54		   <
(0, 0) tag=130:valid=1:dirty=0:age=9			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=75		   <
(1, 1) tag=131074:valid=1:dirty=0:age=82		   <
(1, 1) tag=234886:valid=1:dirty=0:age=81		   <
(1, 1) tag=243103:valid=1:dirty=0:age=80		   <
(2, 2) tag=262142:valid=1:dirty=0:age=79		   <
(2, 2) tag=179627:valid=1:dirty=0:age=78		   <
(2, 2) tag=246179:valid=1:dirty=0:age=77		   <
(2, 2) tag=131331:valid=1:dirty=0:age=72		   <
(3, 3) tag=131069:valid=1:dirty=0:age=52		   <
(3, 3) tag=131332:valid=1:dirty=0:age=54		   <
(3, 3) tag=262139:valid=1:dirty=0:age=68		   <
(3, 3) tag=129:valid=1:dirty=0:age=1			   <
(4, 4) tag=147457:valid=1:dirty=0:age=18		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=15		   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=9			   <
(5, 5) tag=147454:valid=1:dirty=0:age=4			   <
(5, 5) tag=16387:valid=1:dirty=0:age=2			   <
(5, 5) tag=20227:valid=1:dirty=0:age=1			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5569] STORE: (Seq:      421)(Addr: 2147450732   <
IL1Cache->access(MemRead, addr: 2150252, latency: 2)	   <
L2Cache->access(MemRead, addr: 2150252, latency: 12)	   <
CYCLE: 5569 -> 5580					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=239			   <
(0, 0) tag=131070:valid=1:dirty=0:age=55		   <
(0, 0) tag=130:valid=1:dirty=0:age=10			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=75		   <
(1, 1) tag=131074:valid=1:dirty=0:age=82		   <
(1, 1) tag=234886:valid=1:dirty=0:age=81		   <
(1, 1) tag=243103:valid=1:dirty=0:age=80		   <
(2, 2) tag=262142:valid=1:dirty=0:age=79		   <
(2, 2) tag=179627:valid=1:dirty=0:age=78		   <
(2, 2) tag=246179:valid=1:dirty=0:age=77		   <
(2, 2) tag=131331:valid=1:dirty=0:age=72		   <
(3, 3) tag=131069:valid=1:dirty=0:age=52		   <
(3, 3) tag=131332:valid=1:dirty=0:age=54		   <
(3, 3) tag=262139:valid=1:dirty=0:age=68		   <
(3, 3) tag=129:valid=1:dirty=0:age=1			   <
(4, 4) tag=147457:valid=1:dirty=0:age=18		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=15		   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=9			   <
(5, 5) tag=147454:valid=1:dirty=0:age=4			   <
(5, 5) tag=16387:valid=1:dirty=0:age=2			   <
(5, 5) tag=20227:valid=1:dirty=0:age=1			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 5581] STORE: (Seq:      419)(Addr: 214745074   <
DL1Cache->access(MemWrite, addr: 2147450740, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147450740, latency: 12)   <
Memory->access(MemWrite, addr: 2147450740, latency: 112)   <
CYCLE: 5581 -> 5581					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=239			   <
(0, 0) tag=131070:valid=1:dirty=0:age=55		   <
(0, 0) tag=130:valid=1:dirty=0:age=10			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=75		   <
(1, 1) tag=131074:valid=1:dirty=0:age=82		   <
(1, 1) tag=234886:valid=1:dirty=0:age=81		   <
(1, 1) tag=243103:valid=1:dirty=0:age=80		   <
(2, 2) tag=262142:valid=1:dirty=0:age=79		   <
(2, 2) tag=179627:valid=1:dirty=0:age=78		   <
(2, 2) tag=246179:valid=1:dirty=0:age=77		   <
(2, 2) tag=131331:valid=1:dirty=0:age=72		   <
(3, 3) tag=131069:valid=1:dirty=0:age=52		   <
(3, 3) tag=131332:valid=1:dirty=0:age=54		   <
(3, 3) tag=262139:valid=1:dirty=0:age=68		   <
(3, 3) tag=129:valid=1:dirty=0:age=1			   <
(4, 4) tag=147457:valid=1:dirty=0:age=18		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=15		   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=9			   <
(5, 5) tag=147454:valid=1:dirty=0:age=4			   <
(5, 5) tag=16387:valid=1:dirty=0:age=2			   <
(5, 5) tag=20227:valid=1:dirty=0:age=1			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5581] STORE: (Seq:      422)(Addr: 2147450728   <
IL1Cache->access(MemRead, addr: 2150256, latency: 2)	   <
L2Cache->access(MemRead, addr: 2150256, latency: 12)	   <
CYCLE: 5581 -> 5592					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=240			   <
(0, 0) tag=131070:valid=1:dirty=0:age=56		   <
(0, 0) tag=130:valid=1:dirty=0:age=11			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=75		   <
(1, 1) tag=131074:valid=1:dirty=0:age=82		   <
(1, 1) tag=234886:valid=1:dirty=0:age=81		   <
(1, 1) tag=243103:valid=1:dirty=0:age=80		   <
(2, 2) tag=262142:valid=1:dirty=0:age=79		   <
(2, 2) tag=179627:valid=1:dirty=0:age=78		   <
(2, 2) tag=246179:valid=1:dirty=0:age=77		   <
(2, 2) tag=131331:valid=1:dirty=0:age=72		   <
(3, 3) tag=131069:valid=1:dirty=0:age=52		   <
(3, 3) tag=131332:valid=1:dirty=0:age=54		   <
(3, 3) tag=262139:valid=1:dirty=0:age=68		   <
(3, 3) tag=129:valid=1:dirty=0:age=1			   <
(4, 4) tag=147457:valid=1:dirty=0:age=18		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=15		   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=9			   <
(5, 5) tag=147454:valid=1:dirty=0:age=4			   <
(5, 5) tag=16387:valid=1:dirty=0:age=2			   <
(5, 5) tag=20227:valid=1:dirty=0:age=1			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 5593] STORE: (Seq:      420)(Addr: 214745073   <
DL1Cache->access(MemWrite, addr: 2147450736, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147450736, latency: 12)   <
Memory->access(MemWrite, addr: 2147450736, latency: 112)   <
CYCLE: 5593 -> 5593					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=240			   <
(0, 0) tag=131070:valid=1:dirty=0:age=56		   <
(0, 0) tag=130:valid=1:dirty=0:age=11			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=75		   <
(1, 1) tag=131074:valid=1:dirty=0:age=82		   <
(1, 1) tag=234886:valid=1:dirty=0:age=81		   <
(1, 1) tag=243103:valid=1:dirty=0:age=80		   <
(2, 2) tag=262142:valid=1:dirty=0:age=79		   <
(2, 2) tag=179627:valid=1:dirty=0:age=78		   <
(2, 2) tag=246179:valid=1:dirty=0:age=77		   <
(2, 2) tag=131331:valid=1:dirty=0:age=72		   <
(3, 3) tag=131069:valid=1:dirty=0:age=52		   <
(3, 3) tag=131332:valid=1:dirty=0:age=54		   <
(3, 3) tag=262139:valid=1:dirty=0:age=68		   <
(3, 3) tag=129:valid=1:dirty=0:age=1			   <
(4, 4) tag=147457:valid=1:dirty=0:age=18		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=15		   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=9			   <
(5, 5) tag=147454:valid=1:dirty=0:age=4			   <
(5, 5) tag=16387:valid=1:dirty=0:age=2			   <
(5, 5) tag=20227:valid=1:dirty=0:age=1			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5593] STORE: (Seq:      423)(Addr: 2147450716   <
IL1Cache->access(MemRead, addr: 2150260, latency: 2)	   <
L2Cache->access(MemRead, addr: 2150260, latency: 12)	   <
CYCLE: 5593 -> 5604					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=241			   <
(0, 0) tag=131070:valid=1:dirty=0:age=57		   <
(0, 0) tag=130:valid=1:dirty=0:age=12			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=75		   <
(1, 1) tag=131074:valid=1:dirty=0:age=82		   <
(1, 1) tag=234886:valid=1:dirty=0:age=81		   <
(1, 1) tag=243103:valid=1:dirty=0:age=80		   <
(2, 2) tag=262142:valid=1:dirty=0:age=79		   <
(2, 2) tag=179627:valid=1:dirty=0:age=78		   <
(2, 2) tag=246179:valid=1:dirty=0:age=77		   <
(2, 2) tag=131331:valid=1:dirty=0:age=72		   <
(3, 3) tag=131069:valid=1:dirty=0:age=52		   <
(3, 3) tag=131332:valid=1:dirty=0:age=54		   <
(3, 3) tag=262139:valid=1:dirty=0:age=68		   <
(3, 3) tag=129:valid=1:dirty=0:age=1			   <
(4, 4) tag=147457:valid=1:dirty=0:age=18		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=15		   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=9			   <
(5, 5) tag=147454:valid=1:dirty=0:age=4			   <
(5, 5) tag=16387:valid=1:dirty=0:age=2			   <
(5, 5) tag=20227:valid=1:dirty=0:age=1			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 5605] STORE: (Seq:      421)(Addr: 214745073   <
DL1Cache->access(MemWrite, addr: 2147450732, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147450732, latency: 12)   <
Memory->access(MemWrite, addr: 2147450732, latency: 112)   <
CYCLE: 5605 -> 5605					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=241			   <
(0, 0) tag=131070:valid=1:dirty=0:age=57		   <
(0, 0) tag=130:valid=1:dirty=0:age=12			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=75		   <
(1, 1) tag=131074:valid=1:dirty=0:age=82		   <
(1, 1) tag=234886:valid=1:dirty=0:age=81		   <
(1, 1) tag=243103:valid=1:dirty=0:age=80		   <
(2, 2) tag=262142:valid=1:dirty=0:age=79		   <
(2, 2) tag=179627:valid=1:dirty=0:age=78		   <
(2, 2) tag=246179:valid=1:dirty=0:age=77		   <
(2, 2) tag=131331:valid=1:dirty=0:age=72		   <
(3, 3) tag=131069:valid=1:dirty=0:age=52		   <
(3, 3) tag=131332:valid=1:dirty=0:age=54		   <
(3, 3) tag=262139:valid=1:dirty=0:age=68		   <
(3, 3) tag=129:valid=1:dirty=0:age=1			   <
(4, 4) tag=147457:valid=1:dirty=0:age=18		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=15		   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=9			   <
(5, 5) tag=147454:valid=1:dirty=0:age=4			   <
(5, 5) tag=16387:valid=1:dirty=0:age=2			   <
(5, 5) tag=20227:valid=1:dirty=0:age=1			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5605] STORE: (Seq:      424)(Addr: 2147450712   <
IL1Cache->access(MemRead, addr: 2150264, latency: 2)	   <
L2Cache->access(MemRead, addr: 2150264, latency: 12)	   <
CYCLE: 5605 -> 5616					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=242			   <
(0, 0) tag=131070:valid=1:dirty=0:age=58		   <
(0, 0) tag=130:valid=1:dirty=0:age=13			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=75		   <
(1, 1) tag=131074:valid=1:dirty=0:age=82		   <
(1, 1) tag=234886:valid=1:dirty=0:age=81		   <
(1, 1) tag=243103:valid=1:dirty=0:age=80		   <
(2, 2) tag=262142:valid=1:dirty=0:age=79		   <
(2, 2) tag=179627:valid=1:dirty=0:age=78		   <
(2, 2) tag=246179:valid=1:dirty=0:age=77		   <
(2, 2) tag=131331:valid=1:dirty=0:age=72		   <
(3, 3) tag=131069:valid=1:dirty=0:age=52		   <
(3, 3) tag=131332:valid=1:dirty=0:age=54		   <
(3, 3) tag=262139:valid=1:dirty=0:age=68		   <
(3, 3) tag=129:valid=1:dirty=0:age=1			   <
(4, 4) tag=147457:valid=1:dirty=0:age=18		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=15		   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=9			   <
(5, 5) tag=147454:valid=1:dirty=0:age=4			   <
(5, 5) tag=16387:valid=1:dirty=0:age=2			   <
(5, 5) tag=20227:valid=1:dirty=0:age=1			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 5617] STORE: (Seq:      422)(Addr: 214745072   <
DL1Cache->access(MemWrite, addr: 2147450728, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147450728, latency: 12)   <
Memory->access(MemWrite, addr: 2147450728, latency: 112)   <
CYCLE: 5617 -> 5617					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=242			   <
(0, 0) tag=131070:valid=1:dirty=0:age=58		   <
(0, 0) tag=130:valid=1:dirty=0:age=13			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=75		   <
(1, 1) tag=131074:valid=1:dirty=0:age=82		   <
(1, 1) tag=234886:valid=1:dirty=0:age=81		   <
(1, 1) tag=243103:valid=1:dirty=0:age=80		   <
(2, 2) tag=262142:valid=1:dirty=0:age=79		   <
(2, 2) tag=179627:valid=1:dirty=0:age=78		   <
(2, 2) tag=246179:valid=1:dirty=0:age=77		   <
(2, 2) tag=131331:valid=1:dirty=0:age=72		   <
(3, 3) tag=131069:valid=1:dirty=0:age=52		   <
(3, 3) tag=131332:valid=1:dirty=0:age=54		   <
(3, 3) tag=262139:valid=1:dirty=0:age=68		   <
(3, 3) tag=129:valid=1:dirty=0:age=1			   <
(4, 4) tag=147457:valid=1:dirty=0:age=18		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=15		   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=9			   <
(5, 5) tag=147454:valid=1:dirty=0:age=4			   <
(5, 5) tag=16387:valid=1:dirty=0:age=2			   <
(5, 5) tag=20227:valid=1:dirty=0:age=1			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5617] STORE: (Seq:      425)(Addr: 2147450708   <
IL1Cache->access(MemRead, addr: 2150268, latency: 2)	   <
L2Cache->access(MemRead, addr: 2150268, latency: 12)	   <
CYCLE: 5617 -> 5628					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=243			   <
(0, 0) tag=131070:valid=1:dirty=0:age=59		   <
(0, 0) tag=130:valid=1:dirty=0:age=14			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=75		   <
(1, 1) tag=131074:valid=1:dirty=0:age=82		   <
(1, 1) tag=234886:valid=1:dirty=0:age=81		   <
(1, 1) tag=243103:valid=1:dirty=0:age=80		   <
(2, 2) tag=262142:valid=1:dirty=0:age=79		   <
(2, 2) tag=179627:valid=1:dirty=0:age=78		   <
(2, 2) tag=246179:valid=1:dirty=0:age=77		   <
(2, 2) tag=131331:valid=1:dirty=0:age=72		   <
(3, 3) tag=131069:valid=1:dirty=0:age=52		   <
(3, 3) tag=131332:valid=1:dirty=0:age=54		   <
(3, 3) tag=262139:valid=1:dirty=0:age=68		   <
(3, 3) tag=129:valid=1:dirty=0:age=1			   <
(4, 4) tag=147457:valid=1:dirty=0:age=18		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=15		   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=9			   <
(5, 5) tag=147454:valid=1:dirty=0:age=4			   <
(5, 5) tag=16387:valid=1:dirty=0:age=2			   <
(5, 5) tag=20227:valid=1:dirty=0:age=1			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 5629] STORE: (Seq:      423)(Addr: 214745071   <
DL1Cache->access(MemWrite, addr: 2147450716, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147450716, latency: 12)   <
Memory->access(MemWrite, addr: 2147450716, latency: 112)   <
CYCLE: 5629 -> 5629					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=243			   <
(0, 0) tag=131070:valid=1:dirty=0:age=59		   <
(0, 0) tag=130:valid=1:dirty=0:age=14			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=75		   <
(1, 1) tag=131074:valid=1:dirty=0:age=82		   <
(1, 1) tag=234886:valid=1:dirty=0:age=81		   <
(1, 1) tag=243103:valid=1:dirty=0:age=80		   <
(2, 2) tag=262142:valid=1:dirty=0:age=79		   <
(2, 2) tag=179627:valid=1:dirty=0:age=78		   <
(2, 2) tag=246179:valid=1:dirty=0:age=77		   <
(2, 2) tag=131331:valid=1:dirty=0:age=72		   <
(3, 3) tag=131069:valid=1:dirty=0:age=52		   <
(3, 3) tag=131332:valid=1:dirty=0:age=54		   <
(3, 3) tag=262139:valid=1:dirty=0:age=68		   <
(3, 3) tag=129:valid=1:dirty=0:age=1			   <
(4, 4) tag=147457:valid=1:dirty=0:age=18		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=15		   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=9			   <
(5, 5) tag=147454:valid=1:dirty=0:age=4			   <
(5, 5) tag=16387:valid=1:dirty=0:age=2			   <
(5, 5) tag=20227:valid=1:dirty=0:age=1			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5629] STORE: (Seq:      426)(Addr: 2147450752   <
IL1Cache->access(MemRead, addr: 2150272, latency: 2)	   <
L2Cache->access(MemRead, addr: 2150272, latency: 12)	   <
CYCLE: 5629 -> 5640					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=244			   <
(0, 0) tag=131070:valid=1:dirty=0:age=60		   <
(0, 0) tag=130:valid=1:dirty=0:age=15			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=75		   <
(1, 1) tag=131074:valid=1:dirty=0:age=82		   <
(1, 1) tag=234886:valid=1:dirty=0:age=81		   <
(1, 1) tag=243103:valid=1:dirty=0:age=80		   <
(2, 2) tag=262142:valid=1:dirty=0:age=79		   <
(2, 2) tag=179627:valid=1:dirty=0:age=78		   <
(2, 2) tag=246179:valid=1:dirty=0:age=77		   <
(2, 2) tag=131331:valid=1:dirty=0:age=72		   <
(3, 3) tag=131069:valid=1:dirty=0:age=52		   <
(3, 3) tag=131332:valid=1:dirty=0:age=54		   <
(3, 3) tag=262139:valid=1:dirty=0:age=68		   <
(3, 3) tag=129:valid=1:dirty=0:age=1			   <
(4, 4) tag=147457:valid=1:dirty=0:age=18		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=15		   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=9			   <
(5, 5) tag=147454:valid=1:dirty=0:age=4			   <
(5, 5) tag=16387:valid=1:dirty=0:age=2			   <
(5, 5) tag=20227:valid=1:dirty=0:age=1			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 5641] STORE: (Seq:      424)(Addr: 214745071   <
DL1Cache->access(MemWrite, addr: 2147450712, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147450712, latency: 12)   <
Memory->access(MemWrite, addr: 2147450712, latency: 112)   <
CYCLE: 5641 -> 5641					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=244			   <
(0, 0) tag=131070:valid=1:dirty=0:age=60		   <
(0, 0) tag=130:valid=1:dirty=0:age=15			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=75		   <
(1, 1) tag=131074:valid=1:dirty=0:age=82		   <
(1, 1) tag=234886:valid=1:dirty=0:age=81		   <
(1, 1) tag=243103:valid=1:dirty=0:age=80		   <
(2, 2) tag=262142:valid=1:dirty=0:age=79		   <
(2, 2) tag=179627:valid=1:dirty=0:age=78		   <
(2, 2) tag=246179:valid=1:dirty=0:age=77		   <
(2, 2) tag=131331:valid=1:dirty=0:age=72		   <
(3, 3) tag=131069:valid=1:dirty=0:age=52		   <
(3, 3) tag=131332:valid=1:dirty=0:age=54		   <
(3, 3) tag=262139:valid=1:dirty=0:age=68		   <
(3, 3) tag=129:valid=1:dirty=0:age=1			   <
(4, 4) tag=147457:valid=1:dirty=0:age=18		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=15		   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=9			   <
(5, 5) tag=147454:valid=1:dirty=0:age=4			   <
(5, 5) tag=16387:valid=1:dirty=0:age=2			   <
(5, 5) tag=20227:valid=1:dirty=0:age=1			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5641] BRANCH: (Seq:      427)(Addr: 2150336)(   <
IL1Cache->access(MemRead, addr: 2150276, latency: 2)	   <
L2Cache->access(MemRead, addr: 2150276, latency: 12)	   <
CYCLE: 5641 -> 5652					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=245			   <
(0, 0) tag=131070:valid=1:dirty=0:age=61		   <
(0, 0) tag=130:valid=1:dirty=0:age=16			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=75		   <
(1, 1) tag=131074:valid=1:dirty=0:age=82		   <
(1, 1) tag=234886:valid=1:dirty=0:age=81		   <
(1, 1) tag=243103:valid=1:dirty=0:age=80		   <
(2, 2) tag=262142:valid=1:dirty=0:age=79		   <
(2, 2) tag=179627:valid=1:dirty=0:age=78		   <
(2, 2) tag=246179:valid=1:dirty=0:age=77		   <
(2, 2) tag=131331:valid=1:dirty=0:age=72		   <
(3, 3) tag=131069:valid=1:dirty=0:age=52		   <
(3, 3) tag=131332:valid=1:dirty=0:age=54		   <
(3, 3) tag=262139:valid=1:dirty=0:age=68		   <
(3, 3) tag=129:valid=1:dirty=0:age=1			   <
(4, 4) tag=147457:valid=1:dirty=0:age=18		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=15		   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=9			   <
(5, 5) tag=147454:valid=1:dirty=0:age=4			   <
(5, 5) tag=16387:valid=1:dirty=0:age=2			   <
(5, 5) tag=20227:valid=1:dirty=0:age=1			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 5653] STORE: (Seq:      425)(Addr: 214745070   <
DL1Cache->access(MemWrite, addr: 2147450708, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147450708, latency: 12)   <
Memory->access(MemWrite, addr: 2147450708, latency: 112)   <
CYCLE: 5653 -> 5653					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=245			   <
(0, 0) tag=131070:valid=1:dirty=0:age=61		   <
(0, 0) tag=130:valid=1:dirty=0:age=16			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=75		   <
(1, 1) tag=131074:valid=1:dirty=0:age=82		   <
(1, 1) tag=234886:valid=1:dirty=0:age=81		   <
(1, 1) tag=243103:valid=1:dirty=0:age=80		   <
(2, 2) tag=262142:valid=1:dirty=0:age=79		   <
(2, 2) tag=179627:valid=1:dirty=0:age=78		   <
(2, 2) tag=246179:valid=1:dirty=0:age=77		   <
(2, 2) tag=131331:valid=1:dirty=0:age=72		   <
(3, 3) tag=131069:valid=1:dirty=0:age=52		   <
(3, 3) tag=131332:valid=1:dirty=0:age=54		   <
(3, 3) tag=262139:valid=1:dirty=0:age=68		   <
(3, 3) tag=129:valid=1:dirty=0:age=1			   <
(4, 4) tag=147457:valid=1:dirty=0:age=18		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=15		   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=9			   <
(5, 5) tag=147454:valid=1:dirty=0:age=4			   <
(5, 5) tag=16387:valid=1:dirty=0:age=2			   <
(5, 5) tag=20227:valid=1:dirty=0:age=1			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5653] LOAD: (Seq:      428)(Addr: 268448816)(   <
IL1Cache->access(MemRead, addr: 2150280, latency: 2)	   <
L2Cache->access(MemRead, addr: 2150280, latency: 12)	   <
CYCLE: 5653 -> 5664					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=246			   <
(0, 0) tag=131070:valid=1:dirty=0:age=62		   <
(0, 0) tag=130:valid=1:dirty=0:age=17			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=75		   <
(1, 1) tag=131074:valid=1:dirty=0:age=82		   <
(1, 1) tag=234886:valid=1:dirty=0:age=81		   <
(1, 1) tag=243103:valid=1:dirty=0:age=80		   <
(2, 2) tag=262142:valid=1:dirty=0:age=79		   <
(2, 2) tag=179627:valid=1:dirty=0:age=78		   <
(2, 2) tag=246179:valid=1:dirty=0:age=77		   <
(2, 2) tag=131331:valid=1:dirty=0:age=72		   <
(3, 3) tag=131069:valid=1:dirty=0:age=52		   <
(3, 3) tag=131332:valid=1:dirty=0:age=54		   <
(3, 3) tag=262139:valid=1:dirty=0:age=68		   <
(3, 3) tag=129:valid=1:dirty=0:age=1			   <
(4, 4) tag=147457:valid=1:dirty=0:age=18		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=15		   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=9			   <
(5, 5) tag=147454:valid=1:dirty=0:age=4			   <
(5, 5) tag=16387:valid=1:dirty=0:age=2			   <
(5, 5) tag=20227:valid=1:dirty=0:age=1			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 5665] STORE: (Seq:      426)(Addr: 214745075   <
DL1Cache->access(MemWrite, addr: 2147450752, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147450752, latency: 12)   <
Memory->access(MemWrite, addr: 2147450752, latency: 112)   <
CYCLE: 5665 -> 5665					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=246			   <
(0, 0) tag=131070:valid=1:dirty=0:age=62		   <
(0, 0) tag=130:valid=1:dirty=0:age=17			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=75		   <
(1, 1) tag=131074:valid=1:dirty=0:age=82		   <
(1, 1) tag=234886:valid=1:dirty=0:age=81		   <
(1, 1) tag=243103:valid=1:dirty=0:age=80		   <
(2, 2) tag=262142:valid=1:dirty=0:age=79		   <
(2, 2) tag=179627:valid=1:dirty=0:age=78		   <
(2, 2) tag=246179:valid=1:dirty=0:age=77		   <
(2, 2) tag=131331:valid=1:dirty=0:age=72		   <
(3, 3) tag=131069:valid=1:dirty=0:age=52		   <
(3, 3) tag=131332:valid=1:dirty=0:age=54		   <
(3, 3) tag=262139:valid=1:dirty=0:age=68		   <
(3, 3) tag=129:valid=1:dirty=0:age=1			   <
(4, 4) tag=147457:valid=1:dirty=0:age=18		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=15		   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=9			   <
(5, 5) tag=147454:valid=1:dirty=0:age=4			   <
(5, 5) tag=16387:valid=1:dirty=0:age=2			   <
(5, 5) tag=20227:valid=1:dirty=0:age=1			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5665] ITYPE: (Seq:      429)(Addr: 65261)(PC:   <
IL1Cache->access(MemRead, addr: 2150284, latency: 2)	   <
L2Cache->access(MemRead, addr: 2150284, latency: 12)	   <
CYCLE: 5665 -> 5676					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=247			   <
(0, 0) tag=131070:valid=1:dirty=0:age=63		   <
(0, 0) tag=130:valid=1:dirty=0:age=18			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=75		   <
(1, 1) tag=131074:valid=1:dirty=0:age=82		   <
(1, 1) tag=234886:valid=1:dirty=0:age=81		   <
(1, 1) tag=243103:valid=1:dirty=0:age=80		   <
(2, 2) tag=262142:valid=1:dirty=0:age=79		   <
(2, 2) tag=179627:valid=1:dirty=0:age=78		   <
(2, 2) tag=246179:valid=1:dirty=0:age=77		   <
(2, 2) tag=131331:valid=1:dirty=0:age=72		   <
(3, 3) tag=131069:valid=1:dirty=0:age=52		   <
(3, 3) tag=131332:valid=1:dirty=0:age=54		   <
(3, 3) tag=262139:valid=1:dirty=0:age=68		   <
(3, 3) tag=129:valid=1:dirty=0:age=1			   <
(4, 4) tag=147457:valid=1:dirty=0:age=18		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=15		   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=9			   <
(5, 5) tag=147454:valid=1:dirty=0:age=4			   <
(5, 5) tag=16387:valid=1:dirty=0:age=2			   <
(5, 5) tag=20227:valid=1:dirty=0:age=1			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5677] ITYPE: (Seq:      430)(Addr: 47806)(PC:   <
IL1Cache->access(MemRead, addr: 2150288, latency: 2)	   <
L2Cache->access(MemRead, addr: 2150288, latency: 12)	   <
CYCLE: 5677 -> 5688					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=248			   <
(0, 0) tag=131070:valid=1:dirty=0:age=64		   <
(0, 0) tag=130:valid=1:dirty=0:age=19			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=75		   <
(1, 1) tag=131074:valid=1:dirty=0:age=82		   <
(1, 1) tag=234886:valid=1:dirty=0:age=81		   <
(1, 1) tag=243103:valid=1:dirty=0:age=80		   <
(2, 2) tag=262142:valid=1:dirty=0:age=79		   <
(2, 2) tag=179627:valid=1:dirty=0:age=78		   <
(2, 2) tag=246179:valid=1:dirty=0:age=77		   <
(2, 2) tag=131331:valid=1:dirty=0:age=72		   <
(3, 3) tag=131069:valid=1:dirty=0:age=52		   <
(3, 3) tag=131332:valid=1:dirty=0:age=54		   <
(3, 3) tag=262139:valid=1:dirty=0:age=68		   <
(3, 3) tag=129:valid=1:dirty=0:age=1			   <
(4, 4) tag=147457:valid=1:dirty=0:age=18		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=15		   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=9			   <
(5, 5) tag=147454:valid=1:dirty=0:age=4			   <
(5, 5) tag=16387:valid=1:dirty=0:age=2			   <
(5, 5) tag=20227:valid=1:dirty=0:age=1			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 5689] LOAD: (Seq:      428)(Addr: 268448816)   <
DL1Cache->access(MemRead, addr: 268448816, latency: 2)	   <
L2Cache->access(MemRead, addr: 268448816, latency: 12)	   <
CYCLE: 5689 -> 5700					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=249			   <
(0, 0) tag=131070:valid=1:dirty=0:age=65		   <
(0, 0) tag=130:valid=1:dirty=0:age=20			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=76		   <
(1, 1) tag=131074:valid=1:dirty=0:age=83		   <
(1, 1) tag=234886:valid=1:dirty=0:age=82		   <
(1, 1) tag=243103:valid=1:dirty=0:age=81		   <
(2, 2) tag=262142:valid=1:dirty=0:age=80		   <
(2, 2) tag=179627:valid=1:dirty=0:age=79		   <
(2, 2) tag=246179:valid=1:dirty=0:age=78		   <
(2, 2) tag=131331:valid=1:dirty=0:age=73		   <
(3, 3) tag=131069:valid=1:dirty=0:age=53		   <
(3, 3) tag=131332:valid=1:dirty=0:age=55		   <
(3, 3) tag=262139:valid=1:dirty=0:age=69		   <
(3, 3) tag=129:valid=1:dirty=0:age=2			   <
(4, 4) tag=147457:valid=1:dirty=0:age=19		   <
(4, 4) tag=32768:valid=1:dirty=0:age=9			   <
(4, 4) tag=148487:valid=1:dirty=0:age=16		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=9			   <
(5, 5) tag=147454:valid=1:dirty=0:age=4			   <
(5, 5) tag=16387:valid=1:dirty=0:age=2			   <
(5, 5) tag=20227:valid=1:dirty=0:age=1			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5700] BRANCH: (Seq:      431)(Addr: 2150304)(   <
IL1Cache->access(MemRead, addr: 2150292, latency: 2)	   <
L2Cache->access(MemRead, addr: 2150292, latency: 12)	   <
CYCLE: 5700 -> 5711					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=250			   <
(0, 0) tag=131070:valid=1:dirty=0:age=66		   <
(0, 0) tag=130:valid=1:dirty=0:age=21			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=76		   <
(1, 1) tag=131074:valid=1:dirty=0:age=83		   <
(1, 1) tag=234886:valid=1:dirty=0:age=82		   <
(1, 1) tag=243103:valid=1:dirty=0:age=81		   <
(2, 2) tag=262142:valid=1:dirty=0:age=80		   <
(2, 2) tag=179627:valid=1:dirty=0:age=79		   <
(2, 2) tag=246179:valid=1:dirty=0:age=78		   <
(2, 2) tag=131331:valid=1:dirty=0:age=73		   <
(3, 3) tag=131069:valid=1:dirty=0:age=53		   <
(3, 3) tag=131332:valid=1:dirty=0:age=55		   <
(3, 3) tag=262139:valid=1:dirty=0:age=69		   <
(3, 3) tag=129:valid=1:dirty=0:age=2			   <
(4, 4) tag=147457:valid=1:dirty=0:age=19		   <
(4, 4) tag=32768:valid=1:dirty=0:age=9			   <
(4, 4) tag=148487:valid=1:dirty=0:age=16		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=9			   <
(5, 5) tag=147454:valid=1:dirty=0:age=4			   <
(5, 5) tag=16387:valid=1:dirty=0:age=2			   <
(5, 5) tag=20227:valid=1:dirty=0:age=1			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5712] LOAD: (Seq:      432)(Addr: 249230107)(   <
IL1Cache->access(MemRead, addr: 2150304, latency: 2)	   <
L2Cache->access(MemRead, addr: 2150304, latency: 12)	   <
CYCLE: 5712 -> 5723					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=251			   <
(0, 0) tag=131070:valid=1:dirty=0:age=67		   <
(0, 0) tag=130:valid=1:dirty=0:age=22			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=76		   <
(1, 1) tag=131074:valid=1:dirty=0:age=83		   <
(1, 1) tag=234886:valid=1:dirty=0:age=82		   <
(1, 1) tag=243103:valid=1:dirty=0:age=81		   <
(2, 2) tag=262142:valid=1:dirty=0:age=80		   <
(2, 2) tag=179627:valid=1:dirty=0:age=79		   <
(2, 2) tag=246179:valid=1:dirty=0:age=78		   <
(2, 2) tag=131331:valid=1:dirty=0:age=73		   <
(3, 3) tag=131069:valid=1:dirty=0:age=53		   <
(3, 3) tag=131332:valid=1:dirty=0:age=55		   <
(3, 3) tag=262139:valid=1:dirty=0:age=69		   <
(3, 3) tag=129:valid=1:dirty=0:age=2			   <
(4, 4) tag=147457:valid=1:dirty=0:age=19		   <
(4, 4) tag=32768:valid=1:dirty=0:age=9			   <
(4, 4) tag=148487:valid=1:dirty=0:age=16		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=9			   <
(5, 5) tag=147454:valid=1:dirty=0:age=4			   <
(5, 5) tag=16387:valid=1:dirty=0:age=2			   <
(5, 5) tag=20227:valid=1:dirty=0:age=1			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5724] ITYPE: (Seq:      433)(Addr: 65242)(PC:   <
IL1Cache->access(MemRead, addr: 2150308, latency: 2)	   <
L2Cache->access(MemRead, addr: 2150308, latency: 12)	   <
CYCLE: 5724 -> 5735					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=252			   <
(0, 0) tag=131070:valid=1:dirty=0:age=68		   <
(0, 0) tag=130:valid=1:dirty=0:age=23			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=76		   <
(1, 1) tag=131074:valid=1:dirty=0:age=83		   <
(1, 1) tag=234886:valid=1:dirty=0:age=82		   <
(1, 1) tag=243103:valid=1:dirty=0:age=81		   <
(2, 2) tag=262142:valid=1:dirty=0:age=80		   <
(2, 2) tag=179627:valid=1:dirty=0:age=79		   <
(2, 2) tag=246179:valid=1:dirty=0:age=78		   <
(2, 2) tag=131331:valid=1:dirty=0:age=73		   <
(3, 3) tag=131069:valid=1:dirty=0:age=53		   <
(3, 3) tag=131332:valid=1:dirty=0:age=55		   <
(3, 3) tag=262139:valid=1:dirty=0:age=69		   <
(3, 3) tag=129:valid=1:dirty=0:age=2			   <
(4, 4) tag=147457:valid=1:dirty=0:age=19		   <
(4, 4) tag=32768:valid=1:dirty=0:age=9			   <
(4, 4) tag=148487:valid=1:dirty=0:age=16		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=9			   <
(5, 5) tag=147454:valid=1:dirty=0:age=4			   <
(5, 5) tag=16387:valid=1:dirty=0:age=2			   <
(5, 5) tag=20227:valid=1:dirty=0:age=1			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5736] ITYPE: (Seq:      434)(Addr: 48875)(PC:   <
IL1Cache->access(MemRead, addr: 2150312, latency: 2)	   <
L2Cache->access(MemRead, addr: 2150312, latency: 12)	   <
CYCLE: 5736 -> 5747					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=253			   <
(0, 0) tag=131070:valid=1:dirty=0:age=69		   <
(0, 0) tag=130:valid=1:dirty=0:age=24			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=76		   <
(1, 1) tag=131074:valid=1:dirty=0:age=83		   <
(1, 1) tag=234886:valid=1:dirty=0:age=82		   <
(1, 1) tag=243103:valid=1:dirty=0:age=81		   <
(2, 2) tag=262142:valid=1:dirty=0:age=80		   <
(2, 2) tag=179627:valid=1:dirty=0:age=79		   <
(2, 2) tag=246179:valid=1:dirty=0:age=78		   <
(2, 2) tag=131331:valid=1:dirty=0:age=73		   <
(3, 3) tag=131069:valid=1:dirty=0:age=53		   <
(3, 3) tag=131332:valid=1:dirty=0:age=55		   <
(3, 3) tag=262139:valid=1:dirty=0:age=69		   <
(3, 3) tag=129:valid=1:dirty=0:age=2			   <
(4, 4) tag=147457:valid=1:dirty=0:age=19		   <
(4, 4) tag=32768:valid=1:dirty=0:age=9			   <
(4, 4) tag=148487:valid=1:dirty=0:age=16		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=9			   <
(5, 5) tag=147454:valid=1:dirty=0:age=4			   <
(5, 5) tag=16387:valid=1:dirty=0:age=2			   <
(5, 5) tag=20227:valid=1:dirty=0:age=1			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 5748] LOAD: (Seq:      432)(Addr: 249230107)   <
DL1Cache->access(MemRead, addr: 249230107, latency: 2)	   <
L2Cache->access(MemRead, addr: 249230107, latency: 12)	   <
CYCLE: 5748 -> 5759					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=254			   <
(0, 0) tag=131070:valid=1:dirty=0:age=70		   <
(0, 0) tag=130:valid=1:dirty=0:age=25			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=77		   <
(1, 1) tag=131074:valid=1:dirty=0:age=84		   <
(1, 1) tag=234886:valid=1:dirty=0:age=83		   <
(1, 1) tag=243103:valid=1:dirty=0:age=82		   <
(2, 2) tag=262142:valid=1:dirty=0:age=81		   <
(2, 2) tag=179627:valid=1:dirty=0:age=80		   <
(2, 2) tag=246179:valid=1:dirty=0:age=79		   <
(2, 2) tag=131331:valid=1:dirty=0:age=74		   <
(3, 3) tag=131069:valid=1:dirty=0:age=54		   <
(3, 3) tag=131332:valid=1:dirty=0:age=56		   <
(3, 3) tag=262139:valid=1:dirty=0:age=70		   <
(3, 3) tag=129:valid=1:dirty=0:age=3			   <
(4, 4) tag=147457:valid=1:dirty=0:age=20		   <
(4, 4) tag=32768:valid=1:dirty=0:age=10			   <
(4, 4) tag=148487:valid=1:dirty=0:age=17		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=10		   <
(5, 5) tag=147454:valid=1:dirty=0:age=5			   <
(5, 5) tag=16387:valid=1:dirty=0:age=3			   <
(5, 5) tag=20227:valid=1:dirty=0:age=2			   <
(6, 6) tag=32771:valid=1:dirty=0:age=1			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5759] BRANCH: (Seq:      435)(Addr: 2150336)(   <
IL1Cache->access(MemRead, addr: 2150316, latency: 2)	   <
L2Cache->access(MemRead, addr: 2150316, latency: 12)	   <
CYCLE: 5759 -> 5770					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=255			   <
(0, 0) tag=131070:valid=1:dirty=0:age=71		   <
(0, 0) tag=130:valid=1:dirty=0:age=26			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=77		   <
(1, 1) tag=131074:valid=1:dirty=0:age=84		   <
(1, 1) tag=234886:valid=1:dirty=0:age=83		   <
(1, 1) tag=243103:valid=1:dirty=0:age=82		   <
(2, 2) tag=262142:valid=1:dirty=0:age=81		   <
(2, 2) tag=179627:valid=1:dirty=0:age=80		   <
(2, 2) tag=246179:valid=1:dirty=0:age=79		   <
(2, 2) tag=131331:valid=1:dirty=0:age=74		   <
(3, 3) tag=131069:valid=1:dirty=0:age=54		   <
(3, 3) tag=131332:valid=1:dirty=0:age=56		   <
(3, 3) tag=262139:valid=1:dirty=0:age=70		   <
(3, 3) tag=129:valid=1:dirty=0:age=3			   <
(4, 4) tag=147457:valid=1:dirty=0:age=20		   <
(4, 4) tag=32768:valid=1:dirty=0:age=10			   <
(4, 4) tag=148487:valid=1:dirty=0:age=17		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=10		   <
(5, 5) tag=147454:valid=1:dirty=0:age=5			   <
(5, 5) tag=16387:valid=1:dirty=0:age=3			   <
(5, 5) tag=20227:valid=1:dirty=0:age=2			   <
(6, 6) tag=32771:valid=1:dirty=0:age=1			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5771] LOAD: (Seq:      436)(Addr: 249230107)(   <
IL1Cache->access(MemRead, addr: 2150320, latency: 2)	   <
L2Cache->access(MemRead, addr: 2150320, latency: 12)	   <
CYCLE: 5771 -> 5782					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=256			   <
(0, 0) tag=131070:valid=1:dirty=0:age=72		   <
(0, 0) tag=130:valid=1:dirty=0:age=27			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=77		   <
(1, 1) tag=131074:valid=1:dirty=0:age=84		   <
(1, 1) tag=234886:valid=1:dirty=0:age=83		   <
(1, 1) tag=243103:valid=1:dirty=0:age=82		   <
(2, 2) tag=262142:valid=1:dirty=0:age=81		   <
(2, 2) tag=179627:valid=1:dirty=0:age=80		   <
(2, 2) tag=246179:valid=1:dirty=0:age=79		   <
(2, 2) tag=131331:valid=1:dirty=0:age=74		   <
(3, 3) tag=131069:valid=1:dirty=0:age=54		   <
(3, 3) tag=131332:valid=1:dirty=0:age=56		   <
(3, 3) tag=262139:valid=1:dirty=0:age=70		   <
(3, 3) tag=129:valid=1:dirty=0:age=3			   <
(4, 4) tag=147457:valid=1:dirty=0:age=20		   <
(4, 4) tag=32768:valid=1:dirty=0:age=10			   <
(4, 4) tag=148487:valid=1:dirty=0:age=17		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=10		   <
(5, 5) tag=147454:valid=1:dirty=0:age=5			   <
(5, 5) tag=16387:valid=1:dirty=0:age=3			   <
(5, 5) tag=20227:valid=1:dirty=0:age=2			   <
(6, 6) tag=32771:valid=1:dirty=0:age=1			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5783] ITYPE: (Seq:      437)(Addr: 2)(PC: 215   <
IL1Cache->access(MemRead, addr: 2150324, latency: 2)	   <
L2Cache->access(MemRead, addr: 2150324, latency: 12)	   <
CYCLE: 5783 -> 5794					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=257			   <
(0, 0) tag=131070:valid=1:dirty=0:age=73		   <
(0, 0) tag=130:valid=1:dirty=0:age=28			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=77		   <
(1, 1) tag=131074:valid=1:dirty=0:age=84		   <
(1, 1) tag=234886:valid=1:dirty=0:age=83		   <
(1, 1) tag=243103:valid=1:dirty=0:age=82		   <
(2, 2) tag=262142:valid=1:dirty=0:age=81		   <
(2, 2) tag=179627:valid=1:dirty=0:age=80		   <
(2, 2) tag=246179:valid=1:dirty=0:age=79		   <
(2, 2) tag=131331:valid=1:dirty=0:age=74		   <
(3, 3) tag=131069:valid=1:dirty=0:age=54		   <
(3, 3) tag=131332:valid=1:dirty=0:age=56		   <
(3, 3) tag=262139:valid=1:dirty=0:age=70		   <
(3, 3) tag=129:valid=1:dirty=0:age=3			   <
(4, 4) tag=147457:valid=1:dirty=0:age=20		   <
(4, 4) tag=32768:valid=1:dirty=0:age=10			   <
(4, 4) tag=148487:valid=1:dirty=0:age=17		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=10		   <
(5, 5) tag=147454:valid=1:dirty=0:age=5			   <
(5, 5) tag=16387:valid=1:dirty=0:age=3			   <
(5, 5) tag=20227:valid=1:dirty=0:age=2			   <
(6, 6) tag=32771:valid=1:dirty=0:age=1			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5795] BRANCH: (Seq:      438)(Addr: 2150336)(   <
IL1Cache->access(MemRead, addr: 2150328, latency: 2)	   <
L2Cache->access(MemRead, addr: 2150328, latency: 12)	   <
CYCLE: 5795 -> 5806					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=258			   <
(0, 0) tag=131070:valid=1:dirty=0:age=74		   <
(0, 0) tag=130:valid=1:dirty=0:age=29			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=77		   <
(1, 1) tag=131074:valid=1:dirty=0:age=84		   <
(1, 1) tag=234886:valid=1:dirty=0:age=83		   <
(1, 1) tag=243103:valid=1:dirty=0:age=82		   <
(2, 2) tag=262142:valid=1:dirty=0:age=81		   <
(2, 2) tag=179627:valid=1:dirty=0:age=80		   <
(2, 2) tag=246179:valid=1:dirty=0:age=79		   <
(2, 2) tag=131331:valid=1:dirty=0:age=74		   <
(3, 3) tag=131069:valid=1:dirty=0:age=54		   <
(3, 3) tag=131332:valid=1:dirty=0:age=56		   <
(3, 3) tag=262139:valid=1:dirty=0:age=70		   <
(3, 3) tag=129:valid=1:dirty=0:age=3			   <
(4, 4) tag=147457:valid=1:dirty=0:age=20		   <
(4, 4) tag=32768:valid=1:dirty=0:age=10			   <
(4, 4) tag=148487:valid=1:dirty=0:age=17		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=10		   <
(5, 5) tag=147454:valid=1:dirty=0:age=5			   <
(5, 5) tag=16387:valid=1:dirty=0:age=3			   <
(5, 5) tag=20227:valid=1:dirty=0:age=2			   <
(6, 6) tag=32771:valid=1:dirty=0:age=1			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 5807] LOAD: (Seq:      436)(Addr: 249230107)   <
DL1Cache->access(MemRead, addr: 249230107, latency: 2)	   <
L2Cache->access(MemRead, addr: 249230107, latency: 12)	   <
CYCLE: 5807 -> 5818					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=259			   <
(0, 0) tag=131070:valid=1:dirty=0:age=75		   <
(0, 0) tag=130:valid=1:dirty=0:age=30			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=78		   <
(1, 1) tag=131074:valid=1:dirty=0:age=85		   <
(1, 1) tag=234886:valid=1:dirty=0:age=84		   <
(1, 1) tag=243103:valid=1:dirty=0:age=83		   <
(2, 2) tag=262142:valid=1:dirty=0:age=82		   <
(2, 2) tag=179627:valid=1:dirty=0:age=81		   <
(2, 2) tag=246179:valid=1:dirty=0:age=80		   <
(2, 2) tag=131331:valid=1:dirty=0:age=75		   <
(3, 3) tag=131069:valid=1:dirty=0:age=55		   <
(3, 3) tag=131332:valid=1:dirty=0:age=57		   <
(3, 3) tag=262139:valid=1:dirty=0:age=71		   <
(3, 3) tag=129:valid=1:dirty=0:age=4			   <
(4, 4) tag=147457:valid=1:dirty=0:age=21		   <
(4, 4) tag=32768:valid=1:dirty=0:age=11			   <
(4, 4) tag=148487:valid=1:dirty=0:age=18		   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=11		   <
(5, 5) tag=147454:valid=1:dirty=0:age=6			   <
(5, 5) tag=16387:valid=1:dirty=0:age=4			   <
(5, 5) tag=20227:valid=1:dirty=0:age=3			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5818] BRANCH: (Seq:      439)(Addr: 2150352)(   <
IL1Cache->access(MemRead, addr: 2150332, latency: 2)	   <
L2Cache->access(MemRead, addr: 2150332, latency: 12)	   <
CYCLE: 5818 -> 5829					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=260			   <
(0, 0) tag=131070:valid=1:dirty=0:age=76		   <
(0, 0) tag=130:valid=1:dirty=0:age=31			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=78		   <
(1, 1) tag=131074:valid=1:dirty=0:age=85		   <
(1, 1) tag=234886:valid=1:dirty=0:age=84		   <
(1, 1) tag=243103:valid=1:dirty=0:age=83		   <
(2, 2) tag=262142:valid=1:dirty=0:age=82		   <
(2, 2) tag=179627:valid=1:dirty=0:age=81		   <
(2, 2) tag=246179:valid=1:dirty=0:age=80		   <
(2, 2) tag=131331:valid=1:dirty=0:age=75		   <
(3, 3) tag=131069:valid=1:dirty=0:age=55		   <
(3, 3) tag=131332:valid=1:dirty=0:age=57		   <
(3, 3) tag=262139:valid=1:dirty=0:age=71		   <
(3, 3) tag=129:valid=1:dirty=0:age=4			   <
(4, 4) tag=147457:valid=1:dirty=0:age=21		   <
(4, 4) tag=32768:valid=1:dirty=0:age=11			   <
(4, 4) tag=148487:valid=1:dirty=0:age=18		   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=11		   <
(5, 5) tag=147454:valid=1:dirty=0:age=6			   <
(5, 5) tag=16387:valid=1:dirty=0:age=4			   <
(5, 5) tag=20227:valid=1:dirty=0:age=3			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5830] LOAD: (Seq:      440)(Addr: 268448818)(   <
IL1Cache->access(MemRead, addr: 2150352, latency: 2)	   <
L2Cache->access(MemRead, addr: 2150352, latency: 12)	   <
CYCLE: 5830 -> 5841					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=261			   <
(0, 0) tag=131070:valid=1:dirty=0:age=77		   <
(0, 0) tag=130:valid=1:dirty=0:age=32			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=78		   <
(1, 1) tag=131074:valid=1:dirty=0:age=85		   <
(1, 1) tag=234886:valid=1:dirty=0:age=84		   <
(1, 1) tag=243103:valid=1:dirty=0:age=83		   <
(2, 2) tag=262142:valid=1:dirty=0:age=82		   <
(2, 2) tag=179627:valid=1:dirty=0:age=81		   <
(2, 2) tag=246179:valid=1:dirty=0:age=80		   <
(2, 2) tag=131331:valid=1:dirty=0:age=75		   <
(3, 3) tag=131069:valid=1:dirty=0:age=55		   <
(3, 3) tag=131332:valid=1:dirty=0:age=57		   <
(3, 3) tag=262139:valid=1:dirty=0:age=71		   <
(3, 3) tag=129:valid=1:dirty=0:age=4			   <
(4, 4) tag=147457:valid=1:dirty=0:age=21		   <
(4, 4) tag=32768:valid=1:dirty=0:age=11			   <
(4, 4) tag=148487:valid=1:dirty=0:age=18		   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=11		   <
(5, 5) tag=147454:valid=1:dirty=0:age=6			   <
(5, 5) tag=16387:valid=1:dirty=0:age=4			   <
(5, 5) tag=20227:valid=1:dirty=0:age=3			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5842] ITYPE: (Seq:      441)(Addr: 16384)(PC:   <
IL1Cache->access(MemRead, addr: 2150356, latency: 2)	   <
L2Cache->access(MemRead, addr: 2150356, latency: 12)	   <
CYCLE: 5842 -> 5853					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=262			   <
(0, 0) tag=131070:valid=1:dirty=0:age=78		   <
(0, 0) tag=130:valid=1:dirty=0:age=33			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=78		   <
(1, 1) tag=131074:valid=1:dirty=0:age=85		   <
(1, 1) tag=234886:valid=1:dirty=0:age=84		   <
(1, 1) tag=243103:valid=1:dirty=0:age=83		   <
(2, 2) tag=262142:valid=1:dirty=0:age=82		   <
(2, 2) tag=179627:valid=1:dirty=0:age=81		   <
(2, 2) tag=246179:valid=1:dirty=0:age=80		   <
(2, 2) tag=131331:valid=1:dirty=0:age=75		   <
(3, 3) tag=131069:valid=1:dirty=0:age=55		   <
(3, 3) tag=131332:valid=1:dirty=0:age=57		   <
(3, 3) tag=262139:valid=1:dirty=0:age=71		   <
(3, 3) tag=129:valid=1:dirty=0:age=4			   <
(4, 4) tag=147457:valid=1:dirty=0:age=21		   <
(4, 4) tag=32768:valid=1:dirty=0:age=11			   <
(4, 4) tag=148487:valid=1:dirty=0:age=18		   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=11		   <
(5, 5) tag=147454:valid=1:dirty=0:age=6			   <
(5, 5) tag=16387:valid=1:dirty=0:age=4			   <
(5, 5) tag=20227:valid=1:dirty=0:age=3			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5854] BRANCH: (Seq:      442)(Addr: 2150384)(   <
IL1Cache->access(MemRead, addr: 2150360, latency: 2)	   <
L2Cache->access(MemRead, addr: 2150360, latency: 12)	   <
CYCLE: 5854 -> 5865					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=263			   <
(0, 0) tag=131070:valid=1:dirty=0:age=79		   <
(0, 0) tag=130:valid=1:dirty=0:age=34			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=78		   <
(1, 1) tag=131074:valid=1:dirty=0:age=85		   <
(1, 1) tag=234886:valid=1:dirty=0:age=84		   <
(1, 1) tag=243103:valid=1:dirty=0:age=83		   <
(2, 2) tag=262142:valid=1:dirty=0:age=82		   <
(2, 2) tag=179627:valid=1:dirty=0:age=81		   <
(2, 2) tag=246179:valid=1:dirty=0:age=80		   <
(2, 2) tag=131331:valid=1:dirty=0:age=75		   <
(3, 3) tag=131069:valid=1:dirty=0:age=55		   <
(3, 3) tag=131332:valid=1:dirty=0:age=57		   <
(3, 3) tag=262139:valid=1:dirty=0:age=71		   <
(3, 3) tag=129:valid=1:dirty=0:age=4			   <
(4, 4) tag=147457:valid=1:dirty=0:age=21		   <
(4, 4) tag=32768:valid=1:dirty=0:age=11			   <
(4, 4) tag=148487:valid=1:dirty=0:age=18		   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=11		   <
(5, 5) tag=147454:valid=1:dirty=0:age=6			   <
(5, 5) tag=16387:valid=1:dirty=0:age=4			   <
(5, 5) tag=20227:valid=1:dirty=0:age=3			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 5866] LOAD: (Seq:      440)(Addr: 268448818)   <
DL1Cache->access(MemRead, addr: 268448818, latency: 2)	   <
L2Cache->access(MemRead, addr: 268448818, latency: 12)	   <
CYCLE: 5866 -> 5877					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=264			   <
(0, 0) tag=131070:valid=1:dirty=0:age=80		   <
(0, 0) tag=130:valid=1:dirty=0:age=35			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=79		   <
(1, 1) tag=131074:valid=1:dirty=0:age=86		   <
(1, 1) tag=234886:valid=1:dirty=0:age=85		   <
(1, 1) tag=243103:valid=1:dirty=0:age=84		   <
(2, 2) tag=262142:valid=1:dirty=0:age=83		   <
(2, 2) tag=179627:valid=1:dirty=0:age=82		   <
(2, 2) tag=246179:valid=1:dirty=0:age=81		   <
(2, 2) tag=131331:valid=1:dirty=0:age=76		   <
(3, 3) tag=131069:valid=1:dirty=0:age=56		   <
(3, 3) tag=131332:valid=1:dirty=0:age=58		   <
(3, 3) tag=262139:valid=1:dirty=0:age=72		   <
(3, 3) tag=129:valid=1:dirty=0:age=5			   <
(4, 4) tag=147457:valid=1:dirty=0:age=22		   <
(4, 4) tag=32768:valid=1:dirty=0:age=12			   <
(4, 4) tag=148487:valid=1:dirty=0:age=19		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=11		   <
(5, 5) tag=147454:valid=1:dirty=0:age=6			   <
(5, 5) tag=16387:valid=1:dirty=0:age=4			   <
(5, 5) tag=20227:valid=1:dirty=0:age=3			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5877] RTYPE: (Seq:      443)(Addr: 0)(PC: 215   <
IL1Cache->access(MemRead, addr: 2150364, latency: 2)	   <
L2Cache->access(MemRead, addr: 2150364, latency: 12)	   <
CYCLE: 5877 -> 5888					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=265			   <
(0, 0) tag=131070:valid=1:dirty=0:age=81		   <
(0, 0) tag=130:valid=1:dirty=0:age=36			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=79		   <
(1, 1) tag=131074:valid=1:dirty=0:age=86		   <
(1, 1) tag=234886:valid=1:dirty=0:age=85		   <
(1, 1) tag=243103:valid=1:dirty=0:age=84		   <
(2, 2) tag=262142:valid=1:dirty=0:age=83		   <
(2, 2) tag=179627:valid=1:dirty=0:age=82		   <
(2, 2) tag=246179:valid=1:dirty=0:age=81		   <
(2, 2) tag=131331:valid=1:dirty=0:age=76		   <
(3, 3) tag=131069:valid=1:dirty=0:age=56		   <
(3, 3) tag=131332:valid=1:dirty=0:age=58		   <
(3, 3) tag=262139:valid=1:dirty=0:age=72		   <
(3, 3) tag=129:valid=1:dirty=0:age=5			   <
(4, 4) tag=147457:valid=1:dirty=0:age=22		   <
(4, 4) tag=32768:valid=1:dirty=0:age=12			   <
(4, 4) tag=148487:valid=1:dirty=0:age=19		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=11		   <
(5, 5) tag=147454:valid=1:dirty=0:age=6			   <
(5, 5) tag=16387:valid=1:dirty=0:age=4			   <
(5, 5) tag=20227:valid=1:dirty=0:age=3			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5889] ITYPE: (Seq:      444)(Addr: 4294967295   <
IL1Cache->access(MemRead, addr: 2150368, latency: 2)	   <
L2Cache->access(MemRead, addr: 2150368, latency: 12)	   <
CYCLE: 5889 -> 5900					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=266			   <
(0, 0) tag=131070:valid=1:dirty=0:age=82		   <
(0, 0) tag=130:valid=1:dirty=0:age=37			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=79		   <
(1, 1) tag=131074:valid=1:dirty=0:age=86		   <
(1, 1) tag=234886:valid=1:dirty=0:age=85		   <
(1, 1) tag=243103:valid=1:dirty=0:age=84		   <
(2, 2) tag=262142:valid=1:dirty=0:age=83		   <
(2, 2) tag=179627:valid=1:dirty=0:age=82		   <
(2, 2) tag=246179:valid=1:dirty=0:age=81		   <
(2, 2) tag=131331:valid=1:dirty=0:age=76		   <
(3, 3) tag=131069:valid=1:dirty=0:age=56		   <
(3, 3) tag=131332:valid=1:dirty=0:age=58		   <
(3, 3) tag=262139:valid=1:dirty=0:age=72		   <
(3, 3) tag=129:valid=1:dirty=0:age=5			   <
(4, 4) tag=147457:valid=1:dirty=0:age=22		   <
(4, 4) tag=32768:valid=1:dirty=0:age=12			   <
(4, 4) tag=148487:valid=1:dirty=0:age=19		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=11		   <
(5, 5) tag=147454:valid=1:dirty=0:age=6			   <
(5, 5) tag=16387:valid=1:dirty=0:age=4			   <
(5, 5) tag=20227:valid=1:dirty=0:age=3			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5901] JTYPE: (Seq:      445)(Addr: 2148040)(P   <
IL1Cache->access(MemRead, addr: 2150372, latency: 2)	   <
L2Cache->access(MemRead, addr: 2150372, latency: 12)	   <
CYCLE: 5901 -> 5912					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=267			   <
(0, 0) tag=131070:valid=1:dirty=0:age=83		   <
(0, 0) tag=130:valid=1:dirty=0:age=38			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=79		   <
(1, 1) tag=131074:valid=1:dirty=0:age=86		   <
(1, 1) tag=234886:valid=1:dirty=0:age=85		   <
(1, 1) tag=243103:valid=1:dirty=0:age=84		   <
(2, 2) tag=262142:valid=1:dirty=0:age=83		   <
(2, 2) tag=179627:valid=1:dirty=0:age=82		   <
(2, 2) tag=246179:valid=1:dirty=0:age=81		   <
(2, 2) tag=131331:valid=1:dirty=0:age=76		   <
(3, 3) tag=131069:valid=1:dirty=0:age=56		   <
(3, 3) tag=131332:valid=1:dirty=0:age=58		   <
(3, 3) tag=262139:valid=1:dirty=0:age=72		   <
(3, 3) tag=129:valid=1:dirty=0:age=5			   <
(4, 4) tag=147457:valid=1:dirty=0:age=22		   <
(4, 4) tag=32768:valid=1:dirty=0:age=12			   <
(4, 4) tag=148487:valid=1:dirty=0:age=19		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=11		   <
(5, 5) tag=147454:valid=1:dirty=0:age=6			   <
(5, 5) tag=16387:valid=1:dirty=0:age=4			   <
(5, 5) tag=20227:valid=1:dirty=0:age=3			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5913] ITYPE: (Seq:      446)(Addr: 4294967256   <
IL1Cache->access(MemRead, addr: 2148040, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148040, latency: 12)	   <
CYCLE: 5913 -> 5924					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=268			   <
(0, 0) tag=131070:valid=1:dirty=0:age=84		   <
(0, 0) tag=130:valid=1:dirty=0:age=39			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=79		   <
(1, 1) tag=131074:valid=1:dirty=0:age=86		   <
(1, 1) tag=234886:valid=1:dirty=0:age=85		   <
(1, 1) tag=243103:valid=1:dirty=0:age=84		   <
(2, 2) tag=262142:valid=1:dirty=0:age=83		   <
(2, 2) tag=179627:valid=1:dirty=0:age=82		   <
(2, 2) tag=246179:valid=1:dirty=0:age=81		   <
(2, 2) tag=131331:valid=1:dirty=0:age=76		   <
(3, 3) tag=131069:valid=1:dirty=0:age=56		   <
(3, 3) tag=131332:valid=1:dirty=0:age=58		   <
(3, 3) tag=262139:valid=1:dirty=0:age=72		   <
(3, 3) tag=129:valid=1:dirty=0:age=5			   <
(4, 4) tag=147457:valid=1:dirty=0:age=22		   <
(4, 4) tag=32768:valid=1:dirty=0:age=12			   <
(4, 4) tag=148487:valid=1:dirty=0:age=19		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=11		   <
(5, 5) tag=147454:valid=1:dirty=0:age=6			   <
(5, 5) tag=16387:valid=1:dirty=0:age=4			   <
(5, 5) tag=20227:valid=1:dirty=0:age=3			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5925] STORE: (Seq:      447)(Addr: 2147448232   <
IL1Cache->access(MemRead, addr: 2148044, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148044, latency: 12)	   <
CYCLE: 5925 -> 5936					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=269			   <
(0, 0) tag=131070:valid=1:dirty=0:age=85		   <
(0, 0) tag=130:valid=1:dirty=0:age=40			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=79		   <
(1, 1) tag=131074:valid=1:dirty=0:age=86		   <
(1, 1) tag=234886:valid=1:dirty=0:age=85		   <
(1, 1) tag=243103:valid=1:dirty=0:age=84		   <
(2, 2) tag=262142:valid=1:dirty=0:age=83		   <
(2, 2) tag=179627:valid=1:dirty=0:age=82		   <
(2, 2) tag=246179:valid=1:dirty=0:age=81		   <
(2, 2) tag=131331:valid=1:dirty=0:age=76		   <
(3, 3) tag=131069:valid=1:dirty=0:age=56		   <
(3, 3) tag=131332:valid=1:dirty=0:age=58		   <
(3, 3) tag=262139:valid=1:dirty=0:age=72		   <
(3, 3) tag=129:valid=1:dirty=0:age=5			   <
(4, 4) tag=147457:valid=1:dirty=0:age=22		   <
(4, 4) tag=32768:valid=1:dirty=0:age=12			   <
(4, 4) tag=148487:valid=1:dirty=0:age=19		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=11		   <
(5, 5) tag=147454:valid=1:dirty=0:age=6			   <
(5, 5) tag=16387:valid=1:dirty=0:age=4			   <
(5, 5) tag=20227:valid=1:dirty=0:age=3			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5937] RTYPE: (Seq:      448)(Addr: 0)(PC: 214   <
IL1Cache->access(MemRead, addr: 2148048, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148048, latency: 12)	   <
CYCLE: 5937 -> 5948					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=270			   <
(0, 0) tag=131070:valid=1:dirty=0:age=86		   <
(0, 0) tag=130:valid=1:dirty=0:age=41			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=79		   <
(1, 1) tag=131074:valid=1:dirty=0:age=86		   <
(1, 1) tag=234886:valid=1:dirty=0:age=85		   <
(1, 1) tag=243103:valid=1:dirty=0:age=84		   <
(2, 2) tag=262142:valid=1:dirty=0:age=83		   <
(2, 2) tag=179627:valid=1:dirty=0:age=82		   <
(2, 2) tag=246179:valid=1:dirty=0:age=81		   <
(2, 2) tag=131331:valid=1:dirty=0:age=76		   <
(3, 3) tag=131069:valid=1:dirty=0:age=56		   <
(3, 3) tag=131332:valid=1:dirty=0:age=58		   <
(3, 3) tag=262139:valid=1:dirty=0:age=72		   <
(3, 3) tag=129:valid=1:dirty=0:age=5			   <
(4, 4) tag=147457:valid=1:dirty=0:age=22		   <
(4, 4) tag=32768:valid=1:dirty=0:age=12			   <
(4, 4) tag=148487:valid=1:dirty=0:age=19		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=11		   <
(5, 5) tag=147454:valid=1:dirty=0:age=6			   <
(5, 5) tag=16387:valid=1:dirty=0:age=4			   <
(5, 5) tag=20227:valid=1:dirty=0:age=3			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5949] STORE: (Seq:      449)(Addr: 2147448240   <
IL1Cache->access(MemRead, addr: 2148052, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148052, latency: 12)	   <
CYCLE: 5949 -> 5960					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=271			   <
(0, 0) tag=131070:valid=1:dirty=0:age=87		   <
(0, 0) tag=130:valid=1:dirty=0:age=42			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=79		   <
(1, 1) tag=131074:valid=1:dirty=0:age=86		   <
(1, 1) tag=234886:valid=1:dirty=0:age=85		   <
(1, 1) tag=243103:valid=1:dirty=0:age=84		   <
(2, 2) tag=262142:valid=1:dirty=0:age=83		   <
(2, 2) tag=179627:valid=1:dirty=0:age=82		   <
(2, 2) tag=246179:valid=1:dirty=0:age=81		   <
(2, 2) tag=131331:valid=1:dirty=0:age=76		   <
(3, 3) tag=131069:valid=1:dirty=0:age=56		   <
(3, 3) tag=131332:valid=1:dirty=0:age=58		   <
(3, 3) tag=262139:valid=1:dirty=0:age=72		   <
(3, 3) tag=129:valid=1:dirty=0:age=5			   <
(4, 4) tag=147457:valid=1:dirty=0:age=22		   <
(4, 4) tag=32768:valid=1:dirty=0:age=12			   <
(4, 4) tag=148487:valid=1:dirty=0:age=19		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=11		   <
(5, 5) tag=147454:valid=1:dirty=0:age=6			   <
(5, 5) tag=16387:valid=1:dirty=0:age=4			   <
(5, 5) tag=20227:valid=1:dirty=0:age=3			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 5961] STORE: (Seq:      447)(Addr: 214744823   <
DL1Cache->access(MemWrite, addr: 2147448232, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147448232, latency: 12)   <
Memory->access(MemWrite, addr: 2147448232, latency: 112)   <
CYCLE: 5961 -> 5961					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=271			   <
(0, 0) tag=131070:valid=1:dirty=0:age=87		   <
(0, 0) tag=130:valid=1:dirty=0:age=42			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=79		   <
(1, 1) tag=131074:valid=1:dirty=0:age=86		   <
(1, 1) tag=234886:valid=1:dirty=0:age=85		   <
(1, 1) tag=243103:valid=1:dirty=0:age=84		   <
(2, 2) tag=262142:valid=1:dirty=0:age=83		   <
(2, 2) tag=179627:valid=1:dirty=0:age=82		   <
(2, 2) tag=246179:valid=1:dirty=0:age=81		   <
(2, 2) tag=131331:valid=1:dirty=0:age=76		   <
(3, 3) tag=131069:valid=1:dirty=0:age=56		   <
(3, 3) tag=131332:valid=1:dirty=0:age=58		   <
(3, 3) tag=262139:valid=1:dirty=0:age=72		   <
(3, 3) tag=129:valid=1:dirty=0:age=5			   <
(4, 4) tag=147457:valid=1:dirty=0:age=22		   <
(4, 4) tag=32768:valid=1:dirty=0:age=12			   <
(4, 4) tag=148487:valid=1:dirty=0:age=19		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=11		   <
(5, 5) tag=147454:valid=1:dirty=0:age=6			   <
(5, 5) tag=16387:valid=1:dirty=0:age=4			   <
(5, 5) tag=20227:valid=1:dirty=0:age=3			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5961] RTYPE: (Seq:      450)(Addr: 0)(PC: 214   <
IL1Cache->access(MemRead, addr: 2148056, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148056, latency: 12)	   <
CYCLE: 5961 -> 5972					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=272			   <
(0, 0) tag=131070:valid=1:dirty=0:age=88		   <
(0, 0) tag=130:valid=1:dirty=0:age=43			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=79		   <
(1, 1) tag=131074:valid=1:dirty=0:age=86		   <
(1, 1) tag=234886:valid=1:dirty=0:age=85		   <
(1, 1) tag=243103:valid=1:dirty=0:age=84		   <
(2, 2) tag=262142:valid=1:dirty=0:age=83		   <
(2, 2) tag=179627:valid=1:dirty=0:age=82		   <
(2, 2) tag=246179:valid=1:dirty=0:age=81		   <
(2, 2) tag=131331:valid=1:dirty=0:age=76		   <
(3, 3) tag=131069:valid=1:dirty=0:age=56		   <
(3, 3) tag=131332:valid=1:dirty=0:age=58		   <
(3, 3) tag=262139:valid=1:dirty=0:age=72		   <
(3, 3) tag=129:valid=1:dirty=0:age=5			   <
(4, 4) tag=147457:valid=1:dirty=0:age=22		   <
(4, 4) tag=32768:valid=1:dirty=0:age=12			   <
(4, 4) tag=148487:valid=1:dirty=0:age=19		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=11		   <
(5, 5) tag=147454:valid=1:dirty=0:age=6			   <
(5, 5) tag=16387:valid=1:dirty=0:age=4			   <
(5, 5) tag=20227:valid=1:dirty=0:age=3			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5973] RTYPE: (Seq:      451)(Addr: 0)(PC: 214   <
IL1Cache->access(MemRead, addr: 2148060, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148060, latency: 12)	   <
CYCLE: 5973 -> 5984					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=273			   <
(0, 0) tag=131070:valid=1:dirty=0:age=89		   <
(0, 0) tag=130:valid=1:dirty=0:age=44			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=79		   <
(1, 1) tag=131074:valid=1:dirty=0:age=86		   <
(1, 1) tag=234886:valid=1:dirty=0:age=85		   <
(1, 1) tag=243103:valid=1:dirty=0:age=84		   <
(2, 2) tag=262142:valid=1:dirty=0:age=83		   <
(2, 2) tag=179627:valid=1:dirty=0:age=82		   <
(2, 2) tag=246179:valid=1:dirty=0:age=81		   <
(2, 2) tag=131331:valid=1:dirty=0:age=76		   <
(3, 3) tag=131069:valid=1:dirty=0:age=56		   <
(3, 3) tag=131332:valid=1:dirty=0:age=58		   <
(3, 3) tag=262139:valid=1:dirty=0:age=72		   <
(3, 3) tag=129:valid=1:dirty=0:age=5			   <
(4, 4) tag=147457:valid=1:dirty=0:age=22		   <
(4, 4) tag=32768:valid=1:dirty=0:age=12			   <
(4, 4) tag=148487:valid=1:dirty=0:age=19		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=11		   <
(5, 5) tag=147454:valid=1:dirty=0:age=6			   <
(5, 5) tag=16387:valid=1:dirty=0:age=4			   <
(5, 5) tag=20227:valid=1:dirty=0:age=3			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 5985] STORE: (Seq:      449)(Addr: 214744824   <
DL1Cache->access(MemWrite, addr: 2147448240, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147448240, latency: 12)   <
Memory->access(MemWrite, addr: 2147448240, latency: 112)   <
CYCLE: 5985 -> 5985					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=273			   <
(0, 0) tag=131070:valid=1:dirty=0:age=89		   <
(0, 0) tag=130:valid=1:dirty=0:age=44			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=79		   <
(1, 1) tag=131074:valid=1:dirty=0:age=86		   <
(1, 1) tag=234886:valid=1:dirty=0:age=85		   <
(1, 1) tag=243103:valid=1:dirty=0:age=84		   <
(2, 2) tag=262142:valid=1:dirty=0:age=83		   <
(2, 2) tag=179627:valid=1:dirty=0:age=82		   <
(2, 2) tag=246179:valid=1:dirty=0:age=81		   <
(2, 2) tag=131331:valid=1:dirty=0:age=76		   <
(3, 3) tag=131069:valid=1:dirty=0:age=56		   <
(3, 3) tag=131332:valid=1:dirty=0:age=58		   <
(3, 3) tag=262139:valid=1:dirty=0:age=72		   <
(3, 3) tag=129:valid=1:dirty=0:age=5			   <
(4, 4) tag=147457:valid=1:dirty=0:age=22		   <
(4, 4) tag=32768:valid=1:dirty=0:age=12			   <
(4, 4) tag=148487:valid=1:dirty=0:age=19		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=11		   <
(5, 5) tag=147454:valid=1:dirty=0:age=6			   <
(5, 5) tag=16387:valid=1:dirty=0:age=4			   <
(5, 5) tag=20227:valid=1:dirty=0:age=3			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5985] STORE: (Seq:      452)(Addr: 2147448244   <
IL1Cache->access(MemRead, addr: 2148064, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148064, latency: 12)	   <
CYCLE: 5985 -> 5996					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=274			   <
(0, 0) tag=131070:valid=1:dirty=0:age=90		   <
(0, 0) tag=130:valid=1:dirty=0:age=45			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=79		   <
(1, 1) tag=131074:valid=1:dirty=0:age=86		   <
(1, 1) tag=234886:valid=1:dirty=0:age=85		   <
(1, 1) tag=243103:valid=1:dirty=0:age=84		   <
(2, 2) tag=262142:valid=1:dirty=0:age=83		   <
(2, 2) tag=179627:valid=1:dirty=0:age=82		   <
(2, 2) tag=246179:valid=1:dirty=0:age=81		   <
(2, 2) tag=131331:valid=1:dirty=0:age=76		   <
(3, 3) tag=131069:valid=1:dirty=0:age=56		   <
(3, 3) tag=131332:valid=1:dirty=0:age=58		   <
(3, 3) tag=262139:valid=1:dirty=0:age=72		   <
(3, 3) tag=129:valid=1:dirty=0:age=5			   <
(4, 4) tag=147457:valid=1:dirty=0:age=22		   <
(4, 4) tag=32768:valid=1:dirty=0:age=12			   <
(4, 4) tag=148487:valid=1:dirty=0:age=19		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=11		   <
(5, 5) tag=147454:valid=1:dirty=0:age=6			   <
(5, 5) tag=16387:valid=1:dirty=0:age=4			   <
(5, 5) tag=20227:valid=1:dirty=0:age=3			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 5997] ITYPE: (Seq:      453)(Addr: 1)(PC: 214   <
IL1Cache->access(MemRead, addr: 2148068, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148068, latency: 12)	   <
CYCLE: 5997 -> 6008					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=275			   <
(0, 0) tag=131070:valid=1:dirty=0:age=91		   <
(0, 0) tag=130:valid=1:dirty=0:age=46			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=79		   <
(1, 1) tag=131074:valid=1:dirty=0:age=86		   <
(1, 1) tag=234886:valid=1:dirty=0:age=85		   <
(1, 1) tag=243103:valid=1:dirty=0:age=84		   <
(2, 2) tag=262142:valid=1:dirty=0:age=83		   <
(2, 2) tag=179627:valid=1:dirty=0:age=82		   <
(2, 2) tag=246179:valid=1:dirty=0:age=81		   <
(2, 2) tag=131331:valid=1:dirty=0:age=76		   <
(3, 3) tag=131069:valid=1:dirty=0:age=56		   <
(3, 3) tag=131332:valid=1:dirty=0:age=58		   <
(3, 3) tag=262139:valid=1:dirty=0:age=72		   <
(3, 3) tag=129:valid=1:dirty=0:age=5			   <
(4, 4) tag=147457:valid=1:dirty=0:age=22		   <
(4, 4) tag=32768:valid=1:dirty=0:age=12			   <
(4, 4) tag=148487:valid=1:dirty=0:age=19		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=11		   <
(5, 5) tag=147454:valid=1:dirty=0:age=6			   <
(5, 5) tag=16387:valid=1:dirty=0:age=4			   <
(5, 5) tag=20227:valid=1:dirty=0:age=3			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6009] STORE: (Seq:      454)(Addr: 2147448248   <
IL1Cache->access(MemRead, addr: 2148072, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148072, latency: 12)	   <
CYCLE: 6009 -> 6020					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=276			   <
(0, 0) tag=131070:valid=1:dirty=0:age=92		   <
(0, 0) tag=130:valid=1:dirty=0:age=47			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=79		   <
(1, 1) tag=131074:valid=1:dirty=0:age=86		   <
(1, 1) tag=234886:valid=1:dirty=0:age=85		   <
(1, 1) tag=243103:valid=1:dirty=0:age=84		   <
(2, 2) tag=262142:valid=1:dirty=0:age=83		   <
(2, 2) tag=179627:valid=1:dirty=0:age=82		   <
(2, 2) tag=246179:valid=1:dirty=0:age=81		   <
(2, 2) tag=131331:valid=1:dirty=0:age=76		   <
(3, 3) tag=131069:valid=1:dirty=0:age=56		   <
(3, 3) tag=131332:valid=1:dirty=0:age=58		   <
(3, 3) tag=262139:valid=1:dirty=0:age=72		   <
(3, 3) tag=129:valid=1:dirty=0:age=5			   <
(4, 4) tag=147457:valid=1:dirty=0:age=22		   <
(4, 4) tag=32768:valid=1:dirty=0:age=12			   <
(4, 4) tag=148487:valid=1:dirty=0:age=19		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=11		   <
(5, 5) tag=147454:valid=1:dirty=0:age=6			   <
(5, 5) tag=16387:valid=1:dirty=0:age=4			   <
(5, 5) tag=20227:valid=1:dirty=0:age=3			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 6021] STORE: (Seq:      452)(Addr: 214744824   <
DL1Cache->access(MemWrite, addr: 2147448244, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147448244, latency: 12)   <
Memory->access(MemWrite, addr: 2147448244, latency: 112)   <
CYCLE: 6021 -> 6021					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=276			   <
(0, 0) tag=131070:valid=1:dirty=0:age=92		   <
(0, 0) tag=130:valid=1:dirty=0:age=47			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=79		   <
(1, 1) tag=131074:valid=1:dirty=0:age=86		   <
(1, 1) tag=234886:valid=1:dirty=0:age=85		   <
(1, 1) tag=243103:valid=1:dirty=0:age=84		   <
(2, 2) tag=262142:valid=1:dirty=0:age=83		   <
(2, 2) tag=179627:valid=1:dirty=0:age=82		   <
(2, 2) tag=246179:valid=1:dirty=0:age=81		   <
(2, 2) tag=131331:valid=1:dirty=0:age=76		   <
(3, 3) tag=131069:valid=1:dirty=0:age=56		   <
(3, 3) tag=131332:valid=1:dirty=0:age=58		   <
(3, 3) tag=262139:valid=1:dirty=0:age=72		   <
(3, 3) tag=129:valid=1:dirty=0:age=5			   <
(4, 4) tag=147457:valid=1:dirty=0:age=22		   <
(4, 4) tag=32768:valid=1:dirty=0:age=12			   <
(4, 4) tag=148487:valid=1:dirty=0:age=19		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=11		   <
(5, 5) tag=147454:valid=1:dirty=0:age=6			   <
(5, 5) tag=16387:valid=1:dirty=0:age=4			   <
(5, 5) tag=20227:valid=1:dirty=0:age=3			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6021] STORE: (Seq:      455)(Addr: 2147448236   <
IL1Cache->access(MemRead, addr: 2148076, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148076, latency: 12)	   <
CYCLE: 6021 -> 6032					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=277			   <
(0, 0) tag=131070:valid=1:dirty=0:age=93		   <
(0, 0) tag=130:valid=1:dirty=0:age=48			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=79		   <
(1, 1) tag=131074:valid=1:dirty=0:age=86		   <
(1, 1) tag=234886:valid=1:dirty=0:age=85		   <
(1, 1) tag=243103:valid=1:dirty=0:age=84		   <
(2, 2) tag=262142:valid=1:dirty=0:age=83		   <
(2, 2) tag=179627:valid=1:dirty=0:age=82		   <
(2, 2) tag=246179:valid=1:dirty=0:age=81		   <
(2, 2) tag=131331:valid=1:dirty=0:age=76		   <
(3, 3) tag=131069:valid=1:dirty=0:age=56		   <
(3, 3) tag=131332:valid=1:dirty=0:age=58		   <
(3, 3) tag=262139:valid=1:dirty=0:age=72		   <
(3, 3) tag=129:valid=1:dirty=0:age=5			   <
(4, 4) tag=147457:valid=1:dirty=0:age=22		   <
(4, 4) tag=32768:valid=1:dirty=0:age=12			   <
(4, 4) tag=148487:valid=1:dirty=0:age=19		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=11		   <
(5, 5) tag=147454:valid=1:dirty=0:age=6			   <
(5, 5) tag=16387:valid=1:dirty=0:age=4			   <
(5, 5) tag=20227:valid=1:dirty=0:age=3			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6033] BRANCH: (Seq:      456)(Addr: 2148136)(   <
IL1Cache->access(MemRead, addr: 2148080, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148080, latency: 12)	   <
CYCLE: 6033 -> 6044					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=278			   <
(0, 0) tag=131070:valid=1:dirty=0:age=94		   <
(0, 0) tag=130:valid=1:dirty=0:age=49			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=79		   <
(1, 1) tag=131074:valid=1:dirty=0:age=86		   <
(1, 1) tag=234886:valid=1:dirty=0:age=85		   <
(1, 1) tag=243103:valid=1:dirty=0:age=84		   <
(2, 2) tag=262142:valid=1:dirty=0:age=83		   <
(2, 2) tag=179627:valid=1:dirty=0:age=82		   <
(2, 2) tag=246179:valid=1:dirty=0:age=81		   <
(2, 2) tag=131331:valid=1:dirty=0:age=76		   <
(3, 3) tag=131069:valid=1:dirty=0:age=56		   <
(3, 3) tag=131332:valid=1:dirty=0:age=58		   <
(3, 3) tag=262139:valid=1:dirty=0:age=72		   <
(3, 3) tag=129:valid=1:dirty=0:age=5			   <
(4, 4) tag=147457:valid=1:dirty=0:age=22		   <
(4, 4) tag=32768:valid=1:dirty=0:age=12			   <
(4, 4) tag=148487:valid=1:dirty=0:age=19		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=11		   <
(5, 5) tag=147454:valid=1:dirty=0:age=6			   <
(5, 5) tag=16387:valid=1:dirty=0:age=4			   <
(5, 5) tag=20227:valid=1:dirty=0:age=3			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 6045] STORE: (Seq:      454)(Addr: 214744824   <
DL1Cache->access(MemWrite, addr: 2147448248, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147448248, latency: 12)   <
Memory->access(MemWrite, addr: 2147448248, latency: 112)   <
CYCLE: 6045 -> 6045					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=278			   <
(0, 0) tag=131070:valid=1:dirty=0:age=94		   <
(0, 0) tag=130:valid=1:dirty=0:age=49			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=79		   <
(1, 1) tag=131074:valid=1:dirty=0:age=86		   <
(1, 1) tag=234886:valid=1:dirty=0:age=85		   <
(1, 1) tag=243103:valid=1:dirty=0:age=84		   <
(2, 2) tag=262142:valid=1:dirty=0:age=83		   <
(2, 2) tag=179627:valid=1:dirty=0:age=82		   <
(2, 2) tag=246179:valid=1:dirty=0:age=81		   <
(2, 2) tag=131331:valid=1:dirty=0:age=76		   <
(3, 3) tag=131069:valid=1:dirty=0:age=56		   <
(3, 3) tag=131332:valid=1:dirty=0:age=58		   <
(3, 3) tag=262139:valid=1:dirty=0:age=72		   <
(3, 3) tag=129:valid=1:dirty=0:age=5			   <
(4, 4) tag=147457:valid=1:dirty=0:age=22		   <
(4, 4) tag=32768:valid=1:dirty=0:age=12			   <
(4, 4) tag=148487:valid=1:dirty=0:age=19		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=11		   <
(5, 5) tag=147454:valid=1:dirty=0:age=6			   <
(5, 5) tag=16387:valid=1:dirty=0:age=4			   <
(5, 5) tag=20227:valid=1:dirty=0:age=3			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6045] LOAD: (Seq:      457)(Addr: 249230107)(   <
IL1Cache->access(MemRead, addr: 2148084, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148084, latency: 12)	   <
CYCLE: 6045 -> 6056					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=279			   <
(0, 0) tag=131070:valid=1:dirty=0:age=95		   <
(0, 0) tag=130:valid=1:dirty=0:age=50			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=79		   <
(1, 1) tag=131074:valid=1:dirty=0:age=86		   <
(1, 1) tag=234886:valid=1:dirty=0:age=85		   <
(1, 1) tag=243103:valid=1:dirty=0:age=84		   <
(2, 2) tag=262142:valid=1:dirty=0:age=83		   <
(2, 2) tag=179627:valid=1:dirty=0:age=82		   <
(2, 2) tag=246179:valid=1:dirty=0:age=81		   <
(2, 2) tag=131331:valid=1:dirty=0:age=76		   <
(3, 3) tag=131069:valid=1:dirty=0:age=56		   <
(3, 3) tag=131332:valid=1:dirty=0:age=58		   <
(3, 3) tag=262139:valid=1:dirty=0:age=72		   <
(3, 3) tag=129:valid=1:dirty=0:age=5			   <
(4, 4) tag=147457:valid=1:dirty=0:age=22		   <
(4, 4) tag=32768:valid=1:dirty=0:age=12			   <
(4, 4) tag=148487:valid=1:dirty=0:age=19		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=11		   <
(5, 5) tag=147454:valid=1:dirty=0:age=6			   <
(5, 5) tag=16387:valid=1:dirty=0:age=4			   <
(5, 5) tag=20227:valid=1:dirty=0:age=3			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 6057] STORE: (Seq:      455)(Addr: 214744823   <
DL1Cache->access(MemWrite, addr: 2147448236, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147448236, latency: 12)   <
Memory->access(MemWrite, addr: 2147448236, latency: 112)   <
CYCLE: 6057 -> 6057					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=279			   <
(0, 0) tag=131070:valid=1:dirty=0:age=95		   <
(0, 0) tag=130:valid=1:dirty=0:age=50			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=79		   <
(1, 1) tag=131074:valid=1:dirty=0:age=86		   <
(1, 1) tag=234886:valid=1:dirty=0:age=85		   <
(1, 1) tag=243103:valid=1:dirty=0:age=84		   <
(2, 2) tag=262142:valid=1:dirty=0:age=83		   <
(2, 2) tag=179627:valid=1:dirty=0:age=82		   <
(2, 2) tag=246179:valid=1:dirty=0:age=81		   <
(2, 2) tag=131331:valid=1:dirty=0:age=76		   <
(3, 3) tag=131069:valid=1:dirty=0:age=56		   <
(3, 3) tag=131332:valid=1:dirty=0:age=58		   <
(3, 3) tag=262139:valid=1:dirty=0:age=72		   <
(3, 3) tag=129:valid=1:dirty=0:age=5			   <
(4, 4) tag=147457:valid=1:dirty=0:age=22		   <
(4, 4) tag=32768:valid=1:dirty=0:age=12			   <
(4, 4) tag=148487:valid=1:dirty=0:age=19		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=11		   <
(5, 5) tag=147454:valid=1:dirty=0:age=6			   <
(5, 5) tag=16387:valid=1:dirty=0:age=4			   <
(5, 5) tag=20227:valid=1:dirty=0:age=3			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6057] ITYPE: (Seq:      458)(Addr: 65261)(PC:   <
IL1Cache->access(MemRead, addr: 2148088, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148088, latency: 12)	   <
CYCLE: 6057 -> 6068					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=280			   <
(0, 0) tag=131070:valid=1:dirty=0:age=96		   <
(0, 0) tag=130:valid=1:dirty=0:age=51			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=79		   <
(1, 1) tag=131074:valid=1:dirty=0:age=86		   <
(1, 1) tag=234886:valid=1:dirty=0:age=85		   <
(1, 1) tag=243103:valid=1:dirty=0:age=84		   <
(2, 2) tag=262142:valid=1:dirty=0:age=83		   <
(2, 2) tag=179627:valid=1:dirty=0:age=82		   <
(2, 2) tag=246179:valid=1:dirty=0:age=81		   <
(2, 2) tag=131331:valid=1:dirty=0:age=76		   <
(3, 3) tag=131069:valid=1:dirty=0:age=56		   <
(3, 3) tag=131332:valid=1:dirty=0:age=58		   <
(3, 3) tag=262139:valid=1:dirty=0:age=72		   <
(3, 3) tag=129:valid=1:dirty=0:age=5			   <
(4, 4) tag=147457:valid=1:dirty=0:age=22		   <
(4, 4) tag=32768:valid=1:dirty=0:age=12			   <
(4, 4) tag=148487:valid=1:dirty=0:age=19		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=11		   <
(5, 5) tag=147454:valid=1:dirty=0:age=6			   <
(5, 5) tag=16387:valid=1:dirty=0:age=4			   <
(5, 5) tag=20227:valid=1:dirty=0:age=3			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6069] ITYPE: (Seq:      459)(Addr: 47806)(PC:   <
IL1Cache->access(MemRead, addr: 2148092, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148092, latency: 12)	   <
CYCLE: 6069 -> 6080					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=281			   <
(0, 0) tag=131070:valid=1:dirty=0:age=97		   <
(0, 0) tag=130:valid=1:dirty=0:age=52			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=79		   <
(1, 1) tag=131074:valid=1:dirty=0:age=86		   <
(1, 1) tag=234886:valid=1:dirty=0:age=85		   <
(1, 1) tag=243103:valid=1:dirty=0:age=84		   <
(2, 2) tag=262142:valid=1:dirty=0:age=83		   <
(2, 2) tag=179627:valid=1:dirty=0:age=82		   <
(2, 2) tag=246179:valid=1:dirty=0:age=81		   <
(2, 2) tag=131331:valid=1:dirty=0:age=76		   <
(3, 3) tag=131069:valid=1:dirty=0:age=56		   <
(3, 3) tag=131332:valid=1:dirty=0:age=58		   <
(3, 3) tag=262139:valid=1:dirty=0:age=72		   <
(3, 3) tag=129:valid=1:dirty=0:age=5			   <
(4, 4) tag=147457:valid=1:dirty=0:age=22		   <
(4, 4) tag=32768:valid=1:dirty=0:age=12			   <
(4, 4) tag=148487:valid=1:dirty=0:age=19		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=11		   <
(5, 5) tag=147454:valid=1:dirty=0:age=6			   <
(5, 5) tag=16387:valid=1:dirty=0:age=4			   <
(5, 5) tag=20227:valid=1:dirty=0:age=3			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 6081] LOAD: (Seq:      457)(Addr: 249230107)   <
DL1Cache->access(MemRead, addr: 249230107, latency: 2)	   <
L2Cache->access(MemRead, addr: 249230107, latency: 12)	   <
CYCLE: 6081 -> 6092					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=282			   <
(0, 0) tag=131070:valid=1:dirty=0:age=98		   <
(0, 0) tag=130:valid=1:dirty=0:age=53			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=80		   <
(1, 1) tag=131074:valid=1:dirty=0:age=87		   <
(1, 1) tag=234886:valid=1:dirty=0:age=86		   <
(1, 1) tag=243103:valid=1:dirty=0:age=85		   <
(2, 2) tag=262142:valid=1:dirty=0:age=84		   <
(2, 2) tag=179627:valid=1:dirty=0:age=83		   <
(2, 2) tag=246179:valid=1:dirty=0:age=82		   <
(2, 2) tag=131331:valid=1:dirty=0:age=77		   <
(3, 3) tag=131069:valid=1:dirty=0:age=57		   <
(3, 3) tag=131332:valid=1:dirty=0:age=59		   <
(3, 3) tag=262139:valid=1:dirty=0:age=73		   <
(3, 3) tag=129:valid=1:dirty=0:age=6			   <
(4, 4) tag=147457:valid=1:dirty=0:age=23		   <
(4, 4) tag=32768:valid=1:dirty=0:age=13			   <
(4, 4) tag=148487:valid=1:dirty=0:age=20		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=12		   <
(5, 5) tag=147454:valid=1:dirty=0:age=7			   <
(5, 5) tag=16387:valid=1:dirty=0:age=5			   <
(5, 5) tag=20227:valid=1:dirty=0:age=4			   <
(6, 6) tag=32771:valid=1:dirty=0:age=3			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6092] BRANCH: (Seq:      460)(Addr: 2148108)(   <
IL1Cache->access(MemRead, addr: 2148096, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148096, latency: 12)	   <
CYCLE: 6092 -> 6103					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=283			   <
(0, 0) tag=131070:valid=1:dirty=0:age=99		   <
(0, 0) tag=130:valid=1:dirty=0:age=54			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=80		   <
(1, 1) tag=131074:valid=1:dirty=0:age=87		   <
(1, 1) tag=234886:valid=1:dirty=0:age=86		   <
(1, 1) tag=243103:valid=1:dirty=0:age=85		   <
(2, 2) tag=262142:valid=1:dirty=0:age=84		   <
(2, 2) tag=179627:valid=1:dirty=0:age=83		   <
(2, 2) tag=246179:valid=1:dirty=0:age=82		   <
(2, 2) tag=131331:valid=1:dirty=0:age=77		   <
(3, 3) tag=131069:valid=1:dirty=0:age=57		   <
(3, 3) tag=131332:valid=1:dirty=0:age=59		   <
(3, 3) tag=262139:valid=1:dirty=0:age=73		   <
(3, 3) tag=129:valid=1:dirty=0:age=6			   <
(4, 4) tag=147457:valid=1:dirty=0:age=23		   <
(4, 4) tag=32768:valid=1:dirty=0:age=13			   <
(4, 4) tag=148487:valid=1:dirty=0:age=20		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=12		   <
(5, 5) tag=147454:valid=1:dirty=0:age=7			   <
(5, 5) tag=16387:valid=1:dirty=0:age=5			   <
(5, 5) tag=20227:valid=1:dirty=0:age=4			   <
(6, 6) tag=32771:valid=1:dirty=0:age=3			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6104] LOAD: (Seq:      461)(Addr: 249230107)(   <
IL1Cache->access(MemRead, addr: 2148108, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148108, latency: 12)	   <
CYCLE: 6104 -> 6115					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=284			   <
(0, 0) tag=131070:valid=1:dirty=0:age=100		   <
(0, 0) tag=130:valid=1:dirty=0:age=55			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=80		   <
(1, 1) tag=131074:valid=1:dirty=0:age=87		   <
(1, 1) tag=234886:valid=1:dirty=0:age=86		   <
(1, 1) tag=243103:valid=1:dirty=0:age=85		   <
(2, 2) tag=262142:valid=1:dirty=0:age=84		   <
(2, 2) tag=179627:valid=1:dirty=0:age=83		   <
(2, 2) tag=246179:valid=1:dirty=0:age=82		   <
(2, 2) tag=131331:valid=1:dirty=0:age=77		   <
(3, 3) tag=131069:valid=1:dirty=0:age=57		   <
(3, 3) tag=131332:valid=1:dirty=0:age=59		   <
(3, 3) tag=262139:valid=1:dirty=0:age=73		   <
(3, 3) tag=129:valid=1:dirty=0:age=6			   <
(4, 4) tag=147457:valid=1:dirty=0:age=23		   <
(4, 4) tag=32768:valid=1:dirty=0:age=13			   <
(4, 4) tag=148487:valid=1:dirty=0:age=20		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=12		   <
(5, 5) tag=147454:valid=1:dirty=0:age=7			   <
(5, 5) tag=16387:valid=1:dirty=0:age=5			   <
(5, 5) tag=20227:valid=1:dirty=0:age=4			   <
(6, 6) tag=32771:valid=1:dirty=0:age=3			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6116] ITYPE: (Seq:      462)(Addr: 65242)(PC:   <
IL1Cache->access(MemRead, addr: 2148112, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148112, latency: 12)	   <
CYCLE: 6116 -> 6127					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=285			   <
(0, 0) tag=131070:valid=1:dirty=0:age=101		   <
(0, 0) tag=130:valid=1:dirty=0:age=56			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=80		   <
(1, 1) tag=131074:valid=1:dirty=0:age=87		   <
(1, 1) tag=234886:valid=1:dirty=0:age=86		   <
(1, 1) tag=243103:valid=1:dirty=0:age=85		   <
(2, 2) tag=262142:valid=1:dirty=0:age=84		   <
(2, 2) tag=179627:valid=1:dirty=0:age=83		   <
(2, 2) tag=246179:valid=1:dirty=0:age=82		   <
(2, 2) tag=131331:valid=1:dirty=0:age=77		   <
(3, 3) tag=131069:valid=1:dirty=0:age=57		   <
(3, 3) tag=131332:valid=1:dirty=0:age=59		   <
(3, 3) tag=262139:valid=1:dirty=0:age=73		   <
(3, 3) tag=129:valid=1:dirty=0:age=6			   <
(4, 4) tag=147457:valid=1:dirty=0:age=23		   <
(4, 4) tag=32768:valid=1:dirty=0:age=13			   <
(4, 4) tag=148487:valid=1:dirty=0:age=20		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=12		   <
(5, 5) tag=147454:valid=1:dirty=0:age=7			   <
(5, 5) tag=16387:valid=1:dirty=0:age=5			   <
(5, 5) tag=20227:valid=1:dirty=0:age=4			   <
(6, 6) tag=32771:valid=1:dirty=0:age=3			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6128] ITYPE: (Seq:      463)(Addr: 48875)(PC:   <
IL1Cache->access(MemRead, addr: 2148116, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148116, latency: 12)	   <
CYCLE: 6128 -> 6139					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=286			   <
(0, 0) tag=131070:valid=1:dirty=0:age=102		   <
(0, 0) tag=130:valid=1:dirty=0:age=57			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=80		   <
(1, 1) tag=131074:valid=1:dirty=0:age=87		   <
(1, 1) tag=234886:valid=1:dirty=0:age=86		   <
(1, 1) tag=243103:valid=1:dirty=0:age=85		   <
(2, 2) tag=262142:valid=1:dirty=0:age=84		   <
(2, 2) tag=179627:valid=1:dirty=0:age=83		   <
(2, 2) tag=246179:valid=1:dirty=0:age=82		   <
(2, 2) tag=131331:valid=1:dirty=0:age=77		   <
(3, 3) tag=131069:valid=1:dirty=0:age=57		   <
(3, 3) tag=131332:valid=1:dirty=0:age=59		   <
(3, 3) tag=262139:valid=1:dirty=0:age=73		   <
(3, 3) tag=129:valid=1:dirty=0:age=6			   <
(4, 4) tag=147457:valid=1:dirty=0:age=23		   <
(4, 4) tag=32768:valid=1:dirty=0:age=13			   <
(4, 4) tag=148487:valid=1:dirty=0:age=20		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=12		   <
(5, 5) tag=147454:valid=1:dirty=0:age=7			   <
(5, 5) tag=16387:valid=1:dirty=0:age=5			   <
(5, 5) tag=20227:valid=1:dirty=0:age=4			   <
(6, 6) tag=32771:valid=1:dirty=0:age=3			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 6140] LOAD: (Seq:      461)(Addr: 249230107)   <
DL1Cache->access(MemRead, addr: 249230107, latency: 2)	   <
L2Cache->access(MemRead, addr: 249230107, latency: 12)	   <
CYCLE: 6140 -> 6151					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=287			   <
(0, 0) tag=131070:valid=1:dirty=0:age=103		   <
(0, 0) tag=130:valid=1:dirty=0:age=58			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=81		   <
(1, 1) tag=131074:valid=1:dirty=0:age=88		   <
(1, 1) tag=234886:valid=1:dirty=0:age=87		   <
(1, 1) tag=243103:valid=1:dirty=0:age=86		   <
(2, 2) tag=262142:valid=1:dirty=0:age=85		   <
(2, 2) tag=179627:valid=1:dirty=0:age=84		   <
(2, 2) tag=246179:valid=1:dirty=0:age=83		   <
(2, 2) tag=131331:valid=1:dirty=0:age=78		   <
(3, 3) tag=131069:valid=1:dirty=0:age=58		   <
(3, 3) tag=131332:valid=1:dirty=0:age=60		   <
(3, 3) tag=262139:valid=1:dirty=0:age=74		   <
(3, 3) tag=129:valid=1:dirty=0:age=7			   <
(4, 4) tag=147457:valid=1:dirty=0:age=24		   <
(4, 4) tag=32768:valid=1:dirty=0:age=14			   <
(4, 4) tag=148487:valid=1:dirty=0:age=21		   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=13		   <
(5, 5) tag=147454:valid=1:dirty=0:age=8			   <
(5, 5) tag=16387:valid=1:dirty=0:age=6			   <
(5, 5) tag=20227:valid=1:dirty=0:age=5			   <
(6, 6) tag=32771:valid=1:dirty=0:age=4			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6151] BRANCH: (Seq:      464)(Addr: 2148136)(   <
IL1Cache->access(MemRead, addr: 2148120, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148120, latency: 12)	   <
CYCLE: 6151 -> 6162					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=288			   <
(0, 0) tag=131070:valid=1:dirty=0:age=104		   <
(0, 0) tag=130:valid=1:dirty=0:age=59			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=81		   <
(1, 1) tag=131074:valid=1:dirty=0:age=88		   <
(1, 1) tag=234886:valid=1:dirty=0:age=87		   <
(1, 1) tag=243103:valid=1:dirty=0:age=86		   <
(2, 2) tag=262142:valid=1:dirty=0:age=85		   <
(2, 2) tag=179627:valid=1:dirty=0:age=84		   <
(2, 2) tag=246179:valid=1:dirty=0:age=83		   <
(2, 2) tag=131331:valid=1:dirty=0:age=78		   <
(3, 3) tag=131069:valid=1:dirty=0:age=58		   <
(3, 3) tag=131332:valid=1:dirty=0:age=60		   <
(3, 3) tag=262139:valid=1:dirty=0:age=74		   <
(3, 3) tag=129:valid=1:dirty=0:age=7			   <
(4, 4) tag=147457:valid=1:dirty=0:age=24		   <
(4, 4) tag=32768:valid=1:dirty=0:age=14			   <
(4, 4) tag=148487:valid=1:dirty=0:age=21		   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=13		   <
(5, 5) tag=147454:valid=1:dirty=0:age=8			   <
(5, 5) tag=16387:valid=1:dirty=0:age=6			   <
(5, 5) tag=20227:valid=1:dirty=0:age=5			   <
(6, 6) tag=32771:valid=1:dirty=0:age=4			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6163] LOAD: (Seq:      465)(Addr: 249230107)(   <
IL1Cache->access(MemRead, addr: 2148124, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148124, latency: 12)	   <
CYCLE: 6163 -> 6174					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=289			   <
(0, 0) tag=131070:valid=1:dirty=0:age=105		   <
(0, 0) tag=130:valid=1:dirty=0:age=60			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=81		   <
(1, 1) tag=131074:valid=1:dirty=0:age=88		   <
(1, 1) tag=234886:valid=1:dirty=0:age=87		   <
(1, 1) tag=243103:valid=1:dirty=0:age=86		   <
(2, 2) tag=262142:valid=1:dirty=0:age=85		   <
(2, 2) tag=179627:valid=1:dirty=0:age=84		   <
(2, 2) tag=246179:valid=1:dirty=0:age=83		   <
(2, 2) tag=131331:valid=1:dirty=0:age=78		   <
(3, 3) tag=131069:valid=1:dirty=0:age=58		   <
(3, 3) tag=131332:valid=1:dirty=0:age=60		   <
(3, 3) tag=262139:valid=1:dirty=0:age=74		   <
(3, 3) tag=129:valid=1:dirty=0:age=7			   <
(4, 4) tag=147457:valid=1:dirty=0:age=24		   <
(4, 4) tag=32768:valid=1:dirty=0:age=14			   <
(4, 4) tag=148487:valid=1:dirty=0:age=21		   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=13		   <
(5, 5) tag=147454:valid=1:dirty=0:age=8			   <
(5, 5) tag=16387:valid=1:dirty=0:age=6			   <
(5, 5) tag=20227:valid=1:dirty=0:age=5			   <
(6, 6) tag=32771:valid=1:dirty=0:age=4			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6175] ITYPE: (Seq:      466)(Addr: 2)(PC: 214   <
IL1Cache->access(MemRead, addr: 2148128, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148128, latency: 12)	   <
CYCLE: 6175 -> 6186					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=290			   <
(0, 0) tag=131070:valid=1:dirty=0:age=106		   <
(0, 0) tag=130:valid=1:dirty=0:age=61			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=81		   <
(1, 1) tag=131074:valid=1:dirty=0:age=88		   <
(1, 1) tag=234886:valid=1:dirty=0:age=87		   <
(1, 1) tag=243103:valid=1:dirty=0:age=86		   <
(2, 2) tag=262142:valid=1:dirty=0:age=85		   <
(2, 2) tag=179627:valid=1:dirty=0:age=84		   <
(2, 2) tag=246179:valid=1:dirty=0:age=83		   <
(2, 2) tag=131331:valid=1:dirty=0:age=78		   <
(3, 3) tag=131069:valid=1:dirty=0:age=58		   <
(3, 3) tag=131332:valid=1:dirty=0:age=60		   <
(3, 3) tag=262139:valid=1:dirty=0:age=74		   <
(3, 3) tag=129:valid=1:dirty=0:age=7			   <
(4, 4) tag=147457:valid=1:dirty=0:age=24		   <
(4, 4) tag=32768:valid=1:dirty=0:age=14			   <
(4, 4) tag=148487:valid=1:dirty=0:age=21		   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=13		   <
(5, 5) tag=147454:valid=1:dirty=0:age=8			   <
(5, 5) tag=16387:valid=1:dirty=0:age=6			   <
(5, 5) tag=20227:valid=1:dirty=0:age=5			   <
(6, 6) tag=32771:valid=1:dirty=0:age=4			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6187] BRANCH: (Seq:      467)(Addr: 2148152)(   <
IL1Cache->access(MemRead, addr: 2148132, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148132, latency: 12)	   <
CYCLE: 6187 -> 6198					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=291			   <
(0, 0) tag=131070:valid=1:dirty=0:age=107		   <
(0, 0) tag=130:valid=1:dirty=0:age=62			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=81		   <
(1, 1) tag=131074:valid=1:dirty=0:age=88		   <
(1, 1) tag=234886:valid=1:dirty=0:age=87		   <
(1, 1) tag=243103:valid=1:dirty=0:age=86		   <
(2, 2) tag=262142:valid=1:dirty=0:age=85		   <
(2, 2) tag=179627:valid=1:dirty=0:age=84		   <
(2, 2) tag=246179:valid=1:dirty=0:age=83		   <
(2, 2) tag=131331:valid=1:dirty=0:age=78		   <
(3, 3) tag=131069:valid=1:dirty=0:age=58		   <
(3, 3) tag=131332:valid=1:dirty=0:age=60		   <
(3, 3) tag=262139:valid=1:dirty=0:age=74		   <
(3, 3) tag=129:valid=1:dirty=0:age=7			   <
(4, 4) tag=147457:valid=1:dirty=0:age=24		   <
(4, 4) tag=32768:valid=1:dirty=0:age=14			   <
(4, 4) tag=148487:valid=1:dirty=0:age=21		   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=13		   <
(5, 5) tag=147454:valid=1:dirty=0:age=8			   <
(5, 5) tag=16387:valid=1:dirty=0:age=6			   <
(5, 5) tag=20227:valid=1:dirty=0:age=5			   <
(6, 6) tag=32771:valid=1:dirty=0:age=4			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 6199] LOAD: (Seq:      465)(Addr: 249230107)   <
DL1Cache->access(MemRead, addr: 249230107, latency: 2)	   <
L2Cache->access(MemRead, addr: 249230107, latency: 12)	   <
CYCLE: 6199 -> 6210					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=292			   <
(0, 0) tag=131070:valid=1:dirty=0:age=108		   <
(0, 0) tag=130:valid=1:dirty=0:age=63			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=82		   <
(1, 1) tag=131074:valid=1:dirty=0:age=89		   <
(1, 1) tag=234886:valid=1:dirty=0:age=88		   <
(1, 1) tag=243103:valid=1:dirty=0:age=87		   <
(2, 2) tag=262142:valid=1:dirty=0:age=86		   <
(2, 2) tag=179627:valid=1:dirty=0:age=85		   <
(2, 2) tag=246179:valid=1:dirty=0:age=84		   <
(2, 2) tag=131331:valid=1:dirty=0:age=79		   <
(3, 3) tag=131069:valid=1:dirty=0:age=59		   <
(3, 3) tag=131332:valid=1:dirty=0:age=61		   <
(3, 3) tag=262139:valid=1:dirty=0:age=75		   <
(3, 3) tag=129:valid=1:dirty=0:age=8			   <
(4, 4) tag=147457:valid=1:dirty=0:age=25		   <
(4, 4) tag=32768:valid=1:dirty=0:age=15			   <
(4, 4) tag=148487:valid=1:dirty=0:age=22		   <
(4, 4) tag=16384:valid=1:dirty=0:age=3			   <
(5, 5) tag=131330:valid=1:dirty=0:age=14		   <
(5, 5) tag=147454:valid=1:dirty=0:age=9			   <
(5, 5) tag=16387:valid=1:dirty=0:age=7			   <
(5, 5) tag=20227:valid=1:dirty=0:age=6			   <
(6, 6) tag=32771:valid=1:dirty=0:age=5			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6210] LOAD: (Seq:      468)(Addr: 249230107)(   <
IL1Cache->access(MemRead, addr: 2148152, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148152, latency: 12)	   <
CYCLE: 6210 -> 6221					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=293			   <
(0, 0) tag=131070:valid=1:dirty=0:age=109		   <
(0, 0) tag=130:valid=1:dirty=0:age=64			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=82		   <
(1, 1) tag=131074:valid=1:dirty=0:age=89		   <
(1, 1) tag=234886:valid=1:dirty=0:age=88		   <
(1, 1) tag=243103:valid=1:dirty=0:age=87		   <
(2, 2) tag=262142:valid=1:dirty=0:age=86		   <
(2, 2) tag=179627:valid=1:dirty=0:age=85		   <
(2, 2) tag=246179:valid=1:dirty=0:age=84		   <
(2, 2) tag=131331:valid=1:dirty=0:age=79		   <
(3, 3) tag=131069:valid=1:dirty=0:age=59		   <
(3, 3) tag=131332:valid=1:dirty=0:age=61		   <
(3, 3) tag=262139:valid=1:dirty=0:age=75		   <
(3, 3) tag=129:valid=1:dirty=0:age=8			   <
(4, 4) tag=147457:valid=1:dirty=0:age=25		   <
(4, 4) tag=32768:valid=1:dirty=0:age=15			   <
(4, 4) tag=148487:valid=1:dirty=0:age=22		   <
(4, 4) tag=16384:valid=1:dirty=0:age=3			   <
(5, 5) tag=131330:valid=1:dirty=0:age=14		   <
(5, 5) tag=147454:valid=1:dirty=0:age=9			   <
(5, 5) tag=16387:valid=1:dirty=0:age=7			   <
(5, 5) tag=20227:valid=1:dirty=0:age=6			   <
(6, 6) tag=32771:valid=1:dirty=0:age=5			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6222] ITYPE: (Seq:      469)(Addr: 1024)(PC:    <
IL1Cache->access(MemRead, addr: 2148156, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148156, latency: 12)	   <
CYCLE: 6222 -> 6233					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=294			   <
(0, 0) tag=131070:valid=1:dirty=0:age=110		   <
(0, 0) tag=130:valid=1:dirty=0:age=65			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=82		   <
(1, 1) tag=131074:valid=1:dirty=0:age=89		   <
(1, 1) tag=234886:valid=1:dirty=0:age=88		   <
(1, 1) tag=243103:valid=1:dirty=0:age=87		   <
(2, 2) tag=262142:valid=1:dirty=0:age=86		   <
(2, 2) tag=179627:valid=1:dirty=0:age=85		   <
(2, 2) tag=246179:valid=1:dirty=0:age=84		   <
(2, 2) tag=131331:valid=1:dirty=0:age=79		   <
(3, 3) tag=131069:valid=1:dirty=0:age=59		   <
(3, 3) tag=131332:valid=1:dirty=0:age=61		   <
(3, 3) tag=262139:valid=1:dirty=0:age=75		   <
(3, 3) tag=129:valid=1:dirty=0:age=8			   <
(4, 4) tag=147457:valid=1:dirty=0:age=25		   <
(4, 4) tag=32768:valid=1:dirty=0:age=15			   <
(4, 4) tag=148487:valid=1:dirty=0:age=22		   <
(4, 4) tag=16384:valid=1:dirty=0:age=3			   <
(5, 5) tag=131330:valid=1:dirty=0:age=14		   <
(5, 5) tag=147454:valid=1:dirty=0:age=9			   <
(5, 5) tag=16387:valid=1:dirty=0:age=7			   <
(5, 5) tag=20227:valid=1:dirty=0:age=6			   <
(6, 6) tag=32771:valid=1:dirty=0:age=5			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6234] BRANCH: (Seq:      470)(Addr: 2148144)(   <
IL1Cache->access(MemRead, addr: 2148160, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148160, latency: 12)	   <
CYCLE: 6234 -> 6245					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=295			   <
(0, 0) tag=131070:valid=1:dirty=0:age=111		   <
(0, 0) tag=130:valid=1:dirty=0:age=66			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=82		   <
(1, 1) tag=131074:valid=1:dirty=0:age=89		   <
(1, 1) tag=234886:valid=1:dirty=0:age=88		   <
(1, 1) tag=243103:valid=1:dirty=0:age=87		   <
(2, 2) tag=262142:valid=1:dirty=0:age=86		   <
(2, 2) tag=179627:valid=1:dirty=0:age=85		   <
(2, 2) tag=246179:valid=1:dirty=0:age=84		   <
(2, 2) tag=131331:valid=1:dirty=0:age=79		   <
(3, 3) tag=131069:valid=1:dirty=0:age=59		   <
(3, 3) tag=131332:valid=1:dirty=0:age=61		   <
(3, 3) tag=262139:valid=1:dirty=0:age=75		   <
(3, 3) tag=129:valid=1:dirty=0:age=8			   <
(4, 4) tag=147457:valid=1:dirty=0:age=25		   <
(4, 4) tag=32768:valid=1:dirty=0:age=15			   <
(4, 4) tag=148487:valid=1:dirty=0:age=22		   <
(4, 4) tag=16384:valid=1:dirty=0:age=3			   <
(5, 5) tag=131330:valid=1:dirty=0:age=14		   <
(5, 5) tag=147454:valid=1:dirty=0:age=9			   <
(5, 5) tag=16387:valid=1:dirty=0:age=7			   <
(5, 5) tag=20227:valid=1:dirty=0:age=6			   <
(6, 6) tag=32771:valid=1:dirty=0:age=5			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 6246] LOAD: (Seq:      468)(Addr: 249230107)   <
DL1Cache->access(MemRead, addr: 249230107, latency: 2)	   <
L2Cache->access(MemRead, addr: 249230107, latency: 12)	   <
CYCLE: 6246 -> 6257					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=296			   <
(0, 0) tag=131070:valid=1:dirty=0:age=112		   <
(0, 0) tag=130:valid=1:dirty=0:age=67			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=83		   <
(1, 1) tag=131074:valid=1:dirty=0:age=90		   <
(1, 1) tag=234886:valid=1:dirty=0:age=89		   <
(1, 1) tag=243103:valid=1:dirty=0:age=88		   <
(2, 2) tag=262142:valid=1:dirty=0:age=87		   <
(2, 2) tag=179627:valid=1:dirty=0:age=86		   <
(2, 2) tag=246179:valid=1:dirty=0:age=85		   <
(2, 2) tag=131331:valid=1:dirty=0:age=80		   <
(3, 3) tag=131069:valid=1:dirty=0:age=60		   <
(3, 3) tag=131332:valid=1:dirty=0:age=62		   <
(3, 3) tag=262139:valid=1:dirty=0:age=76		   <
(3, 3) tag=129:valid=1:dirty=0:age=9			   <
(4, 4) tag=147457:valid=1:dirty=0:age=26		   <
(4, 4) tag=32768:valid=1:dirty=0:age=16			   <
(4, 4) tag=148487:valid=1:dirty=0:age=23		   <
(4, 4) tag=16384:valid=1:dirty=0:age=4			   <
(5, 5) tag=131330:valid=1:dirty=0:age=15		   <
(5, 5) tag=147454:valid=1:dirty=0:age=10		   <
(5, 5) tag=16387:valid=1:dirty=0:age=8			   <
(5, 5) tag=20227:valid=1:dirty=0:age=7			   <
(6, 6) tag=32771:valid=1:dirty=0:age=6			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6257] ITYPE: (Seq:      471)(Addr: 256)(PC: 2   <
IL1Cache->access(MemRead, addr: 2148164, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148164, latency: 12)	   <
CYCLE: 6257 -> 6268					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=297			   <
(0, 0) tag=131070:valid=1:dirty=0:age=113		   <
(0, 0) tag=130:valid=1:dirty=0:age=68			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=83		   <
(1, 1) tag=131074:valid=1:dirty=0:age=90		   <
(1, 1) tag=234886:valid=1:dirty=0:age=89		   <
(1, 1) tag=243103:valid=1:dirty=0:age=88		   <
(2, 2) tag=262142:valid=1:dirty=0:age=87		   <
(2, 2) tag=179627:valid=1:dirty=0:age=86		   <
(2, 2) tag=246179:valid=1:dirty=0:age=85		   <
(2, 2) tag=131331:valid=1:dirty=0:age=80		   <
(3, 3) tag=131069:valid=1:dirty=0:age=60		   <
(3, 3) tag=131332:valid=1:dirty=0:age=62		   <
(3, 3) tag=262139:valid=1:dirty=0:age=76		   <
(3, 3) tag=129:valid=1:dirty=0:age=9			   <
(4, 4) tag=147457:valid=1:dirty=0:age=26		   <
(4, 4) tag=32768:valid=1:dirty=0:age=16			   <
(4, 4) tag=148487:valid=1:dirty=0:age=23		   <
(4, 4) tag=16384:valid=1:dirty=0:age=4			   <
(5, 5) tag=131330:valid=1:dirty=0:age=15		   <
(5, 5) tag=147454:valid=1:dirty=0:age=10		   <
(5, 5) tag=16387:valid=1:dirty=0:age=8			   <
(5, 5) tag=20227:valid=1:dirty=0:age=7			   <
(6, 6) tag=32771:valid=1:dirty=0:age=6			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6269] BRANCH: (Seq:      472)(Addr: 2148196)(   <
IL1Cache->access(MemRead, addr: 2148168, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148168, latency: 12)	   <
CYCLE: 6269 -> 6280					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=298			   <
(0, 0) tag=131070:valid=1:dirty=0:age=114		   <
(0, 0) tag=130:valid=1:dirty=0:age=69			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=83		   <
(1, 1) tag=131074:valid=1:dirty=0:age=90		   <
(1, 1) tag=234886:valid=1:dirty=0:age=89		   <
(1, 1) tag=243103:valid=1:dirty=0:age=88		   <
(2, 2) tag=262142:valid=1:dirty=0:age=87		   <
(2, 2) tag=179627:valid=1:dirty=0:age=86		   <
(2, 2) tag=246179:valid=1:dirty=0:age=85		   <
(2, 2) tag=131331:valid=1:dirty=0:age=80		   <
(3, 3) tag=131069:valid=1:dirty=0:age=60		   <
(3, 3) tag=131332:valid=1:dirty=0:age=62		   <
(3, 3) tag=262139:valid=1:dirty=0:age=76		   <
(3, 3) tag=129:valid=1:dirty=0:age=9			   <
(4, 4) tag=147457:valid=1:dirty=0:age=26		   <
(4, 4) tag=32768:valid=1:dirty=0:age=16			   <
(4, 4) tag=148487:valid=1:dirty=0:age=23		   <
(4, 4) tag=16384:valid=1:dirty=0:age=4			   <
(5, 5) tag=131330:valid=1:dirty=0:age=15		   <
(5, 5) tag=147454:valid=1:dirty=0:age=10		   <
(5, 5) tag=16387:valid=1:dirty=0:age=8			   <
(5, 5) tag=20227:valid=1:dirty=0:age=7			   <
(6, 6) tag=32771:valid=1:dirty=0:age=6			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6281] LOAD: (Seq:      473)(Addr: 268448816)(   <
IL1Cache->access(MemRead, addr: 2148196, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148196, latency: 12)	   <
CYCLE: 6281 -> 6292					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=299			   <
(0, 0) tag=131070:valid=1:dirty=0:age=115		   <
(0, 0) tag=130:valid=1:dirty=0:age=70			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=83		   <
(1, 1) tag=131074:valid=1:dirty=0:age=90		   <
(1, 1) tag=234886:valid=1:dirty=0:age=89		   <
(1, 1) tag=243103:valid=1:dirty=0:age=88		   <
(2, 2) tag=262142:valid=1:dirty=0:age=87		   <
(2, 2) tag=179627:valid=1:dirty=0:age=86		   <
(2, 2) tag=246179:valid=1:dirty=0:age=85		   <
(2, 2) tag=131331:valid=1:dirty=0:age=80		   <
(3, 3) tag=131069:valid=1:dirty=0:age=60		   <
(3, 3) tag=131332:valid=1:dirty=0:age=62		   <
(3, 3) tag=262139:valid=1:dirty=0:age=76		   <
(3, 3) tag=129:valid=1:dirty=0:age=9			   <
(4, 4) tag=147457:valid=1:dirty=0:age=26		   <
(4, 4) tag=32768:valid=1:dirty=0:age=16			   <
(4, 4) tag=148487:valid=1:dirty=0:age=23		   <
(4, 4) tag=16384:valid=1:dirty=0:age=4			   <
(5, 5) tag=131330:valid=1:dirty=0:age=15		   <
(5, 5) tag=147454:valid=1:dirty=0:age=10		   <
(5, 5) tag=16387:valid=1:dirty=0:age=8			   <
(5, 5) tag=20227:valid=1:dirty=0:age=7			   <
(6, 6) tag=32771:valid=1:dirty=0:age=6			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6293] ITYPE: (Seq:      474)(Addr: 16384)(PC:   <
IL1Cache->access(MemRead, addr: 2148200, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148200, latency: 12)	   <
CYCLE: 6293 -> 6304					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=300			   <
(0, 0) tag=131070:valid=1:dirty=0:age=116		   <
(0, 0) tag=130:valid=1:dirty=0:age=71			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=83		   <
(1, 1) tag=131074:valid=1:dirty=0:age=90		   <
(1, 1) tag=234886:valid=1:dirty=0:age=89		   <
(1, 1) tag=243103:valid=1:dirty=0:age=88		   <
(2, 2) tag=262142:valid=1:dirty=0:age=87		   <
(2, 2) tag=179627:valid=1:dirty=0:age=86		   <
(2, 2) tag=246179:valid=1:dirty=0:age=85		   <
(2, 2) tag=131331:valid=1:dirty=0:age=80		   <
(3, 3) tag=131069:valid=1:dirty=0:age=60		   <
(3, 3) tag=131332:valid=1:dirty=0:age=62		   <
(3, 3) tag=262139:valid=1:dirty=0:age=76		   <
(3, 3) tag=129:valid=1:dirty=0:age=9			   <
(4, 4) tag=147457:valid=1:dirty=0:age=26		   <
(4, 4) tag=32768:valid=1:dirty=0:age=16			   <
(4, 4) tag=148487:valid=1:dirty=0:age=23		   <
(4, 4) tag=16384:valid=1:dirty=0:age=4			   <
(5, 5) tag=131330:valid=1:dirty=0:age=15		   <
(5, 5) tag=147454:valid=1:dirty=0:age=10		   <
(5, 5) tag=16387:valid=1:dirty=0:age=8			   <
(5, 5) tag=20227:valid=1:dirty=0:age=7			   <
(6, 6) tag=32771:valid=1:dirty=0:age=6			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6305] BRANCH: (Seq:      475)(Addr: 2148296)(   <
IL1Cache->access(MemRead, addr: 2148204, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148204, latency: 12)	   <
CYCLE: 6305 -> 6316					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=301			   <
(0, 0) tag=131070:valid=1:dirty=0:age=117		   <
(0, 0) tag=130:valid=1:dirty=0:age=72			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=83		   <
(1, 1) tag=131074:valid=1:dirty=0:age=90		   <
(1, 1) tag=234886:valid=1:dirty=0:age=89		   <
(1, 1) tag=243103:valid=1:dirty=0:age=88		   <
(2, 2) tag=262142:valid=1:dirty=0:age=87		   <
(2, 2) tag=179627:valid=1:dirty=0:age=86		   <
(2, 2) tag=246179:valid=1:dirty=0:age=85		   <
(2, 2) tag=131331:valid=1:dirty=0:age=80		   <
(3, 3) tag=131069:valid=1:dirty=0:age=60		   <
(3, 3) tag=131332:valid=1:dirty=0:age=62		   <
(3, 3) tag=262139:valid=1:dirty=0:age=76		   <
(3, 3) tag=129:valid=1:dirty=0:age=9			   <
(4, 4) tag=147457:valid=1:dirty=0:age=26		   <
(4, 4) tag=32768:valid=1:dirty=0:age=16			   <
(4, 4) tag=148487:valid=1:dirty=0:age=23		   <
(4, 4) tag=16384:valid=1:dirty=0:age=4			   <
(5, 5) tag=131330:valid=1:dirty=0:age=15		   <
(5, 5) tag=147454:valid=1:dirty=0:age=10		   <
(5, 5) tag=16387:valid=1:dirty=0:age=8			   <
(5, 5) tag=20227:valid=1:dirty=0:age=7			   <
(6, 6) tag=32771:valid=1:dirty=0:age=6			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 6317] LOAD: (Seq:      473)(Addr: 268448816)   <
DL1Cache->access(MemRead, addr: 268448816, latency: 2)	   <
L2Cache->access(MemRead, addr: 268448816, latency: 12)	   <
CYCLE: 6317 -> 6328					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=302			   <
(0, 0) tag=131070:valid=1:dirty=0:age=118		   <
(0, 0) tag=130:valid=1:dirty=0:age=73			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=84		   <
(1, 1) tag=131074:valid=1:dirty=0:age=91		   <
(1, 1) tag=234886:valid=1:dirty=0:age=90		   <
(1, 1) tag=243103:valid=1:dirty=0:age=89		   <
(2, 2) tag=262142:valid=1:dirty=0:age=88		   <
(2, 2) tag=179627:valid=1:dirty=0:age=87		   <
(2, 2) tag=246179:valid=1:dirty=0:age=86		   <
(2, 2) tag=131331:valid=1:dirty=0:age=81		   <
(3, 3) tag=131069:valid=1:dirty=0:age=61		   <
(3, 3) tag=131332:valid=1:dirty=0:age=63		   <
(3, 3) tag=262139:valid=1:dirty=0:age=77		   <
(3, 3) tag=129:valid=1:dirty=0:age=10			   <
(4, 4) tag=147457:valid=1:dirty=0:age=27		   <
(4, 4) tag=32768:valid=1:dirty=0:age=17			   <
(4, 4) tag=148487:valid=1:dirty=0:age=24		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=15		   <
(5, 5) tag=147454:valid=1:dirty=0:age=10		   <
(5, 5) tag=16387:valid=1:dirty=0:age=8			   <
(5, 5) tag=20227:valid=1:dirty=0:age=7			   <
(6, 6) tag=32771:valid=1:dirty=0:age=6			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6328] LOAD: (Seq:      476)(Addr: 268484608)(   <
IL1Cache->access(MemRead, addr: 2148208, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148208, latency: 12)	   <
CYCLE: 6328 -> 6339					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=303			   <
(0, 0) tag=131070:valid=1:dirty=0:age=119		   <
(0, 0) tag=130:valid=1:dirty=0:age=74			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=84		   <
(1, 1) tag=131074:valid=1:dirty=0:age=91		   <
(1, 1) tag=234886:valid=1:dirty=0:age=90		   <
(1, 1) tag=243103:valid=1:dirty=0:age=89		   <
(2, 2) tag=262142:valid=1:dirty=0:age=88		   <
(2, 2) tag=179627:valid=1:dirty=0:age=87		   <
(2, 2) tag=246179:valid=1:dirty=0:age=86		   <
(2, 2) tag=131331:valid=1:dirty=0:age=81		   <
(3, 3) tag=131069:valid=1:dirty=0:age=61		   <
(3, 3) tag=131332:valid=1:dirty=0:age=63		   <
(3, 3) tag=262139:valid=1:dirty=0:age=77		   <
(3, 3) tag=129:valid=1:dirty=0:age=10			   <
(4, 4) tag=147457:valid=1:dirty=0:age=27		   <
(4, 4) tag=32768:valid=1:dirty=0:age=17			   <
(4, 4) tag=148487:valid=1:dirty=0:age=24		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=15		   <
(5, 5) tag=147454:valid=1:dirty=0:age=10		   <
(5, 5) tag=16387:valid=1:dirty=0:age=8			   <
(5, 5) tag=20227:valid=1:dirty=0:age=7			   <
(6, 6) tag=32771:valid=1:dirty=0:age=6			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6340] ITYPE: (Seq:      477)(Addr: 4096)(PC:    <
IL1Cache->access(MemRead, addr: 2148212, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148212, latency: 12)	   <
CYCLE: 6340 -> 6351					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=304			   <
(0, 0) tag=131070:valid=1:dirty=0:age=120		   <
(0, 0) tag=130:valid=1:dirty=0:age=75			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=84		   <
(1, 1) tag=131074:valid=1:dirty=0:age=91		   <
(1, 1) tag=234886:valid=1:dirty=0:age=90		   <
(1, 1) tag=243103:valid=1:dirty=0:age=89		   <
(2, 2) tag=262142:valid=1:dirty=0:age=88		   <
(2, 2) tag=179627:valid=1:dirty=0:age=87		   <
(2, 2) tag=246179:valid=1:dirty=0:age=86		   <
(2, 2) tag=131331:valid=1:dirty=0:age=81		   <
(3, 3) tag=131069:valid=1:dirty=0:age=61		   <
(3, 3) tag=131332:valid=1:dirty=0:age=63		   <
(3, 3) tag=262139:valid=1:dirty=0:age=77		   <
(3, 3) tag=129:valid=1:dirty=0:age=10			   <
(4, 4) tag=147457:valid=1:dirty=0:age=27		   <
(4, 4) tag=32768:valid=1:dirty=0:age=17			   <
(4, 4) tag=148487:valid=1:dirty=0:age=24		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=15		   <
(5, 5) tag=147454:valid=1:dirty=0:age=10		   <
(5, 5) tag=16387:valid=1:dirty=0:age=8			   <
(5, 5) tag=20227:valid=1:dirty=0:age=7			   <
(6, 6) tag=32771:valid=1:dirty=0:age=6			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6352] LOAD: (Seq:      478)(Addr: 536870912)(   <
IL1Cache->access(MemRead, addr: 2148216, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148216, latency: 12)	   <
CYCLE: 6352 -> 6363					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=305			   <
(0, 0) tag=131070:valid=1:dirty=0:age=121		   <
(0, 0) tag=130:valid=1:dirty=0:age=76			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=84		   <
(1, 1) tag=131074:valid=1:dirty=0:age=91		   <
(1, 1) tag=234886:valid=1:dirty=0:age=90		   <
(1, 1) tag=243103:valid=1:dirty=0:age=89		   <
(2, 2) tag=262142:valid=1:dirty=0:age=88		   <
(2, 2) tag=179627:valid=1:dirty=0:age=87		   <
(2, 2) tag=246179:valid=1:dirty=0:age=86		   <
(2, 2) tag=131331:valid=1:dirty=0:age=81		   <
(3, 3) tag=131069:valid=1:dirty=0:age=61		   <
(3, 3) tag=131332:valid=1:dirty=0:age=63		   <
(3, 3) tag=262139:valid=1:dirty=0:age=77		   <
(3, 3) tag=129:valid=1:dirty=0:age=10			   <
(4, 4) tag=147457:valid=1:dirty=0:age=27		   <
(4, 4) tag=32768:valid=1:dirty=0:age=17			   <
(4, 4) tag=148487:valid=1:dirty=0:age=24		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=15		   <
(5, 5) tag=147454:valid=1:dirty=0:age=10		   <
(5, 5) tag=16387:valid=1:dirty=0:age=8			   <
(5, 5) tag=20227:valid=1:dirty=0:age=7			   <
(6, 6) tag=32771:valid=1:dirty=0:age=6			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 6364] LOAD: (Seq:      476)(Addr: 268484608)   <
DL1Cache->access(MemRead, addr: 268484608, latency: 2)	   <
L2Cache->access(MemRead, addr: 268484608, latency: 12)	   <
CYCLE: 6364 -> 6375					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=306			   <
(0, 0) tag=131070:valid=1:dirty=0:age=122		   <
(0, 0) tag=130:valid=1:dirty=0:age=77			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=85		   <
(1, 1) tag=131074:valid=1:dirty=0:age=92		   <
(1, 1) tag=234886:valid=1:dirty=0:age=91		   <
(1, 1) tag=243103:valid=1:dirty=0:age=90		   <
(2, 2) tag=262142:valid=1:dirty=0:age=89		   <
(2, 2) tag=179627:valid=1:dirty=0:age=88		   <
(2, 2) tag=246179:valid=1:dirty=0:age=87		   <
(2, 2) tag=131331:valid=1:dirty=0:age=82		   <
(3, 3) tag=131069:valid=1:dirty=0:age=62		   <
(3, 3) tag=131332:valid=1:dirty=0:age=64		   <
(3, 3) tag=262139:valid=1:dirty=0:age=78		   <
(3, 3) tag=129:valid=1:dirty=0:age=11			   <
(4, 4) tag=147457:valid=1:dirty=0:age=28		   <
(4, 4) tag=32768:valid=1:dirty=0:age=18			   <
(4, 4) tag=148487:valid=1:dirty=0:age=25		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=16		   <
(5, 5) tag=147454:valid=1:dirty=0:age=11		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=7			   <
(6, 6) tag=32771:valid=1:dirty=0:age=6			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6375] STORE: (Seq:      479)(Addr: 268448868)   <
IL1Cache->access(MemRead, addr: 2148220, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148220, latency: 12)	   <
CYCLE: 6375 -> 6386					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=307			   <
(0, 0) tag=131070:valid=1:dirty=0:age=123		   <
(0, 0) tag=130:valid=1:dirty=0:age=78			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=85		   <
(1, 1) tag=131074:valid=1:dirty=0:age=92		   <
(1, 1) tag=234886:valid=1:dirty=0:age=91		   <
(1, 1) tag=243103:valid=1:dirty=0:age=90		   <
(2, 2) tag=262142:valid=1:dirty=0:age=89		   <
(2, 2) tag=179627:valid=1:dirty=0:age=88		   <
(2, 2) tag=246179:valid=1:dirty=0:age=87		   <
(2, 2) tag=131331:valid=1:dirty=0:age=82		   <
(3, 3) tag=131069:valid=1:dirty=0:age=62		   <
(3, 3) tag=131332:valid=1:dirty=0:age=64		   <
(3, 3) tag=262139:valid=1:dirty=0:age=78		   <
(3, 3) tag=129:valid=1:dirty=0:age=11			   <
(4, 4) tag=147457:valid=1:dirty=0:age=28		   <
(4, 4) tag=32768:valid=1:dirty=0:age=18			   <
(4, 4) tag=148487:valid=1:dirty=0:age=25		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=16		   <
(5, 5) tag=147454:valid=1:dirty=0:age=11		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=7			   <
(6, 6) tag=32771:valid=1:dirty=0:age=6			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6387] STORE: (Seq:      480)(Addr: 268448872)   <
IL1Cache->access(MemRead, addr: 2148224, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148224, latency: 12)	   <
CYCLE: 6387 -> 6398					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=308			   <
(0, 0) tag=131070:valid=1:dirty=0:age=124		   <
(0, 0) tag=130:valid=1:dirty=0:age=79			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=85		   <
(1, 1) tag=131074:valid=1:dirty=0:age=92		   <
(1, 1) tag=234886:valid=1:dirty=0:age=91		   <
(1, 1) tag=243103:valid=1:dirty=0:age=90		   <
(2, 2) tag=262142:valid=1:dirty=0:age=89		   <
(2, 2) tag=179627:valid=1:dirty=0:age=88		   <
(2, 2) tag=246179:valid=1:dirty=0:age=87		   <
(2, 2) tag=131331:valid=1:dirty=0:age=82		   <
(3, 3) tag=131069:valid=1:dirty=0:age=62		   <
(3, 3) tag=131332:valid=1:dirty=0:age=64		   <
(3, 3) tag=262139:valid=1:dirty=0:age=78		   <
(3, 3) tag=129:valid=1:dirty=0:age=11			   <
(4, 4) tag=147457:valid=1:dirty=0:age=28		   <
(4, 4) tag=32768:valid=1:dirty=0:age=18			   <
(4, 4) tag=148487:valid=1:dirty=0:age=25		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=16		   <
(5, 5) tag=147454:valid=1:dirty=0:age=11		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=7			   <
(6, 6) tag=32771:valid=1:dirty=0:age=6			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 6399] LOAD: (Seq:      478)(Addr: 536870912)   <
DL1Cache->access(MemRead, addr: 536870912, latency: 2)	   <
L2Cache->access(MemRead, addr: 536870912, latency: 12)	   <
CYCLE: 6399 -> 6410					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=309			   <
(0, 0) tag=131070:valid=1:dirty=0:age=125		   <
(0, 0) tag=130:valid=1:dirty=0:age=80			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=86		   <
(1, 1) tag=131074:valid=1:dirty=0:age=93		   <
(1, 1) tag=234886:valid=1:dirty=0:age=92		   <
(1, 1) tag=243103:valid=1:dirty=0:age=91		   <
(2, 2) tag=262142:valid=1:dirty=0:age=90		   <
(2, 2) tag=179627:valid=1:dirty=0:age=89		   <
(2, 2) tag=246179:valid=1:dirty=0:age=88		   <
(2, 2) tag=131331:valid=1:dirty=0:age=83		   <
(3, 3) tag=131069:valid=1:dirty=0:age=63		   <
(3, 3) tag=131332:valid=1:dirty=0:age=65		   <
(3, 3) tag=262139:valid=1:dirty=0:age=79		   <
(3, 3) tag=129:valid=1:dirty=0:age=12			   <
(4, 4) tag=147457:valid=1:dirty=0:age=29		   <
(4, 4) tag=32768:valid=1:dirty=0:age=0			   <
(4, 4) tag=148487:valid=1:dirty=0:age=25		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=16		   <
(5, 5) tag=147454:valid=1:dirty=0:age=11		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=7			   <
(6, 6) tag=32771:valid=1:dirty=0:age=6			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6410] ITYPE: (Seq:      481)(Addr: 4096)(PC:    <
IL1Cache->access(MemRead, addr: 2148228, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148228, latency: 12)	   <
CYCLE: 6410 -> 6421					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=310			   <
(0, 0) tag=131070:valid=1:dirty=0:age=126		   <
(0, 0) tag=130:valid=1:dirty=0:age=81			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=86		   <
(1, 1) tag=131074:valid=1:dirty=0:age=93		   <
(1, 1) tag=234886:valid=1:dirty=0:age=92		   <
(1, 1) tag=243103:valid=1:dirty=0:age=91		   <
(2, 2) tag=262142:valid=1:dirty=0:age=90		   <
(2, 2) tag=179627:valid=1:dirty=0:age=89		   <
(2, 2) tag=246179:valid=1:dirty=0:age=88		   <
(2, 2) tag=131331:valid=1:dirty=0:age=83		   <
(3, 3) tag=131069:valid=1:dirty=0:age=63		   <
(3, 3) tag=131332:valid=1:dirty=0:age=65		   <
(3, 3) tag=262139:valid=1:dirty=0:age=79		   <
(3, 3) tag=129:valid=1:dirty=0:age=12			   <
(4, 4) tag=147457:valid=1:dirty=0:age=29		   <
(4, 4) tag=32768:valid=1:dirty=0:age=0			   <
(4, 4) tag=148487:valid=1:dirty=0:age=25		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=16		   <
(5, 5) tag=147454:valid=1:dirty=0:age=11		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=7			   <
(6, 6) tag=32771:valid=1:dirty=0:age=6			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 6422] STORE: (Seq:      479)(Addr: 268448868   <
DL1Cache->access(MemWrite, addr: 268448868, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268448868, latency: 12)	   <
Memory->access(MemWrite, addr: 268448868, latency: 112)	   <
CYCLE: 6422 -> 6422					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=310			   <
(0, 0) tag=131070:valid=1:dirty=0:age=126		   <
(0, 0) tag=130:valid=1:dirty=0:age=81			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=86		   <
(1, 1) tag=131074:valid=1:dirty=0:age=93		   <
(1, 1) tag=234886:valid=1:dirty=0:age=92		   <
(1, 1) tag=243103:valid=1:dirty=0:age=91		   <
(2, 2) tag=262142:valid=1:dirty=0:age=90		   <
(2, 2) tag=179627:valid=1:dirty=0:age=89		   <
(2, 2) tag=246179:valid=1:dirty=0:age=88		   <
(2, 2) tag=131331:valid=1:dirty=0:age=83		   <
(3, 3) tag=131069:valid=1:dirty=0:age=63		   <
(3, 3) tag=131332:valid=1:dirty=0:age=65		   <
(3, 3) tag=262139:valid=1:dirty=0:age=79		   <
(3, 3) tag=129:valid=1:dirty=0:age=12			   <
(4, 4) tag=147457:valid=1:dirty=0:age=29		   <
(4, 4) tag=32768:valid=1:dirty=0:age=0			   <
(4, 4) tag=148487:valid=1:dirty=0:age=25		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=16		   <
(5, 5) tag=147454:valid=1:dirty=0:age=11		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=7			   <
(6, 6) tag=32771:valid=1:dirty=0:age=6			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6422] ITYPE: (Seq:      482)(Addr: 4880)(PC:    <
IL1Cache->access(MemRead, addr: 2148232, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148232, latency: 12)	   <
CYCLE: 6422 -> 6433					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=311			   <
(0, 0) tag=131070:valid=1:dirty=0:age=127		   <
(0, 0) tag=130:valid=1:dirty=0:age=82			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=86		   <
(1, 1) tag=131074:valid=1:dirty=0:age=93		   <
(1, 1) tag=234886:valid=1:dirty=0:age=92		   <
(1, 1) tag=243103:valid=1:dirty=0:age=91		   <
(2, 2) tag=262142:valid=1:dirty=0:age=90		   <
(2, 2) tag=179627:valid=1:dirty=0:age=89		   <
(2, 2) tag=246179:valid=1:dirty=0:age=88		   <
(2, 2) tag=131331:valid=1:dirty=0:age=83		   <
(3, 3) tag=131069:valid=1:dirty=0:age=63		   <
(3, 3) tag=131332:valid=1:dirty=0:age=65		   <
(3, 3) tag=262139:valid=1:dirty=0:age=79		   <
(3, 3) tag=129:valid=1:dirty=0:age=12			   <
(4, 4) tag=147457:valid=1:dirty=0:age=29		   <
(4, 4) tag=32768:valid=1:dirty=0:age=0			   <
(4, 4) tag=148487:valid=1:dirty=0:age=25		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=16		   <
(5, 5) tag=147454:valid=1:dirty=0:age=11		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=7			   <
(6, 6) tag=32771:valid=1:dirty=0:age=6			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 6434] STORE: (Seq:      480)(Addr: 268448872   <
DL1Cache->access(MemWrite, addr: 268448872, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268448872, latency: 12)	   <
Memory->access(MemWrite, addr: 268448872, latency: 112)	   <
CYCLE: 6434 -> 6434					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=311			   <
(0, 0) tag=131070:valid=1:dirty=0:age=127		   <
(0, 0) tag=130:valid=1:dirty=0:age=82			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=86		   <
(1, 1) tag=131074:valid=1:dirty=0:age=93		   <
(1, 1) tag=234886:valid=1:dirty=0:age=92		   <
(1, 1) tag=243103:valid=1:dirty=0:age=91		   <
(2, 2) tag=262142:valid=1:dirty=0:age=90		   <
(2, 2) tag=179627:valid=1:dirty=0:age=89		   <
(2, 2) tag=246179:valid=1:dirty=0:age=88		   <
(2, 2) tag=131331:valid=1:dirty=0:age=83		   <
(3, 3) tag=131069:valid=1:dirty=0:age=63		   <
(3, 3) tag=131332:valid=1:dirty=0:age=65		   <
(3, 3) tag=262139:valid=1:dirty=0:age=79		   <
(3, 3) tag=129:valid=1:dirty=0:age=12			   <
(4, 4) tag=147457:valid=1:dirty=0:age=29		   <
(4, 4) tag=32768:valid=1:dirty=0:age=0			   <
(4, 4) tag=148487:valid=1:dirty=0:age=25		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=16		   <
(5, 5) tag=147454:valid=1:dirty=0:age=11		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=7			   <
(6, 6) tag=32771:valid=1:dirty=0:age=6			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6434] LOAD: (Seq:      483)(Addr: 272735248)(   <
IL1Cache->access(MemRead, addr: 2148236, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148236, latency: 12)	   <
CYCLE: 6434 -> 6445					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=312			   <
(0, 0) tag=131070:valid=1:dirty=0:age=128		   <
(0, 0) tag=130:valid=1:dirty=0:age=83			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=86		   <
(1, 1) tag=131074:valid=1:dirty=0:age=93		   <
(1, 1) tag=234886:valid=1:dirty=0:age=92		   <
(1, 1) tag=243103:valid=1:dirty=0:age=91		   <
(2, 2) tag=262142:valid=1:dirty=0:age=90		   <
(2, 2) tag=179627:valid=1:dirty=0:age=89		   <
(2, 2) tag=246179:valid=1:dirty=0:age=88		   <
(2, 2) tag=131331:valid=1:dirty=0:age=83		   <
(3, 3) tag=131069:valid=1:dirty=0:age=63		   <
(3, 3) tag=131332:valid=1:dirty=0:age=65		   <
(3, 3) tag=262139:valid=1:dirty=0:age=79		   <
(3, 3) tag=129:valid=1:dirty=0:age=12			   <
(4, 4) tag=147457:valid=1:dirty=0:age=29		   <
(4, 4) tag=32768:valid=1:dirty=0:age=0			   <
(4, 4) tag=148487:valid=1:dirty=0:age=25		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=16		   <
(5, 5) tag=147454:valid=1:dirty=0:age=11		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=7			   <
(6, 6) tag=32771:valid=1:dirty=0:age=6			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6446] LOAD: (Seq:      484)(Addr: 272733320)(   <
IL1Cache->access(MemRead, addr: 2148240, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148240, latency: 12)	   <
CYCLE: 6446 -> 6457					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=313			   <
(0, 0) tag=131070:valid=1:dirty=0:age=129		   <
(0, 0) tag=130:valid=1:dirty=0:age=84			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=86		   <
(1, 1) tag=131074:valid=1:dirty=0:age=93		   <
(1, 1) tag=234886:valid=1:dirty=0:age=92		   <
(1, 1) tag=243103:valid=1:dirty=0:age=91		   <
(2, 2) tag=262142:valid=1:dirty=0:age=90		   <
(2, 2) tag=179627:valid=1:dirty=0:age=89		   <
(2, 2) tag=246179:valid=1:dirty=0:age=88		   <
(2, 2) tag=131331:valid=1:dirty=0:age=83		   <
(3, 3) tag=131069:valid=1:dirty=0:age=63		   <
(3, 3) tag=131332:valid=1:dirty=0:age=65		   <
(3, 3) tag=262139:valid=1:dirty=0:age=79		   <
(3, 3) tag=129:valid=1:dirty=0:age=12			   <
(4, 4) tag=147457:valid=1:dirty=0:age=29		   <
(4, 4) tag=32768:valid=1:dirty=0:age=0			   <
(4, 4) tag=148487:valid=1:dirty=0:age=25		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=16		   <
(5, 5) tag=147454:valid=1:dirty=0:age=11		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=7			   <
(6, 6) tag=32771:valid=1:dirty=0:age=6			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6458] LOAD: (Seq:      485)(Addr: 536889152)(   <
IL1Cache->access(MemRead, addr: 2148244, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148244, latency: 12)	   <
CYCLE: 6458 -> 6469					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=314			   <
(0, 0) tag=131070:valid=1:dirty=0:age=130		   <
(0, 0) tag=130:valid=1:dirty=0:age=85			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=86		   <
(1, 1) tag=131074:valid=1:dirty=0:age=93		   <
(1, 1) tag=234886:valid=1:dirty=0:age=92		   <
(1, 1) tag=243103:valid=1:dirty=0:age=91		   <
(2, 2) tag=262142:valid=1:dirty=0:age=90		   <
(2, 2) tag=179627:valid=1:dirty=0:age=89		   <
(2, 2) tag=246179:valid=1:dirty=0:age=88		   <
(2, 2) tag=131331:valid=1:dirty=0:age=83		   <
(3, 3) tag=131069:valid=1:dirty=0:age=63		   <
(3, 3) tag=131332:valid=1:dirty=0:age=65		   <
(3, 3) tag=262139:valid=1:dirty=0:age=79		   <
(3, 3) tag=129:valid=1:dirty=0:age=12			   <
(4, 4) tag=147457:valid=1:dirty=0:age=29		   <
(4, 4) tag=32768:valid=1:dirty=0:age=0			   <
(4, 4) tag=148487:valid=1:dirty=0:age=25		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=16		   <
(5, 5) tag=147454:valid=1:dirty=0:age=11		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=7			   <
(6, 6) tag=32771:valid=1:dirty=0:age=6			   <
(6, 6) tag=15211:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 6470] LOAD: (Seq:      483)(Addr: 272735248)   <
DL1Cache->access(MemRead, addr: 272735248, latency: 2)	   <
L2Cache->access(MemRead, addr: 272735248, latency: 12)	   <
CYCLE: 6470 -> 6481					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=315			   <
(0, 0) tag=131070:valid=1:dirty=0:age=131		   <
(0, 0) tag=130:valid=1:dirty=0:age=86			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=87		   <
(1, 1) tag=131074:valid=1:dirty=0:age=94		   <
(1, 1) tag=234886:valid=1:dirty=0:age=93		   <
(1, 1) tag=243103:valid=1:dirty=0:age=92		   <
(2, 2) tag=262142:valid=1:dirty=0:age=91		   <
(2, 2) tag=179627:valid=1:dirty=0:age=90		   <
(2, 2) tag=246179:valid=1:dirty=0:age=89		   <
(2, 2) tag=131331:valid=1:dirty=0:age=84		   <
(3, 3) tag=131069:valid=1:dirty=0:age=64		   <
(3, 3) tag=131332:valid=1:dirty=0:age=66		   <
(3, 3) tag=262139:valid=1:dirty=0:age=80		   <
(3, 3) tag=129:valid=1:dirty=0:age=13			   <
(4, 4) tag=147457:valid=1:dirty=0:age=30		   <
(4, 4) tag=32768:valid=1:dirty=0:age=1			   <
(4, 4) tag=148487:valid=1:dirty=0:age=26		   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=17		   <
(5, 5) tag=147454:valid=1:dirty=0:age=12		   <
(5, 5) tag=16387:valid=1:dirty=0:age=1			   <
(5, 5) tag=20227:valid=1:dirty=0:age=8			   <
(6, 6) tag=32771:valid=1:dirty=0:age=7			   <
(6, 6) tag=15211:valid=1:dirty=0:age=1			   <
(6, 6) tag=16646:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6481] STORE: (Seq:      486)(Addr: 268448848)   <
IL1Cache->access(MemRead, addr: 2148248, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148248, latency: 12)	   <
CYCLE: 6481 -> 6492					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=316			   <
(0, 0) tag=131070:valid=1:dirty=0:age=132		   <
(0, 0) tag=130:valid=1:dirty=0:age=87			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=87		   <
(1, 1) tag=131074:valid=1:dirty=0:age=94		   <
(1, 1) tag=234886:valid=1:dirty=0:age=93		   <
(1, 1) tag=243103:valid=1:dirty=0:age=92		   <
(2, 2) tag=262142:valid=1:dirty=0:age=91		   <
(2, 2) tag=179627:valid=1:dirty=0:age=90		   <
(2, 2) tag=246179:valid=1:dirty=0:age=89		   <
(2, 2) tag=131331:valid=1:dirty=0:age=84		   <
(3, 3) tag=131069:valid=1:dirty=0:age=64		   <
(3, 3) tag=131332:valid=1:dirty=0:age=66		   <
(3, 3) tag=262139:valid=1:dirty=0:age=80		   <
(3, 3) tag=129:valid=1:dirty=0:age=13			   <
(4, 4) tag=147457:valid=1:dirty=0:age=30		   <
(4, 4) tag=32768:valid=1:dirty=0:age=1			   <
(4, 4) tag=148487:valid=1:dirty=0:age=26		   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=17		   <
(5, 5) tag=147454:valid=1:dirty=0:age=12		   <
(5, 5) tag=16387:valid=1:dirty=0:age=1			   <
(5, 5) tag=20227:valid=1:dirty=0:age=8			   <
(6, 6) tag=32771:valid=1:dirty=0:age=7			   <
(6, 6) tag=15211:valid=1:dirty=0:age=1			   <
(6, 6) tag=16646:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 6493] LOAD: (Seq:      484)(Addr: 272733320)   <
DL1Cache->access(MemRead, addr: 272733320, latency: 2)	   <
L2Cache->access(MemRead, addr: 272733320, latency: 12)	   <
CYCLE: 6493 -> 6504					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=317			   <
(0, 0) tag=131070:valid=1:dirty=0:age=133		   <
(0, 0) tag=130:valid=1:dirty=0:age=88			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=88		   <
(1, 1) tag=131074:valid=1:dirty=0:age=95		   <
(1, 1) tag=234886:valid=1:dirty=0:age=94		   <
(1, 1) tag=243103:valid=1:dirty=0:age=93		   <
(2, 2) tag=262142:valid=1:dirty=0:age=92		   <
(2, 2) tag=179627:valid=1:dirty=0:age=91		   <
(2, 2) tag=246179:valid=1:dirty=0:age=90		   <
(2, 2) tag=131331:valid=1:dirty=0:age=85		   <
(3, 3) tag=131069:valid=1:dirty=0:age=65		   <
(3, 3) tag=131332:valid=1:dirty=0:age=67		   <
(3, 3) tag=262139:valid=1:dirty=0:age=81		   <
(3, 3) tag=129:valid=1:dirty=0:age=14			   <
(4, 4) tag=147457:valid=1:dirty=0:age=31		   <
(4, 4) tag=32768:valid=1:dirty=0:age=2			   <
(4, 4) tag=148487:valid=1:dirty=0:age=27		   <
(4, 4) tag=16384:valid=1:dirty=0:age=3			   <
(5, 5) tag=131330:valid=1:dirty=0:age=18		   <
(5, 5) tag=147454:valid=1:dirty=0:age=13		   <
(5, 5) tag=16387:valid=1:dirty=0:age=2			   <
(5, 5) tag=20227:valid=1:dirty=0:age=9			   <
(6, 6) tag=32771:valid=1:dirty=0:age=8			   <
(6, 6) tag=15211:valid=1:dirty=0:age=2			   <
(6, 6) tag=16646:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6504] STORE: (Seq:      487)(Addr: 268448852)   <
IL1Cache->access(MemRead, addr: 2148252, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148252, latency: 12)	   <
CYCLE: 6504 -> 6515					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=318			   <
(0, 0) tag=131070:valid=1:dirty=0:age=134		   <
(0, 0) tag=130:valid=1:dirty=0:age=89			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=88		   <
(1, 1) tag=131074:valid=1:dirty=0:age=95		   <
(1, 1) tag=234886:valid=1:dirty=0:age=94		   <
(1, 1) tag=243103:valid=1:dirty=0:age=93		   <
(2, 2) tag=262142:valid=1:dirty=0:age=92		   <
(2, 2) tag=179627:valid=1:dirty=0:age=91		   <
(2, 2) tag=246179:valid=1:dirty=0:age=90		   <
(2, 2) tag=131331:valid=1:dirty=0:age=85		   <
(3, 3) tag=131069:valid=1:dirty=0:age=65		   <
(3, 3) tag=131332:valid=1:dirty=0:age=67		   <
(3, 3) tag=262139:valid=1:dirty=0:age=81		   <
(3, 3) tag=129:valid=1:dirty=0:age=14			   <
(4, 4) tag=147457:valid=1:dirty=0:age=31		   <
(4, 4) tag=32768:valid=1:dirty=0:age=2			   <
(4, 4) tag=148487:valid=1:dirty=0:age=27		   <
(4, 4) tag=16384:valid=1:dirty=0:age=3			   <
(5, 5) tag=131330:valid=1:dirty=0:age=18		   <
(5, 5) tag=147454:valid=1:dirty=0:age=13		   <
(5, 5) tag=16387:valid=1:dirty=0:age=2			   <
(5, 5) tag=20227:valid=1:dirty=0:age=9			   <
(6, 6) tag=32771:valid=1:dirty=0:age=8			   <
(6, 6) tag=15211:valid=1:dirty=0:age=2			   <
(6, 6) tag=16646:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 6516] LOAD: (Seq:      485)(Addr: 536889152)   <
DL1Cache->access(MemRead, addr: 536889152, latency: 2)	   <
L2Cache->access(MemRead, addr: 536889152, latency: 12)	   <
CYCLE: 6516 -> 6527					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=319			   <
(0, 0) tag=131070:valid=1:dirty=0:age=135		   <
(0, 0) tag=130:valid=1:dirty=0:age=90			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=89		   <
(1, 1) tag=131074:valid=1:dirty=0:age=96		   <
(1, 1) tag=234886:valid=1:dirty=0:age=95		   <
(1, 1) tag=243103:valid=1:dirty=0:age=94		   <
(2, 2) tag=262142:valid=1:dirty=0:age=93		   <
(2, 2) tag=179627:valid=1:dirty=0:age=92		   <
(2, 2) tag=246179:valid=1:dirty=0:age=91		   <
(2, 2) tag=131331:valid=1:dirty=0:age=86		   <
(3, 3) tag=131069:valid=1:dirty=0:age=66		   <
(3, 3) tag=131332:valid=1:dirty=0:age=68		   <
(3, 3) tag=262139:valid=1:dirty=0:age=82		   <
(3, 3) tag=129:valid=1:dirty=0:age=15			   <
(4, 4) tag=147457:valid=1:dirty=0:age=32		   <
(4, 4) tag=32768:valid=1:dirty=0:age=3			   <
(4, 4) tag=148487:valid=1:dirty=0:age=28		   <
(4, 4) tag=16384:valid=1:dirty=0:age=4			   <
(5, 5) tag=131330:valid=1:dirty=0:age=19		   <
(5, 5) tag=147454:valid=1:dirty=0:age=14		   <
(5, 5) tag=16387:valid=1:dirty=0:age=3			   <
(5, 5) tag=20227:valid=1:dirty=0:age=10			   <
(6, 6) tag=32771:valid=1:dirty=0:age=9			   <
(6, 6) tag=15211:valid=1:dirty=0:age=3			   <
(6, 6) tag=16646:valid=1:dirty=0:age=1			   <
(6, 6) tag=32769:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6527] STORE: (Seq:      488)(Addr: 268448856)   <
IL1Cache->access(MemRead, addr: 2148256, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148256, latency: 12)	   <
CYCLE: 6527 -> 6538					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=320			   <
(0, 0) tag=131070:valid=1:dirty=0:age=136		   <
(0, 0) tag=130:valid=1:dirty=0:age=91			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=89		   <
(1, 1) tag=131074:valid=1:dirty=0:age=96		   <
(1, 1) tag=234886:valid=1:dirty=0:age=95		   <
(1, 1) tag=243103:valid=1:dirty=0:age=94		   <
(2, 2) tag=262142:valid=1:dirty=0:age=93		   <
(2, 2) tag=179627:valid=1:dirty=0:age=92		   <
(2, 2) tag=246179:valid=1:dirty=0:age=91		   <
(2, 2) tag=131331:valid=1:dirty=0:age=86		   <
(3, 3) tag=131069:valid=1:dirty=0:age=66		   <
(3, 3) tag=131332:valid=1:dirty=0:age=68		   <
(3, 3) tag=262139:valid=1:dirty=0:age=82		   <
(3, 3) tag=129:valid=1:dirty=0:age=15			   <
(4, 4) tag=147457:valid=1:dirty=0:age=32		   <
(4, 4) tag=32768:valid=1:dirty=0:age=3			   <
(4, 4) tag=148487:valid=1:dirty=0:age=28		   <
(4, 4) tag=16384:valid=1:dirty=0:age=4			   <
(5, 5) tag=131330:valid=1:dirty=0:age=19		   <
(5, 5) tag=147454:valid=1:dirty=0:age=14		   <
(5, 5) tag=16387:valid=1:dirty=0:age=3			   <
(5, 5) tag=20227:valid=1:dirty=0:age=10			   <
(6, 6) tag=32771:valid=1:dirty=0:age=9			   <
(6, 6) tag=15211:valid=1:dirty=0:age=3			   <
(6, 6) tag=16646:valid=1:dirty=0:age=1			   <
(6, 6) tag=32769:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 6539] STORE: (Seq:      486)(Addr: 268448848   <
DL1Cache->access(MemWrite, addr: 268448848, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268448848, latency: 12)	   <
Memory->access(MemWrite, addr: 268448848, latency: 112)	   <
CYCLE: 6539 -> 6539					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=320			   <
(0, 0) tag=131070:valid=1:dirty=0:age=136		   <
(0, 0) tag=130:valid=1:dirty=0:age=91			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=89		   <
(1, 1) tag=131074:valid=1:dirty=0:age=96		   <
(1, 1) tag=234886:valid=1:dirty=0:age=95		   <
(1, 1) tag=243103:valid=1:dirty=0:age=94		   <
(2, 2) tag=262142:valid=1:dirty=0:age=93		   <
(2, 2) tag=179627:valid=1:dirty=0:age=92		   <
(2, 2) tag=246179:valid=1:dirty=0:age=91		   <
(2, 2) tag=131331:valid=1:dirty=0:age=86		   <
(3, 3) tag=131069:valid=1:dirty=0:age=66		   <
(3, 3) tag=131332:valid=1:dirty=0:age=68		   <
(3, 3) tag=262139:valid=1:dirty=0:age=82		   <
(3, 3) tag=129:valid=1:dirty=0:age=15			   <
(4, 4) tag=147457:valid=1:dirty=0:age=32		   <
(4, 4) tag=32768:valid=1:dirty=0:age=3			   <
(4, 4) tag=148487:valid=1:dirty=0:age=28		   <
(4, 4) tag=16384:valid=1:dirty=0:age=4			   <
(5, 5) tag=131330:valid=1:dirty=0:age=19		   <
(5, 5) tag=147454:valid=1:dirty=0:age=14		   <
(5, 5) tag=16387:valid=1:dirty=0:age=3			   <
(5, 5) tag=20227:valid=1:dirty=0:age=10			   <
(6, 6) tag=32771:valid=1:dirty=0:age=9			   <
(6, 6) tag=15211:valid=1:dirty=0:age=3			   <
(6, 6) tag=16646:valid=1:dirty=0:age=1			   <
(6, 6) tag=32769:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6539] LOAD: (Seq:      489)(Addr: 272757232)(   <
IL1Cache->access(MemRead, addr: 2148260, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148260, latency: 12)	   <
CYCLE: 6539 -> 6550					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=321			   <
(0, 0) tag=131070:valid=1:dirty=0:age=137		   <
(0, 0) tag=130:valid=1:dirty=0:age=92			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=89		   <
(1, 1) tag=131074:valid=1:dirty=0:age=96		   <
(1, 1) tag=234886:valid=1:dirty=0:age=95		   <
(1, 1) tag=243103:valid=1:dirty=0:age=94		   <
(2, 2) tag=262142:valid=1:dirty=0:age=93		   <
(2, 2) tag=179627:valid=1:dirty=0:age=92		   <
(2, 2) tag=246179:valid=1:dirty=0:age=91		   <
(2, 2) tag=131331:valid=1:dirty=0:age=86		   <
(3, 3) tag=131069:valid=1:dirty=0:age=66		   <
(3, 3) tag=131332:valid=1:dirty=0:age=68		   <
(3, 3) tag=262139:valid=1:dirty=0:age=82		   <
(3, 3) tag=129:valid=1:dirty=0:age=15			   <
(4, 4) tag=147457:valid=1:dirty=0:age=32		   <
(4, 4) tag=32768:valid=1:dirty=0:age=3			   <
(4, 4) tag=148487:valid=1:dirty=0:age=28		   <
(4, 4) tag=16384:valid=1:dirty=0:age=4			   <
(5, 5) tag=131330:valid=1:dirty=0:age=19		   <
(5, 5) tag=147454:valid=1:dirty=0:age=14		   <
(5, 5) tag=16387:valid=1:dirty=0:age=3			   <
(5, 5) tag=20227:valid=1:dirty=0:age=10			   <
(6, 6) tag=32771:valid=1:dirty=0:age=9			   <
(6, 6) tag=15211:valid=1:dirty=0:age=3			   <
(6, 6) tag=16646:valid=1:dirty=0:age=1			   <
(6, 6) tag=32769:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 6551] STORE: (Seq:      487)(Addr: 268448852   <
DL1Cache->access(MemWrite, addr: 268448852, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268448852, latency: 12)	   <
Memory->access(MemWrite, addr: 268448852, latency: 112)	   <
CYCLE: 6551 -> 6551					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=321			   <
(0, 0) tag=131070:valid=1:dirty=0:age=137		   <
(0, 0) tag=130:valid=1:dirty=0:age=92			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=89		   <
(1, 1) tag=131074:valid=1:dirty=0:age=96		   <
(1, 1) tag=234886:valid=1:dirty=0:age=95		   <
(1, 1) tag=243103:valid=1:dirty=0:age=94		   <
(2, 2) tag=262142:valid=1:dirty=0:age=93		   <
(2, 2) tag=179627:valid=1:dirty=0:age=92		   <
(2, 2) tag=246179:valid=1:dirty=0:age=91		   <
(2, 2) tag=131331:valid=1:dirty=0:age=86		   <
(3, 3) tag=131069:valid=1:dirty=0:age=66		   <
(3, 3) tag=131332:valid=1:dirty=0:age=68		   <
(3, 3) tag=262139:valid=1:dirty=0:age=82		   <
(3, 3) tag=129:valid=1:dirty=0:age=15			   <
(4, 4) tag=147457:valid=1:dirty=0:age=32		   <
(4, 4) tag=32768:valid=1:dirty=0:age=3			   <
(4, 4) tag=148487:valid=1:dirty=0:age=28		   <
(4, 4) tag=16384:valid=1:dirty=0:age=4			   <
(5, 5) tag=131330:valid=1:dirty=0:age=19		   <
(5, 5) tag=147454:valid=1:dirty=0:age=14		   <
(5, 5) tag=16387:valid=1:dirty=0:age=3			   <
(5, 5) tag=20227:valid=1:dirty=0:age=10			   <
(6, 6) tag=32771:valid=1:dirty=0:age=9			   <
(6, 6) tag=15211:valid=1:dirty=0:age=3			   <
(6, 6) tag=16646:valid=1:dirty=0:age=1			   <
(6, 6) tag=32769:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6551] LOAD: (Seq:      490)(Addr: 272757280)(   <
IL1Cache->access(MemRead, addr: 2148264, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148264, latency: 12)	   <
CYCLE: 6551 -> 6562					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=322			   <
(0, 0) tag=131070:valid=1:dirty=0:age=138		   <
(0, 0) tag=130:valid=1:dirty=0:age=93			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=89		   <
(1, 1) tag=131074:valid=1:dirty=0:age=96		   <
(1, 1) tag=234886:valid=1:dirty=0:age=95		   <
(1, 1) tag=243103:valid=1:dirty=0:age=94		   <
(2, 2) tag=262142:valid=1:dirty=0:age=93		   <
(2, 2) tag=179627:valid=1:dirty=0:age=92		   <
(2, 2) tag=246179:valid=1:dirty=0:age=91		   <
(2, 2) tag=131331:valid=1:dirty=0:age=86		   <
(3, 3) tag=131069:valid=1:dirty=0:age=66		   <
(3, 3) tag=131332:valid=1:dirty=0:age=68		   <
(3, 3) tag=262139:valid=1:dirty=0:age=82		   <
(3, 3) tag=129:valid=1:dirty=0:age=15			   <
(4, 4) tag=147457:valid=1:dirty=0:age=32		   <
(4, 4) tag=32768:valid=1:dirty=0:age=3			   <
(4, 4) tag=148487:valid=1:dirty=0:age=28		   <
(4, 4) tag=16384:valid=1:dirty=0:age=4			   <
(5, 5) tag=131330:valid=1:dirty=0:age=19		   <
(5, 5) tag=147454:valid=1:dirty=0:age=14		   <
(5, 5) tag=16387:valid=1:dirty=0:age=3			   <
(5, 5) tag=20227:valid=1:dirty=0:age=10			   <
(6, 6) tag=32771:valid=1:dirty=0:age=9			   <
(6, 6) tag=15211:valid=1:dirty=0:age=3			   <
(6, 6) tag=16646:valid=1:dirty=0:age=1			   <
(6, 6) tag=32769:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 6563] STORE: (Seq:      488)(Addr: 268448856   <
DL1Cache->access(MemWrite, addr: 268448856, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268448856, latency: 12)	   <
Memory->access(MemWrite, addr: 268448856, latency: 112)	   <
CYCLE: 6563 -> 6563					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=322			   <
(0, 0) tag=131070:valid=1:dirty=0:age=138		   <
(0, 0) tag=130:valid=1:dirty=0:age=93			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=89		   <
(1, 1) tag=131074:valid=1:dirty=0:age=96		   <
(1, 1) tag=234886:valid=1:dirty=0:age=95		   <
(1, 1) tag=243103:valid=1:dirty=0:age=94		   <
(2, 2) tag=262142:valid=1:dirty=0:age=93		   <
(2, 2) tag=179627:valid=1:dirty=0:age=92		   <
(2, 2) tag=246179:valid=1:dirty=0:age=91		   <
(2, 2) tag=131331:valid=1:dirty=0:age=86		   <
(3, 3) tag=131069:valid=1:dirty=0:age=66		   <
(3, 3) tag=131332:valid=1:dirty=0:age=68		   <
(3, 3) tag=262139:valid=1:dirty=0:age=82		   <
(3, 3) tag=129:valid=1:dirty=0:age=15			   <
(4, 4) tag=147457:valid=1:dirty=0:age=32		   <
(4, 4) tag=32768:valid=1:dirty=0:age=3			   <
(4, 4) tag=148487:valid=1:dirty=0:age=28		   <
(4, 4) tag=16384:valid=1:dirty=0:age=4			   <
(5, 5) tag=131330:valid=1:dirty=0:age=19		   <
(5, 5) tag=147454:valid=1:dirty=0:age=14		   <
(5, 5) tag=16387:valid=1:dirty=0:age=3			   <
(5, 5) tag=20227:valid=1:dirty=0:age=10			   <
(6, 6) tag=32771:valid=1:dirty=0:age=9			   <
(6, 6) tag=15211:valid=1:dirty=0:age=3			   <
(6, 6) tag=16646:valid=1:dirty=0:age=1			   <
(6, 6) tag=32769:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6563] STORE: (Seq:      491)(Addr: 268448860)   <
IL1Cache->access(MemRead, addr: 2148268, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148268, latency: 12)	   <
CYCLE: 6563 -> 6574					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=323			   <
(0, 0) tag=131070:valid=1:dirty=0:age=139		   <
(0, 0) tag=130:valid=1:dirty=0:age=94			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=89		   <
(1, 1) tag=131074:valid=1:dirty=0:age=96		   <
(1, 1) tag=234886:valid=1:dirty=0:age=95		   <
(1, 1) tag=243103:valid=1:dirty=0:age=94		   <
(2, 2) tag=262142:valid=1:dirty=0:age=93		   <
(2, 2) tag=179627:valid=1:dirty=0:age=92		   <
(2, 2) tag=246179:valid=1:dirty=0:age=91		   <
(2, 2) tag=131331:valid=1:dirty=0:age=86		   <
(3, 3) tag=131069:valid=1:dirty=0:age=66		   <
(3, 3) tag=131332:valid=1:dirty=0:age=68		   <
(3, 3) tag=262139:valid=1:dirty=0:age=82		   <
(3, 3) tag=129:valid=1:dirty=0:age=15			   <
(4, 4) tag=147457:valid=1:dirty=0:age=32		   <
(4, 4) tag=32768:valid=1:dirty=0:age=3			   <
(4, 4) tag=148487:valid=1:dirty=0:age=28		   <
(4, 4) tag=16384:valid=1:dirty=0:age=4			   <
(5, 5) tag=131330:valid=1:dirty=0:age=19		   <
(5, 5) tag=147454:valid=1:dirty=0:age=14		   <
(5, 5) tag=16387:valid=1:dirty=0:age=3			   <
(5, 5) tag=20227:valid=1:dirty=0:age=10			   <
(6, 6) tag=32771:valid=1:dirty=0:age=9			   <
(6, 6) tag=15211:valid=1:dirty=0:age=3			   <
(6, 6) tag=16646:valid=1:dirty=0:age=1			   <
(6, 6) tag=32769:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 6575] LOAD: (Seq:      489)(Addr: 272757232)   <
DL1Cache->access(MemRead, addr: 272757232, latency: 2)	   <
L2Cache->access(MemRead, addr: 272757232, latency: 12)	   <
CYCLE: 6575 -> 6586					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=324			   <
(0, 0) tag=131070:valid=1:dirty=0:age=140		   <
(0, 0) tag=130:valid=1:dirty=0:age=95			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=90		   <
(1, 1) tag=131074:valid=1:dirty=0:age=97		   <
(1, 1) tag=234886:valid=1:dirty=0:age=96		   <
(1, 1) tag=243103:valid=1:dirty=0:age=95		   <
(2, 2) tag=262142:valid=1:dirty=0:age=94		   <
(2, 2) tag=179627:valid=1:dirty=0:age=93		   <
(2, 2) tag=246179:valid=1:dirty=0:age=92		   <
(2, 2) tag=131331:valid=1:dirty=0:age=87		   <
(3, 3) tag=131069:valid=1:dirty=0:age=67		   <
(3, 3) tag=131332:valid=1:dirty=0:age=69		   <
(3, 3) tag=262139:valid=1:dirty=0:age=83		   <
(3, 3) tag=129:valid=1:dirty=0:age=16			   <
(4, 4) tag=147457:valid=1:dirty=0:age=33		   <
(4, 4) tag=32768:valid=1:dirty=0:age=4			   <
(4, 4) tag=148487:valid=1:dirty=0:age=29		   <
(4, 4) tag=16384:valid=1:dirty=0:age=5			   <
(5, 5) tag=131330:valid=1:dirty=0:age=20		   <
(5, 5) tag=147454:valid=1:dirty=0:age=15		   <
(5, 5) tag=16387:valid=1:dirty=0:age=4			   <
(5, 5) tag=20227:valid=1:dirty=0:age=11			   <
(6, 6) tag=32771:valid=1:dirty=0:age=10			   <
(6, 6) tag=15211:valid=1:dirty=0:age=4			   <
(6, 6) tag=16646:valid=1:dirty=0:age=2			   <
(6, 6) tag=32769:valid=1:dirty=0:age=1			   <
(7, 7) tag=16647:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6586] STORE: (Seq:      492)(Addr: 268448864)   <
IL1Cache->access(MemRead, addr: 2148272, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148272, latency: 12)	   <
CYCLE: 6586 -> 6597					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=325			   <
(0, 0) tag=131070:valid=1:dirty=0:age=141		   <
(0, 0) tag=130:valid=1:dirty=0:age=96			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=90		   <
(1, 1) tag=131074:valid=1:dirty=0:age=97		   <
(1, 1) tag=234886:valid=1:dirty=0:age=96		   <
(1, 1) tag=243103:valid=1:dirty=0:age=95		   <
(2, 2) tag=262142:valid=1:dirty=0:age=94		   <
(2, 2) tag=179627:valid=1:dirty=0:age=93		   <
(2, 2) tag=246179:valid=1:dirty=0:age=92		   <
(2, 2) tag=131331:valid=1:dirty=0:age=87		   <
(3, 3) tag=131069:valid=1:dirty=0:age=67		   <
(3, 3) tag=131332:valid=1:dirty=0:age=69		   <
(3, 3) tag=262139:valid=1:dirty=0:age=83		   <
(3, 3) tag=129:valid=1:dirty=0:age=16			   <
(4, 4) tag=147457:valid=1:dirty=0:age=33		   <
(4, 4) tag=32768:valid=1:dirty=0:age=4			   <
(4, 4) tag=148487:valid=1:dirty=0:age=29		   <
(4, 4) tag=16384:valid=1:dirty=0:age=5			   <
(5, 5) tag=131330:valid=1:dirty=0:age=20		   <
(5, 5) tag=147454:valid=1:dirty=0:age=15		   <
(5, 5) tag=16387:valid=1:dirty=0:age=4			   <
(5, 5) tag=20227:valid=1:dirty=0:age=11			   <
(6, 6) tag=32771:valid=1:dirty=0:age=10			   <
(6, 6) tag=15211:valid=1:dirty=0:age=4			   <
(6, 6) tag=16646:valid=1:dirty=0:age=2			   <
(6, 6) tag=32769:valid=1:dirty=0:age=1			   <
(7, 7) tag=16647:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 6598] LOAD: (Seq:      490)(Addr: 272757280)   <
DL1Cache->access(MemRead, addr: 272757280, latency: 2)	   <
L2Cache->access(MemRead, addr: 272757280, latency: 12)	   <
CYCLE: 6598 -> 6609					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=326			   <
(0, 0) tag=131070:valid=1:dirty=0:age=142		   <
(0, 0) tag=130:valid=1:dirty=0:age=97			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=91		   <
(1, 1) tag=131074:valid=1:dirty=0:age=98		   <
(1, 1) tag=234886:valid=1:dirty=0:age=97		   <
(1, 1) tag=243103:valid=1:dirty=0:age=96		   <
(2, 2) tag=262142:valid=1:dirty=0:age=95		   <
(2, 2) tag=179627:valid=1:dirty=0:age=94		   <
(2, 2) tag=246179:valid=1:dirty=0:age=93		   <
(2, 2) tag=131331:valid=1:dirty=0:age=88		   <
(3, 3) tag=131069:valid=1:dirty=0:age=68		   <
(3, 3) tag=131332:valid=1:dirty=0:age=70		   <
(3, 3) tag=262139:valid=1:dirty=0:age=84		   <
(3, 3) tag=129:valid=1:dirty=0:age=17			   <
(4, 4) tag=147457:valid=1:dirty=0:age=34		   <
(4, 4) tag=32768:valid=1:dirty=0:age=5			   <
(4, 4) tag=148487:valid=1:dirty=0:age=30		   <
(4, 4) tag=16384:valid=1:dirty=0:age=6			   <
(5, 5) tag=131330:valid=1:dirty=0:age=21		   <
(5, 5) tag=147454:valid=1:dirty=0:age=16		   <
(5, 5) tag=16387:valid=1:dirty=0:age=5			   <
(5, 5) tag=20227:valid=1:dirty=0:age=12			   <
(6, 6) tag=32771:valid=1:dirty=0:age=11			   <
(6, 6) tag=15211:valid=1:dirty=0:age=5			   <
(6, 6) tag=16646:valid=1:dirty=0:age=3			   <
(6, 6) tag=32769:valid=1:dirty=0:age=2			   <
(7, 7) tag=16647:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6609] RTYPE: (Seq:      493)(Addr: 0)(PC: 214   <
IL1Cache->access(MemRead, addr: 2148276, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148276, latency: 12)	   <
CYCLE: 6609 -> 6620					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=327			   <
(0, 0) tag=131070:valid=1:dirty=0:age=143		   <
(0, 0) tag=130:valid=1:dirty=0:age=98			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=91		   <
(1, 1) tag=131074:valid=1:dirty=0:age=98		   <
(1, 1) tag=234886:valid=1:dirty=0:age=97		   <
(1, 1) tag=243103:valid=1:dirty=0:age=96		   <
(2, 2) tag=262142:valid=1:dirty=0:age=95		   <
(2, 2) tag=179627:valid=1:dirty=0:age=94		   <
(2, 2) tag=246179:valid=1:dirty=0:age=93		   <
(2, 2) tag=131331:valid=1:dirty=0:age=88		   <
(3, 3) tag=131069:valid=1:dirty=0:age=68		   <
(3, 3) tag=131332:valid=1:dirty=0:age=70		   <
(3, 3) tag=262139:valid=1:dirty=0:age=84		   <
(3, 3) tag=129:valid=1:dirty=0:age=17			   <
(4, 4) tag=147457:valid=1:dirty=0:age=34		   <
(4, 4) tag=32768:valid=1:dirty=0:age=5			   <
(4, 4) tag=148487:valid=1:dirty=0:age=30		   <
(4, 4) tag=16384:valid=1:dirty=0:age=6			   <
(5, 5) tag=131330:valid=1:dirty=0:age=21		   <
(5, 5) tag=147454:valid=1:dirty=0:age=16		   <
(5, 5) tag=16387:valid=1:dirty=0:age=5			   <
(5, 5) tag=20227:valid=1:dirty=0:age=12			   <
(6, 6) tag=32771:valid=1:dirty=0:age=11			   <
(6, 6) tag=15211:valid=1:dirty=0:age=5			   <
(6, 6) tag=16646:valid=1:dirty=0:age=3			   <
(6, 6) tag=32769:valid=1:dirty=0:age=2			   <
(7, 7) tag=16647:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 6621] STORE: (Seq:      491)(Addr: 268448860   <
DL1Cache->access(MemWrite, addr: 268448860, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268448860, latency: 12)	   <
Memory->access(MemWrite, addr: 268448860, latency: 112)	   <
CYCLE: 6621 -> 6621					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=327			   <
(0, 0) tag=131070:valid=1:dirty=0:age=143		   <
(0, 0) tag=130:valid=1:dirty=0:age=98			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=91		   <
(1, 1) tag=131074:valid=1:dirty=0:age=98		   <
(1, 1) tag=234886:valid=1:dirty=0:age=97		   <
(1, 1) tag=243103:valid=1:dirty=0:age=96		   <
(2, 2) tag=262142:valid=1:dirty=0:age=95		   <
(2, 2) tag=179627:valid=1:dirty=0:age=94		   <
(2, 2) tag=246179:valid=1:dirty=0:age=93		   <
(2, 2) tag=131331:valid=1:dirty=0:age=88		   <
(3, 3) tag=131069:valid=1:dirty=0:age=68		   <
(3, 3) tag=131332:valid=1:dirty=0:age=70		   <
(3, 3) tag=262139:valid=1:dirty=0:age=84		   <
(3, 3) tag=129:valid=1:dirty=0:age=17			   <
(4, 4) tag=147457:valid=1:dirty=0:age=34		   <
(4, 4) tag=32768:valid=1:dirty=0:age=5			   <
(4, 4) tag=148487:valid=1:dirty=0:age=30		   <
(4, 4) tag=16384:valid=1:dirty=0:age=6			   <
(5, 5) tag=131330:valid=1:dirty=0:age=21		   <
(5, 5) tag=147454:valid=1:dirty=0:age=16		   <
(5, 5) tag=16387:valid=1:dirty=0:age=5			   <
(5, 5) tag=20227:valid=1:dirty=0:age=12			   <
(6, 6) tag=32771:valid=1:dirty=0:age=11			   <
(6, 6) tag=15211:valid=1:dirty=0:age=5			   <
(6, 6) tag=16646:valid=1:dirty=0:age=3			   <
(6, 6) tag=32769:valid=1:dirty=0:age=2			   <
(7, 7) tag=16647:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6621] JTYPE: (Seq:      494)(Addr: 2159248)(P   <
IL1Cache->access(MemRead, addr: 2148280, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148280, latency: 12)	   <
CYCLE: 6621 -> 6632					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=328			   <
(0, 0) tag=131070:valid=1:dirty=0:age=144		   <
(0, 0) tag=130:valid=1:dirty=0:age=99			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=91		   <
(1, 1) tag=131074:valid=1:dirty=0:age=98		   <
(1, 1) tag=234886:valid=1:dirty=0:age=97		   <
(1, 1) tag=243103:valid=1:dirty=0:age=96		   <
(2, 2) tag=262142:valid=1:dirty=0:age=95		   <
(2, 2) tag=179627:valid=1:dirty=0:age=94		   <
(2, 2) tag=246179:valid=1:dirty=0:age=93		   <
(2, 2) tag=131331:valid=1:dirty=0:age=88		   <
(3, 3) tag=131069:valid=1:dirty=0:age=68		   <
(3, 3) tag=131332:valid=1:dirty=0:age=70		   <
(3, 3) tag=262139:valid=1:dirty=0:age=84		   <
(3, 3) tag=129:valid=1:dirty=0:age=17			   <
(4, 4) tag=147457:valid=1:dirty=0:age=34		   <
(4, 4) tag=32768:valid=1:dirty=0:age=5			   <
(4, 4) tag=148487:valid=1:dirty=0:age=30		   <
(4, 4) tag=16384:valid=1:dirty=0:age=6			   <
(5, 5) tag=131330:valid=1:dirty=0:age=21		   <
(5, 5) tag=147454:valid=1:dirty=0:age=16		   <
(5, 5) tag=16387:valid=1:dirty=0:age=5			   <
(5, 5) tag=20227:valid=1:dirty=0:age=12			   <
(6, 6) tag=32771:valid=1:dirty=0:age=11			   <
(6, 6) tag=15211:valid=1:dirty=0:age=5			   <
(6, 6) tag=16646:valid=1:dirty=0:age=3			   <
(6, 6) tag=32769:valid=1:dirty=0:age=2			   <
(7, 7) tag=16647:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 6633] STORE: (Seq:      492)(Addr: 268448864   <
DL1Cache->access(MemWrite, addr: 268448864, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268448864, latency: 12)	   <
Memory->access(MemWrite, addr: 268448864, latency: 112)	   <
CYCLE: 6633 -> 6633					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=328			   <
(0, 0) tag=131070:valid=1:dirty=0:age=144		   <
(0, 0) tag=130:valid=1:dirty=0:age=99			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=91		   <
(1, 1) tag=131074:valid=1:dirty=0:age=98		   <
(1, 1) tag=234886:valid=1:dirty=0:age=97		   <
(1, 1) tag=243103:valid=1:dirty=0:age=96		   <
(2, 2) tag=262142:valid=1:dirty=0:age=95		   <
(2, 2) tag=179627:valid=1:dirty=0:age=94		   <
(2, 2) tag=246179:valid=1:dirty=0:age=93		   <
(2, 2) tag=131331:valid=1:dirty=0:age=88		   <
(3, 3) tag=131069:valid=1:dirty=0:age=68		   <
(3, 3) tag=131332:valid=1:dirty=0:age=70		   <
(3, 3) tag=262139:valid=1:dirty=0:age=84		   <
(3, 3) tag=129:valid=1:dirty=0:age=17			   <
(4, 4) tag=147457:valid=1:dirty=0:age=34		   <
(4, 4) tag=32768:valid=1:dirty=0:age=5			   <
(4, 4) tag=148487:valid=1:dirty=0:age=30		   <
(4, 4) tag=16384:valid=1:dirty=0:age=6			   <
(5, 5) tag=131330:valid=1:dirty=0:age=21		   <
(5, 5) tag=147454:valid=1:dirty=0:age=16		   <
(5, 5) tag=16387:valid=1:dirty=0:age=5			   <
(5, 5) tag=20227:valid=1:dirty=0:age=12			   <
(6, 6) tag=32771:valid=1:dirty=0:age=11			   <
(6, 6) tag=15211:valid=1:dirty=0:age=5			   <
(6, 6) tag=16646:valid=1:dirty=0:age=3			   <
(6, 6) tag=32769:valid=1:dirty=0:age=2			   <
(7, 7) tag=16647:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6633] ITYPE: (Seq:      495)(Addr: 4294967200   <
IL1Cache->access(MemRead, addr: 2159248, latency: 2)	   <
L2Cache->access(MemRead, addr: 2159248, latency: 12)	   <
CYCLE: 6633 -> 6644					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=329			   <
(0, 0) tag=131070:valid=1:dirty=0:age=145		   <
(0, 0) tag=130:valid=1:dirty=0:age=100			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=91		   <
(1, 1) tag=131074:valid=1:dirty=0:age=98		   <
(1, 1) tag=234886:valid=1:dirty=0:age=97		   <
(1, 1) tag=243103:valid=1:dirty=0:age=96		   <
(2, 2) tag=262142:valid=1:dirty=0:age=95		   <
(2, 2) tag=179627:valid=1:dirty=0:age=94		   <
(2, 2) tag=246179:valid=1:dirty=0:age=93		   <
(2, 2) tag=131331:valid=1:dirty=0:age=88		   <
(3, 3) tag=131069:valid=1:dirty=0:age=68		   <
(3, 3) tag=131332:valid=1:dirty=0:age=70		   <
(3, 3) tag=262139:valid=1:dirty=0:age=84		   <
(3, 3) tag=129:valid=1:dirty=0:age=17			   <
(4, 4) tag=147457:valid=1:dirty=0:age=34		   <
(4, 4) tag=32768:valid=1:dirty=0:age=5			   <
(4, 4) tag=148487:valid=1:dirty=0:age=30		   <
(4, 4) tag=16384:valid=1:dirty=0:age=6			   <
(5, 5) tag=131330:valid=1:dirty=0:age=21		   <
(5, 5) tag=147454:valid=1:dirty=0:age=16		   <
(5, 5) tag=16387:valid=1:dirty=0:age=5			   <
(5, 5) tag=20227:valid=1:dirty=0:age=12			   <
(6, 6) tag=32771:valid=1:dirty=0:age=11			   <
(6, 6) tag=15211:valid=1:dirty=0:age=5			   <
(6, 6) tag=16646:valid=1:dirty=0:age=3			   <
(6, 6) tag=32769:valid=1:dirty=0:age=2			   <
(7, 7) tag=16647:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6645] STORE: (Seq:      496)(Addr: 2147448200   <
IL1Cache->access(MemRead, addr: 2159252, latency: 2)	   <
L2Cache->access(MemRead, addr: 2159252, latency: 12)	   <
CYCLE: 6645 -> 6656					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=330			   <
(0, 0) tag=131070:valid=1:dirty=0:age=146		   <
(0, 0) tag=130:valid=1:dirty=0:age=101			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=91		   <
(1, 1) tag=131074:valid=1:dirty=0:age=98		   <
(1, 1) tag=234886:valid=1:dirty=0:age=97		   <
(1, 1) tag=243103:valid=1:dirty=0:age=96		   <
(2, 2) tag=262142:valid=1:dirty=0:age=95		   <
(2, 2) tag=179627:valid=1:dirty=0:age=94		   <
(2, 2) tag=246179:valid=1:dirty=0:age=93		   <
(2, 2) tag=131331:valid=1:dirty=0:age=88		   <
(3, 3) tag=131069:valid=1:dirty=0:age=68		   <
(3, 3) tag=131332:valid=1:dirty=0:age=70		   <
(3, 3) tag=262139:valid=1:dirty=0:age=84		   <
(3, 3) tag=129:valid=1:dirty=0:age=17			   <
(4, 4) tag=147457:valid=1:dirty=0:age=34		   <
(4, 4) tag=32768:valid=1:dirty=0:age=5			   <
(4, 4) tag=148487:valid=1:dirty=0:age=30		   <
(4, 4) tag=16384:valid=1:dirty=0:age=6			   <
(5, 5) tag=131330:valid=1:dirty=0:age=21		   <
(5, 5) tag=147454:valid=1:dirty=0:age=16		   <
(5, 5) tag=16387:valid=1:dirty=0:age=5			   <
(5, 5) tag=20227:valid=1:dirty=0:age=12			   <
(6, 6) tag=32771:valid=1:dirty=0:age=11			   <
(6, 6) tag=15211:valid=1:dirty=0:age=5			   <
(6, 6) tag=16646:valid=1:dirty=0:age=3			   <
(6, 6) tag=32769:valid=1:dirty=0:age=2			   <
(7, 7) tag=16647:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6657] RTYPE: (Seq:      497)(Addr: 0)(PC: 215   <
IL1Cache->access(MemRead, addr: 2159256, latency: 2)	   <
L2Cache->access(MemRead, addr: 2159256, latency: 12)	   <
CYCLE: 6657 -> 6668					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=331			   <
(0, 0) tag=131070:valid=1:dirty=0:age=147		   <
(0, 0) tag=130:valid=1:dirty=0:age=102			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=91		   <
(1, 1) tag=131074:valid=1:dirty=0:age=98		   <
(1, 1) tag=234886:valid=1:dirty=0:age=97		   <
(1, 1) tag=243103:valid=1:dirty=0:age=96		   <
(2, 2) tag=262142:valid=1:dirty=0:age=95		   <
(2, 2) tag=179627:valid=1:dirty=0:age=94		   <
(2, 2) tag=246179:valid=1:dirty=0:age=93		   <
(2, 2) tag=131331:valid=1:dirty=0:age=88		   <
(3, 3) tag=131069:valid=1:dirty=0:age=68		   <
(3, 3) tag=131332:valid=1:dirty=0:age=70		   <
(3, 3) tag=262139:valid=1:dirty=0:age=84		   <
(3, 3) tag=129:valid=1:dirty=0:age=17			   <
(4, 4) tag=147457:valid=1:dirty=0:age=34		   <
(4, 4) tag=32768:valid=1:dirty=0:age=5			   <
(4, 4) tag=148487:valid=1:dirty=0:age=30		   <
(4, 4) tag=16384:valid=1:dirty=0:age=6			   <
(5, 5) tag=131330:valid=1:dirty=0:age=21		   <
(5, 5) tag=147454:valid=1:dirty=0:age=16		   <
(5, 5) tag=16387:valid=1:dirty=0:age=5			   <
(5, 5) tag=20227:valid=1:dirty=0:age=12			   <
(6, 6) tag=32771:valid=1:dirty=0:age=11			   <
(6, 6) tag=15211:valid=1:dirty=0:age=5			   <
(6, 6) tag=16646:valid=1:dirty=0:age=3			   <
(6, 6) tag=32769:valid=1:dirty=0:age=2			   <
(7, 7) tag=16647:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6669] STORE: (Seq:      498)(Addr: 2147448208   <
IL1Cache->access(MemRead, addr: 2159260, latency: 2)	   <
L2Cache->access(MemRead, addr: 2159260, latency: 12)	   <
CYCLE: 6669 -> 6680					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=332			   <
(0, 0) tag=131070:valid=1:dirty=0:age=148		   <
(0, 0) tag=130:valid=1:dirty=0:age=103			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=91		   <
(1, 1) tag=131074:valid=1:dirty=0:age=98		   <
(1, 1) tag=234886:valid=1:dirty=0:age=97		   <
(1, 1) tag=243103:valid=1:dirty=0:age=96		   <
(2, 2) tag=262142:valid=1:dirty=0:age=95		   <
(2, 2) tag=179627:valid=1:dirty=0:age=94		   <
(2, 2) tag=246179:valid=1:dirty=0:age=93		   <
(2, 2) tag=131331:valid=1:dirty=0:age=88		   <
(3, 3) tag=131069:valid=1:dirty=0:age=68		   <
(3, 3) tag=131332:valid=1:dirty=0:age=70		   <
(3, 3) tag=262139:valid=1:dirty=0:age=84		   <
(3, 3) tag=129:valid=1:dirty=0:age=17			   <
(4, 4) tag=147457:valid=1:dirty=0:age=34		   <
(4, 4) tag=32768:valid=1:dirty=0:age=5			   <
(4, 4) tag=148487:valid=1:dirty=0:age=30		   <
(4, 4) tag=16384:valid=1:dirty=0:age=6			   <
(5, 5) tag=131330:valid=1:dirty=0:age=21		   <
(5, 5) tag=147454:valid=1:dirty=0:age=16		   <
(5, 5) tag=16387:valid=1:dirty=0:age=5			   <
(5, 5) tag=20227:valid=1:dirty=0:age=12			   <
(6, 6) tag=32771:valid=1:dirty=0:age=11			   <
(6, 6) tag=15211:valid=1:dirty=0:age=5			   <
(6, 6) tag=16646:valid=1:dirty=0:age=3			   <
(6, 6) tag=32769:valid=1:dirty=0:age=2			   <
(7, 7) tag=16647:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 6681] STORE: (Seq:      496)(Addr: 214744820   <
DL1Cache->access(MemWrite, addr: 2147448200, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147448200, latency: 12)   <
Memory->access(MemWrite, addr: 2147448200, latency: 112)   <
CYCLE: 6681 -> 6681					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=332			   <
(0, 0) tag=131070:valid=1:dirty=0:age=148		   <
(0, 0) tag=130:valid=1:dirty=0:age=103			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=91		   <
(1, 1) tag=131074:valid=1:dirty=0:age=98		   <
(1, 1) tag=234886:valid=1:dirty=0:age=97		   <
(1, 1) tag=243103:valid=1:dirty=0:age=96		   <
(2, 2) tag=262142:valid=1:dirty=0:age=95		   <
(2, 2) tag=179627:valid=1:dirty=0:age=94		   <
(2, 2) tag=246179:valid=1:dirty=0:age=93		   <
(2, 2) tag=131331:valid=1:dirty=0:age=88		   <
(3, 3) tag=131069:valid=1:dirty=0:age=68		   <
(3, 3) tag=131332:valid=1:dirty=0:age=70		   <
(3, 3) tag=262139:valid=1:dirty=0:age=84		   <
(3, 3) tag=129:valid=1:dirty=0:age=17			   <
(4, 4) tag=147457:valid=1:dirty=0:age=34		   <
(4, 4) tag=32768:valid=1:dirty=0:age=5			   <
(4, 4) tag=148487:valid=1:dirty=0:age=30		   <
(4, 4) tag=16384:valid=1:dirty=0:age=6			   <
(5, 5) tag=131330:valid=1:dirty=0:age=21		   <
(5, 5) tag=147454:valid=1:dirty=0:age=16		   <
(5, 5) tag=16387:valid=1:dirty=0:age=5			   <
(5, 5) tag=20227:valid=1:dirty=0:age=12			   <
(6, 6) tag=32771:valid=1:dirty=0:age=11			   <
(6, 6) tag=15211:valid=1:dirty=0:age=5			   <
(6, 6) tag=16646:valid=1:dirty=0:age=3			   <
(6, 6) tag=32769:valid=1:dirty=0:age=2			   <
(7, 7) tag=16647:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6681] STORE: (Seq:      499)(Addr: 2147448204   <
IL1Cache->access(MemRead, addr: 2159264, latency: 2)	   <
L2Cache->access(MemRead, addr: 2159264, latency: 12)	   <
CYCLE: 6681 -> 6692					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=333			   <
(0, 0) tag=131070:valid=1:dirty=0:age=149		   <
(0, 0) tag=130:valid=1:dirty=0:age=104			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=91		   <
(1, 1) tag=131074:valid=1:dirty=0:age=98		   <
(1, 1) tag=234886:valid=1:dirty=0:age=97		   <
(1, 1) tag=243103:valid=1:dirty=0:age=96		   <
(2, 2) tag=262142:valid=1:dirty=0:age=95		   <
(2, 2) tag=179627:valid=1:dirty=0:age=94		   <
(2, 2) tag=246179:valid=1:dirty=0:age=93		   <
(2, 2) tag=131331:valid=1:dirty=0:age=88		   <
(3, 3) tag=131069:valid=1:dirty=0:age=68		   <
(3, 3) tag=131332:valid=1:dirty=0:age=70		   <
(3, 3) tag=262139:valid=1:dirty=0:age=84		   <
(3, 3) tag=129:valid=1:dirty=0:age=17			   <
(4, 4) tag=147457:valid=1:dirty=0:age=34		   <
(4, 4) tag=32768:valid=1:dirty=0:age=5			   <
(4, 4) tag=148487:valid=1:dirty=0:age=30		   <
(4, 4) tag=16384:valid=1:dirty=0:age=6			   <
(5, 5) tag=131330:valid=1:dirty=0:age=21		   <
(5, 5) tag=147454:valid=1:dirty=0:age=16		   <
(5, 5) tag=16387:valid=1:dirty=0:age=5			   <
(5, 5) tag=20227:valid=1:dirty=0:age=12			   <
(6, 6) tag=32771:valid=1:dirty=0:age=11			   <
(6, 6) tag=15211:valid=1:dirty=0:age=5			   <
(6, 6) tag=16646:valid=1:dirty=0:age=3			   <
(6, 6) tag=32769:valid=1:dirty=0:age=2			   <
(7, 7) tag=16647:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6693] LOAD: (Seq:      500)(Addr: 272766128)(   <
IL1Cache->access(MemRead, addr: 2159268, latency: 2)	   <
L2Cache->access(MemRead, addr: 2159268, latency: 12)	   <
CYCLE: 6693 -> 6704					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=334			   <
(0, 0) tag=131070:valid=1:dirty=0:age=150		   <
(0, 0) tag=130:valid=1:dirty=0:age=105			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=91		   <
(1, 1) tag=131074:valid=1:dirty=0:age=98		   <
(1, 1) tag=234886:valid=1:dirty=0:age=97		   <
(1, 1) tag=243103:valid=1:dirty=0:age=96		   <
(2, 2) tag=262142:valid=1:dirty=0:age=95		   <
(2, 2) tag=179627:valid=1:dirty=0:age=94		   <
(2, 2) tag=246179:valid=1:dirty=0:age=93		   <
(2, 2) tag=131331:valid=1:dirty=0:age=88		   <
(3, 3) tag=131069:valid=1:dirty=0:age=68		   <
(3, 3) tag=131332:valid=1:dirty=0:age=70		   <
(3, 3) tag=262139:valid=1:dirty=0:age=84		   <
(3, 3) tag=129:valid=1:dirty=0:age=17			   <
(4, 4) tag=147457:valid=1:dirty=0:age=34		   <
(4, 4) tag=32768:valid=1:dirty=0:age=5			   <
(4, 4) tag=148487:valid=1:dirty=0:age=30		   <
(4, 4) tag=16384:valid=1:dirty=0:age=6			   <
(5, 5) tag=131330:valid=1:dirty=0:age=21		   <
(5, 5) tag=147454:valid=1:dirty=0:age=16		   <
(5, 5) tag=16387:valid=1:dirty=0:age=5			   <
(5, 5) tag=20227:valid=1:dirty=0:age=12			   <
(6, 6) tag=32771:valid=1:dirty=0:age=11			   <
(6, 6) tag=15211:valid=1:dirty=0:age=5			   <
(6, 6) tag=16646:valid=1:dirty=0:age=3			   <
(6, 6) tag=32769:valid=1:dirty=0:age=2			   <
(7, 7) tag=16647:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 6705] STORE: (Seq:      498)(Addr: 214744820   <
DL1Cache->access(MemWrite, addr: 2147448208, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147448208, latency: 12)   <
Memory->access(MemWrite, addr: 2147448208, latency: 112)   <
CYCLE: 6705 -> 6705					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=334			   <
(0, 0) tag=131070:valid=1:dirty=0:age=150		   <
(0, 0) tag=130:valid=1:dirty=0:age=105			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=91		   <
(1, 1) tag=131074:valid=1:dirty=0:age=98		   <
(1, 1) tag=234886:valid=1:dirty=0:age=97		   <
(1, 1) tag=243103:valid=1:dirty=0:age=96		   <
(2, 2) tag=262142:valid=1:dirty=0:age=95		   <
(2, 2) tag=179627:valid=1:dirty=0:age=94		   <
(2, 2) tag=246179:valid=1:dirty=0:age=93		   <
(2, 2) tag=131331:valid=1:dirty=0:age=88		   <
(3, 3) tag=131069:valid=1:dirty=0:age=68		   <
(3, 3) tag=131332:valid=1:dirty=0:age=70		   <
(3, 3) tag=262139:valid=1:dirty=0:age=84		   <
(3, 3) tag=129:valid=1:dirty=0:age=17			   <
(4, 4) tag=147457:valid=1:dirty=0:age=34		   <
(4, 4) tag=32768:valid=1:dirty=0:age=5			   <
(4, 4) tag=148487:valid=1:dirty=0:age=30		   <
(4, 4) tag=16384:valid=1:dirty=0:age=6			   <
(5, 5) tag=131330:valid=1:dirty=0:age=21		   <
(5, 5) tag=147454:valid=1:dirty=0:age=16		   <
(5, 5) tag=16387:valid=1:dirty=0:age=5			   <
(5, 5) tag=20227:valid=1:dirty=0:age=12			   <
(6, 6) tag=32771:valid=1:dirty=0:age=11			   <
(6, 6) tag=15211:valid=1:dirty=0:age=5			   <
(6, 6) tag=16646:valid=1:dirty=0:age=3			   <
(6, 6) tag=32769:valid=1:dirty=0:age=2			   <
(7, 7) tag=16647:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6705] LOAD: (Seq:      501)(Addr: 2415899700)   <
IL1Cache->access(MemRead, addr: 2159272, latency: 2)	   <
L2Cache->access(MemRead, addr: 2159272, latency: 12)	   <
CYCLE: 6705 -> 6716					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=335			   <
(0, 0) tag=131070:valid=1:dirty=0:age=151		   <
(0, 0) tag=130:valid=1:dirty=0:age=106			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=91		   <
(1, 1) tag=131074:valid=1:dirty=0:age=98		   <
(1, 1) tag=234886:valid=1:dirty=0:age=97		   <
(1, 1) tag=243103:valid=1:dirty=0:age=96		   <
(2, 2) tag=262142:valid=1:dirty=0:age=95		   <
(2, 2) tag=179627:valid=1:dirty=0:age=94		   <
(2, 2) tag=246179:valid=1:dirty=0:age=93		   <
(2, 2) tag=131331:valid=1:dirty=0:age=88		   <
(3, 3) tag=131069:valid=1:dirty=0:age=68		   <
(3, 3) tag=131332:valid=1:dirty=0:age=70		   <
(3, 3) tag=262139:valid=1:dirty=0:age=84		   <
(3, 3) tag=129:valid=1:dirty=0:age=17			   <
(4, 4) tag=147457:valid=1:dirty=0:age=34		   <
(4, 4) tag=32768:valid=1:dirty=0:age=5			   <
(4, 4) tag=148487:valid=1:dirty=0:age=30		   <
(4, 4) tag=16384:valid=1:dirty=0:age=6			   <
(5, 5) tag=131330:valid=1:dirty=0:age=21		   <
(5, 5) tag=147454:valid=1:dirty=0:age=16		   <
(5, 5) tag=16387:valid=1:dirty=0:age=5			   <
(5, 5) tag=20227:valid=1:dirty=0:age=12			   <
(6, 6) tag=32771:valid=1:dirty=0:age=11			   <
(6, 6) tag=15211:valid=1:dirty=0:age=5			   <
(6, 6) tag=16646:valid=1:dirty=0:age=3			   <
(6, 6) tag=32769:valid=1:dirty=0:age=2			   <
(7, 7) tag=16647:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 6717] STORE: (Seq:      499)(Addr: 214744820   <
DL1Cache->access(MemWrite, addr: 2147448204, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147448204, latency: 12)   <
Memory->access(MemWrite, addr: 2147448204, latency: 112)   <
CYCLE: 6717 -> 6717					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=335			   <
(0, 0) tag=131070:valid=1:dirty=0:age=151		   <
(0, 0) tag=130:valid=1:dirty=0:age=106			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=91		   <
(1, 1) tag=131074:valid=1:dirty=0:age=98		   <
(1, 1) tag=234886:valid=1:dirty=0:age=97		   <
(1, 1) tag=243103:valid=1:dirty=0:age=96		   <
(2, 2) tag=262142:valid=1:dirty=0:age=95		   <
(2, 2) tag=179627:valid=1:dirty=0:age=94		   <
(2, 2) tag=246179:valid=1:dirty=0:age=93		   <
(2, 2) tag=131331:valid=1:dirty=0:age=88		   <
(3, 3) tag=131069:valid=1:dirty=0:age=68		   <
(3, 3) tag=131332:valid=1:dirty=0:age=70		   <
(3, 3) tag=262139:valid=1:dirty=0:age=84		   <
(3, 3) tag=129:valid=1:dirty=0:age=17			   <
(4, 4) tag=147457:valid=1:dirty=0:age=34		   <
(4, 4) tag=32768:valid=1:dirty=0:age=5			   <
(4, 4) tag=148487:valid=1:dirty=0:age=30		   <
(4, 4) tag=16384:valid=1:dirty=0:age=6			   <
(5, 5) tag=131330:valid=1:dirty=0:age=21		   <
(5, 5) tag=147454:valid=1:dirty=0:age=16		   <
(5, 5) tag=16387:valid=1:dirty=0:age=5			   <
(5, 5) tag=20227:valid=1:dirty=0:age=12			   <
(6, 6) tag=32771:valid=1:dirty=0:age=11			   <
(6, 6) tag=15211:valid=1:dirty=0:age=5			   <
(6, 6) tag=16646:valid=1:dirty=0:age=3			   <
(6, 6) tag=32769:valid=1:dirty=0:age=2			   <
(7, 7) tag=16647:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6717] BRANCH: (Seq:      502)(Addr: 2159384)(   <
IL1Cache->access(MemRead, addr: 2159276, latency: 2)	   <
L2Cache->access(MemRead, addr: 2159276, latency: 12)	   <
CYCLE: 6717 -> 6728					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=336			   <
(0, 0) tag=131070:valid=1:dirty=0:age=152		   <
(0, 0) tag=130:valid=1:dirty=0:age=107			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=91		   <
(1, 1) tag=131074:valid=1:dirty=0:age=98		   <
(1, 1) tag=234886:valid=1:dirty=0:age=97		   <
(1, 1) tag=243103:valid=1:dirty=0:age=96		   <
(2, 2) tag=262142:valid=1:dirty=0:age=95		   <
(2, 2) tag=179627:valid=1:dirty=0:age=94		   <
(2, 2) tag=246179:valid=1:dirty=0:age=93		   <
(2, 2) tag=131331:valid=1:dirty=0:age=88		   <
(3, 3) tag=131069:valid=1:dirty=0:age=68		   <
(3, 3) tag=131332:valid=1:dirty=0:age=70		   <
(3, 3) tag=262139:valid=1:dirty=0:age=84		   <
(3, 3) tag=129:valid=1:dirty=0:age=17			   <
(4, 4) tag=147457:valid=1:dirty=0:age=34		   <
(4, 4) tag=32768:valid=1:dirty=0:age=5			   <
(4, 4) tag=148487:valid=1:dirty=0:age=30		   <
(4, 4) tag=16384:valid=1:dirty=0:age=6			   <
(5, 5) tag=131330:valid=1:dirty=0:age=21		   <
(5, 5) tag=147454:valid=1:dirty=0:age=16		   <
(5, 5) tag=16387:valid=1:dirty=0:age=5			   <
(5, 5) tag=20227:valid=1:dirty=0:age=12			   <
(6, 6) tag=32771:valid=1:dirty=0:age=11			   <
(6, 6) tag=15211:valid=1:dirty=0:age=5			   <
(6, 6) tag=16646:valid=1:dirty=0:age=3			   <
(6, 6) tag=32769:valid=1:dirty=0:age=2			   <
(7, 7) tag=16647:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 6729] LOAD: (Seq:      500)(Addr: 272766128)   <
DL1Cache->access(MemRead, addr: 272766128, latency: 2)	   <
L2Cache->access(MemRead, addr: 272766128, latency: 12)	   <
CYCLE: 6729 -> 6740					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=337			   <
(0, 0) tag=131070:valid=1:dirty=0:age=153		   <
(0, 0) tag=130:valid=1:dirty=0:age=108			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=92		   <
(1, 1) tag=131074:valid=1:dirty=0:age=99		   <
(1, 1) tag=234886:valid=1:dirty=0:age=98		   <
(1, 1) tag=243103:valid=1:dirty=0:age=97		   <
(2, 2) tag=262142:valid=1:dirty=0:age=96		   <
(2, 2) tag=179627:valid=1:dirty=0:age=95		   <
(2, 2) tag=246179:valid=1:dirty=0:age=94		   <
(2, 2) tag=131331:valid=1:dirty=0:age=89		   <
(3, 3) tag=131069:valid=1:dirty=0:age=69		   <
(3, 3) tag=131332:valid=1:dirty=0:age=71		   <
(3, 3) tag=262139:valid=1:dirty=0:age=85		   <
(3, 3) tag=129:valid=1:dirty=0:age=18			   <
(4, 4) tag=147457:valid=1:dirty=0:age=35		   <
(4, 4) tag=32768:valid=1:dirty=0:age=6			   <
(4, 4) tag=148487:valid=1:dirty=0:age=31		   <
(4, 4) tag=16384:valid=1:dirty=0:age=7			   <
(5, 5) tag=131330:valid=1:dirty=0:age=22		   <
(5, 5) tag=147454:valid=1:dirty=0:age=17		   <
(5, 5) tag=16387:valid=1:dirty=0:age=6			   <
(5, 5) tag=20227:valid=1:dirty=0:age=13			   <
(6, 6) tag=32771:valid=1:dirty=0:age=12			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6740] LOAD: (Seq:      503)(Addr: 268448816)(   <
IL1Cache->access(MemRead, addr: 2159280, latency: 2)	   <
L2Cache->access(MemRead, addr: 2159280, latency: 12)	   <
CYCLE: 6740 -> 6751					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=338			   <
(0, 0) tag=131070:valid=1:dirty=0:age=154		   <
(0, 0) tag=130:valid=1:dirty=0:age=109			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=92		   <
(1, 1) tag=131074:valid=1:dirty=0:age=99		   <
(1, 1) tag=234886:valid=1:dirty=0:age=98		   <
(1, 1) tag=243103:valid=1:dirty=0:age=97		   <
(2, 2) tag=262142:valid=1:dirty=0:age=96		   <
(2, 2) tag=179627:valid=1:dirty=0:age=95		   <
(2, 2) tag=246179:valid=1:dirty=0:age=94		   <
(2, 2) tag=131331:valid=1:dirty=0:age=89		   <
(3, 3) tag=131069:valid=1:dirty=0:age=69		   <
(3, 3) tag=131332:valid=1:dirty=0:age=71		   <
(3, 3) tag=262139:valid=1:dirty=0:age=85		   <
(3, 3) tag=129:valid=1:dirty=0:age=18			   <
(4, 4) tag=147457:valid=1:dirty=0:age=35		   <
(4, 4) tag=32768:valid=1:dirty=0:age=6			   <
(4, 4) tag=148487:valid=1:dirty=0:age=31		   <
(4, 4) tag=16384:valid=1:dirty=0:age=7			   <
(5, 5) tag=131330:valid=1:dirty=0:age=22		   <
(5, 5) tag=147454:valid=1:dirty=0:age=17		   <
(5, 5) tag=16387:valid=1:dirty=0:age=6			   <
(5, 5) tag=20227:valid=1:dirty=0:age=13			   <
(6, 6) tag=32771:valid=1:dirty=0:age=12			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 6752] LOAD: (Seq:      501)(Addr: 2415899700   <
DL1Cache->access(MemRead, addr: 2415899700, latency: 2)	   <
L2Cache->access(MemRead, addr: 2415899700, latency: 12)	   <
CYCLE: 6752 -> 6763					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=339			   <
(0, 0) tag=131070:valid=1:dirty=0:age=155		   <
(0, 0) tag=130:valid=1:dirty=0:age=110			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=93		   <
(1, 1) tag=131074:valid=1:dirty=0:age=100		   <
(1, 1) tag=234886:valid=1:dirty=0:age=99		   <
(1, 1) tag=243103:valid=1:dirty=0:age=98		   <
(2, 2) tag=262142:valid=1:dirty=0:age=97		   <
(2, 2) tag=179627:valid=1:dirty=0:age=96		   <
(2, 2) tag=246179:valid=1:dirty=0:age=95		   <
(2, 2) tag=131331:valid=1:dirty=0:age=90		   <
(3, 3) tag=131069:valid=1:dirty=0:age=70		   <
(3, 3) tag=131332:valid=1:dirty=0:age=72		   <
(3, 3) tag=262139:valid=1:dirty=0:age=86		   <
(3, 3) tag=129:valid=1:dirty=0:age=19			   <
(4, 4) tag=147457:valid=1:dirty=0:age=36		   <
(4, 4) tag=32768:valid=1:dirty=0:age=7			   <
(4, 4) tag=148487:valid=1:dirty=0:age=32		   <
(4, 4) tag=16384:valid=1:dirty=0:age=8			   <
(5, 5) tag=131330:valid=1:dirty=0:age=23		   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
(5, 5) tag=16387:valid=1:dirty=0:age=6			   <
(5, 5) tag=20227:valid=1:dirty=0:age=13			   <
(6, 6) tag=32771:valid=1:dirty=0:age=12			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6763] ITYPE: (Seq:      504)(Addr: 2048)(PC:    <
IL1Cache->access(MemRead, addr: 2159284, latency: 2)	   <
L2Cache->access(MemRead, addr: 2159284, latency: 12)	   <
CYCLE: 6763 -> 6774					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=340			   <
(0, 0) tag=131070:valid=1:dirty=0:age=156		   <
(0, 0) tag=130:valid=1:dirty=0:age=111			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=93		   <
(1, 1) tag=131074:valid=1:dirty=0:age=100		   <
(1, 1) tag=234886:valid=1:dirty=0:age=99		   <
(1, 1) tag=243103:valid=1:dirty=0:age=98		   <
(2, 2) tag=262142:valid=1:dirty=0:age=97		   <
(2, 2) tag=179627:valid=1:dirty=0:age=96		   <
(2, 2) tag=246179:valid=1:dirty=0:age=95		   <
(2, 2) tag=131331:valid=1:dirty=0:age=90		   <
(3, 3) tag=131069:valid=1:dirty=0:age=70		   <
(3, 3) tag=131332:valid=1:dirty=0:age=72		   <
(3, 3) tag=262139:valid=1:dirty=0:age=86		   <
(3, 3) tag=129:valid=1:dirty=0:age=19			   <
(4, 4) tag=147457:valid=1:dirty=0:age=36		   <
(4, 4) tag=32768:valid=1:dirty=0:age=7			   <
(4, 4) tag=148487:valid=1:dirty=0:age=32		   <
(4, 4) tag=16384:valid=1:dirty=0:age=8			   <
(5, 5) tag=131330:valid=1:dirty=0:age=23		   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
(5, 5) tag=16387:valid=1:dirty=0:age=6			   <
(5, 5) tag=20227:valid=1:dirty=0:age=13			   <
(6, 6) tag=32771:valid=1:dirty=0:age=12			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6775] BRANCH: (Seq:      505)(Addr: 2159384)(   <
IL1Cache->access(MemRead, addr: 2159288, latency: 2)	   <
L2Cache->access(MemRead, addr: 2159288, latency: 12)	   <
CYCLE: 6775 -> 6786					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=341			   <
(0, 0) tag=131070:valid=1:dirty=0:age=157		   <
(0, 0) tag=130:valid=1:dirty=0:age=112			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=93		   <
(1, 1) tag=131074:valid=1:dirty=0:age=100		   <
(1, 1) tag=234886:valid=1:dirty=0:age=99		   <
(1, 1) tag=243103:valid=1:dirty=0:age=98		   <
(2, 2) tag=262142:valid=1:dirty=0:age=97		   <
(2, 2) tag=179627:valid=1:dirty=0:age=96		   <
(2, 2) tag=246179:valid=1:dirty=0:age=95		   <
(2, 2) tag=131331:valid=1:dirty=0:age=90		   <
(3, 3) tag=131069:valid=1:dirty=0:age=70		   <
(3, 3) tag=131332:valid=1:dirty=0:age=72		   <
(3, 3) tag=262139:valid=1:dirty=0:age=86		   <
(3, 3) tag=129:valid=1:dirty=0:age=19			   <
(4, 4) tag=147457:valid=1:dirty=0:age=36		   <
(4, 4) tag=32768:valid=1:dirty=0:age=7			   <
(4, 4) tag=148487:valid=1:dirty=0:age=32		   <
(4, 4) tag=16384:valid=1:dirty=0:age=8			   <
(5, 5) tag=131330:valid=1:dirty=0:age=23		   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
(5, 5) tag=16387:valid=1:dirty=0:age=6			   <
(5, 5) tag=20227:valid=1:dirty=0:age=13			   <
(6, 6) tag=32771:valid=1:dirty=0:age=12			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 6787] LOAD: (Seq:      503)(Addr: 268448816)   <
DL1Cache->access(MemRead, addr: 268448816, latency: 2)	   <
L2Cache->access(MemRead, addr: 268448816, latency: 12)	   <
CYCLE: 6787 -> 6798					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=342			   <
(0, 0) tag=131070:valid=1:dirty=0:age=158		   <
(0, 0) tag=130:valid=1:dirty=0:age=113			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=94		   <
(1, 1) tag=131074:valid=1:dirty=0:age=101		   <
(1, 1) tag=234886:valid=1:dirty=0:age=100		   <
(1, 1) tag=243103:valid=1:dirty=0:age=99		   <
(2, 2) tag=262142:valid=1:dirty=0:age=98		   <
(2, 2) tag=179627:valid=1:dirty=0:age=97		   <
(2, 2) tag=246179:valid=1:dirty=0:age=96		   <
(2, 2) tag=131331:valid=1:dirty=0:age=91		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=87		   <
(3, 3) tag=129:valid=1:dirty=0:age=20			   <
(4, 4) tag=147457:valid=1:dirty=0:age=37		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=33		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=23		   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
(5, 5) tag=16387:valid=1:dirty=0:age=6			   <
(5, 5) tag=20227:valid=1:dirty=0:age=13			   <
(6, 6) tag=32771:valid=1:dirty=0:age=12			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6798] RTYPE: (Seq:      506)(Addr: 0)(PC: 215   <
IL1Cache->access(MemRead, addr: 2159292, latency: 2)	   <
L2Cache->access(MemRead, addr: 2159292, latency: 12)	   <
CYCLE: 6798 -> 6809					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=343			   <
(0, 0) tag=131070:valid=1:dirty=0:age=159		   <
(0, 0) tag=130:valid=1:dirty=0:age=114			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=94		   <
(1, 1) tag=131074:valid=1:dirty=0:age=101		   <
(1, 1) tag=234886:valid=1:dirty=0:age=100		   <
(1, 1) tag=243103:valid=1:dirty=0:age=99		   <
(2, 2) tag=262142:valid=1:dirty=0:age=98		   <
(2, 2) tag=179627:valid=1:dirty=0:age=97		   <
(2, 2) tag=246179:valid=1:dirty=0:age=96		   <
(2, 2) tag=131331:valid=1:dirty=0:age=91		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=87		   <
(3, 3) tag=129:valid=1:dirty=0:age=20			   <
(4, 4) tag=147457:valid=1:dirty=0:age=37		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=33		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=23		   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
(5, 5) tag=16387:valid=1:dirty=0:age=6			   <
(5, 5) tag=20227:valid=1:dirty=0:age=13			   <
(6, 6) tag=32771:valid=1:dirty=0:age=12			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6810] ITYPE: (Seq:      507)(Addr: 16)(PC: 21   <
IL1Cache->access(MemRead, addr: 2159296, latency: 2)	   <
L2Cache->access(MemRead, addr: 2159296, latency: 12)	   <
CYCLE: 6810 -> 6821					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=344			   <
(0, 0) tag=131070:valid=1:dirty=0:age=160		   <
(0, 0) tag=130:valid=1:dirty=0:age=115			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=94		   <
(1, 1) tag=131074:valid=1:dirty=0:age=101		   <
(1, 1) tag=234886:valid=1:dirty=0:age=100		   <
(1, 1) tag=243103:valid=1:dirty=0:age=99		   <
(2, 2) tag=262142:valid=1:dirty=0:age=98		   <
(2, 2) tag=179627:valid=1:dirty=0:age=97		   <
(2, 2) tag=246179:valid=1:dirty=0:age=96		   <
(2, 2) tag=131331:valid=1:dirty=0:age=91		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=87		   <
(3, 3) tag=129:valid=1:dirty=0:age=20			   <
(4, 4) tag=147457:valid=1:dirty=0:age=37		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=33		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=23		   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
(5, 5) tag=16387:valid=1:dirty=0:age=6			   <
(5, 5) tag=20227:valid=1:dirty=0:age=13			   <
(6, 6) tag=32771:valid=1:dirty=0:age=12			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6822] JTYPE: (Seq:      508)(Addr: 2156040)(P   <
IL1Cache->access(MemRead, addr: 2159300, latency: 2)	   <
L2Cache->access(MemRead, addr: 2159300, latency: 12)	   <
CYCLE: 6822 -> 6833					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=345			   <
(0, 0) tag=131070:valid=1:dirty=0:age=161		   <
(0, 0) tag=130:valid=1:dirty=0:age=116			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=94		   <
(1, 1) tag=131074:valid=1:dirty=0:age=101		   <
(1, 1) tag=234886:valid=1:dirty=0:age=100		   <
(1, 1) tag=243103:valid=1:dirty=0:age=99		   <
(2, 2) tag=262142:valid=1:dirty=0:age=98		   <
(2, 2) tag=179627:valid=1:dirty=0:age=97		   <
(2, 2) tag=246179:valid=1:dirty=0:age=96		   <
(2, 2) tag=131331:valid=1:dirty=0:age=91		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=87		   <
(3, 3) tag=129:valid=1:dirty=0:age=20			   <
(4, 4) tag=147457:valid=1:dirty=0:age=37		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=33		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=23		   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
(5, 5) tag=16387:valid=1:dirty=0:age=6			   <
(5, 5) tag=20227:valid=1:dirty=0:age=13			   <
(6, 6) tag=32771:valid=1:dirty=0:age=12			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6834] ITYPE: (Seq:      509)(Addr: 62)(PC: 21   <
IL1Cache->access(MemRead, addr: 2156040, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156040, latency: 12)	   <
CYCLE: 6834 -> 6845					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=346			   <
(0, 0) tag=131070:valid=1:dirty=0:age=162		   <
(0, 0) tag=130:valid=1:dirty=0:age=117			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=94		   <
(1, 1) tag=131074:valid=1:dirty=0:age=101		   <
(1, 1) tag=234886:valid=1:dirty=0:age=100		   <
(1, 1) tag=243103:valid=1:dirty=0:age=99		   <
(2, 2) tag=262142:valid=1:dirty=0:age=98		   <
(2, 2) tag=179627:valid=1:dirty=0:age=97		   <
(2, 2) tag=246179:valid=1:dirty=0:age=96		   <
(2, 2) tag=131331:valid=1:dirty=0:age=91		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=87		   <
(3, 3) tag=129:valid=1:dirty=0:age=20			   <
(4, 4) tag=147457:valid=1:dirty=0:age=37		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=33		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=23		   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
(5, 5) tag=16387:valid=1:dirty=0:age=6			   <
(5, 5) tag=20227:valid=1:dirty=0:age=13			   <
(6, 6) tag=32771:valid=1:dirty=0:age=12			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6846] SPECIAL: (Seq:      510)(Addr: 0)(PC: 2   <
IL1Cache->access(MemRead, addr: 2156044, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156044, latency: 12)	   <
CYCLE: 6846 -> 6857					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=347			   <
(0, 0) tag=131070:valid=1:dirty=0:age=163		   <
(0, 0) tag=130:valid=1:dirty=0:age=118			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=94		   <
(1, 1) tag=131074:valid=1:dirty=0:age=101		   <
(1, 1) tag=234886:valid=1:dirty=0:age=100		   <
(1, 1) tag=243103:valid=1:dirty=0:age=99		   <
(2, 2) tag=262142:valid=1:dirty=0:age=98		   <
(2, 2) tag=179627:valid=1:dirty=0:age=97		   <
(2, 2) tag=246179:valid=1:dirty=0:age=96		   <
(2, 2) tag=131331:valid=1:dirty=0:age=91		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=87		   <
(3, 3) tag=129:valid=1:dirty=0:age=20			   <
(4, 4) tag=147457:valid=1:dirty=0:age=37		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=33		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=23		   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
(5, 5) tag=16387:valid=1:dirty=0:age=6			   <
(5, 5) tag=20227:valid=1:dirty=0:age=13			   <
(6, 6) tag=32771:valid=1:dirty=0:age=12			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6858] BRANCH: (Seq:      511)(Addr: 2156032)(   <
IL1Cache->access(MemRead, addr: 2156048, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156048, latency: 12)	   <
CYCLE: 6858 -> 6869					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=348			   <
(0, 0) tag=131070:valid=1:dirty=0:age=164		   <
(0, 0) tag=130:valid=1:dirty=0:age=119			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=94		   <
(1, 1) tag=131074:valid=1:dirty=0:age=101		   <
(1, 1) tag=234886:valid=1:dirty=0:age=100		   <
(1, 1) tag=243103:valid=1:dirty=0:age=99		   <
(2, 2) tag=262142:valid=1:dirty=0:age=98		   <
(2, 2) tag=179627:valid=1:dirty=0:age=97		   <
(2, 2) tag=246179:valid=1:dirty=0:age=96		   <
(2, 2) tag=131331:valid=1:dirty=0:age=91		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=87		   <
(3, 3) tag=129:valid=1:dirty=0:age=20			   <
(4, 4) tag=147457:valid=1:dirty=0:age=37		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=33		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=23		   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
(5, 5) tag=16387:valid=1:dirty=0:age=6			   <
(5, 5) tag=20227:valid=1:dirty=0:age=13			   <
(6, 6) tag=32771:valid=1:dirty=0:age=12			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6870] RTYPE: (Seq:      512)(Addr: 0)(PC: 215   <
IL1Cache->access(MemRead, addr: 2156052, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156052, latency: 12)	   <
CYCLE: 6870 -> 6881					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=349			   <
(0, 0) tag=131070:valid=1:dirty=0:age=165		   <
(0, 0) tag=130:valid=1:dirty=0:age=120			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=94		   <
(1, 1) tag=131074:valid=1:dirty=0:age=101		   <
(1, 1) tag=234886:valid=1:dirty=0:age=100		   <
(1, 1) tag=243103:valid=1:dirty=0:age=99		   <
(2, 2) tag=262142:valid=1:dirty=0:age=98		   <
(2, 2) tag=179627:valid=1:dirty=0:age=97		   <
(2, 2) tag=246179:valid=1:dirty=0:age=96		   <
(2, 2) tag=131331:valid=1:dirty=0:age=91		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=87		   <
(3, 3) tag=129:valid=1:dirty=0:age=20			   <
(4, 4) tag=147457:valid=1:dirty=0:age=37		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=33		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=23		   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
(5, 5) tag=16387:valid=1:dirty=0:age=6			   <
(5, 5) tag=20227:valid=1:dirty=0:age=13			   <
(6, 6) tag=32771:valid=1:dirty=0:age=12			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6882] JRTYPE: (Seq:      513)(Addr: 2159304)(   <
IL1Cache->access(MemRead, addr: 2156056, latency: 2)	   <
L2Cache->access(MemRead, addr: 2156056, latency: 12)	   <
CYCLE: 6882 -> 6893					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=350			   <
(0, 0) tag=131070:valid=1:dirty=0:age=166		   <
(0, 0) tag=130:valid=1:dirty=0:age=121			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=94		   <
(1, 1) tag=131074:valid=1:dirty=0:age=101		   <
(1, 1) tag=234886:valid=1:dirty=0:age=100		   <
(1, 1) tag=243103:valid=1:dirty=0:age=99		   <
(2, 2) tag=262142:valid=1:dirty=0:age=98		   <
(2, 2) tag=179627:valid=1:dirty=0:age=97		   <
(2, 2) tag=246179:valid=1:dirty=0:age=96		   <
(2, 2) tag=131331:valid=1:dirty=0:age=91		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=87		   <
(3, 3) tag=129:valid=1:dirty=0:age=20			   <
(4, 4) tag=147457:valid=1:dirty=0:age=37		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=33		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=23		   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
(5, 5) tag=16387:valid=1:dirty=0:age=6			   <
(5, 5) tag=20227:valid=1:dirty=0:age=13			   <
(6, 6) tag=32771:valid=1:dirty=0:age=12			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6894] BRANCH: (Seq:      514)(Addr: 2159384)(   <
IL1Cache->access(MemRead, addr: 2159304, latency: 2)	   <
L2Cache->access(MemRead, addr: 2159304, latency: 12)	   <
CYCLE: 6894 -> 6905					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=351			   <
(0, 0) tag=131070:valid=1:dirty=0:age=167		   <
(0, 0) tag=130:valid=1:dirty=0:age=122			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=94		   <
(1, 1) tag=131074:valid=1:dirty=0:age=101		   <
(1, 1) tag=234886:valid=1:dirty=0:age=100		   <
(1, 1) tag=243103:valid=1:dirty=0:age=99		   <
(2, 2) tag=262142:valid=1:dirty=0:age=98		   <
(2, 2) tag=179627:valid=1:dirty=0:age=97		   <
(2, 2) tag=246179:valid=1:dirty=0:age=96		   <
(2, 2) tag=131331:valid=1:dirty=0:age=91		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=87		   <
(3, 3) tag=129:valid=1:dirty=0:age=20			   <
(4, 4) tag=147457:valid=1:dirty=0:age=37		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=33		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=23		   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
(5, 5) tag=16387:valid=1:dirty=0:age=6			   <
(5, 5) tag=20227:valid=1:dirty=0:age=13			   <
(6, 6) tag=32771:valid=1:dirty=0:age=12			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6906] LOAD: (Seq:      515)(Addr: 2147448120)   <
IL1Cache->access(MemRead, addr: 2159308, latency: 2)	   <
L2Cache->access(MemRead, addr: 2159308, latency: 12)	   <
CYCLE: 6906 -> 6917					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=352			   <
(0, 0) tag=131070:valid=1:dirty=0:age=168		   <
(0, 0) tag=130:valid=1:dirty=0:age=123			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=94		   <
(1, 1) tag=131074:valid=1:dirty=0:age=101		   <
(1, 1) tag=234886:valid=1:dirty=0:age=100		   <
(1, 1) tag=243103:valid=1:dirty=0:age=99		   <
(2, 2) tag=262142:valid=1:dirty=0:age=98		   <
(2, 2) tag=179627:valid=1:dirty=0:age=97		   <
(2, 2) tag=246179:valid=1:dirty=0:age=96		   <
(2, 2) tag=131331:valid=1:dirty=0:age=91		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=87		   <
(3, 3) tag=129:valid=1:dirty=0:age=20			   <
(4, 4) tag=147457:valid=1:dirty=0:age=37		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=33		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=23		   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
(5, 5) tag=16387:valid=1:dirty=0:age=6			   <
(5, 5) tag=20227:valid=1:dirty=0:age=13			   <
(6, 6) tag=32771:valid=1:dirty=0:age=12			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6918] ITYPE: (Seq:      516)(Addr: 61440)(PC:   <
IL1Cache->access(MemRead, addr: 2159312, latency: 2)	   <
L2Cache->access(MemRead, addr: 2159312, latency: 12)	   <
CYCLE: 6918 -> 6929					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=353			   <
(0, 0) tag=131070:valid=1:dirty=0:age=169		   <
(0, 0) tag=130:valid=1:dirty=0:age=124			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=94		   <
(1, 1) tag=131074:valid=1:dirty=0:age=101		   <
(1, 1) tag=234886:valid=1:dirty=0:age=100		   <
(1, 1) tag=243103:valid=1:dirty=0:age=99		   <
(2, 2) tag=262142:valid=1:dirty=0:age=98		   <
(2, 2) tag=179627:valid=1:dirty=0:age=97		   <
(2, 2) tag=246179:valid=1:dirty=0:age=96		   <
(2, 2) tag=131331:valid=1:dirty=0:age=91		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=87		   <
(3, 3) tag=129:valid=1:dirty=0:age=20			   <
(4, 4) tag=147457:valid=1:dirty=0:age=37		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=33		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=23		   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
(5, 5) tag=16387:valid=1:dirty=0:age=6			   <
(5, 5) tag=20227:valid=1:dirty=0:age=13			   <
(6, 6) tag=32771:valid=1:dirty=0:age=12			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6930] ITYPE: (Seq:      517)(Addr: 4096)(PC:    <
IL1Cache->access(MemRead, addr: 2159316, latency: 2)	   <
L2Cache->access(MemRead, addr: 2159316, latency: 12)	   <
CYCLE: 6930 -> 6941					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=354			   <
(0, 0) tag=131070:valid=1:dirty=0:age=170		   <
(0, 0) tag=130:valid=1:dirty=0:age=125			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=94		   <
(1, 1) tag=131074:valid=1:dirty=0:age=101		   <
(1, 1) tag=234886:valid=1:dirty=0:age=100		   <
(1, 1) tag=243103:valid=1:dirty=0:age=99		   <
(2, 2) tag=262142:valid=1:dirty=0:age=98		   <
(2, 2) tag=179627:valid=1:dirty=0:age=97		   <
(2, 2) tag=246179:valid=1:dirty=0:age=96		   <
(2, 2) tag=131331:valid=1:dirty=0:age=91		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=87		   <
(3, 3) tag=129:valid=1:dirty=0:age=20			   <
(4, 4) tag=147457:valid=1:dirty=0:age=37		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=33		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=23		   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
(5, 5) tag=16387:valid=1:dirty=0:age=6			   <
(5, 5) tag=20227:valid=1:dirty=0:age=13			   <
(6, 6) tag=32771:valid=1:dirty=0:age=12			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 6942] LOAD: (Seq:      515)(Addr: 2147448120   <
DL1Cache->access(MemRead, addr: 2147448120, latency: 2)	   <
L2Cache->access(MemRead, addr: 2147448120, latency: 12)	   <
CYCLE: 6942 -> 6953					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=355			   <
(0, 0) tag=131070:valid=1:dirty=0:age=171		   <
(0, 0) tag=130:valid=1:dirty=0:age=126			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=95		   <
(1, 1) tag=131074:valid=1:dirty=0:age=102		   <
(1, 1) tag=234886:valid=1:dirty=0:age=101		   <
(1, 1) tag=243103:valid=1:dirty=0:age=100		   <
(2, 2) tag=262142:valid=1:dirty=0:age=99		   <
(2, 2) tag=179627:valid=1:dirty=0:age=98		   <
(2, 2) tag=246179:valid=1:dirty=0:age=97		   <
(2, 2) tag=131331:valid=1:dirty=0:age=92		   <
(3, 3) tag=131069:valid=1:dirty=0:age=0			   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=87		   <
(3, 3) tag=129:valid=1:dirty=0:age=20			   <
(4, 4) tag=147457:valid=1:dirty=0:age=37		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=33		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=23		   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
(5, 5) tag=16387:valid=1:dirty=0:age=6			   <
(5, 5) tag=20227:valid=1:dirty=0:age=13			   <
(6, 6) tag=32771:valid=1:dirty=0:age=12			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6953] BRANCH: (Seq:      518)(Addr: 2159340)(   <
IL1Cache->access(MemRead, addr: 2159320, latency: 2)	   <
L2Cache->access(MemRead, addr: 2159320, latency: 12)	   <
CYCLE: 6953 -> 6964					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=356			   <
(0, 0) tag=131070:valid=1:dirty=0:age=172		   <
(0, 0) tag=130:valid=1:dirty=0:age=127			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=95		   <
(1, 1) tag=131074:valid=1:dirty=0:age=102		   <
(1, 1) tag=234886:valid=1:dirty=0:age=101		   <
(1, 1) tag=243103:valid=1:dirty=0:age=100		   <
(2, 2) tag=262142:valid=1:dirty=0:age=99		   <
(2, 2) tag=179627:valid=1:dirty=0:age=98		   <
(2, 2) tag=246179:valid=1:dirty=0:age=97		   <
(2, 2) tag=131331:valid=1:dirty=0:age=92		   <
(3, 3) tag=131069:valid=1:dirty=0:age=0			   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=87		   <
(3, 3) tag=129:valid=1:dirty=0:age=20			   <
(4, 4) tag=147457:valid=1:dirty=0:age=37		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=33		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=23		   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
(5, 5) tag=16387:valid=1:dirty=0:age=6			   <
(5, 5) tag=20227:valid=1:dirty=0:age=13			   <
(6, 6) tag=32771:valid=1:dirty=0:age=12			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6965] ITYPE: (Seq:      519)(Addr: 8192)(PC:    <
IL1Cache->access(MemRead, addr: 2159340, latency: 2)	   <
L2Cache->access(MemRead, addr: 2159340, latency: 12)	   <
CYCLE: 6965 -> 6976					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=357			   <
(0, 0) tag=131070:valid=1:dirty=0:age=173		   <
(0, 0) tag=130:valid=1:dirty=0:age=128			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=95		   <
(1, 1) tag=131074:valid=1:dirty=0:age=102		   <
(1, 1) tag=234886:valid=1:dirty=0:age=101		   <
(1, 1) tag=243103:valid=1:dirty=0:age=100		   <
(2, 2) tag=262142:valid=1:dirty=0:age=99		   <
(2, 2) tag=179627:valid=1:dirty=0:age=98		   <
(2, 2) tag=246179:valid=1:dirty=0:age=97		   <
(2, 2) tag=131331:valid=1:dirty=0:age=92		   <
(3, 3) tag=131069:valid=1:dirty=0:age=0			   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=87		   <
(3, 3) tag=129:valid=1:dirty=0:age=20			   <
(4, 4) tag=147457:valid=1:dirty=0:age=37		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=33		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=23		   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
(5, 5) tag=16387:valid=1:dirty=0:age=6			   <
(5, 5) tag=20227:valid=1:dirty=0:age=13			   <
(6, 6) tag=32771:valid=1:dirty=0:age=12			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6977] BRANCH: (Seq:      520)(Addr: 2159376)(   <
IL1Cache->access(MemRead, addr: 2159344, latency: 2)	   <
L2Cache->access(MemRead, addr: 2159344, latency: 12)	   <
CYCLE: 6977 -> 6988					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=358			   <
(0, 0) tag=131070:valid=1:dirty=0:age=174		   <
(0, 0) tag=130:valid=1:dirty=0:age=129			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=95		   <
(1, 1) tag=131074:valid=1:dirty=0:age=102		   <
(1, 1) tag=234886:valid=1:dirty=0:age=101		   <
(1, 1) tag=243103:valid=1:dirty=0:age=100		   <
(2, 2) tag=262142:valid=1:dirty=0:age=99		   <
(2, 2) tag=179627:valid=1:dirty=0:age=98		   <
(2, 2) tag=246179:valid=1:dirty=0:age=97		   <
(2, 2) tag=131331:valid=1:dirty=0:age=92		   <
(3, 3) tag=131069:valid=1:dirty=0:age=0			   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=87		   <
(3, 3) tag=129:valid=1:dirty=0:age=20			   <
(4, 4) tag=147457:valid=1:dirty=0:age=37		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=33		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=23		   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
(5, 5) tag=16387:valid=1:dirty=0:age=6			   <
(5, 5) tag=20227:valid=1:dirty=0:age=13			   <
(6, 6) tag=32771:valid=1:dirty=0:age=12			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 6989] RTYPE: (Seq:      521)(Addr: 0)(PC: 215   <
IL1Cache->access(MemRead, addr: 2159348, latency: 2)	   <
L2Cache->access(MemRead, addr: 2159348, latency: 12)	   <
CYCLE: 6989 -> 7000					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=359			   <
(0, 0) tag=131070:valid=1:dirty=0:age=175		   <
(0, 0) tag=130:valid=1:dirty=0:age=130			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=95		   <
(1, 1) tag=131074:valid=1:dirty=0:age=102		   <
(1, 1) tag=234886:valid=1:dirty=0:age=101		   <
(1, 1) tag=243103:valid=1:dirty=0:age=100		   <
(2, 2) tag=262142:valid=1:dirty=0:age=99		   <
(2, 2) tag=179627:valid=1:dirty=0:age=98		   <
(2, 2) tag=246179:valid=1:dirty=0:age=97		   <
(2, 2) tag=131331:valid=1:dirty=0:age=92		   <
(3, 3) tag=131069:valid=1:dirty=0:age=0			   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=87		   <
(3, 3) tag=129:valid=1:dirty=0:age=20			   <
(4, 4) tag=147457:valid=1:dirty=0:age=37		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=33		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=23		   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
(5, 5) tag=16387:valid=1:dirty=0:age=6			   <
(5, 5) tag=20227:valid=1:dirty=0:age=13			   <
(6, 6) tag=32771:valid=1:dirty=0:age=12			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7001] JTYPE: (Seq:      522)(Addr: 2150160)(P   <
IL1Cache->access(MemRead, addr: 2159352, latency: 2)	   <
L2Cache->access(MemRead, addr: 2159352, latency: 12)	   <
CYCLE: 7001 -> 7012					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=360			   <
(0, 0) tag=131070:valid=1:dirty=0:age=176		   <
(0, 0) tag=130:valid=1:dirty=0:age=131			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=95		   <
(1, 1) tag=131074:valid=1:dirty=0:age=102		   <
(1, 1) tag=234886:valid=1:dirty=0:age=101		   <
(1, 1) tag=243103:valid=1:dirty=0:age=100		   <
(2, 2) tag=262142:valid=1:dirty=0:age=99		   <
(2, 2) tag=179627:valid=1:dirty=0:age=98		   <
(2, 2) tag=246179:valid=1:dirty=0:age=97		   <
(2, 2) tag=131331:valid=1:dirty=0:age=92		   <
(3, 3) tag=131069:valid=1:dirty=0:age=0			   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=87		   <
(3, 3) tag=129:valid=1:dirty=0:age=20			   <
(4, 4) tag=147457:valid=1:dirty=0:age=37		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=33		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=23		   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
(5, 5) tag=16387:valid=1:dirty=0:age=6			   <
(5, 5) tag=20227:valid=1:dirty=0:age=13			   <
(6, 6) tag=32771:valid=1:dirty=0:age=12			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7013] ITYPE: (Seq:      523)(Addr: 4294967264   <
IL1Cache->access(MemRead, addr: 2150160, latency: 2)	   <
L2Cache->access(MemRead, addr: 2150160, latency: 12)	   <
CYCLE: 7013 -> 7024					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=361			   <
(0, 0) tag=131070:valid=1:dirty=0:age=177		   <
(0, 0) tag=130:valid=1:dirty=0:age=132			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=95		   <
(1, 1) tag=131074:valid=1:dirty=0:age=102		   <
(1, 1) tag=234886:valid=1:dirty=0:age=101		   <
(1, 1) tag=243103:valid=1:dirty=0:age=100		   <
(2, 2) tag=262142:valid=1:dirty=0:age=99		   <
(2, 2) tag=179627:valid=1:dirty=0:age=98		   <
(2, 2) tag=246179:valid=1:dirty=0:age=97		   <
(2, 2) tag=131331:valid=1:dirty=0:age=92		   <
(3, 3) tag=131069:valid=1:dirty=0:age=0			   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=87		   <
(3, 3) tag=129:valid=1:dirty=0:age=20			   <
(4, 4) tag=147457:valid=1:dirty=0:age=37		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=33		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=23		   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
(5, 5) tag=16387:valid=1:dirty=0:age=6			   <
(5, 5) tag=20227:valid=1:dirty=0:age=13			   <
(6, 6) tag=32771:valid=1:dirty=0:age=12			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7025] ITYPE: (Seq:      524)(Addr: 16390)(PC:   <
IL1Cache->access(MemRead, addr: 2150164, latency: 2)	   <
L2Cache->access(MemRead, addr: 2150164, latency: 12)	   <
CYCLE: 7025 -> 7036					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=362			   <
(0, 0) tag=131070:valid=1:dirty=0:age=178		   <
(0, 0) tag=130:valid=1:dirty=0:age=133			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=95		   <
(1, 1) tag=131074:valid=1:dirty=0:age=102		   <
(1, 1) tag=234886:valid=1:dirty=0:age=101		   <
(1, 1) tag=243103:valid=1:dirty=0:age=100		   <
(2, 2) tag=262142:valid=1:dirty=0:age=99		   <
(2, 2) tag=179627:valid=1:dirty=0:age=98		   <
(2, 2) tag=246179:valid=1:dirty=0:age=97		   <
(2, 2) tag=131331:valid=1:dirty=0:age=92		   <
(3, 3) tag=131069:valid=1:dirty=0:age=0			   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=87		   <
(3, 3) tag=129:valid=1:dirty=0:age=20			   <
(4, 4) tag=147457:valid=1:dirty=0:age=37		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=33		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=23		   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
(5, 5) tag=16387:valid=1:dirty=0:age=6			   <
(5, 5) tag=20227:valid=1:dirty=0:age=13			   <
(6, 6) tag=32771:valid=1:dirty=0:age=12			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7037] STORE: (Seq:      525)(Addr: 2147448112   <
IL1Cache->access(MemRead, addr: 2150168, latency: 2)	   <
L2Cache->access(MemRead, addr: 2150168, latency: 12)	   <
CYCLE: 7037 -> 7048					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=363			   <
(0, 0) tag=131070:valid=1:dirty=0:age=179		   <
(0, 0) tag=130:valid=1:dirty=0:age=134			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=95		   <
(1, 1) tag=131074:valid=1:dirty=0:age=102		   <
(1, 1) tag=234886:valid=1:dirty=0:age=101		   <
(1, 1) tag=243103:valid=1:dirty=0:age=100		   <
(2, 2) tag=262142:valid=1:dirty=0:age=99		   <
(2, 2) tag=179627:valid=1:dirty=0:age=98		   <
(2, 2) tag=246179:valid=1:dirty=0:age=97		   <
(2, 2) tag=131331:valid=1:dirty=0:age=92		   <
(3, 3) tag=131069:valid=1:dirty=0:age=0			   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=87		   <
(3, 3) tag=129:valid=1:dirty=0:age=20			   <
(4, 4) tag=147457:valid=1:dirty=0:age=37		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=33		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=23		   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
(5, 5) tag=16387:valid=1:dirty=0:age=6			   <
(5, 5) tag=20227:valid=1:dirty=0:age=13			   <
(6, 6) tag=32771:valid=1:dirty=0:age=12			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7049] LOAD: (Seq:      526)(Addr: 536933424)(   <
IL1Cache->access(MemRead, addr: 2150172, latency: 2)	   <
L2Cache->access(MemRead, addr: 2150172, latency: 12)	   <
CYCLE: 7049 -> 7060					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=364			   <
(0, 0) tag=131070:valid=1:dirty=0:age=180		   <
(0, 0) tag=130:valid=1:dirty=0:age=135			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=95		   <
(1, 1) tag=131074:valid=1:dirty=0:age=102		   <
(1, 1) tag=234886:valid=1:dirty=0:age=101		   <
(1, 1) tag=243103:valid=1:dirty=0:age=100		   <
(2, 2) tag=262142:valid=1:dirty=0:age=99		   <
(2, 2) tag=179627:valid=1:dirty=0:age=98		   <
(2, 2) tag=246179:valid=1:dirty=0:age=97		   <
(2, 2) tag=131331:valid=1:dirty=0:age=92		   <
(3, 3) tag=131069:valid=1:dirty=0:age=0			   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=87		   <
(3, 3) tag=129:valid=1:dirty=0:age=20			   <
(4, 4) tag=147457:valid=1:dirty=0:age=37		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=33		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=23		   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
(5, 5) tag=16387:valid=1:dirty=0:age=6			   <
(5, 5) tag=20227:valid=1:dirty=0:age=13			   <
(6, 6) tag=32771:valid=1:dirty=0:age=12			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7061] ITYPE: (Seq:      527)(Addr: 29704)(PC:   <
IL1Cache->access(MemRead, addr: 2150176, latency: 2)	   <
L2Cache->access(MemRead, addr: 2150176, latency: 12)	   <
CYCLE: 7061 -> 7072					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=365			   <
(0, 0) tag=131070:valid=1:dirty=0:age=181		   <
(0, 0) tag=130:valid=1:dirty=0:age=136			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=95		   <
(1, 1) tag=131074:valid=1:dirty=0:age=102		   <
(1, 1) tag=234886:valid=1:dirty=0:age=101		   <
(1, 1) tag=243103:valid=1:dirty=0:age=100		   <
(2, 2) tag=262142:valid=1:dirty=0:age=99		   <
(2, 2) tag=179627:valid=1:dirty=0:age=98		   <
(2, 2) tag=246179:valid=1:dirty=0:age=97		   <
(2, 2) tag=131331:valid=1:dirty=0:age=92		   <
(3, 3) tag=131069:valid=1:dirty=0:age=0			   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=87		   <
(3, 3) tag=129:valid=1:dirty=0:age=20			   <
(4, 4) tag=147457:valid=1:dirty=0:age=37		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=33		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=23		   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
(5, 5) tag=16387:valid=1:dirty=0:age=6			   <
(5, 5) tag=20227:valid=1:dirty=0:age=13			   <
(6, 6) tag=32771:valid=1:dirty=0:age=12			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 7073] STORE: (Seq:      525)(Addr: 214744811   <
DL1Cache->access(MemWrite, addr: 2147448112, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147448112, latency: 12)   <
Memory->access(MemWrite, addr: 2147448112, latency: 112)   <
CYCLE: 7073 -> 7073					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=365			   <
(0, 0) tag=131070:valid=1:dirty=0:age=181		   <
(0, 0) tag=130:valid=1:dirty=0:age=136			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=95		   <
(1, 1) tag=131074:valid=1:dirty=0:age=102		   <
(1, 1) tag=234886:valid=1:dirty=0:age=101		   <
(1, 1) tag=243103:valid=1:dirty=0:age=100		   <
(2, 2) tag=262142:valid=1:dirty=0:age=99		   <
(2, 2) tag=179627:valid=1:dirty=0:age=98		   <
(2, 2) tag=246179:valid=1:dirty=0:age=97		   <
(2, 2) tag=131331:valid=1:dirty=0:age=92		   <
(3, 3) tag=131069:valid=1:dirty=0:age=0			   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=87		   <
(3, 3) tag=129:valid=1:dirty=0:age=20			   <
(4, 4) tag=147457:valid=1:dirty=0:age=37		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=33		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=23		   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
(5, 5) tag=16387:valid=1:dirty=0:age=6			   <
(5, 5) tag=20227:valid=1:dirty=0:age=13			   <
(6, 6) tag=32771:valid=1:dirty=0:age=12			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7073] ITYPE: (Seq:      528)(Addr: 16)(PC: 21   <
IL1Cache->access(MemRead, addr: 2150180, latency: 2)	   <
L2Cache->access(MemRead, addr: 2150180, latency: 12)	   <
CYCLE: 7073 -> 7084					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=366			   <
(0, 0) tag=131070:valid=1:dirty=0:age=182		   <
(0, 0) tag=130:valid=1:dirty=0:age=137			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=95		   <
(1, 1) tag=131074:valid=1:dirty=0:age=102		   <
(1, 1) tag=234886:valid=1:dirty=0:age=101		   <
(1, 1) tag=243103:valid=1:dirty=0:age=100		   <
(2, 2) tag=262142:valid=1:dirty=0:age=99		   <
(2, 2) tag=179627:valid=1:dirty=0:age=98		   <
(2, 2) tag=246179:valid=1:dirty=0:age=97		   <
(2, 2) tag=131331:valid=1:dirty=0:age=92		   <
(3, 3) tag=131069:valid=1:dirty=0:age=0			   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=87		   <
(3, 3) tag=129:valid=1:dirty=0:age=20			   <
(4, 4) tag=147457:valid=1:dirty=0:age=37		   <
(4, 4) tag=32768:valid=1:dirty=0:age=8			   <
(4, 4) tag=148487:valid=1:dirty=0:age=33		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=23		   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
(5, 5) tag=16387:valid=1:dirty=0:age=6			   <
(5, 5) tag=20227:valid=1:dirty=0:age=13			   <
(6, 6) tag=32771:valid=1:dirty=0:age=12			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 7085] LOAD: (Seq:      526)(Addr: 536933424)   <
DL1Cache->access(MemRead, addr: 536933424, latency: 2)	   <
L2Cache->access(MemRead, addr: 536933424, latency: 12)	   <
CYCLE: 7085 -> 7096					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=367			   <
(0, 0) tag=131070:valid=1:dirty=0:age=183		   <
(0, 0) tag=130:valid=1:dirty=0:age=138			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=96		   <
(1, 1) tag=131074:valid=1:dirty=0:age=103		   <
(1, 1) tag=234886:valid=1:dirty=0:age=102		   <
(1, 1) tag=243103:valid=1:dirty=0:age=101		   <
(2, 2) tag=262142:valid=1:dirty=0:age=100		   <
(2, 2) tag=179627:valid=1:dirty=0:age=99		   <
(2, 2) tag=246179:valid=1:dirty=0:age=98		   <
(2, 2) tag=131331:valid=1:dirty=0:age=93		   <
(3, 3) tag=131069:valid=1:dirty=0:age=1			   <
(3, 3) tag=131332:valid=1:dirty=0:age=74		   <
(3, 3) tag=262139:valid=1:dirty=0:age=88		   <
(3, 3) tag=129:valid=1:dirty=0:age=21			   <
(4, 4) tag=147457:valid=1:dirty=0:age=38		   <
(4, 4) tag=32768:valid=1:dirty=0:age=9			   <
(4, 4) tag=148487:valid=1:dirty=0:age=34		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=24		   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=7			   <
(5, 5) tag=20227:valid=1:dirty=0:age=14			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7096] STORE: (Seq:      529)(Addr: 2147448116   <
IL1Cache->access(MemRead, addr: 2150184, latency: 2)	   <
L2Cache->access(MemRead, addr: 2150184, latency: 12)	   <
CYCLE: 7096 -> 7107					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=368			   <
(0, 0) tag=131070:valid=1:dirty=0:age=184		   <
(0, 0) tag=130:valid=1:dirty=0:age=139			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=96		   <
(1, 1) tag=131074:valid=1:dirty=0:age=103		   <
(1, 1) tag=234886:valid=1:dirty=0:age=102		   <
(1, 1) tag=243103:valid=1:dirty=0:age=101		   <
(2, 2) tag=262142:valid=1:dirty=0:age=100		   <
(2, 2) tag=179627:valid=1:dirty=0:age=99		   <
(2, 2) tag=246179:valid=1:dirty=0:age=98		   <
(2, 2) tag=131331:valid=1:dirty=0:age=93		   <
(3, 3) tag=131069:valid=1:dirty=0:age=1			   <
(3, 3) tag=131332:valid=1:dirty=0:age=74		   <
(3, 3) tag=262139:valid=1:dirty=0:age=88		   <
(3, 3) tag=129:valid=1:dirty=0:age=21			   <
(4, 4) tag=147457:valid=1:dirty=0:age=38		   <
(4, 4) tag=32768:valid=1:dirty=0:age=9			   <
(4, 4) tag=148487:valid=1:dirty=0:age=34		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=24		   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=7			   <
(5, 5) tag=20227:valid=1:dirty=0:age=14			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7108] JTYPE: (Seq:      530)(Addr: 2159432)(P   <
IL1Cache->access(MemRead, addr: 2150188, latency: 2)	   <
L2Cache->access(MemRead, addr: 2150188, latency: 12)	   <
CYCLE: 7108 -> 7119					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=369			   <
(0, 0) tag=131070:valid=1:dirty=0:age=185		   <
(0, 0) tag=130:valid=1:dirty=0:age=140			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=96		   <
(1, 1) tag=131074:valid=1:dirty=0:age=103		   <
(1, 1) tag=234886:valid=1:dirty=0:age=102		   <
(1, 1) tag=243103:valid=1:dirty=0:age=101		   <
(2, 2) tag=262142:valid=1:dirty=0:age=100		   <
(2, 2) tag=179627:valid=1:dirty=0:age=99		   <
(2, 2) tag=246179:valid=1:dirty=0:age=98		   <
(2, 2) tag=131331:valid=1:dirty=0:age=93		   <
(3, 3) tag=131069:valid=1:dirty=0:age=1			   <
(3, 3) tag=131332:valid=1:dirty=0:age=74		   <
(3, 3) tag=262139:valid=1:dirty=0:age=88		   <
(3, 3) tag=129:valid=1:dirty=0:age=21			   <
(4, 4) tag=147457:valid=1:dirty=0:age=38		   <
(4, 4) tag=32768:valid=1:dirty=0:age=9			   <
(4, 4) tag=148487:valid=1:dirty=0:age=34		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=24		   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=7			   <
(5, 5) tag=20227:valid=1:dirty=0:age=14			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7120] ITYPE: (Seq:      531)(Addr: 54)(PC: 21   <
IL1Cache->access(MemRead, addr: 2159432, latency: 2)	   <
L2Cache->access(MemRead, addr: 2159432, latency: 12)	   <
CYCLE: 7120 -> 7131					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=370			   <
(0, 0) tag=131070:valid=1:dirty=0:age=186		   <
(0, 0) tag=130:valid=1:dirty=0:age=141			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=96		   <
(1, 1) tag=131074:valid=1:dirty=0:age=103		   <
(1, 1) tag=234886:valid=1:dirty=0:age=102		   <
(1, 1) tag=243103:valid=1:dirty=0:age=101		   <
(2, 2) tag=262142:valid=1:dirty=0:age=100		   <
(2, 2) tag=179627:valid=1:dirty=0:age=99		   <
(2, 2) tag=246179:valid=1:dirty=0:age=98		   <
(2, 2) tag=131331:valid=1:dirty=0:age=93		   <
(3, 3) tag=131069:valid=1:dirty=0:age=1			   <
(3, 3) tag=131332:valid=1:dirty=0:age=74		   <
(3, 3) tag=262139:valid=1:dirty=0:age=88		   <
(3, 3) tag=129:valid=1:dirty=0:age=21			   <
(4, 4) tag=147457:valid=1:dirty=0:age=38		   <
(4, 4) tag=32768:valid=1:dirty=0:age=9			   <
(4, 4) tag=148487:valid=1:dirty=0:age=34		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=24		   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=7			   <
(5, 5) tag=20227:valid=1:dirty=0:age=14			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 7132] STORE: (Seq:      529)(Addr: 214744811   <
DL1Cache->access(MemWrite, addr: 2147448116, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147448116, latency: 12)   <
Memory->access(MemWrite, addr: 2147448116, latency: 112)   <
CYCLE: 7132 -> 7132					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=370			   <
(0, 0) tag=131070:valid=1:dirty=0:age=186		   <
(0, 0) tag=130:valid=1:dirty=0:age=141			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=96		   <
(1, 1) tag=131074:valid=1:dirty=0:age=103		   <
(1, 1) tag=234886:valid=1:dirty=0:age=102		   <
(1, 1) tag=243103:valid=1:dirty=0:age=101		   <
(2, 2) tag=262142:valid=1:dirty=0:age=100		   <
(2, 2) tag=179627:valid=1:dirty=0:age=99		   <
(2, 2) tag=246179:valid=1:dirty=0:age=98		   <
(2, 2) tag=131331:valid=1:dirty=0:age=93		   <
(3, 3) tag=131069:valid=1:dirty=0:age=1			   <
(3, 3) tag=131332:valid=1:dirty=0:age=74		   <
(3, 3) tag=262139:valid=1:dirty=0:age=88		   <
(3, 3) tag=129:valid=1:dirty=0:age=21			   <
(4, 4) tag=147457:valid=1:dirty=0:age=38		   <
(4, 4) tag=32768:valid=1:dirty=0:age=9			   <
(4, 4) tag=148487:valid=1:dirty=0:age=34		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=24		   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=7			   <
(5, 5) tag=20227:valid=1:dirty=0:age=14			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7132] SPECIAL: (Seq:      532)(Addr: 0)(PC: 2   <
IL1Cache->access(MemRead, addr: 2159436, latency: 2)	   <
L2Cache->access(MemRead, addr: 2159436, latency: 12)	   <
CYCLE: 7132 -> 7143					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=371			   <
(0, 0) tag=131070:valid=1:dirty=0:age=187		   <
(0, 0) tag=130:valid=1:dirty=0:age=142			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=96		   <
(1, 1) tag=131074:valid=1:dirty=0:age=103		   <
(1, 1) tag=234886:valid=1:dirty=0:age=102		   <
(1, 1) tag=243103:valid=1:dirty=0:age=101		   <
(2, 2) tag=262142:valid=1:dirty=0:age=100		   <
(2, 2) tag=179627:valid=1:dirty=0:age=99		   <
(2, 2) tag=246179:valid=1:dirty=0:age=98		   <
(2, 2) tag=131331:valid=1:dirty=0:age=93		   <
(3, 3) tag=131069:valid=1:dirty=0:age=1			   <
(3, 3) tag=131332:valid=1:dirty=0:age=74		   <
(3, 3) tag=262139:valid=1:dirty=0:age=88		   <
(3, 3) tag=129:valid=1:dirty=0:age=21			   <
(4, 4) tag=147457:valid=1:dirty=0:age=38		   <
(4, 4) tag=32768:valid=1:dirty=0:age=9			   <
(4, 4) tag=148487:valid=1:dirty=0:age=34		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=24		   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=7			   <
(5, 5) tag=20227:valid=1:dirty=0:age=14			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7144] BRANCH: (Seq:      533)(Addr: 2159424)(   <
IL1Cache->access(MemRead, addr: 2159440, latency: 2)	   <
L2Cache->access(MemRead, addr: 2159440, latency: 12)	   <
CYCLE: 7144 -> 7155					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=372			   <
(0, 0) tag=131070:valid=1:dirty=0:age=188		   <
(0, 0) tag=130:valid=1:dirty=0:age=143			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=96		   <
(1, 1) tag=131074:valid=1:dirty=0:age=103		   <
(1, 1) tag=234886:valid=1:dirty=0:age=102		   <
(1, 1) tag=243103:valid=1:dirty=0:age=101		   <
(2, 2) tag=262142:valid=1:dirty=0:age=100		   <
(2, 2) tag=179627:valid=1:dirty=0:age=99		   <
(2, 2) tag=246179:valid=1:dirty=0:age=98		   <
(2, 2) tag=131331:valid=1:dirty=0:age=93		   <
(3, 3) tag=131069:valid=1:dirty=0:age=1			   <
(3, 3) tag=131332:valid=1:dirty=0:age=74		   <
(3, 3) tag=262139:valid=1:dirty=0:age=88		   <
(3, 3) tag=129:valid=1:dirty=0:age=21			   <
(4, 4) tag=147457:valid=1:dirty=0:age=38		   <
(4, 4) tag=32768:valid=1:dirty=0:age=9			   <
(4, 4) tag=148487:valid=1:dirty=0:age=34		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=24		   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=7			   <
(5, 5) tag=20227:valid=1:dirty=0:age=14			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7156] RTYPE: (Seq:      534)(Addr: 0)(PC: 215   <
IL1Cache->access(MemRead, addr: 2159444, latency: 2)	   <
L2Cache->access(MemRead, addr: 2159444, latency: 12)	   <
CYCLE: 7156 -> 7167					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=373			   <
(0, 0) tag=131070:valid=1:dirty=0:age=189		   <
(0, 0) tag=130:valid=1:dirty=0:age=144			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=96		   <
(1, 1) tag=131074:valid=1:dirty=0:age=103		   <
(1, 1) tag=234886:valid=1:dirty=0:age=102		   <
(1, 1) tag=243103:valid=1:dirty=0:age=101		   <
(2, 2) tag=262142:valid=1:dirty=0:age=100		   <
(2, 2) tag=179627:valid=1:dirty=0:age=99		   <
(2, 2) tag=246179:valid=1:dirty=0:age=98		   <
(2, 2) tag=131331:valid=1:dirty=0:age=93		   <
(3, 3) tag=131069:valid=1:dirty=0:age=1			   <
(3, 3) tag=131332:valid=1:dirty=0:age=74		   <
(3, 3) tag=262139:valid=1:dirty=0:age=88		   <
(3, 3) tag=129:valid=1:dirty=0:age=21			   <
(4, 4) tag=147457:valid=1:dirty=0:age=38		   <
(4, 4) tag=32768:valid=1:dirty=0:age=9			   <
(4, 4) tag=148487:valid=1:dirty=0:age=34		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=24		   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=7			   <
(5, 5) tag=20227:valid=1:dirty=0:age=14			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7168] JRTYPE: (Seq:      535)(Addr: 2150192)(   <
IL1Cache->access(MemRead, addr: 2159448, latency: 2)	   <
L2Cache->access(MemRead, addr: 2159448, latency: 12)	   <
CYCLE: 7168 -> 7179					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=374			   <
(0, 0) tag=131070:valid=1:dirty=0:age=190		   <
(0, 0) tag=130:valid=1:dirty=0:age=145			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=96		   <
(1, 1) tag=131074:valid=1:dirty=0:age=103		   <
(1, 1) tag=234886:valid=1:dirty=0:age=102		   <
(1, 1) tag=243103:valid=1:dirty=0:age=101		   <
(2, 2) tag=262142:valid=1:dirty=0:age=100		   <
(2, 2) tag=179627:valid=1:dirty=0:age=99		   <
(2, 2) tag=246179:valid=1:dirty=0:age=98		   <
(2, 2) tag=131331:valid=1:dirty=0:age=93		   <
(3, 3) tag=131069:valid=1:dirty=0:age=1			   <
(3, 3) tag=131332:valid=1:dirty=0:age=74		   <
(3, 3) tag=262139:valid=1:dirty=0:age=88		   <
(3, 3) tag=129:valid=1:dirty=0:age=21			   <
(4, 4) tag=147457:valid=1:dirty=0:age=38		   <
(4, 4) tag=32768:valid=1:dirty=0:age=9			   <
(4, 4) tag=148487:valid=1:dirty=0:age=34		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=24		   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=7			   <
(5, 5) tag=20227:valid=1:dirty=0:age=14			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7180] ITYPE: (Seq:      536)(Addr: 1)(PC: 215   <
IL1Cache->access(MemRead, addr: 2150192, latency: 2)	   <
L2Cache->access(MemRead, addr: 2150192, latency: 12)	   <
CYCLE: 7180 -> 7191					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=375			   <
(0, 0) tag=131070:valid=1:dirty=0:age=191		   <
(0, 0) tag=130:valid=1:dirty=0:age=146			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=96		   <
(1, 1) tag=131074:valid=1:dirty=0:age=103		   <
(1, 1) tag=234886:valid=1:dirty=0:age=102		   <
(1, 1) tag=243103:valid=1:dirty=0:age=101		   <
(2, 2) tag=262142:valid=1:dirty=0:age=100		   <
(2, 2) tag=179627:valid=1:dirty=0:age=99		   <
(2, 2) tag=246179:valid=1:dirty=0:age=98		   <
(2, 2) tag=131331:valid=1:dirty=0:age=93		   <
(3, 3) tag=131069:valid=1:dirty=0:age=1			   <
(3, 3) tag=131332:valid=1:dirty=0:age=74		   <
(3, 3) tag=262139:valid=1:dirty=0:age=88		   <
(3, 3) tag=129:valid=1:dirty=0:age=21			   <
(4, 4) tag=147457:valid=1:dirty=0:age=38		   <
(4, 4) tag=32768:valid=1:dirty=0:age=9			   <
(4, 4) tag=148487:valid=1:dirty=0:age=34		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=24		   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=7			   <
(5, 5) tag=20227:valid=1:dirty=0:age=14			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7192] STORE: (Seq:      537)(Addr: 268454016)   <
IL1Cache->access(MemRead, addr: 2150196, latency: 2)	   <
L2Cache->access(MemRead, addr: 2150196, latency: 12)	   <
CYCLE: 7192 -> 7203					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=376			   <
(0, 0) tag=131070:valid=1:dirty=0:age=192		   <
(0, 0) tag=130:valid=1:dirty=0:age=147			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=96		   <
(1, 1) tag=131074:valid=1:dirty=0:age=103		   <
(1, 1) tag=234886:valid=1:dirty=0:age=102		   <
(1, 1) tag=243103:valid=1:dirty=0:age=101		   <
(2, 2) tag=262142:valid=1:dirty=0:age=100		   <
(2, 2) tag=179627:valid=1:dirty=0:age=99		   <
(2, 2) tag=246179:valid=1:dirty=0:age=98		   <
(2, 2) tag=131331:valid=1:dirty=0:age=93		   <
(3, 3) tag=131069:valid=1:dirty=0:age=1			   <
(3, 3) tag=131332:valid=1:dirty=0:age=74		   <
(3, 3) tag=262139:valid=1:dirty=0:age=88		   <
(3, 3) tag=129:valid=1:dirty=0:age=21			   <
(4, 4) tag=147457:valid=1:dirty=0:age=38		   <
(4, 4) tag=32768:valid=1:dirty=0:age=9			   <
(4, 4) tag=148487:valid=1:dirty=0:age=34		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=24		   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=7			   <
(5, 5) tag=20227:valid=1:dirty=0:age=14			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7204] LOAD: (Seq:      538)(Addr: 2151748472)   <
IL1Cache->access(MemRead, addr: 2150200, latency: 2)	   <
L2Cache->access(MemRead, addr: 2150200, latency: 12)	   <
CYCLE: 7204 -> 7215					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=377			   <
(0, 0) tag=131070:valid=1:dirty=0:age=193		   <
(0, 0) tag=130:valid=1:dirty=0:age=148			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=96		   <
(1, 1) tag=131074:valid=1:dirty=0:age=103		   <
(1, 1) tag=234886:valid=1:dirty=0:age=102		   <
(1, 1) tag=243103:valid=1:dirty=0:age=101		   <
(2, 2) tag=262142:valid=1:dirty=0:age=100		   <
(2, 2) tag=179627:valid=1:dirty=0:age=99		   <
(2, 2) tag=246179:valid=1:dirty=0:age=98		   <
(2, 2) tag=131331:valid=1:dirty=0:age=93		   <
(3, 3) tag=131069:valid=1:dirty=0:age=1			   <
(3, 3) tag=131332:valid=1:dirty=0:age=74		   <
(3, 3) tag=262139:valid=1:dirty=0:age=88		   <
(3, 3) tag=129:valid=1:dirty=0:age=21			   <
(4, 4) tag=147457:valid=1:dirty=0:age=38		   <
(4, 4) tag=32768:valid=1:dirty=0:age=9			   <
(4, 4) tag=148487:valid=1:dirty=0:age=34		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=24		   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=7			   <
(5, 5) tag=20227:valid=1:dirty=0:age=14			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7216] LOAD: (Seq:      539)(Addr: 2147448088)   <
IL1Cache->access(MemRead, addr: 2150204, latency: 2)	   <
L2Cache->access(MemRead, addr: 2150204, latency: 12)	   <
CYCLE: 7216 -> 7227					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=378			   <
(0, 0) tag=131070:valid=1:dirty=0:age=194		   <
(0, 0) tag=130:valid=1:dirty=0:age=149			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=96		   <
(1, 1) tag=131074:valid=1:dirty=0:age=103		   <
(1, 1) tag=234886:valid=1:dirty=0:age=102		   <
(1, 1) tag=243103:valid=1:dirty=0:age=101		   <
(2, 2) tag=262142:valid=1:dirty=0:age=100		   <
(2, 2) tag=179627:valid=1:dirty=0:age=99		   <
(2, 2) tag=246179:valid=1:dirty=0:age=98		   <
(2, 2) tag=131331:valid=1:dirty=0:age=93		   <
(3, 3) tag=131069:valid=1:dirty=0:age=1			   <
(3, 3) tag=131332:valid=1:dirty=0:age=74		   <
(3, 3) tag=262139:valid=1:dirty=0:age=88		   <
(3, 3) tag=129:valid=1:dirty=0:age=21			   <
(4, 4) tag=147457:valid=1:dirty=0:age=38		   <
(4, 4) tag=32768:valid=1:dirty=0:age=9			   <
(4, 4) tag=148487:valid=1:dirty=0:age=34		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=24		   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=7			   <
(5, 5) tag=20227:valid=1:dirty=0:age=14			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 7228] STORE: (Seq:      537)(Addr: 268454016   <
DL1Cache->access(MemWrite, addr: 268454016, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268454016, latency: 12)	   <
Memory->access(MemWrite, addr: 268454016, latency: 112)	   <
CYCLE: 7228 -> 7228					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=378			   <
(0, 0) tag=131070:valid=1:dirty=0:age=194		   <
(0, 0) tag=130:valid=1:dirty=0:age=149			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=96		   <
(1, 1) tag=131074:valid=1:dirty=0:age=103		   <
(1, 1) tag=234886:valid=1:dirty=0:age=102		   <
(1, 1) tag=243103:valid=1:dirty=0:age=101		   <
(2, 2) tag=262142:valid=1:dirty=0:age=100		   <
(2, 2) tag=179627:valid=1:dirty=0:age=99		   <
(2, 2) tag=246179:valid=1:dirty=0:age=98		   <
(2, 2) tag=131331:valid=1:dirty=0:age=93		   <
(3, 3) tag=131069:valid=1:dirty=0:age=1			   <
(3, 3) tag=131332:valid=1:dirty=0:age=74		   <
(3, 3) tag=262139:valid=1:dirty=0:age=88		   <
(3, 3) tag=129:valid=1:dirty=0:age=21			   <
(4, 4) tag=147457:valid=1:dirty=0:age=38		   <
(4, 4) tag=32768:valid=1:dirty=0:age=9			   <
(4, 4) tag=148487:valid=1:dirty=0:age=34		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=24		   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=7			   <
(5, 5) tag=20227:valid=1:dirty=0:age=14			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7228] ITYPE: (Seq:      540)(Addr: 32)(PC: 21   <
IL1Cache->access(MemRead, addr: 2150208, latency: 2)	   <
L2Cache->access(MemRead, addr: 2150208, latency: 12)	   <
CYCLE: 7228 -> 7239					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=379			   <
(0, 0) tag=131070:valid=1:dirty=0:age=195		   <
(0, 0) tag=130:valid=1:dirty=0:age=150			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=96		   <
(1, 1) tag=131074:valid=1:dirty=0:age=103		   <
(1, 1) tag=234886:valid=1:dirty=0:age=102		   <
(1, 1) tag=243103:valid=1:dirty=0:age=101		   <
(2, 2) tag=262142:valid=1:dirty=0:age=100		   <
(2, 2) tag=179627:valid=1:dirty=0:age=99		   <
(2, 2) tag=246179:valid=1:dirty=0:age=98		   <
(2, 2) tag=131331:valid=1:dirty=0:age=93		   <
(3, 3) tag=131069:valid=1:dirty=0:age=1			   <
(3, 3) tag=131332:valid=1:dirty=0:age=74		   <
(3, 3) tag=262139:valid=1:dirty=0:age=88		   <
(3, 3) tag=129:valid=1:dirty=0:age=21			   <
(4, 4) tag=147457:valid=1:dirty=0:age=38		   <
(4, 4) tag=32768:valid=1:dirty=0:age=9			   <
(4, 4) tag=148487:valid=1:dirty=0:age=34		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=24		   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=7			   <
(5, 5) tag=20227:valid=1:dirty=0:age=14			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 7240] LOAD: (Seq:      538)(Addr: 2151748472   <
DL1Cache->access(MemRead, addr: 2151748472, latency: 2)	   <
L2Cache->access(MemRead, addr: 2151748472, latency: 12)	   <
CYCLE: 7240 -> 7251					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=380			   <
(0, 0) tag=131070:valid=1:dirty=0:age=196		   <
(0, 0) tag=130:valid=1:dirty=0:age=151			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=97		   <
(1, 1) tag=131074:valid=1:dirty=0:age=104		   <
(1, 1) tag=234886:valid=1:dirty=0:age=103		   <
(1, 1) tag=243103:valid=1:dirty=0:age=102		   <
(2, 2) tag=262142:valid=1:dirty=0:age=101		   <
(2, 2) tag=179627:valid=1:dirty=0:age=100		   <
(2, 2) tag=246179:valid=1:dirty=0:age=99		   <
(2, 2) tag=131331:valid=1:dirty=0:age=94		   <
(3, 3) tag=131069:valid=1:dirty=0:age=2			   <
(3, 3) tag=131332:valid=1:dirty=0:age=0			   <
(3, 3) tag=262139:valid=1:dirty=0:age=88		   <
(3, 3) tag=129:valid=1:dirty=0:age=21			   <
(4, 4) tag=147457:valid=1:dirty=0:age=38		   <
(4, 4) tag=32768:valid=1:dirty=0:age=9			   <
(4, 4) tag=148487:valid=1:dirty=0:age=34		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=24		   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=7			   <
(5, 5) tag=20227:valid=1:dirty=0:age=14			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7251] JRTYPE: (Seq:      541)(Addr: 2159356)(   <
IL1Cache->access(MemRead, addr: 2150212, latency: 2)	   <
L2Cache->access(MemRead, addr: 2150212, latency: 12)	   <
CYCLE: 7251 -> 7262					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=381			   <
(0, 0) tag=131070:valid=1:dirty=0:age=197		   <
(0, 0) tag=130:valid=1:dirty=0:age=152			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=97		   <
(1, 1) tag=131074:valid=1:dirty=0:age=104		   <
(1, 1) tag=234886:valid=1:dirty=0:age=103		   <
(1, 1) tag=243103:valid=1:dirty=0:age=102		   <
(2, 2) tag=262142:valid=1:dirty=0:age=101		   <
(2, 2) tag=179627:valid=1:dirty=0:age=100		   <
(2, 2) tag=246179:valid=1:dirty=0:age=99		   <
(2, 2) tag=131331:valid=1:dirty=0:age=94		   <
(3, 3) tag=131069:valid=1:dirty=0:age=2			   <
(3, 3) tag=131332:valid=1:dirty=0:age=0			   <
(3, 3) tag=262139:valid=1:dirty=0:age=88		   <
(3, 3) tag=129:valid=1:dirty=0:age=21			   <
(4, 4) tag=147457:valid=1:dirty=0:age=38		   <
(4, 4) tag=32768:valid=1:dirty=0:age=9			   <
(4, 4) tag=148487:valid=1:dirty=0:age=34		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=24		   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=7			   <
(5, 5) tag=20227:valid=1:dirty=0:age=14			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 7263] LOAD: (Seq:      539)(Addr: 2147448088   <
DL1Cache->access(MemRead, addr: 2147448088, latency: 2)	   <
L2Cache->access(MemRead, addr: 2147448088, latency: 12)	   <
CYCLE: 7263 -> 7274					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=382			   <
(0, 0) tag=131070:valid=1:dirty=0:age=198		   <
(0, 0) tag=130:valid=1:dirty=0:age=153			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=98		   <
(1, 1) tag=131074:valid=1:dirty=0:age=105		   <
(1, 1) tag=234886:valid=1:dirty=0:age=104		   <
(1, 1) tag=243103:valid=1:dirty=0:age=103		   <
(2, 2) tag=262142:valid=1:dirty=0:age=102		   <
(2, 2) tag=179627:valid=1:dirty=0:age=101		   <
(2, 2) tag=246179:valid=1:dirty=0:age=100		   <
(2, 2) tag=131331:valid=1:dirty=0:age=95		   <
(3, 3) tag=131069:valid=1:dirty=0:age=0			   <
(3, 3) tag=131332:valid=1:dirty=0:age=0			   <
(3, 3) tag=262139:valid=1:dirty=0:age=88		   <
(3, 3) tag=129:valid=1:dirty=0:age=21			   <
(4, 4) tag=147457:valid=1:dirty=0:age=38		   <
(4, 4) tag=32768:valid=1:dirty=0:age=9			   <
(4, 4) tag=148487:valid=1:dirty=0:age=34		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=24		   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=7			   <
(5, 5) tag=20227:valid=1:dirty=0:age=14			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7274] BRANCH: (Seq:      542)(Addr: 2159376)(   <
IL1Cache->access(MemRead, addr: 2159356, latency: 2)	   <
L2Cache->access(MemRead, addr: 2159356, latency: 12)	   <
CYCLE: 7274 -> 7285					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=383			   <
(0, 0) tag=131070:valid=1:dirty=0:age=199		   <
(0, 0) tag=130:valid=1:dirty=0:age=154			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=98		   <
(1, 1) tag=131074:valid=1:dirty=0:age=105		   <
(1, 1) tag=234886:valid=1:dirty=0:age=104		   <
(1, 1) tag=243103:valid=1:dirty=0:age=103		   <
(2, 2) tag=262142:valid=1:dirty=0:age=102		   <
(2, 2) tag=179627:valid=1:dirty=0:age=101		   <
(2, 2) tag=246179:valid=1:dirty=0:age=100		   <
(2, 2) tag=131331:valid=1:dirty=0:age=95		   <
(3, 3) tag=131069:valid=1:dirty=0:age=0			   <
(3, 3) tag=131332:valid=1:dirty=0:age=0			   <
(3, 3) tag=262139:valid=1:dirty=0:age=88		   <
(3, 3) tag=129:valid=1:dirty=0:age=21			   <
(4, 4) tag=147457:valid=1:dirty=0:age=38		   <
(4, 4) tag=32768:valid=1:dirty=0:age=9			   <
(4, 4) tag=148487:valid=1:dirty=0:age=34		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=24		   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=7			   <
(5, 5) tag=20227:valid=1:dirty=0:age=14			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7286] LOAD: (Seq:      543)(Addr: 268448817)(   <
IL1Cache->access(MemRead, addr: 2159360, latency: 2)	   <
L2Cache->access(MemRead, addr: 2159360, latency: 12)	   <
CYCLE: 7286 -> 7297					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=384			   <
(0, 0) tag=131070:valid=1:dirty=0:age=200		   <
(0, 0) tag=130:valid=1:dirty=0:age=155			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=98		   <
(1, 1) tag=131074:valid=1:dirty=0:age=105		   <
(1, 1) tag=234886:valid=1:dirty=0:age=104		   <
(1, 1) tag=243103:valid=1:dirty=0:age=103		   <
(2, 2) tag=262142:valid=1:dirty=0:age=102		   <
(2, 2) tag=179627:valid=1:dirty=0:age=101		   <
(2, 2) tag=246179:valid=1:dirty=0:age=100		   <
(2, 2) tag=131331:valid=1:dirty=0:age=95		   <
(3, 3) tag=131069:valid=1:dirty=0:age=0			   <
(3, 3) tag=131332:valid=1:dirty=0:age=0			   <
(3, 3) tag=262139:valid=1:dirty=0:age=88		   <
(3, 3) tag=129:valid=1:dirty=0:age=21			   <
(4, 4) tag=147457:valid=1:dirty=0:age=38		   <
(4, 4) tag=32768:valid=1:dirty=0:age=9			   <
(4, 4) tag=148487:valid=1:dirty=0:age=34		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=24		   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=7			   <
(5, 5) tag=20227:valid=1:dirty=0:age=14			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7298] STORE: (Seq:      544)(Addr: 268448856)   <
IL1Cache->access(MemRead, addr: 2159364, latency: 2)	   <
L2Cache->access(MemRead, addr: 2159364, latency: 12)	   <
CYCLE: 7298 -> 7309					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=385			   <
(0, 0) tag=131070:valid=1:dirty=0:age=201		   <
(0, 0) tag=130:valid=1:dirty=0:age=156			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=98		   <
(1, 1) tag=131074:valid=1:dirty=0:age=105		   <
(1, 1) tag=234886:valid=1:dirty=0:age=104		   <
(1, 1) tag=243103:valid=1:dirty=0:age=103		   <
(2, 2) tag=262142:valid=1:dirty=0:age=102		   <
(2, 2) tag=179627:valid=1:dirty=0:age=101		   <
(2, 2) tag=246179:valid=1:dirty=0:age=100		   <
(2, 2) tag=131331:valid=1:dirty=0:age=95		   <
(3, 3) tag=131069:valid=1:dirty=0:age=0			   <
(3, 3) tag=131332:valid=1:dirty=0:age=0			   <
(3, 3) tag=262139:valid=1:dirty=0:age=88		   <
(3, 3) tag=129:valid=1:dirty=0:age=21			   <
(4, 4) tag=147457:valid=1:dirty=0:age=38		   <
(4, 4) tag=32768:valid=1:dirty=0:age=9			   <
(4, 4) tag=148487:valid=1:dirty=0:age=34		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=24		   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=7			   <
(5, 5) tag=20227:valid=1:dirty=0:age=14			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7310] ITYPE: (Seq:      545)(Addr: 4096)(PC:    <
IL1Cache->access(MemRead, addr: 2159368, latency: 2)	   <
L2Cache->access(MemRead, addr: 2159368, latency: 12)	   <
CYCLE: 7310 -> 7321					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=386			   <
(0, 0) tag=131070:valid=1:dirty=0:age=202		   <
(0, 0) tag=130:valid=1:dirty=0:age=157			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=98		   <
(1, 1) tag=131074:valid=1:dirty=0:age=105		   <
(1, 1) tag=234886:valid=1:dirty=0:age=104		   <
(1, 1) tag=243103:valid=1:dirty=0:age=103		   <
(2, 2) tag=262142:valid=1:dirty=0:age=102		   <
(2, 2) tag=179627:valid=1:dirty=0:age=101		   <
(2, 2) tag=246179:valid=1:dirty=0:age=100		   <
(2, 2) tag=131331:valid=1:dirty=0:age=95		   <
(3, 3) tag=131069:valid=1:dirty=0:age=0			   <
(3, 3) tag=131332:valid=1:dirty=0:age=0			   <
(3, 3) tag=262139:valid=1:dirty=0:age=88		   <
(3, 3) tag=129:valid=1:dirty=0:age=21			   <
(4, 4) tag=147457:valid=1:dirty=0:age=38		   <
(4, 4) tag=32768:valid=1:dirty=0:age=9			   <
(4, 4) tag=148487:valid=1:dirty=0:age=34		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=24		   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=7			   <
(5, 5) tag=20227:valid=1:dirty=0:age=14			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 7322] LOAD: (Seq:      543)(Addr: 268448817)   <
DL1Cache->access(MemRead, addr: 268448817, latency: 2)	   <
L2Cache->access(MemRead, addr: 268448817, latency: 12)	   <
CYCLE: 7322 -> 7333					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=387			   <
(0, 0) tag=131070:valid=1:dirty=0:age=203		   <
(0, 0) tag=130:valid=1:dirty=0:age=158			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=99		   <
(1, 1) tag=131074:valid=1:dirty=0:age=106		   <
(1, 1) tag=234886:valid=1:dirty=0:age=105		   <
(1, 1) tag=243103:valid=1:dirty=0:age=104		   <
(2, 2) tag=262142:valid=1:dirty=0:age=103		   <
(2, 2) tag=179627:valid=1:dirty=0:age=102		   <
(2, 2) tag=246179:valid=1:dirty=0:age=101		   <
(2, 2) tag=131331:valid=1:dirty=0:age=96		   <
(3, 3) tag=131069:valid=1:dirty=0:age=1			   <
(3, 3) tag=131332:valid=1:dirty=0:age=1			   <
(3, 3) tag=262139:valid=1:dirty=0:age=89		   <
(3, 3) tag=129:valid=1:dirty=0:age=22			   <
(4, 4) tag=147457:valid=1:dirty=0:age=39		   <
(4, 4) tag=32768:valid=1:dirty=0:age=10			   <
(4, 4) tag=148487:valid=1:dirty=0:age=35		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=24		   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=7			   <
(5, 5) tag=20227:valid=1:dirty=0:age=14			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7333] STORE: (Seq:      546)(Addr: 268448892)   <
IL1Cache->access(MemRead, addr: 2159372, latency: 2)	   <
L2Cache->access(MemRead, addr: 2159372, latency: 12)	   <
CYCLE: 7333 -> 7344					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=388			   <
(0, 0) tag=131070:valid=1:dirty=0:age=204		   <
(0, 0) tag=130:valid=1:dirty=0:age=159			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=99		   <
(1, 1) tag=131074:valid=1:dirty=0:age=106		   <
(1, 1) tag=234886:valid=1:dirty=0:age=105		   <
(1, 1) tag=243103:valid=1:dirty=0:age=104		   <
(2, 2) tag=262142:valid=1:dirty=0:age=103		   <
(2, 2) tag=179627:valid=1:dirty=0:age=102		   <
(2, 2) tag=246179:valid=1:dirty=0:age=101		   <
(2, 2) tag=131331:valid=1:dirty=0:age=96		   <
(3, 3) tag=131069:valid=1:dirty=0:age=1			   <
(3, 3) tag=131332:valid=1:dirty=0:age=1			   <
(3, 3) tag=262139:valid=1:dirty=0:age=89		   <
(3, 3) tag=129:valid=1:dirty=0:age=22			   <
(4, 4) tag=147457:valid=1:dirty=0:age=39		   <
(4, 4) tag=32768:valid=1:dirty=0:age=10			   <
(4, 4) tag=148487:valid=1:dirty=0:age=35		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=24		   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=7			   <
(5, 5) tag=20227:valid=1:dirty=0:age=14			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 7345] STORE: (Seq:      544)(Addr: 268448856   <
DL1Cache->access(MemWrite, addr: 268448856, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268448856, latency: 12)	   <
Memory->access(MemWrite, addr: 268448856, latency: 112)	   <
CYCLE: 7345 -> 7345					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=388			   <
(0, 0) tag=131070:valid=1:dirty=0:age=204		   <
(0, 0) tag=130:valid=1:dirty=0:age=159			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=99		   <
(1, 1) tag=131074:valid=1:dirty=0:age=106		   <
(1, 1) tag=234886:valid=1:dirty=0:age=105		   <
(1, 1) tag=243103:valid=1:dirty=0:age=104		   <
(2, 2) tag=262142:valid=1:dirty=0:age=103		   <
(2, 2) tag=179627:valid=1:dirty=0:age=102		   <
(2, 2) tag=246179:valid=1:dirty=0:age=101		   <
(2, 2) tag=131331:valid=1:dirty=0:age=96		   <
(3, 3) tag=131069:valid=1:dirty=0:age=1			   <
(3, 3) tag=131332:valid=1:dirty=0:age=1			   <
(3, 3) tag=262139:valid=1:dirty=0:age=89		   <
(3, 3) tag=129:valid=1:dirty=0:age=22			   <
(4, 4) tag=147457:valid=1:dirty=0:age=39		   <
(4, 4) tag=32768:valid=1:dirty=0:age=10			   <
(4, 4) tag=148487:valid=1:dirty=0:age=35		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=24		   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=7			   <
(5, 5) tag=20227:valid=1:dirty=0:age=14			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7345] LOAD: (Seq:      547)(Addr: 2147452216)   <
IL1Cache->access(MemRead, addr: 2159376, latency: 2)	   <
L2Cache->access(MemRead, addr: 2159376, latency: 12)	   <
CYCLE: 7345 -> 7356					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=389			   <
(0, 0) tag=131070:valid=1:dirty=0:age=205		   <
(0, 0) tag=130:valid=1:dirty=0:age=160			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=99		   <
(1, 1) tag=131074:valid=1:dirty=0:age=106		   <
(1, 1) tag=234886:valid=1:dirty=0:age=105		   <
(1, 1) tag=243103:valid=1:dirty=0:age=104		   <
(2, 2) tag=262142:valid=1:dirty=0:age=103		   <
(2, 2) tag=179627:valid=1:dirty=0:age=102		   <
(2, 2) tag=246179:valid=1:dirty=0:age=101		   <
(2, 2) tag=131331:valid=1:dirty=0:age=96		   <
(3, 3) tag=131069:valid=1:dirty=0:age=1			   <
(3, 3) tag=131332:valid=1:dirty=0:age=1			   <
(3, 3) tag=262139:valid=1:dirty=0:age=89		   <
(3, 3) tag=129:valid=1:dirty=0:age=22			   <
(4, 4) tag=147457:valid=1:dirty=0:age=39		   <
(4, 4) tag=32768:valid=1:dirty=0:age=10			   <
(4, 4) tag=148487:valid=1:dirty=0:age=35		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=24		   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=7			   <
(5, 5) tag=20227:valid=1:dirty=0:age=14			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7357] STORE: (Seq:      548)(Addr: 268448836)   <
IL1Cache->access(MemRead, addr: 2159380, latency: 2)	   <
L2Cache->access(MemRead, addr: 2159380, latency: 12)	   <
CYCLE: 7357 -> 7368					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=390			   <
(0, 0) tag=131070:valid=1:dirty=0:age=206		   <
(0, 0) tag=130:valid=1:dirty=0:age=161			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=99		   <
(1, 1) tag=131074:valid=1:dirty=0:age=106		   <
(1, 1) tag=234886:valid=1:dirty=0:age=105		   <
(1, 1) tag=243103:valid=1:dirty=0:age=104		   <
(2, 2) tag=262142:valid=1:dirty=0:age=103		   <
(2, 2) tag=179627:valid=1:dirty=0:age=102		   <
(2, 2) tag=246179:valid=1:dirty=0:age=101		   <
(2, 2) tag=131331:valid=1:dirty=0:age=96		   <
(3, 3) tag=131069:valid=1:dirty=0:age=1			   <
(3, 3) tag=131332:valid=1:dirty=0:age=1			   <
(3, 3) tag=262139:valid=1:dirty=0:age=89		   <
(3, 3) tag=129:valid=1:dirty=0:age=22			   <
(4, 4) tag=147457:valid=1:dirty=0:age=39		   <
(4, 4) tag=32768:valid=1:dirty=0:age=10			   <
(4, 4) tag=148487:valid=1:dirty=0:age=35		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=24		   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=7			   <
(5, 5) tag=20227:valid=1:dirty=0:age=14			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 7369] STORE: (Seq:      546)(Addr: 268448892   <
DL1Cache->access(MemWrite, addr: 268448892, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268448892, latency: 12)	   <
Memory->access(MemWrite, addr: 268448892, latency: 112)	   <
CYCLE: 7369 -> 7369					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=390			   <
(0, 0) tag=131070:valid=1:dirty=0:age=206		   <
(0, 0) tag=130:valid=1:dirty=0:age=161			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=99		   <
(1, 1) tag=131074:valid=1:dirty=0:age=106		   <
(1, 1) tag=234886:valid=1:dirty=0:age=105		   <
(1, 1) tag=243103:valid=1:dirty=0:age=104		   <
(2, 2) tag=262142:valid=1:dirty=0:age=103		   <
(2, 2) tag=179627:valid=1:dirty=0:age=102		   <
(2, 2) tag=246179:valid=1:dirty=0:age=101		   <
(2, 2) tag=131331:valid=1:dirty=0:age=96		   <
(3, 3) tag=131069:valid=1:dirty=0:age=1			   <
(3, 3) tag=131332:valid=1:dirty=0:age=1			   <
(3, 3) tag=262139:valid=1:dirty=0:age=89		   <
(3, 3) tag=129:valid=1:dirty=0:age=22			   <
(4, 4) tag=147457:valid=1:dirty=0:age=39		   <
(4, 4) tag=32768:valid=1:dirty=0:age=10			   <
(4, 4) tag=148487:valid=1:dirty=0:age=35		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=24		   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=7			   <
(5, 5) tag=20227:valid=1:dirty=0:age=14			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7369] LOAD: (Seq:      549)(Addr: 2151766832)   <
IL1Cache->access(MemRead, addr: 2159384, latency: 2)	   <
L2Cache->access(MemRead, addr: 2159384, latency: 12)	   <
CYCLE: 7369 -> 7380					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=391			   <
(0, 0) tag=131070:valid=1:dirty=0:age=207		   <
(0, 0) tag=130:valid=1:dirty=0:age=162			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=99		   <
(1, 1) tag=131074:valid=1:dirty=0:age=106		   <
(1, 1) tag=234886:valid=1:dirty=0:age=105		   <
(1, 1) tag=243103:valid=1:dirty=0:age=104		   <
(2, 2) tag=262142:valid=1:dirty=0:age=103		   <
(2, 2) tag=179627:valid=1:dirty=0:age=102		   <
(2, 2) tag=246179:valid=1:dirty=0:age=101		   <
(2, 2) tag=131331:valid=1:dirty=0:age=96		   <
(3, 3) tag=131069:valid=1:dirty=0:age=1			   <
(3, 3) tag=131332:valid=1:dirty=0:age=1			   <
(3, 3) tag=262139:valid=1:dirty=0:age=89		   <
(3, 3) tag=129:valid=1:dirty=0:age=22			   <
(4, 4) tag=147457:valid=1:dirty=0:age=39		   <
(4, 4) tag=32768:valid=1:dirty=0:age=10			   <
(4, 4) tag=148487:valid=1:dirty=0:age=35		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=24		   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=7			   <
(5, 5) tag=20227:valid=1:dirty=0:age=14			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 7381] LOAD: (Seq:      547)(Addr: 2147452216   <
DL1Cache->access(MemRead, addr: 2147452216, latency: 2)	   <
L2Cache->access(MemRead, addr: 2147452216, latency: 12)	   <
CYCLE: 7381 -> 7392					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=392			   <
(0, 0) tag=131070:valid=1:dirty=0:age=0			   <
(0, 0) tag=130:valid=1:dirty=0:age=162			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=99		   <
(1, 1) tag=131074:valid=1:dirty=0:age=106		   <
(1, 1) tag=234886:valid=1:dirty=0:age=105		   <
(1, 1) tag=243103:valid=1:dirty=0:age=104		   <
(2, 2) tag=262142:valid=1:dirty=0:age=103		   <
(2, 2) tag=179627:valid=1:dirty=0:age=102		   <
(2, 2) tag=246179:valid=1:dirty=0:age=101		   <
(2, 2) tag=131331:valid=1:dirty=0:age=96		   <
(3, 3) tag=131069:valid=1:dirty=0:age=1			   <
(3, 3) tag=131332:valid=1:dirty=0:age=1			   <
(3, 3) tag=262139:valid=1:dirty=0:age=89		   <
(3, 3) tag=129:valid=1:dirty=0:age=22			   <
(4, 4) tag=147457:valid=1:dirty=0:age=39		   <
(4, 4) tag=32768:valid=1:dirty=0:age=10			   <
(4, 4) tag=148487:valid=1:dirty=0:age=35		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=24		   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=7			   <
(5, 5) tag=20227:valid=1:dirty=0:age=14			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7392] LOAD: (Seq:      550)(Addr: 2147448121)   <
IL1Cache->access(MemRead, addr: 2159388, latency: 2)	   <
L2Cache->access(MemRead, addr: 2159388, latency: 12)	   <
CYCLE: 7392 -> 7403					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=393			   <
(0, 0) tag=131070:valid=1:dirty=0:age=1			   <
(0, 0) tag=130:valid=1:dirty=0:age=163			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=99		   <
(1, 1) tag=131074:valid=1:dirty=0:age=106		   <
(1, 1) tag=234886:valid=1:dirty=0:age=105		   <
(1, 1) tag=243103:valid=1:dirty=0:age=104		   <
(2, 2) tag=262142:valid=1:dirty=0:age=103		   <
(2, 2) tag=179627:valid=1:dirty=0:age=102		   <
(2, 2) tag=246179:valid=1:dirty=0:age=101		   <
(2, 2) tag=131331:valid=1:dirty=0:age=96		   <
(3, 3) tag=131069:valid=1:dirty=0:age=1			   <
(3, 3) tag=131332:valid=1:dirty=0:age=1			   <
(3, 3) tag=262139:valid=1:dirty=0:age=89		   <
(3, 3) tag=129:valid=1:dirty=0:age=22			   <
(4, 4) tag=147457:valid=1:dirty=0:age=39		   <
(4, 4) tag=32768:valid=1:dirty=0:age=10			   <
(4, 4) tag=148487:valid=1:dirty=0:age=35		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=24		   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=7			   <
(5, 5) tag=20227:valid=1:dirty=0:age=14			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 7404] STORE: (Seq:      548)(Addr: 268448836   <
DL1Cache->access(MemWrite, addr: 268448836, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268448836, latency: 12)	   <
Memory->access(MemWrite, addr: 268448836, latency: 112)	   <
CYCLE: 7404 -> 7404					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=393			   <
(0, 0) tag=131070:valid=1:dirty=0:age=1			   <
(0, 0) tag=130:valid=1:dirty=0:age=163			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=99		   <
(1, 1) tag=131074:valid=1:dirty=0:age=106		   <
(1, 1) tag=234886:valid=1:dirty=0:age=105		   <
(1, 1) tag=243103:valid=1:dirty=0:age=104		   <
(2, 2) tag=262142:valid=1:dirty=0:age=103		   <
(2, 2) tag=179627:valid=1:dirty=0:age=102		   <
(2, 2) tag=246179:valid=1:dirty=0:age=101		   <
(2, 2) tag=131331:valid=1:dirty=0:age=96		   <
(3, 3) tag=131069:valid=1:dirty=0:age=1			   <
(3, 3) tag=131332:valid=1:dirty=0:age=1			   <
(3, 3) tag=262139:valid=1:dirty=0:age=89		   <
(3, 3) tag=129:valid=1:dirty=0:age=22			   <
(4, 4) tag=147457:valid=1:dirty=0:age=39		   <
(4, 4) tag=32768:valid=1:dirty=0:age=10			   <
(4, 4) tag=148487:valid=1:dirty=0:age=35		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=24		   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=7			   <
(5, 5) tag=20227:valid=1:dirty=0:age=14			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7404] LOAD: (Seq:      551)(Addr: 2415896936)   <
IL1Cache->access(MemRead, addr: 2159392, latency: 2)	   <
L2Cache->access(MemRead, addr: 2159392, latency: 12)	   <
CYCLE: 7404 -> 7415					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=394			   <
(0, 0) tag=131070:valid=1:dirty=0:age=2			   <
(0, 0) tag=130:valid=1:dirty=0:age=164			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=99		   <
(1, 1) tag=131074:valid=1:dirty=0:age=106		   <
(1, 1) tag=234886:valid=1:dirty=0:age=105		   <
(1, 1) tag=243103:valid=1:dirty=0:age=104		   <
(2, 2) tag=262142:valid=1:dirty=0:age=103		   <
(2, 2) tag=179627:valid=1:dirty=0:age=102		   <
(2, 2) tag=246179:valid=1:dirty=0:age=101		   <
(2, 2) tag=131331:valid=1:dirty=0:age=96		   <
(3, 3) tag=131069:valid=1:dirty=0:age=1			   <
(3, 3) tag=131332:valid=1:dirty=0:age=1			   <
(3, 3) tag=262139:valid=1:dirty=0:age=89		   <
(3, 3) tag=129:valid=1:dirty=0:age=22			   <
(4, 4) tag=147457:valid=1:dirty=0:age=39		   <
(4, 4) tag=32768:valid=1:dirty=0:age=10			   <
(4, 4) tag=148487:valid=1:dirty=0:age=35		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=24		   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=7			   <
(5, 5) tag=20227:valid=1:dirty=0:age=14			   <
(6, 6) tag=32771:valid=1:dirty=0:age=0			   <
(6, 6) tag=15211:valid=1:dirty=0:age=6			   <
(6, 6) tag=16646:valid=1:dirty=0:age=4			   <
(6, 6) tag=32769:valid=1:dirty=0:age=3			   <
(7, 7) tag=16647:valid=1:dirty=0:age=1			   <
(7, 7) tag=16648:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 7416] LOAD: (Seq:      549)(Addr: 2151766832   <
DL1Cache->access(MemRead, addr: 2151766832, latency: 2)	   <
L2Cache->access(MemRead, addr: 2151766832, latency: 12)	   <
CYCLE: 7416 -> 7427					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=395			   <
(0, 0) tag=131070:valid=1:dirty=0:age=3			   <
(0, 0) tag=130:valid=1:dirty=0:age=165			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=100		   <
(1, 1) tag=131074:valid=1:dirty=0:age=107		   <
(1, 1) tag=234886:valid=1:dirty=0:age=106		   <
(1, 1) tag=243103:valid=1:dirty=0:age=105		   <
(2, 2) tag=262142:valid=1:dirty=0:age=104		   <
(2, 2) tag=179627:valid=1:dirty=0:age=103		   <
(2, 2) tag=246179:valid=1:dirty=0:age=102		   <
(2, 2) tag=131331:valid=1:dirty=0:age=97		   <
(3, 3) tag=131069:valid=1:dirty=0:age=2			   <
(3, 3) tag=131332:valid=1:dirty=0:age=2			   <
(3, 3) tag=262139:valid=1:dirty=0:age=90		   <
(3, 3) tag=129:valid=1:dirty=0:age=23			   <
(4, 4) tag=147457:valid=1:dirty=0:age=40		   <
(4, 4) tag=32768:valid=1:dirty=0:age=11			   <
(4, 4) tag=148487:valid=1:dirty=0:age=36		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=25		   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=8			   <
(5, 5) tag=20227:valid=1:dirty=0:age=15			   <
(6, 6) tag=32771:valid=1:dirty=0:age=1			   <
(6, 6) tag=15211:valid=1:dirty=0:age=7			   <
(6, 6) tag=16646:valid=1:dirty=0:age=5			   <
(6, 6) tag=32769:valid=1:dirty=0:age=4			   <
(7, 7) tag=16647:valid=1:dirty=0:age=2			   <
(7, 7) tag=16648:valid=1:dirty=0:age=1			   <
(7, 7) tag=131333:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7427] ITYPE: (Seq:      552)(Addr: 96)(PC: 21   <
IL1Cache->access(MemRead, addr: 2159396, latency: 2)	   <
L2Cache->access(MemRead, addr: 2159396, latency: 12)	   <
CYCLE: 7427 -> 7438					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=396			   <
(0, 0) tag=131070:valid=1:dirty=0:age=4			   <
(0, 0) tag=130:valid=1:dirty=0:age=166			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=100		   <
(1, 1) tag=131074:valid=1:dirty=0:age=107		   <
(1, 1) tag=234886:valid=1:dirty=0:age=106		   <
(1, 1) tag=243103:valid=1:dirty=0:age=105		   <
(2, 2) tag=262142:valid=1:dirty=0:age=104		   <
(2, 2) tag=179627:valid=1:dirty=0:age=103		   <
(2, 2) tag=246179:valid=1:dirty=0:age=102		   <
(2, 2) tag=131331:valid=1:dirty=0:age=97		   <
(3, 3) tag=131069:valid=1:dirty=0:age=2			   <
(3, 3) tag=131332:valid=1:dirty=0:age=2			   <
(3, 3) tag=262139:valid=1:dirty=0:age=90		   <
(3, 3) tag=129:valid=1:dirty=0:age=23			   <
(4, 4) tag=147457:valid=1:dirty=0:age=40		   <
(4, 4) tag=32768:valid=1:dirty=0:age=11			   <
(4, 4) tag=148487:valid=1:dirty=0:age=36		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=25		   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=8			   <
(5, 5) tag=20227:valid=1:dirty=0:age=15			   <
(6, 6) tag=32771:valid=1:dirty=0:age=1			   <
(6, 6) tag=15211:valid=1:dirty=0:age=7			   <
(6, 6) tag=16646:valid=1:dirty=0:age=5			   <
(6, 6) tag=32769:valid=1:dirty=0:age=4			   <
(7, 7) tag=16647:valid=1:dirty=0:age=2			   <
(7, 7) tag=16648:valid=1:dirty=0:age=1			   <
(7, 7) tag=131333:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 7439] LOAD: (Seq:      550)(Addr: 2147448121   <
DL1Cache->access(MemRead, addr: 2147448121, latency: 2)	   <
L2Cache->access(MemRead, addr: 2147448121, latency: 12)	   <
CYCLE: 7439 -> 7450					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=397			   <
(0, 0) tag=131070:valid=1:dirty=0:age=5			   <
(0, 0) tag=130:valid=1:dirty=0:age=167			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=101		   <
(1, 1) tag=131074:valid=1:dirty=0:age=108		   <
(1, 1) tag=234886:valid=1:dirty=0:age=107		   <
(1, 1) tag=243103:valid=1:dirty=0:age=106		   <
(2, 2) tag=262142:valid=1:dirty=0:age=105		   <
(2, 2) tag=179627:valid=1:dirty=0:age=104		   <
(2, 2) tag=246179:valid=1:dirty=0:age=103		   <
(2, 2) tag=131331:valid=1:dirty=0:age=98		   <
(3, 3) tag=131069:valid=1:dirty=0:age=0			   <
(3, 3) tag=131332:valid=1:dirty=0:age=2			   <
(3, 3) tag=262139:valid=1:dirty=0:age=90		   <
(3, 3) tag=129:valid=1:dirty=0:age=23			   <
(4, 4) tag=147457:valid=1:dirty=0:age=40		   <
(4, 4) tag=32768:valid=1:dirty=0:age=11			   <
(4, 4) tag=148487:valid=1:dirty=0:age=36		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=25		   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=8			   <
(5, 5) tag=20227:valid=1:dirty=0:age=15			   <
(6, 6) tag=32771:valid=1:dirty=0:age=1			   <
(6, 6) tag=15211:valid=1:dirty=0:age=7			   <
(6, 6) tag=16646:valid=1:dirty=0:age=5			   <
(6, 6) tag=32769:valid=1:dirty=0:age=4			   <
(7, 7) tag=16647:valid=1:dirty=0:age=2			   <
(7, 7) tag=16648:valid=1:dirty=0:age=1			   <
(7, 7) tag=131333:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7450] JRTYPE: (Seq:      553)(Addr: 2148284)(   <
IL1Cache->access(MemRead, addr: 2159400, latency: 2)	   <
L2Cache->access(MemRead, addr: 2159400, latency: 12)	   <
CYCLE: 7450 -> 7461					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=398			   <
(0, 0) tag=131070:valid=1:dirty=0:age=6			   <
(0, 0) tag=130:valid=1:dirty=0:age=168			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=101		   <
(1, 1) tag=131074:valid=1:dirty=0:age=108		   <
(1, 1) tag=234886:valid=1:dirty=0:age=107		   <
(1, 1) tag=243103:valid=1:dirty=0:age=106		   <
(2, 2) tag=262142:valid=1:dirty=0:age=105		   <
(2, 2) tag=179627:valid=1:dirty=0:age=104		   <
(2, 2) tag=246179:valid=1:dirty=0:age=103		   <
(2, 2) tag=131331:valid=1:dirty=0:age=98		   <
(3, 3) tag=131069:valid=1:dirty=0:age=0			   <
(3, 3) tag=131332:valid=1:dirty=0:age=2			   <
(3, 3) tag=262139:valid=1:dirty=0:age=90		   <
(3, 3) tag=129:valid=1:dirty=0:age=23			   <
(4, 4) tag=147457:valid=1:dirty=0:age=40		   <
(4, 4) tag=32768:valid=1:dirty=0:age=11			   <
(4, 4) tag=148487:valid=1:dirty=0:age=36		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=25		   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=8			   <
(5, 5) tag=20227:valid=1:dirty=0:age=15			   <
(6, 6) tag=32771:valid=1:dirty=0:age=1			   <
(6, 6) tag=15211:valid=1:dirty=0:age=7			   <
(6, 6) tag=16646:valid=1:dirty=0:age=5			   <
(6, 6) tag=32769:valid=1:dirty=0:age=4			   <
(7, 7) tag=16647:valid=1:dirty=0:age=2			   <
(7, 7) tag=16648:valid=1:dirty=0:age=1			   <
(7, 7) tag=131333:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 7462] LOAD: (Seq:      551)(Addr: 2415896936   <
DL1Cache->access(MemRead, addr: 2415896936, latency: 2)	   <
L2Cache->access(MemRead, addr: 2415896936, latency: 12)	   <
CYCLE: 7462 -> 7473					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=399			   <
(0, 0) tag=131070:valid=1:dirty=0:age=7			   <
(0, 0) tag=130:valid=1:dirty=0:age=169			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=102		   <
(1, 1) tag=131074:valid=1:dirty=0:age=109		   <
(1, 1) tag=234886:valid=1:dirty=0:age=108		   <
(1, 1) tag=243103:valid=1:dirty=0:age=107		   <
(2, 2) tag=262142:valid=1:dirty=0:age=106		   <
(2, 2) tag=179627:valid=1:dirty=0:age=105		   <
(2, 2) tag=246179:valid=1:dirty=0:age=104		   <
(2, 2) tag=131331:valid=1:dirty=0:age=99		   <
(3, 3) tag=131069:valid=1:dirty=0:age=1			   <
(3, 3) tag=131332:valid=1:dirty=0:age=3			   <
(3, 3) tag=262139:valid=1:dirty=0:age=91		   <
(3, 3) tag=129:valid=1:dirty=0:age=24			   <
(4, 4) tag=147457:valid=1:dirty=0:age=41		   <
(4, 4) tag=32768:valid=1:dirty=0:age=12			   <
(4, 4) tag=148487:valid=1:dirty=0:age=37		   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=26		   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
(5, 5) tag=16387:valid=1:dirty=0:age=8			   <
(5, 5) tag=20227:valid=1:dirty=0:age=15			   <
(6, 6) tag=32771:valid=1:dirty=0:age=1			   <
(6, 6) tag=15211:valid=1:dirty=0:age=7			   <
(6, 6) tag=16646:valid=1:dirty=0:age=5			   <
(6, 6) tag=32769:valid=1:dirty=0:age=4			   <
(7, 7) tag=16647:valid=1:dirty=0:age=2			   <
(7, 7) tag=16648:valid=1:dirty=0:age=1			   <
(7, 7) tag=131333:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7473] LOAD: (Seq:      554)(Addr: 268449840)(   <
IL1Cache->access(MemRead, addr: 2148284, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148284, latency: 12)	   <
CYCLE: 7473 -> 7484					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=400			   <
(0, 0) tag=131070:valid=1:dirty=0:age=8			   <
(0, 0) tag=130:valid=1:dirty=0:age=170			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=102		   <
(1, 1) tag=131074:valid=1:dirty=0:age=109		   <
(1, 1) tag=234886:valid=1:dirty=0:age=108		   <
(1, 1) tag=243103:valid=1:dirty=0:age=107		   <
(2, 2) tag=262142:valid=1:dirty=0:age=106		   <
(2, 2) tag=179627:valid=1:dirty=0:age=105		   <
(2, 2) tag=246179:valid=1:dirty=0:age=104		   <
(2, 2) tag=131331:valid=1:dirty=0:age=99		   <
(3, 3) tag=131069:valid=1:dirty=0:age=1			   <
(3, 3) tag=131332:valid=1:dirty=0:age=3			   <
(3, 3) tag=262139:valid=1:dirty=0:age=91		   <
(3, 3) tag=129:valid=1:dirty=0:age=24			   <
(4, 4) tag=147457:valid=1:dirty=0:age=41		   <
(4, 4) tag=32768:valid=1:dirty=0:age=12			   <
(4, 4) tag=148487:valid=1:dirty=0:age=37		   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=26		   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
(5, 5) tag=16387:valid=1:dirty=0:age=8			   <
(5, 5) tag=20227:valid=1:dirty=0:age=15			   <
(6, 6) tag=32771:valid=1:dirty=0:age=1			   <
(6, 6) tag=15211:valid=1:dirty=0:age=7			   <
(6, 6) tag=16646:valid=1:dirty=0:age=5			   <
(6, 6) tag=32769:valid=1:dirty=0:age=4			   <
(7, 7) tag=16647:valid=1:dirty=0:age=2			   <
(7, 7) tag=16648:valid=1:dirty=0:age=1			   <
(7, 7) tag=131333:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7485] ITYPE: (Seq:      555)(Addr: 16384)(PC:   <
IL1Cache->access(MemRead, addr: 2148288, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148288, latency: 12)	   <
CYCLE: 7485 -> 7496					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=401			   <
(0, 0) tag=131070:valid=1:dirty=0:age=9			   <
(0, 0) tag=130:valid=1:dirty=0:age=171			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=102		   <
(1, 1) tag=131074:valid=1:dirty=0:age=109		   <
(1, 1) tag=234886:valid=1:dirty=0:age=108		   <
(1, 1) tag=243103:valid=1:dirty=0:age=107		   <
(2, 2) tag=262142:valid=1:dirty=0:age=106		   <
(2, 2) tag=179627:valid=1:dirty=0:age=105		   <
(2, 2) tag=246179:valid=1:dirty=0:age=104		   <
(2, 2) tag=131331:valid=1:dirty=0:age=99		   <
(3, 3) tag=131069:valid=1:dirty=0:age=1			   <
(3, 3) tag=131332:valid=1:dirty=0:age=3			   <
(3, 3) tag=262139:valid=1:dirty=0:age=91		   <
(3, 3) tag=129:valid=1:dirty=0:age=24			   <
(4, 4) tag=147457:valid=1:dirty=0:age=41		   <
(4, 4) tag=32768:valid=1:dirty=0:age=12			   <
(4, 4) tag=148487:valid=1:dirty=0:age=37		   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=26		   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
(5, 5) tag=16387:valid=1:dirty=0:age=8			   <
(5, 5) tag=20227:valid=1:dirty=0:age=15			   <
(6, 6) tag=32771:valid=1:dirty=0:age=1			   <
(6, 6) tag=15211:valid=1:dirty=0:age=7			   <
(6, 6) tag=16646:valid=1:dirty=0:age=5			   <
(6, 6) tag=32769:valid=1:dirty=0:age=4			   <
(7, 7) tag=16647:valid=1:dirty=0:age=2			   <
(7, 7) tag=16648:valid=1:dirty=0:age=1			   <
(7, 7) tag=131333:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7497] STORE: (Seq:      556)(Addr: 268448892)   <
IL1Cache->access(MemRead, addr: 2148292, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148292, latency: 12)	   <
CYCLE: 7497 -> 7508					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=402			   <
(0, 0) tag=131070:valid=1:dirty=0:age=10		   <
(0, 0) tag=130:valid=1:dirty=0:age=172			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=102		   <
(1, 1) tag=131074:valid=1:dirty=0:age=109		   <
(1, 1) tag=234886:valid=1:dirty=0:age=108		   <
(1, 1) tag=243103:valid=1:dirty=0:age=107		   <
(2, 2) tag=262142:valid=1:dirty=0:age=106		   <
(2, 2) tag=179627:valid=1:dirty=0:age=105		   <
(2, 2) tag=246179:valid=1:dirty=0:age=104		   <
(2, 2) tag=131331:valid=1:dirty=0:age=99		   <
(3, 3) tag=131069:valid=1:dirty=0:age=1			   <
(3, 3) tag=131332:valid=1:dirty=0:age=3			   <
(3, 3) tag=262139:valid=1:dirty=0:age=91		   <
(3, 3) tag=129:valid=1:dirty=0:age=24			   <
(4, 4) tag=147457:valid=1:dirty=0:age=41		   <
(4, 4) tag=32768:valid=1:dirty=0:age=12			   <
(4, 4) tag=148487:valid=1:dirty=0:age=37		   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=26		   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
(5, 5) tag=16387:valid=1:dirty=0:age=8			   <
(5, 5) tag=20227:valid=1:dirty=0:age=15			   <
(6, 6) tag=32771:valid=1:dirty=0:age=1			   <
(6, 6) tag=15211:valid=1:dirty=0:age=7			   <
(6, 6) tag=16646:valid=1:dirty=0:age=5			   <
(6, 6) tag=32769:valid=1:dirty=0:age=4			   <
(7, 7) tag=16647:valid=1:dirty=0:age=2			   <
(7, 7) tag=16648:valid=1:dirty=0:age=1			   <
(7, 7) tag=131333:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 7509] LOAD: (Seq:      554)(Addr: 268449840)   <
DL1Cache->access(MemRead, addr: 268449840, latency: 2)	   <
L2Cache->access(MemRead, addr: 268449840, latency: 12)	   <
CYCLE: 7509 -> 7520					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=403			   <
(0, 0) tag=131070:valid=1:dirty=0:age=11		   <
(0, 0) tag=130:valid=1:dirty=0:age=173			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=103		   <
(1, 1) tag=131074:valid=1:dirty=0:age=110		   <
(1, 1) tag=234886:valid=1:dirty=0:age=109		   <
(1, 1) tag=243103:valid=1:dirty=0:age=108		   <
(2, 2) tag=262142:valid=1:dirty=0:age=107		   <
(2, 2) tag=179627:valid=1:dirty=0:age=106		   <
(2, 2) tag=246179:valid=1:dirty=0:age=105		   <
(2, 2) tag=131331:valid=1:dirty=0:age=100		   <
(3, 3) tag=131069:valid=1:dirty=0:age=2			   <
(3, 3) tag=131332:valid=1:dirty=0:age=4			   <
(3, 3) tag=262139:valid=1:dirty=0:age=92		   <
(3, 3) tag=129:valid=1:dirty=0:age=25			   <
(4, 4) tag=147457:valid=1:dirty=0:age=42		   <
(4, 4) tag=32768:valid=1:dirty=0:age=13			   <
(4, 4) tag=148487:valid=1:dirty=0:age=38		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=26		   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
(5, 5) tag=16387:valid=1:dirty=0:age=8			   <
(5, 5) tag=20227:valid=1:dirty=0:age=15			   <
(6, 6) tag=32771:valid=1:dirty=0:age=1			   <
(6, 6) tag=15211:valid=1:dirty=0:age=7			   <
(6, 6) tag=16646:valid=1:dirty=0:age=5			   <
(6, 6) tag=32769:valid=1:dirty=0:age=4			   <
(7, 7) tag=16647:valid=1:dirty=0:age=2			   <
(7, 7) tag=16648:valid=1:dirty=0:age=1			   <
(7, 7) tag=131333:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7520] LOAD: (Seq:      557)(Addr: 268469296)(   <
IL1Cache->access(MemRead, addr: 2148296, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148296, latency: 12)	   <
CYCLE: 7520 -> 7531					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=404			   <
(0, 0) tag=131070:valid=1:dirty=0:age=12		   <
(0, 0) tag=130:valid=1:dirty=0:age=174			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=103		   <
(1, 1) tag=131074:valid=1:dirty=0:age=110		   <
(1, 1) tag=234886:valid=1:dirty=0:age=109		   <
(1, 1) tag=243103:valid=1:dirty=0:age=108		   <
(2, 2) tag=262142:valid=1:dirty=0:age=107		   <
(2, 2) tag=179627:valid=1:dirty=0:age=106		   <
(2, 2) tag=246179:valid=1:dirty=0:age=105		   <
(2, 2) tag=131331:valid=1:dirty=0:age=100		   <
(3, 3) tag=131069:valid=1:dirty=0:age=2			   <
(3, 3) tag=131332:valid=1:dirty=0:age=4			   <
(3, 3) tag=262139:valid=1:dirty=0:age=92		   <
(3, 3) tag=129:valid=1:dirty=0:age=25			   <
(4, 4) tag=147457:valid=1:dirty=0:age=42		   <
(4, 4) tag=32768:valid=1:dirty=0:age=13			   <
(4, 4) tag=148487:valid=1:dirty=0:age=38		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=26		   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
(5, 5) tag=16387:valid=1:dirty=0:age=8			   <
(5, 5) tag=20227:valid=1:dirty=0:age=15			   <
(6, 6) tag=32771:valid=1:dirty=0:age=1			   <
(6, 6) tag=15211:valid=1:dirty=0:age=7			   <
(6, 6) tag=16646:valid=1:dirty=0:age=5			   <
(6, 6) tag=32769:valid=1:dirty=0:age=4			   <
(7, 7) tag=16647:valid=1:dirty=0:age=2			   <
(7, 7) tag=16648:valid=1:dirty=0:age=1			   <
(7, 7) tag=131333:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7532] BRANCH: (Seq:      558)(Addr: 2148412)(   <
IL1Cache->access(MemRead, addr: 2148300, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148300, latency: 12)	   <
CYCLE: 7532 -> 7543					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=405			   <
(0, 0) tag=131070:valid=1:dirty=0:age=13		   <
(0, 0) tag=130:valid=1:dirty=0:age=175			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=103		   <
(1, 1) tag=131074:valid=1:dirty=0:age=110		   <
(1, 1) tag=234886:valid=1:dirty=0:age=109		   <
(1, 1) tag=243103:valid=1:dirty=0:age=108		   <
(2, 2) tag=262142:valid=1:dirty=0:age=107		   <
(2, 2) tag=179627:valid=1:dirty=0:age=106		   <
(2, 2) tag=246179:valid=1:dirty=0:age=105		   <
(2, 2) tag=131331:valid=1:dirty=0:age=100		   <
(3, 3) tag=131069:valid=1:dirty=0:age=2			   <
(3, 3) tag=131332:valid=1:dirty=0:age=4			   <
(3, 3) tag=262139:valid=1:dirty=0:age=92		   <
(3, 3) tag=129:valid=1:dirty=0:age=25			   <
(4, 4) tag=147457:valid=1:dirty=0:age=42		   <
(4, 4) tag=32768:valid=1:dirty=0:age=13			   <
(4, 4) tag=148487:valid=1:dirty=0:age=38		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=26		   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
(5, 5) tag=16387:valid=1:dirty=0:age=8			   <
(5, 5) tag=20227:valid=1:dirty=0:age=15			   <
(6, 6) tag=32771:valid=1:dirty=0:age=1			   <
(6, 6) tag=15211:valid=1:dirty=0:age=7			   <
(6, 6) tag=16646:valid=1:dirty=0:age=5			   <
(6, 6) tag=32769:valid=1:dirty=0:age=4			   <
(7, 7) tag=16647:valid=1:dirty=0:age=2			   <
(7, 7) tag=16648:valid=1:dirty=0:age=1			   <
(7, 7) tag=131333:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 7544] STORE: (Seq:      556)(Addr: 268448892   <
DL1Cache->access(MemWrite, addr: 268448892, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268448892, latency: 12)	   <
Memory->access(MemWrite, addr: 268448892, latency: 112)	   <
CYCLE: 7544 -> 7544					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=405			   <
(0, 0) tag=131070:valid=1:dirty=0:age=13		   <
(0, 0) tag=130:valid=1:dirty=0:age=175			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=103		   <
(1, 1) tag=131074:valid=1:dirty=0:age=110		   <
(1, 1) tag=234886:valid=1:dirty=0:age=109		   <
(1, 1) tag=243103:valid=1:dirty=0:age=108		   <
(2, 2) tag=262142:valid=1:dirty=0:age=107		   <
(2, 2) tag=179627:valid=1:dirty=0:age=106		   <
(2, 2) tag=246179:valid=1:dirty=0:age=105		   <
(2, 2) tag=131331:valid=1:dirty=0:age=100		   <
(3, 3) tag=131069:valid=1:dirty=0:age=2			   <
(3, 3) tag=131332:valid=1:dirty=0:age=4			   <
(3, 3) tag=262139:valid=1:dirty=0:age=92		   <
(3, 3) tag=129:valid=1:dirty=0:age=25			   <
(4, 4) tag=147457:valid=1:dirty=0:age=42		   <
(4, 4) tag=32768:valid=1:dirty=0:age=13			   <
(4, 4) tag=148487:valid=1:dirty=0:age=38		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=26		   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
(5, 5) tag=16387:valid=1:dirty=0:age=8			   <
(5, 5) tag=20227:valid=1:dirty=0:age=15			   <
(6, 6) tag=32771:valid=1:dirty=0:age=1			   <
(6, 6) tag=15211:valid=1:dirty=0:age=7			   <
(6, 6) tag=16646:valid=1:dirty=0:age=5			   <
(6, 6) tag=32769:valid=1:dirty=0:age=4			   <
(7, 7) tag=16647:valid=1:dirty=0:age=2			   <
(7, 7) tag=16648:valid=1:dirty=0:age=1			   <
(7, 7) tag=131333:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7544] LOAD: (Seq:      559)(Addr: 268448816)(   <
IL1Cache->access(MemRead, addr: 2148304, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148304, latency: 12)	   <
CYCLE: 7544 -> 7555					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=406			   <
(0, 0) tag=131070:valid=1:dirty=0:age=14		   <
(0, 0) tag=130:valid=1:dirty=0:age=176			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=103		   <
(1, 1) tag=131074:valid=1:dirty=0:age=110		   <
(1, 1) tag=234886:valid=1:dirty=0:age=109		   <
(1, 1) tag=243103:valid=1:dirty=0:age=108		   <
(2, 2) tag=262142:valid=1:dirty=0:age=107		   <
(2, 2) tag=179627:valid=1:dirty=0:age=106		   <
(2, 2) tag=246179:valid=1:dirty=0:age=105		   <
(2, 2) tag=131331:valid=1:dirty=0:age=100		   <
(3, 3) tag=131069:valid=1:dirty=0:age=2			   <
(3, 3) tag=131332:valid=1:dirty=0:age=4			   <
(3, 3) tag=262139:valid=1:dirty=0:age=92		   <
(3, 3) tag=129:valid=1:dirty=0:age=25			   <
(4, 4) tag=147457:valid=1:dirty=0:age=42		   <
(4, 4) tag=32768:valid=1:dirty=0:age=13			   <
(4, 4) tag=148487:valid=1:dirty=0:age=38		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=26		   <
(5, 5) tag=147454:valid=1:dirty=0:age=0			   <
(5, 5) tag=16387:valid=1:dirty=0:age=8			   <
(5, 5) tag=20227:valid=1:dirty=0:age=15			   <
(6, 6) tag=32771:valid=1:dirty=0:age=1			   <
(6, 6) tag=15211:valid=1:dirty=0:age=7			   <
(6, 6) tag=16646:valid=1:dirty=0:age=5			   <
(6, 6) tag=32769:valid=1:dirty=0:age=4			   <
(7, 7) tag=16647:valid=1:dirty=0:age=2			   <
(7, 7) tag=16648:valid=1:dirty=0:age=1			   <
(7, 7) tag=131333:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 7556] LOAD: (Seq:      557)(Addr: 268469296)   <
DL1Cache->access(MemRead, addr: 268469296, latency: 2)	   <
L2Cache->access(MemRead, addr: 268469296, latency: 12)	   <
CYCLE: 7556 -> 7567					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=407			   <
(0, 0) tag=131070:valid=1:dirty=0:age=15		   <
(0, 0) tag=130:valid=1:dirty=0:age=177			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=104		   <
(1, 1) tag=131074:valid=1:dirty=0:age=111		   <
(1, 1) tag=234886:valid=1:dirty=0:age=110		   <
(1, 1) tag=243103:valid=1:dirty=0:age=109		   <
(2, 2) tag=262142:valid=1:dirty=0:age=108		   <
(2, 2) tag=179627:valid=1:dirty=0:age=107		   <
(2, 2) tag=246179:valid=1:dirty=0:age=106		   <
(2, 2) tag=131331:valid=1:dirty=0:age=101		   <
(3, 3) tag=131069:valid=1:dirty=0:age=3			   <
(3, 3) tag=131332:valid=1:dirty=0:age=5			   <
(3, 3) tag=262139:valid=1:dirty=0:age=93		   <
(3, 3) tag=129:valid=1:dirty=0:age=26			   <
(4, 4) tag=147457:valid=1:dirty=0:age=43		   <
(4, 4) tag=32768:valid=1:dirty=0:age=14			   <
(4, 4) tag=148487:valid=1:dirty=0:age=39		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=27		   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=9			   <
(5, 5) tag=20227:valid=1:dirty=0:age=16			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=8			   <
(6, 6) tag=16646:valid=1:dirty=0:age=6			   <
(6, 6) tag=32769:valid=1:dirty=0:age=5			   <
(7, 7) tag=16647:valid=1:dirty=0:age=3			   <
(7, 7) tag=16648:valid=1:dirty=0:age=2			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7567] ITYPE: (Seq:      560)(Addr: 2048)(PC:    <
IL1Cache->access(MemRead, addr: 2148308, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148308, latency: 12)	   <
CYCLE: 7567 -> 7578					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=408			   <
(0, 0) tag=131070:valid=1:dirty=0:age=16		   <
(0, 0) tag=130:valid=1:dirty=0:age=178			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=104		   <
(1, 1) tag=131074:valid=1:dirty=0:age=111		   <
(1, 1) tag=234886:valid=1:dirty=0:age=110		   <
(1, 1) tag=243103:valid=1:dirty=0:age=109		   <
(2, 2) tag=262142:valid=1:dirty=0:age=108		   <
(2, 2) tag=179627:valid=1:dirty=0:age=107		   <
(2, 2) tag=246179:valid=1:dirty=0:age=106		   <
(2, 2) tag=131331:valid=1:dirty=0:age=101		   <
(3, 3) tag=131069:valid=1:dirty=0:age=3			   <
(3, 3) tag=131332:valid=1:dirty=0:age=5			   <
(3, 3) tag=262139:valid=1:dirty=0:age=93		   <
(3, 3) tag=129:valid=1:dirty=0:age=26			   <
(4, 4) tag=147457:valid=1:dirty=0:age=43		   <
(4, 4) tag=32768:valid=1:dirty=0:age=14			   <
(4, 4) tag=148487:valid=1:dirty=0:age=39		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=27		   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=9			   <
(5, 5) tag=20227:valid=1:dirty=0:age=16			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=8			   <
(6, 6) tag=16646:valid=1:dirty=0:age=6			   <
(6, 6) tag=32769:valid=1:dirty=0:age=5			   <
(7, 7) tag=16647:valid=1:dirty=0:age=3			   <
(7, 7) tag=16648:valid=1:dirty=0:age=2			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7579] BRANCH: (Seq:      561)(Addr: 2148412)(   <
IL1Cache->access(MemRead, addr: 2148312, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148312, latency: 12)	   <
CYCLE: 7579 -> 7590					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=409			   <
(0, 0) tag=131070:valid=1:dirty=0:age=17		   <
(0, 0) tag=130:valid=1:dirty=0:age=179			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=104		   <
(1, 1) tag=131074:valid=1:dirty=0:age=111		   <
(1, 1) tag=234886:valid=1:dirty=0:age=110		   <
(1, 1) tag=243103:valid=1:dirty=0:age=109		   <
(2, 2) tag=262142:valid=1:dirty=0:age=108		   <
(2, 2) tag=179627:valid=1:dirty=0:age=107		   <
(2, 2) tag=246179:valid=1:dirty=0:age=106		   <
(2, 2) tag=131331:valid=1:dirty=0:age=101		   <
(3, 3) tag=131069:valid=1:dirty=0:age=3			   <
(3, 3) tag=131332:valid=1:dirty=0:age=5			   <
(3, 3) tag=262139:valid=1:dirty=0:age=93		   <
(3, 3) tag=129:valid=1:dirty=0:age=26			   <
(4, 4) tag=147457:valid=1:dirty=0:age=43		   <
(4, 4) tag=32768:valid=1:dirty=0:age=14			   <
(4, 4) tag=148487:valid=1:dirty=0:age=39		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=27		   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=9			   <
(5, 5) tag=20227:valid=1:dirty=0:age=16			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=8			   <
(6, 6) tag=16646:valid=1:dirty=0:age=6			   <
(6, 6) tag=32769:valid=1:dirty=0:age=5			   <
(7, 7) tag=16647:valid=1:dirty=0:age=3			   <
(7, 7) tag=16648:valid=1:dirty=0:age=2			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 7591] LOAD: (Seq:      559)(Addr: 268448816)   <
DL1Cache->access(MemRead, addr: 268448816, latency: 2)	   <
L2Cache->access(MemRead, addr: 268448816, latency: 12)	   <
CYCLE: 7591 -> 7602					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=410			   <
(0, 0) tag=131070:valid=1:dirty=0:age=18		   <
(0, 0) tag=130:valid=1:dirty=0:age=180			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=105		   <
(1, 1) tag=131074:valid=1:dirty=0:age=112		   <
(1, 1) tag=234886:valid=1:dirty=0:age=111		   <
(1, 1) tag=243103:valid=1:dirty=0:age=110		   <
(2, 2) tag=262142:valid=1:dirty=0:age=109		   <
(2, 2) tag=179627:valid=1:dirty=0:age=108		   <
(2, 2) tag=246179:valid=1:dirty=0:age=107		   <
(2, 2) tag=131331:valid=1:dirty=0:age=102		   <
(3, 3) tag=131069:valid=1:dirty=0:age=4			   <
(3, 3) tag=131332:valid=1:dirty=0:age=6			   <
(3, 3) tag=262139:valid=1:dirty=0:age=94		   <
(3, 3) tag=129:valid=1:dirty=0:age=27			   <
(4, 4) tag=147457:valid=1:dirty=0:age=44		   <
(4, 4) tag=32768:valid=1:dirty=0:age=15			   <
(4, 4) tag=148487:valid=1:dirty=0:age=40		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=27		   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=9			   <
(5, 5) tag=20227:valid=1:dirty=0:age=16			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=8			   <
(6, 6) tag=16646:valid=1:dirty=0:age=6			   <
(6, 6) tag=32769:valid=1:dirty=0:age=5			   <
(7, 7) tag=16647:valid=1:dirty=0:age=3			   <
(7, 7) tag=16648:valid=1:dirty=0:age=2			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7602] LOAD: (Seq:      562)(Addr: 268448816)(   <
IL1Cache->access(MemRead, addr: 2148316, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148316, latency: 12)	   <
CYCLE: 7602 -> 7613					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=411			   <
(0, 0) tag=131070:valid=1:dirty=0:age=19		   <
(0, 0) tag=130:valid=1:dirty=0:age=181			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=105		   <
(1, 1) tag=131074:valid=1:dirty=0:age=112		   <
(1, 1) tag=234886:valid=1:dirty=0:age=111		   <
(1, 1) tag=243103:valid=1:dirty=0:age=110		   <
(2, 2) tag=262142:valid=1:dirty=0:age=109		   <
(2, 2) tag=179627:valid=1:dirty=0:age=108		   <
(2, 2) tag=246179:valid=1:dirty=0:age=107		   <
(2, 2) tag=131331:valid=1:dirty=0:age=102		   <
(3, 3) tag=131069:valid=1:dirty=0:age=4			   <
(3, 3) tag=131332:valid=1:dirty=0:age=6			   <
(3, 3) tag=262139:valid=1:dirty=0:age=94		   <
(3, 3) tag=129:valid=1:dirty=0:age=27			   <
(4, 4) tag=147457:valid=1:dirty=0:age=44		   <
(4, 4) tag=32768:valid=1:dirty=0:age=15			   <
(4, 4) tag=148487:valid=1:dirty=0:age=40		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=27		   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=9			   <
(5, 5) tag=20227:valid=1:dirty=0:age=16			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=8			   <
(6, 6) tag=16646:valid=1:dirty=0:age=6			   <
(6, 6) tag=32769:valid=1:dirty=0:age=5			   <
(7, 7) tag=16647:valid=1:dirty=0:age=3			   <
(7, 7) tag=16648:valid=1:dirty=0:age=2			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7614] BRANCH: (Seq:      563)(Addr: 2148332)(   <
IL1Cache->access(MemRead, addr: 2148320, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148320, latency: 12)	   <
CYCLE: 7614 -> 7625					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=412			   <
(0, 0) tag=131070:valid=1:dirty=0:age=20		   <
(0, 0) tag=130:valid=1:dirty=0:age=182			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=105		   <
(1, 1) tag=131074:valid=1:dirty=0:age=112		   <
(1, 1) tag=234886:valid=1:dirty=0:age=111		   <
(1, 1) tag=243103:valid=1:dirty=0:age=110		   <
(2, 2) tag=262142:valid=1:dirty=0:age=109		   <
(2, 2) tag=179627:valid=1:dirty=0:age=108		   <
(2, 2) tag=246179:valid=1:dirty=0:age=107		   <
(2, 2) tag=131331:valid=1:dirty=0:age=102		   <
(3, 3) tag=131069:valid=1:dirty=0:age=4			   <
(3, 3) tag=131332:valid=1:dirty=0:age=6			   <
(3, 3) tag=262139:valid=1:dirty=0:age=94		   <
(3, 3) tag=129:valid=1:dirty=0:age=27			   <
(4, 4) tag=147457:valid=1:dirty=0:age=44		   <
(4, 4) tag=32768:valid=1:dirty=0:age=15			   <
(4, 4) tag=148487:valid=1:dirty=0:age=40		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=27		   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=9			   <
(5, 5) tag=20227:valid=1:dirty=0:age=16			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=8			   <
(6, 6) tag=16646:valid=1:dirty=0:age=6			   <
(6, 6) tag=32769:valid=1:dirty=0:age=5			   <
(7, 7) tag=16647:valid=1:dirty=0:age=3			   <
(7, 7) tag=16648:valid=1:dirty=0:age=2			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7626] LOAD: (Seq:      564)(Addr: 268448817)(   <
IL1Cache->access(MemRead, addr: 2148332, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148332, latency: 12)	   <
CYCLE: 7626 -> 7637					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=413			   <
(0, 0) tag=131070:valid=1:dirty=0:age=21		   <
(0, 0) tag=130:valid=1:dirty=0:age=183			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=105		   <
(1, 1) tag=131074:valid=1:dirty=0:age=112		   <
(1, 1) tag=234886:valid=1:dirty=0:age=111		   <
(1, 1) tag=243103:valid=1:dirty=0:age=110		   <
(2, 2) tag=262142:valid=1:dirty=0:age=109		   <
(2, 2) tag=179627:valid=1:dirty=0:age=108		   <
(2, 2) tag=246179:valid=1:dirty=0:age=107		   <
(2, 2) tag=131331:valid=1:dirty=0:age=102		   <
(3, 3) tag=131069:valid=1:dirty=0:age=4			   <
(3, 3) tag=131332:valid=1:dirty=0:age=6			   <
(3, 3) tag=262139:valid=1:dirty=0:age=94		   <
(3, 3) tag=129:valid=1:dirty=0:age=27			   <
(4, 4) tag=147457:valid=1:dirty=0:age=44		   <
(4, 4) tag=32768:valid=1:dirty=0:age=15			   <
(4, 4) tag=148487:valid=1:dirty=0:age=40		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=27		   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=9			   <
(5, 5) tag=20227:valid=1:dirty=0:age=16			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=8			   <
(6, 6) tag=16646:valid=1:dirty=0:age=6			   <
(6, 6) tag=32769:valid=1:dirty=0:age=5			   <
(7, 7) tag=16647:valid=1:dirty=0:age=3			   <
(7, 7) tag=16648:valid=1:dirty=0:age=2			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 7638] LOAD: (Seq:      562)(Addr: 268448816)   <
DL1Cache->access(MemRead, addr: 268448816, latency: 2)	   <
L2Cache->access(MemRead, addr: 268448816, latency: 12)	   <
CYCLE: 7638 -> 7649					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=414			   <
(0, 0) tag=131070:valid=1:dirty=0:age=22		   <
(0, 0) tag=130:valid=1:dirty=0:age=184			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=106		   <
(1, 1) tag=131074:valid=1:dirty=0:age=113		   <
(1, 1) tag=234886:valid=1:dirty=0:age=112		   <
(1, 1) tag=243103:valid=1:dirty=0:age=111		   <
(2, 2) tag=262142:valid=1:dirty=0:age=110		   <
(2, 2) tag=179627:valid=1:dirty=0:age=109		   <
(2, 2) tag=246179:valid=1:dirty=0:age=108		   <
(2, 2) tag=131331:valid=1:dirty=0:age=103		   <
(3, 3) tag=131069:valid=1:dirty=0:age=5			   <
(3, 3) tag=131332:valid=1:dirty=0:age=7			   <
(3, 3) tag=262139:valid=1:dirty=0:age=95		   <
(3, 3) tag=129:valid=1:dirty=0:age=28			   <
(4, 4) tag=147457:valid=1:dirty=0:age=45		   <
(4, 4) tag=32768:valid=1:dirty=0:age=16			   <
(4, 4) tag=148487:valid=1:dirty=0:age=41		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=27		   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=9			   <
(5, 5) tag=20227:valid=1:dirty=0:age=16			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=8			   <
(6, 6) tag=16646:valid=1:dirty=0:age=6			   <
(6, 6) tag=32769:valid=1:dirty=0:age=5			   <
(7, 7) tag=16647:valid=1:dirty=0:age=3			   <
(7, 7) tag=16648:valid=1:dirty=0:age=2			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7649] LOAD: (Seq:      565)(Addr: 2415935492)   <
IL1Cache->access(MemRead, addr: 2148336, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148336, latency: 12)	   <
CYCLE: 7649 -> 7660					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=415			   <
(0, 0) tag=131070:valid=1:dirty=0:age=23		   <
(0, 0) tag=130:valid=1:dirty=0:age=185			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=106		   <
(1, 1) tag=131074:valid=1:dirty=0:age=113		   <
(1, 1) tag=234886:valid=1:dirty=0:age=112		   <
(1, 1) tag=243103:valid=1:dirty=0:age=111		   <
(2, 2) tag=262142:valid=1:dirty=0:age=110		   <
(2, 2) tag=179627:valid=1:dirty=0:age=109		   <
(2, 2) tag=246179:valid=1:dirty=0:age=108		   <
(2, 2) tag=131331:valid=1:dirty=0:age=103		   <
(3, 3) tag=131069:valid=1:dirty=0:age=5			   <
(3, 3) tag=131332:valid=1:dirty=0:age=7			   <
(3, 3) tag=262139:valid=1:dirty=0:age=95		   <
(3, 3) tag=129:valid=1:dirty=0:age=28			   <
(4, 4) tag=147457:valid=1:dirty=0:age=45		   <
(4, 4) tag=32768:valid=1:dirty=0:age=16			   <
(4, 4) tag=148487:valid=1:dirty=0:age=41		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=27		   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=9			   <
(5, 5) tag=20227:valid=1:dirty=0:age=16			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=8			   <
(6, 6) tag=16646:valid=1:dirty=0:age=6			   <
(6, 6) tag=32769:valid=1:dirty=0:age=5			   <
(7, 7) tag=16647:valid=1:dirty=0:age=3			   <
(7, 7) tag=16648:valid=1:dirty=0:age=2			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7661] ITYPE: (Seq:      566)(Addr: 128)(PC: 2   <
IL1Cache->access(MemRead, addr: 2148340, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148340, latency: 12)	   <
CYCLE: 7661 -> 7672					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=416			   <
(0, 0) tag=131070:valid=1:dirty=0:age=24		   <
(0, 0) tag=130:valid=1:dirty=0:age=186			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=106		   <
(1, 1) tag=131074:valid=1:dirty=0:age=113		   <
(1, 1) tag=234886:valid=1:dirty=0:age=112		   <
(1, 1) tag=243103:valid=1:dirty=0:age=111		   <
(2, 2) tag=262142:valid=1:dirty=0:age=110		   <
(2, 2) tag=179627:valid=1:dirty=0:age=109		   <
(2, 2) tag=246179:valid=1:dirty=0:age=108		   <
(2, 2) tag=131331:valid=1:dirty=0:age=103		   <
(3, 3) tag=131069:valid=1:dirty=0:age=5			   <
(3, 3) tag=131332:valid=1:dirty=0:age=7			   <
(3, 3) tag=262139:valid=1:dirty=0:age=95		   <
(3, 3) tag=129:valid=1:dirty=0:age=28			   <
(4, 4) tag=147457:valid=1:dirty=0:age=45		   <
(4, 4) tag=32768:valid=1:dirty=0:age=16			   <
(4, 4) tag=148487:valid=1:dirty=0:age=41		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=27		   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=9			   <
(5, 5) tag=20227:valid=1:dirty=0:age=16			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=8			   <
(6, 6) tag=16646:valid=1:dirty=0:age=6			   <
(6, 6) tag=32769:valid=1:dirty=0:age=5			   <
(7, 7) tag=16647:valid=1:dirty=0:age=3			   <
(7, 7) tag=16648:valid=1:dirty=0:age=2			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 7673] LOAD: (Seq:      564)(Addr: 268448817)   <
DL1Cache->access(MemRead, addr: 268448817, latency: 2)	   <
L2Cache->access(MemRead, addr: 268448817, latency: 12)	   <
CYCLE: 7673 -> 7684					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=417			   <
(0, 0) tag=131070:valid=1:dirty=0:age=25		   <
(0, 0) tag=130:valid=1:dirty=0:age=187			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=107		   <
(1, 1) tag=131074:valid=1:dirty=0:age=114		   <
(1, 1) tag=234886:valid=1:dirty=0:age=113		   <
(1, 1) tag=243103:valid=1:dirty=0:age=112		   <
(2, 2) tag=262142:valid=1:dirty=0:age=111		   <
(2, 2) tag=179627:valid=1:dirty=0:age=110		   <
(2, 2) tag=246179:valid=1:dirty=0:age=109		   <
(2, 2) tag=131331:valid=1:dirty=0:age=104		   <
(3, 3) tag=131069:valid=1:dirty=0:age=6			   <
(3, 3) tag=131332:valid=1:dirty=0:age=8			   <
(3, 3) tag=262139:valid=1:dirty=0:age=96		   <
(3, 3) tag=129:valid=1:dirty=0:age=29			   <
(4, 4) tag=147457:valid=1:dirty=0:age=46		   <
(4, 4) tag=32768:valid=1:dirty=0:age=17			   <
(4, 4) tag=148487:valid=1:dirty=0:age=42		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=27		   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=9			   <
(5, 5) tag=20227:valid=1:dirty=0:age=16			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=8			   <
(6, 6) tag=16646:valid=1:dirty=0:age=6			   <
(6, 6) tag=32769:valid=1:dirty=0:age=5			   <
(7, 7) tag=16647:valid=1:dirty=0:age=3			   <
(7, 7) tag=16648:valid=1:dirty=0:age=2			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7684] BRANCH: (Seq:      567)(Addr: 2148384)(   <
IL1Cache->access(MemRead, addr: 2148344, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148344, latency: 12)	   <
CYCLE: 7684 -> 7695					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=418			   <
(0, 0) tag=131070:valid=1:dirty=0:age=26		   <
(0, 0) tag=130:valid=1:dirty=0:age=188			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=107		   <
(1, 1) tag=131074:valid=1:dirty=0:age=114		   <
(1, 1) tag=234886:valid=1:dirty=0:age=113		   <
(1, 1) tag=243103:valid=1:dirty=0:age=112		   <
(2, 2) tag=262142:valid=1:dirty=0:age=111		   <
(2, 2) tag=179627:valid=1:dirty=0:age=110		   <
(2, 2) tag=246179:valid=1:dirty=0:age=109		   <
(2, 2) tag=131331:valid=1:dirty=0:age=104		   <
(3, 3) tag=131069:valid=1:dirty=0:age=6			   <
(3, 3) tag=131332:valid=1:dirty=0:age=8			   <
(3, 3) tag=262139:valid=1:dirty=0:age=96		   <
(3, 3) tag=129:valid=1:dirty=0:age=29			   <
(4, 4) tag=147457:valid=1:dirty=0:age=46		   <
(4, 4) tag=32768:valid=1:dirty=0:age=17			   <
(4, 4) tag=148487:valid=1:dirty=0:age=42		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=27		   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=9			   <
(5, 5) tag=20227:valid=1:dirty=0:age=16			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=8			   <
(6, 6) tag=16646:valid=1:dirty=0:age=6			   <
(6, 6) tag=32769:valid=1:dirty=0:age=5			   <
(7, 7) tag=16647:valid=1:dirty=0:age=3			   <
(7, 7) tag=16648:valid=1:dirty=0:age=2			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 7696] LOAD: (Seq:      565)(Addr: 2415935492   <
DL1Cache->access(MemRead, addr: 2415935492, latency: 2)	   <
L2Cache->access(MemRead, addr: 2415935492, latency: 12)	   <
CYCLE: 7696 -> 7707					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=419			   <
(0, 0) tag=131070:valid=1:dirty=0:age=27		   <
(0, 0) tag=130:valid=1:dirty=0:age=189			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=108		   <
(1, 1) tag=131074:valid=1:dirty=0:age=115		   <
(1, 1) tag=234886:valid=1:dirty=0:age=114		   <
(1, 1) tag=243103:valid=1:dirty=0:age=113		   <
(2, 2) tag=262142:valid=1:dirty=0:age=112		   <
(2, 2) tag=179627:valid=1:dirty=0:age=111		   <
(2, 2) tag=246179:valid=1:dirty=0:age=110		   <
(2, 2) tag=131331:valid=1:dirty=0:age=105		   <
(3, 3) tag=131069:valid=1:dirty=0:age=7			   <
(3, 3) tag=131332:valid=1:dirty=0:age=9			   <
(3, 3) tag=262139:valid=1:dirty=0:age=97		   <
(3, 3) tag=129:valid=1:dirty=0:age=30			   <
(4, 4) tag=147457:valid=1:dirty=0:age=0			   <
(4, 4) tag=32768:valid=1:dirty=0:age=17			   <
(4, 4) tag=148487:valid=1:dirty=0:age=42		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=27		   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=9			   <
(5, 5) tag=20227:valid=1:dirty=0:age=16			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=8			   <
(6, 6) tag=16646:valid=1:dirty=0:age=6			   <
(6, 6) tag=32769:valid=1:dirty=0:age=5			   <
(7, 7) tag=16647:valid=1:dirty=0:age=3			   <
(7, 7) tag=16648:valid=1:dirty=0:age=2			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7707] JTYPE: (Seq:      568)(Addr: 2143580)(P   <
IL1Cache->access(MemRead, addr: 2148348, latency: 2)	   <
L2Cache->access(MemRead, addr: 2148348, latency: 12)	   <
CYCLE: 7707 -> 7718					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=420			   <
(0, 0) tag=131070:valid=1:dirty=0:age=28		   <
(0, 0) tag=130:valid=1:dirty=0:age=190			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=108		   <
(1, 1) tag=131074:valid=1:dirty=0:age=115		   <
(1, 1) tag=234886:valid=1:dirty=0:age=114		   <
(1, 1) tag=243103:valid=1:dirty=0:age=113		   <
(2, 2) tag=262142:valid=1:dirty=0:age=112		   <
(2, 2) tag=179627:valid=1:dirty=0:age=111		   <
(2, 2) tag=246179:valid=1:dirty=0:age=110		   <
(2, 2) tag=131331:valid=1:dirty=0:age=105		   <
(3, 3) tag=131069:valid=1:dirty=0:age=7			   <
(3, 3) tag=131332:valid=1:dirty=0:age=9			   <
(3, 3) tag=262139:valid=1:dirty=0:age=97		   <
(3, 3) tag=129:valid=1:dirty=0:age=30			   <
(4, 4) tag=147457:valid=1:dirty=0:age=0			   <
(4, 4) tag=32768:valid=1:dirty=0:age=17			   <
(4, 4) tag=148487:valid=1:dirty=0:age=42		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=27		   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=9			   <
(5, 5) tag=20227:valid=1:dirty=0:age=16			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=8			   <
(6, 6) tag=16646:valid=1:dirty=0:age=6			   <
(6, 6) tag=32769:valid=1:dirty=0:age=5			   <
(7, 7) tag=16647:valid=1:dirty=0:age=3			   <
(7, 7) tag=16648:valid=1:dirty=0:age=2			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7719] LOAD: (Seq:      569)(Addr: 268484608)(   <
IL1Cache->access(MemRead, addr: 2143580, latency: 2)	   <
L2Cache->access(MemRead, addr: 2143580, latency: 12)	   <
CYCLE: 7719 -> 7730					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=421			   <
(0, 0) tag=131070:valid=1:dirty=0:age=29		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=108		   <
(1, 1) tag=131074:valid=1:dirty=0:age=115		   <
(1, 1) tag=234886:valid=1:dirty=0:age=114		   <
(1, 1) tag=243103:valid=1:dirty=0:age=113		   <
(2, 2) tag=262142:valid=1:dirty=0:age=112		   <
(2, 2) tag=179627:valid=1:dirty=0:age=111		   <
(2, 2) tag=246179:valid=1:dirty=0:age=110		   <
(2, 2) tag=131331:valid=1:dirty=0:age=105		   <
(3, 3) tag=131069:valid=1:dirty=0:age=7			   <
(3, 3) tag=131332:valid=1:dirty=0:age=9			   <
(3, 3) tag=262139:valid=1:dirty=0:age=97		   <
(3, 3) tag=129:valid=1:dirty=0:age=30			   <
(4, 4) tag=147457:valid=1:dirty=0:age=0			   <
(4, 4) tag=32768:valid=1:dirty=0:age=17			   <
(4, 4) tag=148487:valid=1:dirty=0:age=42		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=27		   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=9			   <
(5, 5) tag=20227:valid=1:dirty=0:age=16			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=8			   <
(6, 6) tag=16646:valid=1:dirty=0:age=6			   <
(6, 6) tag=32769:valid=1:dirty=0:age=5			   <
(7, 7) tag=16647:valid=1:dirty=0:age=3			   <
(7, 7) tag=16648:valid=1:dirty=0:age=2			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7731] ITYPE: (Seq:      570)(Addr: 4294967256   <
IL1Cache->access(MemRead, addr: 2143584, latency: 2)	   <
L2Cache->access(MemRead, addr: 2143584, latency: 12)	   <
CYCLE: 7731 -> 7742					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=422			   <
(0, 0) tag=131070:valid=1:dirty=0:age=30		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=108		   <
(1, 1) tag=131074:valid=1:dirty=0:age=115		   <
(1, 1) tag=234886:valid=1:dirty=0:age=114		   <
(1, 1) tag=243103:valid=1:dirty=0:age=113		   <
(2, 2) tag=262142:valid=1:dirty=0:age=112		   <
(2, 2) tag=179627:valid=1:dirty=0:age=111		   <
(2, 2) tag=246179:valid=1:dirty=0:age=110		   <
(2, 2) tag=131331:valid=1:dirty=0:age=105		   <
(3, 3) tag=131069:valid=1:dirty=0:age=7			   <
(3, 3) tag=131332:valid=1:dirty=0:age=9			   <
(3, 3) tag=262139:valid=1:dirty=0:age=97		   <
(3, 3) tag=129:valid=1:dirty=0:age=30			   <
(4, 4) tag=147457:valid=1:dirty=0:age=0			   <
(4, 4) tag=32768:valid=1:dirty=0:age=17			   <
(4, 4) tag=148487:valid=1:dirty=0:age=42		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=27		   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=9			   <
(5, 5) tag=20227:valid=1:dirty=0:age=16			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=8			   <
(6, 6) tag=16646:valid=1:dirty=0:age=6			   <
(6, 6) tag=32769:valid=1:dirty=0:age=5			   <
(7, 7) tag=16647:valid=1:dirty=0:age=3			   <
(7, 7) tag=16648:valid=1:dirty=0:age=2			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7743] STORE: (Seq:      571)(Addr: 2147448192   <
IL1Cache->access(MemRead, addr: 2143588, latency: 2)	   <
L2Cache->access(MemRead, addr: 2143588, latency: 12)	   <
CYCLE: 7743 -> 7754					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=423			   <
(0, 0) tag=131070:valid=1:dirty=0:age=31		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=108		   <
(1, 1) tag=131074:valid=1:dirty=0:age=115		   <
(1, 1) tag=234886:valid=1:dirty=0:age=114		   <
(1, 1) tag=243103:valid=1:dirty=0:age=113		   <
(2, 2) tag=262142:valid=1:dirty=0:age=112		   <
(2, 2) tag=179627:valid=1:dirty=0:age=111		   <
(2, 2) tag=246179:valid=1:dirty=0:age=110		   <
(2, 2) tag=131331:valid=1:dirty=0:age=105		   <
(3, 3) tag=131069:valid=1:dirty=0:age=7			   <
(3, 3) tag=131332:valid=1:dirty=0:age=9			   <
(3, 3) tag=262139:valid=1:dirty=0:age=97		   <
(3, 3) tag=129:valid=1:dirty=0:age=30			   <
(4, 4) tag=147457:valid=1:dirty=0:age=0			   <
(4, 4) tag=32768:valid=1:dirty=0:age=17			   <
(4, 4) tag=148487:valid=1:dirty=0:age=42		   <
(4, 4) tag=16384:valid=1:dirty=0:age=0			   <
(5, 5) tag=131330:valid=1:dirty=0:age=27		   <
(5, 5) tag=147454:valid=1:dirty=0:age=1			   <
(5, 5) tag=16387:valid=1:dirty=0:age=9			   <
(5, 5) tag=20227:valid=1:dirty=0:age=16			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=8			   <
(6, 6) tag=16646:valid=1:dirty=0:age=6			   <
(6, 6) tag=32769:valid=1:dirty=0:age=5			   <
(7, 7) tag=16647:valid=1:dirty=0:age=3			   <
(7, 7) tag=16648:valid=1:dirty=0:age=2			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 7755] LOAD: (Seq:      569)(Addr: 268484608)   <
DL1Cache->access(MemRead, addr: 268484608, latency: 2)	   <
L2Cache->access(MemRead, addr: 268484608, latency: 12)	   <
CYCLE: 7755 -> 7766					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=424			   <
(0, 0) tag=131070:valid=1:dirty=0:age=32		   <
(0, 0) tag=130:valid=1:dirty=0:age=1			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=109		   <
(1, 1) tag=131074:valid=1:dirty=0:age=116		   <
(1, 1) tag=234886:valid=1:dirty=0:age=115		   <
(1, 1) tag=243103:valid=1:dirty=0:age=114		   <
(2, 2) tag=262142:valid=1:dirty=0:age=113		   <
(2, 2) tag=179627:valid=1:dirty=0:age=112		   <
(2, 2) tag=246179:valid=1:dirty=0:age=111		   <
(2, 2) tag=131331:valid=1:dirty=0:age=106		   <
(3, 3) tag=131069:valid=1:dirty=0:age=8			   <
(3, 3) tag=131332:valid=1:dirty=0:age=10		   <
(3, 3) tag=262139:valid=1:dirty=0:age=98		   <
(3, 3) tag=129:valid=1:dirty=0:age=31			   <
(4, 4) tag=147457:valid=1:dirty=0:age=1			   <
(4, 4) tag=32768:valid=1:dirty=0:age=18			   <
(4, 4) tag=148487:valid=1:dirty=0:age=43		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=28		   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=16			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=8			   <
(6, 6) tag=16646:valid=1:dirty=0:age=6			   <
(6, 6) tag=32769:valid=1:dirty=0:age=5			   <
(7, 7) tag=16647:valid=1:dirty=0:age=3			   <
(7, 7) tag=16648:valid=1:dirty=0:age=2			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7766] RTYPE: (Seq:      572)(Addr: 0)(PC: 214   <
IL1Cache->access(MemRead, addr: 2143592, latency: 2)	   <
L2Cache->access(MemRead, addr: 2143592, latency: 12)	   <
CYCLE: 7766 -> 7777					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=425			   <
(0, 0) tag=131070:valid=1:dirty=0:age=33		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=109		   <
(1, 1) tag=131074:valid=1:dirty=0:age=116		   <
(1, 1) tag=234886:valid=1:dirty=0:age=115		   <
(1, 1) tag=243103:valid=1:dirty=0:age=114		   <
(2, 2) tag=262142:valid=1:dirty=0:age=113		   <
(2, 2) tag=179627:valid=1:dirty=0:age=112		   <
(2, 2) tag=246179:valid=1:dirty=0:age=111		   <
(2, 2) tag=131331:valid=1:dirty=0:age=106		   <
(3, 3) tag=131069:valid=1:dirty=0:age=8			   <
(3, 3) tag=131332:valid=1:dirty=0:age=10		   <
(3, 3) tag=262139:valid=1:dirty=0:age=98		   <
(3, 3) tag=129:valid=1:dirty=0:age=31			   <
(4, 4) tag=147457:valid=1:dirty=0:age=1			   <
(4, 4) tag=32768:valid=1:dirty=0:age=18			   <
(4, 4) tag=148487:valid=1:dirty=0:age=43		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=28		   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=16			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=8			   <
(6, 6) tag=16646:valid=1:dirty=0:age=6			   <
(6, 6) tag=32769:valid=1:dirty=0:age=5			   <
(7, 7) tag=16647:valid=1:dirty=0:age=3			   <
(7, 7) tag=16648:valid=1:dirty=0:age=2			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7778] STORE: (Seq:      573)(Addr: 2147448212   <
IL1Cache->access(MemRead, addr: 2143596, latency: 2)	   <
L2Cache->access(MemRead, addr: 2143596, latency: 12)	   <
CYCLE: 7778 -> 7789					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=426			   <
(0, 0) tag=131070:valid=1:dirty=0:age=34		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=109		   <
(1, 1) tag=131074:valid=1:dirty=0:age=116		   <
(1, 1) tag=234886:valid=1:dirty=0:age=115		   <
(1, 1) tag=243103:valid=1:dirty=0:age=114		   <
(2, 2) tag=262142:valid=1:dirty=0:age=113		   <
(2, 2) tag=179627:valid=1:dirty=0:age=112		   <
(2, 2) tag=246179:valid=1:dirty=0:age=111		   <
(2, 2) tag=131331:valid=1:dirty=0:age=106		   <
(3, 3) tag=131069:valid=1:dirty=0:age=8			   <
(3, 3) tag=131332:valid=1:dirty=0:age=10		   <
(3, 3) tag=262139:valid=1:dirty=0:age=98		   <
(3, 3) tag=129:valid=1:dirty=0:age=31			   <
(4, 4) tag=147457:valid=1:dirty=0:age=1			   <
(4, 4) tag=32768:valid=1:dirty=0:age=18			   <
(4, 4) tag=148487:valid=1:dirty=0:age=43		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=28		   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=16			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=8			   <
(6, 6) tag=16646:valid=1:dirty=0:age=6			   <
(6, 6) tag=32769:valid=1:dirty=0:age=5			   <
(7, 7) tag=16647:valid=1:dirty=0:age=3			   <
(7, 7) tag=16648:valid=1:dirty=0:age=2			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 7790] STORE: (Seq:      571)(Addr: 214744819   <
DL1Cache->access(MemWrite, addr: 2147448192, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147448192, latency: 12)   <
Memory->access(MemWrite, addr: 2147448192, latency: 112)   <
CYCLE: 7790 -> 7790					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=426			   <
(0, 0) tag=131070:valid=1:dirty=0:age=34		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=109		   <
(1, 1) tag=131074:valid=1:dirty=0:age=116		   <
(1, 1) tag=234886:valid=1:dirty=0:age=115		   <
(1, 1) tag=243103:valid=1:dirty=0:age=114		   <
(2, 2) tag=262142:valid=1:dirty=0:age=113		   <
(2, 2) tag=179627:valid=1:dirty=0:age=112		   <
(2, 2) tag=246179:valid=1:dirty=0:age=111		   <
(2, 2) tag=131331:valid=1:dirty=0:age=106		   <
(3, 3) tag=131069:valid=1:dirty=0:age=8			   <
(3, 3) tag=131332:valid=1:dirty=0:age=10		   <
(3, 3) tag=262139:valid=1:dirty=0:age=98		   <
(3, 3) tag=129:valid=1:dirty=0:age=31			   <
(4, 4) tag=147457:valid=1:dirty=0:age=1			   <
(4, 4) tag=32768:valid=1:dirty=0:age=18			   <
(4, 4) tag=148487:valid=1:dirty=0:age=43		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=28		   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=16			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=8			   <
(6, 6) tag=16646:valid=1:dirty=0:age=6			   <
(6, 6) tag=32769:valid=1:dirty=0:age=5			   <
(7, 7) tag=16647:valid=1:dirty=0:age=3			   <
(7, 7) tag=16648:valid=1:dirty=0:age=2			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7790] STORE: (Seq:      574)(Addr: 2147448208   <
IL1Cache->access(MemRead, addr: 2143600, latency: 2)	   <
L2Cache->access(MemRead, addr: 2143600, latency: 12)	   <
CYCLE: 7790 -> 7801					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=427			   <
(0, 0) tag=131070:valid=1:dirty=0:age=35		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=109		   <
(1, 1) tag=131074:valid=1:dirty=0:age=116		   <
(1, 1) tag=234886:valid=1:dirty=0:age=115		   <
(1, 1) tag=243103:valid=1:dirty=0:age=114		   <
(2, 2) tag=262142:valid=1:dirty=0:age=113		   <
(2, 2) tag=179627:valid=1:dirty=0:age=112		   <
(2, 2) tag=246179:valid=1:dirty=0:age=111		   <
(2, 2) tag=131331:valid=1:dirty=0:age=106		   <
(3, 3) tag=131069:valid=1:dirty=0:age=8			   <
(3, 3) tag=131332:valid=1:dirty=0:age=10		   <
(3, 3) tag=262139:valid=1:dirty=0:age=98		   <
(3, 3) tag=129:valid=1:dirty=0:age=31			   <
(4, 4) tag=147457:valid=1:dirty=0:age=1			   <
(4, 4) tag=32768:valid=1:dirty=0:age=18			   <
(4, 4) tag=148487:valid=1:dirty=0:age=43		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=28		   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=16			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=8			   <
(6, 6) tag=16646:valid=1:dirty=0:age=6			   <
(6, 6) tag=32769:valid=1:dirty=0:age=5			   <
(7, 7) tag=16647:valid=1:dirty=0:age=3			   <
(7, 7) tag=16648:valid=1:dirty=0:age=2			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7802] STORE: (Seq:      575)(Addr: 2147448204   <
IL1Cache->access(MemRead, addr: 2143604, latency: 2)	   <
L2Cache->access(MemRead, addr: 2143604, latency: 12)	   <
CYCLE: 7802 -> 7813					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=428			   <
(0, 0) tag=131070:valid=1:dirty=0:age=36		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=109		   <
(1, 1) tag=131074:valid=1:dirty=0:age=116		   <
(1, 1) tag=234886:valid=1:dirty=0:age=115		   <
(1, 1) tag=243103:valid=1:dirty=0:age=114		   <
(2, 2) tag=262142:valid=1:dirty=0:age=113		   <
(2, 2) tag=179627:valid=1:dirty=0:age=112		   <
(2, 2) tag=246179:valid=1:dirty=0:age=111		   <
(2, 2) tag=131331:valid=1:dirty=0:age=106		   <
(3, 3) tag=131069:valid=1:dirty=0:age=8			   <
(3, 3) tag=131332:valid=1:dirty=0:age=10		   <
(3, 3) tag=262139:valid=1:dirty=0:age=98		   <
(3, 3) tag=129:valid=1:dirty=0:age=31			   <
(4, 4) tag=147457:valid=1:dirty=0:age=1			   <
(4, 4) tag=32768:valid=1:dirty=0:age=18			   <
(4, 4) tag=148487:valid=1:dirty=0:age=43		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=28		   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=16			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=8			   <
(6, 6) tag=16646:valid=1:dirty=0:age=6			   <
(6, 6) tag=32769:valid=1:dirty=0:age=5			   <
(7, 7) tag=16647:valid=1:dirty=0:age=3			   <
(7, 7) tag=16648:valid=1:dirty=0:age=2			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 7814] STORE: (Seq:      573)(Addr: 214744821   <
DL1Cache->access(MemWrite, addr: 2147448212, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147448212, latency: 12)   <
Memory->access(MemWrite, addr: 2147448212, latency: 112)   <
CYCLE: 7814 -> 7814					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=428			   <
(0, 0) tag=131070:valid=1:dirty=0:age=36		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=109		   <
(1, 1) tag=131074:valid=1:dirty=0:age=116		   <
(1, 1) tag=234886:valid=1:dirty=0:age=115		   <
(1, 1) tag=243103:valid=1:dirty=0:age=114		   <
(2, 2) tag=262142:valid=1:dirty=0:age=113		   <
(2, 2) tag=179627:valid=1:dirty=0:age=112		   <
(2, 2) tag=246179:valid=1:dirty=0:age=111		   <
(2, 2) tag=131331:valid=1:dirty=0:age=106		   <
(3, 3) tag=131069:valid=1:dirty=0:age=8			   <
(3, 3) tag=131332:valid=1:dirty=0:age=10		   <
(3, 3) tag=262139:valid=1:dirty=0:age=98		   <
(3, 3) tag=129:valid=1:dirty=0:age=31			   <
(4, 4) tag=147457:valid=1:dirty=0:age=1			   <
(4, 4) tag=32768:valid=1:dirty=0:age=18			   <
(4, 4) tag=148487:valid=1:dirty=0:age=43		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=28		   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=16			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=8			   <
(6, 6) tag=16646:valid=1:dirty=0:age=6			   <
(6, 6) tag=32769:valid=1:dirty=0:age=5			   <
(7, 7) tag=16647:valid=1:dirty=0:age=3			   <
(7, 7) tag=16648:valid=1:dirty=0:age=2			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7814] STORE: (Seq:      576)(Addr: 2147448200   <
IL1Cache->access(MemRead, addr: 2143608, latency: 2)	   <
L2Cache->access(MemRead, addr: 2143608, latency: 12)	   <
CYCLE: 7814 -> 7825					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=429			   <
(0, 0) tag=131070:valid=1:dirty=0:age=37		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=109		   <
(1, 1) tag=131074:valid=1:dirty=0:age=116		   <
(1, 1) tag=234886:valid=1:dirty=0:age=115		   <
(1, 1) tag=243103:valid=1:dirty=0:age=114		   <
(2, 2) tag=262142:valid=1:dirty=0:age=113		   <
(2, 2) tag=179627:valid=1:dirty=0:age=112		   <
(2, 2) tag=246179:valid=1:dirty=0:age=111		   <
(2, 2) tag=131331:valid=1:dirty=0:age=106		   <
(3, 3) tag=131069:valid=1:dirty=0:age=8			   <
(3, 3) tag=131332:valid=1:dirty=0:age=10		   <
(3, 3) tag=262139:valid=1:dirty=0:age=98		   <
(3, 3) tag=129:valid=1:dirty=0:age=31			   <
(4, 4) tag=147457:valid=1:dirty=0:age=1			   <
(4, 4) tag=32768:valid=1:dirty=0:age=18			   <
(4, 4) tag=148487:valid=1:dirty=0:age=43		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=28		   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=16			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=8			   <
(6, 6) tag=16646:valid=1:dirty=0:age=6			   <
(6, 6) tag=32769:valid=1:dirty=0:age=5			   <
(7, 7) tag=16647:valid=1:dirty=0:age=3			   <
(7, 7) tag=16648:valid=1:dirty=0:age=2			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 7826] STORE: (Seq:      574)(Addr: 214744820   <
DL1Cache->access(MemWrite, addr: 2147448208, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147448208, latency: 12)   <
Memory->access(MemWrite, addr: 2147448208, latency: 112)   <
CYCLE: 7826 -> 7826					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=429			   <
(0, 0) tag=131070:valid=1:dirty=0:age=37		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=109		   <
(1, 1) tag=131074:valid=1:dirty=0:age=116		   <
(1, 1) tag=234886:valid=1:dirty=0:age=115		   <
(1, 1) tag=243103:valid=1:dirty=0:age=114		   <
(2, 2) tag=262142:valid=1:dirty=0:age=113		   <
(2, 2) tag=179627:valid=1:dirty=0:age=112		   <
(2, 2) tag=246179:valid=1:dirty=0:age=111		   <
(2, 2) tag=131331:valid=1:dirty=0:age=106		   <
(3, 3) tag=131069:valid=1:dirty=0:age=8			   <
(3, 3) tag=131332:valid=1:dirty=0:age=10		   <
(3, 3) tag=262139:valid=1:dirty=0:age=98		   <
(3, 3) tag=129:valid=1:dirty=0:age=31			   <
(4, 4) tag=147457:valid=1:dirty=0:age=1			   <
(4, 4) tag=32768:valid=1:dirty=0:age=18			   <
(4, 4) tag=148487:valid=1:dirty=0:age=43		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=28		   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=16			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=8			   <
(6, 6) tag=16646:valid=1:dirty=0:age=6			   <
(6, 6) tag=32769:valid=1:dirty=0:age=5			   <
(7, 7) tag=16647:valid=1:dirty=0:age=3			   <
(7, 7) tag=16648:valid=1:dirty=0:age=2			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7826] STORE: (Seq:      577)(Addr: 2147448196   <
IL1Cache->access(MemRead, addr: 2143612, latency: 2)	   <
L2Cache->access(MemRead, addr: 2143612, latency: 12)	   <
CYCLE: 7826 -> 7837					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=430			   <
(0, 0) tag=131070:valid=1:dirty=0:age=38		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=109		   <
(1, 1) tag=131074:valid=1:dirty=0:age=116		   <
(1, 1) tag=234886:valid=1:dirty=0:age=115		   <
(1, 1) tag=243103:valid=1:dirty=0:age=114		   <
(2, 2) tag=262142:valid=1:dirty=0:age=113		   <
(2, 2) tag=179627:valid=1:dirty=0:age=112		   <
(2, 2) tag=246179:valid=1:dirty=0:age=111		   <
(2, 2) tag=131331:valid=1:dirty=0:age=106		   <
(3, 3) tag=131069:valid=1:dirty=0:age=8			   <
(3, 3) tag=131332:valid=1:dirty=0:age=10		   <
(3, 3) tag=262139:valid=1:dirty=0:age=98		   <
(3, 3) tag=129:valid=1:dirty=0:age=31			   <
(4, 4) tag=147457:valid=1:dirty=0:age=1			   <
(4, 4) tag=32768:valid=1:dirty=0:age=18			   <
(4, 4) tag=148487:valid=1:dirty=0:age=43		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=28		   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=16			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=8			   <
(6, 6) tag=16646:valid=1:dirty=0:age=6			   <
(6, 6) tag=32769:valid=1:dirty=0:age=5			   <
(7, 7) tag=16647:valid=1:dirty=0:age=3			   <
(7, 7) tag=16648:valid=1:dirty=0:age=2			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 7838] STORE: (Seq:      575)(Addr: 214744820   <
DL1Cache->access(MemWrite, addr: 2147448204, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147448204, latency: 12)   <
Memory->access(MemWrite, addr: 2147448204, latency: 112)   <
CYCLE: 7838 -> 7838					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=430			   <
(0, 0) tag=131070:valid=1:dirty=0:age=38		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=109		   <
(1, 1) tag=131074:valid=1:dirty=0:age=116		   <
(1, 1) tag=234886:valid=1:dirty=0:age=115		   <
(1, 1) tag=243103:valid=1:dirty=0:age=114		   <
(2, 2) tag=262142:valid=1:dirty=0:age=113		   <
(2, 2) tag=179627:valid=1:dirty=0:age=112		   <
(2, 2) tag=246179:valid=1:dirty=0:age=111		   <
(2, 2) tag=131331:valid=1:dirty=0:age=106		   <
(3, 3) tag=131069:valid=1:dirty=0:age=8			   <
(3, 3) tag=131332:valid=1:dirty=0:age=10		   <
(3, 3) tag=262139:valid=1:dirty=0:age=98		   <
(3, 3) tag=129:valid=1:dirty=0:age=31			   <
(4, 4) tag=147457:valid=1:dirty=0:age=1			   <
(4, 4) tag=32768:valid=1:dirty=0:age=18			   <
(4, 4) tag=148487:valid=1:dirty=0:age=43		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=28		   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=16			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=8			   <
(6, 6) tag=16646:valid=1:dirty=0:age=6			   <
(6, 6) tag=32769:valid=1:dirty=0:age=5			   <
(7, 7) tag=16647:valid=1:dirty=0:age=3			   <
(7, 7) tag=16648:valid=1:dirty=0:age=2			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7838] BRANCH: (Seq:      578)(Addr: 2143628)(   <
IL1Cache->access(MemRead, addr: 2143616, latency: 2)	   <
L2Cache->access(MemRead, addr: 2143616, latency: 12)	   <
CYCLE: 7838 -> 7849					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=431			   <
(0, 0) tag=131070:valid=1:dirty=0:age=39		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=109		   <
(1, 1) tag=131074:valid=1:dirty=0:age=116		   <
(1, 1) tag=234886:valid=1:dirty=0:age=115		   <
(1, 1) tag=243103:valid=1:dirty=0:age=114		   <
(2, 2) tag=262142:valid=1:dirty=0:age=113		   <
(2, 2) tag=179627:valid=1:dirty=0:age=112		   <
(2, 2) tag=246179:valid=1:dirty=0:age=111		   <
(2, 2) tag=131331:valid=1:dirty=0:age=106		   <
(3, 3) tag=131069:valid=1:dirty=0:age=8			   <
(3, 3) tag=131332:valid=1:dirty=0:age=10		   <
(3, 3) tag=262139:valid=1:dirty=0:age=98		   <
(3, 3) tag=129:valid=1:dirty=0:age=31			   <
(4, 4) tag=147457:valid=1:dirty=0:age=1			   <
(4, 4) tag=32768:valid=1:dirty=0:age=18			   <
(4, 4) tag=148487:valid=1:dirty=0:age=43		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=28		   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=16			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=8			   <
(6, 6) tag=16646:valid=1:dirty=0:age=6			   <
(6, 6) tag=32769:valid=1:dirty=0:age=5			   <
(7, 7) tag=16647:valid=1:dirty=0:age=3			   <
(7, 7) tag=16648:valid=1:dirty=0:age=2			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 7850] STORE: (Seq:      576)(Addr: 214744820   <
DL1Cache->access(MemWrite, addr: 2147448200, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147448200, latency: 12)   <
Memory->access(MemWrite, addr: 2147448200, latency: 112)   <
CYCLE: 7850 -> 7850					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=431			   <
(0, 0) tag=131070:valid=1:dirty=0:age=39		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=109		   <
(1, 1) tag=131074:valid=1:dirty=0:age=116		   <
(1, 1) tag=234886:valid=1:dirty=0:age=115		   <
(1, 1) tag=243103:valid=1:dirty=0:age=114		   <
(2, 2) tag=262142:valid=1:dirty=0:age=113		   <
(2, 2) tag=179627:valid=1:dirty=0:age=112		   <
(2, 2) tag=246179:valid=1:dirty=0:age=111		   <
(2, 2) tag=131331:valid=1:dirty=0:age=106		   <
(3, 3) tag=131069:valid=1:dirty=0:age=8			   <
(3, 3) tag=131332:valid=1:dirty=0:age=10		   <
(3, 3) tag=262139:valid=1:dirty=0:age=98		   <
(3, 3) tag=129:valid=1:dirty=0:age=31			   <
(4, 4) tag=147457:valid=1:dirty=0:age=1			   <
(4, 4) tag=32768:valid=1:dirty=0:age=18			   <
(4, 4) tag=148487:valid=1:dirty=0:age=43		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=28		   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=16			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=8			   <
(6, 6) tag=16646:valid=1:dirty=0:age=6			   <
(6, 6) tag=32769:valid=1:dirty=0:age=5			   <
(7, 7) tag=16647:valid=1:dirty=0:age=3			   <
(7, 7) tag=16648:valid=1:dirty=0:age=2			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7850] LOAD: (Seq:      579)(Addr: 268484608)(   <
IL1Cache->access(MemRead, addr: 2143628, latency: 2)	   <
L2Cache->access(MemRead, addr: 2143628, latency: 12)	   <
CYCLE: 7850 -> 7861					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=432			   <
(0, 0) tag=131070:valid=1:dirty=0:age=40		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=109		   <
(1, 1) tag=131074:valid=1:dirty=0:age=116		   <
(1, 1) tag=234886:valid=1:dirty=0:age=115		   <
(1, 1) tag=243103:valid=1:dirty=0:age=114		   <
(2, 2) tag=262142:valid=1:dirty=0:age=113		   <
(2, 2) tag=179627:valid=1:dirty=0:age=112		   <
(2, 2) tag=246179:valid=1:dirty=0:age=111		   <
(2, 2) tag=131331:valid=1:dirty=0:age=106		   <
(3, 3) tag=131069:valid=1:dirty=0:age=8			   <
(3, 3) tag=131332:valid=1:dirty=0:age=10		   <
(3, 3) tag=262139:valid=1:dirty=0:age=98		   <
(3, 3) tag=129:valid=1:dirty=0:age=31			   <
(4, 4) tag=147457:valid=1:dirty=0:age=1			   <
(4, 4) tag=32768:valid=1:dirty=0:age=18			   <
(4, 4) tag=148487:valid=1:dirty=0:age=43		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=28		   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=16			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=8			   <
(6, 6) tag=16646:valid=1:dirty=0:age=6			   <
(6, 6) tag=32769:valid=1:dirty=0:age=5			   <
(7, 7) tag=16647:valid=1:dirty=0:age=3			   <
(7, 7) tag=16648:valid=1:dirty=0:age=2			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 7862] STORE: (Seq:      577)(Addr: 214744819   <
DL1Cache->access(MemWrite, addr: 2147448196, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147448196, latency: 12)   <
Memory->access(MemWrite, addr: 2147448196, latency: 112)   <
CYCLE: 7862 -> 7862					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=432			   <
(0, 0) tag=131070:valid=1:dirty=0:age=40		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=109		   <
(1, 1) tag=131074:valid=1:dirty=0:age=116		   <
(1, 1) tag=234886:valid=1:dirty=0:age=115		   <
(1, 1) tag=243103:valid=1:dirty=0:age=114		   <
(2, 2) tag=262142:valid=1:dirty=0:age=113		   <
(2, 2) tag=179627:valid=1:dirty=0:age=112		   <
(2, 2) tag=246179:valid=1:dirty=0:age=111		   <
(2, 2) tag=131331:valid=1:dirty=0:age=106		   <
(3, 3) tag=131069:valid=1:dirty=0:age=8			   <
(3, 3) tag=131332:valid=1:dirty=0:age=10		   <
(3, 3) tag=262139:valid=1:dirty=0:age=98		   <
(3, 3) tag=129:valid=1:dirty=0:age=31			   <
(4, 4) tag=147457:valid=1:dirty=0:age=1			   <
(4, 4) tag=32768:valid=1:dirty=0:age=18			   <
(4, 4) tag=148487:valid=1:dirty=0:age=43		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=28		   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=16			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=8			   <
(6, 6) tag=16646:valid=1:dirty=0:age=6			   <
(6, 6) tag=32769:valid=1:dirty=0:age=5			   <
(7, 7) tag=16647:valid=1:dirty=0:age=3			   <
(7, 7) tag=16648:valid=1:dirty=0:age=2			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7862] BRANCH: (Seq:      580)(Addr: 2143644)(   <
IL1Cache->access(MemRead, addr: 2143632, latency: 2)	   <
L2Cache->access(MemRead, addr: 2143632, latency: 12)	   <
CYCLE: 7862 -> 7873					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=433			   <
(0, 0) tag=131070:valid=1:dirty=0:age=41		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=109		   <
(1, 1) tag=131074:valid=1:dirty=0:age=116		   <
(1, 1) tag=234886:valid=1:dirty=0:age=115		   <
(1, 1) tag=243103:valid=1:dirty=0:age=114		   <
(2, 2) tag=262142:valid=1:dirty=0:age=113		   <
(2, 2) tag=179627:valid=1:dirty=0:age=112		   <
(2, 2) tag=246179:valid=1:dirty=0:age=111		   <
(2, 2) tag=131331:valid=1:dirty=0:age=106		   <
(3, 3) tag=131069:valid=1:dirty=0:age=8			   <
(3, 3) tag=131332:valid=1:dirty=0:age=10		   <
(3, 3) tag=262139:valid=1:dirty=0:age=98		   <
(3, 3) tag=129:valid=1:dirty=0:age=31			   <
(4, 4) tag=147457:valid=1:dirty=0:age=1			   <
(4, 4) tag=32768:valid=1:dirty=0:age=18			   <
(4, 4) tag=148487:valid=1:dirty=0:age=43		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=28		   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=16			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=8			   <
(6, 6) tag=16646:valid=1:dirty=0:age=6			   <
(6, 6) tag=32769:valid=1:dirty=0:age=5			   <
(7, 7) tag=16647:valid=1:dirty=0:age=3			   <
(7, 7) tag=16648:valid=1:dirty=0:age=2			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7874] JTYPE: (Seq:      581)(Addr: 2142856)(P   <
IL1Cache->access(MemRead, addr: 2143636, latency: 2)	   <
L2Cache->access(MemRead, addr: 2143636, latency: 12)	   <
CYCLE: 7874 -> 7885					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=434			   <
(0, 0) tag=131070:valid=1:dirty=0:age=42		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=109		   <
(1, 1) tag=131074:valid=1:dirty=0:age=116		   <
(1, 1) tag=234886:valid=1:dirty=0:age=115		   <
(1, 1) tag=243103:valid=1:dirty=0:age=114		   <
(2, 2) tag=262142:valid=1:dirty=0:age=113		   <
(2, 2) tag=179627:valid=1:dirty=0:age=112		   <
(2, 2) tag=246179:valid=1:dirty=0:age=111		   <
(2, 2) tag=131331:valid=1:dirty=0:age=106		   <
(3, 3) tag=131069:valid=1:dirty=0:age=8			   <
(3, 3) tag=131332:valid=1:dirty=0:age=10		   <
(3, 3) tag=262139:valid=1:dirty=0:age=98		   <
(3, 3) tag=129:valid=1:dirty=0:age=31			   <
(4, 4) tag=147457:valid=1:dirty=0:age=1			   <
(4, 4) tag=32768:valid=1:dirty=0:age=18			   <
(4, 4) tag=148487:valid=1:dirty=0:age=43		   <
(4, 4) tag=16384:valid=1:dirty=0:age=1			   <
(5, 5) tag=131330:valid=1:dirty=0:age=28		   <
(5, 5) tag=147454:valid=1:dirty=0:age=2			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=16			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=8			   <
(6, 6) tag=16646:valid=1:dirty=0:age=6			   <
(6, 6) tag=32769:valid=1:dirty=0:age=5			   <
(7, 7) tag=16647:valid=1:dirty=0:age=3			   <
(7, 7) tag=16648:valid=1:dirty=0:age=2			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 7886] LOAD: (Seq:      579)(Addr: 268484608)   <
DL1Cache->access(MemRead, addr: 268484608, latency: 2)	   <
L2Cache->access(MemRead, addr: 268484608, latency: 12)	   <
CYCLE: 7886 -> 7897					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=435			   <
(0, 0) tag=131070:valid=1:dirty=0:age=43		   <
(0, 0) tag=130:valid=1:dirty=0:age=1			   <
(0, 0) tag=131:valid=1:dirty=0:age=2			   <
(1, 1) tag=262140:valid=1:dirty=0:age=110		   <
(1, 1) tag=131074:valid=1:dirty=0:age=117		   <
(1, 1) tag=234886:valid=1:dirty=0:age=116		   <
(1, 1) tag=243103:valid=1:dirty=0:age=115		   <
(2, 2) tag=262142:valid=1:dirty=0:age=114		   <
(2, 2) tag=179627:valid=1:dirty=0:age=113		   <
(2, 2) tag=246179:valid=1:dirty=0:age=112		   <
(2, 2) tag=131331:valid=1:dirty=0:age=107		   <
(3, 3) tag=131069:valid=1:dirty=0:age=9			   <
(3, 3) tag=131332:valid=1:dirty=0:age=11		   <
(3, 3) tag=262139:valid=1:dirty=0:age=99		   <
(3, 3) tag=129:valid=1:dirty=0:age=32			   <
(4, 4) tag=147457:valid=1:dirty=0:age=2			   <
(4, 4) tag=32768:valid=1:dirty=0:age=19			   <
(4, 4) tag=148487:valid=1:dirty=0:age=44		   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=29		   <
(5, 5) tag=147454:valid=1:dirty=0:age=3			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=16			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=8			   <
(6, 6) tag=16646:valid=1:dirty=0:age=6			   <
(6, 6) tag=32769:valid=1:dirty=0:age=5			   <
(7, 7) tag=16647:valid=1:dirty=0:age=3			   <
(7, 7) tag=16648:valid=1:dirty=0:age=2			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7897] ITYPE: (Seq:      582)(Addr: 4294967272   <
IL1Cache->access(MemRead, addr: 2142856, latency: 2)	   <
L2Cache->access(MemRead, addr: 2142856, latency: 12)	   <
CYCLE: 7897 -> 7908					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=436			   <
(0, 0) tag=131070:valid=1:dirty=0:age=44		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=2			   <
(1, 1) tag=262140:valid=1:dirty=0:age=110		   <
(1, 1) tag=131074:valid=1:dirty=0:age=117		   <
(1, 1) tag=234886:valid=1:dirty=0:age=116		   <
(1, 1) tag=243103:valid=1:dirty=0:age=115		   <
(2, 2) tag=262142:valid=1:dirty=0:age=114		   <
(2, 2) tag=179627:valid=1:dirty=0:age=113		   <
(2, 2) tag=246179:valid=1:dirty=0:age=112		   <
(2, 2) tag=131331:valid=1:dirty=0:age=107		   <
(3, 3) tag=131069:valid=1:dirty=0:age=9			   <
(3, 3) tag=131332:valid=1:dirty=0:age=11		   <
(3, 3) tag=262139:valid=1:dirty=0:age=99		   <
(3, 3) tag=129:valid=1:dirty=0:age=32			   <
(4, 4) tag=147457:valid=1:dirty=0:age=2			   <
(4, 4) tag=32768:valid=1:dirty=0:age=19			   <
(4, 4) tag=148487:valid=1:dirty=0:age=44		   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=29		   <
(5, 5) tag=147454:valid=1:dirty=0:age=3			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=16			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=8			   <
(6, 6) tag=16646:valid=1:dirty=0:age=6			   <
(6, 6) tag=32769:valid=1:dirty=0:age=5			   <
(7, 7) tag=16647:valid=1:dirty=0:age=3			   <
(7, 7) tag=16648:valid=1:dirty=0:age=2			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7909] LOAD: (Seq:      583)(Addr: 268492800)(   <
IL1Cache->access(MemRead, addr: 2142860, latency: 2)	   <
L2Cache->access(MemRead, addr: 2142860, latency: 12)	   <
CYCLE: 7909 -> 7920					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=437			   <
(0, 0) tag=131070:valid=1:dirty=0:age=45		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=2			   <
(1, 1) tag=262140:valid=1:dirty=0:age=110		   <
(1, 1) tag=131074:valid=1:dirty=0:age=117		   <
(1, 1) tag=234886:valid=1:dirty=0:age=116		   <
(1, 1) tag=243103:valid=1:dirty=0:age=115		   <
(2, 2) tag=262142:valid=1:dirty=0:age=114		   <
(2, 2) tag=179627:valid=1:dirty=0:age=113		   <
(2, 2) tag=246179:valid=1:dirty=0:age=112		   <
(2, 2) tag=131331:valid=1:dirty=0:age=107		   <
(3, 3) tag=131069:valid=1:dirty=0:age=9			   <
(3, 3) tag=131332:valid=1:dirty=0:age=11		   <
(3, 3) tag=262139:valid=1:dirty=0:age=99		   <
(3, 3) tag=129:valid=1:dirty=0:age=32			   <
(4, 4) tag=147457:valid=1:dirty=0:age=2			   <
(4, 4) tag=32768:valid=1:dirty=0:age=19			   <
(4, 4) tag=148487:valid=1:dirty=0:age=44		   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=29		   <
(5, 5) tag=147454:valid=1:dirty=0:age=3			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=16			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=8			   <
(6, 6) tag=16646:valid=1:dirty=0:age=6			   <
(6, 6) tag=32769:valid=1:dirty=0:age=5			   <
(7, 7) tag=16647:valid=1:dirty=0:age=3			   <
(7, 7) tag=16648:valid=1:dirty=0:age=2			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7921] ITYPE: (Seq:      584)(Addr: 12288)(PC:   <
IL1Cache->access(MemRead, addr: 2142864, latency: 2)	   <
L2Cache->access(MemRead, addr: 2142864, latency: 12)	   <
CYCLE: 7921 -> 7932					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=438			   <
(0, 0) tag=131070:valid=1:dirty=0:age=46		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=2			   <
(1, 1) tag=262140:valid=1:dirty=0:age=110		   <
(1, 1) tag=131074:valid=1:dirty=0:age=117		   <
(1, 1) tag=234886:valid=1:dirty=0:age=116		   <
(1, 1) tag=243103:valid=1:dirty=0:age=115		   <
(2, 2) tag=262142:valid=1:dirty=0:age=114		   <
(2, 2) tag=179627:valid=1:dirty=0:age=113		   <
(2, 2) tag=246179:valid=1:dirty=0:age=112		   <
(2, 2) tag=131331:valid=1:dirty=0:age=107		   <
(3, 3) tag=131069:valid=1:dirty=0:age=9			   <
(3, 3) tag=131332:valid=1:dirty=0:age=11		   <
(3, 3) tag=262139:valid=1:dirty=0:age=99		   <
(3, 3) tag=129:valid=1:dirty=0:age=32			   <
(4, 4) tag=147457:valid=1:dirty=0:age=2			   <
(4, 4) tag=32768:valid=1:dirty=0:age=19			   <
(4, 4) tag=148487:valid=1:dirty=0:age=44		   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=29		   <
(5, 5) tag=147454:valid=1:dirty=0:age=3			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=16			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=8			   <
(6, 6) tag=16646:valid=1:dirty=0:age=6			   <
(6, 6) tag=32769:valid=1:dirty=0:age=5			   <
(7, 7) tag=16647:valid=1:dirty=0:age=3			   <
(7, 7) tag=16648:valid=1:dirty=0:age=2			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7933] ITYPE: (Seq:      585)(Addr: 1024)(PC:    <
IL1Cache->access(MemRead, addr: 2142868, latency: 2)	   <
L2Cache->access(MemRead, addr: 2142868, latency: 12)	   <
CYCLE: 7933 -> 7944					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=439			   <
(0, 0) tag=131070:valid=1:dirty=0:age=47		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=2			   <
(1, 1) tag=262140:valid=1:dirty=0:age=110		   <
(1, 1) tag=131074:valid=1:dirty=0:age=117		   <
(1, 1) tag=234886:valid=1:dirty=0:age=116		   <
(1, 1) tag=243103:valid=1:dirty=0:age=115		   <
(2, 2) tag=262142:valid=1:dirty=0:age=114		   <
(2, 2) tag=179627:valid=1:dirty=0:age=113		   <
(2, 2) tag=246179:valid=1:dirty=0:age=112		   <
(2, 2) tag=131331:valid=1:dirty=0:age=107		   <
(3, 3) tag=131069:valid=1:dirty=0:age=9			   <
(3, 3) tag=131332:valid=1:dirty=0:age=11		   <
(3, 3) tag=262139:valid=1:dirty=0:age=99		   <
(3, 3) tag=129:valid=1:dirty=0:age=32			   <
(4, 4) tag=147457:valid=1:dirty=0:age=2			   <
(4, 4) tag=32768:valid=1:dirty=0:age=19			   <
(4, 4) tag=148487:valid=1:dirty=0:age=44		   <
(4, 4) tag=16384:valid=1:dirty=0:age=2			   <
(5, 5) tag=131330:valid=1:dirty=0:age=29		   <
(5, 5) tag=147454:valid=1:dirty=0:age=3			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=16			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=8			   <
(6, 6) tag=16646:valid=1:dirty=0:age=6			   <
(6, 6) tag=32769:valid=1:dirty=0:age=5			   <
(7, 7) tag=16647:valid=1:dirty=0:age=3			   <
(7, 7) tag=16648:valid=1:dirty=0:age=2			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 7945] LOAD: (Seq:      583)(Addr: 268492800)   <
DL1Cache->access(MemRead, addr: 268492800, latency: 2)	   <
L2Cache->access(MemRead, addr: 268492800, latency: 12)	   <
CYCLE: 7945 -> 7956					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=440			   <
(0, 0) tag=131070:valid=1:dirty=0:age=48		   <
(0, 0) tag=130:valid=1:dirty=0:age=1			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=111		   <
(1, 1) tag=131074:valid=1:dirty=0:age=118		   <
(1, 1) tag=234886:valid=1:dirty=0:age=117		   <
(1, 1) tag=243103:valid=1:dirty=0:age=116		   <
(2, 2) tag=262142:valid=1:dirty=0:age=115		   <
(2, 2) tag=179627:valid=1:dirty=0:age=114		   <
(2, 2) tag=246179:valid=1:dirty=0:age=113		   <
(2, 2) tag=131331:valid=1:dirty=0:age=108		   <
(3, 3) tag=131069:valid=1:dirty=0:age=10		   <
(3, 3) tag=131332:valid=1:dirty=0:age=12		   <
(3, 3) tag=262139:valid=1:dirty=0:age=100		   <
(3, 3) tag=129:valid=1:dirty=0:age=33			   <
(4, 4) tag=147457:valid=1:dirty=0:age=3			   <
(4, 4) tag=32768:valid=1:dirty=0:age=20			   <
(4, 4) tag=148487:valid=1:dirty=0:age=45		   <
(4, 4) tag=16384:valid=1:dirty=0:age=3			   <
(5, 5) tag=131330:valid=1:dirty=0:age=30		   <
(5, 5) tag=147454:valid=1:dirty=0:age=4			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=16			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=8			   <
(6, 6) tag=16646:valid=1:dirty=0:age=6			   <
(6, 6) tag=32769:valid=1:dirty=0:age=5			   <
(7, 7) tag=16647:valid=1:dirty=0:age=3			   <
(7, 7) tag=16648:valid=1:dirty=0:age=2			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7956] STORE: (Seq:      586)(Addr: 2147448172   <
IL1Cache->access(MemRead, addr: 2142872, latency: 2)	   <
L2Cache->access(MemRead, addr: 2142872, latency: 12)	   <
CYCLE: 7956 -> 7967					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=441			   <
(0, 0) tag=131070:valid=1:dirty=0:age=49		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=111		   <
(1, 1) tag=131074:valid=1:dirty=0:age=118		   <
(1, 1) tag=234886:valid=1:dirty=0:age=117		   <
(1, 1) tag=243103:valid=1:dirty=0:age=116		   <
(2, 2) tag=262142:valid=1:dirty=0:age=115		   <
(2, 2) tag=179627:valid=1:dirty=0:age=114		   <
(2, 2) tag=246179:valid=1:dirty=0:age=113		   <
(2, 2) tag=131331:valid=1:dirty=0:age=108		   <
(3, 3) tag=131069:valid=1:dirty=0:age=10		   <
(3, 3) tag=131332:valid=1:dirty=0:age=12		   <
(3, 3) tag=262139:valid=1:dirty=0:age=100		   <
(3, 3) tag=129:valid=1:dirty=0:age=33			   <
(4, 4) tag=147457:valid=1:dirty=0:age=3			   <
(4, 4) tag=32768:valid=1:dirty=0:age=20			   <
(4, 4) tag=148487:valid=1:dirty=0:age=45		   <
(4, 4) tag=16384:valid=1:dirty=0:age=3			   <
(5, 5) tag=131330:valid=1:dirty=0:age=30		   <
(5, 5) tag=147454:valid=1:dirty=0:age=4			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=16			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=8			   <
(6, 6) tag=16646:valid=1:dirty=0:age=6			   <
(6, 6) tag=32769:valid=1:dirty=0:age=5			   <
(7, 7) tag=16647:valid=1:dirty=0:age=3			   <
(7, 7) tag=16648:valid=1:dirty=0:age=2			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7968] STORE: (Seq:      587)(Addr: 2147448168   <
IL1Cache->access(MemRead, addr: 2142876, latency: 2)	   <
L2Cache->access(MemRead, addr: 2142876, latency: 12)	   <
CYCLE: 7968 -> 7979					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=442			   <
(0, 0) tag=131070:valid=1:dirty=0:age=50		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=111		   <
(1, 1) tag=131074:valid=1:dirty=0:age=118		   <
(1, 1) tag=234886:valid=1:dirty=0:age=117		   <
(1, 1) tag=243103:valid=1:dirty=0:age=116		   <
(2, 2) tag=262142:valid=1:dirty=0:age=115		   <
(2, 2) tag=179627:valid=1:dirty=0:age=114		   <
(2, 2) tag=246179:valid=1:dirty=0:age=113		   <
(2, 2) tag=131331:valid=1:dirty=0:age=108		   <
(3, 3) tag=131069:valid=1:dirty=0:age=10		   <
(3, 3) tag=131332:valid=1:dirty=0:age=12		   <
(3, 3) tag=262139:valid=1:dirty=0:age=100		   <
(3, 3) tag=129:valid=1:dirty=0:age=33			   <
(4, 4) tag=147457:valid=1:dirty=0:age=3			   <
(4, 4) tag=32768:valid=1:dirty=0:age=20			   <
(4, 4) tag=148487:valid=1:dirty=0:age=45		   <
(4, 4) tag=16384:valid=1:dirty=0:age=3			   <
(5, 5) tag=131330:valid=1:dirty=0:age=30		   <
(5, 5) tag=147454:valid=1:dirty=0:age=4			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=16			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=8			   <
(6, 6) tag=16646:valid=1:dirty=0:age=6			   <
(6, 6) tag=32769:valid=1:dirty=0:age=5			   <
(7, 7) tag=16647:valid=1:dirty=0:age=3			   <
(7, 7) tag=16648:valid=1:dirty=0:age=2			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7980] STORE: (Seq:      588)(Addr: 268453968)   <
IL1Cache->access(MemRead, addr: 2142880, latency: 2)	   <
L2Cache->access(MemRead, addr: 2142880, latency: 12)	   <
CYCLE: 7980 -> 7991					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=443			   <
(0, 0) tag=131070:valid=1:dirty=0:age=51		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=111		   <
(1, 1) tag=131074:valid=1:dirty=0:age=118		   <
(1, 1) tag=234886:valid=1:dirty=0:age=117		   <
(1, 1) tag=243103:valid=1:dirty=0:age=116		   <
(2, 2) tag=262142:valid=1:dirty=0:age=115		   <
(2, 2) tag=179627:valid=1:dirty=0:age=114		   <
(2, 2) tag=246179:valid=1:dirty=0:age=113		   <
(2, 2) tag=131331:valid=1:dirty=0:age=108		   <
(3, 3) tag=131069:valid=1:dirty=0:age=10		   <
(3, 3) tag=131332:valid=1:dirty=0:age=12		   <
(3, 3) tag=262139:valid=1:dirty=0:age=100		   <
(3, 3) tag=129:valid=1:dirty=0:age=33			   <
(4, 4) tag=147457:valid=1:dirty=0:age=3			   <
(4, 4) tag=32768:valid=1:dirty=0:age=20			   <
(4, 4) tag=148487:valid=1:dirty=0:age=45		   <
(4, 4) tag=16384:valid=1:dirty=0:age=3			   <
(5, 5) tag=131330:valid=1:dirty=0:age=30		   <
(5, 5) tag=147454:valid=1:dirty=0:age=4			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=16			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=8			   <
(6, 6) tag=16646:valid=1:dirty=0:age=6			   <
(6, 6) tag=32769:valid=1:dirty=0:age=5			   <
(7, 7) tag=16647:valid=1:dirty=0:age=3			   <
(7, 7) tag=16648:valid=1:dirty=0:age=2			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 7992] STORE: (Seq:      586)(Addr: 214744817   <
DL1Cache->access(MemWrite, addr: 2147448172, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147448172, latency: 12)   <
Memory->access(MemWrite, addr: 2147448172, latency: 112)   <
CYCLE: 7992 -> 7992					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=443			   <
(0, 0) tag=131070:valid=1:dirty=0:age=51		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=111		   <
(1, 1) tag=131074:valid=1:dirty=0:age=118		   <
(1, 1) tag=234886:valid=1:dirty=0:age=117		   <
(1, 1) tag=243103:valid=1:dirty=0:age=116		   <
(2, 2) tag=262142:valid=1:dirty=0:age=115		   <
(2, 2) tag=179627:valid=1:dirty=0:age=114		   <
(2, 2) tag=246179:valid=1:dirty=0:age=113		   <
(2, 2) tag=131331:valid=1:dirty=0:age=108		   <
(3, 3) tag=131069:valid=1:dirty=0:age=10		   <
(3, 3) tag=131332:valid=1:dirty=0:age=12		   <
(3, 3) tag=262139:valid=1:dirty=0:age=100		   <
(3, 3) tag=129:valid=1:dirty=0:age=33			   <
(4, 4) tag=147457:valid=1:dirty=0:age=3			   <
(4, 4) tag=32768:valid=1:dirty=0:age=20			   <
(4, 4) tag=148487:valid=1:dirty=0:age=45		   <
(4, 4) tag=16384:valid=1:dirty=0:age=3			   <
(5, 5) tag=131330:valid=1:dirty=0:age=30		   <
(5, 5) tag=147454:valid=1:dirty=0:age=4			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=16			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=8			   <
(6, 6) tag=16646:valid=1:dirty=0:age=6			   <
(6, 6) tag=32769:valid=1:dirty=0:age=5			   <
(7, 7) tag=16647:valid=1:dirty=0:age=3			   <
(7, 7) tag=16648:valid=1:dirty=0:age=2			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 7992] JTYPE: (Seq:      589)(Addr: 0)(PC: 214   <
IL1Cache->access(MemRead, addr: 2142884, latency: 2)	   <
L2Cache->access(MemRead, addr: 2142884, latency: 12)	   <
CYCLE: 7992 -> 8003					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=444			   <
(0, 0) tag=131070:valid=1:dirty=0:age=52		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=111		   <
(1, 1) tag=131074:valid=1:dirty=0:age=118		   <
(1, 1) tag=234886:valid=1:dirty=0:age=117		   <
(1, 1) tag=243103:valid=1:dirty=0:age=116		   <
(2, 2) tag=262142:valid=1:dirty=0:age=115		   <
(2, 2) tag=179627:valid=1:dirty=0:age=114		   <
(2, 2) tag=246179:valid=1:dirty=0:age=113		   <
(2, 2) tag=131331:valid=1:dirty=0:age=108		   <
(3, 3) tag=131069:valid=1:dirty=0:age=10		   <
(3, 3) tag=131332:valid=1:dirty=0:age=12		   <
(3, 3) tag=262139:valid=1:dirty=0:age=100		   <
(3, 3) tag=129:valid=1:dirty=0:age=33			   <
(4, 4) tag=147457:valid=1:dirty=0:age=3			   <
(4, 4) tag=32768:valid=1:dirty=0:age=20			   <
(4, 4) tag=148487:valid=1:dirty=0:age=45		   <
(4, 4) tag=16384:valid=1:dirty=0:age=3			   <
(5, 5) tag=131330:valid=1:dirty=0:age=30		   <
(5, 5) tag=147454:valid=1:dirty=0:age=4			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=16			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=8			   <
(6, 6) tag=16646:valid=1:dirty=0:age=6			   <
(6, 6) tag=32769:valid=1:dirty=0:age=5			   <
(7, 7) tag=16647:valid=1:dirty=0:age=3			   <
(7, 7) tag=16648:valid=1:dirty=0:age=2			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 8004] STORE: (Seq:      587)(Addr: 214744816   <
DL1Cache->access(MemWrite, addr: 2147448168, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147448168, latency: 12)   <
Memory->access(MemWrite, addr: 2147448168, latency: 112)   <
CYCLE: 8004 -> 8004					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=444			   <
(0, 0) tag=131070:valid=1:dirty=0:age=52		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=111		   <
(1, 1) tag=131074:valid=1:dirty=0:age=118		   <
(1, 1) tag=234886:valid=1:dirty=0:age=117		   <
(1, 1) tag=243103:valid=1:dirty=0:age=116		   <
(2, 2) tag=262142:valid=1:dirty=0:age=115		   <
(2, 2) tag=179627:valid=1:dirty=0:age=114		   <
(2, 2) tag=246179:valid=1:dirty=0:age=113		   <
(2, 2) tag=131331:valid=1:dirty=0:age=108		   <
(3, 3) tag=131069:valid=1:dirty=0:age=10		   <
(3, 3) tag=131332:valid=1:dirty=0:age=12		   <
(3, 3) tag=262139:valid=1:dirty=0:age=100		   <
(3, 3) tag=129:valid=1:dirty=0:age=33			   <
(4, 4) tag=147457:valid=1:dirty=0:age=3			   <
(4, 4) tag=32768:valid=1:dirty=0:age=20			   <
(4, 4) tag=148487:valid=1:dirty=0:age=45		   <
(4, 4) tag=16384:valid=1:dirty=0:age=3			   <
(5, 5) tag=131330:valid=1:dirty=0:age=30		   <
(5, 5) tag=147454:valid=1:dirty=0:age=4			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=16			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=8			   <
(6, 6) tag=16646:valid=1:dirty=0:age=6			   <
(6, 6) tag=32769:valid=1:dirty=0:age=5			   <
(7, 7) tag=16647:valid=1:dirty=0:age=3			   <
(7, 7) tag=16648:valid=1:dirty=0:age=2			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8004] ITYPE: (Seq:      590)(Addr: 4294967272   <
IL1Cache->access(MemRead, addr: 2157104, latency: 2)	   <
L2Cache->access(MemRead, addr: 2157104, latency: 12)	   <
CYCLE: 8004 -> 8015					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=445			   <
(0, 0) tag=131070:valid=1:dirty=0:age=53		   <
(0, 0) tag=130:valid=1:dirty=0:age=1			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=111		   <
(1, 1) tag=131074:valid=1:dirty=0:age=118		   <
(1, 1) tag=234886:valid=1:dirty=0:age=117		   <
(1, 1) tag=243103:valid=1:dirty=0:age=116		   <
(2, 2) tag=262142:valid=1:dirty=0:age=115		   <
(2, 2) tag=179627:valid=1:dirty=0:age=114		   <
(2, 2) tag=246179:valid=1:dirty=0:age=113		   <
(2, 2) tag=131331:valid=1:dirty=0:age=108		   <
(3, 3) tag=131069:valid=1:dirty=0:age=10		   <
(3, 3) tag=131332:valid=1:dirty=0:age=12		   <
(3, 3) tag=262139:valid=1:dirty=0:age=100		   <
(3, 3) tag=129:valid=1:dirty=0:age=33			   <
(4, 4) tag=147457:valid=1:dirty=0:age=3			   <
(4, 4) tag=32768:valid=1:dirty=0:age=20			   <
(4, 4) tag=148487:valid=1:dirty=0:age=45		   <
(4, 4) tag=16384:valid=1:dirty=0:age=3			   <
(5, 5) tag=131330:valid=1:dirty=0:age=30		   <
(5, 5) tag=147454:valid=1:dirty=0:age=4			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=16			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=8			   <
(6, 6) tag=16646:valid=1:dirty=0:age=6			   <
(6, 6) tag=32769:valid=1:dirty=0:age=5			   <
(7, 7) tag=16647:valid=1:dirty=0:age=3			   <
(7, 7) tag=16648:valid=1:dirty=0:age=2			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 8016] STORE: (Seq:      588)(Addr: 268453968   <
DL1Cache->access(MemWrite, addr: 268453968, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268453968, latency: 12)	   <
Memory->access(MemWrite, addr: 268453968, latency: 112)	   <
CYCLE: 8016 -> 8016					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=445			   <
(0, 0) tag=131070:valid=1:dirty=0:age=53		   <
(0, 0) tag=130:valid=1:dirty=0:age=1			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=111		   <
(1, 1) tag=131074:valid=1:dirty=0:age=118		   <
(1, 1) tag=234886:valid=1:dirty=0:age=117		   <
(1, 1) tag=243103:valid=1:dirty=0:age=116		   <
(2, 2) tag=262142:valid=1:dirty=0:age=115		   <
(2, 2) tag=179627:valid=1:dirty=0:age=114		   <
(2, 2) tag=246179:valid=1:dirty=0:age=113		   <
(2, 2) tag=131331:valid=1:dirty=0:age=108		   <
(3, 3) tag=131069:valid=1:dirty=0:age=10		   <
(3, 3) tag=131332:valid=1:dirty=0:age=12		   <
(3, 3) tag=262139:valid=1:dirty=0:age=100		   <
(3, 3) tag=129:valid=1:dirty=0:age=33			   <
(4, 4) tag=147457:valid=1:dirty=0:age=3			   <
(4, 4) tag=32768:valid=1:dirty=0:age=20			   <
(4, 4) tag=148487:valid=1:dirty=0:age=45		   <
(4, 4) tag=16384:valid=1:dirty=0:age=3			   <
(5, 5) tag=131330:valid=1:dirty=0:age=30		   <
(5, 5) tag=147454:valid=1:dirty=0:age=4			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=16			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=8			   <
(6, 6) tag=16646:valid=1:dirty=0:age=6			   <
(6, 6) tag=32769:valid=1:dirty=0:age=5			   <
(7, 7) tag=16647:valid=1:dirty=0:age=3			   <
(7, 7) tag=16648:valid=1:dirty=0:age=2			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8016] STORE: (Seq:      591)(Addr: 2147448144   <
IL1Cache->access(MemRead, addr: 2157108, latency: 2)	   <
L2Cache->access(MemRead, addr: 2157108, latency: 12)	   <
CYCLE: 8016 -> 8027					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=446			   <
(0, 0) tag=131070:valid=1:dirty=0:age=54		   <
(0, 0) tag=130:valid=1:dirty=0:age=2			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=111		   <
(1, 1) tag=131074:valid=1:dirty=0:age=118		   <
(1, 1) tag=234886:valid=1:dirty=0:age=117		   <
(1, 1) tag=243103:valid=1:dirty=0:age=116		   <
(2, 2) tag=262142:valid=1:dirty=0:age=115		   <
(2, 2) tag=179627:valid=1:dirty=0:age=114		   <
(2, 2) tag=246179:valid=1:dirty=0:age=113		   <
(2, 2) tag=131331:valid=1:dirty=0:age=108		   <
(3, 3) tag=131069:valid=1:dirty=0:age=10		   <
(3, 3) tag=131332:valid=1:dirty=0:age=12		   <
(3, 3) tag=262139:valid=1:dirty=0:age=100		   <
(3, 3) tag=129:valid=1:dirty=0:age=33			   <
(4, 4) tag=147457:valid=1:dirty=0:age=3			   <
(4, 4) tag=32768:valid=1:dirty=0:age=20			   <
(4, 4) tag=148487:valid=1:dirty=0:age=45		   <
(4, 4) tag=16384:valid=1:dirty=0:age=3			   <
(5, 5) tag=131330:valid=1:dirty=0:age=30		   <
(5, 5) tag=147454:valid=1:dirty=0:age=4			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=16			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=8			   <
(6, 6) tag=16646:valid=1:dirty=0:age=6			   <
(6, 6) tag=32769:valid=1:dirty=0:age=5			   <
(7, 7) tag=16647:valid=1:dirty=0:age=3			   <
(7, 7) tag=16648:valid=1:dirty=0:age=2			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8028] JTYPE: (Seq:      592)(Addr: 2177640)(P   <
IL1Cache->access(MemRead, addr: 2157112, latency: 2)	   <
L2Cache->access(MemRead, addr: 2157112, latency: 12)	   <
CYCLE: 8028 -> 8039					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=447			   <
(0, 0) tag=131070:valid=1:dirty=0:age=55		   <
(0, 0) tag=130:valid=1:dirty=0:age=3			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=111		   <
(1, 1) tag=131074:valid=1:dirty=0:age=118		   <
(1, 1) tag=234886:valid=1:dirty=0:age=117		   <
(1, 1) tag=243103:valid=1:dirty=0:age=116		   <
(2, 2) tag=262142:valid=1:dirty=0:age=115		   <
(2, 2) tag=179627:valid=1:dirty=0:age=114		   <
(2, 2) tag=246179:valid=1:dirty=0:age=113		   <
(2, 2) tag=131331:valid=1:dirty=0:age=108		   <
(3, 3) tag=131069:valid=1:dirty=0:age=10		   <
(3, 3) tag=131332:valid=1:dirty=0:age=12		   <
(3, 3) tag=262139:valid=1:dirty=0:age=100		   <
(3, 3) tag=129:valid=1:dirty=0:age=33			   <
(4, 4) tag=147457:valid=1:dirty=0:age=3			   <
(4, 4) tag=32768:valid=1:dirty=0:age=20			   <
(4, 4) tag=148487:valid=1:dirty=0:age=45		   <
(4, 4) tag=16384:valid=1:dirty=0:age=3			   <
(5, 5) tag=131330:valid=1:dirty=0:age=30		   <
(5, 5) tag=147454:valid=1:dirty=0:age=4			   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=16			   <
(6, 6) tag=32771:valid=1:dirty=0:age=2			   <
(6, 6) tag=15211:valid=1:dirty=0:age=8			   <
(6, 6) tag=16646:valid=1:dirty=0:age=6			   <
(6, 6) tag=32769:valid=1:dirty=0:age=5			   <
(7, 7) tag=16647:valid=1:dirty=0:age=3			   <
(7, 7) tag=16648:valid=1:dirty=0:age=2			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8040] ITYPE: (Seq:      593)(Addr: 4294967272   <
IL1Cache->access(MemRead, addr: 2177640, latency: 2)	   <
L2Cache->access(MemRead, addr: 2177640, latency: 12)	   <
CYCLE: 8040 -> 8051					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=448			   <
(0, 0) tag=131070:valid=1:dirty=0:age=56		   <
(0, 0) tag=130:valid=1:dirty=0:age=4			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=112		   <
(1, 1) tag=131074:valid=1:dirty=0:age=119		   <
(1, 1) tag=234886:valid=1:dirty=0:age=118		   <
(1, 1) tag=243103:valid=1:dirty=0:age=117		   <
(2, 2) tag=262142:valid=1:dirty=0:age=116		   <
(2, 2) tag=179627:valid=1:dirty=0:age=115		   <
(2, 2) tag=246179:valid=1:dirty=0:age=114		   <
(2, 2) tag=131331:valid=1:dirty=0:age=109		   <
(3, 3) tag=131069:valid=1:dirty=0:age=11		   <
(3, 3) tag=131332:valid=1:dirty=0:age=13		   <
(3, 3) tag=262139:valid=1:dirty=0:age=101		   <
(3, 3) tag=129:valid=1:dirty=0:age=34			   <
(4, 4) tag=147457:valid=1:dirty=0:age=4			   <
(4, 4) tag=32768:valid=1:dirty=0:age=21			   <
(4, 4) tag=148487:valid=1:dirty=0:age=46		   <
(4, 4) tag=16384:valid=1:dirty=0:age=4			   <
(5, 5) tag=131330:valid=1:dirty=0:age=31		   <
(5, 5) tag=147454:valid=1:dirty=0:age=5			   <
(5, 5) tag=16387:valid=1:dirty=0:age=1			   <
(5, 5) tag=20227:valid=1:dirty=0:age=17			   <
(6, 6) tag=32771:valid=1:dirty=0:age=3			   <
(6, 6) tag=15211:valid=1:dirty=0:age=9			   <
(6, 6) tag=16646:valid=1:dirty=0:age=7			   <
(6, 6) tag=32769:valid=1:dirty=0:age=6			   <
(7, 7) tag=16647:valid=1:dirty=0:age=4			   <
(7, 7) tag=16648:valid=1:dirty=0:age=3			   <
(7, 7) tag=131333:valid=1:dirty=0:age=2			   <
(7, 7) tag=16386:valid=1:dirty=0:age=1			   <
(8, 8) tag=132:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 8052] STORE: (Seq:      591)(Addr: 214744814   <
DL1Cache->access(MemWrite, addr: 2147448144, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147448144, latency: 12)   <
Memory->access(MemWrite, addr: 2147448144, latency: 112)   <
CYCLE: 8052 -> 8052					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=448			   <
(0, 0) tag=131070:valid=1:dirty=0:age=56		   <
(0, 0) tag=130:valid=1:dirty=0:age=4			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=112		   <
(1, 1) tag=131074:valid=1:dirty=0:age=119		   <
(1, 1) tag=234886:valid=1:dirty=0:age=118		   <
(1, 1) tag=243103:valid=1:dirty=0:age=117		   <
(2, 2) tag=262142:valid=1:dirty=0:age=116		   <
(2, 2) tag=179627:valid=1:dirty=0:age=115		   <
(2, 2) tag=246179:valid=1:dirty=0:age=114		   <
(2, 2) tag=131331:valid=1:dirty=0:age=109		   <
(3, 3) tag=131069:valid=1:dirty=0:age=11		   <
(3, 3) tag=131332:valid=1:dirty=0:age=13		   <
(3, 3) tag=262139:valid=1:dirty=0:age=101		   <
(3, 3) tag=129:valid=1:dirty=0:age=34			   <
(4, 4) tag=147457:valid=1:dirty=0:age=4			   <
(4, 4) tag=32768:valid=1:dirty=0:age=21			   <
(4, 4) tag=148487:valid=1:dirty=0:age=46		   <
(4, 4) tag=16384:valid=1:dirty=0:age=4			   <
(5, 5) tag=131330:valid=1:dirty=0:age=31		   <
(5, 5) tag=147454:valid=1:dirty=0:age=5			   <
(5, 5) tag=16387:valid=1:dirty=0:age=1			   <
(5, 5) tag=20227:valid=1:dirty=0:age=17			   <
(6, 6) tag=32771:valid=1:dirty=0:age=3			   <
(6, 6) tag=15211:valid=1:dirty=0:age=9			   <
(6, 6) tag=16646:valid=1:dirty=0:age=7			   <
(6, 6) tag=32769:valid=1:dirty=0:age=6			   <
(7, 7) tag=16647:valid=1:dirty=0:age=4			   <
(7, 7) tag=16648:valid=1:dirty=0:age=3			   <
(7, 7) tag=131333:valid=1:dirty=0:age=2			   <
(7, 7) tag=16386:valid=1:dirty=0:age=1			   <
(8, 8) tag=132:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8052] STORE: (Seq:      594)(Addr: 2147448124   <
IL1Cache->access(MemRead, addr: 2177644, latency: 2)	   <
L2Cache->access(MemRead, addr: 2177644, latency: 12)	   <
CYCLE: 8052 -> 8063					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=449			   <
(0, 0) tag=131070:valid=1:dirty=0:age=57		   <
(0, 0) tag=130:valid=1:dirty=0:age=5			   <
(0, 0) tag=131:valid=1:dirty=0:age=2			   <
(1, 1) tag=262140:valid=1:dirty=0:age=113		   <
(1, 1) tag=131074:valid=1:dirty=0:age=120		   <
(1, 1) tag=234886:valid=1:dirty=0:age=119		   <
(1, 1) tag=243103:valid=1:dirty=0:age=118		   <
(2, 2) tag=262142:valid=1:dirty=0:age=117		   <
(2, 2) tag=179627:valid=1:dirty=0:age=116		   <
(2, 2) tag=246179:valid=1:dirty=0:age=115		   <
(2, 2) tag=131331:valid=1:dirty=0:age=110		   <
(3, 3) tag=131069:valid=1:dirty=0:age=12		   <
(3, 3) tag=131332:valid=1:dirty=0:age=14		   <
(3, 3) tag=262139:valid=1:dirty=0:age=102		   <
(3, 3) tag=129:valid=1:dirty=0:age=35			   <
(4, 4) tag=147457:valid=1:dirty=0:age=5			   <
(4, 4) tag=32768:valid=1:dirty=0:age=22			   <
(4, 4) tag=148487:valid=1:dirty=0:age=47		   <
(4, 4) tag=16384:valid=1:dirty=0:age=5			   <
(5, 5) tag=131330:valid=1:dirty=0:age=32		   <
(5, 5) tag=147454:valid=1:dirty=0:age=6			   <
(5, 5) tag=16387:valid=1:dirty=0:age=2			   <
(5, 5) tag=20227:valid=1:dirty=0:age=18			   <
(6, 6) tag=32771:valid=1:dirty=0:age=4			   <
(6, 6) tag=15211:valid=1:dirty=0:age=10			   <
(6, 6) tag=16646:valid=1:dirty=0:age=8			   <
(6, 6) tag=32769:valid=1:dirty=0:age=7			   <
(7, 7) tag=16647:valid=1:dirty=0:age=5			   <
(7, 7) tag=16648:valid=1:dirty=0:age=4			   <
(7, 7) tag=131333:valid=1:dirty=0:age=3			   <
(7, 7) tag=16386:valid=1:dirty=0:age=2			   <
(8, 8) tag=132:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8064] STORE: (Seq:      595)(Addr: 2147448120   <
IL1Cache->access(MemRead, addr: 2177648, latency: 2)	   <
L2Cache->access(MemRead, addr: 2177648, latency: 12)	   <
CYCLE: 8064 -> 8075					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=450			   <
(0, 0) tag=131070:valid=1:dirty=0:age=58		   <
(0, 0) tag=130:valid=1:dirty=0:age=6			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=114		   <
(1, 1) tag=131074:valid=1:dirty=0:age=121		   <
(1, 1) tag=234886:valid=1:dirty=0:age=120		   <
(1, 1) tag=243103:valid=1:dirty=0:age=119		   <
(2, 2) tag=262142:valid=1:dirty=0:age=118		   <
(2, 2) tag=179627:valid=1:dirty=0:age=117		   <
(2, 2) tag=246179:valid=1:dirty=0:age=116		   <
(2, 2) tag=131331:valid=1:dirty=0:age=111		   <
(3, 3) tag=131069:valid=1:dirty=0:age=13		   <
(3, 3) tag=131332:valid=1:dirty=0:age=15		   <
(3, 3) tag=262139:valid=1:dirty=0:age=103		   <
(3, 3) tag=129:valid=1:dirty=0:age=36			   <
(4, 4) tag=147457:valid=1:dirty=0:age=6			   <
(4, 4) tag=32768:valid=1:dirty=0:age=23			   <
(4, 4) tag=148487:valid=1:dirty=0:age=48		   <
(4, 4) tag=16384:valid=1:dirty=0:age=6			   <
(5, 5) tag=131330:valid=1:dirty=0:age=33		   <
(5, 5) tag=147454:valid=1:dirty=0:age=7			   <
(5, 5) tag=16387:valid=1:dirty=0:age=3			   <
(5, 5) tag=20227:valid=1:dirty=0:age=19			   <
(6, 6) tag=32771:valid=1:dirty=0:age=5			   <
(6, 6) tag=15211:valid=1:dirty=0:age=11			   <
(6, 6) tag=16646:valid=1:dirty=0:age=9			   <
(6, 6) tag=32769:valid=1:dirty=0:age=8			   <
(7, 7) tag=16647:valid=1:dirty=0:age=6			   <
(7, 7) tag=16648:valid=1:dirty=0:age=5			   <
(7, 7) tag=131333:valid=1:dirty=0:age=4			   <
(7, 7) tag=16386:valid=1:dirty=0:age=3			   <
(8, 8) tag=132:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8076] BRANCH: (Seq:      596)(Addr: 2177664)(   <
IL1Cache->access(MemRead, addr: 2177652, latency: 2)	   <
L2Cache->access(MemRead, addr: 2177652, latency: 12)	   <
CYCLE: 8076 -> 8087					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=451			   <
(0, 0) tag=131070:valid=1:dirty=0:age=59		   <
(0, 0) tag=130:valid=1:dirty=0:age=7			   <
(0, 0) tag=131:valid=1:dirty=0:age=4			   <
(1, 1) tag=262140:valid=1:dirty=0:age=115		   <
(1, 1) tag=131074:valid=1:dirty=0:age=122		   <
(1, 1) tag=234886:valid=1:dirty=0:age=121		   <
(1, 1) tag=243103:valid=1:dirty=0:age=120		   <
(2, 2) tag=262142:valid=1:dirty=0:age=119		   <
(2, 2) tag=179627:valid=1:dirty=0:age=118		   <
(2, 2) tag=246179:valid=1:dirty=0:age=117		   <
(2, 2) tag=131331:valid=1:dirty=0:age=112		   <
(3, 3) tag=131069:valid=1:dirty=0:age=14		   <
(3, 3) tag=131332:valid=1:dirty=0:age=16		   <
(3, 3) tag=262139:valid=1:dirty=0:age=104		   <
(3, 3) tag=129:valid=1:dirty=0:age=37			   <
(4, 4) tag=147457:valid=1:dirty=0:age=7			   <
(4, 4) tag=32768:valid=1:dirty=0:age=24			   <
(4, 4) tag=148487:valid=1:dirty=0:age=49		   <
(4, 4) tag=16384:valid=1:dirty=0:age=7			   <
(5, 5) tag=131330:valid=1:dirty=0:age=34		   <
(5, 5) tag=147454:valid=1:dirty=0:age=8			   <
(5, 5) tag=16387:valid=1:dirty=0:age=4			   <
(5, 5) tag=20227:valid=1:dirty=0:age=20			   <
(6, 6) tag=32771:valid=1:dirty=0:age=6			   <
(6, 6) tag=15211:valid=1:dirty=0:age=12			   <
(6, 6) tag=16646:valid=1:dirty=0:age=10			   <
(6, 6) tag=32769:valid=1:dirty=0:age=9			   <
(7, 7) tag=16647:valid=1:dirty=0:age=7			   <
(7, 7) tag=16648:valid=1:dirty=0:age=6			   <
(7, 7) tag=131333:valid=1:dirty=0:age=5			   <
(7, 7) tag=16386:valid=1:dirty=0:age=4			   <
(8, 8) tag=132:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 8088] STORE: (Seq:      594)(Addr: 214744812   <
DL1Cache->access(MemWrite, addr: 2147448124, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147448124, latency: 12)   <
Memory->access(MemWrite, addr: 2147448124, latency: 112)   <
CYCLE: 8088 -> 8088					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=451			   <
(0, 0) tag=131070:valid=1:dirty=0:age=59		   <
(0, 0) tag=130:valid=1:dirty=0:age=7			   <
(0, 0) tag=131:valid=1:dirty=0:age=4			   <
(1, 1) tag=262140:valid=1:dirty=0:age=115		   <
(1, 1) tag=131074:valid=1:dirty=0:age=122		   <
(1, 1) tag=234886:valid=1:dirty=0:age=121		   <
(1, 1) tag=243103:valid=1:dirty=0:age=120		   <
(2, 2) tag=262142:valid=1:dirty=0:age=119		   <
(2, 2) tag=179627:valid=1:dirty=0:age=118		   <
(2, 2) tag=246179:valid=1:dirty=0:age=117		   <
(2, 2) tag=131331:valid=1:dirty=0:age=112		   <
(3, 3) tag=131069:valid=1:dirty=0:age=14		   <
(3, 3) tag=131332:valid=1:dirty=0:age=16		   <
(3, 3) tag=262139:valid=1:dirty=0:age=104		   <
(3, 3) tag=129:valid=1:dirty=0:age=37			   <
(4, 4) tag=147457:valid=1:dirty=0:age=7			   <
(4, 4) tag=32768:valid=1:dirty=0:age=24			   <
(4, 4) tag=148487:valid=1:dirty=0:age=49		   <
(4, 4) tag=16384:valid=1:dirty=0:age=7			   <
(5, 5) tag=131330:valid=1:dirty=0:age=34		   <
(5, 5) tag=147454:valid=1:dirty=0:age=8			   <
(5, 5) tag=16387:valid=1:dirty=0:age=4			   <
(5, 5) tag=20227:valid=1:dirty=0:age=20			   <
(6, 6) tag=32771:valid=1:dirty=0:age=6			   <
(6, 6) tag=15211:valid=1:dirty=0:age=12			   <
(6, 6) tag=16646:valid=1:dirty=0:age=10			   <
(6, 6) tag=32769:valid=1:dirty=0:age=9			   <
(7, 7) tag=16647:valid=1:dirty=0:age=7			   <
(7, 7) tag=16648:valid=1:dirty=0:age=6			   <
(7, 7) tag=131333:valid=1:dirty=0:age=5			   <
(7, 7) tag=16386:valid=1:dirty=0:age=4			   <
(8, 8) tag=132:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8088] LOAD: (Seq:      597)(Addr: 268485632)(   <
IL1Cache->access(MemRead, addr: 2177664, latency: 2)	   <
L2Cache->access(MemRead, addr: 2177664, latency: 12)	   <
CYCLE: 8088 -> 8099					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=452			   <
(0, 0) tag=131070:valid=1:dirty=0:age=60		   <
(0, 0) tag=130:valid=1:dirty=0:age=8			   <
(0, 0) tag=131:valid=1:dirty=0:age=5			   <
(1, 1) tag=262140:valid=1:dirty=0:age=116		   <
(1, 1) tag=131074:valid=1:dirty=0:age=123		   <
(1, 1) tag=234886:valid=1:dirty=0:age=122		   <
(1, 1) tag=243103:valid=1:dirty=0:age=121		   <
(2, 2) tag=262142:valid=1:dirty=0:age=120		   <
(2, 2) tag=179627:valid=1:dirty=0:age=119		   <
(2, 2) tag=246179:valid=1:dirty=0:age=118		   <
(2, 2) tag=131331:valid=1:dirty=0:age=113		   <
(3, 3) tag=131069:valid=1:dirty=0:age=15		   <
(3, 3) tag=131332:valid=1:dirty=0:age=17		   <
(3, 3) tag=262139:valid=1:dirty=0:age=105		   <
(3, 3) tag=129:valid=1:dirty=0:age=38			   <
(4, 4) tag=147457:valid=1:dirty=0:age=8			   <
(4, 4) tag=32768:valid=1:dirty=0:age=25			   <
(4, 4) tag=148487:valid=1:dirty=0:age=50		   <
(4, 4) tag=16384:valid=1:dirty=0:age=8			   <
(5, 5) tag=131330:valid=1:dirty=0:age=35		   <
(5, 5) tag=147454:valid=1:dirty=0:age=9			   <
(5, 5) tag=16387:valid=1:dirty=0:age=5			   <
(5, 5) tag=20227:valid=1:dirty=0:age=21			   <
(6, 6) tag=32771:valid=1:dirty=0:age=7			   <
(6, 6) tag=15211:valid=1:dirty=0:age=13			   <
(6, 6) tag=16646:valid=1:dirty=0:age=11			   <
(6, 6) tag=32769:valid=1:dirty=0:age=10			   <
(7, 7) tag=16647:valid=1:dirty=0:age=8			   <
(7, 7) tag=16648:valid=1:dirty=0:age=7			   <
(7, 7) tag=131333:valid=1:dirty=0:age=6			   <
(7, 7) tag=16386:valid=1:dirty=0:age=5			   <
(8, 8) tag=132:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 8100] STORE: (Seq:      595)(Addr: 214744812   <
DL1Cache->access(MemWrite, addr: 2147448120, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147448120, latency: 12)   <
Memory->access(MemWrite, addr: 2147448120, latency: 112)   <
CYCLE: 8100 -> 8100					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=452			   <
(0, 0) tag=131070:valid=1:dirty=0:age=60		   <
(0, 0) tag=130:valid=1:dirty=0:age=8			   <
(0, 0) tag=131:valid=1:dirty=0:age=5			   <
(1, 1) tag=262140:valid=1:dirty=0:age=116		   <
(1, 1) tag=131074:valid=1:dirty=0:age=123		   <
(1, 1) tag=234886:valid=1:dirty=0:age=122		   <
(1, 1) tag=243103:valid=1:dirty=0:age=121		   <
(2, 2) tag=262142:valid=1:dirty=0:age=120		   <
(2, 2) tag=179627:valid=1:dirty=0:age=119		   <
(2, 2) tag=246179:valid=1:dirty=0:age=118		   <
(2, 2) tag=131331:valid=1:dirty=0:age=113		   <
(3, 3) tag=131069:valid=1:dirty=0:age=15		   <
(3, 3) tag=131332:valid=1:dirty=0:age=17		   <
(3, 3) tag=262139:valid=1:dirty=0:age=105		   <
(3, 3) tag=129:valid=1:dirty=0:age=38			   <
(4, 4) tag=147457:valid=1:dirty=0:age=8			   <
(4, 4) tag=32768:valid=1:dirty=0:age=25			   <
(4, 4) tag=148487:valid=1:dirty=0:age=50		   <
(4, 4) tag=16384:valid=1:dirty=0:age=8			   <
(5, 5) tag=131330:valid=1:dirty=0:age=35		   <
(5, 5) tag=147454:valid=1:dirty=0:age=9			   <
(5, 5) tag=16387:valid=1:dirty=0:age=5			   <
(5, 5) tag=20227:valid=1:dirty=0:age=21			   <
(6, 6) tag=32771:valid=1:dirty=0:age=7			   <
(6, 6) tag=15211:valid=1:dirty=0:age=13			   <
(6, 6) tag=16646:valid=1:dirty=0:age=11			   <
(6, 6) tag=32769:valid=1:dirty=0:age=10			   <
(7, 7) tag=16647:valid=1:dirty=0:age=8			   <
(7, 7) tag=16648:valid=1:dirty=0:age=7			   <
(7, 7) tag=131333:valid=1:dirty=0:age=6			   <
(7, 7) tag=16386:valid=1:dirty=0:age=5			   <
(8, 8) tag=132:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8100] RTYPE: (Seq:      598)(Addr: 0)(PC: 217   <
IL1Cache->access(MemRead, addr: 2177668, latency: 2)	   <
L2Cache->access(MemRead, addr: 2177668, latency: 12)	   <
CYCLE: 8100 -> 8111					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=453			   <
(0, 0) tag=131070:valid=1:dirty=0:age=61		   <
(0, 0) tag=130:valid=1:dirty=0:age=9			   <
(0, 0) tag=131:valid=1:dirty=0:age=6			   <
(1, 1) tag=262140:valid=1:dirty=0:age=117		   <
(1, 1) tag=131074:valid=1:dirty=0:age=124		   <
(1, 1) tag=234886:valid=1:dirty=0:age=123		   <
(1, 1) tag=243103:valid=1:dirty=0:age=122		   <
(2, 2) tag=262142:valid=1:dirty=0:age=121		   <
(2, 2) tag=179627:valid=1:dirty=0:age=120		   <
(2, 2) tag=246179:valid=1:dirty=0:age=119		   <
(2, 2) tag=131331:valid=1:dirty=0:age=114		   <
(3, 3) tag=131069:valid=1:dirty=0:age=16		   <
(3, 3) tag=131332:valid=1:dirty=0:age=18		   <
(3, 3) tag=262139:valid=1:dirty=0:age=106		   <
(3, 3) tag=129:valid=1:dirty=0:age=39			   <
(4, 4) tag=147457:valid=1:dirty=0:age=9			   <
(4, 4) tag=32768:valid=1:dirty=0:age=26			   <
(4, 4) tag=148487:valid=1:dirty=0:age=51		   <
(4, 4) tag=16384:valid=1:dirty=0:age=9			   <
(5, 5) tag=131330:valid=1:dirty=0:age=36		   <
(5, 5) tag=147454:valid=1:dirty=0:age=10		   <
(5, 5) tag=16387:valid=1:dirty=0:age=6			   <
(5, 5) tag=20227:valid=1:dirty=0:age=22			   <
(6, 6) tag=32771:valid=1:dirty=0:age=8			   <
(6, 6) tag=15211:valid=1:dirty=0:age=14			   <
(6, 6) tag=16646:valid=1:dirty=0:age=12			   <
(6, 6) tag=32769:valid=1:dirty=0:age=11			   <
(7, 7) tag=16647:valid=1:dirty=0:age=9			   <
(7, 7) tag=16648:valid=1:dirty=0:age=8			   <
(7, 7) tag=131333:valid=1:dirty=0:age=7			   <
(7, 7) tag=16386:valid=1:dirty=0:age=6			   <
(8, 8) tag=132:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8112] JTYPE: (Seq:      599)(Addr: 2187960)(P   <
IL1Cache->access(MemRead, addr: 2177672, latency: 2)	   <
L2Cache->access(MemRead, addr: 2177672, latency: 12)	   <
CYCLE: 8112 -> 8123					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=454			   <
(0, 0) tag=131070:valid=1:dirty=0:age=62		   <
(0, 0) tag=130:valid=1:dirty=0:age=10			   <
(0, 0) tag=131:valid=1:dirty=0:age=7			   <
(1, 1) tag=262140:valid=1:dirty=0:age=118		   <
(1, 1) tag=131074:valid=1:dirty=0:age=125		   <
(1, 1) tag=234886:valid=1:dirty=0:age=124		   <
(1, 1) tag=243103:valid=1:dirty=0:age=123		   <
(2, 2) tag=262142:valid=1:dirty=0:age=122		   <
(2, 2) tag=179627:valid=1:dirty=0:age=121		   <
(2, 2) tag=246179:valid=1:dirty=0:age=120		   <
(2, 2) tag=131331:valid=1:dirty=0:age=115		   <
(3, 3) tag=131069:valid=1:dirty=0:age=17		   <
(3, 3) tag=131332:valid=1:dirty=0:age=19		   <
(3, 3) tag=262139:valid=1:dirty=0:age=107		   <
(3, 3) tag=129:valid=1:dirty=0:age=40			   <
(4, 4) tag=147457:valid=1:dirty=0:age=10		   <
(4, 4) tag=32768:valid=1:dirty=0:age=27			   <
(4, 4) tag=148487:valid=1:dirty=0:age=52		   <
(4, 4) tag=16384:valid=1:dirty=0:age=10			   <
(5, 5) tag=131330:valid=1:dirty=0:age=37		   <
(5, 5) tag=147454:valid=1:dirty=0:age=11		   <
(5, 5) tag=16387:valid=1:dirty=0:age=7			   <
(5, 5) tag=20227:valid=1:dirty=0:age=23			   <
(6, 6) tag=32771:valid=1:dirty=0:age=9			   <
(6, 6) tag=15211:valid=1:dirty=0:age=15			   <
(6, 6) tag=16646:valid=1:dirty=0:age=13			   <
(6, 6) tag=32769:valid=1:dirty=0:age=12			   <
(7, 7) tag=16647:valid=1:dirty=0:age=10			   <
(7, 7) tag=16648:valid=1:dirty=0:age=9			   <
(7, 7) tag=131333:valid=1:dirty=0:age=8			   <
(7, 7) tag=16386:valid=1:dirty=0:age=7			   <
(8, 8) tag=132:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 8124] LOAD: (Seq:      597)(Addr: 268485632)   <
DL1Cache->access(MemRead, addr: 268485632, latency: 2)	   <
L2Cache->access(MemRead, addr: 268485632, latency: 12)	   <
CYCLE: 8124 -> 8135					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=455			   <
(0, 0) tag=131070:valid=1:dirty=0:age=63		   <
(0, 0) tag=130:valid=1:dirty=0:age=11			   <
(0, 0) tag=131:valid=1:dirty=0:age=8			   <
(1, 1) tag=262140:valid=1:dirty=0:age=119		   <
(1, 1) tag=131074:valid=1:dirty=0:age=126		   <
(1, 1) tag=234886:valid=1:dirty=0:age=125		   <
(1, 1) tag=243103:valid=1:dirty=0:age=124		   <
(2, 2) tag=262142:valid=1:dirty=0:age=123		   <
(2, 2) tag=179627:valid=1:dirty=0:age=122		   <
(2, 2) tag=246179:valid=1:dirty=0:age=121		   <
(2, 2) tag=131331:valid=1:dirty=0:age=116		   <
(3, 3) tag=131069:valid=1:dirty=0:age=18		   <
(3, 3) tag=131332:valid=1:dirty=0:age=20		   <
(3, 3) tag=262139:valid=1:dirty=0:age=108		   <
(3, 3) tag=129:valid=1:dirty=0:age=41			   <
(4, 4) tag=147457:valid=1:dirty=0:age=11		   <
(4, 4) tag=32768:valid=1:dirty=0:age=28			   <
(4, 4) tag=148487:valid=1:dirty=0:age=53		   <
(4, 4) tag=16384:valid=1:dirty=0:age=11			   <
(5, 5) tag=131330:valid=1:dirty=0:age=38		   <
(5, 5) tag=147454:valid=1:dirty=0:age=12		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=23			   <
(6, 6) tag=32771:valid=1:dirty=0:age=9			   <
(6, 6) tag=15211:valid=1:dirty=0:age=15			   <
(6, 6) tag=16646:valid=1:dirty=0:age=13			   <
(6, 6) tag=32769:valid=1:dirty=0:age=12			   <
(7, 7) tag=16647:valid=1:dirty=0:age=10			   <
(7, 7) tag=16648:valid=1:dirty=0:age=9			   <
(7, 7) tag=131333:valid=1:dirty=0:age=8			   <
(7, 7) tag=16386:valid=1:dirty=0:age=7			   <
(8, 8) tag=132:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8135] LOAD: (Seq:      600)(Addr: 268485632)(   <
IL1Cache->access(MemRead, addr: 2187960, latency: 2)	   <
L2Cache->access(MemRead, addr: 2187960, latency: 12)	   <
CYCLE: 8135 -> 8146					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=456			   <
(0, 0) tag=131070:valid=1:dirty=0:age=64		   <
(0, 0) tag=130:valid=1:dirty=0:age=12			   <
(0, 0) tag=131:valid=1:dirty=0:age=9			   <
(1, 1) tag=262140:valid=1:dirty=0:age=120		   <
(1, 1) tag=131074:valid=1:dirty=0:age=127		   <
(1, 1) tag=234886:valid=1:dirty=0:age=126		   <
(1, 1) tag=243103:valid=1:dirty=0:age=125		   <
(2, 2) tag=262142:valid=1:dirty=0:age=124		   <
(2, 2) tag=179627:valid=1:dirty=0:age=123		   <
(2, 2) tag=246179:valid=1:dirty=0:age=122		   <
(2, 2) tag=131331:valid=1:dirty=0:age=117		   <
(3, 3) tag=131069:valid=1:dirty=0:age=19		   <
(3, 3) tag=131332:valid=1:dirty=0:age=21		   <
(3, 3) tag=262139:valid=1:dirty=0:age=109		   <
(3, 3) tag=129:valid=1:dirty=0:age=42			   <
(4, 4) tag=147457:valid=1:dirty=0:age=12		   <
(4, 4) tag=32768:valid=1:dirty=0:age=29			   <
(4, 4) tag=148487:valid=1:dirty=0:age=54		   <
(4, 4) tag=16384:valid=1:dirty=0:age=12			   <
(5, 5) tag=131330:valid=1:dirty=0:age=39		   <
(5, 5) tag=147454:valid=1:dirty=0:age=13		   <
(5, 5) tag=16387:valid=1:dirty=0:age=1			   <
(5, 5) tag=20227:valid=1:dirty=0:age=24			   <
(6, 6) tag=32771:valid=1:dirty=0:age=10			   <
(6, 6) tag=15211:valid=1:dirty=0:age=16			   <
(6, 6) tag=16646:valid=1:dirty=0:age=14			   <
(6, 6) tag=32769:valid=1:dirty=0:age=13			   <
(7, 7) tag=16647:valid=1:dirty=0:age=11			   <
(7, 7) tag=16648:valid=1:dirty=0:age=10			   <
(7, 7) tag=131333:valid=1:dirty=0:age=9			   <
(7, 7) tag=16386:valid=1:dirty=0:age=8			   <
(8, 8) tag=132:valid=1:dirty=0:age=1			   <
(8, 8) tag=133:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8147] RTYPE: (Seq:      601)(Addr: 0)(PC: 218   <
IL1Cache->access(MemRead, addr: 2187964, latency: 2)	   <
L2Cache->access(MemRead, addr: 2187964, latency: 12)	   <
CYCLE: 8147 -> 8158					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=457			   <
(0, 0) tag=131070:valid=1:dirty=0:age=65		   <
(0, 0) tag=130:valid=1:dirty=0:age=13			   <
(0, 0) tag=131:valid=1:dirty=0:age=10			   <
(1, 1) tag=262140:valid=1:dirty=0:age=121		   <
(1, 1) tag=131074:valid=1:dirty=0:age=128		   <
(1, 1) tag=234886:valid=1:dirty=0:age=127		   <
(1, 1) tag=243103:valid=1:dirty=0:age=126		   <
(2, 2) tag=262142:valid=1:dirty=0:age=125		   <
(2, 2) tag=179627:valid=1:dirty=0:age=124		   <
(2, 2) tag=246179:valid=1:dirty=0:age=123		   <
(2, 2) tag=131331:valid=1:dirty=0:age=118		   <
(3, 3) tag=131069:valid=1:dirty=0:age=20		   <
(3, 3) tag=131332:valid=1:dirty=0:age=22		   <
(3, 3) tag=262139:valid=1:dirty=0:age=110		   <
(3, 3) tag=129:valid=1:dirty=0:age=43			   <
(4, 4) tag=147457:valid=1:dirty=0:age=13		   <
(4, 4) tag=32768:valid=1:dirty=0:age=30			   <
(4, 4) tag=148487:valid=1:dirty=0:age=55		   <
(4, 4) tag=16384:valid=1:dirty=0:age=13			   <
(5, 5) tag=131330:valid=1:dirty=0:age=40		   <
(5, 5) tag=147454:valid=1:dirty=0:age=14		   <
(5, 5) tag=16387:valid=1:dirty=0:age=2			   <
(5, 5) tag=20227:valid=1:dirty=0:age=25			   <
(6, 6) tag=32771:valid=1:dirty=0:age=11			   <
(6, 6) tag=15211:valid=1:dirty=0:age=17			   <
(6, 6) tag=16646:valid=1:dirty=0:age=15			   <
(6, 6) tag=32769:valid=1:dirty=0:age=14			   <
(7, 7) tag=16647:valid=1:dirty=0:age=12			   <
(7, 7) tag=16648:valid=1:dirty=0:age=11			   <
(7, 7) tag=131333:valid=1:dirty=0:age=10		   <
(7, 7) tag=16386:valid=1:dirty=0:age=9			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8159] BRANCH: (Seq:      602)(Addr: 2187976)(   <
IL1Cache->access(MemRead, addr: 2187968, latency: 2)	   <
L2Cache->access(MemRead, addr: 2187968, latency: 12)	   <
CYCLE: 8159 -> 8170					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=458			   <
(0, 0) tag=131070:valid=1:dirty=0:age=66		   <
(0, 0) tag=130:valid=1:dirty=0:age=14			   <
(0, 0) tag=131:valid=1:dirty=0:age=11			   <
(1, 1) tag=262140:valid=1:dirty=0:age=122		   <
(1, 1) tag=131074:valid=1:dirty=0:age=129		   <
(1, 1) tag=234886:valid=1:dirty=0:age=128		   <
(1, 1) tag=243103:valid=1:dirty=0:age=127		   <
(2, 2) tag=262142:valid=1:dirty=0:age=126		   <
(2, 2) tag=179627:valid=1:dirty=0:age=125		   <
(2, 2) tag=246179:valid=1:dirty=0:age=124		   <
(2, 2) tag=131331:valid=1:dirty=0:age=119		   <
(3, 3) tag=131069:valid=1:dirty=0:age=21		   <
(3, 3) tag=131332:valid=1:dirty=0:age=23		   <
(3, 3) tag=262139:valid=1:dirty=0:age=111		   <
(3, 3) tag=129:valid=1:dirty=0:age=44			   <
(4, 4) tag=147457:valid=1:dirty=0:age=14		   <
(4, 4) tag=32768:valid=1:dirty=0:age=31			   <
(4, 4) tag=148487:valid=1:dirty=0:age=56		   <
(4, 4) tag=16384:valid=1:dirty=0:age=14			   <
(5, 5) tag=131330:valid=1:dirty=0:age=41		   <
(5, 5) tag=147454:valid=1:dirty=0:age=15		   <
(5, 5) tag=16387:valid=1:dirty=0:age=3			   <
(5, 5) tag=20227:valid=1:dirty=0:age=26			   <
(6, 6) tag=32771:valid=1:dirty=0:age=12			   <
(6, 6) tag=15211:valid=1:dirty=0:age=18			   <
(6, 6) tag=16646:valid=1:dirty=0:age=16			   <
(6, 6) tag=32769:valid=1:dirty=0:age=15			   <
(7, 7) tag=16647:valid=1:dirty=0:age=13			   <
(7, 7) tag=16648:valid=1:dirty=0:age=12			   <
(7, 7) tag=131333:valid=1:dirty=0:age=11		   <
(7, 7) tag=16386:valid=1:dirty=0:age=10			   <
(8, 8) tag=132:valid=1:dirty=0:age=3			   <
(8, 8) tag=133:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 8171] LOAD: (Seq:      600)(Addr: 268485632)   <
DL1Cache->access(MemRead, addr: 268485632, latency: 2)	   <
L2Cache->access(MemRead, addr: 268485632, latency: 12)	   <
CYCLE: 8171 -> 8182					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=459			   <
(0, 0) tag=131070:valid=1:dirty=0:age=67		   <
(0, 0) tag=130:valid=1:dirty=0:age=15			   <
(0, 0) tag=131:valid=1:dirty=0:age=12			   <
(1, 1) tag=262140:valid=1:dirty=0:age=123		   <
(1, 1) tag=131074:valid=1:dirty=0:age=130		   <
(1, 1) tag=234886:valid=1:dirty=0:age=129		   <
(1, 1) tag=243103:valid=1:dirty=0:age=128		   <
(2, 2) tag=262142:valid=1:dirty=0:age=127		   <
(2, 2) tag=179627:valid=1:dirty=0:age=126		   <
(2, 2) tag=246179:valid=1:dirty=0:age=125		   <
(2, 2) tag=131331:valid=1:dirty=0:age=120		   <
(3, 3) tag=131069:valid=1:dirty=0:age=22		   <
(3, 3) tag=131332:valid=1:dirty=0:age=24		   <
(3, 3) tag=262139:valid=1:dirty=0:age=112		   <
(3, 3) tag=129:valid=1:dirty=0:age=45			   <
(4, 4) tag=147457:valid=1:dirty=0:age=15		   <
(4, 4) tag=32768:valid=1:dirty=0:age=32			   <
(4, 4) tag=148487:valid=1:dirty=0:age=57		   <
(4, 4) tag=16384:valid=1:dirty=0:age=15			   <
(5, 5) tag=131330:valid=1:dirty=0:age=42		   <
(5, 5) tag=147454:valid=1:dirty=0:age=16		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=26			   <
(6, 6) tag=32771:valid=1:dirty=0:age=12			   <
(6, 6) tag=15211:valid=1:dirty=0:age=18			   <
(6, 6) tag=16646:valid=1:dirty=0:age=16			   <
(6, 6) tag=32769:valid=1:dirty=0:age=15			   <
(7, 7) tag=16647:valid=1:dirty=0:age=13			   <
(7, 7) tag=16648:valid=1:dirty=0:age=12			   <
(7, 7) tag=131333:valid=1:dirty=0:age=11		   <
(7, 7) tag=16386:valid=1:dirty=0:age=10			   <
(8, 8) tag=132:valid=1:dirty=0:age=3			   <
(8, 8) tag=133:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8182] ITYPE: (Seq:      603)(Addr: 17)(PC: 21   <
IL1Cache->access(MemRead, addr: 2187976, latency: 2)	   <
L2Cache->access(MemRead, addr: 2187976, latency: 12)	   <
CYCLE: 8182 -> 8193					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=460			   <
(0, 0) tag=131070:valid=1:dirty=0:age=68		   <
(0, 0) tag=130:valid=1:dirty=0:age=16			   <
(0, 0) tag=131:valid=1:dirty=0:age=13			   <
(1, 1) tag=262140:valid=1:dirty=0:age=124		   <
(1, 1) tag=131074:valid=1:dirty=0:age=131		   <
(1, 1) tag=234886:valid=1:dirty=0:age=130		   <
(1, 1) tag=243103:valid=1:dirty=0:age=129		   <
(2, 2) tag=262142:valid=1:dirty=0:age=128		   <
(2, 2) tag=179627:valid=1:dirty=0:age=127		   <
(2, 2) tag=246179:valid=1:dirty=0:age=126		   <
(2, 2) tag=131331:valid=1:dirty=0:age=121		   <
(3, 3) tag=131069:valid=1:dirty=0:age=23		   <
(3, 3) tag=131332:valid=1:dirty=0:age=25		   <
(3, 3) tag=262139:valid=1:dirty=0:age=113		   <
(3, 3) tag=129:valid=1:dirty=0:age=46			   <
(4, 4) tag=147457:valid=1:dirty=0:age=16		   <
(4, 4) tag=32768:valid=1:dirty=0:age=33			   <
(4, 4) tag=148487:valid=1:dirty=0:age=58		   <
(4, 4) tag=16384:valid=1:dirty=0:age=16			   <
(5, 5) tag=131330:valid=1:dirty=0:age=43		   <
(5, 5) tag=147454:valid=1:dirty=0:age=17		   <
(5, 5) tag=16387:valid=1:dirty=0:age=1			   <
(5, 5) tag=20227:valid=1:dirty=0:age=27			   <
(6, 6) tag=32771:valid=1:dirty=0:age=13			   <
(6, 6) tag=15211:valid=1:dirty=0:age=19			   <
(6, 6) tag=16646:valid=1:dirty=0:age=17			   <
(6, 6) tag=32769:valid=1:dirty=0:age=16			   <
(7, 7) tag=16647:valid=1:dirty=0:age=14			   <
(7, 7) tag=16648:valid=1:dirty=0:age=13			   <
(7, 7) tag=131333:valid=1:dirty=0:age=12		   <
(7, 7) tag=16386:valid=1:dirty=0:age=11			   <
(8, 8) tag=132:valid=1:dirty=0:age=4			   <
(8, 8) tag=133:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8194] SPECIAL: (Seq:      604)(Addr: 0)(PC: 2   <
IL1Cache->access(MemRead, addr: 2187980, latency: 2)	   <
L2Cache->access(MemRead, addr: 2187980, latency: 12)	   <
CYCLE: 8194 -> 8205					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=461			   <
(0, 0) tag=131070:valid=1:dirty=0:age=69		   <
(0, 0) tag=130:valid=1:dirty=0:age=17			   <
(0, 0) tag=131:valid=1:dirty=0:age=14			   <
(1, 1) tag=262140:valid=1:dirty=0:age=125		   <
(1, 1) tag=131074:valid=1:dirty=0:age=132		   <
(1, 1) tag=234886:valid=1:dirty=0:age=131		   <
(1, 1) tag=243103:valid=1:dirty=0:age=130		   <
(2, 2) tag=262142:valid=1:dirty=0:age=129		   <
(2, 2) tag=179627:valid=1:dirty=0:age=128		   <
(2, 2) tag=246179:valid=1:dirty=0:age=127		   <
(2, 2) tag=131331:valid=1:dirty=0:age=122		   <
(3, 3) tag=131069:valid=1:dirty=0:age=24		   <
(3, 3) tag=131332:valid=1:dirty=0:age=26		   <
(3, 3) tag=262139:valid=1:dirty=0:age=114		   <
(3, 3) tag=129:valid=1:dirty=0:age=47			   <
(4, 4) tag=147457:valid=1:dirty=0:age=17		   <
(4, 4) tag=32768:valid=1:dirty=0:age=34			   <
(4, 4) tag=148487:valid=1:dirty=0:age=59		   <
(4, 4) tag=16384:valid=1:dirty=0:age=17			   <
(5, 5) tag=131330:valid=1:dirty=0:age=44		   <
(5, 5) tag=147454:valid=1:dirty=0:age=18		   <
(5, 5) tag=16387:valid=1:dirty=0:age=2			   <
(5, 5) tag=20227:valid=1:dirty=0:age=28			   <
(6, 6) tag=32771:valid=1:dirty=0:age=14			   <
(6, 6) tag=15211:valid=1:dirty=0:age=20			   <
(6, 6) tag=16646:valid=1:dirty=0:age=18			   <
(6, 6) tag=32769:valid=1:dirty=0:age=17			   <
(7, 7) tag=16647:valid=1:dirty=0:age=15			   <
(7, 7) tag=16648:valid=1:dirty=0:age=14			   <
(7, 7) tag=131333:valid=1:dirty=0:age=13		   <
(7, 7) tag=16386:valid=1:dirty=0:age=12			   <
(8, 8) tag=132:valid=1:dirty=0:age=5			   <
(8, 8) tag=133:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8206] BRANCH: (Seq:      605)(Addr: 2188000)(   <
IL1Cache->access(MemRead, addr: 2187984, latency: 2)	   <
L2Cache->access(MemRead, addr: 2187984, latency: 12)	   <
CYCLE: 8206 -> 8217					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=462			   <
(0, 0) tag=131070:valid=1:dirty=0:age=70		   <
(0, 0) tag=130:valid=1:dirty=0:age=18			   <
(0, 0) tag=131:valid=1:dirty=0:age=15			   <
(1, 1) tag=262140:valid=1:dirty=0:age=126		   <
(1, 1) tag=131074:valid=1:dirty=0:age=133		   <
(1, 1) tag=234886:valid=1:dirty=0:age=132		   <
(1, 1) tag=243103:valid=1:dirty=0:age=131		   <
(2, 2) tag=262142:valid=1:dirty=0:age=130		   <
(2, 2) tag=179627:valid=1:dirty=0:age=129		   <
(2, 2) tag=246179:valid=1:dirty=0:age=128		   <
(2, 2) tag=131331:valid=1:dirty=0:age=123		   <
(3, 3) tag=131069:valid=1:dirty=0:age=25		   <
(3, 3) tag=131332:valid=1:dirty=0:age=27		   <
(3, 3) tag=262139:valid=1:dirty=0:age=115		   <
(3, 3) tag=129:valid=1:dirty=0:age=48			   <
(4, 4) tag=147457:valid=1:dirty=0:age=18		   <
(4, 4) tag=32768:valid=1:dirty=0:age=35			   <
(4, 4) tag=148487:valid=1:dirty=0:age=60		   <
(4, 4) tag=16384:valid=1:dirty=0:age=18			   <
(5, 5) tag=131330:valid=1:dirty=0:age=45		   <
(5, 5) tag=147454:valid=1:dirty=0:age=19		   <
(5, 5) tag=16387:valid=1:dirty=0:age=3			   <
(5, 5) tag=20227:valid=1:dirty=0:age=29			   <
(6, 6) tag=32771:valid=1:dirty=0:age=15			   <
(6, 6) tag=15211:valid=1:dirty=0:age=21			   <
(6, 6) tag=16646:valid=1:dirty=0:age=19			   <
(6, 6) tag=32769:valid=1:dirty=0:age=18			   <
(7, 7) tag=16647:valid=1:dirty=0:age=16			   <
(7, 7) tag=16648:valid=1:dirty=0:age=15			   <
(7, 7) tag=131333:valid=1:dirty=0:age=14		   <
(7, 7) tag=16386:valid=1:dirty=0:age=13			   <
(8, 8) tag=132:valid=1:dirty=0:age=6			   <
(8, 8) tag=133:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8218] STORE: (Seq:      606)(Addr: 268453072)   <
IL1Cache->access(MemRead, addr: 2187988, latency: 2)	   <
L2Cache->access(MemRead, addr: 2187988, latency: 12)	   <
CYCLE: 8218 -> 8229					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=463			   <
(0, 0) tag=131070:valid=1:dirty=0:age=71		   <
(0, 0) tag=130:valid=1:dirty=0:age=19			   <
(0, 0) tag=131:valid=1:dirty=0:age=16			   <
(1, 1) tag=262140:valid=1:dirty=0:age=127		   <
(1, 1) tag=131074:valid=1:dirty=0:age=134		   <
(1, 1) tag=234886:valid=1:dirty=0:age=133		   <
(1, 1) tag=243103:valid=1:dirty=0:age=132		   <
(2, 2) tag=262142:valid=1:dirty=0:age=131		   <
(2, 2) tag=179627:valid=1:dirty=0:age=130		   <
(2, 2) tag=246179:valid=1:dirty=0:age=129		   <
(2, 2) tag=131331:valid=1:dirty=0:age=124		   <
(3, 3) tag=131069:valid=1:dirty=0:age=26		   <
(3, 3) tag=131332:valid=1:dirty=0:age=28		   <
(3, 3) tag=262139:valid=1:dirty=0:age=116		   <
(3, 3) tag=129:valid=1:dirty=0:age=49			   <
(4, 4) tag=147457:valid=1:dirty=0:age=19		   <
(4, 4) tag=32768:valid=1:dirty=0:age=36			   <
(4, 4) tag=148487:valid=1:dirty=0:age=61		   <
(4, 4) tag=16384:valid=1:dirty=0:age=19			   <
(5, 5) tag=131330:valid=1:dirty=0:age=46		   <
(5, 5) tag=147454:valid=1:dirty=0:age=20		   <
(5, 5) tag=16387:valid=1:dirty=0:age=4			   <
(5, 5) tag=20227:valid=1:dirty=0:age=30			   <
(6, 6) tag=32771:valid=1:dirty=0:age=16			   <
(6, 6) tag=15211:valid=1:dirty=0:age=22			   <
(6, 6) tag=16646:valid=1:dirty=0:age=20			   <
(6, 6) tag=32769:valid=1:dirty=0:age=19			   <
(7, 7) tag=16647:valid=1:dirty=0:age=17			   <
(7, 7) tag=16648:valid=1:dirty=0:age=16			   <
(7, 7) tag=131333:valid=1:dirty=0:age=15		   <
(7, 7) tag=16386:valid=1:dirty=0:age=14			   <
(8, 8) tag=132:valid=1:dirty=0:age=7			   <
(8, 8) tag=133:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8230] RTYPE: (Seq:      607)(Addr: 0)(PC: 218   <
IL1Cache->access(MemRead, addr: 2187992, latency: 2)	   <
L2Cache->access(MemRead, addr: 2187992, latency: 12)	   <
CYCLE: 8230 -> 8241					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=464			   <
(0, 0) tag=131070:valid=1:dirty=0:age=72		   <
(0, 0) tag=130:valid=1:dirty=0:age=20			   <
(0, 0) tag=131:valid=1:dirty=0:age=17			   <
(1, 1) tag=262140:valid=1:dirty=0:age=128		   <
(1, 1) tag=131074:valid=1:dirty=0:age=135		   <
(1, 1) tag=234886:valid=1:dirty=0:age=134		   <
(1, 1) tag=243103:valid=1:dirty=0:age=133		   <
(2, 2) tag=262142:valid=1:dirty=0:age=132		   <
(2, 2) tag=179627:valid=1:dirty=0:age=131		   <
(2, 2) tag=246179:valid=1:dirty=0:age=130		   <
(2, 2) tag=131331:valid=1:dirty=0:age=125		   <
(3, 3) tag=131069:valid=1:dirty=0:age=27		   <
(3, 3) tag=131332:valid=1:dirty=0:age=29		   <
(3, 3) tag=262139:valid=1:dirty=0:age=117		   <
(3, 3) tag=129:valid=1:dirty=0:age=50			   <
(4, 4) tag=147457:valid=1:dirty=0:age=20		   <
(4, 4) tag=32768:valid=1:dirty=0:age=37			   <
(4, 4) tag=148487:valid=1:dirty=0:age=62		   <
(4, 4) tag=16384:valid=1:dirty=0:age=20			   <
(5, 5) tag=131330:valid=1:dirty=0:age=47		   <
(5, 5) tag=147454:valid=1:dirty=0:age=21		   <
(5, 5) tag=16387:valid=1:dirty=0:age=5			   <
(5, 5) tag=20227:valid=1:dirty=0:age=31			   <
(6, 6) tag=32771:valid=1:dirty=0:age=17			   <
(6, 6) tag=15211:valid=1:dirty=0:age=23			   <
(6, 6) tag=16646:valid=1:dirty=0:age=21			   <
(6, 6) tag=32769:valid=1:dirty=0:age=20			   <
(7, 7) tag=16647:valid=1:dirty=0:age=18			   <
(7, 7) tag=16648:valid=1:dirty=0:age=17			   <
(7, 7) tag=131333:valid=1:dirty=0:age=16		   <
(7, 7) tag=16386:valid=1:dirty=0:age=15			   <
(8, 8) tag=132:valid=1:dirty=0:age=8			   <
(8, 8) tag=133:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8242] JRTYPE: (Seq:      608)(Addr: 2177676)(   <
IL1Cache->access(MemRead, addr: 2187996, latency: 2)	   <
L2Cache->access(MemRead, addr: 2187996, latency: 12)	   <
CYCLE: 8242 -> 8253					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=465			   <
(0, 0) tag=131070:valid=1:dirty=0:age=73		   <
(0, 0) tag=130:valid=1:dirty=0:age=21			   <
(0, 0) tag=131:valid=1:dirty=0:age=18			   <
(1, 1) tag=262140:valid=1:dirty=0:age=129		   <
(1, 1) tag=131074:valid=1:dirty=0:age=136		   <
(1, 1) tag=234886:valid=1:dirty=0:age=135		   <
(1, 1) tag=243103:valid=1:dirty=0:age=134		   <
(2, 2) tag=262142:valid=1:dirty=0:age=133		   <
(2, 2) tag=179627:valid=1:dirty=0:age=132		   <
(2, 2) tag=246179:valid=1:dirty=0:age=131		   <
(2, 2) tag=131331:valid=1:dirty=0:age=126		   <
(3, 3) tag=131069:valid=1:dirty=0:age=28		   <
(3, 3) tag=131332:valid=1:dirty=0:age=30		   <
(3, 3) tag=262139:valid=1:dirty=0:age=118		   <
(3, 3) tag=129:valid=1:dirty=0:age=51			   <
(4, 4) tag=147457:valid=1:dirty=0:age=21		   <
(4, 4) tag=32768:valid=1:dirty=0:age=38			   <
(4, 4) tag=148487:valid=1:dirty=0:age=63		   <
(4, 4) tag=16384:valid=1:dirty=0:age=21			   <
(5, 5) tag=131330:valid=1:dirty=0:age=48		   <
(5, 5) tag=147454:valid=1:dirty=0:age=22		   <
(5, 5) tag=16387:valid=1:dirty=0:age=6			   <
(5, 5) tag=20227:valid=1:dirty=0:age=32			   <
(6, 6) tag=32771:valid=1:dirty=0:age=18			   <
(6, 6) tag=15211:valid=1:dirty=0:age=24			   <
(6, 6) tag=16646:valid=1:dirty=0:age=22			   <
(6, 6) tag=32769:valid=1:dirty=0:age=21			   <
(7, 7) tag=16647:valid=1:dirty=0:age=19			   <
(7, 7) tag=16648:valid=1:dirty=0:age=18			   <
(7, 7) tag=131333:valid=1:dirty=0:age=17		   <
(7, 7) tag=16386:valid=1:dirty=0:age=16			   <
(8, 8) tag=132:valid=1:dirty=0:age=9			   <
(8, 8) tag=133:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 8254] STORE: (Seq:      606)(Addr: 268453072   <
DL1Cache->access(MemWrite, addr: 268453072, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268453072, latency: 12)	   <
Memory->access(MemWrite, addr: 268453072, latency: 112)	   <
CYCLE: 8254 -> 8254					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=465			   <
(0, 0) tag=131070:valid=1:dirty=0:age=73		   <
(0, 0) tag=130:valid=1:dirty=0:age=21			   <
(0, 0) tag=131:valid=1:dirty=0:age=18			   <
(1, 1) tag=262140:valid=1:dirty=0:age=129		   <
(1, 1) tag=131074:valid=1:dirty=0:age=136		   <
(1, 1) tag=234886:valid=1:dirty=0:age=135		   <
(1, 1) tag=243103:valid=1:dirty=0:age=134		   <
(2, 2) tag=262142:valid=1:dirty=0:age=133		   <
(2, 2) tag=179627:valid=1:dirty=0:age=132		   <
(2, 2) tag=246179:valid=1:dirty=0:age=131		   <
(2, 2) tag=131331:valid=1:dirty=0:age=126		   <
(3, 3) tag=131069:valid=1:dirty=0:age=28		   <
(3, 3) tag=131332:valid=1:dirty=0:age=30		   <
(3, 3) tag=262139:valid=1:dirty=0:age=118		   <
(3, 3) tag=129:valid=1:dirty=0:age=51			   <
(4, 4) tag=147457:valid=1:dirty=0:age=21		   <
(4, 4) tag=32768:valid=1:dirty=0:age=38			   <
(4, 4) tag=148487:valid=1:dirty=0:age=63		   <
(4, 4) tag=16384:valid=1:dirty=0:age=21			   <
(5, 5) tag=131330:valid=1:dirty=0:age=48		   <
(5, 5) tag=147454:valid=1:dirty=0:age=22		   <
(5, 5) tag=16387:valid=1:dirty=0:age=6			   <
(5, 5) tag=20227:valid=1:dirty=0:age=32			   <
(6, 6) tag=32771:valid=1:dirty=0:age=18			   <
(6, 6) tag=15211:valid=1:dirty=0:age=24			   <
(6, 6) tag=16646:valid=1:dirty=0:age=22			   <
(6, 6) tag=32769:valid=1:dirty=0:age=21			   <
(7, 7) tag=16647:valid=1:dirty=0:age=19			   <
(7, 7) tag=16648:valid=1:dirty=0:age=18			   <
(7, 7) tag=131333:valid=1:dirty=0:age=17		   <
(7, 7) tag=16386:valid=1:dirty=0:age=16			   <
(8, 8) tag=132:valid=1:dirty=0:age=9			   <
(8, 8) tag=133:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8254] RTYPE: (Seq:      609)(Addr: 0)(PC: 217   <
IL1Cache->access(MemRead, addr: 2177676, latency: 2)	   <
L2Cache->access(MemRead, addr: 2177676, latency: 12)	   <
CYCLE: 8254 -> 8265					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=466			   <
(0, 0) tag=131070:valid=1:dirty=0:age=74		   <
(0, 0) tag=130:valid=1:dirty=0:age=22			   <
(0, 0) tag=131:valid=1:dirty=0:age=19			   <
(1, 1) tag=262140:valid=1:dirty=0:age=130		   <
(1, 1) tag=131074:valid=1:dirty=0:age=137		   <
(1, 1) tag=234886:valid=1:dirty=0:age=136		   <
(1, 1) tag=243103:valid=1:dirty=0:age=135		   <
(2, 2) tag=262142:valid=1:dirty=0:age=134		   <
(2, 2) tag=179627:valid=1:dirty=0:age=133		   <
(2, 2) tag=246179:valid=1:dirty=0:age=132		   <
(2, 2) tag=131331:valid=1:dirty=0:age=127		   <
(3, 3) tag=131069:valid=1:dirty=0:age=29		   <
(3, 3) tag=131332:valid=1:dirty=0:age=31		   <
(3, 3) tag=262139:valid=1:dirty=0:age=119		   <
(3, 3) tag=129:valid=1:dirty=0:age=52			   <
(4, 4) tag=147457:valid=1:dirty=0:age=22		   <
(4, 4) tag=32768:valid=1:dirty=0:age=39			   <
(4, 4) tag=148487:valid=1:dirty=0:age=64		   <
(4, 4) tag=16384:valid=1:dirty=0:age=22			   <
(5, 5) tag=131330:valid=1:dirty=0:age=49		   <
(5, 5) tag=147454:valid=1:dirty=0:age=23		   <
(5, 5) tag=16387:valid=1:dirty=0:age=7			   <
(5, 5) tag=20227:valid=1:dirty=0:age=33			   <
(6, 6) tag=32771:valid=1:dirty=0:age=19			   <
(6, 6) tag=15211:valid=1:dirty=0:age=25			   <
(6, 6) tag=16646:valid=1:dirty=0:age=23			   <
(6, 6) tag=32769:valid=1:dirty=0:age=22			   <
(7, 7) tag=16647:valid=1:dirty=0:age=20			   <
(7, 7) tag=16648:valid=1:dirty=0:age=19			   <
(7, 7) tag=131333:valid=1:dirty=0:age=18		   <
(7, 7) tag=16386:valid=1:dirty=0:age=17			   <
(8, 8) tag=132:valid=1:dirty=0:age=0			   <
(8, 8) tag=133:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8266] ITYPE: (Seq:      610)(Addr: 4294967295   <
IL1Cache->access(MemRead, addr: 2177680, latency: 2)	   <
L2Cache->access(MemRead, addr: 2177680, latency: 12)	   <
CYCLE: 8266 -> 8277					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=467			   <
(0, 0) tag=131070:valid=1:dirty=0:age=75		   <
(0, 0) tag=130:valid=1:dirty=0:age=23			   <
(0, 0) tag=131:valid=1:dirty=0:age=20			   <
(1, 1) tag=262140:valid=1:dirty=0:age=131		   <
(1, 1) tag=131074:valid=1:dirty=0:age=138		   <
(1, 1) tag=234886:valid=1:dirty=0:age=137		   <
(1, 1) tag=243103:valid=1:dirty=0:age=136		   <
(2, 2) tag=262142:valid=1:dirty=0:age=135		   <
(2, 2) tag=179627:valid=1:dirty=0:age=134		   <
(2, 2) tag=246179:valid=1:dirty=0:age=133		   <
(2, 2) tag=131331:valid=1:dirty=0:age=128		   <
(3, 3) tag=131069:valid=1:dirty=0:age=30		   <
(3, 3) tag=131332:valid=1:dirty=0:age=32		   <
(3, 3) tag=262139:valid=1:dirty=0:age=120		   <
(3, 3) tag=129:valid=1:dirty=0:age=53			   <
(4, 4) tag=147457:valid=1:dirty=0:age=23		   <
(4, 4) tag=32768:valid=1:dirty=0:age=40			   <
(4, 4) tag=148487:valid=1:dirty=0:age=65		   <
(4, 4) tag=16384:valid=1:dirty=0:age=23			   <
(5, 5) tag=131330:valid=1:dirty=0:age=50		   <
(5, 5) tag=147454:valid=1:dirty=0:age=24		   <
(5, 5) tag=16387:valid=1:dirty=0:age=8			   <
(5, 5) tag=20227:valid=1:dirty=0:age=34			   <
(6, 6) tag=32771:valid=1:dirty=0:age=20			   <
(6, 6) tag=15211:valid=1:dirty=0:age=26			   <
(6, 6) tag=16646:valid=1:dirty=0:age=24			   <
(6, 6) tag=32769:valid=1:dirty=0:age=23			   <
(7, 7) tag=16647:valid=1:dirty=0:age=21			   <
(7, 7) tag=16648:valid=1:dirty=0:age=20			   <
(7, 7) tag=131333:valid=1:dirty=0:age=19		   <
(7, 7) tag=16386:valid=1:dirty=0:age=18			   <
(8, 8) tag=132:valid=1:dirty=0:age=0			   <
(8, 8) tag=133:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8278] BRANCH: (Seq:      611)(Addr: 2177692)(   <
IL1Cache->access(MemRead, addr: 2177684, latency: 2)	   <
L2Cache->access(MemRead, addr: 2177684, latency: 12)	   <
CYCLE: 8278 -> 8289					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=468			   <
(0, 0) tag=131070:valid=1:dirty=0:age=76		   <
(0, 0) tag=130:valid=1:dirty=0:age=24			   <
(0, 0) tag=131:valid=1:dirty=0:age=21			   <
(1, 1) tag=262140:valid=1:dirty=0:age=132		   <
(1, 1) tag=131074:valid=1:dirty=0:age=139		   <
(1, 1) tag=234886:valid=1:dirty=0:age=138		   <
(1, 1) tag=243103:valid=1:dirty=0:age=137		   <
(2, 2) tag=262142:valid=1:dirty=0:age=136		   <
(2, 2) tag=179627:valid=1:dirty=0:age=135		   <
(2, 2) tag=246179:valid=1:dirty=0:age=134		   <
(2, 2) tag=131331:valid=1:dirty=0:age=129		   <
(3, 3) tag=131069:valid=1:dirty=0:age=31		   <
(3, 3) tag=131332:valid=1:dirty=0:age=33		   <
(3, 3) tag=262139:valid=1:dirty=0:age=121		   <
(3, 3) tag=129:valid=1:dirty=0:age=54			   <
(4, 4) tag=147457:valid=1:dirty=0:age=24		   <
(4, 4) tag=32768:valid=1:dirty=0:age=41			   <
(4, 4) tag=148487:valid=1:dirty=0:age=66		   <
(4, 4) tag=16384:valid=1:dirty=0:age=24			   <
(5, 5) tag=131330:valid=1:dirty=0:age=51		   <
(5, 5) tag=147454:valid=1:dirty=0:age=25		   <
(5, 5) tag=16387:valid=1:dirty=0:age=9			   <
(5, 5) tag=20227:valid=1:dirty=0:age=35			   <
(6, 6) tag=32771:valid=1:dirty=0:age=21			   <
(6, 6) tag=15211:valid=1:dirty=0:age=27			   <
(6, 6) tag=16646:valid=1:dirty=0:age=25			   <
(6, 6) tag=32769:valid=1:dirty=0:age=24			   <
(7, 7) tag=16647:valid=1:dirty=0:age=22			   <
(7, 7) tag=16648:valid=1:dirty=0:age=21			   <
(7, 7) tag=131333:valid=1:dirty=0:age=20		   <
(7, 7) tag=16386:valid=1:dirty=0:age=19			   <
(8, 8) tag=132:valid=1:dirty=0:age=0			   <
(8, 8) tag=133:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8290] RTYPE: (Seq:      612)(Addr: 0)(PC: 217   <
IL1Cache->access(MemRead, addr: 2177688, latency: 2)	   <
L2Cache->access(MemRead, addr: 2177688, latency: 12)	   <
CYCLE: 8290 -> 8301					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=469			   <
(0, 0) tag=131070:valid=1:dirty=0:age=77		   <
(0, 0) tag=130:valid=1:dirty=0:age=25			   <
(0, 0) tag=131:valid=1:dirty=0:age=22			   <
(1, 1) tag=262140:valid=1:dirty=0:age=133		   <
(1, 1) tag=131074:valid=1:dirty=0:age=140		   <
(1, 1) tag=234886:valid=1:dirty=0:age=139		   <
(1, 1) tag=243103:valid=1:dirty=0:age=138		   <
(2, 2) tag=262142:valid=1:dirty=0:age=137		   <
(2, 2) tag=179627:valid=1:dirty=0:age=136		   <
(2, 2) tag=246179:valid=1:dirty=0:age=135		   <
(2, 2) tag=131331:valid=1:dirty=0:age=130		   <
(3, 3) tag=131069:valid=1:dirty=0:age=32		   <
(3, 3) tag=131332:valid=1:dirty=0:age=34		   <
(3, 3) tag=262139:valid=1:dirty=0:age=122		   <
(3, 3) tag=129:valid=1:dirty=0:age=55			   <
(4, 4) tag=147457:valid=1:dirty=0:age=25		   <
(4, 4) tag=32768:valid=1:dirty=0:age=42			   <
(4, 4) tag=148487:valid=1:dirty=0:age=67		   <
(4, 4) tag=16384:valid=1:dirty=0:age=25			   <
(5, 5) tag=131330:valid=1:dirty=0:age=52		   <
(5, 5) tag=147454:valid=1:dirty=0:age=26		   <
(5, 5) tag=16387:valid=1:dirty=0:age=10			   <
(5, 5) tag=20227:valid=1:dirty=0:age=36			   <
(6, 6) tag=32771:valid=1:dirty=0:age=22			   <
(6, 6) tag=15211:valid=1:dirty=0:age=28			   <
(6, 6) tag=16646:valid=1:dirty=0:age=26			   <
(6, 6) tag=32769:valid=1:dirty=0:age=25			   <
(7, 7) tag=16647:valid=1:dirty=0:age=23			   <
(7, 7) tag=16648:valid=1:dirty=0:age=22			   <
(7, 7) tag=131333:valid=1:dirty=0:age=21		   <
(7, 7) tag=16386:valid=1:dirty=0:age=20			   <
(8, 8) tag=132:valid=1:dirty=0:age=0			   <
(8, 8) tag=133:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8302] LOAD: (Seq:      613)(Addr: 2151803456)   <
IL1Cache->access(MemRead, addr: 2177692, latency: 2)	   <
L2Cache->access(MemRead, addr: 2177692, latency: 12)	   <
CYCLE: 8302 -> 8313					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=470			   <
(0, 0) tag=131070:valid=1:dirty=0:age=78		   <
(0, 0) tag=130:valid=1:dirty=0:age=26			   <
(0, 0) tag=131:valid=1:dirty=0:age=23			   <
(1, 1) tag=262140:valid=1:dirty=0:age=134		   <
(1, 1) tag=131074:valid=1:dirty=0:age=141		   <
(1, 1) tag=234886:valid=1:dirty=0:age=140		   <
(1, 1) tag=243103:valid=1:dirty=0:age=139		   <
(2, 2) tag=262142:valid=1:dirty=0:age=138		   <
(2, 2) tag=179627:valid=1:dirty=0:age=137		   <
(2, 2) tag=246179:valid=1:dirty=0:age=136		   <
(2, 2) tag=131331:valid=1:dirty=0:age=131		   <
(3, 3) tag=131069:valid=1:dirty=0:age=33		   <
(3, 3) tag=131332:valid=1:dirty=0:age=35		   <
(3, 3) tag=262139:valid=1:dirty=0:age=123		   <
(3, 3) tag=129:valid=1:dirty=0:age=56			   <
(4, 4) tag=147457:valid=1:dirty=0:age=26		   <
(4, 4) tag=32768:valid=1:dirty=0:age=43			   <
(4, 4) tag=148487:valid=1:dirty=0:age=68		   <
(4, 4) tag=16384:valid=1:dirty=0:age=26			   <
(5, 5) tag=131330:valid=1:dirty=0:age=53		   <
(5, 5) tag=147454:valid=1:dirty=0:age=27		   <
(5, 5) tag=16387:valid=1:dirty=0:age=11			   <
(5, 5) tag=20227:valid=1:dirty=0:age=37			   <
(6, 6) tag=32771:valid=1:dirty=0:age=23			   <
(6, 6) tag=15211:valid=1:dirty=0:age=29			   <
(6, 6) tag=16646:valid=1:dirty=0:age=27			   <
(6, 6) tag=32769:valid=1:dirty=0:age=26			   <
(7, 7) tag=16647:valid=1:dirty=0:age=24			   <
(7, 7) tag=16648:valid=1:dirty=0:age=23			   <
(7, 7) tag=131333:valid=1:dirty=0:age=22		   <
(7, 7) tag=16386:valid=1:dirty=0:age=21			   <
(8, 8) tag=132:valid=1:dirty=0:age=0			   <
(8, 8) tag=133:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8314] LOAD: (Seq:      614)(Addr: 2416234568)   <
IL1Cache->access(MemRead, addr: 2177696, latency: 2)	   <
L2Cache->access(MemRead, addr: 2177696, latency: 12)	   <
CYCLE: 8314 -> 8325					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=471			   <
(0, 0) tag=131070:valid=1:dirty=0:age=79		   <
(0, 0) tag=130:valid=1:dirty=0:age=27			   <
(0, 0) tag=131:valid=1:dirty=0:age=24			   <
(1, 1) tag=262140:valid=1:dirty=0:age=135		   <
(1, 1) tag=131074:valid=1:dirty=0:age=142		   <
(1, 1) tag=234886:valid=1:dirty=0:age=141		   <
(1, 1) tag=243103:valid=1:dirty=0:age=140		   <
(2, 2) tag=262142:valid=1:dirty=0:age=139		   <
(2, 2) tag=179627:valid=1:dirty=0:age=138		   <
(2, 2) tag=246179:valid=1:dirty=0:age=137		   <
(2, 2) tag=131331:valid=1:dirty=0:age=132		   <
(3, 3) tag=131069:valid=1:dirty=0:age=34		   <
(3, 3) tag=131332:valid=1:dirty=0:age=36		   <
(3, 3) tag=262139:valid=1:dirty=0:age=124		   <
(3, 3) tag=129:valid=1:dirty=0:age=57			   <
(4, 4) tag=147457:valid=1:dirty=0:age=27		   <
(4, 4) tag=32768:valid=1:dirty=0:age=44			   <
(4, 4) tag=148487:valid=1:dirty=0:age=69		   <
(4, 4) tag=16384:valid=1:dirty=0:age=27			   <
(5, 5) tag=131330:valid=1:dirty=0:age=54		   <
(5, 5) tag=147454:valid=1:dirty=0:age=28		   <
(5, 5) tag=16387:valid=1:dirty=0:age=12			   <
(5, 5) tag=20227:valid=1:dirty=0:age=38			   <
(6, 6) tag=32771:valid=1:dirty=0:age=24			   <
(6, 6) tag=15211:valid=1:dirty=0:age=30			   <
(6, 6) tag=16646:valid=1:dirty=0:age=28			   <
(6, 6) tag=32769:valid=1:dirty=0:age=27			   <
(7, 7) tag=16647:valid=1:dirty=0:age=25			   <
(7, 7) tag=16648:valid=1:dirty=0:age=24			   <
(7, 7) tag=131333:valid=1:dirty=0:age=23		   <
(7, 7) tag=16386:valid=1:dirty=0:age=22			   <
(8, 8) tag=132:valid=1:dirty=0:age=0			   <
(8, 8) tag=133:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8326] ITYPE: (Seq:      615)(Addr: 24)(PC: 21   <
IL1Cache->access(MemRead, addr: 2177700, latency: 2)	   <
L2Cache->access(MemRead, addr: 2177700, latency: 12)	   <
CYCLE: 8326 -> 8337					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=472			   <
(0, 0) tag=131070:valid=1:dirty=0:age=80		   <
(0, 0) tag=130:valid=1:dirty=0:age=28			   <
(0, 0) tag=131:valid=1:dirty=0:age=25			   <
(1, 1) tag=262140:valid=1:dirty=0:age=136		   <
(1, 1) tag=131074:valid=1:dirty=0:age=143		   <
(1, 1) tag=234886:valid=1:dirty=0:age=142		   <
(1, 1) tag=243103:valid=1:dirty=0:age=141		   <
(2, 2) tag=262142:valid=1:dirty=0:age=140		   <
(2, 2) tag=179627:valid=1:dirty=0:age=139		   <
(2, 2) tag=246179:valid=1:dirty=0:age=138		   <
(2, 2) tag=131331:valid=1:dirty=0:age=133		   <
(3, 3) tag=131069:valid=1:dirty=0:age=35		   <
(3, 3) tag=131332:valid=1:dirty=0:age=37		   <
(3, 3) tag=262139:valid=1:dirty=0:age=125		   <
(3, 3) tag=129:valid=1:dirty=0:age=58			   <
(4, 4) tag=147457:valid=1:dirty=0:age=28		   <
(4, 4) tag=32768:valid=1:dirty=0:age=45			   <
(4, 4) tag=148487:valid=1:dirty=0:age=70		   <
(4, 4) tag=16384:valid=1:dirty=0:age=28			   <
(5, 5) tag=131330:valid=1:dirty=0:age=55		   <
(5, 5) tag=147454:valid=1:dirty=0:age=29		   <
(5, 5) tag=16387:valid=1:dirty=0:age=13			   <
(5, 5) tag=20227:valid=1:dirty=0:age=39			   <
(6, 6) tag=32771:valid=1:dirty=0:age=25			   <
(6, 6) tag=15211:valid=1:dirty=0:age=31			   <
(6, 6) tag=16646:valid=1:dirty=0:age=29			   <
(6, 6) tag=32769:valid=1:dirty=0:age=28			   <
(7, 7) tag=16647:valid=1:dirty=0:age=26			   <
(7, 7) tag=16648:valid=1:dirty=0:age=25			   <
(7, 7) tag=131333:valid=1:dirty=0:age=24		   <
(7, 7) tag=16386:valid=1:dirty=0:age=23			   <
(8, 8) tag=132:valid=1:dirty=0:age=0			   <
(8, 8) tag=133:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 8338] LOAD: (Seq:      613)(Addr: 2151803456   <
DL1Cache->access(MemRead, addr: 2151803456, latency: 2)	   <
L2Cache->access(MemRead, addr: 2151803456, latency: 12)	   <
CYCLE: 8338 -> 8349					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=473			   <
(0, 0) tag=131070:valid=1:dirty=0:age=81		   <
(0, 0) tag=130:valid=1:dirty=0:age=29			   <
(0, 0) tag=131:valid=1:dirty=0:age=26			   <
(1, 1) tag=262140:valid=1:dirty=0:age=137		   <
(1, 1) tag=131074:valid=1:dirty=0:age=144		   <
(1, 1) tag=234886:valid=1:dirty=0:age=143		   <
(1, 1) tag=243103:valid=1:dirty=0:age=142		   <
(2, 2) tag=262142:valid=1:dirty=0:age=141		   <
(2, 2) tag=179627:valid=1:dirty=0:age=140		   <
(2, 2) tag=246179:valid=1:dirty=0:age=139		   <
(2, 2) tag=131331:valid=1:dirty=0:age=134		   <
(3, 3) tag=131069:valid=1:dirty=0:age=36		   <
(3, 3) tag=131332:valid=1:dirty=0:age=38		   <
(3, 3) tag=262139:valid=1:dirty=0:age=126		   <
(3, 3) tag=129:valid=1:dirty=0:age=59			   <
(4, 4) tag=147457:valid=1:dirty=0:age=29		   <
(4, 4) tag=32768:valid=1:dirty=0:age=46			   <
(4, 4) tag=148487:valid=1:dirty=0:age=71		   <
(4, 4) tag=16384:valid=1:dirty=0:age=29			   <
(5, 5) tag=131330:valid=1:dirty=0:age=56		   <
(5, 5) tag=147454:valid=1:dirty=0:age=30		   <
(5, 5) tag=16387:valid=1:dirty=0:age=14			   <
(5, 5) tag=20227:valid=1:dirty=0:age=40			   <
(6, 6) tag=32771:valid=1:dirty=0:age=26			   <
(6, 6) tag=15211:valid=1:dirty=0:age=32			   <
(6, 6) tag=16646:valid=1:dirty=0:age=30			   <
(6, 6) tag=32769:valid=1:dirty=0:age=29			   <
(7, 7) tag=16647:valid=1:dirty=0:age=27			   <
(7, 7) tag=16648:valid=1:dirty=0:age=26			   <
(7, 7) tag=131333:valid=1:dirty=0:age=25		   <
(7, 7) tag=16386:valid=1:dirty=0:age=24			   <
(8, 8) tag=132:valid=1:dirty=0:age=1			   <
(8, 8) tag=133:valid=1:dirty=0:age=1			   <
(8, 8) tag=131335:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8349] JRTYPE: (Seq:      616)(Addr: 2157116)(   <
IL1Cache->access(MemRead, addr: 2177704, latency: 2)	   <
L2Cache->access(MemRead, addr: 2177704, latency: 12)	   <
CYCLE: 8349 -> 8360					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=474			   <
(0, 0) tag=131070:valid=1:dirty=0:age=82		   <
(0, 0) tag=130:valid=1:dirty=0:age=30			   <
(0, 0) tag=131:valid=1:dirty=0:age=27			   <
(1, 1) tag=262140:valid=1:dirty=0:age=138		   <
(1, 1) tag=131074:valid=1:dirty=0:age=145		   <
(1, 1) tag=234886:valid=1:dirty=0:age=144		   <
(1, 1) tag=243103:valid=1:dirty=0:age=143		   <
(2, 2) tag=262142:valid=1:dirty=0:age=142		   <
(2, 2) tag=179627:valid=1:dirty=0:age=141		   <
(2, 2) tag=246179:valid=1:dirty=0:age=140		   <
(2, 2) tag=131331:valid=1:dirty=0:age=135		   <
(3, 3) tag=131069:valid=1:dirty=0:age=37		   <
(3, 3) tag=131332:valid=1:dirty=0:age=39		   <
(3, 3) tag=262139:valid=1:dirty=0:age=127		   <
(3, 3) tag=129:valid=1:dirty=0:age=60			   <
(4, 4) tag=147457:valid=1:dirty=0:age=30		   <
(4, 4) tag=32768:valid=1:dirty=0:age=47			   <
(4, 4) tag=148487:valid=1:dirty=0:age=72		   <
(4, 4) tag=16384:valid=1:dirty=0:age=30			   <
(5, 5) tag=131330:valid=1:dirty=0:age=57		   <
(5, 5) tag=147454:valid=1:dirty=0:age=31		   <
(5, 5) tag=16387:valid=1:dirty=0:age=15			   <
(5, 5) tag=20227:valid=1:dirty=0:age=41			   <
(6, 6) tag=32771:valid=1:dirty=0:age=27			   <
(6, 6) tag=15211:valid=1:dirty=0:age=33			   <
(6, 6) tag=16646:valid=1:dirty=0:age=31			   <
(6, 6) tag=32769:valid=1:dirty=0:age=30			   <
(7, 7) tag=16647:valid=1:dirty=0:age=28			   <
(7, 7) tag=16648:valid=1:dirty=0:age=27			   <
(7, 7) tag=131333:valid=1:dirty=0:age=26		   <
(7, 7) tag=16386:valid=1:dirty=0:age=25			   <
(8, 8) tag=132:valid=1:dirty=0:age=0			   <
(8, 8) tag=133:valid=1:dirty=0:age=1			   <
(8, 8) tag=131335:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 8361] LOAD: (Seq:      614)(Addr: 2416234568   <
DL1Cache->access(MemRead, addr: 2416234568, latency: 2)	   <
L2Cache->access(MemRead, addr: 2416234568, latency: 12)	   <
CYCLE: 8361 -> 8372					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=475			   <
(0, 0) tag=131070:valid=1:dirty=0:age=83		   <
(0, 0) tag=130:valid=1:dirty=0:age=31			   <
(0, 0) tag=131:valid=1:dirty=0:age=28			   <
(1, 1) tag=262140:valid=1:dirty=0:age=139		   <
(1, 1) tag=131074:valid=1:dirty=0:age=146		   <
(1, 1) tag=234886:valid=1:dirty=0:age=145		   <
(1, 1) tag=243103:valid=1:dirty=0:age=144		   <
(2, 2) tag=262142:valid=1:dirty=0:age=143		   <
(2, 2) tag=179627:valid=1:dirty=0:age=142		   <
(2, 2) tag=246179:valid=1:dirty=0:age=141		   <
(2, 2) tag=131331:valid=1:dirty=0:age=136		   <
(3, 3) tag=131069:valid=1:dirty=0:age=38		   <
(3, 3) tag=131332:valid=1:dirty=0:age=40		   <
(3, 3) tag=262139:valid=1:dirty=0:age=128		   <
(3, 3) tag=129:valid=1:dirty=0:age=61			   <
(4, 4) tag=147457:valid=1:dirty=0:age=31		   <
(4, 4) tag=32768:valid=1:dirty=0:age=48			   <
(4, 4) tag=148487:valid=1:dirty=0:age=73		   <
(4, 4) tag=16384:valid=1:dirty=0:age=31			   <
(5, 5) tag=131330:valid=1:dirty=0:age=58		   <
(5, 5) tag=147454:valid=1:dirty=0:age=32		   <
(5, 5) tag=16387:valid=1:dirty=0:age=16			   <
(5, 5) tag=20227:valid=1:dirty=0:age=42			   <
(6, 6) tag=32771:valid=1:dirty=0:age=28			   <
(6, 6) tag=15211:valid=1:dirty=0:age=34			   <
(6, 6) tag=16646:valid=1:dirty=0:age=32			   <
(6, 6) tag=32769:valid=1:dirty=0:age=31			   <
(7, 7) tag=16647:valid=1:dirty=0:age=29			   <
(7, 7) tag=16648:valid=1:dirty=0:age=28			   <
(7, 7) tag=131333:valid=1:dirty=0:age=27		   <
(7, 7) tag=16386:valid=1:dirty=0:age=26			   <
(8, 8) tag=132:valid=1:dirty=0:age=1			   <
(8, 8) tag=133:valid=1:dirty=0:age=2			   <
(8, 8) tag=131335:valid=1:dirty=0:age=1			   <
(8, 8) tag=147475:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8372] RTYPE: (Seq:      617)(Addr: 0)(PC: 215   <
IL1Cache->access(MemRead, addr: 2157116, latency: 2)	   <
L2Cache->access(MemRead, addr: 2157116, latency: 12)	   <
CYCLE: 8372 -> 8383					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=476			   <
(0, 0) tag=131070:valid=1:dirty=0:age=84		   <
(0, 0) tag=130:valid=1:dirty=0:age=32			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=139		   <
(1, 1) tag=131074:valid=1:dirty=0:age=146		   <
(1, 1) tag=234886:valid=1:dirty=0:age=145		   <
(1, 1) tag=243103:valid=1:dirty=0:age=144		   <
(2, 2) tag=262142:valid=1:dirty=0:age=143		   <
(2, 2) tag=179627:valid=1:dirty=0:age=142		   <
(2, 2) tag=246179:valid=1:dirty=0:age=141		   <
(2, 2) tag=131331:valid=1:dirty=0:age=136		   <
(3, 3) tag=131069:valid=1:dirty=0:age=38		   <
(3, 3) tag=131332:valid=1:dirty=0:age=40		   <
(3, 3) tag=262139:valid=1:dirty=0:age=128		   <
(3, 3) tag=129:valid=1:dirty=0:age=61			   <
(4, 4) tag=147457:valid=1:dirty=0:age=31		   <
(4, 4) tag=32768:valid=1:dirty=0:age=48			   <
(4, 4) tag=148487:valid=1:dirty=0:age=73		   <
(4, 4) tag=16384:valid=1:dirty=0:age=31			   <
(5, 5) tag=131330:valid=1:dirty=0:age=58		   <
(5, 5) tag=147454:valid=1:dirty=0:age=32		   <
(5, 5) tag=16387:valid=1:dirty=0:age=16			   <
(5, 5) tag=20227:valid=1:dirty=0:age=42			   <
(6, 6) tag=32771:valid=1:dirty=0:age=28			   <
(6, 6) tag=15211:valid=1:dirty=0:age=34			   <
(6, 6) tag=16646:valid=1:dirty=0:age=32			   <
(6, 6) tag=32769:valid=1:dirty=0:age=31			   <
(7, 7) tag=16647:valid=1:dirty=0:age=29			   <
(7, 7) tag=16648:valid=1:dirty=0:age=28			   <
(7, 7) tag=131333:valid=1:dirty=0:age=27		   <
(7, 7) tag=16386:valid=1:dirty=0:age=26			   <
(8, 8) tag=132:valid=1:dirty=0:age=1			   <
(8, 8) tag=133:valid=1:dirty=0:age=2			   <
(8, 8) tag=131335:valid=1:dirty=0:age=1			   <
(8, 8) tag=147475:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8384] RTYPE: (Seq:      618)(Addr: 0)(PC: 215   <
IL1Cache->access(MemRead, addr: 2157120, latency: 2)	   <
L2Cache->access(MemRead, addr: 2157120, latency: 12)	   <
CYCLE: 8384 -> 8395					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=477			   <
(0, 0) tag=131070:valid=1:dirty=0:age=85		   <
(0, 0) tag=130:valid=1:dirty=0:age=33			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=139		   <
(1, 1) tag=131074:valid=1:dirty=0:age=146		   <
(1, 1) tag=234886:valid=1:dirty=0:age=145		   <
(1, 1) tag=243103:valid=1:dirty=0:age=144		   <
(2, 2) tag=262142:valid=1:dirty=0:age=143		   <
(2, 2) tag=179627:valid=1:dirty=0:age=142		   <
(2, 2) tag=246179:valid=1:dirty=0:age=141		   <
(2, 2) tag=131331:valid=1:dirty=0:age=136		   <
(3, 3) tag=131069:valid=1:dirty=0:age=38		   <
(3, 3) tag=131332:valid=1:dirty=0:age=40		   <
(3, 3) tag=262139:valid=1:dirty=0:age=128		   <
(3, 3) tag=129:valid=1:dirty=0:age=61			   <
(4, 4) tag=147457:valid=1:dirty=0:age=31		   <
(4, 4) tag=32768:valid=1:dirty=0:age=48			   <
(4, 4) tag=148487:valid=1:dirty=0:age=73		   <
(4, 4) tag=16384:valid=1:dirty=0:age=31			   <
(5, 5) tag=131330:valid=1:dirty=0:age=58		   <
(5, 5) tag=147454:valid=1:dirty=0:age=32		   <
(5, 5) tag=16387:valid=1:dirty=0:age=16			   <
(5, 5) tag=20227:valid=1:dirty=0:age=42			   <
(6, 6) tag=32771:valid=1:dirty=0:age=28			   <
(6, 6) tag=15211:valid=1:dirty=0:age=34			   <
(6, 6) tag=16646:valid=1:dirty=0:age=32			   <
(6, 6) tag=32769:valid=1:dirty=0:age=31			   <
(7, 7) tag=16647:valid=1:dirty=0:age=29			   <
(7, 7) tag=16648:valid=1:dirty=0:age=28			   <
(7, 7) tag=131333:valid=1:dirty=0:age=27		   <
(7, 7) tag=16386:valid=1:dirty=0:age=26			   <
(8, 8) tag=132:valid=1:dirty=0:age=1			   <
(8, 8) tag=133:valid=1:dirty=0:age=2			   <
(8, 8) tag=131335:valid=1:dirty=0:age=1			   <
(8, 8) tag=147475:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8396] RTYPE: (Seq:      619)(Addr: 0)(PC: 215   <
IL1Cache->access(MemRead, addr: 2157124, latency: 2)	   <
L2Cache->access(MemRead, addr: 2157124, latency: 12)	   <
CYCLE: 8396 -> 8407					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=478			   <
(0, 0) tag=131070:valid=1:dirty=0:age=86		   <
(0, 0) tag=130:valid=1:dirty=0:age=34			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=139		   <
(1, 1) tag=131074:valid=1:dirty=0:age=146		   <
(1, 1) tag=234886:valid=1:dirty=0:age=145		   <
(1, 1) tag=243103:valid=1:dirty=0:age=144		   <
(2, 2) tag=262142:valid=1:dirty=0:age=143		   <
(2, 2) tag=179627:valid=1:dirty=0:age=142		   <
(2, 2) tag=246179:valid=1:dirty=0:age=141		   <
(2, 2) tag=131331:valid=1:dirty=0:age=136		   <
(3, 3) tag=131069:valid=1:dirty=0:age=38		   <
(3, 3) tag=131332:valid=1:dirty=0:age=40		   <
(3, 3) tag=262139:valid=1:dirty=0:age=128		   <
(3, 3) tag=129:valid=1:dirty=0:age=61			   <
(4, 4) tag=147457:valid=1:dirty=0:age=31		   <
(4, 4) tag=32768:valid=1:dirty=0:age=48			   <
(4, 4) tag=148487:valid=1:dirty=0:age=73		   <
(4, 4) tag=16384:valid=1:dirty=0:age=31			   <
(5, 5) tag=131330:valid=1:dirty=0:age=58		   <
(5, 5) tag=147454:valid=1:dirty=0:age=32		   <
(5, 5) tag=16387:valid=1:dirty=0:age=16			   <
(5, 5) tag=20227:valid=1:dirty=0:age=42			   <
(6, 6) tag=32771:valid=1:dirty=0:age=28			   <
(6, 6) tag=15211:valid=1:dirty=0:age=34			   <
(6, 6) tag=16646:valid=1:dirty=0:age=32			   <
(6, 6) tag=32769:valid=1:dirty=0:age=31			   <
(7, 7) tag=16647:valid=1:dirty=0:age=29			   <
(7, 7) tag=16648:valid=1:dirty=0:age=28			   <
(7, 7) tag=131333:valid=1:dirty=0:age=27		   <
(7, 7) tag=16386:valid=1:dirty=0:age=26			   <
(8, 8) tag=132:valid=1:dirty=0:age=1			   <
(8, 8) tag=133:valid=1:dirty=0:age=2			   <
(8, 8) tag=131335:valid=1:dirty=0:age=1			   <
(8, 8) tag=147475:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8408] RTYPE: (Seq:      620)(Addr: 0)(PC: 215   <
IL1Cache->access(MemRead, addr: 2157128, latency: 2)	   <
L2Cache->access(MemRead, addr: 2157128, latency: 12)	   <
CYCLE: 8408 -> 8419					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=479			   <
(0, 0) tag=131070:valid=1:dirty=0:age=87		   <
(0, 0) tag=130:valid=1:dirty=0:age=35			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=139		   <
(1, 1) tag=131074:valid=1:dirty=0:age=146		   <
(1, 1) tag=234886:valid=1:dirty=0:age=145		   <
(1, 1) tag=243103:valid=1:dirty=0:age=144		   <
(2, 2) tag=262142:valid=1:dirty=0:age=143		   <
(2, 2) tag=179627:valid=1:dirty=0:age=142		   <
(2, 2) tag=246179:valid=1:dirty=0:age=141		   <
(2, 2) tag=131331:valid=1:dirty=0:age=136		   <
(3, 3) tag=131069:valid=1:dirty=0:age=38		   <
(3, 3) tag=131332:valid=1:dirty=0:age=40		   <
(3, 3) tag=262139:valid=1:dirty=0:age=128		   <
(3, 3) tag=129:valid=1:dirty=0:age=61			   <
(4, 4) tag=147457:valid=1:dirty=0:age=31		   <
(4, 4) tag=32768:valid=1:dirty=0:age=48			   <
(4, 4) tag=148487:valid=1:dirty=0:age=73		   <
(4, 4) tag=16384:valid=1:dirty=0:age=31			   <
(5, 5) tag=131330:valid=1:dirty=0:age=58		   <
(5, 5) tag=147454:valid=1:dirty=0:age=32		   <
(5, 5) tag=16387:valid=1:dirty=0:age=16			   <
(5, 5) tag=20227:valid=1:dirty=0:age=42			   <
(6, 6) tag=32771:valid=1:dirty=0:age=28			   <
(6, 6) tag=15211:valid=1:dirty=0:age=34			   <
(6, 6) tag=16646:valid=1:dirty=0:age=32			   <
(6, 6) tag=32769:valid=1:dirty=0:age=31			   <
(7, 7) tag=16647:valid=1:dirty=0:age=29			   <
(7, 7) tag=16648:valid=1:dirty=0:age=28			   <
(7, 7) tag=131333:valid=1:dirty=0:age=27		   <
(7, 7) tag=16386:valid=1:dirty=0:age=26			   <
(8, 8) tag=132:valid=1:dirty=0:age=1			   <
(8, 8) tag=133:valid=1:dirty=0:age=2			   <
(8, 8) tag=131335:valid=1:dirty=0:age=1			   <
(8, 8) tag=147475:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8420] LOAD: (Seq:      621)(Addr: 2151762360)   <
IL1Cache->access(MemRead, addr: 2157132, latency: 2)	   <
L2Cache->access(MemRead, addr: 2157132, latency: 12)	   <
CYCLE: 8420 -> 8431					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=480			   <
(0, 0) tag=131070:valid=1:dirty=0:age=88		   <
(0, 0) tag=130:valid=1:dirty=0:age=36			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=139		   <
(1, 1) tag=131074:valid=1:dirty=0:age=146		   <
(1, 1) tag=234886:valid=1:dirty=0:age=145		   <
(1, 1) tag=243103:valid=1:dirty=0:age=144		   <
(2, 2) tag=262142:valid=1:dirty=0:age=143		   <
(2, 2) tag=179627:valid=1:dirty=0:age=142		   <
(2, 2) tag=246179:valid=1:dirty=0:age=141		   <
(2, 2) tag=131331:valid=1:dirty=0:age=136		   <
(3, 3) tag=131069:valid=1:dirty=0:age=38		   <
(3, 3) tag=131332:valid=1:dirty=0:age=40		   <
(3, 3) tag=262139:valid=1:dirty=0:age=128		   <
(3, 3) tag=129:valid=1:dirty=0:age=61			   <
(4, 4) tag=147457:valid=1:dirty=0:age=31		   <
(4, 4) tag=32768:valid=1:dirty=0:age=48			   <
(4, 4) tag=148487:valid=1:dirty=0:age=73		   <
(4, 4) tag=16384:valid=1:dirty=0:age=31			   <
(5, 5) tag=131330:valid=1:dirty=0:age=58		   <
(5, 5) tag=147454:valid=1:dirty=0:age=32		   <
(5, 5) tag=16387:valid=1:dirty=0:age=16			   <
(5, 5) tag=20227:valid=1:dirty=0:age=42			   <
(6, 6) tag=32771:valid=1:dirty=0:age=28			   <
(6, 6) tag=15211:valid=1:dirty=0:age=34			   <
(6, 6) tag=16646:valid=1:dirty=0:age=32			   <
(6, 6) tag=32769:valid=1:dirty=0:age=31			   <
(7, 7) tag=16647:valid=1:dirty=0:age=29			   <
(7, 7) tag=16648:valid=1:dirty=0:age=28			   <
(7, 7) tag=131333:valid=1:dirty=0:age=27		   <
(7, 7) tag=16386:valid=1:dirty=0:age=26			   <
(8, 8) tag=132:valid=1:dirty=0:age=1			   <
(8, 8) tag=133:valid=1:dirty=0:age=2			   <
(8, 8) tag=131335:valid=1:dirty=0:age=1			   <
(8, 8) tag=147475:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8432] ITYPE: (Seq:      622)(Addr: 24)(PC: 21   <
IL1Cache->access(MemRead, addr: 2157136, latency: 2)	   <
L2Cache->access(MemRead, addr: 2157136, latency: 12)	   <
CYCLE: 8432 -> 8443					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=481			   <
(0, 0) tag=131070:valid=1:dirty=0:age=89		   <
(0, 0) tag=130:valid=1:dirty=0:age=37			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=139		   <
(1, 1) tag=131074:valid=1:dirty=0:age=146		   <
(1, 1) tag=234886:valid=1:dirty=0:age=145		   <
(1, 1) tag=243103:valid=1:dirty=0:age=144		   <
(2, 2) tag=262142:valid=1:dirty=0:age=143		   <
(2, 2) tag=179627:valid=1:dirty=0:age=142		   <
(2, 2) tag=246179:valid=1:dirty=0:age=141		   <
(2, 2) tag=131331:valid=1:dirty=0:age=136		   <
(3, 3) tag=131069:valid=1:dirty=0:age=38		   <
(3, 3) tag=131332:valid=1:dirty=0:age=40		   <
(3, 3) tag=262139:valid=1:dirty=0:age=128		   <
(3, 3) tag=129:valid=1:dirty=0:age=61			   <
(4, 4) tag=147457:valid=1:dirty=0:age=31		   <
(4, 4) tag=32768:valid=1:dirty=0:age=48			   <
(4, 4) tag=148487:valid=1:dirty=0:age=73		   <
(4, 4) tag=16384:valid=1:dirty=0:age=31			   <
(5, 5) tag=131330:valid=1:dirty=0:age=58		   <
(5, 5) tag=147454:valid=1:dirty=0:age=32		   <
(5, 5) tag=16387:valid=1:dirty=0:age=16			   <
(5, 5) tag=20227:valid=1:dirty=0:age=42			   <
(6, 6) tag=32771:valid=1:dirty=0:age=28			   <
(6, 6) tag=15211:valid=1:dirty=0:age=34			   <
(6, 6) tag=16646:valid=1:dirty=0:age=32			   <
(6, 6) tag=32769:valid=1:dirty=0:age=31			   <
(7, 7) tag=16647:valid=1:dirty=0:age=29			   <
(7, 7) tag=16648:valid=1:dirty=0:age=28			   <
(7, 7) tag=131333:valid=1:dirty=0:age=27		   <
(7, 7) tag=16386:valid=1:dirty=0:age=26			   <
(8, 8) tag=132:valid=1:dirty=0:age=1			   <
(8, 8) tag=133:valid=1:dirty=0:age=2			   <
(8, 8) tag=131335:valid=1:dirty=0:age=1			   <
(8, 8) tag=147475:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8444] JRTYPE: (Seq:      623)(Addr: 2142888)(   <
IL1Cache->access(MemRead, addr: 2157140, latency: 2)	   <
L2Cache->access(MemRead, addr: 2157140, latency: 12)	   <
CYCLE: 8444 -> 8455					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=482			   <
(0, 0) tag=131070:valid=1:dirty=0:age=90		   <
(0, 0) tag=130:valid=1:dirty=0:age=38			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=139		   <
(1, 1) tag=131074:valid=1:dirty=0:age=146		   <
(1, 1) tag=234886:valid=1:dirty=0:age=145		   <
(1, 1) tag=243103:valid=1:dirty=0:age=144		   <
(2, 2) tag=262142:valid=1:dirty=0:age=143		   <
(2, 2) tag=179627:valid=1:dirty=0:age=142		   <
(2, 2) tag=246179:valid=1:dirty=0:age=141		   <
(2, 2) tag=131331:valid=1:dirty=0:age=136		   <
(3, 3) tag=131069:valid=1:dirty=0:age=38		   <
(3, 3) tag=131332:valid=1:dirty=0:age=40		   <
(3, 3) tag=262139:valid=1:dirty=0:age=128		   <
(3, 3) tag=129:valid=1:dirty=0:age=61			   <
(4, 4) tag=147457:valid=1:dirty=0:age=31		   <
(4, 4) tag=32768:valid=1:dirty=0:age=48			   <
(4, 4) tag=148487:valid=1:dirty=0:age=73		   <
(4, 4) tag=16384:valid=1:dirty=0:age=31			   <
(5, 5) tag=131330:valid=1:dirty=0:age=58		   <
(5, 5) tag=147454:valid=1:dirty=0:age=32		   <
(5, 5) tag=16387:valid=1:dirty=0:age=16			   <
(5, 5) tag=20227:valid=1:dirty=0:age=42			   <
(6, 6) tag=32771:valid=1:dirty=0:age=28			   <
(6, 6) tag=15211:valid=1:dirty=0:age=34			   <
(6, 6) tag=16646:valid=1:dirty=0:age=32			   <
(6, 6) tag=32769:valid=1:dirty=0:age=31			   <
(7, 7) tag=16647:valid=1:dirty=0:age=29			   <
(7, 7) tag=16648:valid=1:dirty=0:age=28			   <
(7, 7) tag=131333:valid=1:dirty=0:age=27		   <
(7, 7) tag=16386:valid=1:dirty=0:age=26			   <
(8, 8) tag=132:valid=1:dirty=0:age=1			   <
(8, 8) tag=133:valid=1:dirty=0:age=2			   <
(8, 8) tag=131335:valid=1:dirty=0:age=1			   <
(8, 8) tag=147475:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 8456] LOAD: (Seq:      621)(Addr: 2151762360   <
DL1Cache->access(MemRead, addr: 2151762360, latency: 2)	   <
L2Cache->access(MemRead, addr: 2151762360, latency: 12)	   <
CYCLE: 8456 -> 8467					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=483			   <
(0, 0) tag=131070:valid=1:dirty=0:age=91		   <
(0, 0) tag=130:valid=1:dirty=0:age=39			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=140		   <
(1, 1) tag=131074:valid=1:dirty=0:age=147		   <
(1, 1) tag=234886:valid=1:dirty=0:age=146		   <
(1, 1) tag=243103:valid=1:dirty=0:age=145		   <
(2, 2) tag=262142:valid=1:dirty=0:age=144		   <
(2, 2) tag=179627:valid=1:dirty=0:age=143		   <
(2, 2) tag=246179:valid=1:dirty=0:age=142		   <
(2, 2) tag=131331:valid=1:dirty=0:age=137		   <
(3, 3) tag=131069:valid=1:dirty=0:age=39		   <
(3, 3) tag=131332:valid=1:dirty=0:age=41		   <
(3, 3) tag=262139:valid=1:dirty=0:age=129		   <
(3, 3) tag=129:valid=1:dirty=0:age=62			   <
(4, 4) tag=147457:valid=1:dirty=0:age=32		   <
(4, 4) tag=32768:valid=1:dirty=0:age=49			   <
(4, 4) tag=148487:valid=1:dirty=0:age=74		   <
(4, 4) tag=16384:valid=1:dirty=0:age=32			   <
(5, 5) tag=131330:valid=1:dirty=0:age=59		   <
(5, 5) tag=147454:valid=1:dirty=0:age=33		   <
(5, 5) tag=16387:valid=1:dirty=0:age=17			   <
(5, 5) tag=20227:valid=1:dirty=0:age=43			   <
(6, 6) tag=32771:valid=1:dirty=0:age=29			   <
(6, 6) tag=15211:valid=1:dirty=0:age=35			   <
(6, 6) tag=16646:valid=1:dirty=0:age=33			   <
(6, 6) tag=32769:valid=1:dirty=0:age=32			   <
(7, 7) tag=16647:valid=1:dirty=0:age=30			   <
(7, 7) tag=16648:valid=1:dirty=0:age=29			   <
(7, 7) tag=131333:valid=1:dirty=0:age=0			   <
(7, 7) tag=16386:valid=1:dirty=0:age=26			   <
(8, 8) tag=132:valid=1:dirty=0:age=1			   <
(8, 8) tag=133:valid=1:dirty=0:age=2			   <
(8, 8) tag=131335:valid=1:dirty=0:age=1			   <
(8, 8) tag=147475:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8467] RTYPE: (Seq:      624)(Addr: 0)(PC: 214   <
IL1Cache->access(MemRead, addr: 2142888, latency: 2)	   <
L2Cache->access(MemRead, addr: 2142888, latency: 12)	   <
CYCLE: 8467 -> 8478					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=484			   <
(0, 0) tag=131070:valid=1:dirty=0:age=92		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=140		   <
(1, 1) tag=131074:valid=1:dirty=0:age=147		   <
(1, 1) tag=234886:valid=1:dirty=0:age=146		   <
(1, 1) tag=243103:valid=1:dirty=0:age=145		   <
(2, 2) tag=262142:valid=1:dirty=0:age=144		   <
(2, 2) tag=179627:valid=1:dirty=0:age=143		   <
(2, 2) tag=246179:valid=1:dirty=0:age=142		   <
(2, 2) tag=131331:valid=1:dirty=0:age=137		   <
(3, 3) tag=131069:valid=1:dirty=0:age=39		   <
(3, 3) tag=131332:valid=1:dirty=0:age=41		   <
(3, 3) tag=262139:valid=1:dirty=0:age=129		   <
(3, 3) tag=129:valid=1:dirty=0:age=62			   <
(4, 4) tag=147457:valid=1:dirty=0:age=32		   <
(4, 4) tag=32768:valid=1:dirty=0:age=49			   <
(4, 4) tag=148487:valid=1:dirty=0:age=74		   <
(4, 4) tag=16384:valid=1:dirty=0:age=32			   <
(5, 5) tag=131330:valid=1:dirty=0:age=59		   <
(5, 5) tag=147454:valid=1:dirty=0:age=33		   <
(5, 5) tag=16387:valid=1:dirty=0:age=17			   <
(5, 5) tag=20227:valid=1:dirty=0:age=43			   <
(6, 6) tag=32771:valid=1:dirty=0:age=29			   <
(6, 6) tag=15211:valid=1:dirty=0:age=35			   <
(6, 6) tag=16646:valid=1:dirty=0:age=33			   <
(6, 6) tag=32769:valid=1:dirty=0:age=32			   <
(7, 7) tag=16647:valid=1:dirty=0:age=30			   <
(7, 7) tag=16648:valid=1:dirty=0:age=29			   <
(7, 7) tag=131333:valid=1:dirty=0:age=0			   <
(7, 7) tag=16386:valid=1:dirty=0:age=26			   <
(8, 8) tag=132:valid=1:dirty=0:age=1			   <
(8, 8) tag=133:valid=1:dirty=0:age=2			   <
(8, 8) tag=131335:valid=1:dirty=0:age=1			   <
(8, 8) tag=147475:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8479] ITYPE: (Seq:      625)(Addr: 4095)(PC:    <
IL1Cache->access(MemRead, addr: 2142892, latency: 2)	   <
L2Cache->access(MemRead, addr: 2142892, latency: 12)	   <
CYCLE: 8479 -> 8490					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=485			   <
(0, 0) tag=131070:valid=1:dirty=0:age=93		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=140		   <
(1, 1) tag=131074:valid=1:dirty=0:age=147		   <
(1, 1) tag=234886:valid=1:dirty=0:age=146		   <
(1, 1) tag=243103:valid=1:dirty=0:age=145		   <
(2, 2) tag=262142:valid=1:dirty=0:age=144		   <
(2, 2) tag=179627:valid=1:dirty=0:age=143		   <
(2, 2) tag=246179:valid=1:dirty=0:age=142		   <
(2, 2) tag=131331:valid=1:dirty=0:age=137		   <
(3, 3) tag=131069:valid=1:dirty=0:age=39		   <
(3, 3) tag=131332:valid=1:dirty=0:age=41		   <
(3, 3) tag=262139:valid=1:dirty=0:age=129		   <
(3, 3) tag=129:valid=1:dirty=0:age=62			   <
(4, 4) tag=147457:valid=1:dirty=0:age=32		   <
(4, 4) tag=32768:valid=1:dirty=0:age=49			   <
(4, 4) tag=148487:valid=1:dirty=0:age=74		   <
(4, 4) tag=16384:valid=1:dirty=0:age=32			   <
(5, 5) tag=131330:valid=1:dirty=0:age=59		   <
(5, 5) tag=147454:valid=1:dirty=0:age=33		   <
(5, 5) tag=16387:valid=1:dirty=0:age=17			   <
(5, 5) tag=20227:valid=1:dirty=0:age=43			   <
(6, 6) tag=32771:valid=1:dirty=0:age=29			   <
(6, 6) tag=15211:valid=1:dirty=0:age=35			   <
(6, 6) tag=16646:valid=1:dirty=0:age=33			   <
(6, 6) tag=32769:valid=1:dirty=0:age=32			   <
(7, 7) tag=16647:valid=1:dirty=0:age=30			   <
(7, 7) tag=16648:valid=1:dirty=0:age=29			   <
(7, 7) tag=131333:valid=1:dirty=0:age=0			   <
(7, 7) tag=16386:valid=1:dirty=0:age=26			   <
(8, 8) tag=132:valid=1:dirty=0:age=1			   <
(8, 8) tag=133:valid=1:dirty=0:age=2			   <
(8, 8) tag=131335:valid=1:dirty=0:age=1			   <
(8, 8) tag=147475:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8491] BRANCH: (Seq:      626)(Addr: 2142920)(   <
IL1Cache->access(MemRead, addr: 2142896, latency: 2)	   <
L2Cache->access(MemRead, addr: 2142896, latency: 12)	   <
CYCLE: 8491 -> 8502					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=486			   <
(0, 0) tag=131070:valid=1:dirty=0:age=94		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=140		   <
(1, 1) tag=131074:valid=1:dirty=0:age=147		   <
(1, 1) tag=234886:valid=1:dirty=0:age=146		   <
(1, 1) tag=243103:valid=1:dirty=0:age=145		   <
(2, 2) tag=262142:valid=1:dirty=0:age=144		   <
(2, 2) tag=179627:valid=1:dirty=0:age=143		   <
(2, 2) tag=246179:valid=1:dirty=0:age=142		   <
(2, 2) tag=131331:valid=1:dirty=0:age=137		   <
(3, 3) tag=131069:valid=1:dirty=0:age=39		   <
(3, 3) tag=131332:valid=1:dirty=0:age=41		   <
(3, 3) tag=262139:valid=1:dirty=0:age=129		   <
(3, 3) tag=129:valid=1:dirty=0:age=62			   <
(4, 4) tag=147457:valid=1:dirty=0:age=32		   <
(4, 4) tag=32768:valid=1:dirty=0:age=49			   <
(4, 4) tag=148487:valid=1:dirty=0:age=74		   <
(4, 4) tag=16384:valid=1:dirty=0:age=32			   <
(5, 5) tag=131330:valid=1:dirty=0:age=59		   <
(5, 5) tag=147454:valid=1:dirty=0:age=33		   <
(5, 5) tag=16387:valid=1:dirty=0:age=17			   <
(5, 5) tag=20227:valid=1:dirty=0:age=43			   <
(6, 6) tag=32771:valid=1:dirty=0:age=29			   <
(6, 6) tag=15211:valid=1:dirty=0:age=35			   <
(6, 6) tag=16646:valid=1:dirty=0:age=33			   <
(6, 6) tag=32769:valid=1:dirty=0:age=32			   <
(7, 7) tag=16647:valid=1:dirty=0:age=30			   <
(7, 7) tag=16648:valid=1:dirty=0:age=29			   <
(7, 7) tag=131333:valid=1:dirty=0:age=0			   <
(7, 7) tag=16386:valid=1:dirty=0:age=26			   <
(8, 8) tag=132:valid=1:dirty=0:age=1			   <
(8, 8) tag=133:valid=1:dirty=0:age=2			   <
(8, 8) tag=131335:valid=1:dirty=0:age=1			   <
(8, 8) tag=147475:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8503] ITYPE: (Seq:      627)(Addr: 4096)(PC:    <
IL1Cache->access(MemRead, addr: 2142900, latency: 2)	   <
L2Cache->access(MemRead, addr: 2142900, latency: 12)	   <
CYCLE: 8503 -> 8514					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=487			   <
(0, 0) tag=131070:valid=1:dirty=0:age=95		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=140		   <
(1, 1) tag=131074:valid=1:dirty=0:age=147		   <
(1, 1) tag=234886:valid=1:dirty=0:age=146		   <
(1, 1) tag=243103:valid=1:dirty=0:age=145		   <
(2, 2) tag=262142:valid=1:dirty=0:age=144		   <
(2, 2) tag=179627:valid=1:dirty=0:age=143		   <
(2, 2) tag=246179:valid=1:dirty=0:age=142		   <
(2, 2) tag=131331:valid=1:dirty=0:age=137		   <
(3, 3) tag=131069:valid=1:dirty=0:age=39		   <
(3, 3) tag=131332:valid=1:dirty=0:age=41		   <
(3, 3) tag=262139:valid=1:dirty=0:age=129		   <
(3, 3) tag=129:valid=1:dirty=0:age=62			   <
(4, 4) tag=147457:valid=1:dirty=0:age=32		   <
(4, 4) tag=32768:valid=1:dirty=0:age=49			   <
(4, 4) tag=148487:valid=1:dirty=0:age=74		   <
(4, 4) tag=16384:valid=1:dirty=0:age=32			   <
(5, 5) tag=131330:valid=1:dirty=0:age=59		   <
(5, 5) tag=147454:valid=1:dirty=0:age=33		   <
(5, 5) tag=16387:valid=1:dirty=0:age=17			   <
(5, 5) tag=20227:valid=1:dirty=0:age=43			   <
(6, 6) tag=32771:valid=1:dirty=0:age=29			   <
(6, 6) tag=15211:valid=1:dirty=0:age=35			   <
(6, 6) tag=16646:valid=1:dirty=0:age=33			   <
(6, 6) tag=32769:valid=1:dirty=0:age=32			   <
(7, 7) tag=16647:valid=1:dirty=0:age=30			   <
(7, 7) tag=16648:valid=1:dirty=0:age=29			   <
(7, 7) tag=131333:valid=1:dirty=0:age=0			   <
(7, 7) tag=16386:valid=1:dirty=0:age=26			   <
(8, 8) tag=132:valid=1:dirty=0:age=1			   <
(8, 8) tag=133:valid=1:dirty=0:age=2			   <
(8, 8) tag=131335:valid=1:dirty=0:age=1			   <
(8, 8) tag=147475:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8515] RTYPE: (Seq:      628)(Addr: 0)(PC: 214   <
IL1Cache->access(MemRead, addr: 2142904, latency: 2)	   <
L2Cache->access(MemRead, addr: 2142904, latency: 12)	   <
CYCLE: 8515 -> 8526					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=488			   <
(0, 0) tag=131070:valid=1:dirty=0:age=96		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=140		   <
(1, 1) tag=131074:valid=1:dirty=0:age=147		   <
(1, 1) tag=234886:valid=1:dirty=0:age=146		   <
(1, 1) tag=243103:valid=1:dirty=0:age=145		   <
(2, 2) tag=262142:valid=1:dirty=0:age=144		   <
(2, 2) tag=179627:valid=1:dirty=0:age=143		   <
(2, 2) tag=246179:valid=1:dirty=0:age=142		   <
(2, 2) tag=131331:valid=1:dirty=0:age=137		   <
(3, 3) tag=131069:valid=1:dirty=0:age=39		   <
(3, 3) tag=131332:valid=1:dirty=0:age=41		   <
(3, 3) tag=262139:valid=1:dirty=0:age=129		   <
(3, 3) tag=129:valid=1:dirty=0:age=62			   <
(4, 4) tag=147457:valid=1:dirty=0:age=32		   <
(4, 4) tag=32768:valid=1:dirty=0:age=49			   <
(4, 4) tag=148487:valid=1:dirty=0:age=74		   <
(4, 4) tag=16384:valid=1:dirty=0:age=32			   <
(5, 5) tag=131330:valid=1:dirty=0:age=59		   <
(5, 5) tag=147454:valid=1:dirty=0:age=33		   <
(5, 5) tag=16387:valid=1:dirty=0:age=17			   <
(5, 5) tag=20227:valid=1:dirty=0:age=43			   <
(6, 6) tag=32771:valid=1:dirty=0:age=29			   <
(6, 6) tag=15211:valid=1:dirty=0:age=35			   <
(6, 6) tag=16646:valid=1:dirty=0:age=33			   <
(6, 6) tag=32769:valid=1:dirty=0:age=32			   <
(7, 7) tag=16647:valid=1:dirty=0:age=30			   <
(7, 7) tag=16648:valid=1:dirty=0:age=29			   <
(7, 7) tag=131333:valid=1:dirty=0:age=0			   <
(7, 7) tag=16386:valid=1:dirty=0:age=26			   <
(8, 8) tag=132:valid=1:dirty=0:age=1			   <
(8, 8) tag=133:valid=1:dirty=0:age=2			   <
(8, 8) tag=131335:valid=1:dirty=0:age=1			   <
(8, 8) tag=147475:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8527] LOAD: (Seq:      629)(Addr: 268487456)(   <
IL1Cache->access(MemRead, addr: 2142908, latency: 2)	   <
L2Cache->access(MemRead, addr: 2142908, latency: 12)	   <
CYCLE: 8527 -> 8538					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=489			   <
(0, 0) tag=131070:valid=1:dirty=0:age=97		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=140		   <
(1, 1) tag=131074:valid=1:dirty=0:age=147		   <
(1, 1) tag=234886:valid=1:dirty=0:age=146		   <
(1, 1) tag=243103:valid=1:dirty=0:age=145		   <
(2, 2) tag=262142:valid=1:dirty=0:age=144		   <
(2, 2) tag=179627:valid=1:dirty=0:age=143		   <
(2, 2) tag=246179:valid=1:dirty=0:age=142		   <
(2, 2) tag=131331:valid=1:dirty=0:age=137		   <
(3, 3) tag=131069:valid=1:dirty=0:age=39		   <
(3, 3) tag=131332:valid=1:dirty=0:age=41		   <
(3, 3) tag=262139:valid=1:dirty=0:age=129		   <
(3, 3) tag=129:valid=1:dirty=0:age=62			   <
(4, 4) tag=147457:valid=1:dirty=0:age=32		   <
(4, 4) tag=32768:valid=1:dirty=0:age=49			   <
(4, 4) tag=148487:valid=1:dirty=0:age=74		   <
(4, 4) tag=16384:valid=1:dirty=0:age=32			   <
(5, 5) tag=131330:valid=1:dirty=0:age=59		   <
(5, 5) tag=147454:valid=1:dirty=0:age=33		   <
(5, 5) tag=16387:valid=1:dirty=0:age=17			   <
(5, 5) tag=20227:valid=1:dirty=0:age=43			   <
(6, 6) tag=32771:valid=1:dirty=0:age=29			   <
(6, 6) tag=15211:valid=1:dirty=0:age=35			   <
(6, 6) tag=16646:valid=1:dirty=0:age=33			   <
(6, 6) tag=32769:valid=1:dirty=0:age=32			   <
(7, 7) tag=16647:valid=1:dirty=0:age=30			   <
(7, 7) tag=16648:valid=1:dirty=0:age=29			   <
(7, 7) tag=131333:valid=1:dirty=0:age=0			   <
(7, 7) tag=16386:valid=1:dirty=0:age=26			   <
(8, 8) tag=132:valid=1:dirty=0:age=1			   <
(8, 8) tag=133:valid=1:dirty=0:age=2			   <
(8, 8) tag=131335:valid=1:dirty=0:age=1			   <
(8, 8) tag=147475:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8539] RTYPE: (Seq:      630)(Addr: 0)(PC: 214   <
IL1Cache->access(MemRead, addr: 2142912, latency: 2)	   <
L2Cache->access(MemRead, addr: 2142912, latency: 12)	   <
CYCLE: 8539 -> 8550					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=490			   <
(0, 0) tag=131070:valid=1:dirty=0:age=98		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=140		   <
(1, 1) tag=131074:valid=1:dirty=0:age=147		   <
(1, 1) tag=234886:valid=1:dirty=0:age=146		   <
(1, 1) tag=243103:valid=1:dirty=0:age=145		   <
(2, 2) tag=262142:valid=1:dirty=0:age=144		   <
(2, 2) tag=179627:valid=1:dirty=0:age=143		   <
(2, 2) tag=246179:valid=1:dirty=0:age=142		   <
(2, 2) tag=131331:valid=1:dirty=0:age=137		   <
(3, 3) tag=131069:valid=1:dirty=0:age=39		   <
(3, 3) tag=131332:valid=1:dirty=0:age=41		   <
(3, 3) tag=262139:valid=1:dirty=0:age=129		   <
(3, 3) tag=129:valid=1:dirty=0:age=62			   <
(4, 4) tag=147457:valid=1:dirty=0:age=32		   <
(4, 4) tag=32768:valid=1:dirty=0:age=49			   <
(4, 4) tag=148487:valid=1:dirty=0:age=74		   <
(4, 4) tag=16384:valid=1:dirty=0:age=32			   <
(5, 5) tag=131330:valid=1:dirty=0:age=59		   <
(5, 5) tag=147454:valid=1:dirty=0:age=33		   <
(5, 5) tag=16387:valid=1:dirty=0:age=17			   <
(5, 5) tag=20227:valid=1:dirty=0:age=43			   <
(6, 6) tag=32771:valid=1:dirty=0:age=29			   <
(6, 6) tag=15211:valid=1:dirty=0:age=35			   <
(6, 6) tag=16646:valid=1:dirty=0:age=33			   <
(6, 6) tag=32769:valid=1:dirty=0:age=32			   <
(7, 7) tag=16647:valid=1:dirty=0:age=30			   <
(7, 7) tag=16648:valid=1:dirty=0:age=29			   <
(7, 7) tag=131333:valid=1:dirty=0:age=0			   <
(7, 7) tag=16386:valid=1:dirty=0:age=26			   <
(8, 8) tag=132:valid=1:dirty=0:age=1			   <
(8, 8) tag=133:valid=1:dirty=0:age=2			   <
(8, 8) tag=131335:valid=1:dirty=0:age=1			   <
(8, 8) tag=147475:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8551] JTYPE: (Seq:      631)(Addr: 0)(PC: 214   <
IL1Cache->access(MemRead, addr: 2142916, latency: 2)	   <
L2Cache->access(MemRead, addr: 2142916, latency: 12)	   <
CYCLE: 8551 -> 8562					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=491			   <
(0, 0) tag=131070:valid=1:dirty=0:age=99		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=140		   <
(1, 1) tag=131074:valid=1:dirty=0:age=147		   <
(1, 1) tag=234886:valid=1:dirty=0:age=146		   <
(1, 1) tag=243103:valid=1:dirty=0:age=145		   <
(2, 2) tag=262142:valid=1:dirty=0:age=144		   <
(2, 2) tag=179627:valid=1:dirty=0:age=143		   <
(2, 2) tag=246179:valid=1:dirty=0:age=142		   <
(2, 2) tag=131331:valid=1:dirty=0:age=137		   <
(3, 3) tag=131069:valid=1:dirty=0:age=39		   <
(3, 3) tag=131332:valid=1:dirty=0:age=41		   <
(3, 3) tag=262139:valid=1:dirty=0:age=129		   <
(3, 3) tag=129:valid=1:dirty=0:age=62			   <
(4, 4) tag=147457:valid=1:dirty=0:age=32		   <
(4, 4) tag=32768:valid=1:dirty=0:age=49			   <
(4, 4) tag=148487:valid=1:dirty=0:age=74		   <
(4, 4) tag=16384:valid=1:dirty=0:age=32			   <
(5, 5) tag=131330:valid=1:dirty=0:age=59		   <
(5, 5) tag=147454:valid=1:dirty=0:age=33		   <
(5, 5) tag=16387:valid=1:dirty=0:age=17			   <
(5, 5) tag=20227:valid=1:dirty=0:age=43			   <
(6, 6) tag=32771:valid=1:dirty=0:age=29			   <
(6, 6) tag=15211:valid=1:dirty=0:age=35			   <
(6, 6) tag=16646:valid=1:dirty=0:age=33			   <
(6, 6) tag=32769:valid=1:dirty=0:age=32			   <
(7, 7) tag=16647:valid=1:dirty=0:age=30			   <
(7, 7) tag=16648:valid=1:dirty=0:age=29			   <
(7, 7) tag=131333:valid=1:dirty=0:age=0			   <
(7, 7) tag=16386:valid=1:dirty=0:age=26			   <
(8, 8) tag=132:valid=1:dirty=0:age=1			   <
(8, 8) tag=133:valid=1:dirty=0:age=2			   <
(8, 8) tag=131335:valid=1:dirty=0:age=1			   <
(8, 8) tag=147475:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 8563] LOAD: (Seq:      629)(Addr: 268487456)   <
DL1Cache->access(MemRead, addr: 268487456, latency: 2)	   <
L2Cache->access(MemRead, addr: 268487456, latency: 12)	   <
CYCLE: 8563 -> 8574					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=492			   <
(0, 0) tag=131070:valid=1:dirty=0:age=100		   <
(0, 0) tag=130:valid=1:dirty=0:age=1			   <
(0, 0) tag=131:valid=1:dirty=0:age=2			   <
(1, 1) tag=262140:valid=1:dirty=0:age=141		   <
(1, 1) tag=131074:valid=1:dirty=0:age=148		   <
(1, 1) tag=234886:valid=1:dirty=0:age=147		   <
(1, 1) tag=243103:valid=1:dirty=0:age=146		   <
(2, 2) tag=262142:valid=1:dirty=0:age=145		   <
(2, 2) tag=179627:valid=1:dirty=0:age=144		   <
(2, 2) tag=246179:valid=1:dirty=0:age=143		   <
(2, 2) tag=131331:valid=1:dirty=0:age=138		   <
(3, 3) tag=131069:valid=1:dirty=0:age=40		   <
(3, 3) tag=131332:valid=1:dirty=0:age=42		   <
(3, 3) tag=262139:valid=1:dirty=0:age=130		   <
(3, 3) tag=129:valid=1:dirty=0:age=63			   <
(4, 4) tag=147457:valid=1:dirty=0:age=33		   <
(4, 4) tag=32768:valid=1:dirty=0:age=50			   <
(4, 4) tag=148487:valid=1:dirty=0:age=75		   <
(4, 4) tag=16384:valid=1:dirty=0:age=33			   <
(5, 5) tag=131330:valid=1:dirty=0:age=60		   <
(5, 5) tag=147454:valid=1:dirty=0:age=34		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=43			   <
(6, 6) tag=32771:valid=1:dirty=0:age=29			   <
(6, 6) tag=15211:valid=1:dirty=0:age=35			   <
(6, 6) tag=16646:valid=1:dirty=0:age=33			   <
(6, 6) tag=32769:valid=1:dirty=0:age=32			   <
(7, 7) tag=16647:valid=1:dirty=0:age=30			   <
(7, 7) tag=16648:valid=1:dirty=0:age=29			   <
(7, 7) tag=131333:valid=1:dirty=0:age=0			   <
(7, 7) tag=16386:valid=1:dirty=0:age=26			   <
(8, 8) tag=132:valid=1:dirty=0:age=1			   <
(8, 8) tag=133:valid=1:dirty=0:age=2			   <
(8, 8) tag=131335:valid=1:dirty=0:age=1			   <
(8, 8) tag=147475:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8574] ITYPE: (Seq:      632)(Addr: 4294967272   <
IL1Cache->access(MemRead, addr: 2157104, latency: 2)	   <
L2Cache->access(MemRead, addr: 2157104, latency: 12)	   <
CYCLE: 8574 -> 8585					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=493			   <
(0, 0) tag=131070:valid=1:dirty=0:age=101		   <
(0, 0) tag=130:valid=1:dirty=0:age=2			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=141		   <
(1, 1) tag=131074:valid=1:dirty=0:age=148		   <
(1, 1) tag=234886:valid=1:dirty=0:age=147		   <
(1, 1) tag=243103:valid=1:dirty=0:age=146		   <
(2, 2) tag=262142:valid=1:dirty=0:age=145		   <
(2, 2) tag=179627:valid=1:dirty=0:age=144		   <
(2, 2) tag=246179:valid=1:dirty=0:age=143		   <
(2, 2) tag=131331:valid=1:dirty=0:age=138		   <
(3, 3) tag=131069:valid=1:dirty=0:age=40		   <
(3, 3) tag=131332:valid=1:dirty=0:age=42		   <
(3, 3) tag=262139:valid=1:dirty=0:age=130		   <
(3, 3) tag=129:valid=1:dirty=0:age=63			   <
(4, 4) tag=147457:valid=1:dirty=0:age=33		   <
(4, 4) tag=32768:valid=1:dirty=0:age=50			   <
(4, 4) tag=148487:valid=1:dirty=0:age=75		   <
(4, 4) tag=16384:valid=1:dirty=0:age=33			   <
(5, 5) tag=131330:valid=1:dirty=0:age=60		   <
(5, 5) tag=147454:valid=1:dirty=0:age=34		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=43			   <
(6, 6) tag=32771:valid=1:dirty=0:age=29			   <
(6, 6) tag=15211:valid=1:dirty=0:age=35			   <
(6, 6) tag=16646:valid=1:dirty=0:age=33			   <
(6, 6) tag=32769:valid=1:dirty=0:age=32			   <
(7, 7) tag=16647:valid=1:dirty=0:age=30			   <
(7, 7) tag=16648:valid=1:dirty=0:age=29			   <
(7, 7) tag=131333:valid=1:dirty=0:age=0			   <
(7, 7) tag=16386:valid=1:dirty=0:age=26			   <
(8, 8) tag=132:valid=1:dirty=0:age=1			   <
(8, 8) tag=133:valid=1:dirty=0:age=2			   <
(8, 8) tag=131335:valid=1:dirty=0:age=1			   <
(8, 8) tag=147475:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8586] STORE: (Seq:      633)(Addr: 2147448144   <
IL1Cache->access(MemRead, addr: 2157108, latency: 2)	   <
L2Cache->access(MemRead, addr: 2157108, latency: 12)	   <
CYCLE: 8586 -> 8597					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=494			   <
(0, 0) tag=131070:valid=1:dirty=0:age=102		   <
(0, 0) tag=130:valid=1:dirty=0:age=3			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=141		   <
(1, 1) tag=131074:valid=1:dirty=0:age=148		   <
(1, 1) tag=234886:valid=1:dirty=0:age=147		   <
(1, 1) tag=243103:valid=1:dirty=0:age=146		   <
(2, 2) tag=262142:valid=1:dirty=0:age=145		   <
(2, 2) tag=179627:valid=1:dirty=0:age=144		   <
(2, 2) tag=246179:valid=1:dirty=0:age=143		   <
(2, 2) tag=131331:valid=1:dirty=0:age=138		   <
(3, 3) tag=131069:valid=1:dirty=0:age=40		   <
(3, 3) tag=131332:valid=1:dirty=0:age=42		   <
(3, 3) tag=262139:valid=1:dirty=0:age=130		   <
(3, 3) tag=129:valid=1:dirty=0:age=63			   <
(4, 4) tag=147457:valid=1:dirty=0:age=33		   <
(4, 4) tag=32768:valid=1:dirty=0:age=50			   <
(4, 4) tag=148487:valid=1:dirty=0:age=75		   <
(4, 4) tag=16384:valid=1:dirty=0:age=33			   <
(5, 5) tag=131330:valid=1:dirty=0:age=60		   <
(5, 5) tag=147454:valid=1:dirty=0:age=34		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=43			   <
(6, 6) tag=32771:valid=1:dirty=0:age=29			   <
(6, 6) tag=15211:valid=1:dirty=0:age=35			   <
(6, 6) tag=16646:valid=1:dirty=0:age=33			   <
(6, 6) tag=32769:valid=1:dirty=0:age=32			   <
(7, 7) tag=16647:valid=1:dirty=0:age=30			   <
(7, 7) tag=16648:valid=1:dirty=0:age=29			   <
(7, 7) tag=131333:valid=1:dirty=0:age=0			   <
(7, 7) tag=16386:valid=1:dirty=0:age=26			   <
(8, 8) tag=132:valid=1:dirty=0:age=1			   <
(8, 8) tag=133:valid=1:dirty=0:age=2			   <
(8, 8) tag=131335:valid=1:dirty=0:age=1			   <
(8, 8) tag=147475:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8598] JTYPE: (Seq:      634)(Addr: 2177640)(P   <
IL1Cache->access(MemRead, addr: 2157112, latency: 2)	   <
L2Cache->access(MemRead, addr: 2157112, latency: 12)	   <
CYCLE: 8598 -> 8609					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=495			   <
(0, 0) tag=131070:valid=1:dirty=0:age=103		   <
(0, 0) tag=130:valid=1:dirty=0:age=4			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=141		   <
(1, 1) tag=131074:valid=1:dirty=0:age=148		   <
(1, 1) tag=234886:valid=1:dirty=0:age=147		   <
(1, 1) tag=243103:valid=1:dirty=0:age=146		   <
(2, 2) tag=262142:valid=1:dirty=0:age=145		   <
(2, 2) tag=179627:valid=1:dirty=0:age=144		   <
(2, 2) tag=246179:valid=1:dirty=0:age=143		   <
(2, 2) tag=131331:valid=1:dirty=0:age=138		   <
(3, 3) tag=131069:valid=1:dirty=0:age=40		   <
(3, 3) tag=131332:valid=1:dirty=0:age=42		   <
(3, 3) tag=262139:valid=1:dirty=0:age=130		   <
(3, 3) tag=129:valid=1:dirty=0:age=63			   <
(4, 4) tag=147457:valid=1:dirty=0:age=33		   <
(4, 4) tag=32768:valid=1:dirty=0:age=50			   <
(4, 4) tag=148487:valid=1:dirty=0:age=75		   <
(4, 4) tag=16384:valid=1:dirty=0:age=33			   <
(5, 5) tag=131330:valid=1:dirty=0:age=60		   <
(5, 5) tag=147454:valid=1:dirty=0:age=34		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=43			   <
(6, 6) tag=32771:valid=1:dirty=0:age=29			   <
(6, 6) tag=15211:valid=1:dirty=0:age=35			   <
(6, 6) tag=16646:valid=1:dirty=0:age=33			   <
(6, 6) tag=32769:valid=1:dirty=0:age=32			   <
(7, 7) tag=16647:valid=1:dirty=0:age=30			   <
(7, 7) tag=16648:valid=1:dirty=0:age=29			   <
(7, 7) tag=131333:valid=1:dirty=0:age=0			   <
(7, 7) tag=16386:valid=1:dirty=0:age=26			   <
(8, 8) tag=132:valid=1:dirty=0:age=1			   <
(8, 8) tag=133:valid=1:dirty=0:age=2			   <
(8, 8) tag=131335:valid=1:dirty=0:age=1			   <
(8, 8) tag=147475:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8610] ITYPE: (Seq:      635)(Addr: 4294967272   <
IL1Cache->access(MemRead, addr: 2177640, latency: 2)	   <
L2Cache->access(MemRead, addr: 2177640, latency: 12)	   <
CYCLE: 8610 -> 8621					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=496			   <
(0, 0) tag=131070:valid=1:dirty=0:age=104		   <
(0, 0) tag=130:valid=1:dirty=0:age=5			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=142		   <
(1, 1) tag=131074:valid=1:dirty=0:age=149		   <
(1, 1) tag=234886:valid=1:dirty=0:age=148		   <
(1, 1) tag=243103:valid=1:dirty=0:age=147		   <
(2, 2) tag=262142:valid=1:dirty=0:age=146		   <
(2, 2) tag=179627:valid=1:dirty=0:age=145		   <
(2, 2) tag=246179:valid=1:dirty=0:age=144		   <
(2, 2) tag=131331:valid=1:dirty=0:age=139		   <
(3, 3) tag=131069:valid=1:dirty=0:age=41		   <
(3, 3) tag=131332:valid=1:dirty=0:age=43		   <
(3, 3) tag=262139:valid=1:dirty=0:age=131		   <
(3, 3) tag=129:valid=1:dirty=0:age=64			   <
(4, 4) tag=147457:valid=1:dirty=0:age=34		   <
(4, 4) tag=32768:valid=1:dirty=0:age=51			   <
(4, 4) tag=148487:valid=1:dirty=0:age=76		   <
(4, 4) tag=16384:valid=1:dirty=0:age=34			   <
(5, 5) tag=131330:valid=1:dirty=0:age=61		   <
(5, 5) tag=147454:valid=1:dirty=0:age=35		   <
(5, 5) tag=16387:valid=1:dirty=0:age=1			   <
(5, 5) tag=20227:valid=1:dirty=0:age=44			   <
(6, 6) tag=32771:valid=1:dirty=0:age=30			   <
(6, 6) tag=15211:valid=1:dirty=0:age=36			   <
(6, 6) tag=16646:valid=1:dirty=0:age=34			   <
(6, 6) tag=32769:valid=1:dirty=0:age=33			   <
(7, 7) tag=16647:valid=1:dirty=0:age=31			   <
(7, 7) tag=16648:valid=1:dirty=0:age=30			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=27			   <
(8, 8) tag=132:valid=1:dirty=0:age=0			   <
(8, 8) tag=133:valid=1:dirty=0:age=2			   <
(8, 8) tag=131335:valid=1:dirty=0:age=1			   <
(8, 8) tag=147475:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 8622] STORE: (Seq:      633)(Addr: 214744814   <
DL1Cache->access(MemWrite, addr: 2147448144, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147448144, latency: 12)   <
Memory->access(MemWrite, addr: 2147448144, latency: 112)   <
CYCLE: 8622 -> 8622					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=496			   <
(0, 0) tag=131070:valid=1:dirty=0:age=104		   <
(0, 0) tag=130:valid=1:dirty=0:age=5			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=142		   <
(1, 1) tag=131074:valid=1:dirty=0:age=149		   <
(1, 1) tag=234886:valid=1:dirty=0:age=148		   <
(1, 1) tag=243103:valid=1:dirty=0:age=147		   <
(2, 2) tag=262142:valid=1:dirty=0:age=146		   <
(2, 2) tag=179627:valid=1:dirty=0:age=145		   <
(2, 2) tag=246179:valid=1:dirty=0:age=144		   <
(2, 2) tag=131331:valid=1:dirty=0:age=139		   <
(3, 3) tag=131069:valid=1:dirty=0:age=41		   <
(3, 3) tag=131332:valid=1:dirty=0:age=43		   <
(3, 3) tag=262139:valid=1:dirty=0:age=131		   <
(3, 3) tag=129:valid=1:dirty=0:age=64			   <
(4, 4) tag=147457:valid=1:dirty=0:age=34		   <
(4, 4) tag=32768:valid=1:dirty=0:age=51			   <
(4, 4) tag=148487:valid=1:dirty=0:age=76		   <
(4, 4) tag=16384:valid=1:dirty=0:age=34			   <
(5, 5) tag=131330:valid=1:dirty=0:age=61		   <
(5, 5) tag=147454:valid=1:dirty=0:age=35		   <
(5, 5) tag=16387:valid=1:dirty=0:age=1			   <
(5, 5) tag=20227:valid=1:dirty=0:age=44			   <
(6, 6) tag=32771:valid=1:dirty=0:age=30			   <
(6, 6) tag=15211:valid=1:dirty=0:age=36			   <
(6, 6) tag=16646:valid=1:dirty=0:age=34			   <
(6, 6) tag=32769:valid=1:dirty=0:age=33			   <
(7, 7) tag=16647:valid=1:dirty=0:age=31			   <
(7, 7) tag=16648:valid=1:dirty=0:age=30			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=27			   <
(8, 8) tag=132:valid=1:dirty=0:age=0			   <
(8, 8) tag=133:valid=1:dirty=0:age=2			   <
(8, 8) tag=131335:valid=1:dirty=0:age=1			   <
(8, 8) tag=147475:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8622] STORE: (Seq:      636)(Addr: 2147448124   <
IL1Cache->access(MemRead, addr: 2177644, latency: 2)	   <
L2Cache->access(MemRead, addr: 2177644, latency: 12)	   <
CYCLE: 8622 -> 8633					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=497			   <
(0, 0) tag=131070:valid=1:dirty=0:age=105		   <
(0, 0) tag=130:valid=1:dirty=0:age=6			   <
(0, 0) tag=131:valid=1:dirty=0:age=2			   <
(1, 1) tag=262140:valid=1:dirty=0:age=143		   <
(1, 1) tag=131074:valid=1:dirty=0:age=150		   <
(1, 1) tag=234886:valid=1:dirty=0:age=149		   <
(1, 1) tag=243103:valid=1:dirty=0:age=148		   <
(2, 2) tag=262142:valid=1:dirty=0:age=147		   <
(2, 2) tag=179627:valid=1:dirty=0:age=146		   <
(2, 2) tag=246179:valid=1:dirty=0:age=145		   <
(2, 2) tag=131331:valid=1:dirty=0:age=140		   <
(3, 3) tag=131069:valid=1:dirty=0:age=42		   <
(3, 3) tag=131332:valid=1:dirty=0:age=44		   <
(3, 3) tag=262139:valid=1:dirty=0:age=132		   <
(3, 3) tag=129:valid=1:dirty=0:age=65			   <
(4, 4) tag=147457:valid=1:dirty=0:age=35		   <
(4, 4) tag=32768:valid=1:dirty=0:age=52			   <
(4, 4) tag=148487:valid=1:dirty=0:age=77		   <
(4, 4) tag=16384:valid=1:dirty=0:age=35			   <
(5, 5) tag=131330:valid=1:dirty=0:age=62		   <
(5, 5) tag=147454:valid=1:dirty=0:age=36		   <
(5, 5) tag=16387:valid=1:dirty=0:age=2			   <
(5, 5) tag=20227:valid=1:dirty=0:age=45			   <
(6, 6) tag=32771:valid=1:dirty=0:age=31			   <
(6, 6) tag=15211:valid=1:dirty=0:age=37			   <
(6, 6) tag=16646:valid=1:dirty=0:age=35			   <
(6, 6) tag=32769:valid=1:dirty=0:age=34			   <
(7, 7) tag=16647:valid=1:dirty=0:age=32			   <
(7, 7) tag=16648:valid=1:dirty=0:age=31			   <
(7, 7) tag=131333:valid=1:dirty=0:age=2			   <
(7, 7) tag=16386:valid=1:dirty=0:age=28			   <
(8, 8) tag=132:valid=1:dirty=0:age=0			   <
(8, 8) tag=133:valid=1:dirty=0:age=2			   <
(8, 8) tag=131335:valid=1:dirty=0:age=1			   <
(8, 8) tag=147475:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8634] STORE: (Seq:      637)(Addr: 2147448120   <
IL1Cache->access(MemRead, addr: 2177648, latency: 2)	   <
L2Cache->access(MemRead, addr: 2177648, latency: 12)	   <
CYCLE: 8634 -> 8645					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=498			   <
(0, 0) tag=131070:valid=1:dirty=0:age=106		   <
(0, 0) tag=130:valid=1:dirty=0:age=7			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=144		   <
(1, 1) tag=131074:valid=1:dirty=0:age=151		   <
(1, 1) tag=234886:valid=1:dirty=0:age=150		   <
(1, 1) tag=243103:valid=1:dirty=0:age=149		   <
(2, 2) tag=262142:valid=1:dirty=0:age=148		   <
(2, 2) tag=179627:valid=1:dirty=0:age=147		   <
(2, 2) tag=246179:valid=1:dirty=0:age=146		   <
(2, 2) tag=131331:valid=1:dirty=0:age=141		   <
(3, 3) tag=131069:valid=1:dirty=0:age=43		   <
(3, 3) tag=131332:valid=1:dirty=0:age=45		   <
(3, 3) tag=262139:valid=1:dirty=0:age=133		   <
(3, 3) tag=129:valid=1:dirty=0:age=66			   <
(4, 4) tag=147457:valid=1:dirty=0:age=36		   <
(4, 4) tag=32768:valid=1:dirty=0:age=53			   <
(4, 4) tag=148487:valid=1:dirty=0:age=78		   <
(4, 4) tag=16384:valid=1:dirty=0:age=36			   <
(5, 5) tag=131330:valid=1:dirty=0:age=63		   <
(5, 5) tag=147454:valid=1:dirty=0:age=37		   <
(5, 5) tag=16387:valid=1:dirty=0:age=3			   <
(5, 5) tag=20227:valid=1:dirty=0:age=46			   <
(6, 6) tag=32771:valid=1:dirty=0:age=32			   <
(6, 6) tag=15211:valid=1:dirty=0:age=38			   <
(6, 6) tag=16646:valid=1:dirty=0:age=36			   <
(6, 6) tag=32769:valid=1:dirty=0:age=35			   <
(7, 7) tag=16647:valid=1:dirty=0:age=33			   <
(7, 7) tag=16648:valid=1:dirty=0:age=32			   <
(7, 7) tag=131333:valid=1:dirty=0:age=3			   <
(7, 7) tag=16386:valid=1:dirty=0:age=29			   <
(8, 8) tag=132:valid=1:dirty=0:age=0			   <
(8, 8) tag=133:valid=1:dirty=0:age=2			   <
(8, 8) tag=131335:valid=1:dirty=0:age=1			   <
(8, 8) tag=147475:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8646] BRANCH: (Seq:      638)(Addr: 2177664)(   <
IL1Cache->access(MemRead, addr: 2177652, latency: 2)	   <
L2Cache->access(MemRead, addr: 2177652, latency: 12)	   <
CYCLE: 8646 -> 8657					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=499			   <
(0, 0) tag=131070:valid=1:dirty=0:age=107		   <
(0, 0) tag=130:valid=1:dirty=0:age=8			   <
(0, 0) tag=131:valid=1:dirty=0:age=4			   <
(1, 1) tag=262140:valid=1:dirty=0:age=145		   <
(1, 1) tag=131074:valid=1:dirty=0:age=152		   <
(1, 1) tag=234886:valid=1:dirty=0:age=151		   <
(1, 1) tag=243103:valid=1:dirty=0:age=150		   <
(2, 2) tag=262142:valid=1:dirty=0:age=149		   <
(2, 2) tag=179627:valid=1:dirty=0:age=148		   <
(2, 2) tag=246179:valid=1:dirty=0:age=147		   <
(2, 2) tag=131331:valid=1:dirty=0:age=142		   <
(3, 3) tag=131069:valid=1:dirty=0:age=44		   <
(3, 3) tag=131332:valid=1:dirty=0:age=46		   <
(3, 3) tag=262139:valid=1:dirty=0:age=134		   <
(3, 3) tag=129:valid=1:dirty=0:age=67			   <
(4, 4) tag=147457:valid=1:dirty=0:age=37		   <
(4, 4) tag=32768:valid=1:dirty=0:age=54			   <
(4, 4) tag=148487:valid=1:dirty=0:age=79		   <
(4, 4) tag=16384:valid=1:dirty=0:age=37			   <
(5, 5) tag=131330:valid=1:dirty=0:age=64		   <
(5, 5) tag=147454:valid=1:dirty=0:age=38		   <
(5, 5) tag=16387:valid=1:dirty=0:age=4			   <
(5, 5) tag=20227:valid=1:dirty=0:age=47			   <
(6, 6) tag=32771:valid=1:dirty=0:age=33			   <
(6, 6) tag=15211:valid=1:dirty=0:age=39			   <
(6, 6) tag=16646:valid=1:dirty=0:age=37			   <
(6, 6) tag=32769:valid=1:dirty=0:age=36			   <
(7, 7) tag=16647:valid=1:dirty=0:age=34			   <
(7, 7) tag=16648:valid=1:dirty=0:age=33			   <
(7, 7) tag=131333:valid=1:dirty=0:age=4			   <
(7, 7) tag=16386:valid=1:dirty=0:age=30			   <
(8, 8) tag=132:valid=1:dirty=0:age=0			   <
(8, 8) tag=133:valid=1:dirty=0:age=2			   <
(8, 8) tag=131335:valid=1:dirty=0:age=1			   <
(8, 8) tag=147475:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 8658] STORE: (Seq:      636)(Addr: 214744812   <
DL1Cache->access(MemWrite, addr: 2147448124, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147448124, latency: 12)   <
Memory->access(MemWrite, addr: 2147448124, latency: 112)   <
CYCLE: 8658 -> 8658					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=499			   <
(0, 0) tag=131070:valid=1:dirty=0:age=107		   <
(0, 0) tag=130:valid=1:dirty=0:age=8			   <
(0, 0) tag=131:valid=1:dirty=0:age=4			   <
(1, 1) tag=262140:valid=1:dirty=0:age=145		   <
(1, 1) tag=131074:valid=1:dirty=0:age=152		   <
(1, 1) tag=234886:valid=1:dirty=0:age=151		   <
(1, 1) tag=243103:valid=1:dirty=0:age=150		   <
(2, 2) tag=262142:valid=1:dirty=0:age=149		   <
(2, 2) tag=179627:valid=1:dirty=0:age=148		   <
(2, 2) tag=246179:valid=1:dirty=0:age=147		   <
(2, 2) tag=131331:valid=1:dirty=0:age=142		   <
(3, 3) tag=131069:valid=1:dirty=0:age=44		   <
(3, 3) tag=131332:valid=1:dirty=0:age=46		   <
(3, 3) tag=262139:valid=1:dirty=0:age=134		   <
(3, 3) tag=129:valid=1:dirty=0:age=67			   <
(4, 4) tag=147457:valid=1:dirty=0:age=37		   <
(4, 4) tag=32768:valid=1:dirty=0:age=54			   <
(4, 4) tag=148487:valid=1:dirty=0:age=79		   <
(4, 4) tag=16384:valid=1:dirty=0:age=37			   <
(5, 5) tag=131330:valid=1:dirty=0:age=64		   <
(5, 5) tag=147454:valid=1:dirty=0:age=38		   <
(5, 5) tag=16387:valid=1:dirty=0:age=4			   <
(5, 5) tag=20227:valid=1:dirty=0:age=47			   <
(6, 6) tag=32771:valid=1:dirty=0:age=33			   <
(6, 6) tag=15211:valid=1:dirty=0:age=39			   <
(6, 6) tag=16646:valid=1:dirty=0:age=37			   <
(6, 6) tag=32769:valid=1:dirty=0:age=36			   <
(7, 7) tag=16647:valid=1:dirty=0:age=34			   <
(7, 7) tag=16648:valid=1:dirty=0:age=33			   <
(7, 7) tag=131333:valid=1:dirty=0:age=4			   <
(7, 7) tag=16386:valid=1:dirty=0:age=30			   <
(8, 8) tag=132:valid=1:dirty=0:age=0			   <
(8, 8) tag=133:valid=1:dirty=0:age=2			   <
(8, 8) tag=131335:valid=1:dirty=0:age=1			   <
(8, 8) tag=147475:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8658] LOAD: (Seq:      639)(Addr: 537272320)(   <
IL1Cache->access(MemRead, addr: 2177664, latency: 2)	   <
L2Cache->access(MemRead, addr: 2177664, latency: 12)	   <
CYCLE: 8658 -> 8669					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=500			   <
(0, 0) tag=131070:valid=1:dirty=0:age=108		   <
(0, 0) tag=130:valid=1:dirty=0:age=9			   <
(0, 0) tag=131:valid=1:dirty=0:age=5			   <
(1, 1) tag=262140:valid=1:dirty=0:age=146		   <
(1, 1) tag=131074:valid=1:dirty=0:age=153		   <
(1, 1) tag=234886:valid=1:dirty=0:age=152		   <
(1, 1) tag=243103:valid=1:dirty=0:age=151		   <
(2, 2) tag=262142:valid=1:dirty=0:age=150		   <
(2, 2) tag=179627:valid=1:dirty=0:age=149		   <
(2, 2) tag=246179:valid=1:dirty=0:age=148		   <
(2, 2) tag=131331:valid=1:dirty=0:age=143		   <
(3, 3) tag=131069:valid=1:dirty=0:age=45		   <
(3, 3) tag=131332:valid=1:dirty=0:age=47		   <
(3, 3) tag=262139:valid=1:dirty=0:age=135		   <
(3, 3) tag=129:valid=1:dirty=0:age=68			   <
(4, 4) tag=147457:valid=1:dirty=0:age=38		   <
(4, 4) tag=32768:valid=1:dirty=0:age=55			   <
(4, 4) tag=148487:valid=1:dirty=0:age=80		   <
(4, 4) tag=16384:valid=1:dirty=0:age=38			   <
(5, 5) tag=131330:valid=1:dirty=0:age=65		   <
(5, 5) tag=147454:valid=1:dirty=0:age=39		   <
(5, 5) tag=16387:valid=1:dirty=0:age=5			   <
(5, 5) tag=20227:valid=1:dirty=0:age=48			   <
(6, 6) tag=32771:valid=1:dirty=0:age=34			   <
(6, 6) tag=15211:valid=1:dirty=0:age=40			   <
(6, 6) tag=16646:valid=1:dirty=0:age=38			   <
(6, 6) tag=32769:valid=1:dirty=0:age=37			   <
(7, 7) tag=16647:valid=1:dirty=0:age=35			   <
(7, 7) tag=16648:valid=1:dirty=0:age=34			   <
(7, 7) tag=131333:valid=1:dirty=0:age=5			   <
(7, 7) tag=16386:valid=1:dirty=0:age=31			   <
(8, 8) tag=132:valid=1:dirty=0:age=0			   <
(8, 8) tag=133:valid=1:dirty=0:age=2			   <
(8, 8) tag=131335:valid=1:dirty=0:age=1			   <
(8, 8) tag=147475:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 8670] STORE: (Seq:      637)(Addr: 214744812   <
DL1Cache->access(MemWrite, addr: 2147448120, latency: 2)   <
L2Cache->access(MemWrite, addr: 2147448120, latency: 12)   <
Memory->access(MemWrite, addr: 2147448120, latency: 112)   <
CYCLE: 8670 -> 8670					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=500			   <
(0, 0) tag=131070:valid=1:dirty=0:age=108		   <
(0, 0) tag=130:valid=1:dirty=0:age=9			   <
(0, 0) tag=131:valid=1:dirty=0:age=5			   <
(1, 1) tag=262140:valid=1:dirty=0:age=146		   <
(1, 1) tag=131074:valid=1:dirty=0:age=153		   <
(1, 1) tag=234886:valid=1:dirty=0:age=152		   <
(1, 1) tag=243103:valid=1:dirty=0:age=151		   <
(2, 2) tag=262142:valid=1:dirty=0:age=150		   <
(2, 2) tag=179627:valid=1:dirty=0:age=149		   <
(2, 2) tag=246179:valid=1:dirty=0:age=148		   <
(2, 2) tag=131331:valid=1:dirty=0:age=143		   <
(3, 3) tag=131069:valid=1:dirty=0:age=45		   <
(3, 3) tag=131332:valid=1:dirty=0:age=47		   <
(3, 3) tag=262139:valid=1:dirty=0:age=135		   <
(3, 3) tag=129:valid=1:dirty=0:age=68			   <
(4, 4) tag=147457:valid=1:dirty=0:age=38		   <
(4, 4) tag=32768:valid=1:dirty=0:age=55			   <
(4, 4) tag=148487:valid=1:dirty=0:age=80		   <
(4, 4) tag=16384:valid=1:dirty=0:age=38			   <
(5, 5) tag=131330:valid=1:dirty=0:age=65		   <
(5, 5) tag=147454:valid=1:dirty=0:age=39		   <
(5, 5) tag=16387:valid=1:dirty=0:age=5			   <
(5, 5) tag=20227:valid=1:dirty=0:age=48			   <
(6, 6) tag=32771:valid=1:dirty=0:age=34			   <
(6, 6) tag=15211:valid=1:dirty=0:age=40			   <
(6, 6) tag=16646:valid=1:dirty=0:age=38			   <
(6, 6) tag=32769:valid=1:dirty=0:age=37			   <
(7, 7) tag=16647:valid=1:dirty=0:age=35			   <
(7, 7) tag=16648:valid=1:dirty=0:age=34			   <
(7, 7) tag=131333:valid=1:dirty=0:age=5			   <
(7, 7) tag=16386:valid=1:dirty=0:age=31			   <
(8, 8) tag=132:valid=1:dirty=0:age=0			   <
(8, 8) tag=133:valid=1:dirty=0:age=2			   <
(8, 8) tag=131335:valid=1:dirty=0:age=1			   <
(8, 8) tag=147475:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8670] RTYPE: (Seq:      640)(Addr: 0)(PC: 217   <
IL1Cache->access(MemRead, addr: 2177668, latency: 2)	   <
L2Cache->access(MemRead, addr: 2177668, latency: 12)	   <
CYCLE: 8670 -> 8681					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=501			   <
(0, 0) tag=131070:valid=1:dirty=0:age=109		   <
(0, 0) tag=130:valid=1:dirty=0:age=10			   <
(0, 0) tag=131:valid=1:dirty=0:age=6			   <
(1, 1) tag=262140:valid=1:dirty=0:age=147		   <
(1, 1) tag=131074:valid=1:dirty=0:age=154		   <
(1, 1) tag=234886:valid=1:dirty=0:age=153		   <
(1, 1) tag=243103:valid=1:dirty=0:age=152		   <
(2, 2) tag=262142:valid=1:dirty=0:age=151		   <
(2, 2) tag=179627:valid=1:dirty=0:age=150		   <
(2, 2) tag=246179:valid=1:dirty=0:age=149		   <
(2, 2) tag=131331:valid=1:dirty=0:age=144		   <
(3, 3) tag=131069:valid=1:dirty=0:age=46		   <
(3, 3) tag=131332:valid=1:dirty=0:age=48		   <
(3, 3) tag=262139:valid=1:dirty=0:age=136		   <
(3, 3) tag=129:valid=1:dirty=0:age=69			   <
(4, 4) tag=147457:valid=1:dirty=0:age=39		   <
(4, 4) tag=32768:valid=1:dirty=0:age=56			   <
(4, 4) tag=148487:valid=1:dirty=0:age=81		   <
(4, 4) tag=16384:valid=1:dirty=0:age=39			   <
(5, 5) tag=131330:valid=1:dirty=0:age=66		   <
(5, 5) tag=147454:valid=1:dirty=0:age=40		   <
(5, 5) tag=16387:valid=1:dirty=0:age=6			   <
(5, 5) tag=20227:valid=1:dirty=0:age=49			   <
(6, 6) tag=32771:valid=1:dirty=0:age=35			   <
(6, 6) tag=15211:valid=1:dirty=0:age=41			   <
(6, 6) tag=16646:valid=1:dirty=0:age=39			   <
(6, 6) tag=32769:valid=1:dirty=0:age=38			   <
(7, 7) tag=16647:valid=1:dirty=0:age=36			   <
(7, 7) tag=16648:valid=1:dirty=0:age=35			   <
(7, 7) tag=131333:valid=1:dirty=0:age=6			   <
(7, 7) tag=16386:valid=1:dirty=0:age=32			   <
(8, 8) tag=132:valid=1:dirty=0:age=0			   <
(8, 8) tag=133:valid=1:dirty=0:age=2			   <
(8, 8) tag=131335:valid=1:dirty=0:age=1			   <
(8, 8) tag=147475:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8682] JTYPE: (Seq:      641)(Addr: 2187960)(P   <
IL1Cache->access(MemRead, addr: 2177672, latency: 2)	   <
L2Cache->access(MemRead, addr: 2177672, latency: 12)	   <
CYCLE: 8682 -> 8693					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=502			   <
(0, 0) tag=131070:valid=1:dirty=0:age=110		   <
(0, 0) tag=130:valid=1:dirty=0:age=11			   <
(0, 0) tag=131:valid=1:dirty=0:age=7			   <
(1, 1) tag=262140:valid=1:dirty=0:age=148		   <
(1, 1) tag=131074:valid=1:dirty=0:age=155		   <
(1, 1) tag=234886:valid=1:dirty=0:age=154		   <
(1, 1) tag=243103:valid=1:dirty=0:age=153		   <
(2, 2) tag=262142:valid=1:dirty=0:age=152		   <
(2, 2) tag=179627:valid=1:dirty=0:age=151		   <
(2, 2) tag=246179:valid=1:dirty=0:age=150		   <
(2, 2) tag=131331:valid=1:dirty=0:age=145		   <
(3, 3) tag=131069:valid=1:dirty=0:age=47		   <
(3, 3) tag=131332:valid=1:dirty=0:age=49		   <
(3, 3) tag=262139:valid=1:dirty=0:age=137		   <
(3, 3) tag=129:valid=1:dirty=0:age=70			   <
(4, 4) tag=147457:valid=1:dirty=0:age=40		   <
(4, 4) tag=32768:valid=1:dirty=0:age=57			   <
(4, 4) tag=148487:valid=1:dirty=0:age=82		   <
(4, 4) tag=16384:valid=1:dirty=0:age=40			   <
(5, 5) tag=131330:valid=1:dirty=0:age=67		   <
(5, 5) tag=147454:valid=1:dirty=0:age=41		   <
(5, 5) tag=16387:valid=1:dirty=0:age=7			   <
(5, 5) tag=20227:valid=1:dirty=0:age=50			   <
(6, 6) tag=32771:valid=1:dirty=0:age=36			   <
(6, 6) tag=15211:valid=1:dirty=0:age=42			   <
(6, 6) tag=16646:valid=1:dirty=0:age=40			   <
(6, 6) tag=32769:valid=1:dirty=0:age=39			   <
(7, 7) tag=16647:valid=1:dirty=0:age=37			   <
(7, 7) tag=16648:valid=1:dirty=0:age=36			   <
(7, 7) tag=131333:valid=1:dirty=0:age=7			   <
(7, 7) tag=16386:valid=1:dirty=0:age=33			   <
(8, 8) tag=132:valid=1:dirty=0:age=0			   <
(8, 8) tag=133:valid=1:dirty=0:age=2			   <
(8, 8) tag=131335:valid=1:dirty=0:age=1			   <
(8, 8) tag=147475:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 8694] LOAD: (Seq:      639)(Addr: 537272320)   <
DL1Cache->access(MemRead, addr: 537272320, latency: 2)	   <
L2Cache->access(MemRead, addr: 537272320, latency: 12)	   <
CYCLE: 8694 -> 8705					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=503			   <
(0, 0) tag=131070:valid=1:dirty=0:age=111		   <
(0, 0) tag=130:valid=1:dirty=0:age=12			   <
(0, 0) tag=131:valid=1:dirty=0:age=8			   <
(1, 1) tag=262140:valid=1:dirty=0:age=149		   <
(1, 1) tag=131074:valid=1:dirty=0:age=156		   <
(1, 1) tag=234886:valid=1:dirty=0:age=155		   <
(1, 1) tag=243103:valid=1:dirty=0:age=154		   <
(2, 2) tag=262142:valid=1:dirty=0:age=153		   <
(2, 2) tag=179627:valid=1:dirty=0:age=152		   <
(2, 2) tag=246179:valid=1:dirty=0:age=151		   <
(2, 2) tag=131331:valid=1:dirty=0:age=146		   <
(3, 3) tag=131069:valid=1:dirty=0:age=48		   <
(3, 3) tag=131332:valid=1:dirty=0:age=50		   <
(3, 3) tag=262139:valid=1:dirty=0:age=138		   <
(3, 3) tag=129:valid=1:dirty=0:age=71			   <
(4, 4) tag=147457:valid=1:dirty=0:age=41		   <
(4, 4) tag=32768:valid=1:dirty=0:age=58			   <
(4, 4) tag=148487:valid=1:dirty=0:age=83		   <
(4, 4) tag=16384:valid=1:dirty=0:age=41			   <
(5, 5) tag=131330:valid=1:dirty=0:age=68		   <
(5, 5) tag=147454:valid=1:dirty=0:age=42		   <
(5, 5) tag=16387:valid=1:dirty=0:age=8			   <
(5, 5) tag=20227:valid=1:dirty=0:age=51			   <
(6, 6) tag=32771:valid=1:dirty=0:age=37			   <
(6, 6) tag=15211:valid=1:dirty=0:age=43			   <
(6, 6) tag=16646:valid=1:dirty=0:age=41			   <
(6, 6) tag=32769:valid=1:dirty=0:age=40			   <
(7, 7) tag=16647:valid=1:dirty=0:age=38			   <
(7, 7) tag=16648:valid=1:dirty=0:age=37			   <
(7, 7) tag=131333:valid=1:dirty=0:age=8			   <
(7, 7) tag=16386:valid=1:dirty=0:age=34			   <
(8, 8) tag=132:valid=1:dirty=0:age=1			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=1			   <
(9, 9) tag=32792:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8705] LOAD: (Seq:      642)(Addr: 272798816)(   <
IL1Cache->access(MemRead, addr: 2187960, latency: 2)	   <
L2Cache->access(MemRead, addr: 2187960, latency: 12)	   <
CYCLE: 8705 -> 8716					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=504			   <
(0, 0) tag=131070:valid=1:dirty=0:age=112		   <
(0, 0) tag=130:valid=1:dirty=0:age=13			   <
(0, 0) tag=131:valid=1:dirty=0:age=9			   <
(1, 1) tag=262140:valid=1:dirty=0:age=150		   <
(1, 1) tag=131074:valid=1:dirty=0:age=157		   <
(1, 1) tag=234886:valid=1:dirty=0:age=156		   <
(1, 1) tag=243103:valid=1:dirty=0:age=155		   <
(2, 2) tag=262142:valid=1:dirty=0:age=154		   <
(2, 2) tag=179627:valid=1:dirty=0:age=153		   <
(2, 2) tag=246179:valid=1:dirty=0:age=152		   <
(2, 2) tag=131331:valid=1:dirty=0:age=147		   <
(3, 3) tag=131069:valid=1:dirty=0:age=49		   <
(3, 3) tag=131332:valid=1:dirty=0:age=51		   <
(3, 3) tag=262139:valid=1:dirty=0:age=139		   <
(3, 3) tag=129:valid=1:dirty=0:age=72			   <
(4, 4) tag=147457:valid=1:dirty=0:age=42		   <
(4, 4) tag=32768:valid=1:dirty=0:age=59			   <
(4, 4) tag=148487:valid=1:dirty=0:age=84		   <
(4, 4) tag=16384:valid=1:dirty=0:age=42			   <
(5, 5) tag=131330:valid=1:dirty=0:age=69		   <
(5, 5) tag=147454:valid=1:dirty=0:age=43		   <
(5, 5) tag=16387:valid=1:dirty=0:age=9			   <
(5, 5) tag=20227:valid=1:dirty=0:age=52			   <
(6, 6) tag=32771:valid=1:dirty=0:age=38			   <
(6, 6) tag=15211:valid=1:dirty=0:age=44			   <
(6, 6) tag=16646:valid=1:dirty=0:age=42			   <
(6, 6) tag=32769:valid=1:dirty=0:age=41			   <
(7, 7) tag=16647:valid=1:dirty=0:age=39			   <
(7, 7) tag=16648:valid=1:dirty=0:age=38			   <
(7, 7) tag=131333:valid=1:dirty=0:age=9			   <
(7, 7) tag=16386:valid=1:dirty=0:age=35			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=0			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=1			   <
(9, 9) tag=32792:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8717] RTYPE: (Seq:      643)(Addr: 0)(PC: 218   <
IL1Cache->access(MemRead, addr: 2187964, latency: 2)	   <
L2Cache->access(MemRead, addr: 2187964, latency: 12)	   <
CYCLE: 8717 -> 8728					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=505			   <
(0, 0) tag=131070:valid=1:dirty=0:age=113		   <
(0, 0) tag=130:valid=1:dirty=0:age=14			   <
(0, 0) tag=131:valid=1:dirty=0:age=10			   <
(1, 1) tag=262140:valid=1:dirty=0:age=151		   <
(1, 1) tag=131074:valid=1:dirty=0:age=158		   <
(1, 1) tag=234886:valid=1:dirty=0:age=157		   <
(1, 1) tag=243103:valid=1:dirty=0:age=156		   <
(2, 2) tag=262142:valid=1:dirty=0:age=155		   <
(2, 2) tag=179627:valid=1:dirty=0:age=154		   <
(2, 2) tag=246179:valid=1:dirty=0:age=153		   <
(2, 2) tag=131331:valid=1:dirty=0:age=148		   <
(3, 3) tag=131069:valid=1:dirty=0:age=50		   <
(3, 3) tag=131332:valid=1:dirty=0:age=52		   <
(3, 3) tag=262139:valid=1:dirty=0:age=140		   <
(3, 3) tag=129:valid=1:dirty=0:age=73			   <
(4, 4) tag=147457:valid=1:dirty=0:age=43		   <
(4, 4) tag=32768:valid=1:dirty=0:age=60			   <
(4, 4) tag=148487:valid=1:dirty=0:age=85		   <
(4, 4) tag=16384:valid=1:dirty=0:age=43			   <
(5, 5) tag=131330:valid=1:dirty=0:age=70		   <
(5, 5) tag=147454:valid=1:dirty=0:age=44		   <
(5, 5) tag=16387:valid=1:dirty=0:age=10			   <
(5, 5) tag=20227:valid=1:dirty=0:age=53			   <
(6, 6) tag=32771:valid=1:dirty=0:age=39			   <
(6, 6) tag=15211:valid=1:dirty=0:age=45			   <
(6, 6) tag=16646:valid=1:dirty=0:age=43			   <
(6, 6) tag=32769:valid=1:dirty=0:age=42			   <
(7, 7) tag=16647:valid=1:dirty=0:age=40			   <
(7, 7) tag=16648:valid=1:dirty=0:age=39			   <
(7, 7) tag=131333:valid=1:dirty=0:age=10		   <
(7, 7) tag=16386:valid=1:dirty=0:age=36			   <
(8, 8) tag=132:valid=1:dirty=0:age=3			   <
(8, 8) tag=133:valid=1:dirty=0:age=0			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=1			   <
(9, 9) tag=32792:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8729] BRANCH: (Seq:      644)(Addr: 2187976)(   <
IL1Cache->access(MemRead, addr: 2187968, latency: 2)	   <
L2Cache->access(MemRead, addr: 2187968, latency: 12)	   <
CYCLE: 8729 -> 8740					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=506			   <
(0, 0) tag=131070:valid=1:dirty=0:age=114		   <
(0, 0) tag=130:valid=1:dirty=0:age=15			   <
(0, 0) tag=131:valid=1:dirty=0:age=11			   <
(1, 1) tag=262140:valid=1:dirty=0:age=152		   <
(1, 1) tag=131074:valid=1:dirty=0:age=159		   <
(1, 1) tag=234886:valid=1:dirty=0:age=158		   <
(1, 1) tag=243103:valid=1:dirty=0:age=157		   <
(2, 2) tag=262142:valid=1:dirty=0:age=156		   <
(2, 2) tag=179627:valid=1:dirty=0:age=155		   <
(2, 2) tag=246179:valid=1:dirty=0:age=154		   <
(2, 2) tag=131331:valid=1:dirty=0:age=149		   <
(3, 3) tag=131069:valid=1:dirty=0:age=51		   <
(3, 3) tag=131332:valid=1:dirty=0:age=53		   <
(3, 3) tag=262139:valid=1:dirty=0:age=141		   <
(3, 3) tag=129:valid=1:dirty=0:age=74			   <
(4, 4) tag=147457:valid=1:dirty=0:age=44		   <
(4, 4) tag=32768:valid=1:dirty=0:age=61			   <
(4, 4) tag=148487:valid=1:dirty=0:age=86		   <
(4, 4) tag=16384:valid=1:dirty=0:age=44			   <
(5, 5) tag=131330:valid=1:dirty=0:age=71		   <
(5, 5) tag=147454:valid=1:dirty=0:age=45		   <
(5, 5) tag=16387:valid=1:dirty=0:age=11			   <
(5, 5) tag=20227:valid=1:dirty=0:age=54			   <
(6, 6) tag=32771:valid=1:dirty=0:age=40			   <
(6, 6) tag=15211:valid=1:dirty=0:age=46			   <
(6, 6) tag=16646:valid=1:dirty=0:age=44			   <
(6, 6) tag=32769:valid=1:dirty=0:age=43			   <
(7, 7) tag=16647:valid=1:dirty=0:age=41			   <
(7, 7) tag=16648:valid=1:dirty=0:age=40			   <
(7, 7) tag=131333:valid=1:dirty=0:age=11		   <
(7, 7) tag=16386:valid=1:dirty=0:age=37			   <
(8, 8) tag=132:valid=1:dirty=0:age=4			   <
(8, 8) tag=133:valid=1:dirty=0:age=0			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=1			   <
(9, 9) tag=32792:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 8741] LOAD: (Seq:      642)(Addr: 272798816)   <
DL1Cache->access(MemRead, addr: 272798816, latency: 2)	   <
L2Cache->access(MemRead, addr: 272798816, latency: 12)	   <
CYCLE: 8741 -> 8752					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=507			   <
(0, 0) tag=131070:valid=1:dirty=0:age=115		   <
(0, 0) tag=130:valid=1:dirty=0:age=16			   <
(0, 0) tag=131:valid=1:dirty=0:age=12			   <
(1, 1) tag=262140:valid=1:dirty=0:age=153		   <
(1, 1) tag=131074:valid=1:dirty=0:age=160		   <
(1, 1) tag=234886:valid=1:dirty=0:age=159		   <
(1, 1) tag=243103:valid=1:dirty=0:age=158		   <
(2, 2) tag=262142:valid=1:dirty=0:age=157		   <
(2, 2) tag=179627:valid=1:dirty=0:age=156		   <
(2, 2) tag=246179:valid=1:dirty=0:age=155		   <
(2, 2) tag=131331:valid=1:dirty=0:age=150		   <
(3, 3) tag=131069:valid=1:dirty=0:age=52		   <
(3, 3) tag=131332:valid=1:dirty=0:age=54		   <
(3, 3) tag=262139:valid=1:dirty=0:age=142		   <
(3, 3) tag=129:valid=1:dirty=0:age=75			   <
(4, 4) tag=147457:valid=1:dirty=0:age=45		   <
(4, 4) tag=32768:valid=1:dirty=0:age=62			   <
(4, 4) tag=148487:valid=1:dirty=0:age=87		   <
(4, 4) tag=16384:valid=1:dirty=0:age=45			   <
(5, 5) tag=131330:valid=1:dirty=0:age=72		   <
(5, 5) tag=147454:valid=1:dirty=0:age=46		   <
(5, 5) tag=16387:valid=1:dirty=0:age=12			   <
(5, 5) tag=20227:valid=1:dirty=0:age=55			   <
(6, 6) tag=32771:valid=1:dirty=0:age=41			   <
(6, 6) tag=15211:valid=1:dirty=0:age=47			   <
(6, 6) tag=16646:valid=1:dirty=0:age=45			   <
(6, 6) tag=32769:valid=1:dirty=0:age=44			   <
(7, 7) tag=16647:valid=1:dirty=0:age=42			   <
(7, 7) tag=16648:valid=1:dirty=0:age=41			   <
(7, 7) tag=131333:valid=1:dirty=0:age=12		   <
(7, 7) tag=16386:valid=1:dirty=0:age=38			   <
(8, 8) tag=132:valid=1:dirty=0:age=5			   <
(8, 8) tag=133:valid=1:dirty=0:age=1			   <
(8, 8) tag=131335:valid=1:dirty=0:age=3			   <
(8, 8) tag=147475:valid=1:dirty=0:age=2			   <
(9, 9) tag=32792:valid=1:dirty=0:age=1			   <
(9, 9) tag=16650:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8752] ITYPE: (Seq:      645)(Addr: 17)(PC: 21   <
IL1Cache->access(MemRead, addr: 2187976, latency: 2)	   <
L2Cache->access(MemRead, addr: 2187976, latency: 12)	   <
CYCLE: 8752 -> 8763					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=508			   <
(0, 0) tag=131070:valid=1:dirty=0:age=116		   <
(0, 0) tag=130:valid=1:dirty=0:age=17			   <
(0, 0) tag=131:valid=1:dirty=0:age=13			   <
(1, 1) tag=262140:valid=1:dirty=0:age=154		   <
(1, 1) tag=131074:valid=1:dirty=0:age=161		   <
(1, 1) tag=234886:valid=1:dirty=0:age=160		   <
(1, 1) tag=243103:valid=1:dirty=0:age=159		   <
(2, 2) tag=262142:valid=1:dirty=0:age=158		   <
(2, 2) tag=179627:valid=1:dirty=0:age=157		   <
(2, 2) tag=246179:valid=1:dirty=0:age=156		   <
(2, 2) tag=131331:valid=1:dirty=0:age=151		   <
(3, 3) tag=131069:valid=1:dirty=0:age=53		   <
(3, 3) tag=131332:valid=1:dirty=0:age=55		   <
(3, 3) tag=262139:valid=1:dirty=0:age=143		   <
(3, 3) tag=129:valid=1:dirty=0:age=76			   <
(4, 4) tag=147457:valid=1:dirty=0:age=46		   <
(4, 4) tag=32768:valid=1:dirty=0:age=63			   <
(4, 4) tag=148487:valid=1:dirty=0:age=88		   <
(4, 4) tag=16384:valid=1:dirty=0:age=46			   <
(5, 5) tag=131330:valid=1:dirty=0:age=73		   <
(5, 5) tag=147454:valid=1:dirty=0:age=47		   <
(5, 5) tag=16387:valid=1:dirty=0:age=13			   <
(5, 5) tag=20227:valid=1:dirty=0:age=56			   <
(6, 6) tag=32771:valid=1:dirty=0:age=42			   <
(6, 6) tag=15211:valid=1:dirty=0:age=48			   <
(6, 6) tag=16646:valid=1:dirty=0:age=46			   <
(6, 6) tag=32769:valid=1:dirty=0:age=45			   <
(7, 7) tag=16647:valid=1:dirty=0:age=43			   <
(7, 7) tag=16648:valid=1:dirty=0:age=42			   <
(7, 7) tag=131333:valid=1:dirty=0:age=13		   <
(7, 7) tag=16386:valid=1:dirty=0:age=39			   <
(8, 8) tag=132:valid=1:dirty=0:age=6			   <
(8, 8) tag=133:valid=1:dirty=0:age=0			   <
(8, 8) tag=131335:valid=1:dirty=0:age=3			   <
(8, 8) tag=147475:valid=1:dirty=0:age=2			   <
(9, 9) tag=32792:valid=1:dirty=0:age=1			   <
(9, 9) tag=16650:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8764] SPECIAL: (Seq:      646)(Addr: 0)(PC: 2   <
IL1Cache->access(MemRead, addr: 2187980, latency: 2)	   <
L2Cache->access(MemRead, addr: 2187980, latency: 12)	   <
CYCLE: 8764 -> 8775					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=509			   <
(0, 0) tag=131070:valid=1:dirty=0:age=117		   <
(0, 0) tag=130:valid=1:dirty=0:age=18			   <
(0, 0) tag=131:valid=1:dirty=0:age=14			   <
(1, 1) tag=262140:valid=1:dirty=0:age=155		   <
(1, 1) tag=131074:valid=1:dirty=0:age=162		   <
(1, 1) tag=234886:valid=1:dirty=0:age=161		   <
(1, 1) tag=243103:valid=1:dirty=0:age=160		   <
(2, 2) tag=262142:valid=1:dirty=0:age=159		   <
(2, 2) tag=179627:valid=1:dirty=0:age=158		   <
(2, 2) tag=246179:valid=1:dirty=0:age=157		   <
(2, 2) tag=131331:valid=1:dirty=0:age=152		   <
(3, 3) tag=131069:valid=1:dirty=0:age=54		   <
(3, 3) tag=131332:valid=1:dirty=0:age=56		   <
(3, 3) tag=262139:valid=1:dirty=0:age=144		   <
(3, 3) tag=129:valid=1:dirty=0:age=77			   <
(4, 4) tag=147457:valid=1:dirty=0:age=47		   <
(4, 4) tag=32768:valid=1:dirty=0:age=64			   <
(4, 4) tag=148487:valid=1:dirty=0:age=89		   <
(4, 4) tag=16384:valid=1:dirty=0:age=47			   <
(5, 5) tag=131330:valid=1:dirty=0:age=74		   <
(5, 5) tag=147454:valid=1:dirty=0:age=48		   <
(5, 5) tag=16387:valid=1:dirty=0:age=14			   <
(5, 5) tag=20227:valid=1:dirty=0:age=57			   <
(6, 6) tag=32771:valid=1:dirty=0:age=43			   <
(6, 6) tag=15211:valid=1:dirty=0:age=49			   <
(6, 6) tag=16646:valid=1:dirty=0:age=47			   <
(6, 6) tag=32769:valid=1:dirty=0:age=46			   <
(7, 7) tag=16647:valid=1:dirty=0:age=44			   <
(7, 7) tag=16648:valid=1:dirty=0:age=43			   <
(7, 7) tag=131333:valid=1:dirty=0:age=14		   <
(7, 7) tag=16386:valid=1:dirty=0:age=40			   <
(8, 8) tag=132:valid=1:dirty=0:age=7			   <
(8, 8) tag=133:valid=1:dirty=0:age=0			   <
(8, 8) tag=131335:valid=1:dirty=0:age=3			   <
(8, 8) tag=147475:valid=1:dirty=0:age=2			   <
(9, 9) tag=32792:valid=1:dirty=0:age=1			   <
(9, 9) tag=16650:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8776] BRANCH: (Seq:      647)(Addr: 2188000)(   <
IL1Cache->access(MemRead, addr: 2187984, latency: 2)	   <
L2Cache->access(MemRead, addr: 2187984, latency: 12)	   <
CYCLE: 8776 -> 8787					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=510			   <
(0, 0) tag=131070:valid=1:dirty=0:age=118		   <
(0, 0) tag=130:valid=1:dirty=0:age=19			   <
(0, 0) tag=131:valid=1:dirty=0:age=15			   <
(1, 1) tag=262140:valid=1:dirty=0:age=156		   <
(1, 1) tag=131074:valid=1:dirty=0:age=163		   <
(1, 1) tag=234886:valid=1:dirty=0:age=162		   <
(1, 1) tag=243103:valid=1:dirty=0:age=161		   <
(2, 2) tag=262142:valid=1:dirty=0:age=160		   <
(2, 2) tag=179627:valid=1:dirty=0:age=159		   <
(2, 2) tag=246179:valid=1:dirty=0:age=158		   <
(2, 2) tag=131331:valid=1:dirty=0:age=153		   <
(3, 3) tag=131069:valid=1:dirty=0:age=55		   <
(3, 3) tag=131332:valid=1:dirty=0:age=57		   <
(3, 3) tag=262139:valid=1:dirty=0:age=145		   <
(3, 3) tag=129:valid=1:dirty=0:age=78			   <
(4, 4) tag=147457:valid=1:dirty=0:age=48		   <
(4, 4) tag=32768:valid=1:dirty=0:age=65			   <
(4, 4) tag=148487:valid=1:dirty=0:age=90		   <
(4, 4) tag=16384:valid=1:dirty=0:age=48			   <
(5, 5) tag=131330:valid=1:dirty=0:age=75		   <
(5, 5) tag=147454:valid=1:dirty=0:age=49		   <
(5, 5) tag=16387:valid=1:dirty=0:age=15			   <
(5, 5) tag=20227:valid=1:dirty=0:age=58			   <
(6, 6) tag=32771:valid=1:dirty=0:age=44			   <
(6, 6) tag=15211:valid=1:dirty=0:age=50			   <
(6, 6) tag=16646:valid=1:dirty=0:age=48			   <
(6, 6) tag=32769:valid=1:dirty=0:age=47			   <
(7, 7) tag=16647:valid=1:dirty=0:age=45			   <
(7, 7) tag=16648:valid=1:dirty=0:age=44			   <
(7, 7) tag=131333:valid=1:dirty=0:age=15		   <
(7, 7) tag=16386:valid=1:dirty=0:age=41			   <
(8, 8) tag=132:valid=1:dirty=0:age=8			   <
(8, 8) tag=133:valid=1:dirty=0:age=0			   <
(8, 8) tag=131335:valid=1:dirty=0:age=3			   <
(8, 8) tag=147475:valid=1:dirty=0:age=2			   <
(9, 9) tag=32792:valid=1:dirty=0:age=1			   <
(9, 9) tag=16650:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8788] STORE: (Seq:      648)(Addr: 268453072)   <
IL1Cache->access(MemRead, addr: 2187988, latency: 2)	   <
L2Cache->access(MemRead, addr: 2187988, latency: 12)	   <
CYCLE: 8788 -> 8799					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=511			   <
(0, 0) tag=131070:valid=1:dirty=0:age=119		   <
(0, 0) tag=130:valid=1:dirty=0:age=20			   <
(0, 0) tag=131:valid=1:dirty=0:age=16			   <
(1, 1) tag=262140:valid=1:dirty=0:age=157		   <
(1, 1) tag=131074:valid=1:dirty=0:age=164		   <
(1, 1) tag=234886:valid=1:dirty=0:age=163		   <
(1, 1) tag=243103:valid=1:dirty=0:age=162		   <
(2, 2) tag=262142:valid=1:dirty=0:age=161		   <
(2, 2) tag=179627:valid=1:dirty=0:age=160		   <
(2, 2) tag=246179:valid=1:dirty=0:age=159		   <
(2, 2) tag=131331:valid=1:dirty=0:age=154		   <
(3, 3) tag=131069:valid=1:dirty=0:age=56		   <
(3, 3) tag=131332:valid=1:dirty=0:age=58		   <
(3, 3) tag=262139:valid=1:dirty=0:age=146		   <
(3, 3) tag=129:valid=1:dirty=0:age=79			   <
(4, 4) tag=147457:valid=1:dirty=0:age=49		   <
(4, 4) tag=32768:valid=1:dirty=0:age=66			   <
(4, 4) tag=148487:valid=1:dirty=0:age=91		   <
(4, 4) tag=16384:valid=1:dirty=0:age=49			   <
(5, 5) tag=131330:valid=1:dirty=0:age=76		   <
(5, 5) tag=147454:valid=1:dirty=0:age=50		   <
(5, 5) tag=16387:valid=1:dirty=0:age=16			   <
(5, 5) tag=20227:valid=1:dirty=0:age=59			   <
(6, 6) tag=32771:valid=1:dirty=0:age=45			   <
(6, 6) tag=15211:valid=1:dirty=0:age=51			   <
(6, 6) tag=16646:valid=1:dirty=0:age=49			   <
(6, 6) tag=32769:valid=1:dirty=0:age=48			   <
(7, 7) tag=16647:valid=1:dirty=0:age=46			   <
(7, 7) tag=16648:valid=1:dirty=0:age=45			   <
(7, 7) tag=131333:valid=1:dirty=0:age=16		   <
(7, 7) tag=16386:valid=1:dirty=0:age=42			   <
(8, 8) tag=132:valid=1:dirty=0:age=9			   <
(8, 8) tag=133:valid=1:dirty=0:age=0			   <
(8, 8) tag=131335:valid=1:dirty=0:age=3			   <
(8, 8) tag=147475:valid=1:dirty=0:age=2			   <
(9, 9) tag=32792:valid=1:dirty=0:age=1			   <
(9, 9) tag=16650:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8800] RTYPE: (Seq:      649)(Addr: 0)(PC: 218   <
IL1Cache->access(MemRead, addr: 2187992, latency: 2)	   <
L2Cache->access(MemRead, addr: 2187992, latency: 12)	   <
CYCLE: 8800 -> 8811					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=512			   <
(0, 0) tag=131070:valid=1:dirty=0:age=120		   <
(0, 0) tag=130:valid=1:dirty=0:age=21			   <
(0, 0) tag=131:valid=1:dirty=0:age=17			   <
(1, 1) tag=262140:valid=1:dirty=0:age=158		   <
(1, 1) tag=131074:valid=1:dirty=0:age=165		   <
(1, 1) tag=234886:valid=1:dirty=0:age=164		   <
(1, 1) tag=243103:valid=1:dirty=0:age=163		   <
(2, 2) tag=262142:valid=1:dirty=0:age=162		   <
(2, 2) tag=179627:valid=1:dirty=0:age=161		   <
(2, 2) tag=246179:valid=1:dirty=0:age=160		   <
(2, 2) tag=131331:valid=1:dirty=0:age=155		   <
(3, 3) tag=131069:valid=1:dirty=0:age=57		   <
(3, 3) tag=131332:valid=1:dirty=0:age=59		   <
(3, 3) tag=262139:valid=1:dirty=0:age=147		   <
(3, 3) tag=129:valid=1:dirty=0:age=80			   <
(4, 4) tag=147457:valid=1:dirty=0:age=50		   <
(4, 4) tag=32768:valid=1:dirty=0:age=67			   <
(4, 4) tag=148487:valid=1:dirty=0:age=92		   <
(4, 4) tag=16384:valid=1:dirty=0:age=50			   <
(5, 5) tag=131330:valid=1:dirty=0:age=77		   <
(5, 5) tag=147454:valid=1:dirty=0:age=51		   <
(5, 5) tag=16387:valid=1:dirty=0:age=17			   <
(5, 5) tag=20227:valid=1:dirty=0:age=60			   <
(6, 6) tag=32771:valid=1:dirty=0:age=46			   <
(6, 6) tag=15211:valid=1:dirty=0:age=52			   <
(6, 6) tag=16646:valid=1:dirty=0:age=50			   <
(6, 6) tag=32769:valid=1:dirty=0:age=49			   <
(7, 7) tag=16647:valid=1:dirty=0:age=47			   <
(7, 7) tag=16648:valid=1:dirty=0:age=46			   <
(7, 7) tag=131333:valid=1:dirty=0:age=17		   <
(7, 7) tag=16386:valid=1:dirty=0:age=43			   <
(8, 8) tag=132:valid=1:dirty=0:age=10			   <
(8, 8) tag=133:valid=1:dirty=0:age=0			   <
(8, 8) tag=131335:valid=1:dirty=0:age=3			   <
(8, 8) tag=147475:valid=1:dirty=0:age=2			   <
(9, 9) tag=32792:valid=1:dirty=0:age=1			   <
(9, 9) tag=16650:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8812] JRTYPE: (Seq:      650)(Addr: 2177676)(   <
IL1Cache->access(MemRead, addr: 2187996, latency: 2)	   <
L2Cache->access(MemRead, addr: 2187996, latency: 12)	   <
CYCLE: 8812 -> 8823					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=513			   <
(0, 0) tag=131070:valid=1:dirty=0:age=121		   <
(0, 0) tag=130:valid=1:dirty=0:age=22			   <
(0, 0) tag=131:valid=1:dirty=0:age=18			   <
(1, 1) tag=262140:valid=1:dirty=0:age=159		   <
(1, 1) tag=131074:valid=1:dirty=0:age=166		   <
(1, 1) tag=234886:valid=1:dirty=0:age=165		   <
(1, 1) tag=243103:valid=1:dirty=0:age=164		   <
(2, 2) tag=262142:valid=1:dirty=0:age=163		   <
(2, 2) tag=179627:valid=1:dirty=0:age=162		   <
(2, 2) tag=246179:valid=1:dirty=0:age=161		   <
(2, 2) tag=131331:valid=1:dirty=0:age=156		   <
(3, 3) tag=131069:valid=1:dirty=0:age=58		   <
(3, 3) tag=131332:valid=1:dirty=0:age=60		   <
(3, 3) tag=262139:valid=1:dirty=0:age=148		   <
(3, 3) tag=129:valid=1:dirty=0:age=81			   <
(4, 4) tag=147457:valid=1:dirty=0:age=51		   <
(4, 4) tag=32768:valid=1:dirty=0:age=68			   <
(4, 4) tag=148487:valid=1:dirty=0:age=93		   <
(4, 4) tag=16384:valid=1:dirty=0:age=51			   <
(5, 5) tag=131330:valid=1:dirty=0:age=78		   <
(5, 5) tag=147454:valid=1:dirty=0:age=52		   <
(5, 5) tag=16387:valid=1:dirty=0:age=18			   <
(5, 5) tag=20227:valid=1:dirty=0:age=61			   <
(6, 6) tag=32771:valid=1:dirty=0:age=47			   <
(6, 6) tag=15211:valid=1:dirty=0:age=53			   <
(6, 6) tag=16646:valid=1:dirty=0:age=51			   <
(6, 6) tag=32769:valid=1:dirty=0:age=50			   <
(7, 7) tag=16647:valid=1:dirty=0:age=48			   <
(7, 7) tag=16648:valid=1:dirty=0:age=47			   <
(7, 7) tag=131333:valid=1:dirty=0:age=18		   <
(7, 7) tag=16386:valid=1:dirty=0:age=44			   <
(8, 8) tag=132:valid=1:dirty=0:age=11			   <
(8, 8) tag=133:valid=1:dirty=0:age=0			   <
(8, 8) tag=131335:valid=1:dirty=0:age=3			   <
(8, 8) tag=147475:valid=1:dirty=0:age=2			   <
(9, 9) tag=32792:valid=1:dirty=0:age=1			   <
(9, 9) tag=16650:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 8824] STORE: (Seq:      648)(Addr: 268453072   <
DL1Cache->access(MemWrite, addr: 268453072, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268453072, latency: 12)	   <
Memory->access(MemWrite, addr: 268453072, latency: 112)	   <
CYCLE: 8824 -> 8824					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=513			   <
(0, 0) tag=131070:valid=1:dirty=0:age=121		   <
(0, 0) tag=130:valid=1:dirty=0:age=22			   <
(0, 0) tag=131:valid=1:dirty=0:age=18			   <
(1, 1) tag=262140:valid=1:dirty=0:age=159		   <
(1, 1) tag=131074:valid=1:dirty=0:age=166		   <
(1, 1) tag=234886:valid=1:dirty=0:age=165		   <
(1, 1) tag=243103:valid=1:dirty=0:age=164		   <
(2, 2) tag=262142:valid=1:dirty=0:age=163		   <
(2, 2) tag=179627:valid=1:dirty=0:age=162		   <
(2, 2) tag=246179:valid=1:dirty=0:age=161		   <
(2, 2) tag=131331:valid=1:dirty=0:age=156		   <
(3, 3) tag=131069:valid=1:dirty=0:age=58		   <
(3, 3) tag=131332:valid=1:dirty=0:age=60		   <
(3, 3) tag=262139:valid=1:dirty=0:age=148		   <
(3, 3) tag=129:valid=1:dirty=0:age=81			   <
(4, 4) tag=147457:valid=1:dirty=0:age=51		   <
(4, 4) tag=32768:valid=1:dirty=0:age=68			   <
(4, 4) tag=148487:valid=1:dirty=0:age=93		   <
(4, 4) tag=16384:valid=1:dirty=0:age=51			   <
(5, 5) tag=131330:valid=1:dirty=0:age=78		   <
(5, 5) tag=147454:valid=1:dirty=0:age=52		   <
(5, 5) tag=16387:valid=1:dirty=0:age=18			   <
(5, 5) tag=20227:valid=1:dirty=0:age=61			   <
(6, 6) tag=32771:valid=1:dirty=0:age=47			   <
(6, 6) tag=15211:valid=1:dirty=0:age=53			   <
(6, 6) tag=16646:valid=1:dirty=0:age=51			   <
(6, 6) tag=32769:valid=1:dirty=0:age=50			   <
(7, 7) tag=16647:valid=1:dirty=0:age=48			   <
(7, 7) tag=16648:valid=1:dirty=0:age=47			   <
(7, 7) tag=131333:valid=1:dirty=0:age=18		   <
(7, 7) tag=16386:valid=1:dirty=0:age=44			   <
(8, 8) tag=132:valid=1:dirty=0:age=11			   <
(8, 8) tag=133:valid=1:dirty=0:age=0			   <
(8, 8) tag=131335:valid=1:dirty=0:age=3			   <
(8, 8) tag=147475:valid=1:dirty=0:age=2			   <
(9, 9) tag=32792:valid=1:dirty=0:age=1			   <
(9, 9) tag=16650:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8824] RTYPE: (Seq:      651)(Addr: 0)(PC: 217   <
IL1Cache->access(MemRead, addr: 2177676, latency: 2)	   <
L2Cache->access(MemRead, addr: 2177676, latency: 12)	   <
CYCLE: 8824 -> 8835					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=514			   <
(0, 0) tag=131070:valid=1:dirty=0:age=122		   <
(0, 0) tag=130:valid=1:dirty=0:age=23			   <
(0, 0) tag=131:valid=1:dirty=0:age=19			   <
(1, 1) tag=262140:valid=1:dirty=0:age=160		   <
(1, 1) tag=131074:valid=1:dirty=0:age=167		   <
(1, 1) tag=234886:valid=1:dirty=0:age=166		   <
(1, 1) tag=243103:valid=1:dirty=0:age=165		   <
(2, 2) tag=262142:valid=1:dirty=0:age=164		   <
(2, 2) tag=179627:valid=1:dirty=0:age=163		   <
(2, 2) tag=246179:valid=1:dirty=0:age=162		   <
(2, 2) tag=131331:valid=1:dirty=0:age=157		   <
(3, 3) tag=131069:valid=1:dirty=0:age=59		   <
(3, 3) tag=131332:valid=1:dirty=0:age=61		   <
(3, 3) tag=262139:valid=1:dirty=0:age=149		   <
(3, 3) tag=129:valid=1:dirty=0:age=82			   <
(4, 4) tag=147457:valid=1:dirty=0:age=52		   <
(4, 4) tag=32768:valid=1:dirty=0:age=69			   <
(4, 4) tag=148487:valid=1:dirty=0:age=94		   <
(4, 4) tag=16384:valid=1:dirty=0:age=52			   <
(5, 5) tag=131330:valid=1:dirty=0:age=79		   <
(5, 5) tag=147454:valid=1:dirty=0:age=53		   <
(5, 5) tag=16387:valid=1:dirty=0:age=19			   <
(5, 5) tag=20227:valid=1:dirty=0:age=62			   <
(6, 6) tag=32771:valid=1:dirty=0:age=48			   <
(6, 6) tag=15211:valid=1:dirty=0:age=54			   <
(6, 6) tag=16646:valid=1:dirty=0:age=52			   <
(6, 6) tag=32769:valid=1:dirty=0:age=51			   <
(7, 7) tag=16647:valid=1:dirty=0:age=49			   <
(7, 7) tag=16648:valid=1:dirty=0:age=48			   <
(7, 7) tag=131333:valid=1:dirty=0:age=19		   <
(7, 7) tag=16386:valid=1:dirty=0:age=45			   <
(8, 8) tag=132:valid=1:dirty=0:age=0			   <
(8, 8) tag=133:valid=1:dirty=0:age=0			   <
(8, 8) tag=131335:valid=1:dirty=0:age=3			   <
(8, 8) tag=147475:valid=1:dirty=0:age=2			   <
(9, 9) tag=32792:valid=1:dirty=0:age=1			   <
(9, 9) tag=16650:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8836] ITYPE: (Seq:      652)(Addr: 4294967295   <
IL1Cache->access(MemRead, addr: 2177680, latency: 2)	   <
L2Cache->access(MemRead, addr: 2177680, latency: 12)	   <
CYCLE: 8836 -> 8847					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=515			   <
(0, 0) tag=131070:valid=1:dirty=0:age=123		   <
(0, 0) tag=130:valid=1:dirty=0:age=24			   <
(0, 0) tag=131:valid=1:dirty=0:age=20			   <
(1, 1) tag=262140:valid=1:dirty=0:age=161		   <
(1, 1) tag=131074:valid=1:dirty=0:age=168		   <
(1, 1) tag=234886:valid=1:dirty=0:age=167		   <
(1, 1) tag=243103:valid=1:dirty=0:age=166		   <
(2, 2) tag=262142:valid=1:dirty=0:age=165		   <
(2, 2) tag=179627:valid=1:dirty=0:age=164		   <
(2, 2) tag=246179:valid=1:dirty=0:age=163		   <
(2, 2) tag=131331:valid=1:dirty=0:age=158		   <
(3, 3) tag=131069:valid=1:dirty=0:age=60		   <
(3, 3) tag=131332:valid=1:dirty=0:age=62		   <
(3, 3) tag=262139:valid=1:dirty=0:age=150		   <
(3, 3) tag=129:valid=1:dirty=0:age=83			   <
(4, 4) tag=147457:valid=1:dirty=0:age=53		   <
(4, 4) tag=32768:valid=1:dirty=0:age=70			   <
(4, 4) tag=148487:valid=1:dirty=0:age=95		   <
(4, 4) tag=16384:valid=1:dirty=0:age=53			   <
(5, 5) tag=131330:valid=1:dirty=0:age=80		   <
(5, 5) tag=147454:valid=1:dirty=0:age=54		   <
(5, 5) tag=16387:valid=1:dirty=0:age=20			   <
(5, 5) tag=20227:valid=1:dirty=0:age=63			   <
(6, 6) tag=32771:valid=1:dirty=0:age=49			   <
(6, 6) tag=15211:valid=1:dirty=0:age=55			   <
(6, 6) tag=16646:valid=1:dirty=0:age=53			   <
(6, 6) tag=32769:valid=1:dirty=0:age=52			   <
(7, 7) tag=16647:valid=1:dirty=0:age=50			   <
(7, 7) tag=16648:valid=1:dirty=0:age=49			   <
(7, 7) tag=131333:valid=1:dirty=0:age=20		   <
(7, 7) tag=16386:valid=1:dirty=0:age=46			   <
(8, 8) tag=132:valid=1:dirty=0:age=0			   <
(8, 8) tag=133:valid=1:dirty=0:age=0			   <
(8, 8) tag=131335:valid=1:dirty=0:age=3			   <
(8, 8) tag=147475:valid=1:dirty=0:age=2			   <
(9, 9) tag=32792:valid=1:dirty=0:age=1			   <
(9, 9) tag=16650:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8848] BRANCH: (Seq:      653)(Addr: 2177692)(   <
IL1Cache->access(MemRead, addr: 2177684, latency: 2)	   <
L2Cache->access(MemRead, addr: 2177684, latency: 12)	   <
CYCLE: 8848 -> 8859					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=516			   <
(0, 0) tag=131070:valid=1:dirty=0:age=124		   <
(0, 0) tag=130:valid=1:dirty=0:age=25			   <
(0, 0) tag=131:valid=1:dirty=0:age=21			   <
(1, 1) tag=262140:valid=1:dirty=0:age=162		   <
(1, 1) tag=131074:valid=1:dirty=0:age=169		   <
(1, 1) tag=234886:valid=1:dirty=0:age=168		   <
(1, 1) tag=243103:valid=1:dirty=0:age=167		   <
(2, 2) tag=262142:valid=1:dirty=0:age=166		   <
(2, 2) tag=179627:valid=1:dirty=0:age=165		   <
(2, 2) tag=246179:valid=1:dirty=0:age=164		   <
(2, 2) tag=131331:valid=1:dirty=0:age=159		   <
(3, 3) tag=131069:valid=1:dirty=0:age=61		   <
(3, 3) tag=131332:valid=1:dirty=0:age=63		   <
(3, 3) tag=262139:valid=1:dirty=0:age=151		   <
(3, 3) tag=129:valid=1:dirty=0:age=84			   <
(4, 4) tag=147457:valid=1:dirty=0:age=54		   <
(4, 4) tag=32768:valid=1:dirty=0:age=71			   <
(4, 4) tag=148487:valid=1:dirty=0:age=96		   <
(4, 4) tag=16384:valid=1:dirty=0:age=54			   <
(5, 5) tag=131330:valid=1:dirty=0:age=81		   <
(5, 5) tag=147454:valid=1:dirty=0:age=55		   <
(5, 5) tag=16387:valid=1:dirty=0:age=21			   <
(5, 5) tag=20227:valid=1:dirty=0:age=64			   <
(6, 6) tag=32771:valid=1:dirty=0:age=50			   <
(6, 6) tag=15211:valid=1:dirty=0:age=56			   <
(6, 6) tag=16646:valid=1:dirty=0:age=54			   <
(6, 6) tag=32769:valid=1:dirty=0:age=53			   <
(7, 7) tag=16647:valid=1:dirty=0:age=51			   <
(7, 7) tag=16648:valid=1:dirty=0:age=50			   <
(7, 7) tag=131333:valid=1:dirty=0:age=21		   <
(7, 7) tag=16386:valid=1:dirty=0:age=47			   <
(8, 8) tag=132:valid=1:dirty=0:age=0			   <
(8, 8) tag=133:valid=1:dirty=0:age=0			   <
(8, 8) tag=131335:valid=1:dirty=0:age=3			   <
(8, 8) tag=147475:valid=1:dirty=0:age=2			   <
(9, 9) tag=32792:valid=1:dirty=0:age=1			   <
(9, 9) tag=16650:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8860] RTYPE: (Seq:      654)(Addr: 0)(PC: 217   <
IL1Cache->access(MemRead, addr: 2177688, latency: 2)	   <
L2Cache->access(MemRead, addr: 2177688, latency: 12)	   <
CYCLE: 8860 -> 8871					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=517			   <
(0, 0) tag=131070:valid=1:dirty=0:age=125		   <
(0, 0) tag=130:valid=1:dirty=0:age=26			   <
(0, 0) tag=131:valid=1:dirty=0:age=22			   <
(1, 1) tag=262140:valid=1:dirty=0:age=163		   <
(1, 1) tag=131074:valid=1:dirty=0:age=170		   <
(1, 1) tag=234886:valid=1:dirty=0:age=169		   <
(1, 1) tag=243103:valid=1:dirty=0:age=168		   <
(2, 2) tag=262142:valid=1:dirty=0:age=167		   <
(2, 2) tag=179627:valid=1:dirty=0:age=166		   <
(2, 2) tag=246179:valid=1:dirty=0:age=165		   <
(2, 2) tag=131331:valid=1:dirty=0:age=160		   <
(3, 3) tag=131069:valid=1:dirty=0:age=62		   <
(3, 3) tag=131332:valid=1:dirty=0:age=64		   <
(3, 3) tag=262139:valid=1:dirty=0:age=152		   <
(3, 3) tag=129:valid=1:dirty=0:age=85			   <
(4, 4) tag=147457:valid=1:dirty=0:age=55		   <
(4, 4) tag=32768:valid=1:dirty=0:age=72			   <
(4, 4) tag=148487:valid=1:dirty=0:age=97		   <
(4, 4) tag=16384:valid=1:dirty=0:age=55			   <
(5, 5) tag=131330:valid=1:dirty=0:age=82		   <
(5, 5) tag=147454:valid=1:dirty=0:age=56		   <
(5, 5) tag=16387:valid=1:dirty=0:age=22			   <
(5, 5) tag=20227:valid=1:dirty=0:age=65			   <
(6, 6) tag=32771:valid=1:dirty=0:age=51			   <
(6, 6) tag=15211:valid=1:dirty=0:age=57			   <
(6, 6) tag=16646:valid=1:dirty=0:age=55			   <
(6, 6) tag=32769:valid=1:dirty=0:age=54			   <
(7, 7) tag=16647:valid=1:dirty=0:age=52			   <
(7, 7) tag=16648:valid=1:dirty=0:age=51			   <
(7, 7) tag=131333:valid=1:dirty=0:age=22		   <
(7, 7) tag=16386:valid=1:dirty=0:age=48			   <
(8, 8) tag=132:valid=1:dirty=0:age=0			   <
(8, 8) tag=133:valid=1:dirty=0:age=0			   <
(8, 8) tag=131335:valid=1:dirty=0:age=3			   <
(8, 8) tag=147475:valid=1:dirty=0:age=2			   <
(9, 9) tag=32792:valid=1:dirty=0:age=1			   <
(9, 9) tag=16650:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8872] LOAD: (Seq:      655)(Addr: 2151803456)   <
IL1Cache->access(MemRead, addr: 2177692, latency: 2)	   <
L2Cache->access(MemRead, addr: 2177692, latency: 12)	   <
CYCLE: 8872 -> 8883					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=518			   <
(0, 0) tag=131070:valid=1:dirty=0:age=126		   <
(0, 0) tag=130:valid=1:dirty=0:age=27			   <
(0, 0) tag=131:valid=1:dirty=0:age=23			   <
(1, 1) tag=262140:valid=1:dirty=0:age=164		   <
(1, 1) tag=131074:valid=1:dirty=0:age=171		   <
(1, 1) tag=234886:valid=1:dirty=0:age=170		   <
(1, 1) tag=243103:valid=1:dirty=0:age=169		   <
(2, 2) tag=262142:valid=1:dirty=0:age=168		   <
(2, 2) tag=179627:valid=1:dirty=0:age=167		   <
(2, 2) tag=246179:valid=1:dirty=0:age=166		   <
(2, 2) tag=131331:valid=1:dirty=0:age=161		   <
(3, 3) tag=131069:valid=1:dirty=0:age=63		   <
(3, 3) tag=131332:valid=1:dirty=0:age=65		   <
(3, 3) tag=262139:valid=1:dirty=0:age=153		   <
(3, 3) tag=129:valid=1:dirty=0:age=86			   <
(4, 4) tag=147457:valid=1:dirty=0:age=56		   <
(4, 4) tag=32768:valid=1:dirty=0:age=73			   <
(4, 4) tag=148487:valid=1:dirty=0:age=98		   <
(4, 4) tag=16384:valid=1:dirty=0:age=56			   <
(5, 5) tag=131330:valid=1:dirty=0:age=83		   <
(5, 5) tag=147454:valid=1:dirty=0:age=57		   <
(5, 5) tag=16387:valid=1:dirty=0:age=23			   <
(5, 5) tag=20227:valid=1:dirty=0:age=66			   <
(6, 6) tag=32771:valid=1:dirty=0:age=52			   <
(6, 6) tag=15211:valid=1:dirty=0:age=58			   <
(6, 6) tag=16646:valid=1:dirty=0:age=56			   <
(6, 6) tag=32769:valid=1:dirty=0:age=55			   <
(7, 7) tag=16647:valid=1:dirty=0:age=53			   <
(7, 7) tag=16648:valid=1:dirty=0:age=52			   <
(7, 7) tag=131333:valid=1:dirty=0:age=23		   <
(7, 7) tag=16386:valid=1:dirty=0:age=49			   <
(8, 8) tag=132:valid=1:dirty=0:age=0			   <
(8, 8) tag=133:valid=1:dirty=0:age=0			   <
(8, 8) tag=131335:valid=1:dirty=0:age=3			   <
(8, 8) tag=147475:valid=1:dirty=0:age=2			   <
(9, 9) tag=32792:valid=1:dirty=0:age=1			   <
(9, 9) tag=16650:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8884] LOAD: (Seq:      656)(Addr: 2416246856)   <
IL1Cache->access(MemRead, addr: 2177696, latency: 2)	   <
L2Cache->access(MemRead, addr: 2177696, latency: 12)	   <
CYCLE: 8884 -> 8895					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=519			   <
(0, 0) tag=131070:valid=1:dirty=0:age=127		   <
(0, 0) tag=130:valid=1:dirty=0:age=28			   <
(0, 0) tag=131:valid=1:dirty=0:age=24			   <
(1, 1) tag=262140:valid=1:dirty=0:age=165		   <
(1, 1) tag=131074:valid=1:dirty=0:age=172		   <
(1, 1) tag=234886:valid=1:dirty=0:age=171		   <
(1, 1) tag=243103:valid=1:dirty=0:age=170		   <
(2, 2) tag=262142:valid=1:dirty=0:age=169		   <
(2, 2) tag=179627:valid=1:dirty=0:age=168		   <
(2, 2) tag=246179:valid=1:dirty=0:age=167		   <
(2, 2) tag=131331:valid=1:dirty=0:age=162		   <
(3, 3) tag=131069:valid=1:dirty=0:age=64		   <
(3, 3) tag=131332:valid=1:dirty=0:age=66		   <
(3, 3) tag=262139:valid=1:dirty=0:age=154		   <
(3, 3) tag=129:valid=1:dirty=0:age=87			   <
(4, 4) tag=147457:valid=1:dirty=0:age=57		   <
(4, 4) tag=32768:valid=1:dirty=0:age=74			   <
(4, 4) tag=148487:valid=1:dirty=0:age=99		   <
(4, 4) tag=16384:valid=1:dirty=0:age=57			   <
(5, 5) tag=131330:valid=1:dirty=0:age=84		   <
(5, 5) tag=147454:valid=1:dirty=0:age=58		   <
(5, 5) tag=16387:valid=1:dirty=0:age=24			   <
(5, 5) tag=20227:valid=1:dirty=0:age=67			   <
(6, 6) tag=32771:valid=1:dirty=0:age=53			   <
(6, 6) tag=15211:valid=1:dirty=0:age=59			   <
(6, 6) tag=16646:valid=1:dirty=0:age=57			   <
(6, 6) tag=32769:valid=1:dirty=0:age=56			   <
(7, 7) tag=16647:valid=1:dirty=0:age=54			   <
(7, 7) tag=16648:valid=1:dirty=0:age=53			   <
(7, 7) tag=131333:valid=1:dirty=0:age=24		   <
(7, 7) tag=16386:valid=1:dirty=0:age=50			   <
(8, 8) tag=132:valid=1:dirty=0:age=0			   <
(8, 8) tag=133:valid=1:dirty=0:age=0			   <
(8, 8) tag=131335:valid=1:dirty=0:age=3			   <
(8, 8) tag=147475:valid=1:dirty=0:age=2			   <
(9, 9) tag=32792:valid=1:dirty=0:age=1			   <
(9, 9) tag=16650:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8896] ITYPE: (Seq:      657)(Addr: 24)(PC: 21   <
IL1Cache->access(MemRead, addr: 2177700, latency: 2)	   <
L2Cache->access(MemRead, addr: 2177700, latency: 12)	   <
CYCLE: 8896 -> 8907					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=520			   <
(0, 0) tag=131070:valid=1:dirty=0:age=128		   <
(0, 0) tag=130:valid=1:dirty=0:age=29			   <
(0, 0) tag=131:valid=1:dirty=0:age=25			   <
(1, 1) tag=262140:valid=1:dirty=0:age=166		   <
(1, 1) tag=131074:valid=1:dirty=0:age=173		   <
(1, 1) tag=234886:valid=1:dirty=0:age=172		   <
(1, 1) tag=243103:valid=1:dirty=0:age=171		   <
(2, 2) tag=262142:valid=1:dirty=0:age=170		   <
(2, 2) tag=179627:valid=1:dirty=0:age=169		   <
(2, 2) tag=246179:valid=1:dirty=0:age=168		   <
(2, 2) tag=131331:valid=1:dirty=0:age=163		   <
(3, 3) tag=131069:valid=1:dirty=0:age=65		   <
(3, 3) tag=131332:valid=1:dirty=0:age=67		   <
(3, 3) tag=262139:valid=1:dirty=0:age=155		   <
(3, 3) tag=129:valid=1:dirty=0:age=88			   <
(4, 4) tag=147457:valid=1:dirty=0:age=58		   <
(4, 4) tag=32768:valid=1:dirty=0:age=75			   <
(4, 4) tag=148487:valid=1:dirty=0:age=100		   <
(4, 4) tag=16384:valid=1:dirty=0:age=58			   <
(5, 5) tag=131330:valid=1:dirty=0:age=85		   <
(5, 5) tag=147454:valid=1:dirty=0:age=59		   <
(5, 5) tag=16387:valid=1:dirty=0:age=25			   <
(5, 5) tag=20227:valid=1:dirty=0:age=68			   <
(6, 6) tag=32771:valid=1:dirty=0:age=54			   <
(6, 6) tag=15211:valid=1:dirty=0:age=60			   <
(6, 6) tag=16646:valid=1:dirty=0:age=58			   <
(6, 6) tag=32769:valid=1:dirty=0:age=57			   <
(7, 7) tag=16647:valid=1:dirty=0:age=55			   <
(7, 7) tag=16648:valid=1:dirty=0:age=54			   <
(7, 7) tag=131333:valid=1:dirty=0:age=25		   <
(7, 7) tag=16386:valid=1:dirty=0:age=51			   <
(8, 8) tag=132:valid=1:dirty=0:age=0			   <
(8, 8) tag=133:valid=1:dirty=0:age=0			   <
(8, 8) tag=131335:valid=1:dirty=0:age=3			   <
(8, 8) tag=147475:valid=1:dirty=0:age=2			   <
(9, 9) tag=32792:valid=1:dirty=0:age=1			   <
(9, 9) tag=16650:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 8908] LOAD: (Seq:      655)(Addr: 2151803456   <
DL1Cache->access(MemRead, addr: 2151803456, latency: 2)	   <
L2Cache->access(MemRead, addr: 2151803456, latency: 12)	   <
CYCLE: 8908 -> 8919					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=521			   <
(0, 0) tag=131070:valid=1:dirty=0:age=129		   <
(0, 0) tag=130:valid=1:dirty=0:age=30			   <
(0, 0) tag=131:valid=1:dirty=0:age=26			   <
(1, 1) tag=262140:valid=1:dirty=0:age=167		   <
(1, 1) tag=131074:valid=1:dirty=0:age=174		   <
(1, 1) tag=234886:valid=1:dirty=0:age=173		   <
(1, 1) tag=243103:valid=1:dirty=0:age=172		   <
(2, 2) tag=262142:valid=1:dirty=0:age=171		   <
(2, 2) tag=179627:valid=1:dirty=0:age=170		   <
(2, 2) tag=246179:valid=1:dirty=0:age=169		   <
(2, 2) tag=131331:valid=1:dirty=0:age=164		   <
(3, 3) tag=131069:valid=1:dirty=0:age=66		   <
(3, 3) tag=131332:valid=1:dirty=0:age=68		   <
(3, 3) tag=262139:valid=1:dirty=0:age=156		   <
(3, 3) tag=129:valid=1:dirty=0:age=89			   <
(4, 4) tag=147457:valid=1:dirty=0:age=59		   <
(4, 4) tag=32768:valid=1:dirty=0:age=76			   <
(4, 4) tag=148487:valid=1:dirty=0:age=101		   <
(4, 4) tag=16384:valid=1:dirty=0:age=59			   <
(5, 5) tag=131330:valid=1:dirty=0:age=86		   <
(5, 5) tag=147454:valid=1:dirty=0:age=60		   <
(5, 5) tag=16387:valid=1:dirty=0:age=26			   <
(5, 5) tag=20227:valid=1:dirty=0:age=69			   <
(6, 6) tag=32771:valid=1:dirty=0:age=55			   <
(6, 6) tag=15211:valid=1:dirty=0:age=61			   <
(6, 6) tag=16646:valid=1:dirty=0:age=59			   <
(6, 6) tag=32769:valid=1:dirty=0:age=58			   <
(7, 7) tag=16647:valid=1:dirty=0:age=56			   <
(7, 7) tag=16648:valid=1:dirty=0:age=55			   <
(7, 7) tag=131333:valid=1:dirty=0:age=26		   <
(7, 7) tag=16386:valid=1:dirty=0:age=52			   <
(8, 8) tag=132:valid=1:dirty=0:age=1			   <
(8, 8) tag=133:valid=1:dirty=0:age=1			   <
(8, 8) tag=131335:valid=1:dirty=0:age=0			   <
(8, 8) tag=147475:valid=1:dirty=0:age=2			   <
(9, 9) tag=32792:valid=1:dirty=0:age=1			   <
(9, 9) tag=16650:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8919] JRTYPE: (Seq:      658)(Addr: 2157116)(   <
IL1Cache->access(MemRead, addr: 2177704, latency: 2)	   <
L2Cache->access(MemRead, addr: 2177704, latency: 12)	   <
CYCLE: 8919 -> 8930					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=522			   <
(0, 0) tag=131070:valid=1:dirty=0:age=130		   <
(0, 0) tag=130:valid=1:dirty=0:age=31			   <
(0, 0) tag=131:valid=1:dirty=0:age=27			   <
(1, 1) tag=262140:valid=1:dirty=0:age=168		   <
(1, 1) tag=131074:valid=1:dirty=0:age=175		   <
(1, 1) tag=234886:valid=1:dirty=0:age=174		   <
(1, 1) tag=243103:valid=1:dirty=0:age=173		   <
(2, 2) tag=262142:valid=1:dirty=0:age=172		   <
(2, 2) tag=179627:valid=1:dirty=0:age=171		   <
(2, 2) tag=246179:valid=1:dirty=0:age=170		   <
(2, 2) tag=131331:valid=1:dirty=0:age=165		   <
(3, 3) tag=131069:valid=1:dirty=0:age=67		   <
(3, 3) tag=131332:valid=1:dirty=0:age=69		   <
(3, 3) tag=262139:valid=1:dirty=0:age=157		   <
(3, 3) tag=129:valid=1:dirty=0:age=90			   <
(4, 4) tag=147457:valid=1:dirty=0:age=60		   <
(4, 4) tag=32768:valid=1:dirty=0:age=77			   <
(4, 4) tag=148487:valid=1:dirty=0:age=102		   <
(4, 4) tag=16384:valid=1:dirty=0:age=60			   <
(5, 5) tag=131330:valid=1:dirty=0:age=87		   <
(5, 5) tag=147454:valid=1:dirty=0:age=61		   <
(5, 5) tag=16387:valid=1:dirty=0:age=27			   <
(5, 5) tag=20227:valid=1:dirty=0:age=70			   <
(6, 6) tag=32771:valid=1:dirty=0:age=56			   <
(6, 6) tag=15211:valid=1:dirty=0:age=62			   <
(6, 6) tag=16646:valid=1:dirty=0:age=60			   <
(6, 6) tag=32769:valid=1:dirty=0:age=59			   <
(7, 7) tag=16647:valid=1:dirty=0:age=57			   <
(7, 7) tag=16648:valid=1:dirty=0:age=56			   <
(7, 7) tag=131333:valid=1:dirty=0:age=27		   <
(7, 7) tag=16386:valid=1:dirty=0:age=53			   <
(8, 8) tag=132:valid=1:dirty=0:age=0			   <
(8, 8) tag=133:valid=1:dirty=0:age=1			   <
(8, 8) tag=131335:valid=1:dirty=0:age=0			   <
(8, 8) tag=147475:valid=1:dirty=0:age=2			   <
(9, 9) tag=32792:valid=1:dirty=0:age=1			   <
(9, 9) tag=16650:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 8931] LOAD: (Seq:      656)(Addr: 2416246856   <
DL1Cache->access(MemRead, addr: 2416246856, latency: 2)	   <
L2Cache->access(MemRead, addr: 2416246856, latency: 12)	   <
CYCLE: 8931 -> 8942					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=523			   <
(0, 0) tag=131070:valid=1:dirty=0:age=131		   <
(0, 0) tag=130:valid=1:dirty=0:age=32			   <
(0, 0) tag=131:valid=1:dirty=0:age=28			   <
(1, 1) tag=262140:valid=1:dirty=0:age=169		   <
(1, 1) tag=131074:valid=1:dirty=0:age=176		   <
(1, 1) tag=234886:valid=1:dirty=0:age=175		   <
(1, 1) tag=243103:valid=1:dirty=0:age=174		   <
(2, 2) tag=262142:valid=1:dirty=0:age=173		   <
(2, 2) tag=179627:valid=1:dirty=0:age=172		   <
(2, 2) tag=246179:valid=1:dirty=0:age=171		   <
(2, 2) tag=131331:valid=1:dirty=0:age=166		   <
(3, 3) tag=131069:valid=1:dirty=0:age=68		   <
(3, 3) tag=131332:valid=1:dirty=0:age=70		   <
(3, 3) tag=262139:valid=1:dirty=0:age=158		   <
(3, 3) tag=129:valid=1:dirty=0:age=91			   <
(4, 4) tag=147457:valid=1:dirty=0:age=61		   <
(4, 4) tag=32768:valid=1:dirty=0:age=78			   <
(4, 4) tag=148487:valid=1:dirty=0:age=103		   <
(4, 4) tag=16384:valid=1:dirty=0:age=61			   <
(5, 5) tag=131330:valid=1:dirty=0:age=88		   <
(5, 5) tag=147454:valid=1:dirty=0:age=62		   <
(5, 5) tag=16387:valid=1:dirty=0:age=28			   <
(5, 5) tag=20227:valid=1:dirty=0:age=71			   <
(6, 6) tag=32771:valid=1:dirty=0:age=57			   <
(6, 6) tag=15211:valid=1:dirty=0:age=63			   <
(6, 6) tag=16646:valid=1:dirty=0:age=61			   <
(6, 6) tag=32769:valid=1:dirty=0:age=60			   <
(7, 7) tag=16647:valid=1:dirty=0:age=58			   <
(7, 7) tag=16648:valid=1:dirty=0:age=57			   <
(7, 7) tag=131333:valid=1:dirty=0:age=28		   <
(7, 7) tag=16386:valid=1:dirty=0:age=54			   <
(8, 8) tag=132:valid=1:dirty=0:age=1			   <
(8, 8) tag=133:valid=1:dirty=0:age=2			   <
(8, 8) tag=131335:valid=1:dirty=0:age=1			   <
(8, 8) tag=147475:valid=1:dirty=0:age=3			   <
(9, 9) tag=32792:valid=1:dirty=0:age=2			   <
(9, 9) tag=16650:valid=1:dirty=0:age=1			   <
(9, 9) tag=147476:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8942] RTYPE: (Seq:      659)(Addr: 0)(PC: 215   <
IL1Cache->access(MemRead, addr: 2157116, latency: 2)	   <
L2Cache->access(MemRead, addr: 2157116, latency: 12)	   <
CYCLE: 8942 -> 8953					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=524			   <
(0, 0) tag=131070:valid=1:dirty=0:age=132		   <
(0, 0) tag=130:valid=1:dirty=0:age=33			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=169		   <
(1, 1) tag=131074:valid=1:dirty=0:age=176		   <
(1, 1) tag=234886:valid=1:dirty=0:age=175		   <
(1, 1) tag=243103:valid=1:dirty=0:age=174		   <
(2, 2) tag=262142:valid=1:dirty=0:age=173		   <
(2, 2) tag=179627:valid=1:dirty=0:age=172		   <
(2, 2) tag=246179:valid=1:dirty=0:age=171		   <
(2, 2) tag=131331:valid=1:dirty=0:age=166		   <
(3, 3) tag=131069:valid=1:dirty=0:age=68		   <
(3, 3) tag=131332:valid=1:dirty=0:age=70		   <
(3, 3) tag=262139:valid=1:dirty=0:age=158		   <
(3, 3) tag=129:valid=1:dirty=0:age=91			   <
(4, 4) tag=147457:valid=1:dirty=0:age=61		   <
(4, 4) tag=32768:valid=1:dirty=0:age=78			   <
(4, 4) tag=148487:valid=1:dirty=0:age=103		   <
(4, 4) tag=16384:valid=1:dirty=0:age=61			   <
(5, 5) tag=131330:valid=1:dirty=0:age=88		   <
(5, 5) tag=147454:valid=1:dirty=0:age=62		   <
(5, 5) tag=16387:valid=1:dirty=0:age=28			   <
(5, 5) tag=20227:valid=1:dirty=0:age=71			   <
(6, 6) tag=32771:valid=1:dirty=0:age=57			   <
(6, 6) tag=15211:valid=1:dirty=0:age=63			   <
(6, 6) tag=16646:valid=1:dirty=0:age=61			   <
(6, 6) tag=32769:valid=1:dirty=0:age=60			   <
(7, 7) tag=16647:valid=1:dirty=0:age=58			   <
(7, 7) tag=16648:valid=1:dirty=0:age=57			   <
(7, 7) tag=131333:valid=1:dirty=0:age=28		   <
(7, 7) tag=16386:valid=1:dirty=0:age=54			   <
(8, 8) tag=132:valid=1:dirty=0:age=1			   <
(8, 8) tag=133:valid=1:dirty=0:age=2			   <
(8, 8) tag=131335:valid=1:dirty=0:age=1			   <
(8, 8) tag=147475:valid=1:dirty=0:age=3			   <
(9, 9) tag=32792:valid=1:dirty=0:age=2			   <
(9, 9) tag=16650:valid=1:dirty=0:age=1			   <
(9, 9) tag=147476:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8954] RTYPE: (Seq:      660)(Addr: 0)(PC: 215   <
IL1Cache->access(MemRead, addr: 2157120, latency: 2)	   <
L2Cache->access(MemRead, addr: 2157120, latency: 12)	   <
CYCLE: 8954 -> 8965					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=525			   <
(0, 0) tag=131070:valid=1:dirty=0:age=133		   <
(0, 0) tag=130:valid=1:dirty=0:age=34			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=169		   <
(1, 1) tag=131074:valid=1:dirty=0:age=176		   <
(1, 1) tag=234886:valid=1:dirty=0:age=175		   <
(1, 1) tag=243103:valid=1:dirty=0:age=174		   <
(2, 2) tag=262142:valid=1:dirty=0:age=173		   <
(2, 2) tag=179627:valid=1:dirty=0:age=172		   <
(2, 2) tag=246179:valid=1:dirty=0:age=171		   <
(2, 2) tag=131331:valid=1:dirty=0:age=166		   <
(3, 3) tag=131069:valid=1:dirty=0:age=68		   <
(3, 3) tag=131332:valid=1:dirty=0:age=70		   <
(3, 3) tag=262139:valid=1:dirty=0:age=158		   <
(3, 3) tag=129:valid=1:dirty=0:age=91			   <
(4, 4) tag=147457:valid=1:dirty=0:age=61		   <
(4, 4) tag=32768:valid=1:dirty=0:age=78			   <
(4, 4) tag=148487:valid=1:dirty=0:age=103		   <
(4, 4) tag=16384:valid=1:dirty=0:age=61			   <
(5, 5) tag=131330:valid=1:dirty=0:age=88		   <
(5, 5) tag=147454:valid=1:dirty=0:age=62		   <
(5, 5) tag=16387:valid=1:dirty=0:age=28			   <
(5, 5) tag=20227:valid=1:dirty=0:age=71			   <
(6, 6) tag=32771:valid=1:dirty=0:age=57			   <
(6, 6) tag=15211:valid=1:dirty=0:age=63			   <
(6, 6) tag=16646:valid=1:dirty=0:age=61			   <
(6, 6) tag=32769:valid=1:dirty=0:age=60			   <
(7, 7) tag=16647:valid=1:dirty=0:age=58			   <
(7, 7) tag=16648:valid=1:dirty=0:age=57			   <
(7, 7) tag=131333:valid=1:dirty=0:age=28		   <
(7, 7) tag=16386:valid=1:dirty=0:age=54			   <
(8, 8) tag=132:valid=1:dirty=0:age=1			   <
(8, 8) tag=133:valid=1:dirty=0:age=2			   <
(8, 8) tag=131335:valid=1:dirty=0:age=1			   <
(8, 8) tag=147475:valid=1:dirty=0:age=3			   <
(9, 9) tag=32792:valid=1:dirty=0:age=2			   <
(9, 9) tag=16650:valid=1:dirty=0:age=1			   <
(9, 9) tag=147476:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8966] RTYPE: (Seq:      661)(Addr: 0)(PC: 215   <
IL1Cache->access(MemRead, addr: 2157124, latency: 2)	   <
L2Cache->access(MemRead, addr: 2157124, latency: 12)	   <
CYCLE: 8966 -> 8977					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=526			   <
(0, 0) tag=131070:valid=1:dirty=0:age=134		   <
(0, 0) tag=130:valid=1:dirty=0:age=35			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=169		   <
(1, 1) tag=131074:valid=1:dirty=0:age=176		   <
(1, 1) tag=234886:valid=1:dirty=0:age=175		   <
(1, 1) tag=243103:valid=1:dirty=0:age=174		   <
(2, 2) tag=262142:valid=1:dirty=0:age=173		   <
(2, 2) tag=179627:valid=1:dirty=0:age=172		   <
(2, 2) tag=246179:valid=1:dirty=0:age=171		   <
(2, 2) tag=131331:valid=1:dirty=0:age=166		   <
(3, 3) tag=131069:valid=1:dirty=0:age=68		   <
(3, 3) tag=131332:valid=1:dirty=0:age=70		   <
(3, 3) tag=262139:valid=1:dirty=0:age=158		   <
(3, 3) tag=129:valid=1:dirty=0:age=91			   <
(4, 4) tag=147457:valid=1:dirty=0:age=61		   <
(4, 4) tag=32768:valid=1:dirty=0:age=78			   <
(4, 4) tag=148487:valid=1:dirty=0:age=103		   <
(4, 4) tag=16384:valid=1:dirty=0:age=61			   <
(5, 5) tag=131330:valid=1:dirty=0:age=88		   <
(5, 5) tag=147454:valid=1:dirty=0:age=62		   <
(5, 5) tag=16387:valid=1:dirty=0:age=28			   <
(5, 5) tag=20227:valid=1:dirty=0:age=71			   <
(6, 6) tag=32771:valid=1:dirty=0:age=57			   <
(6, 6) tag=15211:valid=1:dirty=0:age=63			   <
(6, 6) tag=16646:valid=1:dirty=0:age=61			   <
(6, 6) tag=32769:valid=1:dirty=0:age=60			   <
(7, 7) tag=16647:valid=1:dirty=0:age=58			   <
(7, 7) tag=16648:valid=1:dirty=0:age=57			   <
(7, 7) tag=131333:valid=1:dirty=0:age=28		   <
(7, 7) tag=16386:valid=1:dirty=0:age=54			   <
(8, 8) tag=132:valid=1:dirty=0:age=1			   <
(8, 8) tag=133:valid=1:dirty=0:age=2			   <
(8, 8) tag=131335:valid=1:dirty=0:age=1			   <
(8, 8) tag=147475:valid=1:dirty=0:age=3			   <
(9, 9) tag=32792:valid=1:dirty=0:age=2			   <
(9, 9) tag=16650:valid=1:dirty=0:age=1			   <
(9, 9) tag=147476:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8978] RTYPE: (Seq:      662)(Addr: 0)(PC: 215   <
IL1Cache->access(MemRead, addr: 2157128, latency: 2)	   <
L2Cache->access(MemRead, addr: 2157128, latency: 12)	   <
CYCLE: 8978 -> 8989					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=527			   <
(0, 0) tag=131070:valid=1:dirty=0:age=135		   <
(0, 0) tag=130:valid=1:dirty=0:age=36			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=169		   <
(1, 1) tag=131074:valid=1:dirty=0:age=176		   <
(1, 1) tag=234886:valid=1:dirty=0:age=175		   <
(1, 1) tag=243103:valid=1:dirty=0:age=174		   <
(2, 2) tag=262142:valid=1:dirty=0:age=173		   <
(2, 2) tag=179627:valid=1:dirty=0:age=172		   <
(2, 2) tag=246179:valid=1:dirty=0:age=171		   <
(2, 2) tag=131331:valid=1:dirty=0:age=166		   <
(3, 3) tag=131069:valid=1:dirty=0:age=68		   <
(3, 3) tag=131332:valid=1:dirty=0:age=70		   <
(3, 3) tag=262139:valid=1:dirty=0:age=158		   <
(3, 3) tag=129:valid=1:dirty=0:age=91			   <
(4, 4) tag=147457:valid=1:dirty=0:age=61		   <
(4, 4) tag=32768:valid=1:dirty=0:age=78			   <
(4, 4) tag=148487:valid=1:dirty=0:age=103		   <
(4, 4) tag=16384:valid=1:dirty=0:age=61			   <
(5, 5) tag=131330:valid=1:dirty=0:age=88		   <
(5, 5) tag=147454:valid=1:dirty=0:age=62		   <
(5, 5) tag=16387:valid=1:dirty=0:age=28			   <
(5, 5) tag=20227:valid=1:dirty=0:age=71			   <
(6, 6) tag=32771:valid=1:dirty=0:age=57			   <
(6, 6) tag=15211:valid=1:dirty=0:age=63			   <
(6, 6) tag=16646:valid=1:dirty=0:age=61			   <
(6, 6) tag=32769:valid=1:dirty=0:age=60			   <
(7, 7) tag=16647:valid=1:dirty=0:age=58			   <
(7, 7) tag=16648:valid=1:dirty=0:age=57			   <
(7, 7) tag=131333:valid=1:dirty=0:age=28		   <
(7, 7) tag=16386:valid=1:dirty=0:age=54			   <
(8, 8) tag=132:valid=1:dirty=0:age=1			   <
(8, 8) tag=133:valid=1:dirty=0:age=2			   <
(8, 8) tag=131335:valid=1:dirty=0:age=1			   <
(8, 8) tag=147475:valid=1:dirty=0:age=3			   <
(9, 9) tag=32792:valid=1:dirty=0:age=2			   <
(9, 9) tag=16650:valid=1:dirty=0:age=1			   <
(9, 9) tag=147476:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 8990] LOAD: (Seq:      663)(Addr: 2151762360)   <
IL1Cache->access(MemRead, addr: 2157132, latency: 2)	   <
L2Cache->access(MemRead, addr: 2157132, latency: 12)	   <
CYCLE: 8990 -> 9001					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=528			   <
(0, 0) tag=131070:valid=1:dirty=0:age=136		   <
(0, 0) tag=130:valid=1:dirty=0:age=37			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=169		   <
(1, 1) tag=131074:valid=1:dirty=0:age=176		   <
(1, 1) tag=234886:valid=1:dirty=0:age=175		   <
(1, 1) tag=243103:valid=1:dirty=0:age=174		   <
(2, 2) tag=262142:valid=1:dirty=0:age=173		   <
(2, 2) tag=179627:valid=1:dirty=0:age=172		   <
(2, 2) tag=246179:valid=1:dirty=0:age=171		   <
(2, 2) tag=131331:valid=1:dirty=0:age=166		   <
(3, 3) tag=131069:valid=1:dirty=0:age=68		   <
(3, 3) tag=131332:valid=1:dirty=0:age=70		   <
(3, 3) tag=262139:valid=1:dirty=0:age=158		   <
(3, 3) tag=129:valid=1:dirty=0:age=91			   <
(4, 4) tag=147457:valid=1:dirty=0:age=61		   <
(4, 4) tag=32768:valid=1:dirty=0:age=78			   <
(4, 4) tag=148487:valid=1:dirty=0:age=103		   <
(4, 4) tag=16384:valid=1:dirty=0:age=61			   <
(5, 5) tag=131330:valid=1:dirty=0:age=88		   <
(5, 5) tag=147454:valid=1:dirty=0:age=62		   <
(5, 5) tag=16387:valid=1:dirty=0:age=28			   <
(5, 5) tag=20227:valid=1:dirty=0:age=71			   <
(6, 6) tag=32771:valid=1:dirty=0:age=57			   <
(6, 6) tag=15211:valid=1:dirty=0:age=63			   <
(6, 6) tag=16646:valid=1:dirty=0:age=61			   <
(6, 6) tag=32769:valid=1:dirty=0:age=60			   <
(7, 7) tag=16647:valid=1:dirty=0:age=58			   <
(7, 7) tag=16648:valid=1:dirty=0:age=57			   <
(7, 7) tag=131333:valid=1:dirty=0:age=28		   <
(7, 7) tag=16386:valid=1:dirty=0:age=54			   <
(8, 8) tag=132:valid=1:dirty=0:age=1			   <
(8, 8) tag=133:valid=1:dirty=0:age=2			   <
(8, 8) tag=131335:valid=1:dirty=0:age=1			   <
(8, 8) tag=147475:valid=1:dirty=0:age=3			   <
(9, 9) tag=32792:valid=1:dirty=0:age=2			   <
(9, 9) tag=16650:valid=1:dirty=0:age=1			   <
(9, 9) tag=147476:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9002] ITYPE: (Seq:      664)(Addr: 24)(PC: 21   <
IL1Cache->access(MemRead, addr: 2157136, latency: 2)	   <
L2Cache->access(MemRead, addr: 2157136, latency: 12)	   <
CYCLE: 9002 -> 9013					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=529			   <
(0, 0) tag=131070:valid=1:dirty=0:age=137		   <
(0, 0) tag=130:valid=1:dirty=0:age=38			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=169		   <
(1, 1) tag=131074:valid=1:dirty=0:age=176		   <
(1, 1) tag=234886:valid=1:dirty=0:age=175		   <
(1, 1) tag=243103:valid=1:dirty=0:age=174		   <
(2, 2) tag=262142:valid=1:dirty=0:age=173		   <
(2, 2) tag=179627:valid=1:dirty=0:age=172		   <
(2, 2) tag=246179:valid=1:dirty=0:age=171		   <
(2, 2) tag=131331:valid=1:dirty=0:age=166		   <
(3, 3) tag=131069:valid=1:dirty=0:age=68		   <
(3, 3) tag=131332:valid=1:dirty=0:age=70		   <
(3, 3) tag=262139:valid=1:dirty=0:age=158		   <
(3, 3) tag=129:valid=1:dirty=0:age=91			   <
(4, 4) tag=147457:valid=1:dirty=0:age=61		   <
(4, 4) tag=32768:valid=1:dirty=0:age=78			   <
(4, 4) tag=148487:valid=1:dirty=0:age=103		   <
(4, 4) tag=16384:valid=1:dirty=0:age=61			   <
(5, 5) tag=131330:valid=1:dirty=0:age=88		   <
(5, 5) tag=147454:valid=1:dirty=0:age=62		   <
(5, 5) tag=16387:valid=1:dirty=0:age=28			   <
(5, 5) tag=20227:valid=1:dirty=0:age=71			   <
(6, 6) tag=32771:valid=1:dirty=0:age=57			   <
(6, 6) tag=15211:valid=1:dirty=0:age=63			   <
(6, 6) tag=16646:valid=1:dirty=0:age=61			   <
(6, 6) tag=32769:valid=1:dirty=0:age=60			   <
(7, 7) tag=16647:valid=1:dirty=0:age=58			   <
(7, 7) tag=16648:valid=1:dirty=0:age=57			   <
(7, 7) tag=131333:valid=1:dirty=0:age=28		   <
(7, 7) tag=16386:valid=1:dirty=0:age=54			   <
(8, 8) tag=132:valid=1:dirty=0:age=1			   <
(8, 8) tag=133:valid=1:dirty=0:age=2			   <
(8, 8) tag=131335:valid=1:dirty=0:age=1			   <
(8, 8) tag=147475:valid=1:dirty=0:age=3			   <
(9, 9) tag=32792:valid=1:dirty=0:age=2			   <
(9, 9) tag=16650:valid=1:dirty=0:age=1			   <
(9, 9) tag=147476:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9014] JRTYPE: (Seq:      665)(Addr: 2142920)(   <
IL1Cache->access(MemRead, addr: 2157140, latency: 2)	   <
L2Cache->access(MemRead, addr: 2157140, latency: 12)	   <
CYCLE: 9014 -> 9025					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=530			   <
(0, 0) tag=131070:valid=1:dirty=0:age=138		   <
(0, 0) tag=130:valid=1:dirty=0:age=39			   <
(0, 0) tag=131:valid=1:dirty=0:age=0			   <
(1, 1) tag=262140:valid=1:dirty=0:age=169		   <
(1, 1) tag=131074:valid=1:dirty=0:age=176		   <
(1, 1) tag=234886:valid=1:dirty=0:age=175		   <
(1, 1) tag=243103:valid=1:dirty=0:age=174		   <
(2, 2) tag=262142:valid=1:dirty=0:age=173		   <
(2, 2) tag=179627:valid=1:dirty=0:age=172		   <
(2, 2) tag=246179:valid=1:dirty=0:age=171		   <
(2, 2) tag=131331:valid=1:dirty=0:age=166		   <
(3, 3) tag=131069:valid=1:dirty=0:age=68		   <
(3, 3) tag=131332:valid=1:dirty=0:age=70		   <
(3, 3) tag=262139:valid=1:dirty=0:age=158		   <
(3, 3) tag=129:valid=1:dirty=0:age=91			   <
(4, 4) tag=147457:valid=1:dirty=0:age=61		   <
(4, 4) tag=32768:valid=1:dirty=0:age=78			   <
(4, 4) tag=148487:valid=1:dirty=0:age=103		   <
(4, 4) tag=16384:valid=1:dirty=0:age=61			   <
(5, 5) tag=131330:valid=1:dirty=0:age=88		   <
(5, 5) tag=147454:valid=1:dirty=0:age=62		   <
(5, 5) tag=16387:valid=1:dirty=0:age=28			   <
(5, 5) tag=20227:valid=1:dirty=0:age=71			   <
(6, 6) tag=32771:valid=1:dirty=0:age=57			   <
(6, 6) tag=15211:valid=1:dirty=0:age=63			   <
(6, 6) tag=16646:valid=1:dirty=0:age=61			   <
(6, 6) tag=32769:valid=1:dirty=0:age=60			   <
(7, 7) tag=16647:valid=1:dirty=0:age=58			   <
(7, 7) tag=16648:valid=1:dirty=0:age=57			   <
(7, 7) tag=131333:valid=1:dirty=0:age=28		   <
(7, 7) tag=16386:valid=1:dirty=0:age=54			   <
(8, 8) tag=132:valid=1:dirty=0:age=1			   <
(8, 8) tag=133:valid=1:dirty=0:age=2			   <
(8, 8) tag=131335:valid=1:dirty=0:age=1			   <
(8, 8) tag=147475:valid=1:dirty=0:age=3			   <
(9, 9) tag=32792:valid=1:dirty=0:age=2			   <
(9, 9) tag=16650:valid=1:dirty=0:age=1			   <
(9, 9) tag=147476:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 9026] LOAD: (Seq:      663)(Addr: 2151762360   <
DL1Cache->access(MemRead, addr: 2151762360, latency: 2)	   <
L2Cache->access(MemRead, addr: 2151762360, latency: 12)	   <
CYCLE: 9026 -> 9037					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=531			   <
(0, 0) tag=131070:valid=1:dirty=0:age=139		   <
(0, 0) tag=130:valid=1:dirty=0:age=40			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=170		   <
(1, 1) tag=131074:valid=1:dirty=0:age=177		   <
(1, 1) tag=234886:valid=1:dirty=0:age=176		   <
(1, 1) tag=243103:valid=1:dirty=0:age=175		   <
(2, 2) tag=262142:valid=1:dirty=0:age=174		   <
(2, 2) tag=179627:valid=1:dirty=0:age=173		   <
(2, 2) tag=246179:valid=1:dirty=0:age=172		   <
(2, 2) tag=131331:valid=1:dirty=0:age=167		   <
(3, 3) tag=131069:valid=1:dirty=0:age=69		   <
(3, 3) tag=131332:valid=1:dirty=0:age=71		   <
(3, 3) tag=262139:valid=1:dirty=0:age=159		   <
(3, 3) tag=129:valid=1:dirty=0:age=92			   <
(4, 4) tag=147457:valid=1:dirty=0:age=62		   <
(4, 4) tag=32768:valid=1:dirty=0:age=79			   <
(4, 4) tag=148487:valid=1:dirty=0:age=104		   <
(4, 4) tag=16384:valid=1:dirty=0:age=62			   <
(5, 5) tag=131330:valid=1:dirty=0:age=89		   <
(5, 5) tag=147454:valid=1:dirty=0:age=63		   <
(5, 5) tag=16387:valid=1:dirty=0:age=29			   <
(5, 5) tag=20227:valid=1:dirty=0:age=72			   <
(6, 6) tag=32771:valid=1:dirty=0:age=58			   <
(6, 6) tag=15211:valid=1:dirty=0:age=64			   <
(6, 6) tag=16646:valid=1:dirty=0:age=62			   <
(6, 6) tag=32769:valid=1:dirty=0:age=61			   <
(7, 7) tag=16647:valid=1:dirty=0:age=59			   <
(7, 7) tag=16648:valid=1:dirty=0:age=58			   <
(7, 7) tag=131333:valid=1:dirty=0:age=0			   <
(7, 7) tag=16386:valid=1:dirty=0:age=54			   <
(8, 8) tag=132:valid=1:dirty=0:age=1			   <
(8, 8) tag=133:valid=1:dirty=0:age=2			   <
(8, 8) tag=131335:valid=1:dirty=0:age=1			   <
(8, 8) tag=147475:valid=1:dirty=0:age=3			   <
(9, 9) tag=32792:valid=1:dirty=0:age=2			   <
(9, 9) tag=16650:valid=1:dirty=0:age=1			   <
(9, 9) tag=147476:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9037] LOAD: (Seq:      666)(Addr: 537283360)(   <
IL1Cache->access(MemRead, addr: 2142920, latency: 2)	   <
L2Cache->access(MemRead, addr: 2142920, latency: 12)	   <
CYCLE: 9037 -> 9048					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=532			   <
(0, 0) tag=131070:valid=1:dirty=0:age=140		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=170		   <
(1, 1) tag=131074:valid=1:dirty=0:age=177		   <
(1, 1) tag=234886:valid=1:dirty=0:age=176		   <
(1, 1) tag=243103:valid=1:dirty=0:age=175		   <
(2, 2) tag=262142:valid=1:dirty=0:age=174		   <
(2, 2) tag=179627:valid=1:dirty=0:age=173		   <
(2, 2) tag=246179:valid=1:dirty=0:age=172		   <
(2, 2) tag=131331:valid=1:dirty=0:age=167		   <
(3, 3) tag=131069:valid=1:dirty=0:age=69		   <
(3, 3) tag=131332:valid=1:dirty=0:age=71		   <
(3, 3) tag=262139:valid=1:dirty=0:age=159		   <
(3, 3) tag=129:valid=1:dirty=0:age=92			   <
(4, 4) tag=147457:valid=1:dirty=0:age=62		   <
(4, 4) tag=32768:valid=1:dirty=0:age=79			   <
(4, 4) tag=148487:valid=1:dirty=0:age=104		   <
(4, 4) tag=16384:valid=1:dirty=0:age=62			   <
(5, 5) tag=131330:valid=1:dirty=0:age=89		   <
(5, 5) tag=147454:valid=1:dirty=0:age=63		   <
(5, 5) tag=16387:valid=1:dirty=0:age=29			   <
(5, 5) tag=20227:valid=1:dirty=0:age=72			   <
(6, 6) tag=32771:valid=1:dirty=0:age=58			   <
(6, 6) tag=15211:valid=1:dirty=0:age=64			   <
(6, 6) tag=16646:valid=1:dirty=0:age=62			   <
(6, 6) tag=32769:valid=1:dirty=0:age=61			   <
(7, 7) tag=16647:valid=1:dirty=0:age=59			   <
(7, 7) tag=16648:valid=1:dirty=0:age=58			   <
(7, 7) tag=131333:valid=1:dirty=0:age=0			   <
(7, 7) tag=16386:valid=1:dirty=0:age=54			   <
(8, 8) tag=132:valid=1:dirty=0:age=1			   <
(8, 8) tag=133:valid=1:dirty=0:age=2			   <
(8, 8) tag=131335:valid=1:dirty=0:age=1			   <
(8, 8) tag=147475:valid=1:dirty=0:age=3			   <
(9, 9) tag=32792:valid=1:dirty=0:age=2			   <
(9, 9) tag=16650:valid=1:dirty=0:age=1			   <
(9, 9) tag=147476:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9049] BRANCH: (Seq:      667)(Addr: 2142932)(   <
IL1Cache->access(MemRead, addr: 2142924, latency: 2)	   <
L2Cache->access(MemRead, addr: 2142924, latency: 12)	   <
CYCLE: 9049 -> 9060					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=533			   <
(0, 0) tag=131070:valid=1:dirty=0:age=141		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=170		   <
(1, 1) tag=131074:valid=1:dirty=0:age=177		   <
(1, 1) tag=234886:valid=1:dirty=0:age=176		   <
(1, 1) tag=243103:valid=1:dirty=0:age=175		   <
(2, 2) tag=262142:valid=1:dirty=0:age=174		   <
(2, 2) tag=179627:valid=1:dirty=0:age=173		   <
(2, 2) tag=246179:valid=1:dirty=0:age=172		   <
(2, 2) tag=131331:valid=1:dirty=0:age=167		   <
(3, 3) tag=131069:valid=1:dirty=0:age=69		   <
(3, 3) tag=131332:valid=1:dirty=0:age=71		   <
(3, 3) tag=262139:valid=1:dirty=0:age=159		   <
(3, 3) tag=129:valid=1:dirty=0:age=92			   <
(4, 4) tag=147457:valid=1:dirty=0:age=62		   <
(4, 4) tag=32768:valid=1:dirty=0:age=79			   <
(4, 4) tag=148487:valid=1:dirty=0:age=104		   <
(4, 4) tag=16384:valid=1:dirty=0:age=62			   <
(5, 5) tag=131330:valid=1:dirty=0:age=89		   <
(5, 5) tag=147454:valid=1:dirty=0:age=63		   <
(5, 5) tag=16387:valid=1:dirty=0:age=29			   <
(5, 5) tag=20227:valid=1:dirty=0:age=72			   <
(6, 6) tag=32771:valid=1:dirty=0:age=58			   <
(6, 6) tag=15211:valid=1:dirty=0:age=64			   <
(6, 6) tag=16646:valid=1:dirty=0:age=62			   <
(6, 6) tag=32769:valid=1:dirty=0:age=61			   <
(7, 7) tag=16647:valid=1:dirty=0:age=59			   <
(7, 7) tag=16648:valid=1:dirty=0:age=58			   <
(7, 7) tag=131333:valid=1:dirty=0:age=0			   <
(7, 7) tag=16386:valid=1:dirty=0:age=54			   <
(8, 8) tag=132:valid=1:dirty=0:age=1			   <
(8, 8) tag=133:valid=1:dirty=0:age=2			   <
(8, 8) tag=131335:valid=1:dirty=0:age=1			   <
(8, 8) tag=147475:valid=1:dirty=0:age=3			   <
(9, 9) tag=32792:valid=1:dirty=0:age=2			   <
(9, 9) tag=16650:valid=1:dirty=0:age=1			   <
(9, 9) tag=147476:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9061] STORE: (Seq:      668)(Addr: 268454280)   <
IL1Cache->access(MemRead, addr: 2142932, latency: 2)	   <
L2Cache->access(MemRead, addr: 2142932, latency: 12)	   <
CYCLE: 9061 -> 9072					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=534			   <
(0, 0) tag=131070:valid=1:dirty=0:age=142		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=1			   <
(1, 1) tag=262140:valid=1:dirty=0:age=170		   <
(1, 1) tag=131074:valid=1:dirty=0:age=177		   <
(1, 1) tag=234886:valid=1:dirty=0:age=176		   <
(1, 1) tag=243103:valid=1:dirty=0:age=175		   <
(2, 2) tag=262142:valid=1:dirty=0:age=174		   <
(2, 2) tag=179627:valid=1:dirty=0:age=173		   <
(2, 2) tag=246179:valid=1:dirty=0:age=172		   <
(2, 2) tag=131331:valid=1:dirty=0:age=167		   <
(3, 3) tag=131069:valid=1:dirty=0:age=69		   <
(3, 3) tag=131332:valid=1:dirty=0:age=71		   <
(3, 3) tag=262139:valid=1:dirty=0:age=159		   <
(3, 3) tag=129:valid=1:dirty=0:age=92			   <
(4, 4) tag=147457:valid=1:dirty=0:age=62		   <
(4, 4) tag=32768:valid=1:dirty=0:age=79			   <
(4, 4) tag=148487:valid=1:dirty=0:age=104		   <
(4, 4) tag=16384:valid=1:dirty=0:age=62			   <
(5, 5) tag=131330:valid=1:dirty=0:age=89		   <
(5, 5) tag=147454:valid=1:dirty=0:age=63		   <
(5, 5) tag=16387:valid=1:dirty=0:age=29			   <
(5, 5) tag=20227:valid=1:dirty=0:age=72			   <
(6, 6) tag=32771:valid=1:dirty=0:age=58			   <
(6, 6) tag=15211:valid=1:dirty=0:age=64			   <
(6, 6) tag=16646:valid=1:dirty=0:age=62			   <
(6, 6) tag=32769:valid=1:dirty=0:age=61			   <
(7, 7) tag=16647:valid=1:dirty=0:age=59			   <
(7, 7) tag=16648:valid=1:dirty=0:age=58			   <
(7, 7) tag=131333:valid=1:dirty=0:age=0			   <
(7, 7) tag=16386:valid=1:dirty=0:age=54			   <
(8, 8) tag=132:valid=1:dirty=0:age=1			   <
(8, 8) tag=133:valid=1:dirty=0:age=2			   <
(8, 8) tag=131335:valid=1:dirty=0:age=1			   <
(8, 8) tag=147475:valid=1:dirty=0:age=3			   <
(9, 9) tag=32792:valid=1:dirty=0:age=2			   <
(9, 9) tag=16650:valid=1:dirty=0:age=1			   <
(9, 9) tag=147476:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 9073] LOAD: (Seq:      666)(Addr: 537283360)   <
DL1Cache->access(MemRead, addr: 537283360, latency: 2)	   <
L2Cache->access(MemRead, addr: 537283360, latency: 12)	   <
CYCLE: 9073 -> 9084					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=535			   <
(0, 0) tag=131070:valid=1:dirty=0:age=143		   <
(0, 0) tag=130:valid=1:dirty=0:age=1			   <
(0, 0) tag=131:valid=1:dirty=0:age=2			   <
(1, 1) tag=262140:valid=1:dirty=0:age=171		   <
(1, 1) tag=131074:valid=1:dirty=0:age=178		   <
(1, 1) tag=234886:valid=1:dirty=0:age=177		   <
(1, 1) tag=243103:valid=1:dirty=0:age=176		   <
(2, 2) tag=262142:valid=1:dirty=0:age=175		   <
(2, 2) tag=179627:valid=1:dirty=0:age=174		   <
(2, 2) tag=246179:valid=1:dirty=0:age=173		   <
(2, 2) tag=131331:valid=1:dirty=0:age=168		   <
(3, 3) tag=131069:valid=1:dirty=0:age=70		   <
(3, 3) tag=131332:valid=1:dirty=0:age=72		   <
(3, 3) tag=262139:valid=1:dirty=0:age=160		   <
(3, 3) tag=129:valid=1:dirty=0:age=93			   <
(4, 4) tag=147457:valid=1:dirty=0:age=63		   <
(4, 4) tag=32768:valid=1:dirty=0:age=80			   <
(4, 4) tag=148487:valid=1:dirty=0:age=105		   <
(4, 4) tag=16384:valid=1:dirty=0:age=63			   <
(5, 5) tag=131330:valid=1:dirty=0:age=90		   <
(5, 5) tag=147454:valid=1:dirty=0:age=64		   <
(5, 5) tag=16387:valid=1:dirty=0:age=30			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9084] BRANCH: (Seq:      669)(Addr: 2143032)(   <
IL1Cache->access(MemRead, addr: 2142936, latency: 2)	   <
L2Cache->access(MemRead, addr: 2142936, latency: 12)	   <
CYCLE: 9084 -> 9095					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=536			   <
(0, 0) tag=131070:valid=1:dirty=0:age=144		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=2			   <
(1, 1) tag=262140:valid=1:dirty=0:age=171		   <
(1, 1) tag=131074:valid=1:dirty=0:age=178		   <
(1, 1) tag=234886:valid=1:dirty=0:age=177		   <
(1, 1) tag=243103:valid=1:dirty=0:age=176		   <
(2, 2) tag=262142:valid=1:dirty=0:age=175		   <
(2, 2) tag=179627:valid=1:dirty=0:age=174		   <
(2, 2) tag=246179:valid=1:dirty=0:age=173		   <
(2, 2) tag=131331:valid=1:dirty=0:age=168		   <
(3, 3) tag=131069:valid=1:dirty=0:age=70		   <
(3, 3) tag=131332:valid=1:dirty=0:age=72		   <
(3, 3) tag=262139:valid=1:dirty=0:age=160		   <
(3, 3) tag=129:valid=1:dirty=0:age=93			   <
(4, 4) tag=147457:valid=1:dirty=0:age=63		   <
(4, 4) tag=32768:valid=1:dirty=0:age=80			   <
(4, 4) tag=148487:valid=1:dirty=0:age=105		   <
(4, 4) tag=16384:valid=1:dirty=0:age=63			   <
(5, 5) tag=131330:valid=1:dirty=0:age=90		   <
(5, 5) tag=147454:valid=1:dirty=0:age=64		   <
(5, 5) tag=16387:valid=1:dirty=0:age=30			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9096] LOAD: (Seq:      670)(Addr: 268484608)(   <
IL1Cache->access(MemRead, addr: 2142940, latency: 2)	   <
L2Cache->access(MemRead, addr: 2142940, latency: 12)	   <
CYCLE: 9096 -> 9107					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=537			   <
(0, 0) tag=131070:valid=1:dirty=0:age=145		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=2			   <
(1, 1) tag=262140:valid=1:dirty=0:age=171		   <
(1, 1) tag=131074:valid=1:dirty=0:age=178		   <
(1, 1) tag=234886:valid=1:dirty=0:age=177		   <
(1, 1) tag=243103:valid=1:dirty=0:age=176		   <
(2, 2) tag=262142:valid=1:dirty=0:age=175		   <
(2, 2) tag=179627:valid=1:dirty=0:age=174		   <
(2, 2) tag=246179:valid=1:dirty=0:age=173		   <
(2, 2) tag=131331:valid=1:dirty=0:age=168		   <
(3, 3) tag=131069:valid=1:dirty=0:age=70		   <
(3, 3) tag=131332:valid=1:dirty=0:age=72		   <
(3, 3) tag=262139:valid=1:dirty=0:age=160		   <
(3, 3) tag=129:valid=1:dirty=0:age=93			   <
(4, 4) tag=147457:valid=1:dirty=0:age=63		   <
(4, 4) tag=32768:valid=1:dirty=0:age=80			   <
(4, 4) tag=148487:valid=1:dirty=0:age=105		   <
(4, 4) tag=16384:valid=1:dirty=0:age=63			   <
(5, 5) tag=131330:valid=1:dirty=0:age=90		   <
(5, 5) tag=147454:valid=1:dirty=0:age=64		   <
(5, 5) tag=16387:valid=1:dirty=0:age=30			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 9108] STORE: (Seq:      668)(Addr: 268454280   <
DL1Cache->access(MemWrite, addr: 268454280, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268454280, latency: 12)	   <
Memory->access(MemWrite, addr: 268454280, latency: 112)	   <
CYCLE: 9108 -> 9108					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=537			   <
(0, 0) tag=131070:valid=1:dirty=0:age=145		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=2			   <
(1, 1) tag=262140:valid=1:dirty=0:age=171		   <
(1, 1) tag=131074:valid=1:dirty=0:age=178		   <
(1, 1) tag=234886:valid=1:dirty=0:age=177		   <
(1, 1) tag=243103:valid=1:dirty=0:age=176		   <
(2, 2) tag=262142:valid=1:dirty=0:age=175		   <
(2, 2) tag=179627:valid=1:dirty=0:age=174		   <
(2, 2) tag=246179:valid=1:dirty=0:age=173		   <
(2, 2) tag=131331:valid=1:dirty=0:age=168		   <
(3, 3) tag=131069:valid=1:dirty=0:age=70		   <
(3, 3) tag=131332:valid=1:dirty=0:age=72		   <
(3, 3) tag=262139:valid=1:dirty=0:age=160		   <
(3, 3) tag=129:valid=1:dirty=0:age=93			   <
(4, 4) tag=147457:valid=1:dirty=0:age=63		   <
(4, 4) tag=32768:valid=1:dirty=0:age=80			   <
(4, 4) tag=148487:valid=1:dirty=0:age=105		   <
(4, 4) tag=16384:valid=1:dirty=0:age=63			   <
(5, 5) tag=131330:valid=1:dirty=0:age=90		   <
(5, 5) tag=147454:valid=1:dirty=0:age=64		   <
(5, 5) tag=16387:valid=1:dirty=0:age=30			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9108] RTYPE: (Seq:      671)(Addr: 0)(PC: 214   <
IL1Cache->access(MemRead, addr: 2142944, latency: 2)	   <
L2Cache->access(MemRead, addr: 2142944, latency: 12)	   <
CYCLE: 9108 -> 9119					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=538			   <
(0, 0) tag=131070:valid=1:dirty=0:age=146		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=2			   <
(1, 1) tag=262140:valid=1:dirty=0:age=171		   <
(1, 1) tag=131074:valid=1:dirty=0:age=178		   <
(1, 1) tag=234886:valid=1:dirty=0:age=177		   <
(1, 1) tag=243103:valid=1:dirty=0:age=176		   <
(2, 2) tag=262142:valid=1:dirty=0:age=175		   <
(2, 2) tag=179627:valid=1:dirty=0:age=174		   <
(2, 2) tag=246179:valid=1:dirty=0:age=173		   <
(2, 2) tag=131331:valid=1:dirty=0:age=168		   <
(3, 3) tag=131069:valid=1:dirty=0:age=70		   <
(3, 3) tag=131332:valid=1:dirty=0:age=72		   <
(3, 3) tag=262139:valid=1:dirty=0:age=160		   <
(3, 3) tag=129:valid=1:dirty=0:age=93			   <
(4, 4) tag=147457:valid=1:dirty=0:age=63		   <
(4, 4) tag=32768:valid=1:dirty=0:age=80			   <
(4, 4) tag=148487:valid=1:dirty=0:age=105		   <
(4, 4) tag=16384:valid=1:dirty=0:age=63			   <
(5, 5) tag=131330:valid=1:dirty=0:age=90		   <
(5, 5) tag=147454:valid=1:dirty=0:age=64		   <
(5, 5) tag=16387:valid=1:dirty=0:age=30			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9120] RTYPE: (Seq:      672)(Addr: 0)(PC: 214   <
IL1Cache->access(MemRead, addr: 2142948, latency: 2)	   <
L2Cache->access(MemRead, addr: 2142948, latency: 12)	   <
CYCLE: 9120 -> 9131					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=539			   <
(0, 0) tag=131070:valid=1:dirty=0:age=147		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=2			   <
(1, 1) tag=262140:valid=1:dirty=0:age=171		   <
(1, 1) tag=131074:valid=1:dirty=0:age=178		   <
(1, 1) tag=234886:valid=1:dirty=0:age=177		   <
(1, 1) tag=243103:valid=1:dirty=0:age=176		   <
(2, 2) tag=262142:valid=1:dirty=0:age=175		   <
(2, 2) tag=179627:valid=1:dirty=0:age=174		   <
(2, 2) tag=246179:valid=1:dirty=0:age=173		   <
(2, 2) tag=131331:valid=1:dirty=0:age=168		   <
(3, 3) tag=131069:valid=1:dirty=0:age=70		   <
(3, 3) tag=131332:valid=1:dirty=0:age=72		   <
(3, 3) tag=262139:valid=1:dirty=0:age=160		   <
(3, 3) tag=129:valid=1:dirty=0:age=93			   <
(4, 4) tag=147457:valid=1:dirty=0:age=63		   <
(4, 4) tag=32768:valid=1:dirty=0:age=80			   <
(4, 4) tag=148487:valid=1:dirty=0:age=105		   <
(4, 4) tag=16384:valid=1:dirty=0:age=63			   <
(5, 5) tag=131330:valid=1:dirty=0:age=90		   <
(5, 5) tag=147454:valid=1:dirty=0:age=64		   <
(5, 5) tag=16387:valid=1:dirty=0:age=30			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 9132] LOAD: (Seq:      670)(Addr: 268484608)   <
DL1Cache->access(MemRead, addr: 268484608, latency: 2)	   <
L2Cache->access(MemRead, addr: 268484608, latency: 12)	   <
CYCLE: 9132 -> 9143					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=540			   <
(0, 0) tag=131070:valid=1:dirty=0:age=148		   <
(0, 0) tag=130:valid=1:dirty=0:age=1			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9143] ITYPE: (Seq:      673)(Addr: 1)(PC: 214   <
IL1Cache->access(MemRead, addr: 2142952, latency: 2)	   <
L2Cache->access(MemRead, addr: 2142952, latency: 12)	   <
CYCLE: 9143 -> 9154					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=541			   <
(0, 0) tag=131070:valid=1:dirty=0:age=149		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9155] RTYPE: (Seq:      674)(Addr: 0)(PC: 214   <
IL1Cache->access(MemRead, addr: 2142956, latency: 2)	   <
L2Cache->access(MemRead, addr: 2142956, latency: 12)	   <
CYCLE: 9155 -> 9166					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=542			   <
(0, 0) tag=131070:valid=1:dirty=0:age=150		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9167] ITYPE: (Seq:      675)(Addr: 2)(PC: 214   <
IL1Cache->access(MemRead, addr: 2142960, latency: 2)	   <
L2Cache->access(MemRead, addr: 2142960, latency: 12)	   <
CYCLE: 9167 -> 9178					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=543			   <
(0, 0) tag=131070:valid=1:dirty=0:age=151		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9179] JTYPE: (Seq:      676)(Addr: 2138392)(P   <
IL1Cache->access(MemRead, addr: 2142964, latency: 2)	   <
L2Cache->access(MemRead, addr: 2142964, latency: 12)	   <
CYCLE: 9179 -> 9190					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=544			   <
(0, 0) tag=131070:valid=1:dirty=0:age=152		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9191] RTYPE: (Seq:      677)(Addr: 0)(PC: 213   <
IL1Cache->access(MemRead, addr: 2138392, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138392, latency: 12)	   <
CYCLE: 9191 -> 9202					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=545			   <
(0, 0) tag=131070:valid=1:dirty=0:age=153		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9203] ITYPE: (Seq:      678)(Addr: 8)(PC: 213   <
IL1Cache->access(MemRead, addr: 2138396, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138396, latency: 12)	   <
CYCLE: 9203 -> 9214					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=546			   <
(0, 0) tag=131070:valid=1:dirty=0:age=154		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9215] BRANCH: (Seq:      679)(Addr: 2138544)(   <
IL1Cache->access(MemRead, addr: 2138400, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138400, latency: 12)	   <
CYCLE: 9215 -> 9226					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=547			   <
(0, 0) tag=131070:valid=1:dirty=0:age=155		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9227] ITYPE: (Seq:      680)(Addr: 255)(PC: 2   <
IL1Cache->access(MemRead, addr: 2138404, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138404, latency: 12)	   <
CYCLE: 9227 -> 9238					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=548			   <
(0, 0) tag=131070:valid=1:dirty=0:age=156		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9239] ITYPE: (Seq:      681)(Addr: 8)(PC: 213   <
IL1Cache->access(MemRead, addr: 2138408, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138408, latency: 12)	   <
CYCLE: 9239 -> 9250					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=549			   <
(0, 0) tag=131070:valid=1:dirty=0:age=157		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9251] RTYPE: (Seq:      682)(Addr: 0)(PC: 213   <
IL1Cache->access(MemRead, addr: 2138412, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138412, latency: 12)	   <
CYCLE: 9251 -> 9262					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=550			   <
(0, 0) tag=131070:valid=1:dirty=0:age=158		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9263] ITYPE: (Seq:      683)(Addr: 16)(PC: 21   <
IL1Cache->access(MemRead, addr: 2138416, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138416, latency: 12)	   <
CYCLE: 9263 -> 9274					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=551			   <
(0, 0) tag=131070:valid=1:dirty=0:age=159		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9275] RTYPE: (Seq:      684)(Addr: 0)(PC: 213   <
IL1Cache->access(MemRead, addr: 2138420, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138420, latency: 12)	   <
CYCLE: 9275 -> 9286					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=552			   <
(0, 0) tag=131070:valid=1:dirty=0:age=160		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9287] ITYPE: (Seq:      685)(Addr: 3)(PC: 213   <
IL1Cache->access(MemRead, addr: 2138424, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138424, latency: 12)	   <
CYCLE: 9287 -> 9298					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=553			   <
(0, 0) tag=131070:valid=1:dirty=0:age=161		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9299] BRANCH: (Seq:      686)(Addr: 2138452)(   <
IL1Cache->access(MemRead, addr: 2138428, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138428, latency: 12)	   <
CYCLE: 9299 -> 9310					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=554			   <
(0, 0) tag=131070:valid=1:dirty=0:age=162		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9311] ITYPE: (Seq:      687)(Addr: 5)(PC: 213   <
IL1Cache->access(MemRead, addr: 2138452, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138452, latency: 12)	   <
CYCLE: 9311 -> 9322					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=555			   <
(0, 0) tag=131070:valid=1:dirty=0:age=163		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9323] BRANCH: (Seq:      688)(Addr: 2138512)(   <
IL1Cache->access(MemRead, addr: 2138456, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138456, latency: 12)	   <
CYCLE: 9323 -> 9334					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=556			   <
(0, 0) tag=131070:valid=1:dirty=0:age=164		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9335] ITYPE: (Seq:      689)(Addr: 28)(PC: 21   <
IL1Cache->access(MemRead, addr: 2138460, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138460, latency: 12)	   <
CYCLE: 9335 -> 9346					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=557			   <
(0, 0) tag=131070:valid=1:dirty=0:age=165		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9347] STORE: (Seq:      690)(Addr: 268787712)   <
IL1Cache->access(MemRead, addr: 2138464, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138464, latency: 12)	   <
CYCLE: 9347 -> 9358					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=558			   <
(0, 0) tag=131070:valid=1:dirty=0:age=166		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9359] STORE: (Seq:      691)(Addr: 268787716)   <
IL1Cache->access(MemRead, addr: 2138468, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138468, latency: 12)	   <
CYCLE: 9359 -> 9370					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=559			   <
(0, 0) tag=131070:valid=1:dirty=0:age=167		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9371] STORE: (Seq:      692)(Addr: 268787720)   <
IL1Cache->access(MemRead, addr: 2138472, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138472, latency: 12)	   <
CYCLE: 9371 -> 9382					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=560			   <
(0, 0) tag=131070:valid=1:dirty=0:age=168		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 9383] STORE: (Seq:      690)(Addr: 268787712   <
DL1Cache->access(MemWrite, addr: 268787712, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787712, latency: 12)	   <
Memory->access(MemWrite, addr: 268787712, latency: 112)	   <
CYCLE: 9383 -> 9383					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=560			   <
(0, 0) tag=131070:valid=1:dirty=0:age=168		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9383] STORE: (Seq:      693)(Addr: 268787724)   <
IL1Cache->access(MemRead, addr: 2138476, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138476, latency: 12)	   <
CYCLE: 9383 -> 9394					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=561			   <
(0, 0) tag=131070:valid=1:dirty=0:age=169		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 9395] STORE: (Seq:      691)(Addr: 268787716   <
DL1Cache->access(MemWrite, addr: 268787716, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787716, latency: 12)	   <
Memory->access(MemWrite, addr: 268787716, latency: 112)	   <
CYCLE: 9395 -> 9395					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=561			   <
(0, 0) tag=131070:valid=1:dirty=0:age=169		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9395] STORE: (Seq:      694)(Addr: 268787728)   <
IL1Cache->access(MemRead, addr: 2138480, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138480, latency: 12)	   <
CYCLE: 9395 -> 9406					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=562			   <
(0, 0) tag=131070:valid=1:dirty=0:age=170		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 9407] STORE: (Seq:      692)(Addr: 268787720   <
DL1Cache->access(MemWrite, addr: 268787720, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787720, latency: 12)	   <
Memory->access(MemWrite, addr: 268787720, latency: 112)	   <
CYCLE: 9407 -> 9407					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=562			   <
(0, 0) tag=131070:valid=1:dirty=0:age=170		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9407] STORE: (Seq:      695)(Addr: 268787732)   <
IL1Cache->access(MemRead, addr: 2138484, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138484, latency: 12)	   <
CYCLE: 9407 -> 9418					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=563			   <
(0, 0) tag=131070:valid=1:dirty=0:age=171		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 9419] STORE: (Seq:      693)(Addr: 268787724   <
DL1Cache->access(MemWrite, addr: 268787724, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787724, latency: 12)	   <
Memory->access(MemWrite, addr: 268787724, latency: 112)	   <
CYCLE: 9419 -> 9419					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=563			   <
(0, 0) tag=131070:valid=1:dirty=0:age=171		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9419] STORE: (Seq:      696)(Addr: 268787736)   <
IL1Cache->access(MemRead, addr: 2138488, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138488, latency: 12)	   <
CYCLE: 9419 -> 9430					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=564			   <
(0, 0) tag=131070:valid=1:dirty=0:age=172		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 9431] STORE: (Seq:      694)(Addr: 268787728   <
DL1Cache->access(MemWrite, addr: 268787728, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787728, latency: 12)	   <
Memory->access(MemWrite, addr: 268787728, latency: 112)	   <
CYCLE: 9431 -> 9431					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=564			   <
(0, 0) tag=131070:valid=1:dirty=0:age=172		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9431] STORE: (Seq:      697)(Addr: 268787740)   <
IL1Cache->access(MemRead, addr: 2138492, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138492, latency: 12)	   <
CYCLE: 9431 -> 9442					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=565			   <
(0, 0) tag=131070:valid=1:dirty=0:age=173		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 9443] STORE: (Seq:      695)(Addr: 268787732   <
DL1Cache->access(MemWrite, addr: 268787732, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787732, latency: 12)	   <
Memory->access(MemWrite, addr: 268787732, latency: 112)	   <
CYCLE: 9443 -> 9443					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=565			   <
(0, 0) tag=131070:valid=1:dirty=0:age=173		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9443] ITYPE: (Seq:      698)(Addr: 32)(PC: 21   <
IL1Cache->access(MemRead, addr: 2138496, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138496, latency: 12)	   <
CYCLE: 9443 -> 9454					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=566			   <
(0, 0) tag=131070:valid=1:dirty=0:age=174		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 9455] STORE: (Seq:      696)(Addr: 268787736   <
DL1Cache->access(MemWrite, addr: 268787736, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787736, latency: 12)	   <
Memory->access(MemWrite, addr: 268787736, latency: 112)	   <
CYCLE: 9455 -> 9455					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=566			   <
(0, 0) tag=131070:valid=1:dirty=0:age=174		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9455] ITYPE: (Seq:      699)(Addr: 32)(PC: 21   <
IL1Cache->access(MemRead, addr: 2138500, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138500, latency: 12)	   <
CYCLE: 9455 -> 9466					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=567			   <
(0, 0) tag=131070:valid=1:dirty=0:age=175		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 9467] STORE: (Seq:      697)(Addr: 268787740   <
DL1Cache->access(MemWrite, addr: 268787740, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787740, latency: 12)	   <
Memory->access(MemWrite, addr: 268787740, latency: 112)	   <
CYCLE: 9467 -> 9467					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=567			   <
(0, 0) tag=131070:valid=1:dirty=0:age=175		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9467] ITYPE: (Seq:      700)(Addr: 4294967295   <
IL1Cache->access(MemRead, addr: 2138504, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138504, latency: 12)	   <
CYCLE: 9467 -> 9478					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=568			   <
(0, 0) tag=131070:valid=1:dirty=0:age=176		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9479] BRANCH: (Seq:      701)(Addr: 2138464)(   <
IL1Cache->access(MemRead, addr: 2138508, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138508, latency: 12)	   <
CYCLE: 9479 -> 9490					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=569			   <
(0, 0) tag=131070:valid=1:dirty=0:age=177		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9491] STORE: (Seq:      702)(Addr: 268787744)   <
IL1Cache->access(MemRead, addr: 2138464, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138464, latency: 12)	   <
CYCLE: 9491 -> 9502					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=570			   <
(0, 0) tag=131070:valid=1:dirty=0:age=178		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9503] STORE: (Seq:      703)(Addr: 268787748)   <
IL1Cache->access(MemRead, addr: 2138468, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138468, latency: 12)	   <
CYCLE: 9503 -> 9514					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=571			   <
(0, 0) tag=131070:valid=1:dirty=0:age=179		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9515] STORE: (Seq:      704)(Addr: 268787752)   <
IL1Cache->access(MemRead, addr: 2138472, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138472, latency: 12)	   <
CYCLE: 9515 -> 9526					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=572			   <
(0, 0) tag=131070:valid=1:dirty=0:age=180		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 9527] STORE: (Seq:      702)(Addr: 268787744   <
DL1Cache->access(MemWrite, addr: 268787744, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787744, latency: 12)	   <
Memory->access(MemWrite, addr: 268787744, latency: 112)	   <
CYCLE: 9527 -> 9527					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=572			   <
(0, 0) tag=131070:valid=1:dirty=0:age=180		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9527] STORE: (Seq:      705)(Addr: 268787756)   <
IL1Cache->access(MemRead, addr: 2138476, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138476, latency: 12)	   <
CYCLE: 9527 -> 9538					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=573			   <
(0, 0) tag=131070:valid=1:dirty=0:age=181		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 9539] STORE: (Seq:      703)(Addr: 268787748   <
DL1Cache->access(MemWrite, addr: 268787748, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787748, latency: 12)	   <
Memory->access(MemWrite, addr: 268787748, latency: 112)	   <
CYCLE: 9539 -> 9539					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=573			   <
(0, 0) tag=131070:valid=1:dirty=0:age=181		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9539] STORE: (Seq:      706)(Addr: 268787760)   <
IL1Cache->access(MemRead, addr: 2138480, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138480, latency: 12)	   <
CYCLE: 9539 -> 9550					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=574			   <
(0, 0) tag=131070:valid=1:dirty=0:age=182		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 9551] STORE: (Seq:      704)(Addr: 268787752   <
DL1Cache->access(MemWrite, addr: 268787752, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787752, latency: 12)	   <
Memory->access(MemWrite, addr: 268787752, latency: 112)	   <
CYCLE: 9551 -> 9551					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=574			   <
(0, 0) tag=131070:valid=1:dirty=0:age=182		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9551] STORE: (Seq:      707)(Addr: 268787764)   <
IL1Cache->access(MemRead, addr: 2138484, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138484, latency: 12)	   <
CYCLE: 9551 -> 9562					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=575			   <
(0, 0) tag=131070:valid=1:dirty=0:age=183		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 9563] STORE: (Seq:      705)(Addr: 268787756   <
DL1Cache->access(MemWrite, addr: 268787756, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787756, latency: 12)	   <
Memory->access(MemWrite, addr: 268787756, latency: 112)	   <
CYCLE: 9563 -> 9563					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=575			   <
(0, 0) tag=131070:valid=1:dirty=0:age=183		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9563] STORE: (Seq:      708)(Addr: 268787768)   <
IL1Cache->access(MemRead, addr: 2138488, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138488, latency: 12)	   <
CYCLE: 9563 -> 9574					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=576			   <
(0, 0) tag=131070:valid=1:dirty=0:age=184		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 9575] STORE: (Seq:      706)(Addr: 268787760   <
DL1Cache->access(MemWrite, addr: 268787760, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787760, latency: 12)	   <
Memory->access(MemWrite, addr: 268787760, latency: 112)	   <
CYCLE: 9575 -> 9575					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=576			   <
(0, 0) tag=131070:valid=1:dirty=0:age=184		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9575] STORE: (Seq:      709)(Addr: 268787772)   <
IL1Cache->access(MemRead, addr: 2138492, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138492, latency: 12)	   <
CYCLE: 9575 -> 9586					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=577			   <
(0, 0) tag=131070:valid=1:dirty=0:age=185		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 9587] STORE: (Seq:      707)(Addr: 268787764   <
DL1Cache->access(MemWrite, addr: 268787764, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787764, latency: 12)	   <
Memory->access(MemWrite, addr: 268787764, latency: 112)	   <
CYCLE: 9587 -> 9587					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=577			   <
(0, 0) tag=131070:valid=1:dirty=0:age=185		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9587] ITYPE: (Seq:      710)(Addr: 32)(PC: 21   <
IL1Cache->access(MemRead, addr: 2138496, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138496, latency: 12)	   <
CYCLE: 9587 -> 9598					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=578			   <
(0, 0) tag=131070:valid=1:dirty=0:age=186		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 9599] STORE: (Seq:      708)(Addr: 268787768   <
DL1Cache->access(MemWrite, addr: 268787768, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787768, latency: 12)	   <
Memory->access(MemWrite, addr: 268787768, latency: 112)	   <
CYCLE: 9599 -> 9599					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=578			   <
(0, 0) tag=131070:valid=1:dirty=0:age=186		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9599] ITYPE: (Seq:      711)(Addr: 32)(PC: 21   <
IL1Cache->access(MemRead, addr: 2138500, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138500, latency: 12)	   <
CYCLE: 9599 -> 9610					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=579			   <
(0, 0) tag=131070:valid=1:dirty=0:age=187		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 9611] STORE: (Seq:      709)(Addr: 268787772   <
DL1Cache->access(MemWrite, addr: 268787772, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787772, latency: 12)	   <
Memory->access(MemWrite, addr: 268787772, latency: 112)	   <
CYCLE: 9611 -> 9611					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=579			   <
(0, 0) tag=131070:valid=1:dirty=0:age=187		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9611] ITYPE: (Seq:      712)(Addr: 4294967295   <
IL1Cache->access(MemRead, addr: 2138504, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138504, latency: 12)	   <
CYCLE: 9611 -> 9622					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=580			   <
(0, 0) tag=131070:valid=1:dirty=0:age=188		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9623] BRANCH: (Seq:      713)(Addr: 2138464)(   <
IL1Cache->access(MemRead, addr: 2138508, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138508, latency: 12)	   <
CYCLE: 9623 -> 9634					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=581			   <
(0, 0) tag=131070:valid=1:dirty=0:age=189		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9635] STORE: (Seq:      714)(Addr: 268787776)   <
IL1Cache->access(MemRead, addr: 2138464, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138464, latency: 12)	   <
CYCLE: 9635 -> 9646					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=582			   <
(0, 0) tag=131070:valid=1:dirty=0:age=190		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9647] STORE: (Seq:      715)(Addr: 268787780)   <
IL1Cache->access(MemRead, addr: 2138468, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138468, latency: 12)	   <
CYCLE: 9647 -> 9658					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=583			   <
(0, 0) tag=131070:valid=1:dirty=0:age=191		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9659] STORE: (Seq:      716)(Addr: 268787784)   <
IL1Cache->access(MemRead, addr: 2138472, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138472, latency: 12)	   <
CYCLE: 9659 -> 9670					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=584			   <
(0, 0) tag=131070:valid=1:dirty=0:age=192		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 9671] STORE: (Seq:      714)(Addr: 268787776   <
DL1Cache->access(MemWrite, addr: 268787776, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787776, latency: 12)	   <
Memory->access(MemWrite, addr: 268787776, latency: 112)	   <
CYCLE: 9671 -> 9671					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=584			   <
(0, 0) tag=131070:valid=1:dirty=0:age=192		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9671] STORE: (Seq:      717)(Addr: 268787788)   <
IL1Cache->access(MemRead, addr: 2138476, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138476, latency: 12)	   <
CYCLE: 9671 -> 9682					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=585			   <
(0, 0) tag=131070:valid=1:dirty=0:age=193		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 9683] STORE: (Seq:      715)(Addr: 268787780   <
DL1Cache->access(MemWrite, addr: 268787780, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787780, latency: 12)	   <
Memory->access(MemWrite, addr: 268787780, latency: 112)	   <
CYCLE: 9683 -> 9683					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=585			   <
(0, 0) tag=131070:valid=1:dirty=0:age=193		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9683] STORE: (Seq:      718)(Addr: 268787792)   <
IL1Cache->access(MemRead, addr: 2138480, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138480, latency: 12)	   <
CYCLE: 9683 -> 9694					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=586			   <
(0, 0) tag=131070:valid=1:dirty=0:age=194		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 9695] STORE: (Seq:      716)(Addr: 268787784   <
DL1Cache->access(MemWrite, addr: 268787784, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787784, latency: 12)	   <
Memory->access(MemWrite, addr: 268787784, latency: 112)	   <
CYCLE: 9695 -> 9695					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=586			   <
(0, 0) tag=131070:valid=1:dirty=0:age=194		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9695] STORE: (Seq:      719)(Addr: 268787796)   <
IL1Cache->access(MemRead, addr: 2138484, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138484, latency: 12)	   <
CYCLE: 9695 -> 9706					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=587			   <
(0, 0) tag=131070:valid=1:dirty=0:age=195		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 9707] STORE: (Seq:      717)(Addr: 268787788   <
DL1Cache->access(MemWrite, addr: 268787788, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787788, latency: 12)	   <
Memory->access(MemWrite, addr: 268787788, latency: 112)	   <
CYCLE: 9707 -> 9707					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=587			   <
(0, 0) tag=131070:valid=1:dirty=0:age=195		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9707] STORE: (Seq:      720)(Addr: 268787800)   <
IL1Cache->access(MemRead, addr: 2138488, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138488, latency: 12)	   <
CYCLE: 9707 -> 9718					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=588			   <
(0, 0) tag=131070:valid=1:dirty=0:age=196		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 9719] STORE: (Seq:      718)(Addr: 268787792   <
DL1Cache->access(MemWrite, addr: 268787792, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787792, latency: 12)	   <
Memory->access(MemWrite, addr: 268787792, latency: 112)	   <
CYCLE: 9719 -> 9719					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=588			   <
(0, 0) tag=131070:valid=1:dirty=0:age=196		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9719] STORE: (Seq:      721)(Addr: 268787804)   <
IL1Cache->access(MemRead, addr: 2138492, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138492, latency: 12)	   <
CYCLE: 9719 -> 9730					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=589			   <
(0, 0) tag=131070:valid=1:dirty=0:age=197		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 9731] STORE: (Seq:      719)(Addr: 268787796   <
DL1Cache->access(MemWrite, addr: 268787796, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787796, latency: 12)	   <
Memory->access(MemWrite, addr: 268787796, latency: 112)	   <
CYCLE: 9731 -> 9731					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=589			   <
(0, 0) tag=131070:valid=1:dirty=0:age=197		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9731] ITYPE: (Seq:      722)(Addr: 32)(PC: 21   <
IL1Cache->access(MemRead, addr: 2138496, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138496, latency: 12)	   <
CYCLE: 9731 -> 9742					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=590			   <
(0, 0) tag=131070:valid=1:dirty=0:age=198		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 9743] STORE: (Seq:      720)(Addr: 268787800   <
DL1Cache->access(MemWrite, addr: 268787800, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787800, latency: 12)	   <
Memory->access(MemWrite, addr: 268787800, latency: 112)	   <
CYCLE: 9743 -> 9743					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=590			   <
(0, 0) tag=131070:valid=1:dirty=0:age=198		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9743] ITYPE: (Seq:      723)(Addr: 32)(PC: 21   <
IL1Cache->access(MemRead, addr: 2138500, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138500, latency: 12)	   <
CYCLE: 9743 -> 9754					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=591			   <
(0, 0) tag=131070:valid=1:dirty=0:age=199		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 9755] STORE: (Seq:      721)(Addr: 268787804   <
DL1Cache->access(MemWrite, addr: 268787804, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787804, latency: 12)	   <
Memory->access(MemWrite, addr: 268787804, latency: 112)	   <
CYCLE: 9755 -> 9755					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=591			   <
(0, 0) tag=131070:valid=1:dirty=0:age=199		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9755] ITYPE: (Seq:      724)(Addr: 4294967295   <
IL1Cache->access(MemRead, addr: 2138504, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138504, latency: 12)	   <
CYCLE: 9755 -> 9766					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=592			   <
(0, 0) tag=131070:valid=1:dirty=0:age=200		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9767] BRANCH: (Seq:      725)(Addr: 2138464)(   <
IL1Cache->access(MemRead, addr: 2138508, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138508, latency: 12)	   <
CYCLE: 9767 -> 9778					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=593			   <
(0, 0) tag=131070:valid=1:dirty=0:age=201		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9779] STORE: (Seq:      726)(Addr: 268787808)   <
IL1Cache->access(MemRead, addr: 2138464, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138464, latency: 12)	   <
CYCLE: 9779 -> 9790					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=594			   <
(0, 0) tag=131070:valid=1:dirty=0:age=202		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9791] STORE: (Seq:      727)(Addr: 268787812)   <
IL1Cache->access(MemRead, addr: 2138468, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138468, latency: 12)	   <
CYCLE: 9791 -> 9802					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=595			   <
(0, 0) tag=131070:valid=1:dirty=0:age=203		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9803] STORE: (Seq:      728)(Addr: 268787816)   <
IL1Cache->access(MemRead, addr: 2138472, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138472, latency: 12)	   <
CYCLE: 9803 -> 9814					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=596			   <
(0, 0) tag=131070:valid=1:dirty=0:age=204		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 9815] STORE: (Seq:      726)(Addr: 268787808   <
DL1Cache->access(MemWrite, addr: 268787808, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787808, latency: 12)	   <
Memory->access(MemWrite, addr: 268787808, latency: 112)	   <
CYCLE: 9815 -> 9815					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=596			   <
(0, 0) tag=131070:valid=1:dirty=0:age=204		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9815] STORE: (Seq:      729)(Addr: 268787820)   <
IL1Cache->access(MemRead, addr: 2138476, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138476, latency: 12)	   <
CYCLE: 9815 -> 9826					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=597			   <
(0, 0) tag=131070:valid=1:dirty=0:age=205		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 9827] STORE: (Seq:      727)(Addr: 268787812   <
DL1Cache->access(MemWrite, addr: 268787812, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787812, latency: 12)	   <
Memory->access(MemWrite, addr: 268787812, latency: 112)	   <
CYCLE: 9827 -> 9827					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=597			   <
(0, 0) tag=131070:valid=1:dirty=0:age=205		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9827] STORE: (Seq:      730)(Addr: 268787824)   <
IL1Cache->access(MemRead, addr: 2138480, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138480, latency: 12)	   <
CYCLE: 9827 -> 9838					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=598			   <
(0, 0) tag=131070:valid=1:dirty=0:age=206		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 9839] STORE: (Seq:      728)(Addr: 268787816   <
DL1Cache->access(MemWrite, addr: 268787816, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787816, latency: 12)	   <
Memory->access(MemWrite, addr: 268787816, latency: 112)	   <
CYCLE: 9839 -> 9839					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=598			   <
(0, 0) tag=131070:valid=1:dirty=0:age=206		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9839] STORE: (Seq:      731)(Addr: 268787828)   <
IL1Cache->access(MemRead, addr: 2138484, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138484, latency: 12)	   <
CYCLE: 9839 -> 9850					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=599			   <
(0, 0) tag=131070:valid=1:dirty=0:age=207		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 9851] STORE: (Seq:      729)(Addr: 268787820   <
DL1Cache->access(MemWrite, addr: 268787820, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787820, latency: 12)	   <
Memory->access(MemWrite, addr: 268787820, latency: 112)	   <
CYCLE: 9851 -> 9851					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=599			   <
(0, 0) tag=131070:valid=1:dirty=0:age=207		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9851] STORE: (Seq:      732)(Addr: 268787832)   <
IL1Cache->access(MemRead, addr: 2138488, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138488, latency: 12)	   <
CYCLE: 9851 -> 9862					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=600			   <
(0, 0) tag=131070:valid=1:dirty=0:age=208		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 9863] STORE: (Seq:      730)(Addr: 268787824   <
DL1Cache->access(MemWrite, addr: 268787824, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787824, latency: 12)	   <
Memory->access(MemWrite, addr: 268787824, latency: 112)	   <
CYCLE: 9863 -> 9863					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=600			   <
(0, 0) tag=131070:valid=1:dirty=0:age=208		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9863] STORE: (Seq:      733)(Addr: 268787836)   <
IL1Cache->access(MemRead, addr: 2138492, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138492, latency: 12)	   <
CYCLE: 9863 -> 9874					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=601			   <
(0, 0) tag=131070:valid=1:dirty=0:age=209		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 9875] STORE: (Seq:      731)(Addr: 268787828   <
DL1Cache->access(MemWrite, addr: 268787828, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787828, latency: 12)	   <
Memory->access(MemWrite, addr: 268787828, latency: 112)	   <
CYCLE: 9875 -> 9875					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=601			   <
(0, 0) tag=131070:valid=1:dirty=0:age=209		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9875] ITYPE: (Seq:      734)(Addr: 32)(PC: 21   <
IL1Cache->access(MemRead, addr: 2138496, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138496, latency: 12)	   <
CYCLE: 9875 -> 9886					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=602			   <
(0, 0) tag=131070:valid=1:dirty=0:age=210		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 9887] STORE: (Seq:      732)(Addr: 268787832   <
DL1Cache->access(MemWrite, addr: 268787832, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787832, latency: 12)	   <
Memory->access(MemWrite, addr: 268787832, latency: 112)	   <
CYCLE: 9887 -> 9887					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=602			   <
(0, 0) tag=131070:valid=1:dirty=0:age=210		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9887] ITYPE: (Seq:      735)(Addr: 32)(PC: 21   <
IL1Cache->access(MemRead, addr: 2138500, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138500, latency: 12)	   <
CYCLE: 9887 -> 9898					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=603			   <
(0, 0) tag=131070:valid=1:dirty=0:age=211		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 9899] STORE: (Seq:      733)(Addr: 268787836   <
DL1Cache->access(MemWrite, addr: 268787836, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787836, latency: 12)	   <
Memory->access(MemWrite, addr: 268787836, latency: 112)	   <
CYCLE: 9899 -> 9899					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=603			   <
(0, 0) tag=131070:valid=1:dirty=0:age=211		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9899] ITYPE: (Seq:      736)(Addr: 4294967295   <
IL1Cache->access(MemRead, addr: 2138504, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138504, latency: 12)	   <
CYCLE: 9899 -> 9910					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=604			   <
(0, 0) tag=131070:valid=1:dirty=0:age=212		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9911] BRANCH: (Seq:      737)(Addr: 2138464)(   <
IL1Cache->access(MemRead, addr: 2138508, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138508, latency: 12)	   <
CYCLE: 9911 -> 9922					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=605			   <
(0, 0) tag=131070:valid=1:dirty=0:age=213		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9923] STORE: (Seq:      738)(Addr: 268787840)   <
IL1Cache->access(MemRead, addr: 2138464, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138464, latency: 12)	   <
CYCLE: 9923 -> 9934					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=606			   <
(0, 0) tag=131070:valid=1:dirty=0:age=214		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9935] STORE: (Seq:      739)(Addr: 268787844)   <
IL1Cache->access(MemRead, addr: 2138468, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138468, latency: 12)	   <
CYCLE: 9935 -> 9946					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=607			   <
(0, 0) tag=131070:valid=1:dirty=0:age=215		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9947] STORE: (Seq:      740)(Addr: 268787848)   <
IL1Cache->access(MemRead, addr: 2138472, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138472, latency: 12)	   <
CYCLE: 9947 -> 9958					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=608			   <
(0, 0) tag=131070:valid=1:dirty=0:age=216		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 9959] STORE: (Seq:      738)(Addr: 268787840   <
DL1Cache->access(MemWrite, addr: 268787840, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787840, latency: 12)	   <
Memory->access(MemWrite, addr: 268787840, latency: 112)	   <
CYCLE: 9959 -> 9959					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=608			   <
(0, 0) tag=131070:valid=1:dirty=0:age=216		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9959] STORE: (Seq:      741)(Addr: 268787852)   <
IL1Cache->access(MemRead, addr: 2138476, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138476, latency: 12)	   <
CYCLE: 9959 -> 9970					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=609			   <
(0, 0) tag=131070:valid=1:dirty=0:age=217		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 9971] STORE: (Seq:      739)(Addr: 268787844   <
DL1Cache->access(MemWrite, addr: 268787844, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787844, latency: 12)	   <
Memory->access(MemWrite, addr: 268787844, latency: 112)	   <
CYCLE: 9971 -> 9971					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=609			   <
(0, 0) tag=131070:valid=1:dirty=0:age=217		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9971] STORE: (Seq:      742)(Addr: 268787856)   <
IL1Cache->access(MemRead, addr: 2138480, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138480, latency: 12)	   <
CYCLE: 9971 -> 9982					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=610			   <
(0, 0) tag=131070:valid=1:dirty=0:age=218		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 9983] STORE: (Seq:      740)(Addr: 268787848   <
DL1Cache->access(MemWrite, addr: 268787848, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787848, latency: 12)	   <
Memory->access(MemWrite, addr: 268787848, latency: 112)	   <
CYCLE: 9983 -> 9983					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=610			   <
(0, 0) tag=131070:valid=1:dirty=0:age=218		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9983] STORE: (Seq:      743)(Addr: 268787860)   <
IL1Cache->access(MemRead, addr: 2138484, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138484, latency: 12)	   <
CYCLE: 9983 -> 9994					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=611			   <
(0, 0) tag=131070:valid=1:dirty=0:age=219		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 9995] STORE: (Seq:      741)(Addr: 268787852   <
DL1Cache->access(MemWrite, addr: 268787852, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787852, latency: 12)	   <
Memory->access(MemWrite, addr: 268787852, latency: 112)	   <
CYCLE: 9995 -> 9995					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=611			   <
(0, 0) tag=131070:valid=1:dirty=0:age=219		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 9995] STORE: (Seq:      744)(Addr: 268787864)   <
IL1Cache->access(MemRead, addr: 2138488, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138488, latency: 12)	   <
CYCLE: 9995 -> 10006					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=612			   <
(0, 0) tag=131070:valid=1:dirty=0:age=220		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 10007] STORE: (Seq:      742)(Addr: 26878785   <
DL1Cache->access(MemWrite, addr: 268787856, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787856, latency: 12)	   <
Memory->access(MemWrite, addr: 268787856, latency: 112)	   <
CYCLE: 10007 -> 10007					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=612			   <
(0, 0) tag=131070:valid=1:dirty=0:age=220		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10007] STORE: (Seq:      745)(Addr: 268787868   <
IL1Cache->access(MemRead, addr: 2138492, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138492, latency: 12)	   <
CYCLE: 10007 -> 10018					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=613			   <
(0, 0) tag=131070:valid=1:dirty=0:age=221		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 10019] STORE: (Seq:      743)(Addr: 26878786   <
DL1Cache->access(MemWrite, addr: 268787860, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787860, latency: 12)	   <
Memory->access(MemWrite, addr: 268787860, latency: 112)	   <
CYCLE: 10019 -> 10019					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=613			   <
(0, 0) tag=131070:valid=1:dirty=0:age=221		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10019] ITYPE: (Seq:      746)(Addr: 32)(PC: 2   <
IL1Cache->access(MemRead, addr: 2138496, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138496, latency: 12)	   <
CYCLE: 10019 -> 10030					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=614			   <
(0, 0) tag=131070:valid=1:dirty=0:age=222		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 10031] STORE: (Seq:      744)(Addr: 26878786   <
DL1Cache->access(MemWrite, addr: 268787864, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787864, latency: 12)	   <
Memory->access(MemWrite, addr: 268787864, latency: 112)	   <
CYCLE: 10031 -> 10031					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=614			   <
(0, 0) tag=131070:valid=1:dirty=0:age=222		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10031] ITYPE: (Seq:      747)(Addr: 32)(PC: 2   <
IL1Cache->access(MemRead, addr: 2138500, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138500, latency: 12)	   <
CYCLE: 10031 -> 10042					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=615			   <
(0, 0) tag=131070:valid=1:dirty=0:age=223		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 10043] STORE: (Seq:      745)(Addr: 26878786   <
DL1Cache->access(MemWrite, addr: 268787868, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787868, latency: 12)	   <
Memory->access(MemWrite, addr: 268787868, latency: 112)	   <
CYCLE: 10043 -> 10043					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=615			   <
(0, 0) tag=131070:valid=1:dirty=0:age=223		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10043] ITYPE: (Seq:      748)(Addr: 429496729   <
IL1Cache->access(MemRead, addr: 2138504, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138504, latency: 12)	   <
CYCLE: 10043 -> 10054					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=616			   <
(0, 0) tag=131070:valid=1:dirty=0:age=224		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10055] BRANCH: (Seq:      749)(Addr: 2138464)   <
IL1Cache->access(MemRead, addr: 2138508, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138508, latency: 12)	   <
CYCLE: 10055 -> 10066					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=617			   <
(0, 0) tag=131070:valid=1:dirty=0:age=225		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10067] STORE: (Seq:      750)(Addr: 268787872   <
IL1Cache->access(MemRead, addr: 2138464, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138464, latency: 12)	   <
CYCLE: 10067 -> 10078					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=618			   <
(0, 0) tag=131070:valid=1:dirty=0:age=226		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10079] STORE: (Seq:      751)(Addr: 268787876   <
IL1Cache->access(MemRead, addr: 2138468, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138468, latency: 12)	   <
CYCLE: 10079 -> 10090					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=619			   <
(0, 0) tag=131070:valid=1:dirty=0:age=227		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10091] STORE: (Seq:      752)(Addr: 268787880   <
IL1Cache->access(MemRead, addr: 2138472, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138472, latency: 12)	   <
CYCLE: 10091 -> 10102					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=620			   <
(0, 0) tag=131070:valid=1:dirty=0:age=228		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 10103] STORE: (Seq:      750)(Addr: 26878787   <
DL1Cache->access(MemWrite, addr: 268787872, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787872, latency: 12)	   <
Memory->access(MemWrite, addr: 268787872, latency: 112)	   <
CYCLE: 10103 -> 10103					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=620			   <
(0, 0) tag=131070:valid=1:dirty=0:age=228		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10103] STORE: (Seq:      753)(Addr: 268787884   <
IL1Cache->access(MemRead, addr: 2138476, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138476, latency: 12)	   <
CYCLE: 10103 -> 10114					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=621			   <
(0, 0) tag=131070:valid=1:dirty=0:age=229		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 10115] STORE: (Seq:      751)(Addr: 26878787   <
DL1Cache->access(MemWrite, addr: 268787876, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787876, latency: 12)	   <
Memory->access(MemWrite, addr: 268787876, latency: 112)	   <
CYCLE: 10115 -> 10115					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=621			   <
(0, 0) tag=131070:valid=1:dirty=0:age=229		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10115] STORE: (Seq:      754)(Addr: 268787888   <
IL1Cache->access(MemRead, addr: 2138480, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138480, latency: 12)	   <
CYCLE: 10115 -> 10126					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=622			   <
(0, 0) tag=131070:valid=1:dirty=0:age=230		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 10127] STORE: (Seq:      752)(Addr: 26878788   <
DL1Cache->access(MemWrite, addr: 268787880, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787880, latency: 12)	   <
Memory->access(MemWrite, addr: 268787880, latency: 112)	   <
CYCLE: 10127 -> 10127					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=622			   <
(0, 0) tag=131070:valid=1:dirty=0:age=230		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10127] STORE: (Seq:      755)(Addr: 268787892   <
IL1Cache->access(MemRead, addr: 2138484, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138484, latency: 12)	   <
CYCLE: 10127 -> 10138					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=623			   <
(0, 0) tag=131070:valid=1:dirty=0:age=231		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 10139] STORE: (Seq:      753)(Addr: 26878788   <
DL1Cache->access(MemWrite, addr: 268787884, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787884, latency: 12)	   <
Memory->access(MemWrite, addr: 268787884, latency: 112)	   <
CYCLE: 10139 -> 10139					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=623			   <
(0, 0) tag=131070:valid=1:dirty=0:age=231		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10139] STORE: (Seq:      756)(Addr: 268787896   <
IL1Cache->access(MemRead, addr: 2138488, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138488, latency: 12)	   <
CYCLE: 10139 -> 10150					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=624			   <
(0, 0) tag=131070:valid=1:dirty=0:age=232		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 10151] STORE: (Seq:      754)(Addr: 26878788   <
DL1Cache->access(MemWrite, addr: 268787888, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787888, latency: 12)	   <
Memory->access(MemWrite, addr: 268787888, latency: 112)	   <
CYCLE: 10151 -> 10151					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=624			   <
(0, 0) tag=131070:valid=1:dirty=0:age=232		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10151] STORE: (Seq:      757)(Addr: 268787900   <
IL1Cache->access(MemRead, addr: 2138492, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138492, latency: 12)	   <
CYCLE: 10151 -> 10162					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=625			   <
(0, 0) tag=131070:valid=1:dirty=0:age=233		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 10163] STORE: (Seq:      755)(Addr: 26878789   <
DL1Cache->access(MemWrite, addr: 268787892, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787892, latency: 12)	   <
Memory->access(MemWrite, addr: 268787892, latency: 112)	   <
CYCLE: 10163 -> 10163					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=625			   <
(0, 0) tag=131070:valid=1:dirty=0:age=233		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10163] ITYPE: (Seq:      758)(Addr: 32)(PC: 2   <
IL1Cache->access(MemRead, addr: 2138496, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138496, latency: 12)	   <
CYCLE: 10163 -> 10174					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=626			   <
(0, 0) tag=131070:valid=1:dirty=0:age=234		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 10175] STORE: (Seq:      756)(Addr: 26878789   <
DL1Cache->access(MemWrite, addr: 268787896, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787896, latency: 12)	   <
Memory->access(MemWrite, addr: 268787896, latency: 112)	   <
CYCLE: 10175 -> 10175					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=626			   <
(0, 0) tag=131070:valid=1:dirty=0:age=234		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10175] ITYPE: (Seq:      759)(Addr: 32)(PC: 2   <
IL1Cache->access(MemRead, addr: 2138500, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138500, latency: 12)	   <
CYCLE: 10175 -> 10186					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=627			   <
(0, 0) tag=131070:valid=1:dirty=0:age=235		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 10187] STORE: (Seq:      757)(Addr: 26878790   <
DL1Cache->access(MemWrite, addr: 268787900, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787900, latency: 12)	   <
Memory->access(MemWrite, addr: 268787900, latency: 112)	   <
CYCLE: 10187 -> 10187					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=627			   <
(0, 0) tag=131070:valid=1:dirty=0:age=235		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10187] ITYPE: (Seq:      760)(Addr: 429496729   <
IL1Cache->access(MemRead, addr: 2138504, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138504, latency: 12)	   <
CYCLE: 10187 -> 10198					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=628			   <
(0, 0) tag=131070:valid=1:dirty=0:age=236		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10199] BRANCH: (Seq:      761)(Addr: 2138464)   <
IL1Cache->access(MemRead, addr: 2138508, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138508, latency: 12)	   <
CYCLE: 10199 -> 10210					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=629			   <
(0, 0) tag=131070:valid=1:dirty=0:age=237		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10211] STORE: (Seq:      762)(Addr: 268787904   <
IL1Cache->access(MemRead, addr: 2138464, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138464, latency: 12)	   <
CYCLE: 10211 -> 10222					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=630			   <
(0, 0) tag=131070:valid=1:dirty=0:age=238		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10223] STORE: (Seq:      763)(Addr: 268787908   <
IL1Cache->access(MemRead, addr: 2138468, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138468, latency: 12)	   <
CYCLE: 10223 -> 10234					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=631			   <
(0, 0) tag=131070:valid=1:dirty=0:age=239		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10235] STORE: (Seq:      764)(Addr: 268787912   <
IL1Cache->access(MemRead, addr: 2138472, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138472, latency: 12)	   <
CYCLE: 10235 -> 10246					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=632			   <
(0, 0) tag=131070:valid=1:dirty=0:age=240		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 10247] STORE: (Seq:      762)(Addr: 26878790   <
DL1Cache->access(MemWrite, addr: 268787904, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787904, latency: 12)	   <
Memory->access(MemWrite, addr: 268787904, latency: 112)	   <
CYCLE: 10247 -> 10247					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=632			   <
(0, 0) tag=131070:valid=1:dirty=0:age=240		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10247] STORE: (Seq:      765)(Addr: 268787916   <
IL1Cache->access(MemRead, addr: 2138476, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138476, latency: 12)	   <
CYCLE: 10247 -> 10258					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=633			   <
(0, 0) tag=131070:valid=1:dirty=0:age=241		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 10259] STORE: (Seq:      763)(Addr: 26878790   <
DL1Cache->access(MemWrite, addr: 268787908, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787908, latency: 12)	   <
Memory->access(MemWrite, addr: 268787908, latency: 112)	   <
CYCLE: 10259 -> 10259					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=633			   <
(0, 0) tag=131070:valid=1:dirty=0:age=241		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10259] STORE: (Seq:      766)(Addr: 268787920   <
IL1Cache->access(MemRead, addr: 2138480, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138480, latency: 12)	   <
CYCLE: 10259 -> 10270					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=634			   <
(0, 0) tag=131070:valid=1:dirty=0:age=242		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 10271] STORE: (Seq:      764)(Addr: 26878791   <
DL1Cache->access(MemWrite, addr: 268787912, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787912, latency: 12)	   <
Memory->access(MemWrite, addr: 268787912, latency: 112)	   <
CYCLE: 10271 -> 10271					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=634			   <
(0, 0) tag=131070:valid=1:dirty=0:age=242		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10271] STORE: (Seq:      767)(Addr: 268787924   <
IL1Cache->access(MemRead, addr: 2138484, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138484, latency: 12)	   <
CYCLE: 10271 -> 10282					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=635			   <
(0, 0) tag=131070:valid=1:dirty=0:age=243		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 10283] STORE: (Seq:      765)(Addr: 26878791   <
DL1Cache->access(MemWrite, addr: 268787916, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787916, latency: 12)	   <
Memory->access(MemWrite, addr: 268787916, latency: 112)	   <
CYCLE: 10283 -> 10283					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=635			   <
(0, 0) tag=131070:valid=1:dirty=0:age=243		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10283] STORE: (Seq:      768)(Addr: 268787928   <
IL1Cache->access(MemRead, addr: 2138488, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138488, latency: 12)	   <
CYCLE: 10283 -> 10294					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=636			   <
(0, 0) tag=131070:valid=1:dirty=0:age=244		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 10295] STORE: (Seq:      766)(Addr: 26878792   <
DL1Cache->access(MemWrite, addr: 268787920, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787920, latency: 12)	   <
Memory->access(MemWrite, addr: 268787920, latency: 112)	   <
CYCLE: 10295 -> 10295					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=636			   <
(0, 0) tag=131070:valid=1:dirty=0:age=244		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10295] STORE: (Seq:      769)(Addr: 268787932   <
IL1Cache->access(MemRead, addr: 2138492, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138492, latency: 12)	   <
CYCLE: 10295 -> 10306					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=637			   <
(0, 0) tag=131070:valid=1:dirty=0:age=245		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 10307] STORE: (Seq:      767)(Addr: 26878792   <
DL1Cache->access(MemWrite, addr: 268787924, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787924, latency: 12)	   <
Memory->access(MemWrite, addr: 268787924, latency: 112)	   <
CYCLE: 10307 -> 10307					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=637			   <
(0, 0) tag=131070:valid=1:dirty=0:age=245		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10307] ITYPE: (Seq:      770)(Addr: 32)(PC: 2   <
IL1Cache->access(MemRead, addr: 2138496, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138496, latency: 12)	   <
CYCLE: 10307 -> 10318					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=638			   <
(0, 0) tag=131070:valid=1:dirty=0:age=246		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 10319] STORE: (Seq:      768)(Addr: 26878792   <
DL1Cache->access(MemWrite, addr: 268787928, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787928, latency: 12)	   <
Memory->access(MemWrite, addr: 268787928, latency: 112)	   <
CYCLE: 10319 -> 10319					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=638			   <
(0, 0) tag=131070:valid=1:dirty=0:age=246		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10319] ITYPE: (Seq:      771)(Addr: 32)(PC: 2   <
IL1Cache->access(MemRead, addr: 2138500, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138500, latency: 12)	   <
CYCLE: 10319 -> 10330					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=639			   <
(0, 0) tag=131070:valid=1:dirty=0:age=247		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 10331] STORE: (Seq:      769)(Addr: 26878793   <
DL1Cache->access(MemWrite, addr: 268787932, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787932, latency: 12)	   <
Memory->access(MemWrite, addr: 268787932, latency: 112)	   <
CYCLE: 10331 -> 10331					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=639			   <
(0, 0) tag=131070:valid=1:dirty=0:age=247		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10331] ITYPE: (Seq:      772)(Addr: 429496729   <
IL1Cache->access(MemRead, addr: 2138504, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138504, latency: 12)	   <
CYCLE: 10331 -> 10342					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=640			   <
(0, 0) tag=131070:valid=1:dirty=0:age=248		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10343] BRANCH: (Seq:      773)(Addr: 2138464)   <
IL1Cache->access(MemRead, addr: 2138508, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138508, latency: 12)	   <
CYCLE: 10343 -> 10354					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=641			   <
(0, 0) tag=131070:valid=1:dirty=0:age=249		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10355] STORE: (Seq:      774)(Addr: 268787936   <
IL1Cache->access(MemRead, addr: 2138464, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138464, latency: 12)	   <
CYCLE: 10355 -> 10366					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=642			   <
(0, 0) tag=131070:valid=1:dirty=0:age=250		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10367] STORE: (Seq:      775)(Addr: 268787940   <
IL1Cache->access(MemRead, addr: 2138468, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138468, latency: 12)	   <
CYCLE: 10367 -> 10378					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=643			   <
(0, 0) tag=131070:valid=1:dirty=0:age=251		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10379] STORE: (Seq:      776)(Addr: 268787944   <
IL1Cache->access(MemRead, addr: 2138472, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138472, latency: 12)	   <
CYCLE: 10379 -> 10390					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=644			   <
(0, 0) tag=131070:valid=1:dirty=0:age=252		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 10391] STORE: (Seq:      774)(Addr: 26878793   <
DL1Cache->access(MemWrite, addr: 268787936, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787936, latency: 12)	   <
Memory->access(MemWrite, addr: 268787936, latency: 112)	   <
CYCLE: 10391 -> 10391					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=644			   <
(0, 0) tag=131070:valid=1:dirty=0:age=252		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10391] STORE: (Seq:      777)(Addr: 268787948   <
IL1Cache->access(MemRead, addr: 2138476, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138476, latency: 12)	   <
CYCLE: 10391 -> 10402					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=645			   <
(0, 0) tag=131070:valid=1:dirty=0:age=253		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 10403] STORE: (Seq:      775)(Addr: 26878794   <
DL1Cache->access(MemWrite, addr: 268787940, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787940, latency: 12)	   <
Memory->access(MemWrite, addr: 268787940, latency: 112)	   <
CYCLE: 10403 -> 10403					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=645			   <
(0, 0) tag=131070:valid=1:dirty=0:age=253		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10403] STORE: (Seq:      778)(Addr: 268787952   <
IL1Cache->access(MemRead, addr: 2138480, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138480, latency: 12)	   <
CYCLE: 10403 -> 10414					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=646			   <
(0, 0) tag=131070:valid=1:dirty=0:age=254		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 10415] STORE: (Seq:      776)(Addr: 26878794   <
DL1Cache->access(MemWrite, addr: 268787944, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787944, latency: 12)	   <
Memory->access(MemWrite, addr: 268787944, latency: 112)	   <
CYCLE: 10415 -> 10415					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=646			   <
(0, 0) tag=131070:valid=1:dirty=0:age=254		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10415] STORE: (Seq:      779)(Addr: 268787956   <
IL1Cache->access(MemRead, addr: 2138484, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138484, latency: 12)	   <
CYCLE: 10415 -> 10426					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=647			   <
(0, 0) tag=131070:valid=1:dirty=0:age=255		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 10427] STORE: (Seq:      777)(Addr: 26878794   <
DL1Cache->access(MemWrite, addr: 268787948, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787948, latency: 12)	   <
Memory->access(MemWrite, addr: 268787948, latency: 112)	   <
CYCLE: 10427 -> 10427					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=647			   <
(0, 0) tag=131070:valid=1:dirty=0:age=255		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10427] STORE: (Seq:      780)(Addr: 268787960   <
IL1Cache->access(MemRead, addr: 2138488, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138488, latency: 12)	   <
CYCLE: 10427 -> 10438					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=648			   <
(0, 0) tag=131070:valid=1:dirty=0:age=256		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 10439] STORE: (Seq:      778)(Addr: 26878795   <
DL1Cache->access(MemWrite, addr: 268787952, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787952, latency: 12)	   <
Memory->access(MemWrite, addr: 268787952, latency: 112)	   <
CYCLE: 10439 -> 10439					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=648			   <
(0, 0) tag=131070:valid=1:dirty=0:age=256		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10439] STORE: (Seq:      781)(Addr: 268787964   <
IL1Cache->access(MemRead, addr: 2138492, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138492, latency: 12)	   <
CYCLE: 10439 -> 10450					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=649			   <
(0, 0) tag=131070:valid=1:dirty=0:age=257		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 10451] STORE: (Seq:      779)(Addr: 26878795   <
DL1Cache->access(MemWrite, addr: 268787956, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787956, latency: 12)	   <
Memory->access(MemWrite, addr: 268787956, latency: 112)	   <
CYCLE: 10451 -> 10451					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=649			   <
(0, 0) tag=131070:valid=1:dirty=0:age=257		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10451] ITYPE: (Seq:      782)(Addr: 32)(PC: 2   <
IL1Cache->access(MemRead, addr: 2138496, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138496, latency: 12)	   <
CYCLE: 10451 -> 10462					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=650			   <
(0, 0) tag=131070:valid=1:dirty=0:age=258		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 10463] STORE: (Seq:      780)(Addr: 26878796   <
DL1Cache->access(MemWrite, addr: 268787960, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787960, latency: 12)	   <
Memory->access(MemWrite, addr: 268787960, latency: 112)	   <
CYCLE: 10463 -> 10463					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=650			   <
(0, 0) tag=131070:valid=1:dirty=0:age=258		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10463] ITYPE: (Seq:      783)(Addr: 32)(PC: 2   <
IL1Cache->access(MemRead, addr: 2138500, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138500, latency: 12)	   <
CYCLE: 10463 -> 10474					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=651			   <
(0, 0) tag=131070:valid=1:dirty=0:age=259		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 10475] STORE: (Seq:      781)(Addr: 26878796   <
DL1Cache->access(MemWrite, addr: 268787964, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787964, latency: 12)	   <
Memory->access(MemWrite, addr: 268787964, latency: 112)	   <
CYCLE: 10475 -> 10475					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=651			   <
(0, 0) tag=131070:valid=1:dirty=0:age=259		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10475] ITYPE: (Seq:      784)(Addr: 429496729   <
IL1Cache->access(MemRead, addr: 2138504, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138504, latency: 12)	   <
CYCLE: 10475 -> 10486					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=652			   <
(0, 0) tag=131070:valid=1:dirty=0:age=260		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10487] BRANCH: (Seq:      785)(Addr: 2138464)   <
IL1Cache->access(MemRead, addr: 2138508, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138508, latency: 12)	   <
CYCLE: 10487 -> 10498					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=653			   <
(0, 0) tag=131070:valid=1:dirty=0:age=261		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10499] STORE: (Seq:      786)(Addr: 268787968   <
IL1Cache->access(MemRead, addr: 2138464, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138464, latency: 12)	   <
CYCLE: 10499 -> 10510					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=654			   <
(0, 0) tag=131070:valid=1:dirty=0:age=262		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10511] STORE: (Seq:      787)(Addr: 268787972   <
IL1Cache->access(MemRead, addr: 2138468, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138468, latency: 12)	   <
CYCLE: 10511 -> 10522					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=655			   <
(0, 0) tag=131070:valid=1:dirty=0:age=263		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10523] STORE: (Seq:      788)(Addr: 268787976   <
IL1Cache->access(MemRead, addr: 2138472, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138472, latency: 12)	   <
CYCLE: 10523 -> 10534					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=656			   <
(0, 0) tag=131070:valid=1:dirty=0:age=264		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 10535] STORE: (Seq:      786)(Addr: 26878796   <
DL1Cache->access(MemWrite, addr: 268787968, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787968, latency: 12)	   <
Memory->access(MemWrite, addr: 268787968, latency: 112)	   <
CYCLE: 10535 -> 10535					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=656			   <
(0, 0) tag=131070:valid=1:dirty=0:age=264		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10535] STORE: (Seq:      789)(Addr: 268787980   <
IL1Cache->access(MemRead, addr: 2138476, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138476, latency: 12)	   <
CYCLE: 10535 -> 10546					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=657			   <
(0, 0) tag=131070:valid=1:dirty=0:age=265		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 10547] STORE: (Seq:      787)(Addr: 26878797   <
DL1Cache->access(MemWrite, addr: 268787972, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787972, latency: 12)	   <
Memory->access(MemWrite, addr: 268787972, latency: 112)	   <
CYCLE: 10547 -> 10547					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=657			   <
(0, 0) tag=131070:valid=1:dirty=0:age=265		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10547] STORE: (Seq:      790)(Addr: 268787984   <
IL1Cache->access(MemRead, addr: 2138480, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138480, latency: 12)	   <
CYCLE: 10547 -> 10558					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=658			   <
(0, 0) tag=131070:valid=1:dirty=0:age=266		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 10559] STORE: (Seq:      788)(Addr: 26878797   <
DL1Cache->access(MemWrite, addr: 268787976, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787976, latency: 12)	   <
Memory->access(MemWrite, addr: 268787976, latency: 112)	   <
CYCLE: 10559 -> 10559					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=658			   <
(0, 0) tag=131070:valid=1:dirty=0:age=266		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10559] STORE: (Seq:      791)(Addr: 268787988   <
IL1Cache->access(MemRead, addr: 2138484, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138484, latency: 12)	   <
CYCLE: 10559 -> 10570					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=659			   <
(0, 0) tag=131070:valid=1:dirty=0:age=267		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 10571] STORE: (Seq:      789)(Addr: 26878798   <
DL1Cache->access(MemWrite, addr: 268787980, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787980, latency: 12)	   <
Memory->access(MemWrite, addr: 268787980, latency: 112)	   <
CYCLE: 10571 -> 10571					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=659			   <
(0, 0) tag=131070:valid=1:dirty=0:age=267		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10571] STORE: (Seq:      792)(Addr: 268787992   <
IL1Cache->access(MemRead, addr: 2138488, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138488, latency: 12)	   <
CYCLE: 10571 -> 10582					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=660			   <
(0, 0) tag=131070:valid=1:dirty=0:age=268		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 10583] STORE: (Seq:      790)(Addr: 26878798   <
DL1Cache->access(MemWrite, addr: 268787984, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787984, latency: 12)	   <
Memory->access(MemWrite, addr: 268787984, latency: 112)	   <
CYCLE: 10583 -> 10583					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=660			   <
(0, 0) tag=131070:valid=1:dirty=0:age=268		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10583] STORE: (Seq:      793)(Addr: 268787996   <
IL1Cache->access(MemRead, addr: 2138492, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138492, latency: 12)	   <
CYCLE: 10583 -> 10594					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=661			   <
(0, 0) tag=131070:valid=1:dirty=0:age=269		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 10595] STORE: (Seq:      791)(Addr: 26878798   <
DL1Cache->access(MemWrite, addr: 268787988, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787988, latency: 12)	   <
Memory->access(MemWrite, addr: 268787988, latency: 112)	   <
CYCLE: 10595 -> 10595					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=661			   <
(0, 0) tag=131070:valid=1:dirty=0:age=269		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10595] ITYPE: (Seq:      794)(Addr: 32)(PC: 2   <
IL1Cache->access(MemRead, addr: 2138496, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138496, latency: 12)	   <
CYCLE: 10595 -> 10606					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=662			   <
(0, 0) tag=131070:valid=1:dirty=0:age=270		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 10607] STORE: (Seq:      792)(Addr: 26878799   <
DL1Cache->access(MemWrite, addr: 268787992, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787992, latency: 12)	   <
Memory->access(MemWrite, addr: 268787992, latency: 112)	   <
CYCLE: 10607 -> 10607					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=662			   <
(0, 0) tag=131070:valid=1:dirty=0:age=270		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10607] ITYPE: (Seq:      795)(Addr: 32)(PC: 2   <
IL1Cache->access(MemRead, addr: 2138500, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138500, latency: 12)	   <
CYCLE: 10607 -> 10618					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=663			   <
(0, 0) tag=131070:valid=1:dirty=0:age=271		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 10619] STORE: (Seq:      793)(Addr: 26878799   <
DL1Cache->access(MemWrite, addr: 268787996, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268787996, latency: 12)	   <
Memory->access(MemWrite, addr: 268787996, latency: 112)	   <
CYCLE: 10619 -> 10619					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=663			   <
(0, 0) tag=131070:valid=1:dirty=0:age=271		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10619] ITYPE: (Seq:      796)(Addr: 429496729   <
IL1Cache->access(MemRead, addr: 2138504, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138504, latency: 12)	   <
CYCLE: 10619 -> 10630					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=664			   <
(0, 0) tag=131070:valid=1:dirty=0:age=272		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10631] BRANCH: (Seq:      797)(Addr: 2138464)   <
IL1Cache->access(MemRead, addr: 2138508, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138508, latency: 12)	   <
CYCLE: 10631 -> 10642					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=665			   <
(0, 0) tag=131070:valid=1:dirty=0:age=273		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10643] STORE: (Seq:      798)(Addr: 268788000   <
IL1Cache->access(MemRead, addr: 2138464, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138464, latency: 12)	   <
CYCLE: 10643 -> 10654					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=666			   <
(0, 0) tag=131070:valid=1:dirty=0:age=274		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10655] STORE: (Seq:      799)(Addr: 268788004   <
IL1Cache->access(MemRead, addr: 2138468, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138468, latency: 12)	   <
CYCLE: 10655 -> 10666					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=667			   <
(0, 0) tag=131070:valid=1:dirty=0:age=275		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10667] STORE: (Seq:      800)(Addr: 268788008   <
IL1Cache->access(MemRead, addr: 2138472, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138472, latency: 12)	   <
CYCLE: 10667 -> 10678					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=668			   <
(0, 0) tag=131070:valid=1:dirty=0:age=276		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 10679] STORE: (Seq:      798)(Addr: 26878800   <
DL1Cache->access(MemWrite, addr: 268788000, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788000, latency: 12)	   <
Memory->access(MemWrite, addr: 268788000, latency: 112)	   <
CYCLE: 10679 -> 10679					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=668			   <
(0, 0) tag=131070:valid=1:dirty=0:age=276		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10679] STORE: (Seq:      801)(Addr: 268788012   <
IL1Cache->access(MemRead, addr: 2138476, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138476, latency: 12)	   <
CYCLE: 10679 -> 10690					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=669			   <
(0, 0) tag=131070:valid=1:dirty=0:age=277		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 10691] STORE: (Seq:      799)(Addr: 26878800   <
DL1Cache->access(MemWrite, addr: 268788004, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788004, latency: 12)	   <
Memory->access(MemWrite, addr: 268788004, latency: 112)	   <
CYCLE: 10691 -> 10691					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=669			   <
(0, 0) tag=131070:valid=1:dirty=0:age=277		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10691] STORE: (Seq:      802)(Addr: 268788016   <
IL1Cache->access(MemRead, addr: 2138480, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138480, latency: 12)	   <
CYCLE: 10691 -> 10702					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=670			   <
(0, 0) tag=131070:valid=1:dirty=0:age=278		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 10703] STORE: (Seq:      800)(Addr: 26878800   <
DL1Cache->access(MemWrite, addr: 268788008, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788008, latency: 12)	   <
Memory->access(MemWrite, addr: 268788008, latency: 112)	   <
CYCLE: 10703 -> 10703					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=670			   <
(0, 0) tag=131070:valid=1:dirty=0:age=278		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10703] STORE: (Seq:      803)(Addr: 268788020   <
IL1Cache->access(MemRead, addr: 2138484, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138484, latency: 12)	   <
CYCLE: 10703 -> 10714					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=671			   <
(0, 0) tag=131070:valid=1:dirty=0:age=279		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 10715] STORE: (Seq:      801)(Addr: 26878801   <
DL1Cache->access(MemWrite, addr: 268788012, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788012, latency: 12)	   <
Memory->access(MemWrite, addr: 268788012, latency: 112)	   <
CYCLE: 10715 -> 10715					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=671			   <
(0, 0) tag=131070:valid=1:dirty=0:age=279		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10715] STORE: (Seq:      804)(Addr: 268788024   <
IL1Cache->access(MemRead, addr: 2138488, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138488, latency: 12)	   <
CYCLE: 10715 -> 10726					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=672			   <
(0, 0) tag=131070:valid=1:dirty=0:age=280		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 10727] STORE: (Seq:      802)(Addr: 26878801   <
DL1Cache->access(MemWrite, addr: 268788016, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788016, latency: 12)	   <
Memory->access(MemWrite, addr: 268788016, latency: 112)	   <
CYCLE: 10727 -> 10727					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=672			   <
(0, 0) tag=131070:valid=1:dirty=0:age=280		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10727] STORE: (Seq:      805)(Addr: 268788028   <
IL1Cache->access(MemRead, addr: 2138492, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138492, latency: 12)	   <
CYCLE: 10727 -> 10738					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=673			   <
(0, 0) tag=131070:valid=1:dirty=0:age=281		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 10739] STORE: (Seq:      803)(Addr: 26878802   <
DL1Cache->access(MemWrite, addr: 268788020, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788020, latency: 12)	   <
Memory->access(MemWrite, addr: 268788020, latency: 112)	   <
CYCLE: 10739 -> 10739					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=673			   <
(0, 0) tag=131070:valid=1:dirty=0:age=281		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10739] ITYPE: (Seq:      806)(Addr: 32)(PC: 2   <
IL1Cache->access(MemRead, addr: 2138496, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138496, latency: 12)	   <
CYCLE: 10739 -> 10750					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=674			   <
(0, 0) tag=131070:valid=1:dirty=0:age=282		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 10751] STORE: (Seq:      804)(Addr: 26878802   <
DL1Cache->access(MemWrite, addr: 268788024, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788024, latency: 12)	   <
Memory->access(MemWrite, addr: 268788024, latency: 112)	   <
CYCLE: 10751 -> 10751					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=674			   <
(0, 0) tag=131070:valid=1:dirty=0:age=282		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10751] ITYPE: (Seq:      807)(Addr: 32)(PC: 2   <
IL1Cache->access(MemRead, addr: 2138500, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138500, latency: 12)	   <
CYCLE: 10751 -> 10762					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=675			   <
(0, 0) tag=131070:valid=1:dirty=0:age=283		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 10763] STORE: (Seq:      805)(Addr: 26878802   <
DL1Cache->access(MemWrite, addr: 268788028, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788028, latency: 12)	   <
Memory->access(MemWrite, addr: 268788028, latency: 112)	   <
CYCLE: 10763 -> 10763					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=675			   <
(0, 0) tag=131070:valid=1:dirty=0:age=283		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10763] ITYPE: (Seq:      808)(Addr: 429496729   <
IL1Cache->access(MemRead, addr: 2138504, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138504, latency: 12)	   <
CYCLE: 10763 -> 10774					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=676			   <
(0, 0) tag=131070:valid=1:dirty=0:age=284		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10775] BRANCH: (Seq:      809)(Addr: 2138464)   <
IL1Cache->access(MemRead, addr: 2138508, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138508, latency: 12)	   <
CYCLE: 10775 -> 10786					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=677			   <
(0, 0) tag=131070:valid=1:dirty=0:age=285		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10787] STORE: (Seq:      810)(Addr: 268788032   <
IL1Cache->access(MemRead, addr: 2138464, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138464, latency: 12)	   <
CYCLE: 10787 -> 10798					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=678			   <
(0, 0) tag=131070:valid=1:dirty=0:age=286		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10799] STORE: (Seq:      811)(Addr: 268788036   <
IL1Cache->access(MemRead, addr: 2138468, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138468, latency: 12)	   <
CYCLE: 10799 -> 10810					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=679			   <
(0, 0) tag=131070:valid=1:dirty=0:age=287		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10811] STORE: (Seq:      812)(Addr: 268788040   <
IL1Cache->access(MemRead, addr: 2138472, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138472, latency: 12)	   <
CYCLE: 10811 -> 10822					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=680			   <
(0, 0) tag=131070:valid=1:dirty=0:age=288		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 10823] STORE: (Seq:      810)(Addr: 26878803   <
DL1Cache->access(MemWrite, addr: 268788032, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788032, latency: 12)	   <
Memory->access(MemWrite, addr: 268788032, latency: 112)	   <
CYCLE: 10823 -> 10823					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=680			   <
(0, 0) tag=131070:valid=1:dirty=0:age=288		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10823] STORE: (Seq:      813)(Addr: 268788044   <
IL1Cache->access(MemRead, addr: 2138476, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138476, latency: 12)	   <
CYCLE: 10823 -> 10834					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=681			   <
(0, 0) tag=131070:valid=1:dirty=0:age=289		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 10835] STORE: (Seq:      811)(Addr: 26878803   <
DL1Cache->access(MemWrite, addr: 268788036, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788036, latency: 12)	   <
Memory->access(MemWrite, addr: 268788036, latency: 112)	   <
CYCLE: 10835 -> 10835					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=681			   <
(0, 0) tag=131070:valid=1:dirty=0:age=289		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10835] STORE: (Seq:      814)(Addr: 268788048   <
IL1Cache->access(MemRead, addr: 2138480, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138480, latency: 12)	   <
CYCLE: 10835 -> 10846					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=682			   <
(0, 0) tag=131070:valid=1:dirty=0:age=290		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 10847] STORE: (Seq:      812)(Addr: 26878804   <
DL1Cache->access(MemWrite, addr: 268788040, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788040, latency: 12)	   <
Memory->access(MemWrite, addr: 268788040, latency: 112)	   <
CYCLE: 10847 -> 10847					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=682			   <
(0, 0) tag=131070:valid=1:dirty=0:age=290		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10847] STORE: (Seq:      815)(Addr: 268788052   <
IL1Cache->access(MemRead, addr: 2138484, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138484, latency: 12)	   <
CYCLE: 10847 -> 10858					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=683			   <
(0, 0) tag=131070:valid=1:dirty=0:age=291		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 10859] STORE: (Seq:      813)(Addr: 26878804   <
DL1Cache->access(MemWrite, addr: 268788044, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788044, latency: 12)	   <
Memory->access(MemWrite, addr: 268788044, latency: 112)	   <
CYCLE: 10859 -> 10859					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=683			   <
(0, 0) tag=131070:valid=1:dirty=0:age=291		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10859] STORE: (Seq:      816)(Addr: 268788056   <
IL1Cache->access(MemRead, addr: 2138488, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138488, latency: 12)	   <
CYCLE: 10859 -> 10870					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=684			   <
(0, 0) tag=131070:valid=1:dirty=0:age=292		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 10871] STORE: (Seq:      814)(Addr: 26878804   <
DL1Cache->access(MemWrite, addr: 268788048, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788048, latency: 12)	   <
Memory->access(MemWrite, addr: 268788048, latency: 112)	   <
CYCLE: 10871 -> 10871					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=684			   <
(0, 0) tag=131070:valid=1:dirty=0:age=292		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10871] STORE: (Seq:      817)(Addr: 268788060   <
IL1Cache->access(MemRead, addr: 2138492, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138492, latency: 12)	   <
CYCLE: 10871 -> 10882					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=685			   <
(0, 0) tag=131070:valid=1:dirty=0:age=293		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 10883] STORE: (Seq:      815)(Addr: 26878805   <
DL1Cache->access(MemWrite, addr: 268788052, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788052, latency: 12)	   <
Memory->access(MemWrite, addr: 268788052, latency: 112)	   <
CYCLE: 10883 -> 10883					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=685			   <
(0, 0) tag=131070:valid=1:dirty=0:age=293		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10883] ITYPE: (Seq:      818)(Addr: 32)(PC: 2   <
IL1Cache->access(MemRead, addr: 2138496, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138496, latency: 12)	   <
CYCLE: 10883 -> 10894					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=686			   <
(0, 0) tag=131070:valid=1:dirty=0:age=294		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 10895] STORE: (Seq:      816)(Addr: 26878805   <
DL1Cache->access(MemWrite, addr: 268788056, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788056, latency: 12)	   <
Memory->access(MemWrite, addr: 268788056, latency: 112)	   <
CYCLE: 10895 -> 10895					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=686			   <
(0, 0) tag=131070:valid=1:dirty=0:age=294		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10895] ITYPE: (Seq:      819)(Addr: 32)(PC: 2   <
IL1Cache->access(MemRead, addr: 2138500, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138500, latency: 12)	   <
CYCLE: 10895 -> 10906					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=687			   <
(0, 0) tag=131070:valid=1:dirty=0:age=295		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 10907] STORE: (Seq:      817)(Addr: 26878806   <
DL1Cache->access(MemWrite, addr: 268788060, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788060, latency: 12)	   <
Memory->access(MemWrite, addr: 268788060, latency: 112)	   <
CYCLE: 10907 -> 10907					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=687			   <
(0, 0) tag=131070:valid=1:dirty=0:age=295		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10907] ITYPE: (Seq:      820)(Addr: 429496729   <
IL1Cache->access(MemRead, addr: 2138504, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138504, latency: 12)	   <
CYCLE: 10907 -> 10918					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=688			   <
(0, 0) tag=131070:valid=1:dirty=0:age=296		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10919] BRANCH: (Seq:      821)(Addr: 2138464)   <
IL1Cache->access(MemRead, addr: 2138508, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138508, latency: 12)	   <
CYCLE: 10919 -> 10930					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=689			   <
(0, 0) tag=131070:valid=1:dirty=0:age=297		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10931] STORE: (Seq:      822)(Addr: 268788064   <
IL1Cache->access(MemRead, addr: 2138464, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138464, latency: 12)	   <
CYCLE: 10931 -> 10942					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=690			   <
(0, 0) tag=131070:valid=1:dirty=0:age=298		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10943] STORE: (Seq:      823)(Addr: 268788068   <
IL1Cache->access(MemRead, addr: 2138468, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138468, latency: 12)	   <
CYCLE: 10943 -> 10954					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=691			   <
(0, 0) tag=131070:valid=1:dirty=0:age=299		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10955] STORE: (Seq:      824)(Addr: 268788072   <
IL1Cache->access(MemRead, addr: 2138472, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138472, latency: 12)	   <
CYCLE: 10955 -> 10966					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=692			   <
(0, 0) tag=131070:valid=1:dirty=0:age=300		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 10967] STORE: (Seq:      822)(Addr: 26878806   <
DL1Cache->access(MemWrite, addr: 268788064, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788064, latency: 12)	   <
Memory->access(MemWrite, addr: 268788064, latency: 112)	   <
CYCLE: 10967 -> 10967					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=692			   <
(0, 0) tag=131070:valid=1:dirty=0:age=300		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10967] STORE: (Seq:      825)(Addr: 268788076   <
IL1Cache->access(MemRead, addr: 2138476, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138476, latency: 12)	   <
CYCLE: 10967 -> 10978					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=693			   <
(0, 0) tag=131070:valid=1:dirty=0:age=301		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 10979] STORE: (Seq:      823)(Addr: 26878806   <
DL1Cache->access(MemWrite, addr: 268788068, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788068, latency: 12)	   <
Memory->access(MemWrite, addr: 268788068, latency: 112)	   <
CYCLE: 10979 -> 10979					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=693			   <
(0, 0) tag=131070:valid=1:dirty=0:age=301		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10979] STORE: (Seq:      826)(Addr: 268788080   <
IL1Cache->access(MemRead, addr: 2138480, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138480, latency: 12)	   <
CYCLE: 10979 -> 10990					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=694			   <
(0, 0) tag=131070:valid=1:dirty=0:age=302		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 10991] STORE: (Seq:      824)(Addr: 26878807   <
DL1Cache->access(MemWrite, addr: 268788072, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788072, latency: 12)	   <
Memory->access(MemWrite, addr: 268788072, latency: 112)	   <
CYCLE: 10991 -> 10991					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=694			   <
(0, 0) tag=131070:valid=1:dirty=0:age=302		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 10991] STORE: (Seq:      827)(Addr: 268788084   <
IL1Cache->access(MemRead, addr: 2138484, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138484, latency: 12)	   <
CYCLE: 10991 -> 11002					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=695			   <
(0, 0) tag=131070:valid=1:dirty=0:age=303		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 11003] STORE: (Seq:      825)(Addr: 26878807   <
DL1Cache->access(MemWrite, addr: 268788076, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788076, latency: 12)	   <
Memory->access(MemWrite, addr: 268788076, latency: 112)	   <
CYCLE: 11003 -> 11003					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=695			   <
(0, 0) tag=131070:valid=1:dirty=0:age=303		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11003] STORE: (Seq:      828)(Addr: 268788088   <
IL1Cache->access(MemRead, addr: 2138488, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138488, latency: 12)	   <
CYCLE: 11003 -> 11014					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=696			   <
(0, 0) tag=131070:valid=1:dirty=0:age=304		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 11015] STORE: (Seq:      826)(Addr: 26878808   <
DL1Cache->access(MemWrite, addr: 268788080, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788080, latency: 12)	   <
Memory->access(MemWrite, addr: 268788080, latency: 112)	   <
CYCLE: 11015 -> 11015					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=696			   <
(0, 0) tag=131070:valid=1:dirty=0:age=304		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11015] STORE: (Seq:      829)(Addr: 268788092   <
IL1Cache->access(MemRead, addr: 2138492, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138492, latency: 12)	   <
CYCLE: 11015 -> 11026					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=697			   <
(0, 0) tag=131070:valid=1:dirty=0:age=305		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 11027] STORE: (Seq:      827)(Addr: 26878808   <
DL1Cache->access(MemWrite, addr: 268788084, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788084, latency: 12)	   <
Memory->access(MemWrite, addr: 268788084, latency: 112)	   <
CYCLE: 11027 -> 11027					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=697			   <
(0, 0) tag=131070:valid=1:dirty=0:age=305		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11027] ITYPE: (Seq:      830)(Addr: 32)(PC: 2   <
IL1Cache->access(MemRead, addr: 2138496, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138496, latency: 12)	   <
CYCLE: 11027 -> 11038					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=698			   <
(0, 0) tag=131070:valid=1:dirty=0:age=306		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 11039] STORE: (Seq:      828)(Addr: 26878808   <
DL1Cache->access(MemWrite, addr: 268788088, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788088, latency: 12)	   <
Memory->access(MemWrite, addr: 268788088, latency: 112)	   <
CYCLE: 11039 -> 11039					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=698			   <
(0, 0) tag=131070:valid=1:dirty=0:age=306		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11039] ITYPE: (Seq:      831)(Addr: 32)(PC: 2   <
IL1Cache->access(MemRead, addr: 2138500, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138500, latency: 12)	   <
CYCLE: 11039 -> 11050					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=699			   <
(0, 0) tag=131070:valid=1:dirty=0:age=307		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 11051] STORE: (Seq:      829)(Addr: 26878809   <
DL1Cache->access(MemWrite, addr: 268788092, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788092, latency: 12)	   <
Memory->access(MemWrite, addr: 268788092, latency: 112)	   <
CYCLE: 11051 -> 11051					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=699			   <
(0, 0) tag=131070:valid=1:dirty=0:age=307		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11051] ITYPE: (Seq:      832)(Addr: 429496729   <
IL1Cache->access(MemRead, addr: 2138504, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138504, latency: 12)	   <
CYCLE: 11051 -> 11062					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=700			   <
(0, 0) tag=131070:valid=1:dirty=0:age=308		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11063] BRANCH: (Seq:      833)(Addr: 2138464)   <
IL1Cache->access(MemRead, addr: 2138508, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138508, latency: 12)	   <
CYCLE: 11063 -> 11074					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=701			   <
(0, 0) tag=131070:valid=1:dirty=0:age=309		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11075] STORE: (Seq:      834)(Addr: 268788096   <
IL1Cache->access(MemRead, addr: 2138464, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138464, latency: 12)	   <
CYCLE: 11075 -> 11086					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=702			   <
(0, 0) tag=131070:valid=1:dirty=0:age=310		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11087] STORE: (Seq:      835)(Addr: 268788100   <
IL1Cache->access(MemRead, addr: 2138468, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138468, latency: 12)	   <
CYCLE: 11087 -> 11098					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=703			   <
(0, 0) tag=131070:valid=1:dirty=0:age=311		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11099] STORE: (Seq:      836)(Addr: 268788104   <
IL1Cache->access(MemRead, addr: 2138472, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138472, latency: 12)	   <
CYCLE: 11099 -> 11110					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=704			   <
(0, 0) tag=131070:valid=1:dirty=0:age=312		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 11111] STORE: (Seq:      834)(Addr: 26878809   <
DL1Cache->access(MemWrite, addr: 268788096, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788096, latency: 12)	   <
Memory->access(MemWrite, addr: 268788096, latency: 112)	   <
CYCLE: 11111 -> 11111					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=704			   <
(0, 0) tag=131070:valid=1:dirty=0:age=312		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11111] STORE: (Seq:      837)(Addr: 268788108   <
IL1Cache->access(MemRead, addr: 2138476, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138476, latency: 12)	   <
CYCLE: 11111 -> 11122					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=705			   <
(0, 0) tag=131070:valid=1:dirty=0:age=313		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 11123] STORE: (Seq:      835)(Addr: 26878810   <
DL1Cache->access(MemWrite, addr: 268788100, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788100, latency: 12)	   <
Memory->access(MemWrite, addr: 268788100, latency: 112)	   <
CYCLE: 11123 -> 11123					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=705			   <
(0, 0) tag=131070:valid=1:dirty=0:age=313		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11123] STORE: (Seq:      838)(Addr: 268788112   <
IL1Cache->access(MemRead, addr: 2138480, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138480, latency: 12)	   <
CYCLE: 11123 -> 11134					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=706			   <
(0, 0) tag=131070:valid=1:dirty=0:age=314		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 11135] STORE: (Seq:      836)(Addr: 26878810   <
DL1Cache->access(MemWrite, addr: 268788104, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788104, latency: 12)	   <
Memory->access(MemWrite, addr: 268788104, latency: 112)	   <
CYCLE: 11135 -> 11135					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=706			   <
(0, 0) tag=131070:valid=1:dirty=0:age=314		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11135] STORE: (Seq:      839)(Addr: 268788116   <
IL1Cache->access(MemRead, addr: 2138484, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138484, latency: 12)	   <
CYCLE: 11135 -> 11146					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=707			   <
(0, 0) tag=131070:valid=1:dirty=0:age=315		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 11147] STORE: (Seq:      837)(Addr: 26878810   <
DL1Cache->access(MemWrite, addr: 268788108, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788108, latency: 12)	   <
Memory->access(MemWrite, addr: 268788108, latency: 112)	   <
CYCLE: 11147 -> 11147					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=707			   <
(0, 0) tag=131070:valid=1:dirty=0:age=315		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11147] STORE: (Seq:      840)(Addr: 268788120   <
IL1Cache->access(MemRead, addr: 2138488, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138488, latency: 12)	   <
CYCLE: 11147 -> 11158					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=708			   <
(0, 0) tag=131070:valid=1:dirty=0:age=316		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 11159] STORE: (Seq:      838)(Addr: 26878811   <
DL1Cache->access(MemWrite, addr: 268788112, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788112, latency: 12)	   <
Memory->access(MemWrite, addr: 268788112, latency: 112)	   <
CYCLE: 11159 -> 11159					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=708			   <
(0, 0) tag=131070:valid=1:dirty=0:age=316		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11159] STORE: (Seq:      841)(Addr: 268788124   <
IL1Cache->access(MemRead, addr: 2138492, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138492, latency: 12)	   <
CYCLE: 11159 -> 11170					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=709			   <
(0, 0) tag=131070:valid=1:dirty=0:age=317		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 11171] STORE: (Seq:      839)(Addr: 26878811   <
DL1Cache->access(MemWrite, addr: 268788116, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788116, latency: 12)	   <
Memory->access(MemWrite, addr: 268788116, latency: 112)	   <
CYCLE: 11171 -> 11171					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=709			   <
(0, 0) tag=131070:valid=1:dirty=0:age=317		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11171] ITYPE: (Seq:      842)(Addr: 32)(PC: 2   <
IL1Cache->access(MemRead, addr: 2138496, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138496, latency: 12)	   <
CYCLE: 11171 -> 11182					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=710			   <
(0, 0) tag=131070:valid=1:dirty=0:age=318		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 11183] STORE: (Seq:      840)(Addr: 26878812   <
DL1Cache->access(MemWrite, addr: 268788120, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788120, latency: 12)	   <
Memory->access(MemWrite, addr: 268788120, latency: 112)	   <
CYCLE: 11183 -> 11183					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=710			   <
(0, 0) tag=131070:valid=1:dirty=0:age=318		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11183] ITYPE: (Seq:      843)(Addr: 32)(PC: 2   <
IL1Cache->access(MemRead, addr: 2138500, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138500, latency: 12)	   <
CYCLE: 11183 -> 11194					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=711			   <
(0, 0) tag=131070:valid=1:dirty=0:age=319		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 11195] STORE: (Seq:      841)(Addr: 26878812   <
DL1Cache->access(MemWrite, addr: 268788124, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788124, latency: 12)	   <
Memory->access(MemWrite, addr: 268788124, latency: 112)	   <
CYCLE: 11195 -> 11195					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=711			   <
(0, 0) tag=131070:valid=1:dirty=0:age=319		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11195] ITYPE: (Seq:      844)(Addr: 429496729   <
IL1Cache->access(MemRead, addr: 2138504, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138504, latency: 12)	   <
CYCLE: 11195 -> 11206					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=712			   <
(0, 0) tag=131070:valid=1:dirty=0:age=320		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11207] BRANCH: (Seq:      845)(Addr: 2138464)   <
IL1Cache->access(MemRead, addr: 2138508, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138508, latency: 12)	   <
CYCLE: 11207 -> 11218					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=713			   <
(0, 0) tag=131070:valid=1:dirty=0:age=321		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11219] STORE: (Seq:      846)(Addr: 268788128   <
IL1Cache->access(MemRead, addr: 2138464, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138464, latency: 12)	   <
CYCLE: 11219 -> 11230					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=714			   <
(0, 0) tag=131070:valid=1:dirty=0:age=322		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11231] STORE: (Seq:      847)(Addr: 268788132   <
IL1Cache->access(MemRead, addr: 2138468, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138468, latency: 12)	   <
CYCLE: 11231 -> 11242					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=715			   <
(0, 0) tag=131070:valid=1:dirty=0:age=323		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11243] STORE: (Seq:      848)(Addr: 268788136   <
IL1Cache->access(MemRead, addr: 2138472, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138472, latency: 12)	   <
CYCLE: 11243 -> 11254					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=716			   <
(0, 0) tag=131070:valid=1:dirty=0:age=324		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 11255] STORE: (Seq:      846)(Addr: 26878812   <
DL1Cache->access(MemWrite, addr: 268788128, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788128, latency: 12)	   <
Memory->access(MemWrite, addr: 268788128, latency: 112)	   <
CYCLE: 11255 -> 11255					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=716			   <
(0, 0) tag=131070:valid=1:dirty=0:age=324		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11255] STORE: (Seq:      849)(Addr: 268788140   <
IL1Cache->access(MemRead, addr: 2138476, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138476, latency: 12)	   <
CYCLE: 11255 -> 11266					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=717			   <
(0, 0) tag=131070:valid=1:dirty=0:age=325		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 11267] STORE: (Seq:      847)(Addr: 26878813   <
DL1Cache->access(MemWrite, addr: 268788132, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788132, latency: 12)	   <
Memory->access(MemWrite, addr: 268788132, latency: 112)	   <
CYCLE: 11267 -> 11267					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=717			   <
(0, 0) tag=131070:valid=1:dirty=0:age=325		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11267] STORE: (Seq:      850)(Addr: 268788144   <
IL1Cache->access(MemRead, addr: 2138480, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138480, latency: 12)	   <
CYCLE: 11267 -> 11278					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=718			   <
(0, 0) tag=131070:valid=1:dirty=0:age=326		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 11279] STORE: (Seq:      848)(Addr: 26878813   <
DL1Cache->access(MemWrite, addr: 268788136, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788136, latency: 12)	   <
Memory->access(MemWrite, addr: 268788136, latency: 112)	   <
CYCLE: 11279 -> 11279					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=718			   <
(0, 0) tag=131070:valid=1:dirty=0:age=326		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11279] STORE: (Seq:      851)(Addr: 268788148   <
IL1Cache->access(MemRead, addr: 2138484, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138484, latency: 12)	   <
CYCLE: 11279 -> 11290					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=719			   <
(0, 0) tag=131070:valid=1:dirty=0:age=327		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 11291] STORE: (Seq:      849)(Addr: 26878814   <
DL1Cache->access(MemWrite, addr: 268788140, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788140, latency: 12)	   <
Memory->access(MemWrite, addr: 268788140, latency: 112)	   <
CYCLE: 11291 -> 11291					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=719			   <
(0, 0) tag=131070:valid=1:dirty=0:age=327		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11291] STORE: (Seq:      852)(Addr: 268788152   <
IL1Cache->access(MemRead, addr: 2138488, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138488, latency: 12)	   <
CYCLE: 11291 -> 11302					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=720			   <
(0, 0) tag=131070:valid=1:dirty=0:age=328		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 11303] STORE: (Seq:      850)(Addr: 26878814   <
DL1Cache->access(MemWrite, addr: 268788144, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788144, latency: 12)	   <
Memory->access(MemWrite, addr: 268788144, latency: 112)	   <
CYCLE: 11303 -> 11303					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=720			   <
(0, 0) tag=131070:valid=1:dirty=0:age=328		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11303] STORE: (Seq:      853)(Addr: 268788156   <
IL1Cache->access(MemRead, addr: 2138492, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138492, latency: 12)	   <
CYCLE: 11303 -> 11314					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=721			   <
(0, 0) tag=131070:valid=1:dirty=0:age=329		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 11315] STORE: (Seq:      851)(Addr: 26878814   <
DL1Cache->access(MemWrite, addr: 268788148, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788148, latency: 12)	   <
Memory->access(MemWrite, addr: 268788148, latency: 112)	   <
CYCLE: 11315 -> 11315					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=721			   <
(0, 0) tag=131070:valid=1:dirty=0:age=329		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11315] ITYPE: (Seq:      854)(Addr: 32)(PC: 2   <
IL1Cache->access(MemRead, addr: 2138496, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138496, latency: 12)	   <
CYCLE: 11315 -> 11326					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=722			   <
(0, 0) tag=131070:valid=1:dirty=0:age=330		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 11327] STORE: (Seq:      852)(Addr: 26878815   <
DL1Cache->access(MemWrite, addr: 268788152, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788152, latency: 12)	   <
Memory->access(MemWrite, addr: 268788152, latency: 112)	   <
CYCLE: 11327 -> 11327					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=722			   <
(0, 0) tag=131070:valid=1:dirty=0:age=330		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11327] ITYPE: (Seq:      855)(Addr: 32)(PC: 2   <
IL1Cache->access(MemRead, addr: 2138500, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138500, latency: 12)	   <
CYCLE: 11327 -> 11338					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=723			   <
(0, 0) tag=131070:valid=1:dirty=0:age=331		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 11339] STORE: (Seq:      853)(Addr: 26878815   <
DL1Cache->access(MemWrite, addr: 268788156, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788156, latency: 12)	   <
Memory->access(MemWrite, addr: 268788156, latency: 112)	   <
CYCLE: 11339 -> 11339					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=723			   <
(0, 0) tag=131070:valid=1:dirty=0:age=331		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11339] ITYPE: (Seq:      856)(Addr: 429496729   <
IL1Cache->access(MemRead, addr: 2138504, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138504, latency: 12)	   <
CYCLE: 11339 -> 11350					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=724			   <
(0, 0) tag=131070:valid=1:dirty=0:age=332		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11351] BRANCH: (Seq:      857)(Addr: 2138464)   <
IL1Cache->access(MemRead, addr: 2138508, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138508, latency: 12)	   <
CYCLE: 11351 -> 11362					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=725			   <
(0, 0) tag=131070:valid=1:dirty=0:age=333		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11363] STORE: (Seq:      858)(Addr: 268788160   <
IL1Cache->access(MemRead, addr: 2138464, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138464, latency: 12)	   <
CYCLE: 11363 -> 11374					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=726			   <
(0, 0) tag=131070:valid=1:dirty=0:age=334		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11375] STORE: (Seq:      859)(Addr: 268788164   <
IL1Cache->access(MemRead, addr: 2138468, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138468, latency: 12)	   <
CYCLE: 11375 -> 11386					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=727			   <
(0, 0) tag=131070:valid=1:dirty=0:age=335		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11387] STORE: (Seq:      860)(Addr: 268788168   <
IL1Cache->access(MemRead, addr: 2138472, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138472, latency: 12)	   <
CYCLE: 11387 -> 11398					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=728			   <
(0, 0) tag=131070:valid=1:dirty=0:age=336		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 11399] STORE: (Seq:      858)(Addr: 26878816   <
DL1Cache->access(MemWrite, addr: 268788160, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788160, latency: 12)	   <
Memory->access(MemWrite, addr: 268788160, latency: 112)	   <
CYCLE: 11399 -> 11399					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=728			   <
(0, 0) tag=131070:valid=1:dirty=0:age=336		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11399] STORE: (Seq:      861)(Addr: 268788172   <
IL1Cache->access(MemRead, addr: 2138476, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138476, latency: 12)	   <
CYCLE: 11399 -> 11410					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=729			   <
(0, 0) tag=131070:valid=1:dirty=0:age=337		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 11411] STORE: (Seq:      859)(Addr: 26878816   <
DL1Cache->access(MemWrite, addr: 268788164, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788164, latency: 12)	   <
Memory->access(MemWrite, addr: 268788164, latency: 112)	   <
CYCLE: 11411 -> 11411					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=729			   <
(0, 0) tag=131070:valid=1:dirty=0:age=337		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11411] STORE: (Seq:      862)(Addr: 268788176   <
IL1Cache->access(MemRead, addr: 2138480, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138480, latency: 12)	   <
CYCLE: 11411 -> 11422					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=730			   <
(0, 0) tag=131070:valid=1:dirty=0:age=338		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 11423] STORE: (Seq:      860)(Addr: 26878816   <
DL1Cache->access(MemWrite, addr: 268788168, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788168, latency: 12)	   <
Memory->access(MemWrite, addr: 268788168, latency: 112)	   <
CYCLE: 11423 -> 11423					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=730			   <
(0, 0) tag=131070:valid=1:dirty=0:age=338		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11423] STORE: (Seq:      863)(Addr: 268788180   <
IL1Cache->access(MemRead, addr: 2138484, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138484, latency: 12)	   <
CYCLE: 11423 -> 11434					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=731			   <
(0, 0) tag=131070:valid=1:dirty=0:age=339		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 11435] STORE: (Seq:      861)(Addr: 26878817   <
DL1Cache->access(MemWrite, addr: 268788172, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788172, latency: 12)	   <
Memory->access(MemWrite, addr: 268788172, latency: 112)	   <
CYCLE: 11435 -> 11435					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=731			   <
(0, 0) tag=131070:valid=1:dirty=0:age=339		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11435] STORE: (Seq:      864)(Addr: 268788184   <
IL1Cache->access(MemRead, addr: 2138488, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138488, latency: 12)	   <
CYCLE: 11435 -> 11446					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=732			   <
(0, 0) tag=131070:valid=1:dirty=0:age=340		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 11447] STORE: (Seq:      862)(Addr: 26878817   <
DL1Cache->access(MemWrite, addr: 268788176, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788176, latency: 12)	   <
Memory->access(MemWrite, addr: 268788176, latency: 112)	   <
CYCLE: 11447 -> 11447					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=732			   <
(0, 0) tag=131070:valid=1:dirty=0:age=340		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11447] STORE: (Seq:      865)(Addr: 268788188   <
IL1Cache->access(MemRead, addr: 2138492, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138492, latency: 12)	   <
CYCLE: 11447 -> 11458					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=733			   <
(0, 0) tag=131070:valid=1:dirty=0:age=341		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 11459] STORE: (Seq:      863)(Addr: 26878818   <
DL1Cache->access(MemWrite, addr: 268788180, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788180, latency: 12)	   <
Memory->access(MemWrite, addr: 268788180, latency: 112)	   <
CYCLE: 11459 -> 11459					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=733			   <
(0, 0) tag=131070:valid=1:dirty=0:age=341		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11459] ITYPE: (Seq:      866)(Addr: 32)(PC: 2   <
IL1Cache->access(MemRead, addr: 2138496, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138496, latency: 12)	   <
CYCLE: 11459 -> 11470					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=734			   <
(0, 0) tag=131070:valid=1:dirty=0:age=342		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 11471] STORE: (Seq:      864)(Addr: 26878818   <
DL1Cache->access(MemWrite, addr: 268788184, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788184, latency: 12)	   <
Memory->access(MemWrite, addr: 268788184, latency: 112)	   <
CYCLE: 11471 -> 11471					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=734			   <
(0, 0) tag=131070:valid=1:dirty=0:age=342		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11471] ITYPE: (Seq:      867)(Addr: 32)(PC: 2   <
IL1Cache->access(MemRead, addr: 2138500, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138500, latency: 12)	   <
CYCLE: 11471 -> 11482					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=735			   <
(0, 0) tag=131070:valid=1:dirty=0:age=343		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 11483] STORE: (Seq:      865)(Addr: 26878818   <
DL1Cache->access(MemWrite, addr: 268788188, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788188, latency: 12)	   <
Memory->access(MemWrite, addr: 268788188, latency: 112)	   <
CYCLE: 11483 -> 11483					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=735			   <
(0, 0) tag=131070:valid=1:dirty=0:age=343		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11483] ITYPE: (Seq:      868)(Addr: 429496729   <
IL1Cache->access(MemRead, addr: 2138504, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138504, latency: 12)	   <
CYCLE: 11483 -> 11494					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=736			   <
(0, 0) tag=131070:valid=1:dirty=0:age=344		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11495] BRANCH: (Seq:      869)(Addr: 2138464)   <
IL1Cache->access(MemRead, addr: 2138508, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138508, latency: 12)	   <
CYCLE: 11495 -> 11506					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=737			   <
(0, 0) tag=131070:valid=1:dirty=0:age=345		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11507] STORE: (Seq:      870)(Addr: 268788192   <
IL1Cache->access(MemRead, addr: 2138464, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138464, latency: 12)	   <
CYCLE: 11507 -> 11518					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=738			   <
(0, 0) tag=131070:valid=1:dirty=0:age=346		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11519] STORE: (Seq:      871)(Addr: 268788196   <
IL1Cache->access(MemRead, addr: 2138468, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138468, latency: 12)	   <
CYCLE: 11519 -> 11530					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=739			   <
(0, 0) tag=131070:valid=1:dirty=0:age=347		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11531] STORE: (Seq:      872)(Addr: 268788200   <
IL1Cache->access(MemRead, addr: 2138472, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138472, latency: 12)	   <
CYCLE: 11531 -> 11542					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=740			   <
(0, 0) tag=131070:valid=1:dirty=0:age=348		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 11543] STORE: (Seq:      870)(Addr: 26878819   <
DL1Cache->access(MemWrite, addr: 268788192, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788192, latency: 12)	   <
Memory->access(MemWrite, addr: 268788192, latency: 112)	   <
CYCLE: 11543 -> 11543					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=740			   <
(0, 0) tag=131070:valid=1:dirty=0:age=348		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11543] STORE: (Seq:      873)(Addr: 268788204   <
IL1Cache->access(MemRead, addr: 2138476, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138476, latency: 12)	   <
CYCLE: 11543 -> 11554					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=741			   <
(0, 0) tag=131070:valid=1:dirty=0:age=349		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 11555] STORE: (Seq:      871)(Addr: 26878819   <
DL1Cache->access(MemWrite, addr: 268788196, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788196, latency: 12)	   <
Memory->access(MemWrite, addr: 268788196, latency: 112)	   <
CYCLE: 11555 -> 11555					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=741			   <
(0, 0) tag=131070:valid=1:dirty=0:age=349		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11555] STORE: (Seq:      874)(Addr: 268788208   <
IL1Cache->access(MemRead, addr: 2138480, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138480, latency: 12)	   <
CYCLE: 11555 -> 11566					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=742			   <
(0, 0) tag=131070:valid=1:dirty=0:age=350		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 11567] STORE: (Seq:      872)(Addr: 26878820   <
DL1Cache->access(MemWrite, addr: 268788200, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788200, latency: 12)	   <
Memory->access(MemWrite, addr: 268788200, latency: 112)	   <
CYCLE: 11567 -> 11567					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=742			   <
(0, 0) tag=131070:valid=1:dirty=0:age=350		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11567] STORE: (Seq:      875)(Addr: 268788212   <
IL1Cache->access(MemRead, addr: 2138484, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138484, latency: 12)	   <
CYCLE: 11567 -> 11578					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=743			   <
(0, 0) tag=131070:valid=1:dirty=0:age=351		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 11579] STORE: (Seq:      873)(Addr: 26878820   <
DL1Cache->access(MemWrite, addr: 268788204, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788204, latency: 12)	   <
Memory->access(MemWrite, addr: 268788204, latency: 112)	   <
CYCLE: 11579 -> 11579					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=743			   <
(0, 0) tag=131070:valid=1:dirty=0:age=351		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11579] STORE: (Seq:      876)(Addr: 268788216   <
IL1Cache->access(MemRead, addr: 2138488, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138488, latency: 12)	   <
CYCLE: 11579 -> 11590					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=744			   <
(0, 0) tag=131070:valid=1:dirty=0:age=352		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 11591] STORE: (Seq:      874)(Addr: 26878820   <
DL1Cache->access(MemWrite, addr: 268788208, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788208, latency: 12)	   <
Memory->access(MemWrite, addr: 268788208, latency: 112)	   <
CYCLE: 11591 -> 11591					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=744			   <
(0, 0) tag=131070:valid=1:dirty=0:age=352		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11591] STORE: (Seq:      877)(Addr: 268788220   <
IL1Cache->access(MemRead, addr: 2138492, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138492, latency: 12)	   <
CYCLE: 11591 -> 11602					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=745			   <
(0, 0) tag=131070:valid=1:dirty=0:age=353		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 11603] STORE: (Seq:      875)(Addr: 26878821   <
DL1Cache->access(MemWrite, addr: 268788212, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788212, latency: 12)	   <
Memory->access(MemWrite, addr: 268788212, latency: 112)	   <
CYCLE: 11603 -> 11603					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=745			   <
(0, 0) tag=131070:valid=1:dirty=0:age=353		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11603] ITYPE: (Seq:      878)(Addr: 32)(PC: 2   <
IL1Cache->access(MemRead, addr: 2138496, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138496, latency: 12)	   <
CYCLE: 11603 -> 11614					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=746			   <
(0, 0) tag=131070:valid=1:dirty=0:age=354		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 11615] STORE: (Seq:      876)(Addr: 26878821   <
DL1Cache->access(MemWrite, addr: 268788216, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788216, latency: 12)	   <
Memory->access(MemWrite, addr: 268788216, latency: 112)	   <
CYCLE: 11615 -> 11615					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=746			   <
(0, 0) tag=131070:valid=1:dirty=0:age=354		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11615] ITYPE: (Seq:      879)(Addr: 32)(PC: 2   <
IL1Cache->access(MemRead, addr: 2138500, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138500, latency: 12)	   <
CYCLE: 11615 -> 11626					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=747			   <
(0, 0) tag=131070:valid=1:dirty=0:age=355		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 11627] STORE: (Seq:      877)(Addr: 26878822   <
DL1Cache->access(MemWrite, addr: 268788220, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788220, latency: 12)	   <
Memory->access(MemWrite, addr: 268788220, latency: 112)	   <
CYCLE: 11627 -> 11627					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=747			   <
(0, 0) tag=131070:valid=1:dirty=0:age=355		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11627] ITYPE: (Seq:      880)(Addr: 429496729   <
IL1Cache->access(MemRead, addr: 2138504, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138504, latency: 12)	   <
CYCLE: 11627 -> 11638					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=748			   <
(0, 0) tag=131070:valid=1:dirty=0:age=356		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11639] BRANCH: (Seq:      881)(Addr: 2138464)   <
IL1Cache->access(MemRead, addr: 2138508, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138508, latency: 12)	   <
CYCLE: 11639 -> 11650					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=749			   <
(0, 0) tag=131070:valid=1:dirty=0:age=357		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11651] STORE: (Seq:      882)(Addr: 268788224   <
IL1Cache->access(MemRead, addr: 2138464, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138464, latency: 12)	   <
CYCLE: 11651 -> 11662					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=750			   <
(0, 0) tag=131070:valid=1:dirty=0:age=358		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11663] STORE: (Seq:      883)(Addr: 268788228   <
IL1Cache->access(MemRead, addr: 2138468, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138468, latency: 12)	   <
CYCLE: 11663 -> 11674					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=751			   <
(0, 0) tag=131070:valid=1:dirty=0:age=359		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11675] STORE: (Seq:      884)(Addr: 268788232   <
IL1Cache->access(MemRead, addr: 2138472, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138472, latency: 12)	   <
CYCLE: 11675 -> 11686					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=752			   <
(0, 0) tag=131070:valid=1:dirty=0:age=360		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 11687] STORE: (Seq:      882)(Addr: 26878822   <
DL1Cache->access(MemWrite, addr: 268788224, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788224, latency: 12)	   <
Memory->access(MemWrite, addr: 268788224, latency: 112)	   <
CYCLE: 11687 -> 11687					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=752			   <
(0, 0) tag=131070:valid=1:dirty=0:age=360		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11687] STORE: (Seq:      885)(Addr: 268788236   <
IL1Cache->access(MemRead, addr: 2138476, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138476, latency: 12)	   <
CYCLE: 11687 -> 11698					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=753			   <
(0, 0) tag=131070:valid=1:dirty=0:age=361		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 11699] STORE: (Seq:      883)(Addr: 26878822   <
DL1Cache->access(MemWrite, addr: 268788228, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788228, latency: 12)	   <
Memory->access(MemWrite, addr: 268788228, latency: 112)	   <
CYCLE: 11699 -> 11699					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=753			   <
(0, 0) tag=131070:valid=1:dirty=0:age=361		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11699] STORE: (Seq:      886)(Addr: 268788240   <
IL1Cache->access(MemRead, addr: 2138480, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138480, latency: 12)	   <
CYCLE: 11699 -> 11710					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=754			   <
(0, 0) tag=131070:valid=1:dirty=0:age=362		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 11711] STORE: (Seq:      884)(Addr: 26878823   <
DL1Cache->access(MemWrite, addr: 268788232, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788232, latency: 12)	   <
Memory->access(MemWrite, addr: 268788232, latency: 112)	   <
CYCLE: 11711 -> 11711					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=754			   <
(0, 0) tag=131070:valid=1:dirty=0:age=362		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11711] STORE: (Seq:      887)(Addr: 268788244   <
IL1Cache->access(MemRead, addr: 2138484, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138484, latency: 12)	   <
CYCLE: 11711 -> 11722					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=755			   <
(0, 0) tag=131070:valid=1:dirty=0:age=363		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 11723] STORE: (Seq:      885)(Addr: 26878823   <
DL1Cache->access(MemWrite, addr: 268788236, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788236, latency: 12)	   <
Memory->access(MemWrite, addr: 268788236, latency: 112)	   <
CYCLE: 11723 -> 11723					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=755			   <
(0, 0) tag=131070:valid=1:dirty=0:age=363		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11723] STORE: (Seq:      888)(Addr: 268788248   <
IL1Cache->access(MemRead, addr: 2138488, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138488, latency: 12)	   <
CYCLE: 11723 -> 11734					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=756			   <
(0, 0) tag=131070:valid=1:dirty=0:age=364		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 11735] STORE: (Seq:      886)(Addr: 26878824   <
DL1Cache->access(MemWrite, addr: 268788240, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788240, latency: 12)	   <
Memory->access(MemWrite, addr: 268788240, latency: 112)	   <
CYCLE: 11735 -> 11735					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=756			   <
(0, 0) tag=131070:valid=1:dirty=0:age=364		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11735] STORE: (Seq:      889)(Addr: 268788252   <
IL1Cache->access(MemRead, addr: 2138492, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138492, latency: 12)	   <
CYCLE: 11735 -> 11746					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=757			   <
(0, 0) tag=131070:valid=1:dirty=0:age=365		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 11747] STORE: (Seq:      887)(Addr: 26878824   <
DL1Cache->access(MemWrite, addr: 268788244, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788244, latency: 12)	   <
Memory->access(MemWrite, addr: 268788244, latency: 112)	   <
CYCLE: 11747 -> 11747					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=757			   <
(0, 0) tag=131070:valid=1:dirty=0:age=365		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11747] ITYPE: (Seq:      890)(Addr: 32)(PC: 2   <
IL1Cache->access(MemRead, addr: 2138496, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138496, latency: 12)	   <
CYCLE: 11747 -> 11758					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=758			   <
(0, 0) tag=131070:valid=1:dirty=0:age=366		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 11759] STORE: (Seq:      888)(Addr: 26878824   <
DL1Cache->access(MemWrite, addr: 268788248, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788248, latency: 12)	   <
Memory->access(MemWrite, addr: 268788248, latency: 112)	   <
CYCLE: 11759 -> 11759					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=758			   <
(0, 0) tag=131070:valid=1:dirty=0:age=366		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11759] ITYPE: (Seq:      891)(Addr: 32)(PC: 2   <
IL1Cache->access(MemRead, addr: 2138500, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138500, latency: 12)	   <
CYCLE: 11759 -> 11770					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=759			   <
(0, 0) tag=131070:valid=1:dirty=0:age=367		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 11771] STORE: (Seq:      889)(Addr: 26878825   <
DL1Cache->access(MemWrite, addr: 268788252, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788252, latency: 12)	   <
Memory->access(MemWrite, addr: 268788252, latency: 112)	   <
CYCLE: 11771 -> 11771					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=759			   <
(0, 0) tag=131070:valid=1:dirty=0:age=367		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11771] ITYPE: (Seq:      892)(Addr: 429496729   <
IL1Cache->access(MemRead, addr: 2138504, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138504, latency: 12)	   <
CYCLE: 11771 -> 11782					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=760			   <
(0, 0) tag=131070:valid=1:dirty=0:age=368		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11783] BRANCH: (Seq:      893)(Addr: 2138464)   <
IL1Cache->access(MemRead, addr: 2138508, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138508, latency: 12)	   <
CYCLE: 11783 -> 11794					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=761			   <
(0, 0) tag=131070:valid=1:dirty=0:age=369		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11795] STORE: (Seq:      894)(Addr: 268788256   <
IL1Cache->access(MemRead, addr: 2138464, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138464, latency: 12)	   <
CYCLE: 11795 -> 11806					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=762			   <
(0, 0) tag=131070:valid=1:dirty=0:age=370		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11807] STORE: (Seq:      895)(Addr: 268788260   <
IL1Cache->access(MemRead, addr: 2138468, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138468, latency: 12)	   <
CYCLE: 11807 -> 11818					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=763			   <
(0, 0) tag=131070:valid=1:dirty=0:age=371		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11819] STORE: (Seq:      896)(Addr: 268788264   <
IL1Cache->access(MemRead, addr: 2138472, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138472, latency: 12)	   <
CYCLE: 11819 -> 11830					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=764			   <
(0, 0) tag=131070:valid=1:dirty=0:age=372		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 11831] STORE: (Seq:      894)(Addr: 26878825   <
DL1Cache->access(MemWrite, addr: 268788256, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788256, latency: 12)	   <
Memory->access(MemWrite, addr: 268788256, latency: 112)	   <
CYCLE: 11831 -> 11831					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=764			   <
(0, 0) tag=131070:valid=1:dirty=0:age=372		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11831] STORE: (Seq:      897)(Addr: 268788268   <
IL1Cache->access(MemRead, addr: 2138476, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138476, latency: 12)	   <
CYCLE: 11831 -> 11842					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=765			   <
(0, 0) tag=131070:valid=1:dirty=0:age=373		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 11843] STORE: (Seq:      895)(Addr: 26878826   <
DL1Cache->access(MemWrite, addr: 268788260, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788260, latency: 12)	   <
Memory->access(MemWrite, addr: 268788260, latency: 112)	   <
CYCLE: 11843 -> 11843					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=765			   <
(0, 0) tag=131070:valid=1:dirty=0:age=373		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11843] STORE: (Seq:      898)(Addr: 268788272   <
IL1Cache->access(MemRead, addr: 2138480, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138480, latency: 12)	   <
CYCLE: 11843 -> 11854					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=766			   <
(0, 0) tag=131070:valid=1:dirty=0:age=374		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 11855] STORE: (Seq:      896)(Addr: 26878826   <
DL1Cache->access(MemWrite, addr: 268788264, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788264, latency: 12)	   <
Memory->access(MemWrite, addr: 268788264, latency: 112)	   <
CYCLE: 11855 -> 11855					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=766			   <
(0, 0) tag=131070:valid=1:dirty=0:age=374		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11855] STORE: (Seq:      899)(Addr: 268788276   <
IL1Cache->access(MemRead, addr: 2138484, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138484, latency: 12)	   <
CYCLE: 11855 -> 11866					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=767			   <
(0, 0) tag=131070:valid=1:dirty=0:age=375		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 11867] STORE: (Seq:      897)(Addr: 26878826   <
DL1Cache->access(MemWrite, addr: 268788268, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788268, latency: 12)	   <
Memory->access(MemWrite, addr: 268788268, latency: 112)	   <
CYCLE: 11867 -> 11867					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=767			   <
(0, 0) tag=131070:valid=1:dirty=0:age=375		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11867] STORE: (Seq:      900)(Addr: 268788280   <
IL1Cache->access(MemRead, addr: 2138488, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138488, latency: 12)	   <
CYCLE: 11867 -> 11878					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=768			   <
(0, 0) tag=131070:valid=1:dirty=0:age=376		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 11879] STORE: (Seq:      898)(Addr: 26878827   <
DL1Cache->access(MemWrite, addr: 268788272, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788272, latency: 12)	   <
Memory->access(MemWrite, addr: 268788272, latency: 112)	   <
CYCLE: 11879 -> 11879					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=768			   <
(0, 0) tag=131070:valid=1:dirty=0:age=376		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11879] STORE: (Seq:      901)(Addr: 268788284   <
IL1Cache->access(MemRead, addr: 2138492, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138492, latency: 12)	   <
CYCLE: 11879 -> 11890					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=769			   <
(0, 0) tag=131070:valid=1:dirty=0:age=377		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 11891] STORE: (Seq:      899)(Addr: 26878827   <
DL1Cache->access(MemWrite, addr: 268788276, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788276, latency: 12)	   <
Memory->access(MemWrite, addr: 268788276, latency: 112)	   <
CYCLE: 11891 -> 11891					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=769			   <
(0, 0) tag=131070:valid=1:dirty=0:age=377		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11891] ITYPE: (Seq:      902)(Addr: 32)(PC: 2   <
IL1Cache->access(MemRead, addr: 2138496, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138496, latency: 12)	   <
CYCLE: 11891 -> 11902					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=770			   <
(0, 0) tag=131070:valid=1:dirty=0:age=378		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 11903] STORE: (Seq:      900)(Addr: 26878828   <
DL1Cache->access(MemWrite, addr: 268788280, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788280, latency: 12)	   <
Memory->access(MemWrite, addr: 268788280, latency: 112)	   <
CYCLE: 11903 -> 11903					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=770			   <
(0, 0) tag=131070:valid=1:dirty=0:age=378		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11903] ITYPE: (Seq:      903)(Addr: 32)(PC: 2   <
IL1Cache->access(MemRead, addr: 2138500, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138500, latency: 12)	   <
CYCLE: 11903 -> 11914					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=771			   <
(0, 0) tag=131070:valid=1:dirty=0:age=379		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 11915] STORE: (Seq:      901)(Addr: 26878828   <
DL1Cache->access(MemWrite, addr: 268788284, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788284, latency: 12)	   <
Memory->access(MemWrite, addr: 268788284, latency: 112)	   <
CYCLE: 11915 -> 11915					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=771			   <
(0, 0) tag=131070:valid=1:dirty=0:age=379		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11915] ITYPE: (Seq:      904)(Addr: 429496729   <
IL1Cache->access(MemRead, addr: 2138504, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138504, latency: 12)	   <
CYCLE: 11915 -> 11926					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=772			   <
(0, 0) tag=131070:valid=1:dirty=0:age=380		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11927] BRANCH: (Seq:      905)(Addr: 2138464)   <
IL1Cache->access(MemRead, addr: 2138508, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138508, latency: 12)	   <
CYCLE: 11927 -> 11938					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=773			   <
(0, 0) tag=131070:valid=1:dirty=0:age=381		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11939] STORE: (Seq:      906)(Addr: 268788288   <
IL1Cache->access(MemRead, addr: 2138464, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138464, latency: 12)	   <
CYCLE: 11939 -> 11950					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=774			   <
(0, 0) tag=131070:valid=1:dirty=0:age=382		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11951] STORE: (Seq:      907)(Addr: 268788292   <
IL1Cache->access(MemRead, addr: 2138468, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138468, latency: 12)	   <
CYCLE: 11951 -> 11962					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=775			   <
(0, 0) tag=131070:valid=1:dirty=0:age=383		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11963] STORE: (Seq:      908)(Addr: 268788296   <
IL1Cache->access(MemRead, addr: 2138472, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138472, latency: 12)	   <
CYCLE: 11963 -> 11974					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=776			   <
(0, 0) tag=131070:valid=1:dirty=0:age=384		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 11975] STORE: (Seq:      906)(Addr: 26878828   <
DL1Cache->access(MemWrite, addr: 268788288, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788288, latency: 12)	   <
Memory->access(MemWrite, addr: 268788288, latency: 112)	   <
CYCLE: 11975 -> 11975					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=776			   <
(0, 0) tag=131070:valid=1:dirty=0:age=384		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11975] STORE: (Seq:      909)(Addr: 268788300   <
IL1Cache->access(MemRead, addr: 2138476, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138476, latency: 12)	   <
CYCLE: 11975 -> 11986					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=777			   <
(0, 0) tag=131070:valid=1:dirty=0:age=385		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 11987] STORE: (Seq:      907)(Addr: 26878829   <
DL1Cache->access(MemWrite, addr: 268788292, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788292, latency: 12)	   <
Memory->access(MemWrite, addr: 268788292, latency: 112)	   <
CYCLE: 11987 -> 11987					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=777			   <
(0, 0) tag=131070:valid=1:dirty=0:age=385		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11987] STORE: (Seq:      910)(Addr: 268788304   <
IL1Cache->access(MemRead, addr: 2138480, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138480, latency: 12)	   <
CYCLE: 11987 -> 11998					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=778			   <
(0, 0) tag=131070:valid=1:dirty=0:age=386		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 11999] STORE: (Seq:      908)(Addr: 26878829   <
DL1Cache->access(MemWrite, addr: 268788296, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788296, latency: 12)	   <
Memory->access(MemWrite, addr: 268788296, latency: 112)	   <
CYCLE: 11999 -> 11999					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=778			   <
(0, 0) tag=131070:valid=1:dirty=0:age=386		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 11999] STORE: (Seq:      911)(Addr: 268788308   <
IL1Cache->access(MemRead, addr: 2138484, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138484, latency: 12)	   <
CYCLE: 11999 -> 12010					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=779			   <
(0, 0) tag=131070:valid=1:dirty=0:age=387		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 12011] STORE: (Seq:      909)(Addr: 26878830   <
DL1Cache->access(MemWrite, addr: 268788300, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788300, latency: 12)	   <
Memory->access(MemWrite, addr: 268788300, latency: 112)	   <
CYCLE: 12011 -> 12011					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=779			   <
(0, 0) tag=131070:valid=1:dirty=0:age=387		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12011] STORE: (Seq:      912)(Addr: 268788312   <
IL1Cache->access(MemRead, addr: 2138488, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138488, latency: 12)	   <
CYCLE: 12011 -> 12022					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=780			   <
(0, 0) tag=131070:valid=1:dirty=0:age=388		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 12023] STORE: (Seq:      910)(Addr: 26878830   <
DL1Cache->access(MemWrite, addr: 268788304, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788304, latency: 12)	   <
Memory->access(MemWrite, addr: 268788304, latency: 112)	   <
CYCLE: 12023 -> 12023					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=780			   <
(0, 0) tag=131070:valid=1:dirty=0:age=388		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12023] STORE: (Seq:      913)(Addr: 268788316   <
IL1Cache->access(MemRead, addr: 2138492, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138492, latency: 12)	   <
CYCLE: 12023 -> 12034					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=781			   <
(0, 0) tag=131070:valid=1:dirty=0:age=389		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 12035] STORE: (Seq:      911)(Addr: 26878830   <
DL1Cache->access(MemWrite, addr: 268788308, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788308, latency: 12)	   <
Memory->access(MemWrite, addr: 268788308, latency: 112)	   <
CYCLE: 12035 -> 12035					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=781			   <
(0, 0) tag=131070:valid=1:dirty=0:age=389		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12035] ITYPE: (Seq:      914)(Addr: 32)(PC: 2   <
IL1Cache->access(MemRead, addr: 2138496, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138496, latency: 12)	   <
CYCLE: 12035 -> 12046					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=782			   <
(0, 0) tag=131070:valid=1:dirty=0:age=390		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 12047] STORE: (Seq:      912)(Addr: 26878831   <
DL1Cache->access(MemWrite, addr: 268788312, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788312, latency: 12)	   <
Memory->access(MemWrite, addr: 268788312, latency: 112)	   <
CYCLE: 12047 -> 12047					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=782			   <
(0, 0) tag=131070:valid=1:dirty=0:age=390		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12047] ITYPE: (Seq:      915)(Addr: 32)(PC: 2   <
IL1Cache->access(MemRead, addr: 2138500, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138500, latency: 12)	   <
CYCLE: 12047 -> 12058					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=783			   <
(0, 0) tag=131070:valid=1:dirty=0:age=391		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 12059] STORE: (Seq:      913)(Addr: 26878831   <
DL1Cache->access(MemWrite, addr: 268788316, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788316, latency: 12)	   <
Memory->access(MemWrite, addr: 268788316, latency: 112)	   <
CYCLE: 12059 -> 12059					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=783			   <
(0, 0) tag=131070:valid=1:dirty=0:age=391		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12059] ITYPE: (Seq:      916)(Addr: 429496729   <
IL1Cache->access(MemRead, addr: 2138504, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138504, latency: 12)	   <
CYCLE: 12059 -> 12070					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=784			   <
(0, 0) tag=131070:valid=1:dirty=0:age=392		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12071] BRANCH: (Seq:      917)(Addr: 2138464)   <
IL1Cache->access(MemRead, addr: 2138508, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138508, latency: 12)	   <
CYCLE: 12071 -> 12082					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=785			   <
(0, 0) tag=131070:valid=1:dirty=0:age=393		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12083] STORE: (Seq:      918)(Addr: 268788320   <
IL1Cache->access(MemRead, addr: 2138464, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138464, latency: 12)	   <
CYCLE: 12083 -> 12094					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=786			   <
(0, 0) tag=131070:valid=1:dirty=0:age=394		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12095] STORE: (Seq:      919)(Addr: 268788324   <
IL1Cache->access(MemRead, addr: 2138468, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138468, latency: 12)	   <
CYCLE: 12095 -> 12106					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=787			   <
(0, 0) tag=131070:valid=1:dirty=0:age=395		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12107] STORE: (Seq:      920)(Addr: 268788328   <
IL1Cache->access(MemRead, addr: 2138472, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138472, latency: 12)	   <
CYCLE: 12107 -> 12118					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=788			   <
(0, 0) tag=131070:valid=1:dirty=0:age=396		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 12119] STORE: (Seq:      918)(Addr: 26878832   <
DL1Cache->access(MemWrite, addr: 268788320, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788320, latency: 12)	   <
Memory->access(MemWrite, addr: 268788320, latency: 112)	   <
CYCLE: 12119 -> 12119					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=788			   <
(0, 0) tag=131070:valid=1:dirty=0:age=396		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12119] STORE: (Seq:      921)(Addr: 268788332   <
IL1Cache->access(MemRead, addr: 2138476, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138476, latency: 12)	   <
CYCLE: 12119 -> 12130					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=789			   <
(0, 0) tag=131070:valid=1:dirty=0:age=397		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 12131] STORE: (Seq:      919)(Addr: 26878832   <
DL1Cache->access(MemWrite, addr: 268788324, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788324, latency: 12)	   <
Memory->access(MemWrite, addr: 268788324, latency: 112)	   <
CYCLE: 12131 -> 12131					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=789			   <
(0, 0) tag=131070:valid=1:dirty=0:age=397		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12131] STORE: (Seq:      922)(Addr: 268788336   <
IL1Cache->access(MemRead, addr: 2138480, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138480, latency: 12)	   <
CYCLE: 12131 -> 12142					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=790			   <
(0, 0) tag=131070:valid=1:dirty=0:age=398		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 12143] STORE: (Seq:      920)(Addr: 26878832   <
DL1Cache->access(MemWrite, addr: 268788328, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788328, latency: 12)	   <
Memory->access(MemWrite, addr: 268788328, latency: 112)	   <
CYCLE: 12143 -> 12143					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=790			   <
(0, 0) tag=131070:valid=1:dirty=0:age=398		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12143] STORE: (Seq:      923)(Addr: 268788340   <
IL1Cache->access(MemRead, addr: 2138484, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138484, latency: 12)	   <
CYCLE: 12143 -> 12154					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=791			   <
(0, 0) tag=131070:valid=1:dirty=0:age=399		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 12155] STORE: (Seq:      921)(Addr: 26878833   <
DL1Cache->access(MemWrite, addr: 268788332, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788332, latency: 12)	   <
Memory->access(MemWrite, addr: 268788332, latency: 112)	   <
CYCLE: 12155 -> 12155					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=791			   <
(0, 0) tag=131070:valid=1:dirty=0:age=399		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12155] STORE: (Seq:      924)(Addr: 268788344   <
IL1Cache->access(MemRead, addr: 2138488, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138488, latency: 12)	   <
CYCLE: 12155 -> 12166					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=792			   <
(0, 0) tag=131070:valid=1:dirty=0:age=400		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 12167] STORE: (Seq:      922)(Addr: 26878833   <
DL1Cache->access(MemWrite, addr: 268788336, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788336, latency: 12)	   <
Memory->access(MemWrite, addr: 268788336, latency: 112)	   <
CYCLE: 12167 -> 12167					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=792			   <
(0, 0) tag=131070:valid=1:dirty=0:age=400		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12167] STORE: (Seq:      925)(Addr: 268788348   <
IL1Cache->access(MemRead, addr: 2138492, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138492, latency: 12)	   <
CYCLE: 12167 -> 12178					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=793			   <
(0, 0) tag=131070:valid=1:dirty=0:age=401		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 12179] STORE: (Seq:      923)(Addr: 26878834   <
DL1Cache->access(MemWrite, addr: 268788340, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788340, latency: 12)	   <
Memory->access(MemWrite, addr: 268788340, latency: 112)	   <
CYCLE: 12179 -> 12179					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=793			   <
(0, 0) tag=131070:valid=1:dirty=0:age=401		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12179] ITYPE: (Seq:      926)(Addr: 32)(PC: 2   <
IL1Cache->access(MemRead, addr: 2138496, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138496, latency: 12)	   <
CYCLE: 12179 -> 12190					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=794			   <
(0, 0) tag=131070:valid=1:dirty=0:age=402		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 12191] STORE: (Seq:      924)(Addr: 26878834   <
DL1Cache->access(MemWrite, addr: 268788344, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788344, latency: 12)	   <
Memory->access(MemWrite, addr: 268788344, latency: 112)	   <
CYCLE: 12191 -> 12191					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=794			   <
(0, 0) tag=131070:valid=1:dirty=0:age=402		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12191] ITYPE: (Seq:      927)(Addr: 32)(PC: 2   <
IL1Cache->access(MemRead, addr: 2138500, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138500, latency: 12)	   <
CYCLE: 12191 -> 12202					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=795			   <
(0, 0) tag=131070:valid=1:dirty=0:age=403		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 12203] STORE: (Seq:      925)(Addr: 26878834   <
DL1Cache->access(MemWrite, addr: 268788348, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788348, latency: 12)	   <
Memory->access(MemWrite, addr: 268788348, latency: 112)	   <
CYCLE: 12203 -> 12203					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=795			   <
(0, 0) tag=131070:valid=1:dirty=0:age=403		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12203] ITYPE: (Seq:      928)(Addr: 429496729   <
IL1Cache->access(MemRead, addr: 2138504, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138504, latency: 12)	   <
CYCLE: 12203 -> 12214					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=796			   <
(0, 0) tag=131070:valid=1:dirty=0:age=404		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12215] BRANCH: (Seq:      929)(Addr: 2138464)   <
IL1Cache->access(MemRead, addr: 2138508, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138508, latency: 12)	   <
CYCLE: 12215 -> 12226					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=797			   <
(0, 0) tag=131070:valid=1:dirty=0:age=405		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12227] STORE: (Seq:      930)(Addr: 268788352   <
IL1Cache->access(MemRead, addr: 2138464, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138464, latency: 12)	   <
CYCLE: 12227 -> 12238					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=798			   <
(0, 0) tag=131070:valid=1:dirty=0:age=406		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12239] STORE: (Seq:      931)(Addr: 268788356   <
IL1Cache->access(MemRead, addr: 2138468, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138468, latency: 12)	   <
CYCLE: 12239 -> 12250					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=799			   <
(0, 0) tag=131070:valid=1:dirty=0:age=407		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12251] STORE: (Seq:      932)(Addr: 268788360   <
IL1Cache->access(MemRead, addr: 2138472, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138472, latency: 12)	   <
CYCLE: 12251 -> 12262					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=800			   <
(0, 0) tag=131070:valid=1:dirty=0:age=408		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 12263] STORE: (Seq:      930)(Addr: 26878835   <
DL1Cache->access(MemWrite, addr: 268788352, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788352, latency: 12)	   <
Memory->access(MemWrite, addr: 268788352, latency: 112)	   <
CYCLE: 12263 -> 12263					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=800			   <
(0, 0) tag=131070:valid=1:dirty=0:age=408		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12263] STORE: (Seq:      933)(Addr: 268788364   <
IL1Cache->access(MemRead, addr: 2138476, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138476, latency: 12)	   <
CYCLE: 12263 -> 12274					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=801			   <
(0, 0) tag=131070:valid=1:dirty=0:age=409		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 12275] STORE: (Seq:      931)(Addr: 26878835   <
DL1Cache->access(MemWrite, addr: 268788356, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788356, latency: 12)	   <
Memory->access(MemWrite, addr: 268788356, latency: 112)	   <
CYCLE: 12275 -> 12275					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=801			   <
(0, 0) tag=131070:valid=1:dirty=0:age=409		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12275] STORE: (Seq:      934)(Addr: 268788368   <
IL1Cache->access(MemRead, addr: 2138480, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138480, latency: 12)	   <
CYCLE: 12275 -> 12286					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=802			   <
(0, 0) tag=131070:valid=1:dirty=0:age=410		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 12287] STORE: (Seq:      932)(Addr: 26878836   <
DL1Cache->access(MemWrite, addr: 268788360, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788360, latency: 12)	   <
Memory->access(MemWrite, addr: 268788360, latency: 112)	   <
CYCLE: 12287 -> 12287					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=802			   <
(0, 0) tag=131070:valid=1:dirty=0:age=410		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12287] STORE: (Seq:      935)(Addr: 268788372   <
IL1Cache->access(MemRead, addr: 2138484, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138484, latency: 12)	   <
CYCLE: 12287 -> 12298					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=803			   <
(0, 0) tag=131070:valid=1:dirty=0:age=411		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 12299] STORE: (Seq:      933)(Addr: 26878836   <
DL1Cache->access(MemWrite, addr: 268788364, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788364, latency: 12)	   <
Memory->access(MemWrite, addr: 268788364, latency: 112)	   <
CYCLE: 12299 -> 12299					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=803			   <
(0, 0) tag=131070:valid=1:dirty=0:age=411		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12299] STORE: (Seq:      936)(Addr: 268788376   <
IL1Cache->access(MemRead, addr: 2138488, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138488, latency: 12)	   <
CYCLE: 12299 -> 12310					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=804			   <
(0, 0) tag=131070:valid=1:dirty=0:age=412		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 12311] STORE: (Seq:      934)(Addr: 26878836   <
DL1Cache->access(MemWrite, addr: 268788368, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788368, latency: 12)	   <
Memory->access(MemWrite, addr: 268788368, latency: 112)	   <
CYCLE: 12311 -> 12311					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=804			   <
(0, 0) tag=131070:valid=1:dirty=0:age=412		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12311] STORE: (Seq:      937)(Addr: 268788380   <
IL1Cache->access(MemRead, addr: 2138492, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138492, latency: 12)	   <
CYCLE: 12311 -> 12322					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=805			   <
(0, 0) tag=131070:valid=1:dirty=0:age=413		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 12323] STORE: (Seq:      935)(Addr: 26878837   <
DL1Cache->access(MemWrite, addr: 268788372, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788372, latency: 12)	   <
Memory->access(MemWrite, addr: 268788372, latency: 112)	   <
CYCLE: 12323 -> 12323					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=805			   <
(0, 0) tag=131070:valid=1:dirty=0:age=413		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12323] ITYPE: (Seq:      938)(Addr: 32)(PC: 2   <
IL1Cache->access(MemRead, addr: 2138496, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138496, latency: 12)	   <
CYCLE: 12323 -> 12334					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=806			   <
(0, 0) tag=131070:valid=1:dirty=0:age=414		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 12335] STORE: (Seq:      936)(Addr: 26878837   <
DL1Cache->access(MemWrite, addr: 268788376, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788376, latency: 12)	   <
Memory->access(MemWrite, addr: 268788376, latency: 112)	   <
CYCLE: 12335 -> 12335					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=806			   <
(0, 0) tag=131070:valid=1:dirty=0:age=414		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12335] ITYPE: (Seq:      939)(Addr: 32)(PC: 2   <
IL1Cache->access(MemRead, addr: 2138500, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138500, latency: 12)	   <
CYCLE: 12335 -> 12346					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=807			   <
(0, 0) tag=131070:valid=1:dirty=0:age=415		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 12347] STORE: (Seq:      937)(Addr: 26878838   <
DL1Cache->access(MemWrite, addr: 268788380, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788380, latency: 12)	   <
Memory->access(MemWrite, addr: 268788380, latency: 112)	   <
CYCLE: 12347 -> 12347					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=807			   <
(0, 0) tag=131070:valid=1:dirty=0:age=415		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12347] ITYPE: (Seq:      940)(Addr: 429496729   <
IL1Cache->access(MemRead, addr: 2138504, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138504, latency: 12)	   <
CYCLE: 12347 -> 12358					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=808			   <
(0, 0) tag=131070:valid=1:dirty=0:age=416		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12359] BRANCH: (Seq:      941)(Addr: 2138464)   <
IL1Cache->access(MemRead, addr: 2138508, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138508, latency: 12)	   <
CYCLE: 12359 -> 12370					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=809			   <
(0, 0) tag=131070:valid=1:dirty=0:age=417		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12371] STORE: (Seq:      942)(Addr: 268788384   <
IL1Cache->access(MemRead, addr: 2138464, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138464, latency: 12)	   <
CYCLE: 12371 -> 12382					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=810			   <
(0, 0) tag=131070:valid=1:dirty=0:age=418		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12383] STORE: (Seq:      943)(Addr: 268788388   <
IL1Cache->access(MemRead, addr: 2138468, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138468, latency: 12)	   <
CYCLE: 12383 -> 12394					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=811			   <
(0, 0) tag=131070:valid=1:dirty=0:age=419		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12395] STORE: (Seq:      944)(Addr: 268788392   <
IL1Cache->access(MemRead, addr: 2138472, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138472, latency: 12)	   <
CYCLE: 12395 -> 12406					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=812			   <
(0, 0) tag=131070:valid=1:dirty=0:age=420		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 12407] STORE: (Seq:      942)(Addr: 26878838   <
DL1Cache->access(MemWrite, addr: 268788384, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788384, latency: 12)	   <
Memory->access(MemWrite, addr: 268788384, latency: 112)	   <
CYCLE: 12407 -> 12407					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=812			   <
(0, 0) tag=131070:valid=1:dirty=0:age=420		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12407] STORE: (Seq:      945)(Addr: 268788396   <
IL1Cache->access(MemRead, addr: 2138476, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138476, latency: 12)	   <
CYCLE: 12407 -> 12418					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=813			   <
(0, 0) tag=131070:valid=1:dirty=0:age=421		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 12419] STORE: (Seq:      943)(Addr: 26878838   <
DL1Cache->access(MemWrite, addr: 268788388, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788388, latency: 12)	   <
Memory->access(MemWrite, addr: 268788388, latency: 112)	   <
CYCLE: 12419 -> 12419					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=813			   <
(0, 0) tag=131070:valid=1:dirty=0:age=421		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12419] STORE: (Seq:      946)(Addr: 268788400   <
IL1Cache->access(MemRead, addr: 2138480, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138480, latency: 12)	   <
CYCLE: 12419 -> 12430					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=814			   <
(0, 0) tag=131070:valid=1:dirty=0:age=422		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 12431] STORE: (Seq:      944)(Addr: 26878839   <
DL1Cache->access(MemWrite, addr: 268788392, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788392, latency: 12)	   <
Memory->access(MemWrite, addr: 268788392, latency: 112)	   <
CYCLE: 12431 -> 12431					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=814			   <
(0, 0) tag=131070:valid=1:dirty=0:age=422		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12431] STORE: (Seq:      947)(Addr: 268788404   <
IL1Cache->access(MemRead, addr: 2138484, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138484, latency: 12)	   <
CYCLE: 12431 -> 12442					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=815			   <
(0, 0) tag=131070:valid=1:dirty=0:age=423		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 12443] STORE: (Seq:      945)(Addr: 26878839   <
DL1Cache->access(MemWrite, addr: 268788396, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788396, latency: 12)	   <
Memory->access(MemWrite, addr: 268788396, latency: 112)	   <
CYCLE: 12443 -> 12443					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=815			   <
(0, 0) tag=131070:valid=1:dirty=0:age=423		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12443] STORE: (Seq:      948)(Addr: 268788408   <
IL1Cache->access(MemRead, addr: 2138488, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138488, latency: 12)	   <
CYCLE: 12443 -> 12454					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=816			   <
(0, 0) tag=131070:valid=1:dirty=0:age=424		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 12455] STORE: (Seq:      946)(Addr: 26878840   <
DL1Cache->access(MemWrite, addr: 268788400, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788400, latency: 12)	   <
Memory->access(MemWrite, addr: 268788400, latency: 112)	   <
CYCLE: 12455 -> 12455					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=816			   <
(0, 0) tag=131070:valid=1:dirty=0:age=424		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12455] STORE: (Seq:      949)(Addr: 268788412   <
IL1Cache->access(MemRead, addr: 2138492, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138492, latency: 12)	   <
CYCLE: 12455 -> 12466					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=817			   <
(0, 0) tag=131070:valid=1:dirty=0:age=425		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 12467] STORE: (Seq:      947)(Addr: 26878840   <
DL1Cache->access(MemWrite, addr: 268788404, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788404, latency: 12)	   <
Memory->access(MemWrite, addr: 268788404, latency: 112)	   <
CYCLE: 12467 -> 12467					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=817			   <
(0, 0) tag=131070:valid=1:dirty=0:age=425		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12467] ITYPE: (Seq:      950)(Addr: 32)(PC: 2   <
IL1Cache->access(MemRead, addr: 2138496, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138496, latency: 12)	   <
CYCLE: 12467 -> 12478					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=818			   <
(0, 0) tag=131070:valid=1:dirty=0:age=426		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 12479] STORE: (Seq:      948)(Addr: 26878840   <
DL1Cache->access(MemWrite, addr: 268788408, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788408, latency: 12)	   <
Memory->access(MemWrite, addr: 268788408, latency: 112)	   <
CYCLE: 12479 -> 12479					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=818			   <
(0, 0) tag=131070:valid=1:dirty=0:age=426		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12479] ITYPE: (Seq:      951)(Addr: 32)(PC: 2   <
IL1Cache->access(MemRead, addr: 2138500, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138500, latency: 12)	   <
CYCLE: 12479 -> 12490					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=819			   <
(0, 0) tag=131070:valid=1:dirty=0:age=427		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 12491] STORE: (Seq:      949)(Addr: 26878841   <
DL1Cache->access(MemWrite, addr: 268788412, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788412, latency: 12)	   <
Memory->access(MemWrite, addr: 268788412, latency: 112)	   <
CYCLE: 12491 -> 12491					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=819			   <
(0, 0) tag=131070:valid=1:dirty=0:age=427		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12491] ITYPE: (Seq:      952)(Addr: 429496729   <
IL1Cache->access(MemRead, addr: 2138504, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138504, latency: 12)	   <
CYCLE: 12491 -> 12502					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=820			   <
(0, 0) tag=131070:valid=1:dirty=0:age=428		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12503] BRANCH: (Seq:      953)(Addr: 2138464)   <
IL1Cache->access(MemRead, addr: 2138508, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138508, latency: 12)	   <
CYCLE: 12503 -> 12514					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=821			   <
(0, 0) tag=131070:valid=1:dirty=0:age=429		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12515] STORE: (Seq:      954)(Addr: 268788416   <
IL1Cache->access(MemRead, addr: 2138464, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138464, latency: 12)	   <
CYCLE: 12515 -> 12526					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=822			   <
(0, 0) tag=131070:valid=1:dirty=0:age=430		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12527] STORE: (Seq:      955)(Addr: 268788420   <
IL1Cache->access(MemRead, addr: 2138468, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138468, latency: 12)	   <
CYCLE: 12527 -> 12538					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=823			   <
(0, 0) tag=131070:valid=1:dirty=0:age=431		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12539] STORE: (Seq:      956)(Addr: 268788424   <
IL1Cache->access(MemRead, addr: 2138472, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138472, latency: 12)	   <
CYCLE: 12539 -> 12550					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=824			   <
(0, 0) tag=131070:valid=1:dirty=0:age=432		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 12551] STORE: (Seq:      954)(Addr: 26878841   <
DL1Cache->access(MemWrite, addr: 268788416, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788416, latency: 12)	   <
Memory->access(MemWrite, addr: 268788416, latency: 112)	   <
CYCLE: 12551 -> 12551					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=824			   <
(0, 0) tag=131070:valid=1:dirty=0:age=432		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12551] STORE: (Seq:      957)(Addr: 268788428   <
IL1Cache->access(MemRead, addr: 2138476, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138476, latency: 12)	   <
CYCLE: 12551 -> 12562					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=825			   <
(0, 0) tag=131070:valid=1:dirty=0:age=433		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 12563] STORE: (Seq:      955)(Addr: 26878842   <
DL1Cache->access(MemWrite, addr: 268788420, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788420, latency: 12)	   <
Memory->access(MemWrite, addr: 268788420, latency: 112)	   <
CYCLE: 12563 -> 12563					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=825			   <
(0, 0) tag=131070:valid=1:dirty=0:age=433		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12563] STORE: (Seq:      958)(Addr: 268788432   <
IL1Cache->access(MemRead, addr: 2138480, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138480, latency: 12)	   <
CYCLE: 12563 -> 12574					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=826			   <
(0, 0) tag=131070:valid=1:dirty=0:age=434		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 12575] STORE: (Seq:      956)(Addr: 26878842   <
DL1Cache->access(MemWrite, addr: 268788424, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788424, latency: 12)	   <
Memory->access(MemWrite, addr: 268788424, latency: 112)	   <
CYCLE: 12575 -> 12575					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=826			   <
(0, 0) tag=131070:valid=1:dirty=0:age=434		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12575] STORE: (Seq:      959)(Addr: 268788436   <
IL1Cache->access(MemRead, addr: 2138484, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138484, latency: 12)	   <
CYCLE: 12575 -> 12586					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=827			   <
(0, 0) tag=131070:valid=1:dirty=0:age=435		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 12587] STORE: (Seq:      957)(Addr: 26878842   <
DL1Cache->access(MemWrite, addr: 268788428, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788428, latency: 12)	   <
Memory->access(MemWrite, addr: 268788428, latency: 112)	   <
CYCLE: 12587 -> 12587					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=827			   <
(0, 0) tag=131070:valid=1:dirty=0:age=435		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12587] STORE: (Seq:      960)(Addr: 268788440   <
IL1Cache->access(MemRead, addr: 2138488, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138488, latency: 12)	   <
CYCLE: 12587 -> 12598					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=828			   <
(0, 0) tag=131070:valid=1:dirty=0:age=436		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 12599] STORE: (Seq:      958)(Addr: 26878843   <
DL1Cache->access(MemWrite, addr: 268788432, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788432, latency: 12)	   <
Memory->access(MemWrite, addr: 268788432, latency: 112)	   <
CYCLE: 12599 -> 12599					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=828			   <
(0, 0) tag=131070:valid=1:dirty=0:age=436		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12599] STORE: (Seq:      961)(Addr: 268788444   <
IL1Cache->access(MemRead, addr: 2138492, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138492, latency: 12)	   <
CYCLE: 12599 -> 12610					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=829			   <
(0, 0) tag=131070:valid=1:dirty=0:age=437		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 12611] STORE: (Seq:      959)(Addr: 26878843   <
DL1Cache->access(MemWrite, addr: 268788436, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788436, latency: 12)	   <
Memory->access(MemWrite, addr: 268788436, latency: 112)	   <
CYCLE: 12611 -> 12611					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=829			   <
(0, 0) tag=131070:valid=1:dirty=0:age=437		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12611] ITYPE: (Seq:      962)(Addr: 32)(PC: 2   <
IL1Cache->access(MemRead, addr: 2138496, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138496, latency: 12)	   <
CYCLE: 12611 -> 12622					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=830			   <
(0, 0) tag=131070:valid=1:dirty=0:age=438		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 12623] STORE: (Seq:      960)(Addr: 26878844   <
DL1Cache->access(MemWrite, addr: 268788440, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788440, latency: 12)	   <
Memory->access(MemWrite, addr: 268788440, latency: 112)	   <
CYCLE: 12623 -> 12623					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=830			   <
(0, 0) tag=131070:valid=1:dirty=0:age=438		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12623] ITYPE: (Seq:      963)(Addr: 32)(PC: 2   <
IL1Cache->access(MemRead, addr: 2138500, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138500, latency: 12)	   <
CYCLE: 12623 -> 12634					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=831			   <
(0, 0) tag=131070:valid=1:dirty=0:age=439		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 12635] STORE: (Seq:      961)(Addr: 26878844   <
DL1Cache->access(MemWrite, addr: 268788444, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788444, latency: 12)	   <
Memory->access(MemWrite, addr: 268788444, latency: 112)	   <
CYCLE: 12635 -> 12635					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=831			   <
(0, 0) tag=131070:valid=1:dirty=0:age=439		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12635] ITYPE: (Seq:      964)(Addr: 429496729   <
IL1Cache->access(MemRead, addr: 2138504, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138504, latency: 12)	   <
CYCLE: 12635 -> 12646					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=832			   <
(0, 0) tag=131070:valid=1:dirty=0:age=440		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12647] BRANCH: (Seq:      965)(Addr: 2138464)   <
IL1Cache->access(MemRead, addr: 2138508, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138508, latency: 12)	   <
CYCLE: 12647 -> 12658					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=833			   <
(0, 0) tag=131070:valid=1:dirty=0:age=441		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12659] STORE: (Seq:      966)(Addr: 268788448   <
IL1Cache->access(MemRead, addr: 2138464, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138464, latency: 12)	   <
CYCLE: 12659 -> 12670					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=834			   <
(0, 0) tag=131070:valid=1:dirty=0:age=442		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12671] STORE: (Seq:      967)(Addr: 268788452   <
IL1Cache->access(MemRead, addr: 2138468, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138468, latency: 12)	   <
CYCLE: 12671 -> 12682					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=835			   <
(0, 0) tag=131070:valid=1:dirty=0:age=443		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12683] STORE: (Seq:      968)(Addr: 268788456   <
IL1Cache->access(MemRead, addr: 2138472, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138472, latency: 12)	   <
CYCLE: 12683 -> 12694					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=836			   <
(0, 0) tag=131070:valid=1:dirty=0:age=444		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 12695] STORE: (Seq:      966)(Addr: 26878844   <
DL1Cache->access(MemWrite, addr: 268788448, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788448, latency: 12)	   <
Memory->access(MemWrite, addr: 268788448, latency: 112)	   <
CYCLE: 12695 -> 12695					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=836			   <
(0, 0) tag=131070:valid=1:dirty=0:age=444		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12695] STORE: (Seq:      969)(Addr: 268788460   <
IL1Cache->access(MemRead, addr: 2138476, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138476, latency: 12)	   <
CYCLE: 12695 -> 12706					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=837			   <
(0, 0) tag=131070:valid=1:dirty=0:age=445		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 12707] STORE: (Seq:      967)(Addr: 26878845   <
DL1Cache->access(MemWrite, addr: 268788452, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788452, latency: 12)	   <
Memory->access(MemWrite, addr: 268788452, latency: 112)	   <
CYCLE: 12707 -> 12707					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=837			   <
(0, 0) tag=131070:valid=1:dirty=0:age=445		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12707] STORE: (Seq:      970)(Addr: 268788464   <
IL1Cache->access(MemRead, addr: 2138480, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138480, latency: 12)	   <
CYCLE: 12707 -> 12718					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=838			   <
(0, 0) tag=131070:valid=1:dirty=0:age=446		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 12719] STORE: (Seq:      968)(Addr: 26878845   <
DL1Cache->access(MemWrite, addr: 268788456, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788456, latency: 12)	   <
Memory->access(MemWrite, addr: 268788456, latency: 112)	   <
CYCLE: 12719 -> 12719					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=838			   <
(0, 0) tag=131070:valid=1:dirty=0:age=446		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12719] STORE: (Seq:      971)(Addr: 268788468   <
IL1Cache->access(MemRead, addr: 2138484, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138484, latency: 12)	   <
CYCLE: 12719 -> 12730					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=839			   <
(0, 0) tag=131070:valid=1:dirty=0:age=447		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 12731] STORE: (Seq:      969)(Addr: 26878846   <
DL1Cache->access(MemWrite, addr: 268788460, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788460, latency: 12)	   <
Memory->access(MemWrite, addr: 268788460, latency: 112)	   <
CYCLE: 12731 -> 12731					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=839			   <
(0, 0) tag=131070:valid=1:dirty=0:age=447		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12731] STORE: (Seq:      972)(Addr: 268788472   <
IL1Cache->access(MemRead, addr: 2138488, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138488, latency: 12)	   <
CYCLE: 12731 -> 12742					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=840			   <
(0, 0) tag=131070:valid=1:dirty=0:age=448		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 12743] STORE: (Seq:      970)(Addr: 26878846   <
DL1Cache->access(MemWrite, addr: 268788464, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788464, latency: 12)	   <
Memory->access(MemWrite, addr: 268788464, latency: 112)	   <
CYCLE: 12743 -> 12743					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=840			   <
(0, 0) tag=131070:valid=1:dirty=0:age=448		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12743] STORE: (Seq:      973)(Addr: 268788476   <
IL1Cache->access(MemRead, addr: 2138492, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138492, latency: 12)	   <
CYCLE: 12743 -> 12754					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=841			   <
(0, 0) tag=131070:valid=1:dirty=0:age=449		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 12755] STORE: (Seq:      971)(Addr: 26878846   <
DL1Cache->access(MemWrite, addr: 268788468, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788468, latency: 12)	   <
Memory->access(MemWrite, addr: 268788468, latency: 112)	   <
CYCLE: 12755 -> 12755					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=841			   <
(0, 0) tag=131070:valid=1:dirty=0:age=449		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12755] ITYPE: (Seq:      974)(Addr: 32)(PC: 2   <
IL1Cache->access(MemRead, addr: 2138496, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138496, latency: 12)	   <
CYCLE: 12755 -> 12766					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=842			   <
(0, 0) tag=131070:valid=1:dirty=0:age=450		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 12767] STORE: (Seq:      972)(Addr: 26878847   <
DL1Cache->access(MemWrite, addr: 268788472, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788472, latency: 12)	   <
Memory->access(MemWrite, addr: 268788472, latency: 112)	   <
CYCLE: 12767 -> 12767					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=842			   <
(0, 0) tag=131070:valid=1:dirty=0:age=450		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12767] ITYPE: (Seq:      975)(Addr: 32)(PC: 2   <
IL1Cache->access(MemRead, addr: 2138500, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138500, latency: 12)	   <
CYCLE: 12767 -> 12778					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=843			   <
(0, 0) tag=131070:valid=1:dirty=0:age=451		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 12779] STORE: (Seq:      973)(Addr: 26878847   <
DL1Cache->access(MemWrite, addr: 268788476, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788476, latency: 12)	   <
Memory->access(MemWrite, addr: 268788476, latency: 112)	   <
CYCLE: 12779 -> 12779					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=843			   <
(0, 0) tag=131070:valid=1:dirty=0:age=451		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12779] ITYPE: (Seq:      976)(Addr: 429496729   <
IL1Cache->access(MemRead, addr: 2138504, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138504, latency: 12)	   <
CYCLE: 12779 -> 12790					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=844			   <
(0, 0) tag=131070:valid=1:dirty=0:age=452		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12791] BRANCH: (Seq:      977)(Addr: 2138464)   <
IL1Cache->access(MemRead, addr: 2138508, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138508, latency: 12)	   <
CYCLE: 12791 -> 12802					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=845			   <
(0, 0) tag=131070:valid=1:dirty=0:age=453		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12803] STORE: (Seq:      978)(Addr: 268788480   <
IL1Cache->access(MemRead, addr: 2138464, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138464, latency: 12)	   <
CYCLE: 12803 -> 12814					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=846			   <
(0, 0) tag=131070:valid=1:dirty=0:age=454		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12815] STORE: (Seq:      979)(Addr: 268788484   <
IL1Cache->access(MemRead, addr: 2138468, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138468, latency: 12)	   <
CYCLE: 12815 -> 12826					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=847			   <
(0, 0) tag=131070:valid=1:dirty=0:age=455		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12827] STORE: (Seq:      980)(Addr: 268788488   <
IL1Cache->access(MemRead, addr: 2138472, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138472, latency: 12)	   <
CYCLE: 12827 -> 12838					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=848			   <
(0, 0) tag=131070:valid=1:dirty=0:age=456		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 12839] STORE: (Seq:      978)(Addr: 26878848   <
DL1Cache->access(MemWrite, addr: 268788480, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788480, latency: 12)	   <
Memory->access(MemWrite, addr: 268788480, latency: 112)	   <
CYCLE: 12839 -> 12839					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=848			   <
(0, 0) tag=131070:valid=1:dirty=0:age=456		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12839] STORE: (Seq:      981)(Addr: 268788492   <
IL1Cache->access(MemRead, addr: 2138476, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138476, latency: 12)	   <
CYCLE: 12839 -> 12850					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=849			   <
(0, 0) tag=131070:valid=1:dirty=0:age=457		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 12851] STORE: (Seq:      979)(Addr: 26878848   <
DL1Cache->access(MemWrite, addr: 268788484, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788484, latency: 12)	   <
Memory->access(MemWrite, addr: 268788484, latency: 112)	   <
CYCLE: 12851 -> 12851					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=849			   <
(0, 0) tag=131070:valid=1:dirty=0:age=457		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12851] STORE: (Seq:      982)(Addr: 268788496   <
IL1Cache->access(MemRead, addr: 2138480, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138480, latency: 12)	   <
CYCLE: 12851 -> 12862					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=850			   <
(0, 0) tag=131070:valid=1:dirty=0:age=458		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 12863] STORE: (Seq:      980)(Addr: 26878848   <
DL1Cache->access(MemWrite, addr: 268788488, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788488, latency: 12)	   <
Memory->access(MemWrite, addr: 268788488, latency: 112)	   <
CYCLE: 12863 -> 12863					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=850			   <
(0, 0) tag=131070:valid=1:dirty=0:age=458		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12863] STORE: (Seq:      983)(Addr: 268788500   <
IL1Cache->access(MemRead, addr: 2138484, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138484, latency: 12)	   <
CYCLE: 12863 -> 12874					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=851			   <
(0, 0) tag=131070:valid=1:dirty=0:age=459		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 12875] STORE: (Seq:      981)(Addr: 26878849   <
DL1Cache->access(MemWrite, addr: 268788492, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788492, latency: 12)	   <
Memory->access(MemWrite, addr: 268788492, latency: 112)	   <
CYCLE: 12875 -> 12875					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=851			   <
(0, 0) tag=131070:valid=1:dirty=0:age=459		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12875] STORE: (Seq:      984)(Addr: 268788504   <
IL1Cache->access(MemRead, addr: 2138488, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138488, latency: 12)	   <
CYCLE: 12875 -> 12886					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=852			   <
(0, 0) tag=131070:valid=1:dirty=0:age=460		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 12887] STORE: (Seq:      982)(Addr: 26878849   <
DL1Cache->access(MemWrite, addr: 268788496, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788496, latency: 12)	   <
Memory->access(MemWrite, addr: 268788496, latency: 112)	   <
CYCLE: 12887 -> 12887					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=852			   <
(0, 0) tag=131070:valid=1:dirty=0:age=460		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12887] STORE: (Seq:      985)(Addr: 268788508   <
IL1Cache->access(MemRead, addr: 2138492, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138492, latency: 12)	   <
CYCLE: 12887 -> 12898					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=853			   <
(0, 0) tag=131070:valid=1:dirty=0:age=461		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 12899] STORE: (Seq:      983)(Addr: 26878850   <
DL1Cache->access(MemWrite, addr: 268788500, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788500, latency: 12)	   <
Memory->access(MemWrite, addr: 268788500, latency: 112)	   <
CYCLE: 12899 -> 12899					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=853			   <
(0, 0) tag=131070:valid=1:dirty=0:age=461		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12899] ITYPE: (Seq:      986)(Addr: 32)(PC: 2   <
IL1Cache->access(MemRead, addr: 2138496, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138496, latency: 12)	   <
CYCLE: 12899 -> 12910					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=854			   <
(0, 0) tag=131070:valid=1:dirty=0:age=462		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 12911] STORE: (Seq:      984)(Addr: 26878850   <
DL1Cache->access(MemWrite, addr: 268788504, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788504, latency: 12)	   <
Memory->access(MemWrite, addr: 268788504, latency: 112)	   <
CYCLE: 12911 -> 12911					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=854			   <
(0, 0) tag=131070:valid=1:dirty=0:age=462		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12911] ITYPE: (Seq:      987)(Addr: 32)(PC: 2   <
IL1Cache->access(MemRead, addr: 2138500, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138500, latency: 12)	   <
CYCLE: 12911 -> 12922					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=855			   <
(0, 0) tag=131070:valid=1:dirty=0:age=463		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 12923] STORE: (Seq:      985)(Addr: 26878850   <
DL1Cache->access(MemWrite, addr: 268788508, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788508, latency: 12)	   <
Memory->access(MemWrite, addr: 268788508, latency: 112)	   <
CYCLE: 12923 -> 12923					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=855			   <
(0, 0) tag=131070:valid=1:dirty=0:age=463		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12923] ITYPE: (Seq:      988)(Addr: 429496729   <
IL1Cache->access(MemRead, addr: 2138504, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138504, latency: 12)	   <
CYCLE: 12923 -> 12934					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=856			   <
(0, 0) tag=131070:valid=1:dirty=0:age=464		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12935] BRANCH: (Seq:      989)(Addr: 2138464)   <
IL1Cache->access(MemRead, addr: 2138508, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138508, latency: 12)	   <
CYCLE: 12935 -> 12946					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=857			   <
(0, 0) tag=131070:valid=1:dirty=0:age=465		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12947] STORE: (Seq:      990)(Addr: 268788512   <
IL1Cache->access(MemRead, addr: 2138464, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138464, latency: 12)	   <
CYCLE: 12947 -> 12958					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=858			   <
(0, 0) tag=131070:valid=1:dirty=0:age=466		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12959] STORE: (Seq:      991)(Addr: 268788516   <
IL1Cache->access(MemRead, addr: 2138468, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138468, latency: 12)	   <
CYCLE: 12959 -> 12970					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=859			   <
(0, 0) tag=131070:valid=1:dirty=0:age=467		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12971] STORE: (Seq:      992)(Addr: 268788520   <
IL1Cache->access(MemRead, addr: 2138472, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138472, latency: 12)	   <
CYCLE: 12971 -> 12982					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=860			   <
(0, 0) tag=131070:valid=1:dirty=0:age=468		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 12983] STORE: (Seq:      990)(Addr: 26878851   <
DL1Cache->access(MemWrite, addr: 268788512, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788512, latency: 12)	   <
Memory->access(MemWrite, addr: 268788512, latency: 112)	   <
CYCLE: 12983 -> 12983					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=860			   <
(0, 0) tag=131070:valid=1:dirty=0:age=468		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12983] STORE: (Seq:      993)(Addr: 268788524   <
IL1Cache->access(MemRead, addr: 2138476, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138476, latency: 12)	   <
CYCLE: 12983 -> 12994					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=861			   <
(0, 0) tag=131070:valid=1:dirty=0:age=469		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 12995] STORE: (Seq:      991)(Addr: 26878851   <
DL1Cache->access(MemWrite, addr: 268788516, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788516, latency: 12)	   <
Memory->access(MemWrite, addr: 268788516, latency: 112)	   <
CYCLE: 12995 -> 12995					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=861			   <
(0, 0) tag=131070:valid=1:dirty=0:age=469		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 12995] STORE: (Seq:      994)(Addr: 268788528   <
IL1Cache->access(MemRead, addr: 2138480, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138480, latency: 12)	   <
CYCLE: 12995 -> 13006					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=862			   <
(0, 0) tag=131070:valid=1:dirty=0:age=470		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 13007] STORE: (Seq:      992)(Addr: 26878852   <
DL1Cache->access(MemWrite, addr: 268788520, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788520, latency: 12)	   <
Memory->access(MemWrite, addr: 268788520, latency: 112)	   <
CYCLE: 13007 -> 13007					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=862			   <
(0, 0) tag=131070:valid=1:dirty=0:age=470		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 13007] STORE: (Seq:      995)(Addr: 268788532   <
IL1Cache->access(MemRead, addr: 2138484, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138484, latency: 12)	   <
CYCLE: 13007 -> 13018					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=863			   <
(0, 0) tag=131070:valid=1:dirty=0:age=471		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 13019] STORE: (Seq:      993)(Addr: 26878852   <
DL1Cache->access(MemWrite, addr: 268788524, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788524, latency: 12)	   <
Memory->access(MemWrite, addr: 268788524, latency: 112)	   <
CYCLE: 13019 -> 13019					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=863			   <
(0, 0) tag=131070:valid=1:dirty=0:age=471		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 13019] STORE: (Seq:      996)(Addr: 268788536   <
IL1Cache->access(MemRead, addr: 2138488, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138488, latency: 12)	   <
CYCLE: 13019 -> 13030					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=864			   <
(0, 0) tag=131070:valid=1:dirty=0:age=472		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 13031] STORE: (Seq:      994)(Addr: 26878852   <
DL1Cache->access(MemWrite, addr: 268788528, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788528, latency: 12)	   <
Memory->access(MemWrite, addr: 268788528, latency: 112)	   <
CYCLE: 13031 -> 13031					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=864			   <
(0, 0) tag=131070:valid=1:dirty=0:age=472		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 13031] STORE: (Seq:      997)(Addr: 268788540   <
IL1Cache->access(MemRead, addr: 2138492, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138492, latency: 12)	   <
CYCLE: 13031 -> 13042					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=865			   <
(0, 0) tag=131070:valid=1:dirty=0:age=473		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 13043] STORE: (Seq:      995)(Addr: 26878853   <
DL1Cache->access(MemWrite, addr: 268788532, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788532, latency: 12)	   <
Memory->access(MemWrite, addr: 268788532, latency: 112)	   <
CYCLE: 13043 -> 13043					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=865			   <
(0, 0) tag=131070:valid=1:dirty=0:age=473		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 13043] ITYPE: (Seq:      998)(Addr: 32)(PC: 2   <
IL1Cache->access(MemRead, addr: 2138496, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138496, latency: 12)	   <
CYCLE: 13043 -> 13054					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=866			   <
(0, 0) tag=131070:valid=1:dirty=0:age=474		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 13055] STORE: (Seq:      996)(Addr: 26878853   <
DL1Cache->access(MemWrite, addr: 268788536, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788536, latency: 12)	   <
Memory->access(MemWrite, addr: 268788536, latency: 112)	   <
CYCLE: 13055 -> 13055					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=866			   <
(0, 0) tag=131070:valid=1:dirty=0:age=474		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 13055] ITYPE: (Seq:      999)(Addr: 32)(PC: 2   <
IL1Cache->access(MemRead, addr: 2138500, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138500, latency: 12)	   <
CYCLE: 13055 -> 13066					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=867			   <
(0, 0) tag=131070:valid=1:dirty=0:age=475		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 13067] STORE: (Seq:      997)(Addr: 26878854   <
DL1Cache->access(MemWrite, addr: 268788540, latency: 2)	   <
L2Cache->access(MemWrite, addr: 268788540, latency: 12)	   <
Memory->access(MemWrite, addr: 268788540, latency: 112)	   <
CYCLE: 13067 -> 13067					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=867			   <
(0, 0) tag=131070:valid=1:dirty=0:age=475		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
[IF CYCLE: 13067] ITYPE: (Seq:     1000)(Addr: 429496729   <
IL1Cache->access(MemRead, addr: 2138504, latency: 2)	   <
L2Cache->access(MemRead, addr: 2138504, latency: 12)	   <
CYCLE: 13067 -> 13078					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=128:valid=1:dirty=0:age=868			   <
(0, 0) tag=131070:valid=1:dirty=0:age=476		   <
(0, 0) tag=130:valid=1:dirty=0:age=0			   <
(0, 0) tag=131:valid=1:dirty=0:age=3			   <
(1, 1) tag=262140:valid=1:dirty=0:age=172		   <
(1, 1) tag=131074:valid=1:dirty=0:age=179		   <
(1, 1) tag=234886:valid=1:dirty=0:age=178		   <
(1, 1) tag=243103:valid=1:dirty=0:age=177		   <
(2, 2) tag=262142:valid=1:dirty=0:age=176		   <
(2, 2) tag=179627:valid=1:dirty=0:age=175		   <
(2, 2) tag=246179:valid=1:dirty=0:age=174		   <
(2, 2) tag=131331:valid=1:dirty=0:age=169		   <
(3, 3) tag=131069:valid=1:dirty=0:age=71		   <
(3, 3) tag=131332:valid=1:dirty=0:age=73		   <
(3, 3) tag=262139:valid=1:dirty=0:age=161		   <
(3, 3) tag=129:valid=1:dirty=0:age=94			   <
(4, 4) tag=147457:valid=1:dirty=0:age=64		   <
(4, 4) tag=32768:valid=1:dirty=0:age=81			   <
(4, 4) tag=148487:valid=1:dirty=0:age=106		   <
(4, 4) tag=16384:valid=1:dirty=0:age=64			   <
(5, 5) tag=131330:valid=1:dirty=0:age=91		   <
(5, 5) tag=147454:valid=1:dirty=0:age=65		   <
(5, 5) tag=16387:valid=1:dirty=0:age=0			   <
(5, 5) tag=20227:valid=1:dirty=0:age=73			   <
(6, 6) tag=32771:valid=1:dirty=0:age=59			   <
(6, 6) tag=15211:valid=1:dirty=0:age=65			   <
(6, 6) tag=16646:valid=1:dirty=0:age=63			   <
(6, 6) tag=32769:valid=1:dirty=0:age=62			   <
(7, 7) tag=16647:valid=1:dirty=0:age=60			   <
(7, 7) tag=16648:valid=1:dirty=0:age=59			   <
(7, 7) tag=131333:valid=1:dirty=0:age=1			   <
(7, 7) tag=16386:valid=1:dirty=0:age=55			   <
(8, 8) tag=132:valid=1:dirty=0:age=2			   <
(8, 8) tag=133:valid=1:dirty=0:age=3			   <
(8, 8) tag=131335:valid=1:dirty=0:age=2			   <
(8, 8) tag=147475:valid=1:dirty=0:age=4			   <
(9, 9) tag=32792:valid=1:dirty=0:age=3			   <
(9, 9) tag=16650:valid=1:dirty=0:age=2			   <
(9, 9) tag=147476:valid=1:dirty=0:age=1			   <
(9, 9) tag=32793:valid=1:dirty=0:age=0			   <
========================================================   <
========================================================   <
							   <
Printing all memory stats ... 				   <
							   <
DL1Cache:readHits=0:readMisses=98:writeHits=0:writeMisse   <
IL1Cache:readHits=0:readMisses=1000:writeHits=0:writeMis   <
L2Cache:readHits=1058:readMisses=40:writeHits=0:writeMis   <
Memory:readHits=0:writeHits=298				   <
							   <
========================================================   <
+ Memory stall cycles : 12078				   <
+ Number of cycles : 13082				   <
+ IPC (Instructions Per Cycle) : 0.0764			   <
