<h1 id="Design/VerificationStatus02/13/2017-DCE:">DCE:</h1><ul><li>RTL<ul><li>Close warnings bug ETA  02/17</li><li>recall address missmatch debug </li><li>DCE documentation Micro arch update </li></ul></li><li>Verification<ul><li>Pending<ul><li>Functional coverage for DTR Error cases and ATT state machine ETA  02/16</li><li>working BW test ETA 02/13</li><li>Code coverage and Functional coverage ETA  to start 03/06 (week worth of work)</li></ul></li><li>Latency test available need to analyze it </li><li>Regression 98% pass rate <ul><li>power management </li><li>error related </li><li>TB issues   </li></ul></li></ul></li></ul><h1 id="Design/VerificationStatus02/13/2017-CCP:">CCP: </h1><ul><li>RTL<ul><li>Close warnings bug ETA 02/17</li><li>4 bug found by Oski<ul><li>3 fixed  </li><li>1 inprogress</li></ul></li><li>Oskie deliverable  <ul><li>Partial cache line evict fix ETA 02/14 </li><li>4 verified configs ETA 02/13</li></ul></li></ul></li><li>Verification<ul><li>Regression 70% pass rate <ul><li>checker race condition </li><li>state miss match and alloc miss match need to debug   </li></ul></li></ul></li></ul><h1 id="Design/VerificationStatus02/13/2017-DMI:">DMI:</h1><ul><li>RTL<ul><li>Replay queue fixes </li><li>Too many signatures to resolve going to take single test case and work on it till we resolve all signatures</li><li><a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-2772" rel="nofollow" style="text-decoration: underline;">CONC-2772</a> – blocker issue for system level (will take a quick look; need to work on reproducing this)</li></ul></li><li>Verification<ul><li>regression status<ul><li>32% pass rate only with CCP </li><li>96% with out CCP<ul><li>failures are TB timeout issues</li></ul></li><li>18 buckets<ul><li>5 double digit failure buckets under debug </li></ul></li></ul></li><li>Pending<ul><li>correctable error injection for allocate cases</li><li>un-correctable errors pending for all cases</li><li>Maintenance and debug ops</li><li>CSR testing </li><li>power management     </li></ul></li></ul></li></ul><h1 id="Design/VerificationStatus02/13/2017-AIU:">AIU:</h1><ul><li>RTL<br/><ul><li>4 signatures of isolation bugs, in debug </li><li>-77ps Ace-lite config CR path </li><li>pending<ul><li>clarify CONC-2347 and clean up old IO cache big stuff. </li><li>will close other two clarifications CONC-2550,and CONC-2522</li><li>resolve vcs warnings  <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-2161" rel="nofollow">CONC-2161</a></li></ul></li></ul></li><li>Verification<br/><ul><li>Regressions 97% pass rate<ul><li>isolation case failures   </li></ul></li><li>Code and functional coverage differed to 03/06 <ul><li>code coverage; Line 93%; Condition 75%</li><li>functional coverage 73%</li></ul></li></ul></li></ul><h1 id="Design/VerificationStatus02/13/2017-NCB:">NCB:</h1><ul><li>RTL<ul><li>Linked list changes.</li><li>Agent response R channel must not be dependent on write allocate transactions  </li><li>possibly work on timing fixes</li><li>Review read hit no dependency (wrap logic) with Mike </li></ul></li><li>Verification<ul><li>2K transaction <br/><ul><li>full &amp; partial CL - 93% pass rate </li></ul></li><li>Pending<ul><li>correctable error injection for allocate cases</li><li>un-correctable errors pending for all cases</li><li>Maintenance and debug ops</li><li>CSR testing </li><li>power management     <br/><br/></li></ul></li></ul></li></ul><h1 id="Design/VerificationStatus02/13/2017-System">System</h1><ul><li>RTL<br/><ul><li>Hurry signal clean up pending</li><li>Additional temp lint licence no available   </li><li>Synthesis <ul><li>Able to generate synthesis env with out codgen hacks<ul><li>need to create new memories </li></ul></li><li>NCB ~800ps violation</li><li>DMI ~250ps violation</li><li>AIU ~77ps violation (CR path in ACE-Lite config)</li><li>DCE clean </li><li>CCP not available yet</li><li>Might need one more peak synthesis license </li></ul></li></ul></li><li>Verification<ul><li>4 configs passing with psys long test (these are without CMC for NCB) <ul><li>3 configs fail compile (1 SW issue and 2 fault checker issue)</li></ul></li><li>Regression 15% pass rate <ul><li>25 test (13 configs)</li></ul></li><li>fsys   <ul><li>5 configs are failing compile.<ul><li>3 fail due to the fault checker issue</li><li>2 SW issue </li></ul></li><li>No test are passing <ul><li>6 test: failing with DMI RTL assertion.</li><li>2 test: clock synchronization between TB and RTL </li></ul></li></ul></li><li>checker<ul><li>long test with DMI without CMC --&gt; pretty close to get it to pass</li><li>with CMC have issues as RTL is not healthy yet  </li><li>integrating DMI block level checker into system level </li></ul></li></ul></li></ul><h1 id="Design/VerificationStatus02/13/2017-Resiliency">Resiliency</h1><p> </p><ul><li> RTL<ul><li>Fixes made for clock and laent fault typo </li></ul></li><li>Verification<ul><li>FSC output is Xs need to debug.   </li></ul></li></ul><p> </p>