
---------- Begin Simulation Statistics ----------
final_tick                                 1064620000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 164134                       # Simulator instruction rate (inst/s)
host_mem_usage                                4402804                       # Number of bytes of host memory used
host_op_rate                                   285163                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.34                       # Real time elapsed on the host
host_tick_rate                               86291256                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2024989                       # Number of instructions simulated
sim_ops                                       3518198                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001065                       # Number of seconds simulated
sim_ticks                                  1064620000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               424924                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             23349                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            452652                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             233449                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          424924                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           191475                       # Number of indirect misses.
system.cpu.branchPred.lookups                  477777                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10909                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        11725                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2321930                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1896340                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             23416                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     339043                       # Number of branches committed
system.cpu.commit.bw_lim_events                587073                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             732                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          855550                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2024989                       # Number of instructions committed
system.cpu.commit.committedOps                3518198                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2280027                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.543051                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.728501                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1136899     49.86%     49.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       167229      7.33%     57.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       163801      7.18%     64.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       225025      9.87%     74.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       587073     25.75%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2280027                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      73042                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9078                       # Number of function calls committed.
system.cpu.commit.int_insts                   3464062                       # Number of committed integer instructions.
system.cpu.commit.loads                        484402                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        19983      0.57%      0.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2768835     78.70%     79.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              27      0.00%     79.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            36612      1.04%     80.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2840      0.08%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1200      0.03%     80.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6200      0.18%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11151      0.32%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12082      0.34%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6495      0.18%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1100      0.03%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          465326     13.23%     94.70% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         155202      4.41%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19076      0.54%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12069      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3518198                       # Class of committed instruction
system.cpu.commit.refs                         651673                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2024989                       # Number of Instructions Simulated
system.cpu.committedOps                       3518198                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.314353                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.314353                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8458                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        35491                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        51261                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          5075                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1006829                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4582038                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   283605                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1113695                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  23473                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 85488                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      564578                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2171                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      185860                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           151                       # TLB misses on write requests
system.cpu.fetch.Branches                      477777                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    232834                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2170698                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4370                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        2768117                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   74                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           20                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           484                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   46946                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.179511                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             318324                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             244358                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.040039                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2513090                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.928878                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.931333                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1200719     47.78%     47.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    71053      2.83%     50.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    57051      2.27%     52.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    74780      2.98%     55.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1109487     44.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2513090                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    118057                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    64880                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    212221600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    212221200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    212221200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    212221200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    212221200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    212221200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8006800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8006400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       550400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       550000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       549600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       549600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4389200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4346800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4449200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4483600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     76451600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     76468800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     76468400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     76474400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1615072400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          148461                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                27707                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   367678                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.514248                       # Inst execution rate
system.cpu.iew.exec_refs                       752093                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     185852                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  683752                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                595680                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                925                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               575                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               195752                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4373686                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                566241                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             33328                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4030248                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3254                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  7796                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  23473                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 13919                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           582                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            38882                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          232                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           70                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       111276                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        28480                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             70                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        19770                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           7937                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5659192                       # num instructions consuming a value
system.cpu.iew.wb_count                       4008844                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.566994                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3208726                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.506206                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4015760                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6242022                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3462218                       # number of integer regfile writes
system.cpu.ipc                               0.760830                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.760830                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             25895      0.64%      0.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3183320     78.34%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   52      0.00%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 39981      0.98%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4261      0.10%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1238      0.03%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6762      0.17%     80.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                14626      0.36%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                13719      0.34%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7017      0.17%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2048      0.05%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               551671     13.58%     94.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              175032      4.31%     99.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           24632      0.61%     99.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13325      0.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4063579                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   88608                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              178584                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        85440                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             127668                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                3949076                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10479242                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      3923404                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5101564                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4372572                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4063579                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1114                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          855477                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             17581                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            382                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1283455                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2513090                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.616965                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.672995                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1145800     45.59%     45.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              164054      6.53%     52.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              291342     11.59%     63.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              330735     13.16%     76.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              581159     23.13%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2513090                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.526771                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      232917                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           321                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             10423                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3743                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               595680                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              195752                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1522210                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    675                       # number of misc regfile writes
system.cpu.numCycles                          2661551                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     56                       # Number of system calls
system.cpu.rename.BlockCycles                  823354                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4821672                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               34                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  43219                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   331885                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  15092                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4903                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              11790353                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4509629                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6169637                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1142868                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  77781                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  23473                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                172179                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1347942                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            151672                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7157605                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19331                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                864                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    198351                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            910                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6066702                       # The number of ROB reads
system.cpu.rob.rob_writes                     8981470                       # The number of ROB writes
system.cpu.timesIdled                            1484                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18369                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          419                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38018                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              419                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          613                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            614                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               82                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9158                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22434                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1064620000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11966                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1308                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7850                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1310                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1310                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11966                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        35710                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        35710                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35710                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       933376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       933376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  933376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13276                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13276    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13276                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11089803                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           28817597                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1064620000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17620                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4052                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23554                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                882                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2029                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2029                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17620                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7593                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        50072                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   57665                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       167360                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1265664                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1433024                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10121                       # Total snoops (count)
system.l2bus.snoopTraffic                       83840                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              29768                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014411                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.119182                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29339     98.56%     98.56% # Request fanout histogram
system.l2bus.snoop_fanout::1                      429      1.44%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                29768                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20438799                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18884103                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.8                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3141597                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1064620000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1064620000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       229570                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           229570                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       229570                       # number of overall hits
system.cpu.icache.overall_hits::total          229570                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3264                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3264                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3264                       # number of overall misses
system.cpu.icache.overall_misses::total          3264                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    163160399                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    163160399                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    163160399                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    163160399                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       232834                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       232834                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       232834                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       232834                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014019                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014019                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014019                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014019                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49987.867341                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49987.867341                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49987.867341                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49987.867341                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           75                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    18.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          647                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          647                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          647                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          647                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2617                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2617                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2617                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2617                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    131510799                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    131510799                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    131510799                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    131510799                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011240                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011240                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011240                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011240                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50252.502484                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50252.502484                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50252.502484                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50252.502484                       # average overall mshr miss latency
system.cpu.icache.replacements                   2361                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       229570                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          229570                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3264                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3264                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    163160399                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    163160399                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       232834                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       232834                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49987.867341                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49987.867341                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          647                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          647                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2617                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2617                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    131510799                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    131510799                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011240                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011240                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50252.502484                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50252.502484                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1064620000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1064620000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.411562                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              207105                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2361                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             87.719187                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.411562                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.989889                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.989889                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          127                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            468285                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           468285                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1064620000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1064620000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1064620000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       656632                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           656632                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       656632                       # number of overall hits
system.cpu.dcache.overall_hits::total          656632                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35078                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35078                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35078                       # number of overall misses
system.cpu.dcache.overall_misses::total         35078                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1684782800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1684782800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1684782800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1684782800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       691710                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       691710                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       691710                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       691710                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.050712                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.050712                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.050712                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.050712                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48029.614003                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48029.614003                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48029.614003                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48029.614003                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        27082                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          108                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               703                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.523471                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          108                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1952                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2744                       # number of writebacks
system.cpu.dcache.writebacks::total              2744                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22587                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22587                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22587                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22587                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12491                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12491                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12491                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4541                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17032                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    568882400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    568882400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    568882400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    253868729                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    822751129                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018058                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018058                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018058                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024623                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45543.383236                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45543.383236                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45543.383236                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 55905.908170                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48306.195925                       # average overall mshr miss latency
system.cpu.dcache.replacements                  16008                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       491433                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          491433                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        33001                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         33001                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1581882400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1581882400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       524434                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       524434                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.062927                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.062927                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 47934.377746                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47934.377746                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22538                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22538                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10463                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10463                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    469688800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    469688800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019951                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019951                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 44890.452069                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44890.452069                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       165199                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         165199                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2077                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2077                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    102900400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    102900400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       167276                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       167276                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012417                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012417                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49542.802118                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49542.802118                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           49                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           49                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2028                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2028                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     99193600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     99193600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012124                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012124                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48912.031558                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48912.031558                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4541                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4541                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    253868729                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    253868729                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 55905.908170                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 55905.908170                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1064620000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1064620000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           976.430822                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              627478                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             16008                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.197776                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   734.438965                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   241.991857                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.717226                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.236320                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.953546                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          248                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          776                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          139                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           99                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          124                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          516                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          136                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.242188                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.757812                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1400452                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1400452                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1064620000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             817                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4998                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher         1060                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6875                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            817                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4998                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher         1060                       # number of overall hits
system.l2cache.overall_hits::total               6875                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1798                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7493                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3481                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12772                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1798                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7493                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3481                       # number of overall misses
system.l2cache.overall_misses::total            12772                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    121478400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    511552000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    242355226                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    875385626                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    121478400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    511552000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    242355226                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    875385626                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2615                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12491                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4541                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19647                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2615                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12491                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4541                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19647                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.687572                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.599872                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.766571                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.650074                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.687572                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.599872                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.766571                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.650074                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67563.070078                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68270.652609                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69622.299914                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68539.432039                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67563.070078                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68270.652609                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69622.299914                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68539.432039                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    2                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1308                       # number of writebacks
system.l2cache.writebacks::total                 1308                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            7                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher            9                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             16                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            7                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher            9                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            16                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1798                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7486                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3472                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12756                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1798                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7486                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3472                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          520                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13276                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    107094400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    451287200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    214245235                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    772626835                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    107094400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    451287200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    214245235                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     31229918                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    803856753                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.687572                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.599312                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.764589                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.649259                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.687572                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.599312                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.764589                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.675727                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59563.070078                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60284.157093                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61706.576901                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60569.679759                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59563.070078                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60284.157093                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61706.576901                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 60057.534615                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60549.619840                       # average overall mshr miss latency
system.l2cache.replacements                      9237                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2744                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2744                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2744                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2744                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          340                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          340                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          520                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          520                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     31229918                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     31229918                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 60057.534615                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 60057.534615                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          719                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              719                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1310                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1310                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     90719200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     90719200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2029                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2029                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.645638                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.645638                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69251.297710                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69251.297710                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1310                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1310                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     80239200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     80239200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.645638                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.645638                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61251.297710                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61251.297710                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          817                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4279                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher         1060                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6156                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1798                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6183                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3481                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11462                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    121478400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    420832800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    242355226                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    784666426                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2615                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10462                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4541                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17618                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.687572                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.590996                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.766571                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.650585                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67563.070078                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68062.882096                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69622.299914                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68458.072413                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher            9                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           16                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1798                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6176                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3472                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11446                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    107094400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    371048000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    214245235                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    692387635                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.687572                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.590327                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.764589                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.649676                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59563.070078                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60079.015544                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61706.576901                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60491.668268                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1064620000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1064620000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3705.867944                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25438                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9237                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.753924                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    13.983368                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   270.829119                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2327.504794                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   960.409284                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   133.141379                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003414                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.066120                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.568238                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.234475                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.032505                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.904753                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1186                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2910                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           13                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          155                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1016                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1         1027                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1758                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.289551                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.710449                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               317397                       # Number of tag accesses
system.l2cache.tags.data_accesses              317397                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1064620000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          115072                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          479104                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       222208                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        33280                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              849664                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       115072                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         115072                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        83712                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            83712                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1798                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7486                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3472                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          520                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13276                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1308                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1308                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          108087393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          450023483                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    208720482                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     31259980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              798091338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     108087393                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         108087393                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        78630873                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              78630873                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        78630873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         108087393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         450023483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    208720482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     31259980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             876722211                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1078388000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               10141896                       # Simulator instruction rate (inst/s)
host_mem_usage                                4402804                       # Number of bytes of host memory used
host_op_rate                                 17625384                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.20                       # Real time elapsed on the host
host_tick_rate                               67511217                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2067405                       # Number of instructions simulated
sim_ops                                       3594200                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000014                       # Number of seconds simulated
sim_ticks                                    13768000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 2837                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               163                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              1773                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2229                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2837                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              608                       # Number of indirect misses.
system.cpu.branchPred.lookups                    3933                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1047                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           97                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     74067                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    11703                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               163                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       3403                       # Number of branches committed
system.cpu.commit.bw_lim_events                 14022                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            3615                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                42416                       # Number of instructions committed
system.cpu.commit.committedOps                  76002                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        31781                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.391429                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.602867                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         5311     16.71%     16.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         7084     22.29%     39.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         3262     10.26%     49.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2102      6.61%     55.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        14022     44.12%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        31781                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      39836                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 1025                       # Number of function calls committed.
system.cpu.commit.int_insts                     48610                       # Number of committed integer instructions.
system.cpu.commit.loads                          8787                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          109      0.14%      0.14% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            39195     51.57%     51.71% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     51.71% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.06%     51.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           7168      9.43%     61.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     61.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.04%     61.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     61.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     61.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     61.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     61.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     61.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              24      0.03%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            4034      5.31%     66.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     66.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              48      0.06%     66.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           4024      5.29%     71.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     71.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     71.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            18      0.02%     71.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     71.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd         4000      5.26%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         2000      2.63%     79.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv         1000      1.32%     81.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult         1000      1.32%     82.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     82.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     82.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     82.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     82.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     82.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     82.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     82.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     82.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     82.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     82.50% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1521      2.00%     84.50% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           3292      4.33%     88.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         7266      9.56%     98.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         1222      1.61%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             76002                       # Class of committed instruction
system.cpu.commit.refs                          13301                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       42416                       # Number of Instructions Simulated
system.cpu.committedOps                         76002                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.811486                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.811486                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            9                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           14                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           28                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  4765                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  81095                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     6446                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     20371                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    171                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1065                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        9089                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            13                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        4613                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                        3933                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      5802                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         26335                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    31                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          46046                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     342                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.114265                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               6312                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               3276                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.337769                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              32818                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.524468                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.827717                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    10612     32.34%     32.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      175      0.53%     32.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     2130      6.49%     39.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1191      3.63%     42.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    18710     57.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                32818                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     52192                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    33029                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      2708000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      2708400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      2708400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      2708400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      2708400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      2708400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        11200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        11200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       733200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       733600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       733200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       733200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      1643600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      1630400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      1625600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      1626400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1379200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1375600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1371200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1381200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       31238800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1602                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  182                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     3492                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.265543                       # Inst execution rate
system.cpu.iew.exec_refs                        13696                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       4613                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2750                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  9292                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 4723                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               79617                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  9083                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               278                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 77980                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     15                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    171                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    19                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             3204                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          505                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          210                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              8                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          120                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             62                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    127994                       # num instructions consuming a value
system.cpu.iew.wb_count                         77901                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.450881                       # average fanout of values written-back
system.cpu.iew.wb_producers                     57710                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.263248                       # insts written-back per cycle
system.cpu.iew.wb_sent                          77941                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    87196                       # number of integer regfile reads
system.cpu.int_regfile_writes                   34761                       # number of integer regfile writes
system.cpu.ipc                               1.232307                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.232307                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               161      0.21%      0.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 40626     51.91%     52.12% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    1      0.00%     52.12% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    55      0.07%     52.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                7301      9.33%     61.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     61.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.04%     61.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     61.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     61.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     61.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     61.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     61.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   38      0.05%     61.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     61.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 4100      5.24%     66.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     66.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   83      0.11%     66.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                4044      5.17%     72.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     72.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     72.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 21      0.03%     72.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     72.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     72.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     72.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd            4016      5.13%     77.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            2005      2.56%     79.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv            1004      1.28%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult           1004      1.28%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 1729      2.21%     84.62% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                3390      4.33%     88.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            7411      9.47%     98.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           1237      1.58%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  78258                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   40440                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               80917                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        40325                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              42138                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  37657                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             108506                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        37576                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             41102                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      79596                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     78258                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            3615                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                89                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         5317                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         32818                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.384606                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.481555                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                5025     15.31%     15.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                5375     16.38%     31.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                6054     18.45%     50.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                4681     14.26%     64.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               11683     35.60%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           32818                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.273620                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        5802                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              5044                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2100                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 9292                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                4723                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   22898                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                            34420                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    3101                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 77451                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    887                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     6958                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     35                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     9                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                243858                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  80508                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               82449                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     20883                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    264                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    171                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  1416                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     5000                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             53482                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            90741                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            289                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2193                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             21                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        97376                       # The number of ROB reads
system.cpu.rob.rob_writes                      160271                       # The number of ROB writes
system.cpu.timesIdled                              15                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           68                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            4                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            137                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                4                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              4                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           44                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            89                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     13768000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 44                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            4                       # Transaction distribution
system.membus.trans_dist::CleanEvict               40                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            45                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          133                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          133                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    133                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         3072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         3072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    3072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                45                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      45    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  45                       # Request fanout histogram
system.membus.reqLayer2.occupancy               42399                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy              94901                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     13768000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  68                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            20                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                94                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  3                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             69                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           82                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          123                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     205                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1728                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     5376                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                49                       # Total snoops (count)
system.l2bus.snoopTraffic                         256                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                118                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.033898                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.181739                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      114     96.61%     96.61% # Request fanout histogram
system.l2bus.snoop_fanout::1                        4      3.39%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  118                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               49200                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                69196                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               32400                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.2                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        13768000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     13768000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         5770                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             5770                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         5770                       # number of overall hits
system.cpu.icache.overall_hits::total            5770                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           32                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             32                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           32                       # number of overall misses
system.cpu.icache.overall_misses::total            32                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1460000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1460000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1460000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1460000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         5802                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         5802                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         5802                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         5802                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005515                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005515                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005515                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005515                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        45625                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        45625                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        45625                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        45625                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            4                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            4                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           28                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           28                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1365200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1365200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1365200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1365200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004826                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004826                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004826                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004826                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 48757.142857                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48757.142857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 48757.142857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48757.142857                       # average overall mshr miss latency
system.cpu.icache.replacements                     27                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         5770                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            5770                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           32                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            32                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1460000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1460000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         5802                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         5802                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005515                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005515                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        45625                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        45625                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           28                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1365200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1365200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004826                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004826                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 48757.142857                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48757.142857                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     13768000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     13768000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                3310                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                27                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            122.592593                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          231                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             11631                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            11631                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     13768000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     13768000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     13768000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        10340                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            10340                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        10340                       # number of overall hits
system.cpu.dcache.overall_hits::total           10340                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           54                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             54                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           54                       # number of overall misses
system.cpu.dcache.overall_misses::total            54                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2685200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2685200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2685200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2685200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        10394                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        10394                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        10394                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        10394                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005195                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005195                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005195                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005195                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 49725.925926                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49725.925926                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 49725.925926                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49725.925926                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 4                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           16                       # number of writebacks
system.cpu.dcache.writebacks::total                16                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           20                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           20                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           34                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           34                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            7                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1791600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1791600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1791600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       119593                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1911193                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003271                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003271                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003271                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003945                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 52694.117647                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52694.117647                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 52694.117647                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 17084.714286                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46614.463415                       # average overall mshr miss latency
system.cpu.dcache.replacements                     41                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         5826                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            5826                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           54                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            54                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2685200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2685200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         5880                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         5880                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009184                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009184                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 49725.925926                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49725.925926                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           34                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1791600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1791600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005782                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005782                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 52694.117647                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52694.117647                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         4514                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           4514                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data         4514                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         4514                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            7                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            7                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       119593                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       119593                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 17084.714286                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 17084.714286                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     13768000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     13768000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                 458                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                41                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             11.170732                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   778.204532                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   245.795468                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.759965                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.240035                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          247                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          777                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          132                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          111                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          537                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          236                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.241211                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.758789                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             20829                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            20829                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     13768000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst               8                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              12                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            6                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  26                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              8                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             12                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            6                       # number of overall hits
system.l2cache.overall_hits::total                 26                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            20                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            22                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            1                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                43                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           20                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           22                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            1                       # number of overall misses
system.l2cache.overall_misses::total               43                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1265600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1650000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher        62800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2978400                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1265600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1650000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher        62800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2978400                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           28                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           34                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            7                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              69                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           28                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           34                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            7                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             69                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.714286                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.647059                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.142857                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.623188                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.714286                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.647059                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.142857                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.623188                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst        63280                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data        75000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher        62800                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 69265.116279                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst        63280                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data        75000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher        62800                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 69265.116279                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              4                       # number of writebacks
system.l2cache.writebacks::total                    4                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           20                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           22                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            1                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           20                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           22                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            1                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            2                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1113600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      1474000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher        54800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      2642400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1113600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      1474000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        54800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       109996                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      2752396                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.714286                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.647059                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.142857                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.623188                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.714286                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.647059                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.142857                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.652174                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst        55680                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data        67000                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher        54800                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 61451.162791                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst        55680                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data        67000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        54800                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher        54998                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 61164.355556                       # average overall mshr miss latency
system.l2cache.replacements                        46                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           16                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           16                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           16                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           16                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            2                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       109996                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       109996                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher        54998                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total        54998                       # average HardPFReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst            8                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           12                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            6                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           26                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           20                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           22                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            1                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           43                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1265600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1650000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher        62800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2978400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           28                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           34                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            7                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           69                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.714286                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.647059                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.142857                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.623188                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst        63280                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data        75000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher        62800                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 69265.116279                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           20                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           22                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            1                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           43                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1113600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1474000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher        54800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2642400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.714286                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.647059                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.142857                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.623188                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst        55680                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        67000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        54800                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61451.162791                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     13768000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     13768000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    145                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   46                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.152174                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    38.650232                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   914.006886                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1966.173097                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1058.157118                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   119.012667                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009436                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.223146                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.480023                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.258339                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.029056                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1179                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2917                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          136                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1038                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          958                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1947                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.287842                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.712158                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1142                       # Number of tag accesses
system.l2cache.tags.data_accesses                1142                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     13768000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1216                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1408                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher           64                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          128                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2816                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1216                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1216                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          256                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              256                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               19                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               22                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            1                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            2                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   44                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             4                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   4                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           88320744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          102266124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      4648460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      9296920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              204532249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      88320744                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          88320744                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        18593841                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              18593841                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        18593841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          88320744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         102266124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      4648460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      9296920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             223126089                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1266635200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1145467                       # Simulator instruction rate (inst/s)
host_mem_usage                                4415092                       # Number of bytes of host memory used
host_op_rate                                  2018846                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.08                       # Real time elapsed on the host
host_tick_rate                               90679767                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2377844                       # Number of instructions simulated
sim_ops                                       4191006                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000188                       # Number of seconds simulated
sim_ticks                                   188247200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                74373                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7314                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             75320                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              28665                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           74373                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            45708                       # Number of indirect misses.
system.cpu.branchPred.lookups                   88679                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    6141                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5512                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    349436                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   207635                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              7356                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      66513                       # Number of branches committed
system.cpu.commit.bw_lim_events                 81854                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             138                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           97520                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               310439                       # Number of instructions committed
system.cpu.commit.committedOps                 596806                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       387716                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.539286                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.626367                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       171642     44.27%     44.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        46447     11.98%     56.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        40376     10.41%     66.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        47397     12.22%     78.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        81854     21.11%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       387716                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      13805                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 5331                       # Number of function calls committed.
system.cpu.commit.int_insts                    586600                       # Number of committed integer instructions.
system.cpu.commit.loads                         79287                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         3892      0.65%      0.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           448682     75.18%     75.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1447      0.24%     76.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             7205      1.21%     77.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            646      0.11%     77.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            240      0.04%     77.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             122      0.02%     77.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            1992      0.33%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1276      0.21%     78.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           2702      0.45%     78.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           107      0.02%     78.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt          200      0.03%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           76151     12.76%     91.26% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          46456      7.78%     99.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         3136      0.53%     99.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         2552      0.43%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            596806                       # Class of committed instruction
system.cpu.commit.refs                         128295                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      310439                       # Number of Instructions Simulated
system.cpu.committedOps                        596806                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.515976                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.515976                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           85                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          218                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          389                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            39                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 33974                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 751963                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   167905                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    201304                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   7398                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  5553                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       88519                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           163                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       51850                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            44                       # TLB misses on write requests
system.cpu.fetch.Branches                       88679                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     59867                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        234129                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  2068                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                         412417                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   47                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           265                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   14796                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.188431                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             174274                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              34806                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.876331                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             416134                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.879517                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.906095                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   198496     47.70%     47.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    16078      3.86%     51.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    11097      2.67%     54.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    17993      4.32%     58.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   172470     41.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               416134                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     18033                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    10138                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     33380800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     33380800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     33380800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     33380400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     33380400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     33380400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      1798000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      1798400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       100800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       100800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       101600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       101600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       667200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       686400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       666000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       687200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     14341200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     14348800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     14328000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     14335600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      264345200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           54484                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 9088                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    71327                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.394628                       # Inst execution rate
system.cpu.iew.exec_refs                       140225                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      51830                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   26365                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 93308                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                236                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               372                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                55422                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              694316                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 88395                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             10300                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                656337                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     38                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    56                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   7398                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   131                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            11                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             3546                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           54                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        14023                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         6414                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             54                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         7846                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1242                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    688363                       # num instructions consuming a value
system.cpu.iew.wb_count                        651410                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.637173                       # average fanout of values written-back
system.cpu.iew.wb_producers                    438606                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.384159                       # insts written-back per cycle
system.cpu.iew.wb_sent                         653331                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   976309                       # number of integer regfile reads
system.cpu.int_regfile_writes                  532029                       # number of integer regfile writes
system.cpu.ipc                               0.659641                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.659641                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              5774      0.87%      0.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                500707     75.11%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1449      0.22%     76.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  7542      1.13%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 758      0.11%     77.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 254      0.04%     77.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  153      0.02%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 2142      0.32%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1363      0.20%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2736      0.41%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                173      0.03%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             200      0.03%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                87181     13.08%     91.57% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               50026      7.50%     99.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            3582      0.54%     99.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           2594      0.39%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 666634                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   14795                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               29633                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        14449                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              17259                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 646065                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1722612                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       636961                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            774629                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     693947                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    666634                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 369                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           97520                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              2840                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            231                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       126119                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        416134                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.601970                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.608882                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              176176     42.34%     42.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               42599     10.24%     52.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               51276     12.32%     64.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               62849     15.10%     80.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               83234     20.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          416134                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.416508                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       59913                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            99                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              3893                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2157                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                93308                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               55422                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  281407                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    135                       # number of misc regfile writes
system.cpu.numCycles                           470618                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      3                       # Number of system calls
system.cpu.rename.BlockCycles                   28218                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                686498                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    416                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   173249                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    704                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   176                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1842391                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 733622                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              843632                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    201082                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1580                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   7398                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  3458                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   157155                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             20259                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          1102455                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2729                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                167                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      4144                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            183                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      1000188                       # The number of ROB reads
system.cpu.rob.rob_writes                     1417325                       # The number of ROB writes
system.cpu.timesIdled                            2881                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         6275                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           76                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          12548                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               76                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              4                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          714                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1468                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    188247200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                696                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           64                       # Transaction distribution
system.membus.trans_dist::CleanEvict              650                       # Transaction distribution
system.membus.trans_dist::ReadExReq                59                       # Transaction distribution
system.membus.trans_dist::ReadExResp               59                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           695                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         2223                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         2223                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2223                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        52416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        52416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   52416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               754                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     754    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 754                       # Request fanout histogram
system.membus.reqLayer2.occupancy              690044                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1626656                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.9                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    188247200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                6212                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           162                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              6879                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  5                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 62                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                62                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           6212                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        17577                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1245                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   18822                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       374976                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        32832                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   407808                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               772                       # Total snoops (count)
system.l2bus.snoopTraffic                        4096                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               7046                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.011212                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.105299                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     6967     98.88%     98.88% # Request fanout histogram
system.l2bus.snoop_fanout::1                       79      1.12%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 7046                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              499995                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              5119935                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             7030800                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               3.7                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       188247200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    188247200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        53660                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            53660                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        53660                       # number of overall hits
system.cpu.icache.overall_hits::total           53660                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         6207                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6207                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         6207                       # number of overall misses
system.cpu.icache.overall_misses::total          6207                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     99261200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     99261200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     99261200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     99261200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        59867                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        59867                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        59867                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        59867                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.103680                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.103680                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.103680                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.103680                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15991.815692                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15991.815692                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15991.815692                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15991.815692                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          106                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    26.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          348                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          348                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          348                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          348                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         5859                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5859                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5859                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5859                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     85118000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     85118000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     85118000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     85118000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.097867                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.097867                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.097867                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.097867                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14527.735108                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14527.735108                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14527.735108                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14527.735108                       # average overall mshr miss latency
system.cpu.icache.replacements                   5859                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        53660                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           53660                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         6207                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6207                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     99261200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     99261200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        59867                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        59867                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.103680                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.103680                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15991.815692                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15991.815692                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          348                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          348                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5859                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5859                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     85118000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     85118000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.097867                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.097867                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14527.735108                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14527.735108                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    188247200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    188247200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               87088                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6115                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             14.241701                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            125593                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           125593                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    188247200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    188247200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    188247200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       133249                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           133249                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       133249                       # number of overall hits
system.cpu.dcache.overall_hits::total          133249                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          649                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            649                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          649                       # number of overall misses
system.cpu.dcache.overall_misses::total           649                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     32427200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     32427200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     32427200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     32427200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       133898                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       133898                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       133898                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       133898                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004847                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004847                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004847                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004847                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 49964.869029                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49964.869029                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 49964.869029                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49964.869029                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          362                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.909091                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                63                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           98                       # number of writebacks
system.cpu.dcache.writebacks::total                98                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          303                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          303                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          303                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          303                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          346                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          346                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          346                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           69                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          415                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     16062800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     16062800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     16062800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3396332                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     19459132                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002584                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002584                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002584                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003099                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46424.277457                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46424.277457                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46424.277457                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 49222.202899                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46889.474699                       # average overall mshr miss latency
system.cpu.dcache.replacements                    415                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        84286                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           84286                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          587                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           587                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     28241200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     28241200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        84873                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        84873                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006916                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006916                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48111.073254                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48111.073254                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          302                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          302                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          285                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          285                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12008400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12008400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003358                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003358                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 42134.736842                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42134.736842                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        48963                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          48963                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           62                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           62                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      4186000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      4186000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        49025                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        49025                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001265                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001265                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67516.129032                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67516.129032                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           61                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           61                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      4054400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4054400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001244                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001244                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66465.573770                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66465.573770                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           69                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           69                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      3396332                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      3396332                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 49222.202899                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 49222.202899                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    188247200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    188247200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              189773                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1439                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            131.878388                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   800.298174                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   223.701826                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.781541                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.218459                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          186                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          838                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          170                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          679                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.181641                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.818359                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            268211                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           268211                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    188247200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            5368                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             132                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           21                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                5521                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           5368                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            132                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           21                       # number of overall hits
system.l2cache.overall_hits::total               5521                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           491                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           214                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           48                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               753                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          491                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          214                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           48                       # number of overall misses
system.l2cache.overall_misses::total              753                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     32987200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     14528000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      3175555                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     50690755                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     32987200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     14528000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      3175555                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     50690755                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         5859                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          346                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           69                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            6274                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         5859                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          346                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           69                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           6274                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.083803                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.618497                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.695652                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.120019                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.083803                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.618497                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.695652                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.120019                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67183.706721                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67887.850467                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 66157.395833                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67318.399734                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67183.706721                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67887.850467                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 66157.395833                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67318.399734                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             64                       # number of writebacks
system.l2cache.writebacks::total                   64                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          491                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          213                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           48                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          752                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          491                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          213                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           48                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            3                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          755                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     29059200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     12767600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2791555                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     44618355                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     29059200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     12767600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2791555                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       179196                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     44797551                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.083803                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.615607                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.695652                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.119860                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.083803                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.615607                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.695652                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.120338                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59183.706721                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59941.784038                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58157.395833                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59332.918883                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59183.706721                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59941.784038                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58157.395833                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher        59732                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59334.504636                       # average overall mshr miss latency
system.l2cache.replacements                       767                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           98                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           98                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           98                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           98                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           23                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           23                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            3                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       179196                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       179196                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher        59732                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total        59732                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            3                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                3                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           59                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             59                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      4034400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      4034400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           62                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           62                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.951613                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.951613                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68379.661017                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68379.661017                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           59                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           59                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      3562400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      3562400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.951613                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.951613                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 60379.661017                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60379.661017                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         5368                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          129                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           21                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5518                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          491                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          155                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           48                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          694                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     32987200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     10493600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      3175555                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     46656355                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         5859                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          284                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           69                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         6212                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.083803                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.545775                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.695652                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.111719                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67183.706721                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67700.645161                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 66157.395833                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67228.177233                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          491                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          154                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           48                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          693                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     29059200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      9205200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2791555                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     41055955                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.083803                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.542254                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.695652                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.111558                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59183.706721                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59774.025974                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58157.395833                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59243.802309                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    188247200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    188247200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25250                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4863                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 5.192268                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    39.161698                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1172.211042                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1808.744816                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   965.170905                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   110.711539                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009561                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.286184                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.441588                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.235637                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.027029                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          998                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3098                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          948                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           39                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          181                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           92                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2659                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          166                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.243652                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.756348                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               101135                       # Number of tag accesses
system.l2cache.tags.data_accesses              101135                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    188247200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           31424                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           13632                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         3072                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               48320                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        31424                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          31424                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         4096                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             4096                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              491                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              213                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           48                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            3                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  755                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            64                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  64                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          166929442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           72415420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     16318968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      1019935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              256683765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     166929442                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         166929442                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        21758624                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              21758624                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        21758624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         166929442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          72415420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     16318968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      1019935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             278442389                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
