Design Overall_Error_Sin Overall_Error_Cos Latency BRAM DSP FF LUT
 /-------------------- ap_fixed-----------------------/	
fixed_32_16_20 0.0295364   0.0295356       61 0 0 189 671 	
fixed_32_12_20 0.00292061  0.0029014       61 0 0 193 684 	
fixed_32_8_20  0.000714158 0.00071416      61 0 0 197 697 	
fixed_32_6_20  0.00102764  0.00102764      61 0 0 199 704 	
fixed_32_4_20  0.00111992  0.00111992      61 0 0 201 711 	
fixed_32_2_20  0.00114512  0.00114512      61 0 0 203 717 	
fixed_64_32_20 0.00115205  0.00115205      61 0 0 365 1359 	
fixed_64_20_20 0.00115382  0.00115382      61 0 0 377 1399 	
fixed_64_10_20 0.00115382  0.00115382      61 2 0 333 1252 	
fixed_64_8_20  0.00115382  0.00115382      61 2 0 333 1252 	

/------------------- ap_ufixed------------------------/

fixed_32_16_20 4.72674e+07 812472          61 0 0 189 671 	
fixed_32_12_20 2.95408e+06 50848.1         61 0 0 193 684 	
fixed_32_8_20  184496       3178.08        61 0 0 197 697 	
fixed_32_6_20  46016.9      794.473        61 0 0 199 704 	
fixed_32_4_20  11394.9      240.673        61 0 0 201 711 	
fixed_32_2_20  2741.01      10.8087        61 0 0 203 717 	
fixed_64_32_20 3.09773e+12  5.33203e+10    61 0 0 365 1359 	
fixed_64_20_20 7.56281e+08  1.30177e+07    61 0 0 377 1399 	
fixed_64_10_20 738413       12712.5        61 2 0 333 1252 	
fixed_64_8_20  184496       3178.08        61 2 0 333 1252 	
