// Seed: 3144322953
`default_nettype id_1
typedef id_4 id_0;
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    input logic id_3,
    input id_4
);
  always id_2 = id_4;
  always
    if (id_0) id_2 <= (id_1 / id_1);
    else id_2 = id_0;
  logic id_5, id_6, id_7;
  logic id_8;
  logic id_9, id_10;
endmodule
