INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Programming/schemotechnika/project_3/project_3.sim/sim_1/impl/func/xsim/memory_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming/schemotechnika/project_3/project_3.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming/schemotechnika/project_3/project_3.srcs/sources_1/new/memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming/schemotechnika/project_3/project_3.srcs/sim_1/new/memory_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_tb
