// Seed: 3593030381
module module_0 (
    output supply0 id_0,
    input tri id_1,
    input tri id_2,
    input supply1 id_3,
    input wire id_4
);
  always assert (id_4(1));
  assign id_0 = id_4;
  wire [-1 'b0 : 1] id_6, id_7, id_8;
  uwire id_9 = 1;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd98
) (
    output supply0 _id_0,
    output tri id_1,
    input tri0 id_2,
    input tri1 id_3
);
  logic [-1 : id_0] id_5, id_6;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_3,
      id_2,
      id_3
  );
  assign id_0 = id_3;
endmodule
