Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date             : Thu Nov 28 10:17:22 2024
| Host             : Tim-Workstation running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7s25csga225-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.197        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.136        |
| Device Static (W)        | 0.061        |
| Effective TJA (C/W)      | 3.7          |
| Max Ambient (C)          | 84.3         |
| Junction Temperature (C) | 25.7         |
| Confidence Level         | High         |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------+-----------+----------+-----------+-----------------+
| On-Chip      | Power (W) | Used     | Available | Utilization (%) |
+--------------+-----------+----------+-----------+-----------------+
| Clocks       |     0.001 |       10 |       --- |             --- |
| Slice Logic  |     0.000 |        3 |       --- |             --- |
|   Others     |     0.000 |        3 |       --- |             --- |
| MMCM         |     0.105 |        1 |         3 |           33.33 |
| I/O          |     0.030 |        3 |       150 |            2.00 |
| Static Power |     0.061 |          |           |                 |
| Total        |     0.197 |          |           |                 |
+--------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.006 |       0.002 |      0.005 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.068 |       0.059 |      0.009 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.010 |       0.009 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+--------+
| User Input Data             | Confidence | Details                                        | Action |
+-----------------------------+------------+------------------------------------------------+--------+
| Design implementation state | High       | Design is routed                               |        |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |        |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |        |
| Internal nodes activity     | High       | User specified more than 25% of internal nodes |        |
| Device models               | High       | Device models are Production                   |        |
|                             |            |                                                |        |
| Overall confidence level    | High       |                                                |        |
+-----------------------------+------------+------------------------------------------------+--------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 46.2                     |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------------------------+-----------------------------------------------------------------------+-----------------+
| Clock                                  | Domain                                                                | Constraint (ns) |
+----------------------------------------+-----------------------------------------------------------------------+-----------------+
| clk                                    | clk                                                                   |            83.3 |
| clk_out1_clocking_wizard_clk_wiz_0_0   | u_clocking_wizard/clk_wiz_0/inst/clk_out1_clocking_wizard_clk_wiz_0_0 |             4.0 |
| clk_out1_clocking_wizard_clk_wiz_0_0_1 | u_clocking_wizard/clk_wiz_0/inst/clk_out1_clocking_wizard_clk_wiz_0_0 |             4.0 |
| clk_out2_clocking_wizard_clk_wiz_0_0   | u_clocking_wizard/clk_wiz_0/inst/clk_out2_clocking_wizard_clk_wiz_0_0 |           100.0 |
| clk_out2_clocking_wizard_clk_wiz_0_0_1 | u_clocking_wizard/clk_wiz_0/inst/clk_out2_clocking_wizard_clk_wiz_0_0 |           100.0 |
| clkfbout_clocking_wizard_clk_wiz_0_0   | u_clocking_wizard/clk_wiz_0/inst/clkfbout_clocking_wizard_clk_wiz_0_0 |            83.3 |
| clkfbout_clocking_wizard_clk_wiz_0_0_1 | u_clocking_wizard/clk_wiz_0/inst/clkfbout_clocking_wizard_clk_wiz_0_0 |            83.3 |
| sys_clk_pin                            | clk                                                                   |            83.3 |
+----------------------------------------+-----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------+-----------+
| Name                | Power (W) |
+---------------------+-----------+
| top                 |     0.136 |
|   u_clocking_wizard |     0.105 |
|     clk_wiz_0       |     0.105 |
|       inst          |     0.105 |
+---------------------+-----------+


