# Reading D:/modeltech64_10.4/tcl/vsim/pref.tcl
# //  ModelSim SE-64 10.4 Dec  3 2014 
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# do vga_colorbar_run_msim_rtl_vhdl.do
# if ![file isdirectory vga_colorbar_iputf_libs] {
# 	file mkdir vga_colorbar_iputf_libs
# }
# 
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# if ![file isdirectory vhdl_libs] {
# 	file mkdir vhdl_libs
# }
# 
# vlib vhdl_libs/altera
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/altera".
# 
# vmap altera ./vhdl_libs/altera
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera ./vhdl_libs/altera 
# Copying D:/modeltech64_10.4/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:/modeltech64_10.4/win64/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# vcom -93 -work altera {c:/intelfpga/18.1/quartus/eda/sim_lib/altera_syn_attributes.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 11:52:35 on Dec 04,2023
# vcom -reportprogress 300 -93 -work altera c:/intelfpga/18.1/quartus/eda/sim_lib/altera_syn_attributes.vhd 
# -- Loading package STANDARD
# -- Compiling package altera_syn_attributes
# End time: 11:52:35 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera {c:/intelfpga/18.1/quartus/eda/sim_lib/altera_standard_functions.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 11:52:35 on Dec 04,2023
# vcom -reportprogress 300 -93 -work altera c:/intelfpga/18.1/quartus/eda/sim_lib/altera_standard_functions.vhd 
# -- Loading package STANDARD
# -- Compiling package altera_standard_functions
# -- Compiling package body altera_standard_functions
# -- Loading package altera_standard_functions
# End time: 11:52:35 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera {c:/intelfpga/18.1/quartus/eda/sim_lib/alt_dspbuilder_package.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 11:52:35 on Dec 04,2023
# vcom -reportprogress 300 -93 -work altera c:/intelfpga/18.1/quartus/eda/sim_lib/alt_dspbuilder_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling package alt_dspbuilder_package
# -- Compiling package body alt_dspbuilder_package
# -- Loading package alt_dspbuilder_package
# End time: 11:52:36 on Dec 04,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work altera {c:/intelfpga/18.1/quartus/eda/sim_lib/altera_europa_support_lib.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 11:52:36 on Dec 04,2023
# vcom -reportprogress 300 -93 -work altera c:/intelfpga/18.1/quartus/eda/sim_lib/altera_europa_support_lib.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package altera_europa_support_lib
# -- Compiling package body altera_europa_support_lib
# -- Loading package altera_europa_support_lib
# End time: 11:52:36 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera {c:/intelfpga/18.1/quartus/eda/sim_lib/altera_primitives_components.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 11:52:36 on Dec 04,2023
# vcom -reportprogress 300 -93 -work altera c:/intelfpga/18.1/quartus/eda/sim_lib/altera_primitives_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package dffeas_pack
# -- Loading package dffeas_pack
# -- Compiling package altera_primitives_components
# End time: 11:52:36 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera {c:/intelfpga/18.1/quartus/eda/sim_lib/altera_primitives.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 11:52:36 on Dec 04,2023
# vcom -reportprogress 300 -93 -work altera c:/intelfpga/18.1/quartus/eda/sim_lib/altera_primitives.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity GLOBAL
# -- Compiling architecture BEHAVIOR of GLOBAL
# -- Compiling entity CARRY
# -- Compiling architecture BEHAVIOR of CARRY
# -- Compiling entity CASCADE
# -- Compiling architecture BEHAVIOR of CASCADE
# -- Compiling entity CARRY_SUM
# -- Compiling architecture BEHAVIOR of CARRY_SUM
# -- Compiling entity EXP
# -- Compiling architecture BEHAVIOR of EXP
# -- Compiling entity SOFT
# -- Compiling architecture BEHAVIOR of SOFT
# -- Compiling entity OPNDRN
# -- Compiling architecture BEHAVIOR of OPNDRN
# -- Compiling entity ROW_GLOBAL
# -- Compiling architecture BEHAVIOR of ROW_GLOBAL
# -- Compiling entity TRI
# -- Compiling architecture BEHAVIOR of TRI
# -- Compiling entity LUT_INPUT
# -- Compiling architecture BEHAVIOR of LUT_INPUT
# -- Compiling entity LUT_OUTPUT
# -- Compiling architecture BEHAVIOR of LUT_OUTPUT
# -- Compiling entity latch
# -- Compiling architecture BEHAVIOR of latch
# -- Compiling entity dlatch
# -- Compiling architecture BEHAVIOR of dlatch
# -- Compiling entity PRIM_GDFF
# -- Compiling architecture BEHAVIOR of PRIM_GDFF
# -- Loading entity PRIM_GDFF
# -- Compiling entity DFF
# -- Compiling architecture BEHAVIOR of DFF
# -- Compiling entity DFFE
# -- Compiling architecture BEHAVIOR of DFFE
# -- Compiling entity DFFEA
# -- Compiling architecture BEHAVIOR of DFFEA
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Compiling entity DFFEAS
# -- Compiling architecture vital_dffeas of dffeas
# -- Compiling entity PRIM_GTFF
# -- Compiling architecture BEHAVIOR of PRIM_GTFF
# -- Loading entity PRIM_GTFF
# -- Compiling entity TFF
# -- Compiling architecture BEHAVIOR of TFF
# -- Compiling entity TFFE
# -- Compiling architecture BEHAVIOR of TFFE
# -- Compiling entity PRIM_GJKFF
# -- Compiling architecture BEHAVIOR of PRIM_GJKFF
# -- Loading entity PRIM_GJKFF
# -- Compiling entity JKFF
# -- Compiling architecture BEHAVIOR of JKFF
# -- Compiling entity JKFFE
# -- Compiling architecture BEHAVIOR of JKFFE
# -- Compiling entity PRIM_GSRFF
# -- Compiling architecture BEHAVIOR of PRIM_GSRFF
# -- Loading entity PRIM_GSRFF
# -- Compiling entity SRFF
# -- Compiling architecture BEHAVIOR of SRFF
# -- Compiling entity SRFFE
# -- Compiling architecture BEHAVIOR of SRFFE
# -- Compiling entity clklock
# -- Compiling architecture behavior of clklock
# -- Compiling entity alt_inbuf
# -- Compiling architecture BEHAVIOR of alt_inbuf
# -- Compiling entity alt_outbuf
# -- Compiling architecture BEHAVIOR of alt_outbuf
# -- Compiling entity alt_outbuf_tri
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri
# -- Compiling entity alt_iobuf
# -- Compiling architecture BEHAVIOR of alt_iobuf
# -- Compiling entity alt_inbuf_diff
# -- Compiling architecture BEHAVIOR of alt_inbuf_diff
# -- Compiling entity alt_outbuf_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_diff
# -- Compiling entity alt_outbuf_tri_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri_diff
# -- Compiling entity alt_iobuf_diff
# -- Compiling architecture BEHAVIOR of alt_iobuf_diff
# -- Compiling entity alt_bidir_diff
# -- Compiling architecture BEHAVIOR of alt_bidir_diff
# -- Compiling entity alt_bidir_buf
# -- Compiling architecture BEHAVIOR of alt_bidir_buf
# End time: 11:52:36 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib vhdl_libs/lpm
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/lpm".
# 
# vmap lpm ./vhdl_libs/lpm
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet lpm ./vhdl_libs/lpm 
# Modifying modelsim.ini
# vcom -93 -work lpm {c:/intelfpga/18.1/quartus/eda/sim_lib/220pack.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 11:52:36 on Dec 04,2023
# vcom -reportprogress 300 -93 -work lpm c:/intelfpga/18.1/quartus/eda/sim_lib/220pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package LPM_COMPONENTS
# End time: 11:52:36 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work lpm {c:/intelfpga/18.1/quartus/eda/sim_lib/220model.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 11:52:36 on Dec 04,2023
# vcom -reportprogress 300 -93 -work lpm c:/intelfpga/18.1/quartus/eda/sim_lib/220model.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package LPM_COMMON_CONVERSION
# -- Compiling package body LPM_COMMON_CONVERSION
# -- Loading package LPM_COMMON_CONVERSION
# -- Compiling package LPM_HINT_EVALUATION
# -- Compiling package body LPM_HINT_EVALUATION
# -- Loading package LPM_HINT_EVALUATION
# -- Compiling package LPM_DEVICE_FAMILIES
# -- Compiling package body LPM_DEVICE_FAMILIES
# -- Loading package LPM_DEVICE_FAMILIES
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package LPM_COMPONENTS
# -- Compiling entity LPM_CONSTANT
# -- Compiling architecture LPM_SYN of LPM_CONSTANT
# -- Compiling entity LPM_INV
# -- Compiling architecture LPM_SYN of LPM_INV
# -- Compiling entity lpm_and
# -- Compiling architecture LPM_SYN of lpm_and
# -- Compiling entity LPM_OR
# -- Compiling architecture LPM_SYN of LPM_OR
# -- Compiling entity LPM_XOR
# -- Compiling architecture LPM_SYN of LPM_XOR
# -- Compiling entity LPM_BUSTRI
# -- Compiling architecture LPM_SYN of LPM_BUSTRI
# -- Compiling entity LPM_MUX
# -- Compiling architecture LPM_SYN of LPM_MUX
# -- Compiling entity LPM_DECODE
# -- Compiling architecture LPM_SYN of LPM_DECODE
# -- Compiling entity LPM_CLSHIFT
# -- Compiling architecture LPM_SYN of LPM_CLSHIFT
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity LPM_ADD_SUB_SIGNED
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB_SIGNED
# -- Compiling entity LPM_ADD_SUB_UNSIGNED
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB_UNSIGNED
# -- Loading entity LPM_ADD_SUB_SIGNED
# -- Loading entity LPM_ADD_SUB_UNSIGNED
# -- Compiling entity LPM_ADD_SUB
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB
# -- Compiling entity LPM_COMPARE_SIGNED
# -- Compiling architecture LPM_SYN of LPM_COMPARE_SIGNED
# -- Compiling entity LPM_COMPARE_UNSIGNED
# -- Compiling architecture LPM_SYN of LPM_COMPARE_UNSIGNED
# -- Loading entity LPM_COMPARE_SIGNED
# -- Loading entity LPM_COMPARE_UNSIGNED
# -- Compiling entity LPM_COMPARE
# -- Compiling architecture LPM_SYN of LPM_COMPARE
# -- Loading package LPM_HINT_EVALUATION
# -- Compiling entity LPM_MULT
# -- Compiling architecture LPM_SYN of LPM_MULT
# -- Compiling entity LPM_DIVIDE
# -- Compiling architecture behave of lpm_divide
# -- Compiling entity lpm_abs
# -- Compiling architecture LPM_SYN of LPM_ABS
# -- Loading package LPM_COMMON_CONVERSION
# -- Compiling entity LPM_COUNTER
# -- Compiling architecture LPM_SYN of LPM_COUNTER
# -- Compiling entity LPM_LATCH
# -- Compiling architecture LPM_SYN of LPM_LATCH
# -- Compiling entity LPM_FF
# -- Compiling architecture LPM_SYN of LPM_FF
# -- Compiling entity LPM_SHIFTREG
# -- Compiling architecture LPM_SYN of LPM_SHIFTREG
# -- Loading package LPM_DEVICE_FAMILIES
# -- Compiling entity LPM_RAM_DQ
# -- Compiling architecture LPM_SYN of lpm_ram_dq
# -- Compiling entity LPM_RAM_DP
# -- Compiling architecture LPM_SYN of LPM_RAM_DP
# -- Compiling entity LPM_RAM_IO
# -- Compiling architecture LPM_SYN of lpm_ram_io
# -- Compiling entity LPM_ROM
# -- Compiling architecture LPM_SYN of lpm_rom
# -- Compiling entity LPM_FIFO
# -- Compiling architecture behavior of LPM_FIFO
# -- Compiling entity LPM_FIFO_DC_DFFPIPE
# -- Compiling architecture behavior of LPM_FIFO_DC_DFFPIPE
# -- Compiling entity LPM_FIFO_DC_FEFIFO
# -- Compiling architecture behavior of LPM_FIFO_DC_FEFIFO
# -- Loading entity LPM_FIFO_DC_FEFIFO
# -- Loading entity LPM_FIFO_DC_DFFPIPE
# -- Compiling entity LPM_FIFO_DC_ASYNC
# -- Compiling architecture behavior of LPM_FIFO_DC_ASYNC
# -- Loading entity LPM_FIFO_DC_ASYNC
# -- Compiling entity LPM_FIFO_DC
# -- Compiling architecture behavior of LPM_FIFO_DC
# -- Compiling entity LPM_INpad
# -- Compiling architecture LPM_SYN of LPM_INpad
# -- Compiling entity LPM_OUTpad
# -- Compiling architecture LPM_SYN of LPM_OUTpad
# -- Compiling entity LPM_BIpad
# -- Compiling architecture LPM_SYN of LPM_BIpad
# End time: 11:52:36 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib vhdl_libs/sgate
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/sgate".
# 
# vmap sgate ./vhdl_libs/sgate
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet sgate ./vhdl_libs/sgate 
# Modifying modelsim.ini
# vcom -93 -work sgate {c:/intelfpga/18.1/quartus/eda/sim_lib/sgate_pack.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 11:52:37 on Dec 04,2023
# vcom -reportprogress 300 -93 -work sgate c:/intelfpga/18.1/quartus/eda/sim_lib/sgate_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sgate_pack
# -- Compiling package body sgate_pack
# -- Loading package sgate_pack
# End time: 11:52:37 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work sgate {c:/intelfpga/18.1/quartus/eda/sim_lib/sgate.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 11:52:37 on Dec 04,2023
# vcom -reportprogress 300 -93 -work sgate c:/intelfpga/18.1/quartus/eda/sim_lib/sgate.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity oper_add
# -- Compiling architecture sim_arch of oper_add
# -- Compiling entity oper_addsub
# -- Compiling architecture sim_arch of oper_addsub
# -- Compiling entity mux21
# -- Compiling architecture sim_arch of mux21
# -- Compiling entity io_buf_tri
# -- Compiling architecture sim_arch of io_buf_tri
# -- Compiling entity io_buf_opdrn
# -- Compiling architecture sim_arch of io_buf_opdrn
# -- Compiling entity tri_bus
# -- Compiling architecture sim_arch of tri_bus
# -- Compiling entity oper_mult
# -- Compiling architecture sim_arch of oper_mult
# -- Loading package LPM_COMPONENTS
# -- Compiling entity oper_div
# -- Compiling architecture sim_arch of oper_div
# -- Compiling entity oper_mod
# -- Compiling architecture sim_arch of oper_mod
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity oper_left_shift
# -- Compiling architecture sim_arch of oper_left_shift
# -- Compiling entity oper_right_shift
# -- Compiling architecture sim_arch of oper_right_shift
# -- Compiling entity oper_rotate_left
# -- Compiling architecture sim_arch of oper_rotate_left
# -- Compiling entity oper_rotate_right
# -- Compiling architecture sim_arch of oper_rotate_right
# -- Compiling entity oper_less_than
# -- Compiling architecture sim_arch of oper_less_than
# -- Loading package sgate_pack
# -- Compiling entity oper_mux
# -- Compiling architecture sim_arch of oper_mux
# -- Compiling entity oper_selector
# -- Compiling architecture sim_arch of oper_selector
# -- Compiling entity oper_prio_selector
# -- Compiling architecture sim_arch of oper_prio_selector
# -- Compiling entity oper_decoder
# -- Compiling architecture sim_arch of oper_decoder
# -- Compiling entity oper_bus_mux
# -- Compiling architecture sim_arch of oper_bus_mux
# -- Compiling entity oper_latch
# -- Compiling architecture sim_arch of oper_latch
# End time: 11:52:37 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib vhdl_libs/altera_mf
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/altera_mf".
# 
# vmap altera_mf ./vhdl_libs/altera_mf
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_mf ./vhdl_libs/altera_mf 
# Modifying modelsim.ini
# vcom -93 -work altera_mf {c:/intelfpga/18.1/quartus/eda/sim_lib/altera_mf_components.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 11:52:38 on Dec 04,2023
# vcom -reportprogress 300 -93 -work altera_mf c:/intelfpga/18.1/quartus/eda/sim_lib/altera_mf_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package altera_mf_components
# End time: 11:52:38 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera_mf {c:/intelfpga/18.1/quartus/eda/sim_lib/altera_mf.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 11:52:38 on Dec 04,2023
# vcom -reportprogress 300 -93 -work altera_mf c:/intelfpga/18.1/quartus/eda/sim_lib/altera_mf.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LCELL
# -- Compiling architecture BEHAVIOR of LCELL
# -- Compiling package ALTERA_COMMON_CONVERSION
# -- Compiling package body ALTERA_COMMON_CONVERSION
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Compiling package ALTERA_MF_HINT_EVALUATION
# -- Compiling package body ALTERA_MF_HINT_EVALUATION
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Compiling package ALTERA_DEVICE_FAMILIES
# -- Compiling package body ALTERA_DEVICE_FAMILIES
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Compiling package MF_pllpack
# -- Compiling package body MF_pllpack
# -- Loading package MF_pllpack
# -- Compiling entity DFFP
# -- Compiling architecture behave of DFFP
# -- Compiling entity pll_iobuf
# -- Compiling architecture BEHAVIOR of pll_iobuf
# -- Compiling entity MF_m_cntr
# -- Compiling architecture behave of MF_m_cntr
# -- Compiling entity MF_n_cntr
# -- Compiling architecture behave of MF_n_cntr
# -- Compiling entity stx_scale_cntr
# -- Compiling architecture behave of stx_scale_cntr
# -- Compiling entity MF_pll_reg
# -- Compiling architecture behave of MF_pll_reg
# -- Loading package MF_pllpack
# -- Loading entity MF_m_cntr
# -- Loading entity MF_n_cntr
# -- Loading entity stx_scale_cntr
# -- Loading entity DFFP
# -- Loading entity MF_pll_reg
# -- Compiling entity MF_stratix_pll
# -- Compiling architecture vital_pll of MF_stratix_pll
# -- Compiling entity arm_m_cntr
# -- Compiling architecture behave of arm_m_cntr
# -- Compiling entity arm_n_cntr
# -- Compiling architecture behave of arm_n_cntr
# -- Compiling entity arm_scale_cntr
# -- Compiling architecture behave of arm_scale_cntr
# -- Loading entity arm_m_cntr
# -- Loading entity arm_n_cntr
# -- Loading entity arm_scale_cntr
# -- Compiling entity MF_stratixii_pll
# -- Compiling architecture vital_pll of MF_stratixii_pll
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity MF_ttn_mn_cntr
# -- Compiling architecture behave of MF_ttn_mn_cntr
# -- Compiling entity MF_ttn_scale_cntr
# -- Compiling architecture behave of MF_ttn_scale_cntr
# -- Loading entity MF_ttn_mn_cntr
# -- Loading entity MF_ttn_scale_cntr
# -- Compiling entity MF_stratixiii_pll
# -- Compiling architecture vital_pll of MF_stratixiii_pll
# -- Compiling entity MF_cda_mn_cntr
# -- Compiling architecture behave of MF_cda_mn_cntr
# -- Compiling entity MF_cda_scale_cntr
# -- Compiling architecture behave of MF_cda_scale_cntr
# -- Loading entity MF_cda_mn_cntr
# -- Loading entity MF_cda_scale_cntr
# -- Compiling entity MF_cycloneiii_pll
# -- Compiling architecture vital_pll of MF_cycloneiii_pll
# -- Compiling entity MF_stingray_mn_cntr
# -- Compiling architecture behave of MF_stingray_mn_cntr
# -- Compiling entity MF_stingray_post_divider
# -- Compiling architecture behave of MF_stingray_post_divider
# -- Compiling entity MF_stingray_scale_cntr
# -- Compiling architecture behave of MF_stingray_scale_cntr
# -- Loading entity MF_stingray_mn_cntr
# -- Loading entity MF_stingray_scale_cntr
# -- Compiling entity MF_cycloneiiigl_pll
# -- Compiling architecture vital_pll of MF_cycloneiiigl_pll
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Loading entity MF_stratix_pll
# -- Loading entity MF_stratixii_pll
# -- Loading entity MF_stratixiii_pll
# -- Loading entity MF_cycloneiii_pll
# -- Loading entity MF_cycloneiiigl_pll
# -- Loading entity pll_iobuf
# -- Compiling entity altpll
# -- Compiling architecture behavior of altpll
# -- Compiling entity altaccumulate
# -- Compiling architecture behaviour of altaccumulate
# -- Compiling entity altmult_accum
# -- Compiling architecture behaviour of altmult_accum
# -- Compiling entity altmult_add
# -- Compiling architecture behaviour of altmult_add
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Compiling entity altfp_mult
# -- Compiling architecture behavior of altfp_mult
# -- Compiling entity altsqrt
# -- Compiling architecture behavior of altsqrt
# -- Compiling entity altclklock
# -- Compiling architecture behavior of altclklock
# -- Compiling entity altddio_in
# -- Compiling architecture behave of altddio_in
# -- Compiling entity altddio_out
# -- Compiling architecture behave of altddio_out
# -- Loading entity altddio_in
# -- Loading entity altddio_out
# -- Compiling entity altddio_bidir
# -- Compiling architecture struct of altddio_bidir
# -- Compiling entity stratixii_lvds_rx
# -- Compiling architecture behavior of stratixii_lvds_rx
# -- Compiling entity flexible_lvds_rx
# -- Compiling architecture behavior of flexible_lvds_rx
# -- Compiling entity stratixiii_lvds_rx_dpa
# -- Compiling architecture behavior of stratixiii_lvds_rx_dpa
# -- Compiling entity stratixv_local_clk_divider
# -- Compiling architecture behavior of stratixv_local_clk_divider
# -- Loading entity stratixiii_lvds_rx_dpa
# -- Loading entity stratixv_local_clk_divider
# -- Compiling entity stratixiii_lvds_rx_channel
# -- Compiling architecture behavior of stratixiii_lvds_rx_channel
# -- Loading entity stratixiii_lvds_rx_channel
# -- Compiling entity stratixiii_lvds_rx
# -- Compiling architecture behavior of stratixiii_lvds_rx
# -- Loading entity stratixii_lvds_rx
# -- Loading entity flexible_lvds_rx
# -- Loading entity stratixiii_lvds_rx
# -- Compiling entity altlvds_rx
# -- Compiling architecture behavior of altlvds_rx
# -- Compiling entity stratix_tx_outclk
# -- Compiling architecture behavior of stratix_tx_outclk
# -- Compiling entity stratixii_tx_outclk
# -- Compiling architecture behavior of stratixii_tx_outclk
# -- Compiling entity flexible_lvds_tx
# -- Compiling architecture behavior of flexible_lvds_tx
# -- Loading entity stratix_tx_outclk
# -- Loading entity stratixii_tx_outclk
# -- Loading entity flexible_lvds_tx
# -- Compiling entity altlvds_tx
# -- Compiling architecture behavior of altlvds_tx
# -- Compiling entity altdpram
# -- Compiling architecture behavior of altdpram
# -- Compiling entity altsyncram
# -- Compiling architecture translated of altsyncram
# -- Loading entity altsyncram
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Compiling entity alt3pram
# -- Compiling architecture behavior of alt3pram
# -- Loading package altera_mf_components
# -- Compiling entity parallel_add
# -- Compiling architecture behaviour of parallel_add
# -- Compiling entity SCFIFO
# -- Compiling architecture behavior of SCFIFO
# -- Compiling entity DCFIFO_DFFPIPE
# -- Compiling architecture behavior of DCFIFO_DFFPIPE
# -- Compiling entity DCFIFO_FEFIFO
# -- Compiling architecture behavior of DCFIFO_FEFIFO
# -- Loading entity DCFIFO_FEFIFO
# -- Loading entity DCFIFO_DFFPIPE
# -- Compiling entity DCFIFO_ASYNC
# -- Compiling architecture behavior of DCFIFO_ASYNC
# -- Compiling entity DCFIFO_SYNC
# -- Compiling architecture behavior of DCFIFO_SYNC
# -- Compiling entity DCFIFO_LOW_LATENCY
# -- Compiling architecture behavior of DCFIFO_LOW_LATENCY
# -- Loading entity DCFIFO_ASYNC
# -- Loading entity DCFIFO_SYNC
# -- Loading entity DCFIFO_LOW_LATENCY
# -- Compiling entity DCFIFO_MIXED_WIDTHS
# -- Compiling architecture behavior of DCFIFO_MIXED_WIDTHS
# -- Loading entity DCFIFO_MIXED_WIDTHS
# -- Compiling entity DCFIFO
# -- Compiling architecture behavior of DCFIFO
# -- Compiling entity altshift_taps
# -- Compiling architecture behavioural of altshift_taps
# -- Compiling entity A_GRAYCOUNTER
# -- Compiling architecture behavior of A_GRAYCOUNTER
# -- Compiling entity altsquare
# -- Compiling architecture altsquare_syn of altsquare
# -- Compiling entity altera_std_synchronizer
# -- Compiling architecture behavioral of altera_std_synchronizer
# -- Compiling entity altera_std_synchronizer_bundle
# -- Compiling architecture behavioral of altera_std_synchronizer_bundle
# -- Compiling entity alt_cal
# -- Compiling architecture RTL of alt_cal
# -- Compiling entity alt_cal_mm
# -- Compiling architecture RTL of alt_cal_mm
# -- Compiling entity alt_cal_c3gxb
# -- Compiling architecture RTL of alt_cal_c3gxb
# -- Compiling entity alt_cal_sv
# -- Compiling architecture RTL of alt_cal_sv
# -- Compiling entity alt_cal_av
# -- Compiling architecture RTL of alt_cal_av
# -- Compiling package alt_aeq_s4_func
# -- Compiling package body alt_aeq_s4_func
# -- Loading package alt_aeq_s4_func
# -- Loading package alt_aeq_s4_func
# -- Compiling entity alt_aeq_s4
# -- Compiling architecture trans of alt_aeq_s4
# -- Compiling package alt_eyemon_func
# -- Compiling package body alt_eyemon_func
# -- Loading package alt_eyemon_func
# -- Loading package alt_eyemon_func
# -- Compiling entity alt_eyemon
# -- Compiling architecture trans of alt_eyemon
# -- Compiling package alt_dfe_func
# -- Compiling package body alt_dfe_func
# -- Loading package alt_dfe_func
# -- Loading package alt_dfe_func
# -- Compiling entity alt_dfe
# -- Compiling architecture trans of alt_dfe
# -- Compiling package SLD_NODE
# -- Compiling package body SLD_NODE
# -- Loading package SLD_NODE
# -- Loading package SLD_NODE
# -- Compiling entity signal_gen
# -- Compiling architecture simModel of signal_gen
# -- Compiling entity jtag_tap_controller
# -- Compiling architecture FSM of jtag_tap_controller
# -- Compiling entity dummy_hub
# -- Compiling architecture behavior of dummy_hub
# -- Loading entity signal_gen
# -- Loading entity jtag_tap_controller
# -- Loading entity dummy_hub
# -- Compiling entity sld_virtual_jtag
# -- Compiling architecture structural of sld_virtual_jtag
# -- Compiling entity sld_signaltap
# -- Compiling architecture sim_sld_signaltap of sld_signaltap
# -- Compiling entity altstratixii_oct
# -- Compiling architecture sim_altstratixii_oct of altstratixii_oct
# -- Compiling entity altparallel_flash_loader
# -- Compiling architecture sim_altparallel_flash_loader of altparallel_flash_loader
# -- Compiling entity altserial_flash_loader
# -- Compiling architecture sim_altserial_flash_loader of altserial_flash_loader
# -- Compiling entity alt_fault_injection
# -- Compiling architecture sim_alt_fault_injection of alt_fault_injection
# -- Compiling entity sld_virtual_jtag_basic
# -- Compiling architecture sim_sld_virtual_jtag_basic of sld_virtual_jtag_basic
# -- Compiling entity altsource_probe
# -- Compiling architecture sim_altsource_probe of altsource_probe
# End time: 11:52:39 on Dec 04,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib vhdl_libs/altera_lnsim
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/altera_lnsim".
# 
# vmap altera_lnsim ./vhdl_libs/altera_lnsim
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_lnsim ./vhdl_libs/altera_lnsim 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim {c:/intelfpga/18.1/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 11:52:40 on Dec 04,2023
# vlog -reportprogress 300 -sv -work altera_lnsim c:/intelfpga/18.1/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv 
# 
# Top level modules:
# End time: 11:52:41 on Dec 04,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work altera_lnsim {c:/intelfpga/18.1/quartus/eda/sim_lib/altera_lnsim_components.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 11:52:41 on Dec 04,2023
# vcom -reportprogress 300 -93 -work altera_lnsim c:/intelfpga/18.1/quartus/eda/sim_lib/altera_lnsim_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package altera_lnsim_components
# End time: 11:52:41 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib vhdl_libs/cyclonev
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/cyclonev".
# 
# vmap cyclonev ./vhdl_libs/cyclonev
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet cyclonev ./vhdl_libs/cyclonev 
# Modifying modelsim.ini
# vlog -vlog01compat -work cyclonev {c:/intelfpga/18.1/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 11:52:41 on Dec 04,2023
# vlog -reportprogress 300 -vlog01compat -work cyclonev c:/intelfpga/18.1/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v 
# 
# Top level modules:
# End time: 11:52:42 on Dec 04,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work cyclonev {c:/intelfpga/18.1/quartus/eda/sim_lib/cyclonev_atoms.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 11:52:42 on Dec 04,2023
# vcom -reportprogress 300 -93 -work cyclonev c:/intelfpga/18.1/quartus/eda/sim_lib/cyclonev_atoms.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package cyclonev_atom_pack
# -- Compiling package body cyclonev_atom_pack
# -- Loading package cyclonev_atom_pack
# -- Compiling package cyclonev_pllpack
# -- Compiling package body cyclonev_pllpack
# -- Loading package cyclonev_pllpack
# -- Loading package cyclonev_atom_pack
# -- Compiling entity cyclonev_dffe
# -- Compiling architecture behave of cyclonev_dffe
# -- Compiling entity cyclonev_mux21
# -- Compiling architecture AltVITAL of cyclonev_mux21
# -- Compiling entity cyclonev_mux41
# -- Compiling architecture AltVITAL of cyclonev_mux41
# -- Compiling entity cyclonev_and1
# -- Compiling architecture AltVITAL of cyclonev_and1
# -- Loading entity cyclonev_and1
# -- Compiling entity cyclonev_ff
# -- Compiling architecture vital_lcell_ff of cyclonev_ff
# -- Loading package std_logic_arith
# -- Compiling entity cyclonev_pseudo_diff_out
# -- Compiling architecture arch of cyclonev_pseudo_diff_out
# -- Compiling entity cyclonev_lcell_comb
# -- Compiling architecture vital_lcell_comb of cyclonev_lcell_comb
# -- Compiling entity cyclonev_routing_wire
# ** Warning: c:/intelfpga/18.1/quartus/eda/sim_lib/cyclonev_atoms.vhd(2331): (vcom-1288) VITAL timing generic "tpd_datainglitch_dataout" port specification "datainglitch" does not denote a port.
# 
# (1076.4 section 4.3.2.1.3)
# 
# -- Compiling architecture behave of cyclonev_routing_wire
# -- Loading package altera_lnsim_components
# -- Compiling entity cyclonev_ram_block
# -- Compiling architecture block_arch of cyclonev_ram_block
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity cyclonev_mlab_cell
# -- Compiling architecture trans of cyclonev_mlab_cell
# -- Compiling entity cyclonev_io_ibuf
# -- Compiling architecture arch of cyclonev_io_ibuf
# -- Compiling entity cyclonev_io_obuf
# -- Compiling architecture arch of cyclonev_io_obuf
# -- Compiling entity cyclonev_ddio_in
# -- Compiling architecture arch of cyclonev_ddio_in
# -- Compiling entity cyclonev_ddio_oe
# -- Compiling architecture arch of cyclonev_ddio_oe
# -- Compiling entity cyclonev_ddio_out
# -- Compiling architecture arch of cyclonev_ddio_out
# -- Compiling entity cyclonev_io_pad
# -- Compiling architecture arch of cyclonev_io_pad
# -- Compiling entity cyclonev_bias_logic
# -- Compiling architecture vital_bias_logic of cyclonev_bias_logic
# -- Compiling entity cyclonev_bias_generator
# -- Compiling architecture vital_bias_generator of cyclonev_bias_generator
# -- Compiling entity cyclonev_bias_block
# -- Compiling architecture vital_bias_block of cyclonev_bias_block
# -- Compiling entity cyclonev_clk_phase_select
# -- Compiling architecture behavior of cyclonev_clk_phase_select
# -- Compiling entity cyclonev_clkena
# -- Compiling architecture behavior of cyclonev_clkena
# -- Compiling entity cyclonev_clkselect
# -- Compiling architecture behavior of cyclonev_clkselect
# -- Compiling entity cyclonev_delay_chain
# -- Compiling architecture behavior of cyclonev_delay_chain
# -- Compiling entity cyclonev_dll_offset_ctrl
# -- Compiling architecture behavior of cyclonev_dll_offset_ctrl
# -- Compiling entity cyclonev_dll
# -- Compiling architecture behavior of cyclonev_dll
# -- Compiling entity cyclonev_dqs_config
# -- Compiling architecture behavior of cyclonev_dqs_config
# -- Compiling entity cyclonev_dqs_delay_chain
# -- Compiling architecture behavior of cyclonev_dqs_delay_chain
# -- Compiling entity cyclonev_dqs_enable_ctrl
# -- Compiling architecture behavior of cyclonev_dqs_enable_ctrl
# -- Compiling entity cyclonev_duty_cycle_adjustment
# -- Compiling architecture behavior of cyclonev_duty_cycle_adjustment
# -- Compiling entity cyclonev_fractional_pll
# -- Compiling architecture behavior of cyclonev_fractional_pll
# -- Compiling entity cyclonev_half_rate_input
# -- Compiling architecture behavior of cyclonev_half_rate_input
# -- Compiling entity cyclonev_input_phase_alignment
# -- Compiling architecture behavior of cyclonev_input_phase_alignment
# -- Compiling entity cyclonev_io_clock_divider
# -- Compiling architecture behavior of cyclonev_io_clock_divider
# -- Compiling entity cyclonev_io_config
# -- Compiling architecture behavior of cyclonev_io_config
# -- Compiling entity cyclonev_leveling_delay_chain
# -- Compiling architecture behavior of cyclonev_leveling_delay_chain
# -- Compiling entity cyclonev_mem_phy
# -- Compiling architecture behavior of cyclonev_mem_phy
# -- Compiling entity cyclonev_phy_clkbuf
# -- Compiling architecture behavior of cyclonev_phy_clkbuf
# -- Compiling entity cyclonev_output_alignment
# -- Compiling architecture behavior of cyclonev_output_alignment
# -- Compiling entity cyclonev_pll_dll_output
# -- Compiling architecture behavior of cyclonev_pll_dll_output
# -- Compiling entity cyclonev_pll_dpa_output
# -- Compiling architecture behavior of cyclonev_pll_dpa_output
# -- Compiling entity cyclonev_pll_extclk_output
# -- Compiling architecture behavior of cyclonev_pll_extclk_output
# -- Compiling entity cyclonev_pll_lvds_output
# -- Compiling architecture behavior of cyclonev_pll_lvds_output
# -- Compiling entity cyclonev_pll_output_counter
# -- Compiling architecture behavior of cyclonev_pll_output_counter
# -- Compiling entity cyclonev_pll_reconfig
# -- Compiling architecture behavior of cyclonev_pll_reconfig
# -- Compiling entity cyclonev_pll_refclk_select
# -- Compiling architecture behavior of cyclonev_pll_refclk_select
# -- Compiling entity cyclonev_termination_logic
# -- Compiling architecture behavior of cyclonev_termination_logic
# -- Compiling entity cyclonev_termination
# -- Compiling architecture behavior of cyclonev_termination
# -- Compiling entity cyclonev_asmiblock
# -- Compiling architecture behavior of cyclonev_asmiblock
# -- Compiling entity cyclonev_chipidblock
# -- Compiling architecture behavior of cyclonev_chipidblock
# -- Compiling entity cyclonev_controller
# -- Compiling architecture behavior of cyclonev_controller
# -- Compiling entity cyclonev_crcblock
# -- Compiling architecture behavior of cyclonev_crcblock
# -- Compiling entity cyclonev_jtag
# -- Compiling architecture behavior of cyclonev_jtag
# -- Compiling entity cyclonev_prblock
# -- Compiling architecture behavior of cyclonev_prblock
# -- Compiling entity cyclonev_rublock
# -- Compiling architecture behavior of cyclonev_rublock
# -- Compiling entity cyclonev_tsdblock
# -- Compiling architecture behavior of cyclonev_tsdblock
# -- Compiling entity cyclonev_read_fifo
# -- Compiling architecture behavior of cyclonev_read_fifo
# -- Compiling entity cyclonev_read_fifo_read_enable
# -- Compiling architecture behavior of cyclonev_read_fifo_read_enable
# -- Compiling entity cyclonev_mac
# -- Compiling architecture behavior of cyclonev_mac
# -- Compiling entity cyclonev_ir_fifo_userdes
# -- Compiling architecture behavior of cyclonev_ir_fifo_userdes
# -- Compiling entity cyclonev_oscillator
# -- Compiling architecture behavior of cyclonev_oscillator
# End time: 11:52:42 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work cyclonev {c:/intelfpga/18.1/quartus/eda/sim_lib/cyclonev_components.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 11:52:43 on Dec 04,2023
# vcom -reportprogress 300 -93 -work cyclonev c:/intelfpga/18.1/quartus/eda/sim_lib/cyclonev_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cyclonev_atom_pack
# -- Compiling package cyclonev_components
# End time: 11:52:43 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cyclonev_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cyclonev_ver".
# 
# vmap cyclonev_ver ./verilog_libs/cyclonev_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet cyclonev_ver ./verilog_libs/cyclonev_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cyclonev_ver {c:/intelfpga/18.1/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 11:52:43 on Dec 04,2023
# vlog -reportprogress 300 -vlog01compat -work cyclonev_ver c:/intelfpga/18.1/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v 
# 
# Top level modules:
# End time: 11:52:44 on Dec 04,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work cyclonev_ver {c:/intelfpga/18.1/quartus/eda/sim_lib/mentor/cyclonev_hmi_atoms_ncrypt.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 11:52:44 on Dec 04,2023
# vlog -reportprogress 300 -vlog01compat -work cyclonev_ver c:/intelfpga/18.1/quartus/eda/sim_lib/mentor/cyclonev_hmi_atoms_ncrypt.v 
# 
# Top level modules:
# End time: 11:52:45 on Dec 04,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work cyclonev_ver {c:/intelfpga/18.1/quartus/eda/sim_lib/cyclonev_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 11:52:45 on Dec 04,2023
# vlog -reportprogress 300 -vlog01compat -work cyclonev_ver c:/intelfpga/18.1/quartus/eda/sim_lib/cyclonev_atoms.v 
# -- Compiling UDP CYCLONEV_PRIM_DFFE
# -- Compiling UDP CYCLONEV_PRIM_DFFEAS
# -- Compiling UDP CYCLONEV_PRIM_DFFEAS_HIGH
# -- Compiling module cyclonev_dffe
# -- Compiling module cyclonev_mux21
# -- Compiling module cyclonev_mux41
# -- Compiling module cyclonev_and1
# -- Compiling module cyclonev_and16
# -- Compiling module cyclonev_bmux21
# -- Compiling module cyclonev_b17mux21
# -- Compiling module cyclonev_nmux21
# -- Compiling module cyclonev_b5mux21
# -- Compiling module cyclonev_ff
# -- Compiling module cyclonev_lcell_comb
# -- Compiling module cyclonev_routing_wire
# -- Compiling module cyclonev_ram_block
# -- Compiling module cyclonev_mlab_cell
# -- Compiling module cyclonev_io_ibuf
# -- Compiling module cyclonev_io_obuf
# -- Compiling module cyclonev_ddio_out
# -- Compiling module cyclonev_ddio_oe
# -- Compiling module cyclonev_ddio_in
# -- Compiling module cyclonev_io_pad
# -- Compiling module cyclonev_pseudo_diff_out
# -- Compiling module cyclonev_bias_logic
# -- Compiling module cyclonev_bias_generator
# -- Compiling module cyclonev_bias_block
# -- Compiling module cyclonev_clk_phase_select
# -- Compiling module cyclonev_clkena
# -- Compiling module cyclonev_clkselect
# -- Compiling module cyclonev_delay_chain
# -- Compiling module cyclonev_dll_offset_ctrl
# -- Compiling module cyclonev_dll
# -- Compiling module cyclonev_dqs_config
# -- Compiling module cyclonev_dqs_delay_chain
# -- Compiling module cyclonev_dqs_enable_ctrl
# -- Compiling module cyclonev_duty_cycle_adjustment
# -- Compiling module cyclonev_fractional_pll
# -- Compiling module cyclonev_half_rate_input
# -- Compiling module cyclonev_input_phase_alignment
# -- Compiling module cyclonev_io_clock_divider
# -- Compiling module cyclonev_io_config
# -- Compiling module cyclonev_leveling_delay_chain
# -- Compiling module cyclonev_pll_dll_output
# -- Compiling module cyclonev_pll_dpa_output
# -- Compiling module cyclonev_pll_extclk_output
# -- Compiling module cyclonev_pll_lvds_output
# -- Compiling module cyclonev_pll_output_counter
# -- Compiling module cyclonev_pll_reconfig
# -- Compiling module cyclonev_pll_refclk_select
# -- Compiling module cyclonev_termination_logic
# -- Compiling module cyclonev_termination
# -- Compiling module cyclonev_asmiblock
# -- Compiling module cyclonev_chipidblock
# -- Compiling module cyclonev_controller
# -- Compiling module cyclonev_crcblock
# -- Compiling module cyclonev_jtag
# -- Compiling module cyclonev_prblock
# -- Compiling module cyclonev_rublock
# -- Compiling module cyclonev_tsdblock
# -- Compiling module cyclonev_read_fifo
# -- Compiling module cyclonev_read_fifo_read_enable
# -- Compiling module cyclonev_phy_clkbuf
# -- Compiling module cyclonev_ir_fifo_userdes
# -- Compiling module cyclonev_read_fifo_read_clock_select
# -- Compiling module cyclonev_lfifo
# -- Compiling module cyclonev_vfifo
# -- Compiling module cyclonev_mac
# -- Compiling module cyclonev_mem_phy
# -- Compiling module cyclonev_oscillator
# -- Compiling module cyclonev_hps_interface_fpga2sdram
# 
# Top level modules:
# 	cyclonev_dffe
# 	cyclonev_mux41
# 	cyclonev_and1
# 	cyclonev_and16
# 	cyclonev_bmux21
# 	cyclonev_b17mux21
# 	cyclonev_nmux21
# 	cyclonev_b5mux21
# 	cyclonev_ff
# 	cyclonev_lcell_comb
# 	cyclonev_routing_wire
# 	cyclonev_ram_block
# 	cyclonev_mlab_cell
# 	cyclonev_io_ibuf
# 	cyclonev_io_obuf
# 	cyclonev_ddio_out
# 	cyclonev_ddio_oe
# 	cyclonev_ddio_in
# 	cyclonev_io_pad
# 	cyclonev_pseudo_diff_out
# 	cyclonev_bias_block
# 	cyclonev_clk_phase_select
# 	cyclonev_clkena
# 	cyclonev_clkselect
# 	cyclonev_delay_chain
# 	cyclonev_dll_offset_ctrl
# 	cyclonev_dll
# 	cyclonev_dqs_config
# 	cyclonev_dqs_delay_chain
# 	cyclonev_dqs_enable_ctrl
# 	cyclonev_duty_cycle_adjustment
# 	cyclonev_fractional_pll
# 	cyclonev_half_rate_input
# 	cyclonev_input_phase_alignment
# 	cyclonev_io_clock_divider
# 	cyclonev_io_config
# 	cyclonev_leveling_delay_chain
# 	cyclonev_pll_dll_output
# 	cyclonev_pll_dpa_output
# 	cyclonev_pll_extclk_output
# 	cyclonev_pll_lvds_output
# 	cyclonev_pll_output_counter
# 	cyclonev_pll_reconfig
# 	cyclonev_pll_refclk_select
# 	cyclonev_termination_logic
# 	cyclonev_termination
# 	cyclonev_asmiblock
# 	cyclonev_chipidblock
# 	cyclonev_controller
# 	cyclonev_crcblock
# 	cyclonev_jtag
# 	cyclonev_prblock
# 	cyclonev_rublock
# 	cyclonev_tsdblock
# 	cyclonev_read_fifo
# 	cyclonev_read_fifo_read_enable
# 	cyclonev_phy_clkbuf
# 	cyclonev_ir_fifo_userdes
# 	cyclonev_read_fifo_read_clock_select
# 	cyclonev_lfifo
# 	cyclonev_vfifo
# 	cyclonev_mac
# 	cyclonev_mem_phy
# 	cyclonev_oscillator
# 	cyclonev_hps_interface_fpga2sdram
# End time: 11:52:45 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cyclonev_hssi_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cyclonev_hssi_ver".
# 
# vmap cyclonev_hssi_ver ./verilog_libs/cyclonev_hssi_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet cyclonev_hssi_ver ./verilog_libs/cyclonev_hssi_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cyclonev_hssi_ver {c:/intelfpga/18.1/quartus/eda/sim_lib/mentor/cyclonev_hssi_atoms_ncrypt.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 11:52:46 on Dec 04,2023
# vlog -reportprogress 300 -vlog01compat -work cyclonev_hssi_ver c:/intelfpga/18.1/quartus/eda/sim_lib/mentor/cyclonev_hssi_atoms_ncrypt.v 
# 
# Top level modules:
# End time: 11:52:47 on Dec 04,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work cyclonev_hssi_ver {c:/intelfpga/18.1/quartus/eda/sim_lib/cyclonev_hssi_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 11:52:47 on Dec 04,2023
# vlog -reportprogress 300 -vlog01compat -work cyclonev_hssi_ver c:/intelfpga/18.1/quartus/eda/sim_lib/cyclonev_hssi_atoms.v 
# -- Compiling module cyclonev_hssi_8g_pcs_aggregate
# -- Compiling module cyclonev_hssi_8g_rx_pcs
# -- Compiling module cyclonev_hssi_8g_tx_pcs
# -- Compiling module cyclonev_hssi_common_pcs_pma_interface
# -- Compiling module cyclonev_hssi_common_pld_pcs_interface
# -- Compiling module cyclonev_hssi_pipe_gen1_2
# -- Compiling module cyclonev_hssi_pma_aux
# -- Compiling module cyclonev_hssi_pma_int
# -- Compiling module cyclonev_hssi_pma_rx_buf
# -- Compiling module cyclonev_hssi_pma_rx_deser
# -- Compiling module cyclonev_hssi_pma_tx_buf
# -- Compiling module cyclonev_hssi_pma_tx_cgb
# -- Compiling module cyclonev_hssi_pma_tx_ser
# -- Compiling module cyclonev_hssi_pma_cdr_refclk_select_mux
# -- Compiling module cyclonev_hssi_rx_pcs_pma_interface
# -- Compiling module cyclonev_hssi_rx_pld_pcs_interface
# -- Compiling module cyclonev_hssi_tx_pcs_pma_interface
# -- Compiling module cyclonev_hssi_tx_pld_pcs_interface
# -- Compiling module cyclonev_hssi_refclk_divider
# -- Compiling module cyclonev_pll_aux
# -- Compiling module cyclonev_channel_pll
# -- Compiling module cyclonev_hssi_avmm_interface
# -- Compiling module cyclonev_hssi_pma_hi_pmaif
# -- Compiling module cyclonev_hssi_pma_hi_xcvrif
# -- Compiling module arriav_hssi_8g_pcs_aggregate
# -- Compiling module arriav_hssi_8g_rx_pcs
# -- Compiling module arriav_hssi_8g_tx_pcs
# -- Compiling module arriav_hssi_common_pcs_pma_interface
# -- Compiling module arriav_hssi_common_pld_pcs_interface
# -- Compiling module arriav_hssi_pipe_gen1_2
# -- Compiling module arriav_hssi_pma_aux
# -- Compiling module arriav_hssi_pma_int
# -- Compiling module arriav_hssi_pma_rx_buf
# -- Compiling module arriav_hssi_pma_rx_deser
# -- Compiling module arriav_hssi_pma_tx_buf
# -- Compiling module arriav_hssi_pma_tx_cgb
# -- Compiling module arriav_hssi_pma_tx_ser
# -- Compiling module arriav_hssi_pma_cdr_refclk_select_mux
# -- Compiling module arriav_hssi_rx_pcs_pma_interface
# -- Compiling module arriav_hssi_rx_pld_pcs_interface
# -- Compiling module arriav_hssi_tx_pcs_pma_interface
# -- Compiling module arriav_hssi_tx_pld_pcs_interface
# -- Compiling module arriav_hssi_refclk_divider
# -- Compiling module arriav_pll_aux
# -- Compiling module arriav_channel_pll
# -- Compiling module arriav_hssi_avmm_interface
# -- Compiling module arriav_hssi_pma_hi_pmaif
# -- Compiling module arriav_hssi_pma_hi_xcvrif
# 
# Top level modules:
# 	cyclonev_hssi_8g_pcs_aggregate
# 	cyclonev_hssi_8g_rx_pcs
# 	cyclonev_hssi_8g_tx_pcs
# 	cyclonev_hssi_common_pcs_pma_interface
# 	cyclonev_hssi_common_pld_pcs_interface
# 	cyclonev_hssi_pipe_gen1_2
# 	cyclonev_hssi_pma_aux
# 	cyclonev_hssi_pma_int
# 	cyclonev_hssi_pma_rx_buf
# 	cyclonev_hssi_pma_rx_deser
# 	cyclonev_hssi_pma_tx_buf
# 	cyclonev_hssi_pma_tx_cgb
# 	cyclonev_hssi_pma_tx_ser
# 	cyclonev_hssi_pma_cdr_refclk_select_mux
# 	cyclonev_hssi_rx_pcs_pma_interface
# 	cyclonev_hssi_rx_pld_pcs_interface
# 	cyclonev_hssi_tx_pcs_pma_interface
# 	cyclonev_hssi_tx_pld_pcs_interface
# 	cyclonev_hssi_refclk_divider
# 	cyclonev_pll_aux
# 	cyclonev_channel_pll
# 	cyclonev_hssi_avmm_interface
# 	cyclonev_hssi_pma_hi_pmaif
# 	cyclonev_hssi_pma_hi_xcvrif
# 	arriav_hssi_8g_pcs_aggregate
# 	arriav_hssi_8g_rx_pcs
# 	arriav_hssi_8g_tx_pcs
# 	arriav_hssi_common_pcs_pma_interface
# 	arriav_hssi_common_pld_pcs_interface
# 	arriav_hssi_pipe_gen1_2
# 	arriav_hssi_pma_aux
# 	arriav_hssi_pma_int
# 	arriav_hssi_pma_rx_buf
# 	arriav_hssi_pma_rx_deser
# 	arriav_hssi_pma_tx_buf
# 	arriav_hssi_pma_tx_cgb
# 	arriav_hssi_pma_tx_ser
# 	arriav_hssi_pma_cdr_refclk_select_mux
# 	arriav_hssi_rx_pcs_pma_interface
# 	arriav_hssi_rx_pld_pcs_interface
# 	arriav_hssi_tx_pcs_pma_interface
# 	arriav_hssi_tx_pld_pcs_interface
# 	arriav_hssi_refclk_divider
# 	arriav_pll_aux
# 	arriav_channel_pll
# 	arriav_hssi_avmm_interface
# 	arriav_hssi_pma_hi_pmaif
# 	arriav_hssi_pma_hi_xcvrif
# End time: 11:52:47 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cyclonev_pcie_hip_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cyclonev_pcie_hip_ver".
# 
# vmap cyclonev_pcie_hip_ver ./verilog_libs/cyclonev_pcie_hip_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet cyclonev_pcie_hip_ver ./verilog_libs/cyclonev_pcie_hip_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cyclonev_pcie_hip_ver {c:/intelfpga/18.1/quartus/eda/sim_lib/mentor/cyclonev_pcie_hip_atoms_ncrypt.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 11:52:48 on Dec 04,2023
# vlog -reportprogress 300 -vlog01compat -work cyclonev_pcie_hip_ver c:/intelfpga/18.1/quartus/eda/sim_lib/mentor/cyclonev_pcie_hip_atoms_ncrypt.v 
# 
# Top level modules:
# End time: 11:52:49 on Dec 04,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work cyclonev_pcie_hip_ver {c:/intelfpga/18.1/quartus/eda/sim_lib/cyclonev_pcie_hip_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 11:52:49 on Dec 04,2023
# vlog -reportprogress 300 -vlog01compat -work cyclonev_pcie_hip_ver c:/intelfpga/18.1/quartus/eda/sim_lib/cyclonev_pcie_hip_atoms.v 
# -- Compiling module cyclonev_hd_altpe2_hip_top
# -- Compiling module arriav_hd_altpe2_hip_top
# 
# Top level modules:
# 	cyclonev_hd_altpe2_hip_top
# End time: 11:52:49 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vlog "D:/altera/quar/q2/23/12/music_de1/par/clk_gen_sim/clk_gen.vo"
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 11:52:49 on Dec 04,2023
# vlog -reportprogress 300 D:/altera/quar/q2/23/12/music_de1/par/clk_gen_sim/clk_gen.vo 
# -- Compiling module clk_gen
# 
# Top level modules:
# 	clk_gen
# End time: 11:52:49 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "D:/altera/quar/q2/23/12/music_de1/par/pll_sim/pll.vo"        
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 11:52:49 on Dec 04,2023
# vlog -reportprogress 300 D:/altera/quar/q2/23/12/music_de1/par/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 11:52:49 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/altera/quar/q2/23/12/music_de1/rtl/rom {D:/altera/quar/q2/23/12/music_de1/rtl/rom/music_time_rom0_t.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 11:52:49 on Dec 04,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/altera/quar/q2/23/12/music_de1/rtl/rom" D:/altera/quar/q2/23/12/music_de1/rtl/rom/music_time_rom0_t.v 
# -- Compiling module music_time_rom0_t
# 
# Top level modules:
# 	music_time_rom0_t
# End time: 11:52:49 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/altera/quar/q2/23/12/music_de1/rtl/rom {D:/altera/quar/q2/23/12/music_de1/rtl/rom/music_rom0_t.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 11:52:49 on Dec 04,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/altera/quar/q2/23/12/music_de1/rtl/rom" D:/altera/quar/q2/23/12/music_de1/rtl/rom/music_rom0_t.v 
# -- Compiling module music_rom0_t
# 
# Top level modules:
# 	music_rom0_t
# End time: 11:52:49 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/altera/quar/q2/23/12/music_de1/rtl/music {D:/altera/quar/q2/23/12/music_de1/rtl/music/music_top3.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 11:52:49 on Dec 04,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/altera/quar/q2/23/12/music_de1/rtl/music" D:/altera/quar/q2/23/12/music_de1/rtl/music/music_top3.v 
# -- Compiling module music_top3
# 
# Top level modules:
# 	music_top3
# End time: 11:52:50 on Dec 04,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/altera/quar/q2/23/12/music_de1/rtl/music {D:/altera/quar/q2/23/12/music_de1/rtl/music/music_top2.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 11:52:50 on Dec 04,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/altera/quar/q2/23/12/music_de1/rtl/music" D:/altera/quar/q2/23/12/music_de1/rtl/music/music_top2.v 
# -- Compiling module music_top2
# 
# Top level modules:
# 	music_top2
# End time: 11:52:50 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/altera/quar/q2/23/12/music_de1/rtl/music {D:/altera/quar/q2/23/12/music_de1/rtl/music/music_top1.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 11:52:50 on Dec 04,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/altera/quar/q2/23/12/music_de1/rtl/music" D:/altera/quar/q2/23/12/music_de1/rtl/music/music_top1.v 
# -- Compiling module music_top1
# 
# Top level modules:
# 	music_top1
# End time: 11:52:50 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/altera/quar/q2/23/12/music_de1/rtl/music {D:/altera/quar/q2/23/12/music_de1/rtl/music/music_top0.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 11:52:50 on Dec 04,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/altera/quar/q2/23/12/music_de1/rtl/music" D:/altera/quar/q2/23/12/music_de1/rtl/music/music_top0.v 
# -- Compiling module music_top0
# 
# Top level modules:
# 	music_top0
# End time: 11:52:50 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/altera/quar/q2/23/12/music_de1/rtl/music {D:/altera/quar/q2/23/12/music_de1/rtl/music/music_hz.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 11:52:50 on Dec 04,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/altera/quar/q2/23/12/music_de1/rtl/music" D:/altera/quar/q2/23/12/music_de1/rtl/music/music_hz.v 
# -- Compiling module music_hz
# 
# Top level modules:
# 	music_hz
# End time: 11:52:50 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/altera/quar/q2/23/12/music_de1/rtl/PS2_Controller {D:/altera/quar/q2/23/12/music_de1/rtl/PS2_Controller/PS2_Controller.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 11:52:50 on Dec 04,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/altera/quar/q2/23/12/music_de1/rtl/PS2_Controller" D:/altera/quar/q2/23/12/music_de1/rtl/PS2_Controller/PS2_Controller.v 
# -- Compiling module PS2_Controller
# 
# Top level modules:
# 	PS2_Controller
# End time: 11:52:50 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/altera/quar/q2/23/12/music_de1/rtl/PS2_Controller {D:/altera/quar/q2/23/12/music_de1/rtl/PS2_Controller/Altera_UP_PS2_Data_In.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 11:52:50 on Dec 04,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/altera/quar/q2/23/12/music_de1/rtl/PS2_Controller" D:/altera/quar/q2/23/12/music_de1/rtl/PS2_Controller/Altera_UP_PS2_Data_In.v 
# -- Compiling module Altera_UP_PS2_Data_In
# 
# Top level modules:
# 	Altera_UP_PS2_Data_In
# End time: 11:52:50 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/altera/quar/q2/23/12/music_de1/rtl/PS2_Controller {D:/altera/quar/q2/23/12/music_de1/rtl/PS2_Controller/Altera_UP_PS2_Command_Out.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 11:52:50 on Dec 04,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/altera/quar/q2/23/12/music_de1/rtl/PS2_Controller" D:/altera/quar/q2/23/12/music_de1/rtl/PS2_Controller/Altera_UP_PS2_Command_Out.v 
# -- Compiling module Altera_UP_PS2_Command_Out
# 
# Top level modules:
# 	Altera_UP_PS2_Command_Out
# End time: 11:52:50 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/altera/quar/q2/23/12/music_de1/rtl/WM8731 {D:/altera/quar/q2/23/12/music_de1/rtl/WM8731/I2C_Controller.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 11:52:50 on Dec 04,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/altera/quar/q2/23/12/music_de1/rtl/WM8731" D:/altera/quar/q2/23/12/music_de1/rtl/WM8731/I2C_Controller.v 
# -- Compiling module I2C_Controller
# 
# Top level modules:
# 	I2C_Controller
# End time: 11:52:50 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/altera/quar/q2/23/12/music_de1/rtl/WM8731 {D:/altera/quar/q2/23/12/music_de1/rtl/WM8731/I2C_AV_Config.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 11:52:50 on Dec 04,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/altera/quar/q2/23/12/music_de1/rtl/WM8731" D:/altera/quar/q2/23/12/music_de1/rtl/WM8731/I2C_AV_Config.v 
# -- Compiling module I2C_AV_Config
# 
# Top level modules:
# 	I2C_AV_Config
# End time: 11:52:50 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/altera/quar/q2/23/12/music_de1/rtl/WM8731 {D:/altera/quar/q2/23/12/music_de1/rtl/WM8731/audio_8731_top.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 11:52:50 on Dec 04,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/altera/quar/q2/23/12/music_de1/rtl/WM8731" D:/altera/quar/q2/23/12/music_de1/rtl/WM8731/audio_8731_top.v 
# -- Compiling module audio_8731_top
# 
# Top level modules:
# 	audio_8731_top
# End time: 11:52:50 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/altera/quar/q2/23/12/music_de1/rtl/WM8731 {D:/altera/quar/q2/23/12/music_de1/rtl/WM8731/adio_codec.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 11:52:50 on Dec 04,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/altera/quar/q2/23/12/music_de1/rtl/WM8731" D:/altera/quar/q2/23/12/music_de1/rtl/WM8731/adio_codec.v 
# -- Compiling module adio_codec
# 
# Top level modules:
# 	adio_codec
# End time: 11:52:50 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/altera/quar/q2/23/12/music_de1/rtl {D:/altera/quar/q2/23/12/music_de1/rtl/vga_display3.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 11:52:51 on Dec 04,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/altera/quar/q2/23/12/music_de1/rtl" D:/altera/quar/q2/23/12/music_de1/rtl/vga_display3.v 
# -- Compiling module vga_display3
# 
# Top level modules:
# 	vga_display3
# End time: 11:52:51 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/altera/quar/q2/23/12/music_de1/rtl {D:/altera/quar/q2/23/12/music_de1/rtl/vga_display2.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 11:52:51 on Dec 04,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/altera/quar/q2/23/12/music_de1/rtl" D:/altera/quar/q2/23/12/music_de1/rtl/vga_display2.v 
# -- Compiling module vga_display2
# 
# Top level modules:
# 	vga_display2
# End time: 11:52:51 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/altera/quar/q2/23/12/music_de1/rtl {D:/altera/quar/q2/23/12/music_de1/rtl/vga_display1.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 11:52:51 on Dec 04,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/altera/quar/q2/23/12/music_de1/rtl" D:/altera/quar/q2/23/12/music_de1/rtl/vga_display1.v 
# -- Compiling module vga_display1
# 
# Top level modules:
# 	vga_display1
# End time: 11:52:51 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/altera/quar/q2/23/12/music_de1/rtl {D:/altera/quar/q2/23/12/music_de1/rtl/vga_display0.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 11:52:51 on Dec 04,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/altera/quar/q2/23/12/music_de1/rtl" D:/altera/quar/q2/23/12/music_de1/rtl/vga_display0.v 
# -- Compiling module vga_display0
# 
# Top level modules:
# 	vga_display0
# End time: 11:52:51 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/altera/quar/q2/23/12/music_de1/rtl {D:/altera/quar/q2/23/12/music_de1/rtl/seg7.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 11:52:51 on Dec 04,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/altera/quar/q2/23/12/music_de1/rtl" D:/altera/quar/q2/23/12/music_de1/rtl/seg7.v 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 11:52:51 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/altera/quar/q2/23/12/music_de1/rtl {D:/altera/quar/q2/23/12/music_de1/rtl/top.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 11:52:51 on Dec 04,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/altera/quar/q2/23/12/music_de1/rtl" D:/altera/quar/q2/23/12/music_de1/rtl/top.v 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 11:52:51 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/altera/quar/q2/23/12/music_de1/rtl {D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 11:52:51 on Dec 04,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/altera/quar/q2/23/12/music_de1/rtl" D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v 
# -- Compiling module fsm_ctl
# 
# Top level modules:
# 	fsm_ctl
# End time: 11:52:51 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/altera/quar/q2/23/12/music_de1/rtl {D:/altera/quar/q2/23/12/music_de1/rtl/vga_driver.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 11:52:51 on Dec 04,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/altera/quar/q2/23/12/music_de1/rtl" D:/altera/quar/q2/23/12/music_de1/rtl/vga_driver.v 
# -- Compiling module vga_driver
# 
# Top level modules:
# 	vga_driver
# End time: 11:52:51 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/altera/quar/q2/23/12/music_de1/par/../tb {D:/altera/quar/q2/23/12/music_de1/par/../tb/fsm_ctl_tb.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 11:52:51 on Dec 04,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/altera/quar/q2/23/12/music_de1/par/../tb" D:/altera/quar/q2/23/12/music_de1/par/../tb/fsm_ctl_tb.v 
# -- Compiling module fsm_ctl_tb
# 
# Top level modules:
# 	fsm_ctl_tb
# End time: 11:52:51 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  fsm_ctl_tb
# vsim -gui -l msim_transcript -do "vga_colorbar_run_msim_rtl_vhdl.do" 
# Start time: 11:52:51 on Dec 04,2023
# ** Note: (vsim-3812) Design is being optimized...
# 
# ** Note: (vopt-143) Recognized 1 FSM in module "fsm_ctl(fast)".
# 
# ** Note: (vopt-143) Recognized 1 FSM in module "music_top0(fast)".
# 
# ** Note: (vopt-143) Recognized 1 FSM in module "music_top3(fast)".
# 
# ** Note: (vopt-143) Recognized 1 FSM in module "music_top2(fast)".
# 
# ** Note: (vopt-143) Recognized 1 FSM in module "music_top1(fast)".
# 
# ** Warning: D:/altera/quar/q2/23/12/music_de1/par/../tb/fsm_ctl_tb.v(56): (vopt-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 15, found 14.
# 
# ** Warning: D:/altera/quar/q2/23/12/music_de1/par/../tb/fsm_ctl_tb.v(56): (vopt-2718) [TFMPC] - Missing connection for port 'start_stop'.
# 
# Loading work.fsm_ctl_tb(fast)
# Loading work.fsm_ctl(fast)
# Loading work.music_top0(fast)
# Loading work.music_hz(fast)
# Loading work.music_rom0_t(fast)
# Loading work.music_time_rom0_t(fast)
# Loading work.music_top1(fast)
# Loading work.music_top2(fast)
# Loading work.music_top3(fast)
# ** Warning: (vsim-3015) D:/altera/quar/q2/23/12/music_de1/par/../tb/fsm_ctl_tb.v(56): [PCDPC] - Port size (16) does not match connection size (32) for port 'pixel_data0'. The port definition is at: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /fsm_ctl_tb/DUT File: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v
# ** Warning: (vsim-3015) D:/altera/quar/q2/23/12/music_de1/par/../tb/fsm_ctl_tb.v(56): [PCDPC] - Port size (16) does not match connection size (32) for port 'pixel_data1'. The port definition is at: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /fsm_ctl_tb/DUT File: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v
# ** Warning: (vsim-3015) D:/altera/quar/q2/23/12/music_de1/par/../tb/fsm_ctl_tb.v(56): [PCDPC] - Port size (16) does not match connection size (32) for port 'pixel_data2'. The port definition is at: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /fsm_ctl_tb/DUT File: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v
# ** Warning: (vsim-3015) D:/altera/quar/q2/23/12/music_de1/par/../tb/fsm_ctl_tb.v(56): [PCDPC] - Port size (16) does not match connection size (32) for port 'pixel_data3'. The port definition is at: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /fsm_ctl_tb/DUT File: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v
# 
# add wave *
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : D:/altera/quar/q2/23/12/music_de1/par/../tb/fsm_ctl_tb.v(51)
#    Time: 553170 ns  Iteration: 0  Instance: /fsm_ctl_tb
# Break in Module fsm_ctl_tb at D:/altera/quar/q2/23/12/music_de1/par/../tb/fsm_ctl_tb.v line 51
add wave -position insertpoint  \
sim:/fsm_ctl_tb/DUT/AUD_DACLRCK \
sim:/fsm_ctl_tb/DUT/clk \
sim:/fsm_ctl_tb/DUT/next_song \
sim:/fsm_ctl_tb/DUT/pixel_data0 \
sim:/fsm_ctl_tb/DUT/pixel_data1 \
sim:/fsm_ctl_tb/DUT/pixel_data2 \
sim:/fsm_ctl_tb/DUT/pixel_data3 \
sim:/fsm_ctl_tb/DUT/pre_song \
sim:/fsm_ctl_tb/DUT/rst_n \
sim:/fsm_ctl_tb/DUT/start \
sim:/fsm_ctl_tb/DUT/stop \
sim:/fsm_ctl_tb/DUT/frq \
sim:/fsm_ctl_tb/DUT/o_hex_Data \
sim:/fsm_ctl_tb/DUT/o_pixel_data \
sim:/fsm_ctl_tb/DUT/start_stop \
sim:/fsm_ctl_tb/DUT/BAR0 \
sim:/fsm_ctl_tb/DUT/BAR1 \
sim:/fsm_ctl_tb/DUT/BAR2 \
sim:/fsm_ctl_tb/DUT/BAR3 \
sim:/fsm_ctl_tb/DUT/buzzer0 \
sim:/fsm_ctl_tb/DUT/buzzer1 \
sim:/fsm_ctl_tb/DUT/buzzer2 \
sim:/fsm_ctl_tb/DUT/buzzer3 \
sim:/fsm_ctl_tb/DUT/c_state \
sim:/fsm_ctl_tb/DUT/idle \
sim:/fsm_ctl_tb/DUT/music_rst_n \
sim:/fsm_ctl_tb/DUT/music_top0_rstn \
sim:/fsm_ctl_tb/DUT/music_top1_rstn \
sim:/fsm_ctl_tb/DUT/music_top2_rstn \
sim:/fsm_ctl_tb/DUT/music_top3_rstn \
sim:/fsm_ctl_tb/DUT/next_state \
sim:/fsm_ctl_tb/DUT/play_done0 \
sim:/fsm_ctl_tb/DUT/play_done1 \
sim:/fsm_ctl_tb/DUT/play_done2 \
sim:/fsm_ctl_tb/DUT/play_done3 \
sim:/fsm_ctl_tb/DUT/play_en0 \
sim:/fsm_ctl_tb/DUT/play_en1 \
sim:/fsm_ctl_tb/DUT/play_en2 \
sim:/fsm_ctl_tb/DUT/play_en3
add wave -position insertpoint  \
sim:/fsm_ctl_tb/DUT/music_top0_inst/clk \
sim:/fsm_ctl_tb/DUT/music_top0_inst/play_en \
sim:/fsm_ctl_tb/DUT/music_top0_inst/rst_n \
sim:/fsm_ctl_tb/DUT/music_top0_inst/start_stop \
sim:/fsm_ctl_tb/DUT/music_top0_inst/buzzer \
sim:/fsm_ctl_tb/DUT/music_top0_inst/play_done \
sim:/fsm_ctl_tb/DUT/music_top0_inst/CLK_FRE \
sim:/fsm_ctl_tb/DUT/music_top0_inst/IDLE \
sim:/fsm_ctl_tb/DUT/music_top0_inst/PLAY \
sim:/fsm_ctl_tb/DUT/music_top0_inst/PLAY_END \
sim:/fsm_ctl_tb/DUT/music_top0_inst/PLAY_WAIT \
sim:/fsm_ctl_tb/DUT/music_top0_inst/cycle \
sim:/fsm_ctl_tb/DUT/music_top0_inst/hz_cnt \
sim:/fsm_ctl_tb/DUT/music_top0_inst/hz_sel \
sim:/fsm_ctl_tb/DUT/music_top0_inst/music_cnt \
sim:/fsm_ctl_tb/DUT/music_top0_inst/music_len \
sim:/fsm_ctl_tb/DUT/music_top0_inst/music_time \
sim:/fsm_ctl_tb/DUT/music_top0_inst/next_state \
sim:/fsm_ctl_tb/DUT/music_top0_inst/play_cnt \
sim:/fsm_ctl_tb/DUT/music_top0_inst/rom_hz_data \
sim:/fsm_ctl_tb/DUT/music_top0_inst/rom_time_data \
sim:/fsm_ctl_tb/DUT/music_top0_inst/state
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# 
# Loading work.fsm_ctl_tb(fast)
# Loading work.fsm_ctl(fast)
# Loading work.music_top0(fast)
# Loading work.music_hz(fast)
# Loading work.music_rom0_t(fast)
# Loading work.music_time_rom0_t(fast)
# Loading work.music_top1(fast)
# Loading work.music_top2(fast)
# Loading work.music_top3(fast)
# ** Warning: (vsim-3015) D:/altera/quar/q2/23/12/music_de1/par/../tb/fsm_ctl_tb.v(56): [PCDPC] - Port size (16) does not match connection size (32) for port 'pixel_data0'. The port definition is at: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /fsm_ctl_tb/DUT File: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v
# ** Warning: (vsim-3015) D:/altera/quar/q2/23/12/music_de1/par/../tb/fsm_ctl_tb.v(56): [PCDPC] - Port size (16) does not match connection size (32) for port 'pixel_data1'. The port definition is at: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /fsm_ctl_tb/DUT File: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v
# ** Warning: (vsim-3015) D:/altera/quar/q2/23/12/music_de1/par/../tb/fsm_ctl_tb.v(56): [PCDPC] - Port size (16) does not match connection size (32) for port 'pixel_data2'. The port definition is at: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /fsm_ctl_tb/DUT File: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v
# ** Warning: (vsim-3015) D:/altera/quar/q2/23/12/music_de1/par/../tb/fsm_ctl_tb.v(56): [PCDPC] - Port size (16) does not match connection size (32) for port 'pixel_data3'. The port definition is at: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /fsm_ctl_tb/DUT File: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v
run
run
run
vlog -reportprogress 300 -work work D:/altera/quar/q2/23/12/music_de1/tb/fsm_ctl_tb.v
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 11:57:41 on Dec 04,2023
# vlog -reportprogress 300 -work work D:/altera/quar/q2/23/12/music_de1/tb/fsm_ctl_tb.v 
# -- Compiling module fsm_ctl_tb
# 
# Top level modules:
# 	fsm_ctl_tb
# End time: 11:57:41 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# ** Note: (vopt-143) Recognized 1 FSM in module "music_top0(fast)".
# 
# ** Note: (vopt-143) Recognized 1 FSM in module "music_top1(fast)".
# 
# ** Note: (vopt-143) Recognized 1 FSM in module "music_top2(fast)".
# 
# ** Note: (vopt-143) Recognized 1 FSM in module "music_top3(fast)".
# 
# ** Warning: D:/altera/quar/q2/23/12/music_de1/tb/fsm_ctl_tb.v(56): (vopt-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 15, found 14.
# 
# ** Warning: D:/altera/quar/q2/23/12/music_de1/tb/fsm_ctl_tb.v(56): (vopt-2718) [TFMPC] - Missing connection for port 'start_stop'.
# 
# Loading work.fsm_ctl_tb(fast)
# Loading work.fsm_ctl(fast)
# Loading work.music_top0(fast)
# Loading work.music_hz(fast)
# Loading work.music_rom0_t(fast)
# Loading work.music_time_rom0_t(fast)
# Loading work.music_top1(fast)
# Loading work.music_top2(fast)
# Loading work.music_top3(fast)
# ** Warning: (vsim-3015) D:/altera/quar/q2/23/12/music_de1/tb/fsm_ctl_tb.v(56): [PCDPC] - Port size (16) does not match connection size (32) for port 'pixel_data0'. The port definition is at: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /fsm_ctl_tb/DUT File: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v
# ** Warning: (vsim-3015) D:/altera/quar/q2/23/12/music_de1/tb/fsm_ctl_tb.v(56): [PCDPC] - Port size (16) does not match connection size (32) for port 'pixel_data1'. The port definition is at: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /fsm_ctl_tb/DUT File: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v
# ** Warning: (vsim-3015) D:/altera/quar/q2/23/12/music_de1/tb/fsm_ctl_tb.v(56): [PCDPC] - Port size (16) does not match connection size (32) for port 'pixel_data2'. The port definition is at: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /fsm_ctl_tb/DUT File: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v
# ** Warning: (vsim-3015) D:/altera/quar/q2/23/12/music_de1/tb/fsm_ctl_tb.v(56): [PCDPC] - Port size (16) does not match connection size (32) for port 'pixel_data3'. The port definition is at: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /fsm_ctl_tb/DUT File: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v
run
run
run
run
run
# ** Note: $stop    : D:/altera/quar/q2/23/12/music_de1/tb/fsm_ctl_tb.v(51)
#    Time: 20551170 ns  Iteration: 0  Instance: /fsm_ctl_tb
# Break in Module fsm_ctl_tb at D:/altera/quar/q2/23/12/music_de1/tb/fsm_ctl_tb.v line 51
vlog -reportprogress 300 -work work D:/altera/quar/q2/23/12/music_de1/rtl/music/music_top0.v
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 12:12:25 on Dec 04,2023
# vlog -reportprogress 300 -work work D:/altera/quar/q2/23/12/music_de1/rtl/music/music_top0.v 
# -- Compiling module music_top0
# 
# Top level modules:
# 	music_top0
# End time: 12:12:25 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# ** Note: (vopt-143) Recognized 1 FSM in module "music_top0(fast)".
# 
# Loading work.fsm_ctl_tb(fast)
# Loading work.fsm_ctl(fast)
# Loading work.music_top0(fast)
# Loading work.music_hz(fast)
# Loading work.music_rom0_t(fast)
# Loading work.music_time_rom0_t(fast)
# Loading work.music_top1(fast)
# Loading work.music_top2(fast)
# Loading work.music_top3(fast)
# ** Warning: (vsim-3015) D:/altera/quar/q2/23/12/music_de1/tb/fsm_ctl_tb.v(56): [PCDPC] - Port size (16) does not match connection size (32) for port 'pixel_data0'. The port definition is at: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /fsm_ctl_tb/DUT File: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v
# ** Warning: (vsim-3015) D:/altera/quar/q2/23/12/music_de1/tb/fsm_ctl_tb.v(56): [PCDPC] - Port size (16) does not match connection size (32) for port 'pixel_data1'. The port definition is at: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /fsm_ctl_tb/DUT File: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v
# ** Warning: (vsim-3015) D:/altera/quar/q2/23/12/music_de1/tb/fsm_ctl_tb.v(56): [PCDPC] - Port size (16) does not match connection size (32) for port 'pixel_data2'. The port definition is at: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /fsm_ctl_tb/DUT File: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v
# ** Warning: (vsim-3015) D:/altera/quar/q2/23/12/music_de1/tb/fsm_ctl_tb.v(56): [PCDPC] - Port size (16) does not match connection size (32) for port 'pixel_data3'. The port definition is at: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /fsm_ctl_tb/DUT File: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v
run
# ** Note: $stop    : D:/altera/quar/q2/23/12/music_de1/tb/fsm_ctl_tb.v(51)
#    Time: 20551170 ns  Iteration: 0  Instance: /fsm_ctl_tb
# Break in Module fsm_ctl_tb at D:/altera/quar/q2/23/12/music_de1/tb/fsm_ctl_tb.v line 51
vlog -reportprogress 300 -work work D:/altera/quar/q2/23/12/music_de1/rtl/music/music_top0.v
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 12:14:12 on Dec 04,2023
# vlog -reportprogress 300 -work work D:/altera/quar/q2/23/12/music_de1/rtl/music/music_top0.v 
# -- Compiling module music_top0
# 
# Top level modules:
# 	music_top0
# End time: 12:14:12 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/altera/quar/q2/23/12/music_de1/rtl/music/music_top1.v
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 12:14:13 on Dec 04,2023
# vlog -reportprogress 300 -work work D:/altera/quar/q2/23/12/music_de1/rtl/music/music_top1.v 
# -- Compiling module music_top1
# 
# Top level modules:
# 	music_top1
# End time: 12:14:13 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/altera/quar/q2/23/12/music_de1/tb/fsm_ctl_tb.v
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 12:14:18 on Dec 04,2023
# vlog -reportprogress 300 -work work D:/altera/quar/q2/23/12/music_de1/tb/fsm_ctl_tb.v 
# -- Compiling module fsm_ctl_tb
# 
# Top level modules:
# 	fsm_ctl_tb
# End time: 12:14:18 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# ** Note: (vopt-143) Recognized 1 FSM in module "music_top0(fast)".
# 
# ** Note: (vopt-143) Recognized 1 FSM in module "music_top1(fast)".
# 
# ** Note: (vopt-143) Recognized 1 FSM in module "music_top2(fast)".
# 
# ** Note: (vopt-143) Recognized 1 FSM in module "music_top3(fast)".
# 
# ** Warning: D:/altera/quar/q2/23/12/music_de1/tb/fsm_ctl_tb.v(56): (vopt-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 15, found 14.
# 
# ** Warning: D:/altera/quar/q2/23/12/music_de1/tb/fsm_ctl_tb.v(56): (vopt-2718) [TFMPC] - Missing connection for port 'start_stop'.
# 
# Loading work.fsm_ctl_tb(fast)
# Loading work.fsm_ctl(fast)
# Loading work.music_top0(fast)
# Loading work.music_hz(fast)
# Loading work.music_rom0_t(fast)
# Loading work.music_time_rom0_t(fast)
# Loading work.music_top1(fast)
# Loading work.music_top2(fast)
# Loading work.music_top3(fast)
# ** Warning: (vsim-3015) D:/altera/quar/q2/23/12/music_de1/tb/fsm_ctl_tb.v(56): [PCDPC] - Port size (16) does not match connection size (32) for port 'pixel_data0'. The port definition is at: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /fsm_ctl_tb/DUT File: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v
# ** Warning: (vsim-3015) D:/altera/quar/q2/23/12/music_de1/tb/fsm_ctl_tb.v(56): [PCDPC] - Port size (16) does not match connection size (32) for port 'pixel_data1'. The port definition is at: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /fsm_ctl_tb/DUT File: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v
# ** Warning: (vsim-3015) D:/altera/quar/q2/23/12/music_de1/tb/fsm_ctl_tb.v(56): [PCDPC] - Port size (16) does not match connection size (32) for port 'pixel_data2'. The port definition is at: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /fsm_ctl_tb/DUT File: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v
# ** Warning: (vsim-3015) D:/altera/quar/q2/23/12/music_de1/tb/fsm_ctl_tb.v(56): [PCDPC] - Port size (16) does not match connection size (32) for port 'pixel_data3'. The port definition is at: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /fsm_ctl_tb/DUT File: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v
run
# ** Note: $stop    : D:/altera/quar/q2/23/12/music_de1/tb/fsm_ctl_tb.v(51)
#    Time: 20551170 ns  Iteration: 0  Instance: /fsm_ctl_tb
# Break in Module fsm_ctl_tb at D:/altera/quar/q2/23/12/music_de1/tb/fsm_ctl_tb.v line 51
run
vlog -reportprogress 300 -work work D:/altera/quar/q2/23/12/music_de1/tb/fsm_ctl_tb.v
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 12:15:46 on Dec 04,2023
# vlog -reportprogress 300 -work work D:/altera/quar/q2/23/12/music_de1/tb/fsm_ctl_tb.v 
# -- Compiling module fsm_ctl_tb
# 
# Top level modules:
# 	fsm_ctl_tb
# End time: 12:15:46 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run
vlog -reportprogress 300 -work work D:/altera/quar/q2/23/12/music_de1/tb/fsm_ctl_tb.v
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 12:16:25 on Dec 04,2023
# vlog -reportprogress 300 -work work D:/altera/quar/q2/23/12/music_de1/tb/fsm_ctl_tb.v 
# -- Compiling module fsm_ctl_tb
# 
# Top level modules:
# 	fsm_ctl_tb
# End time: 12:16:25 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# ** Warning: D:/altera/quar/q2/23/12/music_de1/tb/fsm_ctl_tb.v(56): (vopt-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 15, found 14.
# 
# ** Warning: D:/altera/quar/q2/23/12/music_de1/tb/fsm_ctl_tb.v(56): (vopt-2718) [TFMPC] - Missing connection for port 'start_stop'.
# 
# Loading work.fsm_ctl_tb(fast)
# Loading work.fsm_ctl(fast)
# Loading work.music_top0(fast)
# Loading work.music_hz(fast)
# Loading work.music_rom0_t(fast)
# Loading work.music_time_rom0_t(fast)
# Loading work.music_top1(fast)
# Loading work.music_top2(fast)
# Loading work.music_top3(fast)
# ** Warning: (vsim-3015) D:/altera/quar/q2/23/12/music_de1/tb/fsm_ctl_tb.v(56): [PCDPC] - Port size (16) does not match connection size (32) for port 'pixel_data0'. The port definition is at: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /fsm_ctl_tb/DUT File: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v
# ** Warning: (vsim-3015) D:/altera/quar/q2/23/12/music_de1/tb/fsm_ctl_tb.v(56): [PCDPC] - Port size (16) does not match connection size (32) for port 'pixel_data1'. The port definition is at: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /fsm_ctl_tb/DUT File: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v
# ** Warning: (vsim-3015) D:/altera/quar/q2/23/12/music_de1/tb/fsm_ctl_tb.v(56): [PCDPC] - Port size (16) does not match connection size (32) for port 'pixel_data2'. The port definition is at: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /fsm_ctl_tb/DUT File: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v
# ** Warning: (vsim-3015) D:/altera/quar/q2/23/12/music_de1/tb/fsm_ctl_tb.v(56): [PCDPC] - Port size (16) does not match connection size (32) for port 'pixel_data3'. The port definition is at: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /fsm_ctl_tb/DUT File: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v
run
# ** Note: $stop    : D:/altera/quar/q2/23/12/music_de1/tb/fsm_ctl_tb.v(51)
#    Time: 550150 ns  Iteration: 0  Instance: /fsm_ctl_tb
# Break in Module fsm_ctl_tb at D:/altera/quar/q2/23/12/music_de1/tb/fsm_ctl_tb.v line 51
run
vlog -reportprogress 300 -work work D:/altera/quar/q2/23/12/music_de1/tb/fsm_ctl_tb.v
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 12:30:40 on Dec 04,2023
# vlog -reportprogress 300 -work work D:/altera/quar/q2/23/12/music_de1/tb/fsm_ctl_tb.v 
# -- Compiling module fsm_ctl_tb
# 
# Top level modules:
# 	fsm_ctl_tb
# End time: 12:30:40 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 12:30:43 on Dec 04,2023
# vlog -reportprogress 300 -work work D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v 
# -- Compiling module fsm_ctl
# 
# Top level modules:
# 	fsm_ctl
# End time: 12:30:44 on Dec 04,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# ** Note: (vopt-143) Recognized 1 FSM in module "fsm_ctl(fast)".
# 
# Loading work.fsm_ctl_tb(fast)
# Loading work.fsm_ctl(fast)
# Loading work.music_top0(fast)
# Loading work.music_hz(fast)
# Loading work.music_rom0_t(fast)
# Loading work.music_time_rom0_t(fast)
# Loading work.music_top1(fast)
# Loading work.music_top2(fast)
# Loading work.music_top3(fast)
# ** Warning: (vsim-3015) D:/altera/quar/q2/23/12/music_de1/tb/fsm_ctl_tb.v(56): [PCDPC] - Port size (16) does not match connection size (32) for port 'pixel_data0'. The port definition is at: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /fsm_ctl_tb/DUT File: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v
# ** Warning: (vsim-3015) D:/altera/quar/q2/23/12/music_de1/tb/fsm_ctl_tb.v(56): [PCDPC] - Port size (16) does not match connection size (32) for port 'pixel_data1'. The port definition is at: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /fsm_ctl_tb/DUT File: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v
# ** Warning: (vsim-3015) D:/altera/quar/q2/23/12/music_de1/tb/fsm_ctl_tb.v(56): [PCDPC] - Port size (16) does not match connection size (32) for port 'pixel_data2'. The port definition is at: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /fsm_ctl_tb/DUT File: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v
# ** Warning: (vsim-3015) D:/altera/quar/q2/23/12/music_de1/tb/fsm_ctl_tb.v(56): [PCDPC] - Port size (16) does not match connection size (32) for port 'pixel_data3'. The port definition is at: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /fsm_ctl_tb/DUT File: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v
run
# ** Note: $stop    : D:/altera/quar/q2/23/12/music_de1/tb/fsm_ctl_tb.v(51)
#    Time: 550150 ns  Iteration: 0  Instance: /fsm_ctl_tb
# Break in Module fsm_ctl_tb at D:/altera/quar/q2/23/12/music_de1/tb/fsm_ctl_tb.v line 51
run
vlog -reportprogress 300 -work work D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 12:32:15 on Dec 04,2023
# vlog -reportprogress 300 -work work D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v 
# -- Compiling module fsm_ctl
# 
# Top level modules:
# 	fsm_ctl
# End time: 12:32:15 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# ** Note: (vopt-143) Recognized 1 FSM in module "fsm_ctl(fast)".
# 
# Loading work.fsm_ctl_tb(fast)
# Loading work.fsm_ctl(fast)
# Loading work.music_top0(fast)
# Loading work.music_hz(fast)
# Loading work.music_rom0_t(fast)
# Loading work.music_time_rom0_t(fast)
# Loading work.music_top1(fast)
# Loading work.music_top2(fast)
# Loading work.music_top3(fast)
# ** Warning: (vsim-3015) D:/altera/quar/q2/23/12/music_de1/tb/fsm_ctl_tb.v(56): [PCDPC] - Port size (16) does not match connection size (32) for port 'pixel_data0'. The port definition is at: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /fsm_ctl_tb/DUT File: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v
# ** Warning: (vsim-3015) D:/altera/quar/q2/23/12/music_de1/tb/fsm_ctl_tb.v(56): [PCDPC] - Port size (16) does not match connection size (32) for port 'pixel_data1'. The port definition is at: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /fsm_ctl_tb/DUT File: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v
# ** Warning: (vsim-3015) D:/altera/quar/q2/23/12/music_de1/tb/fsm_ctl_tb.v(56): [PCDPC] - Port size (16) does not match connection size (32) for port 'pixel_data2'. The port definition is at: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /fsm_ctl_tb/DUT File: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v
# ** Warning: (vsim-3015) D:/altera/quar/q2/23/12/music_de1/tb/fsm_ctl_tb.v(56): [PCDPC] - Port size (16) does not match connection size (32) for port 'pixel_data3'. The port definition is at: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /fsm_ctl_tb/DUT File: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v
run
# ** Note: $stop    : D:/altera/quar/q2/23/12/music_de1/tb/fsm_ctl_tb.v(51)
#    Time: 550150 ns  Iteration: 0  Instance: /fsm_ctl_tb
# Break in Module fsm_ctl_tb at D:/altera/quar/q2/23/12/music_de1/tb/fsm_ctl_tb.v line 51
run
vlog -reportprogress 300 -work work D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 12:32:43 on Dec 04,2023
# vlog -reportprogress 300 -work work D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v 
# -- Compiling module fsm_ctl
# 
# Top level modules:
# 	fsm_ctl
# End time: 12:32:43 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# 
# Loading work.fsm_ctl_tb(fast)
# Loading work.fsm_ctl(fast)
# Loading work.music_top0(fast)
# Loading work.music_hz(fast)
# Loading work.music_rom0_t(fast)
# Loading work.music_time_rom0_t(fast)
# Loading work.music_top1(fast)
# Loading work.music_top2(fast)
# Loading work.music_top3(fast)
# ** Warning: (vsim-3015) D:/altera/quar/q2/23/12/music_de1/tb/fsm_ctl_tb.v(56): [PCDPC] - Port size (16) does not match connection size (32) for port 'pixel_data0'. The port definition is at: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /fsm_ctl_tb/DUT File: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v
# ** Warning: (vsim-3015) D:/altera/quar/q2/23/12/music_de1/tb/fsm_ctl_tb.v(56): [PCDPC] - Port size (16) does not match connection size (32) for port 'pixel_data1'. The port definition is at: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /fsm_ctl_tb/DUT File: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v
# ** Warning: (vsim-3015) D:/altera/quar/q2/23/12/music_de1/tb/fsm_ctl_tb.v(56): [PCDPC] - Port size (16) does not match connection size (32) for port 'pixel_data2'. The port definition is at: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /fsm_ctl_tb/DUT File: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v
# ** Warning: (vsim-3015) D:/altera/quar/q2/23/12/music_de1/tb/fsm_ctl_tb.v(56): [PCDPC] - Port size (16) does not match connection size (32) for port 'pixel_data3'. The port definition is at: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /fsm_ctl_tb/DUT File: D:/altera/quar/q2/23/12/music_de1/rtl/fsm_ctl.v
run
# ** Note: $stop    : D:/altera/quar/q2/23/12/music_de1/tb/fsm_ctl_tb.v(51)
#    Time: 550150 ns  Iteration: 0  Instance: /fsm_ctl_tb
# Break in Module fsm_ctl_tb at D:/altera/quar/q2/23/12/music_de1/tb/fsm_ctl_tb.v line 51
run
# End time: 15:21:22 on Dec 04,2023, Elapsed time: 3:28:31
# Errors: 0, Warnings: 46
