# System-Verilog-Learning
This repository holds System Verilog design and verification examples
