Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue Oct 11 15:59:24 2022
| Host         : pinceta-MS-7B98 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file red_pitaya_top_timing_summary_routed.rpt -pb red_pitaya_top_timing_summary_routed.pb -rpx red_pitaya_top_timing_summary_routed.rpx -warn_on_violation
| Design       : red_pitaya_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.587      -28.172                     81                17548        0.049        0.000                      0                17548        1.845        0.000                       0                  8111  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                  ------------         ----------      --------------
adc_clk                                {0.000 4.000}        8.000           125.000         
  clk_fb                               {0.000 4.000}        8.000           125.000         
  pll_dac_clk_1x                       {0.000 4.000}        8.000           125.000         
  pll_dac_clk_2p                       {-0.500 1.500}       4.000           250.000         
  pll_dac_clk_2x                       {0.000 2.000}        4.000           250.000         
clk                                    {0.000 4.000}        8.000           125.000         
clk_fpga_0                             {0.000 10.000}       20.000          50.000          
clk_fpga_1                             {0.000 20.000}       40.000          25.000          
m_axi_dac1_aclk                        {0.000 4.000}        8.000           125.000         
m_axi_dac2_aclk                        {0.000 4.000}        8.000           125.000         
s_axi_reg_aclk                         {0.000 4.000}        8.000           125.000         
system_wrapper_i/clk_gen/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_125_system_clk_gen_0             {0.000 4.000}        8.000           125.000         
  clk_200_system_clk_gen_0             {0.000 2.000}        4.000           250.000         
  clk_62_5_system_clk_gen_0            {0.000 8.000}        16.000          62.500          
  clkfbout_system_clk_gen_0            {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                                                                                                                                                                  2.000        0.000                       0                     1  
  clk_fb                                                                                                                                                                                 6.751        0.000                       0                     2  
  pll_dac_clk_1x                             0.564        0.000                      0                   17        0.110        0.000                      0                   17        3.500        0.000                       0                    19  
  pll_dac_clk_2p                                                                                                                                                                         1.845        0.000                       0                     3  
  pll_dac_clk_2x                                                                                                                                                                         1.845        0.000                       0                     3  
clk                                          0.312        0.000                      0                 1201        0.061        0.000                      0                 1201        3.020        0.000                       0                  1110  
m_axi_dac1_aclk                              1.571        0.000                      0                 1078        0.059        0.000                      0                 1078        3.020        0.000                       0                   556  
s_axi_reg_aclk                               5.340        0.000                      0                   11        0.172        0.000                      0                   11        3.500        0.000                       0                    12  
system_wrapper_i/clk_gen/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_125_system_clk_gen_0                  -0.735      -19.539                     71                10464        0.052        0.000                      0                10464        2.750        0.000                       0                  5478  
  clk_200_system_clk_gen_0                                                                                                                                                               1.845        0.000                       0                     2  
  clk_62_5_system_clk_gen_0                  8.965        0.000                      0                 1715        0.049        0.000                      0                 1715        7.020        0.000                       0                   921  
  clkfbout_system_clk_gen_0                                                                                                                                                              5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_200_system_clk_gen_0   clk                             -1.587       -8.633                     10                   32        0.399        0.000                      0                   32  
clk_62_5_system_clk_gen_0  clk_125_system_clk_gen_0         0.064        0.000                      0                 4452        0.098        0.000                      0                 4452  
clk_125_system_clk_gen_0   clk_62_5_system_clk_gen_0        1.812        0.000                      0                  167        0.053        0.000                      0                  167  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                ----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**         clk_125_system_clk_gen_0  clk_125_system_clk_gen_0        4.354        0.000                      0                  520        0.351        0.000                      0                  520  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_i[1] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_1x
  To Clock:  pll_dac_clk_1x

Setup :            0  Failing Endpoints,  Worst Slack        0.564ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.564ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[5]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.477ns  (logic 0.456ns (18.413%)  route 2.021ns (81.587%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns = ( 9.425 - 4.000 ) 
    Source Clock Delay      (SCD):    5.975ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.306     2.289    pll/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=17, routed)          1.742     5.975    dac_clk_1x
    SLICE_X43Y57         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     6.431 r  dac_rst_reg/Q
                         net (fo=17, routed)          2.021     8.452    dac_rst
    OLOGIC_X0Y79         ODDR                                         r  oddr_dac_dat[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.181     6.121    pll/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=17, routed)          1.535     9.425    dac_clk_1x
    OLOGIC_X0Y79         ODDR                                         f  oddr_dac_dat[5]/C
                         clock pessimism              0.457     9.883    
                         clock uncertainty           -0.069     9.814    
    OLOGIC_X0Y79         ODDR (Setup_oddr_C_R)       -0.798     9.016    oddr_dac_dat[5]
  -------------------------------------------------------------------
                         required time                          9.016    
                         arrival time                          -8.452    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[13]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 0.456ns (18.760%)  route 1.975ns (81.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.434ns = ( 9.434 - 4.000 ) 
    Source Clock Delay      (SCD):    5.975ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.306     2.289    pll/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=17, routed)          1.742     5.975    dac_clk_1x
    SLICE_X43Y57         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     6.431 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.975     8.406    dac_rst
    OLOGIC_X0Y92         ODDR                                         r  oddr_dac_dat[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.181     6.121    pll/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=17, routed)          1.544     9.434    dac_clk_1x
    OLOGIC_X0Y92         ODDR                                         f  oddr_dac_dat[13]/C
                         clock pessimism              0.457     9.892    
                         clock uncertainty           -0.069     9.823    
    OLOGIC_X0Y92         ODDR (Setup_oddr_C_R)       -0.798     9.025    oddr_dac_dat[13]
  -------------------------------------------------------------------
                         required time                          9.025    
                         arrival time                          -8.406    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.620ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[2]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 0.456ns (18.816%)  route 1.967ns (81.184%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.428ns = ( 9.428 - 4.000 ) 
    Source Clock Delay      (SCD):    5.975ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.306     2.289    pll/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=17, routed)          1.742     5.975    dac_clk_1x
    SLICE_X43Y57         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     6.431 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.967     8.399    dac_rst
    OLOGIC_X0Y82         ODDR                                         r  oddr_dac_dat[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.181     6.121    pll/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=17, routed)          1.538     9.428    dac_clk_1x
    OLOGIC_X0Y82         ODDR                                         f  oddr_dac_dat[2]/C
                         clock pessimism              0.457     9.886    
                         clock uncertainty           -0.069     9.817    
    OLOGIC_X0Y82         ODDR (Setup_oddr_C_R)       -0.798     9.019    oddr_dac_dat[2]
  -------------------------------------------------------------------
                         required time                          9.019    
                         arrival time                          -8.399    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.621ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[12]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.429ns  (logic 0.456ns (18.777%)  route 1.973ns (81.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.434ns = ( 9.434 - 4.000 ) 
    Source Clock Delay      (SCD):    5.975ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.306     2.289    pll/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=17, routed)          1.742     5.975    dac_clk_1x
    SLICE_X43Y57         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     6.431 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.973     8.404    dac_rst
    OLOGIC_X0Y91         ODDR                                         r  oddr_dac_dat[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.181     6.121    pll/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=17, routed)          1.544     9.434    dac_clk_1x
    OLOGIC_X0Y91         ODDR                                         f  oddr_dac_dat[12]/C
                         clock pessimism              0.457     9.892    
                         clock uncertainty           -0.069     9.823    
    OLOGIC_X0Y91         ODDR (Setup_oddr_C_R)       -0.798     9.025    oddr_dac_dat[12]
  -------------------------------------------------------------------
                         required time                          9.025    
                         arrival time                          -8.404    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[0]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.456ns (18.956%)  route 1.950ns (81.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 9.430 - 4.000 ) 
    Source Clock Delay      (SCD):    5.975ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.306     2.289    pll/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=17, routed)          1.742     5.975    dac_clk_1x
    SLICE_X43Y57         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     6.431 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.950     8.381    dac_rst
    OLOGIC_X0Y86         ODDR                                         r  oddr_dac_dat[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.181     6.121    pll/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=17, routed)          1.540     9.430    dac_clk_1x
    OLOGIC_X0Y86         ODDR                                         f  oddr_dac_dat[0]/C
                         clock pessimism              0.457     9.888    
                         clock uncertainty           -0.069     9.819    
    OLOGIC_X0Y86         ODDR (Setup_oddr_C_R)       -0.798     9.021    oddr_dac_dat[0]
  -------------------------------------------------------------------
                         required time                          9.021    
                         arrival time                          -8.381    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.653ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[4]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.388ns  (logic 0.456ns (19.096%)  route 1.932ns (80.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns = ( 9.425 - 4.000 ) 
    Source Clock Delay      (SCD):    5.975ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.306     2.289    pll/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=17, routed)          1.742     5.975    dac_clk_1x
    SLICE_X43Y57         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     6.431 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.932     8.363    dac_rst
    OLOGIC_X0Y80         ODDR                                         r  oddr_dac_dat[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.181     6.121    pll/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=17, routed)          1.535     9.425    dac_clk_1x
    OLOGIC_X0Y80         ODDR                                         f  oddr_dac_dat[4]/C
                         clock pessimism              0.457     9.883    
                         clock uncertainty           -0.069     9.814    
    OLOGIC_X0Y80         ODDR (Setup_oddr_C_R)       -0.798     9.016    oddr_dac_dat[4]
  -------------------------------------------------------------------
                         required time                          9.016    
                         arrival time                          -8.363    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[3]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 0.456ns (19.132%)  route 1.927ns (80.868%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.428ns = ( 9.428 - 4.000 ) 
    Source Clock Delay      (SCD):    5.975ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.306     2.289    pll/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=17, routed)          1.742     5.975    dac_clk_1x
    SLICE_X43Y57         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     6.431 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.927     8.359    dac_rst
    OLOGIC_X0Y81         ODDR                                         r  oddr_dac_dat[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.181     6.121    pll/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=17, routed)          1.538     9.428    dac_clk_1x
    OLOGIC_X0Y81         ODDR                                         f  oddr_dac_dat[3]/C
                         clock pessimism              0.457     9.886    
                         clock uncertainty           -0.069     9.817    
    OLOGIC_X0Y81         ODDR (Setup_oddr_C_R)       -0.798     9.019    oddr_dac_dat[3]
  -------------------------------------------------------------------
                         required time                          9.019    
                         arrival time                          -8.359    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[1]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.369ns  (logic 0.456ns (19.251%)  route 1.913ns (80.749%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 9.430 - 4.000 ) 
    Source Clock Delay      (SCD):    5.975ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.306     2.289    pll/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=17, routed)          1.742     5.975    dac_clk_1x
    SLICE_X43Y57         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     6.431 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.913     8.344    dac_rst
    OLOGIC_X0Y85         ODDR                                         r  oddr_dac_dat[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.181     6.121    pll/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=17, routed)          1.540     9.430    dac_clk_1x
    OLOGIC_X0Y85         ODDR                                         f  oddr_dac_dat[1]/C
                         clock pessimism              0.457     9.888    
                         clock uncertainty           -0.069     9.819    
    OLOGIC_X0Y85         ODDR (Setup_oddr_C_R)       -0.798     9.021    oddr_dac_dat[1]
  -------------------------------------------------------------------
                         required time                          9.021    
                         arrival time                          -8.344    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.832ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[6]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.212ns  (logic 0.456ns (20.612%)  route 1.756ns (79.388%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 9.429 - 4.000 ) 
    Source Clock Delay      (SCD):    5.975ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.306     2.289    pll/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=17, routed)          1.742     5.975    dac_clk_1x
    SLICE_X43Y57         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     6.431 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.756     8.187    dac_rst
    OLOGIC_X0Y66         ODDR                                         r  oddr_dac_dat[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.181     6.121    pll/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=17, routed)          1.539     9.429    dac_clk_1x
    OLOGIC_X0Y66         ODDR                                         f  oddr_dac_dat[6]/C
                         clock pessimism              0.457     9.887    
                         clock uncertainty           -0.069     9.818    
    OLOGIC_X0Y66         ODDR (Setup_oddr_C_R)       -0.798     9.020    oddr_dac_dat[6]
  -------------------------------------------------------------------
                         required time                          9.020    
                         arrival time                          -8.187    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.927ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[11]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.114ns  (logic 0.456ns (21.575%)  route 1.658ns (78.425%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns = ( 9.425 - 4.000 ) 
    Source Clock Delay      (SCD):    5.975ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.306     2.289    pll/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=17, routed)          1.742     5.975    dac_clk_1x
    SLICE_X43Y57         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     6.431 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.658     8.089    dac_rst
    OLOGIC_X0Y69         ODDR                                         r  oddr_dac_dat[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.181     6.121    pll/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=17, routed)          1.535     9.425    dac_clk_1x
    OLOGIC_X0Y69         ODDR                                         f  oddr_dac_dat[11]/C
                         clock pessimism              0.457     9.883    
                         clock uncertainty           -0.069     9.814    
    OLOGIC_X0Y69         ODDR (Setup_oddr_C_R)       -0.798     9.016    oddr_dac_dat[11]
  -------------------------------------------------------------------
                         required time                          9.016    
                         arrival time                          -8.089    
  -------------------------------------------------------------------
                         slack                                  0.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_sel/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.141ns (22.874%)  route 0.475ns (77.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.842    pll/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=17, routed)          0.589     2.004    dac_clk_1x
    SLICE_X43Y57         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     2.145 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.475     2.621    dac_rst
    OLOGIC_X0Y57         ODDR                                         r  oddr_dac_sel/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.481     0.914    pll/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=17, routed)          0.853     2.394    dac_clk_1x
    OLOGIC_X0Y57         ODDR                                         r  oddr_dac_sel/C
                         clock pessimism             -0.360     2.034    
    OLOGIC_X0Y57         ODDR (Hold_oddr_C_R)         0.476     2.510    oddr_dac_sel
  -------------------------------------------------------------------
                         required time                         -2.510    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[8]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.141ns (17.655%)  route 0.658ns (82.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.842    pll/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=17, routed)          0.589     2.004    dac_clk_1x
    SLICE_X43Y57         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     2.145 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.658     2.803    dac_rst
    OLOGIC_X0Y64         ODDR                                         r  oddr_dac_dat[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.481     0.914    pll/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=17, routed)          0.851     2.392    dac_clk_1x
    OLOGIC_X0Y64         ODDR                                         r  oddr_dac_dat[8]/C
                         clock pessimism             -0.360     2.032    
    OLOGIC_X0Y64         ODDR (Hold_oddr_C_R)         0.476     2.508    oddr_dac_dat[8]
  -------------------------------------------------------------------
                         required time                         -2.508    
                         arrival time                           2.803    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[9]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.141ns (16.529%)  route 0.712ns (83.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.842    pll/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=17, routed)          0.589     2.004    dac_clk_1x
    SLICE_X43Y57         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     2.145 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.712     2.857    dac_rst
    OLOGIC_X0Y63         ODDR                                         r  oddr_dac_dat[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.481     0.914    pll/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=17, routed)          0.851     2.392    dac_clk_1x
    OLOGIC_X0Y63         ODDR                                         r  oddr_dac_dat[9]/C
                         clock pessimism             -0.360     2.032    
    OLOGIC_X0Y63         ODDR (Hold_oddr_C_R)         0.476     2.508    oddr_dac_dat[9]
  -------------------------------------------------------------------
                         required time                         -2.508    
                         arrival time                           2.857    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[7]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.141ns (16.142%)  route 0.733ns (83.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.842    pll/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=17, routed)          0.589     2.004    dac_clk_1x
    SLICE_X43Y57         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     2.145 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.733     2.878    dac_rst
    OLOGIC_X0Y65         ODDR                                         r  oddr_dac_dat[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.481     0.914    pll/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=17, routed)          0.851     2.392    dac_clk_1x
    OLOGIC_X0Y65         ODDR                                         r  oddr_dac_dat[7]/C
                         clock pessimism             -0.360     2.032    
    OLOGIC_X0Y65         ODDR (Hold_oddr_C_R)         0.476     2.508    oddr_dac_dat[7]
  -------------------------------------------------------------------
                         required time                         -2.508    
                         arrival time                           2.878    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[10]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.141ns (15.666%)  route 0.759ns (84.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.842    pll/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=17, routed)          0.589     2.004    dac_clk_1x
    SLICE_X43Y57         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     2.145 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.759     2.904    dac_rst
    OLOGIC_X0Y70         ODDR                                         r  oddr_dac_dat[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.481     0.914    pll/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=17, routed)          0.847     2.388    dac_clk_1x
    OLOGIC_X0Y70         ODDR                                         r  oddr_dac_dat[10]/C
                         clock pessimism             -0.360     2.028    
    OLOGIC_X0Y70         ODDR (Hold_oddr_C_R)         0.476     2.504    oddr_dac_dat[10]
  -------------------------------------------------------------------
                         required time                         -2.504    
                         arrival time                           2.904    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[11]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.141ns (15.571%)  route 0.765ns (84.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.842    pll/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=17, routed)          0.589     2.004    dac_clk_1x
    SLICE_X43Y57         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     2.145 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.765     2.910    dac_rst
    OLOGIC_X0Y69         ODDR                                         r  oddr_dac_dat[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.481     0.914    pll/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=17, routed)          0.847     2.388    dac_clk_1x
    OLOGIC_X0Y69         ODDR                                         r  oddr_dac_dat[11]/C
                         clock pessimism             -0.360     2.028    
    OLOGIC_X0Y69         ODDR (Hold_oddr_C_R)         0.476     2.504    oddr_dac_dat[11]
  -------------------------------------------------------------------
                         required time                         -2.504    
                         arrival time                           2.910    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[6]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.141ns (15.189%)  route 0.787ns (84.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.842    pll/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=17, routed)          0.589     2.004    dac_clk_1x
    SLICE_X43Y57         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     2.145 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.787     2.933    dac_rst
    OLOGIC_X0Y66         ODDR                                         r  oddr_dac_dat[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.481     0.914    pll/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=17, routed)          0.851     2.392    dac_clk_1x
    OLOGIC_X0Y66         ODDR                                         r  oddr_dac_dat[6]/C
                         clock pessimism             -0.360     2.032    
    OLOGIC_X0Y66         ODDR (Hold_oddr_C_R)         0.476     2.508    oddr_dac_dat[6]
  -------------------------------------------------------------------
                         required time                         -2.508    
                         arrival time                           2.933    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[1]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.141ns (14.586%)  route 0.826ns (85.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.842    pll/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=17, routed)          0.589     2.004    dac_clk_1x
    SLICE_X43Y57         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     2.145 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.826     2.971    dac_rst
    OLOGIC_X0Y85         ODDR                                         r  oddr_dac_dat[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.481     0.914    pll/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=17, routed)          0.851     2.392    dac_clk_1x
    OLOGIC_X0Y85         ODDR                                         r  oddr_dac_dat[1]/C
                         clock pessimism             -0.360     2.032    
    OLOGIC_X0Y85         ODDR (Hold_oddr_C_R)         0.476     2.508    oddr_dac_dat[1]
  -------------------------------------------------------------------
                         required time                         -2.508    
                         arrival time                           2.971    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[3]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.141ns (14.575%)  route 0.826ns (85.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.842    pll/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=17, routed)          0.589     2.004    dac_clk_1x
    SLICE_X43Y57         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     2.145 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.826     2.972    dac_rst
    OLOGIC_X0Y81         ODDR                                         r  oddr_dac_dat[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.481     0.914    pll/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=17, routed)          0.849     2.390    dac_clk_1x
    OLOGIC_X0Y81         ODDR                                         r  oddr_dac_dat[3]/C
                         clock pessimism             -0.360     2.030    
    OLOGIC_X0Y81         ODDR (Hold_oddr_C_R)         0.476     2.506    oddr_dac_dat[3]
  -------------------------------------------------------------------
                         required time                         -2.506    
                         arrival time                           2.972    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[0]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.141ns (14.498%)  route 0.832ns (85.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.842    pll/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=17, routed)          0.589     2.004    dac_clk_1x
    SLICE_X43Y57         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     2.145 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.832     2.977    dac_rst
    OLOGIC_X0Y86         ODDR                                         r  oddr_dac_dat[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.481     0.914    pll/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=17, routed)          0.851     2.392    dac_clk_1x
    OLOGIC_X0Y86         ODDR                                         r  oddr_dac_dat[0]/C
                         clock pessimism             -0.360     2.032    
    OLOGIC_X0Y86         ODDR (Hold_oddr_C_R)         0.476     2.508    oddr_dac_dat[0]
  -------------------------------------------------------------------
                         required time                         -2.508    
                         arrival time                           2.977    
  -------------------------------------------------------------------
                         slack                                  0.469    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_1x
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3   bufg_dac_clk_1x/I
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y86    oddr_dac_dat[0]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y70    oddr_dac_dat[10]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y69    oddr_dac_dat[11]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y91    oddr_dac_dat[12]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y92    oddr_dac_dat[13]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y85    oddr_dac_dat[1]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y82    oddr_dac_dat[2]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y81    oddr_dac_dat[3]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y80    oddr_dac_dat[4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y57    dac_rst_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y57    dac_rst_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y57    dac_rst_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y57    dac_rst_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2p
  To Clock:  pll_dac_clk_2p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2p
Waveform(ns):       { -0.500 1.500 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y4   bufg_dac_clk_2p/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y83    oddr_dac_clk/C
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  pll/pll/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2x
  To Clock:  pll_dac_clk_2x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2x
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y5   bufg_dac_clk_2x/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y84    oddr_dac_wrt/C
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  pll/pll/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.312ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_curr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        7.016ns  (logic 3.111ns (44.344%)  route 3.905ns (55.656%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 9.489 - 8.000 ) 
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.679     1.679    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/clk
    SLICE_X11Y40         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_curr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456     2.135 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_curr_reg[0]/Q
                         net (fo=3, routed)           0.580     2.715    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_curr_reg[0]
    SLICE_X12Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.352 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry/CO[3]
                         net (fo=1, routed)           0.000     3.352    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.469 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.469    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry__0_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.586 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.586    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry__1_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.805 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry__2/O[0]
                         net (fo=2, routed)           0.655     4.461    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry__2_n_7
    SLICE_X13Y43         LUT2 (Prop_lut2_I0_O)        0.295     4.756 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_next_carry__2_i_4__0/O
                         net (fo=1, routed)           0.000     4.756    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_next_carry__2_i_4__0_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.288 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_next_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.288    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_next_carry__2_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.601 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_next_carry__3/O[3]
                         net (fo=2, routed)           1.236     6.837    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_next[19]
    SLICE_X29Y50         LUT4 (Prop_lut4_I2_O)        0.306     7.143 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/U_fifo_axi_data_i_2__0/O
                         net (fo=3, routed)           0.808     7.952    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X26Y54         LUT2 (Prop_lut2_I0_O)        0.119     8.071 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[11]_i_1/O
                         net (fo=24, routed)          0.624     8.695    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_rd_en
    SLICE_X27Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.489     9.489    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X27Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.000     9.489    
                         clock uncertainty           -0.069     9.420    
    SLICE_X27Y54         FDRE (Setup_fdre_C_CE)      -0.413     9.007    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.007    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_curr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        7.016ns  (logic 3.111ns (44.344%)  route 3.905ns (55.656%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 9.489 - 8.000 ) 
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.679     1.679    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/clk
    SLICE_X11Y40         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_curr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456     2.135 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_curr_reg[0]/Q
                         net (fo=3, routed)           0.580     2.715    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_curr_reg[0]
    SLICE_X12Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.352 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry/CO[3]
                         net (fo=1, routed)           0.000     3.352    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.469 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.469    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry__0_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.586 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.586    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry__1_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.805 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry__2/O[0]
                         net (fo=2, routed)           0.655     4.461    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry__2_n_7
    SLICE_X13Y43         LUT2 (Prop_lut2_I0_O)        0.295     4.756 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_next_carry__2_i_4__0/O
                         net (fo=1, routed)           0.000     4.756    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_next_carry__2_i_4__0_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.288 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_next_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.288    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_next_carry__2_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.601 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_next_carry__3/O[3]
                         net (fo=2, routed)           1.236     6.837    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_next[19]
    SLICE_X29Y50         LUT4 (Prop_lut4_I2_O)        0.306     7.143 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/U_fifo_axi_data_i_2__0/O
                         net (fo=3, routed)           0.808     7.952    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X26Y54         LUT2 (Prop_lut2_I0_O)        0.119     8.071 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[11]_i_1/O
                         net (fo=24, routed)          0.624     8.695    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_rd_en
    SLICE_X27Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.489     9.489    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X27Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
                         clock pessimism              0.000     9.489    
                         clock uncertainty           -0.069     9.420    
    SLICE_X27Y54         FDRE (Setup_fdre_C_CE)      -0.413     9.007    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]
  -------------------------------------------------------------------
                         required time                          9.007    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_curr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        7.016ns  (logic 3.111ns (44.344%)  route 3.905ns (55.656%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 9.489 - 8.000 ) 
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.679     1.679    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/clk
    SLICE_X11Y40         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_curr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456     2.135 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_curr_reg[0]/Q
                         net (fo=3, routed)           0.580     2.715    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_curr_reg[0]
    SLICE_X12Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.352 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry/CO[3]
                         net (fo=1, routed)           0.000     3.352    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.469 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.469    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry__0_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.586 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.586    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry__1_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.805 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry__2/O[0]
                         net (fo=2, routed)           0.655     4.461    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry__2_n_7
    SLICE_X13Y43         LUT2 (Prop_lut2_I0_O)        0.295     4.756 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_next_carry__2_i_4__0/O
                         net (fo=1, routed)           0.000     4.756    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_next_carry__2_i_4__0_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.288 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_next_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.288    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_next_carry__2_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.601 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_next_carry__3/O[3]
                         net (fo=2, routed)           1.236     6.837    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_next[19]
    SLICE_X29Y50         LUT4 (Prop_lut4_I2_O)        0.306     7.143 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/U_fifo_axi_data_i_2__0/O
                         net (fo=3, routed)           0.808     7.952    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X26Y54         LUT2 (Prop_lut2_I0_O)        0.119     8.071 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[11]_i_1/O
                         net (fo=24, routed)          0.624     8.695    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_rd_en
    SLICE_X27Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.489     9.489    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X27Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.000     9.489    
                         clock uncertainty           -0.069     9.420    
    SLICE_X27Y54         FDRE (Setup_fdre_C_CE)      -0.413     9.007    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          9.007    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_curr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        7.016ns  (logic 3.111ns (44.344%)  route 3.905ns (55.656%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 9.489 - 8.000 ) 
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.679     1.679    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/clk
    SLICE_X11Y40         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_curr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456     2.135 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_curr_reg[0]/Q
                         net (fo=3, routed)           0.580     2.715    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_curr_reg[0]
    SLICE_X12Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.352 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry/CO[3]
                         net (fo=1, routed)           0.000     3.352    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.469 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.469    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry__0_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.586 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.586    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry__1_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.805 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry__2/O[0]
                         net (fo=2, routed)           0.655     4.461    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry__2_n_7
    SLICE_X13Y43         LUT2 (Prop_lut2_I0_O)        0.295     4.756 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_next_carry__2_i_4__0/O
                         net (fo=1, routed)           0.000     4.756    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_next_carry__2_i_4__0_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.288 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_next_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.288    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_next_carry__2_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.601 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_next_carry__3/O[3]
                         net (fo=2, routed)           1.236     6.837    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_next[19]
    SLICE_X29Y50         LUT4 (Prop_lut4_I2_O)        0.306     7.143 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/U_fifo_axi_data_i_2__0/O
                         net (fo=3, routed)           0.808     7.952    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X26Y54         LUT2 (Prop_lut2_I0_O)        0.119     8.071 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[11]_i_1/O
                         net (fo=24, routed)          0.624     8.695    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_rd_en
    SLICE_X27Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.489     9.489    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X27Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.000     9.489    
                         clock uncertainty           -0.069     9.420    
    SLICE_X27Y54         FDRE (Setup_fdre_C_CE)      -0.413     9.007    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          9.007    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_curr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        7.016ns  (logic 3.111ns (44.344%)  route 3.905ns (55.656%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 9.489 - 8.000 ) 
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.679     1.679    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/clk
    SLICE_X11Y40         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_curr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456     2.135 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_curr_reg[0]/Q
                         net (fo=3, routed)           0.580     2.715    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_curr_reg[0]
    SLICE_X12Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.352 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry/CO[3]
                         net (fo=1, routed)           0.000     3.352    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.469 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.469    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry__0_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.586 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.586    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry__1_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.805 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry__2/O[0]
                         net (fo=2, routed)           0.655     4.461    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry__2_n_7
    SLICE_X13Y43         LUT2 (Prop_lut2_I0_O)        0.295     4.756 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_next_carry__2_i_4__0/O
                         net (fo=1, routed)           0.000     4.756    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_next_carry__2_i_4__0_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.288 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_next_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.288    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_next_carry__2_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.601 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_next_carry__3/O[3]
                         net (fo=2, routed)           1.236     6.837    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_next[19]
    SLICE_X29Y50         LUT4 (Prop_lut4_I2_O)        0.306     7.143 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/U_fifo_axi_data_i_2__0/O
                         net (fo=3, routed)           0.808     7.952    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X26Y54         LUT2 (Prop_lut2_I0_O)        0.119     8.071 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[11]_i_1/O
                         net (fo=24, routed)          0.624     8.695    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_rd_en
    SLICE_X27Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.489     9.489    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X27Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.000     9.489    
                         clock uncertainty           -0.069     9.420    
    SLICE_X27Y54         FDRE (Setup_fdre_C_CE)      -0.413     9.007    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          9.007    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_curr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        7.016ns  (logic 3.111ns (44.344%)  route 3.905ns (55.656%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 9.489 - 8.000 ) 
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.679     1.679    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/clk
    SLICE_X11Y40         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_curr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456     2.135 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_curr_reg[0]/Q
                         net (fo=3, routed)           0.580     2.715    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_curr_reg[0]
    SLICE_X12Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.352 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry/CO[3]
                         net (fo=1, routed)           0.000     3.352    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.469 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.469    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry__0_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.586 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.586    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry__1_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.805 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry__2/O[0]
                         net (fo=2, routed)           0.655     4.461    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry__2_n_7
    SLICE_X13Y43         LUT2 (Prop_lut2_I0_O)        0.295     4.756 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_next_carry__2_i_4__0/O
                         net (fo=1, routed)           0.000     4.756    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_next_carry__2_i_4__0_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.288 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_next_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.288    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_next_carry__2_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.601 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_next_carry__3/O[3]
                         net (fo=2, routed)           1.236     6.837    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_next[19]
    SLICE_X29Y50         LUT4 (Prop_lut4_I2_O)        0.306     7.143 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/U_fifo_axi_data_i_2__0/O
                         net (fo=3, routed)           0.808     7.952    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X26Y54         LUT2 (Prop_lut2_I0_O)        0.119     8.071 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[11]_i_1/O
                         net (fo=24, routed)          0.624     8.695    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_rd_en
    SLICE_X27Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.489     9.489    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X27Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism              0.000     9.489    
                         clock uncertainty           -0.069     9.420    
    SLICE_X27Y54         FDRE (Setup_fdre_C_CE)      -0.413     9.007    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          9.007    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_curr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        7.016ns  (logic 3.111ns (44.344%)  route 3.905ns (55.656%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 9.489 - 8.000 ) 
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.679     1.679    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/clk
    SLICE_X11Y40         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_curr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456     2.135 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_curr_reg[0]/Q
                         net (fo=3, routed)           0.580     2.715    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_curr_reg[0]
    SLICE_X12Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.352 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry/CO[3]
                         net (fo=1, routed)           0.000     3.352    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.469 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.469    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry__0_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.586 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.586    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry__1_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.805 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry__2/O[0]
                         net (fo=2, routed)           0.655     4.461    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry__2_n_7
    SLICE_X13Y43         LUT2 (Prop_lut2_I0_O)        0.295     4.756 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_next_carry__2_i_4__0/O
                         net (fo=1, routed)           0.000     4.756    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_next_carry__2_i_4__0_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.288 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_next_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.288    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_next_carry__2_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.601 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_next_carry__3/O[3]
                         net (fo=2, routed)           1.236     6.837    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_next[19]
    SLICE_X29Y50         LUT4 (Prop_lut4_I2_O)        0.306     7.143 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/U_fifo_axi_data_i_2__0/O
                         net (fo=3, routed)           0.808     7.952    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X26Y54         LUT2 (Prop_lut2_I0_O)        0.119     8.071 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[11]_i_1/O
                         net (fo=24, routed)          0.624     8.695    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_rd_en
    SLICE_X27Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.489     9.489    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X27Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.000     9.489    
                         clock uncertainty           -0.069     9.420    
    SLICE_X27Y54         FDRE (Setup_fdre_C_CE)      -0.413     9.007    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          9.007    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_curr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        7.016ns  (logic 3.111ns (44.344%)  route 3.905ns (55.656%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 9.489 - 8.000 ) 
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.679     1.679    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/clk
    SLICE_X11Y40         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_curr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456     2.135 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_curr_reg[0]/Q
                         net (fo=3, routed)           0.580     2.715    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_curr_reg[0]
    SLICE_X12Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.352 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry/CO[3]
                         net (fo=1, routed)           0.000     3.352    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.469 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.469    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry__0_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.586 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.586    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry__1_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.805 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry__2/O[0]
                         net (fo=2, routed)           0.655     4.461    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry__2_n_7
    SLICE_X13Y43         LUT2 (Prop_lut2_I0_O)        0.295     4.756 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_next_carry__2_i_4__0/O
                         net (fo=1, routed)           0.000     4.756    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_next_carry__2_i_4__0_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.288 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_next_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.288    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_next_carry__2_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.601 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_next_carry__3/O[3]
                         net (fo=2, routed)           1.236     6.837    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_next[19]
    SLICE_X29Y50         LUT4 (Prop_lut4_I2_O)        0.306     7.143 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/U_fifo_axi_data_i_2__0/O
                         net (fo=3, routed)           0.808     7.952    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X26Y54         LUT2 (Prop_lut2_I0_O)        0.119     8.071 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[11]_i_1/O
                         net (fo=24, routed)          0.624     8.695    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_rd_en
    SLICE_X27Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.489     9.489    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X27Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                         clock pessimism              0.000     9.489    
                         clock uncertainty           -0.069     9.420    
    SLICE_X27Y54         FDRE (Setup_fdre_C_CE)      -0.413     9.007    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                          9.007    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_curr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.970ns  (logic 3.111ns (44.633%)  route 3.859ns (55.367%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 9.489 - 8.000 ) 
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.679     1.679    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/clk
    SLICE_X11Y40         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_curr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456     2.135 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_curr_reg[0]/Q
                         net (fo=3, routed)           0.580     2.715    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_curr_reg[0]
    SLICE_X12Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.352 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry/CO[3]
                         net (fo=1, routed)           0.000     3.352    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.469 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.469    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry__0_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.586 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.586    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry__1_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.805 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry__2/O[0]
                         net (fo=2, routed)           0.655     4.461    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry__2_n_7
    SLICE_X13Y43         LUT2 (Prop_lut2_I0_O)        0.295     4.756 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_next_carry__2_i_4__0/O
                         net (fo=1, routed)           0.000     4.756    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_next_carry__2_i_4__0_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.288 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_next_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.288    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_next_carry__2_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.601 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_next_carry__3/O[3]
                         net (fo=2, routed)           1.236     6.837    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_next[19]
    SLICE_X29Y50         LUT4 (Prop_lut4_I2_O)        0.306     7.143 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/U_fifo_axi_data_i_2__0/O
                         net (fo=3, routed)           0.808     7.952    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X26Y54         LUT2 (Prop_lut2_I0_O)        0.119     8.071 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[11]_i_1/O
                         net (fo=24, routed)          0.579     8.649    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_rd_en
    SLICE_X29Y54         FDSE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.489     9.489    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X29Y54         FDSE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.000     9.489    
                         clock uncertainty           -0.069     9.420    
    SLICE_X29Y54         FDSE (Setup_fdse_C_CE)      -0.413     9.007    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.007    
                         arrival time                          -8.649    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_curr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.970ns  (logic 3.111ns (44.633%)  route 3.859ns (55.367%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 9.489 - 8.000 ) 
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.679     1.679    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/clk
    SLICE_X11Y40         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_curr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456     2.135 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_curr_reg[0]/Q
                         net (fo=3, routed)           0.580     2.715    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_curr_reg[0]
    SLICE_X12Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.352 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry/CO[3]
                         net (fo=1, routed)           0.000     3.352    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.469 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.469    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry__0_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.586 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.586    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry__1_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.805 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry__2/O[0]
                         net (fo=2, routed)           0.655     4.461    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_carry__2_n_7
    SLICE_X13Y43         LUT2 (Prop_lut2_I0_O)        0.295     4.756 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_next_carry__2_i_4__0/O
                         net (fo=1, routed)           0.000     4.756    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_next_carry__2_i_4__0_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.288 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_next_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.288    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_next_carry__2_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.601 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_next_carry__3/O[3]
                         net (fo=2, routed)           1.236     6.837    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/dac_rp_next_next[19]
    SLICE_X29Y50         LUT4 (Prop_lut4_I2_O)        0.306     7.143 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/U_fifo_axi_data_i_2__0/O
                         net (fo=3, routed)           0.808     7.952    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X26Y54         LUT2 (Prop_lut2_I0_O)        0.119     8.071 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[11]_i_1/O
                         net (fo=24, routed)          0.579     8.649    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_rd_en
    SLICE_X29Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.489     9.489    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X29Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.000     9.489    
                         clock uncertainty           -0.069     9.420    
    SLICE_X29Y54         FDRE (Setup_fdre_C_CE)      -0.413     9.007    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.007    
                         arrival time                          -8.649    
  -------------------------------------------------------------------
                         slack                                  0.358    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/read_decoder[0].samp_buf_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/m_axis_tdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.804%)  route 0.239ns (56.196%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.561     0.561    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/clk
    SLICE_X26Y53         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/read_decoder[0].samp_buf_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y53         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/read_decoder[0].samp_buf_reg[0][14]/Q
                         net (fo=1, routed)           0.239     0.940    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/read_decoder[0].samp_buf_reg[0]_3[14]
    SLICE_X26Y48         LUT6 (Prop_lut6_I1_O)        0.045     0.985 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/m_axis_tdata[14]_i_1__0/O
                         net (fo=1, routed)           0.000     0.985    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/m_axis_tdata[14]_i_1__0_n_0
    SLICE_X26Y48         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/m_axis_tdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.832     0.832    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/clk
    SLICE_X26Y48         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/m_axis_tdata_reg[14]/C
                         clock pessimism              0.000     0.832    
    SLICE_X26Y48         FDRE (Hold_fdre_C_D)         0.092     0.924    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_downsize/m_axis_tdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 system_wrapper_i/rp_dac/inst/U_dac2/U_osc_calib/dac_sum_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/U_dac2/U_osc_calib/dac_sum_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.921%)  route 0.219ns (63.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.563     0.563    system_wrapper_i/rp_dac/inst/U_dac2/U_osc_calib/clk
    SLICE_X18Y43         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_osc_calib/dac_sum_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDRE (Prop_fdre_C_Q)         0.128     0.691 r  system_wrapper_i/rp_dac/inst/U_dac2/U_osc_calib/dac_sum_r_reg[0]/Q
                         net (fo=1, routed)           0.219     0.909    system_wrapper_i/rp_dac/inst/U_dac2/U_osc_calib/dac_sum_r[0]
    SLICE_X23Y44         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_osc_calib/dac_sum_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.828     0.828    system_wrapper_i/rp_dac/inst/U_dac2/U_osc_calib/clk
    SLICE_X23Y44         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_osc_calib/dac_sum_reg[0]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X23Y44         FDRE (Hold_fdre_C_D)         0.016     0.839    system_wrapper_i/rp_dac/inst/U_dac2/U_osc_calib/dac_sum_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.141ns (24.421%)  route 0.436ns (75.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.562     0.562    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X14Y51         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=11, routed)          0.436     1.139    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0[1]
    RAMB18_X0Y18         RAMB18E1                                     r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.876     0.876    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y18         RAMB18E1                                     r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     0.876    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.059    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 system_wrapper_i/rp_dac/inst/dac_chb_conf_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/U_dac2/U_osc_calib/dac_o_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.574%)  route 0.160ns (49.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.563     0.563    system_wrapper_i/rp_dac/inst/clk
    SLICE_X16Y45         FDRE                                         r  system_wrapper_i/rp_dac/inst/dac_chb_conf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  system_wrapper_i/rp_dac/inst/dac_chb_conf_reg[7]/Q
                         net (fo=17, routed)          0.160     0.887    system_wrapper_i/rp_dac/inst/U_dac2/U_osc_calib/dac_o_reg[0]_0[0]
    SLICE_X22Y45         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_osc_calib/dac_o_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.828     0.828    system_wrapper_i/rp_dac/inst/U_dac2/U_osc_calib/clk
    SLICE_X22Y45         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_osc_calib/dac_o_reg[0]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X22Y45         FDRE (Hold_fdre_C_R)        -0.018     0.805    system_wrapper_i/rp_dac/inst/U_dac2/U_osc_calib/dac_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 system_wrapper_i/rp_dac/inst/dac_chb_conf_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/U_dac2/U_osc_calib/dac_o_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.574%)  route 0.160ns (49.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.563     0.563    system_wrapper_i/rp_dac/inst/clk
    SLICE_X16Y45         FDRE                                         r  system_wrapper_i/rp_dac/inst/dac_chb_conf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  system_wrapper_i/rp_dac/inst/dac_chb_conf_reg[7]/Q
                         net (fo=17, routed)          0.160     0.887    system_wrapper_i/rp_dac/inst/U_dac2/U_osc_calib/dac_o_reg[0]_0[0]
    SLICE_X22Y45         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_osc_calib/dac_o_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.828     0.828    system_wrapper_i/rp_dac/inst/U_dac2/U_osc_calib/clk
    SLICE_X22Y45         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_osc_calib/dac_o_reg[3]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X22Y45         FDRE (Hold_fdre_C_R)        -0.018     0.805    system_wrapper_i/rp_dac/inst/U_dac2/U_osc_calib/dac_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 system_wrapper_i/rp_dac/inst/dac_chb_conf_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/U_dac2/U_osc_calib/dac_o_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.574%)  route 0.160ns (49.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.563     0.563    system_wrapper_i/rp_dac/inst/clk
    SLICE_X16Y45         FDRE                                         r  system_wrapper_i/rp_dac/inst/dac_chb_conf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  system_wrapper_i/rp_dac/inst/dac_chb_conf_reg[7]/Q
                         net (fo=17, routed)          0.160     0.887    system_wrapper_i/rp_dac/inst/U_dac2/U_osc_calib/dac_o_reg[0]_0[0]
    SLICE_X22Y45         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_osc_calib/dac_o_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.828     0.828    system_wrapper_i/rp_dac/inst/U_dac2/U_osc_calib/clk
    SLICE_X22Y45         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_osc_calib/dac_o_reg[4]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X22Y45         FDRE (Hold_fdre_C_R)        -0.018     0.805    system_wrapper_i/rp_dac/inst/U_dac2/U_osc_calib/dac_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 system_wrapper_i/rp_dac/inst/dac_chb_conf_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/U_dac2/U_osc_calib/dac_o_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.574%)  route 0.160ns (49.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.563     0.563    system_wrapper_i/rp_dac/inst/clk
    SLICE_X16Y45         FDRE                                         r  system_wrapper_i/rp_dac/inst/dac_chb_conf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  system_wrapper_i/rp_dac/inst/dac_chb_conf_reg[7]/Q
                         net (fo=17, routed)          0.160     0.887    system_wrapper_i/rp_dac/inst/U_dac2/U_osc_calib/dac_o_reg[0]_0[0]
    SLICE_X22Y45         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_osc_calib/dac_o_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.828     0.828    system_wrapper_i/rp_dac/inst/U_dac2/U_osc_calib/clk
    SLICE_X22Y45         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_osc_calib/dac_o_reg[5]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X22Y45         FDRE (Hold_fdre_C_R)        -0.018     0.805    system_wrapper_i/rp_dac/inst/U_dac2/U_osc_calib/dac_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 system_wrapper_i/rp_dac/inst/dac_chb_conf_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/U_dac2/U_osc_calib/dac_o_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.574%)  route 0.160ns (49.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.563     0.563    system_wrapper_i/rp_dac/inst/clk
    SLICE_X16Y45         FDRE                                         r  system_wrapper_i/rp_dac/inst/dac_chb_conf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  system_wrapper_i/rp_dac/inst/dac_chb_conf_reg[7]/Q
                         net (fo=17, routed)          0.160     0.887    system_wrapper_i/rp_dac/inst/U_dac2/U_osc_calib/dac_o_reg[0]_0[0]
    SLICE_X22Y45         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_osc_calib/dac_o_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.828     0.828    system_wrapper_i/rp_dac/inst/U_dac2/U_osc_calib/clk
    SLICE_X22Y45         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_osc_calib/dac_o_reg[6]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X22Y45         FDRE (Hold_fdre_C_R)        -0.018     0.805    system_wrapper_i/rp_dac/inst/U_dac2/U_osc_calib/dac_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 system_wrapper_i/rp_dac/inst/dac_chb_conf_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/U_dac2/U_osc_calib/dac_o_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.574%)  route 0.160ns (49.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.563     0.563    system_wrapper_i/rp_dac/inst/clk
    SLICE_X16Y45         FDRE                                         r  system_wrapper_i/rp_dac/inst/dac_chb_conf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  system_wrapper_i/rp_dac/inst/dac_chb_conf_reg[7]/Q
                         net (fo=17, routed)          0.160     0.887    system_wrapper_i/rp_dac/inst/U_dac2/U_osc_calib/dac_o_reg[0]_0[0]
    SLICE_X22Y45         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_osc_calib/dac_o_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.828     0.828    system_wrapper_i/rp_dac/inst/U_dac2/U_osc_calib/clk
    SLICE_X22Y45         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_osc_calib/dac_o_reg[7]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X22Y45         FDRE (Hold_fdre_C_R)        -0.018     0.805    system_wrapper_i/rp_dac/inst/U_dac2/U_osc_calib/dac_o_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 system_wrapper_i/rp_dac/inst/dac_chb_conf_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/U_dac2/U_osc_calib/dac_o_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.574%)  route 0.160ns (49.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.563     0.563    system_wrapper_i/rp_dac/inst/clk
    SLICE_X16Y45         FDRE                                         r  system_wrapper_i/rp_dac/inst/dac_chb_conf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  system_wrapper_i/rp_dac/inst/dac_chb_conf_reg[7]/Q
                         net (fo=17, routed)          0.160     0.887    system_wrapper_i/rp_dac/inst/U_dac2/U_osc_calib/dac_o_reg[0]_0[0]
    SLICE_X22Y45         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_osc_calib/dac_o_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.828     0.828    system_wrapper_i/rp_dac/inst/U_dac2/U_osc_calib/clk
    SLICE_X22Y45         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_osc_calib/dac_o_reg[8]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X22Y45         FDRE (Hold_fdre_C_R)        -0.018     0.805    system_wrapper_i/rp_dac/inst/U_dac2/U_osc_calib/dac_o_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_wrapper_i/rp_dac/inst/clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X2Y20  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y9   system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y11  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y8   system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y10  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y9   system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y11  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y12  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y18  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y7   system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X32Y52  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X32Y52  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X10Y50  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X10Y50  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X19Y39  system_wrapper_i/rp_dac/inst/U_dac1/U_osc_calib/dac_o_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X19Y40  system_wrapper_i/rp_dac/inst/U_dac1/U_osc_calib/dac_o_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X19Y40  system_wrapper_i/rp_dac/inst/U_dac1/U_osc_calib/dac_o_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X19Y40  system_wrapper_i/rp_dac/inst/U_dac1/U_osc_calib/dac_o_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X17Y42  system_wrapper_i/rp_dac/inst/U_dac1/U_osc_calib/dac_o_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X17Y42  system_wrapper_i/rp_dac/inst/U_dac1/U_osc_calib/dac_o_reg[14]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X32Y52  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X32Y52  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X10Y50  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X10Y50  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X19Y39  system_wrapper_i/rp_dac/inst/U_dac1/U_osc_calib/dac_o_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X19Y40  system_wrapper_i/rp_dac/inst/U_dac1/U_osc_calib/dac_o_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X19Y40  system_wrapper_i/rp_dac/inst/U_dac1/U_osc_calib/dac_o_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X19Y40  system_wrapper_i/rp_dac/inst/U_dac1/U_osc_calib/dac_o_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X19Y39  system_wrapper_i/rp_dac/inst/U_dac1/U_osc_calib/dac_o_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X19Y39  system_wrapper_i/rp_dac/inst/U_dac1/U_osc_calib/dac_o_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  m_axi_dac1_aclk
  To Clock:  m_axi_dac1_aclk

Setup :            0  Failing Endpoints,  Worst Slack        1.571ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.571ns  (required time - arrival time)
  Source:                 system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/U_dma_mm2s_data_ctrl/m_axi_rready_reg/C
                            (rising edge-triggered cell FDRE clocked by m_axi_dac1_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by m_axi_dac1_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             m_axi_dac1_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (m_axi_dac1_aclk rise@8.000ns - m_axi_dac1_aclk rise@0.000ns)
  Data Path Delay:        5.542ns  (logic 1.026ns (18.512%)  route 4.516ns (81.488%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 9.543 - 8.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axi_dac1_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.714     1.714    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/U_dma_mm2s_data_ctrl/m_axi_dac1_aclk
    SLICE_X4Y28          FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/U_dma_mm2s_data_ctrl/m_axi_rready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518     2.232 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/U_dma_mm2s_data_ctrl/m_axi_rready_reg/Q
                         net (fo=5, routed)           0.594     2.826    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/U_dma_mm2s_data_ctrl/m_axi_rready_reg_0
    SLICE_X3Y28          LUT2 (Prop_lut2_I1_O)        0.150     2.976 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/U_dma_mm2s_data_ctrl/U_fifo_axi_data_i_1__0/O
                         net (fo=6, routed)           2.844     5.821    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X32Y57         LUT2 (Prop_lut2_I0_O)        0.358     6.179 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=2, routed)           1.078     7.256    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X1Y9          RAMB36E1                                     r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock m_axi_dac1_aclk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.543     9.543    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y9          RAMB36E1                                     r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.014     9.557    
                         clock uncertainty           -0.063     9.494    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.667     8.827    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.827    
                         arrival time                          -7.256    
  -------------------------------------------------------------------
                         slack                                  1.571    

Slack (MET) :             1.691ns  (required time - arrival time)
  Source:                 system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/req_buf_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_axi_dac1_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/next_buf_nfull_reg/D
                            (rising edge-triggered cell FDRE clocked by m_axi_dac1_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             m_axi_dac1_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (m_axi_dac1_aclk rise@8.000ns - m_axi_dac1_aclk rise@0.000ns)
  Data Path Delay:        6.278ns  (logic 3.101ns (49.392%)  route 3.177ns (50.608%))
  Logic Levels:           13  (CARRY4=9 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 9.508 - 8.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axi_dac1_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.672     1.672    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/m_axi_dac1_aclk
    SLICE_X6Y32          FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/req_buf_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.518     2.190 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/req_buf_addr_reg[0]/Q
                         net (fo=3, routed)           1.027     3.217    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/req_buf_addr[0]
    SLICE_X5Y35          LUT2 (Prop_lut2_I0_O)        0.124     3.341 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.341    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/i__carry_i_4__0_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.873 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.873    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0_inferred__0/i__carry_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.987 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.987    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0_inferred__0/i__carry__0_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.101 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.101    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0_inferred__0/i__carry__1_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.215 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.215    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0_inferred__0/i__carry__2_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.329 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.329    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0_inferred__0/i__carry__3_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.443 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.443    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0_inferred__0/i__carry__4_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.557 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.557    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0_inferred__0/i__carry__5_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.870 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0_inferred__0/i__carry__6/O[3]
                         net (fo=2, routed)           0.985     5.854    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0[31]
    SLICE_X6Y40          LUT4 (Prop_lut4_I0_O)        0.306     6.160 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit_carry__2_i_5__0/O
                         net (fo=1, routed)           0.000     6.160    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit_carry__2_i_5__0_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.536 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit_carry__2/CO[3]
                         net (fo=3, routed)           1.004     7.540    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit
    SLICE_X10Y47         LUT6 (Prop_lut6_I2_O)        0.124     7.664 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/next_buf_nfull_i_2__0/O
                         net (fo=1, routed)           0.162     7.826    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/next_buf_nfull_i_2__0_n_0
    SLICE_X10Y47         LUT4 (Prop_lut4_I1_O)        0.124     7.950 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/next_buf_nfull_i_1__0/O
                         net (fo=1, routed)           0.000     7.950    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/next_buf_nfull_i_1__0_n_0
    SLICE_X10Y47         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/next_buf_nfull_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock m_axi_dac1_aclk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.508     9.508    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/m_axi_dac1_aclk
    SLICE_X10Y47         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/next_buf_nfull_reg/C
                         clock pessimism              0.115     9.623    
                         clock uncertainty           -0.063     9.560    
    SLICE_X10Y47         FDRE (Setup_fdre_C_D)        0.081     9.641    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/next_buf_nfull_reg
  -------------------------------------------------------------------
                         required time                          9.641    
                         arrival time                          -7.950    
  -------------------------------------------------------------------
                         slack                                  1.691    

Slack (MET) :             1.700ns  (required time - arrival time)
  Source:                 system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/U_dma_mm2s_data_ctrl/m_axi_rready_reg/C
                            (rising edge-triggered cell FDRE clocked by m_axi_dac1_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by m_axi_dac1_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             m_axi_dac1_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (m_axi_dac1_aclk rise@8.000ns - m_axi_dac1_aclk rise@0.000ns)
  Data Path Delay:        5.612ns  (logic 1.000ns (17.820%)  route 4.612ns (82.180%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 9.531 - 8.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axi_dac1_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.714     1.714    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/U_dma_mm2s_data_ctrl/m_axi_dac1_aclk
    SLICE_X4Y28          FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/U_dma_mm2s_data_ctrl/m_axi_rready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518     2.232 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/U_dma_mm2s_data_ctrl/m_axi_rready_reg/Q
                         net (fo=5, routed)           0.594     2.826    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/U_dma_mm2s_data_ctrl/m_axi_rready_reg_0
    SLICE_X3Y28          LUT2 (Prop_lut2_I1_O)        0.150     2.976 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/U_dma_mm2s_data_ctrl/U_fifo_axi_data_i_1__0/O
                         net (fo=6, routed)           3.136     6.113    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X32Y58         LUT2 (Prop_lut2_I0_O)        0.332     6.445 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=3, routed)           0.881     7.326    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1[0]
    RAMB36_X1Y10         RAMB36E1                                     r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock m_axi_dac1_aclk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.531     9.531    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y10         RAMB36E1                                     r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     9.531    
                         clock uncertainty           -0.063     9.468    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.025    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.025    
                         arrival time                          -7.326    
  -------------------------------------------------------------------
                         slack                                  1.700    

Slack (MET) :             1.775ns  (required time - arrival time)
  Source:                 system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/U_dma_mm2s_data_ctrl/m_axi_rready_reg/C
                            (rising edge-triggered cell FDRE clocked by m_axi_dac1_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by m_axi_dac1_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             m_axi_dac1_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (m_axi_dac1_aclk rise@8.000ns - m_axi_dac1_aclk rise@0.000ns)
  Data Path Delay:        5.561ns  (logic 1.000ns (17.981%)  route 4.561ns (82.019%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 9.542 - 8.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axi_dac1_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.714     1.714    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/U_dma_mm2s_data_ctrl/m_axi_dac1_aclk
    SLICE_X4Y28          FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/U_dma_mm2s_data_ctrl/m_axi_rready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518     2.232 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/U_dma_mm2s_data_ctrl/m_axi_rready_reg/Q
                         net (fo=5, routed)           0.594     2.826    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/U_dma_mm2s_data_ctrl/m_axi_rready_reg_0
    SLICE_X3Y28          LUT2 (Prop_lut2_I1_O)        0.150     2.976 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/U_dma_mm2s_data_ctrl/U_fifo_axi_data_i_1__0/O
                         net (fo=6, routed)           2.844     5.821    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X32Y57         LUT2 (Prop_lut2_I0_O)        0.332     6.153 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=3, routed)           1.123     7.275    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X1Y8          RAMB36E1                                     r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock m_axi_dac1_aclk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.542     9.542    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y8          RAMB36E1                                     r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.014     9.556    
                         clock uncertainty           -0.063     9.493    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.050    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.050    
                         arrival time                          -7.275    
  -------------------------------------------------------------------
                         slack                                  1.775    

Slack (MET) :             1.820ns  (required time - arrival time)
  Source:                 system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/req_buf_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by m_axi_dac1_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/next_buf_nfull_reg/D
                            (rising edge-triggered cell FDRE clocked by m_axi_dac1_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             m_axi_dac1_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (m_axi_dac1_aclk rise@8.000ns - m_axi_dac1_aclk rise@0.000ns)
  Data Path Delay:        6.123ns  (logic 2.945ns (48.094%)  route 3.178ns (51.906%))
  Logic Levels:           13  (CARRY4=9 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 9.540 - 8.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axi_dac1_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.717     1.717    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/m_axi_dac1_aclk
    SLICE_X2Y31          FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/req_buf_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.456     2.173 r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/req_buf_addr_reg[2]/Q
                         net (fo=3, routed)           0.994     3.167    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/req_buf_addr[2]
    SLICE_X1Y35          LUT2 (Prop_lut2_I0_O)        0.124     3.291 r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/i__carry_i_2/O
                         net (fo=1, routed)           0.000     3.291    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/i__carry_i_2_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.689 r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.689    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0_inferred__0/i__carry_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.803 r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.803    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0_inferred__0/i__carry__0_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.917 r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.917    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0_inferred__0/i__carry__1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.031 r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.031    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0_inferred__0/i__carry__2_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.145 r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.145    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0_inferred__0/i__carry__3_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.259 r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.259    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0_inferred__0/i__carry__4_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.373 r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.373    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0_inferred__0/i__carry__5_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.707 r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0_inferred__0/i__carry__6/O[1]
                         net (fo=2, routed)           0.807     5.514    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0[29]
    SLICE_X3Y40          LUT4 (Prop_lut4_I0_O)        0.303     5.817 r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit_carry__2_i_6/O
                         net (fo=1, routed)           0.000     5.817    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit_carry__2_i_6_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.215 r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit_carry__2/CO[3]
                         net (fo=3, routed)           0.974     7.188    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit
    SLICE_X3Y30          LUT6 (Prop_lut6_I2_O)        0.124     7.312 r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/next_buf_nfull_i_2/O
                         net (fo=1, routed)           0.404     7.716    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/next_buf_nfull_i_2_n_0
    SLICE_X3Y29          LUT4 (Prop_lut4_I1_O)        0.124     7.840 r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/next_buf_nfull_i_1/O
                         net (fo=1, routed)           0.000     7.840    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/next_buf_nfull_i_1_n_0
    SLICE_X3Y29          FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/next_buf_nfull_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock m_axi_dac1_aclk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.540     9.540    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/m_axi_dac1_aclk
    SLICE_X3Y29          FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/next_buf_nfull_reg/C
                         clock pessimism              0.152     9.692    
                         clock uncertainty           -0.063     9.629    
    SLICE_X3Y29          FDRE (Setup_fdre_C_D)        0.031     9.660    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/next_buf_nfull_reg
  -------------------------------------------------------------------
                         required time                          9.660    
                         arrival time                          -7.840    
  -------------------------------------------------------------------
                         slack                                  1.820    

Slack (MET) :             1.830ns  (required time - arrival time)
  Source:                 system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/req_buf_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_axi_dac1_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/next_buf_nfull_r_reg/D
                            (rising edge-triggered cell FDRE clocked by m_axi_dac1_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             m_axi_dac1_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (m_axi_dac1_aclk rise@8.000ns - m_axi_dac1_aclk rise@0.000ns)
  Data Path Delay:        6.089ns  (logic 2.977ns (48.891%)  route 3.112ns (51.109%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 9.508 - 8.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axi_dac1_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.672     1.672    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/m_axi_dac1_aclk
    SLICE_X6Y32          FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/req_buf_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.518     2.190 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/req_buf_addr_reg[0]/Q
                         net (fo=3, routed)           1.027     3.217    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/req_buf_addr[0]
    SLICE_X5Y35          LUT2 (Prop_lut2_I0_O)        0.124     3.341 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.341    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/i__carry_i_4__0_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.873 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.873    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0_inferred__0/i__carry_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.987 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.987    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0_inferred__0/i__carry__0_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.101 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.101    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0_inferred__0/i__carry__1_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.215 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.215    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0_inferred__0/i__carry__2_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.329 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.329    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0_inferred__0/i__carry__3_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.443 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.443    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0_inferred__0/i__carry__4_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.557 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.557    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0_inferred__0/i__carry__5_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.870 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0_inferred__0/i__carry__6/O[3]
                         net (fo=2, routed)           0.985     5.854    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0[31]
    SLICE_X6Y40          LUT4 (Prop_lut4_I0_O)        0.306     6.160 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit_carry__2_i_5__0/O
                         net (fo=1, routed)           0.000     6.160    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit_carry__2_i_5__0_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.536 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit_carry__2/CO[3]
                         net (fo=3, routed)           1.101     7.637    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit
    SLICE_X11Y47         LUT6 (Prop_lut6_I2_O)        0.124     7.761 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/next_buf_nfull_r_i_1__0/O
                         net (fo=1, routed)           0.000     7.761    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/next_buf_nfull_r_i_1__0_n_0
    SLICE_X11Y47         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/next_buf_nfull_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock m_axi_dac1_aclk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.508     9.508    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/m_axi_dac1_aclk
    SLICE_X11Y47         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/next_buf_nfull_r_reg/C
                         clock pessimism              0.115     9.623    
                         clock uncertainty           -0.063     9.560    
    SLICE_X11Y47         FDRE (Setup_fdre_C_D)        0.031     9.591    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/next_buf_nfull_r_reg
  -------------------------------------------------------------------
                         required time                          9.591    
                         arrival time                          -7.761    
  -------------------------------------------------------------------
                         slack                                  1.830    

Slack (MET) :             1.877ns  (required time - arrival time)
  Source:                 system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/U_dma_mm2s_data_ctrl/m_axi_rready_reg/C
                            (rising edge-triggered cell FDRE clocked by m_axi_dac1_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by m_axi_dac1_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             m_axi_dac1_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (m_axi_dac1_aclk rise@8.000ns - m_axi_dac1_aclk rise@0.000ns)
  Data Path Delay:        5.433ns  (logic 1.000ns (18.405%)  route 4.433ns (81.595%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 9.530 - 8.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axi_dac1_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.714     1.714    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/U_dma_mm2s_data_ctrl/m_axi_dac1_aclk
    SLICE_X4Y28          FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/U_dma_mm2s_data_ctrl/m_axi_rready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518     2.232 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/U_dma_mm2s_data_ctrl/m_axi_rready_reg/Q
                         net (fo=5, routed)           0.594     2.826    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/U_dma_mm2s_data_ctrl/m_axi_rready_reg_0
    SLICE_X3Y28          LUT2 (Prop_lut2_I1_O)        0.150     2.976 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/U_dma_mm2s_data_ctrl/U_fifo_axi_data_i_1__0/O
                         net (fo=6, routed)           3.136     6.113    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X32Y58         LUT2 (Prop_lut2_I0_O)        0.332     6.445 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=3, routed)           0.703     7.147    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1[0]
    RAMB36_X1Y11         RAMB36E1                                     r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock m_axi_dac1_aclk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.530     9.530    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y11         RAMB36E1                                     r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     9.530    
                         clock uncertainty           -0.063     9.467    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.024    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.024    
                         arrival time                          -7.147    
  -------------------------------------------------------------------
                         slack                                  1.877    

Slack (MET) :             1.923ns  (required time - arrival time)
  Source:                 system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/U_dma_mm2s_data_ctrl/m_axi_rready_reg/C
                            (rising edge-triggered cell FDRE clocked by m_axi_dac1_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by m_axi_dac1_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             m_axi_dac1_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (m_axi_dac1_aclk rise@8.000ns - m_axi_dac1_aclk rise@0.000ns)
  Data Path Delay:        5.165ns  (logic 1.026ns (19.864%)  route 4.139ns (80.136%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 9.532 - 8.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axi_dac1_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.714     1.714    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/U_dma_mm2s_data_ctrl/m_axi_dac1_aclk
    SLICE_X4Y28          FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/U_dma_mm2s_data_ctrl/m_axi_rready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518     2.232 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/U_dma_mm2s_data_ctrl/m_axi_rready_reg/Q
                         net (fo=5, routed)           0.594     2.826    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/U_dma_mm2s_data_ctrl/m_axi_rready_reg_0
    SLICE_X3Y28          LUT2 (Prop_lut2_I1_O)        0.150     2.976 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/U_dma_mm2s_data_ctrl/U_fifo_axi_data_i_1__0/O
                         net (fo=6, routed)           2.844     5.821    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X32Y57         LUT2 (Prop_lut2_I0_O)        0.358     6.179 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=2, routed)           0.701     6.879    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]
    RAMB18_X2Y20         RAMB18E1                                     r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock m_axi_dac1_aclk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.532     9.532    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y20         RAMB18E1                                     r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     9.532    
                         clock uncertainty           -0.063     9.469    
    RAMB18_X2Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.667     8.802    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          8.802    
                         arrival time                          -6.879    
  -------------------------------------------------------------------
                         slack                                  1.923    

Slack (MET) :             1.981ns  (required time - arrival time)
  Source:                 system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/req_buf_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_axi_dac1_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/final_transf_reg/D
                            (rising edge-triggered cell FDRE clocked by m_axi_dac1_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             m_axi_dac1_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (m_axi_dac1_aclk rise@8.000ns - m_axi_dac1_aclk rise@0.000ns)
  Data Path Delay:        5.985ns  (logic 2.977ns (49.742%)  route 3.008ns (50.258%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 9.507 - 8.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axi_dac1_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.672     1.672    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/m_axi_dac1_aclk
    SLICE_X6Y32          FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/req_buf_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.518     2.190 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/req_buf_addr_reg[0]/Q
                         net (fo=3, routed)           1.027     3.217    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/req_buf_addr[0]
    SLICE_X5Y35          LUT2 (Prop_lut2_I0_O)        0.124     3.341 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.341    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/i__carry_i_4__0_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.873 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.873    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0_inferred__0/i__carry_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.987 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.987    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0_inferred__0/i__carry__0_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.101 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.101    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0_inferred__0/i__carry__1_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.215 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.215    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0_inferred__0/i__carry__2_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.329 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.329    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0_inferred__0/i__carry__3_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.443 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.443    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0_inferred__0/i__carry__4_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.557 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.557    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0_inferred__0/i__carry__5_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.870 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0_inferred__0/i__carry__6/O[3]
                         net (fo=2, routed)           0.985     5.854    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit0[31]
    SLICE_X6Y40          LUT4 (Prop_lut4_I0_O)        0.306     6.160 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit_carry__2_i_5__0/O
                         net (fo=1, routed)           0.000     6.160    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit_carry__2_i_5__0_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.536 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit_carry__2/CO[3]
                         net (fo=3, routed)           0.997     7.533    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/buf_ovr_limit
    SLICE_X10Y46         LUT6 (Prop_lut6_I4_O)        0.124     7.657 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/final_transf_i_1__0/O
                         net (fo=1, routed)           0.000     7.657    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/final_transf_i_1__0_n_0
    SLICE_X10Y46         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/final_transf_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock m_axi_dac1_aclk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.507     9.507    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/m_axi_dac1_aclk
    SLICE_X10Y46         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/final_transf_reg/C
                         clock pessimism              0.115     9.622    
                         clock uncertainty           -0.063     9.559    
    SLICE_X10Y46         FDRE (Setup_fdre_C_D)        0.079     9.638    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/final_transf_reg
  -------------------------------------------------------------------
                         required time                          9.638    
                         arrival time                          -7.657    
  -------------------------------------------------------------------
                         slack                                  1.981    

Slack (MET) :             2.018ns  (required time - arrival time)
  Source:                 system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/U_dma_mm2s_data_ctrl/m_axi_rready_reg/C
                            (rising edge-triggered cell FDRE clocked by m_axi_dac1_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by m_axi_dac1_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             m_axi_dac1_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (m_axi_dac1_aclk rise@8.000ns - m_axi_dac1_aclk rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 1.000ns (18.796%)  route 4.320ns (81.204%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 9.544 - 8.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axi_dac1_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.714     1.714    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/U_dma_mm2s_data_ctrl/m_axi_dac1_aclk
    SLICE_X4Y28          FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/U_dma_mm2s_data_ctrl/m_axi_rready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518     2.232 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/U_dma_mm2s_data_ctrl/m_axi_rready_reg/Q
                         net (fo=5, routed)           0.594     2.826    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/U_dma_mm2s_data_ctrl/m_axi_rready_reg_0
    SLICE_X3Y28          LUT2 (Prop_lut2_I1_O)        0.150     2.976 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/U_dma_mm2s_data_ctrl/U_fifo_axi_data_i_1__0/O
                         net (fo=6, routed)           2.844     5.821    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X32Y57         LUT2 (Prop_lut2_I0_O)        0.332     6.153 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=3, routed)           0.882     7.034    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X2Y9          RAMB36E1                                     r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock m_axi_dac1_aclk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.544     9.544    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y9          RAMB36E1                                     r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.014     9.558    
                         clock uncertainty           -0.063     9.495    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.052    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.052    
                         arrival time                          -7.034    
  -------------------------------------------------------------------
                         slack                                  2.018    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_axi_dac1_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by m_axi_dac1_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             m_axi_dac1_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_axi_dac1_aclk rise@0.000ns - m_axi_dac1_aclk rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.164ns (29.401%)  route 0.394ns (70.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axi_dac1_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         0.560     0.560    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X34Y59         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/Q
                         net (fo=12, routed)          0.394     1.118    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/Q[6]
    RAMB36_X2Y9          RAMB36E1                                     r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock m_axi_dac1_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         0.875     0.875    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y9          RAMB36E1                                     r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.875    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.058    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_axi_dac1_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by m_axi_dac1_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             m_axi_dac1_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_axi_dac1_aclk rise@0.000ns - m_axi_dac1_aclk rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.141ns (24.403%)  route 0.437ns (75.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axi_dac1_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         0.560     0.560    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y58         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=12, routed)          0.437     1.137    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/Q[3]
    RAMB36_X2Y9          RAMB36E1                                     r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock m_axi_dac1_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         0.875     0.875    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y9          RAMB36E1                                     r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.875    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.058    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_axi_dac1_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by m_axi_dac1_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             m_axi_dac1_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_axi_dac1_aclk rise@0.000ns - m_axi_dac1_aclk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.426%)  route 0.182ns (52.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axi_dac1_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         0.560     0.560    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X34Y59         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/Q
                         net (fo=12, routed)          0.182     0.906    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/Q[6]
    RAMB36_X2Y11         RAMB36E1                                     r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock m_axi_dac1_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         0.872     0.872    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y11         RAMB36E1                                     r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.254     0.618    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.801    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by m_axi_dac1_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by m_axi_dac1_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             m_axi_dac1_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_axi_dac1_aclk rise@0.000ns - m_axi_dac1_aclk rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.164ns (26.833%)  route 0.447ns (73.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axi_dac1_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         0.560     0.560    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X34Y59         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/Q
                         net (fo=12, routed)          0.447     1.171    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/Q[7]
    RAMB36_X2Y9          RAMB36E1                                     r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock m_axi_dac1_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         0.875     0.875    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y9          RAMB36E1                                     r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.875    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.058    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by m_axi_dac1_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by m_axi_dac1_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             m_axi_dac1_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_axi_dac1_aclk rise@0.000ns - m_axi_dac1_aclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axi_dac1_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         0.561     0.561    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X19Y53         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y53         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056     0.758    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X19Y53         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_axi_dac1_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         0.830     0.830    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X19Y53         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.269     0.561    
    SLICE_X19Y53         FDRE (Hold_fdre_C_D)         0.076     0.637    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by m_axi_dac1_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by m_axi_dac1_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             m_axi_dac1_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_axi_dac1_aclk rise@0.000ns - m_axi_dac1_aclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axi_dac1_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         0.561     0.561    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X33Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056     0.758    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X33Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_axi_dac1_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         0.830     0.830    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X33Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.269     0.561    
    SLICE_X33Y54         FDRE (Hold_fdre_C_D)         0.076     0.637    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by m_axi_dac1_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by m_axi_dac1_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             m_axi_dac1_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_axi_dac1_aclk rise@0.000ns - m_axi_dac1_aclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axi_dac1_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         0.561     0.561    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X19Y53         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y53         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     0.758    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X19Y53         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_axi_dac1_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         0.830     0.830    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X19Y53         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.269     0.561    
    SLICE_X19Y53         FDRE (Hold_fdre_C_D)         0.075     0.636    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by m_axi_dac1_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by m_axi_dac1_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             m_axi_dac1_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_axi_dac1_aclk rise@0.000ns - m_axi_dac1_aclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axi_dac1_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         0.561     0.561    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X17Y53         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     0.758    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X17Y53         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_axi_dac1_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         0.830     0.830    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X17Y53         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.269     0.561    
    SLICE_X17Y53         FDRE (Hold_fdre_C_D)         0.075     0.636    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by m_axi_dac1_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by m_axi_dac1_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             m_axi_dac1_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_axi_dac1_aclk rise@0.000ns - m_axi_dac1_aclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axi_dac1_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         0.560     0.560    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X35Y57         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     0.757    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X35Y57         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_axi_dac1_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         0.830     0.830    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X35Y57         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.270     0.560    
    SLICE_X35Y57         FDRE (Hold_fdre_C_D)         0.075     0.635    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.635    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by m_axi_dac1_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by m_axi_dac1_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             m_axi_dac1_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_axi_dac1_aclk rise@0.000ns - m_axi_dac1_aclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axi_dac1_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         0.560     0.560    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X29Y58         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/Q
                         net (fo=1, routed)           0.056     0.757    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][11]
    SLICE_X29Y58         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_axi_dac1_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         0.829     0.829    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X29Y58         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
                         clock pessimism             -0.269     0.560    
    SLICE_X29Y58         FDRE (Hold_fdre_C_D)         0.075     0.635    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]
  -------------------------------------------------------------------
                         required time                         -0.635    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         m_axi_dac1_aclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_wrapper_i/rp_dac/inst/m_axi_dac1_aclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X2Y20  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y9   system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y11  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y8   system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y10  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y9   system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y11  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y12  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y18  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y7   system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X20Y47  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X34Y67  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X34Y67  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X20Y47  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X13Y47  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/FSM_onehot_state_cs_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X12Y47  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/FSM_onehot_state_cs_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X13Y47  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/FSM_onehot_state_cs_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X12Y47  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/FSM_onehot_state_cs_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X13Y47  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/FSM_onehot_state_cs_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y28   system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/U_dma_mm2s_data_ctrl/FSM_sequential_state_cs_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X34Y67  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X34Y67  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X20Y47  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X20Y47  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y27   system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/U_dma_mm2s_data_ctrl/req_xfer_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y27   system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/U_dma_mm2s_data_ctrl/req_xfer_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y27   system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/U_dma_mm2s_data_ctrl/req_xfer_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X3Y27   system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/U_dma_mm2s_data_ctrl/req_xfer_cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X3Y26   system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/U_dma_mm2s_data_ctrl/req_xfer_cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X3Y27   system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/U_dma_mm2s_data_ctrl/req_xfer_cnt_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  s_axi_reg_aclk
  To Clock:  s_axi_reg_aclk

Setup :            0  Failing Endpoints,  Worst Slack        5.340ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.340ns  (required time - arrival time)
  Source:                 system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.GEN_R.axi_rvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by s_axi_reg_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_reg/D
                            (rising edge-triggered cell FDRE clocked by s_axi_reg_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_axi_reg_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_axi_reg_aclk rise@8.000ns - s_axi_reg_aclk rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 0.704ns (27.108%)  route 1.893ns (72.892%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 9.484 - 8.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_reg_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.658     1.658    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aclk
    SLICE_X22Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.GEN_R.axi_rvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y54         FDRE (Prop_fdre_C_Q)         0.456     2.114 r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.GEN_R.axi_rvalid_int_reg/Q
                         net (fo=5, routed)           1.018     3.132    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_rvalid
    SLICE_X24Y54         LUT2 (Prop_lut2_I0_O)        0.124     3.256 f  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_i_2/O
                         net (fo=4, routed)           0.875     4.131    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_i_2_n_0
    SLICE_X23Y58         LUT6 (Prop_lut6_I1_O)        0.124     4.255 r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_i_1/O
                         net (fo=1, routed)           0.000     4.255    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_i_1_n_0
    SLICE_X23Y58         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_reg_aclk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.484     9.484    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aclk
    SLICE_X23Y58         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_reg/C
                         clock pessimism              0.148     9.632    
                         clock uncertainty           -0.069     9.563    
    SLICE_X23Y58         FDRE (Setup_fdre_C_D)        0.032     9.595    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_reg
  -------------------------------------------------------------------
                         required time                          9.595    
                         arrival time                          -4.255    
  -------------------------------------------------------------------
                         slack                                  5.340    

Slack (MET) :             5.350ns  (required time - arrival time)
  Source:                 system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by s_axi_reg_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_reg_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_axi_reg_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_axi_reg_aclk rise@8.000ns - s_axi_reg_aclk rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.704ns (26.977%)  route 1.906ns (73.023%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 9.485 - 8.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_reg_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.658     1.658    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aclk
    SLICE_X25Y54         FDSE                                         r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y54         FDSE (Prop_fdse_C_Q)         0.456     2.114 r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]/Q
                         net (fo=12, routed)          0.857     2.971    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[0]
    SLICE_X22Y54         LUT6 (Prop_lut6_I0_O)        0.124     3.095 f  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0_i_1/O
                         net (fo=12, routed)          1.048     4.144    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0_i_1_n_0
    SLICE_X25Y54         LUT6 (Prop_lut6_I0_O)        0.124     4.268 r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs[5]_i_1/O
                         net (fo=1, routed)           0.000     4.268    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs[5]_i_1_n_0
    SLICE_X25Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_reg_aclk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.485     9.485    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aclk
    SLICE_X25Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[5]/C
                         clock pessimism              0.173     9.658    
                         clock uncertainty           -0.069     9.589    
    SLICE_X25Y54         FDRE (Setup_fdre_C_D)        0.029     9.618    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[5]
  -------------------------------------------------------------------
                         required time                          9.618    
                         arrival time                          -4.268    
  -------------------------------------------------------------------
                         slack                                  5.350    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by s_axi_reg_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by s_axi_reg_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_axi_reg_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_axi_reg_aclk rise@8.000ns - s_axi_reg_aclk rise@0.000ns)
  Data Path Delay:        2.608ns  (logic 0.704ns (26.998%)  route 1.904ns (73.002%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 9.485 - 8.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_reg_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.658     1.658    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aclk
    SLICE_X25Y54         FDSE                                         r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y54         FDSE (Prop_fdse_C_Q)         0.456     2.114 f  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]/Q
                         net (fo=12, routed)          0.857     2.971    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[0]
    SLICE_X22Y54         LUT6 (Prop_lut6_I0_O)        0.124     3.095 r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0_i_1/O
                         net (fo=12, routed)          1.046     4.142    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0_i_1_n_0
    SLICE_X25Y54         LUT6 (Prop_lut6_I0_O)        0.124     4.266 r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs[0]_i_1/O
                         net (fo=1, routed)           0.000     4.266    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs[0]_i_1_n_0
    SLICE_X25Y54         FDSE                                         r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_reg_aclk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.485     9.485    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aclk
    SLICE_X25Y54         FDSE                                         r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]/C
                         clock pessimism              0.173     9.658    
                         clock uncertainty           -0.069     9.589    
    SLICE_X25Y54         FDSE (Setup_fdse_C_D)        0.031     9.620    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]
  -------------------------------------------------------------------
                         required time                          9.620    
                         arrival time                          -4.266    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.433ns  (required time - arrival time)
  Source:                 system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by s_axi_reg_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_wready_int_reg/D
                            (rising edge-triggered cell FDRE clocked by s_axi_reg_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_axi_reg_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_axi_reg_aclk rise@8.000ns - s_axi_reg_aclk rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 0.704ns (29.013%)  route 1.722ns (70.987%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 9.485 - 8.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_reg_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.658     1.658    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aclk
    SLICE_X25Y54         FDSE                                         r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y54         FDSE (Prop_fdse_C_Q)         0.456     2.114 r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]/Q
                         net (fo=12, routed)          0.857     2.971    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[0]
    SLICE_X22Y54         LUT6 (Prop_lut6_I0_O)        0.124     3.095 f  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0_i_1/O
                         net (fo=12, routed)          0.291     3.386    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0_i_1_n_0
    SLICE_X22Y54         LUT3 (Prop_lut3_I0_O)        0.124     3.510 r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_wready_int_i_1/O
                         net (fo=1, routed)           0.574     4.084    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_wready_int_i_1_n_0
    SLICE_X22Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_wready_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_reg_aclk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.485     9.485    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aclk
    SLICE_X22Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_wready_int_reg/C
                         clock pessimism              0.148     9.633    
                         clock uncertainty           -0.069     9.564    
    SLICE_X22Y54         FDRE (Setup_fdre_C_D)       -0.047     9.517    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_wready_int_reg
  -------------------------------------------------------------------
                         required time                          9.517    
                         arrival time                          -4.084    
  -------------------------------------------------------------------
                         slack                                  5.433    

Slack (MET) :             5.451ns  (required time - arrival time)
  Source:                 system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by s_axi_reg_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.bvalid_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_reg_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_axi_reg_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_axi_reg_aclk rise@8.000ns - s_axi_reg_aclk rise@0.000ns)
  Data Path Delay:        2.486ns  (logic 0.704ns (28.315%)  route 1.782ns (71.685%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 9.485 - 8.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_reg_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.658     1.658    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aclk
    SLICE_X25Y54         FDSE                                         r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y54         FDSE (Prop_fdse_C_Q)         0.456     2.114 f  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]/Q
                         net (fo=12, routed)          0.857     2.971    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[0]
    SLICE_X22Y54         LUT6 (Prop_lut6_I0_O)        0.124     3.095 r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0_i_1/O
                         net (fo=12, routed)          0.925     4.020    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0_i_1_n_0
    SLICE_X23Y54         LUT4 (Prop_lut4_I1_O)        0.124     4.144 r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.bvalid_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     4.144    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.bvalid_cnt[0]_i_1_n_0
    SLICE_X23Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.bvalid_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_reg_aclk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.485     9.485    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aclk
    SLICE_X23Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.bvalid_cnt_reg[0]/C
                         clock pessimism              0.148     9.633    
                         clock uncertainty           -0.069     9.564    
    SLICE_X23Y54         FDRE (Setup_fdre_C_D)        0.031     9.595    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.bvalid_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.595    
                         arrival time                          -4.144    
  -------------------------------------------------------------------
                         slack                                  5.451    

Slack (MET) :             5.467ns  (required time - arrival time)
  Source:                 system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by s_axi_reg_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.bvalid_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_reg_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_axi_reg_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_axi_reg_aclk rise@8.000ns - s_axi_reg_aclk rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 0.732ns (29.113%)  route 1.782ns (70.887%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 9.485 - 8.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_reg_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.658     1.658    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aclk
    SLICE_X25Y54         FDSE                                         r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y54         FDSE (Prop_fdse_C_Q)         0.456     2.114 f  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]/Q
                         net (fo=12, routed)          0.857     2.971    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[0]
    SLICE_X22Y54         LUT6 (Prop_lut6_I0_O)        0.124     3.095 r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0_i_1/O
                         net (fo=12, routed)          0.925     4.020    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0_i_1_n_0
    SLICE_X23Y54         LUT5 (Prop_lut5_I2_O)        0.152     4.172 r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.bvalid_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     4.172    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.bvalid_cnt[1]_i_1_n_0
    SLICE_X23Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.bvalid_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_reg_aclk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.485     9.485    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aclk
    SLICE_X23Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.bvalid_cnt_reg[1]/C
                         clock pessimism              0.148     9.633    
                         clock uncertainty           -0.069     9.564    
    SLICE_X23Y54         FDRE (Setup_fdre_C_D)        0.075     9.639    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.bvalid_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.639    
                         arrival time                          -4.172    
  -------------------------------------------------------------------
                         slack                                  5.467    

Slack (MET) :             5.535ns  (required time - arrival time)
  Source:                 system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.GEN_R.axi_rvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by s_axi_reg_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_reg_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_axi_reg_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_axi_reg_aclk rise@8.000ns - s_axi_reg_aclk rise@0.000ns)
  Data Path Delay:        2.402ns  (logic 0.704ns (29.311%)  route 1.698ns (70.689%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 9.485 - 8.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_reg_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.658     1.658    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aclk
    SLICE_X22Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.GEN_R.axi_rvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y54         FDRE (Prop_fdre_C_Q)         0.456     2.114 f  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.GEN_R.axi_rvalid_int_reg/Q
                         net (fo=5, routed)           1.018     3.132    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_rvalid
    SLICE_X24Y54         LUT2 (Prop_lut2_I0_O)        0.124     3.256 r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_i_2/O
                         net (fo=4, routed)           0.680     3.936    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_i_2_n_0
    SLICE_X25Y54         LUT6 (Prop_lut6_I2_O)        0.124     4.060 r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs[4]_i_1/O
                         net (fo=1, routed)           0.000     4.060    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs[4]_i_1_n_0
    SLICE_X25Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_reg_aclk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.485     9.485    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aclk
    SLICE_X25Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[4]/C
                         clock pessimism              0.148     9.633    
                         clock uncertainty           -0.069     9.564    
    SLICE_X25Y54         FDRE (Setup_fdre_C_D)        0.031     9.595    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[4]
  -------------------------------------------------------------------
                         required time                          9.595    
                         arrival time                          -4.060    
  -------------------------------------------------------------------
                         slack                                  5.535    

Slack (MET) :             5.865ns  (required time - arrival time)
  Source:                 system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by s_axi_reg_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.bvalid_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_reg_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_axi_reg_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_axi_reg_aclk rise@8.000ns - s_axi_reg_aclk rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 0.704ns (33.970%)  route 1.368ns (66.030%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 9.485 - 8.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_reg_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.658     1.658    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aclk
    SLICE_X25Y54         FDSE                                         r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y54         FDSE (Prop_fdse_C_Q)         0.456     2.114 f  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]/Q
                         net (fo=12, routed)          0.857     2.971    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[0]
    SLICE_X22Y54         LUT6 (Prop_lut6_I0_O)        0.124     3.095 r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0_i_1/O
                         net (fo=12, routed)          0.511     3.606    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0_i_1_n_0
    SLICE_X23Y54         LUT6 (Prop_lut6_I3_O)        0.124     3.730 r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.bvalid_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     3.730    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.bvalid_cnt[2]_i_1_n_0
    SLICE_X23Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.bvalid_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_reg_aclk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.485     9.485    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aclk
    SLICE_X23Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.bvalid_cnt_reg[2]/C
                         clock pessimism              0.148     9.633    
                         clock uncertainty           -0.069     9.564    
    SLICE_X23Y54         FDRE (Setup_fdre_C_D)        0.031     9.595    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.bvalid_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.595    
                         arrival time                          -3.730    
  -------------------------------------------------------------------
                         slack                                  5.865    

Slack (MET) :             6.522ns  (required time - arrival time)
  Source:                 system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_reg_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.GEN_R.axi_rvalid_int_reg/D
                            (rising edge-triggered cell FDRE clocked by s_axi_reg_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_axi_reg_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_axi_reg_aclk rise@8.000ns - s_axi_reg_aclk rise@0.000ns)
  Data Path Delay:        1.413ns  (logic 0.580ns (41.042%)  route 0.833ns (58.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 9.485 - 8.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_reg_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.658     1.658    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aclk
    SLICE_X25Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y54         FDRE (Prop_fdre_C_Q)         0.456     2.114 r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[5]/Q
                         net (fo=11, routed)          0.833     2.947    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5]
    SLICE_X22Y54         LUT6 (Prop_lut6_I2_O)        0.124     3.071 r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.GEN_R.axi_rvalid_int_i_1/O
                         net (fo=1, routed)           0.000     3.071    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.GEN_R.axi_rvalid_int_i_1_n_0
    SLICE_X22Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.GEN_R.axi_rvalid_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_reg_aclk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.485     9.485    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aclk
    SLICE_X22Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.GEN_R.axi_rvalid_int_reg/C
                         clock pessimism              0.148     9.633    
                         clock uncertainty           -0.069     9.564    
    SLICE_X22Y54         FDRE (Setup_fdre_C_D)        0.029     9.593    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.GEN_R.axi_rvalid_int_reg
  -------------------------------------------------------------------
                         required time                          9.593    
                         arrival time                          -3.071    
  -------------------------------------------------------------------
                         slack                                  6.522    

Slack (MET) :             6.534ns  (required time - arrival time)
  Source:                 system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.bvalid_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_reg_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_bvalid_int_reg/D
                            (rising edge-triggered cell FDRE clocked by s_axi_reg_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_axi_reg_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_axi_reg_aclk rise@8.000ns - s_axi_reg_aclk rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.715ns (50.851%)  route 0.691ns (49.149%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 9.485 - 8.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_reg_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.658     1.658    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aclk
    SLICE_X23Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.bvalid_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y54         FDRE (Prop_fdre_C_Q)         0.419     2.077 r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.bvalid_cnt_reg[1]/Q
                         net (fo=5, routed)           0.691     2.768    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bvalid_cnt[1]
    SLICE_X22Y54         LUT6 (Prop_lut6_I1_O)        0.296     3.064 r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_bvalid_int_i_1/O
                         net (fo=1, routed)           0.000     3.064    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_bvalid_int_i_1_n_0
    SLICE_X22Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_bvalid_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_reg_aclk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.485     9.485    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aclk
    SLICE_X22Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_bvalid_int_reg/C
                         clock pessimism              0.151     9.636    
                         clock uncertainty           -0.069     9.567    
    SLICE_X22Y54         FDRE (Setup_fdre_C_D)        0.031     9.598    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_bvalid_int_reg
  -------------------------------------------------------------------
                         required time                          9.598    
                         arrival time                          -3.064    
  -------------------------------------------------------------------
                         slack                                  6.534    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.bvalid_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_reg_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_bvalid_int_reg/D
                            (rising edge-triggered cell FDRE clocked by s_axi_reg_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_axi_reg_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_reg_aclk rise@0.000ns - s_axi_reg_aclk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.197%)  route 0.091ns (32.803%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_reg_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.558     0.558    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aclk
    SLICE_X23Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.bvalid_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y54         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.bvalid_cnt_reg[2]/Q
                         net (fo=4, routed)           0.091     0.789    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bvalid_cnt[2]
    SLICE_X22Y54         LUT6 (Prop_lut6_I3_O)        0.045     0.834 r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_bvalid_int_i_1/O
                         net (fo=1, routed)           0.000     0.834    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_bvalid_int_i_1_n_0
    SLICE_X22Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_bvalid_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_reg_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.827     0.827    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aclk
    SLICE_X22Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_bvalid_int_reg/C
                         clock pessimism             -0.256     0.571    
    SLICE_X22Y54         FDRE (Hold_fdre_C_D)         0.092     0.663    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_bvalid_int_reg
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_aresetn_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by s_axi_reg_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_reg/D
                            (rising edge-triggered cell FDRE clocked by s_axi_reg_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_axi_reg_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_reg_aclk rise@0.000ns - s_axi_reg_aclk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.226ns (69.367%)  route 0.100ns (30.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_reg_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.557     0.557    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aclk
    SLICE_X23Y58         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_aresetn_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y58         FDRE (Prop_fdre_C_Q)         0.128     0.685 r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_aresetn_d1_reg/Q
                         net (fo=2, routed)           0.100     0.785    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/axi_aresetn_d1
    SLICE_X23Y58         LUT6 (Prop_lut6_I2_O)        0.098     0.883 r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_i_1/O
                         net (fo=1, routed)           0.000     0.883    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_i_1_n_0
    SLICE_X23Y58         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_reg_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.826     0.826    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aclk
    SLICE_X23Y58         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_reg/C
                         clock pessimism             -0.269     0.557    
    SLICE_X23Y58         FDRE (Hold_fdre_C_D)         0.092     0.649    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_reg
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_aresetn_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by s_axi_reg_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_aresetn_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by s_axi_reg_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_axi_reg_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_reg_aclk rise@0.000ns - s_axi_reg_aclk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.842%)  route 0.134ns (51.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_reg_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.557     0.557    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aclk
    SLICE_X23Y58         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_aresetn_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y58         FDRE (Prop_fdre_C_Q)         0.128     0.685 r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_aresetn_d1_reg/Q
                         net (fo=2, routed)           0.134     0.819    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/axi_aresetn_d1
    SLICE_X23Y58         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_aresetn_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_reg_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.826     0.826    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aclk
    SLICE_X23Y58         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_aresetn_d2_reg/C
                         clock pessimism             -0.269     0.557    
    SLICE_X23Y58         FDRE (Hold_fdre_C_D)         0.023     0.580    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_aresetn_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.580    
                         arrival time                           0.819    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_reg_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by s_axi_reg_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_axi_reg_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_reg_aclk rise@0.000ns - s_axi_reg_aclk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.937%)  route 0.147ns (44.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_reg_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.558     0.558    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aclk
    SLICE_X25Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y54         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[5]/Q
                         net (fo=11, routed)          0.147     0.845    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5]
    SLICE_X25Y54         LUT6 (Prop_lut6_I3_O)        0.045     0.890 r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs[0]_i_1/O
                         net (fo=1, routed)           0.000     0.890    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs[0]_i_1_n_0
    SLICE_X25Y54         FDSE                                         r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_reg_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.827     0.827    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aclk
    SLICE_X25Y54         FDSE                                         r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]/C
                         clock pessimism             -0.269     0.558    
    SLICE_X25Y54         FDSE (Hold_fdse_C_D)         0.092     0.650    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_reg_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_reg_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_axi_reg_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_reg_aclk rise@0.000ns - s_axi_reg_aclk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.769%)  route 0.148ns (44.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_reg_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.558     0.558    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aclk
    SLICE_X25Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y54         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[5]/Q
                         net (fo=11, routed)          0.148     0.846    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5]
    SLICE_X25Y54         LUT6 (Prop_lut6_I3_O)        0.045     0.891 r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs[5]_i_1/O
                         net (fo=1, routed)           0.000     0.891    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs[5]_i_1_n_0
    SLICE_X25Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_reg_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.827     0.827    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aclk
    SLICE_X25Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[5]/C
                         clock pessimism             -0.269     0.558    
    SLICE_X25Y54         FDRE (Hold_fdre_C_D)         0.091     0.649    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.bvalid_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_reg_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.bvalid_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_reg_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_axi_reg_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_reg_aclk rise@0.000ns - s_axi_reg_aclk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.190ns (50.219%)  route 0.188ns (49.781%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_reg_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.558     0.558    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aclk
    SLICE_X23Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.bvalid_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y54         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.bvalid_cnt_reg[0]/Q
                         net (fo=6, routed)           0.188     0.887    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bvalid_cnt[0]
    SLICE_X23Y54         LUT5 (Prop_lut5_I0_O)        0.049     0.936 r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.bvalid_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.936    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.bvalid_cnt[1]_i_1_n_0
    SLICE_X23Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.bvalid_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_reg_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.827     0.827    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aclk
    SLICE_X23Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.bvalid_cnt_reg[1]/C
                         clock pessimism             -0.269     0.558    
    SLICE_X23Y54         FDRE (Hold_fdre_C_D)         0.107     0.665    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.bvalid_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.GEN_R.axi_rvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by s_axi_reg_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.GEN_R.axi_rvalid_int_reg/D
                            (rising edge-triggered cell FDRE clocked by s_axi_reg_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_axi_reg_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_reg_aclk rise@0.000ns - s_axi_reg_aclk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_reg_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.558     0.558    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aclk
    SLICE_X22Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.GEN_R.axi_rvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y54         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.GEN_R.axi_rvalid_int_reg/Q
                         net (fo=5, routed)           0.185     0.883    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_rvalid
    SLICE_X22Y54         LUT6 (Prop_lut6_I5_O)        0.045     0.928 r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.GEN_R.axi_rvalid_int_i_1/O
                         net (fo=1, routed)           0.000     0.928    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.GEN_R.axi_rvalid_int_i_1_n_0
    SLICE_X22Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.GEN_R.axi_rvalid_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_reg_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.827     0.827    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aclk
    SLICE_X22Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.GEN_R.axi_rvalid_int_reg/C
                         clock pessimism             -0.269     0.558    
    SLICE_X22Y54         FDRE (Hold_fdre_C_D)         0.091     0.649    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.GEN_R.axi_rvalid_int_reg
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.bvalid_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_reg_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.bvalid_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_reg_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_axi_reg_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_reg_aclk rise@0.000ns - s_axi_reg_aclk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.687%)  route 0.188ns (50.313%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_reg_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.558     0.558    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aclk
    SLICE_X23Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.bvalid_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y54         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.bvalid_cnt_reg[0]/Q
                         net (fo=6, routed)           0.188     0.887    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bvalid_cnt[0]
    SLICE_X23Y54         LUT4 (Prop_lut4_I3_O)        0.045     0.932 r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.bvalid_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.932    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.bvalid_cnt[0]_i_1_n_0
    SLICE_X23Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.bvalid_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_reg_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.827     0.827    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aclk
    SLICE_X23Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.bvalid_cnt_reg[0]/C
                         clock pessimism             -0.269     0.558    
    SLICE_X23Y54         FDRE (Hold_fdre_C_D)         0.092     0.650    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.bvalid_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.bvalid_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_reg_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.bvalid_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_reg_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_axi_reg_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_reg_aclk rise@0.000ns - s_axi_reg_aclk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.226ns (59.151%)  route 0.156ns (40.849%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_reg_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.558     0.558    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aclk
    SLICE_X23Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.bvalid_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y54         FDRE (Prop_fdre_C_Q)         0.128     0.686 r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.bvalid_cnt_reg[1]/Q
                         net (fo=5, routed)           0.156     0.842    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bvalid_cnt[1]
    SLICE_X23Y54         LUT6 (Prop_lut6_I0_O)        0.098     0.940 r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.bvalid_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.940    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.bvalid_cnt[2]_i_1_n_0
    SLICE_X23Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.bvalid_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_reg_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.827     0.827    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aclk
    SLICE_X23Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.bvalid_cnt_reg[2]/C
                         clock pessimism             -0.269     0.558    
    SLICE_X23Y54         FDRE (Hold_fdre_C_D)         0.092     0.650    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.bvalid_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_reg_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_reg_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_axi_reg_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_reg_aclk rise@0.000ns - s_axi_reg_aclk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.443%)  route 0.233ns (55.557%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_reg_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.558     0.558    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aclk
    SLICE_X25Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y54         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[5]/Q
                         net (fo=11, routed)          0.233     0.931    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5]
    SLICE_X25Y54         LUT6 (Prop_lut6_I3_O)        0.045     0.976 r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs[4]_i_1/O
                         net (fo=1, routed)           0.000     0.976    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs[4]_i_1_n_0
    SLICE_X25Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_reg_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.827     0.827    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aclk
    SLICE_X25Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[4]/C
                         clock pessimism             -0.269     0.558    
    SLICE_X25Y54         FDRE (Hold_fdre_C_D)         0.092     0.650    system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.327    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_axi_reg_aclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_wrapper_i/rp_dac/inst/s_axi_reg_aclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X25Y54  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X25Y54  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X25Y54  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X23Y58  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X22Y54  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.GEN_R.axi_rvalid_int_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X23Y58  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_aresetn_d1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X23Y58  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_aresetn_d2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X22Y54  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_bvalid_int_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X22Y54  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_wready_int_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X23Y54  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.bvalid_cnt_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X25Y54  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X25Y54  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X25Y54  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X25Y54  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X25Y54  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X25Y54  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y58  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y54  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.GEN_R.axi_rvalid_int_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y54  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.GEN_R.axi_rvalid_int_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y58  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_aresetn_d1_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X25Y54  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X25Y54  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X25Y54  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y58  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y58  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y54  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.GEN_R.axi_rvalid_int_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y58  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_aresetn_d1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y58  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_aresetn_d1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y58  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_aresetn_d2_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y58  system_wrapper_i/rp_dac/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_aresetn_d2_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  system_wrapper_i/clk_gen/inst/clk_in1
  To Clock:  system_wrapper_i/clk_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_wrapper_i/clk_gen/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_wrapper_i/clk_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125_system_clk_gen_0
  To Clock:  clk_125_system_clk_gen_0

Setup :           71  Failing Endpoints,  Worst Slack       -0.735ns,  Total Violation      -19.539ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.735ns  (required time - arrival time)
  Source:                 system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/aa_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/aa_mult/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_gen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_gen_0 rise@8.000ns - clk_125_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        8.133ns  (logic 6.247ns (76.809%)  route 1.886ns (23.191%))
  Logic Levels:           14  (CARRY4=13 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.692ns = ( 5.308 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.118ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.746    -2.118    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/m_axi_osc1_aclk
    DSP48_X1Y10          DSP48E1                                      r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/aa_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     1.891 f  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/aa_mult/P[0]
                         net (fo=1, routed)           0.863     2.754    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/aa_mult_n_105
    SLICE_X33Y19         LUT1 (Prop_lut1_I0_O)        0.124     2.878 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry_i_1/O
                         net (fo=1, routed)           0.189     3.067    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum10_in[0]
    SLICE_X32Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.662 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.662    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.779 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.779    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__0_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.896 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.896    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__1_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.013 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.013    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__2_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.130 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.130    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__3_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.247 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__4/CO[3]
                         net (fo=1, routed)           0.009     4.256    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__4_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.373 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.373    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__5_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.490 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.490    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__6_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.607 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.607    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__7_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.724 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.724    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__8_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.841 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.841    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__9_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.958 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.958    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__10_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.190 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__11/O[0]
                         net (fo=7, routed)           0.825     6.015    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/A[24]
    DSP48_X1Y10          DSP48E1                                      r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/aa_mult/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.575     5.308    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/m_axi_osc1_aclk
    DSP48_X1Y10          DSP48E1                                      r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/aa_mult/CLK
                         clock pessimism              0.573     5.882    
                         clock uncertainty           -0.069     5.812    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -0.533     5.279    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/aa_mult
  -------------------------------------------------------------------
                         required time                          5.279    
                         arrival time                          -6.015    
  -------------------------------------------------------------------
                         slack                                 -0.735    

Slack (VIOLATED) :        -0.735ns  (required time - arrival time)
  Source:                 system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/aa_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/aa_mult/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_gen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_gen_0 rise@8.000ns - clk_125_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        8.133ns  (logic 6.247ns (76.809%)  route 1.886ns (23.191%))
  Logic Levels:           14  (CARRY4=13 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.692ns = ( 5.308 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.118ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.746    -2.118    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/m_axi_osc1_aclk
    DSP48_X1Y10          DSP48E1                                      r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/aa_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     1.891 f  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/aa_mult/P[0]
                         net (fo=1, routed)           0.863     2.754    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/aa_mult_n_105
    SLICE_X33Y19         LUT1 (Prop_lut1_I0_O)        0.124     2.878 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry_i_1/O
                         net (fo=1, routed)           0.189     3.067    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum10_in[0]
    SLICE_X32Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.662 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.662    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.779 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.779    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__0_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.896 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.896    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__1_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.013 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.013    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__2_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.130 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.130    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__3_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.247 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__4/CO[3]
                         net (fo=1, routed)           0.009     4.256    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__4_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.373 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.373    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__5_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.490 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.490    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__6_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.607 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.607    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__7_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.724 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.724    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__8_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.841 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.841    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__9_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.958 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.958    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__10_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.190 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__11/O[0]
                         net (fo=7, routed)           0.825     6.015    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/A[24]
    DSP48_X1Y10          DSP48E1                                      r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/aa_mult/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.575     5.308    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/m_axi_osc1_aclk
    DSP48_X1Y10          DSP48E1                                      r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/aa_mult/CLK
                         clock pessimism              0.573     5.882    
                         clock uncertainty           -0.069     5.812    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -0.533     5.279    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/aa_mult
  -------------------------------------------------------------------
                         required time                          5.279    
                         arrival time                          -6.015    
  -------------------------------------------------------------------
                         slack                                 -0.735    

Slack (VIOLATED) :        -0.687ns  (required time - arrival time)
  Source:                 system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/aa_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/aa_mult/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_gen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_gen_0 rise@8.000ns - clk_125_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        8.084ns  (logic 6.247ns (77.272%)  route 1.837ns (22.728%))
  Logic Levels:           14  (CARRY4=13 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.692ns = ( 5.308 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.118ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.746    -2.118    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/m_axi_osc1_aclk
    DSP48_X1Y10          DSP48E1                                      r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/aa_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     1.891 f  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/aa_mult/P[0]
                         net (fo=1, routed)           0.863     2.754    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/aa_mult_n_105
    SLICE_X33Y19         LUT1 (Prop_lut1_I0_O)        0.124     2.878 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry_i_1/O
                         net (fo=1, routed)           0.189     3.067    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum10_in[0]
    SLICE_X32Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.662 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.662    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.779 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.779    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__0_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.896 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.896    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__1_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.013 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.013    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__2_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.130 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.130    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__3_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.247 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__4/CO[3]
                         net (fo=1, routed)           0.009     4.256    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__4_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.373 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.373    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__5_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.490 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.490    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__6_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.607 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.607    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__7_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.724 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.724    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__8_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.841 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.841    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__9_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.958 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.958    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__10_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.190 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__11/O[0]
                         net (fo=7, routed)           0.776     5.966    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/A[24]
    DSP48_X1Y10          DSP48E1                                      r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/aa_mult/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.575     5.308    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/m_axi_osc1_aclk
    DSP48_X1Y10          DSP48E1                                      r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/aa_mult/CLK
                         clock pessimism              0.573     5.882    
                         clock uncertainty           -0.069     5.812    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -0.533     5.279    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/aa_mult
  -------------------------------------------------------------------
                         required time                          5.279    
                         arrival time                          -5.966    
  -------------------------------------------------------------------
                         slack                                 -0.687    

Slack (VIOLATED) :        -0.664ns  (required time - arrival time)
  Source:                 system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/aa_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/aa_mult/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_gen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_gen_0 rise@8.000ns - clk_125_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        8.050ns  (logic 6.229ns (77.384%)  route 1.820ns (22.616%))
  Logic Levels:           13  (CARRY4=12 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.692ns = ( 5.308 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.118ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.746    -2.118    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/m_axi_osc1_aclk
    DSP48_X1Y10          DSP48E1                                      r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/aa_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     1.891 f  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/aa_mult/P[0]
                         net (fo=1, routed)           0.863     2.754    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/aa_mult_n_105
    SLICE_X33Y19         LUT1 (Prop_lut1_I0_O)        0.124     2.878 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry_i_1/O
                         net (fo=1, routed)           0.189     3.067    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum10_in[0]
    SLICE_X32Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.662 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.662    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.779 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.779    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__0_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.896 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.896    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__1_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.013 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.013    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__2_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.130 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.130    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__3_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.247 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__4/CO[3]
                         net (fo=1, routed)           0.009     4.256    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__4_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.373 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.373    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__5_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.490 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.490    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__6_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.607 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.607    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__7_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.724 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.724    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__8_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.841 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.841    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__9_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.172 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/r3_sum__2_carry__10/O[3]
                         net (fo=2, routed)           0.759     5.931    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/A[23]
    DSP48_X1Y10          DSP48E1                                      r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/aa_mult/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.575     5.308    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/m_axi_osc1_aclk
    DSP48_X1Y10          DSP48E1                                      r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/aa_mult/CLK
                         clock pessimism              0.573     5.882    
                         clock uncertainty           -0.069     5.812    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -0.545     5.267    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/aa_mult
  -------------------------------------------------------------------
                         required time                          5.267    
                         arrival time                          -5.931    
  -------------------------------------------------------------------
                         slack                                 -0.664    

Slack (VIOLATED) :        -0.635ns  (required time - arrival time)
  Source:                 system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/aa_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/aa_mult/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_gen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_gen_0 rise@8.000ns - clk_125_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        8.033ns  (logic 6.247ns (77.768%)  route 1.786ns (22.232%))
  Logic Levels:           14  (CARRY4=13 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.677ns = ( 5.323 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.100ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.764    -2.100    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/m_axi_osc2_aclk
    DSP48_X1Y2           DSP48E1                                      r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/aa_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     1.909 f  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/aa_mult/P[0]
                         net (fo=1, routed)           0.793     2.701    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/aa_mult_n_105
    SLICE_X33Y0          LUT1 (Prop_lut1_I0_O)        0.124     2.825 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry_i_1__0/O
                         net (fo=1, routed)           0.189     3.015    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum10_in[0]
    SLICE_X32Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.610 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.610    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.727 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.727    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__0_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.844 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.844    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__1_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.961 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.961    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__2_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.078 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.078    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__3_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.195 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.195    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__4_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.312 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.312    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__5_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.429 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.429    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__6_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.546 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.546    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__7_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.663 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.663    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__8_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.780 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.780    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__9_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.897 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.897    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__10_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.129 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__11/O[0]
                         net (fo=7, routed)           0.804     5.932    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/A[24]
    DSP48_X1Y2           DSP48E1                                      r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/aa_mult/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.590     5.323    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/m_axi_osc2_aclk
    DSP48_X1Y2           DSP48E1                                      r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/aa_mult/CLK
                         clock pessimism              0.576     5.900    
                         clock uncertainty           -0.069     5.830    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -0.533     5.297    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/aa_mult
  -------------------------------------------------------------------
                         required time                          5.297    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                 -0.635    

Slack (VIOLATED) :        -0.635ns  (required time - arrival time)
  Source:                 system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/aa_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/aa_mult/A[29]
                            (rising edge-triggered cell DSP48E1 clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_gen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_gen_0 rise@8.000ns - clk_125_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        8.033ns  (logic 6.247ns (77.768%)  route 1.786ns (22.232%))
  Logic Levels:           14  (CARRY4=13 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.677ns = ( 5.323 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.100ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.764    -2.100    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/m_axi_osc2_aclk
    DSP48_X1Y2           DSP48E1                                      r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/aa_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     1.909 f  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/aa_mult/P[0]
                         net (fo=1, routed)           0.793     2.701    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/aa_mult_n_105
    SLICE_X33Y0          LUT1 (Prop_lut1_I0_O)        0.124     2.825 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry_i_1__0/O
                         net (fo=1, routed)           0.189     3.015    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum10_in[0]
    SLICE_X32Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.610 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.610    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.727 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.727    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__0_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.844 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.844    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__1_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.961 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.961    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__2_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.078 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.078    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__3_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.195 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.195    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__4_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.312 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.312    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__5_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.429 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.429    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__6_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.546 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.546    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__7_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.663 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.663    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__8_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.780 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.780    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__9_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.897 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.897    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__10_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.129 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__11/O[0]
                         net (fo=7, routed)           0.804     5.932    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/A[24]
    DSP48_X1Y2           DSP48E1                                      r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/aa_mult/A[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.590     5.323    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/m_axi_osc2_aclk
    DSP48_X1Y2           DSP48E1                                      r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/aa_mult/CLK
                         clock pessimism              0.576     5.900    
                         clock uncertainty           -0.069     5.830    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_A[29])
                                                     -0.533     5.297    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/aa_mult
  -------------------------------------------------------------------
                         required time                          5.297    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                 -0.635    

Slack (VIOLATED) :        -0.635ns  (required time - arrival time)
  Source:                 system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/aa_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/aa_mult/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_gen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_gen_0 rise@8.000ns - clk_125_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        8.033ns  (logic 6.247ns (77.771%)  route 1.786ns (22.229%))
  Logic Levels:           14  (CARRY4=13 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.677ns = ( 5.323 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.100ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.764    -2.100    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/m_axi_osc2_aclk
    DSP48_X1Y2           DSP48E1                                      r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/aa_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     1.909 f  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/aa_mult/P[0]
                         net (fo=1, routed)           0.793     2.701    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/aa_mult_n_105
    SLICE_X33Y0          LUT1 (Prop_lut1_I0_O)        0.124     2.825 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry_i_1__0/O
                         net (fo=1, routed)           0.189     3.015    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum10_in[0]
    SLICE_X32Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.610 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.610    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.727 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.727    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__0_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.844 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.844    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__1_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.961 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.961    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__2_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.078 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.078    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__3_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.195 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.195    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__4_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.312 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.312    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__5_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.429 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.429    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__6_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.546 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.546    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__7_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.663 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.663    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__8_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.780 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.780    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__9_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.897 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.897    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__10_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.129 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__11/O[0]
                         net (fo=7, routed)           0.804     5.932    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/A[24]
    DSP48_X1Y2           DSP48E1                                      r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/aa_mult/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.590     5.323    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/m_axi_osc2_aclk
    DSP48_X1Y2           DSP48E1                                      r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/aa_mult/CLK
                         clock pessimism              0.576     5.900    
                         clock uncertainty           -0.069     5.830    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -0.533     5.297    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/aa_mult
  -------------------------------------------------------------------
                         required time                          5.297    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                 -0.635    

Slack (VIOLATED) :        -0.635ns  (required time - arrival time)
  Source:                 system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/aa_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/aa_mult/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_gen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_gen_0 rise@8.000ns - clk_125_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        8.033ns  (logic 6.247ns (77.771%)  route 1.786ns (22.229%))
  Logic Levels:           14  (CARRY4=13 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.677ns = ( 5.323 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.100ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.764    -2.100    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/m_axi_osc2_aclk
    DSP48_X1Y2           DSP48E1                                      r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/aa_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     1.909 f  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/aa_mult/P[0]
                         net (fo=1, routed)           0.793     2.701    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/aa_mult_n_105
    SLICE_X33Y0          LUT1 (Prop_lut1_I0_O)        0.124     2.825 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry_i_1__0/O
                         net (fo=1, routed)           0.189     3.015    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum10_in[0]
    SLICE_X32Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.610 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.610    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.727 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.727    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__0_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.844 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.844    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__1_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.961 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.961    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__2_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.078 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.078    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__3_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.195 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.195    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__4_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.312 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.312    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__5_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.429 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.429    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__6_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.546 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.546    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__7_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.663 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.663    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__8_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.780 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.780    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__9_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.897 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.897    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__10_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.129 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__11/O[0]
                         net (fo=7, routed)           0.804     5.932    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/A[24]
    DSP48_X1Y2           DSP48E1                                      r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/aa_mult/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.590     5.323    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/m_axi_osc2_aclk
    DSP48_X1Y2           DSP48E1                                      r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/aa_mult/CLK
                         clock pessimism              0.576     5.900    
                         clock uncertainty           -0.069     5.830    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -0.533     5.297    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/aa_mult
  -------------------------------------------------------------------
                         required time                          5.297    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                 -0.635    

Slack (VIOLATED) :        -0.633ns  (required time - arrival time)
  Source:                 system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/aa_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/aa_mult/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_gen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_gen_0 rise@8.000ns - clk_125_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        8.031ns  (logic 6.247ns (77.785%)  route 1.784ns (22.215%))
  Logic Levels:           14  (CARRY4=13 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.677ns = ( 5.323 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.100ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.764    -2.100    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/m_axi_osc2_aclk
    DSP48_X1Y2           DSP48E1                                      r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/aa_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     1.909 f  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/aa_mult/P[0]
                         net (fo=1, routed)           0.793     2.701    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/aa_mult_n_105
    SLICE_X33Y0          LUT1 (Prop_lut1_I0_O)        0.124     2.825 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry_i_1__0/O
                         net (fo=1, routed)           0.189     3.015    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum10_in[0]
    SLICE_X32Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.610 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.610    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.727 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.727    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__0_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.844 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.844    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__1_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.961 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.961    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__2_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.078 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.078    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__3_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.195 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.195    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__4_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.312 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.312    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__5_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.429 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.429    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__6_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.546 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.546    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__7_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.663 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.663    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__8_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.780 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.780    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__9_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.897 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.897    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__10_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.129 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__11/O[0]
                         net (fo=7, routed)           0.802     5.931    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/A[24]
    DSP48_X1Y2           DSP48E1                                      r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/aa_mult/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.590     5.323    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/m_axi_osc2_aclk
    DSP48_X1Y2           DSP48E1                                      r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/aa_mult/CLK
                         clock pessimism              0.576     5.900    
                         clock uncertainty           -0.069     5.830    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -0.533     5.297    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/aa_mult
  -------------------------------------------------------------------
                         required time                          5.297    
                         arrival time                          -5.931    
  -------------------------------------------------------------------
                         slack                                 -0.633    

Slack (VIOLATED) :        -0.633ns  (required time - arrival time)
  Source:                 system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/aa_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/aa_mult/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_gen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_gen_0 rise@8.000ns - clk_125_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        8.031ns  (logic 6.247ns (77.785%)  route 1.784ns (22.215%))
  Logic Levels:           14  (CARRY4=13 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.677ns = ( 5.323 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.100ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.764    -2.100    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/m_axi_osc2_aclk
    DSP48_X1Y2           DSP48E1                                      r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/aa_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     1.909 f  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/aa_mult/P[0]
                         net (fo=1, routed)           0.793     2.701    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/aa_mult_n_105
    SLICE_X33Y0          LUT1 (Prop_lut1_I0_O)        0.124     2.825 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry_i_1__0/O
                         net (fo=1, routed)           0.189     3.015    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum10_in[0]
    SLICE_X32Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.610 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.610    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.727 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.727    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__0_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.844 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.844    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__1_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.961 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.961    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__2_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.078 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.078    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__3_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.195 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.195    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__4_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.312 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.312    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__5_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.429 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.429    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__6_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.546 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.546    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__7_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.663 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.663    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__8_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.780 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.780    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__9_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.897 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.897    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__10_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.129 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/r3_sum__2_carry__11/O[0]
                         net (fo=7, routed)           0.802     5.931    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/A[24]
    DSP48_X1Y2           DSP48E1                                      r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/aa_mult/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.590     5.323    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/m_axi_osc2_aclk
    DSP48_X1Y2           DSP48E1                                      r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/aa_mult/CLK
                         clock pessimism              0.576     5.900    
                         clock uncertainty           -0.069     5.830    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -0.533     5.297    system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/aa_mult
  -------------------------------------------------------------------
                         required time                          5.297    
                         arrival time                          -5.931    
  -------------------------------------------------------------------
                         slack                                 -0.633    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 system_wrapper_i/rp_oscilloscope/inst/U_osc1/U_osc_decimator/sign_sr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_oscilloscope/inst/U_osc1/U_osc_decimator/sign_sr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_gen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_gen_0 rise@0.000ns - clk_125_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.148ns (44.982%)  route 0.181ns (55.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.180ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.562    -0.762    system_wrapper_i/rp_oscilloscope/inst/U_osc1/U_osc_decimator/m_axi_osc1_aclk
    SLICE_X34Y50         FDRE                                         r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/U_osc_decimator/sign_sr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.614 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/U_osc_decimator/sign_sr_reg[24]/Q
                         net (fo=1, routed)           0.181    -0.433    system_wrapper_i/rp_oscilloscope/inst/U_osc1/U_osc_decimator/sign_sr_reg_n_0_[24]
    SLICE_X34Y49         FDRE                                         r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/U_osc_decimator/sign_sr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.833    -1.180    system_wrapper_i/rp_oscilloscope/inst/U_osc1/U_osc_decimator/m_axi_osc1_aclk
    SLICE_X34Y49         FDRE                                         r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/U_osc_decimator/sign_sr_reg[25]/C
                         clock pessimism              0.690    -0.490    
    SLICE_X34Y49         FDRE (Hold_fdre_C_D)         0.006    -0.484    system_wrapper_i/rp_oscilloscope/inst/U_osc1/U_osc_decimator/sign_sr_reg[25]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_wrapper_i/rp_oscilloscope/inst/U_osc1/U_osc_decimator/sum_uns_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_oscilloscope/inst/U_osc1/U_osc_decimator/dec_avg_div/reg_X_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_gen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_gen_0 rise@0.000ns - clk_125_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.185ns (40.871%)  route 0.268ns (59.129%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.154ns
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.591    -0.733    system_wrapper_i/rp_oscilloscope/inst/U_osc1/U_osc_decimator/m_axi_osc1_aclk
    SLICE_X37Y49         FDRE                                         r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/U_osc_decimator/sum_uns_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.592 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/U_osc_decimator/sum_uns_reg[13]/Q
                         net (fo=1, routed)           0.268    -0.324    system_wrapper_i/rp_oscilloscope/inst/U_osc1/U_osc_decimator/dec_avg_div/Q[13]
    SLICE_X38Y50         LUT3 (Prop_lut3_I0_O)        0.044    -0.280 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/U_osc_decimator/dec_avg_div/reg_X[0][13]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    system_wrapper_i/rp_oscilloscope/inst/U_osc1/U_osc_decimator/dec_avg_div/reg_X[0][13]_i_1_n_0
    SLICE_X38Y50         FDRE                                         r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/U_osc_decimator/dec_avg_div/reg_X_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.859    -1.154    system_wrapper_i/rp_oscilloscope/inst/U_osc1/U_osc_decimator/dec_avg_div/m_axi_osc1_aclk
    SLICE_X38Y50         FDRE                                         r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/U_osc_decimator/dec_avg_div/reg_X_reg[0][13]/C
                         clock pessimism              0.690    -0.464    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.131    -0.333    system_wrapper_i/rp_oscilloscope/inst/U_osc1/U_osc_decimator/dec_avg_div/reg_X_reg[0][13]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_upsize/upsize_buf_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_gen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_gen_0 rise@0.000ns - clk_125_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.451%)  route 0.252ns (60.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.137ns
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.566    -0.758    system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_upsize/m_axi_osc2_aclk
    SLICE_X6Y6           FDRE                                         r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_upsize/upsize_buf_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.164    -0.594 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_upsize/upsize_buf_reg[5][2]/Q
                         net (fo=2, routed)           0.252    -0.342    system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[42]
    RAMB36_X0Y1          RAMB36E1                                     r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.876    -1.137    system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y1          RAMB36E1                                     r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.437    -0.699    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[10])
                                                      0.296    -0.403    system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_gen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_gen_0 rise@0.000ns - clk_125_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.887%)  route 0.263ns (65.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.195ns
    Source Clock Delay      (SCD):    -0.771ns
    Clock Pessimism Removal (CPR):    -0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.553    -0.771    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y25          FDCE                                         r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDCE (Prop_fdce_C_Q)         0.141    -0.630 r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=10, routed)          0.263    -0.367    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD1
    SLICE_X8Y25          RAMD32                                       r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.818    -1.195    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X8Y25          RAMD32                                       r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism              0.456    -0.739    
    SLICE_X8Y25          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.430    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_gen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_gen_0 rise@0.000ns - clk_125_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.887%)  route 0.263ns (65.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.195ns
    Source Clock Delay      (SCD):    -0.771ns
    Clock Pessimism Removal (CPR):    -0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.553    -0.771    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y25          FDCE                                         r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDCE (Prop_fdce_C_Q)         0.141    -0.630 r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=10, routed)          0.263    -0.367    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD1
    SLICE_X8Y25          RAMD32                                       r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.818    -1.195    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X8Y25          RAMD32                                       r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism              0.456    -0.739    
    SLICE_X8Y25          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.430    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_gen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_gen_0 rise@0.000ns - clk_125_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.887%)  route 0.263ns (65.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.195ns
    Source Clock Delay      (SCD):    -0.771ns
    Clock Pessimism Removal (CPR):    -0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.553    -0.771    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y25          FDCE                                         r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDCE (Prop_fdce_C_Q)         0.141    -0.630 r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=10, routed)          0.263    -0.367    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD1
    SLICE_X8Y25          RAMD32                                       r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.818    -1.195    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X8Y25          RAMD32                                       r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
                         clock pessimism              0.456    -0.739    
    SLICE_X8Y25          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.430    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_gen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_gen_0 rise@0.000ns - clk_125_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.887%)  route 0.263ns (65.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.195ns
    Source Clock Delay      (SCD):    -0.771ns
    Clock Pessimism Removal (CPR):    -0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.553    -0.771    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y25          FDCE                                         r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDCE (Prop_fdce_C_Q)         0.141    -0.630 r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=10, routed)          0.263    -0.367    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD1
    SLICE_X8Y25          RAMD32                                       r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.818    -1.195    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X8Y25          RAMD32                                       r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
                         clock pessimism              0.456    -0.739    
    SLICE_X8Y25          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.430    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_gen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_gen_0 rise@0.000ns - clk_125_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.887%)  route 0.263ns (65.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.195ns
    Source Clock Delay      (SCD):    -0.771ns
    Clock Pessimism Removal (CPR):    -0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.553    -0.771    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y25          FDCE                                         r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDCE (Prop_fdce_C_Q)         0.141    -0.630 r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=10, routed)          0.263    -0.367    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD1
    SLICE_X8Y25          RAMD32                                       r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.818    -1.195    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X8Y25          RAMD32                                       r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
                         clock pessimism              0.456    -0.739    
    SLICE_X8Y25          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.430    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_gen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_gen_0 rise@0.000ns - clk_125_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.887%)  route 0.263ns (65.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.195ns
    Source Clock Delay      (SCD):    -0.771ns
    Clock Pessimism Removal (CPR):    -0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.553    -0.771    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y25          FDCE                                         r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDCE (Prop_fdce_C_Q)         0.141    -0.630 r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=10, routed)          0.263    -0.367    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD1
    SLICE_X8Y25          RAMD32                                       r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.818    -1.195    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X8Y25          RAMD32                                       r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
                         clock pessimism              0.456    -0.739    
    SLICE_X8Y25          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.430    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_gen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_gen_0 rise@0.000ns - clk_125_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.887%)  route 0.263ns (65.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.195ns
    Source Clock Delay      (SCD):    -0.771ns
    Clock Pessimism Removal (CPR):    -0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.553    -0.771    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y25          FDCE                                         r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDCE (Prop_fdce_C_Q)         0.141    -0.630 r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=10, routed)          0.263    -0.367    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD1
    SLICE_X8Y25          RAMS32                                       r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.818    -1.195    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X8Y25          RAMS32                                       r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
                         clock pessimism              0.456    -0.739    
    SLICE_X8Y25          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.430    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125_system_clk_gen_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         8.000       4.000      XADC_X0Y0        system_wrapper_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X1Y11      system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/bb_mult/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X1Y3       system_wrapper_i/rp_oscilloscope/inst/U_osc2/i_dfilt/bb_mult/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         8.000       4.313      DSP48_X1Y6       system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_osc_calib/gain_calc_r_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         8.000       4.313      DSP48_X1Y16      system_wrapper_i/rp_oscilloscope/inst/U_osc1/U_osc_calib/gain_calc_r_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y1      system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y1      system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y2      system_wrapper_i/rp_oscilloscope/inst/U_osc1/U_dma_s2mm/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y2      system_wrapper_i/rp_oscilloscope/inst/U_osc1/U_dma_s2mm/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y0      system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y23      system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y23      system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y23      system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y23      system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y23      system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y23      system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y23      system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y23      system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X10Y21     system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X10Y21     system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y1       system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y1       system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X20Y3      system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X20Y3      system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X20Y3      system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X20Y3      system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X20Y3      system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X20Y3      system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X20Y3      system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X20Y3      system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_200_system_clk_gen_0
  To Clock:  clk_200_system_clk_gen_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200_system_clk_gen_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    system_wrapper_i/clk_gen/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_62_5_system_clk_gen_0
  To Clock:  clk_62_5_system_clk_gen_0

Setup :            0  Failing Endpoints,  Worst Slack        8.965ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.965ns  (required time - arrival time)
  Source:                 system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_gen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_62_5_system_clk_gen_0 rise@16.000ns - clk_62_5_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        6.651ns  (logic 0.954ns (14.344%)  route 5.697ns (85.656%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.698ns = ( 13.302 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         1.670    -2.194    system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X11Y53         FDRE                                         r  system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y53         FDRE (Prop_fdre_C_Q)         0.456    -1.738 r  system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[0]/Q
                         net (fo=5, routed)           1.592    -0.146    system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rready[2][0]
    SLICE_X24Y54         LUT2 (Prop_lut2_I1_O)        0.150     0.004 r  system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rready[0]_INST_0/O
                         net (fo=4, routed)           1.429     1.433    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/s_axi_rready
    SLICE_X28Y48         LUT2 (Prop_lut2_I0_O)        0.348     1.781 r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[33]_i_1/O
                         net (fo=32, routed)          2.676     4.457    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X36Y33         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.118    10.043 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         1.568    13.302    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X36Y33         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[2]/C
                         clock pessimism              0.403    13.704    
                         clock uncertainty           -0.077    13.627    
    SLICE_X36Y33         FDRE (Setup_fdre_C_CE)      -0.205    13.422    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[2]
  -------------------------------------------------------------------
                         required time                         13.422    
                         arrival time                          -4.457    
  -------------------------------------------------------------------
                         slack                                  8.965    

Slack (MET) :             8.965ns  (required time - arrival time)
  Source:                 system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_gen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_62_5_system_clk_gen_0 rise@16.000ns - clk_62_5_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        6.674ns  (logic 1.056ns (15.823%)  route 5.618ns (84.177%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.718ns = ( 13.282 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.201ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         1.663    -2.201    system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X18Y54         FDRE                                         r  system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.745 f  system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=34, routed)          1.320    -0.425    system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X18Y55         LUT2 (Prop_lut2_I1_O)        0.150    -0.275 r  system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.196     0.921    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_axi_awready
    SLICE_X10Y58         LUT6 (Prop_lut6_I0_O)        0.326     1.247 r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=21, routed)          1.841     3.088    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel
    SLICE_X3Y57          LUT2 (Prop_lut2_I0_O)        0.124     3.212 r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1/O
                         net (fo=40, routed)          1.260     4.473    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X0Y49          FDRE                                         r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.118    10.043 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         1.548    13.282    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y49          FDRE                                         r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[21]/C
                         clock pessimism              0.403    13.684    
                         clock uncertainty           -0.077    13.607    
    SLICE_X0Y49          FDRE (Setup_fdre_C_CE)      -0.169    13.438    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[21]
  -------------------------------------------------------------------
                         required time                         13.438    
                         arrival time                          -4.473    
  -------------------------------------------------------------------
                         slack                                  8.965    

Slack (MET) :             8.965ns  (required time - arrival time)
  Source:                 system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_gen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_62_5_system_clk_gen_0 rise@16.000ns - clk_62_5_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        6.674ns  (logic 1.056ns (15.823%)  route 5.618ns (84.177%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.718ns = ( 13.282 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.201ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         1.663    -2.201    system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X18Y54         FDRE                                         r  system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.745 f  system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=34, routed)          1.320    -0.425    system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X18Y55         LUT2 (Prop_lut2_I1_O)        0.150    -0.275 r  system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.196     0.921    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_axi_awready
    SLICE_X10Y58         LUT6 (Prop_lut6_I0_O)        0.326     1.247 r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=21, routed)          1.841     3.088    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel
    SLICE_X3Y57          LUT2 (Prop_lut2_I0_O)        0.124     3.212 r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1/O
                         net (fo=40, routed)          1.260     4.473    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X0Y49          FDRE                                         r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.118    10.043 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         1.548    13.282    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y49          FDRE                                         r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[22]/C
                         clock pessimism              0.403    13.684    
                         clock uncertainty           -0.077    13.607    
    SLICE_X0Y49          FDRE (Setup_fdre_C_CE)      -0.169    13.438    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[22]
  -------------------------------------------------------------------
                         required time                         13.438    
                         arrival time                          -4.473    
  -------------------------------------------------------------------
                         slack                                  8.965    

Slack (MET) :             8.965ns  (required time - arrival time)
  Source:                 system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/CE
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_gen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_62_5_system_clk_gen_0 rise@16.000ns - clk_62_5_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        6.674ns  (logic 1.056ns (15.823%)  route 5.618ns (84.177%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.718ns = ( 13.282 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.201ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         1.663    -2.201    system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X18Y54         FDRE                                         r  system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.745 f  system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=34, routed)          1.320    -0.425    system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X18Y55         LUT2 (Prop_lut2_I1_O)        0.150    -0.275 r  system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.196     0.921    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_axi_awready
    SLICE_X10Y58         LUT6 (Prop_lut6_I0_O)        0.326     1.247 r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=21, routed)          1.841     3.088    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel
    SLICE_X3Y57          LUT2 (Prop_lut2_I0_O)        0.124     3.212 r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1/O
                         net (fo=40, routed)          1.260     4.473    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X0Y49          FDRE                                         r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.118    10.043 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         1.548    13.282    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y49          FDRE                                         r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/C
                         clock pessimism              0.403    13.684    
                         clock uncertainty           -0.077    13.607    
    SLICE_X0Y49          FDRE (Setup_fdre_C_CE)      -0.169    13.438    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]
  -------------------------------------------------------------------
                         required time                         13.438    
                         arrival time                          -4.473    
  -------------------------------------------------------------------
                         slack                                  8.965    

Slack (MET) :             8.965ns  (required time - arrival time)
  Source:                 system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/CE
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_gen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_62_5_system_clk_gen_0 rise@16.000ns - clk_62_5_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        6.674ns  (logic 1.056ns (15.823%)  route 5.618ns (84.177%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.718ns = ( 13.282 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.201ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         1.663    -2.201    system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X18Y54         FDRE                                         r  system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.745 f  system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=34, routed)          1.320    -0.425    system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X18Y55         LUT2 (Prop_lut2_I1_O)        0.150    -0.275 r  system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.196     0.921    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_axi_awready
    SLICE_X10Y58         LUT6 (Prop_lut6_I0_O)        0.326     1.247 r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=21, routed)          1.841     3.088    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel
    SLICE_X3Y57          LUT2 (Prop_lut2_I0_O)        0.124     3.212 r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1/O
                         net (fo=40, routed)          1.260     4.473    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X0Y49          FDRE                                         r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.118    10.043 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         1.548    13.282    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y49          FDRE                                         r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/C
                         clock pessimism              0.403    13.684    
                         clock uncertainty           -0.077    13.607    
    SLICE_X0Y49          FDRE (Setup_fdre_C_CE)      -0.169    13.438    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]
  -------------------------------------------------------------------
                         required time                         13.438    
                         arrival time                          -4.473    
  -------------------------------------------------------------------
                         slack                                  8.965    

Slack (MET) :             8.965ns  (required time - arrival time)
  Source:                 system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/CE
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_gen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_62_5_system_clk_gen_0 rise@16.000ns - clk_62_5_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        6.674ns  (logic 1.056ns (15.823%)  route 5.618ns (84.177%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.718ns = ( 13.282 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.201ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         1.663    -2.201    system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X18Y54         FDRE                                         r  system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.745 f  system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=34, routed)          1.320    -0.425    system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X18Y55         LUT2 (Prop_lut2_I1_O)        0.150    -0.275 r  system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.196     0.921    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_axi_awready
    SLICE_X10Y58         LUT6 (Prop_lut6_I0_O)        0.326     1.247 r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=21, routed)          1.841     3.088    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel
    SLICE_X3Y57          LUT2 (Prop_lut2_I0_O)        0.124     3.212 r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1/O
                         net (fo=40, routed)          1.260     4.473    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X0Y49          FDRE                                         r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.118    10.043 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         1.548    13.282    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y49          FDRE                                         r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/C
                         clock pessimism              0.403    13.684    
                         clock uncertainty           -0.077    13.607    
    SLICE_X0Y49          FDRE (Setup_fdre_C_CE)      -0.169    13.438    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]
  -------------------------------------------------------------------
                         required time                         13.438    
                         arrival time                          -4.473    
  -------------------------------------------------------------------
                         slack                                  8.965    

Slack (MET) :             8.965ns  (required time - arrival time)
  Source:                 system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/CE
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_gen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_62_5_system_clk_gen_0 rise@16.000ns - clk_62_5_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        6.674ns  (logic 1.056ns (15.823%)  route 5.618ns (84.177%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.718ns = ( 13.282 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.201ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         1.663    -2.201    system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X18Y54         FDRE                                         r  system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.745 f  system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=34, routed)          1.320    -0.425    system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X18Y55         LUT2 (Prop_lut2_I1_O)        0.150    -0.275 r  system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.196     0.921    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_axi_awready
    SLICE_X10Y58         LUT6 (Prop_lut6_I0_O)        0.326     1.247 r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=21, routed)          1.841     3.088    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel
    SLICE_X3Y57          LUT2 (Prop_lut2_I0_O)        0.124     3.212 r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1/O
                         net (fo=40, routed)          1.260     4.473    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X0Y49          FDRE                                         r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.118    10.043 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         1.548    13.282    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y49          FDRE                                         r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/C
                         clock pessimism              0.403    13.684    
                         clock uncertainty           -0.077    13.607    
    SLICE_X0Y49          FDRE (Setup_fdre_C_CE)      -0.169    13.438    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]
  -------------------------------------------------------------------
                         required time                         13.438    
                         arrival time                          -4.473    
  -------------------------------------------------------------------
                         slack                                  8.965    

Slack (MET) :             8.965ns  (required time - arrival time)
  Source:                 system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/CE
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_gen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_62_5_system_clk_gen_0 rise@16.000ns - clk_62_5_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        6.674ns  (logic 1.056ns (15.823%)  route 5.618ns (84.177%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.718ns = ( 13.282 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.201ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         1.663    -2.201    system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X18Y54         FDRE                                         r  system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.745 f  system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=34, routed)          1.320    -0.425    system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X18Y55         LUT2 (Prop_lut2_I1_O)        0.150    -0.275 r  system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.196     0.921    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_axi_awready
    SLICE_X10Y58         LUT6 (Prop_lut6_I0_O)        0.326     1.247 r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=21, routed)          1.841     3.088    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel
    SLICE_X3Y57          LUT2 (Prop_lut2_I0_O)        0.124     3.212 r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1/O
                         net (fo=40, routed)          1.260     4.473    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X0Y49          FDRE                                         r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.118    10.043 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         1.548    13.282    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y49          FDRE                                         r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/C
                         clock pessimism              0.403    13.684    
                         clock uncertainty           -0.077    13.607    
    SLICE_X0Y49          FDRE (Setup_fdre_C_CE)      -0.169    13.438    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]
  -------------------------------------------------------------------
                         required time                         13.438    
                         arrival time                          -4.473    
  -------------------------------------------------------------------
                         slack                                  8.965    

Slack (MET) :             8.965ns  (required time - arrival time)
  Source:                 system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/CE
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_gen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_62_5_system_clk_gen_0 rise@16.000ns - clk_62_5_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        6.674ns  (logic 1.056ns (15.823%)  route 5.618ns (84.177%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.718ns = ( 13.282 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.201ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         1.663    -2.201    system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X18Y54         FDRE                                         r  system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.745 f  system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=34, routed)          1.320    -0.425    system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X18Y55         LUT2 (Prop_lut2_I1_O)        0.150    -0.275 r  system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.196     0.921    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_axi_awready
    SLICE_X10Y58         LUT6 (Prop_lut6_I0_O)        0.326     1.247 r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=21, routed)          1.841     3.088    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel
    SLICE_X3Y57          LUT2 (Prop_lut2_I0_O)        0.124     3.212 r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1/O
                         net (fo=40, routed)          1.260     4.473    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X0Y49          FDRE                                         r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.118    10.043 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         1.548    13.282    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y49          FDRE                                         r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/C
                         clock pessimism              0.403    13.684    
                         clock uncertainty           -0.077    13.607    
    SLICE_X0Y49          FDRE (Setup_fdre_C_CE)      -0.169    13.438    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]
  -------------------------------------------------------------------
                         required time                         13.438    
                         arrival time                          -4.473    
  -------------------------------------------------------------------
                         slack                                  8.965    

Slack (MET) :             9.177ns  (required time - arrival time)
  Source:                 system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_gen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_62_5_system_clk_gen_0 rise@16.000ns - clk_62_5_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        6.530ns  (logic 1.056ns (16.173%)  route 5.474ns (83.827%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.729ns = ( 13.271 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.201ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         1.663    -2.201    system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X18Y54         FDRE                                         r  system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.745 f  system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=34, routed)          1.320    -0.425    system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X18Y55         LUT2 (Prop_lut2_I1_O)        0.150    -0.275 r  system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.196     0.921    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_axi_awready
    SLICE_X10Y58         LUT6 (Prop_lut6_I0_O)        0.326     1.247 r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=21, routed)          1.841     3.088    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel
    SLICE_X3Y57          LUT2 (Prop_lut2_I0_O)        0.124     3.212 r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1/O
                         net (fo=40, routed)          1.116     4.329    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X1Y51          FDRE                                         r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.118    10.043 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         1.538    13.271    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
                         clock pessimism              0.517    13.788    
                         clock uncertainty           -0.077    13.711    
    SLICE_X1Y51          FDRE (Setup_fdre_C_CE)      -0.205    13.506    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]
  -------------------------------------------------------------------
                         required time                         13.506    
                         arrival time                          -4.329    
  -------------------------------------------------------------------
                         slack                                  9.177    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_gen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_62_5_system_clk_gen_0 rise@0.000ns - clk_62_5_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.246ns (55.963%)  route 0.194ns (44.037%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.160ns
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         0.584    -0.740    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y49          FDRE                                         r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.148    -0.592 r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[22]/Q
                         net (fo=1, routed)           0.194    -0.398    system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[22]
    SLICE_X4Y52          LUT4 (Prop_lut4_I3_O)        0.098    -0.300 r  system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[23]
    SLICE_X4Y52          FDRE                                         r  system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         0.853    -1.160    system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X4Y52          FDRE                                         r  system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/C
                         clock pessimism              0.690    -0.470    
    SLICE_X4Y52          FDRE (Hold_fdre_C_D)         0.121    -0.349    system_wrapper_i/axi_reg/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
                            (rising edge-triggered cell PS7 clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_gen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_62_5_system_clk_gen_0 rise@0.000ns - clk_62_5_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.236%)  route 0.218ns (60.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.120ns
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         0.584    -0.740    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.599 r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.218    -0.380    system_wrapper_i/processing_system7_0/inst/M_AXI_GP0_BID[2]
    PS7_X0Y0             PS7                                          r  system_wrapper_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         0.893    -1.120    system_wrapper_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_wrapper_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.690    -0.431    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[2])
                                                      0.000    -0.431    system_wrapper_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_gen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_62_5_system_clk_gen_0 rise@0.000ns - clk_62_5_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.160ns
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    -0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         0.583    -0.741    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X0Y46          FDRE                                         r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.164    -0.577 r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.116    -0.461    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X4Y46          SRLC32E                                      r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         0.853    -1.160    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y46          SRLC32E                                      r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism              0.456    -0.704    
    SLICE_X4Y46          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.521    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.461    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_gen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_62_5_system_clk_gen_0 rise@0.000ns - clk_62_5_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.148ns (42.641%)  route 0.199ns (57.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.162ns
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         0.584    -0.740    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y49          FDRE                                         r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.148    -0.592 r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/Q
                         net (fo=1, routed)           0.199    -0.393    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[25]
    SLICE_X1Y50          FDRE                                         r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         0.851    -1.162    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y50          FDRE                                         r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                         clock pessimism              0.690    -0.472    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.018    -0.454    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_gen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_62_5_system_clk_gen_0 rise@0.000ns - clk_62_5_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.207ns (44.931%)  route 0.254ns (55.069%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.160ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         0.586    -0.738    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X4Y49          FDRE                                         r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.164    -0.574 r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[22]/Q
                         net (fo=1, routed)           0.254    -0.320    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[22]
    SLICE_X4Y50          LUT3 (Prop_lut3_I2_O)        0.043    -0.277 r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[22]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.277    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[22]_i_1__0_n_0
    SLICE_X4Y50          FDRE                                         r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         0.853    -1.160    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X4Y50          FDRE                                         r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[22]/C
                         clock pessimism              0.690    -0.470    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.131    -0.339    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[22]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_gen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_62_5_system_clk_gen_0 rise@0.000ns - clk_62_5_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.907%)  route 0.193ns (60.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.120ns
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         0.584    -0.740    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128    -0.612 r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.193    -0.419    system_wrapper_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  system_wrapper_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         0.893    -1.120    system_wrapper_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_wrapper_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.690    -0.431    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054    -0.485    system_wrapper_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_gen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_62_5_system_clk_gen_0 rise@0.000ns - clk_62_5_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.245ns (51.747%)  route 0.228ns (48.253%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.160ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         0.586    -0.738    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X4Y49          FDRE                                         r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.148    -0.590 r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[26]/Q
                         net (fo=1, routed)           0.228    -0.361    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[26]
    SLICE_X4Y50          LUT3 (Prop_lut3_I2_O)        0.097    -0.264 r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[26]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.264    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[26]_i_1__0_n_0
    SLICE_X4Y50          FDRE                                         r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         0.853    -1.160    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X4Y50          FDRE                                         r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[26]/C
                         clock pessimism              0.690    -0.470    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.131    -0.339    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[26]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_gen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_62_5_system_clk_gen_0 rise@0.000ns - clk_62_5_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.209ns (47.987%)  route 0.227ns (52.013%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.160ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         0.586    -0.738    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X4Y49          FDRE                                         r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.164    -0.574 r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[23]/Q
                         net (fo=1, routed)           0.227    -0.347    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[23]
    SLICE_X5Y50          LUT3 (Prop_lut3_I2_O)        0.045    -0.302 r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[23]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.302    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[23]_i_1__0_n_0
    SLICE_X5Y50          FDRE                                         r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         0.853    -1.160    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X5Y50          FDRE                                         r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[23]/C
                         clock pessimism              0.690    -0.470    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.091    -0.379    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[23]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_gen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_62_5_system_clk_gen_0 rise@0.000ns - clk_62_5_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.162ns
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         0.582    -0.742    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X0Y51          FDRE                                         r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.164    -0.578 r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.116    -0.462    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X0Y50          SRL16E                                       r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         0.851    -1.162    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y50          SRL16E                                       r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism              0.436    -0.726    
    SLICE_X0Y50          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.543    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.462    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_gen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_62_5_system_clk_gen_0 rise@0.000ns - clk_62_5_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.447%)  route 0.263ns (58.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.178ns
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         0.565    -0.759    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X9Y50          FDSE                                         r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDSE (Prop_fdse_C_Q)         0.141    -0.618 r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]/Q
                         net (fo=42, routed)          0.263    -0.355    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]
    SLICE_X9Y49          LUT6 (Prop_lut6_I1_O)        0.045    -0.310 r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.310    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_2_n_0
    SLICE_X9Y49          FDSE                                         r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         0.835    -1.178    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X9Y49          FDSE                                         r  system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]/C
                         clock pessimism              0.690    -0.488    
    SLICE_X9Y49          FDSE (Hold_fdse_C_D)         0.092    -0.396    system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_62_5_system_clk_gen_0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         16.000      13.845     BUFGCTRL_X0Y1    system_wrapper_i/clk_gen/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X27Y63     system_wrapper_i/rst_gen/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X27Y30     system_wrapper_i/rst_gen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X27Y65     system_wrapper_i/rst_gen/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X27Y65     system_wrapper_i/rst_gen/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X27Y65     system_wrapper_i/rst_gen/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X27Y65     system_wrapper_i/rst_gen/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X34Y63     system_wrapper_i/rst_gen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X34Y63     system_wrapper_i/rst_gen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y0  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.000       7.020      SLICE_X30Y65     system_wrapper_i/rst_gen/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.000       7.020      SLICE_X30Y65     system_wrapper_i/rst_gen/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         8.000       7.020      SLICE_X16Y44     system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         8.000       7.020      SLICE_X16Y44     system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         8.000       7.020      SLICE_X16Y44     system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         8.000       7.020      SLICE_X16Y44     system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         8.000       7.020      SLICE_X10Y39     system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         8.000       7.020      SLICE_X10Y40     system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         8.000       7.020      SLICE_X10Y41     system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         8.000       7.020      SLICE_X10Y40     system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         8.000       7.020      SLICE_X30Y65     system_wrapper_i/rst_gen/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         8.000       7.020      SLICE_X10Y40     system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         8.000       7.020      SLICE_X10Y41     system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         8.000       7.020      SLICE_X10Y40     system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         8.000       7.020      SLICE_X10Y40     system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         8.000       7.020      SLICE_X10Y41     system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         8.000       7.020      SLICE_X16Y44     system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         8.000       7.020      SLICE_X10Y41     system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         8.000       7.020      SLICE_X16Y44     system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         8.000       7.020      SLICE_X16Y44     system_wrapper_i/axi_reg/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_gen_0
  To Clock:  clkfbout_system_clk_gen_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_gen_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y6    system_wrapper_i/clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_200_system_clk_gen_0
  To Clock:  clk

Setup :           10  Failing Endpoints,  Worst Slack       -1.587ns,  Total Violation       -8.633ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.399ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.587ns  (required time - arrival time)
  Source:                 system_wrapper_i/processing_system7_0/inst/PS7_i/SAXIHP2ACLK
                            (rising edge-triggered cell PS7 clocked by clk_200_system_clk_gen_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/reg_rd_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@8.000ns - clk_200_system_clk_gen_0 rise@4.000ns)
  Data Path Delay:        9.094ns  (logic 1.620ns (17.814%)  route 7.474ns (82.186%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        3.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 9.546 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.070ns = ( 1.930 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_gen_0 rise edge)
                                                      4.000     4.000 r  
    U18                  IBUFDS                       0.000     4.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     5.285    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -1.725 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     0.035    system_wrapper_i/clk_gen/inst/clk_200_system_clk_gen_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.136 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.794     1.930    system_wrapper_i/processing_system7_0/inst/S_AXI_HP2_ACLK
    PS7_X0Y0             PS7                                          r  system_wrapper_i/processing_system7_0/inst/PS7_i/SAXIHP2ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP2ACLK_SAXIHP2RDATA[44])
                                                      1.372     3.302 r  system_wrapper_i/processing_system7_0/inst/PS7_i/SAXIHP2RDATA[44]
                         net (fo=2, routed)           3.684     6.985    system_wrapper_i/rp_dac/inst/m_axi_dac1_rdata_i[44]
    SLICE_X0Y19          LUT6 (Prop_lut6_I1_O)        0.124     7.109 r  system_wrapper_i/rp_dac/inst/reg_rd_data[12]_i_3/O
                         net (fo=1, routed)           3.790    10.899    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/reg_rd_data_reg[12]_0
    SLICE_X0Y7           LUT6 (Prop_lut6_I2_O)        0.124    11.023 r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/reg_rd_data[12]_i_1/O
                         net (fo=1, routed)           0.000    11.023    system_wrapper_i/rp_dac/inst/U_dac1_n_53
    SLICE_X0Y7           FDRE                                         r  system_wrapper_i/rp_dac/inst/reg_rd_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.546     9.546    system_wrapper_i/rp_dac/inst/clk
    SLICE_X0Y7           FDRE                                         r  system_wrapper_i/rp_dac/inst/reg_rd_data_reg[12]/C
                         clock pessimism              0.000     9.546    
                         clock uncertainty           -0.189     9.357    
    SLICE_X0Y7           FDRE (Setup_fdre_C_D)        0.079     9.436    system_wrapper_i/rp_dac/inst/reg_rd_data_reg[12]
  -------------------------------------------------------------------
                         required time                          9.436    
                         arrival time                         -11.023    
  -------------------------------------------------------------------
                         slack                                 -1.587    

Slack (VIOLATED) :        -1.248ns  (required time - arrival time)
  Source:                 system_wrapper_i/processing_system7_0/inst/PS7_i/SAXIHP2ACLK
                            (rising edge-triggered cell PS7 clocked by clk_200_system_clk_gen_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/reg_rd_data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@8.000ns - clk_200_system_clk_gen_0 rise@4.000ns)
  Data Path Delay:        8.711ns  (logic 1.620ns (18.597%)  route 7.091ns (81.403%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        3.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 9.504 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.070ns = ( 1.930 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_gen_0 rise edge)
                                                      4.000     4.000 r  
    U18                  IBUFDS                       0.000     4.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     5.285    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -1.725 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     0.035    system_wrapper_i/clk_gen/inst/clk_200_system_clk_gen_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.136 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.794     1.930    system_wrapper_i/processing_system7_0/inst/S_AXI_HP2_ACLK
    PS7_X0Y0             PS7                                          r  system_wrapper_i/processing_system7_0/inst/PS7_i/SAXIHP2ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP2ACLK_SAXIHP2RDATA[49])
                                                      1.372     3.302 r  system_wrapper_i/processing_system7_0/inst/PS7_i/SAXIHP2RDATA[49]
                         net (fo=2, routed)           3.716     7.017    system_wrapper_i/rp_dac/inst/m_axi_dac1_rdata_i[49]
    SLICE_X6Y30          LUT6 (Prop_lut6_I1_O)        0.124     7.141 r  system_wrapper_i/rp_dac/inst/reg_rd_data[17]_i_2/O
                         net (fo=1, routed)           3.375    10.517    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/reg_rd_data_reg[17]
    SLICE_X12Y38         LUT5 (Prop_lut5_I0_O)        0.124    10.641 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/reg_rd_data[17]_i_1/O
                         net (fo=1, routed)           0.000    10.641    system_wrapper_i/rp_dac/inst/U_dac2_n_40
    SLICE_X12Y38         FDRE                                         r  system_wrapper_i/rp_dac/inst/reg_rd_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.504     9.504    system_wrapper_i/rp_dac/inst/clk
    SLICE_X12Y38         FDRE                                         r  system_wrapper_i/rp_dac/inst/reg_rd_data_reg[17]/C
                         clock pessimism              0.000     9.504    
                         clock uncertainty           -0.189     9.315    
    SLICE_X12Y38         FDRE (Setup_fdre_C_D)        0.077     9.392    system_wrapper_i/rp_dac/inst/reg_rd_data_reg[17]
  -------------------------------------------------------------------
                         required time                          9.392    
                         arrival time                         -10.641    
  -------------------------------------------------------------------
                         slack                                 -1.248    

Slack (VIOLATED) :        -1.169ns  (required time - arrival time)
  Source:                 system_wrapper_i/processing_system7_0/inst/PS7_i/SAXIHP2ACLK
                            (rising edge-triggered cell PS7 clocked by clk_200_system_clk_gen_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/reg_rd_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@8.000ns - clk_200_system_clk_gen_0 rise@4.000ns)
  Data Path Delay:        8.664ns  (logic 1.620ns (18.698%)  route 7.044ns (81.302%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        3.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 9.532 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.070ns = ( 1.930 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_gen_0 rise edge)
                                                      4.000     4.000 r  
    U18                  IBUFDS                       0.000     4.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     5.285    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -1.725 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     0.035    system_wrapper_i/clk_gen/inst/clk_200_system_clk_gen_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.136 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.794     1.930    system_wrapper_i/processing_system7_0/inst/S_AXI_HP2_ACLK
    PS7_X0Y0             PS7                                          r  system_wrapper_i/processing_system7_0/inst/PS7_i/SAXIHP2ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP2ACLK_SAXIHP2RDATA[46])
                                                      1.372     3.302 r  system_wrapper_i/processing_system7_0/inst/PS7_i/SAXIHP2RDATA[46]
                         net (fo=2, routed)           3.971     7.273    system_wrapper_i/rp_dac/inst/m_axi_dac1_rdata_i[46]
    SLICE_X0Y26          LUT6 (Prop_lut6_I1_O)        0.124     7.397 r  system_wrapper_i/rp_dac/inst/reg_rd_data[14]_i_3/O
                         net (fo=1, routed)           3.073    10.469    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/reg_rd_data_reg[14]_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I2_O)        0.124    10.593 r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/reg_rd_data[14]_i_1/O
                         net (fo=1, routed)           0.000    10.593    system_wrapper_i/rp_dac/inst/U_dac1_n_51
    SLICE_X0Y26          FDRE                                         r  system_wrapper_i/rp_dac/inst/reg_rd_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.532     9.532    system_wrapper_i/rp_dac/inst/clk
    SLICE_X0Y26          FDRE                                         r  system_wrapper_i/rp_dac/inst/reg_rd_data_reg[14]/C
                         clock pessimism              0.000     9.532    
                         clock uncertainty           -0.189     9.343    
    SLICE_X0Y26          FDRE (Setup_fdre_C_D)        0.081     9.424    system_wrapper_i/rp_dac/inst/reg_rd_data_reg[14]
  -------------------------------------------------------------------
                         required time                          9.424    
                         arrival time                         -10.593    
  -------------------------------------------------------------------
                         slack                                 -1.169    

Slack (VIOLATED) :        -0.983ns  (required time - arrival time)
  Source:                 system_wrapper_i/processing_system7_0/inst/PS7_i/SAXIHP2ACLK
                            (rising edge-triggered cell PS7 clocked by clk_200_system_clk_gen_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/reg_rd_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@8.000ns - clk_200_system_clk_gen_0 rise@4.000ns)
  Data Path Delay:        8.444ns  (logic 1.620ns (19.186%)  route 6.824ns (80.814%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        3.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 9.500 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.070ns = ( 1.930 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_gen_0 rise edge)
                                                      4.000     4.000 r  
    U18                  IBUFDS                       0.000     4.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     5.285    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -1.725 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     0.035    system_wrapper_i/clk_gen/inst/clk_200_system_clk_gen_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.136 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.794     1.930    system_wrapper_i/processing_system7_0/inst/S_AXI_HP2_ACLK
    PS7_X0Y0             PS7                                          r  system_wrapper_i/processing_system7_0/inst/PS7_i/SAXIHP2ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP2ACLK_SAXIHP2RDATA[15])
                                                      1.372     3.302 r  system_wrapper_i/processing_system7_0/inst/PS7_i/SAXIHP2RDATA[15]
                         net (fo=2, routed)           3.854     7.156    system_wrapper_i/rp_dac/inst/m_axi_dac1_rdata_i[15]
    SLICE_X9Y33          LUT6 (Prop_lut6_I3_O)        0.124     7.280 r  system_wrapper_i/rp_dac/inst/reg_rd_data[15]_i_3/O
                         net (fo=1, routed)           2.970    10.249    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/reg_rd_data_reg[15]_0
    SLICE_X8Y33          LUT6 (Prop_lut6_I2_O)        0.124    10.373 r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/reg_rd_data[15]_i_1/O
                         net (fo=1, routed)           0.000    10.373    system_wrapper_i/rp_dac/inst/U_dac1_n_50
    SLICE_X8Y33          FDRE                                         r  system_wrapper_i/rp_dac/inst/reg_rd_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.500     9.500    system_wrapper_i/rp_dac/inst/clk
    SLICE_X8Y33          FDRE                                         r  system_wrapper_i/rp_dac/inst/reg_rd_data_reg[15]/C
                         clock pessimism              0.000     9.500    
                         clock uncertainty           -0.189     9.311    
    SLICE_X8Y33          FDRE (Setup_fdre_C_D)        0.079     9.390    system_wrapper_i/rp_dac/inst/reg_rd_data_reg[15]
  -------------------------------------------------------------------
                         required time                          9.390    
                         arrival time                         -10.373    
  -------------------------------------------------------------------
                         slack                                 -0.983    

Slack (VIOLATED) :        -0.923ns  (required time - arrival time)
  Source:                 system_wrapper_i/processing_system7_0/inst/PS7_i/SAXIHP2ACLK
                            (rising edge-triggered cell PS7 clocked by clk_200_system_clk_gen_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/reg_rd_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@8.000ns - clk_200_system_clk_gen_0 rise@4.000ns)
  Data Path Delay:        8.330ns  (logic 1.620ns (19.448%)  route 6.710ns (80.552%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        3.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 9.496 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.070ns = ( 1.930 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_gen_0 rise edge)
                                                      4.000     4.000 r  
    U18                  IBUFDS                       0.000     4.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     5.285    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -1.725 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     0.035    system_wrapper_i/clk_gen/inst/clk_200_system_clk_gen_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.136 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.794     1.930    system_wrapper_i/processing_system7_0/inst/S_AXI_HP2_ACLK
    PS7_X0Y0             PS7                                          r  system_wrapper_i/processing_system7_0/inst/PS7_i/SAXIHP2ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP2ACLK_SAXIHP2RDATA[35])
                                                      1.372     3.302 r  system_wrapper_i/processing_system7_0/inst/PS7_i/SAXIHP2RDATA[35]
                         net (fo=2, routed)           3.834     7.136    system_wrapper_i/rp_dac/inst/m_axi_dac1_rdata_i[35]
    SLICE_X9Y29          LUT6 (Prop_lut6_I0_O)        0.124     7.260 r  system_wrapper_i/rp_dac/inst/reg_rd_data[3]_i_3/O
                         net (fo=1, routed)           2.876    10.136    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/reg_rd_data_reg[3]_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I1_O)        0.124    10.260 r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/reg_rd_data[3]_i_1/O
                         net (fo=1, routed)           0.000    10.260    system_wrapper_i/rp_dac/inst/U_dac1_n_62
    SLICE_X9Y30          FDRE                                         r  system_wrapper_i/rp_dac/inst/reg_rd_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.496     9.496    system_wrapper_i/rp_dac/inst/clk
    SLICE_X9Y30          FDRE                                         r  system_wrapper_i/rp_dac/inst/reg_rd_data_reg[3]/C
                         clock pessimism              0.000     9.496    
                         clock uncertainty           -0.189     9.307    
    SLICE_X9Y30          FDRE (Setup_fdre_C_D)        0.029     9.336    system_wrapper_i/rp_dac/inst/reg_rd_data_reg[3]
  -------------------------------------------------------------------
                         required time                          9.336    
                         arrival time                         -10.260    
  -------------------------------------------------------------------
                         slack                                 -0.923    

Slack (VIOLATED) :        -0.906ns  (required time - arrival time)
  Source:                 system_wrapper_i/processing_system7_0/inst/PS7_i/SAXIHP2ACLK
                            (rising edge-triggered cell PS7 clocked by clk_200_system_clk_gen_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/reg_rd_data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@8.000ns - clk_200_system_clk_gen_0 rise@4.000ns)
  Data Path Delay:        8.326ns  (logic 1.620ns (19.457%)  route 6.706ns (80.543%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        3.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 9.507 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.070ns = ( 1.930 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_gen_0 rise edge)
                                                      4.000     4.000 r  
    U18                  IBUFDS                       0.000     4.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     5.285    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -1.725 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     0.035    system_wrapper_i/clk_gen/inst/clk_200_system_clk_gen_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.136 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.794     1.930    system_wrapper_i/processing_system7_0/inst/S_AXI_HP2_ACLK
    PS7_X0Y0             PS7                                          r  system_wrapper_i/processing_system7_0/inst/PS7_i/SAXIHP2ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP2ACLK_SAXIHP2RDATA[31])
                                                      1.372     3.302 r  system_wrapper_i/processing_system7_0/inst/PS7_i/SAXIHP2RDATA[31]
                         net (fo=2, routed)           3.961     7.263    system_wrapper_i/rp_dac/inst/m_axi_dac1_rdata_i[31]
    SLICE_X11Y45         LUT6 (Prop_lut6_I3_O)        0.124     7.387 r  system_wrapper_i/rp_dac/inst/reg_rd_data[31]_i_6/O
                         net (fo=1, routed)           2.745    10.131    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/reg_rd_data_reg[31]_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.124    10.255 r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/reg_rd_data[31]_i_2/O
                         net (fo=1, routed)           0.000    10.255    system_wrapper_i/rp_dac/inst/U_dac1_n_42
    SLICE_X11Y45         FDRE                                         r  system_wrapper_i/rp_dac/inst/reg_rd_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.507     9.507    system_wrapper_i/rp_dac/inst/clk
    SLICE_X11Y45         FDRE                                         r  system_wrapper_i/rp_dac/inst/reg_rd_data_reg[31]/C
                         clock pessimism              0.000     9.507    
                         clock uncertainty           -0.189     9.318    
    SLICE_X11Y45         FDRE (Setup_fdre_C_D)        0.031     9.349    system_wrapper_i/rp_dac/inst/reg_rd_data_reg[31]
  -------------------------------------------------------------------
                         required time                          9.349    
                         arrival time                         -10.255    
  -------------------------------------------------------------------
                         slack                                 -0.906    

Slack (VIOLATED) :        -0.797ns  (required time - arrival time)
  Source:                 system_wrapper_i/processing_system7_0/inst/PS7_i/SAXIHP2ACLK
                            (rising edge-triggered cell PS7 clocked by clk_200_system_clk_gen_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/reg_rd_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@8.000ns - clk_200_system_clk_gen_0 rise@4.000ns)
  Data Path Delay:        8.201ns  (logic 1.620ns (19.753%)  route 6.581ns (80.247%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        3.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 9.493 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.070ns = ( 1.930 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_gen_0 rise edge)
                                                      4.000     4.000 r  
    U18                  IBUFDS                       0.000     4.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     5.285    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -1.725 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     0.035    system_wrapper_i/clk_gen/inst/clk_200_system_clk_gen_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.136 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.794     1.930    system_wrapper_i/processing_system7_0/inst/S_AXI_HP2_ACLK
    PS7_X0Y0             PS7                                          r  system_wrapper_i/processing_system7_0/inst/PS7_i/SAXIHP2ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP2ACLK_SAXIHP2RDATA[2])
                                                      1.372     3.302 r  system_wrapper_i/processing_system7_0/inst/PS7_i/SAXIHP2RDATA[2]
                         net (fo=2, routed)           3.510     6.812    system_wrapper_i/rp_dac/inst/m_axi_dac1_rdata_i[2]
    SLICE_X15Y16         LUT6 (Prop_lut6_I4_O)        0.124     6.936 r  system_wrapper_i/rp_dac/inst/reg_rd_data[2]_i_3/O
                         net (fo=1, routed)           3.071    10.007    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/reg_rd_data_reg[2]_0
    SLICE_X14Y32         LUT6 (Prop_lut6_I1_O)        0.124    10.131 r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/reg_rd_data[2]_i_1/O
                         net (fo=1, routed)           0.000    10.131    system_wrapper_i/rp_dac/inst/U_dac1_n_63
    SLICE_X14Y32         FDRE                                         r  system_wrapper_i/rp_dac/inst/reg_rd_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.493     9.493    system_wrapper_i/rp_dac/inst/clk
    SLICE_X14Y32         FDRE                                         r  system_wrapper_i/rp_dac/inst/reg_rd_data_reg[2]/C
                         clock pessimism              0.000     9.493    
                         clock uncertainty           -0.189     9.304    
    SLICE_X14Y32         FDRE (Setup_fdre_C_D)        0.029     9.333    system_wrapper_i/rp_dac/inst/reg_rd_data_reg[2]
  -------------------------------------------------------------------
                         required time                          9.333    
                         arrival time                         -10.131    
  -------------------------------------------------------------------
                         slack                                 -0.797    

Slack (VIOLATED) :        -0.515ns  (required time - arrival time)
  Source:                 system_wrapper_i/processing_system7_0/inst/PS7_i/SAXIHP2ACLK
                            (rising edge-triggered cell PS7 clocked by clk_200_system_clk_gen_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/reg_rd_data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@8.000ns - clk_200_system_clk_gen_0 rise@4.000ns)
  Data Path Delay:        8.022ns  (logic 1.620ns (20.194%)  route 6.402ns (79.806%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        3.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 9.546 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.070ns = ( 1.930 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_gen_0 rise edge)
                                                      4.000     4.000 r  
    U18                  IBUFDS                       0.000     4.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     5.285    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -1.725 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     0.035    system_wrapper_i/clk_gen/inst/clk_200_system_clk_gen_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.136 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.794     1.930    system_wrapper_i/processing_system7_0/inst/S_AXI_HP2_ACLK
    PS7_X0Y0             PS7                                          r  system_wrapper_i/processing_system7_0/inst/PS7_i/SAXIHP2ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP2ACLK_SAXIHP2RDATA[21])
                                                      1.372     3.302 r  system_wrapper_i/processing_system7_0/inst/PS7_i/SAXIHP2RDATA[21]
                         net (fo=2, routed)           3.067     6.368    system_wrapper_i/rp_dac/inst/m_axi_dac1_rdata_i[21]
    SLICE_X0Y21          LUT6 (Prop_lut6_I3_O)        0.124     6.492 r  system_wrapper_i/rp_dac/inst/reg_rd_data[21]_i_2/O
                         net (fo=1, routed)           3.335     9.828    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/reg_rd_data_reg[21]
    SLICE_X0Y7           LUT5 (Prop_lut5_I0_O)        0.124     9.952 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/reg_rd_data[21]_i_1/O
                         net (fo=1, routed)           0.000     9.952    system_wrapper_i/rp_dac/inst/U_dac2_n_36
    SLICE_X0Y7           FDRE                                         r  system_wrapper_i/rp_dac/inst/reg_rd_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.546     9.546    system_wrapper_i/rp_dac/inst/clk
    SLICE_X0Y7           FDRE                                         r  system_wrapper_i/rp_dac/inst/reg_rd_data_reg[21]/C
                         clock pessimism              0.000     9.546    
                         clock uncertainty           -0.189     9.357    
    SLICE_X0Y7           FDRE (Setup_fdre_C_D)        0.079     9.436    system_wrapper_i/rp_dac/inst/reg_rd_data_reg[21]
  -------------------------------------------------------------------
                         required time                          9.436    
                         arrival time                          -9.952    
  -------------------------------------------------------------------
                         slack                                 -0.515    

Slack (VIOLATED) :        -0.277ns  (required time - arrival time)
  Source:                 system_wrapper_i/processing_system7_0/inst/PS7_i/SAXIHP2ACLK
                            (rising edge-triggered cell PS7 clocked by clk_200_system_clk_gen_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/reg_rd_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@8.000ns - clk_200_system_clk_gen_0 rise@4.000ns)
  Data Path Delay:        7.733ns  (logic 1.620ns (20.949%)  route 6.113ns (79.051%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        3.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 9.497 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.070ns = ( 1.930 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_gen_0 rise edge)
                                                      4.000     4.000 r  
    U18                  IBUFDS                       0.000     4.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     5.285    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -1.725 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     0.035    system_wrapper_i/clk_gen/inst/clk_200_system_clk_gen_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.136 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.794     1.930    system_wrapper_i/processing_system7_0/inst/S_AXI_HP2_ACLK
    PS7_X0Y0             PS7                                          r  system_wrapper_i/processing_system7_0/inst/PS7_i/SAXIHP2ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP2ACLK_SAXIHP2RDATA[38])
                                                      1.372     3.302 r  system_wrapper_i/processing_system7_0/inst/PS7_i/SAXIHP2RDATA[38]
                         net (fo=2, routed)           2.860     6.162    system_wrapper_i/rp_dac/inst/m_axi_dac1_rdata_i[38]
    SLICE_X0Y24          LUT6 (Prop_lut6_I1_O)        0.124     6.286 r  system_wrapper_i/rp_dac/inst/reg_rd_data[6]_i_2/O
                         net (fo=1, routed)           3.253     9.539    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/reg_rd_data_reg[6]
    SLICE_X8Y31          LUT5 (Prop_lut5_I0_O)        0.124     9.663 r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/reg_rd_data[6]_i_1/O
                         net (fo=1, routed)           0.000     9.663    system_wrapper_i/rp_dac/inst/U_dac1_n_59
    SLICE_X8Y31          FDRE                                         r  system_wrapper_i/rp_dac/inst/reg_rd_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.497     9.497    system_wrapper_i/rp_dac/inst/clk
    SLICE_X8Y31          FDRE                                         r  system_wrapper_i/rp_dac/inst/reg_rd_data_reg[6]/C
                         clock pessimism              0.000     9.497    
                         clock uncertainty           -0.189     9.308    
    SLICE_X8Y31          FDRE (Setup_fdre_C_D)        0.077     9.385    system_wrapper_i/rp_dac/inst/reg_rd_data_reg[6]
  -------------------------------------------------------------------
                         required time                          9.385    
                         arrival time                          -9.663    
  -------------------------------------------------------------------
                         slack                                 -0.277    

Slack (VIOLATED) :        -0.227ns  (required time - arrival time)
  Source:                 system_wrapper_i/processing_system7_0/inst/PS7_i/SAXIHP2ACLK
                            (rising edge-triggered cell PS7 clocked by clk_200_system_clk_gen_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/reg_rd_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@8.000ns - clk_200_system_clk_gen_0 rise@4.000ns)
  Data Path Delay:        7.685ns  (logic 1.620ns (21.080%)  route 6.065ns (78.920%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        3.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 9.495 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.070ns = ( 1.930 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_gen_0 rise edge)
                                                      4.000     4.000 r  
    U18                  IBUFDS                       0.000     4.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     5.285    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -1.725 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     0.035    system_wrapper_i/clk_gen/inst/clk_200_system_clk_gen_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.136 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.794     1.930    system_wrapper_i/processing_system7_0/inst/S_AXI_HP2_ACLK
    PS7_X0Y0             PS7                                          r  system_wrapper_i/processing_system7_0/inst/PS7_i/SAXIHP2ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP2ACLK_SAXIHP2RDATA[19])
                                                      1.372     3.302 r  system_wrapper_i/processing_system7_0/inst/PS7_i/SAXIHP2RDATA[19]
                         net (fo=2, routed)           3.526     6.828    system_wrapper_i/rp_dac/inst/m_axi_dac1_rdata_i[19]
    SLICE_X5Y29          LUT6 (Prop_lut6_I3_O)        0.124     6.952 r  system_wrapper_i/rp_dac/inst/reg_rd_data[19]_i_2/O
                         net (fo=1, routed)           2.539     9.491    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/reg_rd_data_reg[19]
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.124     9.615 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/reg_rd_data[19]_i_1/O
                         net (fo=1, routed)           0.000     9.615    system_wrapper_i/rp_dac/inst/U_dac2_n_38
    SLICE_X6Y29          FDRE                                         r  system_wrapper_i/rp_dac/inst/reg_rd_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.495     9.495    system_wrapper_i/rp_dac/inst/clk
    SLICE_X6Y29          FDRE                                         r  system_wrapper_i/rp_dac/inst/reg_rd_data_reg[19]/C
                         clock pessimism              0.000     9.495    
                         clock uncertainty           -0.189     9.306    
    SLICE_X6Y29          FDRE (Setup_fdre_C_D)        0.081     9.387    system_wrapper_i/rp_dac/inst/reg_rd_data_reg[19]
  -------------------------------------------------------------------
                         required time                          9.387    
                         arrival time                          -9.615    
  -------------------------------------------------------------------
                         slack                                 -0.227    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 system_wrapper_i/processing_system7_0/inst/PS7_i/SAXIHP2ACLK
                            (rising edge-triggered cell PS7 clocked by clk_200_system_clk_gen_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/reg_rd_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_200_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        5.240ns  (logic 1.229ns (23.453%)  route 4.011ns (76.547%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        4.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.676ns
    Source Clock Delay      (SCD):    -2.647ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     1.162    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    -5.957 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -4.357    system_wrapper_i/clk_gen/inst/clk_200_system_clk_gen_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -4.266 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.620    -2.647    system_wrapper_i/processing_system7_0/inst/S_AXI_HP2_ACLK
    PS7_X0Y0             PS7                                          r  system_wrapper_i/processing_system7_0/inst/PS7_i/SAXIHP2ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP2ACLK_SAXIHP2RDATA[18])
                                                      1.029    -1.618 r  system_wrapper_i/processing_system7_0/inst/PS7_i/SAXIHP2RDATA[18]
                         net (fo=2, routed)           2.359     0.741    system_wrapper_i/rp_dac/inst/m_axi_dac1_rdata_i[18]
    SLICE_X7Y20          LUT6 (Prop_lut6_I3_O)        0.100     0.841 r  system_wrapper_i/rp_dac/inst/reg_rd_data[18]_i_2/O
                         net (fo=1, routed)           1.653     2.494    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/reg_rd_data_reg[18]
    SLICE_X12Y36         LUT5 (Prop_lut5_I0_O)        0.100     2.594 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/reg_rd_data[18]_i_1/O
                         net (fo=1, routed)           0.000     2.594    system_wrapper_i/rp_dac/inst/U_dac2_n_39
    SLICE_X12Y36         FDRE                                         r  system_wrapper_i/rp_dac/inst/reg_rd_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.676     1.676    system_wrapper_i/rp_dac/inst/clk
    SLICE_X12Y36         FDRE                                         r  system_wrapper_i/rp_dac/inst/reg_rd_data_reg[18]/C
                         clock pessimism              0.000     1.676    
                         clock uncertainty            0.189     1.865    
    SLICE_X12Y36         FDRE (Hold_fdre_C_D)         0.330     2.195    system_wrapper_i/rp_dac/inst/reg_rd_data_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.594    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 system_wrapper_i/processing_system7_0/inst/PS7_i/SAXIHP2ACLK
                            (rising edge-triggered cell PS7 clocked by clk_200_system_clk_gen_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/reg_rd_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_200_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 1.229ns (23.316%)  route 4.042ns (76.684%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        4.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    -2.647ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     1.162    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    -5.957 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -4.357    system_wrapper_i/clk_gen/inst/clk_200_system_clk_gen_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -4.266 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.620    -2.647    system_wrapper_i/processing_system7_0/inst/S_AXI_HP2_ACLK
    PS7_X0Y0             PS7                                          r  system_wrapper_i/processing_system7_0/inst/PS7_i/SAXIHP2ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP2ACLK_SAXIHP2RDATA[9])
                                                      1.029    -1.618 r  system_wrapper_i/processing_system7_0/inst/PS7_i/SAXIHP2RDATA[9]
                         net (fo=2, routed)           2.868     1.251    system_wrapper_i/rp_dac/inst/m_axi_dac1_rdata_i[9]
    SLICE_X7Y25          LUT6 (Prop_lut6_I3_O)        0.100     1.351 r  system_wrapper_i/rp_dac/inst/reg_rd_data[9]_i_3/O
                         net (fo=1, routed)           1.174     2.525    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/reg_rd_data_reg[9]_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I2_O)        0.100     2.625 r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/reg_rd_data[9]_i_1/O
                         net (fo=1, routed)           0.000     2.625    system_wrapper_i/rp_dac/inst/U_dac1_n_56
    SLICE_X10Y32         FDRE                                         r  system_wrapper_i/rp_dac/inst/reg_rd_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.672     1.672    system_wrapper_i/rp_dac/inst/clk
    SLICE_X10Y32         FDRE                                         r  system_wrapper_i/rp_dac/inst/reg_rd_data_reg[9]/C
                         clock pessimism              0.000     1.672    
                         clock uncertainty            0.189     1.861    
    SLICE_X10Y32         FDRE (Hold_fdre_C_D)         0.333     2.194    system_wrapper_i/rp_dac/inst/reg_rd_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.625    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 system_wrapper_i/processing_system7_0/inst/PS7_i/SAXIHP2ACLK
                            (rising edge-triggered cell PS7 clocked by clk_200_system_clk_gen_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/reg_rd_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_200_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        5.226ns  (logic 1.229ns (23.516%)  route 3.997ns (76.484%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        4.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.670ns
    Source Clock Delay      (SCD):    -2.647ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     1.162    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    -5.957 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -4.357    system_wrapper_i/clk_gen/inst/clk_200_system_clk_gen_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -4.266 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.620    -2.647    system_wrapper_i/processing_system7_0/inst/S_AXI_HP2_ACLK
    PS7_X0Y0             PS7                                          r  system_wrapper_i/processing_system7_0/inst/PS7_i/SAXIHP2ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP2ACLK_SAXIHP2RDATA[33])
                                                      1.029    -1.618 r  system_wrapper_i/processing_system7_0/inst/PS7_i/SAXIHP2RDATA[33]
                         net (fo=2, routed)           2.772     1.154    system_wrapper_i/rp_dac/inst/m_axi_dac1_rdata_i[33]
    SLICE_X9Y31          LUT6 (Prop_lut6_I0_O)        0.100     1.254 r  system_wrapper_i/rp_dac/inst/reg_rd_data[1]_i_3/O
                         net (fo=1, routed)           1.225     2.480    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/reg_rd_data_reg[1]_0
    SLICE_X9Y31          LUT6 (Prop_lut6_I1_O)        0.100     2.580 r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/reg_rd_data[1]_i_1/O
                         net (fo=1, routed)           0.000     2.580    system_wrapper_i/rp_dac/inst/U_dac1_n_64
    SLICE_X9Y31          FDRE                                         r  system_wrapper_i/rp_dac/inst/reg_rd_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.670     1.670    system_wrapper_i/rp_dac/inst/clk
    SLICE_X9Y31          FDRE                                         r  system_wrapper_i/rp_dac/inst/reg_rd_data_reg[1]/C
                         clock pessimism              0.000     1.670    
                         clock uncertainty            0.189     1.859    
    SLICE_X9Y31          FDRE (Hold_fdre_C_D)         0.269     2.128    system_wrapper_i/rp_dac/inst/reg_rd_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.128    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 system_wrapper_i/processing_system7_0/inst/PS7_i/SAXIHP2ACLK
                            (rising edge-triggered cell PS7 clocked by clk_200_system_clk_gen_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/reg_rd_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_200_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        5.290ns  (logic 1.229ns (23.231%)  route 4.061ns (76.769%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        4.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.668ns
    Source Clock Delay      (SCD):    -2.647ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     1.162    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    -5.957 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -4.357    system_wrapper_i/clk_gen/inst/clk_200_system_clk_gen_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -4.266 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.620    -2.647    system_wrapper_i/processing_system7_0/inst/S_AXI_HP2_ACLK
    PS7_X0Y0             PS7                                          r  system_wrapper_i/processing_system7_0/inst/PS7_i/SAXIHP2ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP2ACLK_SAXIHP2RDATA[51])
                                                      1.029    -1.618 r  system_wrapper_i/processing_system7_0/inst/PS7_i/SAXIHP2RDATA[51]
                         net (fo=2, routed)           1.913     0.296    system_wrapper_i/rp_dac/inst/m_axi_dac1_rdata_i[51]
    SLICE_X5Y29          LUT6 (Prop_lut6_I1_O)        0.100     0.396 r  system_wrapper_i/rp_dac/inst/reg_rd_data[19]_i_2/O
                         net (fo=1, routed)           2.148     2.544    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/reg_rd_data_reg[19]
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.100     2.644 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/reg_rd_data[19]_i_1/O
                         net (fo=1, routed)           0.000     2.644    system_wrapper_i/rp_dac/inst/U_dac2_n_38
    SLICE_X6Y29          FDRE                                         r  system_wrapper_i/rp_dac/inst/reg_rd_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.668     1.668    system_wrapper_i/rp_dac/inst/clk
    SLICE_X6Y29          FDRE                                         r  system_wrapper_i/rp_dac/inst/reg_rd_data_reg[19]/C
                         clock pessimism              0.000     1.668    
                         clock uncertainty            0.189     1.857    
    SLICE_X6Y29          FDRE (Hold_fdre_C_D)         0.333     2.190    system_wrapper_i/rp_dac/inst/reg_rd_data_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.190    
                         arrival time                           2.644    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 system_wrapper_i/processing_system7_0/inst/PS7_i/SAXIHP2ACLK
                            (rising edge-triggered cell PS7 clocked by clk_200_system_clk_gen_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/reg_rd_data_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_200_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        5.242ns  (logic 1.229ns (23.445%)  route 4.013ns (76.555%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        4.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.681ns
    Source Clock Delay      (SCD):    -2.647ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     1.162    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    -5.957 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -4.357    system_wrapper_i/clk_gen/inst/clk_200_system_clk_gen_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -4.266 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.620    -2.647    system_wrapper_i/processing_system7_0/inst/S_AXI_HP2_ACLK
    PS7_X0Y0             PS7                                          r  system_wrapper_i/processing_system7_0/inst/PS7_i/SAXIHP2ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP2ACLK_SAXIHP2RDATA[30])
                                                      1.029    -1.618 r  system_wrapper_i/processing_system7_0/inst/PS7_i/SAXIHP2RDATA[30]
                         net (fo=2, routed)           2.901     1.283    system_wrapper_i/rp_dac/inst/m_axi_dac1_rdata_i[30]
    SLICE_X6Y34          LUT6 (Prop_lut6_I3_O)        0.100     1.383 r  system_wrapper_i/rp_dac/inst/reg_rd_data[30]_i_3/O
                         net (fo=1, routed)           1.112     2.495    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/reg_rd_data_reg[30]_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.100     2.595 r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/reg_rd_data[30]_i_1/O
                         net (fo=1, routed)           0.000     2.595    system_wrapper_i/rp_dac/inst/U_dac1_n_43
    SLICE_X11Y45         FDRE                                         r  system_wrapper_i/rp_dac/inst/reg_rd_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.681     1.681    system_wrapper_i/rp_dac/inst/clk
    SLICE_X11Y45         FDRE                                         r  system_wrapper_i/rp_dac/inst/reg_rd_data_reg[30]/C
                         clock pessimism              0.000     1.681    
                         clock uncertainty            0.189     1.870    
    SLICE_X11Y45         FDRE (Hold_fdre_C_D)         0.269     2.139    system_wrapper_i/rp_dac/inst/reg_rd_data_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.139    
                         arrival time                           2.595    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 system_wrapper_i/processing_system7_0/inst/PS7_i/SAXIHP2ACLK
                            (rising edge-triggered cell PS7 clocked by clk_200_system_clk_gen_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/reg_rd_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_200_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        5.241ns  (logic 1.229ns (23.450%)  route 4.012ns (76.550%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        4.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.676ns
    Source Clock Delay      (SCD):    -2.647ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     1.162    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    -5.957 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -4.357    system_wrapper_i/clk_gen/inst/clk_200_system_clk_gen_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -4.266 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.620    -2.647    system_wrapper_i/processing_system7_0/inst/S_AXI_HP2_ACLK
    PS7_X0Y0             PS7                                          r  system_wrapper_i/processing_system7_0/inst/PS7_i/SAXIHP2ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP2ACLK_SAXIHP2RDATA[56])
                                                      1.029    -1.618 r  system_wrapper_i/processing_system7_0/inst/PS7_i/SAXIHP2RDATA[56]
                         net (fo=2, routed)           2.626     1.008    system_wrapper_i/rp_dac/inst/m_axi_dac1_rdata_i[56]
    SLICE_X0Y44          LUT6 (Prop_lut6_I1_O)        0.100     1.108 r  system_wrapper_i/rp_dac/inst/reg_rd_data[24]_i_3/O
                         net (fo=1, routed)           1.386     2.494    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/reg_rd_data_reg[24]_0
    SLICE_X14Y44         LUT6 (Prop_lut6_I2_O)        0.100     2.594 r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/reg_rd_data[24]_i_1/O
                         net (fo=1, routed)           0.000     2.594    system_wrapper_i/rp_dac/inst/U_dac1_n_49
    SLICE_X14Y44         FDRE                                         r  system_wrapper_i/rp_dac/inst/reg_rd_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.676     1.676    system_wrapper_i/rp_dac/inst/clk
    SLICE_X14Y44         FDRE                                         r  system_wrapper_i/rp_dac/inst/reg_rd_data_reg[24]/C
                         clock pessimism              0.000     1.676    
                         clock uncertainty            0.189     1.865    
    SLICE_X14Y44         FDRE (Hold_fdre_C_D)         0.269     2.134    system_wrapper_i/rp_dac/inst/reg_rd_data_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.134    
                         arrival time                           2.594    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 system_wrapper_i/processing_system7_0/inst/PS7_i/SAXIHP2ACLK
                            (rising edge-triggered cell PS7 clocked by clk_200_system_clk_gen_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/reg_rd_data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_200_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        5.279ns  (logic 1.229ns (23.283%)  route 4.050ns (76.717%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        4.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    -2.647ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     1.162    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    -5.957 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -4.357    system_wrapper_i/clk_gen/inst/clk_200_system_clk_gen_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -4.266 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.620    -2.647    system_wrapper_i/processing_system7_0/inst/S_AXI_HP2_ACLK
    PS7_X0Y0             PS7                                          r  system_wrapper_i/processing_system7_0/inst/PS7_i/SAXIHP2ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP2ACLK_SAXIHP2RDATA[58])
                                                      1.029    -1.618 r  system_wrapper_i/processing_system7_0/inst/PS7_i/SAXIHP2RDATA[58]
                         net (fo=2, routed)           2.997     1.380    system_wrapper_i/rp_dac/inst/m_axi_dac1_rdata_i[58]
    SLICE_X9Y47          LUT6 (Prop_lut6_I1_O)        0.100     1.480 r  system_wrapper_i/rp_dac/inst/reg_rd_data[26]_i_3/O
                         net (fo=1, routed)           1.052     2.532    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/reg_rd_data_reg[26]_0
    SLICE_X14Y47         LUT6 (Prop_lut6_I2_O)        0.100     2.632 r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/reg_rd_data[26]_i_1/O
                         net (fo=1, routed)           0.000     2.632    system_wrapper_i/rp_dac/inst/U_dac1_n_47
    SLICE_X14Y47         FDRE                                         r  system_wrapper_i/rp_dac/inst/reg_rd_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.677     1.677    system_wrapper_i/rp_dac/inst/clk
    SLICE_X14Y47         FDRE                                         r  system_wrapper_i/rp_dac/inst/reg_rd_data_reg[26]/C
                         clock pessimism              0.000     1.677    
                         clock uncertainty            0.189     1.866    
    SLICE_X14Y47         FDRE (Hold_fdre_C_D)         0.269     2.135    system_wrapper_i/rp_dac/inst/reg_rd_data_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           2.632    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 system_wrapper_i/processing_system7_0/inst/PS7_i/SAXIHP2ACLK
                            (rising edge-triggered cell PS7 clocked by clk_200_system_clk_gen_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/reg_rd_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_200_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        5.290ns  (logic 1.229ns (23.232%)  route 4.061ns (76.768%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        4.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.669ns
    Source Clock Delay      (SCD):    -2.647ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     1.162    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    -5.957 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -4.357    system_wrapper_i/clk_gen/inst/clk_200_system_clk_gen_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -4.266 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.620    -2.647    system_wrapper_i/processing_system7_0/inst/S_AXI_HP2_ACLK
    PS7_X0Y0             PS7                                          r  system_wrapper_i/processing_system7_0/inst/PS7_i/SAXIHP2ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP2ACLK_SAXIHP2RDATA[5])
                                                      1.029    -1.618 r  system_wrapper_i/processing_system7_0/inst/PS7_i/SAXIHP2RDATA[5]
                         net (fo=2, routed)           2.781     1.163    system_wrapper_i/rp_dac/inst/m_axi_dac1_rdata_i[5]
    SLICE_X8Y30          LUT6 (Prop_lut6_I3_O)        0.100     1.263 r  system_wrapper_i/rp_dac/inst/reg_rd_data[5]_i_4/O
                         net (fo=1, routed)           1.280     2.544    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/reg_rd_data_reg[5]
    SLICE_X9Y30          LUT5 (Prop_lut5_I4_O)        0.100     2.644 r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/reg_rd_data[5]_i_1/O
                         net (fo=1, routed)           0.000     2.644    system_wrapper_i/rp_dac/inst/U_dac1_n_60
    SLICE_X9Y30          FDRE                                         r  system_wrapper_i/rp_dac/inst/reg_rd_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.669     1.669    system_wrapper_i/rp_dac/inst/clk
    SLICE_X9Y30          FDRE                                         r  system_wrapper_i/rp_dac/inst/reg_rd_data_reg[5]/C
                         clock pessimism              0.000     1.669    
                         clock uncertainty            0.189     1.858    
    SLICE_X9Y30          FDRE (Hold_fdre_C_D)         0.270     2.128    system_wrapper_i/rp_dac/inst/reg_rd_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.128    
                         arrival time                           2.644    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 system_wrapper_i/processing_system7_0/inst/PS7_i/SAXIHP2ACLK
                            (rising edge-triggered cell PS7 clocked by clk_200_system_clk_gen_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/reg_rd_data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_200_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        5.310ns  (logic 1.229ns (23.144%)  route 4.081ns (76.856%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        4.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    -2.647ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     1.162    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    -5.957 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -4.357    system_wrapper_i/clk_gen/inst/clk_200_system_clk_gen_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -4.266 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.620    -2.647    system_wrapper_i/processing_system7_0/inst/S_AXI_HP2_ACLK
    PS7_X0Y0             PS7                                          r  system_wrapper_i/processing_system7_0/inst/PS7_i/SAXIHP2ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP2ACLK_SAXIHP2RDATA[48])
                                                      1.029    -1.618 r  system_wrapper_i/processing_system7_0/inst/PS7_i/SAXIHP2RDATA[48]
                         net (fo=2, routed)           2.625     1.007    system_wrapper_i/rp_dac/inst/m_axi_dac1_rdata_i[48]
    SLICE_X5Y32          LUT6 (Prop_lut6_I1_O)        0.100     1.107 r  system_wrapper_i/rp_dac/inst/reg_rd_data[16]_i_2/O
                         net (fo=1, routed)           1.456     2.564    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/reg_rd_data_reg[16]
    SLICE_X13Y39         LUT5 (Prop_lut5_I0_O)        0.100     2.664 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_dma_mm2s_ctrl/reg_rd_data[16]_i_1/O
                         net (fo=1, routed)           0.000     2.664    system_wrapper_i/rp_dac/inst/U_dac2_n_41
    SLICE_X13Y39         FDRE                                         r  system_wrapper_i/rp_dac/inst/reg_rd_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.679     1.679    system_wrapper_i/rp_dac/inst/clk
    SLICE_X13Y39         FDRE                                         r  system_wrapper_i/rp_dac/inst/reg_rd_data_reg[16]/C
                         clock pessimism              0.000     1.679    
                         clock uncertainty            0.189     1.868    
    SLICE_X13Y39         FDRE (Hold_fdre_C_D)         0.269     2.137    system_wrapper_i/rp_dac/inst/reg_rd_data_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.137    
                         arrival time                           2.664    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 system_wrapper_i/processing_system7_0/inst/PS7_i/SAXIHP2ACLK
                            (rising edge-triggered cell PS7 clocked by clk_200_system_clk_gen_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_wrapper_i/rp_dac/inst/reg_rd_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_200_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        5.379ns  (logic 1.229ns (22.850%)  route 4.150ns (77.150%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        4.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    -2.647ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     1.162    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    -5.957 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -4.357    system_wrapper_i/clk_gen/inst/clk_200_system_clk_gen_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -4.266 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.620    -2.647    system_wrapper_i/processing_system7_0/inst/S_AXI_HP2_ACLK
    PS7_X0Y0             PS7                                          r  system_wrapper_i/processing_system7_0/inst/PS7_i/SAXIHP2ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP2ACLK_SAXIHP2RDATA[11])
                                                      1.029    -1.618 r  system_wrapper_i/processing_system7_0/inst/PS7_i/SAXIHP2RDATA[11]
                         net (fo=2, routed)           3.025     1.408    system_wrapper_i/rp_dac/inst/m_axi_dac1_rdata_i[11]
    SLICE_X11Y25         LUT6 (Prop_lut6_I3_O)        0.100     1.508 r  system_wrapper_i/rp_dac/inst/reg_rd_data[11]_i_3/O
                         net (fo=1, routed)           1.124     2.632    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/reg_rd_data_reg[11]_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I2_O)        0.100     2.732 r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_dma_mm2s_ctrl/reg_rd_data[11]_i_1/O
                         net (fo=1, routed)           0.000     2.732    system_wrapper_i/rp_dac/inst/U_dac1_n_54
    SLICE_X10Y32         FDRE                                         r  system_wrapper_i/rp_dac/inst/reg_rd_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.672     1.672    system_wrapper_i/rp_dac/inst/clk
    SLICE_X10Y32         FDRE                                         r  system_wrapper_i/rp_dac/inst/reg_rd_data_reg[11]/C
                         clock pessimism              0.000     1.672    
                         clock uncertainty            0.189     1.861    
    SLICE_X10Y32         FDRE (Hold_fdre_C_D)         0.330     2.191    system_wrapper_i/rp_dac/inst/reg_rd_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.732    
  -------------------------------------------------------------------
                         slack                                  0.541    





---------------------------------------------------------------------------------------------------
From Clock:  clk_62_5_system_clk_gen_0
  To Clock:  clk_125_system_clk_gen_0

Setup :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_gen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_gen_0 rise@8.000ns - clk_62_5_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        7.503ns  (logic 1.816ns (24.202%)  route 5.687ns (75.798%))
  Logic Levels:           7  (LUT2=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.702ns = ( 5.298 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.204ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         1.660    -2.204    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X28Y28         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.518    -1.686 r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/Q
                         net (fo=1, routed)           0.855    -0.831    system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_araddr[2]
    SLICE_X29Y28         LUT6 (Prop_lut6_I0_O)        0.124    -0.707 r  system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_addr_a[4]_INST_0/O
                         net (fo=66, routed)          0.906     0.199    system_wrapper_i/rp_oscilloscope/inst/U_osc2/bram_addr_a[4]
    SLICE_X29Y27         LUT2 (Prop_lut2_I0_O)        0.150     0.349 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/cfg_calib_offset[15]_i_2__0/O
                         net (fo=6, routed)           0.866     1.215    system_wrapper_i/rp_oscilloscope/inst/U_osc2/s_axi_reg_araddr[4]
    SLICE_X30Y24         LUT5 (Prop_lut5_I0_O)        0.332     1.547 f  system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data[2]_i_4__0/O
                         net (fo=169, routed)         1.319     2.867    system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data[2]_i_4__0_n_0
    SLICE_X37Y21         LUT2 (Prop_lut2_I1_O)        0.118     2.985 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data[2]_i_16__0/O
                         net (fo=2, routed)           0.578     3.563    system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_osc_acq/reg_rd_data_reg[2]_i_3__0
    SLICE_X38Y20         LUT6 (Prop_lut6_I2_O)        0.326     3.889 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_osc_acq/reg_rd_data[1]_i_4__0/O
                         net (fo=1, routed)           0.680     4.569    system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_osc_acq/reg_rd_data[1]_i_4__0_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I2_O)        0.124     4.693 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_osc_acq/reg_rd_data[1]_i_2__0/O
                         net (fo=1, routed)           0.482     5.175    system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_osc_acq/reg_rd_data[1]_i_2__0_n_0
    SLICE_X36Y20         LUT5 (Prop_lut5_I0_O)        0.124     5.299 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_osc_acq/reg_rd_data[1]_i_1__0/O
                         net (fo=1, routed)           0.000     5.299    system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_osc_acq_n_47
    SLICE_X36Y20         FDRE                                         r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.564     5.298    system_wrapper_i/rp_oscilloscope/inst/U_osc2/m_axi_osc2_aclk
    SLICE_X36Y20         FDRE                                         r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data_reg[1]/C
                         clock pessimism              0.232     5.530    
                         clock uncertainty           -0.197     5.332    
    SLICE_X36Y20         FDRE (Setup_fdre_C_D)        0.031     5.363    system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data_reg[1]
  -------------------------------------------------------------------
                         required time                          5.363    
                         arrival time                          -5.299    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_gen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_gen_0 rise@8.000ns - clk_62_5_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        7.384ns  (logic 1.386ns (18.771%)  route 5.998ns (81.229%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.705ns = ( 5.295 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.204ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         1.660    -2.204    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X28Y28         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.518    -1.686 r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/Q
                         net (fo=1, routed)           0.855    -0.831    system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_araddr[2]
    SLICE_X29Y28         LUT6 (Prop_lut6_I0_O)        0.124    -0.707 r  system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_addr_a[4]_INST_0/O
                         net (fo=66, routed)          1.285     0.579    system_wrapper_i/rp_oscilloscope/inst/U_osc2/bram_addr_a[4]
    SLICE_X26Y25         LUT6 (Prop_lut6_I2_O)        0.124     0.703 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data[31]_i_15__0/O
                         net (fo=2, routed)           0.424     1.127    system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data[31]_i_15__0_n_0
    SLICE_X26Y25         LUT2 (Prop_lut2_I0_O)        0.124     1.251 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data[31]_i_11__0/O
                         net (fo=108, routed)         1.080     2.331    system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data[31]_i_11__0_n_0
    SLICE_X24Y19         LUT6 (Prop_lut6_I2_O)        0.124     2.455 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data[26]_i_7__0/O
                         net (fo=1, routed)           0.589     3.044    system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/reg_rd_data[26]_i_2__0_0
    SLICE_X24Y24         LUT6 (Prop_lut6_I0_O)        0.124     3.168 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/reg_rd_data[26]_i_5__0/O
                         net (fo=1, routed)           1.258     4.427    system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/reg_rd_data[26]_i_5__0_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.551 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/reg_rd_data[26]_i_2__0/O
                         net (fo=1, routed)           0.505     5.056    system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/reg_rd_data[26]_i_2__0_n_0
    SLICE_X36Y27         LUT6 (Prop_lut6_I1_O)        0.124     5.180 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/reg_rd_data[26]_i_1__0/O
                         net (fo=1, routed)           0.000     5.180    system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm_n_124
    SLICE_X36Y27         FDRE                                         r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.561     5.295    system_wrapper_i/rp_oscilloscope/inst/U_osc2/m_axi_osc2_aclk
    SLICE_X36Y27         FDRE                                         r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data_reg[26]/C
                         clock pessimism              0.232     5.527    
                         clock uncertainty           -0.197     5.329    
    SLICE_X36Y27         FDRE (Setup_fdre_C_D)        0.029     5.358    system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data_reg[26]
  -------------------------------------------------------------------
                         required time                          5.358    
                         arrival time                          -5.180    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_gen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_gen_0 rise@8.000ns - clk_62_5_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        7.299ns  (logic 1.386ns (18.988%)  route 5.913ns (81.012%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.708ns = ( 5.292 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.204ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         1.660    -2.204    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X28Y28         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.518    -1.686 r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/Q
                         net (fo=1, routed)           0.855    -0.831    system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_araddr[2]
    SLICE_X29Y28         LUT6 (Prop_lut6_I0_O)        0.124    -0.707 r  system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_addr_a[4]_INST_0/O
                         net (fo=66, routed)          1.285     0.579    system_wrapper_i/rp_oscilloscope/inst/U_osc2/bram_addr_a[4]
    SLICE_X26Y25         LUT6 (Prop_lut6_I2_O)        0.124     0.703 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data[31]_i_15__0/O
                         net (fo=2, routed)           0.424     1.127    system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data[31]_i_15__0_n_0
    SLICE_X26Y25         LUT2 (Prop_lut2_I0_O)        0.124     1.251 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data[31]_i_11__0/O
                         net (fo=108, routed)         1.119     2.369    system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data[31]_i_11__0_n_0
    SLICE_X26Y19         LUT6 (Prop_lut6_I2_O)        0.124     2.493 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data[23]_i_7__0/O
                         net (fo=1, routed)           0.661     3.155    system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/reg_rd_data[23]_i_2__0_1
    SLICE_X27Y24         LUT6 (Prop_lut6_I0_O)        0.124     3.279 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/reg_rd_data[23]_i_5__0/O
                         net (fo=1, routed)           0.929     4.207    system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/reg_rd_data[23]_i_5__0_n_0
    SLICE_X36Y25         LUT6 (Prop_lut6_I5_O)        0.124     4.331 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/reg_rd_data[23]_i_2__0/O
                         net (fo=1, routed)           0.640     4.971    system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/reg_rd_data[23]_i_2__0_n_0
    SLICE_X36Y25         LUT6 (Prop_lut6_I1_O)        0.124     5.095 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/reg_rd_data[23]_i_1__0/O
                         net (fo=1, routed)           0.000     5.095    system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm_n_127
    SLICE_X36Y25         FDRE                                         r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.558     5.292    system_wrapper_i/rp_oscilloscope/inst/U_osc2/m_axi_osc2_aclk
    SLICE_X36Y25         FDRE                                         r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data_reg[23]/C
                         clock pessimism              0.232     5.523    
                         clock uncertainty           -0.197     5.326    
    SLICE_X36Y25         FDRE (Setup_fdre_C_D)        0.031     5.357    system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data_reg[23]
  -------------------------------------------------------------------
                         required time                          5.357    
                         arrival time                          -5.095    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.287ns  (required time - arrival time)
  Source:                 system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_gen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_gen_0 rise@8.000ns - clk_62_5_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        7.203ns  (logic 1.888ns (26.210%)  route 5.315ns (73.790%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.777ns = ( 5.223 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.204ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         1.660    -2.204    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X28Y28         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.518    -1.686 f  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/Q
                         net (fo=1, routed)           0.855    -0.831    system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_araddr[2]
    SLICE_X29Y28         LUT6 (Prop_lut6_I0_O)        0.124    -0.707 f  system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_addr_a[4]_INST_0/O
                         net (fo=66, routed)          0.906     0.199    system_wrapper_i/rp_oscilloscope/inst/U_osc2/bram_addr_a[4]
    SLICE_X29Y27         LUT2 (Prop_lut2_I0_O)        0.150     0.349 f  system_wrapper_i/rp_oscilloscope/inst/U_osc2/cfg_calib_offset[15]_i_2__0/O
                         net (fo=6, routed)           0.866     1.215    system_wrapper_i/rp_oscilloscope/inst/U_osc2/s_axi_reg_araddr[4]
    SLICE_X30Y24         LUT5 (Prop_lut5_I0_O)        0.332     1.547 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data[2]_i_4__0/O
                         net (fo=169, routed)         1.247     2.794    system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/reg_rd_data_reg[2]_0
    SLICE_X27Y18         LUT5 (Prop_lut5_I2_O)        0.124     2.918 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/reg_rd_data[3]_i_16__0/O
                         net (fo=1, routed)           0.000     2.918    system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/reg_rd_data[3]_i_16__0_n_0
    SLICE_X27Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     3.135 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/reg_rd_data_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.811     3.946    system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/reg_rd_data_reg[3]_i_9__0_n_0
    SLICE_X28Y18         LUT6 (Prop_lut6_I5_O)        0.299     4.245 f  system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/reg_rd_data[3]_i_2__0/O
                         net (fo=1, routed)           0.631     4.875    system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/reg_rd_data[3]_i_2__0_n_0
    SLICE_X35Y19         LUT6 (Prop_lut6_I0_O)        0.124     4.999 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/reg_rd_data[3]_i_1__0/O
                         net (fo=1, routed)           0.000     4.999    system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm_n_138
    SLICE_X35Y19         FDRE                                         r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.489     5.223    system_wrapper_i/rp_oscilloscope/inst/U_osc2/m_axi_osc2_aclk
    SLICE_X35Y19         FDRE                                         r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data_reg[3]/C
                         clock pessimism              0.232     5.455    
                         clock uncertainty           -0.197     5.257    
    SLICE_X35Y19         FDRE (Setup_fdre_C_D)        0.029     5.286    system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data_reg[3]
  -------------------------------------------------------------------
                         required time                          5.286    
                         arrival time                          -4.999    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.289ns  (required time - arrival time)
  Source:                 system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_gen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_gen_0 rise@8.000ns - clk_62_5_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        7.272ns  (logic 1.620ns (22.277%)  route 5.652ns (77.723%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.706ns = ( 5.294 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.204ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         1.660    -2.204    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X28Y28         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.518    -1.686 f  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/Q
                         net (fo=1, routed)           0.855    -0.831    system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_araddr[2]
    SLICE_X29Y28         LUT6 (Prop_lut6_I0_O)        0.124    -0.707 f  system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_addr_a[4]_INST_0/O
                         net (fo=66, routed)          0.906     0.199    system_wrapper_i/rp_oscilloscope/inst/U_osc2/bram_addr_a[4]
    SLICE_X29Y27         LUT2 (Prop_lut2_I0_O)        0.150     0.349 f  system_wrapper_i/rp_oscilloscope/inst/U_osc2/cfg_calib_offset[15]_i_2__0/O
                         net (fo=6, routed)           0.866     1.215    system_wrapper_i/rp_oscilloscope/inst/U_osc2/s_axi_reg_araddr[4]
    SLICE_X30Y24         LUT5 (Prop_lut5_I0_O)        0.332     1.547 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data[2]_i_4__0/O
                         net (fo=169, routed)         1.028     2.575    system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data[2]_i_4__0_n_0
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.124     2.699 f  system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data[16]_i_10__0/O
                         net (fo=1, routed)           0.635     3.334    system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/reg_rd_data[16]_i_2__0_0
    SLICE_X29Y20         LUT5 (Prop_lut5_I0_O)        0.124     3.458 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/reg_rd_data[16]_i_8__0/O
                         net (fo=1, routed)           0.856     4.315    system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/reg_rd_data[16]_i_8__0_n_0
    SLICE_X37Y23         LUT6 (Prop_lut6_I5_O)        0.124     4.439 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/reg_rd_data[16]_i_2__0/O
                         net (fo=1, routed)           0.505     4.944    system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/reg_rd_data[16]_i_2__0_n_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I0_O)        0.124     5.068 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/reg_rd_data[16]_i_1__0/O
                         net (fo=1, routed)           0.000     5.068    system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm_n_133
    SLICE_X36Y23         FDRE                                         r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.560     5.294    system_wrapper_i/rp_oscilloscope/inst/U_osc2/m_axi_osc2_aclk
    SLICE_X36Y23         FDRE                                         r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data_reg[16]/C
                         clock pessimism              0.232     5.525    
                         clock uncertainty           -0.197     5.328    
    SLICE_X36Y23         FDRE (Setup_fdre_C_D)        0.029     5.357    system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data_reg[16]
  -------------------------------------------------------------------
                         required time                          5.357    
                         arrival time                          -5.068    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.291ns  (required time - arrival time)
  Source:                 system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_gen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_gen_0 rise@8.000ns - clk_62_5_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        7.201ns  (logic 1.803ns (25.037%)  route 5.398ns (74.963%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.777ns = ( 5.223 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.204ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         1.660    -2.204    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X28Y28         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.518    -1.686 r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/Q
                         net (fo=1, routed)           0.855    -0.831    system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_araddr[2]
    SLICE_X29Y28         LUT6 (Prop_lut6_I0_O)        0.124    -0.707 r  system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_addr_a[4]_INST_0/O
                         net (fo=66, routed)          1.285     0.579    system_wrapper_i/rp_oscilloscope/inst/U_osc2/bram_addr_a[4]
    SLICE_X26Y25         LUT6 (Prop_lut6_I2_O)        0.124     0.703 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data[31]_i_15__0/O
                         net (fo=2, routed)           0.429     1.131    system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data[31]_i_15__0_n_0
    SLICE_X26Y25         LUT2 (Prop_lut2_I0_O)        0.124     1.255 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data[17]_i_7__0/O
                         net (fo=115, routed)         1.235     2.490    system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data[17]_i_7__0_n_0
    SLICE_X24Y15         LUT6 (Prop_lut6_I2_O)        0.124     2.614 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data[9]_i_13__0/O
                         net (fo=1, routed)           0.868     3.482    system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/reg_rd_data_reg[9]_i_5__0_0
    SLICE_X29Y19         LUT5 (Prop_lut5_I0_O)        0.124     3.606 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/reg_rd_data[9]_i_9__0/O
                         net (fo=1, routed)           0.000     3.606    system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/reg_rd_data[9]_i_9__0_n_0
    SLICE_X29Y19         MUXF7 (Prop_muxf7_I1_O)      0.245     3.851 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/reg_rd_data_reg[9]_i_5__0/O
                         net (fo=1, routed)           0.000     3.851    system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/reg_rd_data_reg[9]_i_5__0_n_0
    SLICE_X29Y19         MUXF8 (Prop_muxf8_I0_O)      0.104     3.955 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/reg_rd_data_reg[9]_i_3__0/O
                         net (fo=1, routed)           0.727     4.681    system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_osc_acq/reg_rd_data_reg[9]
    SLICE_X33Y19         LUT6 (Prop_lut6_I4_O)        0.316     4.997 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_osc_acq/reg_rd_data[9]_i_1__0/O
                         net (fo=1, routed)           0.000     4.997    system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_osc_acq_n_44
    SLICE_X33Y19         FDRE                                         r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.489     5.223    system_wrapper_i/rp_oscilloscope/inst/U_osc2/m_axi_osc2_aclk
    SLICE_X33Y19         FDRE                                         r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data_reg[9]/C
                         clock pessimism              0.232     5.455    
                         clock uncertainty           -0.197     5.257    
    SLICE_X33Y19         FDRE (Setup_fdre_C_D)        0.031     5.288    system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data_reg[9]
  -------------------------------------------------------------------
                         required time                          5.288    
                         arrival time                          -4.997    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_gen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_gen_0 rise@8.000ns - clk_62_5_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        7.185ns  (logic 1.386ns (19.290%)  route 5.799ns (80.710%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.784ns = ( 5.216 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.204ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         1.660    -2.204    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X28Y28         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.518    -1.686 r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/Q
                         net (fo=1, routed)           0.855    -0.831    system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_araddr[2]
    SLICE_X29Y28         LUT6 (Prop_lut6_I0_O)        0.124    -0.707 r  system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_addr_a[4]_INST_0/O
                         net (fo=66, routed)          1.285     0.579    system_wrapper_i/rp_oscilloscope/inst/U_osc2/bram_addr_a[4]
    SLICE_X26Y25         LUT6 (Prop_lut6_I2_O)        0.124     0.703 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data[31]_i_15__0/O
                         net (fo=2, routed)           0.424     1.127    system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data[31]_i_15__0_n_0
    SLICE_X26Y25         LUT2 (Prop_lut2_I0_O)        0.124     1.251 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data[31]_i_11__0/O
                         net (fo=108, routed)         1.348     2.599    system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data[31]_i_11__0_n_0
    SLICE_X25Y18         LUT6 (Prop_lut6_I2_O)        0.124     2.723 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data[22]_i_7__0/O
                         net (fo=1, routed)           0.841     3.564    system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/reg_rd_data[22]_i_2__0_0
    SLICE_X27Y23         LUT6 (Prop_lut6_I0_O)        0.124     3.688 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/reg_rd_data[22]_i_5__0/O
                         net (fo=1, routed)           0.555     4.244    system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/reg_rd_data[22]_i_5__0_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124     4.368 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/reg_rd_data[22]_i_2__0/O
                         net (fo=1, routed)           0.490     4.857    system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/reg_rd_data[22]_i_2__0_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I1_O)        0.124     4.981 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/reg_rd_data[22]_i_1__0/O
                         net (fo=1, routed)           0.000     4.981    system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm_n_128
    SLICE_X31Y25         FDRE                                         r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.482     5.216    system_wrapper_i/rp_oscilloscope/inst/U_osc2/m_axi_osc2_aclk
    SLICE_X31Y25         FDRE                                         r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data_reg[22]/C
                         clock pessimism              0.232     5.448    
                         clock uncertainty           -0.197     5.250    
    SLICE_X31Y25         FDRE (Setup_fdre_C_D)        0.029     5.279    system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data_reg[22]
  -------------------------------------------------------------------
                         required time                          5.279    
                         arrival time                          -4.981    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_gen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_gen_0 rise@8.000ns - clk_62_5_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        7.177ns  (logic 1.386ns (19.311%)  route 5.791ns (80.689%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.784ns = ( 5.216 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.204ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         1.660    -2.204    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X28Y28         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.518    -1.686 r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/Q
                         net (fo=1, routed)           0.855    -0.831    system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_araddr[2]
    SLICE_X29Y28         LUT6 (Prop_lut6_I0_O)        0.124    -0.707 r  system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_addr_a[4]_INST_0/O
                         net (fo=66, routed)          1.285     0.579    system_wrapper_i/rp_oscilloscope/inst/U_osc2/bram_addr_a[4]
    SLICE_X26Y25         LUT6 (Prop_lut6_I2_O)        0.124     0.703 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data[31]_i_15__0/O
                         net (fo=2, routed)           0.424     1.127    system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data[31]_i_15__0_n_0
    SLICE_X26Y25         LUT2 (Prop_lut2_I0_O)        0.124     1.251 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data[31]_i_11__0/O
                         net (fo=108, routed)         1.659     2.910    system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data[31]_i_11__0_n_0
    SLICE_X25Y17         LUT6 (Prop_lut6_I2_O)        0.124     3.034 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data[18]_i_7__0/O
                         net (fo=1, routed)           0.734     3.768    system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/reg_rd_data[18]_i_2__0_1
    SLICE_X28Y23         LUT6 (Prop_lut6_I0_O)        0.124     3.892 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/reg_rd_data[18]_i_5__0/O
                         net (fo=1, routed)           0.399     4.291    system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/reg_rd_data[18]_i_5__0_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I5_O)        0.124     4.415 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/reg_rd_data[18]_i_2__0/O
                         net (fo=1, routed)           0.435     4.849    system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/reg_rd_data[18]_i_2__0_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I1_O)        0.124     4.973 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/reg_rd_data[18]_i_1__0/O
                         net (fo=1, routed)           0.000     4.973    system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm_n_132
    SLICE_X31Y24         FDRE                                         r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.482     5.216    system_wrapper_i/rp_oscilloscope/inst/U_osc2/m_axi_osc2_aclk
    SLICE_X31Y24         FDRE                                         r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data_reg[18]/C
                         clock pessimism              0.232     5.448    
                         clock uncertainty           -0.197     5.250    
    SLICE_X31Y24         FDRE (Setup_fdre_C_D)        0.029     5.279    system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data_reg[18]
  -------------------------------------------------------------------
                         required time                          5.279    
                         arrival time                          -4.973    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_gen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_gen_0 rise@8.000ns - clk_62_5_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        7.204ns  (logic 1.582ns (21.960%)  route 5.622ns (78.040%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.779ns = ( 5.221 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.204ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         1.660    -2.204    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X28Y28         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.518    -1.686 r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/Q
                         net (fo=1, routed)           0.855    -0.831    system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_araddr[2]
    SLICE_X29Y28         LUT6 (Prop_lut6_I0_O)        0.124    -0.707 r  system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_addr_a[4]_INST_0/O
                         net (fo=66, routed)          1.285     0.579    system_wrapper_i/rp_oscilloscope/inst/U_osc2/bram_addr_a[4]
    SLICE_X26Y25         LUT6 (Prop_lut6_I2_O)        0.124     0.703 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data[31]_i_15__0/O
                         net (fo=2, routed)           0.424     1.127    system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data[31]_i_15__0_n_0
    SLICE_X26Y25         LUT2 (Prop_lut2_I0_O)        0.124     1.251 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data[31]_i_11__0/O
                         net (fo=108, routed)         1.576     2.827    system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data[31]_i_11__0_n_0
    SLICE_X37Y17         LUT3 (Prop_lut3_I1_O)        0.118     2.945 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data[13]_i_12__0/O
                         net (fo=1, routed)           0.448     3.393    system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data[13]_i_12__0_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I0_O)        0.326     3.719 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data[13]_i_7__0/O
                         net (fo=1, routed)           0.679     4.398    system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data[13]_i_7__0_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.522 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data[13]_i_4__0/O
                         net (fo=1, routed)           0.354     4.876    system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_osc_acq/reg_rd_data_reg[13]_0
    SLICE_X30Y21         LUT6 (Prop_lut6_I5_O)        0.124     5.000 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_osc_acq/reg_rd_data[13]_i_1__0/O
                         net (fo=1, routed)           0.000     5.000    system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_osc_acq_n_41
    SLICE_X30Y21         FDRE                                         r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.487     5.221    system_wrapper_i/rp_oscilloscope/inst/U_osc2/m_axi_osc2_aclk
    SLICE_X30Y21         FDRE                                         r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data_reg[13]/C
                         clock pessimism              0.232     5.453    
                         clock uncertainty           -0.197     5.255    
    SLICE_X30Y21         FDRE (Setup_fdre_C_D)        0.077     5.332    system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data_reg[13]
  -------------------------------------------------------------------
                         required time                          5.332    
                         arrival time                          -5.000    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_gen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_gen_0 rise@8.000ns - clk_62_5_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        7.143ns  (logic 1.699ns (23.786%)  route 5.444ns (76.214%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.778ns = ( 5.222 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.204ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         1.660    -2.204    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X28Y28         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.518    -1.686 r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/Q
                         net (fo=1, routed)           0.855    -0.831    system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_araddr[2]
    SLICE_X29Y28         LUT6 (Prop_lut6_I0_O)        0.124    -0.707 r  system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_addr_a[4]_INST_0/O
                         net (fo=66, routed)          0.906     0.199    system_wrapper_i/rp_oscilloscope/inst/U_osc2/bram_addr_a[4]
    SLICE_X29Y27         LUT2 (Prop_lut2_I0_O)        0.150     0.349 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/cfg_calib_offset[15]_i_2__0/O
                         net (fo=6, routed)           0.866     1.215    system_wrapper_i/rp_oscilloscope/inst/U_osc2/s_axi_reg_araddr[4]
    SLICE_X30Y24         LUT5 (Prop_lut5_I0_O)        0.332     1.547 f  system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data[2]_i_4__0/O
                         net (fo=169, routed)         1.197     2.745    system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data[2]_i_4__0_n_0
    SLICE_X36Y23         LUT3 (Prop_lut3_I0_O)        0.119     2.864 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data[31]_i_5__0/O
                         net (fo=32, routed)          0.954     3.818    system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data[31]_i_5__0_n_0
    SLICE_X33Y21         LUT4 (Prop_lut4_I1_O)        0.332     4.150 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data[8]_i_2__0/O
                         net (fo=1, routed)           0.665     4.815    system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/reg_rd_data_reg[8]_0
    SLICE_X33Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.939 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/reg_rd_data[8]_i_1__0/O
                         net (fo=1, routed)           0.000     4.939    system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm_n_135
    SLICE_X33Y21         FDRE                                         r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.488     5.222    system_wrapper_i/rp_oscilloscope/inst/U_osc2/m_axi_osc2_aclk
    SLICE_X33Y21         FDRE                                         r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data_reg[8]/C
                         clock pessimism              0.232     5.454    
                         clock uncertainty           -0.197     5.256    
    SLICE_X33Y21         FDRE (Setup_fdre_C_D)        0.029     5.285    system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data_reg[8]
  -------------------------------------------------------------------
                         required time                          5.285    
                         arrival time                          -4.939    
  -------------------------------------------------------------------
                         slack                                  0.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_reg/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_reg/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_gen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_gen_0 rise@0.000ns - clk_62_5_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.186ns (26.342%)  route 0.520ns (73.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         0.560    -0.764    system_wrapper_i/axi_reg/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X19Y57         FDRE                                         r  system_wrapper_i/axi_reg/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.623 f  system_wrapper_i/axi_reg/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]/Q
                         net (fo=4, routed)           0.520    -0.103    system_wrapper_i/axi_reg/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/Q[0]
    SLICE_X18Y56         LUT6 (Prop_lut6_I0_O)        0.045    -0.058 r  system_wrapper_i/axi_reg/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/gen_sync_clock_converter.s_tready_r_i_1__0/O
                         net (fo=1, routed)           0.000    -0.058    system_wrapper_i/axi_reg/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X18Y56         FDRE                                         r  system_wrapper_i/axi_reg/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.830    -1.183    system_wrapper_i/axi_reg/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/out
    SLICE_X18Y56         FDRE                                         r  system_wrapper_i/axi_reg/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/C
                         clock pessimism              0.739    -0.444    
                         clock uncertainty            0.197    -0.247    
    SLICE_X18Y56         FDRE (Hold_fdre_C_D)         0.092    -0.155    system_wrapper_i/axi_reg/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_reg/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_reg/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_gen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_gen_0 rise@0.000ns - clk_62_5_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.209ns (28.456%)  route 0.525ns (71.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.187ns
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         0.558    -0.766    system_wrapper_i/axi_reg/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X24Y55         FDRE                                         r  system_wrapper_i/axi_reg/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.602 f  system_wrapper_i/axi_reg/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]/Q
                         net (fo=4, routed)           0.525    -0.076    system_wrapper_i/axi_reg/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/Q[0]
    SLICE_X24Y57         LUT6 (Prop_lut6_I0_O)        0.045    -0.031 r  system_wrapper_i/axi_reg/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/gen_sync_clock_converter.s_tready_r_i_1__0/O
                         net (fo=1, routed)           0.000    -0.031    system_wrapper_i/axi_reg/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X24Y57         FDRE                                         r  system_wrapper_i/axi_reg/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.826    -1.187    system_wrapper_i/axi_reg/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/out
    SLICE_X24Y57         FDRE                                         r  system_wrapper_i/axi_reg/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/C
                         clock pessimism              0.739    -0.448    
                         clock uncertainty            0.197    -0.251    
    SLICE_X24Y57         FDRE (Hold_fdre_C_D)         0.121    -0.130    system_wrapper_i/axi_reg/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_gen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_gen_0 rise@0.000ns - clk_62_5_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.209ns (28.221%)  route 0.532ns (71.779%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.181ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         0.562    -0.762    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X28Y50         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.598 f  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]/Q
                         net (fo=4, routed)           0.532    -0.066    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg_n_0_[0]
    SLICE_X28Y49         LUT6 (Prop_lut6_I0_O)        0.045    -0.021 r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_tready_r_i_1/O
                         net (fo=1, routed)           0.000    -0.021    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_tready_r_i_1_n_0
    SLICE_X28Y49         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.832    -1.181    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/out
    SLICE_X28Y49         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/C
                         clock pessimism              0.739    -0.442    
                         clock uncertainty            0.197    -0.245    
    SLICE_X28Y49         FDRE (Hold_fdre_C_D)         0.121    -0.124    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_gen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_gen_0 rise@0.000ns - clk_62_5_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.159%)  route 0.553ns (74.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.181ns
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         0.564    -0.760    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X26Y49         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.619 f  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]/Q
                         net (fo=4, routed)           0.553    -0.066    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/Q[0]
    SLICE_X28Y49         LUT6 (Prop_lut6_I0_O)        0.045    -0.021 r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/gen_sync_clock_converter.s_tready_r_i_1__0/O
                         net (fo=1, routed)           0.000    -0.021    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X28Y49         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.832    -1.181    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/out
    SLICE_X28Y49         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/C
                         clock pessimism              0.739    -0.442    
                         clock uncertainty            0.197    -0.245    
    SLICE_X28Y49         FDRE (Hold_fdre_C_D)         0.121    -0.124    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_reg/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_reg/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_gen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_gen_0 rise@0.000ns - clk_62_5_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.186ns (25.797%)  route 0.535ns (74.203%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         0.560    -0.764    system_wrapper_i/axi_reg/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X18Y57         FDRE                                         r  system_wrapper_i/axi_reg/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.623 r  system_wrapper_i/axi_reg/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[1]/Q
                         net (fo=7, routed)           0.535    -0.088    system_wrapper_i/axi_reg/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.state_reg[1]
    SLICE_X18Y56         LUT6 (Prop_lut6_I1_O)        0.045    -0.043 r  system_wrapper_i/axi_reg/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_tready_r_i_1/O
                         net (fo=1, routed)           0.000    -0.043    system_wrapper_i/axi_reg/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_tready_r_i_1_n_0
    SLICE_X18Y56         FDRE                                         r  system_wrapper_i/axi_reg/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.830    -1.183    system_wrapper_i/axi_reg/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/out
    SLICE_X18Y56         FDRE                                         r  system_wrapper_i/axi_reg/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/C
                         clock pessimism              0.739    -0.444    
                         clock uncertainty            0.197    -0.247    
    SLICE_X18Y56         FDRE (Hold_fdre_C_D)         0.092    -0.155    system_wrapper_i/axi_reg/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/rp_oscilloscope/inst/U_osc1/cfg_dma_dst_addr1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_gen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_gen_0 rise@0.000ns - clk_62_5_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.141ns (20.142%)  route 0.559ns (79.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.187ns
    Source Clock Delay      (SCD):    -0.765ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         0.559    -0.765    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X22Y41         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.624 r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[19]/Q
                         net (fo=38, routed)          0.559    -0.065    system_wrapper_i/rp_oscilloscope/inst/U_osc1/D[15]
    SLICE_X24Y38         FDRE                                         r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/cfg_dma_dst_addr1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.826    -1.187    system_wrapper_i/rp_oscilloscope/inst/U_osc1/m_axi_osc1_aclk
    SLICE_X24Y38         FDRE                                         r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/cfg_dma_dst_addr1_reg[15]/C
                         clock pessimism              0.739    -0.448    
                         clock uncertainty            0.197    -0.251    
    SLICE_X24Y38         FDRE (Hold_fdre_C_D)         0.059    -0.192    system_wrapper_i/rp_oscilloscope/inst/U_osc1/cfg_dma_dst_addr1_reg[15]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/rp_oscilloscope/inst/U_osc1/cfg_dma_dst_addr1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_gen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_gen_0 rise@0.000ns - clk_62_5_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.141ns (20.269%)  route 0.555ns (79.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.189ns
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         0.558    -0.766    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X23Y39         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.625 r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[18]/Q
                         net (fo=38, routed)          0.555    -0.070    system_wrapper_i/rp_oscilloscope/inst/U_osc1/D[14]
    SLICE_X24Y37         FDRE                                         r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/cfg_dma_dst_addr1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.824    -1.189    system_wrapper_i/rp_oscilloscope/inst/U_osc1/m_axi_osc1_aclk
    SLICE_X24Y37         FDRE                                         r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/cfg_dma_dst_addr1_reg[14]/C
                         clock pessimism              0.739    -0.450    
                         clock uncertainty            0.197    -0.253    
    SLICE_X24Y37         FDRE (Hold_fdre_C_D)         0.052    -0.201    system_wrapper_i/rp_oscilloscope/inst/U_osc1/cfg_dma_dst_addr1_reg[14]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_reg/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_reg/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_gen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_gen_0 rise@0.000ns - clk_62_5_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.302ns (40.437%)  route 0.445ns (59.563%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.188ns
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         0.555    -0.769    system_wrapper_i/axi_reg/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg_0
    SLICE_X22Y62         FDRE                                         r  system_wrapper_i/axi_reg/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.628 r  system_wrapper_i/axi_reg/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[1]/Q
                         net (fo=3, routed)           0.220    -0.408    system_wrapper_i/axi_reg/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.state[1]
    SLICE_X22Y62         LUT5 (Prop_lut5_I2_O)        0.049    -0.359 r  system_wrapper_i/axi_reg/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_2/O
                         net (fo=2, routed)           0.225    -0.134    system_wrapper_i/axi_reg/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_2_n_0
    SLICE_X21Y62         LUT6 (Prop_lut6_I4_O)        0.112    -0.022 r  system_wrapper_i/axi_reg/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1/O
                         net (fo=1, routed)           0.000    -0.022    system_wrapper_i/axi_reg/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1_n_0
    SLICE_X21Y62         FDRE                                         r  system_wrapper_i/axi_reg/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.825    -1.188    system_wrapper_i/axi_reg/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/out
    SLICE_X21Y62         FDRE                                         r  system_wrapper_i/axi_reg/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/C
                         clock pessimism              0.739    -0.449    
                         clock uncertainty            0.197    -0.252    
    SLICE_X21Y62         FDRE (Hold_fdre_C_D)         0.091    -0.161    system_wrapper_i/axi_reg/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/rp_oscilloscope/inst/U_osc1/cfg_dma_dst_addr1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_gen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_gen_0 rise@0.000ns - clk_62_5_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.141ns (19.434%)  route 0.585ns (80.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.184ns
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         0.560    -0.764    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X21Y43         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.623 r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[24]/Q
                         net (fo=22, routed)          0.585    -0.038    system_wrapper_i/rp_oscilloscope/inst/U_osc1/D[20]
    SLICE_X27Y38         FDRE                                         r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/cfg_dma_dst_addr1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.829    -1.184    system_wrapper_i/rp_oscilloscope/inst/U_osc1/m_axi_osc1_aclk
    SLICE_X27Y38         FDRE                                         r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/cfg_dma_dst_addr1_reg[20]/C
                         clock pessimism              0.739    -0.445    
                         clock uncertainty            0.197    -0.248    
    SLICE_X27Y38         FDRE (Hold_fdre_C_D)         0.070    -0.178    system_wrapper_i/rp_oscilloscope/inst/U_osc1/cfg_dma_dst_addr1_reg[20]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/rp_oscilloscope/inst/U_osc1/cfg_filt_coeff_aa_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_gen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_gen_0 rise@0.000ns - clk_62_5_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.141ns (19.718%)  route 0.574ns (80.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.192ns
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         0.558    -0.766    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X23Y39         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.625 r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[6]/Q
                         net (fo=46, routed)          0.574    -0.051    system_wrapper_i/rp_oscilloscope/inst/U_osc1/D[2]
    SLICE_X30Y30         FDRE                                         r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/cfg_filt_coeff_aa_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.821    -1.192    system_wrapper_i/rp_oscilloscope/inst/U_osc1/m_axi_osc1_aclk
    SLICE_X30Y30         FDRE                                         r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/cfg_filt_coeff_aa_reg[2]/C
                         clock pessimism              0.739    -0.453    
                         clock uncertainty            0.197    -0.256    
    SLICE_X30Y30         FDRE (Hold_fdre_C_D)         0.063    -0.193    system_wrapper_i/rp_oscilloscope/inst/U_osc1/cfg_filt_coeff_aa_reg[2]
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.142    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125_system_clk_gen_0
  To Clock:  clk_62_5_system_clk_gen_0

Setup :            0  Failing Endpoints,  Worst Slack        1.812ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.812ns  (required time - arrival time)
  Source:                 system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_gen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_62_5_system_clk_gen_0 rise@16.000ns - clk_125_system_clk_gen_0 rise@8.000ns)
  Data Path Delay:        5.689ns  (logic 1.396ns (24.540%)  route 4.293ns (75.460%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.768ns = ( 13.232 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.205ns = ( 5.795 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     9.285    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010     2.275 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.035    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.136 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.659     5.795    system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aclk
    SLICE_X26Y28         FDRE                                         r  system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y28         FDRE (Prop_fdre_C_Q)         0.456     6.251 r  system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[5]/Q
                         net (fo=11, routed)          0.959     7.210    system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5]
    SLICE_X26Y27         LUT6 (Prop_lut6_I2_O)        0.124     7.334 f  system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_addr_a[5]_INST_0/O
                         net (fo=68, routed)          0.808     8.142    system_wrapper_i/rp_oscilloscope/inst/U_osc1/U_dma_s2mm/U_dma_s2mm_ctrl/bram_addr_a[5]
    SLICE_X27Y30         LUT2 (Prop_lut2_I1_O)        0.124     8.266 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/U_dma_s2mm/U_dma_s2mm_ctrl/reg_ctrl[9]_i_3/O
                         net (fo=7, routed)           0.602     8.868    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/U_reg_ctrl_i_33
    SLICE_X26Y31         LUT5 (Prop_lut5_I0_O)        0.124     8.992 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/U_reg_ctrl_i_42/O
                         net (fo=2, routed)           0.562     9.554    system_wrapper_i/rp_oscilloscope/inst/U_osc1_n_171
    SLICE_X29Y31         LUT4 (Prop_lut4_I3_O)        0.118     9.672 r  system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl_i_37/O
                         net (fo=1, routed)           0.296     9.968    system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl_i_37_n_0
    SLICE_X29Y30         LUT6 (Prop_lut6_I5_O)        0.326    10.294 r  system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl_i_33/O
                         net (fo=32, routed)          1.066    11.360    system_wrapper_i/rp_oscilloscope/inst/U_osc1/s_axi_reg_rdata[0]
    SLICE_X29Y41         LUT4 (Prop_lut4_I1_O)        0.124    11.484 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/U_reg_ctrl_i_3/O
                         net (fo=1, routed)           0.000    11.484    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[31]
    SLICE_X29Y41         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.118    10.043 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         1.498    13.232    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X29Y41         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[31]/C
                         clock pessimism              0.232    13.463    
                         clock uncertainty           -0.197    13.266    
    SLICE_X29Y41         FDRE (Setup_fdre_C_D)        0.029    13.295    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[31]
  -------------------------------------------------------------------
                         required time                         13.295    
                         arrival time                         -11.484    
  -------------------------------------------------------------------
                         slack                                  1.812    

Slack (MET) :             1.817ns  (required time - arrival time)
  Source:                 system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_gen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_62_5_system_clk_gen_0 rise@16.000ns - clk_125_system_clk_gen_0 rise@8.000ns)
  Data Path Delay:        5.686ns  (logic 1.396ns (24.553%)  route 4.290ns (75.447%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.768ns = ( 13.232 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.205ns = ( 5.795 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     9.285    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010     2.275 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.035    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.136 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.659     5.795    system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aclk
    SLICE_X26Y28         FDRE                                         r  system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y28         FDRE (Prop_fdre_C_Q)         0.456     6.251 r  system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[5]/Q
                         net (fo=11, routed)          0.959     7.210    system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5]
    SLICE_X26Y27         LUT6 (Prop_lut6_I2_O)        0.124     7.334 f  system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_addr_a[5]_INST_0/O
                         net (fo=68, routed)          0.808     8.142    system_wrapper_i/rp_oscilloscope/inst/U_osc1/U_dma_s2mm/U_dma_s2mm_ctrl/bram_addr_a[5]
    SLICE_X27Y30         LUT2 (Prop_lut2_I1_O)        0.124     8.266 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/U_dma_s2mm/U_dma_s2mm_ctrl/reg_ctrl[9]_i_3/O
                         net (fo=7, routed)           0.602     8.868    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/U_reg_ctrl_i_33
    SLICE_X26Y31         LUT5 (Prop_lut5_I0_O)        0.124     8.992 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/U_reg_ctrl_i_42/O
                         net (fo=2, routed)           0.562     9.554    system_wrapper_i/rp_oscilloscope/inst/U_osc1_n_171
    SLICE_X29Y31         LUT4 (Prop_lut4_I3_O)        0.118     9.672 r  system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl_i_37/O
                         net (fo=1, routed)           0.296     9.968    system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl_i_37_n_0
    SLICE_X29Y30         LUT6 (Prop_lut6_I5_O)        0.326    10.294 r  system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl_i_33/O
                         net (fo=32, routed)          1.063    11.357    system_wrapper_i/rp_oscilloscope/inst/U_osc1/s_axi_reg_rdata[0]
    SLICE_X29Y41         LUT4 (Prop_lut4_I1_O)        0.124    11.481 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/U_reg_ctrl_i_4/O
                         net (fo=1, routed)           0.000    11.481    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[30]
    SLICE_X29Y41         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.118    10.043 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         1.498    13.232    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X29Y41         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[30]/C
                         clock pessimism              0.232    13.463    
                         clock uncertainty           -0.197    13.266    
    SLICE_X29Y41         FDRE (Setup_fdre_C_D)        0.031    13.297    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[30]
  -------------------------------------------------------------------
                         required time                         13.297    
                         arrival time                         -11.481    
  -------------------------------------------------------------------
                         slack                                  1.817    

Slack (MET) :             1.821ns  (required time - arrival time)
  Source:                 system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_gen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_62_5_system_clk_gen_0 rise@16.000ns - clk_125_system_clk_gen_0 rise@8.000ns)
  Data Path Delay:        5.679ns  (logic 1.396ns (24.583%)  route 4.283ns (75.417%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.769ns = ( 13.231 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.205ns = ( 5.795 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     9.285    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010     2.275 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.035    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.136 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.659     5.795    system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aclk
    SLICE_X26Y28         FDRE                                         r  system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y28         FDRE (Prop_fdre_C_Q)         0.456     6.251 r  system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[5]/Q
                         net (fo=11, routed)          0.959     7.210    system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5]
    SLICE_X26Y27         LUT6 (Prop_lut6_I2_O)        0.124     7.334 f  system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_addr_a[5]_INST_0/O
                         net (fo=68, routed)          0.808     8.142    system_wrapper_i/rp_oscilloscope/inst/U_osc1/U_dma_s2mm/U_dma_s2mm_ctrl/bram_addr_a[5]
    SLICE_X27Y30         LUT2 (Prop_lut2_I1_O)        0.124     8.266 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/U_dma_s2mm/U_dma_s2mm_ctrl/reg_ctrl[9]_i_3/O
                         net (fo=7, routed)           0.602     8.868    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/U_reg_ctrl_i_33
    SLICE_X26Y31         LUT5 (Prop_lut5_I0_O)        0.124     8.992 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/U_reg_ctrl_i_42/O
                         net (fo=2, routed)           0.562     9.554    system_wrapper_i/rp_oscilloscope/inst/U_osc1_n_171
    SLICE_X29Y31         LUT4 (Prop_lut4_I3_O)        0.118     9.672 r  system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl_i_37/O
                         net (fo=1, routed)           0.296     9.968    system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl_i_37_n_0
    SLICE_X29Y30         LUT6 (Prop_lut6_I5_O)        0.326    10.294 r  system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl_i_33/O
                         net (fo=32, routed)          1.056    11.350    system_wrapper_i/rp_oscilloscope/inst/U_osc1/s_axi_reg_rdata[0]
    SLICE_X29Y40         LUT4 (Prop_lut4_I1_O)        0.124    11.474 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/U_reg_ctrl_i_2/O
                         net (fo=1, routed)           0.000    11.474    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[32]
    SLICE_X29Y40         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.118    10.043 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         1.497    13.231    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X29Y40         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[32]/C
                         clock pessimism              0.232    13.462    
                         clock uncertainty           -0.197    13.265    
    SLICE_X29Y40         FDRE (Setup_fdre_C_D)        0.029    13.294    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[32]
  -------------------------------------------------------------------
                         required time                         13.294    
                         arrival time                         -11.474    
  -------------------------------------------------------------------
                         slack                                  1.821    

Slack (MET) :             1.833ns  (required time - arrival time)
  Source:                 system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_gen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_62_5_system_clk_gen_0 rise@16.000ns - clk_125_system_clk_gen_0 rise@8.000ns)
  Data Path Delay:        5.738ns  (logic 1.182ns (20.600%)  route 4.556ns (79.400%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.702ns = ( 13.298 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.209ns = ( 5.791 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     9.285    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010     2.275 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.035    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.136 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.655     5.791    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/out
    SLICE_X25Y28         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y28         FDRE (Prop_fdre_C_Q)         0.456     6.247 r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/Q
                         net (fo=21, routed)          1.159     7.406    system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_arvalid
    SLICE_X27Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.530 f  system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_addr_a[3]_INST_0/O
                         net (fo=93, routed)          1.519     9.049    system_wrapper_i/rp_oscilloscope/inst/reg_addr[3]
    SLICE_X28Y36         LUT5 (Prop_lut5_I2_O)        0.150     9.199 r  system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl_i_38/O
                         net (fo=1, routed)           0.619     9.818    system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl_i_38_n_0
    SLICE_X28Y36         LUT3 (Prop_lut3_I0_O)        0.328    10.146 r  system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl_i_34/O
                         net (fo=32, routed)          1.259    11.405    system_wrapper_i/rp_oscilloscope/inst/U_osc1/s_axi_reg_rdata[0]_0
    SLICE_X36Y29         LUT4 (Prop_lut4_I3_O)        0.124    11.529 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/U_reg_ctrl_i_28/O
                         net (fo=1, routed)           0.000    11.529    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[6]
    SLICE_X36Y29         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.118    10.043 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         1.564    13.298    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X36Y29         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[6]/C
                         clock pessimism              0.232    13.529    
                         clock uncertainty           -0.197    13.332    
    SLICE_X36Y29         FDRE (Setup_fdre_C_D)        0.029    13.361    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[6]
  -------------------------------------------------------------------
                         required time                         13.361    
                         arrival time                         -11.529    
  -------------------------------------------------------------------
                         slack                                  1.833    

Slack (MET) :             1.838ns  (required time - arrival time)
  Source:                 system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_gen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_62_5_system_clk_gen_0 rise@16.000ns - clk_125_system_clk_gen_0 rise@8.000ns)
  Data Path Delay:        5.735ns  (logic 1.182ns (20.611%)  route 4.553ns (79.389%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.702ns = ( 13.298 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.209ns = ( 5.791 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     9.285    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010     2.275 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.035    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.136 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.655     5.791    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/out
    SLICE_X25Y28         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y28         FDRE (Prop_fdre_C_Q)         0.456     6.247 r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/Q
                         net (fo=21, routed)          1.159     7.406    system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_arvalid
    SLICE_X27Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.530 f  system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_addr_a[3]_INST_0/O
                         net (fo=93, routed)          1.519     9.049    system_wrapper_i/rp_oscilloscope/inst/reg_addr[3]
    SLICE_X28Y36         LUT5 (Prop_lut5_I2_O)        0.150     9.199 r  system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl_i_38/O
                         net (fo=1, routed)           0.619     9.818    system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl_i_38_n_0
    SLICE_X28Y36         LUT3 (Prop_lut3_I0_O)        0.328    10.146 r  system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl_i_34/O
                         net (fo=32, routed)          1.256    11.402    system_wrapper_i/rp_oscilloscope/inst/U_osc1/s_axi_reg_rdata[0]_0
    SLICE_X36Y29         LUT4 (Prop_lut4_I3_O)        0.124    11.526 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/U_reg_ctrl_i_29/O
                         net (fo=1, routed)           0.000    11.526    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[5]
    SLICE_X36Y29         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.118    10.043 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         1.564    13.298    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X36Y29         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[5]/C
                         clock pessimism              0.232    13.529    
                         clock uncertainty           -0.197    13.332    
    SLICE_X36Y29         FDRE (Setup_fdre_C_D)        0.031    13.363    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[5]
  -------------------------------------------------------------------
                         required time                         13.363    
                         arrival time                         -11.526    
  -------------------------------------------------------------------
                         slack                                  1.838    

Slack (MET) :             1.839ns  (required time - arrival time)
  Source:                 system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_gen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_62_5_system_clk_gen_0 rise@16.000ns - clk_125_system_clk_gen_0 rise@8.000ns)
  Data Path Delay:        5.735ns  (logic 1.182ns (20.609%)  route 4.553ns (79.391%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.698ns = ( 13.302 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.209ns = ( 5.791 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     9.285    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010     2.275 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.035    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.136 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.655     5.791    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/out
    SLICE_X25Y28         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y28         FDRE (Prop_fdre_C_Q)         0.456     6.247 r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/Q
                         net (fo=21, routed)          1.159     7.406    system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_arvalid
    SLICE_X27Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.530 f  system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_addr_a[3]_INST_0/O
                         net (fo=93, routed)          1.519     9.049    system_wrapper_i/rp_oscilloscope/inst/reg_addr[3]
    SLICE_X28Y36         LUT5 (Prop_lut5_I2_O)        0.150     9.199 r  system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl_i_38/O
                         net (fo=1, routed)           0.619     9.818    system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl_i_38_n_0
    SLICE_X28Y36         LUT3 (Prop_lut3_I0_O)        0.328    10.146 r  system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl_i_34/O
                         net (fo=32, routed)          1.256    11.402    system_wrapper_i/rp_oscilloscope/inst/U_osc1/s_axi_reg_rdata[0]_0
    SLICE_X36Y33         LUT4 (Prop_lut4_I3_O)        0.124    11.526 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/U_reg_ctrl_i_32/O
                         net (fo=1, routed)           0.000    11.526    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[2]
    SLICE_X36Y33         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.118    10.043 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         1.568    13.302    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X36Y33         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[2]/C
                         clock pessimism              0.232    13.533    
                         clock uncertainty           -0.197    13.336    
    SLICE_X36Y33         FDRE (Setup_fdre_C_D)        0.029    13.365    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[2]
  -------------------------------------------------------------------
                         required time                         13.365    
                         arrival time                         -11.526    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.850ns  (required time - arrival time)
  Source:                 system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_gen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_62_5_system_clk_gen_0 rise@16.000ns - clk_125_system_clk_gen_0 rise@8.000ns)
  Data Path Delay:        5.652ns  (logic 1.396ns (24.699%)  route 4.256ns (75.301%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.768ns = ( 13.232 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.205ns = ( 5.795 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     9.285    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010     2.275 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.035    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.136 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.659     5.795    system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aclk
    SLICE_X26Y28         FDRE                                         r  system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y28         FDRE (Prop_fdre_C_Q)         0.456     6.251 r  system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[5]/Q
                         net (fo=11, routed)          0.959     7.210    system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5]
    SLICE_X26Y27         LUT6 (Prop_lut6_I2_O)        0.124     7.334 f  system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_addr_a[5]_INST_0/O
                         net (fo=68, routed)          0.808     8.142    system_wrapper_i/rp_oscilloscope/inst/U_osc1/U_dma_s2mm/U_dma_s2mm_ctrl/bram_addr_a[5]
    SLICE_X27Y30         LUT2 (Prop_lut2_I1_O)        0.124     8.266 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/U_dma_s2mm/U_dma_s2mm_ctrl/reg_ctrl[9]_i_3/O
                         net (fo=7, routed)           0.602     8.868    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/U_reg_ctrl_i_33
    SLICE_X26Y31         LUT5 (Prop_lut5_I0_O)        0.124     8.992 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/U_reg_ctrl_i_42/O
                         net (fo=2, routed)           0.562     9.554    system_wrapper_i/rp_oscilloscope/inst/U_osc1_n_171
    SLICE_X29Y31         LUT4 (Prop_lut4_I3_O)        0.118     9.672 r  system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl_i_37/O
                         net (fo=1, routed)           0.296     9.968    system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl_i_37_n_0
    SLICE_X29Y30         LUT6 (Prop_lut6_I5_O)        0.326    10.294 r  system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl_i_33/O
                         net (fo=32, routed)          1.029    11.323    system_wrapper_i/rp_oscilloscope/inst/U_osc1/s_axi_reg_rdata[0]
    SLICE_X29Y42         LUT4 (Prop_lut4_I1_O)        0.124    11.447 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/U_reg_ctrl_i_5/O
                         net (fo=1, routed)           0.000    11.447    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[29]
    SLICE_X29Y42         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.118    10.043 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         1.498    13.232    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X29Y42         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[29]/C
                         clock pessimism              0.232    13.463    
                         clock uncertainty           -0.197    13.266    
    SLICE_X29Y42         FDRE (Setup_fdre_C_D)        0.031    13.297    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[29]
  -------------------------------------------------------------------
                         required time                         13.297    
                         arrival time                         -11.447    
  -------------------------------------------------------------------
                         slack                                  1.850    

Slack (MET) :             1.852ns  (required time - arrival time)
  Source:                 system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_gen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_62_5_system_clk_gen_0 rise@16.000ns - clk_125_system_clk_gen_0 rise@8.000ns)
  Data Path Delay:        5.720ns  (logic 1.396ns (24.404%)  route 4.324ns (75.596%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.696ns = ( 13.304 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.205ns = ( 5.795 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     9.285    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010     2.275 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.035    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.136 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.659     5.795    system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aclk
    SLICE_X26Y28         FDRE                                         r  system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y28         FDRE (Prop_fdre_C_Q)         0.456     6.251 r  system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[5]/Q
                         net (fo=11, routed)          0.959     7.210    system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5]
    SLICE_X26Y27         LUT6 (Prop_lut6_I2_O)        0.124     7.334 f  system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_addr_a[5]_INST_0/O
                         net (fo=68, routed)          0.808     8.142    system_wrapper_i/rp_oscilloscope/inst/U_osc1/U_dma_s2mm/U_dma_s2mm_ctrl/bram_addr_a[5]
    SLICE_X27Y30         LUT2 (Prop_lut2_I1_O)        0.124     8.266 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/U_dma_s2mm/U_dma_s2mm_ctrl/reg_ctrl[9]_i_3/O
                         net (fo=7, routed)           0.602     8.868    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/U_reg_ctrl_i_33
    SLICE_X26Y31         LUT5 (Prop_lut5_I0_O)        0.124     8.992 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/U_reg_ctrl_i_42/O
                         net (fo=2, routed)           0.562     9.554    system_wrapper_i/rp_oscilloscope/inst/U_osc1_n_171
    SLICE_X29Y31         LUT4 (Prop_lut4_I3_O)        0.118     9.672 r  system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl_i_37/O
                         net (fo=1, routed)           0.296     9.968    system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl_i_37_n_0
    SLICE_X29Y30         LUT6 (Prop_lut6_I5_O)        0.326    10.294 r  system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl_i_33/O
                         net (fo=32, routed)          1.098    11.391    system_wrapper_i/rp_oscilloscope/inst/U_osc1/s_axi_reg_rdata[0]
    SLICE_X36Y35         LUT4 (Prop_lut4_I1_O)        0.124    11.515 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/U_reg_ctrl_i_16/O
                         net (fo=1, routed)           0.000    11.515    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[18]
    SLICE_X36Y35         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.118    10.043 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         1.570    13.304    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X36Y35         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[18]/C
                         clock pessimism              0.232    13.535    
                         clock uncertainty           -0.197    13.338    
    SLICE_X36Y35         FDRE (Setup_fdre_C_D)        0.029    13.367    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[18]
  -------------------------------------------------------------------
                         required time                         13.367    
                         arrival time                         -11.515    
  -------------------------------------------------------------------
                         slack                                  1.852    

Slack (MET) :             1.867ns  (required time - arrival time)
  Source:                 system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_gen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_62_5_system_clk_gen_0 rise@16.000ns - clk_125_system_clk_gen_0 rise@8.000ns)
  Data Path Delay:        5.678ns  (logic 1.396ns (24.585%)  route 4.282ns (75.415%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.771ns = ( 13.229 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.205ns = ( 5.795 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     9.285    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010     2.275 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.035    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.136 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.659     5.795    system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aclk
    SLICE_X26Y28         FDRE                                         r  system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y28         FDRE (Prop_fdre_C_Q)         0.456     6.251 r  system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[5]/Q
                         net (fo=11, routed)          0.959     7.210    system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5]
    SLICE_X26Y27         LUT6 (Prop_lut6_I2_O)        0.124     7.334 f  system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_addr_a[5]_INST_0/O
                         net (fo=68, routed)          0.808     8.142    system_wrapper_i/rp_oscilloscope/inst/U_osc1/U_dma_s2mm/U_dma_s2mm_ctrl/bram_addr_a[5]
    SLICE_X27Y30         LUT2 (Prop_lut2_I1_O)        0.124     8.266 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/U_dma_s2mm/U_dma_s2mm_ctrl/reg_ctrl[9]_i_3/O
                         net (fo=7, routed)           0.602     8.868    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/U_reg_ctrl_i_33
    SLICE_X26Y31         LUT5 (Prop_lut5_I0_O)        0.124     8.992 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/U_reg_ctrl_i_42/O
                         net (fo=2, routed)           0.562     9.554    system_wrapper_i/rp_oscilloscope/inst/U_osc1_n_171
    SLICE_X29Y31         LUT4 (Prop_lut4_I3_O)        0.118     9.672 r  system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl_i_37/O
                         net (fo=1, routed)           0.296     9.968    system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl_i_37_n_0
    SLICE_X29Y30         LUT6 (Prop_lut6_I5_O)        0.326    10.294 r  system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl_i_33/O
                         net (fo=32, routed)          1.056    11.349    system_wrapper_i/rp_oscilloscope/inst/U_osc1/s_axi_reg_rdata[0]
    SLICE_X34Y36         LUT4 (Prop_lut4_I1_O)        0.124    11.473 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/U_reg_ctrl_i_11/O
                         net (fo=1, routed)           0.000    11.473    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[23]
    SLICE_X34Y36         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.118    10.043 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         1.495    13.229    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X34Y36         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[23]/C
                         clock pessimism              0.232    13.460    
                         clock uncertainty           -0.197    13.263    
    SLICE_X34Y36         FDRE (Setup_fdre_C_D)        0.077    13.340    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[23]
  -------------------------------------------------------------------
                         required time                         13.340    
                         arrival time                         -11.473    
  -------------------------------------------------------------------
                         slack                                  1.867    

Slack (MET) :             1.874ns  (required time - arrival time)
  Source:                 system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_gen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_62_5_system_clk_gen_0 rise@16.000ns - clk_125_system_clk_gen_0 rise@8.000ns)
  Data Path Delay:        5.675ns  (logic 1.396ns (24.598%)  route 4.279ns (75.402%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.771ns = ( 13.229 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.205ns = ( 5.795 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     9.285    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010     2.275 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.035    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.136 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.659     5.795    system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aclk
    SLICE_X26Y28         FDRE                                         r  system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y28         FDRE (Prop_fdre_C_Q)         0.456     6.251 r  system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[5]/Q
                         net (fo=11, routed)          0.959     7.210    system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5]
    SLICE_X26Y27         LUT6 (Prop_lut6_I2_O)        0.124     7.334 f  system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_addr_a[5]_INST_0/O
                         net (fo=68, routed)          0.808     8.142    system_wrapper_i/rp_oscilloscope/inst/U_osc1/U_dma_s2mm/U_dma_s2mm_ctrl/bram_addr_a[5]
    SLICE_X27Y30         LUT2 (Prop_lut2_I1_O)        0.124     8.266 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/U_dma_s2mm/U_dma_s2mm_ctrl/reg_ctrl[9]_i_3/O
                         net (fo=7, routed)           0.602     8.868    system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/U_reg_ctrl_i_33
    SLICE_X26Y31         LUT5 (Prop_lut5_I0_O)        0.124     8.992 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/i_dfilt/U_reg_ctrl_i_42/O
                         net (fo=2, routed)           0.562     9.554    system_wrapper_i/rp_oscilloscope/inst/U_osc1_n_171
    SLICE_X29Y31         LUT4 (Prop_lut4_I3_O)        0.118     9.672 r  system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl_i_37/O
                         net (fo=1, routed)           0.296     9.968    system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl_i_37_n_0
    SLICE_X29Y30         LUT6 (Prop_lut6_I5_O)        0.326    10.294 r  system_wrapper_i/rp_oscilloscope/inst/U_reg_ctrl_i_33/O
                         net (fo=32, routed)          1.053    11.346    system_wrapper_i/rp_oscilloscope/inst/U_osc1/s_axi_reg_rdata[0]
    SLICE_X34Y36         LUT4 (Prop_lut4_I1_O)        0.124    11.470 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/U_reg_ctrl_i_18/O
                         net (fo=1, routed)           0.000    11.470    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[16]
    SLICE_X34Y36         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.118    10.043 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         1.495    13.229    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X34Y36         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[16]/C
                         clock pessimism              0.232    13.460    
                         clock uncertainty           -0.197    13.263    
    SLICE_X34Y36         FDRE (Setup_fdre_C_D)        0.081    13.344    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[16]
  -------------------------------------------------------------------
                         required time                         13.344    
                         arrival time                         -11.470    
  -------------------------------------------------------------------
                         slack                                  1.874    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_wrapper_i/rp_oscilloscope/inst/U_osc1/reg_rd_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_gen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_62_5_system_clk_gen_0 rise@0.000ns - clk_125_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.209ns (31.730%)  route 0.450ns (68.270%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.563    -0.761    system_wrapper_i/rp_oscilloscope/inst/U_osc1/m_axi_osc1_aclk
    SLICE_X32Y44         FDRE                                         r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/reg_rd_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.597 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/reg_rd_data_reg[24]/Q
                         net (fo=1, routed)           0.450    -0.147    system_wrapper_i/rp_oscilloscope/inst/U_osc1/osc1_reg_rd_data[24]
    SLICE_X29Y41         LUT4 (Prop_lut4_I0_O)        0.045    -0.102 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/U_reg_ctrl_i_8/O
                         net (fo=1, routed)           0.000    -0.102    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[26]
    SLICE_X29Y41         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         0.830    -1.183    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X29Y41         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[26]/C
                         clock pessimism              0.739    -0.444    
                         clock uncertainty            0.197    -0.247    
    SLICE_X29Y41         FDRE (Hold_fdre_C_D)         0.092    -0.155    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[26]
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 system_wrapper_i/rp_oscilloscope/inst/U_osc1/reg_rd_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_gen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_62_5_system_clk_gen_0 rise@0.000ns - clk_125_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.209ns (31.731%)  route 0.450ns (68.269%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.188ns
    Source Clock Delay      (SCD):    -0.765ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.559    -0.765    system_wrapper_i/rp_oscilloscope/inst/U_osc1/m_axi_osc1_aclk
    SLICE_X30Y34         FDRE                                         r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/reg_rd_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.601 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/reg_rd_data_reg[9]/Q
                         net (fo=1, routed)           0.450    -0.151    system_wrapper_i/rp_oscilloscope/inst/U_osc1/osc1_reg_rd_data[9]
    SLICE_X33Y34         LUT4 (Prop_lut4_I0_O)        0.045    -0.106 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/U_reg_ctrl_i_23/O
                         net (fo=1, routed)           0.000    -0.106    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[11]
    SLICE_X33Y34         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         0.825    -1.188    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X33Y34         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[11]/C
                         clock pessimism              0.739    -0.449    
                         clock uncertainty            0.197    -0.252    
    SLICE_X33Y34         FDRE (Hold_fdre_C_D)         0.091    -0.161    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[11]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 system_wrapper_i/rp_oscilloscope/inst/U_osc1/reg_rd_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_gen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_62_5_system_clk_gen_0 rise@0.000ns - clk_125_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.209ns (31.513%)  route 0.454ns (68.487%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.562    -0.762    system_wrapper_i/rp_oscilloscope/inst/U_osc1/m_axi_osc1_aclk
    SLICE_X30Y40         FDRE                                         r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/reg_rd_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.598 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/reg_rd_data_reg[30]/Q
                         net (fo=1, routed)           0.454    -0.144    system_wrapper_i/rp_oscilloscope/inst/U_osc1/osc1_reg_rd_data[30]
    SLICE_X29Y40         LUT4 (Prop_lut4_I0_O)        0.045    -0.099 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/U_reg_ctrl_i_2/O
                         net (fo=1, routed)           0.000    -0.099    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[32]
    SLICE_X29Y40         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         0.830    -1.183    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X29Y40         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[32]/C
                         clock pessimism              0.739    -0.444    
                         clock uncertainty            0.197    -0.247    
    SLICE_X29Y40         FDRE (Hold_fdre_C_D)         0.091    -0.156    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[32]
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 system_wrapper_i/rp_oscilloscope/inst/U_osc1/reg_rd_data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_gen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_62_5_system_clk_gen_0 rise@0.000ns - clk_125_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.209ns (31.407%)  route 0.456ns (68.593%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.562    -0.762    system_wrapper_i/rp_oscilloscope/inst/U_osc1/m_axi_osc1_aclk
    SLICE_X30Y40         FDRE                                         r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/reg_rd_data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.598 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/reg_rd_data_reg[23]/Q
                         net (fo=1, routed)           0.456    -0.141    system_wrapper_i/rp_oscilloscope/inst/U_osc1/osc1_reg_rd_data[23]
    SLICE_X29Y40         LUT4 (Prop_lut4_I0_O)        0.045    -0.096 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/U_reg_ctrl_i_9/O
                         net (fo=1, routed)           0.000    -0.096    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[25]
    SLICE_X29Y40         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         0.830    -1.183    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X29Y40         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[25]/C
                         clock pessimism              0.739    -0.444    
                         clock uncertainty            0.197    -0.247    
    SLICE_X29Y40         FDRE (Hold_fdre_C_D)         0.092    -0.155    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[25]
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 system_wrapper_i/rp_oscilloscope/inst/U_osc1/reg_rd_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_gen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_62_5_system_clk_gen_0 rise@0.000ns - clk_125_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.186ns (27.951%)  route 0.479ns (72.049%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.187ns
    Source Clock Delay      (SCD):    -0.765ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.559    -0.765    system_wrapper_i/rp_oscilloscope/inst/U_osc1/m_axi_osc1_aclk
    SLICE_X35Y36         FDRE                                         r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/reg_rd_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.624 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/reg_rd_data_reg[8]/Q
                         net (fo=1, routed)           0.479    -0.144    system_wrapper_i/rp_oscilloscope/inst/U_osc1/osc1_reg_rd_data[8]
    SLICE_X33Y35         LUT4 (Prop_lut4_I0_O)        0.045    -0.099 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/U_reg_ctrl_i_24/O
                         net (fo=1, routed)           0.000    -0.099    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[10]
    SLICE_X33Y35         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         0.826    -1.187    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X33Y35         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[10]/C
                         clock pessimism              0.739    -0.448    
                         clock uncertainty            0.197    -0.251    
    SLICE_X33Y35         FDRE (Hold_fdre_C_D)         0.091    -0.160    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[10]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 system_wrapper_i/rp_oscilloscope/inst/U_osc1/reg_rd_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_gen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_62_5_system_clk_gen_0 rise@0.000ns - clk_125_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.186ns (26.643%)  route 0.512ns (73.357%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.187ns
    Source Clock Delay      (SCD):    -0.765ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.559    -0.765    system_wrapper_i/rp_oscilloscope/inst/U_osc1/m_axi_osc1_aclk
    SLICE_X33Y36         FDRE                                         r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/reg_rd_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.624 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/reg_rd_data_reg[6]/Q
                         net (fo=1, routed)           0.512    -0.112    system_wrapper_i/rp_oscilloscope/inst/U_osc1/osc1_reg_rd_data[6]
    SLICE_X30Y35         LUT4 (Prop_lut4_I0_O)        0.045    -0.067 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/U_reg_ctrl_i_26/O
                         net (fo=1, routed)           0.000    -0.067    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[8]
    SLICE_X30Y35         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         0.826    -1.187    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X30Y35         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[8]/C
                         clock pessimism              0.739    -0.448    
                         clock uncertainty            0.197    -0.251    
    SLICE_X30Y35         FDRE (Hold_fdre_C_D)         0.121    -0.130    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[8]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 system_wrapper_i/rp_oscilloscope/inst/U_osc1/reg_rd_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_gen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_62_5_system_clk_gen_0 rise@0.000ns - clk_125_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.186ns (27.781%)  route 0.484ns (72.219%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.186ns
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.560    -0.764    system_wrapper_i/rp_oscilloscope/inst/U_osc1/m_axi_osc1_aclk
    SLICE_X35Y37         FDRE                                         r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/reg_rd_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.623 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/reg_rd_data_reg[15]/Q
                         net (fo=1, routed)           0.484    -0.139    system_wrapper_i/rp_oscilloscope/inst/U_osc1/osc1_reg_rd_data[15]
    SLICE_X29Y37         LUT4 (Prop_lut4_I0_O)        0.045    -0.094 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/U_reg_ctrl_i_17/O
                         net (fo=1, routed)           0.000    -0.094    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[17]
    SLICE_X29Y37         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         0.827    -1.186    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X29Y37         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[17]/C
                         clock pessimism              0.739    -0.447    
                         clock uncertainty            0.197    -0.250    
    SLICE_X29Y37         FDRE (Hold_fdre_C_D)         0.092    -0.158    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[17]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 system_wrapper_i/rp_oscilloscope/inst/U_osc1/reg_rd_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_gen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_62_5_system_clk_gen_0 rise@0.000ns - clk_125_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.209ns (29.665%)  route 0.496ns (70.335%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.187ns
    Source Clock Delay      (SCD):    -0.765ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.559    -0.765    system_wrapper_i/rp_oscilloscope/inst/U_osc1/m_axi_osc1_aclk
    SLICE_X30Y36         FDRE                                         r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/reg_rd_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.601 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/reg_rd_data_reg[11]/Q
                         net (fo=1, routed)           0.496    -0.105    system_wrapper_i/rp_oscilloscope/inst/U_osc1/osc1_reg_rd_data[11]
    SLICE_X30Y35         LUT4 (Prop_lut4_I0_O)        0.045    -0.060 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/U_reg_ctrl_i_21/O
                         net (fo=1, routed)           0.000    -0.060    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[13]
    SLICE_X30Y35         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         0.826    -1.187    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X30Y35         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]/C
                         clock pessimism              0.739    -0.448    
                         clock uncertainty            0.197    -0.251    
    SLICE_X30Y35         FDRE (Hold_fdre_C_D)         0.121    -0.130    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_gen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_62_5_system_clk_gen_0 rise@0.000ns - clk_125_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.186ns (26.972%)  route 0.504ns (73.028%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    -0.771ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.553    -0.771    system_wrapper_i/rp_oscilloscope/inst/U_osc2/m_axi_osc2_aclk
    SLICE_X29Y27         FDRE                                         r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.630 r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/reg_rd_data_reg[31]/Q
                         net (fo=1, routed)           0.504    -0.126    system_wrapper_i/rp_oscilloscope/inst/U_osc1/s_axi_reg_rdata[31][31]
    SLICE_X29Y42         LUT4 (Prop_lut4_I2_O)        0.045    -0.081 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/U_reg_ctrl_i_1/O
                         net (fo=1, routed)           0.000    -0.081    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[33]
    SLICE_X29Y42         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         0.830    -1.183    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X29Y42         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[33]/C
                         clock pessimism              0.739    -0.444    
                         clock uncertainty            0.197    -0.247    
    SLICE_X29Y42         FDRE (Hold_fdre_C_D)         0.091    -0.156    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[33]
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 system_wrapper_i/rp_oscilloscope/inst/U_osc1/reg_rd_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_gen_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_gen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_62_5_system_clk_gen_0 rise@0.000ns - clk_125_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.209ns (30.983%)  route 0.466ns (69.017%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.193ns
    Source Clock Delay      (SCD):    -0.765ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.559    -0.765    system_wrapper_i/rp_oscilloscope/inst/U_osc1/m_axi_osc1_aclk
    SLICE_X30Y34         FDRE                                         r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/reg_rd_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.601 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/reg_rd_data_reg[13]/Q
                         net (fo=1, routed)           0.466    -0.135    system_wrapper_i/rp_oscilloscope/inst/U_osc1/osc1_reg_rd_data[13]
    SLICE_X29Y29         LUT4 (Prop_lut4_I0_O)        0.045    -0.090 r  system_wrapper_i/rp_oscilloscope/inst/U_osc1/U_reg_ctrl_i_19/O
                         net (fo=1, routed)           0.000    -0.090    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[15]
    SLICE_X29Y29         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_gen/inst/clk_62_5_system_clk_gen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_gen/inst/clkout4_buf/O
                         net (fo=920, routed)         0.820    -1.193    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X29Y29         FDRE                                         r  system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[15]/C
                         clock pessimism              0.739    -0.454    
                         clock uncertainty            0.197    -0.257    
    SLICE_X29Y29         FDRE (Hold_fdre_C_D)         0.091    -0.166    system_wrapper_i/axi_reg/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[15]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.076    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_125_system_clk_gen_0
  To Clock:  clk_125_system_clk_gen_0

Setup :            0  Failing Endpoints,  Worst Slack        4.354ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.351ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.354ns  (required time - arrival time)
  Source:                 system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_gen_0 rise@8.000ns - clk_125_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        3.199ns  (logic 0.773ns (24.163%)  route 2.426ns (75.837%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.758ns = ( 5.242 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.182ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.682    -2.182    system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y0           FDPE                                         r  system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDPE (Prop_fdpe_C_Q)         0.478    -1.704 f  system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.165    -0.539    system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X8Y2           LUT3 (Prop_lut3_I2_O)        0.295    -0.244 f  system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.261     1.017    system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X12Y2          FDCE                                         f  system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.508     5.242    system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X12Y2          FDCE                                         r  system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.517     5.759    
                         clock uncertainty           -0.069     5.690    
    SLICE_X12Y2          FDCE (Recov_fdce_C_CLR)     -0.319     5.371    system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          5.371    
                         arrival time                          -1.017    
  -------------------------------------------------------------------
                         slack                                  4.354    

Slack (MET) :             4.354ns  (required time - arrival time)
  Source:                 system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_gen_0 rise@8.000ns - clk_125_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        3.199ns  (logic 0.773ns (24.163%)  route 2.426ns (75.837%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.758ns = ( 5.242 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.182ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.682    -2.182    system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y0           FDPE                                         r  system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDPE (Prop_fdpe_C_Q)         0.478    -1.704 f  system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.165    -0.539    system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X8Y2           LUT3 (Prop_lut3_I2_O)        0.295    -0.244 f  system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.261     1.017    system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X12Y2          FDCE                                         f  system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.508     5.242    system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X12Y2          FDCE                                         r  system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.517     5.759    
                         clock uncertainty           -0.069     5.690    
    SLICE_X12Y2          FDCE (Recov_fdce_C_CLR)     -0.319     5.371    system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          5.371    
                         arrival time                          -1.017    
  -------------------------------------------------------------------
                         slack                                  4.354    

Slack (MET) :             4.406ns  (required time - arrival time)
  Source:                 system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_gen_0 rise@8.000ns - clk_125_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 0.773ns (25.256%)  route 2.288ns (74.744%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.758ns = ( 5.242 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.182ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.682    -2.182    system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y0           FDPE                                         r  system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDPE (Prop_fdpe_C_Q)         0.478    -1.704 f  system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.165    -0.539    system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X8Y2           LUT3 (Prop_lut3_I2_O)        0.295    -0.244 f  system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.123     0.879    system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X13Y1          FDCE                                         f  system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.508     5.242    system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X13Y1          FDCE                                         r  system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.517     5.759    
                         clock uncertainty           -0.069     5.690    
    SLICE_X13Y1          FDCE (Recov_fdce_C_CLR)     -0.405     5.285    system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          5.285    
                         arrival time                          -0.879    
  -------------------------------------------------------------------
                         slack                                  4.406    

Slack (MET) :             4.406ns  (required time - arrival time)
  Source:                 system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_gen_0 rise@8.000ns - clk_125_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 0.773ns (25.256%)  route 2.288ns (74.744%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.758ns = ( 5.242 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.182ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.682    -2.182    system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y0           FDPE                                         r  system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDPE (Prop_fdpe_C_Q)         0.478    -1.704 f  system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.165    -0.539    system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X8Y2           LUT3 (Prop_lut3_I2_O)        0.295    -0.244 f  system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.123     0.879    system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X13Y1          FDCE                                         f  system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.508     5.242    system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X13Y1          FDCE                                         r  system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.517     5.759    
                         clock uncertainty           -0.069     5.690    
    SLICE_X13Y1          FDCE (Recov_fdce_C_CLR)     -0.405     5.285    system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          5.285    
                         arrival time                          -0.879    
  -------------------------------------------------------------------
                         slack                                  4.406    

Slack (MET) :             4.450ns  (required time - arrival time)
  Source:                 system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_gen_0 rise@8.000ns - clk_125_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 0.773ns (25.256%)  route 2.288ns (74.744%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.758ns = ( 5.242 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.182ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.682    -2.182    system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y0           FDPE                                         r  system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDPE (Prop_fdpe_C_Q)         0.478    -1.704 f  system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.165    -0.539    system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X8Y2           LUT3 (Prop_lut3_I2_O)        0.295    -0.244 f  system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.123     0.879    system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X12Y1          FDCE                                         f  system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.508     5.242    system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X12Y1          FDCE                                         r  system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.517     5.759    
                         clock uncertainty           -0.069     5.690    
    SLICE_X12Y1          FDCE (Recov_fdce_C_CLR)     -0.361     5.329    system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          5.329    
                         arrival time                          -0.879    
  -------------------------------------------------------------------
                         slack                                  4.450    

Slack (MET) :             4.450ns  (required time - arrival time)
  Source:                 system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_gen_0 rise@8.000ns - clk_125_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 0.773ns (25.256%)  route 2.288ns (74.744%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.758ns = ( 5.242 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.182ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.682    -2.182    system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y0           FDPE                                         r  system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDPE (Prop_fdpe_C_Q)         0.478    -1.704 f  system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.165    -0.539    system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X8Y2           LUT3 (Prop_lut3_I2_O)        0.295    -0.244 f  system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.123     0.879    system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X12Y1          FDCE                                         f  system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.508     5.242    system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X12Y1          FDCE                                         r  system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.517     5.759    
                         clock uncertainty           -0.069     5.690    
    SLICE_X12Y1          FDCE (Recov_fdce_C_CLR)     -0.361     5.329    system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          5.329    
                         arrival time                          -0.879    
  -------------------------------------------------------------------
                         slack                                  4.450    

Slack (MET) :             4.492ns  (required time - arrival time)
  Source:                 system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_gen_0 rise@8.000ns - clk_125_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 0.773ns (25.256%)  route 2.288ns (74.744%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.758ns = ( 5.242 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.182ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.682    -2.182    system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y0           FDPE                                         r  system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDPE (Prop_fdpe_C_Q)         0.478    -1.704 f  system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.165    -0.539    system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X8Y2           LUT3 (Prop_lut3_I2_O)        0.295    -0.244 f  system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.123     0.879    system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X12Y1          FDCE                                         f  system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.508     5.242    system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X12Y1          FDCE                                         r  system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.517     5.759    
                         clock uncertainty           -0.069     5.690    
    SLICE_X12Y1          FDCE (Recov_fdce_C_CLR)     -0.319     5.371    system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          5.371    
                         arrival time                          -0.879    
  -------------------------------------------------------------------
                         slack                                  4.492    

Slack (MET) :             4.492ns  (required time - arrival time)
  Source:                 system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_gen_0 rise@8.000ns - clk_125_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 0.773ns (25.256%)  route 2.288ns (74.744%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.758ns = ( 5.242 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.182ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.682    -2.182    system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y0           FDPE                                         r  system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDPE (Prop_fdpe_C_Q)         0.478    -1.704 f  system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.165    -0.539    system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X8Y2           LUT3 (Prop_lut3_I2_O)        0.295    -0.244 f  system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.123     0.879    system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X12Y1          FDCE                                         f  system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.508     5.242    system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X12Y1          FDCE                                         r  system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.517     5.759    
                         clock uncertainty           -0.069     5.690    
    SLICE_X12Y1          FDCE (Recov_fdce_C_CLR)     -0.319     5.371    system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          5.371    
                         arrival time                          -0.879    
  -------------------------------------------------------------------
                         slack                                  4.492    

Slack (MET) :             4.492ns  (required time - arrival time)
  Source:                 system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_gen_0 rise@8.000ns - clk_125_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 0.773ns (25.256%)  route 2.288ns (74.744%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.758ns = ( 5.242 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.182ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.682    -2.182    system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y0           FDPE                                         r  system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDPE (Prop_fdpe_C_Q)         0.478    -1.704 f  system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.165    -0.539    system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X8Y2           LUT3 (Prop_lut3_I2_O)        0.295    -0.244 f  system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.123     0.879    system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X12Y1          FDCE                                         f  system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.508     5.242    system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X12Y1          FDCE                                         r  system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.517     5.759    
                         clock uncertainty           -0.069     5.690    
    SLICE_X12Y1          FDCE (Recov_fdce_C_CLR)     -0.319     5.371    system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          5.371    
                         arrival time                          -0.879    
  -------------------------------------------------------------------
                         slack                                  4.492    

Slack (MET) :             4.492ns  (required time - arrival time)
  Source:                 system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_gen_0 rise@8.000ns - clk_125_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 0.773ns (25.256%)  route 2.288ns (74.744%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.758ns = ( 5.242 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.182ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.682    -2.182    system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y0           FDPE                                         r  system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDPE (Prop_fdpe_C_Q)         0.478    -1.704 f  system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.165    -0.539    system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X8Y2           LUT3 (Prop_lut3_I2_O)        0.295    -0.244 f  system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.123     0.879    system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X12Y1          FDCE                                         f  system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.508     5.242    system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X12Y1          FDCE                                         r  system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.517     5.759    
                         clock uncertainty           -0.069     5.690    
    SLICE_X12Y1          FDCE (Recov_fdce_C_CLR)     -0.319     5.371    system_wrapper_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          5.371    
                         arrival time                          -0.879    
  -------------------------------------------------------------------
                         slack                                  4.492    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_gen_0 rise@0.000ns - clk_125_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.221%)  route 0.133ns (44.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.192ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.556    -0.768    system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y27         FDPE                                         r  system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDPE (Prop_fdpe_C_Q)         0.164    -0.604 f  system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.133    -0.471    system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X10Y27         FDCE                                         f  system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.821    -1.192    system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y27         FDCE                                         r  system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.437    -0.755    
    SLICE_X10Y27         FDCE (Remov_fdce_C_CLR)     -0.067    -0.822    system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.822    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_gen_0 rise@0.000ns - clk_125_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.221%)  route 0.133ns (44.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.192ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.556    -0.768    system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y27         FDPE                                         r  system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDPE (Prop_fdpe_C_Q)         0.164    -0.604 f  system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.133    -0.471    system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X10Y27         FDCE                                         f  system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.821    -1.192    system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y27         FDCE                                         r  system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.437    -0.755    
    SLICE_X10Y27         FDCE (Remov_fdce_C_CLR)     -0.067    -0.822    system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.822    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_gen_0 rise@0.000ns - clk_125_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.221%)  route 0.133ns (44.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.192ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.556    -0.768    system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y27         FDPE                                         r  system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDPE (Prop_fdpe_C_Q)         0.164    -0.604 f  system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.133    -0.471    system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X10Y27         FDCE                                         f  system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.821    -1.192    system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y27         FDCE                                         r  system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.437    -0.755    
    SLICE_X10Y27         FDCE (Remov_fdce_C_CLR)     -0.067    -0.822    system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.822    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_gen_0 rise@0.000ns - clk_125_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.221%)  route 0.133ns (44.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.192ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.556    -0.768    system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y27         FDPE                                         r  system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDPE (Prop_fdpe_C_Q)         0.164    -0.604 f  system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.133    -0.471    system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X10Y27         FDCE                                         f  system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.821    -1.192    system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y27         FDCE                                         r  system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.437    -0.755    
    SLICE_X10Y27         FDCE (Remov_fdce_C_CLR)     -0.067    -0.822    system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.822    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_gen_0 rise@0.000ns - clk_125_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.221%)  route 0.133ns (44.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.192ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.556    -0.768    system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y27         FDPE                                         r  system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDPE (Prop_fdpe_C_Q)         0.164    -0.604 f  system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.133    -0.471    system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X10Y27         FDCE                                         f  system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.821    -1.192    system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y27         FDCE                                         r  system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.437    -0.755    
    SLICE_X10Y27         FDCE (Remov_fdce_C_CLR)     -0.067    -0.822    system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.822    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_gen_0 rise@0.000ns - clk_125_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.221%)  route 0.133ns (44.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.192ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.556    -0.768    system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y27         FDPE                                         r  system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDPE (Prop_fdpe_C_Q)         0.164    -0.604 f  system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.133    -0.471    system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X10Y27         FDPE                                         f  system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.821    -1.192    system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y27         FDPE                                         r  system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.437    -0.755    
    SLICE_X10Y27         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.826    system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.826    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/CLR
                            (removal check against rising-edge clock clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_gen_0 rise@0.000ns - clk_125_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.870%)  route 0.180ns (56.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.181ns
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.564    -0.760    system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X29Y0          FDPE                                         r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y0          FDPE (Prop_fdpe_C_Q)         0.141    -0.619 f  system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          0.180    -0.438    system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X30Y0          FDCE                                         f  system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.832    -1.181    system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X30Y0          FDCE                                         r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
                         clock pessimism              0.437    -0.744    
    SLICE_X30Y0          FDCE (Remov_fdce_C_CLR)     -0.067    -0.811    system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                          0.811    
                         arrival time                          -0.438    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/CLR
                            (removal check against rising-edge clock clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_gen_0 rise@0.000ns - clk_125_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.870%)  route 0.180ns (56.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.181ns
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.564    -0.760    system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X29Y0          FDPE                                         r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y0          FDPE (Prop_fdpe_C_Q)         0.141    -0.619 f  system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          0.180    -0.438    system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X30Y0          FDCE                                         f  system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.832    -1.181    system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X30Y0          FDCE                                         r  system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C
                         clock pessimism              0.437    -0.744    
    SLICE_X30Y0          FDCE (Remov_fdce_C_CLR)     -0.067    -0.811    system_wrapper_i/rp_oscilloscope/inst/U_osc2/U_dma_s2mm/U_dma_s2mm_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                          0.811    
                         arrival time                          -0.438    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_gen_0 rise@0.000ns - clk_125_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.221%)  route 0.133ns (44.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.192ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.556    -0.768    system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y27         FDPE                                         r  system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDPE (Prop_fdpe_C_Q)         0.164    -0.604 f  system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.133    -0.471    system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X11Y27         FDCE                                         f  system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.821    -1.192    system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X11Y27         FDCE                                         r  system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.437    -0.755    
    SLICE_X11Y27         FDCE (Remov_fdce_C_CLR)     -0.092    -0.847    system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.847    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_125_system_clk_gen_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_gen_0 rise@0.000ns - clk_125_system_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.221%)  route 0.133ns (44.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.192ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.556    -0.768    system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y27         FDPE                                         r  system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDPE (Prop_fdpe_C_Q)         0.164    -0.604 f  system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.133    -0.471    system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X11Y27         FDCE                                         f  system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_gen/inst/clk_125_system_clk_gen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        0.821    -1.192    system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X11Y27         FDCE                                         r  system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.437    -0.755    
    SLICE_X11Y27         FDCE (Remov_fdce_C_CLR)     -0.092    -0.847    system_wrapper_i/rp_counter_0/inst/U_cnt/U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/U_fifo_axi_req/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.847    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                  0.376    





