$timescale 10ns $end
$scope module logic $end
$var wire 1 ! PINA0 $end
$var wire 8 " PORTB $end
$upscope $end
$enddefinitions $end
$dumpvars
x!
bxxxxxxxx "
$end
#2175
b00000000 "
#2187
b00000000 "
#2188
b00000000 "
#3087
b00000001 "
#3088
b00000001 "
#3675
0!
#14112
b00000001 "
#14113
b00000001 "
#15225
b00000000 "
#15226
b00000000 "
#16300
b00000000 "
#16301
b00000000 "
#18300
b00000001 "
#18301
b00000001 "
#19412
b00000000 "
#19413
b00000000 "
#20487
b00000000 "
#20488
b00000000 "
#29000
b00000001 "
#29001
b00000001 "
#31125
b00000001 "
#31126
b00000001 "
#32237
b00000000 "
#32238
b00000000 "
#33312
b00000000 "
#33313
b00000000 "
#39187
1!
#41837
b00000001 "
#41838
b00000001 "
#42425
0!
#42950
b00000000 "
#42951
b00000000 "
#44025
b00000000 "
#44026
b00000000 "
#51437
b00000001 "
#51438
b00000001 "
#52550
b00000000 "
#52551
b00000000 "
#53625
b00000000 "
#53626
b00000000 "
#57850
b00000001 "
#57851
b00000001 "
#58962
b00000000 "
#58963
b00000000 "
#60037
b00000000 "
#60038
b00000000 "
#61612
1!
#64262
b00000001 "
#64263
b00000001 "
#66387
b00000001 "
#66388
b00000001 "
#66975
0!
#68512
b00000001 "
#68513
b00000001 "
#69100
1!
#70637
b00000001 "
#70638
b00000001 "
