{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port btn3 -pg 1 -y 1020 -defaultsOSRD
preplace port clk -pg 1 -y 790 -defaultsOSRD
preplace portBus led -pg 1 -y 600 -defaultsOSRD
preplace inst stage_EM_0 -pg 1 -lvl 5 -y 720 -defaultsOSRD
preplace inst instruction_clear_0 -pg 1 -lvl 14 -y 1110 -defaultsOSRD
preplace inst RV32I_0 -pg 1 -lvl 8 -y 280 -defaultsOSRD
preplace inst pc_shift_down_0 -pg 1 -lvl 13 -y 620 -defaultsOSRD
preplace inst mux_reg_write_0 -pg 1 -lvl 14 -y 970 -defaultsOSRD
preplace inst program_counter_1 -pg 1 -lvl 12 -y 800 -defaultsOSRD
preplace inst pre_memory_logic_0 -pg 1 -lvl 5 -y 930 -defaultsOSRD
preplace inst clock_div_0 -pg 1 -lvl 4 -y 790 -defaultsOSRD
preplace inst ALU_0 -pg 1 -lvl 2 -y 470 -defaultsOSRD
preplace inst post_memory_logic_0 -pg 1 -lvl 6 -y 750 -defaultsOSRD
preplace inst mux_output_0 -pg 1 -lvl 4 -y 630 -defaultsOSRD
preplace inst hazard_logic_0 -pg 1 -lvl 8 -y 780 -defaultsOSRD
preplace inst debounce_0 -pg 1 -lvl 11 -y 1030 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 14 -y 730 -defaultsOSRD
preplace inst stage_FD_0 -pg 1 -lvl 13 -y 780 -defaultsOSRD
preplace inst registers_0 -pg 1 -lvl 15 -y 580 -defaultsOSRD
preplace inst mux_reg_descr_alu_0 -pg 1 -lvl 1 -y 470 -defaultsOSRD
preplace inst Descrambler_0 -pg 1 -lvl 8 -y 100 -defaultsOSRD
preplace inst pc_logic_0 -pg 1 -lvl 11 -y 590 -defaultsOSRD
preplace inst mux_reg_pc_alu_0 -pg 1 -lvl 1 -y 300 -defaultsOSRD
preplace inst hazard_count_0 -pg 1 -lvl 10 -y 740 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 3 -y 790 -defaultsOSRD
preplace inst stage_MW_0 -pg 1 -lvl 7 -y 720 -defaultsOSRD
preplace inst brach_logic_0 -pg 1 -lvl 10 -y 410 -defaultsOSRD
preplace inst alu_signals_0 -pg 1 -lvl 3 -y 470 -defaultsOSRD
preplace inst stage_DE_0 -pg 1 -lvl 9 -y 240 -defaultsOSRD
preplace netloc clk_2 1 3 12 1080 710 1470 590 NJ 590 2530 590 NJ 590 3410 590 4090 620 4450 750 4880 660 5240 890 5590 530 NJ
preplace netloc stage_DE_0_immediate_DE 1 0 10 20 630 NJ 630 NJ 630 1070 1050 NJ 1050 NJ 1050 NJ 1050 NJ 1050 NJ 1050 3990
preplace netloc ALU_0_sum 1 3 1 1060
preplace netloc stage_MW_0_PC_MW 1 7 7 NJ 670 3400J 840 NJ 840 NJ 840 4900J 710 5180J 950 5590
preplace netloc clk_in1_0_1 1 0 3 NJ 790 NJ 790 NJ
preplace netloc stage_DE_0_reg_1_DE 1 0 10 30 380 NJ 380 NJ 380 NJ 380 NJ 380 NJ 380 NJ 380 3010J 460 NJ 460 3970
preplace netloc ALU_0_zero 1 3 7 1090J 490 NJ 490 NJ 490 NJ 490 NJ 490 NJ 490 4070
preplace netloc RV32I_0_mux_reg_write 1 8 1 3400
preplace netloc RV32I_0_mux_output 1 8 1 N
preplace netloc stage_DE_0_pc_DE 1 0 11 10 570 NJ 570 NJ 570 1090J 550 1490 570 NJ 570 NJ 570 NJ 570 NJ 570 4060 570 4480J
preplace netloc ALU_0_alu_out_33 1 2 1 N
preplace netloc program_counter_0_PC 1 10 3 4500 730 4840J 630 5220
preplace netloc pre_memory_logic_0_byte_enable 1 5 9 2020 920 NJ 920 NJ 920 NJ 920 NJ 920 NJ 920 NJ 920 NJ 920 5630J
preplace netloc mux_output_0_output_bus 1 4 7 1480 860 NJ 860 NJ 860 3040J 610 NJ 610 NJ 610 4500
preplace netloc RV32I_0_control_mem_logic 1 8 1 3480
preplace netloc hazard_logic_0_new_hazard 1 8 2 3450 750 NJ
preplace netloc stage_DE_0_control_branch_DE 1 9 1 4090
preplace netloc hazard_shift_counter_0_hazard 1 10 3 4490 740 4870J 690 5230J
preplace netloc post_memory_logic_0_memory_access_out1_out 1 6 1 2480
preplace netloc stage_DE_0_mux_reg_pc_alu_DE 1 0 10 10 20 NJ 20 NJ 20 NJ 20 NJ 20 NJ 20 NJ 20 NJ 20 NJ 20 3960
preplace netloc stage_EM_0_output_bus_EM 1 5 2 2020 650 2520
preplace netloc ALU_0_overflow 1 3 7 1050J 510 NJ 510 NJ 510 NJ 510 NJ 510 NJ 510 4090
preplace netloc brach_logic_0_mux_next_pc 1 10 1 4490
preplace netloc RV32I_0_control_reg_writeenable 1 8 1 N
preplace netloc registers_0_debug_leds 1 15 1 N
preplace netloc brach_logic_0_branch 1 8 5 3500 470 4050J 320 4500 430 NJ 430 5270J
preplace netloc RV32I_0_mux_reg_descr_alu 1 8 1 3440
preplace netloc blk_mem_gen_0_douta1 1 13 1 5640
preplace netloc stage_EM_0_mux_reg_write_EM 1 5 2 2000J 840 2520
preplace netloc stage_DE_0_control_mem_logic_DE 1 4 6 1540 1030 NJ 1030 NJ 1030 NJ 1030 NJ 1030 4010
preplace netloc stage_DE_0_control_alu_DE 1 1 9 380 560 NJ 560 1050J 520 NJ 520 NJ 520 NJ 520 NJ 520 NJ 520 3980
preplace netloc pc_logic_0_PC_out 1 11 1 4860
preplace netloc RV32I_0_control_branch 1 8 1 3420
preplace netloc stage_EM_0_control_reg_writeenable_EM 1 5 2 1990J 830 2530
preplace netloc debounce_0_dbnc 1 11 1 4910
preplace netloc mux_reg_descr_alu_0_alu_B 1 1 1 N
preplace netloc mux_reg_write_0_reg_write_input 1 14 1 6080
preplace netloc stage_MW_0_control_reg_writeenable_MW 1 7 8 3010J 580 NJ 580 NJ 580 4470J 480 NJ 480 NJ 480 NJ 480 6060
preplace netloc stage_MW_0_mux_reg_write_MW 1 7 7 3020J 640 NJ 640 NJ 640 4430J 720 4850J 680 5200J 930 5630
preplace netloc btn_0_1 1 0 11 NJ 1020 NJ 1020 NJ 1020 NJ 1020 1480J 1010 NJ 1010 NJ 1010 NJ 1010 NJ 1010 NJ 1010 4430J
preplace netloc Descrambler_0_descr_imm 1 8 1 3460J
preplace netloc stage_EM_0_PC_EM 1 5 2 NJ 670 2500
preplace netloc stage_MW_0_instruction_MW 1 7 8 3050 560 NJ 560 NJ 560 4450J 460 NJ 460 NJ 460 NJ 460 6080
preplace netloc mux_reg_pc_alu_0_alu_A 1 1 1 380
preplace netloc clk_wiz_0_locked 1 3 1 N
preplace netloc RV32I_0_mux_reg_pc_alu 1 8 1 3430
preplace netloc stage_MW_0_output_bus_MW 1 7 7 3030J 650 NJ 650 NJ 650 4470J 700 4830J 650 5210J 960 5580
preplace netloc stage_EM_0_instruction_EM 1 5 3 1990J 660 2490 870 3010J
preplace netloc stage_DE_0_mux_output_DE 1 3 7 1090 1060 NJ 1060 NJ 1060 NJ 1060 NJ 1060 NJ 1060 4030
preplace netloc stage_DE_0_control_reg_writeenable_DE 1 4 6 1520 1040 NJ 1040 NJ 1040 NJ 1040 NJ 1040 4000
preplace netloc stage_DE_0_mux_reg_write_DE 1 4 6 1530 1000 NJ 1000 NJ 1000 NJ 1000 NJ 1000 4020
preplace netloc stage_FD_0_instruction_clear_out 1 13 1 5600
preplace netloc hazard_logic_0_hazard_stage 1 8 2 N 770 NJ
preplace netloc stage_DE_0_mux_reg_descr_alu_DE 1 0 10 0 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 3970
preplace netloc stage_DE_0_instruction_DE 1 4 6 1510 1020 NJ 1020 NJ 1020 3060 620 NJ 620 3960
preplace netloc clock_div_0_div_clk 1 4 11 1500 850 NJ 850 2510 850 3070J 690 3470 730 4090 830 NJ 830 4820 670 5250 680 5630 550 NJ
preplace netloc pre_memory_logic_0_addr1_out 1 5 9 2000 910 NJ 910 NJ 910 NJ 910 NJ 910 NJ 910 NJ 910 NJ 910 5610J
preplace netloc stage_MW_0_memory_access_out1_MW 1 7 7 3020J 870 NJ 870 NJ 870 NJ 870 4890J 700 5190J 940 5620
preplace netloc ALU_0_sign 1 3 7 NJ 480 NJ 480 NJ 480 NJ 480 NJ 480 NJ 480 4080
preplace netloc stage_FD_0_PC_FD 1 8 6 3490 630 NJ 630 4480 710 4810J 640 5260J 880 5580
preplace netloc registers_0_reg_2_out 1 8 8 3520 550 NJ 550 4460J 470 NJ 470 NJ 470 NJ 470 NJ 470 6440
preplace netloc blk_mem_gen_0_douta 1 7 8 3080 470 3480 530 NJ 530 4430J 440 NJ 440 NJ 440 NJ 440 6070
preplace netloc pc_shift_down_0_pc_out 1 13 1 5610J
preplace netloc blk_mem_gen_0_doutb 1 5 9 2020 900 NJ 900 NJ 900 NJ 900 NJ 900 NJ 900 NJ 900 NJ 900 5620J
preplace netloc registers_0_reg_1_out 1 8 8 3510 500 NJ 500 4440J 450 NJ 450 NJ 450 NJ 450 NJ 450 6450
preplace netloc RV32I_0_control_alu 1 8 1 N
preplace netloc stage_DE_0_reg_2_DE 1 0 14 30 580 NJ 580 NJ 580 1070J 540 NJ 540 NJ 540 NJ 540 NJ 540 NJ 540 4040 310 NJ 310 NJ 310 NJ 310 5620J
preplace netloc stage_EM_0_control_mem_logic_EM 1 5 1 2010
levelinfo -pg 1 -20 210 550 890 1290 1770 2250 2770 3240 3740 4260 4660 5050 5430 5860 6270 6480 -top 0 -bot 1180
"
}
0
