16:55:54 INFO  : Registering command handlers for SDK TCF services
16:55:55 INFO  : Launching XSCT server: xsct.bat -interactive D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\temp_xsdb_launch_script.tcl
16:56:04 INFO  : XSCT server has started successfully.
16:56:06 INFO  : Successfully done setting XSCT server connection channel  
16:56:06 INFO  : Successfully done setting SDK workspace  
16:56:06 INFO  : Processing command line option -hwspec D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper.hdf.
19:08:15 INFO  : Registering command handlers for SDK TCF services
19:08:16 INFO  : Launching XSCT server: xsct.bat -interactive D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\temp_xsdb_launch_script.tcl
19:08:21 INFO  : XSCT server has started successfully.
19:08:21 INFO  : Successfully done setting XSCT server connection channel  
19:08:22 INFO  : Successfully done setting SDK workspace  
19:08:22 INFO  : Processing command line option -hwspec D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper.hdf.
19:08:22 INFO  : Checking for hwspec changes in the project gcd_block_design_wrapper_hw_platform_0.
19:13:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:13:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786262A" && level==0} -index 1' command is executed.
19:13:05 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
19:13:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786262A" && level==0} -index 1' command is executed.
19:13:57 INFO  : 'fpga -state' command is executed.
19:13:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:13:58 INFO  : Jtag cable 'Digilent Zybo 210279786262A' is selected.
19:13:58 INFO  : 'jtag frequency' command is executed.
19:13:58 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:13:58 INFO  : Context for 'APU' is selected.
19:13:58 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
19:13:58 INFO  : 'configparams force-mem-access 1' command is executed.
19:13:58 INFO  : Context for 'APU' is selected.
19:13:58 INFO  : 'stop' command is executed.
19:14:00 INFO  : 'ps7_init' command is executed.
19:14:00 INFO  : 'ps7_post_config' command is executed.
19:14:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:14:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:14:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:14:00 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_software/Debug/gcd_software.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:14:00 INFO  : 'configparams force-mem-access 0' command is executed.
19:14:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_software/Debug/gcd_software.elf
configparams force-mem-access 0
----------------End of Script----------------

19:14:00 INFO  : Memory regions updated for context APU
19:14:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:14:01 INFO  : 'con' command is executed.
19:14:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
con
----------------End of Script----------------

19:14:01 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_software.elf_on_local.tcl'
19:16:52 INFO  : Disconnected from the channel tcfchan#1.
19:16:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786262A" && level==0} -index 1' command is executed.
19:16:54 INFO  : 'fpga -state' command is executed.
19:17:40 INFO  : Memory regions updated for context APU
19:18:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:18:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786262A" && level==0} -index 1' command is executed.
19:18:22 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
19:18:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786262A" && level==0} -index 1' command is executed.
19:18:39 INFO  : 'fpga -state' command is executed.
19:18:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:18:39 INFO  : Jtag cable 'Digilent Zybo 210279786262A' is selected.
19:18:39 INFO  : 'jtag frequency' command is executed.
19:18:39 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:18:39 INFO  : Context for 'APU' is selected.
19:18:39 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
19:18:39 INFO  : 'configparams force-mem-access 1' command is executed.
19:18:40 INFO  : Context for 'APU' is selected.
19:18:40 INFO  : 'stop' command is executed.
19:18:41 INFO  : 'ps7_init' command is executed.
19:18:41 INFO  : 'ps7_post_config' command is executed.
19:18:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:18:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:42 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_software/Debug/gcd_software.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:18:42 INFO  : 'configparams force-mem-access 0' command is executed.
19:18:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_software/Debug/gcd_software.elf
configparams force-mem-access 0
----------------End of Script----------------

19:18:42 INFO  : Memory regions updated for context APU
19:18:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:42 INFO  : 'con' command is executed.
19:18:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
con
----------------End of Script----------------

19:18:42 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_software.elf_on_local.tcl'
19:19:09 INFO  : Disconnected from the channel tcfchan#2.
19:19:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786262A" && level==0} -index 1' command is executed.
19:19:10 INFO  : 'fpga -state' command is executed.
19:19:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:19:11 INFO  : Jtag cable 'Digilent Zybo 210279786262A' is selected.
19:19:11 INFO  : 'jtag frequency' command is executed.
19:19:11 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:19:11 INFO  : Context for 'APU' is selected.
19:19:15 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
19:19:15 INFO  : 'configparams force-mem-access 1' command is executed.
19:19:15 INFO  : Context for 'APU' is selected.
19:19:15 INFO  : 'stop' command is executed.
19:19:16 INFO  : 'ps7_init' command is executed.
19:19:16 INFO  : 'ps7_post_config' command is executed.
19:19:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:19:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:19 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_software/Debug/gcd_software.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:19:19 INFO  : 'configparams force-mem-access 0' command is executed.
19:19:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_software/Debug/gcd_software.elf
configparams force-mem-access 0
----------------End of Script----------------

19:19:19 INFO  : Memory regions updated for context APU
19:19:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:20 INFO  : 'con' command is executed.
19:19:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
con
----------------End of Script----------------

19:19:20 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_software.elf_on_local.tcl'
19:20:58 INFO  : Disconnected from the channel tcfchan#3.
19:20:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786262A" && level==0} -index 1' command is executed.
19:20:59 INFO  : 'fpga -state' command is executed.
19:20:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:20:59 INFO  : Jtag cable 'Digilent Zybo 210279786262A' is selected.
19:20:59 INFO  : 'jtag frequency' command is executed.
19:20:59 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:20:59 INFO  : Context for 'APU' is selected.
19:21:03 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
19:21:03 INFO  : 'configparams force-mem-access 1' command is executed.
19:21:03 INFO  : Context for 'APU' is selected.
19:21:03 INFO  : 'stop' command is executed.
19:21:05 INFO  : 'ps7_init' command is executed.
19:21:05 INFO  : 'ps7_post_config' command is executed.
19:21:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:21:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:21:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:21:08 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_software/Debug/gcd_software.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:21:08 INFO  : 'configparams force-mem-access 0' command is executed.
19:21:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_software/Debug/gcd_software.elf
configparams force-mem-access 0
----------------End of Script----------------

19:21:08 INFO  : Memory regions updated for context APU
19:21:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:21:09 INFO  : 'con' command is executed.
19:21:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
con
----------------End of Script----------------

19:21:09 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_software.elf_on_local.tcl'
19:23:40 INFO  : Disconnected from the channel tcfchan#4.
19:23:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786262A" && level==0} -index 1' command is executed.
19:23:41 INFO  : 'fpga -state' command is executed.
19:24:30 INFO  : Memory regions updated for context APU
19:24:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:24:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786262A" && level==0} -index 1' command is executed.
19:24:47 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
19:25:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786262A" && level==0} -index 1' command is executed.
19:25:09 INFO  : 'fpga -state' command is executed.
19:25:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:25:09 INFO  : Jtag cable 'Digilent Zybo 210279786262A' is selected.
19:25:09 INFO  : 'jtag frequency' command is executed.
19:25:09 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:25:09 INFO  : Context for 'APU' is selected.
19:25:09 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
19:25:09 INFO  : 'configparams force-mem-access 1' command is executed.
19:25:10 INFO  : Context for 'APU' is selected.
19:25:10 INFO  : 'stop' command is executed.
19:25:11 INFO  : 'ps7_init' command is executed.
19:25:11 INFO  : 'ps7_post_config' command is executed.
19:25:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:25:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:13 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_software/Debug/gcd_software.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:25:13 INFO  : 'configparams force-mem-access 0' command is executed.
19:25:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_software/Debug/gcd_software.elf
configparams force-mem-access 0
----------------End of Script----------------

19:25:13 INFO  : Memory regions updated for context APU
19:25:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:14 INFO  : 'con' command is executed.
19:25:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
con
----------------End of Script----------------

19:25:14 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_software.elf_on_local.tcl'
19:26:38 INFO  : Disconnected from the channel tcfchan#5.
19:26:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786262A" && level==0} -index 1' command is executed.
19:26:39 INFO  : 'fpga -state' command is executed.
19:26:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:26:39 INFO  : Jtag cable 'Digilent Zybo 210279786262A' is selected.
19:26:39 INFO  : 'jtag frequency' command is executed.
19:26:39 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:26:39 INFO  : Context for 'APU' is selected.
19:26:43 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
19:26:43 INFO  : 'configparams force-mem-access 1' command is executed.
19:26:43 INFO  : Context for 'APU' is selected.
19:26:43 INFO  : 'stop' command is executed.
19:26:44 INFO  : 'ps7_init' command is executed.
19:26:44 INFO  : 'ps7_post_config' command is executed.
19:26:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:26:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:47 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_software/Debug/gcd_software.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:26:47 INFO  : 'configparams force-mem-access 0' command is executed.
19:26:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_software/Debug/gcd_software.elf
configparams force-mem-access 0
----------------End of Script----------------

19:26:47 INFO  : Memory regions updated for context APU
19:26:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:49 INFO  : 'con' command is executed.
19:26:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
con
----------------End of Script----------------

19:26:49 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_software.elf_on_local.tcl'
19:27:48 INFO  : Disconnected from the channel tcfchan#6.
19:27:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786262A" && level==0} -index 1' command is executed.
19:27:48 INFO  : 'fpga -state' command is executed.
19:27:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:27:49 INFO  : Jtag cable 'Digilent Zybo 210279786262A' is selected.
19:27:49 INFO  : 'jtag frequency' command is executed.
19:27:49 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:27:49 INFO  : Context for 'APU' is selected.
19:27:52 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
19:27:52 INFO  : 'configparams force-mem-access 1' command is executed.
19:27:52 INFO  : Context for 'APU' is selected.
19:27:52 INFO  : 'stop' command is executed.
19:27:53 INFO  : 'ps7_init' command is executed.
19:27:53 INFO  : 'ps7_post_config' command is executed.
19:27:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:27:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:56 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_software/Debug/gcd_software.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:27:56 INFO  : 'configparams force-mem-access 0' command is executed.
19:27:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_software/Debug/gcd_software.elf
configparams force-mem-access 0
----------------End of Script----------------

19:27:56 INFO  : Memory regions updated for context APU
19:27:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:57 INFO  : 'con' command is executed.
19:27:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
con
----------------End of Script----------------

19:27:57 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_software.elf_on_local.tcl'
20:06:04 INFO  : Disconnected from the channel tcfchan#7.
17:33:43 INFO  : Launching XSCT server: xsct.bat -interactive D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\temp_xsdb_launch_script.tcl
17:33:47 INFO  : XSCT server has started successfully.
17:33:47 INFO  : Successfully done setting XSCT server connection channel  
17:33:47 INFO  : Successfully done setting SDK workspace  
17:33:53 INFO  : Registering command handlers for SDK TCF services
17:33:53 INFO  : Processing command line option -hwspec D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper.hdf.
17:33:54 INFO  : Checking for hwspec changes in the project gcd_block_design_wrapper_hw_platform_0.
17:35:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
17:35:31 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
17:36:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
17:36:12 INFO  : 'fpga -state' command is executed.
17:36:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:36:12 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
17:36:12 INFO  : 'jtag frequency' command is executed.
17:36:12 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:36:12 INFO  : Context for 'APU' is selected.
17:36:13 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
17:36:13 INFO  : 'configparams force-mem-access 1' command is executed.
17:36:13 INFO  : Context for 'APU' is selected.
17:36:13 INFO  : 'stop' command is executed.
17:36:14 INFO  : 'ps7_init' command is executed.
17:36:14 INFO  : 'ps7_post_config' command is executed.
17:36:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:36:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:15 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_software/Debug/gcd_software.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:36:15 INFO  : 'configparams force-mem-access 0' command is executed.
17:36:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_software/Debug/gcd_software.elf
configparams force-mem-access 0
----------------End of Script----------------

17:36:15 INFO  : Memory regions updated for context APU
17:36:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:16 INFO  : 'con' command is executed.
17:36:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

17:36:16 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_software.elf_on_local.tcl'
17:37:06 INFO  : Disconnected from the channel tcfchan#1.
17:37:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
17:37:08 INFO  : 'fpga -state' command is executed.
17:37:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:08 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
17:37:08 INFO  : 'jtag frequency' command is executed.
17:37:08 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:37:08 INFO  : Context for 'APU' is selected.
17:37:13 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
17:37:13 INFO  : 'configparams force-mem-access 1' command is executed.
17:37:13 INFO  : Context for 'APU' is selected.
17:37:13 INFO  : 'stop' command is executed.
17:37:14 INFO  : 'ps7_init' command is executed.
17:37:14 INFO  : 'ps7_post_config' command is executed.
17:37:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:37:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:14 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_software/Debug/gcd_software.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:37:14 INFO  : 'configparams force-mem-access 0' command is executed.
17:37:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_software/Debug/gcd_software.elf
configparams force-mem-access 0
----------------End of Script----------------

17:37:15 INFO  : Memory regions updated for context APU
17:37:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:15 INFO  : 'con' command is executed.
17:37:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

17:37:15 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_software.elf_on_local.tcl'
17:38:14 INFO  : Disconnected from the channel tcfchan#2.
17:38:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
17:38:15 INFO  : 'fpga -state' command is executed.
17:38:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:38:16 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
17:38:16 INFO  : 'jtag frequency' command is executed.
17:38:16 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:38:16 INFO  : Context for 'APU' is selected.
17:38:22 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
17:38:22 INFO  : 'configparams force-mem-access 1' command is executed.
17:38:22 INFO  : Context for 'APU' is selected.
17:38:22 INFO  : 'stop' command is executed.
17:38:23 INFO  : 'ps7_init' command is executed.
17:38:23 INFO  : 'ps7_post_config' command is executed.
17:38:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:38:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:24 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_software/Debug/gcd_software.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:38:24 INFO  : 'configparams force-mem-access 0' command is executed.
17:38:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_software/Debug/gcd_software.elf
configparams force-mem-access 0
----------------End of Script----------------

17:38:24 INFO  : Memory regions updated for context APU
17:38:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:24 INFO  : 'con' command is executed.
17:38:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

17:38:24 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_software.elf_on_local.tcl'
20:20:03 INFO  : Disconnected from the channel tcfchan#3.
03:46:27 INFO  : Registering command handlers for SDK TCF services
03:46:29 INFO  : Launching XSCT server: xsct.bat -interactive D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\temp_xsdb_launch_script.tcl
03:46:40 INFO  : XSCT server has started successfully.
03:46:42 INFO  : Successfully done setting XSCT server connection channel  
03:46:42 INFO  : Successfully done setting SDK workspace  
03:46:42 INFO  : Processing command line option -hwspec D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper.hdf.
03:46:42 INFO  : Checking for hwspec changes in the project gcd_block_design_wrapper_hw_platform_0.
03:46:53 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1569141867369,  Project:1568753933365
03:46:53 INFO  : The hardware specification for project 'gcd_block_design_wrapper_hw_platform_0' is different from D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper.hdf.
03:46:54 INFO  : Copied contents of D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper.hdf into \gcd_block_design_wrapper_hw_platform_0\system.hdf.
03:47:04 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
03:47:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::remove: The directory is not empty: "D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\standalone_bsp_0/ps7_cortexa9_0\libsrc\scutimer_v2_1"

03:47:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1450] Error: running generate_bsp.

03:47:05 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::generate_bsp' failed due to earlier errors.

03:47:05 ERROR : Error updating BSP project MSS files.
03:47:06 INFO  : Updating hardware inferred compiler options for gcd_software.
03:47:06 INFO  : Clearing existing target manager status.
03:54:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:54:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
03:54:55 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
03:55:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
03:55:20 INFO  : 'fpga -state' command is executed.
03:55:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:55:20 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
03:55:20 INFO  : 'jtag frequency' command is executed.
03:55:20 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:55:20 INFO  : Context for 'APU' is selected.
03:55:20 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
03:55:20 INFO  : 'configparams force-mem-access 1' command is executed.
03:55:21 INFO  : Context for 'APU' is selected.
03:55:21 INFO  : 'stop' command is executed.
03:55:22 INFO  : 'ps7_init' command is executed.
03:55:22 INFO  : 'ps7_post_config' command is executed.
03:55:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:55:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:55:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:55:22 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:55:22 INFO  : 'configparams force-mem-access 0' command is executed.
03:55:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

03:55:23 INFO  : Memory regions updated for context APU
03:55:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:55:23 INFO  : 'con' command is executed.
03:55:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

03:55:23 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
03:55:53 INFO  : Disconnected from the channel tcfchan#1.
03:56:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
03:56:26 INFO  : 'fpga -state' command is executed.
03:56:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:56:27 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
03:56:27 INFO  : 'jtag frequency' command is executed.
03:56:27 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:56:27 INFO  : Context for 'APU' is selected.
03:56:33 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
03:56:33 INFO  : 'configparams force-mem-access 1' command is executed.
03:56:33 INFO  : Context for 'APU' is selected.
03:56:33 INFO  : 'stop' command is executed.
03:56:34 INFO  : 'ps7_init' command is executed.
03:56:34 INFO  : 'ps7_post_config' command is executed.
03:56:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:56:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:56:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:56:35 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:56:35 INFO  : 'configparams force-mem-access 0' command is executed.
03:56:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

03:56:35 INFO  : Memory regions updated for context APU
03:56:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:56:35 INFO  : 'con' command is executed.
03:56:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

03:56:35 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
03:56:54 INFO  : Disconnected from the channel tcfchan#2.
04:00:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
04:00:52 INFO  : 'fpga -state' command is executed.
04:00:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:00:53 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
04:00:53 INFO  : 'jtag frequency' command is executed.
04:00:53 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:00:53 INFO  : Context for 'APU' is selected.
04:00:53 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
04:00:53 INFO  : 'configparams force-mem-access 1' command is executed.
04:00:53 INFO  : Context for 'APU' is selected.
04:00:53 INFO  : 'stop' command is executed.
04:00:54 INFO  : 'ps7_init' command is executed.
04:00:54 INFO  : 'ps7_post_config' command is executed.
04:00:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:00:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:00:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:00:55 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:00:55 INFO  : 'configparams force-mem-access 0' command is executed.
04:00:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

04:00:55 INFO  : Memory regions updated for context APU
04:00:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:00:56 INFO  : 'con' command is executed.
04:00:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

04:00:56 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
04:12:36 INFO  : Disconnected from the channel tcfchan#3.
04:12:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:12:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
04:12:54 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
04:13:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
04:13:11 INFO  : 'fpga -state' command is executed.
04:13:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:13:12 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
04:13:12 INFO  : 'jtag frequency' command is executed.
04:13:12 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:13:12 INFO  : Context for 'APU' is selected.
04:13:12 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
04:13:12 INFO  : 'configparams force-mem-access 1' command is executed.
04:13:12 INFO  : Context for 'APU' is selected.
04:13:12 INFO  : 'stop' command is executed.
04:13:13 INFO  : 'ps7_init' command is executed.
04:13:13 INFO  : 'ps7_post_config' command is executed.
04:13:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:13:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:13:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:13:14 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:13:14 INFO  : 'configparams force-mem-access 0' command is executed.
04:13:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

04:13:14 INFO  : Memory regions updated for context APU
04:13:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:13:14 INFO  : 'con' command is executed.
04:13:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

04:13:14 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
04:13:40 INFO  : Disconnected from the channel tcfchan#4.
04:13:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
04:13:45 INFO  : 'fpga -state' command is executed.
04:13:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:13:46 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
04:13:46 INFO  : 'jtag frequency' command is executed.
04:13:46 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:13:46 INFO  : Context for 'APU' is selected.
04:13:46 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
04:13:46 INFO  : 'configparams force-mem-access 1' command is executed.
04:13:46 INFO  : Context for 'APU' is selected.
04:13:46 INFO  : 'stop' command is executed.
04:13:47 INFO  : 'ps7_init' command is executed.
04:13:47 INFO  : 'ps7_post_config' command is executed.
04:13:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:13:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:13:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:13:48 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:13:48 INFO  : 'configparams force-mem-access 0' command is executed.
04:13:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

04:13:48 INFO  : Memory regions updated for context APU
04:13:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:13:49 INFO  : 'con' command is executed.
04:13:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

04:13:49 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
04:15:54 INFO  : Disconnected from the channel tcfchan#5.
04:24:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
04:24:28 INFO  : 'fpga -state' command is executed.
04:24:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:24:28 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
04:24:28 INFO  : 'jtag frequency' command is executed.
04:24:28 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:24:28 INFO  : Context for 'APU' is selected.
04:24:28 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
04:24:28 INFO  : 'configparams force-mem-access 1' command is executed.
04:24:29 INFO  : Context for 'APU' is selected.
04:24:29 INFO  : 'stop' command is executed.
04:24:30 INFO  : 'ps7_init' command is executed.
04:24:30 INFO  : 'ps7_post_config' command is executed.
04:24:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:24:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:24:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:24:31 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:24:31 INFO  : 'configparams force-mem-access 0' command is executed.
04:24:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

04:24:31 INFO  : Memory regions updated for context APU
04:24:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:24:31 INFO  : 'con' command is executed.
04:24:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

04:24:31 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
04:25:04 INFO  : Disconnected from the channel tcfchan#6.
04:25:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:25:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
04:25:13 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
04:25:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
04:25:18 INFO  : 'fpga -state' command is executed.
04:25:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:25:19 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
04:25:19 INFO  : 'jtag frequency' command is executed.
04:25:19 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:25:19 INFO  : Context for 'APU' is selected.
04:25:19 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
04:25:19 INFO  : 'configparams force-mem-access 1' command is executed.
04:25:19 INFO  : Context for 'APU' is selected.
04:25:19 INFO  : 'stop' command is executed.
04:25:20 INFO  : 'ps7_init' command is executed.
04:25:20 INFO  : 'ps7_post_config' command is executed.
04:25:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:25:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:25:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:25:20 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:25:20 INFO  : 'configparams force-mem-access 0' command is executed.
04:25:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

04:25:21 INFO  : Memory regions updated for context APU
04:25:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:25:21 INFO  : 'con' command is executed.
04:25:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

04:25:21 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
04:25:50 INFO  : Disconnected from the channel tcfchan#7.
04:26:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
04:26:07 INFO  : 'fpga -state' command is executed.
04:26:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:26:07 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
04:26:07 INFO  : 'jtag frequency' command is executed.
04:26:07 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:26:07 INFO  : Context for 'APU' is selected.
04:26:07 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
04:26:07 INFO  : 'configparams force-mem-access 1' command is executed.
04:26:07 INFO  : Context for 'APU' is selected.
04:26:08 INFO  : 'stop' command is executed.
04:26:08 INFO  : 'ps7_init' command is executed.
04:26:08 INFO  : 'ps7_post_config' command is executed.
04:26:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:26:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:26:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:26:09 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:26:09 INFO  : 'configparams force-mem-access 0' command is executed.
04:26:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

04:26:09 INFO  : Memory regions updated for context APU
04:26:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:26:09 INFO  : 'con' command is executed.
04:26:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

04:26:09 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
04:26:57 INFO  : Disconnected from the channel tcfchan#8.
04:27:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:27:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
04:27:03 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
04:27:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
04:27:30 INFO  : 'fpga -state' command is executed.
04:27:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:27:31 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
04:27:31 INFO  : 'jtag frequency' command is executed.
04:27:31 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:27:31 INFO  : Context for 'APU' is selected.
04:27:31 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
04:27:31 INFO  : 'configparams force-mem-access 1' command is executed.
04:27:31 INFO  : Context for 'APU' is selected.
04:27:31 INFO  : 'stop' command is executed.
04:27:32 INFO  : 'ps7_init' command is executed.
04:27:32 INFO  : 'ps7_post_config' command is executed.
04:27:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:27:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:27:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:27:33 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:27:33 INFO  : 'configparams force-mem-access 0' command is executed.
04:27:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

04:27:33 INFO  : Memory regions updated for context APU
04:27:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:27:33 INFO  : 'con' command is executed.
04:27:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

04:27:33 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
04:28:27 INFO  : Disconnected from the channel tcfchan#9.
04:29:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
04:29:44 INFO  : 'fpga -state' command is executed.
04:29:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:29:44 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
04:29:44 INFO  : 'jtag frequency' command is executed.
04:29:44 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:29:44 INFO  : Context for 'APU' is selected.
04:29:44 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
04:29:44 INFO  : 'configparams force-mem-access 1' command is executed.
04:29:44 INFO  : Context for 'APU' is selected.
04:29:45 INFO  : 'stop' command is executed.
04:29:45 INFO  : 'ps7_init' command is executed.
04:29:45 INFO  : 'ps7_post_config' command is executed.
04:29:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:29:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:29:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:29:46 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:29:46 INFO  : 'configparams force-mem-access 0' command is executed.
04:29:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

04:29:46 INFO  : Memory regions updated for context APU
04:29:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:29:46 INFO  : 'con' command is executed.
04:29:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

04:29:46 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
04:30:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:30:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
04:30:16 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
04:30:24 INFO  : Disconnected from the channel tcfchan#10.
04:30:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
04:30:25 INFO  : 'fpga -state' command is executed.
04:30:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:30:25 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
04:30:25 INFO  : 'jtag frequency' command is executed.
04:30:25 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:30:25 INFO  : Context for 'APU' is selected.
04:30:25 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
04:30:25 INFO  : 'configparams force-mem-access 1' command is executed.
04:30:25 INFO  : Context for 'APU' is selected.
04:30:25 INFO  : 'stop' command is executed.
04:30:26 INFO  : 'ps7_init' command is executed.
04:30:26 INFO  : 'ps7_post_config' command is executed.
04:30:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:30:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:30:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:30:26 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:30:26 INFO  : 'configparams force-mem-access 0' command is executed.
04:30:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

04:30:26 INFO  : Memory regions updated for context APU
04:30:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:30:26 INFO  : 'con' command is executed.
04:30:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

04:30:26 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
05:39:50 INFO  : Disconnected from the channel tcfchan#11.
05:39:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
05:39:51 INFO  : 'fpga -state' command is executed.
05:39:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:39:52 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
05:39:52 INFO  : 'jtag frequency' command is executed.
05:39:52 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:39:52 INFO  : Context for 'APU' is selected.
05:39:52 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
05:39:52 INFO  : 'configparams force-mem-access 1' command is executed.
05:39:52 INFO  : Context for 'APU' is selected.
05:39:52 INFO  : 'stop' command is executed.
05:39:52 INFO  : 'ps7_init' command is executed.
05:39:52 INFO  : 'ps7_post_config' command is executed.
05:39:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:39:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:39:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:39:52 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:39:53 INFO  : 'configparams force-mem-access 0' command is executed.
05:39:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

05:39:53 INFO  : Memory regions updated for context APU
05:39:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:39:53 INFO  : 'con' command is executed.
05:39:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

05:39:53 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
05:40:28 INFO  : Disconnected from the channel tcfchan#12.
05:40:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
05:40:29 INFO  : 'fpga -state' command is executed.
05:40:32 INFO  : Memory regions updated for context APU
05:41:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:41:01 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
05:41:01 INFO  : 'jtag frequency' command is executed.
05:41:01 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:41:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
05:41:03 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
05:41:03 INFO  : Context for 'APU' is selected.
05:41:03 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
05:41:03 INFO  : 'configparams force-mem-access 1' command is executed.
05:41:03 INFO  : Context for 'APU' is selected.
05:41:03 INFO  : 'stop' command is executed.
05:41:03 INFO  : 'ps7_init' command is executed.
05:41:03 INFO  : 'ps7_post_config' command is executed.
05:41:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:41:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:41:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:41:04 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:41:04 INFO  : 'configparams force-mem-access 0' command is executed.
05:41:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

05:41:04 INFO  : Memory regions updated for context APU
05:41:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:41:04 INFO  : 'con' command is executed.
05:41:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

05:41:04 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
05:44:10 INFO  : Disconnected from the channel tcfchan#13.
15:21:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
15:21:54 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
15:28:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
15:28:18 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
15:28:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:22 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
15:28:22 INFO  : 'jtag frequency' command is executed.
15:28:22 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:28:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
15:28:23 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
15:28:23 INFO  : Context for 'APU' is selected.
15:28:23 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
15:28:23 INFO  : 'configparams force-mem-access 1' command is executed.
15:28:23 INFO  : Context for 'APU' is selected.
15:28:23 INFO  : 'stop' command is executed.
15:28:24 INFO  : 'ps7_init' command is executed.
15:28:24 INFO  : 'ps7_post_config' command is executed.
15:28:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:28:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:24 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:28:24 INFO  : 'configparams force-mem-access 0' command is executed.
15:28:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:28:25 INFO  : Memory regions updated for context APU
15:28:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:25 INFO  : 'con' command is executed.
15:28:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

15:28:25 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
15:30:17 INFO  : Disconnected from the channel tcfchan#14.
15:30:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:18 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
15:30:18 INFO  : 'jtag frequency' command is executed.
15:30:18 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:30:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
15:30:19 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
15:30:19 INFO  : Context for 'APU' is selected.
15:30:19 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
15:30:19 INFO  : 'configparams force-mem-access 1' command is executed.
15:30:20 INFO  : Context for 'APU' is selected.
15:30:20 INFO  : 'stop' command is executed.
15:30:20 INFO  : 'ps7_init' command is executed.
15:30:20 INFO  : 'ps7_post_config' command is executed.
15:30:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:30:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:20 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:30:20 INFO  : 'configparams force-mem-access 0' command is executed.
15:30:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:30:20 INFO  : Memory regions updated for context APU
15:30:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:20 INFO  : 'con' command is executed.
15:30:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

15:30:20 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
15:30:59 INFO  : Disconnected from the channel tcfchan#15.
15:31:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:10 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
15:31:10 INFO  : 'jtag frequency' command is executed.
15:31:10 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:31:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
15:31:11 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
15:31:11 INFO  : Context for 'APU' is selected.
15:31:11 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
15:31:11 INFO  : 'configparams force-mem-access 1' command is executed.
15:31:11 INFO  : Context for 'APU' is selected.
15:31:11 INFO  : 'stop' command is executed.
15:31:12 INFO  : 'ps7_init' command is executed.
15:31:12 INFO  : 'ps7_post_config' command is executed.
15:31:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:31:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:12 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:31:12 INFO  : 'configparams force-mem-access 0' command is executed.
15:31:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:31:12 INFO  : Memory regions updated for context APU
15:31:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:13 INFO  : 'con' command is executed.
15:31:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

15:31:13 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
15:31:44 INFO  : Disconnected from the channel tcfchan#16.
15:32:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:32:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
15:32:46 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
15:33:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:02 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
15:33:02 INFO  : 'jtag frequency' command is executed.
15:33:02 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:33:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
15:33:03 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
15:33:03 INFO  : Context for 'APU' is selected.
15:33:03 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
15:33:03 INFO  : 'configparams force-mem-access 1' command is executed.
15:33:03 INFO  : Context for 'APU' is selected.
15:33:03 INFO  : 'stop' command is executed.
15:33:03 INFO  : 'ps7_init' command is executed.
15:33:03 INFO  : 'ps7_post_config' command is executed.
15:33:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:33:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:04 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:33:04 INFO  : 'configparams force-mem-access 0' command is executed.
15:33:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:33:04 INFO  : Memory regions updated for context APU
15:33:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:04 INFO  : 'con' command is executed.
15:33:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

15:33:04 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
15:38:43 INFO  : Disconnected from the channel tcfchan#17.
15:49:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:40 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
15:49:40 INFO  : 'jtag frequency' command is executed.
15:49:40 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:49:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
15:49:41 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
15:49:41 INFO  : Context for 'APU' is selected.
15:49:41 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
15:49:41 INFO  : 'configparams force-mem-access 1' command is executed.
15:49:41 INFO  : Context for 'APU' is selected.
15:49:41 INFO  : 'stop' command is executed.
15:49:41 INFO  : 'ps7_init' command is executed.
15:49:41 INFO  : 'ps7_post_config' command is executed.
15:49:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:49:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:42 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:49:42 INFO  : 'configparams force-mem-access 0' command is executed.
15:49:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:49:42 INFO  : Memory regions updated for context APU
15:49:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:42 INFO  : 'con' command is executed.
15:49:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

15:49:42 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
16:03:07 INFO  : Disconnected from the channel tcfchan#18.
16:03:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:08 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
16:03:08 INFO  : 'jtag frequency' command is executed.
16:03:08 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:03:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
16:03:09 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
16:03:09 INFO  : Context for 'APU' is selected.
16:03:09 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
16:03:09 INFO  : 'configparams force-mem-access 1' command is executed.
16:03:09 INFO  : Context for 'APU' is selected.
16:03:09 INFO  : 'stop' command is executed.
16:03:10 INFO  : 'ps7_init' command is executed.
16:03:10 INFO  : 'ps7_post_config' command is executed.
16:03:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:03:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:10 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:03:10 INFO  : 'configparams force-mem-access 0' command is executed.
16:03:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

16:03:10 INFO  : Memory regions updated for context APU
16:03:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:10 INFO  : 'con' command is executed.
16:03:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

16:03:10 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
16:19:33 INFO  : Disconnected from the channel tcfchan#19.
16:19:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:34 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
16:19:34 INFO  : 'jtag frequency' command is executed.
16:19:34 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:19:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
16:19:36 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
16:19:36 INFO  : Context for 'APU' is selected.
16:19:36 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
16:19:36 INFO  : 'configparams force-mem-access 1' command is executed.
16:19:36 INFO  : Context for 'APU' is selected.
16:19:36 INFO  : 'stop' command is executed.
16:19:36 INFO  : 'ps7_init' command is executed.
16:19:36 INFO  : 'ps7_post_config' command is executed.
16:19:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:19:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:37 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:19:37 INFO  : 'configparams force-mem-access 0' command is executed.
16:19:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

16:19:37 INFO  : Memory regions updated for context APU
16:19:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:37 INFO  : 'con' command is executed.
16:19:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

16:19:37 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
16:21:21 INFO  : Disconnected from the channel tcfchan#20.
16:22:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:22:17 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
16:22:17 INFO  : 'jtag frequency' command is executed.
16:22:17 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:22:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
16:22:19 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
16:22:19 INFO  : Context for 'APU' is selected.
16:22:19 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
16:22:19 INFO  : 'configparams force-mem-access 1' command is executed.
16:22:19 INFO  : Context for 'APU' is selected.
16:22:19 INFO  : 'stop' command is executed.
16:22:19 INFO  : 'ps7_init' command is executed.
16:22:19 INFO  : 'ps7_post_config' command is executed.
16:22:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:22:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:20 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:22:20 INFO  : 'configparams force-mem-access 0' command is executed.
16:22:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

16:22:20 INFO  : Memory regions updated for context APU
16:22:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:20 INFO  : 'con' command is executed.
16:22:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

16:22:20 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
16:28:55 INFO  : Disconnected from the channel tcfchan#21.
16:28:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:56 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
16:28:56 INFO  : 'jtag frequency' command is executed.
16:28:56 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:28:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
16:28:58 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
16:28:58 INFO  : Context for 'APU' is selected.
16:28:58 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
16:28:58 INFO  : 'configparams force-mem-access 1' command is executed.
16:28:58 INFO  : Context for 'APU' is selected.
16:28:58 INFO  : 'stop' command is executed.
16:28:58 INFO  : 'ps7_init' command is executed.
16:28:58 INFO  : 'ps7_post_config' command is executed.
16:28:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:28:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:59 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:28:59 INFO  : 'configparams force-mem-access 0' command is executed.
16:28:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

16:28:59 INFO  : Memory regions updated for context APU
16:28:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:59 INFO  : 'con' command is executed.
16:28:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

16:28:59 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
16:43:55 INFO  : Disconnected from the channel tcfchan#22.
16:44:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:44:58 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
16:44:58 INFO  : 'jtag frequency' command is executed.
16:44:58 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:44:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
16:45:00 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
16:45:00 INFO  : Context for 'APU' is selected.
16:45:00 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
16:45:00 INFO  : 'configparams force-mem-access 1' command is executed.
16:45:00 INFO  : Context for 'APU' is selected.
16:45:00 INFO  : 'stop' command is executed.
16:45:01 INFO  : 'ps7_init' command is executed.
16:45:01 INFO  : 'ps7_post_config' command is executed.
16:45:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:45:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:01 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:45:01 INFO  : 'configparams force-mem-access 0' command is executed.
16:45:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

16:45:01 INFO  : Memory regions updated for context APU
16:45:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:01 INFO  : 'con' command is executed.
16:45:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

16:45:01 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
17:04:13 INFO  : Disconnected from the channel tcfchan#23.
17:04:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:15 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
17:04:15 INFO  : 'jtag frequency' command is executed.
17:04:15 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:04:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
17:04:16 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
17:04:16 INFO  : Context for 'APU' is selected.
17:04:16 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
17:04:17 INFO  : 'configparams force-mem-access 1' command is executed.
17:04:17 INFO  : Context for 'APU' is selected.
17:04:17 INFO  : 'stop' command is executed.
17:04:17 INFO  : 'ps7_init' command is executed.
17:04:17 INFO  : 'ps7_post_config' command is executed.
17:04:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:04:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:17 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:04:17 INFO  : 'configparams force-mem-access 0' command is executed.
17:04:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:04:17 INFO  : Memory regions updated for context APU
17:04:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:18 INFO  : 'con' command is executed.
17:04:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

17:04:18 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
17:05:35 INFO  : Disconnected from the channel tcfchan#24.
17:06:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:18 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
17:06:18 INFO  : 'jtag frequency' command is executed.
17:06:18 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:06:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
17:06:19 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
17:06:20 INFO  : Context for 'APU' is selected.
17:06:20 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
17:06:20 INFO  : 'configparams force-mem-access 1' command is executed.
17:06:20 INFO  : Context for 'APU' is selected.
17:06:20 INFO  : 'stop' command is executed.
17:06:20 INFO  : 'ps7_init' command is executed.
17:06:20 INFO  : 'ps7_post_config' command is executed.
17:06:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:06:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:20 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:06:20 INFO  : 'configparams force-mem-access 0' command is executed.
17:06:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:06:20 INFO  : Memory regions updated for context APU
17:06:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:21 INFO  : 'con' command is executed.
17:06:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

17:06:21 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
17:07:49 INFO  : Disconnected from the channel tcfchan#25.
17:07:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:50 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
17:07:50 INFO  : 'jtag frequency' command is executed.
17:07:50 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:07:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
17:07:52 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
17:07:52 INFO  : Context for 'APU' is selected.
17:07:52 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
17:07:52 INFO  : 'configparams force-mem-access 1' command is executed.
17:07:52 INFO  : Context for 'APU' is selected.
17:07:52 INFO  : 'stop' command is executed.
17:07:52 INFO  : 'ps7_init' command is executed.
17:07:52 INFO  : 'ps7_post_config' command is executed.
17:07:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:07:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:53 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:07:53 INFO  : 'configparams force-mem-access 0' command is executed.
17:07:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:07:53 INFO  : Memory regions updated for context APU
17:07:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:53 INFO  : 'con' command is executed.
17:07:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

17:07:53 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
17:09:10 INFO  : Disconnected from the channel tcfchan#26.
17:11:17 INFO  : Performance data for 'PS' will be exported to the file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\AttachMode_Traces\Traces\Run_Sep-22_17-11\PS_Trace_Sep-22_17-11\trace'
17:11:17 INFO  : Created tracing project 'AttachMode_Traces'
17:11:17 INFO  : Added tracing folder 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\AttachMode_Traces\Traces\Run_Sep-22_17-11\PS_Trace_Sep-22_17-11' into  'AttachMode_Traces'
17:11:17 INFO  : Attempting to open tracing file 'PS_Trace_Sep-22_17-11'
17:12:01 INFO  : Performance data for 'PS' has been exported to the file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\AttachMode_Traces\Traces\Run_Sep-22_17-11\PS_Trace_Sep-22_17-11\trace'
17:12:01 INFO  : Performance data for 'PS' has been exported to the file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\AttachMode_Traces\Traces\Run_Sep-22_17-11\PS_Trace_Sep-22_17-11\trace'
17:12:06 INFO  : Closing '1' event editor(s) opened on performance analysis data from previous run(s).
17:12:06 INFO  : Performance data for 'PS' will be exported to the file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\AttachMode_Traces\Traces\Run_Sep-22_17-12\PS_Trace_Sep-22_17-12\trace'
17:12:06 INFO  : Added tracing folder 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\AttachMode_Traces\Traces\Run_Sep-22_17-12\PS_Trace_Sep-22_17-12' into  'AttachMode_Traces'
17:12:06 INFO  : Attempting to open tracing file 'PS_Trace_Sep-22_17-12'
17:13:19 INFO  : Performance data for 'PS' has been exported to the file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\AttachMode_Traces\Traces\Run_Sep-22_17-12\PS_Trace_Sep-22_17-12\trace'
17:13:23 INFO  : Closing '1' event editor(s) opened on performance analysis data from previous run(s).
17:13:23 INFO  : Performance data for 'PS' will be exported to the file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\AttachMode_Traces\Traces\Run_Sep-22_17-13\PS_Trace_Sep-22_17-13\trace'
17:13:23 INFO  : Added tracing folder 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\AttachMode_Traces\Traces\Run_Sep-22_17-13\PS_Trace_Sep-22_17-13' into  'AttachMode_Traces'
17:13:23 INFO  : Attempting to open tracing file 'PS_Trace_Sep-22_17-13'
17:14:33 INFO  : Performance data for 'PS' has been exported to the file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\AttachMode_Traces\Traces\Run_Sep-22_17-13\PS_Trace_Sep-22_17-13\trace'
17:20:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:20:06 WARN  : ELF D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\gcd_zynq_sw\Debug\gcd_zynq_sw.elf was not built with -pg compiler and linker option. Profiling information will not be available.
17:20:14 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
17:20:14 INFO  : 'jtag frequency' command is executed.
17:20:14 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:20:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
17:20:16 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
17:20:16 INFO  : Context for 'APU' is selected.
17:20:16 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
17:20:16 INFO  : 'configparams force-mem-access 1' command is executed.
17:20:16 INFO  : Context for 'APU' is selected.
17:20:16 INFO  : 'stop' command is executed.
17:20:16 INFO  : 'ps7_init' command is executed.
17:20:16 INFO  : 'ps7_post_config' command is executed.
17:20:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:20:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:16 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:20:16 INFO  : 'configparams force-mem-access 0' command is executed.
17:20:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:20:16 INFO  : Memory regions updated for context APU
17:20:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:17 INFO  : 'con' command is executed.
17:20:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

17:20:17 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_profiling.tcl'
17:20:19 INFO  : Apm configuration has been updated and stored to 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\gcd_block_design_wrapper_hw_platform_0\apmconfigs\apm_default.json' for the project 'gcd_block_design_wrapper_hw_platform_0'
17:23:49 INFO  : Refreshed build settings on project gcd_zynq_sw
18:09:01 INFO  : Performance data for 'PS' will be exported to the file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\AttachMode_Traces\Traces\Run_Sep-22_18-09\PS_Trace_Sep-22_18-09\trace'
18:09:01 INFO  : Added tracing folder 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\AttachMode_Traces\Traces\Run_Sep-22_18-09\PS_Trace_Sep-22_18-09' into  'AttachMode_Traces'
18:09:01 INFO  : Attempting to open tracing file 'PS_Trace_Sep-22_18-09'
18:09:31 INFO  : Performance data for 'PS' has been exported to the file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\AttachMode_Traces\Traces\Run_Sep-22_18-09\PS_Trace_Sep-22_18-09\trace'
18:09:31 INFO  : Performance data for 'PS' has been exported to the file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\AttachMode_Traces\Traces\Run_Sep-22_18-09\PS_Trace_Sep-22_18-09\trace'
18:09:33 INFO  : Performance data for 'PS' will be exported to the file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\AttachMode_Traces\Traces\Run_Sep-22_18-09\PS_Trace_Sep-22_18-09_1\trace'
18:09:33 INFO  : Added tracing folder 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\AttachMode_Traces\Traces\Run_Sep-22_18-09\PS_Trace_Sep-22_18-09_1' into  'AttachMode_Traces'
18:09:33 INFO  : Attempting to open tracing file 'PS_Trace_Sep-22_18-09_1'
18:09:44 INFO  : Disconnected from the channel tcfchan#27.
18:09:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:09:45 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
18:09:45 INFO  : 'jtag frequency' command is executed.
18:09:45 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:09:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
18:09:46 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
18:09:46 INFO  : Context for 'APU' is selected.
18:09:46 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
18:09:46 INFO  : 'configparams force-mem-access 1' command is executed.
18:09:46 INFO  : Context for 'APU' is selected.
18:09:46 INFO  : 'stop' command is executed.
18:09:47 INFO  : 'ps7_init' command is executed.
18:09:47 INFO  : 'ps7_post_config' command is executed.
18:09:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:09:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:47 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:09:47 INFO  : 'configparams force-mem-access 0' command is executed.
18:09:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:09:47 INFO  : Memory regions updated for context APU
18:09:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:47 INFO  : 'con' command is executed.
18:09:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

18:09:47 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_profiling.tcl'
18:10:33 INFO  : Disconnected from the channel tcfchan#28.
18:10:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:10:34 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
18:10:34 INFO  : 'jtag frequency' command is executed.
18:10:34 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:10:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
18:10:35 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
18:10:35 INFO  : Context for 'APU' is selected.
18:10:35 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
18:10:35 INFO  : 'configparams force-mem-access 1' command is executed.
18:10:35 INFO  : Context for 'APU' is selected.
18:10:35 INFO  : 'stop' command is executed.
18:10:36 INFO  : 'ps7_init' command is executed.
18:10:36 INFO  : 'ps7_post_config' command is executed.
18:10:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:10:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:36 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:10:36 INFO  : 'configparams force-mem-access 0' command is executed.
18:10:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:10:36 INFO  : Memory regions updated for context APU
18:10:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:37 INFO  : 'con' command is executed.
18:10:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

18:10:37 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_profiling.tcl'
18:11:36 INFO  : Disconnected from the channel tcfchan#29.
18:11:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:11:37 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
18:11:37 INFO  : 'jtag frequency' command is executed.
18:11:37 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:11:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
18:11:39 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
18:11:39 INFO  : Context for 'APU' is selected.
18:11:39 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
18:11:39 INFO  : 'configparams force-mem-access 1' command is executed.
18:11:39 INFO  : Context for 'APU' is selected.
18:11:39 INFO  : 'stop' command is executed.
18:11:39 INFO  : 'ps7_init' command is executed.
18:11:39 INFO  : 'ps7_post_config' command is executed.
18:11:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:11:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:39 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:11:39 INFO  : 'configparams force-mem-access 0' command is executed.
18:11:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:11:40 INFO  : Memory regions updated for context APU
18:11:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:40 INFO  : 'con' command is executed.
18:11:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

18:11:40 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_profiling.tcl'
18:19:33 INFO  : Performance data for 'PS' has been exported to the file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\AttachMode_Traces\Traces\Run_Sep-22_18-09\PS_Trace_Sep-22_18-09_1\trace'
18:19:38 INFO  : Disconnected from the channel tcfchan#30.
18:22:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:22:58 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
18:22:58 INFO  : 'jtag frequency' command is executed.
18:22:58 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:22:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
18:22:59 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
18:22:59 INFO  : Context for 'APU' is selected.
18:22:59 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
18:22:59 INFO  : 'configparams force-mem-access 1' command is executed.
18:22:59 INFO  : Context for 'APU' is selected.
18:22:59 INFO  : 'stop' command is executed.
18:23:00 INFO  : 'ps7_init' command is executed.
18:23:00 INFO  : 'ps7_post_config' command is executed.
18:23:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:23:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:00 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:23:00 INFO  : 'configparams force-mem-access 0' command is executed.
18:23:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:23:00 INFO  : Memory regions updated for context APU
18:23:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:01 INFO  : 'con' command is executed.
18:23:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

18:23:01 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_profiling.tcl'
18:23:07 INFO  : Disconnected from the channel tcfchan#31.
18:23:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:23:13 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
18:23:13 INFO  : 'jtag frequency' command is executed.
18:23:13 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:23:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
18:23:14 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
18:23:15 INFO  : Context for 'APU' is selected.
18:23:15 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
18:23:15 INFO  : 'configparams force-mem-access 1' command is executed.
18:23:15 INFO  : Context for 'APU' is selected.
18:23:15 INFO  : 'stop' command is executed.
18:23:15 INFO  : 'ps7_init' command is executed.
18:23:15 INFO  : 'ps7_post_config' command is executed.
18:23:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:23:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:16 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:23:16 INFO  : 'configparams force-mem-access 0' command is executed.
18:23:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:23:16 INFO  : Memory regions updated for context APU
18:23:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:16 INFO  : 'con' command is executed.
18:23:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

18:23:16 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_profiling.tcl'
18:25:34 INFO  : Disconnected from the channel tcfchan#32.
18:25:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:26:00 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
18:26:00 INFO  : 'jtag frequency' command is executed.
18:26:00 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:26:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
18:26:01 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
18:26:01 INFO  : Context for 'APU' is selected.
18:26:01 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
18:26:01 INFO  : 'configparams force-mem-access 1' command is executed.
18:26:01 INFO  : Context for 'APU' is selected.
18:26:01 INFO  : 'stop' command is executed.
18:26:02 INFO  : 'ps7_init' command is executed.
18:26:02 INFO  : 'ps7_post_config' command is executed.
18:26:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:26:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:02 INFO  : 'profile -freq 10000 -scratchaddr 0x10000000' command is executed.
18:26:02 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:26:02 INFO  : 'configparams force-mem-access 0' command is executed.
18:26:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
profile -freq 10000 -scratchaddr 0x10000000
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:26:02 INFO  : Memory regions updated for context APU
18:26:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:03 INFO  : 'set bpid [bpadd -addr &_exit]' command is executed.
18:26:04 INFO  : 'con -block' command is executed.
18:26:04 INFO  : 'profile -out D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gmon.out' command is executed.
18:26:04 INFO  : 'bpremove $bpid' command is executed.
18:26:04 INFO  : 'con' command is executed.
18:26:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
set bpid [bpadd -addr &_exit]
con -block
profile -out D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gmon.out
bpremove $bpid
con
----------------End of Script----------------

18:26:04 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_profiling.tcl'
18:27:58 INFO  : Disconnected from the channel tcfchan#33.
18:28:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:38 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
18:28:38 INFO  : 'jtag frequency' command is executed.
18:28:38 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:28:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
18:28:39 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
18:28:39 INFO  : Context for 'APU' is selected.
18:28:39 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
18:28:39 INFO  : 'configparams force-mem-access 1' command is executed.
18:28:39 INFO  : Context for 'APU' is selected.
18:28:39 INFO  : 'stop' command is executed.
18:28:40 INFO  : 'ps7_init' command is executed.
18:28:40 INFO  : 'ps7_post_config' command is executed.
18:28:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:28:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:40 INFO  : 'profile -freq 10000 -scratchaddr 0x10000000' command is executed.
18:28:40 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:28:40 INFO  : 'configparams force-mem-access 0' command is executed.
18:28:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
profile -freq 10000 -scratchaddr 0x10000000
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:28:40 INFO  : Memory regions updated for context APU
18:28:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:41 INFO  : 'set bpid [bpadd -addr &_exit]' command is executed.
18:28:42 INFO  : 'con -block' command is executed.
18:28:42 INFO  : 'profile -out D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gmon.out' command is executed.
18:28:42 INFO  : 'bpremove $bpid' command is executed.
18:28:42 INFO  : 'con' command is executed.
18:28:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
set bpid [bpadd -addr &_exit]
con -block
profile -out D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gmon.out
bpremove $bpid
con
----------------End of Script----------------

18:28:42 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_profiling.tcl'
18:29:54 INFO  : Performance data for 'PS' will be exported to the file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\gcd_block_design_wrapper_hw_platform_0_Traces\Traces\Run_Sep-22_18-29\PS_Trace_Sep-22_18-29\trace'
18:29:54 INFO  : Created tracing project 'gcd_block_design_wrapper_hw_platform_0_Traces'
18:29:54 INFO  : Added tracing folder 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\gcd_block_design_wrapper_hw_platform_0_Traces\Traces\Run_Sep-22_18-29\PS_Trace_Sep-22_18-29' into  'gcd_block_design_wrapper_hw_platform_0_Traces'
18:29:54 INFO  : Attempting to open tracing file 'PS_Trace_Sep-22_18-29'
18:30:00 INFO  : Performance data for 'PS' has been exported to the file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\gcd_block_design_wrapper_hw_platform_0_Traces\Traces\Run_Sep-22_18-29\PS_Trace_Sep-22_18-29\trace'
18:30:21 INFO  : Performance data for 'PS' has been exported to the file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\gcd_block_design_wrapper_hw_platform_0_Traces\Traces\Run_Sep-22_18-29\PS_Trace_Sep-22_18-29\trace'
18:30:21 INFO  : Disconnected from the channel tcfchan#34.
18:30:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:30:22 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
18:30:22 INFO  : 'jtag frequency' command is executed.
18:30:22 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:30:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
18:30:23 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
18:30:23 INFO  : Context for 'APU' is selected.
18:30:23 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
18:30:23 INFO  : 'configparams force-mem-access 1' command is executed.
18:30:23 INFO  : Context for 'APU' is selected.
18:30:23 INFO  : 'stop' command is executed.
18:30:24 INFO  : 'ps7_init' command is executed.
18:30:24 INFO  : 'ps7_post_config' command is executed.
18:30:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:30:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:25 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:30:25 INFO  : 'configparams force-mem-access 0' command is executed.
18:30:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:30:25 INFO  : Memory regions updated for context APU
18:30:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:25 INFO  : 'con' command is executed.
18:30:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

18:30:25 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_profiling.tcl'
18:31:24 INFO  : Disconnected from the channel tcfchan#35.
18:39:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:39:36 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
18:39:36 INFO  : 'jtag frequency' command is executed.
18:39:36 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:39:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
18:39:38 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
18:39:38 INFO  : Context for 'APU' is selected.
18:39:38 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
18:39:38 INFO  : 'configparams force-mem-access 1' command is executed.
18:39:38 INFO  : Context for 'APU' is selected.
18:39:38 INFO  : 'stop' command is executed.
18:39:38 INFO  : 'ps7_init' command is executed.
18:39:38 INFO  : 'ps7_post_config' command is executed.
18:39:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:39:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:38 INFO  : 'profile -freq 100000 -scratchaddr 0x10000000' command is executed.
18:39:39 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:39:39 INFO  : 'configparams force-mem-access 0' command is executed.
18:39:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
profile -freq 100000 -scratchaddr 0x10000000
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:39:39 INFO  : Memory regions updated for context APU
18:39:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:39 INFO  : 'set bpid [bpadd -addr &_exit]' command is executed.
18:39:40 INFO  : 'con -block' command is executed.
18:39:40 ERROR : Invalid Profiling Data on Target
18:39:40 INFO  : Disconnected from the channel tcfchan#36.
18:40:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:40:39 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
18:40:39 INFO  : 'jtag frequency' command is executed.
18:40:39 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:40:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
18:40:41 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
18:40:41 INFO  : Context for 'APU' is selected.
18:40:41 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
18:40:41 INFO  : 'configparams force-mem-access 1' command is executed.
18:40:41 INFO  : Context for 'APU' is selected.
18:40:41 INFO  : 'stop' command is executed.
18:40:42 INFO  : 'ps7_init' command is executed.
18:40:42 INFO  : 'ps7_post_config' command is executed.
18:40:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:40:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:42 INFO  : 'profile -freq 10000 -scratchaddr 0x10000000' command is executed.
18:40:43 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:40:43 INFO  : 'configparams force-mem-access 0' command is executed.
18:40:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
profile -freq 10000 -scratchaddr 0x10000000
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:40:43 INFO  : Memory regions updated for context APU
18:40:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:43 INFO  : 'set bpid [bpadd -addr &_exit]' command is executed.
18:40:44 INFO  : 'con -block' command is executed.
18:40:44 INFO  : 'profile -out D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gmon.out' command is executed.
18:40:44 INFO  : 'bpremove $bpid' command is executed.
18:40:44 INFO  : 'con' command is executed.
18:40:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
set bpid [bpadd -addr &_exit]
con -block
profile -out D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gmon.out
bpremove $bpid
con
----------------End of Script----------------

18:40:44 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_profiling.tcl'
18:41:32 INFO  : Disconnected from the channel tcfchan#37.
18:41:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:41:33 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
18:41:33 INFO  : 'jtag frequency' command is executed.
18:41:33 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:41:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
18:41:34 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
18:41:34 INFO  : Context for 'APU' is selected.
18:41:34 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
18:41:34 INFO  : 'configparams force-mem-access 1' command is executed.
18:41:34 INFO  : Context for 'APU' is selected.
18:41:34 INFO  : 'stop' command is executed.
18:41:35 INFO  : 'ps7_init' command is executed.
18:41:35 INFO  : 'ps7_post_config' command is executed.
18:41:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:41:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:35 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:41:35 INFO  : 'configparams force-mem-access 0' command is executed.
18:41:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:41:36 INFO  : Memory regions updated for context APU
18:41:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:36 INFO  : 'con' command is executed.
18:41:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

18:41:36 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_profiling.tcl'
18:42:27 INFO  : Disconnected from the channel tcfchan#38.
18:42:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:42:43 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
18:42:44 INFO  : 'jtag frequency' command is executed.
18:42:44 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:42:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
18:42:45 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
18:42:45 INFO  : Context for 'APU' is selected.
18:42:45 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
18:42:45 INFO  : 'configparams force-mem-access 1' command is executed.
18:42:45 INFO  : Context for 'APU' is selected.
18:42:45 INFO  : 'stop' command is executed.
18:42:46 INFO  : 'ps7_init' command is executed.
18:42:46 INFO  : 'ps7_post_config' command is executed.
18:42:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:42:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:46 INFO  : 'profile -freq 10000 -scratchaddr 0x10000000' command is executed.
18:42:47 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:42:47 INFO  : 'configparams force-mem-access 0' command is executed.
18:42:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
profile -freq 10000 -scratchaddr 0x10000000
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:42:47 INFO  : Memory regions updated for context APU
18:42:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:47 INFO  : 'set bpid [bpadd -addr &_exit]' command is executed.
18:42:48 INFO  : 'con -block' command is executed.
18:42:48 INFO  : 'profile -out D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gmon.out' command is executed.
18:42:48 INFO  : 'bpremove $bpid' command is executed.
18:42:48 INFO  : 'con' command is executed.
18:42:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
set bpid [bpadd -addr &_exit]
con -block
profile -out D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gmon.out
bpremove $bpid
con
----------------End of Script----------------

18:42:48 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_profiling.tcl'
18:43:39 INFO  : Performance data for 'PS' has been exported to the file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\AttachMode_Traces\Traces\Run_Sep-22_18-09\PS_Trace_Sep-22_18-09_1\trace'
18:43:48 INFO  : Disconnected from the channel tcfchan#39.
18:43:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:43:49 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
18:43:49 INFO  : 'jtag frequency' command is executed.
18:43:49 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:43:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
18:43:50 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
18:43:50 INFO  : Context for 'APU' is selected.
18:43:50 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
18:43:50 INFO  : 'configparams force-mem-access 1' command is executed.
18:43:50 INFO  : Context for 'APU' is selected.
18:43:50 INFO  : 'stop' command is executed.
18:43:51 INFO  : 'ps7_init' command is executed.
18:43:51 INFO  : 'ps7_post_config' command is executed.
18:43:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:43:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:51 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:43:51 INFO  : 'configparams force-mem-access 0' command is executed.
18:43:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:43:51 INFO  : Memory regions updated for context APU
18:43:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:52 INFO  : 'con' command is executed.
18:43:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

18:43:52 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_profiling.tcl'
18:44:01 INFO  : Disconnected from the channel tcfchan#40.
18:48:14 INFO  : Refreshed build settings on project gcd_zynq_sw
19:06:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:06:52 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
19:06:52 INFO  : 'jtag frequency' command is executed.
19:06:52 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:06:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
19:06:54 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
19:06:54 INFO  : Context for 'APU' is selected.
19:06:54 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
19:06:54 INFO  : 'configparams force-mem-access 1' command is executed.
19:06:54 INFO  : Context for 'APU' is selected.
19:06:54 INFO  : 'stop' command is executed.
19:06:55 INFO  : 'ps7_init' command is executed.
19:06:55 INFO  : 'ps7_post_config' command is executed.
19:06:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:06:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:55 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:06:55 INFO  : 'configparams force-mem-access 0' command is executed.
19:06:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:06:55 INFO  : Memory regions updated for context APU
19:06:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:55 INFO  : 'con' command is executed.
19:06:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

19:06:55 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
19:07:33 INFO  : Disconnected from the channel tcfchan#41.
19:07:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:07:46 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
19:07:46 INFO  : 'jtag frequency' command is executed.
19:07:46 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:07:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
19:07:48 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
19:07:48 INFO  : Context for 'APU' is selected.
19:07:48 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
19:07:48 INFO  : 'configparams force-mem-access 1' command is executed.
19:07:48 INFO  : Context for 'APU' is selected.
19:07:48 INFO  : 'stop' command is executed.
19:07:48 INFO  : 'ps7_init' command is executed.
19:07:48 INFO  : 'ps7_post_config' command is executed.
19:07:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:07:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:49 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:07:49 INFO  : 'configparams force-mem-access 0' command is executed.
19:07:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:07:49 INFO  : Memory regions updated for context APU
19:07:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:49 INFO  : 'con' command is executed.
19:07:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

19:07:49 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
19:08:57 INFO  : Disconnected from the channel tcfchan#42.
19:09:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:09:04 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
19:09:04 INFO  : 'jtag frequency' command is executed.
19:09:04 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:09:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
19:09:05 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
19:09:05 INFO  : Context for 'APU' is selected.
19:09:05 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
19:09:05 INFO  : 'configparams force-mem-access 1' command is executed.
19:09:05 INFO  : Context for 'APU' is selected.
19:09:05 INFO  : 'stop' command is executed.
19:09:06 INFO  : 'ps7_init' command is executed.
19:09:06 INFO  : 'ps7_post_config' command is executed.
19:09:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:09:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:06 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:09:06 INFO  : 'configparams force-mem-access 0' command is executed.
19:09:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:09:06 INFO  : Memory regions updated for context APU
19:09:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:06 INFO  : 'con' command is executed.
19:09:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

19:09:06 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
19:09:37 INFO  : Disconnected from the channel tcfchan#43.
19:10:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:10:05 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
19:10:05 INFO  : 'jtag frequency' command is executed.
19:10:05 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:10:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
19:10:06 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
19:10:06 INFO  : Context for 'APU' is selected.
19:10:06 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
19:10:06 INFO  : 'configparams force-mem-access 1' command is executed.
19:10:06 INFO  : Context for 'APU' is selected.
19:10:06 INFO  : 'stop' command is executed.
19:10:07 INFO  : 'ps7_init' command is executed.
19:10:07 INFO  : 'ps7_post_config' command is executed.
19:10:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:10:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:10:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:10:07 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:10:07 INFO  : 'configparams force-mem-access 0' command is executed.
19:10:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:10:07 INFO  : Memory regions updated for context APU
19:10:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:10:07 INFO  : 'con' command is executed.
19:10:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

19:10:07 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
19:11:04 INFO  : Disconnected from the channel tcfchan#44.
19:11:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:11:06 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
19:11:06 INFO  : 'jtag frequency' command is executed.
19:11:06 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:11:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
19:11:08 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
19:11:08 INFO  : Context for 'APU' is selected.
19:11:08 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
19:11:08 INFO  : 'configparams force-mem-access 1' command is executed.
19:11:08 INFO  : Context for 'APU' is selected.
19:11:08 INFO  : 'stop' command is executed.
19:11:08 INFO  : 'ps7_init' command is executed.
19:11:08 INFO  : 'ps7_post_config' command is executed.
19:11:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:11:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:09 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:11:09 INFO  : 'configparams force-mem-access 0' command is executed.
19:11:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:11:09 INFO  : Memory regions updated for context APU
19:11:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:09 INFO  : 'con' command is executed.
19:11:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

19:11:09 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
19:13:01 INFO  : Disconnected from the channel tcfchan#45.
19:13:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:13:02 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
19:13:02 INFO  : 'jtag frequency' command is executed.
19:13:02 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:13:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
19:13:04 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
19:13:04 INFO  : Context for 'APU' is selected.
19:13:04 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
19:13:04 INFO  : 'configparams force-mem-access 1' command is executed.
19:13:04 INFO  : Context for 'APU' is selected.
19:13:04 INFO  : 'stop' command is executed.
19:13:04 INFO  : 'ps7_init' command is executed.
19:13:04 INFO  : 'ps7_post_config' command is executed.
19:13:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:13:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:04 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:13:05 INFO  : 'configparams force-mem-access 0' command is executed.
19:13:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:13:05 INFO  : Memory regions updated for context APU
19:13:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:05 INFO  : 'con' command is executed.
19:13:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

19:13:05 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
19:23:23 INFO  : Disconnected from the channel tcfchan#46.
19:23:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:23:25 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
19:23:25 INFO  : 'jtag frequency' command is executed.
19:23:25 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:23:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
19:23:26 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
19:23:26 INFO  : Context for 'APU' is selected.
19:23:26 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
19:23:26 INFO  : 'configparams force-mem-access 1' command is executed.
19:23:26 INFO  : Context for 'APU' is selected.
19:23:26 INFO  : 'stop' command is executed.
19:23:26 INFO  : 'ps7_init' command is executed.
19:23:26 INFO  : 'ps7_post_config' command is executed.
19:23:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:23:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:27 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:23:27 INFO  : 'configparams force-mem-access 0' command is executed.
19:23:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:23:27 INFO  : Memory regions updated for context APU
19:23:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:27 INFO  : 'con' command is executed.
19:23:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

19:23:27 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
19:24:02 INFO  : Disconnected from the channel tcfchan#47.
19:24:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:24:06 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
19:24:06 INFO  : 'jtag frequency' command is executed.
19:24:06 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:24:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
19:24:07 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
19:24:07 INFO  : Context for 'APU' is selected.
19:24:07 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
19:24:07 INFO  : 'configparams force-mem-access 1' command is executed.
19:24:07 INFO  : Context for 'APU' is selected.
19:24:07 INFO  : 'stop' command is executed.
19:24:08 INFO  : 'ps7_init' command is executed.
19:24:08 INFO  : 'ps7_post_config' command is executed.
19:24:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:24:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:08 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:24:08 INFO  : 'configparams force-mem-access 0' command is executed.
19:24:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:24:08 INFO  : Memory regions updated for context APU
19:24:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:08 INFO  : 'con' command is executed.
19:24:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

19:24:08 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
19:27:11 INFO  : Disconnected from the channel tcfchan#48.
19:27:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:27:23 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
19:27:23 INFO  : 'jtag frequency' command is executed.
19:27:23 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:27:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
19:27:24 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
19:27:25 INFO  : Context for 'APU' is selected.
19:27:25 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
19:27:25 INFO  : 'configparams force-mem-access 1' command is executed.
19:27:25 INFO  : Context for 'APU' is selected.
19:27:25 INFO  : 'stop' command is executed.
19:27:25 INFO  : 'ps7_init' command is executed.
19:27:25 INFO  : 'ps7_post_config' command is executed.
19:27:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:27:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:25 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:27:25 INFO  : 'configparams force-mem-access 0' command is executed.
19:27:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:27:26 INFO  : Memory regions updated for context APU
19:27:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:26 INFO  : 'con' command is executed.
19:27:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

19:27:26 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
19:30:01 INFO  : Disconnected from the channel tcfchan#49.
19:30:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:30:07 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
19:30:07 INFO  : 'jtag frequency' command is executed.
19:30:07 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:30:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
19:30:08 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
19:30:08 INFO  : Context for 'APU' is selected.
19:30:08 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
19:30:08 INFO  : 'configparams force-mem-access 1' command is executed.
19:30:08 INFO  : Context for 'APU' is selected.
19:30:08 INFO  : 'stop' command is executed.
19:30:08 INFO  : 'ps7_init' command is executed.
19:30:08 INFO  : 'ps7_post_config' command is executed.
19:30:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:30:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:09 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:30:09 INFO  : 'configparams force-mem-access 0' command is executed.
19:30:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:30:09 INFO  : Memory regions updated for context APU
19:30:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:09 INFO  : 'con' command is executed.
19:30:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

19:30:09 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
19:31:12 INFO  : Disconnected from the channel tcfchan#50.
19:31:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:31:15 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
19:31:15 INFO  : 'jtag frequency' command is executed.
19:31:15 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:31:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
19:31:16 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
19:31:16 INFO  : Context for 'APU' is selected.
19:31:16 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
19:31:16 INFO  : 'configparams force-mem-access 1' command is executed.
19:31:16 INFO  : Context for 'APU' is selected.
19:31:16 INFO  : 'stop' command is executed.
19:31:17 INFO  : 'ps7_init' command is executed.
19:31:17 INFO  : 'ps7_post_config' command is executed.
19:31:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:31:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:31:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:31:17 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:31:17 INFO  : 'configparams force-mem-access 0' command is executed.
19:31:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:31:17 INFO  : Memory regions updated for context APU
19:31:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:31:18 INFO  : 'con' command is executed.
19:31:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

19:31:18 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
19:32:00 INFO  : Disconnected from the channel tcfchan#51.
19:32:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
19:32:01 INFO  : 'fpga -state' command is executed.
19:32:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:32:01 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
19:32:01 INFO  : 'jtag frequency' command is executed.
19:32:01 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:32:01 INFO  : Context for 'APU' is selected.
19:32:01 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
19:32:01 INFO  : 'configparams force-mem-access 1' command is executed.
19:32:01 INFO  : Context for 'APU' is selected.
19:32:01 INFO  : 'stop' command is executed.
19:32:02 INFO  : 'ps7_init' command is executed.
19:32:02 INFO  : 'ps7_post_config' command is executed.
19:32:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:32:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:02 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Release/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:32:02 INFO  : 'configparams force-mem-access 0' command is executed.
19:32:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Release/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:32:02 INFO  : Memory regions updated for context APU
19:32:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:03 INFO  : 'con' command is executed.
19:32:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

19:32:03 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_release_gcd_zynq_sw.elf_on_local.tcl'
19:32:18 INFO  : Disconnected from the channel tcfchan#52.
19:34:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
19:34:24 INFO  : 'fpga -state' command is executed.
19:34:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:34:25 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
19:34:25 INFO  : 'jtag frequency' command is executed.
19:34:25 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:34:25 INFO  : Context for 'APU' is selected.
19:34:25 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
19:34:25 INFO  : 'configparams force-mem-access 1' command is executed.
19:34:25 INFO  : Context for 'APU' is selected.
19:34:25 INFO  : 'stop' command is executed.
19:34:25 INFO  : 'ps7_init' command is executed.
19:34:25 INFO  : 'ps7_post_config' command is executed.
19:34:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:34:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:26 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Release/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:34:26 INFO  : 'configparams force-mem-access 0' command is executed.
19:34:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Release/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:34:26 INFO  : Memory regions updated for context APU
19:34:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:26 INFO  : 'con' command is executed.
19:34:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

19:34:26 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_release_gcd_zynq_sw.elf_on_local.tcl'
19:35:28 INFO  : Disconnected from the channel tcfchan#53.
19:35:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
19:35:29 INFO  : 'fpga -state' command is executed.
19:35:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:35:29 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
19:35:29 INFO  : 'jtag frequency' command is executed.
19:35:29 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:35:29 INFO  : Context for 'APU' is selected.
19:35:29 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
19:35:29 INFO  : 'configparams force-mem-access 1' command is executed.
19:35:29 INFO  : Context for 'APU' is selected.
19:35:29 INFO  : 'stop' command is executed.
19:35:30 INFO  : 'ps7_init' command is executed.
19:35:30 INFO  : 'ps7_post_config' command is executed.
19:35:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:35:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:35:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:35:30 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Release/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:35:30 INFO  : 'configparams force-mem-access 0' command is executed.
19:35:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Release/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:35:30 INFO  : Memory regions updated for context APU
19:35:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:35:30 INFO  : 'con' command is executed.
19:35:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

19:35:30 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_release_gcd_zynq_sw.elf_on_local.tcl'
19:36:33 INFO  : Disconnected from the channel tcfchan#54.
19:36:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:36:34 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
19:36:34 INFO  : 'jtag frequency' command is executed.
19:36:34 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:36:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
19:36:36 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
19:36:36 INFO  : Context for 'APU' is selected.
19:36:36 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
19:36:36 INFO  : 'configparams force-mem-access 1' command is executed.
19:36:36 INFO  : Context for 'APU' is selected.
19:36:36 INFO  : 'stop' command is executed.
19:36:36 INFO  : 'ps7_init' command is executed.
19:36:36 INFO  : 'ps7_post_config' command is executed.
19:36:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:36:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:37 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:36:37 INFO  : 'configparams force-mem-access 0' command is executed.
19:36:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:36:37 INFO  : Memory regions updated for context APU
19:36:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:37 INFO  : 'con' command is executed.
19:36:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

19:36:37 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
21:04:17 INFO  : Disconnected from the channel tcfchan#55.
21:04:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:04:18 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
21:04:18 INFO  : 'jtag frequency' command is executed.
21:04:18 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:04:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
21:04:19 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
21:04:20 INFO  : Context for 'APU' is selected.
21:04:20 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
21:04:20 INFO  : 'configparams force-mem-access 1' command is executed.
21:04:20 INFO  : Context for 'APU' is selected.
21:04:20 INFO  : 'stop' command is executed.
21:04:20 INFO  : 'ps7_init' command is executed.
21:04:20 INFO  : 'ps7_post_config' command is executed.
21:04:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:04:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:20 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:04:20 INFO  : 'configparams force-mem-access 0' command is executed.
21:04:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:04:21 INFO  : Memory regions updated for context APU
21:04:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:21 INFO  : 'con' command is executed.
21:04:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

21:04:21 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
21:06:48 INFO  : Disconnected from the channel tcfchan#56.
21:06:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:06:49 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
21:06:49 INFO  : 'jtag frequency' command is executed.
21:06:49 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:06:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
21:06:51 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
21:06:51 INFO  : Context for 'APU' is selected.
21:06:51 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
21:06:51 INFO  : 'configparams force-mem-access 1' command is executed.
21:06:51 INFO  : Context for 'APU' is selected.
21:06:51 INFO  : 'stop' command is executed.
21:06:51 INFO  : 'ps7_init' command is executed.
21:06:51 INFO  : 'ps7_post_config' command is executed.
21:06:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:06:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:52 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:06:52 INFO  : 'configparams force-mem-access 0' command is executed.
21:06:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:06:52 INFO  : Memory regions updated for context APU
21:06:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:52 INFO  : 'con' command is executed.
21:06:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

21:06:52 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
21:08:58 INFO  : Disconnected from the channel tcfchan#57.
21:09:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
21:09:01 INFO  : 'fpga -state' command is executed.
21:09:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:09:01 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
21:09:01 INFO  : 'jtag frequency' command is executed.
21:09:01 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:09:01 INFO  : Context for 'APU' is selected.
21:09:01 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
21:09:01 INFO  : 'configparams force-mem-access 1' command is executed.
21:09:02 INFO  : Context for 'APU' is selected.
21:09:02 INFO  : 'stop' command is executed.
21:09:02 INFO  : 'ps7_init' command is executed.
21:09:02 INFO  : 'ps7_post_config' command is executed.
21:09:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:09:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:02 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Release/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:09:02 INFO  : 'configparams force-mem-access 0' command is executed.
21:09:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Release/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:09:02 INFO  : Memory regions updated for context APU
21:09:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:03 INFO  : 'con' command is executed.
21:09:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

21:09:03 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_release_gcd_zynq_sw.elf_on_local.tcl'
21:09:10 INFO  : Disconnected from the channel tcfchan#58.
21:09:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:09:14 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
21:09:14 INFO  : 'jtag frequency' command is executed.
21:09:14 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:09:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
21:09:16 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
21:09:16 INFO  : Context for 'APU' is selected.
21:09:16 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
21:09:16 INFO  : 'configparams force-mem-access 1' command is executed.
21:09:16 INFO  : Context for 'APU' is selected.
21:09:16 INFO  : 'stop' command is executed.
21:09:16 INFO  : 'ps7_init' command is executed.
21:09:16 INFO  : 'ps7_post_config' command is executed.
21:09:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:09:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:17 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:09:17 INFO  : 'configparams force-mem-access 0' command is executed.
21:09:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:09:17 INFO  : Memory regions updated for context APU
21:09:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:17 INFO  : 'con' command is executed.
21:09:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

21:09:17 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
21:10:54 INFO  : Disconnected from the channel tcfchan#59.
21:10:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:10:58 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
21:10:58 INFO  : 'jtag frequency' command is executed.
21:10:58 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:10:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
21:10:59 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
21:11:00 INFO  : Context for 'APU' is selected.
21:11:00 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
21:11:00 INFO  : 'configparams force-mem-access 1' command is executed.
21:11:00 INFO  : Context for 'APU' is selected.
21:11:00 INFO  : 'stop' command is executed.
21:11:00 INFO  : 'ps7_init' command is executed.
21:11:00 INFO  : 'ps7_post_config' command is executed.
21:11:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:11:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:01 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:11:01 INFO  : 'configparams force-mem-access 0' command is executed.
21:11:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:11:01 INFO  : Memory regions updated for context APU
21:11:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:01 INFO  : 'con' command is executed.
21:11:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

21:11:01 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
21:11:40 INFO  : Disconnected from the channel tcfchan#60.
21:11:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:11:45 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
21:11:45 INFO  : 'jtag frequency' command is executed.
21:11:45 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:11:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
21:11:46 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
21:11:46 INFO  : Context for 'APU' is selected.
21:11:46 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
21:11:46 INFO  : 'configparams force-mem-access 1' command is executed.
21:11:46 INFO  : Context for 'APU' is selected.
21:11:46 INFO  : 'stop' command is executed.
21:11:47 INFO  : 'ps7_init' command is executed.
21:11:47 INFO  : 'ps7_post_config' command is executed.
21:11:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:11:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:47 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:11:47 INFO  : 'configparams force-mem-access 0' command is executed.
21:11:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:11:48 INFO  : Memory regions updated for context APU
21:11:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:48 INFO  : 'con' command is executed.
21:11:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

21:11:48 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
21:14:51 INFO  : Disconnected from the channel tcfchan#61.
21:14:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:14:54 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
21:14:54 INFO  : 'jtag frequency' command is executed.
21:14:54 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:14:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
21:14:55 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
21:14:55 INFO  : Context for 'APU' is selected.
21:14:55 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
21:14:55 INFO  : 'configparams force-mem-access 1' command is executed.
21:14:55 INFO  : Context for 'APU' is selected.
21:14:55 INFO  : 'stop' command is executed.
21:14:56 INFO  : 'ps7_init' command is executed.
21:14:56 INFO  : 'ps7_post_config' command is executed.
21:14:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:14:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:56 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:14:56 INFO  : 'configparams force-mem-access 0' command is executed.
21:14:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:14:56 INFO  : Memory regions updated for context APU
21:14:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:56 INFO  : 'con' command is executed.
21:14:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

21:14:56 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
21:16:22 INFO  : Disconnected from the channel tcfchan#62.
21:16:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:16:25 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
21:16:25 INFO  : 'jtag frequency' command is executed.
21:16:25 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:16:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
21:16:26 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
21:16:26 INFO  : Context for 'APU' is selected.
21:16:26 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
21:16:26 INFO  : 'configparams force-mem-access 1' command is executed.
21:16:26 INFO  : Context for 'APU' is selected.
21:16:26 INFO  : 'stop' command is executed.
21:16:27 INFO  : 'ps7_init' command is executed.
21:16:27 INFO  : 'ps7_post_config' command is executed.
21:16:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:16:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:16:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:16:27 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:16:27 INFO  : 'configparams force-mem-access 0' command is executed.
21:16:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:16:27 INFO  : Memory regions updated for context APU
21:16:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:16:27 INFO  : 'con' command is executed.
21:16:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

21:16:27 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
21:16:52 INFO  : Disconnected from the channel tcfchan#63.
21:16:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
21:16:54 INFO  : 'fpga -state' command is executed.
21:16:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:16:54 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
21:16:54 INFO  : 'jtag frequency' command is executed.
21:16:54 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:16:54 INFO  : Context for 'APU' is selected.
21:16:54 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
21:16:54 INFO  : 'configparams force-mem-access 1' command is executed.
21:16:54 INFO  : Context for 'APU' is selected.
21:16:54 INFO  : 'stop' command is executed.
21:16:55 INFO  : 'ps7_init' command is executed.
21:16:55 INFO  : 'ps7_post_config' command is executed.
21:16:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:16:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:16:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:16:55 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Release/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:16:55 INFO  : 'configparams force-mem-access 0' command is executed.
21:16:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Release/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:16:55 INFO  : Memory regions updated for context APU
21:16:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:16:55 INFO  : 'con' command is executed.
21:16:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

21:16:55 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_release_gcd_zynq_sw.elf_on_local.tcl'
21:17:15 INFO  : Disconnected from the channel tcfchan#64.
21:41:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:41:31 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
21:41:31 INFO  : 'jtag frequency' command is executed.
21:41:31 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:41:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
21:41:32 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
21:41:33 INFO  : Context for 'APU' is selected.
21:41:33 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
21:41:33 INFO  : 'configparams force-mem-access 1' command is executed.
21:41:33 INFO  : Context for 'APU' is selected.
21:41:33 INFO  : 'stop' command is executed.
21:41:33 INFO  : 'ps7_init' command is executed.
21:41:33 INFO  : 'ps7_post_config' command is executed.
21:41:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:41:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:41:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:41:34 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:41:34 INFO  : 'configparams force-mem-access 0' command is executed.
21:41:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:41:34 INFO  : Memory regions updated for context APU
21:41:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:41:34 INFO  : 'con' command is executed.
21:41:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

21:41:34 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
21:41:49 INFO  : Disconnected from the channel tcfchan#65.
21:57:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:57:58 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
21:57:58 INFO  : 'jtag frequency' command is executed.
21:57:58 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:57:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
21:58:00 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
21:58:00 INFO  : Context for 'APU' is selected.
21:58:00 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
21:58:00 INFO  : 'configparams force-mem-access 1' command is executed.
21:58:00 INFO  : Context for 'APU' is selected.
21:58:00 INFO  : 'stop' command is executed.
21:58:00 INFO  : 'ps7_init' command is executed.
21:58:00 INFO  : 'ps7_post_config' command is executed.
21:58:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:58:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:00 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:58:00 INFO  : 'configparams force-mem-access 0' command is executed.
21:58:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:58:01 INFO  : Memory regions updated for context APU
21:58:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:01 INFO  : 'con' command is executed.
21:58:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

21:58:01 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
21:58:18 INFO  : Disconnected from the channel tcfchan#66.
21:59:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:59:45 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
21:59:45 INFO  : 'jtag frequency' command is executed.
21:59:45 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:59:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
21:59:46 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
21:59:46 INFO  : Context for 'APU' is selected.
21:59:46 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
21:59:46 INFO  : 'configparams force-mem-access 1' command is executed.
21:59:46 INFO  : Context for 'APU' is selected.
21:59:46 INFO  : 'stop' command is executed.
21:59:47 INFO  : 'ps7_init' command is executed.
21:59:47 INFO  : 'ps7_post_config' command is executed.
21:59:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:59:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:47 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:59:47 INFO  : 'configparams force-mem-access 0' command is executed.
21:59:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:59:47 INFO  : Memory regions updated for context APU
21:59:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:48 INFO  : 'con' command is executed.
21:59:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

21:59:48 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
22:01:06 INFO  : Disconnected from the channel tcfchan#67.
22:01:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:01:12 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
22:01:12 INFO  : 'jtag frequency' command is executed.
22:01:12 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:01:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
22:01:13 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
22:01:13 INFO  : Context for 'APU' is selected.
22:01:13 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
22:01:13 INFO  : 'configparams force-mem-access 1' command is executed.
22:01:13 INFO  : Context for 'APU' is selected.
22:01:13 INFO  : 'stop' command is executed.
22:01:13 INFO  : 'ps7_init' command is executed.
22:01:13 INFO  : 'ps7_post_config' command is executed.
22:01:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:01:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:14 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:01:14 INFO  : 'configparams force-mem-access 0' command is executed.
22:01:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

22:01:14 INFO  : Memory regions updated for context APU
22:01:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:14 INFO  : 'con' command is executed.
22:01:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

22:01:14 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
22:02:28 INFO  : Disconnected from the channel tcfchan#68.
22:02:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:02:32 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
22:02:32 INFO  : 'jtag frequency' command is executed.
22:02:32 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:02:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
22:02:34 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
22:02:34 INFO  : Context for 'APU' is selected.
22:02:34 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
22:02:34 INFO  : 'configparams force-mem-access 1' command is executed.
22:02:34 INFO  : Context for 'APU' is selected.
22:02:34 INFO  : 'stop' command is executed.
22:02:35 INFO  : 'ps7_init' command is executed.
22:02:35 INFO  : 'ps7_post_config' command is executed.
22:02:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:02:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:02:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:02:35 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:02:35 INFO  : 'configparams force-mem-access 0' command is executed.
22:02:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

22:02:35 INFO  : Memory regions updated for context APU
22:02:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:02:35 INFO  : 'con' command is executed.
22:02:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

22:02:35 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
22:04:25 INFO  : Disconnected from the channel tcfchan#69.
22:04:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:04:27 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
22:04:27 INFO  : 'jtag frequency' command is executed.
22:04:27 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:04:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
22:04:28 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
22:04:28 INFO  : Context for 'APU' is selected.
22:04:28 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
22:04:28 INFO  : 'configparams force-mem-access 1' command is executed.
22:04:28 INFO  : Context for 'APU' is selected.
22:04:28 INFO  : 'stop' command is executed.
22:04:28 INFO  : 'ps7_init' command is executed.
22:04:28 INFO  : 'ps7_post_config' command is executed.
22:04:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:04:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:29 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:04:29 INFO  : 'configparams force-mem-access 0' command is executed.
22:04:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

22:04:29 INFO  : Memory regions updated for context APU
22:04:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:29 INFO  : 'con' command is executed.
22:04:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

22:04:29 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
22:05:36 INFO  : Disconnected from the channel tcfchan#70.
22:06:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:06:20 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
22:06:20 INFO  : 'jtag frequency' command is executed.
22:06:20 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:06:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
22:06:22 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
22:06:22 INFO  : Context for 'APU' is selected.
22:06:22 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
22:06:22 INFO  : 'configparams force-mem-access 1' command is executed.
22:06:22 INFO  : Context for 'APU' is selected.
22:06:22 INFO  : 'stop' command is executed.
22:06:22 INFO  : 'ps7_init' command is executed.
22:06:22 INFO  : 'ps7_post_config' command is executed.
22:06:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:06:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:23 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:06:23 INFO  : 'configparams force-mem-access 0' command is executed.
22:06:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

22:06:23 INFO  : Memory regions updated for context APU
22:06:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:23 INFO  : 'con' command is executed.
22:06:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

22:06:23 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
22:07:49 INFO  : Disconnected from the channel tcfchan#71.
22:07:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:07:50 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
22:07:50 INFO  : 'jtag frequency' command is executed.
22:07:50 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:07:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
22:07:51 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
22:07:51 INFO  : Context for 'APU' is selected.
22:07:51 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
22:07:51 INFO  : 'configparams force-mem-access 1' command is executed.
22:07:51 INFO  : Context for 'APU' is selected.
22:07:51 INFO  : 'stop' command is executed.
22:07:52 INFO  : 'ps7_init' command is executed.
22:07:52 INFO  : 'ps7_post_config' command is executed.
22:07:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:07:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:52 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:07:52 INFO  : 'configparams force-mem-access 0' command is executed.
22:07:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

22:07:52 INFO  : Memory regions updated for context APU
22:07:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:52 INFO  : 'con' command is executed.
22:07:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

22:07:52 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
22:15:19 INFO  : Disconnected from the channel tcfchan#72.
22:15:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:15:28 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
22:15:28 INFO  : 'jtag frequency' command is executed.
22:15:28 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:15:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
22:15:30 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
22:15:30 INFO  : Context for 'APU' is selected.
22:15:30 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
22:15:30 INFO  : 'configparams force-mem-access 1' command is executed.
22:15:30 INFO  : Context for 'APU' is selected.
22:15:30 INFO  : 'stop' command is executed.
22:15:30 INFO  : 'ps7_init' command is executed.
22:15:30 INFO  : 'ps7_post_config' command is executed.
22:15:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:15:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:31 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:15:31 INFO  : 'configparams force-mem-access 0' command is executed.
22:15:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

22:15:31 INFO  : Memory regions updated for context APU
22:15:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:31 INFO  : 'con' command is executed.
22:15:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

22:15:31 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
22:16:42 INFO  : Disconnected from the channel tcfchan#73.
22:16:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:16:43 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
22:16:43 INFO  : 'jtag frequency' command is executed.
22:16:43 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:16:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
22:16:44 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
22:16:44 INFO  : Context for 'APU' is selected.
22:16:44 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
22:16:44 INFO  : 'configparams force-mem-access 1' command is executed.
22:16:44 INFO  : Context for 'APU' is selected.
22:16:44 INFO  : 'stop' command is executed.
22:16:45 INFO  : 'ps7_init' command is executed.
22:16:45 INFO  : 'ps7_post_config' command is executed.
22:16:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:16:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:45 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:16:45 INFO  : 'configparams force-mem-access 0' command is executed.
22:16:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

22:16:45 INFO  : Memory regions updated for context APU
22:16:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:46 INFO  : 'con' command is executed.
22:16:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

22:16:46 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
22:18:04 INFO  : Disconnected from the channel tcfchan#74.
22:18:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:18:05 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
22:18:05 INFO  : 'jtag frequency' command is executed.
22:18:05 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:18:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
22:18:06 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
22:18:06 INFO  : Context for 'APU' is selected.
22:18:06 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
22:18:06 INFO  : 'configparams force-mem-access 1' command is executed.
22:18:06 INFO  : Context for 'APU' is selected.
22:18:06 INFO  : 'stop' command is executed.
22:18:07 INFO  : 'ps7_init' command is executed.
22:18:07 INFO  : 'ps7_post_config' command is executed.
22:18:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:18:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:07 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:18:07 INFO  : 'configparams force-mem-access 0' command is executed.
22:18:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

22:18:07 INFO  : Memory regions updated for context APU
22:18:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:08 INFO  : 'con' command is executed.
22:18:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

22:18:08 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
22:19:44 INFO  : Disconnected from the channel tcfchan#75.
22:19:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:19:45 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
22:19:45 INFO  : 'jtag frequency' command is executed.
22:19:45 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:19:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
22:19:47 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
22:19:47 INFO  : Context for 'APU' is selected.
22:19:47 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
22:19:47 INFO  : 'configparams force-mem-access 1' command is executed.
22:19:47 INFO  : Context for 'APU' is selected.
22:19:47 INFO  : 'stop' command is executed.
22:19:47 INFO  : 'ps7_init' command is executed.
22:19:47 INFO  : 'ps7_post_config' command is executed.
22:19:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:19:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:19:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:19:48 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:19:48 INFO  : 'configparams force-mem-access 0' command is executed.
22:19:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

22:19:48 INFO  : Memory regions updated for context APU
22:19:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:19:48 INFO  : 'con' command is executed.
22:19:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

22:19:48 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
22:23:15 INFO  : Disconnected from the channel tcfchan#76.
22:23:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:23:16 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
22:23:16 INFO  : 'jtag frequency' command is executed.
22:23:16 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:23:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
22:23:17 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
22:23:17 INFO  : Context for 'APU' is selected.
22:23:17 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
22:23:17 INFO  : 'configparams force-mem-access 1' command is executed.
22:23:17 INFO  : Context for 'APU' is selected.
22:23:17 INFO  : 'stop' command is executed.
22:23:18 INFO  : 'ps7_init' command is executed.
22:23:18 INFO  : 'ps7_post_config' command is executed.
22:23:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:23:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:18 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:23:18 INFO  : 'configparams force-mem-access 0' command is executed.
22:23:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

22:23:18 INFO  : Memory regions updated for context APU
22:23:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:18 INFO  : 'con' command is executed.
22:23:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

22:23:18 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
22:26:03 INFO  : Disconnected from the channel tcfchan#77.
22:26:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:26:04 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
22:26:04 INFO  : 'jtag frequency' command is executed.
22:26:04 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:26:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
22:26:06 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
22:26:06 INFO  : Context for 'APU' is selected.
22:26:06 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
22:26:06 INFO  : 'configparams force-mem-access 1' command is executed.
22:26:06 INFO  : Context for 'APU' is selected.
22:26:06 INFO  : 'stop' command is executed.
22:26:06 INFO  : 'ps7_init' command is executed.
22:26:07 INFO  : 'ps7_post_config' command is executed.
22:26:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:26:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:26:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:26:07 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:26:07 INFO  : 'configparams force-mem-access 0' command is executed.
22:26:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

22:26:07 INFO  : Memory regions updated for context APU
22:26:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:26:07 INFO  : 'con' command is executed.
22:26:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

22:26:07 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
22:26:41 INFO  : Disconnected from the channel tcfchan#78.
22:26:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:26:43 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
22:26:43 INFO  : 'jtag frequency' command is executed.
22:26:43 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:26:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
22:26:44 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
22:26:44 INFO  : Context for 'APU' is selected.
22:26:44 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
22:26:44 INFO  : 'configparams force-mem-access 1' command is executed.
22:26:44 INFO  : Context for 'APU' is selected.
22:26:44 INFO  : 'stop' command is executed.
22:26:45 INFO  : 'ps7_init' command is executed.
22:26:45 INFO  : 'ps7_post_config' command is executed.
22:26:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:26:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:26:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:26:45 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:26:45 INFO  : 'configparams force-mem-access 0' command is executed.
22:26:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

22:26:45 INFO  : Memory regions updated for context APU
22:26:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:26:45 INFO  : 'con' command is executed.
22:26:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

22:26:45 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
22:29:28 INFO  : Disconnected from the channel tcfchan#79.
22:29:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:29:29 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
22:29:29 INFO  : 'jtag frequency' command is executed.
22:29:29 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:29:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
22:29:31 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
22:29:31 INFO  : Context for 'APU' is selected.
22:29:31 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
22:29:31 INFO  : 'configparams force-mem-access 1' command is executed.
22:29:31 INFO  : Context for 'APU' is selected.
22:29:31 INFO  : 'stop' command is executed.
22:29:31 INFO  : 'ps7_init' command is executed.
22:29:31 INFO  : 'ps7_post_config' command is executed.
22:29:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:29:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:29:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:29:32 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:29:32 INFO  : 'configparams force-mem-access 0' command is executed.
22:29:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

22:29:32 INFO  : Memory regions updated for context APU
22:29:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:29:32 INFO  : 'con' command is executed.
22:29:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

22:29:32 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
22:33:24 INFO  : Disconnected from the channel tcfchan#80.
22:33:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:33:26 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
22:33:26 INFO  : 'jtag frequency' command is executed.
22:33:26 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:33:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
22:33:27 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
22:33:27 INFO  : Context for 'APU' is selected.
22:33:27 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
22:33:27 INFO  : 'configparams force-mem-access 1' command is executed.
22:33:27 INFO  : Context for 'APU' is selected.
22:33:27 INFO  : 'stop' command is executed.
22:33:28 INFO  : 'ps7_init' command is executed.
22:33:28 INFO  : 'ps7_post_config' command is executed.
22:33:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:33:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:33:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:33:28 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:33:28 INFO  : 'configparams force-mem-access 0' command is executed.
22:33:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

22:33:28 INFO  : Memory regions updated for context APU
22:33:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:33:28 INFO  : 'con' command is executed.
22:33:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

22:33:28 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
22:34:56 INFO  : Disconnected from the channel tcfchan#81.
22:34:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:34:58 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
22:34:58 INFO  : 'jtag frequency' command is executed.
22:34:58 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:34:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
22:34:59 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
22:34:59 INFO  : Context for 'APU' is selected.
22:34:59 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
22:34:59 INFO  : 'configparams force-mem-access 1' command is executed.
22:34:59 INFO  : Context for 'APU' is selected.
22:34:59 INFO  : 'stop' command is executed.
22:34:59 INFO  : 'ps7_init' command is executed.
22:34:59 INFO  : 'ps7_post_config' command is executed.
22:34:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:35:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:35:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:35:00 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:35:00 INFO  : 'configparams force-mem-access 0' command is executed.
22:35:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

22:35:00 INFO  : Memory regions updated for context APU
22:35:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:35:00 INFO  : 'con' command is executed.
22:35:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

22:35:00 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
22:39:17 INFO  : Disconnected from the channel tcfchan#82.
22:39:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:39:20 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
22:39:20 INFO  : 'jtag frequency' command is executed.
22:39:20 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:39:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
22:39:21 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
22:39:21 INFO  : Context for 'APU' is selected.
22:39:21 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
22:39:21 INFO  : 'configparams force-mem-access 1' command is executed.
22:39:21 INFO  : Context for 'APU' is selected.
22:39:21 INFO  : 'stop' command is executed.
22:39:21 INFO  : 'ps7_init' command is executed.
22:39:21 INFO  : 'ps7_post_config' command is executed.
22:39:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:39:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:39:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:39:22 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:39:22 INFO  : 'configparams force-mem-access 0' command is executed.
22:39:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

22:39:22 INFO  : Memory regions updated for context APU
22:39:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:39:22 INFO  : 'con' command is executed.
22:39:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

22:39:22 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
22:40:21 INFO  : Disconnected from the channel tcfchan#83.
22:40:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:40:23 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
22:40:23 INFO  : 'jtag frequency' command is executed.
22:40:23 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:40:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
22:40:24 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
22:40:24 INFO  : Context for 'APU' is selected.
22:40:24 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
22:40:24 INFO  : 'configparams force-mem-access 1' command is executed.
22:40:24 INFO  : Context for 'APU' is selected.
22:40:24 INFO  : 'stop' command is executed.
22:40:25 INFO  : 'ps7_init' command is executed.
22:40:25 INFO  : 'ps7_post_config' command is executed.
22:40:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:40:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:40:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:40:25 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:40:25 INFO  : 'configparams force-mem-access 0' command is executed.
22:40:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1
fpga -file D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

22:40:25 INFO  : Memory regions updated for context APU
22:40:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:40:25 INFO  : 'con' command is executed.
22:40:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

22:40:25 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
22:41:31 INFO  : Disconnected from the channel tcfchan#84.
22:41:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
22:41:32 INFO  : 'fpga -state' command is executed.
22:41:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:41:32 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
22:41:32 INFO  : 'jtag frequency' command is executed.
22:41:32 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:41:32 INFO  : Context for 'APU' is selected.
22:41:32 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
22:41:32 INFO  : 'configparams force-mem-access 1' command is executed.
22:41:32 INFO  : Context for 'APU' is selected.
22:41:32 INFO  : 'stop' command is executed.
22:41:32 INFO  : 'ps7_init' command is executed.
22:41:32 INFO  : 'ps7_post_config' command is executed.
22:41:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:41:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:33 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Release/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:41:33 INFO  : 'configparams force-mem-access 0' command is executed.
22:41:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Release/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

22:41:33 INFO  : Memory regions updated for context APU
22:41:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:33 INFO  : 'con' command is executed.
22:41:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

22:41:33 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_release_gcd_zynq_sw.elf_on_local.tcl'
23:01:04 INFO  : Disconnected from the channel tcfchan#85.
