// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
// Date        : Mon Dec  4 01:51:14 2023
// Host        : DESKTOP-O5QFQV1 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top system_ModeFilter_0_0 -prefix
//               system_ModeFilter_0_0_ system_ModeFilter_0_0_sim_netlist.v
// Design      : system_ModeFilter_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z010clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module system_ModeFilter_0_0_ModeFilter
   (stream_in_TDATA,
    stream_in_TKEEP,
    stream_in_TSTRB,
    stream_in_TUSER,
    stream_in_TLAST,
    stream_in_TID,
    stream_in_TDEST,
    stream_out_TDATA,
    stream_out_TKEEP,
    stream_out_TSTRB,
    stream_out_TUSER,
    stream_out_TLAST,
    stream_out_TID,
    stream_out_TDEST,
    ap_clk,
    ap_rst_n,
    stream_in_TVALID,
    stream_in_TREADY,
    stream_out_TVALID,
    stream_out_TREADY);
  input [23:0]stream_in_TDATA;
  input [2:0]stream_in_TKEEP;
  input [2:0]stream_in_TSTRB;
  input [0:0]stream_in_TUSER;
  input [0:0]stream_in_TLAST;
  input [0:0]stream_in_TID;
  input [0:0]stream_in_TDEST;
  output [23:0]stream_out_TDATA;
  output [2:0]stream_out_TKEEP;
  output [2:0]stream_out_TSTRB;
  output [0:0]stream_out_TUSER;
  output [0:0]stream_out_TLAST;
  output [0:0]stream_out_TID;
  output [0:0]stream_out_TDEST;
  input ap_clk;
  input ap_rst_n;
  input stream_in_TVALID;
  output stream_in_TREADY;
  output stream_out_TVALID;
  input stream_out_TREADY;

  wire \<const0> ;
  wire [23:0]AXIvideo2xfMat_24_16_720_1280_1_2_U0_img0_data_din;
  wire AXIvideo2xfMat_24_16_720_1280_1_2_U0_img0_rows_c_write;
  wire [23:0]\SRL_SIG_reg[0]_1 ;
  wire [23:0]\SRL_SIG_reg[1]_0 ;
  wire addr;
  wire ap_CS_fsm_state4;
  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire \grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137/ap_block_pp0_stage0_subdone ;
  wire \grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137/ap_enable_reg_pp0_iter1 ;
  wire img0_cols_c_empty_n;
  wire img0_cols_c_full_n;
  wire [23:0]img0_data_dout;
  wire img0_data_empty_n;
  wire img0_data_full_n;
  wire img0_rows_c_empty_n;
  wire img0_rows_c_full_n;
  wire [23:0]img1_data_dout;
  wire img1_data_empty_n;
  wire img1_data_full_n;
  wire [0:0]mOutPtr;
  wire mOutPtr0;
  wire modefilter_3_1_16_720_1280_1_2_2_U0_ap_ready;
  wire [23:0]modefilter_3_1_16_720_1280_1_2_2_U0_img1_data_din;
  wire modefilter_3_1_16_720_1280_1_2_2_U0_n_10;
  wire modefilter_3_1_16_720_1280_1_2_2_U0_p_src_rows_read;
  wire pop;
  wire pop_4;
  wire start_for_modefilter_3_1_16_720_1280_1_2_2_U0_empty_n;
  wire start_for_modefilter_3_1_16_720_1280_1_2_2_U0_full_n;
  wire start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_empty_n;
  wire start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_3;
  wire [23:0]stream_in_TDATA;
  wire [0:0]stream_in_TLAST;
  wire stream_in_TREADY;
  wire [0:0]stream_in_TUSER;
  wire stream_in_TVALID;
  wire [23:0]stream_out_TDATA;
  wire [0:0]stream_out_TLAST;
  wire stream_out_TREADY;
  wire [0:0]stream_out_TUSER;
  wire stream_out_TVALID;
  wire we;
  wire we_2;
  wire xfMat2AXIvideo_24_16_720_1280_1_2_U0_n_10;
  wire xfMat2AXIvideo_24_16_720_1280_1_2_U0_n_6;

  assign stream_out_TDEST[0] = \<const0> ;
  assign stream_out_TID[0] = \<const0> ;
  assign stream_out_TKEEP[2] = \<const0> ;
  assign stream_out_TKEEP[1] = \<const0> ;
  assign stream_out_TKEEP[0] = \<const0> ;
  assign stream_out_TSTRB[2] = \<const0> ;
  assign stream_out_TSTRB[1] = \<const0> ;
  assign stream_out_TSTRB[0] = \<const0> ;
  system_ModeFilter_0_0_ModeFilter_AXIvideo2xfMat_24_16_720_1280_1_2_s AXIvideo2xfMat_24_16_720_1280_1_2_U0
       (.AXIvideo2xfMat_24_16_720_1280_1_2_U0_img0_rows_c_write(AXIvideo2xfMat_24_16_720_1280_1_2_U0_img0_rows_c_write),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .img0_cols_c_full_n(img0_cols_c_full_n),
        .img0_data_din(AXIvideo2xfMat_24_16_720_1280_1_2_U0_img0_data_din),
        .img0_data_full_n(img0_data_full_n),
        .img0_rows_c_full_n(img0_rows_c_full_n),
        .start_for_modefilter_3_1_16_720_1280_1_2_2_U0_full_n(start_for_modefilter_3_1_16_720_1280_1_2_2_U0_full_n),
        .start_once_reg(start_once_reg),
        .stream_in_TDATA(stream_in_TDATA),
        .stream_in_TLAST(stream_in_TLAST),
        .stream_in_TREADY(stream_in_TREADY),
        .stream_in_TUSER(stream_in_TUSER),
        .stream_in_TVALID(stream_in_TVALID),
        .we(we));
  GND GND
       (.G(\<const0> ));
  system_ModeFilter_0_0_ModeFilter_fifo_w11_d2_S img0_cols_c_U
       (.AXIvideo2xfMat_24_16_720_1280_1_2_U0_img0_rows_c_write(AXIvideo2xfMat_24_16_720_1280_1_2_U0_img0_rows_c_write),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .img0_cols_c_empty_n(img0_cols_c_empty_n),
        .img0_cols_c_full_n(img0_cols_c_full_n),
        .modefilter_3_1_16_720_1280_1_2_2_U0_p_src_rows_read(modefilter_3_1_16_720_1280_1_2_2_U0_p_src_rows_read));
  system_ModeFilter_0_0_ModeFilter_fifo_w24_d2_S img0_data_U
       (.D(AXIvideo2xfMat_24_16_720_1280_1_2_U0_img0_data_din),
        .E(\grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137/ap_block_pp0_stage0_subdone ),
        .Q(\SRL_SIG_reg[0]_1 ),
        .\SRL_SIG_reg[1][23] (\SRL_SIG_reg[1]_0 ),
        .addr(addr),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137/ap_enable_reg_pp0_iter1 ),
        .ap_rst(ap_rst),
        .d1(img0_data_dout),
        .img0_data_empty_n(img0_data_empty_n),
        .img0_data_full_n(img0_data_full_n),
        .\mOutPtr_reg[0]_0 (mOutPtr),
        .\mOutPtr_reg[0]_1 (modefilter_3_1_16_720_1280_1_2_2_U0_n_10),
        .pop(pop),
        .we(we));
  system_ModeFilter_0_0_ModeFilter_fifo_w10_d2_S img0_rows_c_U
       (.AXIvideo2xfMat_24_16_720_1280_1_2_U0_img0_rows_c_write(AXIvideo2xfMat_24_16_720_1280_1_2_U0_img0_rows_c_write),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .img0_rows_c_empty_n(img0_rows_c_empty_n),
        .img0_rows_c_full_n(img0_rows_c_full_n),
        .modefilter_3_1_16_720_1280_1_2_2_U0_p_src_rows_read(modefilter_3_1_16_720_1280_1_2_2_U0_p_src_rows_read));
  system_ModeFilter_0_0_ModeFilter_fifo_w24_d2_S_0 img1_data_U
       (.D(img1_data_dout),
        .Q(modefilter_3_1_16_720_1280_1_2_2_U0_img1_data_din),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .full_n_reg_0(xfMat2AXIvideo_24_16_720_1280_1_2_U0_n_10),
        .img1_data_empty_n(img1_data_empty_n),
        .img1_data_full_n(img1_data_full_n),
        .we(we_2));
  system_ModeFilter_0_0_ModeFilter_modefilter_3_1_16_720_1280_1_2_2_s modefilter_3_1_16_720_1280_1_2_2_U0
       (.E(\grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137/ap_block_pp0_stage0_subdone ),
        .\OutputValues_reg_736_reg[23] (modefilter_3_1_16_720_1280_1_2_2_U0_img1_data_din),
        .Q(\SRL_SIG_reg[0]_1 ),
        .addr(addr),
        .\ap_CS_fsm_reg[1]_0 (modefilter_3_1_16_720_1280_1_2_2_U0_n_10),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137/ap_enable_reg_pp0_iter1 ),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .d1(img0_data_dout),
        .img0_cols_c_empty_n(img0_cols_c_empty_n),
        .img0_data_empty_n(img0_data_empty_n),
        .img0_rows_c_empty_n(img0_rows_c_empty_n),
        .img1_data_full_n(img1_data_full_n),
        .\mOutPtr_reg[0] (mOutPtr),
        .modefilter_3_1_16_720_1280_1_2_2_U0_ap_ready(modefilter_3_1_16_720_1280_1_2_2_U0_ap_ready),
        .modefilter_3_1_16_720_1280_1_2_2_U0_p_src_rows_read(modefilter_3_1_16_720_1280_1_2_2_U0_p_src_rows_read),
        .pop(pop),
        .ram_reg_1(\SRL_SIG_reg[1]_0 ),
        .start_for_modefilter_3_1_16_720_1280_1_2_2_U0_empty_n(start_for_modefilter_3_1_16_720_1280_1_2_2_U0_empty_n),
        .start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_full_n(start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_full_n),
        .start_once_reg(start_once_reg_3),
        .we(we_2),
        .we_0(we));
  system_ModeFilter_0_0_ModeFilter_start_for_modefilter_3_1_16_720_1280_1_2_2_U0 start_for_modefilter_3_1_16_720_1280_1_2_2_U0_U
       (.ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .modefilter_3_1_16_720_1280_1_2_2_U0_ap_ready(modefilter_3_1_16_720_1280_1_2_2_U0_ap_ready),
        .start_for_modefilter_3_1_16_720_1280_1_2_2_U0_empty_n(start_for_modefilter_3_1_16_720_1280_1_2_2_U0_empty_n),
        .start_for_modefilter_3_1_16_720_1280_1_2_2_U0_full_n(start_for_modefilter_3_1_16_720_1280_1_2_2_U0_full_n),
        .start_once_reg(start_once_reg));
  system_ModeFilter_0_0_ModeFilter_start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0 start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .empty_n_reg_0(xfMat2AXIvideo_24_16_720_1280_1_2_U0_n_6),
        .mOutPtr0(mOutPtr0),
        .pop(pop_4),
        .start_for_modefilter_3_1_16_720_1280_1_2_2_U0_empty_n(start_for_modefilter_3_1_16_720_1280_1_2_2_U0_empty_n),
        .start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_empty_n(start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_empty_n),
        .start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_full_n(start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_full_n),
        .start_once_reg(start_once_reg_3));
  system_ModeFilter_0_0_ModeFilter_xfMat2AXIvideo_24_16_720_1280_1_2_s xfMat2AXIvideo_24_16_720_1280_1_2_U0
       (.\B_V_data_1_state_reg[0] (stream_out_TVALID),
        .D(img1_data_dout),
        .Q(ap_CS_fsm_state4),
        .\ap_CS_fsm_reg[2]_0 (xfMat2AXIvideo_24_16_720_1280_1_2_U0_n_10),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .img1_data_empty_n(img1_data_empty_n),
        .mOutPtr0(mOutPtr0),
        .pop(pop_4),
        .start_for_modefilter_3_1_16_720_1280_1_2_2_U0_empty_n(start_for_modefilter_3_1_16_720_1280_1_2_2_U0_empty_n),
        .start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_empty_n(start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_empty_n),
        .start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_full_n(start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_full_n),
        .start_once_reg(start_once_reg_3),
        .stream_out_TDATA(stream_out_TDATA),
        .stream_out_TLAST(stream_out_TLAST),
        .stream_out_TREADY(stream_out_TREADY),
        .stream_out_TREADY_0(xfMat2AXIvideo_24_16_720_1280_1_2_U0_n_6),
        .stream_out_TUSER(stream_out_TUSER));
endmodule

module system_ModeFilter_0_0_ModeFilter_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat
   (grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out,
    we,
    ack_out,
    ap_condition_220__0,
    D,
    \ap_CS_fsm_reg[8] ,
    grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg,
    img0_data_din,
    \axi_last_3_fu_80_reg[0]_0 ,
    ap_clk,
    ap_rst,
    \ap_CS_fsm_reg[6] ,
    stream_in_TVALID_int_regslice,
    img0_data_full_n,
    Q,
    ap_rst_n,
    \B_V_data_1_state_reg[1] ,
    \B_V_data_1_state_reg[1]_0 ,
    E,
    start_reg_124,
    \axi_data_2_fu_84_reg[23] ,
    ap_loop_init_int,
    \axi_data_fu_84_reg[23]_0 );
  output grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out;
  output we;
  output ack_out;
  output ap_condition_220__0;
  output [1:0]D;
  output \ap_CS_fsm_reg[8] ;
  output grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg;
  output [23:0]img0_data_din;
  input \axi_last_3_fu_80_reg[0]_0 ;
  input ap_clk;
  input ap_rst;
  input \ap_CS_fsm_reg[6] ;
  input stream_in_TVALID_int_regslice;
  input img0_data_full_n;
  input [1:0]Q;
  input ap_rst_n;
  input \B_V_data_1_state_reg[1] ;
  input \B_V_data_1_state_reg[1]_0 ;
  input [0:0]E;
  input start_reg_124;
  input \axi_data_2_fu_84_reg[23] ;
  input ap_loop_init_int;
  input [23:0]\axi_data_fu_84_reg[23]_0 ;

  wire \B_V_data_1_state[1]_i_5_n_5 ;
  wire \B_V_data_1_state_reg[1] ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire \SRL_SIG[0][23]_i_3_n_5 ;
  wire ack_out;
  wire \ap_CS_fsm_reg[6] ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire ap_condition_220__0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init_int;
  wire ap_rst;
  wire ap_rst_n;
  wire \axi_data_2_fu_84_reg[23] ;
  wire [23:0]\axi_data_fu_84_reg[23]_0 ;
  wire axi_last_3_fu_804_out;
  wire \axi_last_3_fu_80_reg[0]_0 ;
  wire \axi_last_3_fu_80_reg_n_5_[0] ;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg;
  wire grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out;
  wire \icmp_ln133_reg_259_reg_n_5_[0] ;
  wire [23:0]img0_data_din;
  wire img0_data_full_n;
  wire [10:0]j_4_fu_191_p2;
  wire j_fu_76;
  wire \j_fu_76_reg_n_5_[0] ;
  wire \j_fu_76_reg_n_5_[10] ;
  wire \j_fu_76_reg_n_5_[1] ;
  wire \j_fu_76_reg_n_5_[2] ;
  wire \j_fu_76_reg_n_5_[3] ;
  wire \j_fu_76_reg_n_5_[4] ;
  wire \j_fu_76_reg_n_5_[5] ;
  wire \j_fu_76_reg_n_5_[6] ;
  wire \j_fu_76_reg_n_5_[7] ;
  wire \j_fu_76_reg_n_5_[8] ;
  wire \j_fu_76_reg_n_5_[9] ;
  wire start_reg_124;
  wire stream_in_TVALID_int_regslice;
  wire we;

  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \B_V_data_1_state[1]_i_5 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln133_reg_259_reg_n_5_[0] ),
        .I2(img0_data_full_n),
        .O(\B_V_data_1_state[1]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \SRL_SIG[0][23]_i_3 
       (.I0(\icmp_ln133_reg_259_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .O(\SRL_SIG[0][23]_i_3_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_7),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \axi_data_2_fu_84[23]_i_6 
       (.I0(Q[1]),
        .I1(grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out),
        .I2(\axi_data_2_fu_84_reg[23] ),
        .I3(ap_loop_init_int),
        .O(\ap_CS_fsm_reg[8] ));
  FDRE \axi_data_fu_84_reg[0] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_804_out),
        .D(\axi_data_fu_84_reg[23]_0 [0]),
        .Q(img0_data_din[0]),
        .R(1'b0));
  FDRE \axi_data_fu_84_reg[10] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_804_out),
        .D(\axi_data_fu_84_reg[23]_0 [10]),
        .Q(img0_data_din[10]),
        .R(1'b0));
  FDRE \axi_data_fu_84_reg[11] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_804_out),
        .D(\axi_data_fu_84_reg[23]_0 [11]),
        .Q(img0_data_din[11]),
        .R(1'b0));
  FDRE \axi_data_fu_84_reg[12] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_804_out),
        .D(\axi_data_fu_84_reg[23]_0 [12]),
        .Q(img0_data_din[12]),
        .R(1'b0));
  FDRE \axi_data_fu_84_reg[13] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_804_out),
        .D(\axi_data_fu_84_reg[23]_0 [13]),
        .Q(img0_data_din[13]),
        .R(1'b0));
  FDRE \axi_data_fu_84_reg[14] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_804_out),
        .D(\axi_data_fu_84_reg[23]_0 [14]),
        .Q(img0_data_din[14]),
        .R(1'b0));
  FDRE \axi_data_fu_84_reg[15] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_804_out),
        .D(\axi_data_fu_84_reg[23]_0 [15]),
        .Q(img0_data_din[15]),
        .R(1'b0));
  FDRE \axi_data_fu_84_reg[16] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_804_out),
        .D(\axi_data_fu_84_reg[23]_0 [16]),
        .Q(img0_data_din[16]),
        .R(1'b0));
  FDRE \axi_data_fu_84_reg[17] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_804_out),
        .D(\axi_data_fu_84_reg[23]_0 [17]),
        .Q(img0_data_din[17]),
        .R(1'b0));
  FDRE \axi_data_fu_84_reg[18] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_804_out),
        .D(\axi_data_fu_84_reg[23]_0 [18]),
        .Q(img0_data_din[18]),
        .R(1'b0));
  FDRE \axi_data_fu_84_reg[19] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_804_out),
        .D(\axi_data_fu_84_reg[23]_0 [19]),
        .Q(img0_data_din[19]),
        .R(1'b0));
  FDRE \axi_data_fu_84_reg[1] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_804_out),
        .D(\axi_data_fu_84_reg[23]_0 [1]),
        .Q(img0_data_din[1]),
        .R(1'b0));
  FDRE \axi_data_fu_84_reg[20] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_804_out),
        .D(\axi_data_fu_84_reg[23]_0 [20]),
        .Q(img0_data_din[20]),
        .R(1'b0));
  FDRE \axi_data_fu_84_reg[21] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_804_out),
        .D(\axi_data_fu_84_reg[23]_0 [21]),
        .Q(img0_data_din[21]),
        .R(1'b0));
  FDRE \axi_data_fu_84_reg[22] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_804_out),
        .D(\axi_data_fu_84_reg[23]_0 [22]),
        .Q(img0_data_din[22]),
        .R(1'b0));
  FDRE \axi_data_fu_84_reg[23] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_804_out),
        .D(\axi_data_fu_84_reg[23]_0 [23]),
        .Q(img0_data_din[23]),
        .R(1'b0));
  FDRE \axi_data_fu_84_reg[2] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_804_out),
        .D(\axi_data_fu_84_reg[23]_0 [2]),
        .Q(img0_data_din[2]),
        .R(1'b0));
  FDRE \axi_data_fu_84_reg[3] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_804_out),
        .D(\axi_data_fu_84_reg[23]_0 [3]),
        .Q(img0_data_din[3]),
        .R(1'b0));
  FDRE \axi_data_fu_84_reg[4] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_804_out),
        .D(\axi_data_fu_84_reg[23]_0 [4]),
        .Q(img0_data_din[4]),
        .R(1'b0));
  FDRE \axi_data_fu_84_reg[5] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_804_out),
        .D(\axi_data_fu_84_reg[23]_0 [5]),
        .Q(img0_data_din[5]),
        .R(1'b0));
  FDRE \axi_data_fu_84_reg[6] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_804_out),
        .D(\axi_data_fu_84_reg[23]_0 [6]),
        .Q(img0_data_din[6]),
        .R(1'b0));
  FDRE \axi_data_fu_84_reg[7] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_804_out),
        .D(\axi_data_fu_84_reg[23]_0 [7]),
        .Q(img0_data_din[7]),
        .R(1'b0));
  FDRE \axi_data_fu_84_reg[8] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_804_out),
        .D(\axi_data_fu_84_reg[23]_0 [8]),
        .Q(img0_data_din[8]),
        .R(1'b0));
  FDRE \axi_data_fu_84_reg[9] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_804_out),
        .D(\axi_data_fu_84_reg[23]_0 [9]),
        .Q(img0_data_din[9]),
        .R(1'b0));
  FDRE \axi_last_3_fu_80_reg[0] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_804_out),
        .D(\axi_last_3_fu_80_reg[0]_0 ),
        .Q(\axi_last_3_fu_80_reg_n_5_[0] ),
        .R(1'b0));
  system_ModeFilter_0_0_ModeFilter_flow_control_loop_pipe_sequential_init_14 flow_control_loop_pipe_sequential_init_U
       (.\B_V_data_1_state_reg[1] (\B_V_data_1_state_reg[1] ),
        .\B_V_data_1_state_reg[1]_0 (\B_V_data_1_state[1]_i_5_n_5 ),
        .\B_V_data_1_state_reg[1]_1 (\B_V_data_1_state_reg[1]_0 ),
        .D(j_4_fu_191_p2),
        .E(axi_last_3_fu_804_out),
        .Q(Q[0]),
        .SR(flow_control_loop_pipe_sequential_init_U_n_20),
        .\SRL_SIG_reg[1][0] (\SRL_SIG[0][23]_i_3_n_5 ),
        .ack_out(ack_out),
        .\ap_CS_fsm_reg[5] (D),
        .\ap_CS_fsm_reg[5]_0 (E),
        .\ap_CS_fsm_reg[6] (\ap_CS_fsm_reg[6] ),
        .ap_clk(ap_clk),
        .ap_condition_220__0(ap_condition_220__0),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_7),
        .grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg(j_fu_76),
        .grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg_0(grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg),
        .\icmp_ln133_reg_259_reg[0] (flow_control_loop_pipe_sequential_init_U_n_27),
        .img0_data_full_n(img0_data_full_n),
        .\j_fu_76_reg[10] ({\j_fu_76_reg_n_5_[10] ,\j_fu_76_reg_n_5_[9] ,\j_fu_76_reg_n_5_[8] ,\j_fu_76_reg_n_5_[7] ,\j_fu_76_reg_n_5_[6] ,\j_fu_76_reg_n_5_[5] ,\j_fu_76_reg_n_5_[4] ,\j_fu_76_reg_n_5_[3] ,\j_fu_76_reg_n_5_[2] ,\j_fu_76_reg_n_5_[1] ,\j_fu_76_reg_n_5_[0] }),
        .\last_reg_145_reg[0] (flow_control_loop_pipe_sequential_init_U_n_6),
        .\last_reg_145_reg[0]_0 (grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out),
        .\last_reg_145_reg[0]_1 (\icmp_ln133_reg_259_reg_n_5_[0] ),
        .\last_reg_145_reg[0]_2 (\axi_last_3_fu_80_reg_n_5_[0] ),
        .start_reg_124(start_reg_124),
        .stream_in_TVALID_int_regslice(stream_in_TVALID_int_regslice),
        .we(we));
  FDRE \icmp_ln133_reg_259_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_27),
        .Q(\icmp_ln133_reg_259_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \j_fu_76_reg[0] 
       (.C(ap_clk),
        .CE(j_fu_76),
        .D(j_4_fu_191_p2[0]),
        .Q(\j_fu_76_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_20));
  FDRE \j_fu_76_reg[10] 
       (.C(ap_clk),
        .CE(j_fu_76),
        .D(j_4_fu_191_p2[10]),
        .Q(\j_fu_76_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_20));
  FDRE \j_fu_76_reg[1] 
       (.C(ap_clk),
        .CE(j_fu_76),
        .D(j_4_fu_191_p2[1]),
        .Q(\j_fu_76_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_20));
  FDRE \j_fu_76_reg[2] 
       (.C(ap_clk),
        .CE(j_fu_76),
        .D(j_4_fu_191_p2[2]),
        .Q(\j_fu_76_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_20));
  FDRE \j_fu_76_reg[3] 
       (.C(ap_clk),
        .CE(j_fu_76),
        .D(j_4_fu_191_p2[3]),
        .Q(\j_fu_76_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_20));
  FDRE \j_fu_76_reg[4] 
       (.C(ap_clk),
        .CE(j_fu_76),
        .D(j_4_fu_191_p2[4]),
        .Q(\j_fu_76_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_20));
  FDRE \j_fu_76_reg[5] 
       (.C(ap_clk),
        .CE(j_fu_76),
        .D(j_4_fu_191_p2[5]),
        .Q(\j_fu_76_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_20));
  FDRE \j_fu_76_reg[6] 
       (.C(ap_clk),
        .CE(j_fu_76),
        .D(j_4_fu_191_p2[6]),
        .Q(\j_fu_76_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_20));
  FDRE \j_fu_76_reg[7] 
       (.C(ap_clk),
        .CE(j_fu_76),
        .D(j_4_fu_191_p2[7]),
        .Q(\j_fu_76_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_20));
  FDRE \j_fu_76_reg[8] 
       (.C(ap_clk),
        .CE(j_fu_76),
        .D(j_4_fu_191_p2[8]),
        .Q(\j_fu_76_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_20));
  FDRE \j_fu_76_reg[9] 
       (.C(ap_clk),
        .CE(j_fu_76),
        .D(j_4_fu_191_p2[9]),
        .Q(\j_fu_76_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_20));
  FDRE \last_reg_145_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_6),
        .Q(grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out),
        .R(1'b0));
endmodule

module system_ModeFilter_0_0_ModeFilter_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_last_hunt
   (ap_loop_init_int,
    last_reg_116,
    axi_data_2_fu_841,
    ap_done_reg3,
    grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out,
    D,
    \ap_CS_fsm_reg[7] ,
    \ap_CS_fsm_reg[8] ,
    ap_rst,
    ap_clk,
    \axi_last_reg_105_reg[0]_0 ,
    Q,
    grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out,
    \axi_last_4_loc_fu_92_reg[0] ,
    stream_in_TVALID_int_regslice,
    ap_rst_n,
    axi_last_4_loc_fu_92);
  output ap_loop_init_int;
  output last_reg_116;
  output axi_data_2_fu_841;
  output ap_done_reg3;
  output grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out;
  output [1:0]D;
  output \ap_CS_fsm_reg[7] ;
  output \ap_CS_fsm_reg[8] ;
  input ap_rst;
  input ap_clk;
  input \axi_last_reg_105_reg[0]_0 ;
  input [1:0]Q;
  input grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out;
  input \axi_last_4_loc_fu_92_reg[0] ;
  input stream_in_TVALID_int_regslice;
  input ap_rst_n;
  input axi_last_4_loc_fu_92;

  wire [1:0]D;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[7] ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire ap_done_reg3;
  wire ap_loop_init_int;
  wire ap_rst;
  wire ap_rst_n;
  wire axi_data_2_fu_841;
  wire axi_last_4_loc_fu_92;
  wire \axi_last_4_loc_fu_92_reg[0] ;
  wire \axi_last_reg_105_reg[0]_0 ;
  wire grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out;
  wire grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out;
  wire last_reg_116;
  wire stream_in_TVALID_int_regslice;

  FDRE \axi_last_reg_105_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\axi_last_reg_105_reg[0]_0 ),
        .Q(last_reg_116),
        .R(1'b0));
  system_ModeFilter_0_0_ModeFilter_flow_control_loop_pipe_sequential_init_13 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8] ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(last_reg_116),
        .ap_done_reg3(ap_done_reg3),
        .ap_loop_init_int_reg_0(ap_loop_init_int),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .axi_data_2_fu_841(axi_data_2_fu_841),
        .axi_last_4_loc_fu_92(axi_last_4_loc_fu_92),
        .\axi_last_4_loc_fu_92_reg[0] (\axi_last_4_loc_fu_92_reg[0] ),
        .\axi_last_reg_105_reg[0] (grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out),
        .grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out(grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out),
        .stream_in_TVALID_int_regslice(stream_in_TVALID_int_regslice));
endmodule

module system_ModeFilter_0_0_ModeFilter_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_start_hunt
   (start_reg_85,
    E,
    D,
    \B_V_data_1_state_reg[0] ,
    ap_done_reg3,
    p_2_in,
    \start_reg_85_reg[0]_0 ,
    \axi_last_4_loc_fu_92_reg[0] ,
    \ap_CS_fsm_reg[1] ,
    ap_rst,
    ap_clk,
    \start_reg_85_reg[0]_1 ,
    \ap_CS_fsm_reg[3] ,
    stream_in_TVALID_int_regslice,
    Q,
    axi_data_2_fu_841,
    \axi_data_2_fu_84_reg[23] ,
    \axi_data_2_fu_84_reg[23]_0 ,
    img0_data_din,
    \axi_data_2_fu_84_reg[23]_1 ,
    grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out,
    B_V_data_1_sel,
    \B_V_data_1_state[1]_i_3 ,
    ap_rst_n,
    axi_last_4_loc_fu_92,
    axi_last_2,
    stream_in_TLAST_int_regslice);
  output start_reg_85;
  output [0:0]E;
  output [23:0]D;
  output \B_V_data_1_state_reg[0] ;
  output ap_done_reg3;
  output p_2_in;
  output [1:0]\start_reg_85_reg[0]_0 ;
  output \axi_last_4_loc_fu_92_reg[0] ;
  output \ap_CS_fsm_reg[1] ;
  input ap_rst;
  input ap_clk;
  input \start_reg_85_reg[0]_1 ;
  input \ap_CS_fsm_reg[3] ;
  input stream_in_TVALID_int_regslice;
  input [5:0]Q;
  input axi_data_2_fu_841;
  input [23:0]\axi_data_2_fu_84_reg[23] ;
  input [23:0]\axi_data_2_fu_84_reg[23]_0 ;
  input [23:0]img0_data_din;
  input \axi_data_2_fu_84_reg[23]_1 ;
  input grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out;
  input B_V_data_1_sel;
  input \B_V_data_1_state[1]_i_3 ;
  input ap_rst_n;
  input axi_last_4_loc_fu_92;
  input axi_last_2;
  input stream_in_TLAST_int_regslice;

  wire B_V_data_1_sel;
  wire \B_V_data_1_state[1]_i_3 ;
  wire \B_V_data_1_state_reg[0] ;
  wire [23:0]D;
  wire [0:0]E;
  wire [5:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_done_reg3;
  wire ap_rst;
  wire ap_rst_n;
  wire axi_data_2_fu_841;
  wire [23:0]\axi_data_2_fu_84_reg[23] ;
  wire [23:0]\axi_data_2_fu_84_reg[23]_0 ;
  wire \axi_data_2_fu_84_reg[23]_1 ;
  wire axi_last_2;
  wire axi_last_4_loc_fu_92;
  wire \axi_last_4_loc_fu_92_reg[0] ;
  wire axi_last_out;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out;
  wire [23:0]img0_data_din;
  wire p_2_in;
  wire start_reg_85;
  wire [1:0]\start_reg_85_reg[0]_0 ;
  wire \start_reg_85_reg[0]_1 ;
  wire stream_in_TLAST_int_regslice;
  wire stream_in_TVALID_int_regslice;

  LUT5 #(
    .INIT(32'hACAFACA0)) 
    \axi_last_2_reg_138[0]_i_1 
       (.I0(axi_last_4_loc_fu_92),
        .I1(axi_last_out),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(axi_last_2),
        .O(\axi_last_4_loc_fu_92_reg[0] ));
  FDRE \axi_last_fu_56_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_35),
        .Q(axi_last_out),
        .R(1'b0));
  system_ModeFilter_0_0_ModeFilter_flow_control_loop_pipe_sequential_init_12 flow_control_loop_pipe_sequential_init_U
       (.B_V_data_1_sel(B_V_data_1_sel),
        .\B_V_data_1_state[1]_i_3 (\B_V_data_1_state[1]_i_3 ),
        .\B_V_data_1_state_reg[0] (\B_V_data_1_state_reg[0] ),
        .\B_V_data_1_state_reg[0]_0 (flow_control_loop_pipe_sequential_init_U_n_35),
        .D(D),
        .E(E),
        .Q({Q[4:3],Q[1:0]}),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[3] (start_reg_85),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm_reg[3] ),
        .ap_clk(ap_clk),
        .ap_done_reg3(ap_done_reg3),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .axi_data_2_fu_841(axi_data_2_fu_841),
        .\axi_data_2_fu_84_reg[23] (\axi_data_2_fu_84_reg[23] ),
        .\axi_data_2_fu_84_reg[23]_0 (\axi_data_2_fu_84_reg[23]_0 ),
        .\axi_data_2_fu_84_reg[23]_1 (\axi_data_2_fu_84_reg[23]_1 ),
        .axi_last_out(axi_last_out),
        .grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out(grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out),
        .img0_data_din(img0_data_din),
        .p_2_in(p_2_in),
        .\start_reg_85_reg[0] (\start_reg_85_reg[0]_0 ),
        .stream_in_TLAST_int_regslice(stream_in_TLAST_int_regslice),
        .stream_in_TVALID_int_regslice(stream_in_TVALID_int_regslice));
  FDRE \start_reg_85_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\start_reg_85_reg[0]_1 ),
        .Q(start_reg_85),
        .R(1'b0));
endmodule

module system_ModeFilter_0_0_ModeFilter_AXIvideo2xfMat_24_16_720_1280_1_2_s
   (we,
    img0_data_din,
    stream_in_TREADY,
    AXIvideo2xfMat_24_16_720_1280_1_2_U0_img0_rows_c_write,
    start_once_reg,
    img0_data_full_n,
    ap_clk,
    stream_in_TDATA,
    ap_rst,
    ap_rst_n,
    stream_in_TVALID,
    img0_cols_c_full_n,
    img0_rows_c_full_n,
    start_for_modefilter_3_1_16_720_1280_1_2_2_U0_full_n,
    stream_in_TUSER,
    stream_in_TLAST);
  output we;
  output [23:0]img0_data_din;
  output stream_in_TREADY;
  output AXIvideo2xfMat_24_16_720_1280_1_2_U0_img0_rows_c_write;
  output start_once_reg;
  input img0_data_full_n;
  input ap_clk;
  input [23:0]stream_in_TDATA;
  input ap_rst;
  input ap_rst_n;
  input stream_in_TVALID;
  input img0_cols_c_full_n;
  input img0_rows_c_full_n;
  input start_for_modefilter_3_1_16_720_1280_1_2_2_U0_full_n;
  input [0:0]stream_in_TUSER;
  input [0:0]stream_in_TLAST;

  wire AXIvideo2xfMat_24_16_720_1280_1_2_U0_img0_rows_c_write;
  wire B_V_data_1_sel;
  wire ack_out;
  wire \ap_CS_fsm[0]_i_2_n_5 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire \ap_CS_fsm_reg_n_5_[6] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [9:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_condition_220__0;
  wire ap_done_reg3;
  wire ap_done_reg3_0;
  wire ap_rst;
  wire ap_rst_n;
  wire ap_start0;
  wire [23:0]axi_data_2;
  wire axi_data_2_fu_841;
  wire axi_last_2;
  wire axi_last_4_loc_fu_92;
  wire \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ;
  wire grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg_n_5;
  wire grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out;
  wire grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat_fu_168_n_11;
  wire grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat_fu_168_n_12;
  wire grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_last_hunt_fu_195_ap_start_reg_reg_n_5;
  wire grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out;
  wire grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_last_hunt_fu_195_n_12;
  wire grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_last_hunt_fu_195_n_13;
  wire grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_start_hunt_fu_148_ap_start_reg_reg_n_5;
  wire grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_start_hunt_fu_148_n_31;
  wire grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_start_hunt_fu_148_n_36;
  wire grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_start_hunt_fu_148_n_37;
  wire grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_start_hunt_fu_148_n_6;
  wire [9:0]i_4_fu_235_p2;
  wire \i_fu_88[9]_i_3_n_5 ;
  wire \i_fu_88[9]_i_4_n_5 ;
  wire [9:0]i_fu_88_reg;
  wire img0_cols_c_full_n;
  wire [23:0]img0_data_din;
  wire img0_data_full_n;
  wire img0_rows_c_full_n;
  wire last_reg_116;
  wire [23:0]p_0_in;
  wire [23:0]p_1_in;
  wire p_2_in;
  wire regslice_both_stream_in_V_data_V_U_n_32;
  wire regslice_both_stream_in_V_data_V_U_n_33;
  wire regslice_both_stream_in_V_data_V_U_n_34;
  wire regslice_both_stream_in_V_data_V_U_n_35;
  wire regslice_both_stream_in_V_data_V_U_n_36;
  wire regslice_both_stream_in_V_data_V_U_n_37;
  wire regslice_both_stream_in_V_data_V_U_n_38;
  wire regslice_both_stream_in_V_data_V_U_n_39;
  wire regslice_both_stream_in_V_data_V_U_n_40;
  wire regslice_both_stream_in_V_data_V_U_n_41;
  wire regslice_both_stream_in_V_data_V_U_n_42;
  wire regslice_both_stream_in_V_data_V_U_n_43;
  wire regslice_both_stream_in_V_data_V_U_n_44;
  wire regslice_both_stream_in_V_data_V_U_n_45;
  wire regslice_both_stream_in_V_data_V_U_n_46;
  wire regslice_both_stream_in_V_data_V_U_n_47;
  wire regslice_both_stream_in_V_data_V_U_n_48;
  wire regslice_both_stream_in_V_data_V_U_n_49;
  wire regslice_both_stream_in_V_data_V_U_n_50;
  wire regslice_both_stream_in_V_data_V_U_n_51;
  wire regslice_both_stream_in_V_data_V_U_n_52;
  wire regslice_both_stream_in_V_data_V_U_n_53;
  wire regslice_both_stream_in_V_data_V_U_n_54;
  wire regslice_both_stream_in_V_data_V_U_n_55;
  wire regslice_both_stream_in_V_data_V_U_n_56;
  wire regslice_both_stream_in_V_data_V_U_n_57;
  wire regslice_both_stream_in_V_data_V_U_n_58;
  wire regslice_both_stream_in_V_data_V_U_n_59;
  wire regslice_both_stream_in_V_data_V_U_n_60;
  wire regslice_both_stream_in_V_data_V_U_n_61;
  wire regslice_both_stream_in_V_data_V_U_n_62;
  wire regslice_both_stream_in_V_data_V_U_n_63;
  wire regslice_both_stream_in_V_data_V_U_n_64;
  wire regslice_both_stream_in_V_data_V_U_n_65;
  wire regslice_both_stream_in_V_data_V_U_n_66;
  wire regslice_both_stream_in_V_data_V_U_n_67;
  wire regslice_both_stream_in_V_data_V_U_n_68;
  wire regslice_both_stream_in_V_data_V_U_n_69;
  wire regslice_both_stream_in_V_data_V_U_n_70;
  wire regslice_both_stream_in_V_data_V_U_n_71;
  wire regslice_both_stream_in_V_data_V_U_n_72;
  wire regslice_both_stream_in_V_data_V_U_n_73;
  wire regslice_both_stream_in_V_data_V_U_n_74;
  wire regslice_both_stream_in_V_data_V_U_n_75;
  wire regslice_both_stream_in_V_data_V_U_n_76;
  wire regslice_both_stream_in_V_data_V_U_n_77;
  wire regslice_both_stream_in_V_data_V_U_n_78;
  wire regslice_both_stream_in_V_data_V_U_n_79;
  wire regslice_both_stream_in_V_data_V_U_n_80;
  wire regslice_both_stream_in_V_last_V_U_n_5;
  wire regslice_both_stream_in_V_last_V_U_n_7;
  wire regslice_both_stream_in_V_user_V_U_n_5;
  wire start_for_modefilter_3_1_16_720_1280_1_2_2_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1_n_5;
  wire start_reg_124;
  wire \start_reg_124[0]_i_1_n_5 ;
  wire start_reg_85;
  wire [23:0]stream_in_TDATA;
  wire [0:0]stream_in_TLAST;
  wire stream_in_TLAST_int_regslice;
  wire stream_in_TREADY;
  wire [0:0]stream_in_TUSER;
  wire stream_in_TVALID;
  wire stream_in_TVALID_int_regslice;
  wire we;

  LUT6 #(
    .INIT(64'h2A2A2AAAFFFFFFFF)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(img0_cols_c_full_n),
        .I2(img0_rows_c_full_n),
        .I3(start_once_reg),
        .I4(start_for_modefilter_3_1_16_720_1280_1_2_2_U0_full_n),
        .I5(\ap_CS_fsm[0]_i_2_n_5 ),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(ap_CS_fsm_state5),
        .I1(i_fu_88_reg[1]),
        .I2(i_fu_88_reg[0]),
        .I3(i_fu_88_reg[3]),
        .I4(i_fu_88_reg[2]),
        .I5(\i_fu_88[9]_i_3_n_5 ),
        .O(\ap_CS_fsm[0]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hA8000000)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(start_for_modefilter_3_1_16_720_1280_1_2_2_U0_full_n),
        .I2(start_once_reg),
        .I3(img0_rows_c_full_n),
        .I4(img0_cols_c_full_n),
        .O(AXIvideo2xfMat_24_16_720_1280_1_2_U0_img0_rows_c_write));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(ap_CS_fsm_state10),
        .O(ap_NS_fsm[4]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXIvideo2xfMat_24_16_720_1280_1_2_U0_img0_rows_c_write),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(\ap_CS_fsm_reg_n_5_[6] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[6] ),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst));
  FDRE \axi_data_2_fu_84_reg[0] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_start_hunt_fu_148_n_6),
        .D(p_1_in[0]),
        .Q(axi_data_2[0]),
        .R(1'b0));
  FDRE \axi_data_2_fu_84_reg[10] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_start_hunt_fu_148_n_6),
        .D(p_1_in[10]),
        .Q(axi_data_2[10]),
        .R(1'b0));
  FDRE \axi_data_2_fu_84_reg[11] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_start_hunt_fu_148_n_6),
        .D(p_1_in[11]),
        .Q(axi_data_2[11]),
        .R(1'b0));
  FDRE \axi_data_2_fu_84_reg[12] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_start_hunt_fu_148_n_6),
        .D(p_1_in[12]),
        .Q(axi_data_2[12]),
        .R(1'b0));
  FDRE \axi_data_2_fu_84_reg[13] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_start_hunt_fu_148_n_6),
        .D(p_1_in[13]),
        .Q(axi_data_2[13]),
        .R(1'b0));
  FDRE \axi_data_2_fu_84_reg[14] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_start_hunt_fu_148_n_6),
        .D(p_1_in[14]),
        .Q(axi_data_2[14]),
        .R(1'b0));
  FDRE \axi_data_2_fu_84_reg[15] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_start_hunt_fu_148_n_6),
        .D(p_1_in[15]),
        .Q(axi_data_2[15]),
        .R(1'b0));
  FDRE \axi_data_2_fu_84_reg[16] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_start_hunt_fu_148_n_6),
        .D(p_1_in[16]),
        .Q(axi_data_2[16]),
        .R(1'b0));
  FDRE \axi_data_2_fu_84_reg[17] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_start_hunt_fu_148_n_6),
        .D(p_1_in[17]),
        .Q(axi_data_2[17]),
        .R(1'b0));
  FDRE \axi_data_2_fu_84_reg[18] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_start_hunt_fu_148_n_6),
        .D(p_1_in[18]),
        .Q(axi_data_2[18]),
        .R(1'b0));
  FDRE \axi_data_2_fu_84_reg[19] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_start_hunt_fu_148_n_6),
        .D(p_1_in[19]),
        .Q(axi_data_2[19]),
        .R(1'b0));
  FDRE \axi_data_2_fu_84_reg[1] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_start_hunt_fu_148_n_6),
        .D(p_1_in[1]),
        .Q(axi_data_2[1]),
        .R(1'b0));
  FDRE \axi_data_2_fu_84_reg[20] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_start_hunt_fu_148_n_6),
        .D(p_1_in[20]),
        .Q(axi_data_2[20]),
        .R(1'b0));
  FDRE \axi_data_2_fu_84_reg[21] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_start_hunt_fu_148_n_6),
        .D(p_1_in[21]),
        .Q(axi_data_2[21]),
        .R(1'b0));
  FDRE \axi_data_2_fu_84_reg[22] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_start_hunt_fu_148_n_6),
        .D(p_1_in[22]),
        .Q(axi_data_2[22]),
        .R(1'b0));
  FDRE \axi_data_2_fu_84_reg[23] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_start_hunt_fu_148_n_6),
        .D(p_1_in[23]),
        .Q(axi_data_2[23]),
        .R(1'b0));
  FDRE \axi_data_2_fu_84_reg[2] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_start_hunt_fu_148_n_6),
        .D(p_1_in[2]),
        .Q(axi_data_2[2]),
        .R(1'b0));
  FDRE \axi_data_2_fu_84_reg[3] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_start_hunt_fu_148_n_6),
        .D(p_1_in[3]),
        .Q(axi_data_2[3]),
        .R(1'b0));
  FDRE \axi_data_2_fu_84_reg[4] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_start_hunt_fu_148_n_6),
        .D(p_1_in[4]),
        .Q(axi_data_2[4]),
        .R(1'b0));
  FDRE \axi_data_2_fu_84_reg[5] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_start_hunt_fu_148_n_6),
        .D(p_1_in[5]),
        .Q(axi_data_2[5]),
        .R(1'b0));
  FDRE \axi_data_2_fu_84_reg[6] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_start_hunt_fu_148_n_6),
        .D(p_1_in[6]),
        .Q(axi_data_2[6]),
        .R(1'b0));
  FDRE \axi_data_2_fu_84_reg[7] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_start_hunt_fu_148_n_6),
        .D(p_1_in[7]),
        .Q(axi_data_2[7]),
        .R(1'b0));
  FDRE \axi_data_2_fu_84_reg[8] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_start_hunt_fu_148_n_6),
        .D(p_1_in[8]),
        .Q(axi_data_2[8]),
        .R(1'b0));
  FDRE \axi_data_2_fu_84_reg[9] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_start_hunt_fu_148_n_6),
        .D(p_1_in[9]),
        .Q(axi_data_2[9]),
        .R(1'b0));
  FDRE \axi_last_2_reg_138_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_start_hunt_fu_148_n_36),
        .Q(axi_last_2),
        .R(1'b0));
  FDRE \axi_last_4_loc_fu_92_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_last_hunt_fu_195_n_13),
        .Q(axi_last_4_loc_fu_92),
        .R(1'b0));
  system_ModeFilter_0_0_ModeFilter_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat_fu_168
       (.\B_V_data_1_state_reg[1] (grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_start_hunt_fu_148_n_31),
        .\B_V_data_1_state_reg[1]_0 (regslice_both_stream_in_V_data_V_U_n_80),
        .D(ap_NS_fsm[6:5]),
        .E(ap_start0),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state6}),
        .ack_out(ack_out),
        .\ap_CS_fsm_reg[6] (grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg_n_5),
        .\ap_CS_fsm_reg[8] (grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat_fu_168_n_11),
        .ap_clk(ap_clk),
        .ap_condition_220__0(ap_condition_220__0),
        .ap_loop_init_int(\flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .\axi_data_2_fu_84_reg[23] (grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_last_hunt_fu_195_ap_start_reg_reg_n_5),
        .\axi_data_fu_84_reg[23]_0 (p_0_in),
        .\axi_last_3_fu_80_reg[0]_0 (regslice_both_stream_in_V_last_V_U_n_5),
        .grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg(grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat_fu_168_n_12),
        .grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out(grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out),
        .img0_data_din(img0_data_din),
        .img0_data_full_n(img0_data_full_n),
        .start_reg_124(start_reg_124),
        .stream_in_TVALID_int_regslice(stream_in_TVALID_int_regslice),
        .we(we));
  FDRE #(
    .INIT(1'b0)) 
    grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat_fu_168_n_12),
        .Q(grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg_n_5),
        .R(ap_rst));
  system_ModeFilter_0_0_ModeFilter_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_last_hunt grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_last_hunt_fu_195
       (.D(ap_NS_fsm[9:8]),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state8}),
        .\ap_CS_fsm_reg[7] (grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_last_hunt_fu_195_n_12),
        .\ap_CS_fsm_reg[8] (grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_last_hunt_fu_195_n_13),
        .ap_clk(ap_clk),
        .ap_done_reg3(ap_done_reg3),
        .ap_loop_init_int(\flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .axi_data_2_fu_841(axi_data_2_fu_841),
        .axi_last_4_loc_fu_92(axi_last_4_loc_fu_92),
        .\axi_last_4_loc_fu_92_reg[0] (grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_last_hunt_fu_195_ap_start_reg_reg_n_5),
        .\axi_last_reg_105_reg[0]_0 (regslice_both_stream_in_V_last_V_U_n_7),
        .grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out(grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out),
        .grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out(grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out),
        .last_reg_116(last_reg_116),
        .stream_in_TVALID_int_regslice(stream_in_TVALID_int_regslice));
  FDRE #(
    .INIT(1'b0)) 
    grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_last_hunt_fu_195_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_last_hunt_fu_195_n_12),
        .Q(grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_last_hunt_fu_195_ap_start_reg_reg_n_5),
        .R(ap_rst));
  system_ModeFilter_0_0_ModeFilter_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_start_hunt grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_start_hunt_fu_148
       (.B_V_data_1_sel(B_V_data_1_sel),
        .\B_V_data_1_state[1]_i_3 (grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_last_hunt_fu_195_ap_start_reg_reg_n_5),
        .\B_V_data_1_state_reg[0] (grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_start_hunt_fu_148_n_31),
        .D(p_1_in),
        .E(grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_start_hunt_fu_148_n_6),
        .Q({ap_CS_fsm_state10,ap_CS_fsm_state9,ap_CS_fsm_state6,ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .\ap_CS_fsm_reg[1] (grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_start_hunt_fu_148_n_37),
        .\ap_CS_fsm_reg[3] (grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_start_hunt_fu_148_ap_start_reg_reg_n_5),
        .ap_clk(ap_clk),
        .ap_done_reg3(ap_done_reg3_0),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .axi_data_2_fu_841(axi_data_2_fu_841),
        .\axi_data_2_fu_84_reg[23] ({regslice_both_stream_in_V_data_V_U_n_32,regslice_both_stream_in_V_data_V_U_n_33,regslice_both_stream_in_V_data_V_U_n_34,regslice_both_stream_in_V_data_V_U_n_35,regslice_both_stream_in_V_data_V_U_n_36,regslice_both_stream_in_V_data_V_U_n_37,regslice_both_stream_in_V_data_V_U_n_38,regslice_both_stream_in_V_data_V_U_n_39,regslice_both_stream_in_V_data_V_U_n_40,regslice_both_stream_in_V_data_V_U_n_41,regslice_both_stream_in_V_data_V_U_n_42,regslice_both_stream_in_V_data_V_U_n_43,regslice_both_stream_in_V_data_V_U_n_44,regslice_both_stream_in_V_data_V_U_n_45,regslice_both_stream_in_V_data_V_U_n_46,regslice_both_stream_in_V_data_V_U_n_47,regslice_both_stream_in_V_data_V_U_n_48,regslice_both_stream_in_V_data_V_U_n_49,regslice_both_stream_in_V_data_V_U_n_50,regslice_both_stream_in_V_data_V_U_n_51,regslice_both_stream_in_V_data_V_U_n_52,regslice_both_stream_in_V_data_V_U_n_53,regslice_both_stream_in_V_data_V_U_n_54,regslice_both_stream_in_V_data_V_U_n_55}),
        .\axi_data_2_fu_84_reg[23]_0 ({regslice_both_stream_in_V_data_V_U_n_56,regslice_both_stream_in_V_data_V_U_n_57,regslice_both_stream_in_V_data_V_U_n_58,regslice_both_stream_in_V_data_V_U_n_59,regslice_both_stream_in_V_data_V_U_n_60,regslice_both_stream_in_V_data_V_U_n_61,regslice_both_stream_in_V_data_V_U_n_62,regslice_both_stream_in_V_data_V_U_n_63,regslice_both_stream_in_V_data_V_U_n_64,regslice_both_stream_in_V_data_V_U_n_65,regslice_both_stream_in_V_data_V_U_n_66,regslice_both_stream_in_V_data_V_U_n_67,regslice_both_stream_in_V_data_V_U_n_68,regslice_both_stream_in_V_data_V_U_n_69,regslice_both_stream_in_V_data_V_U_n_70,regslice_both_stream_in_V_data_V_U_n_71,regslice_both_stream_in_V_data_V_U_n_72,regslice_both_stream_in_V_data_V_U_n_73,regslice_both_stream_in_V_data_V_U_n_74,regslice_both_stream_in_V_data_V_U_n_75,regslice_both_stream_in_V_data_V_U_n_76,regslice_both_stream_in_V_data_V_U_n_77,regslice_both_stream_in_V_data_V_U_n_78,regslice_both_stream_in_V_data_V_U_n_79}),
        .\axi_data_2_fu_84_reg[23]_1 (grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat_fu_168_n_11),
        .axi_last_2(axi_last_2),
        .axi_last_4_loc_fu_92(axi_last_4_loc_fu_92),
        .\axi_last_4_loc_fu_92_reg[0] (grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_start_hunt_fu_148_n_36),
        .grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out(grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out),
        .img0_data_din(img0_data_din),
        .p_2_in(p_2_in),
        .start_reg_85(start_reg_85),
        .\start_reg_85_reg[0]_0 (ap_NS_fsm[3:2]),
        .\start_reg_85_reg[0]_1 (regslice_both_stream_in_V_user_V_U_n_5),
        .stream_in_TLAST_int_regslice(stream_in_TLAST_int_regslice),
        .stream_in_TVALID_int_regslice(stream_in_TVALID_int_regslice));
  FDRE #(
    .INIT(1'b0)) 
    grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_start_hunt_fu_148_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_start_hunt_fu_148_n_37),
        .Q(grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_start_hunt_fu_148_ap_start_reg_reg_n_5),
        .R(ap_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_88[0]_i_1 
       (.I0(i_fu_88_reg[0]),
        .O(i_4_fu_235_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_fu_88[1]_i_1 
       (.I0(i_fu_88_reg[0]),
        .I1(i_fu_88_reg[1]),
        .O(i_4_fu_235_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_fu_88[2]_i_1 
       (.I0(i_fu_88_reg[1]),
        .I1(i_fu_88_reg[0]),
        .I2(i_fu_88_reg[2]),
        .O(i_4_fu_235_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_fu_88[3]_i_1 
       (.I0(i_fu_88_reg[2]),
        .I1(i_fu_88_reg[0]),
        .I2(i_fu_88_reg[1]),
        .I3(i_fu_88_reg[3]),
        .O(i_4_fu_235_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_fu_88[4]_i_1 
       (.I0(i_fu_88_reg[3]),
        .I1(i_fu_88_reg[1]),
        .I2(i_fu_88_reg[0]),
        .I3(i_fu_88_reg[2]),
        .I4(i_fu_88_reg[4]),
        .O(i_4_fu_235_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_fu_88[5]_i_1 
       (.I0(i_fu_88_reg[2]),
        .I1(i_fu_88_reg[0]),
        .I2(i_fu_88_reg[1]),
        .I3(i_fu_88_reg[3]),
        .I4(i_fu_88_reg[4]),
        .I5(i_fu_88_reg[5]),
        .O(i_4_fu_235_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \i_fu_88[6]_i_1 
       (.I0(\i_fu_88[9]_i_4_n_5 ),
        .I1(i_fu_88_reg[6]),
        .O(i_4_fu_235_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \i_fu_88[7]_i_1 
       (.I0(i_fu_88_reg[6]),
        .I1(\i_fu_88[9]_i_4_n_5 ),
        .I2(i_fu_88_reg[7]),
        .O(i_4_fu_235_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \i_fu_88[8]_i_1 
       (.I0(i_fu_88_reg[7]),
        .I1(\i_fu_88[9]_i_4_n_5 ),
        .I2(i_fu_88_reg[6]),
        .I3(i_fu_88_reg[8]),
        .O(i_4_fu_235_p2[8]));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \i_fu_88[9]_i_1 
       (.I0(ap_CS_fsm_state5),
        .I1(i_fu_88_reg[1]),
        .I2(i_fu_88_reg[0]),
        .I3(i_fu_88_reg[3]),
        .I4(i_fu_88_reg[2]),
        .I5(\i_fu_88[9]_i_3_n_5 ),
        .O(ap_start0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \i_fu_88[9]_i_2 
       (.I0(i_fu_88_reg[8]),
        .I1(i_fu_88_reg[6]),
        .I2(\i_fu_88[9]_i_4_n_5 ),
        .I3(i_fu_88_reg[7]),
        .I4(i_fu_88_reg[9]),
        .O(i_4_fu_235_p2[9]));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \i_fu_88[9]_i_3 
       (.I0(i_fu_88_reg[4]),
        .I1(i_fu_88_reg[5]),
        .I2(i_fu_88_reg[6]),
        .I3(i_fu_88_reg[7]),
        .I4(i_fu_88_reg[8]),
        .I5(i_fu_88_reg[9]),
        .O(\i_fu_88[9]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_fu_88[9]_i_4 
       (.I0(i_fu_88_reg[2]),
        .I1(i_fu_88_reg[0]),
        .I2(i_fu_88_reg[1]),
        .I3(i_fu_88_reg[3]),
        .I4(i_fu_88_reg[4]),
        .I5(i_fu_88_reg[5]),
        .O(\i_fu_88[9]_i_4_n_5 ));
  FDRE \i_fu_88_reg[0] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_4_fu_235_p2[0]),
        .Q(i_fu_88_reg[0]),
        .R(AXIvideo2xfMat_24_16_720_1280_1_2_U0_img0_rows_c_write));
  FDRE \i_fu_88_reg[1] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_4_fu_235_p2[1]),
        .Q(i_fu_88_reg[1]),
        .R(AXIvideo2xfMat_24_16_720_1280_1_2_U0_img0_rows_c_write));
  FDRE \i_fu_88_reg[2] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_4_fu_235_p2[2]),
        .Q(i_fu_88_reg[2]),
        .R(AXIvideo2xfMat_24_16_720_1280_1_2_U0_img0_rows_c_write));
  FDRE \i_fu_88_reg[3] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_4_fu_235_p2[3]),
        .Q(i_fu_88_reg[3]),
        .R(AXIvideo2xfMat_24_16_720_1280_1_2_U0_img0_rows_c_write));
  FDRE \i_fu_88_reg[4] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_4_fu_235_p2[4]),
        .Q(i_fu_88_reg[4]),
        .R(AXIvideo2xfMat_24_16_720_1280_1_2_U0_img0_rows_c_write));
  FDRE \i_fu_88_reg[5] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_4_fu_235_p2[5]),
        .Q(i_fu_88_reg[5]),
        .R(AXIvideo2xfMat_24_16_720_1280_1_2_U0_img0_rows_c_write));
  FDRE \i_fu_88_reg[6] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_4_fu_235_p2[6]),
        .Q(i_fu_88_reg[6]),
        .R(AXIvideo2xfMat_24_16_720_1280_1_2_U0_img0_rows_c_write));
  FDRE \i_fu_88_reg[7] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_4_fu_235_p2[7]),
        .Q(i_fu_88_reg[7]),
        .R(AXIvideo2xfMat_24_16_720_1280_1_2_U0_img0_rows_c_write));
  FDRE \i_fu_88_reg[8] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_4_fu_235_p2[8]),
        .Q(i_fu_88_reg[8]),
        .R(AXIvideo2xfMat_24_16_720_1280_1_2_U0_img0_rows_c_write));
  FDRE \i_fu_88_reg[9] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_4_fu_235_p2[9]),
        .Q(i_fu_88_reg[9]),
        .R(AXIvideo2xfMat_24_16_720_1280_1_2_U0_img0_rows_c_write));
  system_ModeFilter_0_0_ModeFilter_regslice_both_9 regslice_both_stream_in_V_data_V_U
       (.\B_V_data_1_payload_A_reg[23]_0 ({regslice_both_stream_in_V_data_V_U_n_32,regslice_both_stream_in_V_data_V_U_n_33,regslice_both_stream_in_V_data_V_U_n_34,regslice_both_stream_in_V_data_V_U_n_35,regslice_both_stream_in_V_data_V_U_n_36,regslice_both_stream_in_V_data_V_U_n_37,regslice_both_stream_in_V_data_V_U_n_38,regslice_both_stream_in_V_data_V_U_n_39,regslice_both_stream_in_V_data_V_U_n_40,regslice_both_stream_in_V_data_V_U_n_41,regslice_both_stream_in_V_data_V_U_n_42,regslice_both_stream_in_V_data_V_U_n_43,regslice_both_stream_in_V_data_V_U_n_44,regslice_both_stream_in_V_data_V_U_n_45,regslice_both_stream_in_V_data_V_U_n_46,regslice_both_stream_in_V_data_V_U_n_47,regslice_both_stream_in_V_data_V_U_n_48,regslice_both_stream_in_V_data_V_U_n_49,regslice_both_stream_in_V_data_V_U_n_50,regslice_both_stream_in_V_data_V_U_n_51,regslice_both_stream_in_V_data_V_U_n_52,regslice_both_stream_in_V_data_V_U_n_53,regslice_both_stream_in_V_data_V_U_n_54,regslice_both_stream_in_V_data_V_U_n_55}),
        .\B_V_data_1_payload_B_reg[23]_0 ({regslice_both_stream_in_V_data_V_U_n_56,regslice_both_stream_in_V_data_V_U_n_57,regslice_both_stream_in_V_data_V_U_n_58,regslice_both_stream_in_V_data_V_U_n_59,regslice_both_stream_in_V_data_V_U_n_60,regslice_both_stream_in_V_data_V_U_n_61,regslice_both_stream_in_V_data_V_U_n_62,regslice_both_stream_in_V_data_V_U_n_63,regslice_both_stream_in_V_data_V_U_n_64,regslice_both_stream_in_V_data_V_U_n_65,regslice_both_stream_in_V_data_V_U_n_66,regslice_both_stream_in_V_data_V_U_n_67,regslice_both_stream_in_V_data_V_U_n_68,regslice_both_stream_in_V_data_V_U_n_69,regslice_both_stream_in_V_data_V_U_n_70,regslice_both_stream_in_V_data_V_U_n_71,regslice_both_stream_in_V_data_V_U_n_72,regslice_both_stream_in_V_data_V_U_n_73,regslice_both_stream_in_V_data_V_U_n_74,regslice_both_stream_in_V_data_V_U_n_75,regslice_both_stream_in_V_data_V_U_n_76,regslice_both_stream_in_V_data_V_U_n_77,regslice_both_stream_in_V_data_V_U_n_78,regslice_both_stream_in_V_data_V_U_n_79}),
        .B_V_data_1_sel(B_V_data_1_sel),
        .\B_V_data_1_state[1]_i_3 (grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg_n_5),
        .\B_V_data_1_state[1]_i_3_0 ({ap_CS_fsm_state9,ap_CS_fsm_state6}),
        .\B_V_data_1_state_reg[1]_0 (stream_in_TREADY),
        .Q(axi_data_2),
        .ack_out(ack_out),
        .ap_clk(ap_clk),
        .ap_condition_220__0(ap_condition_220__0),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .\axi_data_2_fu_84_reg[23] (p_0_in),
        .grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg(regslice_both_stream_in_V_data_V_U_n_80),
        .stream_in_TDATA(stream_in_TDATA),
        .stream_in_TVALID(stream_in_TVALID),
        .stream_in_TVALID_int_regslice(stream_in_TVALID_int_regslice));
  system_ModeFilter_0_0_ModeFilter_regslice_both__parameterized3_10 regslice_both_stream_in_V_last_V_U
       (.\B_V_data_1_payload_B_reg[0]_0 (regslice_both_stream_in_V_last_V_U_n_5),
        .\B_V_data_1_payload_B_reg[0]_1 (regslice_both_stream_in_V_last_V_U_n_7),
        .ack_out(ack_out),
        .ap_clk(ap_clk),
        .ap_condition_220__0(ap_condition_220__0),
        .ap_done_reg3(ap_done_reg3),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .axi_last_2(axi_last_2),
        .grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out(grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out),
        .last_reg_116(last_reg_116),
        .stream_in_TLAST(stream_in_TLAST),
        .stream_in_TLAST_int_regslice(stream_in_TLAST_int_regslice),
        .stream_in_TVALID(stream_in_TVALID));
  system_ModeFilter_0_0_ModeFilter_regslice_both__parameterized3_11 regslice_both_stream_in_V_user_V_U
       (.\B_V_data_1_payload_B_reg[0]_0 (regslice_both_stream_in_V_user_V_U_n_5),
        .ack_out(ack_out),
        .ap_clk(ap_clk),
        .ap_done_reg3(ap_done_reg3_0),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .p_2_in(p_2_in),
        .start_reg_85(start_reg_85),
        .stream_in_TUSER(stream_in_TUSER),
        .stream_in_TVALID(stream_in_TVALID));
  LUT3 #(
    .INIT(8'hE0)) 
    start_once_reg_i_1
       (.I0(start_once_reg),
        .I1(start_for_modefilter_3_1_16_720_1280_1_2_2_U0_full_n),
        .I2(\ap_CS_fsm[0]_i_2_n_5 ),
        .O(start_once_reg_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1_n_5),
        .Q(start_once_reg),
        .R(ap_rst));
  LUT3 #(
    .INIT(8'h0E)) 
    \start_reg_124[0]_i_1 
       (.I0(start_reg_124),
        .I1(ap_CS_fsm_state4),
        .I2(ap_CS_fsm_state10),
        .O(\start_reg_124[0]_i_1_n_5 ));
  FDRE \start_reg_124_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\start_reg_124[0]_i_1_n_5 ),
        .Q(start_reg_124),
        .R(1'b0));
endmodule

module system_ModeFilter_0_0_ModeFilter_fifo_w10_d2_S
   (img0_rows_c_full_n,
    img0_rows_c_empty_n,
    AXIvideo2xfMat_24_16_720_1280_1_2_U0_img0_rows_c_write,
    modefilter_3_1_16_720_1280_1_2_2_U0_p_src_rows_read,
    ap_rst,
    ap_clk);
  output img0_rows_c_full_n;
  output img0_rows_c_empty_n;
  input AXIvideo2xfMat_24_16_720_1280_1_2_U0_img0_rows_c_write;
  input modefilter_3_1_16_720_1280_1_2_2_U0_p_src_rows_read;
  input ap_rst;
  input ap_clk;

  wire AXIvideo2xfMat_24_16_720_1280_1_2_U0_img0_rows_c_write;
  wire ap_clk;
  wire ap_rst;
  wire empty_n_i_1__0_n_5;
  wire full_n_i_1__0_n_5;
  wire img0_rows_c_empty_n;
  wire img0_rows_c_full_n;
  wire \mOutPtr[0]_i_1__0_n_5 ;
  wire \mOutPtr[1]_i_1__0_n_5 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire modefilter_3_1_16_720_1280_1_2_2_U0_p_src_rows_read;

  LUT6 #(
    .INIT(64'hFFFFEF00EF00EF00)) 
    empty_n_i_1__0
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(modefilter_3_1_16_720_1280_1_2_2_U0_p_src_rows_read),
        .I3(img0_rows_c_empty_n),
        .I4(AXIvideo2xfMat_24_16_720_1280_1_2_U0_img0_rows_c_write),
        .I5(img0_rows_c_full_n),
        .O(empty_n_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_5),
        .Q(img0_rows_c_empty_n),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hFFFFEF00EF00EF00)) 
    full_n_i_1__0
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(AXIvideo2xfMat_24_16_720_1280_1_2_U0_img0_rows_c_write),
        .I3(img0_rows_c_full_n),
        .I4(modefilter_3_1_16_720_1280_1_2_2_U0_p_src_rows_read),
        .I5(img0_rows_c_empty_n),
        .O(full_n_i_1__0_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_5),
        .Q(img0_rows_c_full_n),
        .S(ap_rst));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__0 
       (.I0(modefilter_3_1_16_720_1280_1_2_2_U0_p_src_rows_read),
        .I1(img0_rows_c_empty_n),
        .I2(AXIvideo2xfMat_24_16_720_1280_1_2_U0_img0_rows_c_write),
        .I3(img0_rows_c_full_n),
        .I4(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__0 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(img0_rows_c_full_n),
        .I2(AXIvideo2xfMat_24_16_720_1280_1_2_U0_img0_rows_c_write),
        .I3(img0_rows_c_empty_n),
        .I4(modefilter_3_1_16_720_1280_1_2_2_U0_p_src_rows_read),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1__0_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__0_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__0_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(ap_rst));
endmodule

module system_ModeFilter_0_0_ModeFilter_fifo_w11_d2_S
   (img0_cols_c_full_n,
    img0_cols_c_empty_n,
    AXIvideo2xfMat_24_16_720_1280_1_2_U0_img0_rows_c_write,
    modefilter_3_1_16_720_1280_1_2_2_U0_p_src_rows_read,
    ap_rst,
    ap_clk);
  output img0_cols_c_full_n;
  output img0_cols_c_empty_n;
  input AXIvideo2xfMat_24_16_720_1280_1_2_U0_img0_rows_c_write;
  input modefilter_3_1_16_720_1280_1_2_2_U0_p_src_rows_read;
  input ap_rst;
  input ap_clk;

  wire AXIvideo2xfMat_24_16_720_1280_1_2_U0_img0_rows_c_write;
  wire ap_clk;
  wire ap_rst;
  wire empty_n_i_1__1_n_5;
  wire full_n_i_1__1_n_5;
  wire img0_cols_c_empty_n;
  wire img0_cols_c_full_n;
  wire \mOutPtr[0]_i_1__1_n_5 ;
  wire \mOutPtr[1]_i_1__1_n_5 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire modefilter_3_1_16_720_1280_1_2_2_U0_p_src_rows_read;

  LUT6 #(
    .INIT(64'hFFFFEF00EF00EF00)) 
    empty_n_i_1__1
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(modefilter_3_1_16_720_1280_1_2_2_U0_p_src_rows_read),
        .I3(img0_cols_c_empty_n),
        .I4(AXIvideo2xfMat_24_16_720_1280_1_2_U0_img0_rows_c_write),
        .I5(img0_cols_c_full_n),
        .O(empty_n_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_5),
        .Q(img0_cols_c_empty_n),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hFFFFEF00EF00EF00)) 
    full_n_i_1__1
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(AXIvideo2xfMat_24_16_720_1280_1_2_U0_img0_rows_c_write),
        .I3(img0_cols_c_full_n),
        .I4(modefilter_3_1_16_720_1280_1_2_2_U0_p_src_rows_read),
        .I5(img0_cols_c_empty_n),
        .O(full_n_i_1__1_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_5),
        .Q(img0_cols_c_full_n),
        .S(ap_rst));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__1 
       (.I0(modefilter_3_1_16_720_1280_1_2_2_U0_p_src_rows_read),
        .I1(img0_cols_c_empty_n),
        .I2(AXIvideo2xfMat_24_16_720_1280_1_2_U0_img0_rows_c_write),
        .I3(img0_cols_c_full_n),
        .I4(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(img0_cols_c_full_n),
        .I2(AXIvideo2xfMat_24_16_720_1280_1_2_U0_img0_rows_c_write),
        .I3(img0_cols_c_empty_n),
        .I4(modefilter_3_1_16_720_1280_1_2_2_U0_p_src_rows_read),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1__1_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(ap_rst));
endmodule

module system_ModeFilter_0_0_ModeFilter_fifo_w24_d2_S
   (\mOutPtr_reg[0]_0 ,
    img0_data_empty_n,
    img0_data_full_n,
    E,
    addr,
    Q,
    \SRL_SIG_reg[1][23] ,
    d1,
    ap_rst,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    ap_enable_reg_pp0_iter1,
    we,
    pop,
    D);
  output [0:0]\mOutPtr_reg[0]_0 ;
  output img0_data_empty_n;
  output img0_data_full_n;
  output [0:0]E;
  output addr;
  output [23:0]Q;
  output [23:0]\SRL_SIG_reg[1][23] ;
  output [23:0]d1;
  input ap_rst;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input ap_enable_reg_pp0_iter1;
  input we;
  input pop;
  input [23:0]D;

  wire [23:0]D;
  wire [0:0]E;
  wire [23:0]Q;
  wire [23:0]\SRL_SIG_reg[1][23] ;
  wire addr;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst;
  wire [23:0]d1;
  wire empty_n_i_1_n_5;
  wire full_n_i_1_n_5;
  wire img0_data_empty_n;
  wire img0_data_full_n;
  wire [1:1]mOutPtr;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire pop;
  wire we;

  system_ModeFilter_0_0_ModeFilter_fifo_w24_d2_S_ShiftReg_8 U_ModeFilter_fifo_w24_d2_S_ShiftReg
       (.D(D),
        .Q(Q),
        .\SRL_SIG_reg[1][23]_0 (\SRL_SIG_reg[1][23] ),
        .ap_clk(ap_clk),
        .d1(d1),
        .mOutPtr(mOutPtr),
        .ram_reg_1(\mOutPtr_reg[0]_0 ),
        .we(we));
  LUT2 #(
    .INIT(4'hB)) 
    \col_3_reg_180[10]_i_1 
       (.I0(img0_data_empty_n),
        .I1(ap_enable_reg_pp0_iter1),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hFFEF0F00)) 
    empty_n_i_1
       (.I0(mOutPtr),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(pop),
        .I3(we),
        .I4(img0_data_empty_n),
        .O(empty_n_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_5),
        .Q(img0_data_empty_n),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hFFEF0F00)) 
    full_n_i_1
       (.I0(mOutPtr),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(we),
        .I3(pop),
        .I4(img0_data_full_n),
        .O(full_n_i_1_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_5),
        .Q(img0_data_full_n),
        .S(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hE718)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(we),
        .I2(pop),
        .I3(mOutPtr),
        .O(\mOutPtr[1]_i_1_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(mOutPtr),
        .S(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_i_49
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr),
        .O(addr));
endmodule

(* ORIG_REF_NAME = "ModeFilter_fifo_w24_d2_S" *) 
module system_ModeFilter_0_0_ModeFilter_fifo_w24_d2_S_0
   (img1_data_empty_n,
    img1_data_full_n,
    D,
    ap_rst,
    ap_clk,
    we,
    full_n_reg_0,
    Q);
  output img1_data_empty_n;
  output img1_data_full_n;
  output [23:0]D;
  input ap_rst;
  input ap_clk;
  input we;
  input full_n_reg_0;
  input [23:0]Q;

  wire [23:0]D;
  wire [23:0]Q;
  wire ap_clk;
  wire ap_rst;
  wire empty_n_i_1__2_n_5;
  wire full_n_i_1__2_n_5;
  wire full_n_reg_0;
  wire img1_data_empty_n;
  wire img1_data_full_n;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1__2_n_5 ;
  wire \mOutPtr[1]_i_1__2_n_5 ;
  wire we;

  system_ModeFilter_0_0_ModeFilter_fifo_w24_d2_S_ShiftReg U_ModeFilter_fifo_w24_d2_S_ShiftReg
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .mOutPtr(mOutPtr),
        .we(we));
  LUT5 #(
    .INIT(32'hFFFFFE00)) 
    empty_n_i_1__2
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(full_n_reg_0),
        .I3(img1_data_empty_n),
        .I4(we),
        .O(empty_n_i_1__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__2_n_5),
        .Q(img1_data_empty_n),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hEFFFEFEF000F0000)) 
    full_n_i_1__2
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(we),
        .I3(full_n_reg_0),
        .I4(img1_data_empty_n),
        .I5(img1_data_full_n),
        .O(full_n_i_1__2_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_5),
        .Q(img1_data_full_n),
        .S(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[0]_i_1__2 
       (.I0(full_n_reg_0),
        .I1(img1_data_empty_n),
        .I2(we),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h77E78818)) 
    \mOutPtr[1]_i_1__2 
       (.I0(mOutPtr[0]),
        .I1(we),
        .I2(img1_data_empty_n),
        .I3(full_n_reg_0),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__2_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__2_n_5 ),
        .Q(mOutPtr[0]),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__2_n_5 ),
        .Q(mOutPtr[1]),
        .S(ap_rst));
endmodule

module system_ModeFilter_0_0_ModeFilter_fifo_w24_d2_S_ShiftReg
   (D,
    we,
    Q,
    ap_clk,
    mOutPtr);
  output [23:0]D;
  input we;
  input [23:0]Q;
  input ap_clk;
  input [1:0]mOutPtr;

  wire [23:0]D;
  wire [23:0]Q;
  wire [23:0]\SRL_SIG_reg[0]_0 ;
  wire [23:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [1:0]mOutPtr;
  wire we;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[23]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(we),
        .D(Q[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(we),
        .D(Q[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(we),
        .D(Q[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(we),
        .D(Q[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(we),
        .D(Q[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(we),
        .D(Q[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(we),
        .D(Q[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(we),
        .D(Q[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(we),
        .D(Q[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(we),
        .D(Q[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(we),
        .D(Q[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(we),
        .D(Q[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(we),
        .D(Q[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(we),
        .D(Q[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(we),
        .D(Q[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(we),
        .D(Q[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(we),
        .D(Q[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(we),
        .D(Q[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(we),
        .D(Q[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(we),
        .D(Q[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(we),
        .D(Q[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(we),
        .D(Q[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(we),
        .D(Q[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(we),
        .D(Q[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(we),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(we),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(we),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(we),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(we),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(we),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(we),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(we),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(we),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(we),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(we),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(we),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(we),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(we),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(we),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(we),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(we),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(we),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(we),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(we),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(we),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(we),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(we),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(we),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ModeFilter_fifo_w24_d2_S_ShiftReg" *) 
module system_ModeFilter_0_0_ModeFilter_fifo_w24_d2_S_ShiftReg_8
   (Q,
    \SRL_SIG_reg[1][23]_0 ,
    d1,
    we,
    D,
    ap_clk,
    ram_reg_1,
    mOutPtr);
  output [23:0]Q;
  output [23:0]\SRL_SIG_reg[1][23]_0 ;
  output [23:0]d1;
  input we;
  input [23:0]D;
  input ap_clk;
  input ram_reg_1;
  input [0:0]mOutPtr;

  wire [23:0]D;
  wire [23:0]Q;
  wire [23:0]\SRL_SIG_reg[1][23]_0 ;
  wire ap_clk;
  wire [23:0]d1;
  wire [0:0]mOutPtr;
  wire ram_reg_1;
  wire we;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(we),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(we),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(we),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(we),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(we),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(we),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(we),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(we),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(we),
        .D(D[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(we),
        .D(D[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(we),
        .D(D[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(we),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(we),
        .D(D[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(we),
        .D(D[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(we),
        .D(D[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(we),
        .D(D[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(we),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(we),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(we),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(we),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(we),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(we),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(we),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(we),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(we),
        .D(Q[0]),
        .Q(\SRL_SIG_reg[1][23]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(we),
        .D(Q[10]),
        .Q(\SRL_SIG_reg[1][23]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(we),
        .D(Q[11]),
        .Q(\SRL_SIG_reg[1][23]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(we),
        .D(Q[12]),
        .Q(\SRL_SIG_reg[1][23]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(we),
        .D(Q[13]),
        .Q(\SRL_SIG_reg[1][23]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(we),
        .D(Q[14]),
        .Q(\SRL_SIG_reg[1][23]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(we),
        .D(Q[15]),
        .Q(\SRL_SIG_reg[1][23]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(we),
        .D(Q[16]),
        .Q(\SRL_SIG_reg[1][23]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(we),
        .D(Q[17]),
        .Q(\SRL_SIG_reg[1][23]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(we),
        .D(Q[18]),
        .Q(\SRL_SIG_reg[1][23]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(we),
        .D(Q[19]),
        .Q(\SRL_SIG_reg[1][23]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(we),
        .D(Q[1]),
        .Q(\SRL_SIG_reg[1][23]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(we),
        .D(Q[20]),
        .Q(\SRL_SIG_reg[1][23]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(we),
        .D(Q[21]),
        .Q(\SRL_SIG_reg[1][23]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(we),
        .D(Q[22]),
        .Q(\SRL_SIG_reg[1][23]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(we),
        .D(Q[23]),
        .Q(\SRL_SIG_reg[1][23]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(we),
        .D(Q[2]),
        .Q(\SRL_SIG_reg[1][23]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(we),
        .D(Q[3]),
        .Q(\SRL_SIG_reg[1][23]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(we),
        .D(Q[4]),
        .Q(\SRL_SIG_reg[1][23]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(we),
        .D(Q[5]),
        .Q(\SRL_SIG_reg[1][23]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(we),
        .D(Q[6]),
        .Q(\SRL_SIG_reg[1][23]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(we),
        .D(Q[7]),
        .Q(\SRL_SIG_reg[1][23]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(we),
        .D(Q[8]),
        .Q(\SRL_SIG_reg[1][23]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(we),
        .D(Q[9]),
        .Q(\SRL_SIG_reg[1][23]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_i_13
       (.I0(\SRL_SIG_reg[1][23]_0 [15]),
        .I1(Q[15]),
        .I2(ram_reg_1),
        .I3(mOutPtr),
        .O(d1[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_i_14
       (.I0(\SRL_SIG_reg[1][23]_0 [14]),
        .I1(Q[14]),
        .I2(ram_reg_1),
        .I3(mOutPtr),
        .O(d1[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_i_15
       (.I0(\SRL_SIG_reg[1][23]_0 [13]),
        .I1(Q[13]),
        .I2(ram_reg_1),
        .I3(mOutPtr),
        .O(d1[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_i_16
       (.I0(\SRL_SIG_reg[1][23]_0 [12]),
        .I1(Q[12]),
        .I2(ram_reg_1),
        .I3(mOutPtr),
        .O(d1[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_i_17
       (.I0(\SRL_SIG_reg[1][23]_0 [11]),
        .I1(Q[11]),
        .I2(ram_reg_1),
        .I3(mOutPtr),
        .O(d1[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_i_18
       (.I0(\SRL_SIG_reg[1][23]_0 [10]),
        .I1(Q[10]),
        .I2(ram_reg_1),
        .I3(mOutPtr),
        .O(d1[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_i_19
       (.I0(\SRL_SIG_reg[1][23]_0 [9]),
        .I1(Q[9]),
        .I2(ram_reg_1),
        .I3(mOutPtr),
        .O(d1[9]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_i_20
       (.I0(\SRL_SIG_reg[1][23]_0 [8]),
        .I1(Q[8]),
        .I2(ram_reg_1),
        .I3(mOutPtr),
        .O(d1[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_i_21
       (.I0(\SRL_SIG_reg[1][23]_0 [7]),
        .I1(Q[7]),
        .I2(ram_reg_1),
        .I3(mOutPtr),
        .O(d1[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_i_22
       (.I0(\SRL_SIG_reg[1][23]_0 [6]),
        .I1(Q[6]),
        .I2(ram_reg_1),
        .I3(mOutPtr),
        .O(d1[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_i_23
       (.I0(\SRL_SIG_reg[1][23]_0 [5]),
        .I1(Q[5]),
        .I2(ram_reg_1),
        .I3(mOutPtr),
        .O(d1[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_i_24
       (.I0(\SRL_SIG_reg[1][23]_0 [4]),
        .I1(Q[4]),
        .I2(ram_reg_1),
        .I3(mOutPtr),
        .O(d1[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_i_25
       (.I0(\SRL_SIG_reg[1][23]_0 [3]),
        .I1(Q[3]),
        .I2(ram_reg_1),
        .I3(mOutPtr),
        .O(d1[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_i_26
       (.I0(\SRL_SIG_reg[1][23]_0 [2]),
        .I1(Q[2]),
        .I2(ram_reg_1),
        .I3(mOutPtr),
        .O(d1[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_i_27
       (.I0(\SRL_SIG_reg[1][23]_0 [1]),
        .I1(Q[1]),
        .I2(ram_reg_1),
        .I3(mOutPtr),
        .O(d1[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_i_28
       (.I0(\SRL_SIG_reg[1][23]_0 [0]),
        .I1(Q[0]),
        .I2(ram_reg_1),
        .I3(mOutPtr),
        .O(d1[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_i_29
       (.I0(\SRL_SIG_reg[1][23]_0 [17]),
        .I1(Q[17]),
        .I2(ram_reg_1),
        .I3(mOutPtr),
        .O(d1[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_i_30
       (.I0(\SRL_SIG_reg[1][23]_0 [16]),
        .I1(Q[16]),
        .I2(ram_reg_1),
        .I3(mOutPtr),
        .O(d1[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_1_i_1
       (.I0(\SRL_SIG_reg[1][23]_0 [23]),
        .I1(Q[23]),
        .I2(ram_reg_1),
        .I3(mOutPtr),
        .O(d1[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_1_i_2
       (.I0(\SRL_SIG_reg[1][23]_0 [22]),
        .I1(Q[22]),
        .I2(ram_reg_1),
        .I3(mOutPtr),
        .O(d1[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_1_i_3
       (.I0(\SRL_SIG_reg[1][23]_0 [21]),
        .I1(Q[21]),
        .I2(ram_reg_1),
        .I3(mOutPtr),
        .O(d1[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_1_i_4
       (.I0(\SRL_SIG_reg[1][23]_0 [20]),
        .I1(Q[20]),
        .I2(ram_reg_1),
        .I3(mOutPtr),
        .O(d1[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_1_i_5
       (.I0(\SRL_SIG_reg[1][23]_0 [19]),
        .I1(Q[19]),
        .I2(ram_reg_1),
        .I3(mOutPtr),
        .O(d1[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_1_i_6
       (.I0(\SRL_SIG_reg[1][23]_0 [18]),
        .I1(Q[18]),
        .I2(ram_reg_1),
        .I3(mOutPtr),
        .O(d1[18]));
endmodule

module system_ModeFilter_0_0_ModeFilter_flow_control_loop_pipe_sequential_init
   (ap_loop_init_int_reg_0,
    j_fu_70,
    \axi_last_reg_175_reg[0] ,
    j_2_fu_142_p2,
    D,
    \ap_CS_fsm_reg[2] ,
    grp_xfMat2AXIvideo_24_16_720_1280_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg,
    \sof_reg_62_reg[0] ,
    ap_loop_init_int_reg_1,
    ap_rst,
    ap_clk,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[1]_0 ,
    grp_xfMat2AXIvideo_24_16_720_1280_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg_0,
    \sof_reg_62_reg[0]_0 ,
    ap_rst_n,
    ap_loop_exit_ready_pp0_iter1_reg,
    \axi_last_reg_175_reg[0]_0 ,
    \axi_last_reg_175_reg[0]_1 ,
    \axi_last_reg_175_reg[0]_2 ,
    \icmp_ln199_reg_171_reg[0] ,
    ack_in,
    Q,
    img1_data_empty_n,
    ap_enable_reg_pp0_iter1,
    \j_fu_70_reg[4] ,
    \j_fu_70_reg[4]_0 ,
    \j_fu_70_reg[4]_1 ,
    \j_fu_70_reg[4]_2 ,
    \j_fu_70_reg[4]_3 ,
    \j_fu_70_reg[8] ,
    SR,
    E,
    \ap_CS_fsm_reg[2]_0 ,
    sof,
    \j_fu_70_reg[10] ,
    \j_fu_70_reg[10]_0 ,
    \j_fu_70_reg[10]_1 ,
    \j_fu_70_reg[8]_0 ,
    \j_fu_70_reg[8]_1 ,
    \j_fu_70_reg[8]_2 ,
    \j_fu_70_reg[5] ,
    \j_fu_70_reg[5]_0 ,
    \sof_2_reg_116_reg[0] ,
    \sof_2_reg_116_reg[0]_0 );
  output ap_loop_init_int_reg_0;
  output j_fu_70;
  output \axi_last_reg_175_reg[0] ;
  output [10:0]j_2_fu_142_p2;
  output [1:0]D;
  output \ap_CS_fsm_reg[2] ;
  output grp_xfMat2AXIvideo_24_16_720_1280_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg;
  output \sof_reg_62_reg[0] ;
  output ap_loop_init_int_reg_1;
  input ap_rst;
  input ap_clk;
  input \ap_CS_fsm_reg[1] ;
  input \ap_CS_fsm_reg[1]_0 ;
  input grp_xfMat2AXIvideo_24_16_720_1280_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg_0;
  input \sof_reg_62_reg[0]_0 ;
  input ap_rst_n;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input \axi_last_reg_175_reg[0]_0 ;
  input \axi_last_reg_175_reg[0]_1 ;
  input \axi_last_reg_175_reg[0]_2 ;
  input \icmp_ln199_reg_171_reg[0] ;
  input ack_in;
  input [0:0]Q;
  input img1_data_empty_n;
  input ap_enable_reg_pp0_iter1;
  input \j_fu_70_reg[4] ;
  input \j_fu_70_reg[4]_0 ;
  input \j_fu_70_reg[4]_1 ;
  input \j_fu_70_reg[4]_2 ;
  input \j_fu_70_reg[4]_3 ;
  input \j_fu_70_reg[8] ;
  input [0:0]SR;
  input [0:0]E;
  input \ap_CS_fsm_reg[2]_0 ;
  input sof;
  input \j_fu_70_reg[10] ;
  input \j_fu_70_reg[10]_0 ;
  input \j_fu_70_reg[10]_1 ;
  input \j_fu_70_reg[8]_0 ;
  input \j_fu_70_reg[8]_1 ;
  input \j_fu_70_reg[8]_2 ;
  input \j_fu_70_reg[5] ;
  input \j_fu_70_reg[5]_0 ;
  input \sof_2_reg_116_reg[0] ;
  input \sof_2_reg_116_reg[0]_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ack_in;
  wire \ap_CS_fsm[1]_i_3__0_n_5 ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__6_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_i_2_n_5;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__6_n_5;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_rst;
  wire ap_rst_n;
  wire \axi_last_reg_175[0]_i_4_n_5 ;
  wire \axi_last_reg_175[0]_i_5_n_5 ;
  wire \axi_last_reg_175_reg[0] ;
  wire \axi_last_reg_175_reg[0]_0 ;
  wire \axi_last_reg_175_reg[0]_1 ;
  wire \axi_last_reg_175_reg[0]_2 ;
  wire grp_xfMat2AXIvideo_24_16_720_1280_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg;
  wire grp_xfMat2AXIvideo_24_16_720_1280_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg_0;
  wire \icmp_ln199_reg_171_reg[0] ;
  wire img1_data_empty_n;
  wire [10:0]j_2_fu_142_p2;
  wire j_fu_70;
  wire \j_fu_70[4]_i_2_n_5 ;
  wire \j_fu_70_reg[10] ;
  wire \j_fu_70_reg[10]_0 ;
  wire \j_fu_70_reg[10]_1 ;
  wire \j_fu_70_reg[4] ;
  wire \j_fu_70_reg[4]_0 ;
  wire \j_fu_70_reg[4]_1 ;
  wire \j_fu_70_reg[4]_2 ;
  wire \j_fu_70_reg[4]_3 ;
  wire \j_fu_70_reg[5] ;
  wire \j_fu_70_reg[5]_0 ;
  wire \j_fu_70_reg[8] ;
  wire \j_fu_70_reg[8]_0 ;
  wire \j_fu_70_reg[8]_1 ;
  wire \j_fu_70_reg[8]_2 ;
  wire sof;
  wire \sof_2_reg_116_reg[0] ;
  wire \sof_2_reg_116_reg[0]_0 ;
  wire \sof_reg_62_reg[0] ;
  wire \sof_reg_62_reg[0]_0 ;

  LUT6 #(
    .INIT(64'hEEFFAEFFAEAEAEAE)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(SR),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(\ap_CS_fsm[1]_i_3__0_n_5 ),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .I5(Q),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[1]_i_3__0 
       (.I0(\sof_reg_62_reg[0]_0 ),
        .I1(ap_done_cache),
        .O(\ap_CS_fsm[1]_i_3__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'hEEAEAAAA)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(E),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(ap_done_cache),
        .I3(\sof_reg_62_reg[0]_0 ),
        .I4(Q),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h8F88)) 
    ap_done_cache_i_1__6
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(\sof_reg_62_reg[0]_0 ),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__6_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__6_n_5),
        .Q(ap_done_cache),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'h222F222200000000)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__0
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(grp_xfMat2AXIvideo_24_16_720_1280_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg_0),
        .I3(ap_loop_init_int),
        .I4(\sof_reg_62_reg[0]_0 ),
        .I5(ap_loop_exit_ready_pp0_iter1_reg_i_2_n_5),
        .O(ap_loop_init_int_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'h04FF0400)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_2
       (.I0(ap_loop_init_int),
        .I1(\sof_reg_62_reg[0]_0 ),
        .I2(grp_xfMat2AXIvideo_24_16_720_1280_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg_0),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(ap_loop_exit_ready_pp0_iter1_reg),
        .O(ap_loop_exit_ready_pp0_iter1_reg_i_2_n_5));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'hFF5DDDDD)) 
    ap_loop_init_int_i_1__6
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int),
        .I2(\sof_reg_62_reg[0]_0 ),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .I4(ap_block_pp0_stage0_subdone),
        .O(ap_loop_init_int_i_1__6_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__6_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h10FFFFFF10100000)) 
    \axi_last_reg_175[0]_i_1 
       (.I0(\axi_last_reg_175_reg[0]_0 ),
        .I1(\axi_last_reg_175_reg[0]_1 ),
        .I2(\axi_last_reg_175[0]_i_4_n_5 ),
        .I3(\axi_last_reg_175[0]_i_5_n_5 ),
        .I4(ap_block_pp0_stage0_subdone),
        .I5(\axi_last_reg_175_reg[0]_2 ),
        .O(\axi_last_reg_175_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \axi_last_reg_175[0]_i_4 
       (.I0(\sof_reg_62_reg[0]_0 ),
        .I1(ap_loop_init_int),
        .I2(\j_fu_70_reg[8] ),
        .O(\axi_last_reg_175[0]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \axi_last_reg_175[0]_i_5 
       (.I0(grp_xfMat2AXIvideo_24_16_720_1280_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg_0),
        .I1(\sof_reg_62_reg[0]_0 ),
        .I2(ap_loop_init_int),
        .O(\axi_last_reg_175[0]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'hFAFAEAFA)) 
    grp_xfMat2AXIvideo_24_16_720_1280_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_i_1
       (.I0(E),
        .I1(grp_xfMat2AXIvideo_24_16_720_1280_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg_0),
        .I2(\sof_reg_62_reg[0]_0 ),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(ap_loop_init_int),
        .O(grp_xfMat2AXIvideo_24_16_720_1280_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg));
  LUT5 #(
    .INIT(32'h07FF0700)) 
    \icmp_ln199_reg_171[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\sof_reg_62_reg[0]_0 ),
        .I2(grp_xfMat2AXIvideo_24_16_720_1280_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg_0),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(\icmp_ln199_reg_171_reg[0] ),
        .O(ap_loop_init_int_reg_1));
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_70[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\j_fu_70_reg[4]_0 ),
        .O(j_2_fu_142_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    \j_fu_70[10]_i_1 
       (.I0(grp_xfMat2AXIvideo_24_16_720_1280_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg_0),
        .I1(ap_loop_init_int),
        .I2(\sof_reg_62_reg[0]_0 ),
        .I3(ap_block_pp0_stage0_subdone),
        .O(j_fu_70));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h0D02)) 
    \j_fu_70[10]_i_2 
       (.I0(\j_fu_70_reg[10] ),
        .I1(\j_fu_70_reg[10]_0 ),
        .I2(ap_loop_init_int),
        .I3(\j_fu_70_reg[10]_1 ),
        .O(j_2_fu_142_p2[10]));
  LUT5 #(
    .INIT(32'hEAAAFFFF)) 
    \j_fu_70[10]_i_4 
       (.I0(\icmp_ln199_reg_171_reg[0] ),
        .I1(ack_in),
        .I2(Q),
        .I3(img1_data_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ap_block_pp0_stage0_subdone));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \j_fu_70[1]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\j_fu_70_reg[4]_0 ),
        .I2(\j_fu_70_reg[4]_1 ),
        .O(j_2_fu_142_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \j_fu_70[2]_i_1 
       (.I0(\j_fu_70_reg[4]_0 ),
        .I1(\j_fu_70_reg[4]_1 ),
        .I2(ap_loop_init_int),
        .I3(\j_fu_70_reg[4] ),
        .O(j_2_fu_142_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \j_fu_70[3]_i_1 
       (.I0(\j_fu_70_reg[4]_1 ),
        .I1(\j_fu_70_reg[4]_0 ),
        .I2(\j_fu_70_reg[4] ),
        .I3(ap_loop_init_int),
        .I4(\j_fu_70_reg[4]_2 ),
        .O(j_2_fu_142_p2[3]));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \j_fu_70[4]_i_1 
       (.I0(\j_fu_70_reg[4] ),
        .I1(\j_fu_70_reg[4]_0 ),
        .I2(\j_fu_70_reg[4]_1 ),
        .I3(\j_fu_70_reg[4]_2 ),
        .I4(\j_fu_70[4]_i_2_n_5 ),
        .I5(\j_fu_70_reg[4]_3 ),
        .O(j_2_fu_142_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \j_fu_70[4]_i_2 
       (.I0(ap_loop_init_int),
        .I1(\sof_reg_62_reg[0]_0 ),
        .O(\j_fu_70[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h21)) 
    \j_fu_70[5]_i_1 
       (.I0(\j_fu_70_reg[5] ),
        .I1(ap_loop_init_int),
        .I2(\j_fu_70_reg[5]_0 ),
        .O(j_2_fu_142_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h21)) 
    \j_fu_70[6]_i_1 
       (.I0(\j_fu_70_reg[8]_1 ),
        .I1(ap_loop_init_int),
        .I2(\j_fu_70_reg[8]_0 ),
        .O(j_2_fu_142_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h0B04)) 
    \j_fu_70[7]_i_1 
       (.I0(\j_fu_70_reg[8]_1 ),
        .I1(\j_fu_70_reg[8]_0 ),
        .I2(ap_loop_init_int),
        .I3(\j_fu_70_reg[8]_2 ),
        .O(j_2_fu_142_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'h00DF0020)) 
    \j_fu_70[8]_i_1 
       (.I0(\j_fu_70_reg[8]_0 ),
        .I1(\j_fu_70_reg[8]_1 ),
        .I2(\j_fu_70_reg[8]_2 ),
        .I3(ap_loop_init_int),
        .I4(\j_fu_70_reg[8] ),
        .O(j_2_fu_142_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h21)) 
    \j_fu_70[9]_i_1 
       (.I0(\j_fu_70_reg[10]_0 ),
        .I1(ap_loop_init_int),
        .I2(\j_fu_70_reg[10] ),
        .O(j_2_fu_142_p2[9]));
  LUT6 #(
    .INIT(64'hF8FF080808000808)) 
    \sof_2_reg_116[0]_i_1 
       (.I0(sof),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(\j_fu_70[4]_i_2_n_5 ),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(\sof_2_reg_116_reg[0] ),
        .I5(\sof_2_reg_116_reg[0]_0 ),
        .O(\sof_reg_62_reg[0] ));
  LUT6 #(
    .INIT(64'hDD5DDD5DDD5D0000)) 
    \sof_reg_62[0]_i_1 
       (.I0(Q),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(ap_done_cache),
        .I3(\sof_reg_62_reg[0]_0 ),
        .I4(sof),
        .I5(SR),
        .O(\ap_CS_fsm_reg[2] ));
endmodule

(* ORIG_REF_NAME = "ModeFilter_flow_control_loop_pipe_sequential_init" *) 
module system_ModeFilter_0_0_ModeFilter_flow_control_loop_pipe_sequential_init_12
   (E,
    D,
    \B_V_data_1_state_reg[0] ,
    ap_done_reg3,
    p_2_in,
    \start_reg_85_reg[0] ,
    \B_V_data_1_state_reg[0]_0 ,
    \ap_CS_fsm_reg[1] ,
    ap_rst,
    ap_clk,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[3]_0 ,
    stream_in_TVALID_int_regslice,
    Q,
    axi_data_2_fu_841,
    \axi_data_2_fu_84_reg[23] ,
    \axi_data_2_fu_84_reg[23]_0 ,
    img0_data_din,
    \axi_data_2_fu_84_reg[23]_1 ,
    grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out,
    B_V_data_1_sel,
    \B_V_data_1_state[1]_i_3 ,
    ap_rst_n,
    stream_in_TLAST_int_regslice,
    axi_last_out);
  output [0:0]E;
  output [23:0]D;
  output \B_V_data_1_state_reg[0] ;
  output ap_done_reg3;
  output p_2_in;
  output [1:0]\start_reg_85_reg[0] ;
  output \B_V_data_1_state_reg[0]_0 ;
  output \ap_CS_fsm_reg[1] ;
  input ap_rst;
  input ap_clk;
  input \ap_CS_fsm_reg[3] ;
  input \ap_CS_fsm_reg[3]_0 ;
  input stream_in_TVALID_int_regslice;
  input [3:0]Q;
  input axi_data_2_fu_841;
  input [23:0]\axi_data_2_fu_84_reg[23] ;
  input [23:0]\axi_data_2_fu_84_reg[23]_0 ;
  input [23:0]img0_data_din;
  input \axi_data_2_fu_84_reg[23]_1 ;
  input grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out;
  input B_V_data_1_sel;
  input \B_V_data_1_state[1]_i_3 ;
  input ap_rst_n;
  input stream_in_TLAST_int_regslice;
  input axi_last_out;

  wire B_V_data_1_sel;
  wire \B_V_data_1_state[1]_i_3 ;
  wire \B_V_data_1_state[1]_i_7_n_5 ;
  wire \B_V_data_1_state_reg[0] ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire [23:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__1_n_5;
  wire ap_done_reg3;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_5;
  wire ap_rst;
  wire ap_rst_n;
  wire axi_data_2_fu_841;
  wire \axi_data_2_fu_84[23]_i_4_n_5 ;
  wire \axi_data_2_fu_84[23]_i_5_n_5 ;
  wire [23:0]\axi_data_2_fu_84_reg[23] ;
  wire [23:0]\axi_data_2_fu_84_reg[23]_0 ;
  wire \axi_data_2_fu_84_reg[23]_1 ;
  wire axi_last_out;
  wire grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out;
  wire [23:0]img0_data_din;
  wire p_2_in;
  wire [1:0]\start_reg_85_reg[0] ;
  wire stream_in_TLAST_int_regslice;
  wire stream_in_TVALID_int_regslice;

  LUT6 #(
    .INIT(64'hFFFF080008000800)) 
    \B_V_data_1_state[1]_i_4 
       (.I0(stream_in_TVALID_int_regslice),
        .I1(\B_V_data_1_state[1]_i_3 ),
        .I2(grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out),
        .I3(Q[3]),
        .I4(ap_done_reg3),
        .I5(\B_V_data_1_state[1]_i_7_n_5 ),
        .O(\B_V_data_1_state_reg[0] ));
  LUT6 #(
    .INIT(64'h0404000400040004)) 
    \B_V_data_1_state[1]_i_7 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\ap_CS_fsm_reg[3] ),
        .I4(ap_loop_init_int),
        .I5(\ap_CS_fsm_reg[3]_0 ),
        .O(\B_V_data_1_state[1]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'hFFFF3500)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_done_cache),
        .I1(p_2_in),
        .I2(\ap_CS_fsm_reg[3]_0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(\start_reg_85_reg[0] [0]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(\ap_CS_fsm_reg[3]_0 ),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[3] ),
        .O(p_2_in));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h2F200000)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[3]_0 ),
        .I3(ap_done_cache),
        .I4(Q[1]),
        .O(\start_reg_85_reg[0] [1]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h7520)) 
    ap_done_cache_i_1__1
       (.I0(\ap_CS_fsm_reg[3]_0 ),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__1_n_5),
        .Q(ap_done_cache),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h7D75FDF5)) 
    ap_loop_init_int_i_1
       (.I0(ap_rst_n),
        .I1(\ap_CS_fsm_reg[3]_0 ),
        .I2(ap_loop_init_int),
        .I3(\ap_CS_fsm_reg[3] ),
        .I4(stream_in_TVALID_int_regslice),
        .O(ap_loop_init_int_i_1_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_data_2_fu_84[0]_i_1 
       (.I0(\axi_data_2_fu_84[23]_i_4_n_5 ),
        .I1(\axi_data_2_fu_84_reg[23] [0]),
        .I2(\axi_data_2_fu_84[23]_i_5_n_5 ),
        .I3(\axi_data_2_fu_84_reg[23]_0 [0]),
        .I4(img0_data_din[0]),
        .I5(\axi_data_2_fu_84_reg[23]_1 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_data_2_fu_84[10]_i_1 
       (.I0(\axi_data_2_fu_84[23]_i_4_n_5 ),
        .I1(\axi_data_2_fu_84_reg[23] [10]),
        .I2(\axi_data_2_fu_84[23]_i_5_n_5 ),
        .I3(\axi_data_2_fu_84_reg[23]_0 [10]),
        .I4(img0_data_din[10]),
        .I5(\axi_data_2_fu_84_reg[23]_1 ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_data_2_fu_84[11]_i_1 
       (.I0(\axi_data_2_fu_84[23]_i_4_n_5 ),
        .I1(\axi_data_2_fu_84_reg[23] [11]),
        .I2(\axi_data_2_fu_84[23]_i_5_n_5 ),
        .I3(\axi_data_2_fu_84_reg[23]_0 [11]),
        .I4(img0_data_din[11]),
        .I5(\axi_data_2_fu_84_reg[23]_1 ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_data_2_fu_84[12]_i_1 
       (.I0(\axi_data_2_fu_84[23]_i_4_n_5 ),
        .I1(\axi_data_2_fu_84_reg[23] [12]),
        .I2(\axi_data_2_fu_84[23]_i_5_n_5 ),
        .I3(\axi_data_2_fu_84_reg[23]_0 [12]),
        .I4(img0_data_din[12]),
        .I5(\axi_data_2_fu_84_reg[23]_1 ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_data_2_fu_84[13]_i_1 
       (.I0(\axi_data_2_fu_84[23]_i_4_n_5 ),
        .I1(\axi_data_2_fu_84_reg[23] [13]),
        .I2(\axi_data_2_fu_84[23]_i_5_n_5 ),
        .I3(\axi_data_2_fu_84_reg[23]_0 [13]),
        .I4(img0_data_din[13]),
        .I5(\axi_data_2_fu_84_reg[23]_1 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_data_2_fu_84[14]_i_1 
       (.I0(\axi_data_2_fu_84[23]_i_4_n_5 ),
        .I1(\axi_data_2_fu_84_reg[23] [14]),
        .I2(\axi_data_2_fu_84[23]_i_5_n_5 ),
        .I3(\axi_data_2_fu_84_reg[23]_0 [14]),
        .I4(img0_data_din[14]),
        .I5(\axi_data_2_fu_84_reg[23]_1 ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_data_2_fu_84[15]_i_1 
       (.I0(\axi_data_2_fu_84[23]_i_4_n_5 ),
        .I1(\axi_data_2_fu_84_reg[23] [15]),
        .I2(\axi_data_2_fu_84[23]_i_5_n_5 ),
        .I3(\axi_data_2_fu_84_reg[23]_0 [15]),
        .I4(img0_data_din[15]),
        .I5(\axi_data_2_fu_84_reg[23]_1 ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_data_2_fu_84[16]_i_1 
       (.I0(\axi_data_2_fu_84[23]_i_4_n_5 ),
        .I1(\axi_data_2_fu_84_reg[23] [16]),
        .I2(\axi_data_2_fu_84[23]_i_5_n_5 ),
        .I3(\axi_data_2_fu_84_reg[23]_0 [16]),
        .I4(img0_data_din[16]),
        .I5(\axi_data_2_fu_84_reg[23]_1 ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_data_2_fu_84[17]_i_1 
       (.I0(\axi_data_2_fu_84[23]_i_4_n_5 ),
        .I1(\axi_data_2_fu_84_reg[23] [17]),
        .I2(\axi_data_2_fu_84[23]_i_5_n_5 ),
        .I3(\axi_data_2_fu_84_reg[23]_0 [17]),
        .I4(img0_data_din[17]),
        .I5(\axi_data_2_fu_84_reg[23]_1 ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_data_2_fu_84[18]_i_1 
       (.I0(\axi_data_2_fu_84[23]_i_4_n_5 ),
        .I1(\axi_data_2_fu_84_reg[23] [18]),
        .I2(\axi_data_2_fu_84[23]_i_5_n_5 ),
        .I3(\axi_data_2_fu_84_reg[23]_0 [18]),
        .I4(img0_data_din[18]),
        .I5(\axi_data_2_fu_84_reg[23]_1 ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_data_2_fu_84[19]_i_1 
       (.I0(\axi_data_2_fu_84[23]_i_4_n_5 ),
        .I1(\axi_data_2_fu_84_reg[23] [19]),
        .I2(\axi_data_2_fu_84[23]_i_5_n_5 ),
        .I3(\axi_data_2_fu_84_reg[23]_0 [19]),
        .I4(img0_data_din[19]),
        .I5(\axi_data_2_fu_84_reg[23]_1 ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_data_2_fu_84[1]_i_1 
       (.I0(\axi_data_2_fu_84[23]_i_4_n_5 ),
        .I1(\axi_data_2_fu_84_reg[23] [1]),
        .I2(\axi_data_2_fu_84[23]_i_5_n_5 ),
        .I3(\axi_data_2_fu_84_reg[23]_0 [1]),
        .I4(img0_data_din[1]),
        .I5(\axi_data_2_fu_84_reg[23]_1 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_data_2_fu_84[20]_i_1 
       (.I0(\axi_data_2_fu_84[23]_i_4_n_5 ),
        .I1(\axi_data_2_fu_84_reg[23] [20]),
        .I2(\axi_data_2_fu_84[23]_i_5_n_5 ),
        .I3(\axi_data_2_fu_84_reg[23]_0 [20]),
        .I4(img0_data_din[20]),
        .I5(\axi_data_2_fu_84_reg[23]_1 ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_data_2_fu_84[21]_i_1 
       (.I0(\axi_data_2_fu_84[23]_i_4_n_5 ),
        .I1(\axi_data_2_fu_84_reg[23] [21]),
        .I2(\axi_data_2_fu_84[23]_i_5_n_5 ),
        .I3(\axi_data_2_fu_84_reg[23]_0 [21]),
        .I4(img0_data_din[21]),
        .I5(\axi_data_2_fu_84_reg[23]_1 ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_data_2_fu_84[22]_i_1 
       (.I0(\axi_data_2_fu_84[23]_i_4_n_5 ),
        .I1(\axi_data_2_fu_84_reg[23] [22]),
        .I2(\axi_data_2_fu_84[23]_i_5_n_5 ),
        .I3(\axi_data_2_fu_84_reg[23]_0 [22]),
        .I4(img0_data_din[22]),
        .I5(\axi_data_2_fu_84_reg[23]_1 ),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hFFFFFFFFB0000000)) 
    \axi_data_2_fu_84[23]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\ap_CS_fsm_reg[3]_0 ),
        .I3(stream_in_TVALID_int_regslice),
        .I4(Q[1]),
        .I5(axi_data_2_fu_841),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_data_2_fu_84[23]_i_2 
       (.I0(\axi_data_2_fu_84[23]_i_4_n_5 ),
        .I1(\axi_data_2_fu_84_reg[23] [23]),
        .I2(\axi_data_2_fu_84[23]_i_5_n_5 ),
        .I3(\axi_data_2_fu_84_reg[23]_0 [23]),
        .I4(img0_data_din[23]),
        .I5(\axi_data_2_fu_84_reg[23]_1 ),
        .O(D[23]));
  LUT6 #(
    .INIT(64'h00000000008FFF8F)) 
    \axi_data_2_fu_84[23]_i_4 
       (.I0(\ap_CS_fsm_reg[3]_0 ),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(axi_data_2_fu_841),
        .I4(grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out),
        .I5(B_V_data_1_sel),
        .O(\axi_data_2_fu_84[23]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h008FFF8F00000000)) 
    \axi_data_2_fu_84[23]_i_5 
       (.I0(\ap_CS_fsm_reg[3]_0 ),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(axi_data_2_fu_841),
        .I4(grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out),
        .I5(B_V_data_1_sel),
        .O(\axi_data_2_fu_84[23]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_data_2_fu_84[2]_i_1 
       (.I0(\axi_data_2_fu_84[23]_i_4_n_5 ),
        .I1(\axi_data_2_fu_84_reg[23] [2]),
        .I2(\axi_data_2_fu_84[23]_i_5_n_5 ),
        .I3(\axi_data_2_fu_84_reg[23]_0 [2]),
        .I4(img0_data_din[2]),
        .I5(\axi_data_2_fu_84_reg[23]_1 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_data_2_fu_84[3]_i_1 
       (.I0(\axi_data_2_fu_84[23]_i_4_n_5 ),
        .I1(\axi_data_2_fu_84_reg[23] [3]),
        .I2(\axi_data_2_fu_84[23]_i_5_n_5 ),
        .I3(\axi_data_2_fu_84_reg[23]_0 [3]),
        .I4(img0_data_din[3]),
        .I5(\axi_data_2_fu_84_reg[23]_1 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_data_2_fu_84[4]_i_1 
       (.I0(\axi_data_2_fu_84[23]_i_4_n_5 ),
        .I1(\axi_data_2_fu_84_reg[23] [4]),
        .I2(\axi_data_2_fu_84[23]_i_5_n_5 ),
        .I3(\axi_data_2_fu_84_reg[23]_0 [4]),
        .I4(img0_data_din[4]),
        .I5(\axi_data_2_fu_84_reg[23]_1 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_data_2_fu_84[5]_i_1 
       (.I0(\axi_data_2_fu_84[23]_i_4_n_5 ),
        .I1(\axi_data_2_fu_84_reg[23] [5]),
        .I2(\axi_data_2_fu_84[23]_i_5_n_5 ),
        .I3(\axi_data_2_fu_84_reg[23]_0 [5]),
        .I4(img0_data_din[5]),
        .I5(\axi_data_2_fu_84_reg[23]_1 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_data_2_fu_84[6]_i_1 
       (.I0(\axi_data_2_fu_84[23]_i_4_n_5 ),
        .I1(\axi_data_2_fu_84_reg[23] [6]),
        .I2(\axi_data_2_fu_84[23]_i_5_n_5 ),
        .I3(\axi_data_2_fu_84_reg[23]_0 [6]),
        .I4(img0_data_din[6]),
        .I5(\axi_data_2_fu_84_reg[23]_1 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_data_2_fu_84[7]_i_1 
       (.I0(\axi_data_2_fu_84[23]_i_4_n_5 ),
        .I1(\axi_data_2_fu_84_reg[23] [7]),
        .I2(\axi_data_2_fu_84[23]_i_5_n_5 ),
        .I3(\axi_data_2_fu_84_reg[23]_0 [7]),
        .I4(img0_data_din[7]),
        .I5(\axi_data_2_fu_84_reg[23]_1 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_data_2_fu_84[8]_i_1 
       (.I0(\axi_data_2_fu_84[23]_i_4_n_5 ),
        .I1(\axi_data_2_fu_84_reg[23] [8]),
        .I2(\axi_data_2_fu_84[23]_i_5_n_5 ),
        .I3(\axi_data_2_fu_84_reg[23]_0 [8]),
        .I4(img0_data_din[8]),
        .I5(\axi_data_2_fu_84_reg[23]_1 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_data_2_fu_84[9]_i_1 
       (.I0(\axi_data_2_fu_84[23]_i_4_n_5 ),
        .I1(\axi_data_2_fu_84_reg[23] [9]),
        .I2(\axi_data_2_fu_84[23]_i_5_n_5 ),
        .I3(\axi_data_2_fu_84_reg[23]_0 [9]),
        .I4(img0_data_din[9]),
        .I5(\axi_data_2_fu_84_reg[23]_1 ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hBBFBFFFF88080000)) 
    \axi_last_fu_56[0]_i_1 
       (.I0(stream_in_TLAST_int_regslice),
        .I1(stream_in_TVALID_int_regslice),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(ap_loop_init_int),
        .I4(\ap_CS_fsm_reg[3]_0 ),
        .I5(axi_last_out),
        .O(\B_V_data_1_state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hEAEE)) 
    grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_start_hunt_fu_148_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg[3]_0 ),
        .I2(ap_loop_init_int),
        .I3(\ap_CS_fsm_reg[3] ),
        .O(\ap_CS_fsm_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hF040)) 
    \start_reg_85[0]_i_2 
       (.I0(ap_loop_init_int),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\ap_CS_fsm_reg[3]_0 ),
        .I3(stream_in_TVALID_int_regslice),
        .O(ap_done_reg3));
endmodule

(* ORIG_REF_NAME = "ModeFilter_flow_control_loop_pipe_sequential_init" *) 
module system_ModeFilter_0_0_ModeFilter_flow_control_loop_pipe_sequential_init_13
   (ap_loop_init_int_reg_0,
    axi_data_2_fu_841,
    ap_done_reg3,
    \axi_last_reg_105_reg[0] ,
    D,
    \ap_CS_fsm_reg[7] ,
    \ap_CS_fsm_reg[8] ,
    ap_rst,
    ap_clk,
    Q,
    grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out,
    ap_done_cache_reg_0,
    \axi_last_4_loc_fu_92_reg[0] ,
    stream_in_TVALID_int_regslice,
    ap_rst_n,
    axi_last_4_loc_fu_92);
  output ap_loop_init_int_reg_0;
  output axi_data_2_fu_841;
  output ap_done_reg3;
  output \axi_last_reg_105_reg[0] ;
  output [1:0]D;
  output \ap_CS_fsm_reg[7] ;
  output \ap_CS_fsm_reg[8] ;
  input ap_rst;
  input ap_clk;
  input [1:0]Q;
  input grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out;
  input ap_done_cache_reg_0;
  input \axi_last_4_loc_fu_92_reg[0] ;
  input stream_in_TVALID_int_regslice;
  input ap_rst_n;
  input axi_last_4_loc_fu_92;

  wire [1:0]D;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[7] ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__0_n_5;
  wire ap_done_cache_reg_0;
  wire ap_done_reg3;
  wire ap_loop_init_int_i_1__1_n_5;
  wire ap_loop_init_int_reg_0;
  wire ap_rst;
  wire ap_rst_n;
  wire axi_data_2_fu_841;
  wire axi_last_4_loc_fu_92;
  wire \axi_last_4_loc_fu_92_reg[0] ;
  wire \axi_last_reg_105_reg[0] ;
  wire grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out;
  wire stream_in_TVALID_int_regslice;

  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hFFFF3500)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(ap_done_cache),
        .I1(\axi_last_reg_105_reg[0] ),
        .I2(\axi_last_4_loc_fu_92_reg[0] ),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hD800)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(\axi_last_4_loc_fu_92_reg[0] ),
        .I1(\axi_last_reg_105_reg[0] ),
        .I2(ap_done_cache),
        .I3(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \ap_CS_fsm[9]_i_2 
       (.I0(ap_done_cache_reg_0),
        .I1(ap_loop_init_int_reg_0),
        .I2(\axi_last_4_loc_fu_92_reg[0] ),
        .I3(grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out),
        .O(\axi_last_reg_105_reg[0] ));
  LUT5 #(
    .INIT(32'hEF2FE020)) 
    ap_done_cache_i_1__0
       (.I0(ap_done_cache_reg_0),
        .I1(ap_loop_init_int_reg_0),
        .I2(\axi_last_4_loc_fu_92_reg[0] ),
        .I3(grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out),
        .I4(ap_done_cache),
        .O(ap_done_cache_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_5),
        .Q(ap_done_cache),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hFDF55DF5FDF5FDF5)) 
    ap_loop_init_int_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .I3(\axi_last_4_loc_fu_92_reg[0] ),
        .I4(grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out),
        .I5(stream_in_TVALID_int_regslice),
        .O(ap_loop_init_int_i_1__1_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__1_n_5),
        .Q(ap_loop_init_int_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA0AA000080800000)) 
    \axi_data_2_fu_84[23]_i_3 
       (.I0(Q[1]),
        .I1(grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out),
        .I2(ap_loop_init_int_reg_0),
        .I3(ap_done_cache_reg_0),
        .I4(\axi_last_4_loc_fu_92_reg[0] ),
        .I5(stream_in_TVALID_int_regslice),
        .O(axi_data_2_fu_841));
  LUT4 #(
    .INIT(16'hFF80)) 
    \axi_last_4_loc_fu_92[0]_i_1 
       (.I0(Q[1]),
        .I1(\axi_last_reg_105_reg[0] ),
        .I2(\axi_last_4_loc_fu_92_reg[0] ),
        .I3(axi_last_4_loc_fu_92),
        .O(\ap_CS_fsm_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hCCC888C8)) 
    \axi_last_reg_105[0]_i_2 
       (.I0(stream_in_TVALID_int_regslice),
        .I1(\axi_last_4_loc_fu_92_reg[0] ),
        .I2(ap_done_cache_reg_0),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out),
        .O(ap_done_reg3));
  LUT5 #(
    .INIT(32'hABAAFBAA)) 
    grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_last_hunt_fu_195_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .I3(\axi_last_4_loc_fu_92_reg[0] ),
        .I4(grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out),
        .O(\ap_CS_fsm_reg[7] ));
endmodule

(* ORIG_REF_NAME = "ModeFilter_flow_control_loop_pipe_sequential_init" *) 
module system_ModeFilter_0_0_ModeFilter_flow_control_loop_pipe_sequential_init_14
   (we,
    \last_reg_145_reg[0] ,
    ap_rst_n_0,
    ack_out,
    D,
    SR,
    E,
    ap_condition_220__0,
    grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg,
    \ap_CS_fsm_reg[5] ,
    grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg_0,
    \icmp_ln133_reg_259_reg[0] ,
    ap_rst,
    ap_clk,
    \ap_CS_fsm_reg[6] ,
    stream_in_TVALID_int_regslice,
    img0_data_full_n,
    \SRL_SIG_reg[1][0] ,
    Q,
    \last_reg_145_reg[0]_0 ,
    \last_reg_145_reg[0]_1 ,
    ap_enable_reg_pp0_iter1,
    \last_reg_145_reg[0]_2 ,
    ap_rst_n,
    \B_V_data_1_state_reg[1] ,
    \B_V_data_1_state_reg[1]_0 ,
    \B_V_data_1_state_reg[1]_1 ,
    \j_fu_76_reg[10] ,
    \ap_CS_fsm_reg[5]_0 ,
    start_reg_124);
  output we;
  output \last_reg_145_reg[0] ;
  output ap_rst_n_0;
  output ack_out;
  output [10:0]D;
  output [0:0]SR;
  output [0:0]E;
  output ap_condition_220__0;
  output [0:0]grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg;
  output [1:0]\ap_CS_fsm_reg[5] ;
  output grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg_0;
  output \icmp_ln133_reg_259_reg[0] ;
  input ap_rst;
  input ap_clk;
  input \ap_CS_fsm_reg[6] ;
  input stream_in_TVALID_int_regslice;
  input img0_data_full_n;
  input \SRL_SIG_reg[1][0] ;
  input [0:0]Q;
  input \last_reg_145_reg[0]_0 ;
  input \last_reg_145_reg[0]_1 ;
  input ap_enable_reg_pp0_iter1;
  input \last_reg_145_reg[0]_2 ;
  input ap_rst_n;
  input \B_V_data_1_state_reg[1] ;
  input \B_V_data_1_state_reg[1]_0 ;
  input \B_V_data_1_state_reg[1]_1 ;
  input [10:0]\j_fu_76_reg[10] ;
  input [0:0]\ap_CS_fsm_reg[5]_0 ;
  input start_reg_124;

  wire \B_V_data_1_state_reg[1] ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg[1]_1 ;
  wire [10:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire \SRL_SIG[0][23]_i_4_n_5 ;
  wire \SRL_SIG[0][23]_i_5_n_5 ;
  wire \SRL_SIG_reg[1][0] ;
  wire ack_out;
  wire [1:0]\ap_CS_fsm_reg[5] ;
  wire [0:0]\ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[6] ;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_clk;
  wire ap_condition_220__0;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_5;
  wire ap_rst;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \axi_data_fu_84[23]_i_4_n_5 ;
  wire [0:0]grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg;
  wire grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg_0;
  wire icmp_ln133_fu_185_p2;
  wire \icmp_ln133_reg_259_reg[0] ;
  wire img0_data_full_n;
  wire \j_fu_76[10]_i_6_n_5 ;
  wire \j_fu_76[10]_i_7_n_5 ;
  wire \j_fu_76[10]_i_8_n_5 ;
  wire \j_fu_76[8]_i_2_n_5 ;
  wire [10:0]\j_fu_76_reg[10] ;
  wire \last_reg_145_reg[0] ;
  wire \last_reg_145_reg[0]_0 ;
  wire \last_reg_145_reg[0]_1 ;
  wire \last_reg_145_reg[0]_2 ;
  wire p_14_in;
  wire start_reg_124;
  wire stream_in_TVALID_int_regslice;
  wire we;

  LUT6 #(
    .INIT(64'hAAAAEEAEAAAAAAAA)) 
    \B_V_data_1_state[1]_i_3 
       (.I0(\B_V_data_1_state_reg[1] ),
        .I1(p_14_in),
        .I2(\ap_CS_fsm_reg[6] ),
        .I3(stream_in_TVALID_int_regslice),
        .I4(\B_V_data_1_state_reg[1]_0 ),
        .I5(\B_V_data_1_state_reg[1]_1 ),
        .O(ack_out));
  LUT6 #(
    .INIT(64'h0000F70000000000)) 
    \SRL_SIG[0][23]_i_1 
       (.I0(p_14_in),
        .I1(\ap_CS_fsm_reg[6] ),
        .I2(stream_in_TVALID_int_regslice),
        .I3(img0_data_full_n),
        .I4(\SRL_SIG_reg[1][0] ),
        .I5(Q),
        .O(we));
  LUT5 #(
    .INIT(32'h3FFF2AAA)) 
    \SRL_SIG[0][23]_i_2 
       (.I0(\SRL_SIG[0][23]_i_4_n_5 ),
        .I1(\j_fu_76[10]_i_7_n_5 ),
        .I2(\SRL_SIG[0][23]_i_5_n_5 ),
        .I3(\j_fu_76[10]_i_8_n_5 ),
        .I4(\axi_data_fu_84[23]_i_4_n_5 ),
        .O(p_14_in));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h00001500)) 
    \SRL_SIG[0][23]_i_4 
       (.I0(\last_reg_145_reg[0]_2 ),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[6] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\last_reg_145_reg[0]_1 ),
        .O(\SRL_SIG[0][23]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \SRL_SIG[0][23]_i_5 
       (.I0(\j_fu_76_reg[10] [2]),
        .I1(\j_fu_76_reg[10] [1]),
        .I2(\j_fu_76_reg[10] [0]),
        .O(\SRL_SIG[0][23]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFCFFCCCCDDDDCCCC)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_done_cache),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(icmp_ln133_fu_185_p2),
        .I4(Q),
        .I5(\ap_CS_fsm_reg[6] ),
        .O(\ap_CS_fsm_reg[5] [0]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h2020F000)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(icmp_ln133_fu_185_p2),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(Q),
        .I3(ap_done_cache),
        .I4(\ap_CS_fsm_reg[6] ),
        .O(\ap_CS_fsm_reg[5] [1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h4F40)) 
    ap_done_cache_i_1
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(icmp_ln133_fu_185_p2),
        .I2(\ap_CS_fsm_reg[6] ),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_5),
        .Q(ap_done_cache),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h880088A0)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\ap_CS_fsm_reg[6] ),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(icmp_ln133_fu_185_p2),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hDDFDDD5D)) 
    ap_loop_init_int_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[6] ),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(icmp_ln133_fu_185_p2),
        .O(ap_loop_init_int_i_1__0_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h00EA)) 
    \axi_data_fu_84[23]_i_1 
       (.I0(ap_condition_220__0),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[6] ),
        .I3(ap_block_pp0_stage0_11001__0),
        .O(E));
  LUT6 #(
    .INIT(64'h2200220022002300)) 
    \axi_data_fu_84[23]_i_3 
       (.I0(\axi_data_fu_84[23]_i_4_n_5 ),
        .I1(icmp_ln133_fu_185_p2),
        .I2(\SRL_SIG_reg[1][0] ),
        .I3(\ap_CS_fsm_reg[6] ),
        .I4(ap_loop_init_int),
        .I5(\last_reg_145_reg[0]_2 ),
        .O(ap_condition_220__0));
  LUT6 #(
    .INIT(64'h000000008888FF8F)) 
    \axi_data_fu_84[23]_i_4 
       (.I0(ap_loop_init_int),
        .I1(\ap_CS_fsm_reg[6] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\last_reg_145_reg[0]_1 ),
        .I4(\last_reg_145_reg[0]_0 ),
        .I5(start_reg_124),
        .O(\axi_data_fu_84[23]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hEAEE)) 
    grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[5]_0 ),
        .I1(\ap_CS_fsm_reg[6] ),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(icmp_ln133_fu_185_p2),
        .O(grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \icmp_ln133_reg_259[0]_i_1 
       (.I0(icmp_ln133_fu_185_p2),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(\last_reg_145_reg[0]_1 ),
        .O(\icmp_ln133_reg_259_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_76[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\j_fu_76_reg[10] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \j_fu_76[10]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(icmp_ln133_fu_185_p2),
        .I2(ap_loop_init_int),
        .I3(\ap_CS_fsm_reg[6] ),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \j_fu_76[10]_i_2 
       (.I0(icmp_ln133_fu_185_p2),
        .I1(\ap_CS_fsm_reg[6] ),
        .I2(ap_block_pp0_stage0_11001__0),
        .O(grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h00DF0020)) 
    \j_fu_76[10]_i_3 
       (.I0(\j_fu_76_reg[10] [8]),
        .I1(\j_fu_76[10]_i_6_n_5 ),
        .I2(\j_fu_76_reg[10] [9]),
        .I3(ap_loop_init_int),
        .I4(\j_fu_76_reg[10] [10]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h080808FF08080808)) 
    \j_fu_76[10]_i_4 
       (.I0(p_14_in),
        .I1(\ap_CS_fsm_reg[6] ),
        .I2(stream_in_TVALID_int_regslice),
        .I3(img0_data_full_n),
        .I4(\last_reg_145_reg[0]_1 ),
        .I5(ap_enable_reg_pp0_iter1),
        .O(ap_block_pp0_stage0_11001__0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \j_fu_76[10]_i_5 
       (.I0(\j_fu_76[10]_i_7_n_5 ),
        .I1(\j_fu_76_reg[10] [2]),
        .I2(\j_fu_76_reg[10] [1]),
        .I3(\j_fu_76_reg[10] [0]),
        .I4(\j_fu_76[10]_i_8_n_5 ),
        .O(icmp_ln133_fu_185_p2));
  LUT6 #(
    .INIT(64'hFF7F7F7FFFFFFFFF)) 
    \j_fu_76[10]_i_6 
       (.I0(\j_fu_76[8]_i_2_n_5 ),
        .I1(\j_fu_76_reg[10] [6]),
        .I2(\j_fu_76_reg[10] [5]),
        .I3(ap_loop_init_int),
        .I4(\ap_CS_fsm_reg[6] ),
        .I5(\j_fu_76_reg[10] [7]),
        .O(\j_fu_76[10]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \j_fu_76[10]_i_7 
       (.I0(\j_fu_76_reg[10] [6]),
        .I1(\j_fu_76_reg[10] [5]),
        .I2(\j_fu_76_reg[10] [4]),
        .I3(\j_fu_76_reg[10] [3]),
        .O(\j_fu_76[10]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h0000002000200020)) 
    \j_fu_76[10]_i_8 
       (.I0(\j_fu_76_reg[10] [8]),
        .I1(\j_fu_76_reg[10] [7]),
        .I2(\j_fu_76_reg[10] [10]),
        .I3(\j_fu_76_reg[10] [9]),
        .I4(\ap_CS_fsm_reg[6] ),
        .I5(ap_loop_init_int),
        .O(\j_fu_76[10]_i_8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \j_fu_76[1]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\j_fu_76_reg[10] [1]),
        .I2(\j_fu_76_reg[10] [0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \j_fu_76[2]_i_1 
       (.I0(\j_fu_76_reg[10] [1]),
        .I1(\j_fu_76_reg[10] [0]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_76_reg[10] [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \j_fu_76[3]_i_1 
       (.I0(\j_fu_76_reg[10] [0]),
        .I1(\j_fu_76_reg[10] [1]),
        .I2(\j_fu_76_reg[10] [2]),
        .I3(ap_loop_init_int),
        .I4(\j_fu_76_reg[10] [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \j_fu_76[4]_i_1 
       (.I0(\j_fu_76_reg[10] [2]),
        .I1(\j_fu_76_reg[10] [1]),
        .I2(\j_fu_76_reg[10] [0]),
        .I3(\j_fu_76_reg[10] [3]),
        .I4(ap_loop_init),
        .I5(\j_fu_76_reg[10] [4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \j_fu_76[5]_i_1 
       (.I0(\j_fu_76_reg[10] [5]),
        .I1(ap_loop_init_int),
        .I2(\j_fu_76[8]_i_2_n_5 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \j_fu_76[6]_i_1 
       (.I0(\j_fu_76[8]_i_2_n_5 ),
        .I1(\j_fu_76_reg[10] [5]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_76_reg[10] [6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \j_fu_76[7]_i_1 
       (.I0(\j_fu_76_reg[10] [7]),
        .I1(\j_fu_76[8]_i_2_n_5 ),
        .I2(\j_fu_76_reg[10] [6]),
        .I3(\j_fu_76_reg[10] [5]),
        .I4(ap_loop_init_int),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h007F00FF00800000)) 
    \j_fu_76[8]_i_1 
       (.I0(\j_fu_76[8]_i_2_n_5 ),
        .I1(\j_fu_76_reg[10] [6]),
        .I2(\j_fu_76_reg[10] [5]),
        .I3(ap_loop_init),
        .I4(\j_fu_76_reg[10] [7]),
        .I5(\j_fu_76_reg[10] [8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \j_fu_76[8]_i_2 
       (.I0(ap_loop_init),
        .I1(\j_fu_76_reg[10] [4]),
        .I2(\j_fu_76_reg[10] [3]),
        .I3(\j_fu_76_reg[10] [0]),
        .I4(\j_fu_76_reg[10] [1]),
        .I5(\j_fu_76_reg[10] [2]),
        .O(\j_fu_76[8]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \j_fu_76[8]_i_3 
       (.I0(ap_loop_init_int),
        .I1(\ap_CS_fsm_reg[6] ),
        .O(ap_loop_init));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h0B04)) 
    \j_fu_76[9]_i_1 
       (.I0(\j_fu_76[10]_i_6_n_5 ),
        .I1(\j_fu_76_reg[10] [8]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_76_reg[10] [9]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hC4C5C4C4C4C0C4C4)) 
    \last_reg_145[0]_i_1 
       (.I0(ap_loop_init),
        .I1(\last_reg_145_reg[0]_0 ),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(\last_reg_145_reg[0]_1 ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\last_reg_145_reg[0]_2 ),
        .O(\last_reg_145_reg[0] ));
endmodule

(* ORIG_REF_NAME = "ModeFilter_flow_control_loop_pipe_sequential_init" *) 
module system_ModeFilter_0_0_ModeFilter_flow_control_loop_pipe_sequential_init_4
   (E,
    ap_loop_exit_ready2_carry,
    D,
    address0,
    \col_fu_52_reg[10] ,
    S,
    grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_ap_ready,
    \ap_CS_fsm_reg[8] ,
    grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_ap_start_reg_reg,
    SR,
    ap_done_cache_reg_0,
    ap_clk,
    ap_loop_init_int_reg_0,
    CO,
    Q,
    ram_reg_1,
    \ap_CS_fsm_reg[6] ,
    \ap_CS_fsm_reg[6]_0 ,
    ap_loop_exit_ready_pp0_iter1_reg,
    \ap_CS_fsm_reg[5] ,
    ap_rst_n);
  output [0:0]E;
  output [0:0]ap_loop_exit_ready2_carry;
  output [10:0]D;
  output [10:0]address0;
  output [10:0]\col_fu_52_reg[10] ;
  output [3:0]S;
  output grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_ap_ready;
  output [1:0]\ap_CS_fsm_reg[8] ;
  output grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_ap_start_reg_reg;
  output [0:0]SR;
  input ap_done_cache_reg_0;
  input ap_clk;
  input ap_loop_init_int_reg_0;
  input [0:0]CO;
  input [10:0]Q;
  input [10:0]ram_reg_1;
  input [2:0]\ap_CS_fsm_reg[6] ;
  input \ap_CS_fsm_reg[6]_0 ;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input [0:0]\ap_CS_fsm_reg[5] ;
  input ap_rst_n;

  wire [0:0]CO;
  wire [10:0]D;
  wire [0:0]E;
  wire [10:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [10:0]address0;
  wire [0:0]\ap_CS_fsm_reg[5] ;
  wire [2:0]\ap_CS_fsm_reg[6] ;
  wire \ap_CS_fsm_reg[6]_0 ;
  wire [1:0]\ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__4_n_5;
  wire ap_done_cache_reg_0;
  wire [0:0]ap_loop_exit_ready2_carry;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__5_n_5;
  wire ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire \col_fu_52[10]_i_4_n_5 ;
  wire \col_fu_52[6]_i_2_n_5 ;
  wire \col_fu_52[6]_i_3_n_5 ;
  wire \col_fu_52[7]_i_2_n_5 ;
  wire [10:0]\col_fu_52_reg[10] ;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_ap_ready;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_ap_start_reg_reg;
  wire [10:0]ram_reg_1;

  LUT6 #(
    .INIT(64'h4F444F4F44444444)) 
    \ap_CS_fsm[5]_i_1__0 
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(\ap_CS_fsm_reg[6] [0]),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(ap_done_cache),
        .I5(\ap_CS_fsm_reg[6] [1]),
        .O(\ap_CS_fsm_reg[8] [0]));
  LUT6 #(
    .INIT(64'hF8FFF8F888888888)) 
    \ap_CS_fsm[6]_i_1__0 
       (.I0(\ap_CS_fsm_reg[6]_0 ),
        .I1(\ap_CS_fsm_reg[6] [2]),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(ap_done_cache),
        .I5(\ap_CS_fsm_reg[6] [1]),
        .O(\ap_CS_fsm_reg[8] [1]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    ap_done_cache_i_1__4
       (.I0(ap_loop_init_int_reg_0),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__4_n_5),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_0));
  LUT4 #(
    .INIT(16'h0070)) 
    ap_loop_exit_ready2_carry_i_1
       (.I0(ap_loop_init_int_reg_0),
        .I1(ap_loop_init_int),
        .I2(Q[10]),
        .I3(Q[9]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h00000070)) 
    ap_loop_exit_ready2_carry_i_2
       (.I0(ap_loop_init_int_reg_0),
        .I1(ap_loop_init_int),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(Q[6]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'hC0C0C0D5)) 
    ap_loop_exit_ready2_carry_i_3
       (.I0(Q[5]),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_0),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'hF000F111)) 
    ap_loop_exit_ready2_carry_i_4
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(ap_loop_init_int_reg_0),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(ap_loop_init_int_reg_0),
        .I1(CO),
        .O(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    ap_loop_init_int_i_1__5
       (.I0(ap_loop_init_int_reg_0),
        .I1(ap_loop_init_int),
        .I2(ap_rst_n),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .O(ap_loop_init_int_i_1__5_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__5_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \buf_addr_reg_170[0]_i_1 
       (.I0(Q[0]),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_loop_init_int),
        .O(\col_fu_52_reg[10] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \buf_addr_reg_170[10]_i_1 
       (.I0(CO),
        .O(ap_loop_exit_ready2_carry));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \buf_addr_reg_170[10]_i_2 
       (.I0(Q[10]),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_0),
        .O(\col_fu_52_reg[10] [10]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \buf_addr_reg_170[1]_i_1 
       (.I0(Q[1]),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_0),
        .O(\col_fu_52_reg[10] [1]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \buf_addr_reg_170[2]_i_1 
       (.I0(Q[2]),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_0),
        .O(\col_fu_52_reg[10] [2]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \buf_addr_reg_170[3]_i_1 
       (.I0(Q[3]),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_loop_init_int),
        .O(\col_fu_52_reg[10] [3]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \buf_addr_reg_170[4]_i_1 
       (.I0(Q[4]),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_0),
        .O(\col_fu_52_reg[10] [4]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \buf_addr_reg_170[5]_i_1 
       (.I0(Q[5]),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_loop_init_int),
        .O(\col_fu_52_reg[10] [5]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \buf_addr_reg_170[6]_i_1 
       (.I0(Q[6]),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_0),
        .O(\col_fu_52_reg[10] [6]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \buf_addr_reg_170[7]_i_1 
       (.I0(Q[7]),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_0),
        .O(\col_fu_52_reg[10] [7]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \buf_addr_reg_170[8]_i_1 
       (.I0(Q[8]),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_0),
        .O(\col_fu_52_reg[10] [8]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \buf_addr_reg_170[9]_i_1 
       (.I0(Q[9]),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_0),
        .O(\col_fu_52_reg[10] [9]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \col_fu_52[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \col_fu_52[10]_i_1 
       (.I0(ap_loop_init_int),
        .I1(ap_loop_init_int_reg_0),
        .I2(CO),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \col_fu_52[10]_i_2 
       (.I0(ap_loop_init_int_reg_0),
        .I1(CO),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h12222222)) 
    \col_fu_52[10]_i_3 
       (.I0(Q[10]),
        .I1(ap_loop_init_int),
        .I2(Q[8]),
        .I3(\col_fu_52[10]_i_4_n_5 ),
        .I4(Q[9]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h0000088800000000)) 
    \col_fu_52[10]_i_4 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(ap_loop_init_int_reg_0),
        .I3(ap_loop_init_int),
        .I4(\col_fu_52[7]_i_2_n_5 ),
        .I5(Q[6]),
        .O(\col_fu_52[10]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \col_fu_52[1]_i_1 
       (.I0(Q[0]),
        .I1(ap_loop_init_int),
        .I2(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h1222)) 
    \col_fu_52[2]_i_1 
       (.I0(Q[2]),
        .I1(ap_loop_init_int),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h006A00AA)) 
    \col_fu_52[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .I4(Q[1]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h060A0A0A0A0A0A0A)) 
    \col_fu_52[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(\col_fu_52[6]_i_3_n_5 ),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h00AA006A)) 
    \col_fu_52[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(ap_loop_init_int),
        .I4(\col_fu_52[6]_i_2_n_5 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h090A0A0A0A0A0A0A)) 
    \col_fu_52[6]_i_1 
       (.I0(Q[6]),
        .I1(\col_fu_52[6]_i_2_n_5 ),
        .I2(\col_fu_52[6]_i_3_n_5 ),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'hD5FFFFFF)) 
    \col_fu_52[6]_i_2 
       (.I0(Q[1]),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_0),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\col_fu_52[6]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \col_fu_52[6]_i_3 
       (.I0(ap_loop_init_int_reg_0),
        .I1(ap_loop_init_int),
        .O(\col_fu_52[6]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h0A060A0A)) 
    \col_fu_52[7]_i_1 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(ap_loop_init_int),
        .I3(\col_fu_52[7]_i_2_n_5 ),
        .I4(Q[6]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hDFFFFFFFFFFFFFFF)) 
    \col_fu_52[7]_i_2 
       (.I0(Q[1]),
        .I1(\col_fu_52[6]_i_3_n_5 ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(\col_fu_52[7]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \col_fu_52[8]_i_1 
       (.I0(ap_loop_init_int),
        .I1(Q[8]),
        .I2(\col_fu_52[10]_i_4_n_5 ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'hB444)) 
    \col_fu_52[9]_i_1 
       (.I0(ap_loop_init_int),
        .I1(Q[9]),
        .I2(\col_fu_52[10]_i_4_n_5 ),
        .I3(Q[8]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_ap_start_reg_i_1
       (.I0(CO),
        .I1(ap_loop_init_int_reg_0),
        .I2(\ap_CS_fsm_reg[5] ),
        .I3(\ap_CS_fsm_reg[6] [0]),
        .O(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_ap_start_reg_reg));
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    ram_reg_0_i_14
       (.I0(ram_reg_1[10]),
        .I1(\ap_CS_fsm_reg[6] [2]),
        .I2(Q[10]),
        .I3(ap_loop_init_int),
        .I4(ap_loop_init_int_reg_0),
        .O(address0[10]));
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    ram_reg_0_i_15
       (.I0(ram_reg_1[9]),
        .I1(\ap_CS_fsm_reg[6] [2]),
        .I2(Q[9]),
        .I3(ap_loop_init_int),
        .I4(ap_loop_init_int_reg_0),
        .O(address0[9]));
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    ram_reg_0_i_16
       (.I0(ram_reg_1[8]),
        .I1(\ap_CS_fsm_reg[6] [2]),
        .I2(Q[8]),
        .I3(ap_loop_init_int),
        .I4(ap_loop_init_int_reg_0),
        .O(address0[8]));
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    ram_reg_0_i_17
       (.I0(ram_reg_1[7]),
        .I1(\ap_CS_fsm_reg[6] [2]),
        .I2(Q[7]),
        .I3(ap_loop_init_int),
        .I4(ap_loop_init_int_reg_0),
        .O(address0[7]));
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    ram_reg_0_i_18
       (.I0(ram_reg_1[6]),
        .I1(\ap_CS_fsm_reg[6] [2]),
        .I2(Q[6]),
        .I3(ap_loop_init_int),
        .I4(ap_loop_init_int_reg_0),
        .O(address0[6]));
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    ram_reg_0_i_19
       (.I0(ram_reg_1[5]),
        .I1(\ap_CS_fsm_reg[6] [2]),
        .I2(Q[5]),
        .I3(ap_loop_init_int_reg_0),
        .I4(ap_loop_init_int),
        .O(address0[5]));
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    ram_reg_0_i_20
       (.I0(ram_reg_1[4]),
        .I1(\ap_CS_fsm_reg[6] [2]),
        .I2(Q[4]),
        .I3(ap_loop_init_int),
        .I4(ap_loop_init_int_reg_0),
        .O(address0[4]));
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    ram_reg_0_i_21
       (.I0(ram_reg_1[3]),
        .I1(\ap_CS_fsm_reg[6] [2]),
        .I2(Q[3]),
        .I3(ap_loop_init_int_reg_0),
        .I4(ap_loop_init_int),
        .O(address0[3]));
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    ram_reg_0_i_22
       (.I0(ram_reg_1[2]),
        .I1(\ap_CS_fsm_reg[6] [2]),
        .I2(Q[2]),
        .I3(ap_loop_init_int),
        .I4(ap_loop_init_int_reg_0),
        .O(address0[2]));
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    ram_reg_0_i_23
       (.I0(ram_reg_1[1]),
        .I1(\ap_CS_fsm_reg[6] [2]),
        .I2(Q[1]),
        .I3(ap_loop_init_int),
        .I4(ap_loop_init_int_reg_0),
        .O(address0[1]));
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    ram_reg_0_i_24
       (.I0(ram_reg_1[0]),
        .I1(\ap_CS_fsm_reg[6] [2]),
        .I2(Q[0]),
        .I3(ap_loop_init_int_reg_0),
        .I4(ap_loop_init_int),
        .O(address0[0]));
endmodule

(* ORIG_REF_NAME = "ModeFilter_flow_control_loop_pipe_sequential_init" *) 
module system_ModeFilter_0_0_ModeFilter_flow_control_loop_pipe_sequential_init_5
   (ap_rst_n_0,
    SR,
    D,
    E,
    \col_fu_62_reg[10] ,
    \col_fu_62_reg[10]_0 ,
    S,
    grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_ap_start_reg_reg,
    ap_done_cache_reg_0,
    ap_clk,
    ap_rst_n,
    CO,
    \col_fu_62_reg[0] ,
    img0_data_empty_n,
    \col_3_reg_180_reg[10] ,
    Q,
    \ap_CS_fsm_reg[4] ,
    \col_3_reg_180_reg[10]_0 );
  output ap_rst_n_0;
  output [0:0]SR;
  output [1:0]D;
  output [0:0]E;
  output [10:0]\col_fu_62_reg[10] ;
  output [10:0]\col_fu_62_reg[10]_0 ;
  output [3:0]S;
  output grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_ap_start_reg_reg;
  input ap_done_cache_reg_0;
  input ap_clk;
  input ap_rst_n;
  input [0:0]CO;
  input \col_fu_62_reg[0] ;
  input img0_data_empty_n;
  input \col_3_reg_180_reg[10] ;
  input [2:0]Q;
  input [0:0]\ap_CS_fsm_reg[4] ;
  input [10:0]\col_3_reg_180_reg[10]_0 ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [0:0]\ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__3_n_5;
  wire ap_done_cache_reg_0;
  wire ap_done_reg1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__3_n_5;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \col_3_reg_180_reg[10] ;
  wire [10:0]\col_3_reg_180_reg[10]_0 ;
  wire \col_fu_62[10]_i_4_n_5 ;
  wire \col_fu_62[6]_i_2_n_5 ;
  wire \col_fu_62[6]_i_3_n_5 ;
  wire \col_fu_62[7]_i_2_n_5 ;
  wire \col_fu_62_reg[0] ;
  wire [10:0]\col_fu_62_reg[10] ;
  wire [10:0]\col_fu_62_reg[10]_0 ;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_ap_start_reg_reg;
  wire img0_data_empty_n;

  LUT5 #(
    .INIT(32'hEFEEAAAA)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(Q[0]),
        .I1(ap_done_reg1),
        .I2(\col_3_reg_180_reg[10] ),
        .I3(ap_done_cache),
        .I4(Q[2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h8F888F8F88888888)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(\ap_CS_fsm_reg[4] ),
        .I1(Q[1]),
        .I2(ap_done_reg1),
        .I3(\col_3_reg_180_reg[10] ),
        .I4(ap_done_cache),
        .I5(Q[2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'hA200)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(CO),
        .I1(\col_fu_62_reg[0] ),
        .I2(img0_data_empty_n),
        .I3(\col_3_reg_180_reg[10] ),
        .O(ap_done_reg1));
  LUT5 #(
    .INIT(32'hA2FFA200)) 
    ap_done_cache_i_1__3
       (.I0(CO),
        .I1(\col_fu_62_reg[0] ),
        .I2(img0_data_empty_n),
        .I3(\col_3_reg_180_reg[10] ),
        .I4(ap_done_cache),
        .O(ap_done_cache_i_1__3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__3_n_5),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_0));
  LUT4 #(
    .INIT(16'h0070)) 
    ap_done_reg6_carry_i_1
       (.I0(\col_3_reg_180_reg[10] ),
        .I1(ap_loop_init_int),
        .I2(\col_3_reg_180_reg[10]_0 [10]),
        .I3(\col_3_reg_180_reg[10]_0 [9]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h00000070)) 
    ap_done_reg6_carry_i_2
       (.I0(\col_3_reg_180_reg[10] ),
        .I1(ap_loop_init_int),
        .I2(\col_3_reg_180_reg[10]_0 [8]),
        .I3(\col_3_reg_180_reg[10]_0 [7]),
        .I4(\col_3_reg_180_reg[10]_0 [6]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'hC0C0C0D5)) 
    ap_done_reg6_carry_i_3
       (.I0(\col_3_reg_180_reg[10]_0 [5]),
        .I1(ap_loop_init_int),
        .I2(\col_3_reg_180_reg[10] ),
        .I3(\col_3_reg_180_reg[10]_0 [3]),
        .I4(\col_3_reg_180_reg[10]_0 [4]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'hF000F111)) 
    ap_done_reg6_carry_i_4
       (.I0(\col_3_reg_180_reg[10]_0 [1]),
        .I1(\col_3_reg_180_reg[10]_0 [0]),
        .I2(\col_3_reg_180_reg[10] ),
        .I3(ap_loop_init_int),
        .I4(\col_3_reg_180_reg[10]_0 [2]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'h22A200A0)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_rst_n),
        .I1(CO),
        .I2(\col_fu_62_reg[0] ),
        .I3(img0_data_empty_n),
        .I4(\col_3_reg_180_reg[10] ),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hF3F3BBF3BBBBBBBB)) 
    ap_loop_init_int_i_1__3
       (.I0(ap_loop_init_int),
        .I1(ap_rst_n),
        .I2(CO),
        .I3(\col_fu_62_reg[0] ),
        .I4(img0_data_empty_n),
        .I5(\col_3_reg_180_reg[10] ),
        .O(ap_loop_init_int_i_1__3_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__3_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \col_3_reg_180[0]_i_1 
       (.I0(\col_3_reg_180_reg[10]_0 [0]),
        .I1(\col_3_reg_180_reg[10] ),
        .I2(ap_loop_init_int),
        .O(\col_fu_62_reg[10]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \col_3_reg_180[10]_i_2 
       (.I0(\col_3_reg_180_reg[10]_0 [10]),
        .I1(ap_loop_init_int),
        .I2(\col_3_reg_180_reg[10] ),
        .O(\col_fu_62_reg[10]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \col_3_reg_180[1]_i_1 
       (.I0(\col_3_reg_180_reg[10]_0 [1]),
        .I1(ap_loop_init_int),
        .I2(\col_3_reg_180_reg[10] ),
        .O(\col_fu_62_reg[10]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \col_3_reg_180[2]_i_1 
       (.I0(\col_3_reg_180_reg[10]_0 [2]),
        .I1(ap_loop_init_int),
        .I2(\col_3_reg_180_reg[10] ),
        .O(\col_fu_62_reg[10]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \col_3_reg_180[3]_i_1 
       (.I0(\col_3_reg_180_reg[10]_0 [3]),
        .I1(\col_3_reg_180_reg[10] ),
        .I2(ap_loop_init_int),
        .O(\col_fu_62_reg[10]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \col_3_reg_180[4]_i_1 
       (.I0(\col_3_reg_180_reg[10]_0 [4]),
        .I1(ap_loop_init_int),
        .I2(\col_3_reg_180_reg[10] ),
        .O(\col_fu_62_reg[10]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \col_3_reg_180[5]_i_1 
       (.I0(\col_3_reg_180_reg[10]_0 [5]),
        .I1(\col_3_reg_180_reg[10] ),
        .I2(ap_loop_init_int),
        .O(\col_fu_62_reg[10]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \col_3_reg_180[6]_i_1 
       (.I0(\col_3_reg_180_reg[10]_0 [6]),
        .I1(ap_loop_init_int),
        .I2(\col_3_reg_180_reg[10] ),
        .O(\col_fu_62_reg[10]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \col_3_reg_180[7]_i_1 
       (.I0(\col_3_reg_180_reg[10]_0 [7]),
        .I1(ap_loop_init_int),
        .I2(\col_3_reg_180_reg[10] ),
        .O(\col_fu_62_reg[10]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \col_3_reg_180[8]_i_1 
       (.I0(\col_3_reg_180_reg[10]_0 [8]),
        .I1(ap_loop_init_int),
        .I2(\col_3_reg_180_reg[10] ),
        .O(\col_fu_62_reg[10]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \col_3_reg_180[9]_i_1 
       (.I0(\col_3_reg_180_reg[10]_0 [9]),
        .I1(ap_loop_init_int),
        .I2(\col_3_reg_180_reg[10] ),
        .O(\col_fu_62_reg[10]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \col_fu_62[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\col_3_reg_180_reg[10]_0 [0]),
        .O(\col_fu_62_reg[10] [0]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'h80880000)) 
    \col_fu_62[10]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\col_3_reg_180_reg[10] ),
        .I2(img0_data_empty_n),
        .I3(\col_fu_62_reg[0] ),
        .I4(CO),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \col_fu_62[10]_i_2 
       (.I0(\col_fu_62_reg[0] ),
        .I1(img0_data_empty_n),
        .I2(\col_3_reg_180_reg[10] ),
        .I3(CO),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h12222222)) 
    \col_fu_62[10]_i_3 
       (.I0(\col_3_reg_180_reg[10]_0 [10]),
        .I1(ap_loop_init_int),
        .I2(\col_3_reg_180_reg[10]_0 [8]),
        .I3(\col_fu_62[10]_i_4_n_5 ),
        .I4(\col_3_reg_180_reg[10]_0 [9]),
        .O(\col_fu_62_reg[10] [10]));
  LUT6 #(
    .INIT(64'h0000088800000000)) 
    \col_fu_62[10]_i_4 
       (.I0(\col_3_reg_180_reg[10]_0 [7]),
        .I1(\col_3_reg_180_reg[10]_0 [5]),
        .I2(\col_3_reg_180_reg[10] ),
        .I3(ap_loop_init_int),
        .I4(\col_fu_62[7]_i_2_n_5 ),
        .I5(\col_3_reg_180_reg[10]_0 [6]),
        .O(\col_fu_62[10]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \col_fu_62[1]_i_1 
       (.I0(\col_3_reg_180_reg[10]_0 [0]),
        .I1(ap_loop_init_int),
        .I2(\col_3_reg_180_reg[10]_0 [1]),
        .O(\col_fu_62_reg[10] [1]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h1222)) 
    \col_fu_62[2]_i_1 
       (.I0(\col_3_reg_180_reg[10]_0 [2]),
        .I1(ap_loop_init_int),
        .I2(\col_3_reg_180_reg[10]_0 [0]),
        .I3(\col_3_reg_180_reg[10]_0 [1]),
        .O(\col_fu_62_reg[10] [2]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'h006A00AA)) 
    \col_fu_62[3]_i_1 
       (.I0(\col_3_reg_180_reg[10]_0 [3]),
        .I1(\col_3_reg_180_reg[10]_0 [2]),
        .I2(\col_3_reg_180_reg[10]_0 [0]),
        .I3(ap_loop_init_int),
        .I4(\col_3_reg_180_reg[10]_0 [1]),
        .O(\col_fu_62_reg[10] [3]));
  LUT6 #(
    .INIT(64'h060A0A0A0A0A0A0A)) 
    \col_fu_62[4]_i_1 
       (.I0(\col_3_reg_180_reg[10]_0 [4]),
        .I1(\col_3_reg_180_reg[10]_0 [1]),
        .I2(\col_fu_62[6]_i_3_n_5 ),
        .I3(\col_3_reg_180_reg[10]_0 [0]),
        .I4(\col_3_reg_180_reg[10]_0 [2]),
        .I5(\col_3_reg_180_reg[10]_0 [3]),
        .O(\col_fu_62_reg[10] [4]));
  LUT5 #(
    .INIT(32'h00AA006A)) 
    \col_fu_62[5]_i_1 
       (.I0(\col_3_reg_180_reg[10]_0 [5]),
        .I1(\col_3_reg_180_reg[10]_0 [4]),
        .I2(\col_3_reg_180_reg[10]_0 [3]),
        .I3(ap_loop_init_int),
        .I4(\col_fu_62[6]_i_2_n_5 ),
        .O(\col_fu_62_reg[10] [5]));
  LUT6 #(
    .INIT(64'h090A0A0A0A0A0A0A)) 
    \col_fu_62[6]_i_1 
       (.I0(\col_3_reg_180_reg[10]_0 [6]),
        .I1(\col_fu_62[6]_i_2_n_5 ),
        .I2(\col_fu_62[6]_i_3_n_5 ),
        .I3(\col_3_reg_180_reg[10]_0 [3]),
        .I4(\col_3_reg_180_reg[10]_0 [4]),
        .I5(\col_3_reg_180_reg[10]_0 [5]),
        .O(\col_fu_62_reg[10] [6]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'hD5FFFFFF)) 
    \col_fu_62[6]_i_2 
       (.I0(\col_3_reg_180_reg[10]_0 [1]),
        .I1(ap_loop_init_int),
        .I2(\col_3_reg_180_reg[10] ),
        .I3(\col_3_reg_180_reg[10]_0 [0]),
        .I4(\col_3_reg_180_reg[10]_0 [2]),
        .O(\col_fu_62[6]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \col_fu_62[6]_i_3 
       (.I0(\col_3_reg_180_reg[10] ),
        .I1(ap_loop_init_int),
        .O(\col_fu_62[6]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h0A060A0A)) 
    \col_fu_62[7]_i_1 
       (.I0(\col_3_reg_180_reg[10]_0 [7]),
        .I1(\col_3_reg_180_reg[10]_0 [5]),
        .I2(ap_loop_init_int),
        .I3(\col_fu_62[7]_i_2_n_5 ),
        .I4(\col_3_reg_180_reg[10]_0 [6]),
        .O(\col_fu_62_reg[10] [7]));
  LUT6 #(
    .INIT(64'hDFFFFFFFFFFFFFFF)) 
    \col_fu_62[7]_i_2 
       (.I0(\col_3_reg_180_reg[10]_0 [1]),
        .I1(\col_fu_62[6]_i_3_n_5 ),
        .I2(\col_3_reg_180_reg[10]_0 [0]),
        .I3(\col_3_reg_180_reg[10]_0 [2]),
        .I4(\col_3_reg_180_reg[10]_0 [3]),
        .I5(\col_3_reg_180_reg[10]_0 [4]),
        .O(\col_fu_62[7]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \col_fu_62[8]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\col_3_reg_180_reg[10]_0 [8]),
        .I2(\col_fu_62[10]_i_4_n_5 ),
        .O(\col_fu_62_reg[10] [8]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hB444)) 
    \col_fu_62[9]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\col_3_reg_180_reg[10]_0 [9]),
        .I2(\col_fu_62[10]_i_4_n_5 ),
        .I3(\col_3_reg_180_reg[10]_0 [8]),
        .O(\col_fu_62_reg[10] [9]));
  LUT6 #(
    .INIT(64'hFFFF20AA20AA20AA)) 
    grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_ap_start_reg_i_1
       (.I0(\col_3_reg_180_reg[10] ),
        .I1(img0_data_empty_n),
        .I2(\col_fu_62_reg[0] ),
        .I3(CO),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(Q[1]),
        .O(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_ap_start_reg_reg));
endmodule

(* ORIG_REF_NAME = "ModeFilter_flow_control_loop_pipe_sequential_init" *) 
module system_ModeFilter_0_0_ModeFilter_flow_control_loop_pipe_sequential_init_6
   (ap_loop_init_int,
    D,
    grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_start_reg_reg,
    grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_start_reg_reg_0,
    grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_start_reg_reg_1,
    \row_ind_fu_32_reg[1] ,
    \row_ind_fu_32_reg[1]_0 ,
    \row_ind_fu_32_reg[1]_1 ,
    \row_ind_fu_32_reg[1]_2 ,
    SR,
    ap_clk,
    \row_ind_3_fu_44_reg[1] ,
    \row_ind_3_fu_44_reg[1]_0 ,
    ap_rst_n,
    \ap_CS_fsm_reg[2] ,
    Q,
    grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_start_reg_reg_2,
    \row_ind_3_fu_44_reg[1]_1 ,
    \row_ind_2_fu_40_reg[1] ,
    \row_ind_2_fu_40_reg[0] ,
    row_ind_3_out);
  output ap_loop_init_int;
  output [1:0]D;
  output grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_start_reg_reg;
  output grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_start_reg_reg_0;
  output grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_start_reg_reg_1;
  output \row_ind_fu_32_reg[1] ;
  output \row_ind_fu_32_reg[1]_0 ;
  output \row_ind_fu_32_reg[1]_1 ;
  output \row_ind_fu_32_reg[1]_2 ;
  input [0:0]SR;
  input ap_clk;
  input \row_ind_3_fu_44_reg[1] ;
  input \row_ind_3_fu_44_reg[1]_0 ;
  input ap_rst_n;
  input \ap_CS_fsm_reg[2] ;
  input [1:0]Q;
  input grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_start_reg_reg_2;
  input [1:0]\row_ind_3_fu_44_reg[1]_1 ;
  input \row_ind_2_fu_40_reg[1] ;
  input \row_ind_2_fu_40_reg[0] ;
  input [1:0]row_ind_3_out;

  wire [1:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__2_n_5;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__2_n_5;
  wire ap_rst_n;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_start_reg_reg;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_start_reg_reg_0;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_start_reg_reg_1;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_start_reg_reg_2;
  wire \row_ind_2_fu_40_reg[0] ;
  wire \row_ind_2_fu_40_reg[1] ;
  wire \row_ind_3_fu_44_reg[1] ;
  wire \row_ind_3_fu_44_reg[1]_0 ;
  wire [1:0]\row_ind_3_fu_44_reg[1]_1 ;
  wire [1:0]row_ind_3_out;
  wire row_ind_fu_32;
  wire \row_ind_fu_32_reg[1] ;
  wire \row_ind_fu_32_reg[1]_0 ;
  wire \row_ind_fu_32_reg[1]_1 ;
  wire \row_ind_fu_32_reg[1]_2 ;

  LUT6 #(
    .INIT(64'hFFFF8888888F8888)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(Q[0]),
        .I1(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_start_reg_reg_2),
        .I2(\ap_CS_fsm_reg[2] ),
        .I3(ap_done_cache),
        .I4(Q[1]),
        .I5(row_ind_fu_32),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'hF700)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(\row_ind_3_fu_44_reg[1]_0 ),
        .I1(\row_ind_3_fu_44_reg[1] ),
        .I2(ap_loop_init_int),
        .I3(\ap_CS_fsm_reg[2] ),
        .O(row_ind_fu_32));
  LUT6 #(
    .INIT(64'h08C8080808080808)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(ap_done_cache),
        .I1(Q[1]),
        .I2(\ap_CS_fsm_reg[2] ),
        .I3(ap_loop_init_int),
        .I4(\row_ind_3_fu_44_reg[1] ),
        .I5(\row_ind_3_fu_44_reg[1]_0 ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    ap_done_cache_i_1__2
       (.I0(\row_ind_3_fu_44_reg[1]_0 ),
        .I1(\row_ind_3_fu_44_reg[1] ),
        .I2(ap_loop_init_int),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(ap_done_cache),
        .O(ap_done_cache_i_1__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__2_n_5),
        .Q(ap_done_cache),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'h0F8FFF0F)) 
    ap_loop_init_int_i_1__2
       (.I0(\row_ind_3_fu_44_reg[1] ),
        .I1(\row_ind_3_fu_44_reg[1]_0 ),
        .I2(ap_rst_n),
        .I3(ap_loop_init_int),
        .I4(\ap_CS_fsm_reg[2] ),
        .O(ap_loop_init_int_i_1__2_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__2_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF8AAA8AAA8AAA)) 
    grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(ap_loop_init_int),
        .I2(\row_ind_3_fu_44_reg[1] ),
        .I3(\row_ind_3_fu_44_reg[1]_0 ),
        .I4(Q[0]),
        .I5(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_start_reg_reg_2),
        .O(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_start_reg_reg));
  LUT5 #(
    .INIT(32'h3F2F0000)) 
    \row_ind_1_fu_36[0]_i_1 
       (.I0(\row_ind_3_fu_44_reg[1]_0 ),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[2] ),
        .I3(\row_ind_3_fu_44_reg[1] ),
        .I4(row_ind_3_out[0]),
        .O(\row_ind_fu_32_reg[1]_2 ));
  LUT5 #(
    .INIT(32'h3F2F0000)) 
    \row_ind_1_fu_36[1]_i_1 
       (.I0(\row_ind_3_fu_44_reg[1]_0 ),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[2] ),
        .I3(\row_ind_3_fu_44_reg[1] ),
        .I4(row_ind_3_out[1]),
        .O(\row_ind_fu_32_reg[1]_1 ));
  LUT5 #(
    .INIT(32'hFFFF0400)) 
    \row_ind_2_fu_40[0]_i_1 
       (.I0(\row_ind_3_fu_44_reg[1]_0 ),
        .I1(\row_ind_3_fu_44_reg[1] ),
        .I2(ap_loop_init_int),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\row_ind_2_fu_40_reg[0] ),
        .O(\row_ind_fu_32_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hFBFF0000)) 
    \row_ind_2_fu_40[1]_i_1 
       (.I0(\row_ind_3_fu_44_reg[1]_0 ),
        .I1(\row_ind_3_fu_44_reg[1] ),
        .I2(ap_loop_init_int),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\row_ind_2_fu_40_reg[1] ),
        .O(\row_ind_fu_32_reg[1] ));
  LUT5 #(
    .INIT(32'hFDFF0000)) 
    \row_ind_3_fu_44[0]_i_1 
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(ap_loop_init_int),
        .I2(\row_ind_3_fu_44_reg[1] ),
        .I3(\row_ind_3_fu_44_reg[1]_0 ),
        .I4(\row_ind_3_fu_44_reg[1]_1 [0]),
        .O(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_start_reg_reg_1));
  LUT5 #(
    .INIT(32'hFFFF0200)) 
    \row_ind_3_fu_44[1]_i_1 
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(ap_loop_init_int),
        .I2(\row_ind_3_fu_44_reg[1] ),
        .I3(\row_ind_3_fu_44_reg[1]_0 ),
        .I4(\row_ind_3_fu_44_reg[1]_1 [1]),
        .O(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_start_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "ModeFilter_flow_control_loop_pipe_sequential_init" *) 
module system_ModeFilter_0_0_ModeFilter_flow_control_loop_pipe_sequential_init_7
   (ap_rst_n_0,
    empty_n_reg,
    E,
    D,
    ap_loop_exit_ready_pp0_iter10_reg_reg__0,
    \icmp_ln333_reg_671_pp0_iter10_reg_reg[0]__0 ,
    ap_sig_allocacmp_col,
    S,
    grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_ap_start_reg_reg,
    DI,
    ap_loop_init_int_reg_0,
    \col_4_fu_94_reg[4] ,
    \col_4_fu_94_reg[8] ,
    \col_4_fu_94_reg[11] ,
    \ap_CS_fsm_reg[7] ,
    \icmp_ln185_reg_645_reg[0] ,
    \cmp_i_i321_i_reg_535_reg[0] ,
    ap_loop_init_int_reg_1,
    grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_ap_start_reg_reg_0,
    SR,
    ap_clk,
    ap_loop_exit_ready_pp0_iter10_reg,
    ap_rst_n,
    \col_4_fu_94_reg[11]_0 ,
    CO,
    Q,
    img0_data_empty_n,
    ap_enable_reg_pp0_iter1,
    ap_done_cache_reg_0,
    and_ln185_reg_652,
    img1_data_full_n,
    icmp_ln333_reg_671_pp0_iter10_reg,
    ap_enable_reg_pp0_iter11,
    icmp_ln178_reg_641_pp0_iter10_reg,
    \col_reg_634_reg[11] ,
    \icmp_ln185_reg_645_reg[0]_0 ,
    icmp_ln185_reg_645,
    cmp_i_i321_i);
  output ap_rst_n_0;
  output empty_n_reg;
  output [0:0]E;
  output [0:0]D;
  output ap_loop_exit_ready_pp0_iter10_reg_reg__0;
  output \icmp_ln333_reg_671_pp0_iter10_reg_reg[0]__0 ;
  output [11:0]ap_sig_allocacmp_col;
  output [3:0]S;
  output [1:0]grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_ap_start_reg_reg;
  output [1:0]DI;
  output [0:0]ap_loop_init_int_reg_0;
  output [1:0]\col_4_fu_94_reg[4] ;
  output [1:0]\col_4_fu_94_reg[8] ;
  output [2:0]\col_4_fu_94_reg[11] ;
  output \ap_CS_fsm_reg[7] ;
  output \icmp_ln185_reg_645_reg[0] ;
  output \cmp_i_i321_i_reg_535_reg[0] ;
  output ap_loop_init_int_reg_1;
  output grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_ap_start_reg_reg_0;
  output [0:0]SR;
  input ap_clk;
  input ap_loop_exit_ready_pp0_iter10_reg;
  input ap_rst_n;
  input \col_4_fu_94_reg[11]_0 ;
  input [0:0]CO;
  input [1:0]Q;
  input img0_data_empty_n;
  input ap_enable_reg_pp0_iter1;
  input ap_done_cache_reg_0;
  input and_ln185_reg_652;
  input img1_data_full_n;
  input icmp_ln333_reg_671_pp0_iter10_reg;
  input ap_enable_reg_pp0_iter11;
  input icmp_ln178_reg_641_pp0_iter10_reg;
  input [11:0]\col_reg_634_reg[11] ;
  input [0:0]\icmp_ln185_reg_645_reg[0]_0 ;
  input icmp_ln185_reg_645;
  input cmp_i_i321_i;

  wire [0:0]CO;
  wire [0:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [1:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire and_ln185_reg_652;
  wire \ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__5_n_5;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter11;
  wire ap_loop_exit_ready_pp0_iter10_reg;
  wire ap_loop_exit_ready_pp0_iter10_reg_reg__0;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__4_n_5;
  wire [0:0]ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [11:0]ap_sig_allocacmp_col;
  wire cmp_i_i321_i;
  wire \cmp_i_i321_i_reg_535_reg[0] ;
  wire [2:0]\col_4_fu_94_reg[11] ;
  wire \col_4_fu_94_reg[11]_0 ;
  wire [1:0]\col_4_fu_94_reg[4] ;
  wire [1:0]\col_4_fu_94_reg[8] ;
  wire [11:0]\col_reg_634_reg[11] ;
  wire empty_n_reg;
  wire [1:0]grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_ap_start_reg_reg;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_ap_start_reg_reg_0;
  wire icmp_ln178_reg_641_pp0_iter10_reg;
  wire icmp_ln185_reg_645;
  wire \icmp_ln185_reg_645_reg[0] ;
  wire [0:0]\icmp_ln185_reg_645_reg[0]_0 ;
  wire icmp_ln333_reg_671_pp0_iter10_reg;
  wire \icmp_ln333_reg_671_pp0_iter10_reg_reg[0]__0 ;
  wire img0_data_empty_n;
  wire img1_data_full_n;

  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_state[1]_i_1__4 
       (.I0(ap_rst_n),
        .O(ap_rst_n_0));
  LUT3 #(
    .INIT(8'hFB)) 
    \SRL_SIG[0][23]_i_2__0 
       (.I0(icmp_ln333_reg_671_pp0_iter10_reg),
        .I1(ap_enable_reg_pp0_iter11),
        .I2(icmp_ln178_reg_641_pp0_iter10_reg),
        .O(\icmp_ln333_reg_671_pp0_iter10_reg_reg[0]__0 ));
  LUT4 #(
    .INIT(16'hC0D5)) 
    and_ln185_fu_355_p20_carry_i_1
       (.I0(\col_reg_634_reg[11] [11]),
        .I1(\col_4_fu_94_reg[11]_0 ),
        .I2(ap_loop_init_int),
        .I3(\col_reg_634_reg[11] [10]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'hC0D5)) 
    and_ln185_fu_355_p20_carry_i_2
       (.I0(\col_reg_634_reg[11] [9]),
        .I1(\col_4_fu_94_reg[11]_0 ),
        .I2(ap_loop_init_int),
        .I3(\col_reg_634_reg[11] [8]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h0070)) 
    and_ln185_fu_355_p20_carry_i_3
       (.I0(\col_4_fu_94_reg[11]_0 ),
        .I1(ap_loop_init_int),
        .I2(\col_reg_634_reg[11] [10]),
        .I3(\col_reg_634_reg[11] [11]),
        .O(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_ap_start_reg_reg[1]));
  LUT4 #(
    .INIT(16'h0070)) 
    and_ln185_fu_355_p20_carry_i_4
       (.I0(\col_4_fu_94_reg[11]_0 ),
        .I1(ap_loop_init_int),
        .I2(\col_reg_634_reg[11] [8]),
        .I3(\col_reg_634_reg[11] [9]),
        .O(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_ap_start_reg_reg[0]));
  LUT5 #(
    .INIT(32'hFFF80008)) 
    \and_ln185_reg_652[0]_i_1 
       (.I0(\icmp_ln185_reg_645_reg[0]_0 ),
        .I1(cmp_i_i321_i),
        .I2(CO),
        .I3(empty_n_reg),
        .I4(and_ln185_reg_652),
        .O(\cmp_i_i321_i_reg_535_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \ap_CS_fsm[6]_i_2 
       (.I0(empty_n_reg),
        .I1(ap_loop_exit_ready_pp0_iter10_reg),
        .I2(\col_4_fu_94_reg[11]_0 ),
        .I3(ap_done_cache),
        .O(ap_loop_exit_ready_pp0_iter10_reg_reg__0));
  LUT6 #(
    .INIT(64'hEFAAEFEFAAAAAAAA)) 
    \ap_CS_fsm[8]_i_1__0 
       (.I0(Q[0]),
        .I1(empty_n_reg),
        .I2(ap_loop_exit_ready_pp0_iter10_reg),
        .I3(\col_4_fu_94_reg[11]_0 ),
        .I4(ap_done_cache),
        .I5(Q[1]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h7530)) 
    ap_done_cache_i_1__5
       (.I0(\col_4_fu_94_reg[11]_0 ),
        .I1(empty_n_reg),
        .I2(ap_loop_exit_ready_pp0_iter10_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__5_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__5_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_0));
  LUT5 #(
    .INIT(32'h00000444)) 
    ap_loop_exit_ready2_carry_i_1__0
       (.I0(\col_reg_634_reg[11] [11]),
        .I1(\col_reg_634_reg[11] [10]),
        .I2(ap_loop_init_int),
        .I3(\col_4_fu_94_reg[11]_0 ),
        .I4(\col_reg_634_reg[11] [9]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h00000070)) 
    ap_loop_exit_ready2_carry_i_2__0
       (.I0(\col_4_fu_94_reg[11]_0 ),
        .I1(ap_loop_init_int),
        .I2(\col_reg_634_reg[11] [8]),
        .I3(\col_reg_634_reg[11] [6]),
        .I4(\col_reg_634_reg[11] [7]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'hF000F111)) 
    ap_loop_exit_ready2_carry_i_3__0
       (.I0(\col_reg_634_reg[11] [4]),
        .I1(\col_reg_634_reg[11] [5]),
        .I2(\col_4_fu_94_reg[11]_0 ),
        .I3(ap_loop_init_int),
        .I4(\col_reg_634_reg[11] [3]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h00000070)) 
    ap_loop_exit_ready2_carry_i_4__0
       (.I0(\col_4_fu_94_reg[11]_0 ),
        .I1(ap_loop_init_int),
        .I2(\col_reg_634_reg[11] [0]),
        .I3(\col_reg_634_reg[11] [1]),
        .I4(\col_reg_634_reg[11] [2]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_i_1
       (.I0(\col_4_fu_94_reg[11]_0 ),
        .I1(CO),
        .O(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_ap_start_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hF3BBF3FB)) 
    ap_loop_init_int_i_1__4
       (.I0(ap_loop_exit_ready_pp0_iter10_reg),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(empty_n_reg),
        .I4(\col_4_fu_94_reg[11]_0 ),
        .O(ap_loop_init_int_i_1__4_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__4_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \col_4_fu_94[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\col_reg_634_reg[11] [0]),
        .O(ap_loop_init_int_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \col_4_fu_94[11]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\col_4_fu_94_reg[11]_0 ),
        .I2(empty_n_reg),
        .I3(CO),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \col_4_fu_94[11]_i_2 
       (.I0(empty_n_reg),
        .I1(\col_4_fu_94_reg[11]_0 ),
        .I2(CO),
        .O(E));
  LUT3 #(
    .INIT(8'h2A)) 
    col_5_fu_343_p2_carry__0_i_1
       (.I0(\col_reg_634_reg[11] [8]),
        .I1(ap_loop_init_int),
        .I2(\col_4_fu_94_reg[11]_0 ),
        .O(\col_4_fu_94_reg[8] [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    col_5_fu_343_p2_carry__0_i_2
       (.I0(\col_reg_634_reg[11] [7]),
        .I1(ap_loop_init_int),
        .I2(\col_4_fu_94_reg[11]_0 ),
        .O(ap_sig_allocacmp_col[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    col_5_fu_343_p2_carry__0_i_3
       (.I0(\col_reg_634_reg[11] [6]),
        .I1(ap_loop_init_int),
        .I2(\col_4_fu_94_reg[11]_0 ),
        .O(ap_sig_allocacmp_col[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    col_5_fu_343_p2_carry__0_i_4
       (.I0(\col_reg_634_reg[11] [5]),
        .I1(ap_loop_init_int),
        .I2(\col_4_fu_94_reg[11]_0 ),
        .O(\col_4_fu_94_reg[8] [0]));
  LUT3 #(
    .INIT(8'h2A)) 
    col_5_fu_343_p2_carry__1_i_1
       (.I0(\col_reg_634_reg[11] [11]),
        .I1(ap_loop_init_int),
        .I2(\col_4_fu_94_reg[11]_0 ),
        .O(\col_4_fu_94_reg[11] [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    col_5_fu_343_p2_carry__1_i_2
       (.I0(\col_reg_634_reg[11] [10]),
        .I1(ap_loop_init_int),
        .I2(\col_4_fu_94_reg[11]_0 ),
        .O(\col_4_fu_94_reg[11] [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    col_5_fu_343_p2_carry__1_i_3
       (.I0(\col_reg_634_reg[11] [9]),
        .I1(ap_loop_init_int),
        .I2(\col_4_fu_94_reg[11]_0 ),
        .O(\col_4_fu_94_reg[11] [0]));
  LUT3 #(
    .INIT(8'h2A)) 
    col_5_fu_343_p2_carry_i_1
       (.I0(\col_reg_634_reg[11] [4]),
        .I1(ap_loop_init_int),
        .I2(\col_4_fu_94_reg[11]_0 ),
        .O(\col_4_fu_94_reg[4] [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    col_5_fu_343_p2_carry_i_2
       (.I0(\col_reg_634_reg[11] [3]),
        .I1(ap_loop_init_int),
        .I2(\col_4_fu_94_reg[11]_0 ),
        .O(\col_4_fu_94_reg[4] [0]));
  LUT3 #(
    .INIT(8'h2A)) 
    col_5_fu_343_p2_carry_i_3
       (.I0(\col_reg_634_reg[11] [2]),
        .I1(ap_loop_init_int),
        .I2(\col_4_fu_94_reg[11]_0 ),
        .O(ap_sig_allocacmp_col[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    col_5_fu_343_p2_carry_i_4
       (.I0(\col_reg_634_reg[11] [1]),
        .I1(ap_loop_init_int),
        .I2(\col_4_fu_94_reg[11]_0 ),
        .O(ap_sig_allocacmp_col[1]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_reg_634[0]_i_1 
       (.I0(\col_reg_634_reg[11] [0]),
        .I1(ap_loop_init_int),
        .I2(\col_4_fu_94_reg[11]_0 ),
        .O(ap_sig_allocacmp_col[0]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \col_reg_634[10]_i_1 
       (.I0(\col_reg_634_reg[11] [10]),
        .I1(ap_loop_init_int),
        .I2(\col_4_fu_94_reg[11]_0 ),
        .O(ap_sig_allocacmp_col[10]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \col_reg_634[11]_i_1 
       (.I0(\col_reg_634_reg[11] [11]),
        .I1(ap_loop_init_int),
        .I2(\col_4_fu_94_reg[11]_0 ),
        .O(ap_sig_allocacmp_col[11]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \col_reg_634[3]_i_1 
       (.I0(\col_reg_634_reg[11] [3]),
        .I1(ap_loop_init_int),
        .I2(\col_4_fu_94_reg[11]_0 ),
        .O(ap_sig_allocacmp_col[3]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \col_reg_634[4]_i_1 
       (.I0(\col_reg_634_reg[11] [4]),
        .I1(ap_loop_init_int),
        .I2(\col_4_fu_94_reg[11]_0 ),
        .O(ap_sig_allocacmp_col[4]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \col_reg_634[5]_i_1 
       (.I0(\col_reg_634_reg[11] [5]),
        .I1(ap_loop_init_int),
        .I2(\col_4_fu_94_reg[11]_0 ),
        .O(ap_sig_allocacmp_col[5]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \col_reg_634[7]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\col_4_fu_94_reg[11]_0 ),
        .I2(empty_n_reg),
        .O(ap_loop_init_int_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \col_reg_634[8]_i_1 
       (.I0(\col_reg_634_reg[11] [8]),
        .I1(ap_loop_init_int),
        .I2(\col_4_fu_94_reg[11]_0 ),
        .O(ap_sig_allocacmp_col[8]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \col_reg_634[9]_i_1 
       (.I0(\col_reg_634_reg[11] [9]),
        .I1(ap_loop_init_int),
        .I2(\col_4_fu_94_reg[11]_0 ),
        .O(ap_sig_allocacmp_col[9]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hFABA)) 
    grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(CO),
        .I2(\col_4_fu_94_reg[11]_0 ),
        .I3(empty_n_reg),
        .O(\ap_CS_fsm_reg[7] ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \icmp_ln185_reg_645[0]_i_1 
       (.I0(\icmp_ln185_reg_645_reg[0]_0 ),
        .I1(CO),
        .I2(empty_n_reg),
        .I3(icmp_ln185_reg_645),
        .O(\icmp_ln185_reg_645_reg[0] ));
  LUT6 #(
    .INIT(64'h040004000400FFFF)) 
    ram_reg_0_i_48
       (.I0(img0_data_empty_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_done_cache_reg_0),
        .I3(and_ln185_reg_652),
        .I4(\icmp_ln333_reg_671_pp0_iter10_reg_reg[0]__0 ),
        .I5(img1_data_full_n),
        .O(empty_n_reg));
endmodule

module system_ModeFilter_0_0_ModeFilter_modefilter_3_1_16_720_1280_1_2_2_s
   (ap_rst,
    ap_enable_reg_pp0_iter1,
    start_once_reg,
    modefilter_3_1_16_720_1280_1_2_2_U0_ap_ready,
    modefilter_3_1_16_720_1280_1_2_2_U0_p_src_rows_read,
    \ap_CS_fsm_reg[1]_0 ,
    pop,
    we,
    \OutputValues_reg_736_reg[23] ,
    ap_clk,
    ap_rst_n,
    img0_data_empty_n,
    img1_data_full_n,
    ram_reg_1,
    Q,
    addr,
    start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_full_n,
    start_for_modefilter_3_1_16_720_1280_1_2_2_U0_empty_n,
    img0_cols_c_empty_n,
    img0_rows_c_empty_n,
    we_0,
    \mOutPtr_reg[0] ,
    d1,
    E);
  output ap_rst;
  output ap_enable_reg_pp0_iter1;
  output start_once_reg;
  output modefilter_3_1_16_720_1280_1_2_2_U0_ap_ready;
  output modefilter_3_1_16_720_1280_1_2_2_U0_p_src_rows_read;
  output \ap_CS_fsm_reg[1]_0 ;
  output pop;
  output we;
  output [23:0]\OutputValues_reg_736_reg[23] ;
  input ap_clk;
  input ap_rst_n;
  input img0_data_empty_n;
  input img1_data_full_n;
  input [23:0]ram_reg_1;
  input [23:0]Q;
  input addr;
  input start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_full_n;
  input start_for_modefilter_3_1_16_720_1280_1_2_2_U0_empty_n;
  input img0_cols_c_empty_n;
  input img0_rows_c_empty_n;
  input we_0;
  input [0:0]\mOutPtr_reg[0] ;
  input [23:0]d1;
  input [0:0]E;

  wire [0:0]E;
  wire [23:0]\OutputValues_reg_736_reg[23] ;
  wire [23:0]Q;
  wire addr;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst;
  wire ap_rst_n;
  wire [23:0]d1;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46_ap_start_reg_reg_n_5;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46_n_10;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46_n_11;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46_n_7;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46_n_8;
  wire img0_cols_c_empty_n;
  wire img0_data_empty_n;
  wire img0_rows_c_empty_n;
  wire img1_data_full_n;
  wire [0:0]\mOutPtr_reg[0] ;
  wire modefilter_3_1_16_720_1280_1_2_2_U0_ap_ready;
  wire modefilter_3_1_16_720_1280_1_2_2_U0_p_src_rows_read;
  wire pop;
  wire [23:0]ram_reg_1;
  wire start_for_modefilter_3_1_16_720_1280_1_2_2_U0_empty_n;
  wire start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_full_n;
  wire start_once_reg;
  wire we;
  wire we_0;

  LUT6 #(
    .INIT(64'hE000000000000000)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(start_once_reg),
        .I1(start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_full_n),
        .I2(start_for_modefilter_3_1_16_720_1280_1_2_2_U0_empty_n),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .I4(img0_cols_c_empty_n),
        .I5(img0_rows_c_empty_n),
        .O(modefilter_3_1_16_720_1280_1_2_2_U0_p_src_rows_read));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46_n_8),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46_n_7),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  system_ModeFilter_0_0_ModeFilter_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46
       (.D({grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46_n_7,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46_n_8}),
        .E(E),
        .\OutputValues_reg_736_reg[23] (\OutputValues_reg_736_reg[23] ),
        .Q(Q),
        .SR(ap_rst),
        .\SRL_SIG_reg[1][0] ({ap_CS_fsm_state2,\ap_CS_fsm_reg_n_5_[0] }),
        .addr(addr),
        .\ap_CS_fsm_reg[0]_0 (modefilter_3_1_16_720_1280_1_2_2_U0_p_src_rows_read),
        .\ap_CS_fsm_reg[1]_0 (modefilter_3_1_16_720_1280_1_2_2_U0_ap_ready),
        .\ap_CS_fsm_reg[1]_1 (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[6]_0 (grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46_n_11),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .d1(d1),
        .grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_start_reg_reg_0(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46_ap_start_reg_reg_n_5),
        .img0_data_empty_n(img0_data_empty_n),
        .img1_data_full_n(img1_data_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .pop(pop),
        .ram_reg_1(ram_reg_1),
        .start_for_modefilter_3_1_16_720_1280_1_2_2_U0_empty_n(start_for_modefilter_3_1_16_720_1280_1_2_2_U0_empty_n),
        .start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_full_n(start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46_n_10),
        .we(we),
        .we_0(we_0));
  FDRE #(
    .INIT(1'b0)) 
    grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46_n_11),
        .Q(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46_ap_start_reg_reg_n_5),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46_n_10),
        .Q(start_once_reg),
        .R(ap_rst));
endmodule

module system_ModeFilter_0_0_ModeFilter_regslice_both
   (ack_in,
    \B_V_data_1_state_reg[0]_0 ,
    B_V_data_1_sel_wr,
    mOutPtr0,
    stream_out_TREADY_0,
    pop,
    \B_V_data_1_state_reg[1]_0 ,
    D,
    stream_out_TDATA,
    ap_rst,
    ap_clk,
    B_V_data_1_sel_wr_reg_0,
    Q,
    start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_empty_n,
    start_once_reg,
    start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_full_n,
    start_for_modefilter_3_1_16_720_1280_1_2_2_U0_empty_n,
    stream_out_TREADY,
    img1_data_empty_n,
    \B_V_data_1_state_reg[1]_1 ,
    \B_V_data_1_state_reg[0]_1 ,
    ap_rst_n,
    \ap_CS_fsm_reg[3] ,
    \B_V_data_1_payload_B_reg[23]_0 );
  output ack_in;
  output \B_V_data_1_state_reg[0]_0 ;
  output B_V_data_1_sel_wr;
  output mOutPtr0;
  output stream_out_TREADY_0;
  output pop;
  output \B_V_data_1_state_reg[1]_0 ;
  output [1:0]D;
  output [23:0]stream_out_TDATA;
  input ap_rst;
  input ap_clk;
  input B_V_data_1_sel_wr_reg_0;
  input [3:0]Q;
  input start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_empty_n;
  input start_once_reg;
  input start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_full_n;
  input start_for_modefilter_3_1_16_720_1280_1_2_2_U0_empty_n;
  input stream_out_TREADY;
  input img1_data_empty_n;
  input \B_V_data_1_state_reg[1]_1 ;
  input \B_V_data_1_state_reg[0]_1 ;
  input ap_rst_n;
  input \ap_CS_fsm_reg[3] ;
  input [23:0]\B_V_data_1_payload_B_reg[23]_0 ;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_5_[0] ;
  wire \B_V_data_1_payload_A_reg_n_5_[10] ;
  wire \B_V_data_1_payload_A_reg_n_5_[11] ;
  wire \B_V_data_1_payload_A_reg_n_5_[12] ;
  wire \B_V_data_1_payload_A_reg_n_5_[13] ;
  wire \B_V_data_1_payload_A_reg_n_5_[14] ;
  wire \B_V_data_1_payload_A_reg_n_5_[15] ;
  wire \B_V_data_1_payload_A_reg_n_5_[16] ;
  wire \B_V_data_1_payload_A_reg_n_5_[17] ;
  wire \B_V_data_1_payload_A_reg_n_5_[18] ;
  wire \B_V_data_1_payload_A_reg_n_5_[19] ;
  wire \B_V_data_1_payload_A_reg_n_5_[1] ;
  wire \B_V_data_1_payload_A_reg_n_5_[20] ;
  wire \B_V_data_1_payload_A_reg_n_5_[21] ;
  wire \B_V_data_1_payload_A_reg_n_5_[22] ;
  wire \B_V_data_1_payload_A_reg_n_5_[23] ;
  wire \B_V_data_1_payload_A_reg_n_5_[2] ;
  wire \B_V_data_1_payload_A_reg_n_5_[3] ;
  wire \B_V_data_1_payload_A_reg_n_5_[4] ;
  wire \B_V_data_1_payload_A_reg_n_5_[5] ;
  wire \B_V_data_1_payload_A_reg_n_5_[6] ;
  wire \B_V_data_1_payload_A_reg_n_5_[7] ;
  wire \B_V_data_1_payload_A_reg_n_5_[8] ;
  wire \B_V_data_1_payload_A_reg_n_5_[9] ;
  wire [23:0]\B_V_data_1_payload_B_reg[23]_0 ;
  wire \B_V_data_1_payload_B_reg_n_5_[0] ;
  wire \B_V_data_1_payload_B_reg_n_5_[10] ;
  wire \B_V_data_1_payload_B_reg_n_5_[11] ;
  wire \B_V_data_1_payload_B_reg_n_5_[12] ;
  wire \B_V_data_1_payload_B_reg_n_5_[13] ;
  wire \B_V_data_1_payload_B_reg_n_5_[14] ;
  wire \B_V_data_1_payload_B_reg_n_5_[15] ;
  wire \B_V_data_1_payload_B_reg_n_5_[16] ;
  wire \B_V_data_1_payload_B_reg_n_5_[17] ;
  wire \B_V_data_1_payload_B_reg_n_5_[18] ;
  wire \B_V_data_1_payload_B_reg_n_5_[19] ;
  wire \B_V_data_1_payload_B_reg_n_5_[1] ;
  wire \B_V_data_1_payload_B_reg_n_5_[20] ;
  wire \B_V_data_1_payload_B_reg_n_5_[21] ;
  wire \B_V_data_1_payload_B_reg_n_5_[22] ;
  wire \B_V_data_1_payload_B_reg_n_5_[23] ;
  wire \B_V_data_1_payload_B_reg_n_5_[2] ;
  wire \B_V_data_1_payload_B_reg_n_5_[3] ;
  wire \B_V_data_1_payload_B_reg_n_5_[4] ;
  wire \B_V_data_1_payload_B_reg_n_5_[5] ;
  wire \B_V_data_1_payload_B_reg_n_5_[6] ;
  wire \B_V_data_1_payload_B_reg_n_5_[7] ;
  wire \B_V_data_1_payload_B_reg_n_5_[8] ;
  wire \B_V_data_1_payload_B_reg_n_5_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__2_n_5;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_reg_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__2_n_5 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg[1]_1 ;
  wire [1:0]D;
  wire [3:0]Q;
  wire ack_in;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire img1_data_empty_n;
  wire mOutPtr0;
  wire pop;
  wire start_for_modefilter_3_1_16_720_1280_1_2_2_U0_empty_n;
  wire start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_empty_n;
  wire start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_full_n;
  wire start_once_reg;
  wire [23:0]stream_out_TDATA;
  wire stream_out_TREADY;
  wire stream_out_TREADY_0;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[23]_i_1__0 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [0]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [10]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [11]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [12]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [13]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [14]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [15]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [16]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [17]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [18]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [19]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [1]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [20]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [21]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [22]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [23]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [2]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [3]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [4]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [5]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [6]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [7]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [8]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [9]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \B_V_data_1_payload_B[23]_i_1__0 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [0]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [10]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [11]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [12]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [13]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [14]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [15]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [16]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [17]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [18]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [19]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [1]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [20]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [21]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [22]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [23]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [2]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [3]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [4]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [5]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [6]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [7]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [8]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [9]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__2
       (.I0(stream_out_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__2_n_5),
        .Q(B_V_data_1_sel),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_reg_0),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'h70FF0000)) 
    \B_V_data_1_state[0]_i_1__2 
       (.I0(stream_out_TREADY),
        .I1(ack_in),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(\B_V_data_1_state_reg[0]_1 ),
        .I4(ap_rst_n),
        .O(\B_V_data_1_state[0]_i_1__2_n_5 ));
  LUT6 #(
    .INIT(64'hFFDFCFCFFFFFCFCF)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(img1_data_empty_n),
        .I1(stream_out_TREADY),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(\B_V_data_1_state_reg[1]_1 ),
        .I4(ack_in),
        .I5(Q[2]),
        .O(B_V_data_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__2_n_5 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(ack_in),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hF4444444F4F4F4F4)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_empty_n),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(stream_out_TREADY),
        .I4(ack_in),
        .I5(\B_V_data_1_state_reg[0]_0 ),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h7F)) 
    \ap_CS_fsm[1]_i_2__1 
       (.I0(ack_in),
        .I1(img1_data_empty_n),
        .I2(Q[2]),
        .O(\B_V_data_1_state_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h4FFF444444444444)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(Q[1]),
        .I2(stream_out_TREADY),
        .I3(ack_in),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .I5(Q[3]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h8000808080808080)) 
    empty_n_i_3
       (.I0(stream_out_TREADY_0),
        .I1(Q[3]),
        .I2(start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_empty_n),
        .I3(start_once_reg),
        .I4(start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_full_n),
        .I5(start_for_modefilter_3_1_16_720_1280_1_2_2_U0_empty_n),
        .O(mOutPtr0));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    empty_n_i_4
       (.I0(stream_out_TREADY),
        .I1(ack_in),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(stream_out_TREADY_0));
  LUT5 #(
    .INIT(32'h80008888)) 
    \mOutPtr[1]_i_2__0 
       (.I0(start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_empty_n),
        .I1(Q[3]),
        .I2(stream_out_TREADY),
        .I3(ack_in),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[0]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[0] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[10]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[10] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[11]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[11] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[12]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[12] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[13]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[13] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[14]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[14] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[15]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[15] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[16]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[16] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[17]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[17] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[18]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[18] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[19]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[19] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[1]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[1] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[20]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[20] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[21]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[21] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[22]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[22] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[22]));
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[23]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[23] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[2]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[2] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[3]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[3] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[4]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[4] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[5]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[5] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[6]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[6] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[7]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[7] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[8]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[8] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[9]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[9] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[9]));
endmodule

(* ORIG_REF_NAME = "ModeFilter_regslice_both" *) 
module system_ModeFilter_0_0_ModeFilter_regslice_both_9
   (\B_V_data_1_state_reg[1]_0 ,
    B_V_data_1_sel,
    stream_in_TVALID_int_regslice,
    \axi_data_2_fu_84_reg[23] ,
    \B_V_data_1_payload_A_reg[23]_0 ,
    \B_V_data_1_payload_B_reg[23]_0 ,
    grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg,
    ap_rst,
    ap_clk,
    ack_out,
    stream_in_TVALID,
    ap_rst_n,
    Q,
    ap_condition_220__0,
    \B_V_data_1_state[1]_i_3 ,
    \B_V_data_1_state[1]_i_3_0 ,
    stream_in_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output B_V_data_1_sel;
  output stream_in_TVALID_int_regslice;
  output [23:0]\axi_data_2_fu_84_reg[23] ;
  output [23:0]\B_V_data_1_payload_A_reg[23]_0 ;
  output [23:0]\B_V_data_1_payload_B_reg[23]_0 ;
  output grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg;
  input ap_rst;
  input ap_clk;
  input ack_out;
  input stream_in_TVALID;
  input ap_rst_n;
  input [23:0]Q;
  input ap_condition_220__0;
  input \B_V_data_1_state[1]_i_3 ;
  input [1:0]\B_V_data_1_state[1]_i_3_0 ;
  input [23:0]stream_in_TDATA;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire [23:0]\B_V_data_1_payload_A_reg[23]_0 ;
  wire [23:0]\B_V_data_1_payload_B_reg[23]_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__1_n_5;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_5;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__1_n_5 ;
  wire \B_V_data_1_state[1]_i_3 ;
  wire [1:0]\B_V_data_1_state[1]_i_3_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [23:0]Q;
  wire ack_out;
  wire ap_clk;
  wire ap_condition_220__0;
  wire ap_rst;
  wire ap_rst_n;
  wire [23:0]\axi_data_2_fu_84_reg[23] ;
  wire grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg;
  wire [23:0]stream_in_TDATA;
  wire stream_in_TVALID;
  wire stream_in_TVALID_int_regslice;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[23]_i_1 
       (.I0(stream_in_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[0]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[10]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[11]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[12]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[13]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[14]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[15]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[16]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[17]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[18]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[19]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[1]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[20]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[21]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[22]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[23]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[2]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[3]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[4]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[5]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[6]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[7]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[8]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[9]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \B_V_data_1_payload_B[23]_i_1 
       (.I0(stream_in_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[0]),
        .Q(\B_V_data_1_payload_B_reg[23]_0 [0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[10]),
        .Q(\B_V_data_1_payload_B_reg[23]_0 [10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[11]),
        .Q(\B_V_data_1_payload_B_reg[23]_0 [11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[12]),
        .Q(\B_V_data_1_payload_B_reg[23]_0 [12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[13]),
        .Q(\B_V_data_1_payload_B_reg[23]_0 [13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[14]),
        .Q(\B_V_data_1_payload_B_reg[23]_0 [14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[15]),
        .Q(\B_V_data_1_payload_B_reg[23]_0 [15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[16]),
        .Q(\B_V_data_1_payload_B_reg[23]_0 [16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[17]),
        .Q(\B_V_data_1_payload_B_reg[23]_0 [17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[18]),
        .Q(\B_V_data_1_payload_B_reg[23]_0 [18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[19]),
        .Q(\B_V_data_1_payload_B_reg[23]_0 [19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[1]),
        .Q(\B_V_data_1_payload_B_reg[23]_0 [1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[20]),
        .Q(\B_V_data_1_payload_B_reg[23]_0 [20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[21]),
        .Q(\B_V_data_1_payload_B_reg[23]_0 [21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[22]),
        .Q(\B_V_data_1_payload_B_reg[23]_0 [22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[23]),
        .Q(\B_V_data_1_payload_B_reg[23]_0 [23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[2]),
        .Q(\B_V_data_1_payload_B_reg[23]_0 [2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[3]),
        .Q(\B_V_data_1_payload_B_reg[23]_0 [3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[4]),
        .Q(\B_V_data_1_payload_B_reg[23]_0 [4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[5]),
        .Q(\B_V_data_1_payload_B_reg[23]_0 [5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[6]),
        .Q(\B_V_data_1_payload_B_reg[23]_0 [6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[7]),
        .Q(\B_V_data_1_payload_B_reg[23]_0 [7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[8]),
        .Q(\B_V_data_1_payload_B_reg[23]_0 [8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[9]),
        .Q(\B_V_data_1_payload_B_reg[23]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(ack_out),
        .I1(stream_in_TVALID_int_regslice),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__1_n_5),
        .Q(B_V_data_1_sel),
        .R(ap_rst));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(stream_in_TVALID),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_5),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'h8A88AA00)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(ap_rst_n),
        .I1(stream_in_TVALID),
        .I2(ack_out),
        .I3(stream_in_TVALID_int_regslice),
        .I4(\B_V_data_1_state_reg[1]_0 ),
        .O(\B_V_data_1_state[0]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_2 
       (.I0(ack_out),
        .I1(stream_in_TVALID_int_regslice),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(stream_in_TVALID),
        .O(B_V_data_1_state));
  LUT3 #(
    .INIT(8'h08)) 
    \B_V_data_1_state[1]_i_6 
       (.I0(\B_V_data_1_state[1]_i_3 ),
        .I1(\B_V_data_1_state[1]_i_3_0 [0]),
        .I2(\B_V_data_1_state[1]_i_3_0 [1]),
        .O(grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg));
  FDRE #(
    .INIT(1'b0)) 
    \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__1_n_5 ),
        .Q(stream_in_TVALID_int_regslice),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \axi_data_fu_84[0]_i_1 
       (.I0(Q[0]),
        .I1(\B_V_data_1_payload_A_reg[23]_0 [0]),
        .I2(\B_V_data_1_payload_B_reg[23]_0 [0]),
        .I3(B_V_data_1_sel),
        .I4(ap_condition_220__0),
        .O(\axi_data_2_fu_84_reg[23] [0]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \axi_data_fu_84[10]_i_1 
       (.I0(Q[10]),
        .I1(\B_V_data_1_payload_A_reg[23]_0 [10]),
        .I2(\B_V_data_1_payload_B_reg[23]_0 [10]),
        .I3(B_V_data_1_sel),
        .I4(ap_condition_220__0),
        .O(\axi_data_2_fu_84_reg[23] [10]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \axi_data_fu_84[11]_i_1 
       (.I0(Q[11]),
        .I1(\B_V_data_1_payload_A_reg[23]_0 [11]),
        .I2(\B_V_data_1_payload_B_reg[23]_0 [11]),
        .I3(B_V_data_1_sel),
        .I4(ap_condition_220__0),
        .O(\axi_data_2_fu_84_reg[23] [11]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \axi_data_fu_84[12]_i_1 
       (.I0(Q[12]),
        .I1(\B_V_data_1_payload_A_reg[23]_0 [12]),
        .I2(\B_V_data_1_payload_B_reg[23]_0 [12]),
        .I3(B_V_data_1_sel),
        .I4(ap_condition_220__0),
        .O(\axi_data_2_fu_84_reg[23] [12]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \axi_data_fu_84[13]_i_1 
       (.I0(Q[13]),
        .I1(\B_V_data_1_payload_A_reg[23]_0 [13]),
        .I2(\B_V_data_1_payload_B_reg[23]_0 [13]),
        .I3(B_V_data_1_sel),
        .I4(ap_condition_220__0),
        .O(\axi_data_2_fu_84_reg[23] [13]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \axi_data_fu_84[14]_i_1 
       (.I0(Q[14]),
        .I1(\B_V_data_1_payload_A_reg[23]_0 [14]),
        .I2(\B_V_data_1_payload_B_reg[23]_0 [14]),
        .I3(B_V_data_1_sel),
        .I4(ap_condition_220__0),
        .O(\axi_data_2_fu_84_reg[23] [14]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \axi_data_fu_84[15]_i_1 
       (.I0(Q[15]),
        .I1(\B_V_data_1_payload_A_reg[23]_0 [15]),
        .I2(\B_V_data_1_payload_B_reg[23]_0 [15]),
        .I3(B_V_data_1_sel),
        .I4(ap_condition_220__0),
        .O(\axi_data_2_fu_84_reg[23] [15]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \axi_data_fu_84[16]_i_1 
       (.I0(Q[16]),
        .I1(\B_V_data_1_payload_A_reg[23]_0 [16]),
        .I2(\B_V_data_1_payload_B_reg[23]_0 [16]),
        .I3(B_V_data_1_sel),
        .I4(ap_condition_220__0),
        .O(\axi_data_2_fu_84_reg[23] [16]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \axi_data_fu_84[17]_i_1 
       (.I0(Q[17]),
        .I1(\B_V_data_1_payload_A_reg[23]_0 [17]),
        .I2(\B_V_data_1_payload_B_reg[23]_0 [17]),
        .I3(B_V_data_1_sel),
        .I4(ap_condition_220__0),
        .O(\axi_data_2_fu_84_reg[23] [17]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \axi_data_fu_84[18]_i_1 
       (.I0(Q[18]),
        .I1(\B_V_data_1_payload_A_reg[23]_0 [18]),
        .I2(\B_V_data_1_payload_B_reg[23]_0 [18]),
        .I3(B_V_data_1_sel),
        .I4(ap_condition_220__0),
        .O(\axi_data_2_fu_84_reg[23] [18]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \axi_data_fu_84[19]_i_1 
       (.I0(Q[19]),
        .I1(\B_V_data_1_payload_A_reg[23]_0 [19]),
        .I2(\B_V_data_1_payload_B_reg[23]_0 [19]),
        .I3(B_V_data_1_sel),
        .I4(ap_condition_220__0),
        .O(\axi_data_2_fu_84_reg[23] [19]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \axi_data_fu_84[1]_i_1 
       (.I0(Q[1]),
        .I1(\B_V_data_1_payload_A_reg[23]_0 [1]),
        .I2(\B_V_data_1_payload_B_reg[23]_0 [1]),
        .I3(B_V_data_1_sel),
        .I4(ap_condition_220__0),
        .O(\axi_data_2_fu_84_reg[23] [1]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \axi_data_fu_84[20]_i_1 
       (.I0(Q[20]),
        .I1(\B_V_data_1_payload_A_reg[23]_0 [20]),
        .I2(\B_V_data_1_payload_B_reg[23]_0 [20]),
        .I3(B_V_data_1_sel),
        .I4(ap_condition_220__0),
        .O(\axi_data_2_fu_84_reg[23] [20]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \axi_data_fu_84[21]_i_1 
       (.I0(Q[21]),
        .I1(\B_V_data_1_payload_A_reg[23]_0 [21]),
        .I2(\B_V_data_1_payload_B_reg[23]_0 [21]),
        .I3(B_V_data_1_sel),
        .I4(ap_condition_220__0),
        .O(\axi_data_2_fu_84_reg[23] [21]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \axi_data_fu_84[22]_i_1 
       (.I0(Q[22]),
        .I1(\B_V_data_1_payload_A_reg[23]_0 [22]),
        .I2(\B_V_data_1_payload_B_reg[23]_0 [22]),
        .I3(B_V_data_1_sel),
        .I4(ap_condition_220__0),
        .O(\axi_data_2_fu_84_reg[23] [22]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \axi_data_fu_84[23]_i_2 
       (.I0(Q[23]),
        .I1(\B_V_data_1_payload_A_reg[23]_0 [23]),
        .I2(\B_V_data_1_payload_B_reg[23]_0 [23]),
        .I3(B_V_data_1_sel),
        .I4(ap_condition_220__0),
        .O(\axi_data_2_fu_84_reg[23] [23]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \axi_data_fu_84[2]_i_1 
       (.I0(Q[2]),
        .I1(\B_V_data_1_payload_A_reg[23]_0 [2]),
        .I2(\B_V_data_1_payload_B_reg[23]_0 [2]),
        .I3(B_V_data_1_sel),
        .I4(ap_condition_220__0),
        .O(\axi_data_2_fu_84_reg[23] [2]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \axi_data_fu_84[3]_i_1 
       (.I0(Q[3]),
        .I1(\B_V_data_1_payload_A_reg[23]_0 [3]),
        .I2(\B_V_data_1_payload_B_reg[23]_0 [3]),
        .I3(B_V_data_1_sel),
        .I4(ap_condition_220__0),
        .O(\axi_data_2_fu_84_reg[23] [3]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \axi_data_fu_84[4]_i_1 
       (.I0(Q[4]),
        .I1(\B_V_data_1_payload_A_reg[23]_0 [4]),
        .I2(\B_V_data_1_payload_B_reg[23]_0 [4]),
        .I3(B_V_data_1_sel),
        .I4(ap_condition_220__0),
        .O(\axi_data_2_fu_84_reg[23] [4]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \axi_data_fu_84[5]_i_1 
       (.I0(Q[5]),
        .I1(\B_V_data_1_payload_A_reg[23]_0 [5]),
        .I2(\B_V_data_1_payload_B_reg[23]_0 [5]),
        .I3(B_V_data_1_sel),
        .I4(ap_condition_220__0),
        .O(\axi_data_2_fu_84_reg[23] [5]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \axi_data_fu_84[6]_i_1 
       (.I0(Q[6]),
        .I1(\B_V_data_1_payload_A_reg[23]_0 [6]),
        .I2(\B_V_data_1_payload_B_reg[23]_0 [6]),
        .I3(B_V_data_1_sel),
        .I4(ap_condition_220__0),
        .O(\axi_data_2_fu_84_reg[23] [6]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \axi_data_fu_84[7]_i_1 
       (.I0(Q[7]),
        .I1(\B_V_data_1_payload_A_reg[23]_0 [7]),
        .I2(\B_V_data_1_payload_B_reg[23]_0 [7]),
        .I3(B_V_data_1_sel),
        .I4(ap_condition_220__0),
        .O(\axi_data_2_fu_84_reg[23] [7]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \axi_data_fu_84[8]_i_1 
       (.I0(Q[8]),
        .I1(\B_V_data_1_payload_A_reg[23]_0 [8]),
        .I2(\B_V_data_1_payload_B_reg[23]_0 [8]),
        .I3(B_V_data_1_sel),
        .I4(ap_condition_220__0),
        .O(\axi_data_2_fu_84_reg[23] [8]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \axi_data_fu_84[9]_i_1 
       (.I0(Q[9]),
        .I1(\B_V_data_1_payload_A_reg[23]_0 [9]),
        .I2(\B_V_data_1_payload_B_reg[23]_0 [9]),
        .I3(B_V_data_1_sel),
        .I4(ap_condition_220__0),
        .O(\axi_data_2_fu_84_reg[23] [9]));
endmodule

(* ORIG_REF_NAME = "ModeFilter_regslice_both" *) 
module system_ModeFilter_0_0_ModeFilter_regslice_both__parameterized3
   (stream_out_TLAST,
    ap_rst,
    ap_clk,
    B_V_data_1_sel_wr_reg_0,
    stream_out_TREADY,
    ap_rst_n,
    \B_V_data_1_payload_A_reg[0]_0 );
  output [0:0]stream_out_TLAST;
  input ap_rst;
  input ap_clk;
  input B_V_data_1_sel_wr_reg_0;
  input stream_out_TREADY;
  input ap_rst_n;
  input \B_V_data_1_payload_A_reg[0]_0 ;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__2_n_5 ;
  wire \B_V_data_1_payload_A_reg[0]_0 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__2_n_5 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__4_n_5;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__2_n_5;
  wire B_V_data_1_sel_wr_reg_0;
  wire \B_V_data_1_state[0]_i_1__3_n_5 ;
  wire \B_V_data_1_state[1]_i_1__2_n_5 ;
  wire \B_V_data_1_state_reg_n_5_[0] ;
  wire \B_V_data_1_state_reg_n_5_[1] ;
  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire [0:0]stream_out_TLAST;
  wire stream_out_TREADY;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__2 
       (.I0(\B_V_data_1_payload_A_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__2_n_5 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__2_n_5 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \B_V_data_1_payload_B[0]_i_1__2 
       (.I0(\B_V_data_1_payload_A_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__2_n_5 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__2_n_5 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__4
       (.I0(stream_out_TREADY),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__4_n_5),
        .Q(B_V_data_1_sel),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    B_V_data_1_sel_wr_i_1__2
       (.I0(B_V_data_1_sel_wr_reg_0),
        .I1(\B_V_data_1_state_reg_n_5_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__2_n_5),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'h7F500000)) 
    \B_V_data_1_state[0]_i_1__3 
       (.I0(B_V_data_1_sel_wr_reg_0),
        .I1(stream_out_TREADY),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .I4(ap_rst_n),
        .O(\B_V_data_1_state[0]_i_1__3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'hF8FF)) 
    \B_V_data_1_state[1]_i_1__2 
       (.I0(\B_V_data_1_state_reg_n_5_[1] ),
        .I1(B_V_data_1_sel_wr_reg_0),
        .I2(stream_out_TREADY),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .O(\B_V_data_1_state[1]_i_1__2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__3_n_5 ),
        .Q(\B_V_data_1_state_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__2_n_5 ),
        .Q(\B_V_data_1_state_reg_n_5_[1] ),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \stream_out_TLAST[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(stream_out_TLAST));
endmodule

(* ORIG_REF_NAME = "ModeFilter_regslice_both" *) 
module system_ModeFilter_0_0_ModeFilter_regslice_both__parameterized3_1
   (stream_out_TUSER,
    ap_rst,
    ap_clk,
    B_V_data_1_sel_wr_reg_0,
    stream_out_TREADY,
    ap_rst_n,
    \B_V_data_1_payload_A_reg[0]_0 );
  output [0:0]stream_out_TUSER;
  input ap_rst;
  input ap_clk;
  input B_V_data_1_sel_wr_reg_0;
  input stream_out_TREADY;
  input ap_rst_n;
  input \B_V_data_1_payload_A_reg[0]_0 ;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__1_n_5 ;
  wire \B_V_data_1_payload_A_reg[0]_0 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__1_n_5 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__3_n_5;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__3_n_5;
  wire B_V_data_1_sel_wr_reg_0;
  wire \B_V_data_1_state[0]_i_1__4_n_5 ;
  wire \B_V_data_1_state[1]_i_1__3_n_5 ;
  wire \B_V_data_1_state_reg_n_5_[0] ;
  wire \B_V_data_1_state_reg_n_5_[1] ;
  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire stream_out_TREADY;
  wire [0:0]stream_out_TUSER;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__1 
       (.I0(\B_V_data_1_payload_A_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__1_n_5 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__1_n_5 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \B_V_data_1_payload_B[0]_i_1__1 
       (.I0(\B_V_data_1_payload_A_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__1_n_5 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__1_n_5 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__3
       (.I0(stream_out_TREADY),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__3_n_5),
        .Q(B_V_data_1_sel),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    B_V_data_1_sel_wr_i_1__3
       (.I0(B_V_data_1_sel_wr_reg_0),
        .I1(\B_V_data_1_state_reg_n_5_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__3_n_5),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'h7F500000)) 
    \B_V_data_1_state[0]_i_1__4 
       (.I0(B_V_data_1_sel_wr_reg_0),
        .I1(stream_out_TREADY),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .I4(ap_rst_n),
        .O(\B_V_data_1_state[0]_i_1__4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'hF8FF)) 
    \B_V_data_1_state[1]_i_1__3 
       (.I0(\B_V_data_1_state_reg_n_5_[1] ),
        .I1(B_V_data_1_sel_wr_reg_0),
        .I2(stream_out_TREADY),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .O(\B_V_data_1_state[1]_i_1__3_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__4_n_5 ),
        .Q(\B_V_data_1_state_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__3_n_5 ),
        .Q(\B_V_data_1_state_reg_n_5_[1] ),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \stream_out_TUSER[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(stream_out_TUSER));
endmodule

(* ORIG_REF_NAME = "ModeFilter_regslice_both" *) 
module system_ModeFilter_0_0_ModeFilter_regslice_both__parameterized3_10
   (\B_V_data_1_payload_B_reg[0]_0 ,
    stream_in_TLAST_int_regslice,
    \B_V_data_1_payload_B_reg[0]_1 ,
    ap_rst,
    ap_clk,
    ack_out,
    stream_in_TVALID,
    ap_rst_n,
    ap_condition_220__0,
    axi_last_2,
    ap_done_reg3,
    grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out,
    last_reg_116,
    stream_in_TLAST);
  output \B_V_data_1_payload_B_reg[0]_0 ;
  output stream_in_TLAST_int_regslice;
  output \B_V_data_1_payload_B_reg[0]_1 ;
  input ap_rst;
  input ap_clk;
  input ack_out;
  input stream_in_TVALID;
  input ap_rst_n;
  input ap_condition_220__0;
  input axi_last_2;
  input ap_done_reg3;
  input grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out;
  input last_reg_116;
  input [0:0]stream_in_TLAST;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__0_n_5 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__0_n_5 ;
  wire \B_V_data_1_payload_B_reg[0]_0 ;
  wire \B_V_data_1_payload_B_reg[0]_1 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1_n_5;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__1_n_5;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1_n_5 ;
  wire \B_V_data_1_state_reg_n_5_[0] ;
  wire \B_V_data_1_state_reg_n_5_[1] ;
  wire ack_out;
  wire ap_clk;
  wire ap_condition_220__0;
  wire ap_done_reg3;
  wire ap_rst;
  wire ap_rst_n;
  wire axi_last_2;
  wire grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out;
  wire last_reg_116;
  wire [0:0]stream_in_TLAST;
  wire stream_in_TLAST_int_regslice;
  wire stream_in_TVALID;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__0 
       (.I0(stream_in_TLAST),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__0_n_5 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__0_n_5 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \B_V_data_1_payload_B[0]_i_1__0 
       (.I0(stream_in_TLAST),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__0_n_5 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__0_n_5 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1
       (.I0(ack_out),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_5),
        .Q(B_V_data_1_sel),
        .R(ap_rst));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(stream_in_TVALID),
        .I1(\B_V_data_1_state_reg_n_5_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__1_n_5),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'h88A0A8A0)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(stream_in_TVALID),
        .I2(\B_V_data_1_state_reg_n_5_[0] ),
        .I3(\B_V_data_1_state_reg_n_5_[1] ),
        .I4(ack_out),
        .O(\B_V_data_1_state[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(ack_out),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(stream_in_TVALID),
        .O(B_V_data_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_5 ),
        .Q(\B_V_data_1_state_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_5_[1] ),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_last_3_fu_80[0]_i_1 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .I3(ap_condition_220__0),
        .I4(axi_last_2),
        .O(\B_V_data_1_payload_B_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_last_fu_56[0]_i_2 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(stream_in_TLAST_int_regslice));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \axi_last_reg_105[0]_i_1 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .I3(ap_done_reg3),
        .I4(grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out),
        .I5(last_reg_116),
        .O(\B_V_data_1_payload_B_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "ModeFilter_regslice_both" *) 
module system_ModeFilter_0_0_ModeFilter_regslice_both__parameterized3_11
   (\B_V_data_1_payload_B_reg[0]_0 ,
    ap_rst,
    ap_clk,
    ack_out,
    stream_in_TVALID,
    ap_rst_n,
    stream_in_TUSER,
    ap_done_reg3,
    p_2_in,
    start_reg_85);
  output \B_V_data_1_payload_B_reg[0]_0 ;
  input ap_rst;
  input ap_clk;
  input ack_out;
  input stream_in_TVALID;
  input ap_rst_n;
  input [0:0]stream_in_TUSER;
  input ap_done_reg3;
  input p_2_in;
  input start_reg_85;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1_n_5 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_5 ;
  wire \B_V_data_1_payload_B_reg[0]_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__0_n_5;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_5;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__0_n_5 ;
  wire \B_V_data_1_state_reg_n_5_[0] ;
  wire \B_V_data_1_state_reg_n_5_[1] ;
  wire ack_out;
  wire ap_clk;
  wire ap_done_reg3;
  wire ap_rst;
  wire ap_rst_n;
  wire p_2_in;
  wire start_reg_85;
  wire [0:0]stream_in_TUSER;
  wire stream_in_TVALID;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(stream_in_TUSER),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1_n_5 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1_n_5 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(stream_in_TUSER),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1_n_5 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_5 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(ack_out),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_5),
        .Q(B_V_data_1_sel),
        .R(ap_rst));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(stream_in_TVALID),
        .I1(\B_V_data_1_state_reg_n_5_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_5),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'h88A0A8A0)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(ap_rst_n),
        .I1(stream_in_TVALID),
        .I2(\B_V_data_1_state_reg_n_5_[0] ),
        .I3(\B_V_data_1_state_reg_n_5_[1] ),
        .I4(ack_out),
        .O(\B_V_data_1_state[0]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(ack_out),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(stream_in_TVALID),
        .O(B_V_data_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_5 ),
        .Q(\B_V_data_1_state_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_5_[1] ),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \start_reg_85[0]_i_1 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .I3(ap_done_reg3),
        .I4(p_2_in),
        .I5(start_reg_85),
        .O(\B_V_data_1_payload_B_reg[0]_0 ));
endmodule

module system_ModeFilter_0_0_ModeFilter_start_for_modefilter_3_1_16_720_1280_1_2_2_U0
   (start_for_modefilter_3_1_16_720_1280_1_2_2_U0_empty_n,
    start_for_modefilter_3_1_16_720_1280_1_2_2_U0_full_n,
    ap_rst,
    ap_clk,
    start_once_reg,
    modefilter_3_1_16_720_1280_1_2_2_U0_ap_ready);
  output start_for_modefilter_3_1_16_720_1280_1_2_2_U0_empty_n;
  output start_for_modefilter_3_1_16_720_1280_1_2_2_U0_full_n;
  input ap_rst;
  input ap_clk;
  input start_once_reg;
  input modefilter_3_1_16_720_1280_1_2_2_U0_ap_ready;

  wire ap_clk;
  wire ap_rst;
  wire empty_n_i_1__3_n_5;
  wire full_n_i_1__3_n_5;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire modefilter_3_1_16_720_1280_1_2_2_U0_ap_ready;
  wire start_for_modefilter_3_1_16_720_1280_1_2_2_U0_empty_n;
  wire start_for_modefilter_3_1_16_720_1280_1_2_2_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'hEF00EF00FFFFEF00)) 
    empty_n_i_1__3
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(modefilter_3_1_16_720_1280_1_2_2_U0_ap_ready),
        .I3(start_for_modefilter_3_1_16_720_1280_1_2_2_U0_empty_n),
        .I4(start_for_modefilter_3_1_16_720_1280_1_2_2_U0_full_n),
        .I5(start_once_reg),
        .O(empty_n_i_1__3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__3_n_5),
        .Q(start_for_modefilter_3_1_16_720_1280_1_2_2_U0_empty_n),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hFFFFF0E0F0E0F0E0)) 
    full_n_i_1__3
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(start_for_modefilter_3_1_16_720_1280_1_2_2_U0_full_n),
        .I3(start_once_reg),
        .I4(modefilter_3_1_16_720_1280_1_2_2_U0_ap_ready),
        .I5(start_for_modefilter_3_1_16_720_1280_1_2_2_U0_empty_n),
        .O(full_n_i_1__3_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_5),
        .Q(start_for_modefilter_3_1_16_720_1280_1_2_2_U0_full_n),
        .S(ap_rst));
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1 
       (.I0(modefilter_3_1_16_720_1280_1_2_2_U0_ap_ready),
        .I1(start_for_modefilter_3_1_16_720_1280_1_2_2_U0_empty_n),
        .I2(start_for_modefilter_3_1_16_720_1280_1_2_2_U0_full_n),
        .I3(start_once_reg),
        .I4(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(start_once_reg),
        .I2(start_for_modefilter_3_1_16_720_1280_1_2_2_U0_full_n),
        .I3(start_for_modefilter_3_1_16_720_1280_1_2_2_U0_empty_n),
        .I4(modefilter_3_1_16_720_1280_1_2_2_U0_ap_ready),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(ap_rst));
endmodule

module system_ModeFilter_0_0_ModeFilter_start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0
   (start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_empty_n,
    start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_full_n,
    ap_rst,
    ap_clk,
    start_once_reg,
    start_for_modefilter_3_1_16_720_1280_1_2_2_U0_empty_n,
    empty_n_reg_0,
    Q,
    pop,
    mOutPtr0);
  output start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_empty_n;
  output start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_full_n;
  input ap_rst;
  input ap_clk;
  input start_once_reg;
  input start_for_modefilter_3_1_16_720_1280_1_2_2_U0_empty_n;
  input empty_n_reg_0;
  input [0:0]Q;
  input pop;
  input mOutPtr0;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst;
  wire empty_n_i_1__4_n_5;
  wire empty_n_reg_0;
  wire full_n_i_1__4_n_5;
  wire mOutPtr0;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire pop;
  wire start_for_modefilter_3_1_16_720_1280_1_2_2_U0_empty_n;
  wire start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_empty_n;
  wire start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_full_n;
  wire start_once_reg;

  LUT5 #(
    .INIT(32'hFEFFAAAA)) 
    empty_n_i_1__4
       (.I0(mOutPtr18_out),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(mOutPtr0),
        .I4(start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_empty_n),
        .O(empty_n_i_1__4_n_5));
  LUT6 #(
    .INIT(64'h0040404040404040)) 
    empty_n_i_2
       (.I0(start_once_reg),
        .I1(start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_full_n),
        .I2(start_for_modefilter_3_1_16_720_1280_1_2_2_U0_empty_n),
        .I3(empty_n_reg_0),
        .I4(Q),
        .I5(start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_empty_n),
        .O(mOutPtr18_out));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__4_n_5),
        .Q(start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_empty_n),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    full_n_i_1__4
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(start_once_reg),
        .I3(start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_full_n),
        .I4(start_for_modefilter_3_1_16_720_1280_1_2_2_U0_empty_n),
        .I5(pop),
        .O(full_n_i_1__4_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_5),
        .Q(start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_full_n),
        .S(ap_rst));
  LUT5 #(
    .INIT(32'h65559AAA)) 
    \mOutPtr[0]_i_1 
       (.I0(pop),
        .I1(start_once_reg),
        .I2(start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_full_n),
        .I3(start_for_modefilter_3_1_16_720_1280_1_2_2_U0_empty_n),
        .I4(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAAEAFF7F55150080)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(start_for_modefilter_3_1_16_720_1280_1_2_2_U0_empty_n),
        .I2(start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_full_n),
        .I3(start_once_reg),
        .I4(pop),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(ap_rst));
endmodule

module system_ModeFilter_0_0_ModeFilter_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop
   (ap_rst_n_0,
    icmp_ln185_reg_645_pp0_iter2_reg,
    WEA,
    we1,
    \ap_CS_fsm_reg[8] ,
    \trunc_ln446_2_reg_527_reg[0] ,
    ap_enable_reg_pp0_iter1_reg_0,
    ce0,
    D,
    ap_loop_exit_ready_pp0_iter10_reg_reg__0_0,
    \src_buf_1_fu_118_reg[23]_0 ,
    \src_buf_5_fu_114_reg[20]_0 ,
    \col_reg_634_pp0_iter1_reg_reg[10]_0 ,
    \spec_select47_reg_545_reg[0] ,
    \trunc_ln446_2_reg_527_reg[0]_0 ,
    \trunc_ln446_2_reg_527_reg[1] ,
    \src_buf_3_fu_106_reg[23]_0 ,
    \trunc_ln446_reg_517_reg[0] ,
    \trunc_ln446_reg_517_reg[0]_0 ,
    address1,
    \col_reg_634_reg[10]_0 ,
    \ap_CS_fsm_reg[7] ,
    \ap_CS_fsm_reg[1] ,
    we,
    \OutputValues_reg_736_reg[23]_0 ,
    ap_clk,
    ap_enable_reg_pp0_iter1_reg_1,
    ap_rst_n,
    Q,
    \mOutPtr_reg[0] ,
    grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_buf_r_we1,
    ram_reg_1,
    ram_reg_1_0,
    trunc_ln415_1,
    ram_reg_1_1,
    ram_reg_1_2,
    img1_data_full_n,
    img0_data_empty_n,
    ram_reg_1_3,
    ram_reg_1_4,
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 ,
    \src_buf_5_fu_114_reg[20]_1 ,
    \src_buf_17_reg_693_reg[1]_0 ,
    spec_select55,
    \src_buf_17_reg_693_reg[1]_1 ,
    \src_buf_17_reg_693_reg[2]_0 ,
    \src_buf_17_reg_693_reg[2]_1 ,
    \src_buf_17_reg_693_reg[3]_0 ,
    \src_buf_17_reg_693_reg[3]_1 ,
    \src_buf_17_reg_693_reg[5]_0 ,
    \src_buf_17_reg_693_reg[5]_1 ,
    \src_buf_17_reg_693_reg[7]_0 ,
    \src_buf_17_reg_693_reg[7]_1 ,
    \src_buf_17_reg_693_reg[9]_0 ,
    \src_buf_17_reg_693_reg[9]_1 ,
    \src_buf_17_reg_693_reg[12]_0 ,
    \src_buf_17_reg_693_reg[12]_1 ,
    \src_buf_17_reg_693_reg[13]_0 ,
    \src_buf_17_reg_693_reg[13]_1 ,
    \src_buf_17_reg_693_reg[15]_0 ,
    \src_buf_17_reg_693_reg[15]_1 ,
    \src_buf_17_reg_693_reg[16]_0 ,
    \src_buf_17_reg_693_reg[16]_1 ,
    \src_buf_17_reg_693_reg[17]_0 ,
    \src_buf_17_reg_693_reg[17]_1 ,
    \src_buf_17_reg_693_reg[19]_0 ,
    \src_buf_17_reg_693_reg[19]_1 ,
    \src_buf_17_reg_693_reg[21]_0 ,
    \src_buf_17_reg_693_reg[21]_1 ,
    \src_buf_17_reg_693_reg[22]_0 ,
    \src_buf_17_reg_693_reg[22]_1 ,
    \src_buf_17_reg_693_reg[23]_0 ,
    \src_buf_17_reg_693_reg[23]_1 ,
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 ,
    q0,
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 ,
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_3 ,
    \src_buf_1_fu_118_reg[23]_1 ,
    \src_buf_13_reg_705_reg[0]_0 ,
    spec_select47,
    \src_buf_13_reg_705_reg[0]_1 ,
    \src_buf_13_reg_705_reg[8]_0 ,
    \src_buf_13_reg_705_reg[8]_1 ,
    \src_buf_13_reg_705_reg[9]_0 ,
    \src_buf_13_reg_705_reg[10]_0 ,
    \src_buf_13_reg_705_reg[10]_1 ,
    \src_buf_13_reg_705_reg[16]_0 ,
    \src_buf_13_reg_705_reg[18]_0 ,
    \src_buf_13_reg_705_reg[18]_1 ,
    \src_buf_13_reg_705_reg[22]_0 ,
    \src_buf_13_reg_705_reg[1]_0 ,
    \src_buf_13_reg_705_reg[2]_0 ,
    \src_buf_13_reg_705_reg[3]_0 ,
    \src_buf_13_reg_705_reg[5]_0 ,
    \src_buf_13_reg_705_reg[6]_0 ,
    \src_buf_13_reg_705_reg[6]_1 ,
    \src_buf_13_reg_705_reg[7]_0 ,
    \src_buf_13_reg_705_reg[11]_0 ,
    \src_buf_13_reg_705_reg[11]_1 ,
    \src_buf_13_reg_705_reg[13]_0 ,
    \src_buf_13_reg_705_reg[14]_0 ,
    \src_buf_13_reg_705_reg[14]_1 ,
    \src_buf_13_reg_705_reg[15]_0 ,
    \src_buf_13_reg_705_reg[17]_0 ,
    \src_buf_13_reg_705_reg[19]_0 ,
    \src_buf_13_reg_705_reg[21]_0 ,
    \src_buf_3_fu_106_reg[23]_1 ,
    spec_select51,
    \src_buf_15_reg_699_reg[0]_0 ,
    \src_buf_15_reg_699_reg[7]_0 ,
    \src_buf_15_reg_699_reg[8]_0 ,
    \src_buf_15_reg_699_reg[9]_0 ,
    \src_buf_15_reg_699_reg[10]_0 ,
    \src_buf_15_reg_699_reg[11]_0 ,
    \src_buf_15_reg_699_reg[12]_0 ,
    \src_buf_15_reg_699_reg[13]_0 ,
    \src_buf_15_reg_699_reg[15]_0 ,
    \src_buf_15_reg_699_reg[16]_0 ,
    \src_buf_15_reg_699_reg[18]_0 ,
    \src_buf_15_reg_699_reg[19]_0 ,
    \src_buf_15_reg_699_reg[22]_0 ,
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_3 ,
    \src_buf_1_fu_118[21]_i_2 ,
    ram_reg_1_5,
    cmp_i_i321_i,
    \SRL_SIG_reg[1][0] ,
    we_0,
    \mOutPtr_reg[0]_0 );
  output ap_rst_n_0;
  output icmp_ln185_reg_645_pp0_iter2_reg;
  output [0:0]WEA;
  output we1;
  output \ap_CS_fsm_reg[8] ;
  output \trunc_ln446_2_reg_527_reg[0] ;
  output [0:0]ap_enable_reg_pp0_iter1_reg_0;
  output ce0;
  output [0:0]D;
  output ap_loop_exit_ready_pp0_iter10_reg_reg__0_0;
  output [3:0]\src_buf_1_fu_118_reg[23]_0 ;
  output [8:0]\src_buf_5_fu_114_reg[20]_0 ;
  output [10:0]\col_reg_634_pp0_iter1_reg_reg[10]_0 ;
  output \spec_select47_reg_545_reg[0] ;
  output \trunc_ln446_2_reg_527_reg[0]_0 ;
  output \trunc_ln446_2_reg_527_reg[1] ;
  output [10:0]\src_buf_3_fu_106_reg[23]_0 ;
  output \trunc_ln446_reg_517_reg[0] ;
  output \trunc_ln446_reg_517_reg[0]_0 ;
  output [10:0]address1;
  output [10:0]\col_reg_634_reg[10]_0 ;
  output \ap_CS_fsm_reg[7] ;
  output \ap_CS_fsm_reg[1] ;
  output we;
  output [23:0]\OutputValues_reg_736_reg[23]_0 ;
  input ap_clk;
  input ap_enable_reg_pp0_iter1_reg_1;
  input ap_rst_n;
  input [3:0]Q;
  input \mOutPtr_reg[0] ;
  input grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_buf_r_we1;
  input ram_reg_1;
  input ram_reg_1_0;
  input [1:0]trunc_ln415_1;
  input ram_reg_1_1;
  input [1:0]ram_reg_1_2;
  input img1_data_full_n;
  input img0_data_empty_n;
  input ram_reg_1_3;
  input ram_reg_1_4;
  input \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 ;
  input [8:0]\src_buf_5_fu_114_reg[20]_1 ;
  input \src_buf_17_reg_693_reg[1]_0 ;
  input spec_select55;
  input \src_buf_17_reg_693_reg[1]_1 ;
  input \src_buf_17_reg_693_reg[2]_0 ;
  input \src_buf_17_reg_693_reg[2]_1 ;
  input \src_buf_17_reg_693_reg[3]_0 ;
  input \src_buf_17_reg_693_reg[3]_1 ;
  input \src_buf_17_reg_693_reg[5]_0 ;
  input \src_buf_17_reg_693_reg[5]_1 ;
  input \src_buf_17_reg_693_reg[7]_0 ;
  input \src_buf_17_reg_693_reg[7]_1 ;
  input \src_buf_17_reg_693_reg[9]_0 ;
  input \src_buf_17_reg_693_reg[9]_1 ;
  input \src_buf_17_reg_693_reg[12]_0 ;
  input \src_buf_17_reg_693_reg[12]_1 ;
  input \src_buf_17_reg_693_reg[13]_0 ;
  input \src_buf_17_reg_693_reg[13]_1 ;
  input \src_buf_17_reg_693_reg[15]_0 ;
  input \src_buf_17_reg_693_reg[15]_1 ;
  input \src_buf_17_reg_693_reg[16]_0 ;
  input \src_buf_17_reg_693_reg[16]_1 ;
  input \src_buf_17_reg_693_reg[17]_0 ;
  input \src_buf_17_reg_693_reg[17]_1 ;
  input \src_buf_17_reg_693_reg[19]_0 ;
  input \src_buf_17_reg_693_reg[19]_1 ;
  input \src_buf_17_reg_693_reg[21]_0 ;
  input \src_buf_17_reg_693_reg[21]_1 ;
  input \src_buf_17_reg_693_reg[22]_0 ;
  input \src_buf_17_reg_693_reg[22]_1 ;
  input \src_buf_17_reg_693_reg[23]_0 ;
  input \src_buf_17_reg_693_reg[23]_1 ;
  input [1:0]\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 ;
  input [23:0]q0;
  input [23:0]\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 ;
  input [23:0]\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_3 ;
  input [3:0]\src_buf_1_fu_118_reg[23]_1 ;
  input \src_buf_13_reg_705_reg[0]_0 ;
  input spec_select47;
  input \src_buf_13_reg_705_reg[0]_1 ;
  input \src_buf_13_reg_705_reg[8]_0 ;
  input \src_buf_13_reg_705_reg[8]_1 ;
  input \src_buf_13_reg_705_reg[9]_0 ;
  input \src_buf_13_reg_705_reg[10]_0 ;
  input \src_buf_13_reg_705_reg[10]_1 ;
  input \src_buf_13_reg_705_reg[16]_0 ;
  input \src_buf_13_reg_705_reg[18]_0 ;
  input \src_buf_13_reg_705_reg[18]_1 ;
  input \src_buf_13_reg_705_reg[22]_0 ;
  input \src_buf_13_reg_705_reg[1]_0 ;
  input \src_buf_13_reg_705_reg[2]_0 ;
  input \src_buf_13_reg_705_reg[3]_0 ;
  input \src_buf_13_reg_705_reg[5]_0 ;
  input \src_buf_13_reg_705_reg[6]_0 ;
  input \src_buf_13_reg_705_reg[6]_1 ;
  input \src_buf_13_reg_705_reg[7]_0 ;
  input \src_buf_13_reg_705_reg[11]_0 ;
  input \src_buf_13_reg_705_reg[11]_1 ;
  input \src_buf_13_reg_705_reg[13]_0 ;
  input \src_buf_13_reg_705_reg[14]_0 ;
  input \src_buf_13_reg_705_reg[14]_1 ;
  input \src_buf_13_reg_705_reg[15]_0 ;
  input \src_buf_13_reg_705_reg[17]_0 ;
  input \src_buf_13_reg_705_reg[19]_0 ;
  input \src_buf_13_reg_705_reg[21]_0 ;
  input [10:0]\src_buf_3_fu_106_reg[23]_1 ;
  input spec_select51;
  input \src_buf_15_reg_699_reg[0]_0 ;
  input \src_buf_15_reg_699_reg[7]_0 ;
  input \src_buf_15_reg_699_reg[8]_0 ;
  input \src_buf_15_reg_699_reg[9]_0 ;
  input \src_buf_15_reg_699_reg[10]_0 ;
  input \src_buf_15_reg_699_reg[11]_0 ;
  input \src_buf_15_reg_699_reg[12]_0 ;
  input \src_buf_15_reg_699_reg[13]_0 ;
  input \src_buf_15_reg_699_reg[15]_0 ;
  input \src_buf_15_reg_699_reg[16]_0 ;
  input \src_buf_15_reg_699_reg[18]_0 ;
  input \src_buf_15_reg_699_reg[19]_0 ;
  input \src_buf_15_reg_699_reg[22]_0 ;
  input [1:0]\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_3 ;
  input [1:0]\src_buf_1_fu_118[21]_i_2 ;
  input [10:0]ram_reg_1_5;
  input cmp_i_i321_i;
  input [0:0]\SRL_SIG_reg[1][0] ;
  input we_0;
  input [0:0]\mOutPtr_reg[0]_0 ;

  wire [0:0]D;
  wire OutputValues_reg_7360;
  wire [23:0]\OutputValues_reg_736_reg[23]_0 ;
  wire [3:0]Q;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire [0:0]WEA;
  wire [10:0]address1;
  wire and_ln185_fu_355_p20_carry_n_8;
  wire and_ln185_reg_652;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[7] ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_ce_reg;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10_reg_n_5;
  wire ap_enable_reg_pp0_iter11;
  wire [0:0]ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter4_i_1_n_5;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9;
  wire ap_loop_exit_ready2_carry_n_6;
  wire ap_loop_exit_ready2_carry_n_7;
  wire ap_loop_exit_ready2_carry_n_8;
  wire ap_loop_exit_ready_pp0_iter10_reg;
  wire ap_loop_exit_ready_pp0_iter10_reg_reg__0_0;
  wire ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_n_5;
  wire [23:0]ap_phi_reg_pp0_iter4_src_buf_6_reg_273;
  wire ap_phi_reg_pp0_iter4_src_buf_6_reg_2730;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[0]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[0]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[0]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[10]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[10]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[10]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[11]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[11]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[11]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[12]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[12]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[12]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[13]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[13]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[13]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[14]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[14]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[14]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[15]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[15]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[15]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[16]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[16]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[16]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[17]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[17]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[17]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[18]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[18]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[18]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[19]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[19]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[19]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[1]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[1]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[1]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[20]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[20]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[20]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[21]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[21]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[21]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[22]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[22]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[22]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_2_n_5 ;
  wire [1:0]\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_3 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_4_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_7_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[2]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[2]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[2]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[3]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[3]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[3]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[4]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[4]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[4]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[5]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[5]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[5]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[6]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[6]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[6]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[7]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[7]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[7]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[8]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[8]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[8]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[9]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[9]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[9]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 ;
  wire [1:0]\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 ;
  wire [23:0]\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 ;
  wire [23:0]\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_3 ;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [11:0]ap_sig_allocacmp_col;
  wire ce0;
  wire cmp_i_i321_i;
  wire col_4_fu_94;
  wire \col_4_fu_94_reg_n_5_[0] ;
  wire \col_4_fu_94_reg_n_5_[10] ;
  wire \col_4_fu_94_reg_n_5_[11] ;
  wire \col_4_fu_94_reg_n_5_[1] ;
  wire \col_4_fu_94_reg_n_5_[2] ;
  wire \col_4_fu_94_reg_n_5_[3] ;
  wire \col_4_fu_94_reg_n_5_[4] ;
  wire \col_4_fu_94_reg_n_5_[5] ;
  wire \col_4_fu_94_reg_n_5_[6] ;
  wire \col_4_fu_94_reg_n_5_[7] ;
  wire \col_4_fu_94_reg_n_5_[8] ;
  wire \col_4_fu_94_reg_n_5_[9] ;
  wire [11:0]col_5_fu_343_p2;
  wire col_5_fu_343_p2_carry__0_n_5;
  wire col_5_fu_343_p2_carry__0_n_6;
  wire col_5_fu_343_p2_carry__0_n_7;
  wire col_5_fu_343_p2_carry__0_n_8;
  wire col_5_fu_343_p2_carry__1_n_7;
  wire col_5_fu_343_p2_carry__1_n_8;
  wire col_5_fu_343_p2_carry_n_5;
  wire col_5_fu_343_p2_carry_n_6;
  wire col_5_fu_343_p2_carry_n_7;
  wire col_5_fu_343_p2_carry_n_8;
  wire [11:11]col_reg_634;
  wire [11:11]col_reg_634_pp0_iter1_reg;
  wire [10:0]\col_reg_634_pp0_iter1_reg_reg[10]_0 ;
  wire [10:0]\col_reg_634_reg[10]_0 ;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_buf_r_we1;
  wire [23:0]grp_xFModeProc_3_1_16_3_9_s_fu_282_ap_return;
  wire grp_xFModeProc_3_1_16_3_9_s_fu_282_n_10;
  wire grp_xFModeProc_3_1_16_3_9_s_fu_282_n_11;
  wire grp_xFModeProc_3_1_16_3_9_s_fu_282_n_12;
  wire grp_xFModeProc_3_1_16_3_9_s_fu_282_n_13;
  wire grp_xFModeProc_3_1_16_3_9_s_fu_282_n_14;
  wire grp_xFModeProc_3_1_16_3_9_s_fu_282_n_15;
  wire grp_xFModeProc_3_1_16_3_9_s_fu_282_n_7;
  wire grp_xFModeProc_3_1_16_3_9_s_fu_282_n_8;
  wire grp_xFModeProc_3_1_16_3_9_s_fu_282_n_9;
  wire \icmp_ln111_15_reg_3175[0]_i_1_n_5 ;
  wire \icmp_ln111_1_reg_3099[0]_i_1_n_5 ;
  wire \icmp_ln111_8_reg_3137[0]_i_1_n_5 ;
  wire icmp_ln178_fu_337_p2;
  wire icmp_ln178_reg_641_pp0_iter10_reg;
  wire icmp_ln178_reg_641_pp0_iter1_reg;
  wire \icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ;
  wire \icmp_ln178_reg_641_pp0_iter8_reg_reg[0]_srl6_n_5 ;
  wire icmp_ln178_reg_641_pp0_iter9_reg;
  wire \icmp_ln178_reg_641_reg_n_5_[0] ;
  wire icmp_ln185_fu_349_p2;
  wire icmp_ln185_reg_645;
  wire icmp_ln185_reg_645_pp0_iter1_reg;
  wire icmp_ln185_reg_645_pp0_iter2_reg;
  wire \icmp_ln333_reg_671[0]_i_1_n_5 ;
  wire \icmp_ln333_reg_671[0]_i_2_n_5 ;
  wire \icmp_ln333_reg_671[0]_i_3_n_5 ;
  wire \icmp_ln333_reg_671[0]_i_4_n_5 ;
  wire icmp_ln333_reg_671_pp0_iter10_reg;
  wire icmp_ln333_reg_671_pp0_iter3_reg;
  wire \icmp_ln333_reg_671_pp0_iter9_reg_reg[0]_srl6_n_5 ;
  wire \icmp_ln333_reg_671_reg_n_5_[0] ;
  wire img0_data_empty_n;
  wire img1_data_full_n;
  wire \mOutPtr_reg[0] ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire [23:0]q0;
  wire ram_reg_0_i_51_n_5;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_1_1;
  wire [1:0]ram_reg_1_2;
  wire ram_reg_1_3;
  wire ram_reg_1_4;
  wire [10:0]ram_reg_1_5;
  wire spec_select47;
  wire \spec_select47_reg_545_reg[0] ;
  wire spec_select51;
  wire spec_select55;
  wire [23:0]src_buf_12_reg_677;
  wire [22:0]src_buf_13_fu_480_p3;
  wire [23:0]src_buf_13_reg_705;
  wire src_buf_13_reg_7050;
  wire \src_buf_13_reg_705_reg[0]_0 ;
  wire \src_buf_13_reg_705_reg[0]_1 ;
  wire \src_buf_13_reg_705_reg[10]_0 ;
  wire \src_buf_13_reg_705_reg[10]_1 ;
  wire \src_buf_13_reg_705_reg[11]_0 ;
  wire \src_buf_13_reg_705_reg[11]_1 ;
  wire \src_buf_13_reg_705_reg[13]_0 ;
  wire \src_buf_13_reg_705_reg[14]_0 ;
  wire \src_buf_13_reg_705_reg[14]_1 ;
  wire \src_buf_13_reg_705_reg[15]_0 ;
  wire \src_buf_13_reg_705_reg[16]_0 ;
  wire \src_buf_13_reg_705_reg[17]_0 ;
  wire \src_buf_13_reg_705_reg[18]_0 ;
  wire \src_buf_13_reg_705_reg[18]_1 ;
  wire \src_buf_13_reg_705_reg[19]_0 ;
  wire \src_buf_13_reg_705_reg[1]_0 ;
  wire \src_buf_13_reg_705_reg[21]_0 ;
  wire \src_buf_13_reg_705_reg[22]_0 ;
  wire \src_buf_13_reg_705_reg[2]_0 ;
  wire \src_buf_13_reg_705_reg[3]_0 ;
  wire \src_buf_13_reg_705_reg[5]_0 ;
  wire \src_buf_13_reg_705_reg[6]_0 ;
  wire \src_buf_13_reg_705_reg[6]_1 ;
  wire \src_buf_13_reg_705_reg[7]_0 ;
  wire \src_buf_13_reg_705_reg[8]_0 ;
  wire \src_buf_13_reg_705_reg[8]_1 ;
  wire \src_buf_13_reg_705_reg[9]_0 ;
  wire [23:0]src_buf_14_fu_525_p3;
  wire [22:0]src_buf_15_fu_473_p3;
  wire [23:0]src_buf_15_reg_699;
  wire \src_buf_15_reg_699_reg[0]_0 ;
  wire \src_buf_15_reg_699_reg[10]_0 ;
  wire \src_buf_15_reg_699_reg[11]_0 ;
  wire \src_buf_15_reg_699_reg[12]_0 ;
  wire \src_buf_15_reg_699_reg[13]_0 ;
  wire \src_buf_15_reg_699_reg[15]_0 ;
  wire \src_buf_15_reg_699_reg[16]_0 ;
  wire \src_buf_15_reg_699_reg[18]_0 ;
  wire \src_buf_15_reg_699_reg[19]_0 ;
  wire \src_buf_15_reg_699_reg[22]_0 ;
  wire \src_buf_15_reg_699_reg[7]_0 ;
  wire \src_buf_15_reg_699_reg[8]_0 ;
  wire \src_buf_15_reg_699_reg[9]_0 ;
  wire [23:0]src_buf_16_fu_520_p3;
  wire [23:1]src_buf_17_fu_466_p3;
  wire [23:0]src_buf_17_reg_693;
  wire \src_buf_17_reg_693_reg[12]_0 ;
  wire \src_buf_17_reg_693_reg[12]_1 ;
  wire \src_buf_17_reg_693_reg[13]_0 ;
  wire \src_buf_17_reg_693_reg[13]_1 ;
  wire \src_buf_17_reg_693_reg[15]_0 ;
  wire \src_buf_17_reg_693_reg[15]_1 ;
  wire \src_buf_17_reg_693_reg[16]_0 ;
  wire \src_buf_17_reg_693_reg[16]_1 ;
  wire \src_buf_17_reg_693_reg[17]_0 ;
  wire \src_buf_17_reg_693_reg[17]_1 ;
  wire \src_buf_17_reg_693_reg[19]_0 ;
  wire \src_buf_17_reg_693_reg[19]_1 ;
  wire \src_buf_17_reg_693_reg[1]_0 ;
  wire \src_buf_17_reg_693_reg[1]_1 ;
  wire \src_buf_17_reg_693_reg[21]_0 ;
  wire \src_buf_17_reg_693_reg[21]_1 ;
  wire \src_buf_17_reg_693_reg[22]_0 ;
  wire \src_buf_17_reg_693_reg[22]_1 ;
  wire \src_buf_17_reg_693_reg[23]_0 ;
  wire \src_buf_17_reg_693_reg[23]_1 ;
  wire \src_buf_17_reg_693_reg[2]_0 ;
  wire \src_buf_17_reg_693_reg[2]_1 ;
  wire \src_buf_17_reg_693_reg[3]_0 ;
  wire \src_buf_17_reg_693_reg[3]_1 ;
  wire \src_buf_17_reg_693_reg[5]_0 ;
  wire \src_buf_17_reg_693_reg[5]_1 ;
  wire \src_buf_17_reg_693_reg[7]_0 ;
  wire \src_buf_17_reg_693_reg[7]_1 ;
  wire \src_buf_17_reg_693_reg[9]_0 ;
  wire \src_buf_17_reg_693_reg[9]_1 ;
  wire [22:0]src_buf_1_fu_118;
  wire [1:0]\src_buf_1_fu_118[21]_i_2 ;
  wire src_buf_1_fu_118_0;
  wire [3:0]\src_buf_1_fu_118_reg[23]_0 ;
  wire [3:0]\src_buf_1_fu_118_reg[23]_1 ;
  wire src_buf_2_fu_102;
  wire \src_buf_2_fu_102_reg_n_5_[0] ;
  wire \src_buf_2_fu_102_reg_n_5_[10] ;
  wire \src_buf_2_fu_102_reg_n_5_[11] ;
  wire \src_buf_2_fu_102_reg_n_5_[12] ;
  wire \src_buf_2_fu_102_reg_n_5_[13] ;
  wire \src_buf_2_fu_102_reg_n_5_[14] ;
  wire \src_buf_2_fu_102_reg_n_5_[15] ;
  wire \src_buf_2_fu_102_reg_n_5_[16] ;
  wire \src_buf_2_fu_102_reg_n_5_[17] ;
  wire \src_buf_2_fu_102_reg_n_5_[18] ;
  wire \src_buf_2_fu_102_reg_n_5_[19] ;
  wire \src_buf_2_fu_102_reg_n_5_[1] ;
  wire \src_buf_2_fu_102_reg_n_5_[20] ;
  wire \src_buf_2_fu_102_reg_n_5_[21] ;
  wire \src_buf_2_fu_102_reg_n_5_[22] ;
  wire \src_buf_2_fu_102_reg_n_5_[23] ;
  wire \src_buf_2_fu_102_reg_n_5_[2] ;
  wire \src_buf_2_fu_102_reg_n_5_[3] ;
  wire \src_buf_2_fu_102_reg_n_5_[4] ;
  wire \src_buf_2_fu_102_reg_n_5_[5] ;
  wire \src_buf_2_fu_102_reg_n_5_[6] ;
  wire \src_buf_2_fu_102_reg_n_5_[7] ;
  wire \src_buf_2_fu_102_reg_n_5_[8] ;
  wire \src_buf_2_fu_102_reg_n_5_[9] ;
  wire [22:0]src_buf_3_fu_106;
  wire [10:0]\src_buf_3_fu_106_reg[23]_0 ;
  wire [10:0]\src_buf_3_fu_106_reg[23]_1 ;
  wire [23:0]src_buf_3_load_1_reg_683;
  wire [23:0]src_buf_3_load_reg_711;
  wire src_buf_3_load_reg_7110;
  wire [23:0]src_buf_4_fu_110;
  wire [23:1]src_buf_5_fu_114;
  wire [8:0]\src_buf_5_fu_114_reg[20]_0 ;
  wire [8:0]\src_buf_5_fu_114_reg[20]_1 ;
  wire [23:0]src_buf_5_load_1_reg_688;
  wire [23:0]src_buf_5_load_reg_716;
  wire [23:0]src_buf_fu_98;
  wire [1:0]trunc_ln415_1;
  wire \trunc_ln446_2_reg_527_reg[0] ;
  wire \trunc_ln446_2_reg_527_reg[0]_0 ;
  wire \trunc_ln446_2_reg_527_reg[1] ;
  wire \trunc_ln446_reg_517_reg[0] ;
  wire \trunc_ln446_reg_517_reg[0]_0 ;
  wire we;
  wire we1;
  wire we_0;
  wire [3:2]NLW_and_ln185_fu_355_p20_carry_CO_UNCONNECTED;
  wire [3:0]NLW_and_ln185_fu_355_p20_carry_O_UNCONNECTED;
  wire [3:0]NLW_ap_loop_exit_ready2_carry_O_UNCONNECTED;
  wire [3:2]NLW_col_5_fu_343_p2_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_col_5_fu_343_p2_carry__1_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h1)) 
    \OutputValues_reg_736[23]_i_1 
       (.I0(icmp_ln178_reg_641_pp0_iter9_reg),
        .I1(flow_control_loop_pipe_sequential_init_U_n_6),
        .O(OutputValues_reg_7360));
  FDRE \OutputValues_reg_736_reg[0] 
       (.C(ap_clk),
        .CE(OutputValues_reg_7360),
        .D(grp_xFModeProc_3_1_16_3_9_s_fu_282_ap_return[0]),
        .Q(\OutputValues_reg_736_reg[23]_0 [0]),
        .R(1'b0));
  FDRE \OutputValues_reg_736_reg[10] 
       (.C(ap_clk),
        .CE(OutputValues_reg_7360),
        .D(grp_xFModeProc_3_1_16_3_9_s_fu_282_ap_return[10]),
        .Q(\OutputValues_reg_736_reg[23]_0 [10]),
        .R(1'b0));
  FDRE \OutputValues_reg_736_reg[11] 
       (.C(ap_clk),
        .CE(OutputValues_reg_7360),
        .D(grp_xFModeProc_3_1_16_3_9_s_fu_282_ap_return[11]),
        .Q(\OutputValues_reg_736_reg[23]_0 [11]),
        .R(1'b0));
  FDRE \OutputValues_reg_736_reg[12] 
       (.C(ap_clk),
        .CE(OutputValues_reg_7360),
        .D(grp_xFModeProc_3_1_16_3_9_s_fu_282_ap_return[12]),
        .Q(\OutputValues_reg_736_reg[23]_0 [12]),
        .R(1'b0));
  FDRE \OutputValues_reg_736_reg[13] 
       (.C(ap_clk),
        .CE(OutputValues_reg_7360),
        .D(grp_xFModeProc_3_1_16_3_9_s_fu_282_ap_return[13]),
        .Q(\OutputValues_reg_736_reg[23]_0 [13]),
        .R(1'b0));
  FDRE \OutputValues_reg_736_reg[14] 
       (.C(ap_clk),
        .CE(OutputValues_reg_7360),
        .D(grp_xFModeProc_3_1_16_3_9_s_fu_282_ap_return[14]),
        .Q(\OutputValues_reg_736_reg[23]_0 [14]),
        .R(1'b0));
  FDRE \OutputValues_reg_736_reg[15] 
       (.C(ap_clk),
        .CE(OutputValues_reg_7360),
        .D(grp_xFModeProc_3_1_16_3_9_s_fu_282_ap_return[15]),
        .Q(\OutputValues_reg_736_reg[23]_0 [15]),
        .R(1'b0));
  FDRE \OutputValues_reg_736_reg[16] 
       (.C(ap_clk),
        .CE(OutputValues_reg_7360),
        .D(grp_xFModeProc_3_1_16_3_9_s_fu_282_ap_return[16]),
        .Q(\OutputValues_reg_736_reg[23]_0 [16]),
        .R(1'b0));
  FDRE \OutputValues_reg_736_reg[17] 
       (.C(ap_clk),
        .CE(OutputValues_reg_7360),
        .D(grp_xFModeProc_3_1_16_3_9_s_fu_282_ap_return[17]),
        .Q(\OutputValues_reg_736_reg[23]_0 [17]),
        .R(1'b0));
  FDRE \OutputValues_reg_736_reg[18] 
       (.C(ap_clk),
        .CE(OutputValues_reg_7360),
        .D(grp_xFModeProc_3_1_16_3_9_s_fu_282_ap_return[18]),
        .Q(\OutputValues_reg_736_reg[23]_0 [18]),
        .R(1'b0));
  FDRE \OutputValues_reg_736_reg[19] 
       (.C(ap_clk),
        .CE(OutputValues_reg_7360),
        .D(grp_xFModeProc_3_1_16_3_9_s_fu_282_ap_return[19]),
        .Q(\OutputValues_reg_736_reg[23]_0 [19]),
        .R(1'b0));
  FDRE \OutputValues_reg_736_reg[1] 
       (.C(ap_clk),
        .CE(OutputValues_reg_7360),
        .D(grp_xFModeProc_3_1_16_3_9_s_fu_282_ap_return[1]),
        .Q(\OutputValues_reg_736_reg[23]_0 [1]),
        .R(1'b0));
  FDRE \OutputValues_reg_736_reg[20] 
       (.C(ap_clk),
        .CE(OutputValues_reg_7360),
        .D(grp_xFModeProc_3_1_16_3_9_s_fu_282_ap_return[20]),
        .Q(\OutputValues_reg_736_reg[23]_0 [20]),
        .R(1'b0));
  FDRE \OutputValues_reg_736_reg[21] 
       (.C(ap_clk),
        .CE(OutputValues_reg_7360),
        .D(grp_xFModeProc_3_1_16_3_9_s_fu_282_ap_return[21]),
        .Q(\OutputValues_reg_736_reg[23]_0 [21]),
        .R(1'b0));
  FDRE \OutputValues_reg_736_reg[22] 
       (.C(ap_clk),
        .CE(OutputValues_reg_7360),
        .D(grp_xFModeProc_3_1_16_3_9_s_fu_282_ap_return[22]),
        .Q(\OutputValues_reg_736_reg[23]_0 [22]),
        .R(1'b0));
  FDRE \OutputValues_reg_736_reg[23] 
       (.C(ap_clk),
        .CE(OutputValues_reg_7360),
        .D(grp_xFModeProc_3_1_16_3_9_s_fu_282_ap_return[23]),
        .Q(\OutputValues_reg_736_reg[23]_0 [23]),
        .R(1'b0));
  FDRE \OutputValues_reg_736_reg[2] 
       (.C(ap_clk),
        .CE(OutputValues_reg_7360),
        .D(grp_xFModeProc_3_1_16_3_9_s_fu_282_ap_return[2]),
        .Q(\OutputValues_reg_736_reg[23]_0 [2]),
        .R(1'b0));
  FDRE \OutputValues_reg_736_reg[3] 
       (.C(ap_clk),
        .CE(OutputValues_reg_7360),
        .D(grp_xFModeProc_3_1_16_3_9_s_fu_282_ap_return[3]),
        .Q(\OutputValues_reg_736_reg[23]_0 [3]),
        .R(1'b0));
  FDRE \OutputValues_reg_736_reg[4] 
       (.C(ap_clk),
        .CE(OutputValues_reg_7360),
        .D(grp_xFModeProc_3_1_16_3_9_s_fu_282_ap_return[4]),
        .Q(\OutputValues_reg_736_reg[23]_0 [4]),
        .R(1'b0));
  FDRE \OutputValues_reg_736_reg[5] 
       (.C(ap_clk),
        .CE(OutputValues_reg_7360),
        .D(grp_xFModeProc_3_1_16_3_9_s_fu_282_ap_return[5]),
        .Q(\OutputValues_reg_736_reg[23]_0 [5]),
        .R(1'b0));
  FDRE \OutputValues_reg_736_reg[6] 
       (.C(ap_clk),
        .CE(OutputValues_reg_7360),
        .D(grp_xFModeProc_3_1_16_3_9_s_fu_282_ap_return[6]),
        .Q(\OutputValues_reg_736_reg[23]_0 [6]),
        .R(1'b0));
  FDRE \OutputValues_reg_736_reg[7] 
       (.C(ap_clk),
        .CE(OutputValues_reg_7360),
        .D(grp_xFModeProc_3_1_16_3_9_s_fu_282_ap_return[7]),
        .Q(\OutputValues_reg_736_reg[23]_0 [7]),
        .R(1'b0));
  FDRE \OutputValues_reg_736_reg[8] 
       (.C(ap_clk),
        .CE(OutputValues_reg_7360),
        .D(grp_xFModeProc_3_1_16_3_9_s_fu_282_ap_return[8]),
        .Q(\OutputValues_reg_736_reg[23]_0 [8]),
        .R(1'b0));
  FDRE \OutputValues_reg_736_reg[9] 
       (.C(ap_clk),
        .CE(OutputValues_reg_7360),
        .D(grp_xFModeProc_3_1_16_3_9_s_fu_282_ap_return[9]),
        .Q(\OutputValues_reg_736_reg[23]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00002000)) 
    \SRL_SIG[0][23]_i_1__0 
       (.I0(img1_data_full_n),
        .I1(flow_control_loop_pipe_sequential_init_U_n_10),
        .I2(\SRL_SIG_reg[1][0] ),
        .I3(Q[3]),
        .I4(flow_control_loop_pipe_sequential_init_U_n_6),
        .O(we));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 and_ln185_fu_355_p20_carry
       (.CI(1'b0),
        .CO({NLW_and_ln185_fu_355_p20_carry_CO_UNCONNECTED[3:2],icmp_ln185_fu_349_p2,and_ln185_fu_355_p20_carry_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30}),
        .O(NLW_and_ln185_fu_355_p20_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28}));
  FDRE \and_ln185_reg_652_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_41),
        .Q(and_ln185_reg_652),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter10_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter9),
        .Q(ap_enable_reg_pp0_iter10_reg_n_5),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter11_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter10_reg_n_5),
        .Q(ap_enable_reg_pp0_iter11),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1_reg_1),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hC5C00000)) 
    ap_enable_reg_pp0_iter4_i_1
       (.I0(\icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(flow_control_loop_pipe_sequential_init_U_n_6),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter4_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1_n_5),
        .Q(ap_enable_reg_pp0_iter4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter8),
        .Q(ap_enable_reg_pp0_iter9),
        .R(ap_rst_n_0));
  CARRY4 ap_loop_exit_ready2_carry
       (.CI(1'b0),
        .CO({icmp_ln178_fu_337_p2,ap_loop_exit_ready2_carry_n_6,ap_loop_exit_ready2_carry_n_7,ap_loop_exit_ready2_carry_n_8}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ap_loop_exit_ready2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26}));
  FDRE ap_loop_exit_ready_pp0_iter10_reg_reg__0
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_n_5),
        .Q(ap_loop_exit_ready_pp0_iter10_reg),
        .R(1'b0));
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/ap_loop_exit_ready_pp0_iter9_reg_reg_srl9 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter9_reg_reg_srl9
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(flow_control_loop_pipe_sequential_init_U_n_43),
        .Q(ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_n_5));
  LUT6 #(
    .INIT(64'h5551444055554440)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[0]_i_1 
       (.I0(\icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ),
        .I1(\icmp_ln333_reg_671_reg_n_5_[0] ),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[0]_i_2_n_5 ),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[0]_i_3_n_5 ),
        .I4(src_buf_1_fu_118[0]),
        .I5(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAAA200A2AA800080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[0]_i_2 
       (.I0(\spec_select47_reg_545_reg[0] ),
        .I1(\trunc_ln446_2_reg_527_reg[0]_0 ),
        .I2(q0[0]),
        .I3(\trunc_ln446_2_reg_527_reg[1] ),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [0]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_3 [0]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8A8A8A80808A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[0]_i_3 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_7_n_5 ),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [0]),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [1]),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [0]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_3 [0]),
        .I5(q0[0]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h5551444055554440)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[10]_i_1 
       (.I0(\icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ),
        .I1(\icmp_ln333_reg_671_reg_n_5_[0] ),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[10]_i_2_n_5 ),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[10]_i_3_n_5 ),
        .I4(src_buf_1_fu_118[10]),
        .I5(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[10]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAAA200A2AA800080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[10]_i_2 
       (.I0(\spec_select47_reg_545_reg[0] ),
        .I1(\trunc_ln446_2_reg_527_reg[0]_0 ),
        .I2(q0[10]),
        .I3(\trunc_ln446_2_reg_527_reg[1] ),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [10]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_3 [10]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[10]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8A8A8A80808A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[10]_i_3 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_7_n_5 ),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [10]),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [1]),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [0]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_3 [10]),
        .I5(q0[10]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[10]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h5551444055554440)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[11]_i_1 
       (.I0(\icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ),
        .I1(\icmp_ln333_reg_671_reg_n_5_[0] ),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[11]_i_2_n_5 ),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[11]_i_3_n_5 ),
        .I4(src_buf_1_fu_118[11]),
        .I5(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[11]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h8A8A8A80808A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[11]_i_2 
       (.I0(\spec_select47_reg_545_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [11]),
        .I2(\trunc_ln446_2_reg_527_reg[1] ),
        .I3(\trunc_ln446_2_reg_527_reg[0]_0 ),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_3 [11]),
        .I5(q0[11]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[11]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8A8A808A8A808080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[11]_i_3 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_7_n_5 ),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [11]),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [1]),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [0]),
        .I4(q0[11]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_3 [11]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[11]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h5544554451405540)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[12]_i_1 
       (.I0(\icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ),
        .I1(\icmp_ln333_reg_671_reg_n_5_[0] ),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[12]_i_2_n_5 ),
        .I3(\src_buf_1_fu_118_reg[23]_0 [1]),
        .I4(icmp_ln185_reg_645_pp0_iter2_reg),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[12]_i_3_n_5 ),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[12]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAAA200A2AA800080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[12]_i_2 
       (.I0(\spec_select47_reg_545_reg[0] ),
        .I1(\trunc_ln446_2_reg_527_reg[0]_0 ),
        .I2(q0[12]),
        .I3(\trunc_ln446_2_reg_527_reg[1] ),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [12]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_3 [12]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[12]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8A8A808A8A808080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[12]_i_3 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_7_n_5 ),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [12]),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [1]),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [0]),
        .I4(q0[12]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_3 [12]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[12]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h5551444055554440)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[13]_i_1 
       (.I0(\icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ),
        .I1(\icmp_ln333_reg_671_reg_n_5_[0] ),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[13]_i_2_n_5 ),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[13]_i_3_n_5 ),
        .I4(src_buf_1_fu_118[13]),
        .I5(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[13]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h8A8A8A80808A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[13]_i_2 
       (.I0(\spec_select47_reg_545_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [13]),
        .I2(\trunc_ln446_2_reg_527_reg[1] ),
        .I3(\trunc_ln446_2_reg_527_reg[0]_0 ),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_3 [13]),
        .I5(q0[13]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[13]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8A8A808A8A808080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[13]_i_3 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_7_n_5 ),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [13]),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [1]),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [0]),
        .I4(q0[13]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_3 [13]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[13]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h5551444055554440)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[14]_i_1 
       (.I0(\icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ),
        .I1(\icmp_ln333_reg_671_reg_n_5_[0] ),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[14]_i_2_n_5 ),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[14]_i_3_n_5 ),
        .I4(src_buf_1_fu_118[14]),
        .I5(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[14]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAAA200A2AA800080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[14]_i_2 
       (.I0(\spec_select47_reg_545_reg[0] ),
        .I1(\trunc_ln446_2_reg_527_reg[0]_0 ),
        .I2(q0[14]),
        .I3(\trunc_ln446_2_reg_527_reg[1] ),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [14]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_3 [14]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[14]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8A8A8A80808A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[14]_i_3 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_7_n_5 ),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [14]),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [1]),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [0]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_3 [14]),
        .I5(q0[14]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[14]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h5551444055554440)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[15]_i_1 
       (.I0(\icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ),
        .I1(\icmp_ln333_reg_671_reg_n_5_[0] ),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[15]_i_2_n_5 ),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[15]_i_3_n_5 ),
        .I4(src_buf_1_fu_118[15]),
        .I5(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[15]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h8A8A8A80808A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[15]_i_2 
       (.I0(\spec_select47_reg_545_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [15]),
        .I2(\trunc_ln446_2_reg_527_reg[1] ),
        .I3(\trunc_ln446_2_reg_527_reg[0]_0 ),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_3 [15]),
        .I5(q0[15]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[15]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8A8A808A8A808080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[15]_i_3 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_7_n_5 ),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [15]),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [1]),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [0]),
        .I4(q0[15]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_3 [15]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[15]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h5551444055554440)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[16]_i_1 
       (.I0(\icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ),
        .I1(\icmp_ln333_reg_671_reg_n_5_[0] ),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[16]_i_2_n_5 ),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[16]_i_3_n_5 ),
        .I4(src_buf_1_fu_118[16]),
        .I5(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[16]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAAA200A2AA800080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[16]_i_2 
       (.I0(\spec_select47_reg_545_reg[0] ),
        .I1(\trunc_ln446_2_reg_527_reg[0]_0 ),
        .I2(q0[16]),
        .I3(\trunc_ln446_2_reg_527_reg[1] ),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [16]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_3 [16]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[16]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8A8A8A80808A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[16]_i_3 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_7_n_5 ),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [16]),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [1]),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [0]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_3 [16]),
        .I5(q0[16]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[16]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h5551444055554440)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[17]_i_1 
       (.I0(\icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ),
        .I1(\icmp_ln333_reg_671_reg_n_5_[0] ),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[17]_i_2_n_5 ),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[17]_i_3_n_5 ),
        .I4(src_buf_1_fu_118[17]),
        .I5(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[17]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAAA200A2AA800080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[17]_i_2 
       (.I0(\spec_select47_reg_545_reg[0] ),
        .I1(\trunc_ln446_2_reg_527_reg[0]_0 ),
        .I2(q0[17]),
        .I3(\trunc_ln446_2_reg_527_reg[1] ),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [17]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_3 [17]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[17]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8A8A8A80808A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[17]_i_3 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_7_n_5 ),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [17]),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [1]),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [0]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_3 [17]),
        .I5(q0[17]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[17]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h5551444055554440)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[18]_i_1 
       (.I0(\icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ),
        .I1(\icmp_ln333_reg_671_reg_n_5_[0] ),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[18]_i_2_n_5 ),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[18]_i_3_n_5 ),
        .I4(src_buf_1_fu_118[18]),
        .I5(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[18]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAAA200A2AA800080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[18]_i_2 
       (.I0(\spec_select47_reg_545_reg[0] ),
        .I1(\trunc_ln446_2_reg_527_reg[0]_0 ),
        .I2(q0[18]),
        .I3(\trunc_ln446_2_reg_527_reg[1] ),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [18]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_3 [18]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[18]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8A8A8A80808A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[18]_i_3 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_7_n_5 ),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [18]),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [1]),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [0]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_3 [18]),
        .I5(q0[18]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[18]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h5551444055554440)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[19]_i_1 
       (.I0(\icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ),
        .I1(\icmp_ln333_reg_671_reg_n_5_[0] ),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[19]_i_2_n_5 ),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[19]_i_3_n_5 ),
        .I4(src_buf_1_fu_118[19]),
        .I5(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[19]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h8A8A8A80808A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[19]_i_2 
       (.I0(\spec_select47_reg_545_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [19]),
        .I2(\trunc_ln446_2_reg_527_reg[1] ),
        .I3(\trunc_ln446_2_reg_527_reg[0]_0 ),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_3 [19]),
        .I5(q0[19]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[19]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8A8A808A8A808080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[19]_i_3 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_7_n_5 ),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [19]),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [1]),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [0]),
        .I4(q0[19]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_3 [19]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[19]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h5551444055554440)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[1]_i_1 
       (.I0(\icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ),
        .I1(\icmp_ln333_reg_671_reg_n_5_[0] ),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[1]_i_2_n_5 ),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[1]_i_3_n_5 ),
        .I4(src_buf_1_fu_118[1]),
        .I5(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAAA200A2AA800080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[1]_i_2 
       (.I0(\spec_select47_reg_545_reg[0] ),
        .I1(\trunc_ln446_2_reg_527_reg[0]_0 ),
        .I2(q0[1]),
        .I3(\trunc_ln446_2_reg_527_reg[1] ),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [1]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_3 [1]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8A8A8A80808A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[1]_i_3 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_7_n_5 ),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [1]),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [1]),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [0]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_3 [1]),
        .I5(q0[1]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[1]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h5551444055554440)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[20]_i_1 
       (.I0(\icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ),
        .I1(\icmp_ln333_reg_671_reg_n_5_[0] ),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[20]_i_2_n_5 ),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[20]_i_3_n_5 ),
        .I4(\src_buf_1_fu_118_reg[23]_0 [2]),
        .I5(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[20]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAAA200A2AA800080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[20]_i_2 
       (.I0(\spec_select47_reg_545_reg[0] ),
        .I1(\trunc_ln446_2_reg_527_reg[0]_0 ),
        .I2(q0[20]),
        .I3(\trunc_ln446_2_reg_527_reg[1] ),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [20]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_3 [20]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[20]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8A8A808A8A808080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[20]_i_3 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_7_n_5 ),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [20]),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [1]),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [0]),
        .I4(q0[20]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_3 [20]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[20]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h5551444055554440)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[21]_i_1 
       (.I0(\icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ),
        .I1(\icmp_ln333_reg_671_reg_n_5_[0] ),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[21]_i_2_n_5 ),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[21]_i_3_n_5 ),
        .I4(src_buf_1_fu_118[21]),
        .I5(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[21]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h8A8A8A80808A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[21]_i_2 
       (.I0(\spec_select47_reg_545_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [21]),
        .I2(\trunc_ln446_2_reg_527_reg[1] ),
        .I3(\trunc_ln446_2_reg_527_reg[0]_0 ),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_3 [21]),
        .I5(q0[21]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[21]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8A8A808A8A808080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[21]_i_3 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_7_n_5 ),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [21]),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [1]),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [0]),
        .I4(q0[21]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_3 [21]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[21]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h5551444055554440)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[22]_i_1 
       (.I0(\icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ),
        .I1(\icmp_ln333_reg_671_reg_n_5_[0] ),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[22]_i_2_n_5 ),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[22]_i_3_n_5 ),
        .I4(src_buf_1_fu_118[22]),
        .I5(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[22]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAAA200A2AA800080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[22]_i_2 
       (.I0(\spec_select47_reg_545_reg[0] ),
        .I1(\trunc_ln446_2_reg_527_reg[0]_0 ),
        .I2(q0[22]),
        .I3(\trunc_ln446_2_reg_527_reg[1] ),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [22]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_3 [22]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[22]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8A8A8A80808A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[22]_i_3 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_7_n_5 ),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [22]),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [1]),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [0]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_3 [22]),
        .I5(q0[22]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[22]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_1 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(flow_control_loop_pipe_sequential_init_U_n_6),
        .O(ap_phi_reg_pp0_iter4_src_buf_6_reg_2730));
  LUT6 #(
    .INIT(64'h5544554451405540)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_2 
       (.I0(\icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ),
        .I1(\icmp_ln333_reg_671_reg_n_5_[0] ),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 ),
        .I3(\src_buf_1_fu_118_reg[23]_0 [3]),
        .I4(icmp_ln185_reg_645_pp0_iter2_reg),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_4_n_5 ),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAA00A2A2AA008080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_4 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_7_n_5 ),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [0]),
        .I2(q0[23]),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [23]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [1]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_3 [23]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_5 
       (.I0(ram_reg_1_2[0]),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_3 [1]),
        .I2(\src_buf_1_fu_118[21]_i_2 [0]),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_3 [0]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [0]),
        .O(\trunc_ln446_2_reg_527_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_6 
       (.I0(spec_select47),
        .I1(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(\spec_select47_reg_545_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_7 
       (.I0(icmp_ln185_reg_645_pp0_iter2_reg),
        .I1(spec_select47),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h5551444055554440)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[2]_i_1 
       (.I0(\icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ),
        .I1(\icmp_ln333_reg_671_reg_n_5_[0] ),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[2]_i_2_n_5 ),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[2]_i_3_n_5 ),
        .I4(src_buf_1_fu_118[2]),
        .I5(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[2]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAAA200A2AA800080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[2]_i_2 
       (.I0(\spec_select47_reg_545_reg[0] ),
        .I1(\trunc_ln446_2_reg_527_reg[0]_0 ),
        .I2(q0[2]),
        .I3(\trunc_ln446_2_reg_527_reg[1] ),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [2]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_3 [2]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8A8A8A80808A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[2]_i_3 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_7_n_5 ),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [2]),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [1]),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [0]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_3 [2]),
        .I5(q0[2]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[2]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h5551444055554440)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[3]_i_1 
       (.I0(\icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ),
        .I1(\icmp_ln333_reg_671_reg_n_5_[0] ),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[3]_i_2_n_5 ),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[3]_i_3_n_5 ),
        .I4(src_buf_1_fu_118[3]),
        .I5(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[3]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h8A8A8A80808A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[3]_i_2 
       (.I0(\spec_select47_reg_545_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [3]),
        .I2(\trunc_ln446_2_reg_527_reg[1] ),
        .I3(\trunc_ln446_2_reg_527_reg[0]_0 ),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_3 [3]),
        .I5(q0[3]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8A8A808A8A808080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[3]_i_3 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_7_n_5 ),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [3]),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [1]),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [0]),
        .I4(q0[3]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_3 [3]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[3]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h5544554451405540)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[4]_i_1 
       (.I0(\icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ),
        .I1(\icmp_ln333_reg_671_reg_n_5_[0] ),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[4]_i_2_n_5 ),
        .I3(\src_buf_1_fu_118_reg[23]_0 [0]),
        .I4(icmp_ln185_reg_645_pp0_iter2_reg),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[4]_i_3_n_5 ),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[4]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAAA200A2AA800080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[4]_i_2 
       (.I0(\spec_select47_reg_545_reg[0] ),
        .I1(\trunc_ln446_2_reg_527_reg[0]_0 ),
        .I2(q0[4]),
        .I3(\trunc_ln446_2_reg_527_reg[1] ),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [4]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_3 [4]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8A8A808A8A808080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[4]_i_3 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_7_n_5 ),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [4]),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [1]),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [0]),
        .I4(q0[4]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_3 [4]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[4]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h5551444055554440)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[5]_i_1 
       (.I0(\icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ),
        .I1(\icmp_ln333_reg_671_reg_n_5_[0] ),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[5]_i_2_n_5 ),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[5]_i_3_n_5 ),
        .I4(src_buf_1_fu_118[5]),
        .I5(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[5]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h8A8A8A80808A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[5]_i_2 
       (.I0(\spec_select47_reg_545_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [5]),
        .I2(\trunc_ln446_2_reg_527_reg[1] ),
        .I3(\trunc_ln446_2_reg_527_reg[0]_0 ),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_3 [5]),
        .I5(q0[5]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8A8A808A8A808080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[5]_i_3 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_7_n_5 ),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [5]),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [1]),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [0]),
        .I4(q0[5]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_3 [5]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[5]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h5551444055554440)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[6]_i_1 
       (.I0(\icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ),
        .I1(\icmp_ln333_reg_671_reg_n_5_[0] ),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[6]_i_2_n_5 ),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[6]_i_3_n_5 ),
        .I4(src_buf_1_fu_118[6]),
        .I5(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[6]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAAA200A2AA800080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[6]_i_2 
       (.I0(\spec_select47_reg_545_reg[0] ),
        .I1(\trunc_ln446_2_reg_527_reg[0]_0 ),
        .I2(q0[6]),
        .I3(\trunc_ln446_2_reg_527_reg[1] ),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [6]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_3 [6]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8A8A8A80808A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[6]_i_3 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_7_n_5 ),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [6]),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [1]),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [0]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_3 [6]),
        .I5(q0[6]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[6]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h5551444055554440)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[7]_i_1 
       (.I0(\icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ),
        .I1(\icmp_ln333_reg_671_reg_n_5_[0] ),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[7]_i_2_n_5 ),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[7]_i_3_n_5 ),
        .I4(src_buf_1_fu_118[7]),
        .I5(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[7]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h8A8A8A80808A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[7]_i_2 
       (.I0(\spec_select47_reg_545_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [7]),
        .I2(\trunc_ln446_2_reg_527_reg[1] ),
        .I3(\trunc_ln446_2_reg_527_reg[0]_0 ),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_3 [7]),
        .I5(q0[7]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[7]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8A8A808A8A808080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[7]_i_3 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_7_n_5 ),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [7]),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [1]),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [0]),
        .I4(q0[7]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_3 [7]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[7]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h5544554451405540)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[8]_i_1 
       (.I0(\icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ),
        .I1(\icmp_ln333_reg_671_reg_n_5_[0] ),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[8]_i_2_n_5 ),
        .I3(src_buf_1_fu_118[8]),
        .I4(icmp_ln185_reg_645_pp0_iter2_reg),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[8]_i_3_n_5 ),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[8]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAAA200A2AA800080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[8]_i_2 
       (.I0(\spec_select47_reg_545_reg[0] ),
        .I1(\trunc_ln446_2_reg_527_reg[0]_0 ),
        .I2(q0[8]),
        .I3(\trunc_ln446_2_reg_527_reg[1] ),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [8]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_3 [8]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[8]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8A8A8A80808A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[8]_i_3 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_7_n_5 ),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [8]),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [1]),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [0]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_3 [8]),
        .I5(q0[8]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[8]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h5551444055554440)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[9]_i_1 
       (.I0(\icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ),
        .I1(\icmp_ln333_reg_671_reg_n_5_[0] ),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[9]_i_2_n_5 ),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[9]_i_3_n_5 ),
        .I4(src_buf_1_fu_118[9]),
        .I5(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[9]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAAA200A2AA800080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[9]_i_2 
       (.I0(\spec_select47_reg_545_reg[0] ),
        .I1(\trunc_ln446_2_reg_527_reg[0]_0 ),
        .I2(q0[9]),
        .I3(\trunc_ln446_2_reg_527_reg[1] ),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [9]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_3 [9]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[9]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8A8A8A80808A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[9]_i_3 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_7_n_5 ),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [9]),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [1]),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [0]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_3 [9]),
        .I5(q0[9]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[9]_i_3_n_5 ));
  FDRE \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_src_buf_6_reg_2730),
        .D(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[0]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_src_buf_6_reg_2730),
        .D(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[10]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_src_buf_6_reg_2730),
        .D(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[11]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_src_buf_6_reg_2730),
        .D(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[12]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[12]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_src_buf_6_reg_2730),
        .D(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[13]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[13]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_src_buf_6_reg_2730),
        .D(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[14]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[14]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_src_buf_6_reg_2730),
        .D(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[15]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[15]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_src_buf_6_reg_2730),
        .D(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[16]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[16]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_src_buf_6_reg_2730),
        .D(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[17]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[17]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_src_buf_6_reg_2730),
        .D(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[18]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[18]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_src_buf_6_reg_2730),
        .D(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[19]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[19]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_src_buf_6_reg_2730),
        .D(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[1]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_src_buf_6_reg_2730),
        .D(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[20]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[20]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_src_buf_6_reg_2730),
        .D(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[21]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[21]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_src_buf_6_reg_2730),
        .D(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[22]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[22]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_src_buf_6_reg_2730),
        .D(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_2_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_src_buf_6_reg_2730),
        .D(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[2]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_src_buf_6_reg_2730),
        .D(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[3]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_src_buf_6_reg_2730),
        .D(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[4]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_src_buf_6_reg_2730),
        .D(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[5]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_src_buf_6_reg_2730),
        .D(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[6]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_src_buf_6_reg_2730),
        .D(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[7]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_src_buf_6_reg_2730),
        .D(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[8]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_src_buf_6_reg_2730),
        .D(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[9]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[9]),
        .R(1'b0));
  FDRE \col_4_fu_94_reg[0] 
       (.C(ap_clk),
        .CE(col_4_fu_94),
        .D(col_5_fu_343_p2[0]),
        .Q(\col_4_fu_94_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_44));
  FDRE \col_4_fu_94_reg[10] 
       (.C(ap_clk),
        .CE(col_4_fu_94),
        .D(col_5_fu_343_p2[10]),
        .Q(\col_4_fu_94_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_44));
  FDRE \col_4_fu_94_reg[11] 
       (.C(ap_clk),
        .CE(col_4_fu_94),
        .D(col_5_fu_343_p2[11]),
        .Q(\col_4_fu_94_reg_n_5_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_44));
  FDRE \col_4_fu_94_reg[1] 
       (.C(ap_clk),
        .CE(col_4_fu_94),
        .D(col_5_fu_343_p2[1]),
        .Q(\col_4_fu_94_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_44));
  FDRE \col_4_fu_94_reg[2] 
       (.C(ap_clk),
        .CE(col_4_fu_94),
        .D(col_5_fu_343_p2[2]),
        .Q(\col_4_fu_94_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_44));
  FDRE \col_4_fu_94_reg[3] 
       (.C(ap_clk),
        .CE(col_4_fu_94),
        .D(col_5_fu_343_p2[3]),
        .Q(\col_4_fu_94_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_44));
  FDRE \col_4_fu_94_reg[4] 
       (.C(ap_clk),
        .CE(col_4_fu_94),
        .D(col_5_fu_343_p2[4]),
        .Q(\col_4_fu_94_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_44));
  FDRE \col_4_fu_94_reg[5] 
       (.C(ap_clk),
        .CE(col_4_fu_94),
        .D(col_5_fu_343_p2[5]),
        .Q(\col_4_fu_94_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_44));
  FDRE \col_4_fu_94_reg[6] 
       (.C(ap_clk),
        .CE(col_4_fu_94),
        .D(col_5_fu_343_p2[6]),
        .Q(\col_4_fu_94_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_44));
  FDRE \col_4_fu_94_reg[7] 
       (.C(ap_clk),
        .CE(col_4_fu_94),
        .D(col_5_fu_343_p2[7]),
        .Q(\col_4_fu_94_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_44));
  FDRE \col_4_fu_94_reg[8] 
       (.C(ap_clk),
        .CE(col_4_fu_94),
        .D(col_5_fu_343_p2[8]),
        .Q(\col_4_fu_94_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_44));
  FDRE \col_4_fu_94_reg[9] 
       (.C(ap_clk),
        .CE(col_4_fu_94),
        .D(col_5_fu_343_p2[9]),
        .Q(\col_4_fu_94_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_44));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 col_5_fu_343_p2_carry
       (.CI(1'b0),
        .CO({col_5_fu_343_p2_carry_n_5,col_5_fu_343_p2_carry_n_6,col_5_fu_343_p2_carry_n_7,col_5_fu_343_p2_carry_n_8}),
        .CYINIT(ap_sig_allocacmp_col[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(col_5_fu_343_p2[4:1]),
        .S({flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,ap_sig_allocacmp_col[2:1]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 col_5_fu_343_p2_carry__0
       (.CI(col_5_fu_343_p2_carry_n_5),
        .CO({col_5_fu_343_p2_carry__0_n_5,col_5_fu_343_p2_carry__0_n_6,col_5_fu_343_p2_carry__0_n_7,col_5_fu_343_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(col_5_fu_343_p2[8:5]),
        .S({flow_control_loop_pipe_sequential_init_U_n_34,ap_sig_allocacmp_col[7:6],flow_control_loop_pipe_sequential_init_U_n_35}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 col_5_fu_343_p2_carry__1
       (.CI(col_5_fu_343_p2_carry__0_n_5),
        .CO({NLW_col_5_fu_343_p2_carry__1_CO_UNCONNECTED[3:2],col_5_fu_343_p2_carry__1_n_7,col_5_fu_343_p2_carry__1_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_col_5_fu_343_p2_carry__1_O_UNCONNECTED[3],col_5_fu_343_p2[11:9]}),
        .S({1'b0,flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38}));
  FDRE \col_reg_634_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_reg_634_reg[10]_0 [0]),
        .Q(\col_reg_634_pp0_iter1_reg_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \col_reg_634_pp0_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_reg_634_reg[10]_0 [10]),
        .Q(\col_reg_634_pp0_iter1_reg_reg[10]_0 [10]),
        .R(1'b0));
  FDRE \col_reg_634_pp0_iter1_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(col_reg_634),
        .Q(col_reg_634_pp0_iter1_reg),
        .R(1'b0));
  FDRE \col_reg_634_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_reg_634_reg[10]_0 [1]),
        .Q(\col_reg_634_pp0_iter1_reg_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \col_reg_634_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_reg_634_reg[10]_0 [2]),
        .Q(\col_reg_634_pp0_iter1_reg_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \col_reg_634_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_reg_634_reg[10]_0 [3]),
        .Q(\col_reg_634_pp0_iter1_reg_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \col_reg_634_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_reg_634_reg[10]_0 [4]),
        .Q(\col_reg_634_pp0_iter1_reg_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \col_reg_634_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_reg_634_reg[10]_0 [5]),
        .Q(\col_reg_634_pp0_iter1_reg_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \col_reg_634_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_reg_634_reg[10]_0 [6]),
        .Q(\col_reg_634_pp0_iter1_reg_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \col_reg_634_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_reg_634_reg[10]_0 [7]),
        .Q(\col_reg_634_pp0_iter1_reg_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \col_reg_634_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_reg_634_reg[10]_0 [8]),
        .Q(\col_reg_634_pp0_iter1_reg_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \col_reg_634_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_reg_634_reg[10]_0 [9]),
        .Q(\col_reg_634_pp0_iter1_reg_reg[10]_0 [9]),
        .R(1'b0));
  FDRE \col_reg_634_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_col[0]),
        .Q(\col_reg_634_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \col_reg_634_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_col[10]),
        .Q(\col_reg_634_reg[10]_0 [10]),
        .R(1'b0));
  FDRE \col_reg_634_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_col[11]),
        .Q(col_reg_634),
        .R(1'b0));
  FDRE \col_reg_634_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_4_fu_94_reg_n_5_[1] ),
        .Q(\col_reg_634_reg[10]_0 [1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \col_reg_634_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_4_fu_94_reg_n_5_[2] ),
        .Q(\col_reg_634_reg[10]_0 [2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \col_reg_634_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_col[3]),
        .Q(\col_reg_634_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \col_reg_634_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_col[4]),
        .Q(\col_reg_634_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \col_reg_634_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_col[5]),
        .Q(\col_reg_634_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \col_reg_634_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_4_fu_94_reg_n_5_[6] ),
        .Q(\col_reg_634_reg[10]_0 [6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \col_reg_634_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_4_fu_94_reg_n_5_[7] ),
        .Q(\col_reg_634_reg[10]_0 [7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \col_reg_634_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_col[8]),
        .Q(\col_reg_634_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \col_reg_634_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_col[9]),
        .Q(\col_reg_634_reg[10]_0 [9]),
        .R(1'b0));
  system_ModeFilter_0_0_ModeFilter_flow_control_loop_pipe_sequential_init_7 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln178_fu_337_p2),
        .D(D),
        .DI({flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30}),
        .E(col_4_fu_94),
        .Q(Q[3:2]),
        .S({flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_44),
        .and_ln185_reg_652(and_ln185_reg_652),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(\icmp_ln178_reg_641_reg_n_5_[0] ),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter11(ap_enable_reg_pp0_iter11),
        .ap_loop_exit_ready_pp0_iter10_reg(ap_loop_exit_ready_pp0_iter10_reg),
        .ap_loop_exit_ready_pp0_iter10_reg_reg__0(ap_loop_exit_ready_pp0_iter10_reg_reg__0_0),
        .ap_loop_init_int_reg_0(col_5_fu_343_p2[0]),
        .ap_loop_init_int_reg_1(flow_control_loop_pipe_sequential_init_U_n_42),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .ap_sig_allocacmp_col(ap_sig_allocacmp_col),
        .cmp_i_i321_i(cmp_i_i321_i),
        .\cmp_i_i321_i_reg_535_reg[0] (flow_control_loop_pipe_sequential_init_U_n_41),
        .\col_4_fu_94_reg[11] ({flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38}),
        .\col_4_fu_94_reg[11]_0 (ap_enable_reg_pp0_iter1_reg_1),
        .\col_4_fu_94_reg[4] ({flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33}),
        .\col_4_fu_94_reg[8] ({flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35}),
        .\col_reg_634_reg[11] ({\col_4_fu_94_reg_n_5_[11] ,\col_4_fu_94_reg_n_5_[10] ,\col_4_fu_94_reg_n_5_[9] ,\col_4_fu_94_reg_n_5_[8] ,\col_4_fu_94_reg_n_5_[7] ,\col_4_fu_94_reg_n_5_[6] ,\col_4_fu_94_reg_n_5_[5] ,\col_4_fu_94_reg_n_5_[4] ,\col_4_fu_94_reg_n_5_[3] ,\col_4_fu_94_reg_n_5_[2] ,\col_4_fu_94_reg_n_5_[1] ,\col_4_fu_94_reg_n_5_[0] }),
        .empty_n_reg(flow_control_loop_pipe_sequential_init_U_n_6),
        .grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_ap_start_reg_reg({flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28}),
        .grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_ap_start_reg_reg_0(flow_control_loop_pipe_sequential_init_U_n_43),
        .icmp_ln178_reg_641_pp0_iter10_reg(icmp_ln178_reg_641_pp0_iter10_reg),
        .icmp_ln185_reg_645(icmp_ln185_reg_645),
        .\icmp_ln185_reg_645_reg[0] (flow_control_loop_pipe_sequential_init_U_n_40),
        .\icmp_ln185_reg_645_reg[0]_0 (icmp_ln185_fu_349_p2),
        .icmp_ln333_reg_671_pp0_iter10_reg(icmp_ln333_reg_671_pp0_iter10_reg),
        .\icmp_ln333_reg_671_pp0_iter10_reg_reg[0]__0 (flow_control_loop_pipe_sequential_init_U_n_10),
        .img0_data_empty_n(img0_data_empty_n),
        .img1_data_full_n(img1_data_full_n));
  system_ModeFilter_0_0_ModeFilter_xFModeProc_3_1_16_3_9_s grp_xFModeProc_3_1_16_3_9_s_fu_282
       (.D(grp_xFModeProc_3_1_16_3_9_s_fu_282_ap_return),
        .Q(src_buf_fu_98),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .\icmp_ln111_15_reg_3175_reg[0]_0 (\icmp_ln111_15_reg_3175[0]_i_1_n_5 ),
        .\icmp_ln111_1_reg_3099_reg[0]_0 (\icmp_ln111_1_reg_3099[0]_i_1_n_5 ),
        .\icmp_ln111_8_reg_3137_reg[0]_0 (\icmp_ln111_8_reg_3137[0]_i_1_n_5 ),
        .\max_count_11_reg_3052_reg[2]_0 (grp_xFModeProc_3_1_16_3_9_s_fu_282_n_12),
        .\max_count_11_reg_3052_reg[2]_1 (grp_xFModeProc_3_1_16_3_9_s_fu_282_n_13),
        .\max_count_11_reg_3052_reg[3]_0 (grp_xFModeProc_3_1_16_3_9_s_fu_282_n_8),
        .\max_count_18_reg_3078_reg[2]_0 (grp_xFModeProc_3_1_16_3_9_s_fu_282_n_14),
        .\max_count_18_reg_3078_reg[2]_1 (grp_xFModeProc_3_1_16_3_9_s_fu_282_n_15),
        .\max_count_18_reg_3078_reg[3]_0 (grp_xFModeProc_3_1_16_3_9_s_fu_282_n_9),
        .\max_count_4_reg_3026_reg[2]_0 (grp_xFModeProc_3_1_16_3_9_s_fu_282_n_10),
        .\max_count_4_reg_3026_reg[2]_1 (grp_xFModeProc_3_1_16_3_9_s_fu_282_n_11),
        .\max_count_4_reg_3026_reg[3]_0 (grp_xFModeProc_3_1_16_3_9_s_fu_282_n_7),
        .\src_buf_0_1_val_int_reg_reg[23]_0 (src_buf_12_reg_677),
        .\src_buf_0_2_val_int_reg_reg[23]_0 (src_buf_13_reg_705),
        .\src_buf_1_0_val_int_reg_reg[23]_0 ({\src_buf_2_fu_102_reg_n_5_[23] ,\src_buf_2_fu_102_reg_n_5_[22] ,\src_buf_2_fu_102_reg_n_5_[21] ,\src_buf_2_fu_102_reg_n_5_[20] ,\src_buf_2_fu_102_reg_n_5_[19] ,\src_buf_2_fu_102_reg_n_5_[18] ,\src_buf_2_fu_102_reg_n_5_[17] ,\src_buf_2_fu_102_reg_n_5_[16] ,\src_buf_2_fu_102_reg_n_5_[15] ,\src_buf_2_fu_102_reg_n_5_[14] ,\src_buf_2_fu_102_reg_n_5_[13] ,\src_buf_2_fu_102_reg_n_5_[12] ,\src_buf_2_fu_102_reg_n_5_[11] ,\src_buf_2_fu_102_reg_n_5_[10] ,\src_buf_2_fu_102_reg_n_5_[9] ,\src_buf_2_fu_102_reg_n_5_[8] ,\src_buf_2_fu_102_reg_n_5_[7] ,\src_buf_2_fu_102_reg_n_5_[6] ,\src_buf_2_fu_102_reg_n_5_[5] ,\src_buf_2_fu_102_reg_n_5_[4] ,\src_buf_2_fu_102_reg_n_5_[3] ,\src_buf_2_fu_102_reg_n_5_[2] ,\src_buf_2_fu_102_reg_n_5_[1] ,\src_buf_2_fu_102_reg_n_5_[0] }),
        .\src_buf_1_1_val_int_reg_reg[23]_0 (src_buf_3_load_1_reg_683),
        .\src_buf_1_2_val_int_reg_reg[23]_0 (src_buf_15_reg_699),
        .\src_buf_2_0_val_int_reg_reg[23]_0 (src_buf_4_fu_110),
        .\src_buf_2_1_val_int_reg_reg[23]_0 (src_buf_5_load_1_reg_688),
        .\src_buf_2_2_val_int_reg_reg[0]_0 (flow_control_loop_pipe_sequential_init_U_n_6),
        .\src_buf_2_2_val_int_reg_reg[23]_0 (src_buf_17_reg_693));
  LUT4 #(
    .INIT(16'h0400)) 
    \icmp_ln111_15_reg_3175[0]_i_1 
       (.I0(grp_xFModeProc_3_1_16_3_9_s_fu_282_n_14),
        .I1(grp_xFModeProc_3_1_16_3_9_s_fu_282_n_9),
        .I2(grp_xFModeProc_3_1_16_3_9_s_fu_282_n_15),
        .I3(ap_ce_reg),
        .O(\icmp_ln111_15_reg_3175[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \icmp_ln111_1_reg_3099[0]_i_1 
       (.I0(grp_xFModeProc_3_1_16_3_9_s_fu_282_n_10),
        .I1(grp_xFModeProc_3_1_16_3_9_s_fu_282_n_7),
        .I2(grp_xFModeProc_3_1_16_3_9_s_fu_282_n_11),
        .I3(ap_ce_reg),
        .O(\icmp_ln111_1_reg_3099[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \icmp_ln111_8_reg_3137[0]_i_1 
       (.I0(grp_xFModeProc_3_1_16_3_9_s_fu_282_n_12),
        .I1(grp_xFModeProc_3_1_16_3_9_s_fu_282_n_8),
        .I2(grp_xFModeProc_3_1_16_3_9_s_fu_282_n_13),
        .I3(ap_ce_reg),
        .O(\icmp_ln111_8_reg_3137[0]_i_1_n_5 ));
  FDRE \icmp_ln178_reg_641_pp0_iter10_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln178_reg_641_pp0_iter9_reg),
        .Q(icmp_ln178_reg_641_pp0_iter10_reg),
        .R(1'b0));
  FDRE \icmp_ln178_reg_641_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln178_reg_641_reg_n_5_[0] ),
        .Q(icmp_ln178_reg_641_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln178_reg_641_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln178_reg_641_pp0_iter1_reg),
        .Q(\icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/icmp_ln178_reg_641_pp0_iter8_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/icmp_ln178_reg_641_pp0_iter8_reg_reg[0]_srl6 " *) 
  SRL16E \icmp_ln178_reg_641_pp0_iter8_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ),
        .Q(\icmp_ln178_reg_641_pp0_iter8_reg_reg[0]_srl6_n_5 ));
  FDRE \icmp_ln178_reg_641_pp0_iter9_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln178_reg_641_pp0_iter8_reg_reg[0]_srl6_n_5 ),
        .Q(icmp_ln178_reg_641_pp0_iter9_reg),
        .R(1'b0));
  FDRE \icmp_ln178_reg_641_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln178_fu_337_p2),
        .Q(\icmp_ln178_reg_641_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln185_reg_645_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln185_reg_645),
        .Q(icmp_ln185_reg_645_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln185_reg_645_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln185_reg_645_pp0_iter1_reg),
        .Q(icmp_ln185_reg_645_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln185_reg_645_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_40),
        .Q(icmp_ln185_reg_645),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAAA3)) 
    \icmp_ln333_reg_671[0]_i_1 
       (.I0(\icmp_ln333_reg_671_reg_n_5_[0] ),
        .I1(\icmp_ln333_reg_671[0]_i_2_n_5 ),
        .I2(icmp_ln178_reg_641_pp0_iter1_reg),
        .I3(flow_control_loop_pipe_sequential_init_U_n_6),
        .O(\icmp_ln333_reg_671[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln333_reg_671[0]_i_2 
       (.I0(\col_reg_634_pp0_iter1_reg_reg[10]_0 [2]),
        .I1(col_reg_634_pp0_iter1_reg),
        .I2(\col_reg_634_pp0_iter1_reg_reg[10]_0 [7]),
        .I3(\col_reg_634_pp0_iter1_reg_reg[10]_0 [6]),
        .I4(\icmp_ln333_reg_671[0]_i_3_n_5 ),
        .I5(\icmp_ln333_reg_671[0]_i_4_n_5 ),
        .O(\icmp_ln333_reg_671[0]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln333_reg_671[0]_i_3 
       (.I0(\col_reg_634_pp0_iter1_reg_reg[10]_0 [8]),
        .I1(\col_reg_634_pp0_iter1_reg_reg[10]_0 [4]),
        .I2(\col_reg_634_pp0_iter1_reg_reg[10]_0 [3]),
        .I3(\col_reg_634_pp0_iter1_reg_reg[10]_0 [1]),
        .O(\icmp_ln333_reg_671[0]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln333_reg_671[0]_i_4 
       (.I0(\col_reg_634_pp0_iter1_reg_reg[10]_0 [9]),
        .I1(\col_reg_634_pp0_iter1_reg_reg[10]_0 [10]),
        .I2(\col_reg_634_pp0_iter1_reg_reg[10]_0 [5]),
        .I3(\col_reg_634_pp0_iter1_reg_reg[10]_0 [0]),
        .O(\icmp_ln333_reg_671[0]_i_4_n_5 ));
  FDRE \icmp_ln333_reg_671_pp0_iter10_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln333_reg_671_pp0_iter9_reg_reg[0]_srl6_n_5 ),
        .Q(icmp_ln333_reg_671_pp0_iter10_reg),
        .R(1'b0));
  FDRE \icmp_ln333_reg_671_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln333_reg_671_reg_n_5_[0] ),
        .Q(icmp_ln333_reg_671_pp0_iter3_reg),
        .R(1'b0));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/icmp_ln333_reg_671_pp0_iter9_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/icmp_ln333_reg_671_pp0_iter9_reg_reg[0]_srl6 " *) 
  SRL16E \icmp_ln333_reg_671_pp0_iter9_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln333_reg_671_pp0_iter3_reg),
        .Q(\icmp_ln333_reg_671_pp0_iter9_reg_reg[0]_srl6_n_5 ));
  FDRE \icmp_ln333_reg_671_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln333_reg_671[0]_i_1_n_5 ),
        .Q(\icmp_ln333_reg_671_reg_n_5_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8A0075FF75FF8A00)) 
    \mOutPtr[0]_i_1 
       (.I0(\SRL_SIG_reg[1][0] ),
        .I1(\ap_CS_fsm_reg[8] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(img0_data_empty_n),
        .I4(we_0),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(\ap_CS_fsm_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF444444F4)) 
    ram_reg_0_i_1
       (.I0(ram_reg_1),
        .I1(\ap_CS_fsm_reg[8] ),
        .I2(ram_reg_1_0),
        .I3(trunc_ln415_1[0]),
        .I4(Q[1]),
        .I5(ram_reg_1_1),
        .O(we1));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_10__0
       (.I0(\col_reg_634_reg[10]_0 [2]),
        .I1(Q[3]),
        .I2(ram_reg_1_5[2]),
        .O(address1[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_11__0
       (.I0(\col_reg_634_reg[10]_0 [1]),
        .I1(Q[3]),
        .I2(ram_reg_1_5[1]),
        .O(address1[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_12__0
       (.I0(\col_reg_634_reg[10]_0 [0]),
        .I1(Q[3]),
        .I2(ram_reg_1_5[0]),
        .O(address1[0]));
  LUT6 #(
    .INIT(64'h080808FF08080808)) 
    ram_reg_0_i_1__1
       (.I0(\ap_CS_fsm_reg[8] ),
        .I1(ram_reg_1_2[0]),
        .I2(ram_reg_1_2[1]),
        .I3(trunc_ln415_1[1]),
        .I4(\mOutPtr_reg[0] ),
        .I5(trunc_ln415_1[0]),
        .O(\trunc_ln446_2_reg_527_reg[0] ));
  LUT5 #(
    .INIT(32'h08F80808)) 
    ram_reg_0_i_2
       (.I0(Q[1]),
        .I1(ram_reg_1_4),
        .I2(Q[3]),
        .I3(flow_control_loop_pipe_sequential_init_U_n_6),
        .I4(ap_enable_reg_pp0_iter2),
        .O(ce0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_2__0
       (.I0(\col_reg_634_reg[10]_0 [10]),
        .I1(Q[3]),
        .I2(ram_reg_1_5[10]),
        .O(address1[10]));
  LUT6 #(
    .INIT(64'h4444F00044440000)) 
    ram_reg_0_i_31
       (.I0(flow_control_loop_pipe_sequential_init_U_n_6),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(img0_data_empty_n),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(ram_reg_1_3),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_3__0
       (.I0(\col_reg_634_reg[10]_0 [9]),
        .I1(Q[3]),
        .I2(ram_reg_1_5[9]),
        .O(address1[9]));
  LUT6 #(
    .INIT(64'h444F444FF0FF000F)) 
    ram_reg_0_i_43
       (.I0(flow_control_loop_pipe_sequential_init_U_n_6),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[1]),
        .I3(\mOutPtr_reg[0] ),
        .I4(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_buf_r_we1),
        .I5(Q[3]),
        .O(WEA));
  LUT6 #(
    .INIT(64'h00A8000000000000)) 
    ram_reg_0_i_45
       (.I0(Q[3]),
        .I1(img1_data_full_n),
        .I2(flow_control_loop_pipe_sequential_init_U_n_10),
        .I3(ram_reg_0_i_51_n_5),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(img0_data_empty_n),
        .O(\ap_CS_fsm_reg[8] ));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_4__0
       (.I0(\col_reg_634_reg[10]_0 [8]),
        .I1(Q[3]),
        .I2(ram_reg_1_5[8]),
        .O(address1[8]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_i_51
       (.I0(\icmp_ln178_reg_641_reg_n_5_[0] ),
        .I1(and_ln185_reg_652),
        .O(ram_reg_0_i_51_n_5));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_5__0
       (.I0(\col_reg_634_reg[10]_0 [7]),
        .I1(Q[3]),
        .I2(ram_reg_1_5[7]),
        .O(address1[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_6__0
       (.I0(\col_reg_634_reg[10]_0 [6]),
        .I1(Q[3]),
        .I2(ram_reg_1_5[6]),
        .O(address1[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_7__0
       (.I0(\col_reg_634_reg[10]_0 [5]),
        .I1(Q[3]),
        .I2(ram_reg_1_5[5]),
        .O(address1[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_8__0
       (.I0(\col_reg_634_reg[10]_0 [4]),
        .I1(Q[3]),
        .I2(ram_reg_1_5[4]),
        .O(address1[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_9__0
       (.I0(\col_reg_634_reg[10]_0 [3]),
        .I1(Q[3]),
        .I2(ram_reg_1_5[3]),
        .O(address1[3]));
  FDRE \src_buf_12_reg_677_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_buf_1_fu_118[0]),
        .Q(src_buf_12_reg_677[0]),
        .R(1'b0));
  FDRE \src_buf_12_reg_677_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_buf_1_fu_118[10]),
        .Q(src_buf_12_reg_677[10]),
        .R(1'b0));
  FDRE \src_buf_12_reg_677_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_buf_1_fu_118[11]),
        .Q(src_buf_12_reg_677[11]),
        .R(1'b0));
  FDRE \src_buf_12_reg_677_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_fu_118_reg[23]_0 [1]),
        .Q(src_buf_12_reg_677[12]),
        .R(1'b0));
  FDRE \src_buf_12_reg_677_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_buf_1_fu_118[13]),
        .Q(src_buf_12_reg_677[13]),
        .R(1'b0));
  FDRE \src_buf_12_reg_677_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_buf_1_fu_118[14]),
        .Q(src_buf_12_reg_677[14]),
        .R(1'b0));
  FDRE \src_buf_12_reg_677_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_buf_1_fu_118[15]),
        .Q(src_buf_12_reg_677[15]),
        .R(1'b0));
  FDRE \src_buf_12_reg_677_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_buf_1_fu_118[16]),
        .Q(src_buf_12_reg_677[16]),
        .R(1'b0));
  FDRE \src_buf_12_reg_677_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_buf_1_fu_118[17]),
        .Q(src_buf_12_reg_677[17]),
        .R(1'b0));
  FDRE \src_buf_12_reg_677_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_buf_1_fu_118[18]),
        .Q(src_buf_12_reg_677[18]),
        .R(1'b0));
  FDRE \src_buf_12_reg_677_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_buf_1_fu_118[19]),
        .Q(src_buf_12_reg_677[19]),
        .R(1'b0));
  FDRE \src_buf_12_reg_677_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_buf_1_fu_118[1]),
        .Q(src_buf_12_reg_677[1]),
        .R(1'b0));
  FDRE \src_buf_12_reg_677_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_fu_118_reg[23]_0 [2]),
        .Q(src_buf_12_reg_677[20]),
        .R(1'b0));
  FDRE \src_buf_12_reg_677_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_buf_1_fu_118[21]),
        .Q(src_buf_12_reg_677[21]),
        .R(1'b0));
  FDRE \src_buf_12_reg_677_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_buf_1_fu_118[22]),
        .Q(src_buf_12_reg_677[22]),
        .R(1'b0));
  FDRE \src_buf_12_reg_677_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_fu_118_reg[23]_0 [3]),
        .Q(src_buf_12_reg_677[23]),
        .R(1'b0));
  FDRE \src_buf_12_reg_677_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_buf_1_fu_118[2]),
        .Q(src_buf_12_reg_677[2]),
        .R(1'b0));
  FDRE \src_buf_12_reg_677_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_buf_1_fu_118[3]),
        .Q(src_buf_12_reg_677[3]),
        .R(1'b0));
  FDRE \src_buf_12_reg_677_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_fu_118_reg[23]_0 [0]),
        .Q(src_buf_12_reg_677[4]),
        .R(1'b0));
  FDRE \src_buf_12_reg_677_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_buf_1_fu_118[5]),
        .Q(src_buf_12_reg_677[5]),
        .R(1'b0));
  FDRE \src_buf_12_reg_677_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_buf_1_fu_118[6]),
        .Q(src_buf_12_reg_677[6]),
        .R(1'b0));
  FDRE \src_buf_12_reg_677_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_buf_1_fu_118[7]),
        .Q(src_buf_12_reg_677[7]),
        .R(1'b0));
  FDRE \src_buf_12_reg_677_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_buf_1_fu_118[8]),
        .Q(src_buf_12_reg_677[8]),
        .R(1'b0));
  FDRE \src_buf_12_reg_677_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_buf_1_fu_118[9]),
        .Q(src_buf_12_reg_677[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \src_buf_13_reg_705[23]_i_1 
       (.I0(\icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ),
        .I1(flow_control_loop_pipe_sequential_init_U_n_6),
        .O(src_buf_13_reg_7050));
  FDRE \src_buf_13_reg_705_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_13_fu_480_p3[0]),
        .Q(src_buf_13_reg_705[0]),
        .R(1'b0));
  FDRE \src_buf_13_reg_705_reg[10] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_13_fu_480_p3[10]),
        .Q(src_buf_13_reg_705[10]),
        .R(1'b0));
  FDRE \src_buf_13_reg_705_reg[11] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_13_fu_480_p3[11]),
        .Q(src_buf_13_reg_705[11]),
        .R(1'b0));
  FDRE \src_buf_13_reg_705_reg[12] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(\src_buf_1_fu_118_reg[23]_1 [1]),
        .Q(src_buf_13_reg_705[12]),
        .R(1'b0));
  FDRE \src_buf_13_reg_705_reg[13] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_13_fu_480_p3[13]),
        .Q(src_buf_13_reg_705[13]),
        .R(1'b0));
  FDRE \src_buf_13_reg_705_reg[14] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_13_fu_480_p3[14]),
        .Q(src_buf_13_reg_705[14]),
        .R(1'b0));
  FDRE \src_buf_13_reg_705_reg[15] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_13_fu_480_p3[15]),
        .Q(src_buf_13_reg_705[15]),
        .R(1'b0));
  FDRE \src_buf_13_reg_705_reg[16] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_13_fu_480_p3[16]),
        .Q(src_buf_13_reg_705[16]),
        .R(1'b0));
  FDRE \src_buf_13_reg_705_reg[17] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_13_fu_480_p3[17]),
        .Q(src_buf_13_reg_705[17]),
        .R(1'b0));
  FDRE \src_buf_13_reg_705_reg[18] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_13_fu_480_p3[18]),
        .Q(src_buf_13_reg_705[18]),
        .R(1'b0));
  FDRE \src_buf_13_reg_705_reg[19] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_13_fu_480_p3[19]),
        .Q(src_buf_13_reg_705[19]),
        .R(1'b0));
  FDRE \src_buf_13_reg_705_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_13_fu_480_p3[1]),
        .Q(src_buf_13_reg_705[1]),
        .R(1'b0));
  FDRE \src_buf_13_reg_705_reg[20] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(\src_buf_1_fu_118_reg[23]_1 [2]),
        .Q(src_buf_13_reg_705[20]),
        .R(1'b0));
  FDRE \src_buf_13_reg_705_reg[21] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_13_fu_480_p3[21]),
        .Q(src_buf_13_reg_705[21]),
        .R(1'b0));
  FDRE \src_buf_13_reg_705_reg[22] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_13_fu_480_p3[22]),
        .Q(src_buf_13_reg_705[22]),
        .R(1'b0));
  FDRE \src_buf_13_reg_705_reg[23] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(\src_buf_1_fu_118_reg[23]_1 [3]),
        .Q(src_buf_13_reg_705[23]),
        .R(1'b0));
  FDRE \src_buf_13_reg_705_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_13_fu_480_p3[2]),
        .Q(src_buf_13_reg_705[2]),
        .R(1'b0));
  FDRE \src_buf_13_reg_705_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_13_fu_480_p3[3]),
        .Q(src_buf_13_reg_705[3]),
        .R(1'b0));
  FDRE \src_buf_13_reg_705_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(\src_buf_1_fu_118_reg[23]_1 [0]),
        .Q(src_buf_13_reg_705[4]),
        .R(1'b0));
  FDRE \src_buf_13_reg_705_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_13_fu_480_p3[5]),
        .Q(src_buf_13_reg_705[5]),
        .R(1'b0));
  FDRE \src_buf_13_reg_705_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_13_fu_480_p3[6]),
        .Q(src_buf_13_reg_705[6]),
        .R(1'b0));
  FDRE \src_buf_13_reg_705_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_13_fu_480_p3[7]),
        .Q(src_buf_13_reg_705[7]),
        .R(1'b0));
  FDRE \src_buf_13_reg_705_reg[8] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_13_fu_480_p3[8]),
        .Q(src_buf_13_reg_705[8]),
        .R(1'b0));
  FDRE \src_buf_13_reg_705_reg[9] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_13_fu_480_p3[9]),
        .Q(src_buf_13_reg_705[9]),
        .R(1'b0));
  FDRE \src_buf_15_reg_699_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_15_fu_473_p3[0]),
        .Q(src_buf_15_reg_699[0]),
        .R(1'b0));
  FDRE \src_buf_15_reg_699_reg[10] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_15_fu_473_p3[10]),
        .Q(src_buf_15_reg_699[10]),
        .R(1'b0));
  FDRE \src_buf_15_reg_699_reg[11] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_15_fu_473_p3[11]),
        .Q(src_buf_15_reg_699[11]),
        .R(1'b0));
  FDRE \src_buf_15_reg_699_reg[12] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_15_fu_473_p3[12]),
        .Q(src_buf_15_reg_699[12]),
        .R(1'b0));
  FDRE \src_buf_15_reg_699_reg[13] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_15_fu_473_p3[13]),
        .Q(src_buf_15_reg_699[13]),
        .R(1'b0));
  FDRE \src_buf_15_reg_699_reg[14] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(\src_buf_3_fu_106_reg[23]_1 [6]),
        .Q(src_buf_15_reg_699[14]),
        .R(1'b0));
  FDRE \src_buf_15_reg_699_reg[15] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_15_fu_473_p3[15]),
        .Q(src_buf_15_reg_699[15]),
        .R(1'b0));
  FDRE \src_buf_15_reg_699_reg[16] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_15_fu_473_p3[16]),
        .Q(src_buf_15_reg_699[16]),
        .R(1'b0));
  FDRE \src_buf_15_reg_699_reg[17] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(\src_buf_3_fu_106_reg[23]_1 [7]),
        .Q(src_buf_15_reg_699[17]),
        .R(1'b0));
  FDRE \src_buf_15_reg_699_reg[18] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_15_fu_473_p3[18]),
        .Q(src_buf_15_reg_699[18]),
        .R(1'b0));
  FDRE \src_buf_15_reg_699_reg[19] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_15_fu_473_p3[19]),
        .Q(src_buf_15_reg_699[19]),
        .R(1'b0));
  FDRE \src_buf_15_reg_699_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(\src_buf_3_fu_106_reg[23]_1 [0]),
        .Q(src_buf_15_reg_699[1]),
        .R(1'b0));
  FDRE \src_buf_15_reg_699_reg[20] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(\src_buf_3_fu_106_reg[23]_1 [8]),
        .Q(src_buf_15_reg_699[20]),
        .R(1'b0));
  FDRE \src_buf_15_reg_699_reg[21] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(\src_buf_3_fu_106_reg[23]_1 [9]),
        .Q(src_buf_15_reg_699[21]),
        .R(1'b0));
  FDRE \src_buf_15_reg_699_reg[22] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_15_fu_473_p3[22]),
        .Q(src_buf_15_reg_699[22]),
        .R(1'b0));
  FDRE \src_buf_15_reg_699_reg[23] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(\src_buf_3_fu_106_reg[23]_1 [10]),
        .Q(src_buf_15_reg_699[23]),
        .R(1'b0));
  FDRE \src_buf_15_reg_699_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(\src_buf_3_fu_106_reg[23]_1 [1]),
        .Q(src_buf_15_reg_699[2]),
        .R(1'b0));
  FDRE \src_buf_15_reg_699_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(\src_buf_3_fu_106_reg[23]_1 [2]),
        .Q(src_buf_15_reg_699[3]),
        .R(1'b0));
  FDRE \src_buf_15_reg_699_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(\src_buf_3_fu_106_reg[23]_1 [3]),
        .Q(src_buf_15_reg_699[4]),
        .R(1'b0));
  FDRE \src_buf_15_reg_699_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(\src_buf_3_fu_106_reg[23]_1 [4]),
        .Q(src_buf_15_reg_699[5]),
        .R(1'b0));
  FDRE \src_buf_15_reg_699_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(\src_buf_3_fu_106_reg[23]_1 [5]),
        .Q(src_buf_15_reg_699[6]),
        .R(1'b0));
  FDRE \src_buf_15_reg_699_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_15_fu_473_p3[7]),
        .Q(src_buf_15_reg_699[7]),
        .R(1'b0));
  FDRE \src_buf_15_reg_699_reg[8] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_15_fu_473_p3[8]),
        .Q(src_buf_15_reg_699[8]),
        .R(1'b0));
  FDRE \src_buf_15_reg_699_reg[9] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_15_fu_473_p3[9]),
        .Q(src_buf_15_reg_699[9]),
        .R(1'b0));
  FDRE \src_buf_17_reg_693_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(\src_buf_5_fu_114_reg[20]_1 [0]),
        .Q(src_buf_17_reg_693[0]),
        .R(1'b0));
  FDRE \src_buf_17_reg_693_reg[10] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(\src_buf_5_fu_114_reg[20]_1 [4]),
        .Q(src_buf_17_reg_693[10]),
        .R(1'b0));
  FDRE \src_buf_17_reg_693_reg[11] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(\src_buf_5_fu_114_reg[20]_1 [5]),
        .Q(src_buf_17_reg_693[11]),
        .R(1'b0));
  FDRE \src_buf_17_reg_693_reg[12] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_17_fu_466_p3[12]),
        .Q(src_buf_17_reg_693[12]),
        .R(1'b0));
  FDRE \src_buf_17_reg_693_reg[13] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_17_fu_466_p3[13]),
        .Q(src_buf_17_reg_693[13]),
        .R(1'b0));
  FDRE \src_buf_17_reg_693_reg[14] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(\src_buf_5_fu_114_reg[20]_1 [6]),
        .Q(src_buf_17_reg_693[14]),
        .R(1'b0));
  FDRE \src_buf_17_reg_693_reg[15] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_17_fu_466_p3[15]),
        .Q(src_buf_17_reg_693[15]),
        .R(1'b0));
  FDRE \src_buf_17_reg_693_reg[16] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_17_fu_466_p3[16]),
        .Q(src_buf_17_reg_693[16]),
        .R(1'b0));
  FDRE \src_buf_17_reg_693_reg[17] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_17_fu_466_p3[17]),
        .Q(src_buf_17_reg_693[17]),
        .R(1'b0));
  FDRE \src_buf_17_reg_693_reg[18] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(\src_buf_5_fu_114_reg[20]_1 [7]),
        .Q(src_buf_17_reg_693[18]),
        .R(1'b0));
  FDRE \src_buf_17_reg_693_reg[19] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_17_fu_466_p3[19]),
        .Q(src_buf_17_reg_693[19]),
        .R(1'b0));
  FDRE \src_buf_17_reg_693_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_17_fu_466_p3[1]),
        .Q(src_buf_17_reg_693[1]),
        .R(1'b0));
  FDRE \src_buf_17_reg_693_reg[20] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(\src_buf_5_fu_114_reg[20]_1 [8]),
        .Q(src_buf_17_reg_693[20]),
        .R(1'b0));
  FDRE \src_buf_17_reg_693_reg[21] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_17_fu_466_p3[21]),
        .Q(src_buf_17_reg_693[21]),
        .R(1'b0));
  FDRE \src_buf_17_reg_693_reg[22] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_17_fu_466_p3[22]),
        .Q(src_buf_17_reg_693[22]),
        .R(1'b0));
  FDRE \src_buf_17_reg_693_reg[23] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_17_fu_466_p3[23]),
        .Q(src_buf_17_reg_693[23]),
        .R(1'b0));
  FDRE \src_buf_17_reg_693_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_17_fu_466_p3[2]),
        .Q(src_buf_17_reg_693[2]),
        .R(1'b0));
  FDRE \src_buf_17_reg_693_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_17_fu_466_p3[3]),
        .Q(src_buf_17_reg_693[3]),
        .R(1'b0));
  FDRE \src_buf_17_reg_693_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(\src_buf_5_fu_114_reg[20]_1 [1]),
        .Q(src_buf_17_reg_693[4]),
        .R(1'b0));
  FDRE \src_buf_17_reg_693_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_17_fu_466_p3[5]),
        .Q(src_buf_17_reg_693[5]),
        .R(1'b0));
  FDRE \src_buf_17_reg_693_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(\src_buf_5_fu_114_reg[20]_1 [2]),
        .Q(src_buf_17_reg_693[6]),
        .R(1'b0));
  FDRE \src_buf_17_reg_693_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_17_fu_466_p3[7]),
        .Q(src_buf_17_reg_693[7]),
        .R(1'b0));
  FDRE \src_buf_17_reg_693_reg[8] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(\src_buf_5_fu_114_reg[20]_1 [3]),
        .Q(src_buf_17_reg_693[8]),
        .R(1'b0));
  FDRE \src_buf_17_reg_693_reg[9] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_17_fu_466_p3[9]),
        .Q(src_buf_17_reg_693[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h8FBF80B0)) 
    \src_buf_1_fu_118[0]_i_1 
       (.I0(\src_buf_13_reg_705_reg[0]_0 ),
        .I1(spec_select47),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(\src_buf_13_reg_705_reg[0]_1 ),
        .I4(src_buf_1_fu_118[0]),
        .O(src_buf_13_fu_480_p3[0]));
  LUT5 #(
    .INIT(32'h8FBF80B0)) 
    \src_buf_1_fu_118[10]_i_1 
       (.I0(\src_buf_13_reg_705_reg[10]_0 ),
        .I1(spec_select47),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(\src_buf_13_reg_705_reg[10]_1 ),
        .I4(src_buf_1_fu_118[10]),
        .O(src_buf_13_fu_480_p3[10]));
  LUT5 #(
    .INIT(32'h8FBF80B0)) 
    \src_buf_1_fu_118[11]_i_1 
       (.I0(\src_buf_13_reg_705_reg[11]_0 ),
        .I1(spec_select47),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(\src_buf_13_reg_705_reg[11]_1 ),
        .I4(src_buf_1_fu_118[11]),
        .O(src_buf_13_fu_480_p3[11]));
  LUT5 #(
    .INIT(32'h8FBF80B0)) 
    \src_buf_1_fu_118[13]_i_1 
       (.I0(\src_buf_17_reg_693_reg[13]_0 ),
        .I1(spec_select47),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(\src_buf_13_reg_705_reg[13]_0 ),
        .I4(src_buf_1_fu_118[13]),
        .O(src_buf_13_fu_480_p3[13]));
  LUT5 #(
    .INIT(32'h8FBF80B0)) 
    \src_buf_1_fu_118[14]_i_1 
       (.I0(\src_buf_13_reg_705_reg[14]_0 ),
        .I1(spec_select47),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(\src_buf_13_reg_705_reg[14]_1 ),
        .I4(src_buf_1_fu_118[14]),
        .O(src_buf_13_fu_480_p3[14]));
  LUT5 #(
    .INIT(32'h8FBF80B0)) 
    \src_buf_1_fu_118[15]_i_1 
       (.I0(\src_buf_17_reg_693_reg[15]_0 ),
        .I1(spec_select47),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(\src_buf_13_reg_705_reg[15]_0 ),
        .I4(src_buf_1_fu_118[15]),
        .O(src_buf_13_fu_480_p3[15]));
  LUT5 #(
    .INIT(32'h8FBF80B0)) 
    \src_buf_1_fu_118[16]_i_1 
       (.I0(\src_buf_17_reg_693_reg[16]_0 ),
        .I1(spec_select47),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(\src_buf_13_reg_705_reg[16]_0 ),
        .I4(src_buf_1_fu_118[16]),
        .O(src_buf_13_fu_480_p3[16]));
  LUT5 #(
    .INIT(32'h8FBF80B0)) 
    \src_buf_1_fu_118[17]_i_1 
       (.I0(\src_buf_17_reg_693_reg[17]_0 ),
        .I1(spec_select47),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(\src_buf_13_reg_705_reg[17]_0 ),
        .I4(src_buf_1_fu_118[17]),
        .O(src_buf_13_fu_480_p3[17]));
  LUT5 #(
    .INIT(32'h8FBF80B0)) 
    \src_buf_1_fu_118[18]_i_1 
       (.I0(\src_buf_13_reg_705_reg[18]_0 ),
        .I1(spec_select47),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(\src_buf_13_reg_705_reg[18]_1 ),
        .I4(src_buf_1_fu_118[18]),
        .O(src_buf_13_fu_480_p3[18]));
  LUT5 #(
    .INIT(32'h8FBF80B0)) 
    \src_buf_1_fu_118[19]_i_1 
       (.I0(\src_buf_17_reg_693_reg[19]_0 ),
        .I1(spec_select47),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(\src_buf_13_reg_705_reg[19]_0 ),
        .I4(src_buf_1_fu_118[19]),
        .O(src_buf_13_fu_480_p3[19]));
  LUT5 #(
    .INIT(32'h8FBF80B0)) 
    \src_buf_1_fu_118[1]_i_1 
       (.I0(\src_buf_17_reg_693_reg[1]_0 ),
        .I1(spec_select47),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(\src_buf_13_reg_705_reg[1]_0 ),
        .I4(src_buf_1_fu_118[1]),
        .O(src_buf_13_fu_480_p3[1]));
  LUT5 #(
    .INIT(32'h8FBF80B0)) 
    \src_buf_1_fu_118[21]_i_1 
       (.I0(\src_buf_17_reg_693_reg[21]_0 ),
        .I1(spec_select47),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(\src_buf_13_reg_705_reg[21]_0 ),
        .I4(src_buf_1_fu_118[21]),
        .O(src_buf_13_fu_480_p3[21]));
  LUT5 #(
    .INIT(32'h8FBF80B0)) 
    \src_buf_1_fu_118[22]_i_1 
       (.I0(\src_buf_17_reg_693_reg[22]_0 ),
        .I1(spec_select47),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(\src_buf_13_reg_705_reg[22]_0 ),
        .I4(src_buf_1_fu_118[22]),
        .O(src_buf_13_fu_480_p3[22]));
  LUT3 #(
    .INIT(8'h10)) 
    \src_buf_1_fu_118[23]_i_1 
       (.I0(\icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ),
        .I1(flow_control_loop_pipe_sequential_init_U_n_6),
        .I2(ap_enable_reg_pp0_iter3),
        .O(src_buf_1_fu_118_0));
  LUT6 #(
    .INIT(64'hFFFFFEAEAAAAFEAE)) 
    \src_buf_1_fu_118[23]_i_5 
       (.I0(\trunc_ln446_2_reg_527_reg[1] ),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [0]),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_3 [0]),
        .I3(\src_buf_1_fu_118[21]_i_2 [0]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_3 [1]),
        .I5(ram_reg_1_2[0]),
        .O(\trunc_ln446_reg_517_reg[0] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_1_fu_118[23]_i_6 
       (.I0(ram_reg_1_2[1]),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_3 [1]),
        .I2(\src_buf_1_fu_118[21]_i_2 [1]),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_3 [0]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [1]),
        .O(\trunc_ln446_2_reg_527_reg[1] ));
  LUT6 #(
    .INIT(64'hAAAAABFBFFFFABFB)) 
    \src_buf_1_fu_118[23]_i_7 
       (.I0(\trunc_ln446_2_reg_527_reg[1] ),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [0]),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_3 [0]),
        .I3(\src_buf_1_fu_118[21]_i_2 [0]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_3 [1]),
        .I5(ram_reg_1_2[0]),
        .O(\trunc_ln446_reg_517_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h8FBF80B0)) 
    \src_buf_1_fu_118[2]_i_1 
       (.I0(\src_buf_17_reg_693_reg[2]_0 ),
        .I1(spec_select47),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(\src_buf_13_reg_705_reg[2]_0 ),
        .I4(src_buf_1_fu_118[2]),
        .O(src_buf_13_fu_480_p3[2]));
  LUT5 #(
    .INIT(32'h8FBF80B0)) 
    \src_buf_1_fu_118[3]_i_1 
       (.I0(\src_buf_17_reg_693_reg[3]_0 ),
        .I1(spec_select47),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(\src_buf_13_reg_705_reg[3]_0 ),
        .I4(src_buf_1_fu_118[3]),
        .O(src_buf_13_fu_480_p3[3]));
  LUT5 #(
    .INIT(32'h8FBF80B0)) 
    \src_buf_1_fu_118[5]_i_1 
       (.I0(\src_buf_17_reg_693_reg[5]_0 ),
        .I1(spec_select47),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(\src_buf_13_reg_705_reg[5]_0 ),
        .I4(src_buf_1_fu_118[5]),
        .O(src_buf_13_fu_480_p3[5]));
  LUT5 #(
    .INIT(32'h8FBF80B0)) 
    \src_buf_1_fu_118[6]_i_1 
       (.I0(\src_buf_13_reg_705_reg[6]_0 ),
        .I1(spec_select47),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(\src_buf_13_reg_705_reg[6]_1 ),
        .I4(src_buf_1_fu_118[6]),
        .O(src_buf_13_fu_480_p3[6]));
  LUT5 #(
    .INIT(32'h8FBF80B0)) 
    \src_buf_1_fu_118[7]_i_1 
       (.I0(\src_buf_17_reg_693_reg[7]_0 ),
        .I1(spec_select47),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(\src_buf_13_reg_705_reg[7]_0 ),
        .I4(src_buf_1_fu_118[7]),
        .O(src_buf_13_fu_480_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'hAC0CACFC)) 
    \src_buf_1_fu_118[8]_i_1 
       (.I0(\src_buf_13_reg_705_reg[8]_0 ),
        .I1(src_buf_1_fu_118[8]),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(spec_select47),
        .I4(\src_buf_13_reg_705_reg[8]_1 ),
        .O(src_buf_13_fu_480_p3[8]));
  LUT5 #(
    .INIT(32'h8FBF80B0)) 
    \src_buf_1_fu_118[9]_i_1 
       (.I0(\src_buf_17_reg_693_reg[9]_0 ),
        .I1(spec_select47),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(\src_buf_13_reg_705_reg[9]_0 ),
        .I4(src_buf_1_fu_118[9]),
        .O(src_buf_13_fu_480_p3[9]));
  FDRE \src_buf_1_fu_118_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_13_fu_480_p3[0]),
        .Q(src_buf_1_fu_118[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_1_fu_118_reg[10] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_13_fu_480_p3[10]),
        .Q(src_buf_1_fu_118[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_1_fu_118_reg[11] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_13_fu_480_p3[11]),
        .Q(src_buf_1_fu_118[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_1_fu_118_reg[12] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(\src_buf_1_fu_118_reg[23]_1 [1]),
        .Q(\src_buf_1_fu_118_reg[23]_0 [1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_1_fu_118_reg[13] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_13_fu_480_p3[13]),
        .Q(src_buf_1_fu_118[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_1_fu_118_reg[14] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_13_fu_480_p3[14]),
        .Q(src_buf_1_fu_118[14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_1_fu_118_reg[15] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_13_fu_480_p3[15]),
        .Q(src_buf_1_fu_118[15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_1_fu_118_reg[16] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_13_fu_480_p3[16]),
        .Q(src_buf_1_fu_118[16]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_1_fu_118_reg[17] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_13_fu_480_p3[17]),
        .Q(src_buf_1_fu_118[17]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_1_fu_118_reg[18] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_13_fu_480_p3[18]),
        .Q(src_buf_1_fu_118[18]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_1_fu_118_reg[19] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_13_fu_480_p3[19]),
        .Q(src_buf_1_fu_118[19]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_1_fu_118_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_13_fu_480_p3[1]),
        .Q(src_buf_1_fu_118[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_1_fu_118_reg[20] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(\src_buf_1_fu_118_reg[23]_1 [2]),
        .Q(\src_buf_1_fu_118_reg[23]_0 [2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_1_fu_118_reg[21] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_13_fu_480_p3[21]),
        .Q(src_buf_1_fu_118[21]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_1_fu_118_reg[22] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_13_fu_480_p3[22]),
        .Q(src_buf_1_fu_118[22]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_1_fu_118_reg[23] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(\src_buf_1_fu_118_reg[23]_1 [3]),
        .Q(\src_buf_1_fu_118_reg[23]_0 [3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_1_fu_118_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_13_fu_480_p3[2]),
        .Q(src_buf_1_fu_118[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_1_fu_118_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_13_fu_480_p3[3]),
        .Q(src_buf_1_fu_118[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_1_fu_118_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(\src_buf_1_fu_118_reg[23]_1 [0]),
        .Q(\src_buf_1_fu_118_reg[23]_0 [0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_1_fu_118_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_13_fu_480_p3[5]),
        .Q(src_buf_1_fu_118[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_1_fu_118_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_13_fu_480_p3[6]),
        .Q(src_buf_1_fu_118[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_1_fu_118_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_13_fu_480_p3[7]),
        .Q(src_buf_1_fu_118[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_1_fu_118_reg[8] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_13_fu_480_p3[8]),
        .Q(src_buf_1_fu_118[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_1_fu_118_reg[9] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_13_fu_480_p3[9]),
        .Q(src_buf_1_fu_118[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_2_fu_102[0]_i_1 
       (.I0(src_buf_15_reg_699[0]),
        .I1(src_buf_3_load_reg_711[0]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_14_fu_525_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_2_fu_102[10]_i_1 
       (.I0(src_buf_15_reg_699[10]),
        .I1(src_buf_3_load_reg_711[10]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_14_fu_525_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_2_fu_102[11]_i_1 
       (.I0(src_buf_15_reg_699[11]),
        .I1(src_buf_3_load_reg_711[11]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_14_fu_525_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_2_fu_102[12]_i_1 
       (.I0(src_buf_15_reg_699[12]),
        .I1(src_buf_3_load_reg_711[12]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_14_fu_525_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_2_fu_102[13]_i_1 
       (.I0(src_buf_15_reg_699[13]),
        .I1(src_buf_3_load_reg_711[13]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_14_fu_525_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_2_fu_102[14]_i_1 
       (.I0(src_buf_15_reg_699[14]),
        .I1(src_buf_3_load_reg_711[14]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_14_fu_525_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_2_fu_102[15]_i_1 
       (.I0(src_buf_15_reg_699[15]),
        .I1(src_buf_3_load_reg_711[15]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_14_fu_525_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_2_fu_102[16]_i_1 
       (.I0(src_buf_15_reg_699[16]),
        .I1(src_buf_3_load_reg_711[16]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_14_fu_525_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_2_fu_102[17]_i_1 
       (.I0(src_buf_15_reg_699[17]),
        .I1(src_buf_3_load_reg_711[17]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_14_fu_525_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_2_fu_102[18]_i_1 
       (.I0(src_buf_15_reg_699[18]),
        .I1(src_buf_3_load_reg_711[18]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_14_fu_525_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_2_fu_102[19]_i_1 
       (.I0(src_buf_15_reg_699[19]),
        .I1(src_buf_3_load_reg_711[19]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_14_fu_525_p3[19]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_2_fu_102[1]_i_1 
       (.I0(src_buf_15_reg_699[1]),
        .I1(src_buf_3_load_reg_711[1]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_14_fu_525_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_2_fu_102[20]_i_1 
       (.I0(src_buf_15_reg_699[20]),
        .I1(src_buf_3_load_reg_711[20]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_14_fu_525_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_2_fu_102[21]_i_1 
       (.I0(src_buf_15_reg_699[21]),
        .I1(src_buf_3_load_reg_711[21]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_14_fu_525_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_2_fu_102[22]_i_1 
       (.I0(src_buf_15_reg_699[22]),
        .I1(src_buf_3_load_reg_711[22]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_14_fu_525_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_2_fu_102[23]_i_1 
       (.I0(src_buf_15_reg_699[23]),
        .I1(src_buf_3_load_reg_711[23]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_14_fu_525_p3[23]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_2_fu_102[2]_i_1 
       (.I0(src_buf_15_reg_699[2]),
        .I1(src_buf_3_load_reg_711[2]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_14_fu_525_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_2_fu_102[3]_i_1 
       (.I0(src_buf_15_reg_699[3]),
        .I1(src_buf_3_load_reg_711[3]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_14_fu_525_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_2_fu_102[4]_i_1 
       (.I0(src_buf_15_reg_699[4]),
        .I1(src_buf_3_load_reg_711[4]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_14_fu_525_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_2_fu_102[5]_i_1 
       (.I0(src_buf_15_reg_699[5]),
        .I1(src_buf_3_load_reg_711[5]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_14_fu_525_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_2_fu_102[6]_i_1 
       (.I0(src_buf_15_reg_699[6]),
        .I1(src_buf_3_load_reg_711[6]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_14_fu_525_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_2_fu_102[7]_i_1 
       (.I0(src_buf_15_reg_699[7]),
        .I1(src_buf_3_load_reg_711[7]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_14_fu_525_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_2_fu_102[8]_i_1 
       (.I0(src_buf_15_reg_699[8]),
        .I1(src_buf_3_load_reg_711[8]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_14_fu_525_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_2_fu_102[9]_i_1 
       (.I0(src_buf_15_reg_699[9]),
        .I1(src_buf_3_load_reg_711[9]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_14_fu_525_p3[9]));
  FDRE \src_buf_2_fu_102_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_14_fu_525_p3[0]),
        .Q(\src_buf_2_fu_102_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_2_fu_102_reg[10] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_14_fu_525_p3[10]),
        .Q(\src_buf_2_fu_102_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_2_fu_102_reg[11] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_14_fu_525_p3[11]),
        .Q(\src_buf_2_fu_102_reg_n_5_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_2_fu_102_reg[12] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_14_fu_525_p3[12]),
        .Q(\src_buf_2_fu_102_reg_n_5_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_2_fu_102_reg[13] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_14_fu_525_p3[13]),
        .Q(\src_buf_2_fu_102_reg_n_5_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_2_fu_102_reg[14] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_14_fu_525_p3[14]),
        .Q(\src_buf_2_fu_102_reg_n_5_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_2_fu_102_reg[15] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_14_fu_525_p3[15]),
        .Q(\src_buf_2_fu_102_reg_n_5_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_2_fu_102_reg[16] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_14_fu_525_p3[16]),
        .Q(\src_buf_2_fu_102_reg_n_5_[16] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_2_fu_102_reg[17] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_14_fu_525_p3[17]),
        .Q(\src_buf_2_fu_102_reg_n_5_[17] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_2_fu_102_reg[18] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_14_fu_525_p3[18]),
        .Q(\src_buf_2_fu_102_reg_n_5_[18] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_2_fu_102_reg[19] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_14_fu_525_p3[19]),
        .Q(\src_buf_2_fu_102_reg_n_5_[19] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_2_fu_102_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_14_fu_525_p3[1]),
        .Q(\src_buf_2_fu_102_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_2_fu_102_reg[20] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_14_fu_525_p3[20]),
        .Q(\src_buf_2_fu_102_reg_n_5_[20] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_2_fu_102_reg[21] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_14_fu_525_p3[21]),
        .Q(\src_buf_2_fu_102_reg_n_5_[21] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_2_fu_102_reg[22] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_14_fu_525_p3[22]),
        .Q(\src_buf_2_fu_102_reg_n_5_[22] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_2_fu_102_reg[23] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_14_fu_525_p3[23]),
        .Q(\src_buf_2_fu_102_reg_n_5_[23] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_2_fu_102_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_14_fu_525_p3[2]),
        .Q(\src_buf_2_fu_102_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_2_fu_102_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_14_fu_525_p3[3]),
        .Q(\src_buf_2_fu_102_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_2_fu_102_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_14_fu_525_p3[4]),
        .Q(\src_buf_2_fu_102_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_2_fu_102_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_14_fu_525_p3[5]),
        .Q(\src_buf_2_fu_102_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_2_fu_102_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_14_fu_525_p3[6]),
        .Q(\src_buf_2_fu_102_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_2_fu_102_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_14_fu_525_p3[7]),
        .Q(\src_buf_2_fu_102_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_2_fu_102_reg[8] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_14_fu_525_p3[8]),
        .Q(\src_buf_2_fu_102_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_2_fu_102_reg[9] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_14_fu_525_p3[9]),
        .Q(\src_buf_2_fu_102_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  LUT5 #(
    .INIT(32'hAC0CACFC)) 
    \src_buf_3_fu_106[0]_i_1 
       (.I0(\src_buf_13_reg_705_reg[0]_0 ),
        .I1(src_buf_3_fu_106[0]),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(spec_select51),
        .I4(\src_buf_15_reg_699_reg[0]_0 ),
        .O(src_buf_15_fu_473_p3[0]));
  LUT5 #(
    .INIT(32'hAC0CACFC)) 
    \src_buf_3_fu_106[10]_i_1 
       (.I0(\src_buf_13_reg_705_reg[10]_0 ),
        .I1(src_buf_3_fu_106[10]),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(spec_select51),
        .I4(\src_buf_15_reg_699_reg[10]_0 ),
        .O(src_buf_15_fu_473_p3[10]));
  LUT5 #(
    .INIT(32'hAC0CACFC)) 
    \src_buf_3_fu_106[11]_i_1 
       (.I0(\src_buf_13_reg_705_reg[11]_0 ),
        .I1(src_buf_3_fu_106[11]),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(spec_select51),
        .I4(\src_buf_15_reg_699_reg[11]_0 ),
        .O(src_buf_15_fu_473_p3[11]));
  LUT5 #(
    .INIT(32'h8FBF80B0)) 
    \src_buf_3_fu_106[12]_i_1 
       (.I0(\src_buf_17_reg_693_reg[12]_0 ),
        .I1(spec_select51),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(\src_buf_15_reg_699_reg[12]_0 ),
        .I4(src_buf_3_fu_106[12]),
        .O(src_buf_15_fu_473_p3[12]));
  LUT5 #(
    .INIT(32'hAC0CACFC)) 
    \src_buf_3_fu_106[13]_i_1 
       (.I0(\src_buf_17_reg_693_reg[13]_0 ),
        .I1(src_buf_3_fu_106[13]),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(spec_select51),
        .I4(\src_buf_15_reg_699_reg[13]_0 ),
        .O(src_buf_15_fu_473_p3[13]));
  LUT5 #(
    .INIT(32'hAC0CACFC)) 
    \src_buf_3_fu_106[15]_i_1 
       (.I0(\src_buf_17_reg_693_reg[15]_0 ),
        .I1(src_buf_3_fu_106[15]),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(spec_select51),
        .I4(\src_buf_15_reg_699_reg[15]_0 ),
        .O(src_buf_15_fu_473_p3[15]));
  LUT5 #(
    .INIT(32'hAC0CACFC)) 
    \src_buf_3_fu_106[16]_i_1 
       (.I0(\src_buf_17_reg_693_reg[16]_0 ),
        .I1(src_buf_3_fu_106[16]),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(spec_select51),
        .I4(\src_buf_15_reg_699_reg[16]_0 ),
        .O(src_buf_15_fu_473_p3[16]));
  LUT5 #(
    .INIT(32'hAC0CACFC)) 
    \src_buf_3_fu_106[18]_i_1 
       (.I0(\src_buf_13_reg_705_reg[18]_0 ),
        .I1(src_buf_3_fu_106[18]),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(spec_select51),
        .I4(\src_buf_15_reg_699_reg[18]_0 ),
        .O(src_buf_15_fu_473_p3[18]));
  LUT5 #(
    .INIT(32'hAC0CACFC)) 
    \src_buf_3_fu_106[19]_i_1 
       (.I0(\src_buf_17_reg_693_reg[19]_0 ),
        .I1(src_buf_3_fu_106[19]),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(spec_select51),
        .I4(\src_buf_15_reg_699_reg[19]_0 ),
        .O(src_buf_15_fu_473_p3[19]));
  LUT5 #(
    .INIT(32'h8FBF80B0)) 
    \src_buf_3_fu_106[22]_i_1 
       (.I0(\src_buf_17_reg_693_reg[22]_0 ),
        .I1(spec_select51),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(\src_buf_15_reg_699_reg[22]_0 ),
        .I4(src_buf_3_fu_106[22]),
        .O(src_buf_15_fu_473_p3[22]));
  LUT5 #(
    .INIT(32'hAC0CACFC)) 
    \src_buf_3_fu_106[7]_i_1 
       (.I0(\src_buf_17_reg_693_reg[7]_0 ),
        .I1(src_buf_3_fu_106[7]),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(spec_select51),
        .I4(\src_buf_15_reg_699_reg[7]_0 ),
        .O(src_buf_15_fu_473_p3[7]));
  LUT5 #(
    .INIT(32'hAC0CACFC)) 
    \src_buf_3_fu_106[8]_i_1 
       (.I0(\src_buf_13_reg_705_reg[8]_0 ),
        .I1(src_buf_3_fu_106[8]),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(spec_select51),
        .I4(\src_buf_15_reg_699_reg[8]_0 ),
        .O(src_buf_15_fu_473_p3[8]));
  LUT5 #(
    .INIT(32'h8FBF80B0)) 
    \src_buf_3_fu_106[9]_i_1 
       (.I0(\src_buf_17_reg_693_reg[9]_0 ),
        .I1(spec_select51),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(\src_buf_15_reg_699_reg[9]_0 ),
        .I4(src_buf_3_fu_106[9]),
        .O(src_buf_15_fu_473_p3[9]));
  FDRE \src_buf_3_fu_106_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_15_fu_473_p3[0]),
        .Q(src_buf_3_fu_106[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_3_fu_106_reg[10] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_15_fu_473_p3[10]),
        .Q(src_buf_3_fu_106[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_3_fu_106_reg[11] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_15_fu_473_p3[11]),
        .Q(src_buf_3_fu_106[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_3_fu_106_reg[12] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_15_fu_473_p3[12]),
        .Q(src_buf_3_fu_106[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_3_fu_106_reg[13] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_15_fu_473_p3[13]),
        .Q(src_buf_3_fu_106[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_3_fu_106_reg[14] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(\src_buf_3_fu_106_reg[23]_1 [6]),
        .Q(\src_buf_3_fu_106_reg[23]_0 [6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_3_fu_106_reg[15] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_15_fu_473_p3[15]),
        .Q(src_buf_3_fu_106[15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_3_fu_106_reg[16] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_15_fu_473_p3[16]),
        .Q(src_buf_3_fu_106[16]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_3_fu_106_reg[17] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(\src_buf_3_fu_106_reg[23]_1 [7]),
        .Q(\src_buf_3_fu_106_reg[23]_0 [7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_3_fu_106_reg[18] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_15_fu_473_p3[18]),
        .Q(src_buf_3_fu_106[18]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_3_fu_106_reg[19] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_15_fu_473_p3[19]),
        .Q(src_buf_3_fu_106[19]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_3_fu_106_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(\src_buf_3_fu_106_reg[23]_1 [0]),
        .Q(\src_buf_3_fu_106_reg[23]_0 [0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_3_fu_106_reg[20] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(\src_buf_3_fu_106_reg[23]_1 [8]),
        .Q(\src_buf_3_fu_106_reg[23]_0 [8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_3_fu_106_reg[21] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(\src_buf_3_fu_106_reg[23]_1 [9]),
        .Q(\src_buf_3_fu_106_reg[23]_0 [9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_3_fu_106_reg[22] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_15_fu_473_p3[22]),
        .Q(src_buf_3_fu_106[22]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_3_fu_106_reg[23] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(\src_buf_3_fu_106_reg[23]_1 [10]),
        .Q(\src_buf_3_fu_106_reg[23]_0 [10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_3_fu_106_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(\src_buf_3_fu_106_reg[23]_1 [1]),
        .Q(\src_buf_3_fu_106_reg[23]_0 [1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_3_fu_106_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(\src_buf_3_fu_106_reg[23]_1 [2]),
        .Q(\src_buf_3_fu_106_reg[23]_0 [2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_3_fu_106_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(\src_buf_3_fu_106_reg[23]_1 [3]),
        .Q(\src_buf_3_fu_106_reg[23]_0 [3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_3_fu_106_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(\src_buf_3_fu_106_reg[23]_1 [4]),
        .Q(\src_buf_3_fu_106_reg[23]_0 [4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_3_fu_106_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(\src_buf_3_fu_106_reg[23]_1 [5]),
        .Q(\src_buf_3_fu_106_reg[23]_0 [5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_3_fu_106_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_15_fu_473_p3[7]),
        .Q(src_buf_3_fu_106[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_3_fu_106_reg[8] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_15_fu_473_p3[8]),
        .Q(src_buf_3_fu_106[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_3_fu_106_reg[9] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_15_fu_473_p3[9]),
        .Q(src_buf_3_fu_106[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_3_load_1_reg_683_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_3_fu_106[0]),
        .Q(src_buf_3_load_1_reg_683[0]),
        .R(1'b0));
  FDRE \src_buf_3_load_1_reg_683_reg[10] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_3_fu_106[10]),
        .Q(src_buf_3_load_1_reg_683[10]),
        .R(1'b0));
  FDRE \src_buf_3_load_1_reg_683_reg[11] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_3_fu_106[11]),
        .Q(src_buf_3_load_1_reg_683[11]),
        .R(1'b0));
  FDRE \src_buf_3_load_1_reg_683_reg[12] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_3_fu_106[12]),
        .Q(src_buf_3_load_1_reg_683[12]),
        .R(1'b0));
  FDRE \src_buf_3_load_1_reg_683_reg[13] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_3_fu_106[13]),
        .Q(src_buf_3_load_1_reg_683[13]),
        .R(1'b0));
  FDRE \src_buf_3_load_1_reg_683_reg[14] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(\src_buf_3_fu_106_reg[23]_0 [6]),
        .Q(src_buf_3_load_1_reg_683[14]),
        .R(1'b0));
  FDRE \src_buf_3_load_1_reg_683_reg[15] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_3_fu_106[15]),
        .Q(src_buf_3_load_1_reg_683[15]),
        .R(1'b0));
  FDRE \src_buf_3_load_1_reg_683_reg[16] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_3_fu_106[16]),
        .Q(src_buf_3_load_1_reg_683[16]),
        .R(1'b0));
  FDRE \src_buf_3_load_1_reg_683_reg[17] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(\src_buf_3_fu_106_reg[23]_0 [7]),
        .Q(src_buf_3_load_1_reg_683[17]),
        .R(1'b0));
  FDRE \src_buf_3_load_1_reg_683_reg[18] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_3_fu_106[18]),
        .Q(src_buf_3_load_1_reg_683[18]),
        .R(1'b0));
  FDRE \src_buf_3_load_1_reg_683_reg[19] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_3_fu_106[19]),
        .Q(src_buf_3_load_1_reg_683[19]),
        .R(1'b0));
  FDRE \src_buf_3_load_1_reg_683_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(\src_buf_3_fu_106_reg[23]_0 [0]),
        .Q(src_buf_3_load_1_reg_683[1]),
        .R(1'b0));
  FDRE \src_buf_3_load_1_reg_683_reg[20] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(\src_buf_3_fu_106_reg[23]_0 [8]),
        .Q(src_buf_3_load_1_reg_683[20]),
        .R(1'b0));
  FDRE \src_buf_3_load_1_reg_683_reg[21] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(\src_buf_3_fu_106_reg[23]_0 [9]),
        .Q(src_buf_3_load_1_reg_683[21]),
        .R(1'b0));
  FDRE \src_buf_3_load_1_reg_683_reg[22] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_3_fu_106[22]),
        .Q(src_buf_3_load_1_reg_683[22]),
        .R(1'b0));
  FDRE \src_buf_3_load_1_reg_683_reg[23] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(\src_buf_3_fu_106_reg[23]_0 [10]),
        .Q(src_buf_3_load_1_reg_683[23]),
        .R(1'b0));
  FDRE \src_buf_3_load_1_reg_683_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(\src_buf_3_fu_106_reg[23]_0 [1]),
        .Q(src_buf_3_load_1_reg_683[2]),
        .R(1'b0));
  FDRE \src_buf_3_load_1_reg_683_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(\src_buf_3_fu_106_reg[23]_0 [2]),
        .Q(src_buf_3_load_1_reg_683[3]),
        .R(1'b0));
  FDRE \src_buf_3_load_1_reg_683_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(\src_buf_3_fu_106_reg[23]_0 [3]),
        .Q(src_buf_3_load_1_reg_683[4]),
        .R(1'b0));
  FDRE \src_buf_3_load_1_reg_683_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(\src_buf_3_fu_106_reg[23]_0 [4]),
        .Q(src_buf_3_load_1_reg_683[5]),
        .R(1'b0));
  FDRE \src_buf_3_load_1_reg_683_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(\src_buf_3_fu_106_reg[23]_0 [5]),
        .Q(src_buf_3_load_1_reg_683[6]),
        .R(1'b0));
  FDRE \src_buf_3_load_1_reg_683_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_3_fu_106[7]),
        .Q(src_buf_3_load_1_reg_683[7]),
        .R(1'b0));
  FDRE \src_buf_3_load_1_reg_683_reg[8] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_3_fu_106[8]),
        .Q(src_buf_3_load_1_reg_683[8]),
        .R(1'b0));
  FDRE \src_buf_3_load_1_reg_683_reg[9] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_3_fu_106[9]),
        .Q(src_buf_3_load_1_reg_683[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h01)) 
    \src_buf_3_load_reg_711[23]_i_1 
       (.I0(flow_control_loop_pipe_sequential_init_U_n_6),
        .I1(\icmp_ln333_reg_671_reg_n_5_[0] ),
        .I2(\icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ),
        .O(src_buf_3_load_reg_7110));
  FDRE \src_buf_3_load_reg_711_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_3_fu_106[0]),
        .Q(src_buf_3_load_reg_711[0]),
        .R(1'b0));
  FDRE \src_buf_3_load_reg_711_reg[10] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_3_fu_106[10]),
        .Q(src_buf_3_load_reg_711[10]),
        .R(1'b0));
  FDRE \src_buf_3_load_reg_711_reg[11] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_3_fu_106[11]),
        .Q(src_buf_3_load_reg_711[11]),
        .R(1'b0));
  FDRE \src_buf_3_load_reg_711_reg[12] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_3_fu_106[12]),
        .Q(src_buf_3_load_reg_711[12]),
        .R(1'b0));
  FDRE \src_buf_3_load_reg_711_reg[13] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_3_fu_106[13]),
        .Q(src_buf_3_load_reg_711[13]),
        .R(1'b0));
  FDRE \src_buf_3_load_reg_711_reg[14] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(\src_buf_3_fu_106_reg[23]_0 [6]),
        .Q(src_buf_3_load_reg_711[14]),
        .R(1'b0));
  FDRE \src_buf_3_load_reg_711_reg[15] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_3_fu_106[15]),
        .Q(src_buf_3_load_reg_711[15]),
        .R(1'b0));
  FDRE \src_buf_3_load_reg_711_reg[16] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_3_fu_106[16]),
        .Q(src_buf_3_load_reg_711[16]),
        .R(1'b0));
  FDRE \src_buf_3_load_reg_711_reg[17] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(\src_buf_3_fu_106_reg[23]_0 [7]),
        .Q(src_buf_3_load_reg_711[17]),
        .R(1'b0));
  FDRE \src_buf_3_load_reg_711_reg[18] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_3_fu_106[18]),
        .Q(src_buf_3_load_reg_711[18]),
        .R(1'b0));
  FDRE \src_buf_3_load_reg_711_reg[19] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_3_fu_106[19]),
        .Q(src_buf_3_load_reg_711[19]),
        .R(1'b0));
  FDRE \src_buf_3_load_reg_711_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(\src_buf_3_fu_106_reg[23]_0 [0]),
        .Q(src_buf_3_load_reg_711[1]),
        .R(1'b0));
  FDRE \src_buf_3_load_reg_711_reg[20] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(\src_buf_3_fu_106_reg[23]_0 [8]),
        .Q(src_buf_3_load_reg_711[20]),
        .R(1'b0));
  FDRE \src_buf_3_load_reg_711_reg[21] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(\src_buf_3_fu_106_reg[23]_0 [9]),
        .Q(src_buf_3_load_reg_711[21]),
        .R(1'b0));
  FDRE \src_buf_3_load_reg_711_reg[22] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_3_fu_106[22]),
        .Q(src_buf_3_load_reg_711[22]),
        .R(1'b0));
  FDRE \src_buf_3_load_reg_711_reg[23] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(\src_buf_3_fu_106_reg[23]_0 [10]),
        .Q(src_buf_3_load_reg_711[23]),
        .R(1'b0));
  FDRE \src_buf_3_load_reg_711_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(\src_buf_3_fu_106_reg[23]_0 [1]),
        .Q(src_buf_3_load_reg_711[2]),
        .R(1'b0));
  FDRE \src_buf_3_load_reg_711_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(\src_buf_3_fu_106_reg[23]_0 [2]),
        .Q(src_buf_3_load_reg_711[3]),
        .R(1'b0));
  FDRE \src_buf_3_load_reg_711_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(\src_buf_3_fu_106_reg[23]_0 [3]),
        .Q(src_buf_3_load_reg_711[4]),
        .R(1'b0));
  FDRE \src_buf_3_load_reg_711_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(\src_buf_3_fu_106_reg[23]_0 [4]),
        .Q(src_buf_3_load_reg_711[5]),
        .R(1'b0));
  FDRE \src_buf_3_load_reg_711_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(\src_buf_3_fu_106_reg[23]_0 [5]),
        .Q(src_buf_3_load_reg_711[6]),
        .R(1'b0));
  FDRE \src_buf_3_load_reg_711_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_3_fu_106[7]),
        .Q(src_buf_3_load_reg_711[7]),
        .R(1'b0));
  FDRE \src_buf_3_load_reg_711_reg[8] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_3_fu_106[8]),
        .Q(src_buf_3_load_reg_711[8]),
        .R(1'b0));
  FDRE \src_buf_3_load_reg_711_reg[9] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_3_fu_106[9]),
        .Q(src_buf_3_load_reg_711[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_4_fu_110[0]_i_1 
       (.I0(src_buf_17_reg_693[0]),
        .I1(src_buf_5_load_reg_716[0]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_16_fu_520_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_4_fu_110[10]_i_1 
       (.I0(src_buf_17_reg_693[10]),
        .I1(src_buf_5_load_reg_716[10]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_16_fu_520_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_4_fu_110[11]_i_1 
       (.I0(src_buf_17_reg_693[11]),
        .I1(src_buf_5_load_reg_716[11]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_16_fu_520_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_4_fu_110[12]_i_1 
       (.I0(src_buf_17_reg_693[12]),
        .I1(src_buf_5_load_reg_716[12]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_16_fu_520_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_4_fu_110[13]_i_1 
       (.I0(src_buf_17_reg_693[13]),
        .I1(src_buf_5_load_reg_716[13]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_16_fu_520_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_4_fu_110[14]_i_1 
       (.I0(src_buf_17_reg_693[14]),
        .I1(src_buf_5_load_reg_716[14]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_16_fu_520_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_4_fu_110[15]_i_1 
       (.I0(src_buf_17_reg_693[15]),
        .I1(src_buf_5_load_reg_716[15]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_16_fu_520_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_4_fu_110[16]_i_1 
       (.I0(src_buf_17_reg_693[16]),
        .I1(src_buf_5_load_reg_716[16]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_16_fu_520_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_4_fu_110[17]_i_1 
       (.I0(src_buf_17_reg_693[17]),
        .I1(src_buf_5_load_reg_716[17]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_16_fu_520_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_4_fu_110[18]_i_1 
       (.I0(src_buf_17_reg_693[18]),
        .I1(src_buf_5_load_reg_716[18]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_16_fu_520_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_4_fu_110[19]_i_1 
       (.I0(src_buf_17_reg_693[19]),
        .I1(src_buf_5_load_reg_716[19]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_16_fu_520_p3[19]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_4_fu_110[1]_i_1 
       (.I0(src_buf_17_reg_693[1]),
        .I1(src_buf_5_load_reg_716[1]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_16_fu_520_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_4_fu_110[20]_i_1 
       (.I0(src_buf_17_reg_693[20]),
        .I1(src_buf_5_load_reg_716[20]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_16_fu_520_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_4_fu_110[21]_i_1 
       (.I0(src_buf_17_reg_693[21]),
        .I1(src_buf_5_load_reg_716[21]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_16_fu_520_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_4_fu_110[22]_i_1 
       (.I0(src_buf_17_reg_693[22]),
        .I1(src_buf_5_load_reg_716[22]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_16_fu_520_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_4_fu_110[23]_i_1 
       (.I0(src_buf_17_reg_693[23]),
        .I1(src_buf_5_load_reg_716[23]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_16_fu_520_p3[23]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_4_fu_110[2]_i_1 
       (.I0(src_buf_17_reg_693[2]),
        .I1(src_buf_5_load_reg_716[2]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_16_fu_520_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_4_fu_110[3]_i_1 
       (.I0(src_buf_17_reg_693[3]),
        .I1(src_buf_5_load_reg_716[3]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_16_fu_520_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_4_fu_110[4]_i_1 
       (.I0(src_buf_17_reg_693[4]),
        .I1(src_buf_5_load_reg_716[4]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_16_fu_520_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_4_fu_110[5]_i_1 
       (.I0(src_buf_17_reg_693[5]),
        .I1(src_buf_5_load_reg_716[5]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_16_fu_520_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_4_fu_110[6]_i_1 
       (.I0(src_buf_17_reg_693[6]),
        .I1(src_buf_5_load_reg_716[6]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_16_fu_520_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_4_fu_110[7]_i_1 
       (.I0(src_buf_17_reg_693[7]),
        .I1(src_buf_5_load_reg_716[7]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_16_fu_520_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_4_fu_110[8]_i_1 
       (.I0(src_buf_17_reg_693[8]),
        .I1(src_buf_5_load_reg_716[8]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_16_fu_520_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_4_fu_110[9]_i_1 
       (.I0(src_buf_17_reg_693[9]),
        .I1(src_buf_5_load_reg_716[9]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_16_fu_520_p3[9]));
  FDRE \src_buf_4_fu_110_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_16_fu_520_p3[0]),
        .Q(src_buf_4_fu_110[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_4_fu_110_reg[10] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_16_fu_520_p3[10]),
        .Q(src_buf_4_fu_110[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_4_fu_110_reg[11] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_16_fu_520_p3[11]),
        .Q(src_buf_4_fu_110[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_4_fu_110_reg[12] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_16_fu_520_p3[12]),
        .Q(src_buf_4_fu_110[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_4_fu_110_reg[13] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_16_fu_520_p3[13]),
        .Q(src_buf_4_fu_110[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_4_fu_110_reg[14] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_16_fu_520_p3[14]),
        .Q(src_buf_4_fu_110[14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_4_fu_110_reg[15] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_16_fu_520_p3[15]),
        .Q(src_buf_4_fu_110[15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_4_fu_110_reg[16] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_16_fu_520_p3[16]),
        .Q(src_buf_4_fu_110[16]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_4_fu_110_reg[17] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_16_fu_520_p3[17]),
        .Q(src_buf_4_fu_110[17]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_4_fu_110_reg[18] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_16_fu_520_p3[18]),
        .Q(src_buf_4_fu_110[18]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_4_fu_110_reg[19] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_16_fu_520_p3[19]),
        .Q(src_buf_4_fu_110[19]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_4_fu_110_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_16_fu_520_p3[1]),
        .Q(src_buf_4_fu_110[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_4_fu_110_reg[20] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_16_fu_520_p3[20]),
        .Q(src_buf_4_fu_110[20]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_4_fu_110_reg[21] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_16_fu_520_p3[21]),
        .Q(src_buf_4_fu_110[21]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_4_fu_110_reg[22] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_16_fu_520_p3[22]),
        .Q(src_buf_4_fu_110[22]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_4_fu_110_reg[23] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_16_fu_520_p3[23]),
        .Q(src_buf_4_fu_110[23]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_4_fu_110_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_16_fu_520_p3[2]),
        .Q(src_buf_4_fu_110[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_4_fu_110_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_16_fu_520_p3[3]),
        .Q(src_buf_4_fu_110[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_4_fu_110_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_16_fu_520_p3[4]),
        .Q(src_buf_4_fu_110[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_4_fu_110_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_16_fu_520_p3[5]),
        .Q(src_buf_4_fu_110[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_4_fu_110_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_16_fu_520_p3[6]),
        .Q(src_buf_4_fu_110[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_4_fu_110_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_16_fu_520_p3[7]),
        .Q(src_buf_4_fu_110[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_4_fu_110_reg[8] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_16_fu_520_p3[8]),
        .Q(src_buf_4_fu_110[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_4_fu_110_reg[9] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_16_fu_520_p3[9]),
        .Q(src_buf_4_fu_110[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  LUT5 #(
    .INIT(32'hAC0CACFC)) 
    \src_buf_5_fu_114[12]_i_1 
       (.I0(\src_buf_17_reg_693_reg[12]_0 ),
        .I1(src_buf_5_fu_114[12]),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(spec_select55),
        .I4(\src_buf_17_reg_693_reg[12]_1 ),
        .O(src_buf_17_fu_466_p3[12]));
  LUT5 #(
    .INIT(32'hAC0CACFC)) 
    \src_buf_5_fu_114[13]_i_1 
       (.I0(\src_buf_17_reg_693_reg[13]_0 ),
        .I1(src_buf_5_fu_114[13]),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(spec_select55),
        .I4(\src_buf_17_reg_693_reg[13]_1 ),
        .O(src_buf_17_fu_466_p3[13]));
  LUT5 #(
    .INIT(32'h8FBF80B0)) 
    \src_buf_5_fu_114[15]_i_1 
       (.I0(\src_buf_17_reg_693_reg[15]_0 ),
        .I1(spec_select55),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(\src_buf_17_reg_693_reg[15]_1 ),
        .I4(src_buf_5_fu_114[15]),
        .O(src_buf_17_fu_466_p3[15]));
  LUT5 #(
    .INIT(32'hAC0CACFC)) 
    \src_buf_5_fu_114[16]_i_1 
       (.I0(\src_buf_17_reg_693_reg[16]_0 ),
        .I1(src_buf_5_fu_114[16]),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(spec_select55),
        .I4(\src_buf_17_reg_693_reg[16]_1 ),
        .O(src_buf_17_fu_466_p3[16]));
  LUT5 #(
    .INIT(32'hAC0CACFC)) 
    \src_buf_5_fu_114[17]_i_1 
       (.I0(\src_buf_17_reg_693_reg[17]_0 ),
        .I1(src_buf_5_fu_114[17]),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(spec_select55),
        .I4(\src_buf_17_reg_693_reg[17]_1 ),
        .O(src_buf_17_fu_466_p3[17]));
  LUT5 #(
    .INIT(32'hAC0CACFC)) 
    \src_buf_5_fu_114[19]_i_1 
       (.I0(\src_buf_17_reg_693_reg[19]_0 ),
        .I1(src_buf_5_fu_114[19]),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(spec_select55),
        .I4(\src_buf_17_reg_693_reg[19]_1 ),
        .O(src_buf_17_fu_466_p3[19]));
  LUT5 #(
    .INIT(32'h8FBF80B0)) 
    \src_buf_5_fu_114[1]_i_1 
       (.I0(\src_buf_17_reg_693_reg[1]_0 ),
        .I1(spec_select55),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(\src_buf_17_reg_693_reg[1]_1 ),
        .I4(src_buf_5_fu_114[1]),
        .O(src_buf_17_fu_466_p3[1]));
  LUT5 #(
    .INIT(32'hAC0CACFC)) 
    \src_buf_5_fu_114[21]_i_1 
       (.I0(\src_buf_17_reg_693_reg[21]_0 ),
        .I1(src_buf_5_fu_114[21]),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(spec_select55),
        .I4(\src_buf_17_reg_693_reg[21]_1 ),
        .O(src_buf_17_fu_466_p3[21]));
  LUT5 #(
    .INIT(32'h8FBF80B0)) 
    \src_buf_5_fu_114[22]_i_1 
       (.I0(\src_buf_17_reg_693_reg[22]_0 ),
        .I1(spec_select55),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(\src_buf_17_reg_693_reg[22]_1 ),
        .I4(src_buf_5_fu_114[22]),
        .O(src_buf_17_fu_466_p3[22]));
  LUT5 #(
    .INIT(32'hAC0CACFC)) 
    \src_buf_5_fu_114[23]_i_1 
       (.I0(\src_buf_17_reg_693_reg[23]_0 ),
        .I1(src_buf_5_fu_114[23]),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(spec_select55),
        .I4(\src_buf_17_reg_693_reg[23]_1 ),
        .O(src_buf_17_fu_466_p3[23]));
  LUT5 #(
    .INIT(32'hAC0CACFC)) 
    \src_buf_5_fu_114[2]_i_1 
       (.I0(\src_buf_17_reg_693_reg[2]_0 ),
        .I1(src_buf_5_fu_114[2]),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(spec_select55),
        .I4(\src_buf_17_reg_693_reg[2]_1 ),
        .O(src_buf_17_fu_466_p3[2]));
  LUT5 #(
    .INIT(32'hAC0CACFC)) 
    \src_buf_5_fu_114[3]_i_1 
       (.I0(\src_buf_17_reg_693_reg[3]_0 ),
        .I1(src_buf_5_fu_114[3]),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(spec_select55),
        .I4(\src_buf_17_reg_693_reg[3]_1 ),
        .O(src_buf_17_fu_466_p3[3]));
  LUT5 #(
    .INIT(32'h8FBF80B0)) 
    \src_buf_5_fu_114[5]_i_1 
       (.I0(\src_buf_17_reg_693_reg[5]_0 ),
        .I1(spec_select55),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(\src_buf_17_reg_693_reg[5]_1 ),
        .I4(src_buf_5_fu_114[5]),
        .O(src_buf_17_fu_466_p3[5]));
  LUT5 #(
    .INIT(32'hAC0CACFC)) 
    \src_buf_5_fu_114[7]_i_1 
       (.I0(\src_buf_17_reg_693_reg[7]_0 ),
        .I1(src_buf_5_fu_114[7]),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(spec_select55),
        .I4(\src_buf_17_reg_693_reg[7]_1 ),
        .O(src_buf_17_fu_466_p3[7]));
  LUT5 #(
    .INIT(32'hAC0CACFC)) 
    \src_buf_5_fu_114[9]_i_1 
       (.I0(\src_buf_17_reg_693_reg[9]_0 ),
        .I1(src_buf_5_fu_114[9]),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(spec_select55),
        .I4(\src_buf_17_reg_693_reg[9]_1 ),
        .O(src_buf_17_fu_466_p3[9]));
  FDRE \src_buf_5_fu_114_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(\src_buf_5_fu_114_reg[20]_1 [0]),
        .Q(\src_buf_5_fu_114_reg[20]_0 [0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_5_fu_114_reg[10] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(\src_buf_5_fu_114_reg[20]_1 [4]),
        .Q(\src_buf_5_fu_114_reg[20]_0 [4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_5_fu_114_reg[11] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(\src_buf_5_fu_114_reg[20]_1 [5]),
        .Q(\src_buf_5_fu_114_reg[20]_0 [5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_5_fu_114_reg[12] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_17_fu_466_p3[12]),
        .Q(src_buf_5_fu_114[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_5_fu_114_reg[13] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_17_fu_466_p3[13]),
        .Q(src_buf_5_fu_114[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_5_fu_114_reg[14] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(\src_buf_5_fu_114_reg[20]_1 [6]),
        .Q(\src_buf_5_fu_114_reg[20]_0 [6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_5_fu_114_reg[15] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_17_fu_466_p3[15]),
        .Q(src_buf_5_fu_114[15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_5_fu_114_reg[16] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_17_fu_466_p3[16]),
        .Q(src_buf_5_fu_114[16]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_5_fu_114_reg[17] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_17_fu_466_p3[17]),
        .Q(src_buf_5_fu_114[17]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_5_fu_114_reg[18] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(\src_buf_5_fu_114_reg[20]_1 [7]),
        .Q(\src_buf_5_fu_114_reg[20]_0 [7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_5_fu_114_reg[19] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_17_fu_466_p3[19]),
        .Q(src_buf_5_fu_114[19]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_5_fu_114_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_17_fu_466_p3[1]),
        .Q(src_buf_5_fu_114[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_5_fu_114_reg[20] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(\src_buf_5_fu_114_reg[20]_1 [8]),
        .Q(\src_buf_5_fu_114_reg[20]_0 [8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_5_fu_114_reg[21] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_17_fu_466_p3[21]),
        .Q(src_buf_5_fu_114[21]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_5_fu_114_reg[22] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_17_fu_466_p3[22]),
        .Q(src_buf_5_fu_114[22]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_5_fu_114_reg[23] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_17_fu_466_p3[23]),
        .Q(src_buf_5_fu_114[23]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_5_fu_114_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_17_fu_466_p3[2]),
        .Q(src_buf_5_fu_114[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_5_fu_114_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_17_fu_466_p3[3]),
        .Q(src_buf_5_fu_114[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_5_fu_114_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(\src_buf_5_fu_114_reg[20]_1 [1]),
        .Q(\src_buf_5_fu_114_reg[20]_0 [1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_5_fu_114_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_17_fu_466_p3[5]),
        .Q(src_buf_5_fu_114[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_5_fu_114_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(\src_buf_5_fu_114_reg[20]_1 [2]),
        .Q(\src_buf_5_fu_114_reg[20]_0 [2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_5_fu_114_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_17_fu_466_p3[7]),
        .Q(src_buf_5_fu_114[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_5_fu_114_reg[8] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(\src_buf_5_fu_114_reg[20]_1 [3]),
        .Q(\src_buf_5_fu_114_reg[20]_0 [3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_5_fu_114_reg[9] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_17_fu_466_p3[9]),
        .Q(src_buf_5_fu_114[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_5_load_1_reg_688_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(\src_buf_5_fu_114_reg[20]_0 [0]),
        .Q(src_buf_5_load_1_reg_688[0]),
        .R(1'b0));
  FDRE \src_buf_5_load_1_reg_688_reg[10] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(\src_buf_5_fu_114_reg[20]_0 [4]),
        .Q(src_buf_5_load_1_reg_688[10]),
        .R(1'b0));
  FDRE \src_buf_5_load_1_reg_688_reg[11] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(\src_buf_5_fu_114_reg[20]_0 [5]),
        .Q(src_buf_5_load_1_reg_688[11]),
        .R(1'b0));
  FDRE \src_buf_5_load_1_reg_688_reg[12] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_5_fu_114[12]),
        .Q(src_buf_5_load_1_reg_688[12]),
        .R(1'b0));
  FDRE \src_buf_5_load_1_reg_688_reg[13] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_5_fu_114[13]),
        .Q(src_buf_5_load_1_reg_688[13]),
        .R(1'b0));
  FDRE \src_buf_5_load_1_reg_688_reg[14] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(\src_buf_5_fu_114_reg[20]_0 [6]),
        .Q(src_buf_5_load_1_reg_688[14]),
        .R(1'b0));
  FDRE \src_buf_5_load_1_reg_688_reg[15] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_5_fu_114[15]),
        .Q(src_buf_5_load_1_reg_688[15]),
        .R(1'b0));
  FDRE \src_buf_5_load_1_reg_688_reg[16] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_5_fu_114[16]),
        .Q(src_buf_5_load_1_reg_688[16]),
        .R(1'b0));
  FDRE \src_buf_5_load_1_reg_688_reg[17] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_5_fu_114[17]),
        .Q(src_buf_5_load_1_reg_688[17]),
        .R(1'b0));
  FDRE \src_buf_5_load_1_reg_688_reg[18] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(\src_buf_5_fu_114_reg[20]_0 [7]),
        .Q(src_buf_5_load_1_reg_688[18]),
        .R(1'b0));
  FDRE \src_buf_5_load_1_reg_688_reg[19] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_5_fu_114[19]),
        .Q(src_buf_5_load_1_reg_688[19]),
        .R(1'b0));
  FDRE \src_buf_5_load_1_reg_688_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_5_fu_114[1]),
        .Q(src_buf_5_load_1_reg_688[1]),
        .R(1'b0));
  FDRE \src_buf_5_load_1_reg_688_reg[20] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(\src_buf_5_fu_114_reg[20]_0 [8]),
        .Q(src_buf_5_load_1_reg_688[20]),
        .R(1'b0));
  FDRE \src_buf_5_load_1_reg_688_reg[21] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_5_fu_114[21]),
        .Q(src_buf_5_load_1_reg_688[21]),
        .R(1'b0));
  FDRE \src_buf_5_load_1_reg_688_reg[22] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_5_fu_114[22]),
        .Q(src_buf_5_load_1_reg_688[22]),
        .R(1'b0));
  FDRE \src_buf_5_load_1_reg_688_reg[23] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_5_fu_114[23]),
        .Q(src_buf_5_load_1_reg_688[23]),
        .R(1'b0));
  FDRE \src_buf_5_load_1_reg_688_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_5_fu_114[2]),
        .Q(src_buf_5_load_1_reg_688[2]),
        .R(1'b0));
  FDRE \src_buf_5_load_1_reg_688_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_5_fu_114[3]),
        .Q(src_buf_5_load_1_reg_688[3]),
        .R(1'b0));
  FDRE \src_buf_5_load_1_reg_688_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(\src_buf_5_fu_114_reg[20]_0 [1]),
        .Q(src_buf_5_load_1_reg_688[4]),
        .R(1'b0));
  FDRE \src_buf_5_load_1_reg_688_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_5_fu_114[5]),
        .Q(src_buf_5_load_1_reg_688[5]),
        .R(1'b0));
  FDRE \src_buf_5_load_1_reg_688_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(\src_buf_5_fu_114_reg[20]_0 [2]),
        .Q(src_buf_5_load_1_reg_688[6]),
        .R(1'b0));
  FDRE \src_buf_5_load_1_reg_688_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_5_fu_114[7]),
        .Q(src_buf_5_load_1_reg_688[7]),
        .R(1'b0));
  FDRE \src_buf_5_load_1_reg_688_reg[8] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(\src_buf_5_fu_114_reg[20]_0 [3]),
        .Q(src_buf_5_load_1_reg_688[8]),
        .R(1'b0));
  FDRE \src_buf_5_load_1_reg_688_reg[9] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_5_fu_114[9]),
        .Q(src_buf_5_load_1_reg_688[9]),
        .R(1'b0));
  FDRE \src_buf_5_load_reg_716_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(\src_buf_5_fu_114_reg[20]_0 [0]),
        .Q(src_buf_5_load_reg_716[0]),
        .R(1'b0));
  FDRE \src_buf_5_load_reg_716_reg[10] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(\src_buf_5_fu_114_reg[20]_0 [4]),
        .Q(src_buf_5_load_reg_716[10]),
        .R(1'b0));
  FDRE \src_buf_5_load_reg_716_reg[11] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(\src_buf_5_fu_114_reg[20]_0 [5]),
        .Q(src_buf_5_load_reg_716[11]),
        .R(1'b0));
  FDRE \src_buf_5_load_reg_716_reg[12] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_5_fu_114[12]),
        .Q(src_buf_5_load_reg_716[12]),
        .R(1'b0));
  FDRE \src_buf_5_load_reg_716_reg[13] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_5_fu_114[13]),
        .Q(src_buf_5_load_reg_716[13]),
        .R(1'b0));
  FDRE \src_buf_5_load_reg_716_reg[14] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(\src_buf_5_fu_114_reg[20]_0 [6]),
        .Q(src_buf_5_load_reg_716[14]),
        .R(1'b0));
  FDRE \src_buf_5_load_reg_716_reg[15] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_5_fu_114[15]),
        .Q(src_buf_5_load_reg_716[15]),
        .R(1'b0));
  FDRE \src_buf_5_load_reg_716_reg[16] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_5_fu_114[16]),
        .Q(src_buf_5_load_reg_716[16]),
        .R(1'b0));
  FDRE \src_buf_5_load_reg_716_reg[17] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_5_fu_114[17]),
        .Q(src_buf_5_load_reg_716[17]),
        .R(1'b0));
  FDRE \src_buf_5_load_reg_716_reg[18] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(\src_buf_5_fu_114_reg[20]_0 [7]),
        .Q(src_buf_5_load_reg_716[18]),
        .R(1'b0));
  FDRE \src_buf_5_load_reg_716_reg[19] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_5_fu_114[19]),
        .Q(src_buf_5_load_reg_716[19]),
        .R(1'b0));
  FDRE \src_buf_5_load_reg_716_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_5_fu_114[1]),
        .Q(src_buf_5_load_reg_716[1]),
        .R(1'b0));
  FDRE \src_buf_5_load_reg_716_reg[20] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(\src_buf_5_fu_114_reg[20]_0 [8]),
        .Q(src_buf_5_load_reg_716[20]),
        .R(1'b0));
  FDRE \src_buf_5_load_reg_716_reg[21] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_5_fu_114[21]),
        .Q(src_buf_5_load_reg_716[21]),
        .R(1'b0));
  FDRE \src_buf_5_load_reg_716_reg[22] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_5_fu_114[22]),
        .Q(src_buf_5_load_reg_716[22]),
        .R(1'b0));
  FDRE \src_buf_5_load_reg_716_reg[23] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_5_fu_114[23]),
        .Q(src_buf_5_load_reg_716[23]),
        .R(1'b0));
  FDRE \src_buf_5_load_reg_716_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_5_fu_114[2]),
        .Q(src_buf_5_load_reg_716[2]),
        .R(1'b0));
  FDRE \src_buf_5_load_reg_716_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_5_fu_114[3]),
        .Q(src_buf_5_load_reg_716[3]),
        .R(1'b0));
  FDRE \src_buf_5_load_reg_716_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(\src_buf_5_fu_114_reg[20]_0 [1]),
        .Q(src_buf_5_load_reg_716[4]),
        .R(1'b0));
  FDRE \src_buf_5_load_reg_716_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_5_fu_114[5]),
        .Q(src_buf_5_load_reg_716[5]),
        .R(1'b0));
  FDRE \src_buf_5_load_reg_716_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(\src_buf_5_fu_114_reg[20]_0 [2]),
        .Q(src_buf_5_load_reg_716[6]),
        .R(1'b0));
  FDRE \src_buf_5_load_reg_716_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_5_fu_114[7]),
        .Q(src_buf_5_load_reg_716[7]),
        .R(1'b0));
  FDRE \src_buf_5_load_reg_716_reg[8] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(\src_buf_5_fu_114_reg[20]_0 [3]),
        .Q(src_buf_5_load_reg_716[8]),
        .R(1'b0));
  FDRE \src_buf_5_load_reg_716_reg[9] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_5_fu_114[9]),
        .Q(src_buf_5_load_reg_716[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \src_buf_fu_98[23]_i_1 
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(flow_control_loop_pipe_sequential_init_U_n_6),
        .O(src_buf_2_fu_102));
  FDRE \src_buf_fu_98_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[0]),
        .Q(src_buf_fu_98[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_fu_98_reg[10] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[10]),
        .Q(src_buf_fu_98[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_fu_98_reg[11] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[11]),
        .Q(src_buf_fu_98[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_fu_98_reg[12] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[12]),
        .Q(src_buf_fu_98[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_fu_98_reg[13] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[13]),
        .Q(src_buf_fu_98[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_fu_98_reg[14] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[14]),
        .Q(src_buf_fu_98[14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_fu_98_reg[15] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[15]),
        .Q(src_buf_fu_98[15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_fu_98_reg[16] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[16]),
        .Q(src_buf_fu_98[16]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_fu_98_reg[17] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[17]),
        .Q(src_buf_fu_98[17]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_fu_98_reg[18] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[18]),
        .Q(src_buf_fu_98[18]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_fu_98_reg[19] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[19]),
        .Q(src_buf_fu_98[19]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_fu_98_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[1]),
        .Q(src_buf_fu_98[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_fu_98_reg[20] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[20]),
        .Q(src_buf_fu_98[20]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_fu_98_reg[21] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[21]),
        .Q(src_buf_fu_98[21]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_fu_98_reg[22] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[22]),
        .Q(src_buf_fu_98[22]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_fu_98_reg[23] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]),
        .Q(src_buf_fu_98[23]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_fu_98_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[2]),
        .Q(src_buf_fu_98[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_fu_98_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[3]),
        .Q(src_buf_fu_98[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_fu_98_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[4]),
        .Q(src_buf_fu_98[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_fu_98_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[5]),
        .Q(src_buf_fu_98[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_fu_98_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[6]),
        .Q(src_buf_fu_98[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_fu_98_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[7]),
        .Q(src_buf_fu_98[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_fu_98_reg[8] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[8]),
        .Q(src_buf_fu_98[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \src_buf_fu_98_reg[9] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[9]),
        .Q(src_buf_fu_98[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
endmodule

module system_ModeFilter_0_0_ModeFilter_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1
   (O,
    \init_buf_fu_74_reg[7] ,
    \init_buf_fu_74_reg[11] ,
    \init_buf_fu_74_reg[15] ,
    \init_buf_fu_74_reg[19] ,
    \init_buf_fu_74_reg[23] ,
    \init_buf_fu_74_reg[27] ,
    \init_buf_fu_74_reg[31] ,
    \init_buf_fu_74_reg[35] ,
    \init_buf_fu_74_reg[39] ,
    \init_buf_fu_74_reg[43] ,
    \init_buf_fu_74_reg[47] ,
    \init_buf_fu_74_reg[51] ,
    \init_buf_fu_74_reg[55] ,
    \init_buf_fu_74_reg[59] ,
    \init_buf_fu_74_reg[63] ,
    D,
    \row_ind_3_fu_44_reg[1]_0 ,
    \row_ind_3_fu_44_reg[1]_1 ,
    \row_ind_2_fu_40_reg[1]_0 ,
    grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_row_ind_4_out,
    \row_ind_1_fu_36_reg[1]_0 ,
    grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_start_reg_reg,
    SR,
    ap_clk,
    S,
    \init_buf_fu_74_reg[7]_0 ,
    \init_buf_fu_74_reg[11]_0 ,
    \init_buf_fu_74_reg[15]_0 ,
    \init_buf_fu_74_reg[19]_0 ,
    \init_buf_fu_74_reg[23]_0 ,
    \init_buf_fu_74_reg[27]_0 ,
    \init_buf_fu_74_reg[31]_0 ,
    \init_buf_fu_74_reg[35]_0 ,
    \init_buf_fu_74_reg[39]_0 ,
    \init_buf_fu_74_reg[43]_0 ,
    \init_buf_fu_74_reg[47]_0 ,
    \init_buf_fu_74_reg[51]_0 ,
    \init_buf_fu_74_reg[55]_0 ,
    \init_buf_fu_74_reg[59]_0 ,
    \init_buf_fu_74_reg[63]_0 ,
    ap_rst_n,
    \ap_CS_fsm_reg[2] ,
    Q,
    grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_start_reg_reg_0,
    CO,
    \row_ind_7_fu_114_reg[1] ,
    \row_ind_6_fu_110_reg[1] ,
    \row_ind_fu_106_reg[1] ,
    init_buf_fu_74_reg);
  output [3:0]O;
  output [3:0]\init_buf_fu_74_reg[7] ;
  output [3:0]\init_buf_fu_74_reg[11] ;
  output [3:0]\init_buf_fu_74_reg[15] ;
  output [3:0]\init_buf_fu_74_reg[19] ;
  output [3:0]\init_buf_fu_74_reg[23] ;
  output [3:0]\init_buf_fu_74_reg[27] ;
  output [3:0]\init_buf_fu_74_reg[31] ;
  output [3:0]\init_buf_fu_74_reg[35] ;
  output [3:0]\init_buf_fu_74_reg[39] ;
  output [3:0]\init_buf_fu_74_reg[43] ;
  output [3:0]\init_buf_fu_74_reg[47] ;
  output [3:0]\init_buf_fu_74_reg[51] ;
  output [3:0]\init_buf_fu_74_reg[55] ;
  output [3:0]\init_buf_fu_74_reg[59] ;
  output [3:0]\init_buf_fu_74_reg[63] ;
  output [1:0]D;
  output [1:0]\row_ind_3_fu_44_reg[1]_0 ;
  output [1:0]\row_ind_3_fu_44_reg[1]_1 ;
  output [1:0]\row_ind_2_fu_40_reg[1]_0 ;
  output [1:0]grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_row_ind_4_out;
  output [1:0]\row_ind_1_fu_36_reg[1]_0 ;
  output grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_start_reg_reg;
  input [0:0]SR;
  input ap_clk;
  input [1:0]S;
  input [3:0]\init_buf_fu_74_reg[7]_0 ;
  input [3:0]\init_buf_fu_74_reg[11]_0 ;
  input [3:0]\init_buf_fu_74_reg[15]_0 ;
  input [3:0]\init_buf_fu_74_reg[19]_0 ;
  input [3:0]\init_buf_fu_74_reg[23]_0 ;
  input [3:0]\init_buf_fu_74_reg[27]_0 ;
  input [3:0]\init_buf_fu_74_reg[31]_0 ;
  input [3:0]\init_buf_fu_74_reg[35]_0 ;
  input [3:0]\init_buf_fu_74_reg[39]_0 ;
  input [3:0]\init_buf_fu_74_reg[43]_0 ;
  input [3:0]\init_buf_fu_74_reg[47]_0 ;
  input [3:0]\init_buf_fu_74_reg[51]_0 ;
  input [3:0]\init_buf_fu_74_reg[55]_0 ;
  input [3:0]\init_buf_fu_74_reg[59]_0 ;
  input [3:0]\init_buf_fu_74_reg[63]_0 ;
  input ap_rst_n;
  input \ap_CS_fsm_reg[2] ;
  input [3:0]Q;
  input grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_start_reg_reg_0;
  input [0:0]CO;
  input [1:0]\row_ind_7_fu_114_reg[1] ;
  input [1:0]\row_ind_6_fu_110_reg[1] ;
  input [1:0]\row_ind_fu_106_reg[1] ;
  input [1:0]init_buf_fu_74_reg;

  wire [0:0]CO;
  wire [1:0]D;
  wire [3:0]O;
  wire [3:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_loop_init_int;
  wire ap_rst_n;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_start_reg_reg;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_start_reg_reg_0;
  wire [1:0]grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_row_ind_4_out;
  wire \init_buf_fu_74[0]_i_3_n_5 ;
  wire \init_buf_fu_74[0]_i_6_n_5 ;
  wire \init_buf_fu_74[0]_i_7_n_5 ;
  wire [1:0]init_buf_fu_74_reg;
  wire \init_buf_fu_74_reg[0]_i_2_n_5 ;
  wire \init_buf_fu_74_reg[0]_i_2_n_6 ;
  wire \init_buf_fu_74_reg[0]_i_2_n_7 ;
  wire \init_buf_fu_74_reg[0]_i_2_n_8 ;
  wire [3:0]\init_buf_fu_74_reg[11] ;
  wire [3:0]\init_buf_fu_74_reg[11]_0 ;
  wire \init_buf_fu_74_reg[12]_i_1_n_5 ;
  wire \init_buf_fu_74_reg[12]_i_1_n_6 ;
  wire \init_buf_fu_74_reg[12]_i_1_n_7 ;
  wire \init_buf_fu_74_reg[12]_i_1_n_8 ;
  wire [3:0]\init_buf_fu_74_reg[15] ;
  wire [3:0]\init_buf_fu_74_reg[15]_0 ;
  wire \init_buf_fu_74_reg[16]_i_1_n_5 ;
  wire \init_buf_fu_74_reg[16]_i_1_n_6 ;
  wire \init_buf_fu_74_reg[16]_i_1_n_7 ;
  wire \init_buf_fu_74_reg[16]_i_1_n_8 ;
  wire [3:0]\init_buf_fu_74_reg[19] ;
  wire [3:0]\init_buf_fu_74_reg[19]_0 ;
  wire \init_buf_fu_74_reg[20]_i_1_n_5 ;
  wire \init_buf_fu_74_reg[20]_i_1_n_6 ;
  wire \init_buf_fu_74_reg[20]_i_1_n_7 ;
  wire \init_buf_fu_74_reg[20]_i_1_n_8 ;
  wire [3:0]\init_buf_fu_74_reg[23] ;
  wire [3:0]\init_buf_fu_74_reg[23]_0 ;
  wire \init_buf_fu_74_reg[24]_i_1_n_5 ;
  wire \init_buf_fu_74_reg[24]_i_1_n_6 ;
  wire \init_buf_fu_74_reg[24]_i_1_n_7 ;
  wire \init_buf_fu_74_reg[24]_i_1_n_8 ;
  wire [3:0]\init_buf_fu_74_reg[27] ;
  wire [3:0]\init_buf_fu_74_reg[27]_0 ;
  wire \init_buf_fu_74_reg[28]_i_1_n_5 ;
  wire \init_buf_fu_74_reg[28]_i_1_n_6 ;
  wire \init_buf_fu_74_reg[28]_i_1_n_7 ;
  wire \init_buf_fu_74_reg[28]_i_1_n_8 ;
  wire [3:0]\init_buf_fu_74_reg[31] ;
  wire [3:0]\init_buf_fu_74_reg[31]_0 ;
  wire \init_buf_fu_74_reg[32]_i_1_n_5 ;
  wire \init_buf_fu_74_reg[32]_i_1_n_6 ;
  wire \init_buf_fu_74_reg[32]_i_1_n_7 ;
  wire \init_buf_fu_74_reg[32]_i_1_n_8 ;
  wire [3:0]\init_buf_fu_74_reg[35] ;
  wire [3:0]\init_buf_fu_74_reg[35]_0 ;
  wire \init_buf_fu_74_reg[36]_i_1_n_5 ;
  wire \init_buf_fu_74_reg[36]_i_1_n_6 ;
  wire \init_buf_fu_74_reg[36]_i_1_n_7 ;
  wire \init_buf_fu_74_reg[36]_i_1_n_8 ;
  wire [3:0]\init_buf_fu_74_reg[39] ;
  wire [3:0]\init_buf_fu_74_reg[39]_0 ;
  wire \init_buf_fu_74_reg[40]_i_1_n_5 ;
  wire \init_buf_fu_74_reg[40]_i_1_n_6 ;
  wire \init_buf_fu_74_reg[40]_i_1_n_7 ;
  wire \init_buf_fu_74_reg[40]_i_1_n_8 ;
  wire [3:0]\init_buf_fu_74_reg[43] ;
  wire [3:0]\init_buf_fu_74_reg[43]_0 ;
  wire \init_buf_fu_74_reg[44]_i_1_n_5 ;
  wire \init_buf_fu_74_reg[44]_i_1_n_6 ;
  wire \init_buf_fu_74_reg[44]_i_1_n_7 ;
  wire \init_buf_fu_74_reg[44]_i_1_n_8 ;
  wire [3:0]\init_buf_fu_74_reg[47] ;
  wire [3:0]\init_buf_fu_74_reg[47]_0 ;
  wire \init_buf_fu_74_reg[48]_i_1_n_5 ;
  wire \init_buf_fu_74_reg[48]_i_1_n_6 ;
  wire \init_buf_fu_74_reg[48]_i_1_n_7 ;
  wire \init_buf_fu_74_reg[48]_i_1_n_8 ;
  wire \init_buf_fu_74_reg[4]_i_1_n_5 ;
  wire \init_buf_fu_74_reg[4]_i_1_n_6 ;
  wire \init_buf_fu_74_reg[4]_i_1_n_7 ;
  wire \init_buf_fu_74_reg[4]_i_1_n_8 ;
  wire [3:0]\init_buf_fu_74_reg[51] ;
  wire [3:0]\init_buf_fu_74_reg[51]_0 ;
  wire \init_buf_fu_74_reg[52]_i_1_n_5 ;
  wire \init_buf_fu_74_reg[52]_i_1_n_6 ;
  wire \init_buf_fu_74_reg[52]_i_1_n_7 ;
  wire \init_buf_fu_74_reg[52]_i_1_n_8 ;
  wire [3:0]\init_buf_fu_74_reg[55] ;
  wire [3:0]\init_buf_fu_74_reg[55]_0 ;
  wire \init_buf_fu_74_reg[56]_i_1_n_5 ;
  wire \init_buf_fu_74_reg[56]_i_1_n_6 ;
  wire \init_buf_fu_74_reg[56]_i_1_n_7 ;
  wire \init_buf_fu_74_reg[56]_i_1_n_8 ;
  wire [3:0]\init_buf_fu_74_reg[59] ;
  wire [3:0]\init_buf_fu_74_reg[59]_0 ;
  wire \init_buf_fu_74_reg[60]_i_1_n_6 ;
  wire \init_buf_fu_74_reg[60]_i_1_n_7 ;
  wire \init_buf_fu_74_reg[60]_i_1_n_8 ;
  wire [3:0]\init_buf_fu_74_reg[63] ;
  wire [3:0]\init_buf_fu_74_reg[63]_0 ;
  wire [3:0]\init_buf_fu_74_reg[7] ;
  wire [3:0]\init_buf_fu_74_reg[7]_0 ;
  wire \init_buf_fu_74_reg[8]_i_1_n_5 ;
  wire \init_buf_fu_74_reg[8]_i_1_n_6 ;
  wire \init_buf_fu_74_reg[8]_i_1_n_7 ;
  wire \init_buf_fu_74_reg[8]_i_1_n_8 ;
  wire [1:0]\row_ind_1_fu_36_reg[1]_0 ;
  wire [1:0]\row_ind_2_fu_40_reg[1]_0 ;
  wire [1:0]\row_ind_3_fu_44_reg[1]_0 ;
  wire [1:0]\row_ind_3_fu_44_reg[1]_1 ;
  wire [1:0]row_ind_3_out;
  wire [1:0]\row_ind_6_fu_110_reg[1] ;
  wire [1:0]\row_ind_7_fu_114_reg[1] ;
  wire [1:0]\row_ind_fu_106_reg[1] ;
  wire \row_ind_fu_32[0]_i_1_n_5 ;
  wire \row_ind_fu_32[1]_i_1_n_5 ;
  wire \row_ind_fu_32_reg_n_5_[0] ;
  wire \row_ind_fu_32_reg_n_5_[1] ;
  wire [3:3]\NLW_init_buf_fu_74_reg[60]_i_1_CO_UNCONNECTED ;

  system_ModeFilter_0_0_ModeFilter_flow_control_loop_pipe_sequential_init_6 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q[1:0]),
        .SR(SR),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_loop_init_int(ap_loop_init_int),
        .ap_rst_n(ap_rst_n),
        .grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_start_reg_reg(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_start_reg_reg),
        .grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_start_reg_reg_0(flow_control_loop_pipe_sequential_init_U_n_9),
        .grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_start_reg_reg_1(flow_control_loop_pipe_sequential_init_U_n_10),
        .grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_start_reg_reg_2(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_start_reg_reg_0),
        .\row_ind_2_fu_40_reg[0] (grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_row_ind_4_out[0]),
        .\row_ind_2_fu_40_reg[1] (grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_row_ind_4_out[1]),
        .\row_ind_3_fu_44_reg[1] (\row_ind_fu_32_reg_n_5_[0] ),
        .\row_ind_3_fu_44_reg[1]_0 (\row_ind_fu_32_reg_n_5_[1] ),
        .\row_ind_3_fu_44_reg[1]_1 (\row_ind_3_fu_44_reg[1]_1 ),
        .row_ind_3_out(row_ind_3_out),
        .\row_ind_fu_32_reg[1] (flow_control_loop_pipe_sequential_init_U_n_11),
        .\row_ind_fu_32_reg[1]_0 (flow_control_loop_pipe_sequential_init_U_n_12),
        .\row_ind_fu_32_reg[1]_1 (flow_control_loop_pipe_sequential_init_U_n_13),
        .\row_ind_fu_32_reg[1]_2 (flow_control_loop_pipe_sequential_init_U_n_14));
  LUT3 #(
    .INIT(8'hB8)) 
    \init_buf_fu_74[0]_i_3 
       (.I0(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_row_ind_4_out[0]),
        .I1(Q[2]),
        .I2(init_buf_fu_74_reg[0]),
        .O(\init_buf_fu_74[0]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \init_buf_fu_74[0]_i_6 
       (.I0(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_row_ind_4_out[1]),
        .I1(Q[2]),
        .I2(init_buf_fu_74_reg[1]),
        .O(\init_buf_fu_74[0]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \init_buf_fu_74[0]_i_7 
       (.I0(init_buf_fu_74_reg[0]),
        .I1(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_row_ind_4_out[0]),
        .I2(Q[2]),
        .O(\init_buf_fu_74[0]_i_7_n_5 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \init_buf_fu_74_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\init_buf_fu_74_reg[0]_i_2_n_5 ,\init_buf_fu_74_reg[0]_i_2_n_6 ,\init_buf_fu_74_reg[0]_i_2_n_7 ,\init_buf_fu_74_reg[0]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\init_buf_fu_74[0]_i_3_n_5 }),
        .O(O),
        .S({S,\init_buf_fu_74[0]_i_6_n_5 ,\init_buf_fu_74[0]_i_7_n_5 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \init_buf_fu_74_reg[12]_i_1 
       (.CI(\init_buf_fu_74_reg[8]_i_1_n_5 ),
        .CO({\init_buf_fu_74_reg[12]_i_1_n_5 ,\init_buf_fu_74_reg[12]_i_1_n_6 ,\init_buf_fu_74_reg[12]_i_1_n_7 ,\init_buf_fu_74_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\init_buf_fu_74_reg[15] ),
        .S(\init_buf_fu_74_reg[15]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \init_buf_fu_74_reg[16]_i_1 
       (.CI(\init_buf_fu_74_reg[12]_i_1_n_5 ),
        .CO({\init_buf_fu_74_reg[16]_i_1_n_5 ,\init_buf_fu_74_reg[16]_i_1_n_6 ,\init_buf_fu_74_reg[16]_i_1_n_7 ,\init_buf_fu_74_reg[16]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\init_buf_fu_74_reg[19] ),
        .S(\init_buf_fu_74_reg[19]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \init_buf_fu_74_reg[20]_i_1 
       (.CI(\init_buf_fu_74_reg[16]_i_1_n_5 ),
        .CO({\init_buf_fu_74_reg[20]_i_1_n_5 ,\init_buf_fu_74_reg[20]_i_1_n_6 ,\init_buf_fu_74_reg[20]_i_1_n_7 ,\init_buf_fu_74_reg[20]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\init_buf_fu_74_reg[23] ),
        .S(\init_buf_fu_74_reg[23]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \init_buf_fu_74_reg[24]_i_1 
       (.CI(\init_buf_fu_74_reg[20]_i_1_n_5 ),
        .CO({\init_buf_fu_74_reg[24]_i_1_n_5 ,\init_buf_fu_74_reg[24]_i_1_n_6 ,\init_buf_fu_74_reg[24]_i_1_n_7 ,\init_buf_fu_74_reg[24]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\init_buf_fu_74_reg[27] ),
        .S(\init_buf_fu_74_reg[27]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \init_buf_fu_74_reg[28]_i_1 
       (.CI(\init_buf_fu_74_reg[24]_i_1_n_5 ),
        .CO({\init_buf_fu_74_reg[28]_i_1_n_5 ,\init_buf_fu_74_reg[28]_i_1_n_6 ,\init_buf_fu_74_reg[28]_i_1_n_7 ,\init_buf_fu_74_reg[28]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\init_buf_fu_74_reg[31] ),
        .S(\init_buf_fu_74_reg[31]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \init_buf_fu_74_reg[32]_i_1 
       (.CI(\init_buf_fu_74_reg[28]_i_1_n_5 ),
        .CO({\init_buf_fu_74_reg[32]_i_1_n_5 ,\init_buf_fu_74_reg[32]_i_1_n_6 ,\init_buf_fu_74_reg[32]_i_1_n_7 ,\init_buf_fu_74_reg[32]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\init_buf_fu_74_reg[35] ),
        .S(\init_buf_fu_74_reg[35]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \init_buf_fu_74_reg[36]_i_1 
       (.CI(\init_buf_fu_74_reg[32]_i_1_n_5 ),
        .CO({\init_buf_fu_74_reg[36]_i_1_n_5 ,\init_buf_fu_74_reg[36]_i_1_n_6 ,\init_buf_fu_74_reg[36]_i_1_n_7 ,\init_buf_fu_74_reg[36]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\init_buf_fu_74_reg[39] ),
        .S(\init_buf_fu_74_reg[39]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \init_buf_fu_74_reg[40]_i_1 
       (.CI(\init_buf_fu_74_reg[36]_i_1_n_5 ),
        .CO({\init_buf_fu_74_reg[40]_i_1_n_5 ,\init_buf_fu_74_reg[40]_i_1_n_6 ,\init_buf_fu_74_reg[40]_i_1_n_7 ,\init_buf_fu_74_reg[40]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\init_buf_fu_74_reg[43] ),
        .S(\init_buf_fu_74_reg[43]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \init_buf_fu_74_reg[44]_i_1 
       (.CI(\init_buf_fu_74_reg[40]_i_1_n_5 ),
        .CO({\init_buf_fu_74_reg[44]_i_1_n_5 ,\init_buf_fu_74_reg[44]_i_1_n_6 ,\init_buf_fu_74_reg[44]_i_1_n_7 ,\init_buf_fu_74_reg[44]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\init_buf_fu_74_reg[47] ),
        .S(\init_buf_fu_74_reg[47]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \init_buf_fu_74_reg[48]_i_1 
       (.CI(\init_buf_fu_74_reg[44]_i_1_n_5 ),
        .CO({\init_buf_fu_74_reg[48]_i_1_n_5 ,\init_buf_fu_74_reg[48]_i_1_n_6 ,\init_buf_fu_74_reg[48]_i_1_n_7 ,\init_buf_fu_74_reg[48]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\init_buf_fu_74_reg[51] ),
        .S(\init_buf_fu_74_reg[51]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \init_buf_fu_74_reg[4]_i_1 
       (.CI(\init_buf_fu_74_reg[0]_i_2_n_5 ),
        .CO({\init_buf_fu_74_reg[4]_i_1_n_5 ,\init_buf_fu_74_reg[4]_i_1_n_6 ,\init_buf_fu_74_reg[4]_i_1_n_7 ,\init_buf_fu_74_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\init_buf_fu_74_reg[7] ),
        .S(\init_buf_fu_74_reg[7]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \init_buf_fu_74_reg[52]_i_1 
       (.CI(\init_buf_fu_74_reg[48]_i_1_n_5 ),
        .CO({\init_buf_fu_74_reg[52]_i_1_n_5 ,\init_buf_fu_74_reg[52]_i_1_n_6 ,\init_buf_fu_74_reg[52]_i_1_n_7 ,\init_buf_fu_74_reg[52]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\init_buf_fu_74_reg[55] ),
        .S(\init_buf_fu_74_reg[55]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \init_buf_fu_74_reg[56]_i_1 
       (.CI(\init_buf_fu_74_reg[52]_i_1_n_5 ),
        .CO({\init_buf_fu_74_reg[56]_i_1_n_5 ,\init_buf_fu_74_reg[56]_i_1_n_6 ,\init_buf_fu_74_reg[56]_i_1_n_7 ,\init_buf_fu_74_reg[56]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\init_buf_fu_74_reg[59] ),
        .S(\init_buf_fu_74_reg[59]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \init_buf_fu_74_reg[60]_i_1 
       (.CI(\init_buf_fu_74_reg[56]_i_1_n_5 ),
        .CO({\NLW_init_buf_fu_74_reg[60]_i_1_CO_UNCONNECTED [3],\init_buf_fu_74_reg[60]_i_1_n_6 ,\init_buf_fu_74_reg[60]_i_1_n_7 ,\init_buf_fu_74_reg[60]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\init_buf_fu_74_reg[63] ),
        .S(\init_buf_fu_74_reg[63]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \init_buf_fu_74_reg[8]_i_1 
       (.CI(\init_buf_fu_74_reg[4]_i_1_n_5 ),
        .CO({\init_buf_fu_74_reg[8]_i_1_n_5 ,\init_buf_fu_74_reg[8]_i_1_n_6 ,\init_buf_fu_74_reg[8]_i_1_n_7 ,\init_buf_fu_74_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\init_buf_fu_74_reg[11] ),
        .S(\init_buf_fu_74_reg[11]_0 ));
  FDRE \row_ind_1_fu_36_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_14),
        .Q(row_ind_3_out[0]),
        .R(1'b0));
  FDRE \row_ind_1_fu_36_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_13),
        .Q(row_ind_3_out[1]),
        .R(1'b0));
  FDRE \row_ind_2_fu_40_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_12),
        .Q(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_row_ind_4_out[0]),
        .R(1'b0));
  FDRE \row_ind_2_fu_40_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_11),
        .Q(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_row_ind_4_out[1]),
        .R(1'b0));
  FDRE \row_ind_3_fu_44_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_10),
        .Q(\row_ind_3_fu_44_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \row_ind_3_fu_44_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_9),
        .Q(\row_ind_3_fu_44_reg[1]_1 [1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \row_ind_6_fu_110[0]_i_1 
       (.I0(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_row_ind_4_out[0]),
        .I1(Q[3]),
        .I2(CO),
        .I3(\row_ind_6_fu_110_reg[1] [0]),
        .O(\row_ind_2_fu_40_reg[1]_0 [0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \row_ind_6_fu_110[1]_i_1 
       (.I0(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_row_ind_4_out[1]),
        .I1(Q[3]),
        .I2(CO),
        .I3(\row_ind_6_fu_110_reg[1] [1]),
        .O(\row_ind_2_fu_40_reg[1]_0 [1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \row_ind_7_fu_114[0]_i_1 
       (.I0(\row_ind_3_fu_44_reg[1]_1 [0]),
        .I1(Q[3]),
        .I2(CO),
        .I3(\row_ind_7_fu_114_reg[1] [0]),
        .O(\row_ind_3_fu_44_reg[1]_0 [0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \row_ind_7_fu_114[1]_i_2 
       (.I0(\row_ind_3_fu_44_reg[1]_1 [1]),
        .I1(Q[3]),
        .I2(CO),
        .I3(\row_ind_7_fu_114_reg[1] [1]),
        .O(\row_ind_3_fu_44_reg[1]_0 [1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \row_ind_fu_106[0]_i_1 
       (.I0(row_ind_3_out[0]),
        .I1(Q[3]),
        .I2(CO),
        .I3(\row_ind_fu_106_reg[1] [0]),
        .O(\row_ind_1_fu_36_reg[1]_0 [0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \row_ind_fu_106[1]_i_1 
       (.I0(row_ind_3_out[1]),
        .I1(Q[3]),
        .I2(CO),
        .I3(\row_ind_fu_106_reg[1] [1]),
        .O(\row_ind_1_fu_36_reg[1]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'hFBCC)) 
    \row_ind_fu_32[0]_i_1 
       (.I0(\row_ind_fu_32_reg_n_5_[1] ),
        .I1(\row_ind_fu_32_reg_n_5_[0] ),
        .I2(ap_loop_init_int),
        .I3(\ap_CS_fsm_reg[2] ),
        .O(\row_ind_fu_32[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h0EAA)) 
    \row_ind_fu_32[1]_i_1 
       (.I0(\row_ind_fu_32_reg_n_5_[1] ),
        .I1(\row_ind_fu_32_reg_n_5_[0] ),
        .I2(ap_loop_init_int),
        .I3(\ap_CS_fsm_reg[2] ),
        .O(\row_ind_fu_32[1]_i_1_n_5 ));
  FDRE \row_ind_fu_32_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_fu_32[0]_i_1_n_5 ),
        .Q(\row_ind_fu_32_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \row_ind_fu_32_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_fu_32[1]_i_1_n_5 ),
        .Q(\row_ind_fu_32_reg_n_5_[1] ),
        .R(1'b0));
endmodule

module system_ModeFilter_0_0_ModeFilter_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2
   (ap_enable_reg_pp0_iter1_reg_0,
    D,
    we1,
    ap_enable_reg_pp0_iter1_reg_1,
    address1,
    \col_3_reg_180_reg[10]_0 ,
    \trunc_ln415_1_reg_463_reg[1] ,
    grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_ap_start_reg_reg,
    pop,
    ap_done_cache_reg,
    ap_clk,
    ap_rst_n,
    img0_data_empty_n,
    \col_3_reg_180_reg[10]_1 ,
    Q,
    CO,
    trunc_ln415_1,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_1_1,
    buf_addr_reg_170_pp0_iter1_reg,
    full_n_reg,
    E);
  output ap_enable_reg_pp0_iter1_reg_0;
  output [1:0]D;
  output we1;
  output ap_enable_reg_pp0_iter1_reg_1;
  output [3:0]address1;
  output [10:0]\col_3_reg_180_reg[10]_0 ;
  output \trunc_ln415_1_reg_463_reg[1] ;
  output grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_ap_start_reg_reg;
  output pop;
  input ap_done_cache_reg;
  input ap_clk;
  input ap_rst_n;
  input img0_data_empty_n;
  input \col_3_reg_180_reg[10]_1 ;
  input [4:0]Q;
  input [0:0]CO;
  input [0:0]trunc_ln415_1;
  input ram_reg_1;
  input [0:0]ram_reg_1_0;
  input [3:0]ram_reg_1_1;
  input [3:0]buf_addr_reg_170_pp0_iter1_reg;
  input [0:0]full_n_reg;
  input [0:0]E;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire [3:0]address1;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_done_reg6_carry_n_6;
  wire ap_done_reg6_carry_n_7;
  wire ap_done_reg6_carry_n_8;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_1;
  wire ap_rst_n;
  wire [10:0]ap_sig_allocacmp_col_3;
  wire [3:0]buf_addr_reg_170_pp0_iter1_reg;
  wire [10:0]\col_3_reg_180_reg[10]_0 ;
  wire \col_3_reg_180_reg[10]_1 ;
  wire [10:0]col_4_fu_152_p2;
  wire col_fu_62;
  wire \col_fu_62_reg_n_5_[0] ;
  wire \col_fu_62_reg_n_5_[10] ;
  wire \col_fu_62_reg_n_5_[1] ;
  wire \col_fu_62_reg_n_5_[2] ;
  wire \col_fu_62_reg_n_5_[3] ;
  wire \col_fu_62_reg_n_5_[4] ;
  wire \col_fu_62_reg_n_5_[5] ;
  wire \col_fu_62_reg_n_5_[6] ;
  wire \col_fu_62_reg_n_5_[7] ;
  wire \col_fu_62_reg_n_5_[8] ;
  wire \col_fu_62_reg_n_5_[9] ;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire [0:0]full_n_reg;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_ap_start_reg_reg;
  wire icmp_ln419_fu_146_p2;
  wire img0_data_empty_n;
  wire pop;
  wire ram_reg_1;
  wire [0:0]ram_reg_1_0;
  wire [3:0]ram_reg_1_1;
  wire [0:0]trunc_ln415_1;
  wire \trunc_ln415_1_reg_463_reg[1] ;
  wire we1;
  wire [3:0]NLW_ap_done_reg6_carry_O_UNCONNECTED;

  CARRY4 ap_done_reg6_carry
       (.CI(1'b0),
        .CO({icmp_ln419_fu_146_p2,ap_done_reg6_carry_n_6,ap_done_reg6_carry_n_7,ap_done_reg6_carry_n_8}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ap_done_reg6_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35}));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_5),
        .Q(ap_enable_reg_pp0_iter1_reg_0),
        .R(1'b0));
  FDRE \col_3_reg_180_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_col_3[0]),
        .Q(\col_3_reg_180_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \col_3_reg_180_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_col_3[10]),
        .Q(\col_3_reg_180_reg[10]_0 [10]),
        .R(1'b0));
  FDRE \col_3_reg_180_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_col_3[1]),
        .Q(\col_3_reg_180_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \col_3_reg_180_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_col_3[2]),
        .Q(\col_3_reg_180_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \col_3_reg_180_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_col_3[3]),
        .Q(\col_3_reg_180_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \col_3_reg_180_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_col_3[4]),
        .Q(\col_3_reg_180_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \col_3_reg_180_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_col_3[5]),
        .Q(\col_3_reg_180_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \col_3_reg_180_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_col_3[6]),
        .Q(\col_3_reg_180_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \col_3_reg_180_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_col_3[7]),
        .Q(\col_3_reg_180_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \col_3_reg_180_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_col_3[8]),
        .Q(\col_3_reg_180_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \col_3_reg_180_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_col_3[9]),
        .Q(\col_3_reg_180_reg[10]_0 [9]),
        .R(1'b0));
  FDRE \col_fu_62_reg[0] 
       (.C(ap_clk),
        .CE(col_fu_62),
        .D(col_4_fu_152_p2[0]),
        .Q(\col_fu_62_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \col_fu_62_reg[10] 
       (.C(ap_clk),
        .CE(col_fu_62),
        .D(col_4_fu_152_p2[10]),
        .Q(\col_fu_62_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \col_fu_62_reg[1] 
       (.C(ap_clk),
        .CE(col_fu_62),
        .D(flow_control_loop_pipe_sequential_init_U_n_19),
        .Q(\col_fu_62_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \col_fu_62_reg[2] 
       (.C(ap_clk),
        .CE(col_fu_62),
        .D(col_4_fu_152_p2[2]),
        .Q(\col_fu_62_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \col_fu_62_reg[3] 
       (.C(ap_clk),
        .CE(col_fu_62),
        .D(col_4_fu_152_p2[3]),
        .Q(\col_fu_62_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \col_fu_62_reg[4] 
       (.C(ap_clk),
        .CE(col_fu_62),
        .D(flow_control_loop_pipe_sequential_init_U_n_16),
        .Q(\col_fu_62_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \col_fu_62_reg[5] 
       (.C(ap_clk),
        .CE(col_fu_62),
        .D(col_4_fu_152_p2[5]),
        .Q(\col_fu_62_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \col_fu_62_reg[6] 
       (.C(ap_clk),
        .CE(col_fu_62),
        .D(col_4_fu_152_p2[6]),
        .Q(\col_fu_62_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \col_fu_62_reg[7] 
       (.C(ap_clk),
        .CE(col_fu_62),
        .D(col_4_fu_152_p2[7]),
        .Q(\col_fu_62_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \col_fu_62_reg[8] 
       (.C(ap_clk),
        .CE(col_fu_62),
        .D(col_4_fu_152_p2[8]),
        .Q(\col_fu_62_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \col_fu_62_reg[9] 
       (.C(ap_clk),
        .CE(col_fu_62),
        .D(col_4_fu_152_p2[9]),
        .Q(\col_fu_62_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  system_ModeFilter_0_0_ModeFilter_flow_control_loop_pipe_sequential_init_5 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln419_fu_146_p2),
        .D(D),
        .E(col_fu_62),
        .Q(Q[2:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_6),
        .\ap_CS_fsm_reg[4] (CO),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_5),
        .\col_3_reg_180_reg[10] (\col_3_reg_180_reg[10]_1 ),
        .\col_3_reg_180_reg[10]_0 ({\col_fu_62_reg_n_5_[10] ,\col_fu_62_reg_n_5_[9] ,\col_fu_62_reg_n_5_[8] ,\col_fu_62_reg_n_5_[7] ,\col_fu_62_reg_n_5_[6] ,\col_fu_62_reg_n_5_[5] ,\col_fu_62_reg_n_5_[4] ,\col_fu_62_reg_n_5_[3] ,\col_fu_62_reg_n_5_[2] ,\col_fu_62_reg_n_5_[1] ,\col_fu_62_reg_n_5_[0] }),
        .\col_fu_62_reg[0] (ap_enable_reg_pp0_iter1_reg_0),
        .\col_fu_62_reg[10] ({col_4_fu_152_p2[10:5],flow_control_loop_pipe_sequential_init_U_n_16,col_4_fu_152_p2[3:2],flow_control_loop_pipe_sequential_init_U_n_19,col_4_fu_152_p2[0]}),
        .\col_fu_62_reg[10]_0 (ap_sig_allocacmp_col_3),
        .grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_ap_start_reg_reg(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_ap_start_reg_reg),
        .img0_data_empty_n(img0_data_empty_n));
  LUT6 #(
    .INIT(64'hAAAA080000000000)) 
    \mOutPtr[1]_i_2 
       (.I0(img0_data_empty_n),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(ram_reg_1),
        .I5(full_n_reg),
        .O(pop));
  LUT5 #(
    .INIT(32'hF3C0E2E2)) 
    ram_reg_0_i_12
       (.I0(\col_3_reg_180_reg[10]_0 [1]),
        .I1(Q[4]),
        .I2(ram_reg_1_1[1]),
        .I3(buf_addr_reg_170_pp0_iter1_reg[1]),
        .I4(Q[3]),
        .O(address1[1]));
  LUT5 #(
    .INIT(32'hF3C0E2E2)) 
    ram_reg_0_i_13
       (.I0(\col_3_reg_180_reg[10]_0 [0]),
        .I1(Q[4]),
        .I2(ram_reg_1_1[0]),
        .I3(buf_addr_reg_170_pp0_iter1_reg[0]),
        .I4(Q[3]),
        .O(address1[0]));
  LUT4 #(
    .INIT(16'hF444)) 
    ram_reg_0_i_1__0
       (.I0(ap_enable_reg_pp0_iter1_reg_1),
        .I1(trunc_ln415_1),
        .I2(ram_reg_1),
        .I3(ram_reg_1_0),
        .O(we1));
  LUT5 #(
    .INIT(32'hF3C0E2E2)) 
    ram_reg_0_i_3
       (.I0(\col_3_reg_180_reg[10]_0 [10]),
        .I1(Q[4]),
        .I2(ram_reg_1_1[3]),
        .I3(buf_addr_reg_170_pp0_iter1_reg[3]),
        .I4(Q[3]),
        .O(address1[3]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    ram_reg_0_i_46
       (.I0(trunc_ln415_1),
        .I1(img0_data_empty_n),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .O(\trunc_ln415_1_reg_463_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    ram_reg_0_i_50
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(img0_data_empty_n),
        .O(ap_enable_reg_pp0_iter1_reg_1));
  LUT5 #(
    .INIT(32'hF3C0E2E2)) 
    ram_reg_0_i_9
       (.I0(\col_3_reg_180_reg[10]_0 [4]),
        .I1(Q[4]),
        .I2(ram_reg_1_1[2]),
        .I3(buf_addr_reg_170_pp0_iter1_reg[2]),
        .I4(Q[3]),
        .O(address1[2]));
endmodule

module system_ModeFilter_0_0_ModeFilter_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3
   (grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_buf_r_we1,
    address0,
    D,
    d1,
    address1,
    \buf_addr_reg_170_pp0_iter1_reg_reg[10]_0 ,
    ap_enable_reg_pp0_iter2_reg_0,
    grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_ap_start_reg_reg,
    ap_done_cache_reg,
    ap_clk,
    ap_loop_init_int_reg,
    ram_reg_1,
    Q,
    \ap_CS_fsm_reg[6] ,
    CO,
    ram_reg_1_0,
    ram_reg_1_1,
    addr,
    ram_reg_1_2,
    ram_reg_1_3,
    ap_rst_n,
    tmp_fu_143_p5);
  output grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_buf_r_we1;
  output [10:0]address0;
  output [1:0]D;
  output [23:0]d1;
  output [6:0]address1;
  output [3:0]\buf_addr_reg_170_pp0_iter1_reg_reg[10]_0 ;
  output ap_enable_reg_pp0_iter2_reg_0;
  output grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_ap_start_reg_reg;
  input ap_done_cache_reg;
  input ap_clk;
  input ap_loop_init_int_reg;
  input [10:0]ram_reg_1;
  input [2:0]Q;
  input \ap_CS_fsm_reg[6] ;
  input [0:0]CO;
  input [23:0]ram_reg_1_0;
  input [23:0]ram_reg_1_1;
  input addr;
  input [6:0]ram_reg_1_2;
  input [6:0]ram_reg_1_3;
  input ap_rst_n;
  input [23:0]tmp_fu_143_p5;

  wire [0:0]CO;
  wire [1:0]D;
  wire [2:0]Q;
  wire addr;
  wire [10:0]address0;
  wire [6:0]address1;
  wire \ap_CS_fsm_reg[6] ;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_loop_exit_ready2_carry_n_6;
  wire ap_loop_exit_ready2_carry_n_7;
  wire ap_loop_exit_ready2_carry_n_8;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init_int_reg;
  wire ap_rst_n;
  wire [10:0]buf_2_address0;
  wire [10:0]buf_addr_reg_170;
  wire [9:2]buf_addr_reg_170_pp0_iter1_reg;
  wire [3:0]\buf_addr_reg_170_pp0_iter1_reg_reg[10]_0 ;
  wire [10:0]col_2_fu_125_p2;
  wire col_fu_520;
  wire col_fu_521;
  wire \col_fu_52_reg_n_5_[0] ;
  wire \col_fu_52_reg_n_5_[10] ;
  wire \col_fu_52_reg_n_5_[1] ;
  wire \col_fu_52_reg_n_5_[2] ;
  wire \col_fu_52_reg_n_5_[3] ;
  wire \col_fu_52_reg_n_5_[4] ;
  wire \col_fu_52_reg_n_5_[5] ;
  wire \col_fu_52_reg_n_5_[6] ;
  wire \col_fu_52_reg_n_5_[7] ;
  wire \col_fu_52_reg_n_5_[8] ;
  wire \col_fu_52_reg_n_5_[9] ;
  wire [23:0]d1;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_48;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_ap_ready;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_ap_start_reg_reg;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_buf_r_we1;
  wire icmp_ln431_fu_119_p2;
  wire [10:0]ram_reg_1;
  wire [23:0]ram_reg_1_0;
  wire [23:0]ram_reg_1_1;
  wire [6:0]ram_reg_1_2;
  wire [6:0]ram_reg_1_3;
  wire [23:0]tmp_fu_143_p5;
  wire [23:0]tmp_reg_186;
  wire [3:0]NLW_ap_loop_exit_ready2_carry_O_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(col_fu_520),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_done_cache_reg));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_buf_r_we1),
        .R(ap_done_cache_reg));
  CARRY4 ap_loop_exit_ready2_carry
       (.CI(1'b0),
        .CO({icmp_ln431_fu_119_p2,ap_loop_exit_ready2_carry_n_6,ap_loop_exit_ready2_carry_n_7,ap_loop_exit_ready2_carry_n_8}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ap_loop_exit_ready2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43}));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  FDRE \buf_addr_reg_170_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buf_addr_reg_170[0]),
        .Q(\buf_addr_reg_170_pp0_iter1_reg_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \buf_addr_reg_170_pp0_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buf_addr_reg_170[10]),
        .Q(\buf_addr_reg_170_pp0_iter1_reg_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \buf_addr_reg_170_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buf_addr_reg_170[1]),
        .Q(\buf_addr_reg_170_pp0_iter1_reg_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \buf_addr_reg_170_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buf_addr_reg_170[2]),
        .Q(buf_addr_reg_170_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \buf_addr_reg_170_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buf_addr_reg_170[3]),
        .Q(buf_addr_reg_170_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \buf_addr_reg_170_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buf_addr_reg_170[4]),
        .Q(\buf_addr_reg_170_pp0_iter1_reg_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \buf_addr_reg_170_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buf_addr_reg_170[5]),
        .Q(buf_addr_reg_170_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \buf_addr_reg_170_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buf_addr_reg_170[6]),
        .Q(buf_addr_reg_170_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \buf_addr_reg_170_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buf_addr_reg_170[7]),
        .Q(buf_addr_reg_170_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \buf_addr_reg_170_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buf_addr_reg_170[8]),
        .Q(buf_addr_reg_170_pp0_iter1_reg[8]),
        .R(1'b0));
  FDRE \buf_addr_reg_170_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buf_addr_reg_170[9]),
        .Q(buf_addr_reg_170_pp0_iter1_reg[9]),
        .R(1'b0));
  FDRE \buf_addr_reg_170_reg[0] 
       (.C(ap_clk),
        .CE(col_fu_521),
        .D(buf_2_address0[0]),
        .Q(buf_addr_reg_170[0]),
        .R(1'b0));
  FDRE \buf_addr_reg_170_reg[10] 
       (.C(ap_clk),
        .CE(col_fu_521),
        .D(buf_2_address0[10]),
        .Q(buf_addr_reg_170[10]),
        .R(1'b0));
  FDRE \buf_addr_reg_170_reg[1] 
       (.C(ap_clk),
        .CE(col_fu_521),
        .D(buf_2_address0[1]),
        .Q(buf_addr_reg_170[1]),
        .R(1'b0));
  FDRE \buf_addr_reg_170_reg[2] 
       (.C(ap_clk),
        .CE(col_fu_521),
        .D(buf_2_address0[2]),
        .Q(buf_addr_reg_170[2]),
        .R(1'b0));
  FDRE \buf_addr_reg_170_reg[3] 
       (.C(ap_clk),
        .CE(col_fu_521),
        .D(buf_2_address0[3]),
        .Q(buf_addr_reg_170[3]),
        .R(1'b0));
  FDRE \buf_addr_reg_170_reg[4] 
       (.C(ap_clk),
        .CE(col_fu_521),
        .D(buf_2_address0[4]),
        .Q(buf_addr_reg_170[4]),
        .R(1'b0));
  FDRE \buf_addr_reg_170_reg[5] 
       (.C(ap_clk),
        .CE(col_fu_521),
        .D(buf_2_address0[5]),
        .Q(buf_addr_reg_170[5]),
        .R(1'b0));
  FDRE \buf_addr_reg_170_reg[6] 
       (.C(ap_clk),
        .CE(col_fu_521),
        .D(buf_2_address0[6]),
        .Q(buf_addr_reg_170[6]),
        .R(1'b0));
  FDRE \buf_addr_reg_170_reg[7] 
       (.C(ap_clk),
        .CE(col_fu_521),
        .D(buf_2_address0[7]),
        .Q(buf_addr_reg_170[7]),
        .R(1'b0));
  FDRE \buf_addr_reg_170_reg[8] 
       (.C(ap_clk),
        .CE(col_fu_521),
        .D(buf_2_address0[8]),
        .Q(buf_addr_reg_170[8]),
        .R(1'b0));
  FDRE \buf_addr_reg_170_reg[9] 
       (.C(ap_clk),
        .CE(col_fu_521),
        .D(buf_2_address0[9]),
        .Q(buf_addr_reg_170[9]),
        .R(1'b0));
  FDRE \col_fu_52_reg[0] 
       (.C(ap_clk),
        .CE(col_fu_520),
        .D(col_2_fu_125_p2[0]),
        .Q(\col_fu_52_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_48));
  FDRE \col_fu_52_reg[10] 
       (.C(ap_clk),
        .CE(col_fu_520),
        .D(col_2_fu_125_p2[10]),
        .Q(\col_fu_52_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_48));
  FDRE \col_fu_52_reg[1] 
       (.C(ap_clk),
        .CE(col_fu_520),
        .D(flow_control_loop_pipe_sequential_init_U_n_16),
        .Q(\col_fu_52_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_48));
  FDRE \col_fu_52_reg[2] 
       (.C(ap_clk),
        .CE(col_fu_520),
        .D(col_2_fu_125_p2[2]),
        .Q(\col_fu_52_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_48));
  FDRE \col_fu_52_reg[3] 
       (.C(ap_clk),
        .CE(col_fu_520),
        .D(col_2_fu_125_p2[3]),
        .Q(\col_fu_52_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_48));
  FDRE \col_fu_52_reg[4] 
       (.C(ap_clk),
        .CE(col_fu_520),
        .D(flow_control_loop_pipe_sequential_init_U_n_13),
        .Q(\col_fu_52_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_48));
  FDRE \col_fu_52_reg[5] 
       (.C(ap_clk),
        .CE(col_fu_520),
        .D(col_2_fu_125_p2[5]),
        .Q(\col_fu_52_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_48));
  FDRE \col_fu_52_reg[6] 
       (.C(ap_clk),
        .CE(col_fu_520),
        .D(col_2_fu_125_p2[6]),
        .Q(\col_fu_52_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_48));
  FDRE \col_fu_52_reg[7] 
       (.C(ap_clk),
        .CE(col_fu_520),
        .D(col_2_fu_125_p2[7]),
        .Q(\col_fu_52_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_48));
  FDRE \col_fu_52_reg[8] 
       (.C(ap_clk),
        .CE(col_fu_520),
        .D(col_2_fu_125_p2[8]),
        .Q(\col_fu_52_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_48));
  FDRE \col_fu_52_reg[9] 
       (.C(ap_clk),
        .CE(col_fu_520),
        .D(col_2_fu_125_p2[9]),
        .Q(\col_fu_52_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_48));
  system_ModeFilter_0_0_ModeFilter_flow_control_loop_pipe_sequential_init_4 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln431_fu_119_p2),
        .D({col_2_fu_125_p2[10:5],flow_control_loop_pipe_sequential_init_U_n_13,col_2_fu_125_p2[3:2],flow_control_loop_pipe_sequential_init_U_n_16,col_2_fu_125_p2[0]}),
        .E(col_fu_520),
        .Q({\col_fu_52_reg_n_5_[10] ,\col_fu_52_reg_n_5_[9] ,\col_fu_52_reg_n_5_[8] ,\col_fu_52_reg_n_5_[7] ,\col_fu_52_reg_n_5_[6] ,\col_fu_52_reg_n_5_[5] ,\col_fu_52_reg_n_5_[4] ,\col_fu_52_reg_n_5_[3] ,\col_fu_52_reg_n_5_[2] ,\col_fu_52_reg_n_5_[1] ,\col_fu_52_reg_n_5_[0] }),
        .S({flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_48),
        .address0(address0),
        .\ap_CS_fsm_reg[5] (CO),
        .\ap_CS_fsm_reg[6] (Q),
        .\ap_CS_fsm_reg[6]_0 (\ap_CS_fsm_reg[6] ),
        .\ap_CS_fsm_reg[8] (D),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_loop_exit_ready2_carry(col_fu_521),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_init_int_reg_0(ap_loop_init_int_reg),
        .ap_rst_n(ap_rst_n),
        .\col_fu_52_reg[10] (buf_2_address0),
        .grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_ap_ready(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_ap_ready),
        .grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_ap_start_reg_reg(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_ap_start_reg_reg),
        .ram_reg_1(ram_reg_1));
  LUT5 #(
    .INIT(32'hFAFC0A0C)) 
    ram_reg_0_i_10
       (.I0(buf_addr_reg_170_pp0_iter1_reg[3]),
        .I1(ram_reg_1_2[1]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(ram_reg_1_3[1]),
        .O(address1[1]));
  LUT5 #(
    .INIT(32'hFAFC0A0C)) 
    ram_reg_0_i_11
       (.I0(buf_addr_reg_170_pp0_iter1_reg[2]),
        .I1(ram_reg_1_2[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(ram_reg_1_3[0]),
        .O(address1[0]));
  LUT6 #(
    .INIT(64'hFB08FB08FBFB0808)) 
    ram_reg_0_i_25
       (.I0(tmp_reg_186[15]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(ram_reg_1_0[15]),
        .I4(ram_reg_1_1[15]),
        .I5(addr),
        .O(d1[15]));
  LUT6 #(
    .INIT(64'hFB08FB08FBFB0808)) 
    ram_reg_0_i_26
       (.I0(tmp_reg_186[14]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(ram_reg_1_0[14]),
        .I4(ram_reg_1_1[14]),
        .I5(addr),
        .O(d1[14]));
  LUT6 #(
    .INIT(64'hFB08FB08FBFB0808)) 
    ram_reg_0_i_27
       (.I0(tmp_reg_186[13]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(ram_reg_1_0[13]),
        .I4(ram_reg_1_1[13]),
        .I5(addr),
        .O(d1[13]));
  LUT6 #(
    .INIT(64'hFB08FB08FBFB0808)) 
    ram_reg_0_i_28
       (.I0(tmp_reg_186[12]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(ram_reg_1_0[12]),
        .I4(ram_reg_1_1[12]),
        .I5(addr),
        .O(d1[12]));
  LUT6 #(
    .INIT(64'hFB08FB08FBFB0808)) 
    ram_reg_0_i_29
       (.I0(tmp_reg_186[11]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(ram_reg_1_0[11]),
        .I4(ram_reg_1_1[11]),
        .I5(addr),
        .O(d1[11]));
  LUT6 #(
    .INIT(64'hFB08FB08FBFB0808)) 
    ram_reg_0_i_30
       (.I0(tmp_reg_186[10]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(ram_reg_1_0[10]),
        .I4(ram_reg_1_1[10]),
        .I5(addr),
        .O(d1[10]));
  LUT6 #(
    .INIT(64'hFB08FB08FBFB0808)) 
    ram_reg_0_i_31__0
       (.I0(tmp_reg_186[9]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(ram_reg_1_0[9]),
        .I4(ram_reg_1_1[9]),
        .I5(addr),
        .O(d1[9]));
  LUT6 #(
    .INIT(64'hFB08FB08FBFB0808)) 
    ram_reg_0_i_32
       (.I0(tmp_reg_186[8]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(ram_reg_1_0[8]),
        .I4(ram_reg_1_1[8]),
        .I5(addr),
        .O(d1[8]));
  LUT6 #(
    .INIT(64'hFB08FB08FBFB0808)) 
    ram_reg_0_i_33
       (.I0(tmp_reg_186[7]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(ram_reg_1_0[7]),
        .I4(ram_reg_1_1[7]),
        .I5(addr),
        .O(d1[7]));
  LUT6 #(
    .INIT(64'hFB08FB08FBFB0808)) 
    ram_reg_0_i_34
       (.I0(tmp_reg_186[6]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(ram_reg_1_0[6]),
        .I4(ram_reg_1_1[6]),
        .I5(addr),
        .O(d1[6]));
  LUT6 #(
    .INIT(64'hFB08FB08FBFB0808)) 
    ram_reg_0_i_35
       (.I0(tmp_reg_186[5]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(ram_reg_1_0[5]),
        .I4(ram_reg_1_1[5]),
        .I5(addr),
        .O(d1[5]));
  LUT6 #(
    .INIT(64'hFB08FB08FBFB0808)) 
    ram_reg_0_i_36
       (.I0(tmp_reg_186[4]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(ram_reg_1_0[4]),
        .I4(ram_reg_1_1[4]),
        .I5(addr),
        .O(d1[4]));
  LUT6 #(
    .INIT(64'hFB08FB08FBFB0808)) 
    ram_reg_0_i_37
       (.I0(tmp_reg_186[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(ram_reg_1_0[3]),
        .I4(ram_reg_1_1[3]),
        .I5(addr),
        .O(d1[3]));
  LUT6 #(
    .INIT(64'hFB08FB08FBFB0808)) 
    ram_reg_0_i_38
       (.I0(tmp_reg_186[2]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(ram_reg_1_0[2]),
        .I4(ram_reg_1_1[2]),
        .I5(addr),
        .O(d1[2]));
  LUT6 #(
    .INIT(64'hFB08FB08FBFB0808)) 
    ram_reg_0_i_39
       (.I0(tmp_reg_186[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(ram_reg_1_0[1]),
        .I4(ram_reg_1_1[1]),
        .I5(addr),
        .O(d1[1]));
  LUT5 #(
    .INIT(32'hFAFC0A0C)) 
    ram_reg_0_i_4
       (.I0(buf_addr_reg_170_pp0_iter1_reg[9]),
        .I1(ram_reg_1_2[6]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(ram_reg_1_3[6]),
        .O(address1[6]));
  LUT6 #(
    .INIT(64'hFB08FB08FBFB0808)) 
    ram_reg_0_i_40
       (.I0(tmp_reg_186[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(ram_reg_1_0[0]),
        .I4(ram_reg_1_1[0]),
        .I5(addr),
        .O(d1[0]));
  LUT6 #(
    .INIT(64'hFB08FB08FBFB0808)) 
    ram_reg_0_i_41
       (.I0(tmp_reg_186[17]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(ram_reg_1_0[17]),
        .I4(ram_reg_1_1[17]),
        .I5(addr),
        .O(d1[17]));
  LUT6 #(
    .INIT(64'hFB08FB08FBFB0808)) 
    ram_reg_0_i_42
       (.I0(tmp_reg_186[16]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(ram_reg_1_0[16]),
        .I4(ram_reg_1_1[16]),
        .I5(addr),
        .O(d1[16]));
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_0_i_47
       (.I0(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_buf_r_we1),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(ap_enable_reg_pp0_iter2_reg_0));
  LUT5 #(
    .INIT(32'hFAFC0A0C)) 
    ram_reg_0_i_5
       (.I0(buf_addr_reg_170_pp0_iter1_reg[8]),
        .I1(ram_reg_1_2[5]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(ram_reg_1_3[5]),
        .O(address1[5]));
  LUT5 #(
    .INIT(32'hFAFC0A0C)) 
    ram_reg_0_i_6
       (.I0(buf_addr_reg_170_pp0_iter1_reg[7]),
        .I1(ram_reg_1_2[4]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(ram_reg_1_3[4]),
        .O(address1[4]));
  LUT5 #(
    .INIT(32'hFAFC0A0C)) 
    ram_reg_0_i_7
       (.I0(buf_addr_reg_170_pp0_iter1_reg[6]),
        .I1(ram_reg_1_2[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(ram_reg_1_3[3]),
        .O(address1[3]));
  LUT5 #(
    .INIT(32'hFAFC0A0C)) 
    ram_reg_0_i_8
       (.I0(buf_addr_reg_170_pp0_iter1_reg[5]),
        .I1(ram_reg_1_2[2]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(ram_reg_1_3[2]),
        .O(address1[2]));
  LUT6 #(
    .INIT(64'hFB08FB08FBFB0808)) 
    ram_reg_1_i_1
       (.I0(tmp_reg_186[23]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(ram_reg_1_0[23]),
        .I4(ram_reg_1_1[23]),
        .I5(addr),
        .O(d1[23]));
  LUT6 #(
    .INIT(64'hFB08FB08FBFB0808)) 
    ram_reg_1_i_2
       (.I0(tmp_reg_186[22]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(ram_reg_1_0[22]),
        .I4(ram_reg_1_1[22]),
        .I5(addr),
        .O(d1[22]));
  LUT6 #(
    .INIT(64'hFB08FB08FBFB0808)) 
    ram_reg_1_i_3
       (.I0(tmp_reg_186[21]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(ram_reg_1_0[21]),
        .I4(ram_reg_1_1[21]),
        .I5(addr),
        .O(d1[21]));
  LUT6 #(
    .INIT(64'hFB08FB08FBFB0808)) 
    ram_reg_1_i_4
       (.I0(tmp_reg_186[20]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(ram_reg_1_0[20]),
        .I4(ram_reg_1_1[20]),
        .I5(addr),
        .O(d1[20]));
  LUT6 #(
    .INIT(64'hFB08FB08FBFB0808)) 
    ram_reg_1_i_5
       (.I0(tmp_reg_186[19]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(ram_reg_1_0[19]),
        .I4(ram_reg_1_1[19]),
        .I5(addr),
        .O(d1[19]));
  LUT6 #(
    .INIT(64'hFB08FB08FBFB0808)) 
    ram_reg_1_i_6
       (.I0(tmp_reg_186[18]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(ram_reg_1_0[18]),
        .I4(ram_reg_1_1[18]),
        .I5(addr),
        .O(d1[18]));
  FDRE \tmp_reg_186_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_fu_143_p5[0]),
        .Q(tmp_reg_186[0]),
        .R(1'b0));
  FDRE \tmp_reg_186_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_fu_143_p5[10]),
        .Q(tmp_reg_186[10]),
        .R(1'b0));
  FDRE \tmp_reg_186_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_fu_143_p5[11]),
        .Q(tmp_reg_186[11]),
        .R(1'b0));
  FDRE \tmp_reg_186_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_fu_143_p5[12]),
        .Q(tmp_reg_186[12]),
        .R(1'b0));
  FDRE \tmp_reg_186_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_fu_143_p5[13]),
        .Q(tmp_reg_186[13]),
        .R(1'b0));
  FDRE \tmp_reg_186_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_fu_143_p5[14]),
        .Q(tmp_reg_186[14]),
        .R(1'b0));
  FDRE \tmp_reg_186_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_fu_143_p5[15]),
        .Q(tmp_reg_186[15]),
        .R(1'b0));
  FDRE \tmp_reg_186_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_fu_143_p5[16]),
        .Q(tmp_reg_186[16]),
        .R(1'b0));
  FDRE \tmp_reg_186_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_fu_143_p5[17]),
        .Q(tmp_reg_186[17]),
        .R(1'b0));
  FDRE \tmp_reg_186_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_fu_143_p5[18]),
        .Q(tmp_reg_186[18]),
        .R(1'b0));
  FDRE \tmp_reg_186_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_fu_143_p5[19]),
        .Q(tmp_reg_186[19]),
        .R(1'b0));
  FDRE \tmp_reg_186_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_fu_143_p5[1]),
        .Q(tmp_reg_186[1]),
        .R(1'b0));
  FDRE \tmp_reg_186_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_fu_143_p5[20]),
        .Q(tmp_reg_186[20]),
        .R(1'b0));
  FDRE \tmp_reg_186_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_fu_143_p5[21]),
        .Q(tmp_reg_186[21]),
        .R(1'b0));
  FDRE \tmp_reg_186_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_fu_143_p5[22]),
        .Q(tmp_reg_186[22]),
        .R(1'b0));
  FDRE \tmp_reg_186_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_fu_143_p5[23]),
        .Q(tmp_reg_186[23]),
        .R(1'b0));
  FDRE \tmp_reg_186_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_fu_143_p5[2]),
        .Q(tmp_reg_186[2]),
        .R(1'b0));
  FDRE \tmp_reg_186_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_fu_143_p5[3]),
        .Q(tmp_reg_186[3]),
        .R(1'b0));
  FDRE \tmp_reg_186_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_fu_143_p5[4]),
        .Q(tmp_reg_186[4]),
        .R(1'b0));
  FDRE \tmp_reg_186_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_fu_143_p5[5]),
        .Q(tmp_reg_186[5]),
        .R(1'b0));
  FDRE \tmp_reg_186_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_fu_143_p5[6]),
        .Q(tmp_reg_186[6]),
        .R(1'b0));
  FDRE \tmp_reg_186_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_fu_143_p5[7]),
        .Q(tmp_reg_186[7]),
        .R(1'b0));
  FDRE \tmp_reg_186_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_fu_143_p5[8]),
        .Q(tmp_reg_186[8]),
        .R(1'b0));
  FDRE \tmp_reg_186_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_fu_143_p5[9]),
        .Q(tmp_reg_186[9]),
        .R(1'b0));
endmodule

module system_ModeFilter_0_0_ModeFilter_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s
   (SR,
    ap_enable_reg_pp0_iter1_reg,
    D,
    \ap_CS_fsm_reg[1]_0 ,
    start_once_reg_reg,
    \ap_CS_fsm_reg[6]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    pop,
    we,
    \OutputValues_reg_736_reg[23] ,
    ap_clk,
    ap_rst_n,
    img0_data_empty_n,
    grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_start_reg_reg_0,
    img1_data_full_n,
    ram_reg_1,
    Q,
    addr,
    \SRL_SIG_reg[1][0] ,
    \ap_CS_fsm_reg[0]_0 ,
    start_once_reg,
    start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_full_n,
    start_for_modefilter_3_1_16_720_1280_1_2_2_U0_empty_n,
    we_0,
    \mOutPtr_reg[0] ,
    d1,
    E);
  output [0:0]SR;
  output ap_enable_reg_pp0_iter1_reg;
  output [1:0]D;
  output \ap_CS_fsm_reg[1]_0 ;
  output start_once_reg_reg;
  output \ap_CS_fsm_reg[6]_0 ;
  output \ap_CS_fsm_reg[1]_1 ;
  output pop;
  output we;
  output [23:0]\OutputValues_reg_736_reg[23] ;
  input ap_clk;
  input ap_rst_n;
  input img0_data_empty_n;
  input grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_start_reg_reg_0;
  input img1_data_full_n;
  input [23:0]ram_reg_1;
  input [23:0]Q;
  input addr;
  input [1:0]\SRL_SIG_reg[1][0] ;
  input \ap_CS_fsm_reg[0]_0 ;
  input start_once_reg;
  input start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_full_n;
  input start_for_modefilter_3_1_16_720_1280_1_2_2_U0_empty_n;
  input we_0;
  input [0:0]\mOutPtr_reg[0] ;
  input [23:0]d1;
  input [0:0]E;

  wire [1:0]D;
  wire [0:0]E;
  wire [23:0]\OutputValues_reg_736_reg[23] ;
  wire [23:0]Q;
  wire [0:0]SR;
  wire [1:0]\SRL_SIG_reg[1][0] ;
  wire addr;
  wire [10:0]address0;
  wire [10:0]address1;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [8:0]ap_NS_fsm;
  wire ap_NS_fsm2_carry_i_1_n_5;
  wire ap_NS_fsm2_carry_i_2_n_5;
  wire ap_NS_fsm2_carry_i_3_n_5;
  wire ap_NS_fsm2_carry_i_4_n_5;
  wire ap_NS_fsm2_carry_n_6;
  wire ap_NS_fsm2_carry_n_7;
  wire ap_NS_fsm2_carry_n_8;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_rst_n;
  wire buf_1_U_n_30;
  wire buf_1_U_n_31;
  wire buf_1_U_n_33;
  wire buf_1_U_n_34;
  wire buf_1_U_n_35;
  wire buf_1_U_n_36;
  wire buf_1_U_n_37;
  wire buf_1_U_n_38;
  wire buf_1_U_n_39;
  wire buf_1_U_n_40;
  wire buf_1_U_n_41;
  wire buf_1_U_n_42;
  wire buf_1_U_n_43;
  wire buf_1_U_n_44;
  wire buf_1_U_n_45;
  wire buf_1_U_n_46;
  wire buf_1_U_n_47;
  wire buf_1_U_n_48;
  wire buf_1_U_n_49;
  wire buf_1_U_n_5;
  wire buf_1_U_n_50;
  wire buf_1_U_n_51;
  wire buf_1_U_n_55;
  wire buf_1_U_n_56;
  wire buf_1_U_n_57;
  wire buf_1_U_n_58;
  wire buf_1_U_n_59;
  wire buf_1_U_n_60;
  wire buf_1_U_n_61;
  wire buf_1_U_n_62;
  wire buf_1_U_n_63;
  wire buf_1_U_n_64;
  wire buf_1_U_n_65;
  wire buf_1_U_n_66;
  wire buf_1_U_n_67;
  wire buf_1_U_n_68;
  wire buf_1_U_n_69;
  wire [23:0]buf_1_q0;
  wire [23:0]buf_2_q0;
  wire buf_U_n_13;
  wire buf_U_n_38;
  wire buf_U_n_39;
  wire buf_U_n_40;
  wire buf_U_n_41;
  wire buf_U_n_42;
  wire buf_U_n_43;
  wire buf_U_n_44;
  wire buf_U_n_45;
  wire buf_U_n_46;
  wire buf_U_n_47;
  wire buf_U_n_48;
  wire buf_U_n_49;
  wire buf_U_n_50;
  wire buf_U_n_55;
  wire buf_U_n_56;
  wire buf_U_n_57;
  wire buf_U_n_58;
  wire buf_U_n_59;
  wire buf_U_n_60;
  wire buf_U_n_61;
  wire buf_U_n_62;
  wire buf_U_n_63;
  wire buf_U_n_64;
  wire buf_U_n_73;
  wire buf_U_n_74;
  wire buf_U_n_75;
  wire buf_U_n_76;
  wire buf_U_n_77;
  wire buf_U_n_78;
  wire buf_U_n_79;
  wire buf_U_n_80;
  wire buf_U_n_81;
  wire buf_U_n_82;
  wire buf_U_n_83;
  wire [10:0]buf_addr_reg_170_pp0_iter1_reg;
  wire [23:0]buf_q0;
  wire ce0;
  wire ce1;
  wire cmp_i_i193_i_2_fu_361_p2;
  wire cmp_i_i269_i_fu_311_p2;
  wire cmp_i_i321_i;
  wire cmp_i_i321_i0_carry_i_1_n_5;
  wire cmp_i_i321_i0_carry_i_2_n_5;
  wire cmp_i_i321_i0_carry_i_3_n_5;
  wire cmp_i_i321_i0_carry_i_4_n_5;
  wire cmp_i_i321_i0_carry_i_5_n_5;
  wire cmp_i_i321_i0_carry_i_6_n_5;
  wire cmp_i_i321_i0_carry_i_7_n_5;
  wire cmp_i_i321_i0_carry_n_6;
  wire cmp_i_i321_i0_carry_n_7;
  wire cmp_i_i321_i0_carry_n_8;
  wire cmp_i_i321_i_fu_306_p2;
  wire [10:0]col_3_reg_180;
  wire [10:0]col_reg_634;
  wire [10:0]col_reg_634_pp0_iter1_reg;
  wire [23:0]d1;
  wire [23:0]d1_0;
  wire [1:0]empty_28_reg_540;
  wire \empty_28_reg_540[1]_i_1_n_5 ;
  wire \empty_28_reg_540_reg[0]_i_1_n_5 ;
  wire \empty_28_reg_540_reg[0]_i_1_n_6 ;
  wire \empty_28_reg_540_reg[0]_i_1_n_7 ;
  wire \empty_28_reg_540_reg[0]_i_1_n_8 ;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_ap_start_reg_reg_n_5;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_10;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_11;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_14;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_39;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_40;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_41;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_53;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_54;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_55;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_56;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_57;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_58;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_59;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_60;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_61;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_62;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_63;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_64;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_65;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_77;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_9;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_start_reg_reg_0;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_start_reg_reg_n_5;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_10;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_11;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_12;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_13;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_14;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_15;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_16;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_17;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_18;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_19;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_20;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_21;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_22;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_23;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_24;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_25;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_26;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_27;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_28;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_29;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_30;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_31;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_32;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_33;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_34;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_35;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_36;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_37;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_38;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_39;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_40;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_41;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_42;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_43;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_44;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_45;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_46;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_47;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_48;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_49;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_5;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_50;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_51;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_52;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_53;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_54;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_55;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_56;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_57;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_58;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_59;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_6;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_60;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_61;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_62;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_63;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_64;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_65;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_66;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_67;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_68;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_7;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_71;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_72;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_75;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_76;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_79;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_8;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_80;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_81;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_9;
  wire [1:0]grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_row_ind_4_out;
  wire [1:0]grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_row_ind_5_out;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_ap_start_reg_reg_n_5;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_n_25;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_n_26;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_n_8;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_n_9;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_ap_start_reg_reg_n_5;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_buf_r_we1;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_n_54;
  wire grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_n_55;
  wire icmp_ln185_reg_645_pp0_iter2_reg;
  wire icmp_ln415_fu_211_p2;
  wire icmp_ln415_fu_211_p20_carry__0_i_1_n_5;
  wire icmp_ln415_fu_211_p20_carry__0_i_2_n_5;
  wire icmp_ln415_fu_211_p20_carry__0_i_3_n_5;
  wire icmp_ln415_fu_211_p20_carry__0_i_4_n_5;
  wire icmp_ln415_fu_211_p20_carry__0_n_5;
  wire icmp_ln415_fu_211_p20_carry__0_n_6;
  wire icmp_ln415_fu_211_p20_carry__0_n_7;
  wire icmp_ln415_fu_211_p20_carry__0_n_8;
  wire icmp_ln415_fu_211_p20_carry__1_i_1_n_5;
  wire icmp_ln415_fu_211_p20_carry__1_i_2_n_5;
  wire icmp_ln415_fu_211_p20_carry__1_i_3_n_5;
  wire icmp_ln415_fu_211_p20_carry__1_i_4_n_5;
  wire icmp_ln415_fu_211_p20_carry__1_n_5;
  wire icmp_ln415_fu_211_p20_carry__1_n_6;
  wire icmp_ln415_fu_211_p20_carry__1_n_7;
  wire icmp_ln415_fu_211_p20_carry__1_n_8;
  wire icmp_ln415_fu_211_p20_carry__2_i_1_n_5;
  wire icmp_ln415_fu_211_p20_carry__2_i_2_n_5;
  wire icmp_ln415_fu_211_p20_carry__2_i_3_n_5;
  wire icmp_ln415_fu_211_p20_carry__2_i_4_n_5;
  wire icmp_ln415_fu_211_p20_carry__2_n_5;
  wire icmp_ln415_fu_211_p20_carry__2_n_6;
  wire icmp_ln415_fu_211_p20_carry__2_n_7;
  wire icmp_ln415_fu_211_p20_carry__2_n_8;
  wire icmp_ln415_fu_211_p20_carry__3_i_1_n_5;
  wire icmp_ln415_fu_211_p20_carry__3_i_2_n_5;
  wire icmp_ln415_fu_211_p20_carry__3_i_3_n_5;
  wire icmp_ln415_fu_211_p20_carry__3_i_4_n_5;
  wire icmp_ln415_fu_211_p20_carry__3_n_5;
  wire icmp_ln415_fu_211_p20_carry__3_n_6;
  wire icmp_ln415_fu_211_p20_carry__3_n_7;
  wire icmp_ln415_fu_211_p20_carry__3_n_8;
  wire icmp_ln415_fu_211_p20_carry__4_i_1_n_5;
  wire icmp_ln415_fu_211_p20_carry__4_i_2_n_5;
  wire icmp_ln415_fu_211_p20_carry__4_i_3_n_5;
  wire icmp_ln415_fu_211_p20_carry__4_i_4_n_5;
  wire icmp_ln415_fu_211_p20_carry__4_n_5;
  wire icmp_ln415_fu_211_p20_carry__4_n_6;
  wire icmp_ln415_fu_211_p20_carry__4_n_7;
  wire icmp_ln415_fu_211_p20_carry__4_n_8;
  wire icmp_ln415_fu_211_p20_carry__5_i_1_n_5;
  wire icmp_ln415_fu_211_p20_carry__5_i_2_n_5;
  wire icmp_ln415_fu_211_p20_carry__5_i_3_n_5;
  wire icmp_ln415_fu_211_p20_carry__5_i_4_n_5;
  wire icmp_ln415_fu_211_p20_carry__5_n_5;
  wire icmp_ln415_fu_211_p20_carry__5_n_6;
  wire icmp_ln415_fu_211_p20_carry__5_n_7;
  wire icmp_ln415_fu_211_p20_carry__5_n_8;
  wire icmp_ln415_fu_211_p20_carry__6_i_1_n_5;
  wire icmp_ln415_fu_211_p20_carry__6_i_2_n_5;
  wire icmp_ln415_fu_211_p20_carry__6_i_3_n_5;
  wire icmp_ln415_fu_211_p20_carry__6_i_4_n_5;
  wire icmp_ln415_fu_211_p20_carry__6_n_6;
  wire icmp_ln415_fu_211_p20_carry__6_n_7;
  wire icmp_ln415_fu_211_p20_carry__6_n_8;
  wire icmp_ln415_fu_211_p20_carry_i_1_n_5;
  wire icmp_ln415_fu_211_p20_carry_i_2_n_5;
  wire icmp_ln415_fu_211_p20_carry_i_3_n_5;
  wire icmp_ln415_fu_211_p20_carry_i_4_n_5;
  wire icmp_ln415_fu_211_p20_carry_i_5_n_5;
  wire icmp_ln415_fu_211_p20_carry_n_5;
  wire icmp_ln415_fu_211_p20_carry_n_6;
  wire icmp_ln415_fu_211_p20_carry_n_7;
  wire icmp_ln415_fu_211_p20_carry_n_8;
  wire icmp_ln446_fu_301_p2;
  wire img0_data_empty_n;
  wire img1_data_full_n;
  wire \init_buf_fu_74[0]_i_1_n_5 ;
  wire \init_buf_fu_74[0]_i_4_n_5 ;
  wire \init_buf_fu_74[0]_i_5_n_5 ;
  wire \init_buf_fu_74[12]_i_2_n_5 ;
  wire \init_buf_fu_74[12]_i_3_n_5 ;
  wire \init_buf_fu_74[12]_i_4_n_5 ;
  wire \init_buf_fu_74[12]_i_5_n_5 ;
  wire \init_buf_fu_74[16]_i_2_n_5 ;
  wire \init_buf_fu_74[16]_i_3_n_5 ;
  wire \init_buf_fu_74[16]_i_4_n_5 ;
  wire \init_buf_fu_74[16]_i_5_n_5 ;
  wire \init_buf_fu_74[20]_i_2_n_5 ;
  wire \init_buf_fu_74[20]_i_3_n_5 ;
  wire \init_buf_fu_74[20]_i_4_n_5 ;
  wire \init_buf_fu_74[20]_i_5_n_5 ;
  wire \init_buf_fu_74[24]_i_2_n_5 ;
  wire \init_buf_fu_74[24]_i_3_n_5 ;
  wire \init_buf_fu_74[24]_i_4_n_5 ;
  wire \init_buf_fu_74[24]_i_5_n_5 ;
  wire \init_buf_fu_74[28]_i_2_n_5 ;
  wire \init_buf_fu_74[28]_i_3_n_5 ;
  wire \init_buf_fu_74[28]_i_4_n_5 ;
  wire \init_buf_fu_74[28]_i_5_n_5 ;
  wire \init_buf_fu_74[32]_i_2_n_5 ;
  wire \init_buf_fu_74[32]_i_3_n_5 ;
  wire \init_buf_fu_74[32]_i_4_n_5 ;
  wire \init_buf_fu_74[32]_i_5_n_5 ;
  wire \init_buf_fu_74[36]_i_2_n_5 ;
  wire \init_buf_fu_74[36]_i_3_n_5 ;
  wire \init_buf_fu_74[36]_i_4_n_5 ;
  wire \init_buf_fu_74[36]_i_5_n_5 ;
  wire \init_buf_fu_74[40]_i_2_n_5 ;
  wire \init_buf_fu_74[40]_i_3_n_5 ;
  wire \init_buf_fu_74[40]_i_4_n_5 ;
  wire \init_buf_fu_74[40]_i_5_n_5 ;
  wire \init_buf_fu_74[44]_i_2_n_5 ;
  wire \init_buf_fu_74[44]_i_3_n_5 ;
  wire \init_buf_fu_74[44]_i_4_n_5 ;
  wire \init_buf_fu_74[44]_i_5_n_5 ;
  wire \init_buf_fu_74[48]_i_2_n_5 ;
  wire \init_buf_fu_74[48]_i_3_n_5 ;
  wire \init_buf_fu_74[48]_i_4_n_5 ;
  wire \init_buf_fu_74[48]_i_5_n_5 ;
  wire \init_buf_fu_74[4]_i_2_n_5 ;
  wire \init_buf_fu_74[4]_i_3_n_5 ;
  wire \init_buf_fu_74[4]_i_4_n_5 ;
  wire \init_buf_fu_74[4]_i_5_n_5 ;
  wire \init_buf_fu_74[52]_i_2_n_5 ;
  wire \init_buf_fu_74[52]_i_3_n_5 ;
  wire \init_buf_fu_74[52]_i_4_n_5 ;
  wire \init_buf_fu_74[52]_i_5_n_5 ;
  wire \init_buf_fu_74[56]_i_2_n_5 ;
  wire \init_buf_fu_74[56]_i_3_n_5 ;
  wire \init_buf_fu_74[56]_i_4_n_5 ;
  wire \init_buf_fu_74[56]_i_5_n_5 ;
  wire \init_buf_fu_74[60]_i_2_n_5 ;
  wire \init_buf_fu_74[60]_i_3_n_5 ;
  wire \init_buf_fu_74[60]_i_4_n_5 ;
  wire \init_buf_fu_74[60]_i_5_n_5 ;
  wire \init_buf_fu_74[8]_i_2_n_5 ;
  wire \init_buf_fu_74[8]_i_3_n_5 ;
  wire \init_buf_fu_74[8]_i_4_n_5 ;
  wire \init_buf_fu_74[8]_i_5_n_5 ;
  wire [1:0]init_buf_fu_74_reg;
  wire [63:2]init_buf_fu_74_reg__0;
  wire [0:0]\mOutPtr_reg[0] ;
  wire pop;
  wire [23:0]ram_reg_1;
  wire [10:0]row_3_fu_373_p2;
  wire \row_fu_102[10]_i_1_n_5 ;
  wire \row_fu_102[10]_i_3_n_5 ;
  wire \row_fu_102[2]_i_1_n_5 ;
  wire \row_fu_102[3]_i_1_n_5 ;
  wire \row_fu_102[4]_i_1_n_5 ;
  wire \row_fu_102[5]_i_1_n_5 ;
  wire [10:0]row_fu_102_reg;
  wire \row_ind_6_fu_110_reg_n_5_[0] ;
  wire \row_ind_6_fu_110_reg_n_5_[1] ;
  wire \row_ind_7_fu_114_reg_n_5_[0] ;
  wire \row_ind_7_fu_114_reg_n_5_[1] ;
  wire row_ind_fu_106;
  wire \row_ind_fu_106_reg_n_5_[0] ;
  wire \row_ind_fu_106_reg_n_5_[1] ;
  wire spec_select47;
  wire spec_select47_fu_343_p2;
  wire spec_select47_fu_343_p20_carry_i_1_n_5;
  wire spec_select47_fu_343_p20_carry_i_2_n_5;
  wire spec_select47_fu_343_p20_carry_i_3_n_5;
  wire spec_select47_fu_343_p20_carry_i_4_n_5;
  wire spec_select47_fu_343_p20_carry_i_5_n_5;
  wire spec_select47_fu_343_p20_carry_i_6_n_5;
  wire spec_select47_fu_343_p20_carry_n_6;
  wire spec_select47_fu_343_p20_carry_n_7;
  wire spec_select47_fu_343_p20_carry_n_8;
  wire \spec_select47_reg_545[0]_i_2_n_5 ;
  wire \spec_select47_reg_545[0]_i_4_n_5 ;
  wire \spec_select47_reg_545[0]_i_6_n_5 ;
  wire \spec_select47_reg_545[0]_i_7_n_5 ;
  wire \spec_select47_reg_545[0]_i_8_n_5 ;
  wire \spec_select47_reg_545[0]_i_9_n_5 ;
  wire \spec_select47_reg_545_reg[0]_i_3_n_5 ;
  wire \spec_select47_reg_545_reg[0]_i_3_n_6 ;
  wire \spec_select47_reg_545_reg[0]_i_3_n_7 ;
  wire \spec_select47_reg_545_reg[0]_i_3_n_8 ;
  wire \spec_select47_reg_545_reg[0]_i_5_n_5 ;
  wire \spec_select47_reg_545_reg[0]_i_5_n_7 ;
  wire \spec_select47_reg_545_reg[0]_i_5_n_8 ;
  wire spec_select51;
  wire spec_select51_fu_355_p2;
  wire \spec_select51_reg_550[0]_i_2_n_5 ;
  wire \spec_select51_reg_550[0]_i_3_n_5 ;
  wire spec_select55;
  wire spec_select55_fu_367_p2;
  wire spec_select55_fu_367_p20_carry__0_i_1_n_5;
  wire spec_select55_fu_367_p20_carry__0_i_2_n_5;
  wire spec_select55_fu_367_p20_carry_i_1_n_5;
  wire spec_select55_fu_367_p20_carry_i_2_n_5;
  wire spec_select55_fu_367_p20_carry_i_3_n_5;
  wire spec_select55_fu_367_p20_carry_i_4_n_5;
  wire spec_select55_fu_367_p20_carry_i_5_n_5;
  wire spec_select55_fu_367_p20_carry_i_6_n_5;
  wire spec_select55_fu_367_p20_carry_i_7_n_5;
  wire spec_select55_fu_367_p20_carry_i_8_n_5;
  wire spec_select55_fu_367_p20_carry_i_9_n_5;
  wire spec_select55_fu_367_p20_carry_n_5;
  wire spec_select55_fu_367_p20_carry_n_6;
  wire spec_select55_fu_367_p20_carry_n_7;
  wire spec_select55_fu_367_p20_carry_n_8;
  wire [23:4]src_buf_13_fu_480_p3;
  wire [23:1]src_buf_15_fu_473_p3;
  wire [20:0]src_buf_17_fu_466_p3;
  wire [23:4]src_buf_1_fu_118;
  wire [23:1]src_buf_3_fu_106;
  wire [20:0]src_buf_5_fu_114;
  wire start_for_modefilter_3_1_16_720_1280_1_2_2_U0_empty_n;
  wire start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg;
  wire [10:1]sub_i_i237_i_fu_316_p2;
  wire [0:0]sub_i_i237_i_fu_316_p2__0;
  wire [23:0]tmp_fu_143_p5;
  wire [1:0]trunc_ln415_1;
  wire \trunc_ln415_1_reg_463[0]_i_1_n_5 ;
  wire \trunc_ln415_1_reg_463[1]_i_1_n_5 ;
  wire [1:0]trunc_ln415_reg_445;
  wire [1:0]trunc_ln446_1_reg_522;
  wire [1:0]trunc_ln446_2_reg_527;
  wire [1:0]trunc_ln446_reg_517;
  wire we;
  wire we1;
  wire we_0;
  wire [1:0]zext_ln415_1_reg_455;
  wire [3:0]NLW_ap_NS_fsm2_carry_O_UNCONNECTED;
  wire [3:0]NLW_cmp_i_i321_i0_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln415_fu_211_p20_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln415_fu_211_p20_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln415_fu_211_p20_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln415_fu_211_p20_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln415_fu_211_p20_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln415_fu_211_p20_carry__4_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln415_fu_211_p20_carry__5_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln415_fu_211_p20_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_spec_select47_fu_343_p20_carry_O_UNCONNECTED;
  wire [2:2]\NLW_spec_select47_reg_545_reg[0]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_spec_select47_reg_545_reg[0]_i_5_O_UNCONNECTED ;
  wire [3:0]NLW_spec_select55_fu_367_p20_carry_O_UNCONNECTED;
  wire [3:1]NLW_spec_select55_fu_367_p20_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_spec_select55_fu_367_p20_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(\SRL_SIG_reg[1][0] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_start_reg_reg_0),
        .I2(icmp_ln446_fu_301_p2),
        .I3(ap_CS_fsm_state7),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hF1)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(\SRL_SIG_reg[1][0] [0]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'hAA080808)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(\SRL_SIG_reg[1][0] [1]),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_start_reg_reg_0),
        .I3(icmp_ln446_fu_301_p2),
        .I4(ap_CS_fsm_state7),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(icmp_ln446_fu_301_p2),
        .O(ap_NS_fsm[7]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(SR));
  CARRY4 ap_NS_fsm2_carry
       (.CI(1'b0),
        .CO({icmp_ln446_fu_301_p2,ap_NS_fsm2_carry_n_6,ap_NS_fsm2_carry_n_7,ap_NS_fsm2_carry_n_8}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ap_NS_fsm2_carry_O_UNCONNECTED[3:0]),
        .S({ap_NS_fsm2_carry_i_1_n_5,ap_NS_fsm2_carry_i_2_n_5,ap_NS_fsm2_carry_i_3_n_5,ap_NS_fsm2_carry_i_4_n_5}));
  LUT2 #(
    .INIT(4'h2)) 
    ap_NS_fsm2_carry_i_1
       (.I0(row_fu_102_reg[9]),
        .I1(row_fu_102_reg[10]),
        .O(ap_NS_fsm2_carry_i_1_n_5));
  LUT3 #(
    .INIT(8'h08)) 
    ap_NS_fsm2_carry_i_2
       (.I0(row_fu_102_reg[7]),
        .I1(row_fu_102_reg[6]),
        .I2(row_fu_102_reg[8]),
        .O(ap_NS_fsm2_carry_i_2_n_5));
  LUT3 #(
    .INIT(8'h04)) 
    ap_NS_fsm2_carry_i_3
       (.I0(row_fu_102_reg[5]),
        .I1(row_fu_102_reg[4]),
        .I2(row_fu_102_reg[3]),
        .O(ap_NS_fsm2_carry_i_3_n_5));
  LUT3 #(
    .INIT(8'h04)) 
    ap_NS_fsm2_carry_i_4
       (.I0(row_fu_102_reg[2]),
        .I1(row_fu_102_reg[0]),
        .I2(row_fu_102_reg[1]),
        .O(ap_NS_fsm2_carry_i_4_n_5));
  system_ModeFilter_0_0_ModeFilter_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_buf_RAM_S2P_BRAM_1R1W buf_1_U
       (.D(src_buf_17_fu_466_p3[11]),
        .Q(trunc_ln446_2_reg_527),
        .WEA(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_11),
        .address0(address0),
        .address1({grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_55,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_56,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_57,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_58,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_59,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_60,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_61,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_62,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_63,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_64,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_65}),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23] (grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_40),
        .\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 (grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_41),
        .\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 (grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_39),
        .ce0(ce0),
        .d1(d1),
        .icmp_ln185_reg_645_pp0_iter2_reg(icmp_ln185_reg_645_pp0_iter2_reg),
        .q0(buf_1_q0),
        .ram_reg_0_0(buf_1_U_n_5),
        .ram_reg_0_1(buf_1_U_n_30),
        .ram_reg_0_10(buf_1_U_n_42),
        .ram_reg_0_11(buf_1_U_n_43),
        .ram_reg_0_12(buf_1_U_n_46),
        .ram_reg_0_13(buf_1_U_n_47),
        .ram_reg_0_14(buf_1_U_n_48),
        .ram_reg_0_15(buf_1_U_n_49),
        .ram_reg_0_16(buf_1_U_n_50),
        .ram_reg_0_17(buf_1_U_n_55),
        .ram_reg_0_18(buf_1_U_n_56),
        .ram_reg_0_19(buf_1_U_n_57),
        .ram_reg_0_2(buf_1_U_n_31),
        .ram_reg_0_20(buf_1_U_n_58),
        .ram_reg_0_21(buf_1_U_n_59),
        .ram_reg_0_22(buf_1_U_n_62),
        .ram_reg_0_23(buf_1_U_n_63),
        .ram_reg_0_24(buf_1_U_n_64),
        .ram_reg_0_25(buf_1_U_n_65),
        .ram_reg_0_26(buf_1_U_n_66),
        .ram_reg_0_27(buf_1_U_n_69),
        .ram_reg_0_3(buf_1_U_n_33),
        .ram_reg_0_4(buf_1_U_n_34),
        .ram_reg_0_5(buf_1_U_n_35),
        .ram_reg_0_6(buf_1_U_n_36),
        .ram_reg_0_7(buf_1_U_n_39),
        .ram_reg_0_8(buf_1_U_n_40),
        .ram_reg_0_9(buf_1_U_n_41),
        .ram_reg_1_0(buf_1_U_n_37),
        .ram_reg_1_1(buf_1_U_n_38),
        .ram_reg_1_2(buf_1_U_n_44),
        .ram_reg_1_3(buf_1_U_n_45),
        .ram_reg_1_4(buf_1_U_n_51),
        .ram_reg_1_5(buf_1_U_n_60),
        .ram_reg_1_6(buf_1_U_n_61),
        .ram_reg_1_7(buf_1_U_n_67),
        .ram_reg_1_8(buf_1_U_n_68),
        .spec_select51(spec_select51),
        .spec_select55(spec_select55),
        .\src_buf_13_reg_705_reg[0] (trunc_ln446_reg_517),
        .\src_buf_15_reg_699_reg[0] (trunc_ln446_1_reg_522),
        .\src_buf_17_reg_693_reg[23] ({buf_q0[23:21],buf_q0[19:5],buf_q0[3:0]}),
        .\src_buf_17_reg_693_reg[23]_0 ({buf_2_q0[23:21],buf_2_q0[19:5],buf_2_q0[3:0]}),
        .\src_buf_3_fu_106_reg[21] ({src_buf_15_fu_473_p3[21],src_buf_15_fu_473_p3[5],src_buf_15_fu_473_p3[3]}),
        .\src_buf_3_fu_106_reg[21]_0 ({src_buf_3_fu_106[21],src_buf_3_fu_106[5],src_buf_3_fu_106[3]}),
        .\src_buf_3_fu_106_reg[3] (grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_54),
        .\src_buf_3_fu_106_reg[3]_0 (grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_53),
        .\src_buf_5_fu_114_reg[11] (src_buf_5_fu_114[11]),
        .tmp_fu_143_p5({tmp_fu_143_p5[17],tmp_fu_143_p5[15:14],tmp_fu_143_p5[12],tmp_fu_143_p5[1]}),
        .\tmp_reg_186_reg[1] (trunc_ln415_reg_445),
        .we1(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_10));
  system_ModeFilter_0_0_ModeFilter_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_buf_RAM_S2P_BRAM_1R1W_2 buf_2_U
       (.WEA(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_11),
        .address0(address0),
        .address1({grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_55,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_56,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_57,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_58,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_59,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_60,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_61,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_62,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_63,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_64,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_65}),
        .ap_clk(ap_clk),
        .ce0(ce0),
        .d1(d1),
        .q0(buf_2_q0),
        .we1(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_n_8));
  system_ModeFilter_0_0_ModeFilter_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_buf_RAM_S2P_BRAM_1R1W_3 buf_U
       (.D({src_buf_17_fu_466_p3[20],src_buf_17_fu_466_p3[18],src_buf_17_fu_466_p3[14],src_buf_17_fu_466_p3[10],src_buf_17_fu_466_p3[8],src_buf_17_fu_466_p3[6],src_buf_17_fu_466_p3[4],src_buf_17_fu_466_p3[0]}),
        .Q({src_buf_5_fu_114[20],src_buf_5_fu_114[18],src_buf_5_fu_114[14],src_buf_5_fu_114[10],src_buf_5_fu_114[8],src_buf_5_fu_114[6],src_buf_5_fu_114[4],src_buf_5_fu_114[0]}),
        .WEA(ce1),
        .address0(address0),
        .address1(address1),
        .ap_clk(ap_clk),
        .ce0(ce0),
        .d1(d1_0),
        .icmp_ln185_reg_645_pp0_iter2_reg(icmp_ln185_reg_645_pp0_iter2_reg),
        .q0(buf_q0),
        .ram_reg_0_0(buf_U_n_13),
        .ram_reg_0_1(buf_U_n_38),
        .ram_reg_0_10(buf_U_n_56),
        .ram_reg_0_11(buf_U_n_57),
        .ram_reg_0_12(buf_U_n_58),
        .ram_reg_0_13(buf_U_n_59),
        .ram_reg_0_14(buf_U_n_60),
        .ram_reg_0_15(buf_U_n_61),
        .ram_reg_0_16(buf_U_n_62),
        .ram_reg_0_17(buf_U_n_73),
        .ram_reg_0_18(buf_U_n_74),
        .ram_reg_0_19(buf_U_n_75),
        .ram_reg_0_2(buf_U_n_39),
        .ram_reg_0_20(buf_U_n_76),
        .ram_reg_0_21(buf_U_n_77),
        .ram_reg_0_22(buf_U_n_79),
        .ram_reg_0_23(buf_U_n_80),
        .ram_reg_0_24(buf_U_n_81),
        .ram_reg_0_25(buf_U_n_82),
        .ram_reg_0_3(buf_U_n_41),
        .ram_reg_0_4(buf_U_n_42),
        .ram_reg_0_5(buf_U_n_43),
        .ram_reg_0_6(buf_U_n_44),
        .ram_reg_0_7(buf_U_n_45),
        .ram_reg_0_8(buf_U_n_46),
        .ram_reg_0_9(buf_U_n_47),
        .ram_reg_1_0(buf_U_n_40),
        .ram_reg_1_1(buf_U_n_48),
        .ram_reg_1_2(buf_U_n_49),
        .ram_reg_1_3(buf_U_n_55),
        .ram_reg_1_4(buf_U_n_63),
        .ram_reg_1_5(buf_U_n_64),
        .ram_reg_1_6(buf_U_n_78),
        .ram_reg_1_7(buf_U_n_83),
        .spec_select47(spec_select47),
        .spec_select51(spec_select51),
        .\spec_select51_reg_550_reg[0] ({src_buf_15_fu_473_p3[23],src_buf_15_fu_473_p3[20],src_buf_15_fu_473_p3[17],src_buf_15_fu_473_p3[14],src_buf_15_fu_473_p3[6],src_buf_15_fu_473_p3[4],src_buf_15_fu_473_p3[2:1]}),
        .spec_select55(spec_select55),
        .\src_buf_1_fu_118_reg[23] ({src_buf_13_fu_480_p3[23],src_buf_13_fu_480_p3[20],src_buf_13_fu_480_p3[12],src_buf_13_fu_480_p3[4]}),
        .\src_buf_1_fu_118_reg[23]_0 ({src_buf_1_fu_118[23],src_buf_1_fu_118[20],src_buf_1_fu_118[12],src_buf_1_fu_118[4]}),
        .\src_buf_1_fu_118_reg[23]_1 (trunc_ln446_reg_517),
        .\src_buf_3_fu_106_reg[1] (trunc_ln446_1_reg_522),
        .\src_buf_3_fu_106_reg[23] ({src_buf_3_fu_106[23],src_buf_3_fu_106[20],src_buf_3_fu_106[17],src_buf_3_fu_106[14],src_buf_3_fu_106[6],src_buf_3_fu_106[4],src_buf_3_fu_106[2:1]}),
        .\src_buf_5_fu_114_reg[0] (trunc_ln446_2_reg_527),
        .\src_buf_5_fu_114_reg[0]_0 (grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_53),
        .\src_buf_5_fu_114_reg[0]_1 (grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_41),
        .\src_buf_5_fu_114_reg[0]_2 (grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_54),
        .tmp_fu_143_p5({tmp_fu_143_p5[23:18],tmp_fu_143_p5[16],tmp_fu_143_p5[13],tmp_fu_143_p5[11:2],tmp_fu_143_p5[0]}),
        .\tmp_reg_186_reg[23] (buf_1_q0),
        .\tmp_reg_186_reg[23]_0 (buf_2_q0),
        .\tmp_reg_186_reg[23]_1 (trunc_ln415_reg_445),
        .\trunc_ln446_2_reg_527_reg[1] (buf_U_n_50),
        .we1(we1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_i_i321_i0_carry
       (.CI(1'b0),
        .CO({cmp_i_i321_i_fu_306_p2,cmp_i_i321_i0_carry_n_6,cmp_i_i321_i0_carry_n_7,cmp_i_i321_i0_carry_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,cmp_i_i321_i0_carry_i_1_n_5,cmp_i_i321_i0_carry_i_2_n_5,cmp_i_i321_i0_carry_i_3_n_5}),
        .O(NLW_cmp_i_i321_i0_carry_O_UNCONNECTED[3:0]),
        .S({cmp_i_i321_i0_carry_i_4_n_5,cmp_i_i321_i0_carry_i_5_n_5,cmp_i_i321_i0_carry_i_6_n_5,cmp_i_i321_i0_carry_i_7_n_5}));
  LUT1 #(
    .INIT(2'h1)) 
    cmp_i_i321_i0_carry_i_1
       (.I0(row_fu_102_reg[9]),
        .O(cmp_i_i321_i0_carry_i_1_n_5));
  LUT2 #(
    .INIT(4'h7)) 
    cmp_i_i321_i0_carry_i_2
       (.I0(row_fu_102_reg[7]),
        .I1(row_fu_102_reg[6]),
        .O(cmp_i_i321_i0_carry_i_2_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    cmp_i_i321_i0_carry_i_3
       (.I0(row_fu_102_reg[4]),
        .I1(row_fu_102_reg[5]),
        .O(cmp_i_i321_i0_carry_i_3_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    cmp_i_i321_i0_carry_i_4
       (.I0(row_fu_102_reg[10]),
        .O(cmp_i_i321_i0_carry_i_4_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    cmp_i_i321_i0_carry_i_5
       (.I0(row_fu_102_reg[9]),
        .I1(row_fu_102_reg[8]),
        .O(cmp_i_i321_i0_carry_i_5_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    cmp_i_i321_i0_carry_i_6
       (.I0(row_fu_102_reg[6]),
        .I1(row_fu_102_reg[7]),
        .O(cmp_i_i321_i0_carry_i_6_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    cmp_i_i321_i0_carry_i_7
       (.I0(row_fu_102_reg[4]),
        .I1(row_fu_102_reg[5]),
        .O(cmp_i_i321_i0_carry_i_7_n_5));
  FDRE \cmp_i_i321_i_reg_535_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(cmp_i_i321_i_fu_306_p2),
        .Q(cmp_i_i321_i),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \empty_28_reg_540[1]_i_1 
       (.I0(sub_i_i237_i_fu_316_p2[1]),
        .I1(sub_i_i237_i_fu_316_p2__0),
        .O(\empty_28_reg_540[1]_i_1_n_5 ));
  FDRE \empty_28_reg_540_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(sub_i_i237_i_fu_316_p2__0),
        .Q(empty_28_reg_540[0]),
        .R(1'b0));
  CARRY4 \empty_28_reg_540_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\empty_28_reg_540_reg[0]_i_1_n_5 ,\empty_28_reg_540_reg[0]_i_1_n_6 ,\empty_28_reg_540_reg[0]_i_1_n_7 ,\empty_28_reg_540_reg[0]_i_1_n_8 }),
        .CYINIT(1'b1),
        .DI(row_fu_102_reg[3:0]),
        .O({sub_i_i237_i_fu_316_p2[3:1],sub_i_i237_i_fu_316_p2__0}),
        .S(row_fu_102_reg[3:0]));
  FDRE \empty_28_reg_540_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(\empty_28_reg_540[1]_i_1_n_5 ),
        .Q(empty_28_reg_540[1]),
        .R(1'b0));
  system_ModeFilter_0_0_ModeFilter_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157
       (.D(ap_NS_fsm[8]),
        .\OutputValues_reg_736_reg[23]_0 (\OutputValues_reg_736_reg[23] ),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state6,ap_CS_fsm_state5}),
        .\SRL_SIG_reg[1][0] (\SRL_SIG_reg[1][0] [1]),
        .WEA(ce1),
        .address1({grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_55,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_56,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_57,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_58,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_59,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_60,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_61,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_62,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_63,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_64,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_65}),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1]_1 ),
        .\ap_CS_fsm_reg[7] (grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_77),
        .\ap_CS_fsm_reg[8] (grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_9),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_11),
        .ap_enable_reg_pp0_iter1_reg_1(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_ap_start_reg_reg_n_5),
        .ap_loop_exit_ready_pp0_iter10_reg_reg__0_0(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_14),
        .\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_3 (empty_28_reg_540),
        .\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 (buf_1_U_n_51),
        .\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 (trunc_ln446_reg_517),
        .\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 (buf_2_q0),
        .\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_3 (buf_q0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(SR),
        .ce0(ce0),
        .cmp_i_i321_i(cmp_i_i321_i),
        .\col_reg_634_pp0_iter1_reg_reg[10]_0 (col_reg_634_pp0_iter1_reg),
        .\col_reg_634_reg[10]_0 (col_reg_634),
        .grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_buf_r_we1(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_buf_r_we1),
        .icmp_ln185_reg_645_pp0_iter2_reg(icmp_ln185_reg_645_pp0_iter2_reg),
        .img0_data_empty_n(img0_data_empty_n),
        .img1_data_full_n(img1_data_full_n),
        .\mOutPtr_reg[0] (grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_n_9),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0] ),
        .q0(buf_1_q0),
        .ram_reg_1(buf_U_n_50),
        .ram_reg_1_0(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_n_25),
        .ram_reg_1_1(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_n_54),
        .ram_reg_1_2(trunc_ln446_2_reg_527),
        .ram_reg_1_3(ap_enable_reg_pp0_iter1_reg),
        .ram_reg_1_4(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_ap_start_reg_reg_n_5),
        .ram_reg_1_5(col_3_reg_180),
        .spec_select47(spec_select47),
        .\spec_select47_reg_545_reg[0] (grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_39),
        .spec_select51(spec_select51),
        .spec_select55(spec_select55),
        .\src_buf_13_reg_705_reg[0]_0 (buf_U_n_13),
        .\src_buf_13_reg_705_reg[0]_1 (buf_1_U_n_39),
        .\src_buf_13_reg_705_reg[10]_0 (buf_U_n_39),
        .\src_buf_13_reg_705_reg[10]_1 (buf_1_U_n_42),
        .\src_buf_13_reg_705_reg[11]_0 (buf_1_U_n_33),
        .\src_buf_13_reg_705_reg[11]_1 (buf_U_n_59),
        .\src_buf_13_reg_705_reg[13]_0 (buf_U_n_61),
        .\src_buf_13_reg_705_reg[14]_0 (buf_U_n_46),
        .\src_buf_13_reg_705_reg[14]_1 (buf_1_U_n_49),
        .\src_buf_13_reg_705_reg[15]_0 (buf_U_n_62),
        .\src_buf_13_reg_705_reg[16]_0 (buf_1_U_n_43),
        .\src_buf_13_reg_705_reg[17]_0 (buf_1_U_n_50),
        .\src_buf_13_reg_705_reg[18]_0 (buf_U_n_40),
        .\src_buf_13_reg_705_reg[18]_1 (buf_1_U_n_44),
        .\src_buf_13_reg_705_reg[19]_0 (buf_U_n_63),
        .\src_buf_13_reg_705_reg[1]_0 (buf_1_U_n_46),
        .\src_buf_13_reg_705_reg[21]_0 (buf_U_n_64),
        .\src_buf_13_reg_705_reg[22]_0 (buf_1_U_n_45),
        .\src_buf_13_reg_705_reg[2]_0 (buf_1_U_n_47),
        .\src_buf_13_reg_705_reg[3]_0 (buf_U_n_56),
        .\src_buf_13_reg_705_reg[5]_0 (buf_U_n_57),
        .\src_buf_13_reg_705_reg[6]_0 (buf_U_n_43),
        .\src_buf_13_reg_705_reg[6]_1 (buf_1_U_n_48),
        .\src_buf_13_reg_705_reg[7]_0 (buf_U_n_58),
        .\src_buf_13_reg_705_reg[8]_0 (buf_U_n_38),
        .\src_buf_13_reg_705_reg[8]_1 (buf_1_U_n_40),
        .\src_buf_13_reg_705_reg[9]_0 (buf_1_U_n_41),
        .\src_buf_15_reg_699_reg[0]_0 (buf_1_U_n_62),
        .\src_buf_15_reg_699_reg[10]_0 (buf_1_U_n_65),
        .\src_buf_15_reg_699_reg[11]_0 (buf_U_n_80),
        .\src_buf_15_reg_699_reg[12]_0 (buf_1_U_n_69),
        .\src_buf_15_reg_699_reg[13]_0 (buf_U_n_81),
        .\src_buf_15_reg_699_reg[15]_0 (buf_U_n_82),
        .\src_buf_15_reg_699_reg[16]_0 (buf_1_U_n_66),
        .\src_buf_15_reg_699_reg[18]_0 (buf_1_U_n_67),
        .\src_buf_15_reg_699_reg[19]_0 (buf_U_n_83),
        .\src_buf_15_reg_699_reg[22]_0 (buf_1_U_n_68),
        .\src_buf_15_reg_699_reg[7]_0 (buf_U_n_79),
        .\src_buf_15_reg_699_reg[8]_0 (buf_1_U_n_63),
        .\src_buf_15_reg_699_reg[9]_0 (buf_1_U_n_64),
        .\src_buf_17_reg_693_reg[12]_0 (buf_U_n_60),
        .\src_buf_17_reg_693_reg[12]_1 (buf_1_U_n_34),
        .\src_buf_17_reg_693_reg[13]_0 (buf_1_U_n_58),
        .\src_buf_17_reg_693_reg[13]_1 (buf_U_n_45),
        .\src_buf_17_reg_693_reg[15]_0 (buf_1_U_n_59),
        .\src_buf_17_reg_693_reg[15]_1 (buf_U_n_47),
        .\src_buf_17_reg_693_reg[16]_0 (buf_U_n_76),
        .\src_buf_17_reg_693_reg[16]_1 (buf_1_U_n_35),
        .\src_buf_17_reg_693_reg[17]_0 (buf_U_n_77),
        .\src_buf_17_reg_693_reg[17]_1 (buf_1_U_n_36),
        .\src_buf_17_reg_693_reg[19]_0 (buf_1_U_n_60),
        .\src_buf_17_reg_693_reg[19]_1 (buf_U_n_48),
        .\src_buf_17_reg_693_reg[1]_0 (buf_U_n_73),
        .\src_buf_17_reg_693_reg[1]_1 (buf_1_U_n_5),
        .\src_buf_17_reg_693_reg[21]_0 (buf_1_U_n_61),
        .\src_buf_17_reg_693_reg[21]_1 (buf_U_n_49),
        .\src_buf_17_reg_693_reg[22]_0 (buf_U_n_78),
        .\src_buf_17_reg_693_reg[22]_1 (buf_1_U_n_37),
        .\src_buf_17_reg_693_reg[23]_0 (buf_U_n_55),
        .\src_buf_17_reg_693_reg[23]_1 (buf_1_U_n_38),
        .\src_buf_17_reg_693_reg[2]_0 (buf_U_n_74),
        .\src_buf_17_reg_693_reg[2]_1 (buf_1_U_n_30),
        .\src_buf_17_reg_693_reg[3]_0 (buf_1_U_n_55),
        .\src_buf_17_reg_693_reg[3]_1 (buf_U_n_41),
        .\src_buf_17_reg_693_reg[5]_0 (buf_1_U_n_56),
        .\src_buf_17_reg_693_reg[5]_1 (buf_U_n_42),
        .\src_buf_17_reg_693_reg[7]_0 (buf_1_U_n_57),
        .\src_buf_17_reg_693_reg[7]_1 (buf_U_n_44),
        .\src_buf_17_reg_693_reg[9]_0 (buf_U_n_75),
        .\src_buf_17_reg_693_reg[9]_1 (buf_1_U_n_31),
        .\src_buf_1_fu_118[21]_i_2 (trunc_ln446_1_reg_522),
        .\src_buf_1_fu_118_reg[23]_0 ({src_buf_1_fu_118[23],src_buf_1_fu_118[20],src_buf_1_fu_118[12],src_buf_1_fu_118[4]}),
        .\src_buf_1_fu_118_reg[23]_1 ({src_buf_13_fu_480_p3[23],src_buf_13_fu_480_p3[20],src_buf_13_fu_480_p3[12],src_buf_13_fu_480_p3[4]}),
        .\src_buf_3_fu_106_reg[23]_0 ({src_buf_3_fu_106[23],src_buf_3_fu_106[21:20],src_buf_3_fu_106[17],src_buf_3_fu_106[14],src_buf_3_fu_106[6:1]}),
        .\src_buf_3_fu_106_reg[23]_1 ({src_buf_15_fu_473_p3[23],src_buf_15_fu_473_p3[21:20],src_buf_15_fu_473_p3[17],src_buf_15_fu_473_p3[14],src_buf_15_fu_473_p3[6:1]}),
        .\src_buf_5_fu_114_reg[20]_0 ({src_buf_5_fu_114[20],src_buf_5_fu_114[18],src_buf_5_fu_114[14],src_buf_5_fu_114[11:10],src_buf_5_fu_114[8],src_buf_5_fu_114[6],src_buf_5_fu_114[4],src_buf_5_fu_114[0]}),
        .\src_buf_5_fu_114_reg[20]_1 ({src_buf_17_fu_466_p3[20],src_buf_17_fu_466_p3[18],src_buf_17_fu_466_p3[14],src_buf_17_fu_466_p3[11:10],src_buf_17_fu_466_p3[8],src_buf_17_fu_466_p3[6],src_buf_17_fu_466_p3[4],src_buf_17_fu_466_p3[0]}),
        .trunc_ln415_1(trunc_ln415_1),
        .\trunc_ln446_2_reg_527_reg[0] (grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_10),
        .\trunc_ln446_2_reg_527_reg[0]_0 (grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_40),
        .\trunc_ln446_2_reg_527_reg[1] (grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_41),
        .\trunc_ln446_reg_517_reg[0] (grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_53),
        .\trunc_ln446_reg_517_reg[0]_0 (grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_54),
        .we(we),
        .we1(we1),
        .we_0(we_0));
  FDRE #(
    .INIT(1'b0)) 
    grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_77),
        .Q(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_ap_start_reg_reg_n_5),
        .R(SR));
  system_ModeFilter_0_0_ModeFilter_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1 grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130
       (.CO(icmp_ln415_fu_211_p2),
        .D(ap_NS_fsm[2:1]),
        .O({grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_5,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_6,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_7,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_8}),
        .Q({ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_5_[0] }),
        .S({\init_buf_fu_74[0]_i_4_n_5 ,\init_buf_fu_74[0]_i_5_n_5 }),
        .SR(SR),
        .\ap_CS_fsm_reg[2] (grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_start_reg_reg_n_5),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_start_reg_reg(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_81),
        .grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_start_reg_reg_0(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_start_reg_reg_0),
        .grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_row_ind_4_out(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_row_ind_4_out),
        .init_buf_fu_74_reg(init_buf_fu_74_reg),
        .\init_buf_fu_74_reg[11] ({grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_13,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_14,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_15,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_16}),
        .\init_buf_fu_74_reg[11]_0 ({\init_buf_fu_74[8]_i_2_n_5 ,\init_buf_fu_74[8]_i_3_n_5 ,\init_buf_fu_74[8]_i_4_n_5 ,\init_buf_fu_74[8]_i_5_n_5 }),
        .\init_buf_fu_74_reg[15] ({grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_17,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_18,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_19,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_20}),
        .\init_buf_fu_74_reg[15]_0 ({\init_buf_fu_74[12]_i_2_n_5 ,\init_buf_fu_74[12]_i_3_n_5 ,\init_buf_fu_74[12]_i_4_n_5 ,\init_buf_fu_74[12]_i_5_n_5 }),
        .\init_buf_fu_74_reg[19] ({grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_21,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_22,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_23,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_24}),
        .\init_buf_fu_74_reg[19]_0 ({\init_buf_fu_74[16]_i_2_n_5 ,\init_buf_fu_74[16]_i_3_n_5 ,\init_buf_fu_74[16]_i_4_n_5 ,\init_buf_fu_74[16]_i_5_n_5 }),
        .\init_buf_fu_74_reg[23] ({grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_25,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_26,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_27,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_28}),
        .\init_buf_fu_74_reg[23]_0 ({\init_buf_fu_74[20]_i_2_n_5 ,\init_buf_fu_74[20]_i_3_n_5 ,\init_buf_fu_74[20]_i_4_n_5 ,\init_buf_fu_74[20]_i_5_n_5 }),
        .\init_buf_fu_74_reg[27] ({grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_29,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_30,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_31,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_32}),
        .\init_buf_fu_74_reg[27]_0 ({\init_buf_fu_74[24]_i_2_n_5 ,\init_buf_fu_74[24]_i_3_n_5 ,\init_buf_fu_74[24]_i_4_n_5 ,\init_buf_fu_74[24]_i_5_n_5 }),
        .\init_buf_fu_74_reg[31] ({grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_33,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_34,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_35,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_36}),
        .\init_buf_fu_74_reg[31]_0 ({\init_buf_fu_74[28]_i_2_n_5 ,\init_buf_fu_74[28]_i_3_n_5 ,\init_buf_fu_74[28]_i_4_n_5 ,\init_buf_fu_74[28]_i_5_n_5 }),
        .\init_buf_fu_74_reg[35] ({grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_37,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_38,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_39,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_40}),
        .\init_buf_fu_74_reg[35]_0 ({\init_buf_fu_74[32]_i_2_n_5 ,\init_buf_fu_74[32]_i_3_n_5 ,\init_buf_fu_74[32]_i_4_n_5 ,\init_buf_fu_74[32]_i_5_n_5 }),
        .\init_buf_fu_74_reg[39] ({grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_41,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_42,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_43,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_44}),
        .\init_buf_fu_74_reg[39]_0 ({\init_buf_fu_74[36]_i_2_n_5 ,\init_buf_fu_74[36]_i_3_n_5 ,\init_buf_fu_74[36]_i_4_n_5 ,\init_buf_fu_74[36]_i_5_n_5 }),
        .\init_buf_fu_74_reg[43] ({grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_45,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_46,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_47,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_48}),
        .\init_buf_fu_74_reg[43]_0 ({\init_buf_fu_74[40]_i_2_n_5 ,\init_buf_fu_74[40]_i_3_n_5 ,\init_buf_fu_74[40]_i_4_n_5 ,\init_buf_fu_74[40]_i_5_n_5 }),
        .\init_buf_fu_74_reg[47] ({grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_49,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_50,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_51,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_52}),
        .\init_buf_fu_74_reg[47]_0 ({\init_buf_fu_74[44]_i_2_n_5 ,\init_buf_fu_74[44]_i_3_n_5 ,\init_buf_fu_74[44]_i_4_n_5 ,\init_buf_fu_74[44]_i_5_n_5 }),
        .\init_buf_fu_74_reg[51] ({grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_53,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_54,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_55,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_56}),
        .\init_buf_fu_74_reg[51]_0 ({\init_buf_fu_74[48]_i_2_n_5 ,\init_buf_fu_74[48]_i_3_n_5 ,\init_buf_fu_74[48]_i_4_n_5 ,\init_buf_fu_74[48]_i_5_n_5 }),
        .\init_buf_fu_74_reg[55] ({grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_57,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_58,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_59,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_60}),
        .\init_buf_fu_74_reg[55]_0 ({\init_buf_fu_74[52]_i_2_n_5 ,\init_buf_fu_74[52]_i_3_n_5 ,\init_buf_fu_74[52]_i_4_n_5 ,\init_buf_fu_74[52]_i_5_n_5 }),
        .\init_buf_fu_74_reg[59] ({grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_61,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_62,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_63,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_64}),
        .\init_buf_fu_74_reg[59]_0 ({\init_buf_fu_74[56]_i_2_n_5 ,\init_buf_fu_74[56]_i_3_n_5 ,\init_buf_fu_74[56]_i_4_n_5 ,\init_buf_fu_74[56]_i_5_n_5 }),
        .\init_buf_fu_74_reg[63] ({grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_65,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_66,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_67,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_68}),
        .\init_buf_fu_74_reg[63]_0 ({\init_buf_fu_74[60]_i_2_n_5 ,\init_buf_fu_74[60]_i_3_n_5 ,\init_buf_fu_74[60]_i_4_n_5 ,\init_buf_fu_74[60]_i_5_n_5 }),
        .\init_buf_fu_74_reg[7] ({grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_9,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_10,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_11,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_12}),
        .\init_buf_fu_74_reg[7]_0 ({\init_buf_fu_74[4]_i_2_n_5 ,\init_buf_fu_74[4]_i_3_n_5 ,\init_buf_fu_74[4]_i_4_n_5 ,\init_buf_fu_74[4]_i_5_n_5 }),
        .\row_ind_1_fu_36_reg[1]_0 ({grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_79,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_80}),
        .\row_ind_2_fu_40_reg[1]_0 ({grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_75,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_76}),
        .\row_ind_3_fu_44_reg[1]_0 ({grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_71,grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_72}),
        .\row_ind_3_fu_44_reg[1]_1 (grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_row_ind_5_out),
        .\row_ind_6_fu_110_reg[1] ({\row_ind_7_fu_114_reg_n_5_[1] ,\row_ind_7_fu_114_reg_n_5_[0] }),
        .\row_ind_7_fu_114_reg[1] ({\row_ind_fu_106_reg_n_5_[1] ,\row_ind_fu_106_reg_n_5_[0] }),
        .\row_ind_fu_106_reg[1] ({\row_ind_6_fu_110_reg_n_5_[1] ,\row_ind_6_fu_110_reg_n_5_[0] }));
  FDRE #(
    .INIT(1'b0)) 
    grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_81),
        .Q(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_start_reg_reg_n_5),
        .R(SR));
  system_ModeFilter_0_0_ModeFilter_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2 grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137
       (.CO(icmp_ln415_fu_211_p2),
        .D(ap_NS_fsm[4:3]),
        .E(E),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state6,ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .address1({address1[10],address1[4],address1[1:0]}),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(SR),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter1_reg_1(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_n_9),
        .ap_rst_n(ap_rst_n),
        .buf_addr_reg_170_pp0_iter1_reg({buf_addr_reg_170_pp0_iter1_reg[10],buf_addr_reg_170_pp0_iter1_reg[4],buf_addr_reg_170_pp0_iter1_reg[1:0]}),
        .\col_3_reg_180_reg[10]_0 (col_3_reg_180),
        .\col_3_reg_180_reg[10]_1 (grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_ap_start_reg_reg_n_5),
        .full_n_reg(\SRL_SIG_reg[1][0] [1]),
        .grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_ap_start_reg_reg(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_n_26),
        .img0_data_empty_n(img0_data_empty_n),
        .pop(pop),
        .ram_reg_1(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_9),
        .ram_reg_1_0(trunc_ln446_2_reg_527[1]),
        .ram_reg_1_1({col_reg_634[10],col_reg_634[4],col_reg_634[1:0]}),
        .trunc_ln415_1(trunc_ln415_1[1]),
        .\trunc_ln415_1_reg_463_reg[1] (grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_n_25),
        .we1(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_n_8));
  FDRE #(
    .INIT(1'b0)) 
    grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_n_26),
        .Q(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_ap_start_reg_reg_n_5),
        .R(SR));
  system_ModeFilter_0_0_ModeFilter_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3 grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148
       (.CO(icmp_ln415_fu_211_p2),
        .D(ap_NS_fsm[6:5]),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state6,ap_CS_fsm_state4}),
        .addr(addr),
        .address0(address0),
        .address1({address1[9:5],address1[3:2]}),
        .\ap_CS_fsm_reg[6] (grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_n_14),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(SR),
        .ap_enable_reg_pp0_iter2_reg_0(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_n_54),
        .ap_loop_init_int_reg(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_ap_start_reg_reg_n_5),
        .ap_rst_n(ap_rst_n),
        .\buf_addr_reg_170_pp0_iter1_reg_reg[10]_0 ({buf_addr_reg_170_pp0_iter1_reg[10],buf_addr_reg_170_pp0_iter1_reg[4],buf_addr_reg_170_pp0_iter1_reg[1:0]}),
        .d1(d1_0),
        .grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_ap_start_reg_reg(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_n_55),
        .grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_buf_r_we1(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_buf_r_we1),
        .ram_reg_1(col_reg_634_pp0_iter1_reg),
        .ram_reg_1_0(ram_reg_1),
        .ram_reg_1_1(Q),
        .ram_reg_1_2({col_3_reg_180[9:5],col_3_reg_180[3:2]}),
        .ram_reg_1_3({col_reg_634[9:5],col_reg_634[3:2]}),
        .tmp_fu_143_p5(tmp_fu_143_p5));
  FDRE #(
    .INIT(1'b0)) 
    grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_n_55),
        .Q(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_ap_start_reg_reg_n_5),
        .R(SR));
  LUT4 #(
    .INIT(16'hF7F0)) 
    grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46_ap_start_reg_i_1
       (.I0(ap_CS_fsm_state7),
        .I1(icmp_ln446_fu_301_p2),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_start_reg_reg_0),
        .O(\ap_CS_fsm_reg[6]_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln415_fu_211_p20_carry
       (.CI(1'b0),
        .CO({icmp_ln415_fu_211_p20_carry_n_5,icmp_ln415_fu_211_p20_carry_n_6,icmp_ln415_fu_211_p20_carry_n_7,icmp_ln415_fu_211_p20_carry_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,icmp_ln415_fu_211_p20_carry_i_1_n_5}),
        .O(NLW_icmp_ln415_fu_211_p20_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln415_fu_211_p20_carry_i_2_n_5,icmp_ln415_fu_211_p20_carry_i_3_n_5,icmp_ln415_fu_211_p20_carry_i_4_n_5,icmp_ln415_fu_211_p20_carry_i_5_n_5}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln415_fu_211_p20_carry__0
       (.CI(icmp_ln415_fu_211_p20_carry_n_5),
        .CO({icmp_ln415_fu_211_p20_carry__0_n_5,icmp_ln415_fu_211_p20_carry__0_n_6,icmp_ln415_fu_211_p20_carry__0_n_7,icmp_ln415_fu_211_p20_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln415_fu_211_p20_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln415_fu_211_p20_carry__0_i_1_n_5,icmp_ln415_fu_211_p20_carry__0_i_2_n_5,icmp_ln415_fu_211_p20_carry__0_i_3_n_5,icmp_ln415_fu_211_p20_carry__0_i_4_n_5}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_211_p20_carry__0_i_1
       (.I0(init_buf_fu_74_reg__0[14]),
        .I1(init_buf_fu_74_reg__0[15]),
        .O(icmp_ln415_fu_211_p20_carry__0_i_1_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_211_p20_carry__0_i_2
       (.I0(init_buf_fu_74_reg__0[12]),
        .I1(init_buf_fu_74_reg__0[13]),
        .O(icmp_ln415_fu_211_p20_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_211_p20_carry__0_i_3
       (.I0(init_buf_fu_74_reg__0[10]),
        .I1(init_buf_fu_74_reg__0[11]),
        .O(icmp_ln415_fu_211_p20_carry__0_i_3_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_211_p20_carry__0_i_4
       (.I0(init_buf_fu_74_reg__0[8]),
        .I1(init_buf_fu_74_reg__0[9]),
        .O(icmp_ln415_fu_211_p20_carry__0_i_4_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln415_fu_211_p20_carry__1
       (.CI(icmp_ln415_fu_211_p20_carry__0_n_5),
        .CO({icmp_ln415_fu_211_p20_carry__1_n_5,icmp_ln415_fu_211_p20_carry__1_n_6,icmp_ln415_fu_211_p20_carry__1_n_7,icmp_ln415_fu_211_p20_carry__1_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln415_fu_211_p20_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln415_fu_211_p20_carry__1_i_1_n_5,icmp_ln415_fu_211_p20_carry__1_i_2_n_5,icmp_ln415_fu_211_p20_carry__1_i_3_n_5,icmp_ln415_fu_211_p20_carry__1_i_4_n_5}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_211_p20_carry__1_i_1
       (.I0(init_buf_fu_74_reg__0[22]),
        .I1(init_buf_fu_74_reg__0[23]),
        .O(icmp_ln415_fu_211_p20_carry__1_i_1_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_211_p20_carry__1_i_2
       (.I0(init_buf_fu_74_reg__0[20]),
        .I1(init_buf_fu_74_reg__0[21]),
        .O(icmp_ln415_fu_211_p20_carry__1_i_2_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_211_p20_carry__1_i_3
       (.I0(init_buf_fu_74_reg__0[18]),
        .I1(init_buf_fu_74_reg__0[19]),
        .O(icmp_ln415_fu_211_p20_carry__1_i_3_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_211_p20_carry__1_i_4
       (.I0(init_buf_fu_74_reg__0[16]),
        .I1(init_buf_fu_74_reg__0[17]),
        .O(icmp_ln415_fu_211_p20_carry__1_i_4_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln415_fu_211_p20_carry__2
       (.CI(icmp_ln415_fu_211_p20_carry__1_n_5),
        .CO({icmp_ln415_fu_211_p20_carry__2_n_5,icmp_ln415_fu_211_p20_carry__2_n_6,icmp_ln415_fu_211_p20_carry__2_n_7,icmp_ln415_fu_211_p20_carry__2_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln415_fu_211_p20_carry__2_O_UNCONNECTED[3:0]),
        .S({icmp_ln415_fu_211_p20_carry__2_i_1_n_5,icmp_ln415_fu_211_p20_carry__2_i_2_n_5,icmp_ln415_fu_211_p20_carry__2_i_3_n_5,icmp_ln415_fu_211_p20_carry__2_i_4_n_5}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_211_p20_carry__2_i_1
       (.I0(init_buf_fu_74_reg__0[30]),
        .I1(init_buf_fu_74_reg__0[31]),
        .O(icmp_ln415_fu_211_p20_carry__2_i_1_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_211_p20_carry__2_i_2
       (.I0(init_buf_fu_74_reg__0[28]),
        .I1(init_buf_fu_74_reg__0[29]),
        .O(icmp_ln415_fu_211_p20_carry__2_i_2_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_211_p20_carry__2_i_3
       (.I0(init_buf_fu_74_reg__0[26]),
        .I1(init_buf_fu_74_reg__0[27]),
        .O(icmp_ln415_fu_211_p20_carry__2_i_3_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_211_p20_carry__2_i_4
       (.I0(init_buf_fu_74_reg__0[24]),
        .I1(init_buf_fu_74_reg__0[25]),
        .O(icmp_ln415_fu_211_p20_carry__2_i_4_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln415_fu_211_p20_carry__3
       (.CI(icmp_ln415_fu_211_p20_carry__2_n_5),
        .CO({icmp_ln415_fu_211_p20_carry__3_n_5,icmp_ln415_fu_211_p20_carry__3_n_6,icmp_ln415_fu_211_p20_carry__3_n_7,icmp_ln415_fu_211_p20_carry__3_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln415_fu_211_p20_carry__3_O_UNCONNECTED[3:0]),
        .S({icmp_ln415_fu_211_p20_carry__3_i_1_n_5,icmp_ln415_fu_211_p20_carry__3_i_2_n_5,icmp_ln415_fu_211_p20_carry__3_i_3_n_5,icmp_ln415_fu_211_p20_carry__3_i_4_n_5}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_211_p20_carry__3_i_1
       (.I0(init_buf_fu_74_reg__0[38]),
        .I1(init_buf_fu_74_reg__0[39]),
        .O(icmp_ln415_fu_211_p20_carry__3_i_1_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_211_p20_carry__3_i_2
       (.I0(init_buf_fu_74_reg__0[36]),
        .I1(init_buf_fu_74_reg__0[37]),
        .O(icmp_ln415_fu_211_p20_carry__3_i_2_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_211_p20_carry__3_i_3
       (.I0(init_buf_fu_74_reg__0[34]),
        .I1(init_buf_fu_74_reg__0[35]),
        .O(icmp_ln415_fu_211_p20_carry__3_i_3_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_211_p20_carry__3_i_4
       (.I0(init_buf_fu_74_reg__0[32]),
        .I1(init_buf_fu_74_reg__0[33]),
        .O(icmp_ln415_fu_211_p20_carry__3_i_4_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln415_fu_211_p20_carry__4
       (.CI(icmp_ln415_fu_211_p20_carry__3_n_5),
        .CO({icmp_ln415_fu_211_p20_carry__4_n_5,icmp_ln415_fu_211_p20_carry__4_n_6,icmp_ln415_fu_211_p20_carry__4_n_7,icmp_ln415_fu_211_p20_carry__4_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln415_fu_211_p20_carry__4_O_UNCONNECTED[3:0]),
        .S({icmp_ln415_fu_211_p20_carry__4_i_1_n_5,icmp_ln415_fu_211_p20_carry__4_i_2_n_5,icmp_ln415_fu_211_p20_carry__4_i_3_n_5,icmp_ln415_fu_211_p20_carry__4_i_4_n_5}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_211_p20_carry__4_i_1
       (.I0(init_buf_fu_74_reg__0[46]),
        .I1(init_buf_fu_74_reg__0[47]),
        .O(icmp_ln415_fu_211_p20_carry__4_i_1_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_211_p20_carry__4_i_2
       (.I0(init_buf_fu_74_reg__0[44]),
        .I1(init_buf_fu_74_reg__0[45]),
        .O(icmp_ln415_fu_211_p20_carry__4_i_2_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_211_p20_carry__4_i_3
       (.I0(init_buf_fu_74_reg__0[42]),
        .I1(init_buf_fu_74_reg__0[43]),
        .O(icmp_ln415_fu_211_p20_carry__4_i_3_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_211_p20_carry__4_i_4
       (.I0(init_buf_fu_74_reg__0[40]),
        .I1(init_buf_fu_74_reg__0[41]),
        .O(icmp_ln415_fu_211_p20_carry__4_i_4_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln415_fu_211_p20_carry__5
       (.CI(icmp_ln415_fu_211_p20_carry__4_n_5),
        .CO({icmp_ln415_fu_211_p20_carry__5_n_5,icmp_ln415_fu_211_p20_carry__5_n_6,icmp_ln415_fu_211_p20_carry__5_n_7,icmp_ln415_fu_211_p20_carry__5_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln415_fu_211_p20_carry__5_O_UNCONNECTED[3:0]),
        .S({icmp_ln415_fu_211_p20_carry__5_i_1_n_5,icmp_ln415_fu_211_p20_carry__5_i_2_n_5,icmp_ln415_fu_211_p20_carry__5_i_3_n_5,icmp_ln415_fu_211_p20_carry__5_i_4_n_5}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_211_p20_carry__5_i_1
       (.I0(init_buf_fu_74_reg__0[54]),
        .I1(init_buf_fu_74_reg__0[55]),
        .O(icmp_ln415_fu_211_p20_carry__5_i_1_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_211_p20_carry__5_i_2
       (.I0(init_buf_fu_74_reg__0[52]),
        .I1(init_buf_fu_74_reg__0[53]),
        .O(icmp_ln415_fu_211_p20_carry__5_i_2_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_211_p20_carry__5_i_3
       (.I0(init_buf_fu_74_reg__0[50]),
        .I1(init_buf_fu_74_reg__0[51]),
        .O(icmp_ln415_fu_211_p20_carry__5_i_3_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_211_p20_carry__5_i_4
       (.I0(init_buf_fu_74_reg__0[48]),
        .I1(init_buf_fu_74_reg__0[49]),
        .O(icmp_ln415_fu_211_p20_carry__5_i_4_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln415_fu_211_p20_carry__6
       (.CI(icmp_ln415_fu_211_p20_carry__5_n_5),
        .CO({icmp_ln415_fu_211_p2,icmp_ln415_fu_211_p20_carry__6_n_6,icmp_ln415_fu_211_p20_carry__6_n_7,icmp_ln415_fu_211_p20_carry__6_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln415_fu_211_p20_carry__6_O_UNCONNECTED[3:0]),
        .S({icmp_ln415_fu_211_p20_carry__6_i_1_n_5,icmp_ln415_fu_211_p20_carry__6_i_2_n_5,icmp_ln415_fu_211_p20_carry__6_i_3_n_5,icmp_ln415_fu_211_p20_carry__6_i_4_n_5}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_211_p20_carry__6_i_1
       (.I0(init_buf_fu_74_reg__0[62]),
        .I1(init_buf_fu_74_reg__0[63]),
        .O(icmp_ln415_fu_211_p20_carry__6_i_1_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_211_p20_carry__6_i_2
       (.I0(init_buf_fu_74_reg__0[60]),
        .I1(init_buf_fu_74_reg__0[61]),
        .O(icmp_ln415_fu_211_p20_carry__6_i_2_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_211_p20_carry__6_i_3
       (.I0(init_buf_fu_74_reg__0[58]),
        .I1(init_buf_fu_74_reg__0[59]),
        .O(icmp_ln415_fu_211_p20_carry__6_i_3_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_211_p20_carry__6_i_4
       (.I0(init_buf_fu_74_reg__0[56]),
        .I1(init_buf_fu_74_reg__0[57]),
        .O(icmp_ln415_fu_211_p20_carry__6_i_4_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln415_fu_211_p20_carry_i_1
       (.I0(zext_ln415_1_reg_455[0]),
        .I1(init_buf_fu_74_reg[0]),
        .I2(init_buf_fu_74_reg[1]),
        .I3(zext_ln415_1_reg_455[1]),
        .O(icmp_ln415_fu_211_p20_carry_i_1_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_211_p20_carry_i_2
       (.I0(init_buf_fu_74_reg__0[6]),
        .I1(init_buf_fu_74_reg__0[7]),
        .O(icmp_ln415_fu_211_p20_carry_i_2_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_211_p20_carry_i_3
       (.I0(init_buf_fu_74_reg__0[4]),
        .I1(init_buf_fu_74_reg__0[5]),
        .O(icmp_ln415_fu_211_p20_carry_i_3_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_211_p20_carry_i_4
       (.I0(init_buf_fu_74_reg__0[2]),
        .I1(init_buf_fu_74_reg__0[3]),
        .O(icmp_ln415_fu_211_p20_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln415_fu_211_p20_carry_i_5
       (.I0(init_buf_fu_74_reg[0]),
        .I1(zext_ln415_1_reg_455[0]),
        .I2(init_buf_fu_74_reg[1]),
        .I3(zext_ln415_1_reg_455[1]),
        .O(icmp_ln415_fu_211_p20_carry_i_5_n_5));
  LUT3 #(
    .INIT(8'hEA)) 
    \init_buf_fu_74[0]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(icmp_ln415_fu_211_p2),
        .I2(ap_CS_fsm_state4),
        .O(\init_buf_fu_74[0]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[0]_i_4 
       (.I0(init_buf_fu_74_reg__0[3]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[0]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[0]_i_5 
       (.I0(init_buf_fu_74_reg__0[2]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[0]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[12]_i_2 
       (.I0(init_buf_fu_74_reg__0[15]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[12]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[12]_i_3 
       (.I0(init_buf_fu_74_reg__0[14]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[12]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[12]_i_4 
       (.I0(init_buf_fu_74_reg__0[13]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[12]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[12]_i_5 
       (.I0(init_buf_fu_74_reg__0[12]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[12]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[16]_i_2 
       (.I0(init_buf_fu_74_reg__0[19]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[16]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[16]_i_3 
       (.I0(init_buf_fu_74_reg__0[18]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[16]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[16]_i_4 
       (.I0(init_buf_fu_74_reg__0[17]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[16]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[16]_i_5 
       (.I0(init_buf_fu_74_reg__0[16]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[16]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[20]_i_2 
       (.I0(init_buf_fu_74_reg__0[23]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[20]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[20]_i_3 
       (.I0(init_buf_fu_74_reg__0[22]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[20]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[20]_i_4 
       (.I0(init_buf_fu_74_reg__0[21]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[20]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[20]_i_5 
       (.I0(init_buf_fu_74_reg__0[20]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[20]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[24]_i_2 
       (.I0(init_buf_fu_74_reg__0[27]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[24]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[24]_i_3 
       (.I0(init_buf_fu_74_reg__0[26]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[24]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[24]_i_4 
       (.I0(init_buf_fu_74_reg__0[25]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[24]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[24]_i_5 
       (.I0(init_buf_fu_74_reg__0[24]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[24]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[28]_i_2 
       (.I0(init_buf_fu_74_reg__0[31]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[28]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[28]_i_3 
       (.I0(init_buf_fu_74_reg__0[30]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[28]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[28]_i_4 
       (.I0(init_buf_fu_74_reg__0[29]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[28]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[28]_i_5 
       (.I0(init_buf_fu_74_reg__0[28]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[28]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[32]_i_2 
       (.I0(init_buf_fu_74_reg__0[35]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[32]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[32]_i_3 
       (.I0(init_buf_fu_74_reg__0[34]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[32]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[32]_i_4 
       (.I0(init_buf_fu_74_reg__0[33]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[32]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[32]_i_5 
       (.I0(init_buf_fu_74_reg__0[32]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[32]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[36]_i_2 
       (.I0(init_buf_fu_74_reg__0[39]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[36]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[36]_i_3 
       (.I0(init_buf_fu_74_reg__0[38]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[36]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[36]_i_4 
       (.I0(init_buf_fu_74_reg__0[37]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[36]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[36]_i_5 
       (.I0(init_buf_fu_74_reg__0[36]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[36]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[40]_i_2 
       (.I0(init_buf_fu_74_reg__0[43]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[40]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[40]_i_3 
       (.I0(init_buf_fu_74_reg__0[42]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[40]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[40]_i_4 
       (.I0(init_buf_fu_74_reg__0[41]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[40]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[40]_i_5 
       (.I0(init_buf_fu_74_reg__0[40]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[40]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[44]_i_2 
       (.I0(init_buf_fu_74_reg__0[47]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[44]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[44]_i_3 
       (.I0(init_buf_fu_74_reg__0[46]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[44]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[44]_i_4 
       (.I0(init_buf_fu_74_reg__0[45]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[44]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[44]_i_5 
       (.I0(init_buf_fu_74_reg__0[44]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[44]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[48]_i_2 
       (.I0(init_buf_fu_74_reg__0[51]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[48]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[48]_i_3 
       (.I0(init_buf_fu_74_reg__0[50]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[48]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[48]_i_4 
       (.I0(init_buf_fu_74_reg__0[49]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[48]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[48]_i_5 
       (.I0(init_buf_fu_74_reg__0[48]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[48]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[4]_i_2 
       (.I0(init_buf_fu_74_reg__0[7]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[4]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[4]_i_3 
       (.I0(init_buf_fu_74_reg__0[6]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[4]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[4]_i_4 
       (.I0(init_buf_fu_74_reg__0[5]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[4]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[4]_i_5 
       (.I0(init_buf_fu_74_reg__0[4]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[4]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[52]_i_2 
       (.I0(init_buf_fu_74_reg__0[55]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[52]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[52]_i_3 
       (.I0(init_buf_fu_74_reg__0[54]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[52]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[52]_i_4 
       (.I0(init_buf_fu_74_reg__0[53]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[52]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[52]_i_5 
       (.I0(init_buf_fu_74_reg__0[52]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[52]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[56]_i_2 
       (.I0(init_buf_fu_74_reg__0[59]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[56]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[56]_i_3 
       (.I0(init_buf_fu_74_reg__0[58]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[56]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[56]_i_4 
       (.I0(init_buf_fu_74_reg__0[57]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[56]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[56]_i_5 
       (.I0(init_buf_fu_74_reg__0[56]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[56]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[60]_i_2 
       (.I0(init_buf_fu_74_reg__0[63]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[60]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[60]_i_3 
       (.I0(init_buf_fu_74_reg__0[62]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[60]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[60]_i_4 
       (.I0(init_buf_fu_74_reg__0[61]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[60]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[60]_i_5 
       (.I0(init_buf_fu_74_reg__0[60]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[60]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[8]_i_2 
       (.I0(init_buf_fu_74_reg__0[11]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[8]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[8]_i_3 
       (.I0(init_buf_fu_74_reg__0[10]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[8]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[8]_i_4 
       (.I0(init_buf_fu_74_reg__0[9]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[8]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_74[8]_i_5 
       (.I0(init_buf_fu_74_reg__0[8]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_74[8]_i_5_n_5 ));
  FDRE \init_buf_fu_74_reg[0] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_8),
        .Q(init_buf_fu_74_reg[0]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[10] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_14),
        .Q(init_buf_fu_74_reg__0[10]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[11] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_13),
        .Q(init_buf_fu_74_reg__0[11]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[12] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_20),
        .Q(init_buf_fu_74_reg__0[12]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[13] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_19),
        .Q(init_buf_fu_74_reg__0[13]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[14] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_18),
        .Q(init_buf_fu_74_reg__0[14]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[15] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_17),
        .Q(init_buf_fu_74_reg__0[15]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[16] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_24),
        .Q(init_buf_fu_74_reg__0[16]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[17] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_23),
        .Q(init_buf_fu_74_reg__0[17]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[18] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_22),
        .Q(init_buf_fu_74_reg__0[18]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[19] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_21),
        .Q(init_buf_fu_74_reg__0[19]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[1] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_7),
        .Q(init_buf_fu_74_reg[1]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[20] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_28),
        .Q(init_buf_fu_74_reg__0[20]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[21] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_27),
        .Q(init_buf_fu_74_reg__0[21]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[22] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_26),
        .Q(init_buf_fu_74_reg__0[22]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[23] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_25),
        .Q(init_buf_fu_74_reg__0[23]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[24] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_32),
        .Q(init_buf_fu_74_reg__0[24]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[25] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_31),
        .Q(init_buf_fu_74_reg__0[25]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[26] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_30),
        .Q(init_buf_fu_74_reg__0[26]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[27] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_29),
        .Q(init_buf_fu_74_reg__0[27]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[28] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_36),
        .Q(init_buf_fu_74_reg__0[28]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[29] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_35),
        .Q(init_buf_fu_74_reg__0[29]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[2] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_6),
        .Q(init_buf_fu_74_reg__0[2]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[30] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_34),
        .Q(init_buf_fu_74_reg__0[30]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[31] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_33),
        .Q(init_buf_fu_74_reg__0[31]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[32] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_40),
        .Q(init_buf_fu_74_reg__0[32]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[33] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_39),
        .Q(init_buf_fu_74_reg__0[33]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[34] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_38),
        .Q(init_buf_fu_74_reg__0[34]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[35] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_37),
        .Q(init_buf_fu_74_reg__0[35]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[36] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_44),
        .Q(init_buf_fu_74_reg__0[36]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[37] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_43),
        .Q(init_buf_fu_74_reg__0[37]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[38] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_42),
        .Q(init_buf_fu_74_reg__0[38]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[39] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_41),
        .Q(init_buf_fu_74_reg__0[39]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[3] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_5),
        .Q(init_buf_fu_74_reg__0[3]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[40] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_48),
        .Q(init_buf_fu_74_reg__0[40]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[41] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_47),
        .Q(init_buf_fu_74_reg__0[41]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[42] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_46),
        .Q(init_buf_fu_74_reg__0[42]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[43] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_45),
        .Q(init_buf_fu_74_reg__0[43]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[44] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_52),
        .Q(init_buf_fu_74_reg__0[44]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[45] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_51),
        .Q(init_buf_fu_74_reg__0[45]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[46] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_50),
        .Q(init_buf_fu_74_reg__0[46]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[47] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_49),
        .Q(init_buf_fu_74_reg__0[47]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[48] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_56),
        .Q(init_buf_fu_74_reg__0[48]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[49] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_55),
        .Q(init_buf_fu_74_reg__0[49]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[4] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_12),
        .Q(init_buf_fu_74_reg__0[4]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[50] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_54),
        .Q(init_buf_fu_74_reg__0[50]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[51] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_53),
        .Q(init_buf_fu_74_reg__0[51]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[52] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_60),
        .Q(init_buf_fu_74_reg__0[52]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[53] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_59),
        .Q(init_buf_fu_74_reg__0[53]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[54] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_58),
        .Q(init_buf_fu_74_reg__0[54]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[55] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_57),
        .Q(init_buf_fu_74_reg__0[55]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[56] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_64),
        .Q(init_buf_fu_74_reg__0[56]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[57] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_63),
        .Q(init_buf_fu_74_reg__0[57]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[58] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_62),
        .Q(init_buf_fu_74_reg__0[58]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[59] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_61),
        .Q(init_buf_fu_74_reg__0[59]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[5] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_11),
        .Q(init_buf_fu_74_reg__0[5]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[60] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_68),
        .Q(init_buf_fu_74_reg__0[60]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[61] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_67),
        .Q(init_buf_fu_74_reg__0[61]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[62] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_66),
        .Q(init_buf_fu_74_reg__0[62]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[63] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_65),
        .Q(init_buf_fu_74_reg__0[63]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[6] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_10),
        .Q(init_buf_fu_74_reg__0[6]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[7] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_9),
        .Q(init_buf_fu_74_reg__0[7]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[8] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_16),
        .Q(init_buf_fu_74_reg__0[8]),
        .R(1'b0));
  FDRE \init_buf_fu_74_reg[9] 
       (.C(ap_clk),
        .CE(\init_buf_fu_74[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_15),
        .Q(init_buf_fu_74_reg__0[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \row_fu_102[0]_i_1 
       (.I0(row_fu_102_reg[0]),
        .O(row_3_fu_373_p2[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \row_fu_102[10]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(icmp_ln415_fu_211_p2),
        .O(\row_fu_102[10]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA6AAAAAAA)) 
    \row_fu_102[10]_i_2 
       (.I0(row_fu_102_reg[10]),
        .I1(row_fu_102_reg[8]),
        .I2(row_fu_102_reg[9]),
        .I3(row_fu_102_reg[7]),
        .I4(row_fu_102_reg[6]),
        .I5(\row_fu_102[10]_i_3_n_5 ),
        .O(row_3_fu_373_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \row_fu_102[10]_i_3 
       (.I0(row_fu_102_reg[4]),
        .I1(row_fu_102_reg[2]),
        .I2(row_fu_102_reg[0]),
        .I3(row_fu_102_reg[1]),
        .I4(row_fu_102_reg[3]),
        .I5(row_fu_102_reg[5]),
        .O(\row_fu_102[10]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \row_fu_102[1]_i_1 
       (.I0(row_fu_102_reg[0]),
        .I1(row_fu_102_reg[1]),
        .O(row_3_fu_373_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \row_fu_102[2]_i_1 
       (.I0(row_fu_102_reg[2]),
        .I1(row_fu_102_reg[1]),
        .I2(row_fu_102_reg[0]),
        .O(\row_fu_102[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \row_fu_102[3]_i_1 
       (.I0(row_fu_102_reg[3]),
        .I1(row_fu_102_reg[2]),
        .I2(row_fu_102_reg[0]),
        .I3(row_fu_102_reg[1]),
        .O(\row_fu_102[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \row_fu_102[4]_i_1 
       (.I0(row_fu_102_reg[4]),
        .I1(row_fu_102_reg[3]),
        .I2(row_fu_102_reg[1]),
        .I3(row_fu_102_reg[0]),
        .I4(row_fu_102_reg[2]),
        .O(\row_fu_102[4]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \row_fu_102[5]_i_1 
       (.I0(row_fu_102_reg[5]),
        .I1(row_fu_102_reg[4]),
        .I2(row_fu_102_reg[2]),
        .I3(row_fu_102_reg[0]),
        .I4(row_fu_102_reg[1]),
        .I5(row_fu_102_reg[3]),
        .O(\row_fu_102[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \row_fu_102[6]_i_1 
       (.I0(\row_fu_102[10]_i_3_n_5 ),
        .I1(row_fu_102_reg[6]),
        .O(row_3_fu_373_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \row_fu_102[7]_i_1 
       (.I0(row_fu_102_reg[7]),
        .I1(\row_fu_102[10]_i_3_n_5 ),
        .I2(row_fu_102_reg[6]),
        .O(row_3_fu_373_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h9AAA)) 
    \row_fu_102[8]_i_1 
       (.I0(row_fu_102_reg[8]),
        .I1(\row_fu_102[10]_i_3_n_5 ),
        .I2(row_fu_102_reg[6]),
        .I3(row_fu_102_reg[7]),
        .O(row_3_fu_373_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'hAAAA6AAA)) 
    \row_fu_102[9]_i_1 
       (.I0(row_fu_102_reg[9]),
        .I1(row_fu_102_reg[8]),
        .I2(row_fu_102_reg[7]),
        .I3(row_fu_102_reg[6]),
        .I4(\row_fu_102[10]_i_3_n_5 ),
        .O(row_3_fu_373_p2[9]));
  FDSE \row_fu_102_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(row_3_fu_373_p2[0]),
        .Q(row_fu_102_reg[0]),
        .S(\row_fu_102[10]_i_1_n_5 ));
  FDRE \row_fu_102_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(row_3_fu_373_p2[10]),
        .Q(row_fu_102_reg[10]),
        .R(\row_fu_102[10]_i_1_n_5 ));
  FDRE \row_fu_102_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(row_3_fu_373_p2[1]),
        .Q(row_fu_102_reg[1]),
        .R(\row_fu_102[10]_i_1_n_5 ));
  FDRE \row_fu_102_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(\row_fu_102[2]_i_1_n_5 ),
        .Q(row_fu_102_reg[2]),
        .R(\row_fu_102[10]_i_1_n_5 ));
  FDRE \row_fu_102_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(\row_fu_102[3]_i_1_n_5 ),
        .Q(row_fu_102_reg[3]),
        .R(\row_fu_102[10]_i_1_n_5 ));
  FDRE \row_fu_102_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(\row_fu_102[4]_i_1_n_5 ),
        .Q(row_fu_102_reg[4]),
        .R(\row_fu_102[10]_i_1_n_5 ));
  FDRE \row_fu_102_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(\row_fu_102[5]_i_1_n_5 ),
        .Q(row_fu_102_reg[5]),
        .R(\row_fu_102[10]_i_1_n_5 ));
  FDRE \row_fu_102_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(row_3_fu_373_p2[6]),
        .Q(row_fu_102_reg[6]),
        .R(\row_fu_102[10]_i_1_n_5 ));
  FDRE \row_fu_102_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(row_3_fu_373_p2[7]),
        .Q(row_fu_102_reg[7]),
        .R(\row_fu_102[10]_i_1_n_5 ));
  FDRE \row_fu_102_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(row_3_fu_373_p2[8]),
        .Q(row_fu_102_reg[8]),
        .R(\row_fu_102[10]_i_1_n_5 ));
  FDRE \row_fu_102_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(row_3_fu_373_p2[9]),
        .Q(row_fu_102_reg[9]),
        .R(\row_fu_102[10]_i_1_n_5 ));
  FDRE \row_ind_6_fu_110_reg[0] 
       (.C(ap_clk),
        .CE(row_ind_fu_106),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_76),
        .Q(\row_ind_6_fu_110_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \row_ind_6_fu_110_reg[1] 
       (.C(ap_clk),
        .CE(row_ind_fu_106),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_75),
        .Q(\row_ind_6_fu_110_reg_n_5_[1] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4F44)) 
    \row_ind_7_fu_114[1]_i_1 
       (.I0(icmp_ln415_fu_211_p2),
        .I1(ap_CS_fsm_state4),
        .I2(icmp_ln446_fu_301_p2),
        .I3(ap_CS_fsm_state7),
        .O(row_ind_fu_106));
  FDRE \row_ind_7_fu_114_reg[0] 
       (.C(ap_clk),
        .CE(row_ind_fu_106),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_72),
        .Q(\row_ind_7_fu_114_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \row_ind_7_fu_114_reg[1] 
       (.C(ap_clk),
        .CE(row_ind_fu_106),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_71),
        .Q(\row_ind_7_fu_114_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \row_ind_fu_106_reg[0] 
       (.C(ap_clk),
        .CE(row_ind_fu_106),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_80),
        .Q(\row_ind_fu_106_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \row_ind_fu_106_reg[1] 
       (.C(ap_clk),
        .CE(row_ind_fu_106),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_n_79),
        .Q(\row_ind_fu_106_reg_n_5_[1] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 spec_select47_fu_343_p20_carry
       (.CI(1'b0),
        .CO({cmp_i_i269_i_fu_311_p2,spec_select47_fu_343_p20_carry_n_6,spec_select47_fu_343_p20_carry_n_7,spec_select47_fu_343_p20_carry_n_8}),
        .CYINIT(1'b0),
        .DI({row_fu_102_reg[10],spec_select47_fu_343_p20_carry_i_1_n_5,1'b0,spec_select47_fu_343_p20_carry_i_2_n_5}),
        .O(NLW_spec_select47_fu_343_p20_carry_O_UNCONNECTED[3:0]),
        .S({spec_select47_fu_343_p20_carry_i_3_n_5,spec_select47_fu_343_p20_carry_i_4_n_5,spec_select47_fu_343_p20_carry_i_5_n_5,spec_select47_fu_343_p20_carry_i_6_n_5}));
  LUT2 #(
    .INIT(4'h8)) 
    spec_select47_fu_343_p20_carry_i_1
       (.I0(row_fu_102_reg[8]),
        .I1(row_fu_102_reg[9]),
        .O(spec_select47_fu_343_p20_carry_i_1_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    spec_select47_fu_343_p20_carry_i_2
       (.I0(row_fu_102_reg[5]),
        .I1(row_fu_102_reg[4]),
        .O(spec_select47_fu_343_p20_carry_i_2_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    spec_select47_fu_343_p20_carry_i_3
       (.I0(row_fu_102_reg[10]),
        .O(spec_select47_fu_343_p20_carry_i_3_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    spec_select47_fu_343_p20_carry_i_4
       (.I0(row_fu_102_reg[9]),
        .I1(row_fu_102_reg[8]),
        .O(spec_select47_fu_343_p20_carry_i_4_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    spec_select47_fu_343_p20_carry_i_5
       (.I0(row_fu_102_reg[6]),
        .I1(row_fu_102_reg[7]),
        .O(spec_select47_fu_343_p20_carry_i_5_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    spec_select47_fu_343_p20_carry_i_6
       (.I0(row_fu_102_reg[4]),
        .I1(row_fu_102_reg[5]),
        .O(spec_select47_fu_343_p20_carry_i_6_n_5));
  LUT6 #(
    .INIT(64'h00000008AAAAAAA2)) 
    \spec_select47_reg_545[0]_i_1 
       (.I0(cmp_i_i269_i_fu_311_p2),
        .I1(\spec_select47_reg_545[0]_i_2_n_5 ),
        .I2(sub_i_i237_i_fu_316_p2[4]),
        .I3(sub_i_i237_i_fu_316_p2[5]),
        .I4(\spec_select47_reg_545[0]_i_4_n_5 ),
        .I5(sub_i_i237_i_fu_316_p2[10]),
        .O(spec_select47_fu_343_p2));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \spec_select47_reg_545[0]_i_2 
       (.I0(sub_i_i237_i_fu_316_p2[9]),
        .I1(sub_i_i237_i_fu_316_p2[8]),
        .O(\spec_select47_reg_545[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
    \spec_select47_reg_545[0]_i_4 
       (.I0(sub_i_i237_i_fu_316_p2[3]),
        .I1(sub_i_i237_i_fu_316_p2[2]),
        .I2(sub_i_i237_i_fu_316_p2[6]),
        .I3(sub_i_i237_i_fu_316_p2[7]),
        .I4(sub_i_i237_i_fu_316_p2__0),
        .I5(sub_i_i237_i_fu_316_p2[1]),
        .O(\spec_select47_reg_545[0]_i_4_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \spec_select47_reg_545[0]_i_6 
       (.I0(row_fu_102_reg[5]),
        .O(\spec_select47_reg_545[0]_i_6_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \spec_select47_reg_545[0]_i_7 
       (.I0(row_fu_102_reg[4]),
        .O(\spec_select47_reg_545[0]_i_7_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \spec_select47_reg_545[0]_i_8 
       (.I0(row_fu_102_reg[10]),
        .O(\spec_select47_reg_545[0]_i_8_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \spec_select47_reg_545[0]_i_9 
       (.I0(row_fu_102_reg[8]),
        .O(\spec_select47_reg_545[0]_i_9_n_5 ));
  FDRE \spec_select47_reg_545_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(spec_select47_fu_343_p2),
        .Q(spec_select47),
        .R(1'b0));
  CARRY4 \spec_select47_reg_545_reg[0]_i_3 
       (.CI(\empty_28_reg_540_reg[0]_i_1_n_5 ),
        .CO({\spec_select47_reg_545_reg[0]_i_3_n_5 ,\spec_select47_reg_545_reg[0]_i_3_n_6 ,\spec_select47_reg_545_reg[0]_i_3_n_7 ,\spec_select47_reg_545_reg[0]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI(row_fu_102_reg[7:4]),
        .O(sub_i_i237_i_fu_316_p2[7:4]),
        .S({row_fu_102_reg[7:6],\spec_select47_reg_545[0]_i_6_n_5 ,\spec_select47_reg_545[0]_i_7_n_5 }));
  CARRY4 \spec_select47_reg_545_reg[0]_i_5 
       (.CI(\spec_select47_reg_545_reg[0]_i_3_n_5 ),
        .CO({\spec_select47_reg_545_reg[0]_i_5_n_5 ,\NLW_spec_select47_reg_545_reg[0]_i_5_CO_UNCONNECTED [2],\spec_select47_reg_545_reg[0]_i_5_n_7 ,\spec_select47_reg_545_reg[0]_i_5_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,row_fu_102_reg[9:8]}),
        .O({\NLW_spec_select47_reg_545_reg[0]_i_5_O_UNCONNECTED [3],sub_i_i237_i_fu_316_p2[10:8]}),
        .S({1'b1,\spec_select47_reg_545[0]_i_8_n_5 ,row_fu_102_reg[9],\spec_select47_reg_545[0]_i_9_n_5 }));
  LUT6 #(
    .INIT(64'h202020208A8A8AAA)) 
    \spec_select51_reg_550[0]_i_1 
       (.I0(cmp_i_i269_i_fu_311_p2),
        .I1(\spec_select47_reg_545[0]_i_4_n_5 ),
        .I2(\spec_select51_reg_550[0]_i_2_n_5 ),
        .I3(\spec_select51_reg_550[0]_i_3_n_5 ),
        .I4(sub_i_i237_i_fu_316_p2[4]),
        .I5(sub_i_i237_i_fu_316_p2[10]),
        .O(spec_select51_fu_355_p2));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \spec_select51_reg_550[0]_i_2 
       (.I0(sub_i_i237_i_fu_316_p2[5]),
        .I1(sub_i_i237_i_fu_316_p2[4]),
        .I2(sub_i_i237_i_fu_316_p2[8]),
        .I3(sub_i_i237_i_fu_316_p2[9]),
        .O(\spec_select51_reg_550[0]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \spec_select51_reg_550[0]_i_3 
       (.I0(sub_i_i237_i_fu_316_p2__0),
        .I1(sub_i_i237_i_fu_316_p2[1]),
        .O(\spec_select51_reg_550[0]_i_3_n_5 ));
  FDRE \spec_select51_reg_550_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(spec_select51_fu_355_p2),
        .Q(spec_select51),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 spec_select55_fu_367_p20_carry
       (.CI(1'b0),
        .CO({spec_select55_fu_367_p20_carry_n_5,spec_select55_fu_367_p20_carry_n_6,spec_select55_fu_367_p20_carry_n_7,spec_select55_fu_367_p20_carry_n_8}),
        .CYINIT(spec_select55_fu_367_p20_carry_i_1_n_5),
        .DI({spec_select55_fu_367_p20_carry_i_2_n_5,spec_select55_fu_367_p20_carry_i_3_n_5,spec_select55_fu_367_p20_carry_i_4_n_5,spec_select55_fu_367_p20_carry_i_5_n_5}),
        .O(NLW_spec_select55_fu_367_p20_carry_O_UNCONNECTED[3:0]),
        .S({spec_select55_fu_367_p20_carry_i_6_n_5,spec_select55_fu_367_p20_carry_i_7_n_5,spec_select55_fu_367_p20_carry_i_8_n_5,spec_select55_fu_367_p20_carry_i_9_n_5}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 spec_select55_fu_367_p20_carry__0
       (.CI(spec_select55_fu_367_p20_carry_n_5),
        .CO({NLW_spec_select55_fu_367_p20_carry__0_CO_UNCONNECTED[3:1],cmp_i_i193_i_2_fu_361_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,spec_select55_fu_367_p20_carry__0_i_1_n_5}),
        .O(NLW_spec_select55_fu_367_p20_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,spec_select55_fu_367_p20_carry__0_i_2_n_5}));
  LUT2 #(
    .INIT(4'h8)) 
    spec_select55_fu_367_p20_carry__0_i_1
       (.I0(sub_i_i237_i_fu_316_p2[10]),
        .I1(\spec_select47_reg_545_reg[0]_i_5_n_5 ),
        .O(spec_select55_fu_367_p20_carry__0_i_1_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    spec_select55_fu_367_p20_carry__0_i_2
       (.I0(\spec_select47_reg_545_reg[0]_i_5_n_5 ),
        .I1(sub_i_i237_i_fu_316_p2[10]),
        .O(spec_select55_fu_367_p20_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    spec_select55_fu_367_p20_carry_i_1
       (.I0(sub_i_i237_i_fu_316_p2__0),
        .I1(sub_i_i237_i_fu_316_p2[1]),
        .O(spec_select55_fu_367_p20_carry_i_1_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    spec_select55_fu_367_p20_carry_i_2
       (.I0(sub_i_i237_i_fu_316_p2[8]),
        .I1(sub_i_i237_i_fu_316_p2[9]),
        .O(spec_select55_fu_367_p20_carry_i_2_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    spec_select55_fu_367_p20_carry_i_3
       (.I0(sub_i_i237_i_fu_316_p2[7]),
        .I1(sub_i_i237_i_fu_316_p2[6]),
        .O(spec_select55_fu_367_p20_carry_i_3_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    spec_select55_fu_367_p20_carry_i_4
       (.I0(sub_i_i237_i_fu_316_p2[5]),
        .I1(sub_i_i237_i_fu_316_p2[4]),
        .O(spec_select55_fu_367_p20_carry_i_4_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    spec_select55_fu_367_p20_carry_i_5
       (.I0(sub_i_i237_i_fu_316_p2[2]),
        .I1(sub_i_i237_i_fu_316_p2[3]),
        .O(spec_select55_fu_367_p20_carry_i_5_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    spec_select55_fu_367_p20_carry_i_6
       (.I0(sub_i_i237_i_fu_316_p2[9]),
        .I1(sub_i_i237_i_fu_316_p2[8]),
        .O(spec_select55_fu_367_p20_carry_i_6_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    spec_select55_fu_367_p20_carry_i_7
       (.I0(sub_i_i237_i_fu_316_p2[6]),
        .I1(sub_i_i237_i_fu_316_p2[7]),
        .O(spec_select55_fu_367_p20_carry_i_7_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    spec_select55_fu_367_p20_carry_i_8
       (.I0(sub_i_i237_i_fu_316_p2[4]),
        .I1(sub_i_i237_i_fu_316_p2[5]),
        .O(spec_select55_fu_367_p20_carry_i_8_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    spec_select55_fu_367_p20_carry_i_9
       (.I0(sub_i_i237_i_fu_316_p2[3]),
        .I1(sub_i_i237_i_fu_316_p2[2]),
        .O(spec_select55_fu_367_p20_carry_i_9_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    \spec_select55_reg_555[0]_i_1 
       (.I0(cmp_i_i269_i_fu_311_p2),
        .I1(cmp_i_i193_i_2_fu_361_p2),
        .O(spec_select55_fu_367_p2));
  FDRE \spec_select55_reg_555_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(spec_select55_fu_367_p2),
        .Q(spec_select55),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h5444)) 
    start_once_reg_i_1__0
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(start_once_reg),
        .I2(start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_full_n),
        .I3(start_for_modefilter_3_1_16_720_1280_1_2_2_U0_empty_n),
        .O(start_once_reg_reg));
  LUT4 #(
    .INIT(16'hBF80)) 
    \trunc_ln415_1_reg_463[0]_i_1 
       (.I0(init_buf_fu_74_reg[0]),
        .I1(ap_CS_fsm_state4),
        .I2(icmp_ln415_fu_211_p2),
        .I3(trunc_ln415_1[0]),
        .O(\trunc_ln415_1_reg_463[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \trunc_ln415_1_reg_463[1]_i_1 
       (.I0(init_buf_fu_74_reg[1]),
        .I1(ap_CS_fsm_state4),
        .I2(icmp_ln415_fu_211_p2),
        .I3(trunc_ln415_1[1]),
        .O(\trunc_ln415_1_reg_463[1]_i_1_n_5 ));
  FDRE \trunc_ln415_1_reg_463_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln415_1_reg_463[0]_i_1_n_5 ),
        .Q(trunc_ln415_1[0]),
        .R(1'b0));
  FDRE \trunc_ln415_1_reg_463_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln415_1_reg_463[1]_i_1_n_5 ),
        .Q(trunc_ln415_1[1]),
        .R(1'b0));
  FDRE \trunc_ln415_reg_445_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_row_ind_4_out[0]),
        .Q(trunc_ln415_reg_445[0]),
        .R(1'b0));
  FDRE \trunc_ln415_reg_445_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_row_ind_4_out[1]),
        .Q(trunc_ln415_reg_445[1]),
        .R(1'b0));
  FDRE \trunc_ln446_1_reg_522_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\row_ind_6_fu_110_reg_n_5_[0] ),
        .Q(trunc_ln446_1_reg_522[0]),
        .R(1'b0));
  FDRE \trunc_ln446_1_reg_522_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\row_ind_6_fu_110_reg_n_5_[1] ),
        .Q(trunc_ln446_1_reg_522[1]),
        .R(1'b0));
  FDRE \trunc_ln446_2_reg_527_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\row_ind_7_fu_114_reg_n_5_[0] ),
        .Q(trunc_ln446_2_reg_527[0]),
        .R(1'b0));
  FDRE \trunc_ln446_2_reg_527_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\row_ind_7_fu_114_reg_n_5_[1] ),
        .Q(trunc_ln446_2_reg_527[1]),
        .R(1'b0));
  FDRE \trunc_ln446_reg_517_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\row_ind_fu_106_reg_n_5_[0] ),
        .Q(trunc_ln446_reg_517[0]),
        .R(1'b0));
  FDRE \trunc_ln446_reg_517_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\row_ind_fu_106_reg_n_5_[1] ),
        .Q(trunc_ln446_reg_517[1]),
        .R(1'b0));
  FDRE \zext_ln415_1_reg_455_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_row_ind_5_out[0]),
        .Q(zext_ln415_1_reg_455[0]),
        .R(1'b0));
  FDRE \zext_ln415_1_reg_455_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_row_ind_5_out[1]),
        .Q(zext_ln415_1_reg_455[1]),
        .R(1'b0));
endmodule

module system_ModeFilter_0_0_ModeFilter_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_buf_RAM_S2P_BRAM_1R1W
   (ram_reg_0_0,
    q0,
    ram_reg_0_1,
    ram_reg_0_2,
    D,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_0_6,
    ram_reg_1_0,
    ram_reg_1_1,
    ram_reg_0_7,
    ram_reg_0_8,
    ram_reg_0_9,
    ram_reg_0_10,
    ram_reg_0_11,
    ram_reg_1_2,
    ram_reg_1_3,
    ram_reg_0_12,
    ram_reg_0_13,
    ram_reg_0_14,
    ram_reg_0_15,
    ram_reg_0_16,
    ram_reg_1_4,
    \src_buf_3_fu_106_reg[21] ,
    ram_reg_0_17,
    ram_reg_0_18,
    ram_reg_0_19,
    ram_reg_0_20,
    ram_reg_0_21,
    ram_reg_1_5,
    ram_reg_1_6,
    ram_reg_0_22,
    ram_reg_0_23,
    ram_reg_0_24,
    ram_reg_0_25,
    ram_reg_0_26,
    ram_reg_1_7,
    ram_reg_1_8,
    ram_reg_0_27,
    tmp_fu_143_p5,
    \src_buf_17_reg_693_reg[23] ,
    Q,
    \src_buf_17_reg_693_reg[23]_0 ,
    \src_buf_5_fu_114_reg[11] ,
    icmp_ln185_reg_645_pp0_iter2_reg,
    spec_select55,
    \src_buf_13_reg_705_reg[0] ,
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23] ,
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 ,
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 ,
    spec_select51,
    \src_buf_3_fu_106_reg[21]_0 ,
    \src_buf_3_fu_106_reg[3] ,
    \src_buf_3_fu_106_reg[3]_0 ,
    \src_buf_15_reg_699_reg[0] ,
    \tmp_reg_186_reg[1] ,
    ap_clk,
    we1,
    ce0,
    address1,
    address0,
    d1,
    WEA);
  output ram_reg_0_0;
  output [23:0]q0;
  output ram_reg_0_1;
  output ram_reg_0_2;
  output [0:0]D;
  output ram_reg_0_3;
  output ram_reg_0_4;
  output ram_reg_0_5;
  output ram_reg_0_6;
  output ram_reg_1_0;
  output ram_reg_1_1;
  output ram_reg_0_7;
  output ram_reg_0_8;
  output ram_reg_0_9;
  output ram_reg_0_10;
  output ram_reg_0_11;
  output ram_reg_1_2;
  output ram_reg_1_3;
  output ram_reg_0_12;
  output ram_reg_0_13;
  output ram_reg_0_14;
  output ram_reg_0_15;
  output ram_reg_0_16;
  output ram_reg_1_4;
  output [2:0]\src_buf_3_fu_106_reg[21] ;
  output ram_reg_0_17;
  output ram_reg_0_18;
  output ram_reg_0_19;
  output ram_reg_0_20;
  output ram_reg_0_21;
  output ram_reg_1_5;
  output ram_reg_1_6;
  output ram_reg_0_22;
  output ram_reg_0_23;
  output ram_reg_0_24;
  output ram_reg_0_25;
  output ram_reg_0_26;
  output ram_reg_1_7;
  output ram_reg_1_8;
  output ram_reg_0_27;
  output [4:0]tmp_fu_143_p5;
  input [21:0]\src_buf_17_reg_693_reg[23] ;
  input [1:0]Q;
  input [21:0]\src_buf_17_reg_693_reg[23]_0 ;
  input [0:0]\src_buf_5_fu_114_reg[11] ;
  input icmp_ln185_reg_645_pp0_iter2_reg;
  input spec_select55;
  input [1:0]\src_buf_13_reg_705_reg[0] ;
  input \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23] ;
  input \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 ;
  input \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 ;
  input spec_select51;
  input [2:0]\src_buf_3_fu_106_reg[21]_0 ;
  input \src_buf_3_fu_106_reg[3] ;
  input \src_buf_3_fu_106_reg[3]_0 ;
  input [1:0]\src_buf_15_reg_699_reg[0] ;
  input [1:0]\tmp_reg_186_reg[1] ;
  input ap_clk;
  input we1;
  input ce0;
  input [10:0]address1;
  input [10:0]address0;
  input [23:0]d1;
  input [0:0]WEA;

  wire [0:0]D;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire [10:0]address0;
  wire [10:0]address1;
  wire ap_clk;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23] ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 ;
  wire ce0;
  wire [23:0]d1;
  wire icmp_ln185_reg_645_pp0_iter2_reg;
  wire [23:0]q0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_10;
  wire ram_reg_0_11;
  wire ram_reg_0_12;
  wire ram_reg_0_13;
  wire ram_reg_0_14;
  wire ram_reg_0_15;
  wire ram_reg_0_16;
  wire ram_reg_0_17;
  wire ram_reg_0_18;
  wire ram_reg_0_19;
  wire ram_reg_0_2;
  wire ram_reg_0_20;
  wire ram_reg_0_21;
  wire ram_reg_0_22;
  wire ram_reg_0_23;
  wire ram_reg_0_24;
  wire ram_reg_0_25;
  wire ram_reg_0_26;
  wire ram_reg_0_27;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_7;
  wire ram_reg_0_8;
  wire ram_reg_0_9;
  wire ram_reg_1_0;
  wire ram_reg_1_1;
  wire ram_reg_1_2;
  wire ram_reg_1_3;
  wire ram_reg_1_4;
  wire ram_reg_1_5;
  wire ram_reg_1_6;
  wire ram_reg_1_7;
  wire ram_reg_1_8;
  wire spec_select51;
  wire spec_select55;
  wire [1:0]\src_buf_13_reg_705_reg[0] ;
  wire [1:0]\src_buf_15_reg_699_reg[0] ;
  wire [21:0]\src_buf_17_reg_693_reg[23] ;
  wire [21:0]\src_buf_17_reg_693_reg[23]_0 ;
  wire \src_buf_3_fu_106[21]_i_2_n_5 ;
  wire \src_buf_3_fu_106[3]_i_2_n_5 ;
  wire \src_buf_3_fu_106[5]_i_2_n_5 ;
  wire [2:0]\src_buf_3_fu_106_reg[21] ;
  wire [2:0]\src_buf_3_fu_106_reg[21]_0 ;
  wire \src_buf_3_fu_106_reg[3] ;
  wire \src_buf_3_fu_106_reg[3]_0 ;
  wire \src_buf_5_fu_114[11]_i_2_n_5 ;
  wire [0:0]\src_buf_5_fu_114_reg[11] ;
  wire [4:0]tmp_fu_143_p5;
  wire [1:0]\tmp_reg_186_reg[1] ;
  wire we1;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:16]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [15:6]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFD0DF80800000000)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_3 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23] ),
        .I1(q0[23]),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 ),
        .I3(\src_buf_17_reg_693_reg[23]_0 [21]),
        .I4(\src_buf_17_reg_693_reg[23] [21]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 ),
        .O(ram_reg_1_4));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "U0/modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/buf_1_U/ram_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,address1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,address0,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[15:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,d1[17:16]}),
        .DIPBDIP({1'b0,1'b0,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:16],q0[15:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:2],q0[17:16]}),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "U0/modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/buf_1_U/ram_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_1
       (.ADDRARDADDR({address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address0,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[23:18]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_1_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[15:6],q0[23:18]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(we1),
        .ENBWREN(ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \src_buf_1_fu_118[0]_i_3 
       (.I0(q0[0]),
        .I1(\src_buf_17_reg_693_reg[23] [0]),
        .I2(\src_buf_13_reg_705_reg[0] [0]),
        .I3(\src_buf_13_reg_705_reg[0] [1]),
        .I4(\src_buf_17_reg_693_reg[23]_0 [0]),
        .O(ram_reg_0_7));
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \src_buf_1_fu_118[10]_i_3 
       (.I0(q0[10]),
        .I1(\src_buf_17_reg_693_reg[23] [9]),
        .I2(\src_buf_13_reg_705_reg[0] [0]),
        .I3(\src_buf_13_reg_705_reg[0] [1]),
        .I4(\src_buf_17_reg_693_reg[23]_0 [9]),
        .O(ram_reg_0_10));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \src_buf_1_fu_118[11]_i_2 
       (.I0(\src_buf_3_fu_106_reg[3] ),
        .I1(q0[11]),
        .I2(\src_buf_17_reg_693_reg[23] [10]),
        .I3(\src_buf_3_fu_106_reg[3]_0 ),
        .I4(\src_buf_17_reg_693_reg[23]_0 [10]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 ),
        .O(ram_reg_0_3));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \src_buf_1_fu_118[13]_i_2 
       (.I0(\src_buf_3_fu_106_reg[3] ),
        .I1(q0[13]),
        .I2(\src_buf_17_reg_693_reg[23] [12]),
        .I3(\src_buf_3_fu_106_reg[3]_0 ),
        .I4(\src_buf_17_reg_693_reg[23]_0 [12]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 ),
        .O(ram_reg_0_20));
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \src_buf_1_fu_118[14]_i_3 
       (.I0(q0[14]),
        .I1(\src_buf_17_reg_693_reg[23] [13]),
        .I2(\src_buf_13_reg_705_reg[0] [0]),
        .I3(\src_buf_13_reg_705_reg[0] [1]),
        .I4(\src_buf_17_reg_693_reg[23]_0 [13]),
        .O(ram_reg_0_15));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \src_buf_1_fu_118[15]_i_2 
       (.I0(\src_buf_3_fu_106_reg[3] ),
        .I1(q0[15]),
        .I2(\src_buf_17_reg_693_reg[23] [14]),
        .I3(\src_buf_3_fu_106_reg[3]_0 ),
        .I4(\src_buf_17_reg_693_reg[23]_0 [14]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 ),
        .O(ram_reg_0_21));
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \src_buf_1_fu_118[16]_i_3 
       (.I0(q0[16]),
        .I1(\src_buf_17_reg_693_reg[23] [15]),
        .I2(\src_buf_13_reg_705_reg[0] [0]),
        .I3(\src_buf_13_reg_705_reg[0] [1]),
        .I4(\src_buf_17_reg_693_reg[23]_0 [15]),
        .O(ram_reg_0_11));
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \src_buf_1_fu_118[17]_i_3 
       (.I0(q0[17]),
        .I1(\src_buf_17_reg_693_reg[23] [16]),
        .I2(\src_buf_13_reg_705_reg[0] [0]),
        .I3(\src_buf_13_reg_705_reg[0] [1]),
        .I4(\src_buf_17_reg_693_reg[23]_0 [16]),
        .O(ram_reg_0_16));
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \src_buf_1_fu_118[18]_i_3 
       (.I0(q0[18]),
        .I1(\src_buf_17_reg_693_reg[23] [17]),
        .I2(\src_buf_13_reg_705_reg[0] [0]),
        .I3(\src_buf_13_reg_705_reg[0] [1]),
        .I4(\src_buf_17_reg_693_reg[23]_0 [17]),
        .O(ram_reg_1_2));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \src_buf_1_fu_118[19]_i_2 
       (.I0(\src_buf_3_fu_106_reg[3] ),
        .I1(q0[19]),
        .I2(\src_buf_17_reg_693_reg[23] [18]),
        .I3(\src_buf_3_fu_106_reg[3]_0 ),
        .I4(\src_buf_17_reg_693_reg[23]_0 [18]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 ),
        .O(ram_reg_1_5));
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \src_buf_1_fu_118[1]_i_3 
       (.I0(q0[1]),
        .I1(\src_buf_17_reg_693_reg[23] [1]),
        .I2(\src_buf_13_reg_705_reg[0] [0]),
        .I3(\src_buf_13_reg_705_reg[0] [1]),
        .I4(\src_buf_17_reg_693_reg[23]_0 [1]),
        .O(ram_reg_0_12));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \src_buf_1_fu_118[21]_i_2 
       (.I0(\src_buf_3_fu_106_reg[3] ),
        .I1(q0[21]),
        .I2(\src_buf_17_reg_693_reg[23] [19]),
        .I3(\src_buf_3_fu_106_reg[3]_0 ),
        .I4(\src_buf_17_reg_693_reg[23]_0 [19]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 ),
        .O(ram_reg_1_6));
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \src_buf_1_fu_118[22]_i_3 
       (.I0(q0[22]),
        .I1(\src_buf_17_reg_693_reg[23] [20]),
        .I2(\src_buf_13_reg_705_reg[0] [0]),
        .I3(\src_buf_13_reg_705_reg[0] [1]),
        .I4(\src_buf_17_reg_693_reg[23]_0 [20]),
        .O(ram_reg_1_3));
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \src_buf_1_fu_118[2]_i_3 
       (.I0(q0[2]),
        .I1(\src_buf_17_reg_693_reg[23] [2]),
        .I2(\src_buf_13_reg_705_reg[0] [0]),
        .I3(\src_buf_13_reg_705_reg[0] [1]),
        .I4(\src_buf_17_reg_693_reg[23]_0 [2]),
        .O(ram_reg_0_13));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \src_buf_1_fu_118[3]_i_2 
       (.I0(\src_buf_3_fu_106_reg[3] ),
        .I1(q0[3]),
        .I2(\src_buf_17_reg_693_reg[23] [3]),
        .I3(\src_buf_3_fu_106_reg[3]_0 ),
        .I4(\src_buf_17_reg_693_reg[23]_0 [3]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 ),
        .O(ram_reg_0_17));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \src_buf_1_fu_118[5]_i_2 
       (.I0(\src_buf_3_fu_106_reg[3] ),
        .I1(q0[5]),
        .I2(\src_buf_17_reg_693_reg[23] [4]),
        .I3(\src_buf_3_fu_106_reg[3]_0 ),
        .I4(\src_buf_17_reg_693_reg[23]_0 [4]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 ),
        .O(ram_reg_0_18));
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \src_buf_1_fu_118[6]_i_3 
       (.I0(q0[6]),
        .I1(\src_buf_17_reg_693_reg[23] [5]),
        .I2(\src_buf_13_reg_705_reg[0] [0]),
        .I3(\src_buf_13_reg_705_reg[0] [1]),
        .I4(\src_buf_17_reg_693_reg[23]_0 [5]),
        .O(ram_reg_0_14));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \src_buf_1_fu_118[7]_i_2 
       (.I0(\src_buf_3_fu_106_reg[3] ),
        .I1(q0[7]),
        .I2(\src_buf_17_reg_693_reg[23] [6]),
        .I3(\src_buf_3_fu_106_reg[3]_0 ),
        .I4(\src_buf_17_reg_693_reg[23]_0 [6]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 ),
        .O(ram_reg_0_19));
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \src_buf_1_fu_118[8]_i_3 
       (.I0(q0[8]),
        .I1(\src_buf_17_reg_693_reg[23] [7]),
        .I2(\src_buf_13_reg_705_reg[0] [0]),
        .I3(\src_buf_13_reg_705_reg[0] [1]),
        .I4(\src_buf_17_reg_693_reg[23]_0 [7]),
        .O(ram_reg_0_8));
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \src_buf_1_fu_118[9]_i_3 
       (.I0(q0[9]),
        .I1(\src_buf_17_reg_693_reg[23] [8]),
        .I2(\src_buf_13_reg_705_reg[0] [0]),
        .I3(\src_buf_13_reg_705_reg[0] [1]),
        .I4(\src_buf_17_reg_693_reg[23]_0 [8]),
        .O(ram_reg_0_9));
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \src_buf_3_fu_106[0]_i_2 
       (.I0(q0[0]),
        .I1(\src_buf_17_reg_693_reg[23] [0]),
        .I2(\src_buf_15_reg_699_reg[0] [0]),
        .I3(\src_buf_15_reg_699_reg[0] [1]),
        .I4(\src_buf_17_reg_693_reg[23]_0 [0]),
        .O(ram_reg_0_22));
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \src_buf_3_fu_106[10]_i_2 
       (.I0(q0[10]),
        .I1(\src_buf_17_reg_693_reg[23] [9]),
        .I2(\src_buf_15_reg_699_reg[0] [0]),
        .I3(\src_buf_15_reg_699_reg[0] [1]),
        .I4(\src_buf_17_reg_693_reg[23]_0 [9]),
        .O(ram_reg_0_25));
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \src_buf_3_fu_106[12]_i_2 
       (.I0(q0[12]),
        .I1(\src_buf_17_reg_693_reg[23] [11]),
        .I2(\src_buf_15_reg_699_reg[0] [0]),
        .I3(\src_buf_15_reg_699_reg[0] [1]),
        .I4(\src_buf_17_reg_693_reg[23]_0 [11]),
        .O(ram_reg_0_27));
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \src_buf_3_fu_106[16]_i_2 
       (.I0(q0[16]),
        .I1(\src_buf_17_reg_693_reg[23] [15]),
        .I2(\src_buf_15_reg_699_reg[0] [0]),
        .I3(\src_buf_15_reg_699_reg[0] [1]),
        .I4(\src_buf_17_reg_693_reg[23]_0 [15]),
        .O(ram_reg_0_26));
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \src_buf_3_fu_106[18]_i_2 
       (.I0(q0[18]),
        .I1(\src_buf_17_reg_693_reg[23] [17]),
        .I2(\src_buf_15_reg_699_reg[0] [0]),
        .I3(\src_buf_15_reg_699_reg[0] [1]),
        .I4(\src_buf_17_reg_693_reg[23]_0 [17]),
        .O(ram_reg_1_7));
  LUT5 #(
    .INIT(32'hAC0CACFC)) 
    \src_buf_3_fu_106[21]_i_1 
       (.I0(ram_reg_1_6),
        .I1(\src_buf_3_fu_106_reg[21]_0 [2]),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(spec_select51),
        .I4(\src_buf_3_fu_106[21]_i_2_n_5 ),
        .O(\src_buf_3_fu_106_reg[21] [2]));
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \src_buf_3_fu_106[21]_i_2 
       (.I0(q0[21]),
        .I1(\src_buf_17_reg_693_reg[23] [19]),
        .I2(\src_buf_15_reg_699_reg[0] [0]),
        .I3(\src_buf_15_reg_699_reg[0] [1]),
        .I4(\src_buf_17_reg_693_reg[23]_0 [19]),
        .O(\src_buf_3_fu_106[21]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \src_buf_3_fu_106[22]_i_2 
       (.I0(q0[22]),
        .I1(\src_buf_17_reg_693_reg[23] [20]),
        .I2(\src_buf_15_reg_699_reg[0] [0]),
        .I3(\src_buf_15_reg_699_reg[0] [1]),
        .I4(\src_buf_17_reg_693_reg[23]_0 [20]),
        .O(ram_reg_1_8));
  LUT5 #(
    .INIT(32'h8FBF80B0)) 
    \src_buf_3_fu_106[3]_i_1 
       (.I0(ram_reg_0_17),
        .I1(spec_select51),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(\src_buf_3_fu_106[3]_i_2_n_5 ),
        .I4(\src_buf_3_fu_106_reg[21]_0 [0]),
        .O(\src_buf_3_fu_106_reg[21] [0]));
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \src_buf_3_fu_106[3]_i_2 
       (.I0(q0[3]),
        .I1(\src_buf_17_reg_693_reg[23] [3]),
        .I2(\src_buf_15_reg_699_reg[0] [0]),
        .I3(\src_buf_15_reg_699_reg[0] [1]),
        .I4(\src_buf_17_reg_693_reg[23]_0 [3]),
        .O(\src_buf_3_fu_106[3]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hAC0CACFC)) 
    \src_buf_3_fu_106[5]_i_1 
       (.I0(ram_reg_0_18),
        .I1(\src_buf_3_fu_106_reg[21]_0 [1]),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(spec_select51),
        .I4(\src_buf_3_fu_106[5]_i_2_n_5 ),
        .O(\src_buf_3_fu_106_reg[21] [1]));
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \src_buf_3_fu_106[5]_i_2 
       (.I0(q0[5]),
        .I1(\src_buf_17_reg_693_reg[23] [4]),
        .I2(\src_buf_15_reg_699_reg[0] [0]),
        .I3(\src_buf_15_reg_699_reg[0] [1]),
        .I4(\src_buf_17_reg_693_reg[23]_0 [4]),
        .O(\src_buf_3_fu_106[5]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \src_buf_3_fu_106[8]_i_2 
       (.I0(q0[8]),
        .I1(\src_buf_17_reg_693_reg[23] [7]),
        .I2(\src_buf_15_reg_699_reg[0] [0]),
        .I3(\src_buf_15_reg_699_reg[0] [1]),
        .I4(\src_buf_17_reg_693_reg[23]_0 [7]),
        .O(ram_reg_0_23));
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \src_buf_3_fu_106[9]_i_2 
       (.I0(q0[9]),
        .I1(\src_buf_17_reg_693_reg[23] [8]),
        .I2(\src_buf_15_reg_699_reg[0] [0]),
        .I3(\src_buf_15_reg_699_reg[0] [1]),
        .I4(\src_buf_17_reg_693_reg[23]_0 [8]),
        .O(ram_reg_0_24));
  LUT5 #(
    .INIT(32'hAC0CACFC)) 
    \src_buf_5_fu_114[11]_i_1 
       (.I0(ram_reg_0_3),
        .I1(\src_buf_5_fu_114_reg[11] ),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(spec_select55),
        .I4(\src_buf_5_fu_114[11]_i_2_n_5 ),
        .O(D));
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \src_buf_5_fu_114[11]_i_2 
       (.I0(q0[11]),
        .I1(\src_buf_17_reg_693_reg[23] [10]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\src_buf_17_reg_693_reg[23]_0 [10]),
        .O(\src_buf_5_fu_114[11]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \src_buf_5_fu_114[12]_i_2 
       (.I0(q0[12]),
        .I1(\src_buf_17_reg_693_reg[23] [11]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\src_buf_17_reg_693_reg[23]_0 [11]),
        .O(ram_reg_0_4));
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \src_buf_5_fu_114[16]_i_2 
       (.I0(q0[16]),
        .I1(\src_buf_17_reg_693_reg[23] [15]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\src_buf_17_reg_693_reg[23]_0 [15]),
        .O(ram_reg_0_5));
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \src_buf_5_fu_114[17]_i_2 
       (.I0(q0[17]),
        .I1(\src_buf_17_reg_693_reg[23] [16]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\src_buf_17_reg_693_reg[23]_0 [16]),
        .O(ram_reg_0_6));
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \src_buf_5_fu_114[1]_i_2 
       (.I0(q0[1]),
        .I1(\src_buf_17_reg_693_reg[23] [1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\src_buf_17_reg_693_reg[23]_0 [1]),
        .O(ram_reg_0_0));
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \src_buf_5_fu_114[22]_i_2 
       (.I0(q0[22]),
        .I1(\src_buf_17_reg_693_reg[23] [20]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\src_buf_17_reg_693_reg[23]_0 [20]),
        .O(ram_reg_1_0));
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \src_buf_5_fu_114[23]_i_2 
       (.I0(q0[23]),
        .I1(\src_buf_17_reg_693_reg[23] [21]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\src_buf_17_reg_693_reg[23]_0 [21]),
        .O(ram_reg_1_1));
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \src_buf_5_fu_114[2]_i_2 
       (.I0(q0[2]),
        .I1(\src_buf_17_reg_693_reg[23] [2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\src_buf_17_reg_693_reg[23]_0 [2]),
        .O(ram_reg_0_1));
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \src_buf_5_fu_114[9]_i_2 
       (.I0(q0[9]),
        .I1(\src_buf_17_reg_693_reg[23] [8]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\src_buf_17_reg_693_reg[23]_0 [8]),
        .O(ram_reg_0_2));
  LUT5 #(
    .INIT(32'hFFAC00AC)) 
    \tmp_reg_186[12]_i_1 
       (.I0(q0[12]),
        .I1(\src_buf_17_reg_693_reg[23] [11]),
        .I2(\tmp_reg_186_reg[1] [0]),
        .I3(\tmp_reg_186_reg[1] [1]),
        .I4(\src_buf_17_reg_693_reg[23]_0 [11]),
        .O(tmp_fu_143_p5[1]));
  LUT5 #(
    .INIT(32'hFFAC00AC)) 
    \tmp_reg_186[14]_i_1 
       (.I0(q0[14]),
        .I1(\src_buf_17_reg_693_reg[23] [13]),
        .I2(\tmp_reg_186_reg[1] [0]),
        .I3(\tmp_reg_186_reg[1] [1]),
        .I4(\src_buf_17_reg_693_reg[23]_0 [13]),
        .O(tmp_fu_143_p5[2]));
  LUT5 #(
    .INIT(32'hFFAC00AC)) 
    \tmp_reg_186[15]_i_1 
       (.I0(q0[15]),
        .I1(\src_buf_17_reg_693_reg[23] [14]),
        .I2(\tmp_reg_186_reg[1] [0]),
        .I3(\tmp_reg_186_reg[1] [1]),
        .I4(\src_buf_17_reg_693_reg[23]_0 [14]),
        .O(tmp_fu_143_p5[3]));
  LUT5 #(
    .INIT(32'hFFAC00AC)) 
    \tmp_reg_186[17]_i_1 
       (.I0(q0[17]),
        .I1(\src_buf_17_reg_693_reg[23] [16]),
        .I2(\tmp_reg_186_reg[1] [0]),
        .I3(\tmp_reg_186_reg[1] [1]),
        .I4(\src_buf_17_reg_693_reg[23]_0 [16]),
        .O(tmp_fu_143_p5[4]));
  LUT5 #(
    .INIT(32'hFFAC00AC)) 
    \tmp_reg_186[1]_i_1 
       (.I0(q0[1]),
        .I1(\src_buf_17_reg_693_reg[23] [1]),
        .I2(\tmp_reg_186_reg[1] [0]),
        .I3(\tmp_reg_186_reg[1] [1]),
        .I4(\src_buf_17_reg_693_reg[23]_0 [1]),
        .O(tmp_fu_143_p5[0]));
endmodule

(* ORIG_REF_NAME = "ModeFilter_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_buf_RAM_S2P_BRAM_1R1W" *) 
module system_ModeFilter_0_0_ModeFilter_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_buf_RAM_S2P_BRAM_1R1W_2
   (q0,
    ap_clk,
    we1,
    ce0,
    address1,
    address0,
    d1,
    WEA);
  output [23:0]q0;
  input ap_clk;
  input we1;
  input ce0;
  input [10:0]address1;
  input [10:0]address0;
  input [23:0]d1;
  input [0:0]WEA;

  wire [0:0]WEA;
  wire [10:0]address0;
  wire [10:0]address1;
  wire ap_clk;
  wire ce0;
  wire [23:0]d1;
  wire [23:0]q0;
  wire we1;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:16]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [15:6]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "U0/modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/buf_2_U/ram_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,address1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,address0,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[15:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,d1[17:16]}),
        .DIPBDIP({1'b0,1'b0,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:16],q0[15:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:2],q0[17:16]}),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "U0/modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/buf_2_U/ram_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_1
       (.ADDRARDADDR({address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address0,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[23:18]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_1_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[15:6],q0[23:18]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(we1),
        .ENBWREN(ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "ModeFilter_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_buf_RAM_S2P_BRAM_1R1W" *) 
module system_ModeFilter_0_0_ModeFilter_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_buf_RAM_S2P_BRAM_1R1W_3
   (D,
    ram_reg_0_0,
    q0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_1_0,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_0_6,
    ram_reg_0_7,
    ram_reg_0_8,
    ram_reg_0_9,
    ram_reg_1_1,
    ram_reg_1_2,
    \trunc_ln446_2_reg_527_reg[1] ,
    \src_buf_1_fu_118_reg[23] ,
    ram_reg_1_3,
    ram_reg_0_10,
    ram_reg_0_11,
    ram_reg_0_12,
    ram_reg_0_13,
    ram_reg_0_14,
    ram_reg_0_15,
    ram_reg_0_16,
    ram_reg_1_4,
    ram_reg_1_5,
    \spec_select51_reg_550_reg[0] ,
    ram_reg_0_17,
    ram_reg_0_18,
    ram_reg_0_19,
    ram_reg_0_20,
    ram_reg_0_21,
    ram_reg_1_6,
    ram_reg_0_22,
    ram_reg_0_23,
    ram_reg_0_24,
    ram_reg_0_25,
    ram_reg_1_7,
    tmp_fu_143_p5,
    Q,
    icmp_ln185_reg_645_pp0_iter2_reg,
    spec_select55,
    \src_buf_5_fu_114_reg[0] ,
    \tmp_reg_186_reg[23] ,
    \tmp_reg_186_reg[23]_0 ,
    \src_buf_1_fu_118_reg[23]_0 ,
    spec_select47,
    \src_buf_1_fu_118_reg[23]_1 ,
    \src_buf_5_fu_114_reg[0]_0 ,
    \src_buf_5_fu_114_reg[0]_1 ,
    \src_buf_5_fu_114_reg[0]_2 ,
    \src_buf_3_fu_106_reg[23] ,
    spec_select51,
    \src_buf_3_fu_106_reg[1] ,
    \tmp_reg_186_reg[23]_1 ,
    ap_clk,
    we1,
    ce0,
    address1,
    address0,
    d1,
    WEA);
  output [7:0]D;
  output ram_reg_0_0;
  output [23:0]q0;
  output ram_reg_0_1;
  output ram_reg_0_2;
  output ram_reg_1_0;
  output ram_reg_0_3;
  output ram_reg_0_4;
  output ram_reg_0_5;
  output ram_reg_0_6;
  output ram_reg_0_7;
  output ram_reg_0_8;
  output ram_reg_0_9;
  output ram_reg_1_1;
  output ram_reg_1_2;
  output \trunc_ln446_2_reg_527_reg[1] ;
  output [3:0]\src_buf_1_fu_118_reg[23] ;
  output ram_reg_1_3;
  output ram_reg_0_10;
  output ram_reg_0_11;
  output ram_reg_0_12;
  output ram_reg_0_13;
  output ram_reg_0_14;
  output ram_reg_0_15;
  output ram_reg_0_16;
  output ram_reg_1_4;
  output ram_reg_1_5;
  output [7:0]\spec_select51_reg_550_reg[0] ;
  output ram_reg_0_17;
  output ram_reg_0_18;
  output ram_reg_0_19;
  output ram_reg_0_20;
  output ram_reg_0_21;
  output ram_reg_1_6;
  output ram_reg_0_22;
  output ram_reg_0_23;
  output ram_reg_0_24;
  output ram_reg_0_25;
  output ram_reg_1_7;
  output [18:0]tmp_fu_143_p5;
  input [7:0]Q;
  input icmp_ln185_reg_645_pp0_iter2_reg;
  input spec_select55;
  input [1:0]\src_buf_5_fu_114_reg[0] ;
  input [23:0]\tmp_reg_186_reg[23] ;
  input [23:0]\tmp_reg_186_reg[23]_0 ;
  input [3:0]\src_buf_1_fu_118_reg[23]_0 ;
  input spec_select47;
  input [1:0]\src_buf_1_fu_118_reg[23]_1 ;
  input \src_buf_5_fu_114_reg[0]_0 ;
  input \src_buf_5_fu_114_reg[0]_1 ;
  input \src_buf_5_fu_114_reg[0]_2 ;
  input [7:0]\src_buf_3_fu_106_reg[23] ;
  input spec_select51;
  input [1:0]\src_buf_3_fu_106_reg[1] ;
  input [1:0]\tmp_reg_186_reg[23]_1 ;
  input ap_clk;
  input we1;
  input ce0;
  input [10:0]address1;
  input [10:0]address0;
  input [23:0]d1;
  input [0:0]WEA;

  wire [7:0]D;
  wire [7:0]Q;
  wire [0:0]WEA;
  wire [10:0]address0;
  wire [10:0]address1;
  wire ap_clk;
  wire ce0;
  wire [23:0]d1;
  wire icmp_ln185_reg_645_pp0_iter2_reg;
  wire [23:0]q0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_10;
  wire ram_reg_0_11;
  wire ram_reg_0_12;
  wire ram_reg_0_13;
  wire ram_reg_0_14;
  wire ram_reg_0_15;
  wire ram_reg_0_16;
  wire ram_reg_0_17;
  wire ram_reg_0_18;
  wire ram_reg_0_19;
  wire ram_reg_0_2;
  wire ram_reg_0_20;
  wire ram_reg_0_21;
  wire ram_reg_0_22;
  wire ram_reg_0_23;
  wire ram_reg_0_24;
  wire ram_reg_0_25;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_7;
  wire ram_reg_0_8;
  wire ram_reg_0_9;
  wire ram_reg_1_0;
  wire ram_reg_1_1;
  wire ram_reg_1_2;
  wire ram_reg_1_3;
  wire ram_reg_1_4;
  wire ram_reg_1_5;
  wire ram_reg_1_6;
  wire ram_reg_1_7;
  wire spec_select47;
  wire spec_select51;
  wire [7:0]\spec_select51_reg_550_reg[0] ;
  wire spec_select55;
  wire \src_buf_1_fu_118[12]_i_3_n_5 ;
  wire \src_buf_1_fu_118[20]_i_2_n_5 ;
  wire \src_buf_1_fu_118[20]_i_3_n_5 ;
  wire \src_buf_1_fu_118[23]_i_4_n_5 ;
  wire \src_buf_1_fu_118[4]_i_2_n_5 ;
  wire \src_buf_1_fu_118[4]_i_3_n_5 ;
  wire [3:0]\src_buf_1_fu_118_reg[23] ;
  wire [3:0]\src_buf_1_fu_118_reg[23]_0 ;
  wire [1:0]\src_buf_1_fu_118_reg[23]_1 ;
  wire \src_buf_3_fu_106[14]_i_2_n_5 ;
  wire \src_buf_3_fu_106[17]_i_2_n_5 ;
  wire \src_buf_3_fu_106[1]_i_2_n_5 ;
  wire \src_buf_3_fu_106[20]_i_2_n_5 ;
  wire \src_buf_3_fu_106[23]_i_2_n_5 ;
  wire \src_buf_3_fu_106[2]_i_2_n_5 ;
  wire \src_buf_3_fu_106[4]_i_2_n_5 ;
  wire \src_buf_3_fu_106[6]_i_2_n_5 ;
  wire [1:0]\src_buf_3_fu_106_reg[1] ;
  wire [7:0]\src_buf_3_fu_106_reg[23] ;
  wire \src_buf_5_fu_114[0]_i_2_n_5 ;
  wire \src_buf_5_fu_114[10]_i_2_n_5 ;
  wire \src_buf_5_fu_114[14]_i_2_n_5 ;
  wire \src_buf_5_fu_114[18]_i_2_n_5 ;
  wire \src_buf_5_fu_114[20]_i_2_n_5 ;
  wire \src_buf_5_fu_114[4]_i_2_n_5 ;
  wire \src_buf_5_fu_114[6]_i_2_n_5 ;
  wire \src_buf_5_fu_114[8]_i_2_n_5 ;
  wire [1:0]\src_buf_5_fu_114_reg[0] ;
  wire \src_buf_5_fu_114_reg[0]_0 ;
  wire \src_buf_5_fu_114_reg[0]_1 ;
  wire \src_buf_5_fu_114_reg[0]_2 ;
  wire [18:0]tmp_fu_143_p5;
  wire [23:0]\tmp_reg_186_reg[23] ;
  wire [23:0]\tmp_reg_186_reg[23]_0 ;
  wire [1:0]\tmp_reg_186_reg[23]_1 ;
  wire \trunc_ln446_2_reg_527_reg[1] ;
  wire we1;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:16]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [15:6]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "U0/modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/buf_U/ram_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,address1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,address0,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[15:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,d1[17:16]}),
        .DIPBDIP({1'b0,1'b0,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:16],q0[15:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:2],q0[17:16]}),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_44
       (.I0(\src_buf_5_fu_114_reg[0] [1]),
        .I1(\src_buf_5_fu_114_reg[0] [0]),
        .O(\trunc_ln446_2_reg_527_reg[1] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "U0/modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/buf_U/ram_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_1
       (.ADDRARDADDR({address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address0,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[23:18]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_1_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[15:6],q0[23:18]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(we1),
        .ENBWREN(ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \src_buf_1_fu_118[0]_i_2 
       (.I0(\src_buf_5_fu_114_reg[0]_0 ),
        .I1(q0[0]),
        .I2(\tmp_reg_186_reg[23]_0 [0]),
        .I3(\src_buf_5_fu_114_reg[0]_1 ),
        .I4(\tmp_reg_186_reg[23] [0]),
        .I5(\src_buf_5_fu_114_reg[0]_2 ),
        .O(ram_reg_0_0));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \src_buf_1_fu_118[10]_i_2 
       (.I0(\src_buf_5_fu_114_reg[0]_0 ),
        .I1(q0[10]),
        .I2(\tmp_reg_186_reg[23]_0 [10]),
        .I3(\src_buf_5_fu_114_reg[0]_1 ),
        .I4(\tmp_reg_186_reg[23] [10]),
        .I5(\src_buf_5_fu_114_reg[0]_2 ),
        .O(ram_reg_0_2));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \src_buf_1_fu_118[11]_i_3 
       (.I0(q0[11]),
        .I1(\tmp_reg_186_reg[23] [11]),
        .I2(\src_buf_1_fu_118_reg[23]_1 [0]),
        .I3(\src_buf_1_fu_118_reg[23]_1 [1]),
        .I4(\tmp_reg_186_reg[23]_0 [11]),
        .O(ram_reg_0_13));
  LUT5 #(
    .INIT(32'hAC0CACFC)) 
    \src_buf_1_fu_118[12]_i_1 
       (.I0(ram_reg_0_14),
        .I1(\src_buf_1_fu_118_reg[23]_0 [1]),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(spec_select47),
        .I4(\src_buf_1_fu_118[12]_i_3_n_5 ),
        .O(\src_buf_1_fu_118_reg[23] [1]));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \src_buf_1_fu_118[12]_i_2 
       (.I0(\src_buf_5_fu_114_reg[0]_0 ),
        .I1(q0[12]),
        .I2(\tmp_reg_186_reg[23]_0 [12]),
        .I3(\src_buf_5_fu_114_reg[0]_1 ),
        .I4(\tmp_reg_186_reg[23] [12]),
        .I5(\src_buf_5_fu_114_reg[0]_2 ),
        .O(ram_reg_0_14));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \src_buf_1_fu_118[12]_i_3 
       (.I0(q0[12]),
        .I1(\tmp_reg_186_reg[23] [12]),
        .I2(\src_buf_1_fu_118_reg[23]_1 [0]),
        .I3(\src_buf_1_fu_118_reg[23]_1 [1]),
        .I4(\tmp_reg_186_reg[23]_0 [12]),
        .O(\src_buf_1_fu_118[12]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \src_buf_1_fu_118[13]_i_3 
       (.I0(q0[13]),
        .I1(\tmp_reg_186_reg[23] [13]),
        .I2(\src_buf_1_fu_118_reg[23]_1 [0]),
        .I3(\src_buf_1_fu_118_reg[23]_1 [1]),
        .I4(\tmp_reg_186_reg[23]_0 [13]),
        .O(ram_reg_0_15));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \src_buf_1_fu_118[14]_i_2 
       (.I0(\src_buf_5_fu_114_reg[0]_0 ),
        .I1(q0[14]),
        .I2(\tmp_reg_186_reg[23]_0 [14]),
        .I3(\src_buf_5_fu_114_reg[0]_1 ),
        .I4(\tmp_reg_186_reg[23] [14]),
        .I5(\src_buf_5_fu_114_reg[0]_2 ),
        .O(ram_reg_0_8));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \src_buf_1_fu_118[15]_i_3 
       (.I0(q0[15]),
        .I1(\tmp_reg_186_reg[23] [15]),
        .I2(\src_buf_1_fu_118_reg[23]_1 [0]),
        .I3(\src_buf_1_fu_118_reg[23]_1 [1]),
        .I4(\tmp_reg_186_reg[23]_0 [15]),
        .O(ram_reg_0_16));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \src_buf_1_fu_118[16]_i_2 
       (.I0(\src_buf_5_fu_114_reg[0]_0 ),
        .I1(q0[16]),
        .I2(\tmp_reg_186_reg[23]_0 [16]),
        .I3(\src_buf_5_fu_114_reg[0]_1 ),
        .I4(\tmp_reg_186_reg[23] [16]),
        .I5(\src_buf_5_fu_114_reg[0]_2 ),
        .O(ram_reg_0_20));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \src_buf_1_fu_118[17]_i_2 
       (.I0(\src_buf_5_fu_114_reg[0]_0 ),
        .I1(q0[17]),
        .I2(\tmp_reg_186_reg[23]_0 [17]),
        .I3(\src_buf_5_fu_114_reg[0]_1 ),
        .I4(\tmp_reg_186_reg[23] [17]),
        .I5(\src_buf_5_fu_114_reg[0]_2 ),
        .O(ram_reg_0_21));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \src_buf_1_fu_118[18]_i_2 
       (.I0(\src_buf_5_fu_114_reg[0]_0 ),
        .I1(q0[18]),
        .I2(\tmp_reg_186_reg[23]_0 [18]),
        .I3(\src_buf_5_fu_114_reg[0]_1 ),
        .I4(\tmp_reg_186_reg[23] [18]),
        .I5(\src_buf_5_fu_114_reg[0]_2 ),
        .O(ram_reg_1_0));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \src_buf_1_fu_118[19]_i_3 
       (.I0(q0[19]),
        .I1(\tmp_reg_186_reg[23] [19]),
        .I2(\src_buf_1_fu_118_reg[23]_1 [0]),
        .I3(\src_buf_1_fu_118_reg[23]_1 [1]),
        .I4(\tmp_reg_186_reg[23]_0 [19]),
        .O(ram_reg_1_4));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \src_buf_1_fu_118[1]_i_2 
       (.I0(\src_buf_5_fu_114_reg[0]_0 ),
        .I1(q0[1]),
        .I2(\tmp_reg_186_reg[23]_0 [1]),
        .I3(\src_buf_5_fu_114_reg[0]_1 ),
        .I4(\tmp_reg_186_reg[23] [1]),
        .I5(\src_buf_5_fu_114_reg[0]_2 ),
        .O(ram_reg_0_17));
  LUT5 #(
    .INIT(32'h8FBF80B0)) 
    \src_buf_1_fu_118[20]_i_1 
       (.I0(\src_buf_1_fu_118[20]_i_2_n_5 ),
        .I1(spec_select47),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(\src_buf_1_fu_118[20]_i_3_n_5 ),
        .I4(\src_buf_1_fu_118_reg[23]_0 [2]),
        .O(\src_buf_1_fu_118_reg[23] [2]));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \src_buf_1_fu_118[20]_i_2 
       (.I0(\src_buf_5_fu_114_reg[0]_0 ),
        .I1(q0[20]),
        .I2(\tmp_reg_186_reg[23]_0 [20]),
        .I3(\src_buf_5_fu_114_reg[0]_1 ),
        .I4(\tmp_reg_186_reg[23] [20]),
        .I5(\src_buf_5_fu_114_reg[0]_2 ),
        .O(\src_buf_1_fu_118[20]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \src_buf_1_fu_118[20]_i_3 
       (.I0(q0[20]),
        .I1(\tmp_reg_186_reg[23] [20]),
        .I2(\src_buf_1_fu_118_reg[23]_1 [0]),
        .I3(\src_buf_1_fu_118_reg[23]_1 [1]),
        .I4(\tmp_reg_186_reg[23]_0 [20]),
        .O(\src_buf_1_fu_118[20]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \src_buf_1_fu_118[21]_i_3 
       (.I0(q0[21]),
        .I1(\tmp_reg_186_reg[23] [21]),
        .I2(\src_buf_1_fu_118_reg[23]_1 [0]),
        .I3(\src_buf_1_fu_118_reg[23]_1 [1]),
        .I4(\tmp_reg_186_reg[23]_0 [21]),
        .O(ram_reg_1_5));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \src_buf_1_fu_118[22]_i_2 
       (.I0(\src_buf_5_fu_114_reg[0]_0 ),
        .I1(q0[22]),
        .I2(\tmp_reg_186_reg[23]_0 [22]),
        .I3(\src_buf_5_fu_114_reg[0]_1 ),
        .I4(\tmp_reg_186_reg[23] [22]),
        .I5(\src_buf_5_fu_114_reg[0]_2 ),
        .O(ram_reg_1_6));
  LUT5 #(
    .INIT(32'hAC0CACFC)) 
    \src_buf_1_fu_118[23]_i_2 
       (.I0(ram_reg_1_3),
        .I1(\src_buf_1_fu_118_reg[23]_0 [3]),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(spec_select47),
        .I4(\src_buf_1_fu_118[23]_i_4_n_5 ),
        .O(\src_buf_1_fu_118_reg[23] [3]));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \src_buf_1_fu_118[23]_i_3 
       (.I0(\src_buf_5_fu_114_reg[0]_0 ),
        .I1(q0[23]),
        .I2(\tmp_reg_186_reg[23]_0 [23]),
        .I3(\src_buf_5_fu_114_reg[0]_1 ),
        .I4(\tmp_reg_186_reg[23] [23]),
        .I5(\src_buf_5_fu_114_reg[0]_2 ),
        .O(ram_reg_1_3));
  LUT5 #(
    .INIT(32'h0C3F1D1D)) 
    \src_buf_1_fu_118[23]_i_4 
       (.I0(q0[23]),
        .I1(\src_buf_1_fu_118_reg[23]_1 [1]),
        .I2(\tmp_reg_186_reg[23]_0 [23]),
        .I3(\tmp_reg_186_reg[23] [23]),
        .I4(\src_buf_1_fu_118_reg[23]_1 [0]),
        .O(\src_buf_1_fu_118[23]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \src_buf_1_fu_118[2]_i_2 
       (.I0(\src_buf_5_fu_114_reg[0]_0 ),
        .I1(q0[2]),
        .I2(\tmp_reg_186_reg[23]_0 [2]),
        .I3(\src_buf_5_fu_114_reg[0]_1 ),
        .I4(\tmp_reg_186_reg[23] [2]),
        .I5(\src_buf_5_fu_114_reg[0]_2 ),
        .O(ram_reg_0_18));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \src_buf_1_fu_118[3]_i_3 
       (.I0(q0[3]),
        .I1(\tmp_reg_186_reg[23] [3]),
        .I2(\src_buf_1_fu_118_reg[23]_1 [0]),
        .I3(\src_buf_1_fu_118_reg[23]_1 [1]),
        .I4(\tmp_reg_186_reg[23]_0 [3]),
        .O(ram_reg_0_10));
  LUT5 #(
    .INIT(32'hAC0CACFC)) 
    \src_buf_1_fu_118[4]_i_1 
       (.I0(\src_buf_1_fu_118[4]_i_2_n_5 ),
        .I1(\src_buf_1_fu_118_reg[23]_0 [0]),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(spec_select47),
        .I4(\src_buf_1_fu_118[4]_i_3_n_5 ),
        .O(\src_buf_1_fu_118_reg[23] [0]));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \src_buf_1_fu_118[4]_i_2 
       (.I0(\src_buf_5_fu_114_reg[0]_0 ),
        .I1(q0[4]),
        .I2(\tmp_reg_186_reg[23]_0 [4]),
        .I3(\src_buf_5_fu_114_reg[0]_1 ),
        .I4(\tmp_reg_186_reg[23] [4]),
        .I5(\src_buf_5_fu_114_reg[0]_2 ),
        .O(\src_buf_1_fu_118[4]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \src_buf_1_fu_118[4]_i_3 
       (.I0(q0[4]),
        .I1(\tmp_reg_186_reg[23] [4]),
        .I2(\src_buf_1_fu_118_reg[23]_1 [0]),
        .I3(\src_buf_1_fu_118_reg[23]_1 [1]),
        .I4(\tmp_reg_186_reg[23]_0 [4]),
        .O(\src_buf_1_fu_118[4]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \src_buf_1_fu_118[5]_i_3 
       (.I0(q0[5]),
        .I1(\tmp_reg_186_reg[23] [5]),
        .I2(\src_buf_1_fu_118_reg[23]_1 [0]),
        .I3(\src_buf_1_fu_118_reg[23]_1 [1]),
        .I4(\tmp_reg_186_reg[23]_0 [5]),
        .O(ram_reg_0_11));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \src_buf_1_fu_118[6]_i_2 
       (.I0(\src_buf_5_fu_114_reg[0]_0 ),
        .I1(q0[6]),
        .I2(\tmp_reg_186_reg[23]_0 [6]),
        .I3(\src_buf_5_fu_114_reg[0]_1 ),
        .I4(\tmp_reg_186_reg[23] [6]),
        .I5(\src_buf_5_fu_114_reg[0]_2 ),
        .O(ram_reg_0_5));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \src_buf_1_fu_118[7]_i_3 
       (.I0(q0[7]),
        .I1(\tmp_reg_186_reg[23] [7]),
        .I2(\src_buf_1_fu_118_reg[23]_1 [0]),
        .I3(\src_buf_1_fu_118_reg[23]_1 [1]),
        .I4(\tmp_reg_186_reg[23]_0 [7]),
        .O(ram_reg_0_12));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \src_buf_1_fu_118[8]_i_2 
       (.I0(\src_buf_5_fu_114_reg[0]_0 ),
        .I1(q0[8]),
        .I2(\tmp_reg_186_reg[23]_0 [8]),
        .I3(\src_buf_5_fu_114_reg[0]_1 ),
        .I4(\tmp_reg_186_reg[23] [8]),
        .I5(\src_buf_5_fu_114_reg[0]_2 ),
        .O(ram_reg_0_1));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \src_buf_1_fu_118[9]_i_2 
       (.I0(\src_buf_5_fu_114_reg[0]_0 ),
        .I1(q0[9]),
        .I2(\tmp_reg_186_reg[23]_0 [9]),
        .I3(\src_buf_5_fu_114_reg[0]_1 ),
        .I4(\tmp_reg_186_reg[23] [9]),
        .I5(\src_buf_5_fu_114_reg[0]_2 ),
        .O(ram_reg_0_19));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \src_buf_3_fu_106[11]_i_2 
       (.I0(q0[11]),
        .I1(\tmp_reg_186_reg[23] [11]),
        .I2(\src_buf_3_fu_106_reg[1] [0]),
        .I3(\src_buf_3_fu_106_reg[1] [1]),
        .I4(\tmp_reg_186_reg[23]_0 [11]),
        .O(ram_reg_0_23));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \src_buf_3_fu_106[13]_i_2 
       (.I0(q0[13]),
        .I1(\tmp_reg_186_reg[23] [13]),
        .I2(\src_buf_3_fu_106_reg[1] [0]),
        .I3(\src_buf_3_fu_106_reg[1] [1]),
        .I4(\tmp_reg_186_reg[23]_0 [13]),
        .O(ram_reg_0_24));
  LUT5 #(
    .INIT(32'hAC0CACFC)) 
    \src_buf_3_fu_106[14]_i_1 
       (.I0(ram_reg_0_8),
        .I1(\src_buf_3_fu_106_reg[23] [4]),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(spec_select51),
        .I4(\src_buf_3_fu_106[14]_i_2_n_5 ),
        .O(\spec_select51_reg_550_reg[0] [4]));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \src_buf_3_fu_106[14]_i_2 
       (.I0(q0[14]),
        .I1(\tmp_reg_186_reg[23] [14]),
        .I2(\src_buf_3_fu_106_reg[1] [0]),
        .I3(\src_buf_3_fu_106_reg[1] [1]),
        .I4(\tmp_reg_186_reg[23]_0 [14]),
        .O(\src_buf_3_fu_106[14]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \src_buf_3_fu_106[15]_i_2 
       (.I0(q0[15]),
        .I1(\tmp_reg_186_reg[23] [15]),
        .I2(\src_buf_3_fu_106_reg[1] [0]),
        .I3(\src_buf_3_fu_106_reg[1] [1]),
        .I4(\tmp_reg_186_reg[23]_0 [15]),
        .O(ram_reg_0_25));
  LUT5 #(
    .INIT(32'hAC0CACFC)) 
    \src_buf_3_fu_106[17]_i_1 
       (.I0(ram_reg_0_21),
        .I1(\src_buf_3_fu_106_reg[23] [5]),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(spec_select51),
        .I4(\src_buf_3_fu_106[17]_i_2_n_5 ),
        .O(\spec_select51_reg_550_reg[0] [5]));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \src_buf_3_fu_106[17]_i_2 
       (.I0(q0[17]),
        .I1(\tmp_reg_186_reg[23] [17]),
        .I2(\src_buf_3_fu_106_reg[1] [0]),
        .I3(\src_buf_3_fu_106_reg[1] [1]),
        .I4(\tmp_reg_186_reg[23]_0 [17]),
        .O(\src_buf_3_fu_106[17]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \src_buf_3_fu_106[19]_i_2 
       (.I0(q0[19]),
        .I1(\tmp_reg_186_reg[23] [19]),
        .I2(\src_buf_3_fu_106_reg[1] [0]),
        .I3(\src_buf_3_fu_106_reg[1] [1]),
        .I4(\tmp_reg_186_reg[23]_0 [19]),
        .O(ram_reg_1_7));
  LUT5 #(
    .INIT(32'hAC0CACFC)) 
    \src_buf_3_fu_106[1]_i_1 
       (.I0(ram_reg_0_17),
        .I1(\src_buf_3_fu_106_reg[23] [0]),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(spec_select51),
        .I4(\src_buf_3_fu_106[1]_i_2_n_5 ),
        .O(\spec_select51_reg_550_reg[0] [0]));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \src_buf_3_fu_106[1]_i_2 
       (.I0(q0[1]),
        .I1(\tmp_reg_186_reg[23] [1]),
        .I2(\src_buf_3_fu_106_reg[1] [0]),
        .I3(\src_buf_3_fu_106_reg[1] [1]),
        .I4(\tmp_reg_186_reg[23]_0 [1]),
        .O(\src_buf_3_fu_106[1]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hAC0CACFC)) 
    \src_buf_3_fu_106[20]_i_1 
       (.I0(\src_buf_1_fu_118[20]_i_2_n_5 ),
        .I1(\src_buf_3_fu_106_reg[23] [6]),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(spec_select51),
        .I4(\src_buf_3_fu_106[20]_i_2_n_5 ),
        .O(\spec_select51_reg_550_reg[0] [6]));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \src_buf_3_fu_106[20]_i_2 
       (.I0(q0[20]),
        .I1(\tmp_reg_186_reg[23] [20]),
        .I2(\src_buf_3_fu_106_reg[1] [0]),
        .I3(\src_buf_3_fu_106_reg[1] [1]),
        .I4(\tmp_reg_186_reg[23]_0 [20]),
        .O(\src_buf_3_fu_106[20]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h8FBF80B0)) 
    \src_buf_3_fu_106[23]_i_1 
       (.I0(ram_reg_1_3),
        .I1(spec_select51),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(\src_buf_3_fu_106[23]_i_2_n_5 ),
        .I4(\src_buf_3_fu_106_reg[23] [7]),
        .O(\spec_select51_reg_550_reg[0] [7]));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \src_buf_3_fu_106[23]_i_2 
       (.I0(q0[23]),
        .I1(\tmp_reg_186_reg[23] [23]),
        .I2(\src_buf_3_fu_106_reg[1] [0]),
        .I3(\src_buf_3_fu_106_reg[1] [1]),
        .I4(\tmp_reg_186_reg[23]_0 [23]),
        .O(\src_buf_3_fu_106[23]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hAC0CACFC)) 
    \src_buf_3_fu_106[2]_i_1 
       (.I0(ram_reg_0_18),
        .I1(\src_buf_3_fu_106_reg[23] [1]),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(spec_select51),
        .I4(\src_buf_3_fu_106[2]_i_2_n_5 ),
        .O(\spec_select51_reg_550_reg[0] [1]));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \src_buf_3_fu_106[2]_i_2 
       (.I0(q0[2]),
        .I1(\tmp_reg_186_reg[23] [2]),
        .I2(\src_buf_3_fu_106_reg[1] [0]),
        .I3(\src_buf_3_fu_106_reg[1] [1]),
        .I4(\tmp_reg_186_reg[23]_0 [2]),
        .O(\src_buf_3_fu_106[2]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hAC0CACFC)) 
    \src_buf_3_fu_106[4]_i_1 
       (.I0(\src_buf_1_fu_118[4]_i_2_n_5 ),
        .I1(\src_buf_3_fu_106_reg[23] [2]),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(spec_select51),
        .I4(\src_buf_3_fu_106[4]_i_2_n_5 ),
        .O(\spec_select51_reg_550_reg[0] [2]));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \src_buf_3_fu_106[4]_i_2 
       (.I0(q0[4]),
        .I1(\tmp_reg_186_reg[23] [4]),
        .I2(\src_buf_3_fu_106_reg[1] [0]),
        .I3(\src_buf_3_fu_106_reg[1] [1]),
        .I4(\tmp_reg_186_reg[23]_0 [4]),
        .O(\src_buf_3_fu_106[4]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h8FBF80B0)) 
    \src_buf_3_fu_106[6]_i_1 
       (.I0(ram_reg_0_5),
        .I1(spec_select51),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(\src_buf_3_fu_106[6]_i_2_n_5 ),
        .I4(\src_buf_3_fu_106_reg[23] [3]),
        .O(\spec_select51_reg_550_reg[0] [3]));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \src_buf_3_fu_106[6]_i_2 
       (.I0(q0[6]),
        .I1(\tmp_reg_186_reg[23] [6]),
        .I2(\src_buf_3_fu_106_reg[1] [0]),
        .I3(\src_buf_3_fu_106_reg[1] [1]),
        .I4(\tmp_reg_186_reg[23]_0 [6]),
        .O(\src_buf_3_fu_106[6]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \src_buf_3_fu_106[7]_i_2 
       (.I0(q0[7]),
        .I1(\tmp_reg_186_reg[23] [7]),
        .I2(\src_buf_3_fu_106_reg[1] [0]),
        .I3(\src_buf_3_fu_106_reg[1] [1]),
        .I4(\tmp_reg_186_reg[23]_0 [7]),
        .O(ram_reg_0_22));
  LUT5 #(
    .INIT(32'hAC0CACFC)) 
    \src_buf_5_fu_114[0]_i_1 
       (.I0(ram_reg_0_0),
        .I1(Q[0]),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(spec_select55),
        .I4(\src_buf_5_fu_114[0]_i_2_n_5 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h0131CDFD)) 
    \src_buf_5_fu_114[0]_i_2 
       (.I0(q0[0]),
        .I1(\src_buf_5_fu_114_reg[0] [1]),
        .I2(\src_buf_5_fu_114_reg[0] [0]),
        .I3(\tmp_reg_186_reg[23] [0]),
        .I4(\tmp_reg_186_reg[23]_0 [0]),
        .O(\src_buf_5_fu_114[0]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h8FBF80B0)) 
    \src_buf_5_fu_114[10]_i_1 
       (.I0(ram_reg_0_2),
        .I1(spec_select55),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(\src_buf_5_fu_114[10]_i_2_n_5 ),
        .I4(Q[4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h0131CDFD)) 
    \src_buf_5_fu_114[10]_i_2 
       (.I0(q0[10]),
        .I1(\src_buf_5_fu_114_reg[0] [1]),
        .I2(\src_buf_5_fu_114_reg[0] [0]),
        .I3(\tmp_reg_186_reg[23] [10]),
        .I4(\tmp_reg_186_reg[23]_0 [10]),
        .O(\src_buf_5_fu_114[10]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h0305F3F5)) 
    \src_buf_5_fu_114[13]_i_2 
       (.I0(q0[13]),
        .I1(\tmp_reg_186_reg[23] [13]),
        .I2(\src_buf_5_fu_114_reg[0] [1]),
        .I3(\src_buf_5_fu_114_reg[0] [0]),
        .I4(\tmp_reg_186_reg[23]_0 [13]),
        .O(ram_reg_0_7));
  LUT5 #(
    .INIT(32'hAC0CACFC)) 
    \src_buf_5_fu_114[14]_i_1 
       (.I0(ram_reg_0_8),
        .I1(Q[5]),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(spec_select55),
        .I4(\src_buf_5_fu_114[14]_i_2_n_5 ),
        .O(D[5]));
  LUT5 #(
    .INIT(32'h0305F3F5)) 
    \src_buf_5_fu_114[14]_i_2 
       (.I0(q0[14]),
        .I1(\tmp_reg_186_reg[23] [14]),
        .I2(\src_buf_5_fu_114_reg[0] [1]),
        .I3(\src_buf_5_fu_114_reg[0] [0]),
        .I4(\tmp_reg_186_reg[23]_0 [14]),
        .O(\src_buf_5_fu_114[14]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h0305F3F5)) 
    \src_buf_5_fu_114[15]_i_2 
       (.I0(q0[15]),
        .I1(\tmp_reg_186_reg[23] [15]),
        .I2(\src_buf_5_fu_114_reg[0] [1]),
        .I3(\src_buf_5_fu_114_reg[0] [0]),
        .I4(\tmp_reg_186_reg[23]_0 [15]),
        .O(ram_reg_0_9));
  LUT5 #(
    .INIT(32'hAC0CACFC)) 
    \src_buf_5_fu_114[18]_i_1 
       (.I0(ram_reg_1_0),
        .I1(Q[6]),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(spec_select55),
        .I4(\src_buf_5_fu_114[18]_i_2_n_5 ),
        .O(D[6]));
  LUT5 #(
    .INIT(32'h0131CDFD)) 
    \src_buf_5_fu_114[18]_i_2 
       (.I0(q0[18]),
        .I1(\src_buf_5_fu_114_reg[0] [1]),
        .I2(\src_buf_5_fu_114_reg[0] [0]),
        .I3(\tmp_reg_186_reg[23] [18]),
        .I4(\tmp_reg_186_reg[23]_0 [18]),
        .O(\src_buf_5_fu_114[18]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h0305F3F5)) 
    \src_buf_5_fu_114[19]_i_2 
       (.I0(q0[19]),
        .I1(\tmp_reg_186_reg[23] [19]),
        .I2(\src_buf_5_fu_114_reg[0] [1]),
        .I3(\src_buf_5_fu_114_reg[0] [0]),
        .I4(\tmp_reg_186_reg[23]_0 [19]),
        .O(ram_reg_1_1));
  LUT5 #(
    .INIT(32'hAC0CACFC)) 
    \src_buf_5_fu_114[20]_i_1 
       (.I0(\src_buf_1_fu_118[20]_i_2_n_5 ),
        .I1(Q[7]),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(spec_select55),
        .I4(\src_buf_5_fu_114[20]_i_2_n_5 ),
        .O(D[7]));
  LUT5 #(
    .INIT(32'h0305F3F5)) 
    \src_buf_5_fu_114[20]_i_2 
       (.I0(q0[20]),
        .I1(\tmp_reg_186_reg[23] [20]),
        .I2(\src_buf_5_fu_114_reg[0] [1]),
        .I3(\src_buf_5_fu_114_reg[0] [0]),
        .I4(\tmp_reg_186_reg[23]_0 [20]),
        .O(\src_buf_5_fu_114[20]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h0305F3F5)) 
    \src_buf_5_fu_114[21]_i_2 
       (.I0(q0[21]),
        .I1(\tmp_reg_186_reg[23] [21]),
        .I2(\src_buf_5_fu_114_reg[0] [1]),
        .I3(\src_buf_5_fu_114_reg[0] [0]),
        .I4(\tmp_reg_186_reg[23]_0 [21]),
        .O(ram_reg_1_2));
  LUT5 #(
    .INIT(32'h0305F3F5)) 
    \src_buf_5_fu_114[3]_i_2 
       (.I0(q0[3]),
        .I1(\tmp_reg_186_reg[23] [3]),
        .I2(\src_buf_5_fu_114_reg[0] [1]),
        .I3(\src_buf_5_fu_114_reg[0] [0]),
        .I4(\tmp_reg_186_reg[23]_0 [3]),
        .O(ram_reg_0_3));
  LUT5 #(
    .INIT(32'hAC0CACFC)) 
    \src_buf_5_fu_114[4]_i_1 
       (.I0(\src_buf_1_fu_118[4]_i_2_n_5 ),
        .I1(Q[1]),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(spec_select55),
        .I4(\src_buf_5_fu_114[4]_i_2_n_5 ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h0305F3F5)) 
    \src_buf_5_fu_114[4]_i_2 
       (.I0(q0[4]),
        .I1(\tmp_reg_186_reg[23] [4]),
        .I2(\src_buf_5_fu_114_reg[0] [1]),
        .I3(\src_buf_5_fu_114_reg[0] [0]),
        .I4(\tmp_reg_186_reg[23]_0 [4]),
        .O(\src_buf_5_fu_114[4]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h0305F3F5)) 
    \src_buf_5_fu_114[5]_i_2 
       (.I0(q0[5]),
        .I1(\tmp_reg_186_reg[23] [5]),
        .I2(\src_buf_5_fu_114_reg[0] [1]),
        .I3(\src_buf_5_fu_114_reg[0] [0]),
        .I4(\tmp_reg_186_reg[23]_0 [5]),
        .O(ram_reg_0_4));
  LUT5 #(
    .INIT(32'hAC0CACFC)) 
    \src_buf_5_fu_114[6]_i_1 
       (.I0(ram_reg_0_5),
        .I1(Q[2]),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(spec_select55),
        .I4(\src_buf_5_fu_114[6]_i_2_n_5 ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h0305F3F5)) 
    \src_buf_5_fu_114[6]_i_2 
       (.I0(q0[6]),
        .I1(\tmp_reg_186_reg[23] [6]),
        .I2(\src_buf_5_fu_114_reg[0] [1]),
        .I3(\src_buf_5_fu_114_reg[0] [0]),
        .I4(\tmp_reg_186_reg[23]_0 [6]),
        .O(\src_buf_5_fu_114[6]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h0305F3F5)) 
    \src_buf_5_fu_114[7]_i_2 
       (.I0(q0[7]),
        .I1(\tmp_reg_186_reg[23] [7]),
        .I2(\src_buf_5_fu_114_reg[0] [1]),
        .I3(\src_buf_5_fu_114_reg[0] [0]),
        .I4(\tmp_reg_186_reg[23]_0 [7]),
        .O(ram_reg_0_6));
  LUT5 #(
    .INIT(32'hAC0CACFC)) 
    \src_buf_5_fu_114[8]_i_1 
       (.I0(ram_reg_0_1),
        .I1(Q[3]),
        .I2(icmp_ln185_reg_645_pp0_iter2_reg),
        .I3(spec_select55),
        .I4(\src_buf_5_fu_114[8]_i_2_n_5 ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h0131CDFD)) 
    \src_buf_5_fu_114[8]_i_2 
       (.I0(q0[8]),
        .I1(\src_buf_5_fu_114_reg[0] [1]),
        .I2(\src_buf_5_fu_114_reg[0] [0]),
        .I3(\tmp_reg_186_reg[23] [8]),
        .I4(\tmp_reg_186_reg[23]_0 [8]),
        .O(\src_buf_5_fu_114[8]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hCFC0CACA)) 
    \tmp_reg_186[0]_i_1 
       (.I0(q0[0]),
        .I1(\tmp_reg_186_reg[23]_0 [0]),
        .I2(\tmp_reg_186_reg[23]_1 [1]),
        .I3(\tmp_reg_186_reg[23] [0]),
        .I4(\tmp_reg_186_reg[23]_1 [0]),
        .O(tmp_fu_143_p5[0]));
  LUT5 #(
    .INIT(32'hCFC0CACA)) 
    \tmp_reg_186[10]_i_1 
       (.I0(q0[10]),
        .I1(\tmp_reg_186_reg[23]_0 [10]),
        .I2(\tmp_reg_186_reg[23]_1 [1]),
        .I3(\tmp_reg_186_reg[23] [10]),
        .I4(\tmp_reg_186_reg[23]_1 [0]),
        .O(tmp_fu_143_p5[9]));
  LUT5 #(
    .INIT(32'hCFC0CACA)) 
    \tmp_reg_186[11]_i_1 
       (.I0(q0[11]),
        .I1(\tmp_reg_186_reg[23]_0 [11]),
        .I2(\tmp_reg_186_reg[23]_1 [1]),
        .I3(\tmp_reg_186_reg[23] [11]),
        .I4(\tmp_reg_186_reg[23]_1 [0]),
        .O(tmp_fu_143_p5[10]));
  LUT5 #(
    .INIT(32'hCFC0CACA)) 
    \tmp_reg_186[13]_i_1 
       (.I0(q0[13]),
        .I1(\tmp_reg_186_reg[23]_0 [13]),
        .I2(\tmp_reg_186_reg[23]_1 [1]),
        .I3(\tmp_reg_186_reg[23] [13]),
        .I4(\tmp_reg_186_reg[23]_1 [0]),
        .O(tmp_fu_143_p5[11]));
  LUT5 #(
    .INIT(32'hCFC0CACA)) 
    \tmp_reg_186[16]_i_1 
       (.I0(q0[16]),
        .I1(\tmp_reg_186_reg[23]_0 [16]),
        .I2(\tmp_reg_186_reg[23]_1 [1]),
        .I3(\tmp_reg_186_reg[23] [16]),
        .I4(\tmp_reg_186_reg[23]_1 [0]),
        .O(tmp_fu_143_p5[12]));
  LUT5 #(
    .INIT(32'hCFC0CACA)) 
    \tmp_reg_186[18]_i_1 
       (.I0(q0[18]),
        .I1(\tmp_reg_186_reg[23]_0 [18]),
        .I2(\tmp_reg_186_reg[23]_1 [1]),
        .I3(\tmp_reg_186_reg[23] [18]),
        .I4(\tmp_reg_186_reg[23]_1 [0]),
        .O(tmp_fu_143_p5[13]));
  LUT5 #(
    .INIT(32'hCFC0CACA)) 
    \tmp_reg_186[19]_i_1 
       (.I0(q0[19]),
        .I1(\tmp_reg_186_reg[23]_0 [19]),
        .I2(\tmp_reg_186_reg[23]_1 [1]),
        .I3(\tmp_reg_186_reg[23] [19]),
        .I4(\tmp_reg_186_reg[23]_1 [0]),
        .O(tmp_fu_143_p5[14]));
  LUT5 #(
    .INIT(32'hCFC0CACA)) 
    \tmp_reg_186[20]_i_1 
       (.I0(q0[20]),
        .I1(\tmp_reg_186_reg[23]_0 [20]),
        .I2(\tmp_reg_186_reg[23]_1 [1]),
        .I3(\tmp_reg_186_reg[23] [20]),
        .I4(\tmp_reg_186_reg[23]_1 [0]),
        .O(tmp_fu_143_p5[15]));
  LUT5 #(
    .INIT(32'hCFC0CACA)) 
    \tmp_reg_186[21]_i_1 
       (.I0(q0[21]),
        .I1(\tmp_reg_186_reg[23]_0 [21]),
        .I2(\tmp_reg_186_reg[23]_1 [1]),
        .I3(\tmp_reg_186_reg[23] [21]),
        .I4(\tmp_reg_186_reg[23]_1 [0]),
        .O(tmp_fu_143_p5[16]));
  LUT5 #(
    .INIT(32'hCFC0CACA)) 
    \tmp_reg_186[22]_i_1 
       (.I0(q0[22]),
        .I1(\tmp_reg_186_reg[23]_0 [22]),
        .I2(\tmp_reg_186_reg[23]_1 [1]),
        .I3(\tmp_reg_186_reg[23] [22]),
        .I4(\tmp_reg_186_reg[23]_1 [0]),
        .O(tmp_fu_143_p5[17]));
  LUT5 #(
    .INIT(32'hCFC0CACA)) 
    \tmp_reg_186[23]_i_1 
       (.I0(q0[23]),
        .I1(\tmp_reg_186_reg[23]_0 [23]),
        .I2(\tmp_reg_186_reg[23]_1 [1]),
        .I3(\tmp_reg_186_reg[23] [23]),
        .I4(\tmp_reg_186_reg[23]_1 [0]),
        .O(tmp_fu_143_p5[18]));
  LUT5 #(
    .INIT(32'hCFC0CACA)) 
    \tmp_reg_186[2]_i_1 
       (.I0(q0[2]),
        .I1(\tmp_reg_186_reg[23]_0 [2]),
        .I2(\tmp_reg_186_reg[23]_1 [1]),
        .I3(\tmp_reg_186_reg[23] [2]),
        .I4(\tmp_reg_186_reg[23]_1 [0]),
        .O(tmp_fu_143_p5[1]));
  LUT5 #(
    .INIT(32'hCFC0CACA)) 
    \tmp_reg_186[3]_i_1 
       (.I0(q0[3]),
        .I1(\tmp_reg_186_reg[23]_0 [3]),
        .I2(\tmp_reg_186_reg[23]_1 [1]),
        .I3(\tmp_reg_186_reg[23] [3]),
        .I4(\tmp_reg_186_reg[23]_1 [0]),
        .O(tmp_fu_143_p5[2]));
  LUT5 #(
    .INIT(32'hCFC0CACA)) 
    \tmp_reg_186[4]_i_1 
       (.I0(q0[4]),
        .I1(\tmp_reg_186_reg[23]_0 [4]),
        .I2(\tmp_reg_186_reg[23]_1 [1]),
        .I3(\tmp_reg_186_reg[23] [4]),
        .I4(\tmp_reg_186_reg[23]_1 [0]),
        .O(tmp_fu_143_p5[3]));
  LUT5 #(
    .INIT(32'hCFC0CACA)) 
    \tmp_reg_186[5]_i_1 
       (.I0(q0[5]),
        .I1(\tmp_reg_186_reg[23]_0 [5]),
        .I2(\tmp_reg_186_reg[23]_1 [1]),
        .I3(\tmp_reg_186_reg[23] [5]),
        .I4(\tmp_reg_186_reg[23]_1 [0]),
        .O(tmp_fu_143_p5[4]));
  LUT5 #(
    .INIT(32'hCFC0CACA)) 
    \tmp_reg_186[6]_i_1 
       (.I0(q0[6]),
        .I1(\tmp_reg_186_reg[23]_0 [6]),
        .I2(\tmp_reg_186_reg[23]_1 [1]),
        .I3(\tmp_reg_186_reg[23] [6]),
        .I4(\tmp_reg_186_reg[23]_1 [0]),
        .O(tmp_fu_143_p5[5]));
  LUT5 #(
    .INIT(32'hCFC0CACA)) 
    \tmp_reg_186[7]_i_1 
       (.I0(q0[7]),
        .I1(\tmp_reg_186_reg[23]_0 [7]),
        .I2(\tmp_reg_186_reg[23]_1 [1]),
        .I3(\tmp_reg_186_reg[23] [7]),
        .I4(\tmp_reg_186_reg[23]_1 [0]),
        .O(tmp_fu_143_p5[6]));
  LUT5 #(
    .INIT(32'hCFC0CACA)) 
    \tmp_reg_186[8]_i_1 
       (.I0(q0[8]),
        .I1(\tmp_reg_186_reg[23]_0 [8]),
        .I2(\tmp_reg_186_reg[23]_1 [1]),
        .I3(\tmp_reg_186_reg[23] [8]),
        .I4(\tmp_reg_186_reg[23]_1 [0]),
        .O(tmp_fu_143_p5[7]));
  LUT5 #(
    .INIT(32'hCFC0CACA)) 
    \tmp_reg_186[9]_i_1 
       (.I0(q0[9]),
        .I1(\tmp_reg_186_reg[23]_0 [9]),
        .I2(\tmp_reg_186_reg[23]_1 [1]),
        .I3(\tmp_reg_186_reg[23] [9]),
        .I4(\tmp_reg_186_reg[23]_1 [0]),
        .O(tmp_fu_143_p5[8]));
endmodule

module system_ModeFilter_0_0_ModeFilter_xFModeProc_3_1_16_3_9_s
   (ap_ce_reg,
    ap_block_pp0_stage0_subdone,
    \max_count_4_reg_3026_reg[3]_0 ,
    \max_count_11_reg_3052_reg[3]_0 ,
    \max_count_18_reg_3078_reg[3]_0 ,
    \max_count_4_reg_3026_reg[2]_0 ,
    \max_count_4_reg_3026_reg[2]_1 ,
    \max_count_11_reg_3052_reg[2]_0 ,
    \max_count_11_reg_3052_reg[2]_1 ,
    \max_count_18_reg_3078_reg[2]_0 ,
    \max_count_18_reg_3078_reg[2]_1 ,
    D,
    ap_clk,
    \icmp_ln111_1_reg_3099_reg[0]_0 ,
    \icmp_ln111_8_reg_3137_reg[0]_0 ,
    \icmp_ln111_15_reg_3175_reg[0]_0 ,
    \src_buf_2_2_val_int_reg_reg[0]_0 ,
    Q,
    \src_buf_0_1_val_int_reg_reg[23]_0 ,
    \src_buf_0_2_val_int_reg_reg[23]_0 ,
    \src_buf_1_0_val_int_reg_reg[23]_0 ,
    \src_buf_1_1_val_int_reg_reg[23]_0 ,
    \src_buf_1_2_val_int_reg_reg[23]_0 ,
    \src_buf_2_0_val_int_reg_reg[23]_0 ,
    \src_buf_2_1_val_int_reg_reg[23]_0 ,
    \src_buf_2_2_val_int_reg_reg[23]_0 );
  output ap_ce_reg;
  output ap_block_pp0_stage0_subdone;
  output \max_count_4_reg_3026_reg[3]_0 ;
  output \max_count_11_reg_3052_reg[3]_0 ;
  output \max_count_18_reg_3078_reg[3]_0 ;
  output \max_count_4_reg_3026_reg[2]_0 ;
  output \max_count_4_reg_3026_reg[2]_1 ;
  output \max_count_11_reg_3052_reg[2]_0 ;
  output \max_count_11_reg_3052_reg[2]_1 ;
  output \max_count_18_reg_3078_reg[2]_0 ;
  output \max_count_18_reg_3078_reg[2]_1 ;
  output [23:0]D;
  input ap_clk;
  input \icmp_ln111_1_reg_3099_reg[0]_0 ;
  input \icmp_ln111_8_reg_3137_reg[0]_0 ;
  input \icmp_ln111_15_reg_3175_reg[0]_0 ;
  input \src_buf_2_2_val_int_reg_reg[0]_0 ;
  input [23:0]Q;
  input [23:0]\src_buf_0_1_val_int_reg_reg[23]_0 ;
  input [23:0]\src_buf_0_2_val_int_reg_reg[23]_0 ;
  input [23:0]\src_buf_1_0_val_int_reg_reg[23]_0 ;
  input [23:0]\src_buf_1_1_val_int_reg_reg[23]_0 ;
  input [23:0]\src_buf_1_2_val_int_reg_reg[23]_0 ;
  input [23:0]\src_buf_2_0_val_int_reg_reg[23]_0 ;
  input [23:0]\src_buf_2_1_val_int_reg_reg[23]_0 ;
  input [23:0]\src_buf_2_2_val_int_reg_reg[23]_0 ;

  wire [23:0]D;
  wire [23:0]Q;
  wire [2:0]add_ln90_15_fu_432_p2;
  wire [2:0]add_ln90_15_reg_2672;
  wire [2:0]add_ln90_30_fu_654_p2;
  wire [2:0]add_ln90_30_reg_2780;
  wire [2:0]add_ln90_fu_210_p2;
  wire [2:0]add_ln90_reg_2564;
  wire ap_block_pp0_stage0_subdone;
  wire ap_ce_reg;
  wire ap_clk;
  wire [23:0]ap_return_int_reg;
  wire [2:0]count_101_fu_1613_p3;
  wire \count_101_reg_3000[2]_i_4_n_5 ;
  wire \count_101_reg_3000[2]_i_5_n_5 ;
  wire \count_101_reg_3000[2]_i_6_n_5 ;
  wire \count_101_reg_3000[2]_i_7_n_5 ;
  wire \count_101_reg_3000_reg_n_5_[0] ;
  wire \count_101_reg_3000_reg_n_5_[1] ;
  wire \count_101_reg_3000_reg_n_5_[2] ;
  wire [2:0]count_105_fu_1924_p3;
  wire [1:0]count_107_reg_3084;
  wire \count_107_reg_3084[0]_i_1_n_5 ;
  wire \count_107_reg_3084[1]_i_1_n_5 ;
  wire \count_107_reg_3084[1]_i_4_n_5 ;
  wire \count_107_reg_3084[1]_i_5_n_5 ;
  wire \count_107_reg_3084[1]_i_6_n_5 ;
  wire \count_107_reg_3084[1]_i_7_n_5 ;
  wire [0:0]count_108_fu_1164_p3;
  wire [0:0]count_109_fu_1322_p3;
  wire [0:0]count_110_fu_1480_p3;
  wire [1:0]count_13_fu_268_p3;
  wire \count_13_reg_2569[1]_i_10_n_5 ;
  wire \count_13_reg_2569[1]_i_5_n_5 ;
  wire \count_13_reg_2569[1]_i_6_n_5 ;
  wire \count_13_reg_2569[1]_i_7_n_5 ;
  wire \count_13_reg_2569[1]_i_8_n_5 ;
  wire \count_13_reg_2569[1]_i_9_n_5 ;
  wire \count_13_reg_2569[2]_i_1_n_5 ;
  wire \count_13_reg_2569_reg_n_5_[0] ;
  wire \count_13_reg_2569_reg_n_5_[1] ;
  wire \count_13_reg_2569_reg_n_5_[2] ;
  wire [2:0]count_16_fu_791_p3;
  wire [2:0]count_16_reg_2801;
  wire \count_16_reg_2801[2]_i_4_n_5 ;
  wire \count_16_reg_2801[2]_i_5_n_5 ;
  wire \count_16_reg_2801[2]_i_6_n_5 ;
  wire \count_16_reg_2801[2]_i_7_n_5 ;
  wire [2:0]count_17_fu_1176_p3;
  wire [1:0]count_21_fu_849_p3;
  wire \count_21_reg_2812[1]_i_10_n_5 ;
  wire \count_21_reg_2812[1]_i_5_n_5 ;
  wire \count_21_reg_2812[1]_i_6_n_5 ;
  wire \count_21_reg_2812[1]_i_7_n_5 ;
  wire \count_21_reg_2812[1]_i_8_n_5 ;
  wire \count_21_reg_2812[1]_i_9_n_5 ;
  wire \count_21_reg_2812[2]_i_1_n_5 ;
  wire \count_21_reg_2812_reg_n_5_[0] ;
  wire \count_21_reg_2812_reg_n_5_[1] ;
  wire \count_21_reg_2812_reg_n_5_[2] ;
  wire [2:0]count_24_fu_1226_p3;
  wire [2:0]count_29_fu_1297_p3;
  wire \count_29_reg_2926[2]_i_4_n_5 ;
  wire \count_29_reg_2926[2]_i_5_n_5 ;
  wire \count_29_reg_2926[2]_i_6_n_5 ;
  wire \count_29_reg_2926[2]_i_7_n_5 ;
  wire \count_29_reg_2926_reg_n_5_[0] ;
  wire \count_29_reg_2926_reg_n_5_[1] ;
  wire \count_29_reg_2926_reg_n_5_[2] ;
  wire [2:0]count_33_fu_1686_p3;
  wire [1:0]count_35_reg_3032;
  wire \count_35_reg_3032[0]_i_1_n_5 ;
  wire \count_35_reg_3032[1]_i_1_n_5 ;
  wire \count_35_reg_3032[1]_i_4_n_5 ;
  wire \count_35_reg_3032[1]_i_5_n_5 ;
  wire \count_35_reg_3032[1]_i_6_n_5 ;
  wire \count_35_reg_3032[1]_i_7_n_5 ;
  wire [2:0]count_39_fu_418_p3;
  wire [2:0]count_39_reg_2662;
  wire \count_39_reg_2662[2]_i_10_n_5 ;
  wire \count_39_reg_2662[2]_i_5_n_5 ;
  wire \count_39_reg_2662[2]_i_6_n_5 ;
  wire \count_39_reg_2662[2]_i_7_n_5 ;
  wire \count_39_reg_2662[2]_i_8_n_5 ;
  wire \count_39_reg_2662[2]_i_9_n_5 ;
  wire [2:0]count_3_fu_196_p3;
  wire [2:0]count_3_reg_2554;
  wire \count_3_reg_2554[2]_i_10_n_5 ;
  wire \count_3_reg_2554[2]_i_5_n_5 ;
  wire \count_3_reg_2554[2]_i_6_n_5 ;
  wire \count_3_reg_2554[2]_i_7_n_5 ;
  wire \count_3_reg_2554[2]_i_8_n_5 ;
  wire \count_3_reg_2554[2]_i_9_n_5 ;
  wire [2:0]count_43_fu_898_p3;
  wire [2:0]count_43_reg_2829;
  wire \count_43_reg_2829[0]_i_4_n_5 ;
  wire \count_43_reg_2829[0]_i_5_n_5 ;
  wire \count_43_reg_2829[0]_i_6_n_5 ;
  wire \count_43_reg_2829[0]_i_7_n_5 ;
  wire \count_43_reg_2829[2]_i_2_n_5 ;
  wire [1:0]count_49_fu_490_p3;
  wire \count_49_reg_2677[1]_i_10_n_5 ;
  wire \count_49_reg_2677[1]_i_5_n_5 ;
  wire \count_49_reg_2677[1]_i_6_n_5 ;
  wire \count_49_reg_2677[1]_i_7_n_5 ;
  wire \count_49_reg_2677[1]_i_8_n_5 ;
  wire \count_49_reg_2677[1]_i_9_n_5 ;
  wire \count_49_reg_2677[2]_i_1_n_5 ;
  wire \count_49_reg_2677_reg_n_5_[0] ;
  wire \count_49_reg_2677_reg_n_5_[1] ;
  wire \count_49_reg_2677_reg_n_5_[2] ;
  wire [2:0]count_52_fu_936_p3;
  wire [2:0]count_52_reg_2839;
  wire \count_52_reg_2839[2]_i_4_n_5 ;
  wire \count_52_reg_2839[2]_i_5_n_5 ;
  wire \count_52_reg_2839[2]_i_6_n_5 ;
  wire \count_52_reg_2839[2]_i_7_n_5 ;
  wire [2:0]count_53_fu_1334_p3;
  wire [1:0]count_57_fu_994_p3;
  wire \count_57_reg_2850[1]_i_10_n_5 ;
  wire \count_57_reg_2850[1]_i_5_n_5 ;
  wire \count_57_reg_2850[1]_i_6_n_5 ;
  wire \count_57_reg_2850[1]_i_7_n_5 ;
  wire \count_57_reg_2850[1]_i_8_n_5 ;
  wire \count_57_reg_2850[1]_i_9_n_5 ;
  wire \count_57_reg_2850[2]_i_1_n_5 ;
  wire \count_57_reg_2850_reg_n_5_[0] ;
  wire \count_57_reg_2850_reg_n_5_[1] ;
  wire \count_57_reg_2850_reg_n_5_[2] ;
  wire [2:0]count_60_fu_1384_p3;
  wire [2:0]count_65_fu_1455_p3;
  wire \count_65_reg_2963[2]_i_4_n_5 ;
  wire \count_65_reg_2963[2]_i_5_n_5 ;
  wire \count_65_reg_2963[2]_i_6_n_5 ;
  wire \count_65_reg_2963[2]_i_7_n_5 ;
  wire \count_65_reg_2963_reg_n_5_[0] ;
  wire \count_65_reg_2963_reg_n_5_[1] ;
  wire \count_65_reg_2963_reg_n_5_[2] ;
  wire [2:0]count_69_fu_1805_p3;
  wire [1:0]count_71_reg_3058;
  wire \count_71_reg_3058[0]_i_1_n_5 ;
  wire \count_71_reg_3058[1]_i_1_n_5 ;
  wire \count_71_reg_3058[1]_i_4_n_5 ;
  wire \count_71_reg_3058[1]_i_5_n_5 ;
  wire \count_71_reg_3058[1]_i_6_n_5 ;
  wire \count_71_reg_3058[1]_i_7_n_5 ;
  wire [2:0]count_75_fu_640_p3;
  wire [2:0]count_75_reg_2770;
  wire \count_75_reg_2770[2]_i_10_n_5 ;
  wire \count_75_reg_2770[2]_i_5_n_5 ;
  wire \count_75_reg_2770[2]_i_6_n_5 ;
  wire \count_75_reg_2770[2]_i_7_n_5 ;
  wire \count_75_reg_2770[2]_i_8_n_5 ;
  wire \count_75_reg_2770[2]_i_9_n_5 ;
  wire [2:0]count_79_fu_1043_p3;
  wire [2:0]count_79_reg_2867;
  wire \count_79_reg_2867[0]_i_4_n_5 ;
  wire \count_79_reg_2867[0]_i_5_n_5 ;
  wire \count_79_reg_2867[0]_i_6_n_5 ;
  wire \count_79_reg_2867[0]_i_7_n_5 ;
  wire \count_79_reg_2867[2]_i_2_n_5 ;
  wire [2:0]count_7_fu_753_p3;
  wire [2:0]count_7_reg_2791;
  wire \count_7_reg_2791[0]_i_4_n_5 ;
  wire \count_7_reg_2791[0]_i_5_n_5 ;
  wire \count_7_reg_2791[0]_i_6_n_5 ;
  wire \count_7_reg_2791[0]_i_7_n_5 ;
  wire \count_7_reg_2791[2]_i_2_n_5 ;
  wire [1:0]count_85_fu_712_p3;
  wire \count_85_reg_2785[1]_i_10_n_5 ;
  wire \count_85_reg_2785[1]_i_5_n_5 ;
  wire \count_85_reg_2785[1]_i_6_n_5 ;
  wire \count_85_reg_2785[1]_i_7_n_5 ;
  wire \count_85_reg_2785[1]_i_8_n_5 ;
  wire \count_85_reg_2785[1]_i_9_n_5 ;
  wire \count_85_reg_2785[2]_i_1_n_5 ;
  wire \count_85_reg_2785_reg_n_5_[0] ;
  wire \count_85_reg_2785_reg_n_5_[1] ;
  wire \count_85_reg_2785_reg_n_5_[2] ;
  wire [2:0]count_88_fu_1081_p3;
  wire [2:0]count_88_reg_2877;
  wire \count_88_reg_2877[2]_i_4_n_5 ;
  wire \count_88_reg_2877[2]_i_5_n_5 ;
  wire \count_88_reg_2877[2]_i_6_n_5 ;
  wire \count_88_reg_2877[2]_i_7_n_5 ;
  wire [2:0]count_89_fu_1492_p3;
  wire [1:0]count_93_fu_1139_p3;
  wire \count_93_reg_2888[1]_i_10_n_5 ;
  wire \count_93_reg_2888[1]_i_5_n_5 ;
  wire \count_93_reg_2888[1]_i_6_n_5 ;
  wire \count_93_reg_2888[1]_i_7_n_5 ;
  wire \count_93_reg_2888[1]_i_8_n_5 ;
  wire \count_93_reg_2888[1]_i_9_n_5 ;
  wire \count_93_reg_2888[2]_i_1_n_5 ;
  wire \count_93_reg_2888_reg_n_5_[0] ;
  wire \count_93_reg_2888_reg_n_5_[1] ;
  wire \count_93_reg_2888_reg_n_5_[2] ;
  wire [2:0]count_96_fu_1542_p3;
  wire icmp_ln111_10_reg_3148;
  wire \icmp_ln111_10_reg_3148[0]_i_1_n_5 ;
  wire icmp_ln111_11_reg_3153;
  wire \icmp_ln111_11_reg_3153[0]_i_1_n_5 ;
  wire icmp_ln111_12_reg_3159;
  wire \icmp_ln111_12_reg_3159[0]_i_1_n_5 ;
  wire \icmp_ln111_13_reg_3164[0]_i_1_n_5 ;
  wire \icmp_ln111_13_reg_3164_reg_n_5_[0] ;
  wire icmp_ln111_14_reg_3170;
  wire \icmp_ln111_14_reg_3170[0]_i_1_n_5 ;
  wire icmp_ln111_15_reg_3175;
  wire \icmp_ln111_15_reg_3175[0]_i_2_n_5 ;
  wire \icmp_ln111_15_reg_3175_reg[0]_0 ;
  wire icmp_ln111_16_reg_3180;
  wire \icmp_ln111_16_reg_3180[0]_i_1_n_5 ;
  wire icmp_ln111_17_reg_3186;
  wire \icmp_ln111_17_reg_3186[0]_i_1_n_5 ;
  wire icmp_ln111_18_reg_3191;
  wire \icmp_ln111_18_reg_3191[0]_i_1_n_5 ;
  wire icmp_ln111_19_reg_3197;
  wire \icmp_ln111_19_reg_3197[0]_i_1_n_5 ;
  wire icmp_ln111_1_reg_3099;
  wire \icmp_ln111_1_reg_3099[0]_i_2_n_5 ;
  wire \icmp_ln111_1_reg_3099_reg[0]_0 ;
  wire \icmp_ln111_20_reg_3202[0]_i_1_n_5 ;
  wire \icmp_ln111_20_reg_3202_reg_n_5_[0] ;
  wire icmp_ln111_2_reg_3104;
  wire \icmp_ln111_2_reg_3104[0]_i_1_n_5 ;
  wire icmp_ln111_3_reg_3110;
  wire \icmp_ln111_3_reg_3110[0]_i_1_n_5 ;
  wire icmp_ln111_4_reg_3115;
  wire \icmp_ln111_4_reg_3115[0]_i_1_n_5 ;
  wire icmp_ln111_5_reg_3121;
  wire \icmp_ln111_5_reg_3121[0]_i_1_n_5 ;
  wire \icmp_ln111_6_reg_3126[0]_i_1_n_5 ;
  wire \icmp_ln111_6_reg_3126_reg_n_5_[0] ;
  wire icmp_ln111_7_reg_3132;
  wire \icmp_ln111_7_reg_3132[0]_i_1_n_5 ;
  wire icmp_ln111_8_reg_3137;
  wire \icmp_ln111_8_reg_3137[0]_i_2_n_5 ;
  wire \icmp_ln111_8_reg_3137_reg[0]_0 ;
  wire icmp_ln111_9_reg_3142;
  wire \icmp_ln111_9_reg_3142[0]_i_1_n_5 ;
  wire icmp_ln111_reg_3094;
  wire \icmp_ln111_reg_3094[0]_i_1_n_5 ;
  wire icmp_ln90_12_fu_799_p2;
  wire icmp_ln90_12_reg_2807;
  wire \icmp_ln90_12_reg_2807[0]_i_2_n_5 ;
  wire \icmp_ln90_12_reg_2807[0]_i_3_n_5 ;
  wire icmp_ln90_18_fu_857_p2;
  wire icmp_ln90_18_reg_2818;
  wire \icmp_ln90_18_reg_2818[0]_i_2_n_5 ;
  wire \icmp_ln90_18_reg_2818[0]_i_3_n_5 ;
  wire icmp_ln90_19_fu_861_p2;
  wire icmp_ln90_19_reg_2824;
  wire \icmp_ln90_19_reg_2824[0]_i_2_n_5 ;
  wire \icmp_ln90_19_reg_2824[0]_i_3_n_5 ;
  wire icmp_ln90_22_fu_1305_p2;
  wire icmp_ln90_22_reg_2931;
  wire \icmp_ln90_22_reg_2931[0]_i_2_n_5 ;
  wire \icmp_ln90_22_reg_2931[0]_i_3_n_5 ;
  wire icmp_ln90_23_fu_1309_p2;
  wire icmp_ln90_23_reg_2937;
  wire \icmp_ln90_23_reg_2937[0]_i_2_n_5 ;
  wire \icmp_ln90_23_reg_2937[0]_i_3_n_5 ;
  wire icmp_ln90_27_fu_1744_p2;
  wire icmp_ln90_27_reg_3037;
  wire \icmp_ln90_27_reg_3037[0]_i_2_n_5 ;
  wire \icmp_ln90_27_reg_3037[0]_i_3_n_5 ;
  wire icmp_ln90_31_fu_426_p2;
  wire icmp_ln90_31_reg_2667;
  wire \icmp_ln90_31_reg_2667[0]_i_2_n_5 ;
  wire \icmp_ln90_31_reg_2667[0]_i_3_n_5 ;
  wire icmp_ln90_34_fu_906_p2;
  wire icmp_ln90_34_reg_2834;
  wire \icmp_ln90_34_reg_2834[0]_i_2_n_5 ;
  wire \icmp_ln90_34_reg_2834[0]_i_3_n_5 ;
  wire icmp_ln90_3_fu_204_p2;
  wire icmp_ln90_3_reg_2559;
  wire \icmp_ln90_3_reg_2559[0]_i_2_n_5 ;
  wire \icmp_ln90_3_reg_2559[0]_i_3_n_5 ;
  wire icmp_ln90_40_fu_944_p2;
  wire icmp_ln90_40_reg_2845;
  wire \icmp_ln90_40_reg_2845[0]_i_2_n_5 ;
  wire \icmp_ln90_40_reg_2845[0]_i_3_n_5 ;
  wire icmp_ln90_46_fu_1002_p2;
  wire icmp_ln90_46_reg_2856;
  wire \icmp_ln90_46_reg_2856[0]_i_2_n_5 ;
  wire \icmp_ln90_46_reg_2856[0]_i_3_n_5 ;
  wire icmp_ln90_47_fu_1006_p2;
  wire icmp_ln90_47_reg_2862;
  wire \icmp_ln90_47_reg_2862[0]_i_2_n_5 ;
  wire \icmp_ln90_47_reg_2862[0]_i_3_n_5 ;
  wire icmp_ln90_50_fu_1463_p2;
  wire icmp_ln90_50_reg_2968;
  wire \icmp_ln90_50_reg_2968[0]_i_2_n_5 ;
  wire \icmp_ln90_50_reg_2968[0]_i_3_n_5 ;
  wire icmp_ln90_51_fu_1467_p2;
  wire icmp_ln90_51_reg_2974;
  wire \icmp_ln90_51_reg_2974[0]_i_2_n_5 ;
  wire \icmp_ln90_51_reg_2974[0]_i_3_n_5 ;
  wire icmp_ln90_55_fu_1863_p2;
  wire icmp_ln90_55_reg_3063;
  wire \icmp_ln90_55_reg_3063[0]_i_2_n_5 ;
  wire \icmp_ln90_55_reg_3063[0]_i_3_n_5 ;
  wire icmp_ln90_59_fu_648_p2;
  wire icmp_ln90_59_reg_2775;
  wire \icmp_ln90_59_reg_2775[0]_i_2_n_5 ;
  wire \icmp_ln90_59_reg_2775[0]_i_3_n_5 ;
  wire icmp_ln90_62_fu_1051_p2;
  wire icmp_ln90_62_reg_2872;
  wire \icmp_ln90_62_reg_2872[0]_i_2_n_5 ;
  wire \icmp_ln90_62_reg_2872[0]_i_3_n_5 ;
  wire icmp_ln90_68_fu_1089_p2;
  wire icmp_ln90_68_reg_2883;
  wire \icmp_ln90_68_reg_2883[0]_i_2_n_5 ;
  wire \icmp_ln90_68_reg_2883[0]_i_3_n_5 ;
  wire icmp_ln90_6_fu_761_p2;
  wire icmp_ln90_6_reg_2796;
  wire \icmp_ln90_6_reg_2796[0]_i_2_n_5 ;
  wire \icmp_ln90_6_reg_2796[0]_i_3_n_5 ;
  wire icmp_ln90_74_fu_1147_p2;
  wire icmp_ln90_74_reg_2894;
  wire \icmp_ln90_74_reg_2894[0]_i_2_n_5 ;
  wire \icmp_ln90_74_reg_2894[0]_i_3_n_5 ;
  wire icmp_ln90_75_fu_1151_p2;
  wire icmp_ln90_75_reg_2900;
  wire \icmp_ln90_75_reg_2900[0]_i_2_n_5 ;
  wire \icmp_ln90_75_reg_2900[0]_i_3_n_5 ;
  wire icmp_ln90_78_fu_1621_p2;
  wire icmp_ln90_78_reg_3005;
  wire \icmp_ln90_78_reg_3005[0]_i_2_n_5 ;
  wire \icmp_ln90_78_reg_3005[0]_i_3_n_5 ;
  wire icmp_ln90_79_fu_1625_p2;
  wire icmp_ln90_79_reg_3011;
  wire \icmp_ln90_79_reg_3011[0]_i_2_n_5 ;
  wire \icmp_ln90_79_reg_3011[0]_i_3_n_5 ;
  wire icmp_ln90_83_fu_1982_p2;
  wire icmp_ln90_83_reg_3089;
  wire \icmp_ln90_83_reg_3089[0]_i_2_n_5 ;
  wire \icmp_ln90_83_reg_3089[0]_i_3_n_5 ;
  wire icmp_ln92_13_reg_2995;
  wire \icmp_ln92_13_reg_2995[0]_i_1_n_5 ;
  wire \icmp_ln92_13_reg_2995[0]_i_2_n_5 ;
  wire \icmp_ln92_13_reg_2995[0]_i_3_n_5 ;
  wire \icmp_ln92_13_reg_2995[0]_i_4_n_5 ;
  wire icmp_ln92_1_reg_2921;
  wire \icmp_ln92_1_reg_2921[0]_i_1_n_5 ;
  wire \icmp_ln92_1_reg_2921[0]_i_2_n_5 ;
  wire \icmp_ln92_1_reg_2921[0]_i_3_n_5 ;
  wire \icmp_ln92_1_reg_2921[0]_i_4_n_5 ;
  wire icmp_ln92_7_reg_2958;
  wire \icmp_ln92_7_reg_2958[0]_i_1_n_5 ;
  wire \icmp_ln92_7_reg_2958[0]_i_2_n_5 ;
  wire \icmp_ln92_7_reg_2958[0]_i_3_n_5 ;
  wire \icmp_ln92_7_reg_2958[0]_i_4_n_5 ;
  wire [3:0]max_count_10_fu_1762_p3__9;
  wire [2:0]max_count_11_fu_1823_p3;
  wire \max_count_11_reg_3052[0]_i_3_n_5 ;
  wire \max_count_11_reg_3052[2]_i_4_n_5 ;
  wire \max_count_11_reg_3052[2]_i_5_n_5 ;
  wire \max_count_11_reg_3052[3]_i_1_n_5 ;
  wire \max_count_11_reg_3052_reg[2]_0 ;
  wire \max_count_11_reg_3052_reg[2]_1 ;
  wire \max_count_11_reg_3052_reg[3]_0 ;
  wire \max_count_11_reg_3052_reg_n_5_[0] ;
  wire \max_count_11_reg_3052_reg_n_5_[1] ;
  wire \max_count_11_reg_3052_reg_n_5_[2] ;
  wire [1:0]max_count_12_fu_2068_p3__7;
  wire [3:0]max_count_13_fu_2088_p3__7;
  wire [3:0]max_count_15_fu_1508_p3;
  wire [3:0]max_count_15_reg_2984;
  wire \max_count_15_reg_2984[1]_i_2_n_5 ;
  wire \max_count_15_reg_2984[1]_i_3_n_5 ;
  wire [3:0]max_count_16_fu_1867_p3__9;
  wire [3:0]max_count_17_fu_1881_p3__9;
  wire [2:0]max_count_18_fu_1942_p3;
  wire \max_count_18_reg_3078[0]_i_3_n_5 ;
  wire \max_count_18_reg_3078[2]_i_4_n_5 ;
  wire \max_count_18_reg_3078[2]_i_5_n_5 ;
  wire \max_count_18_reg_3078[3]_i_1_n_5 ;
  wire \max_count_18_reg_3078_reg[2]_0 ;
  wire \max_count_18_reg_3078_reg[2]_1 ;
  wire \max_count_18_reg_3078_reg[3]_0 ;
  wire \max_count_18_reg_3078_reg_n_5_[0] ;
  wire \max_count_18_reg_3078_reg_n_5_[1] ;
  wire \max_count_18_reg_3078_reg_n_5_[2] ;
  wire [1:0]max_count_19_fu_2142_p3__7;
  wire [3:0]max_count_1_fu_1192_p3;
  wire [3:0]max_count_1_reg_2910;
  wire \max_count_1_reg_2910[1]_i_2_n_5 ;
  wire \max_count_1_reg_2910[1]_i_3_n_5 ;
  wire [3:0]max_count_20_fu_2162_p3__7;
  wire [3:0]max_count_2_fu_1629_p3__9;
  wire [3:0]max_count_3_fu_1643_p3__9;
  wire [2:0]max_count_4_fu_1704_p3;
  wire \max_count_4_reg_3026[0]_i_3_n_5 ;
  wire \max_count_4_reg_3026[2]_i_4_n_5 ;
  wire \max_count_4_reg_3026[2]_i_5_n_5 ;
  wire \max_count_4_reg_3026[3]_i_1_n_5 ;
  wire \max_count_4_reg_3026_reg[2]_0 ;
  wire \max_count_4_reg_3026_reg[2]_1 ;
  wire \max_count_4_reg_3026_reg[3]_0 ;
  wire \max_count_4_reg_3026_reg_n_5_[0] ;
  wire \max_count_4_reg_3026_reg_n_5_[1] ;
  wire \max_count_4_reg_3026_reg_n_5_[2] ;
  wire [1:0]max_count_5_fu_1994_p3__7;
  wire [3:0]max_count_6_fu_2014_p3__7;
  wire [3:0]max_count_8_fu_1350_p3;
  wire [3:0]max_count_8_reg_2947;
  wire \max_count_8_reg_2947[1]_i_2_n_5 ;
  wire \max_count_8_reg_2947[1]_i_3_n_5 ;
  wire [3:0]max_count_9_fu_1748_p3__9;
  wire [7:0]mux_1_0;
  wire [7:0]mux_1_0__0;
  wire [7:0]mux_1_0__1;
  wire [7:0]mux_1_1;
  wire [7:0]mux_1_1__0;
  wire [7:0]mux_1_1__1;
  wire [7:0]mux_1_2;
  wire [7:0]mux_1_2__0;
  wire [7:0]mux_1_2__1;
  wire [7:0]mux_1_3;
  wire [7:0]mux_1_3__0;
  wire [7:0]mux_1_3__1;
  wire [7:0]mux_2_0;
  wire [7:0]mux_2_0__0;
  wire [7:0]mux_2_0__1;
  wire [7:0]mux_2_1;
  wire [7:0]mux_2_1__0;
  wire [7:0]mux_2_1__1;
  wire [7:0]mux_3_0;
  wire [7:0]mux_3_0__0;
  wire [7:0]mux_3_0__1;
  wire [7:0]p_0_in;
  wire p_0_in0_out;
  wire p_0_in10_out;
  wire p_0_in11_out;
  wire p_0_in12_out;
  wire p_0_in14_out;
  wire p_0_in15_out;
  wire p_0_in16_out;
  wire p_0_in17_out;
  wire p_0_in18_out;
  wire p_0_in19_out;
  wire p_0_in1_out;
  wire p_0_in21_out;
  wire p_0_in22_out;
  wire p_0_in23_out;
  wire p_0_in25_out;
  wire p_0_in26_out;
  wire p_0_in27_out;
  wire p_0_in28_out;
  wire p_0_in2_out;
  wire p_0_in30_out;
  wire p_0_in31_out;
  wire p_0_in32_out;
  wire p_0_in33_out;
  wire p_0_in35_out;
  wire p_0_in36_out;
  wire p_0_in37_out;
  wire p_0_in39_out;
  wire p_0_in3_out;
  wire p_0_in40_out;
  wire p_0_in41_out;
  wire p_0_in42_out;
  wire p_0_in44_out;
  wire p_0_in45_out;
  wire p_0_in47_out;
  wire p_0_in48_out;
  wire p_0_in49_out;
  wire p_0_in4_out;
  wire p_0_in51_out;
  wire p_0_in52_out;
  wire p_0_in54_out;
  wire p_0_in55_out;
  wire p_0_in57_out;
  wire p_0_in5_out;
  wire p_0_in6_out;
  wire p_0_in7_out;
  wire p_0_in8_out;
  wire p_0_in9_out;
  wire p_1_in;
  wire p_1_in13_out;
  wire p_1_in20_out;
  wire p_1_in24_out;
  wire p_1_in29_out;
  wire p_1_in34_out;
  wire p_1_in38_out;
  wire p_1_in43_out;
  wire p_1_in46_out;
  wire p_1_in50_out;
  wire p_1_in53_out;
  wire p_1_in56_out;
  wire [0:0]select_ln77_15_fu_2381_p3;
  wire [0:0]select_ln77_3_fu_2245_p3;
  wire [0:0]select_ln77_9_fu_2313_p3;
  wire \src_buf_0_0_val_int_reg_reg_n_5_[0] ;
  wire \src_buf_0_0_val_int_reg_reg_n_5_[1] ;
  wire \src_buf_0_0_val_int_reg_reg_n_5_[2] ;
  wire \src_buf_0_0_val_int_reg_reg_n_5_[3] ;
  wire \src_buf_0_0_val_int_reg_reg_n_5_[4] ;
  wire \src_buf_0_0_val_int_reg_reg_n_5_[5] ;
  wire \src_buf_0_0_val_int_reg_reg_n_5_[6] ;
  wire \src_buf_0_0_val_int_reg_reg_n_5_[7] ;
  wire [23:0]\src_buf_0_1_val_int_reg_reg[23]_0 ;
  wire \src_buf_0_1_val_int_reg_reg_n_5_[0] ;
  wire \src_buf_0_1_val_int_reg_reg_n_5_[1] ;
  wire \src_buf_0_1_val_int_reg_reg_n_5_[2] ;
  wire \src_buf_0_1_val_int_reg_reg_n_5_[3] ;
  wire \src_buf_0_1_val_int_reg_reg_n_5_[4] ;
  wire \src_buf_0_1_val_int_reg_reg_n_5_[5] ;
  wire \src_buf_0_1_val_int_reg_reg_n_5_[6] ;
  wire \src_buf_0_1_val_int_reg_reg_n_5_[7] ;
  wire [23:0]\src_buf_0_2_val_int_reg_reg[23]_0 ;
  wire \src_buf_0_2_val_int_reg_reg_n_5_[0] ;
  wire \src_buf_0_2_val_int_reg_reg_n_5_[1] ;
  wire \src_buf_0_2_val_int_reg_reg_n_5_[2] ;
  wire \src_buf_0_2_val_int_reg_reg_n_5_[3] ;
  wire \src_buf_0_2_val_int_reg_reg_n_5_[4] ;
  wire \src_buf_0_2_val_int_reg_reg_n_5_[5] ;
  wire \src_buf_0_2_val_int_reg_reg_n_5_[6] ;
  wire \src_buf_0_2_val_int_reg_reg_n_5_[7] ;
  wire [23:0]\src_buf_1_0_val_int_reg_reg[23]_0 ;
  wire \src_buf_1_0_val_int_reg_reg_n_5_[0] ;
  wire \src_buf_1_0_val_int_reg_reg_n_5_[1] ;
  wire \src_buf_1_0_val_int_reg_reg_n_5_[2] ;
  wire \src_buf_1_0_val_int_reg_reg_n_5_[3] ;
  wire \src_buf_1_0_val_int_reg_reg_n_5_[4] ;
  wire \src_buf_1_0_val_int_reg_reg_n_5_[5] ;
  wire \src_buf_1_0_val_int_reg_reg_n_5_[6] ;
  wire \src_buf_1_0_val_int_reg_reg_n_5_[7] ;
  wire [23:0]\src_buf_1_1_val_int_reg_reg[23]_0 ;
  wire \src_buf_1_1_val_int_reg_reg_n_5_[0] ;
  wire \src_buf_1_1_val_int_reg_reg_n_5_[1] ;
  wire \src_buf_1_1_val_int_reg_reg_n_5_[2] ;
  wire \src_buf_1_1_val_int_reg_reg_n_5_[3] ;
  wire \src_buf_1_1_val_int_reg_reg_n_5_[4] ;
  wire \src_buf_1_1_val_int_reg_reg_n_5_[5] ;
  wire \src_buf_1_1_val_int_reg_reg_n_5_[6] ;
  wire \src_buf_1_1_val_int_reg_reg_n_5_[7] ;
  wire [23:0]\src_buf_1_2_val_int_reg_reg[23]_0 ;
  wire \src_buf_1_2_val_int_reg_reg_n_5_[0] ;
  wire \src_buf_1_2_val_int_reg_reg_n_5_[16] ;
  wire \src_buf_1_2_val_int_reg_reg_n_5_[17] ;
  wire \src_buf_1_2_val_int_reg_reg_n_5_[18] ;
  wire \src_buf_1_2_val_int_reg_reg_n_5_[19] ;
  wire \src_buf_1_2_val_int_reg_reg_n_5_[1] ;
  wire \src_buf_1_2_val_int_reg_reg_n_5_[20] ;
  wire \src_buf_1_2_val_int_reg_reg_n_5_[21] ;
  wire \src_buf_1_2_val_int_reg_reg_n_5_[22] ;
  wire \src_buf_1_2_val_int_reg_reg_n_5_[23] ;
  wire \src_buf_1_2_val_int_reg_reg_n_5_[2] ;
  wire \src_buf_1_2_val_int_reg_reg_n_5_[3] ;
  wire \src_buf_1_2_val_int_reg_reg_n_5_[4] ;
  wire \src_buf_1_2_val_int_reg_reg_n_5_[5] ;
  wire \src_buf_1_2_val_int_reg_reg_n_5_[6] ;
  wire \src_buf_1_2_val_int_reg_reg_n_5_[7] ;
  wire [23:0]\src_buf_2_0_val_int_reg_reg[23]_0 ;
  wire \src_buf_2_0_val_int_reg_reg_n_5_[0] ;
  wire \src_buf_2_0_val_int_reg_reg_n_5_[10] ;
  wire \src_buf_2_0_val_int_reg_reg_n_5_[11] ;
  wire \src_buf_2_0_val_int_reg_reg_n_5_[12] ;
  wire \src_buf_2_0_val_int_reg_reg_n_5_[13] ;
  wire \src_buf_2_0_val_int_reg_reg_n_5_[14] ;
  wire \src_buf_2_0_val_int_reg_reg_n_5_[15] ;
  wire \src_buf_2_0_val_int_reg_reg_n_5_[16] ;
  wire \src_buf_2_0_val_int_reg_reg_n_5_[17] ;
  wire \src_buf_2_0_val_int_reg_reg_n_5_[18] ;
  wire \src_buf_2_0_val_int_reg_reg_n_5_[19] ;
  wire \src_buf_2_0_val_int_reg_reg_n_5_[1] ;
  wire \src_buf_2_0_val_int_reg_reg_n_5_[20] ;
  wire \src_buf_2_0_val_int_reg_reg_n_5_[21] ;
  wire \src_buf_2_0_val_int_reg_reg_n_5_[22] ;
  wire \src_buf_2_0_val_int_reg_reg_n_5_[23] ;
  wire \src_buf_2_0_val_int_reg_reg_n_5_[2] ;
  wire \src_buf_2_0_val_int_reg_reg_n_5_[3] ;
  wire \src_buf_2_0_val_int_reg_reg_n_5_[4] ;
  wire \src_buf_2_0_val_int_reg_reg_n_5_[5] ;
  wire \src_buf_2_0_val_int_reg_reg_n_5_[6] ;
  wire \src_buf_2_0_val_int_reg_reg_n_5_[7] ;
  wire \src_buf_2_0_val_int_reg_reg_n_5_[8] ;
  wire \src_buf_2_0_val_int_reg_reg_n_5_[9] ;
  wire [23:0]\src_buf_2_1_val_int_reg_reg[23]_0 ;
  wire \src_buf_2_1_val_int_reg_reg_n_5_[0] ;
  wire \src_buf_2_1_val_int_reg_reg_n_5_[10] ;
  wire \src_buf_2_1_val_int_reg_reg_n_5_[11] ;
  wire \src_buf_2_1_val_int_reg_reg_n_5_[12] ;
  wire \src_buf_2_1_val_int_reg_reg_n_5_[13] ;
  wire \src_buf_2_1_val_int_reg_reg_n_5_[14] ;
  wire \src_buf_2_1_val_int_reg_reg_n_5_[15] ;
  wire \src_buf_2_1_val_int_reg_reg_n_5_[16] ;
  wire \src_buf_2_1_val_int_reg_reg_n_5_[17] ;
  wire \src_buf_2_1_val_int_reg_reg_n_5_[18] ;
  wire \src_buf_2_1_val_int_reg_reg_n_5_[19] ;
  wire \src_buf_2_1_val_int_reg_reg_n_5_[1] ;
  wire \src_buf_2_1_val_int_reg_reg_n_5_[20] ;
  wire \src_buf_2_1_val_int_reg_reg_n_5_[21] ;
  wire \src_buf_2_1_val_int_reg_reg_n_5_[22] ;
  wire \src_buf_2_1_val_int_reg_reg_n_5_[23] ;
  wire \src_buf_2_1_val_int_reg_reg_n_5_[2] ;
  wire \src_buf_2_1_val_int_reg_reg_n_5_[3] ;
  wire \src_buf_2_1_val_int_reg_reg_n_5_[4] ;
  wire \src_buf_2_1_val_int_reg_reg_n_5_[5] ;
  wire \src_buf_2_1_val_int_reg_reg_n_5_[6] ;
  wire \src_buf_2_1_val_int_reg_reg_n_5_[7] ;
  wire \src_buf_2_1_val_int_reg_reg_n_5_[8] ;
  wire \src_buf_2_1_val_int_reg_reg_n_5_[9] ;
  wire \src_buf_2_2_val_int_reg_reg[0]_0 ;
  wire [23:0]\src_buf_2_2_val_int_reg_reg[23]_0 ;
  wire \src_buf_2_2_val_int_reg_reg_n_5_[0] ;
  wire \src_buf_2_2_val_int_reg_reg_n_5_[10] ;
  wire \src_buf_2_2_val_int_reg_reg_n_5_[11] ;
  wire \src_buf_2_2_val_int_reg_reg_n_5_[12] ;
  wire \src_buf_2_2_val_int_reg_reg_n_5_[13] ;
  wire \src_buf_2_2_val_int_reg_reg_n_5_[14] ;
  wire \src_buf_2_2_val_int_reg_reg_n_5_[15] ;
  wire \src_buf_2_2_val_int_reg_reg_n_5_[16] ;
  wire \src_buf_2_2_val_int_reg_reg_n_5_[17] ;
  wire \src_buf_2_2_val_int_reg_reg_n_5_[18] ;
  wire \src_buf_2_2_val_int_reg_reg_n_5_[19] ;
  wire \src_buf_2_2_val_int_reg_reg_n_5_[1] ;
  wire \src_buf_2_2_val_int_reg_reg_n_5_[20] ;
  wire \src_buf_2_2_val_int_reg_reg_n_5_[21] ;
  wire \src_buf_2_2_val_int_reg_reg_n_5_[22] ;
  wire \src_buf_2_2_val_int_reg_reg_n_5_[23] ;
  wire \src_buf_2_2_val_int_reg_reg_n_5_[2] ;
  wire \src_buf_2_2_val_int_reg_reg_n_5_[3] ;
  wire \src_buf_2_2_val_int_reg_reg_n_5_[4] ;
  wire \src_buf_2_2_val_int_reg_reg_n_5_[5] ;
  wire \src_buf_2_2_val_int_reg_reg_n_5_[6] ;
  wire \src_buf_2_2_val_int_reg_reg_n_5_[7] ;
  wire \src_buf_2_2_val_int_reg_reg_n_5_[8] ;
  wire \src_buf_2_2_val_int_reg_reg_n_5_[9] ;
  wire [7:0]tmp_10_fu_508_p4;
  wire [7:0]tmp_10_reg_2691;
  wire \tmp_10_reg_2691_pp0_iter3_reg_reg[0]_srl3_n_5 ;
  wire \tmp_10_reg_2691_pp0_iter3_reg_reg[1]_srl3_n_5 ;
  wire \tmp_10_reg_2691_pp0_iter3_reg_reg[2]_srl3_n_5 ;
  wire \tmp_10_reg_2691_pp0_iter3_reg_reg[3]_srl3_n_5 ;
  wire \tmp_10_reg_2691_pp0_iter3_reg_reg[4]_srl3_n_5 ;
  wire \tmp_10_reg_2691_pp0_iter3_reg_reg[5]_srl3_n_5 ;
  wire \tmp_10_reg_2691_pp0_iter3_reg_reg[6]_srl3_n_5 ;
  wire \tmp_10_reg_2691_pp0_iter3_reg_reg[7]_srl3_n_5 ;
  wire [7:0]tmp_10_reg_2691_pp0_iter4_reg;
  wire [7:0]tmp_11_fu_518_p4;
  wire [7:0]tmp_11_reg_2699;
  wire [7:0]tmp_11_reg_2699_pp0_iter1_reg;
  wire \tmp_11_reg_2699_pp0_iter3_reg_reg[0]_srl2_n_5 ;
  wire \tmp_11_reg_2699_pp0_iter3_reg_reg[1]_srl2_n_5 ;
  wire \tmp_11_reg_2699_pp0_iter3_reg_reg[2]_srl2_n_5 ;
  wire \tmp_11_reg_2699_pp0_iter3_reg_reg[3]_srl2_n_5 ;
  wire \tmp_11_reg_2699_pp0_iter3_reg_reg[4]_srl2_n_5 ;
  wire \tmp_11_reg_2699_pp0_iter3_reg_reg[5]_srl2_n_5 ;
  wire \tmp_11_reg_2699_pp0_iter3_reg_reg[6]_srl2_n_5 ;
  wire \tmp_11_reg_2699_pp0_iter3_reg_reg[7]_srl2_n_5 ;
  wire [7:0]tmp_11_reg_2699_pp0_iter4_reg;
  wire [7:0]tmp_12_fu_528_p4;
  wire [7:0]tmp_12_reg_2709;
  wire [7:0]tmp_12_reg_2709_pp0_iter1_reg;
  wire \tmp_12_reg_2709_pp0_iter3_reg_reg[0]_srl2_n_5 ;
  wire \tmp_12_reg_2709_pp0_iter3_reg_reg[1]_srl2_n_5 ;
  wire \tmp_12_reg_2709_pp0_iter3_reg_reg[2]_srl2_n_5 ;
  wire \tmp_12_reg_2709_pp0_iter3_reg_reg[3]_srl2_n_5 ;
  wire \tmp_12_reg_2709_pp0_iter3_reg_reg[4]_srl2_n_5 ;
  wire \tmp_12_reg_2709_pp0_iter3_reg_reg[5]_srl2_n_5 ;
  wire \tmp_12_reg_2709_pp0_iter3_reg_reg[6]_srl2_n_5 ;
  wire \tmp_12_reg_2709_pp0_iter3_reg_reg[7]_srl2_n_5 ;
  wire [7:0]tmp_12_reg_2709_pp0_iter4_reg;
  wire [7:0]tmp_13_fu_538_p4;
  wire [7:0]tmp_13_reg_2719;
  wire [7:0]tmp_13_reg_2719_pp0_iter1_reg;
  wire [7:0]tmp_13_reg_2719_pp0_iter2_reg;
  wire [7:0]tmp_13_reg_2719_pp0_iter3_reg;
  wire [7:0]tmp_13_reg_2719_pp0_iter4_reg;
  wire [7:0]tmp_14_reg_2729;
  wire [7:0]tmp_14_reg_2729_pp0_iter1_reg;
  wire [7:0]tmp_14_reg_2729_pp0_iter2_reg;
  wire [7:0]tmp_14_reg_2729_pp0_iter3_reg;
  wire [7:0]tmp_14_reg_2729_pp0_iter4_reg;
  wire [7:0]tmp_15_reg_2741;
  wire [7:0]tmp_15_reg_2741_pp0_iter1_reg;
  wire [7:0]tmp_15_reg_2741_pp0_iter2_reg;
  wire [7:0]tmp_15_reg_2741_pp0_iter3_reg;
  wire [7:0]tmp_15_reg_2741_pp0_iter4_reg;
  wire [7:0]tmp_16_reg_2753;
  wire [7:0]tmp_16_reg_2753_pp0_iter1_reg;
  wire [7:0]tmp_16_reg_2753_pp0_iter2_reg;
  wire [7:0]tmp_16_reg_2753_pp0_iter3_reg;
  wire [7:0]tmp_16_reg_2753_pp0_iter4_reg;
  wire \tmp_17_reg_2765_pp0_iter3_reg_reg[0]_srl4_n_5 ;
  wire \tmp_17_reg_2765_pp0_iter3_reg_reg[1]_srl4_n_5 ;
  wire \tmp_17_reg_2765_pp0_iter3_reg_reg[2]_srl4_n_5 ;
  wire \tmp_17_reg_2765_pp0_iter3_reg_reg[3]_srl4_n_5 ;
  wire \tmp_17_reg_2765_pp0_iter3_reg_reg[4]_srl4_n_5 ;
  wire \tmp_17_reg_2765_pp0_iter3_reg_reg[5]_srl4_n_5 ;
  wire \tmp_17_reg_2765_pp0_iter3_reg_reg[6]_srl4_n_5 ;
  wire \tmp_17_reg_2765_pp0_iter3_reg_reg[7]_srl4_n_5 ;
  wire [7:0]tmp_17_reg_2765_pp0_iter4_reg;
  wire [2:1]tmp_18_fu_2412_p10;
  wire [7:0]tmp_18_fu_2412_p11;
  wire [2:1]tmp_19_fu_2427_p10;
  wire [7:0]tmp_19_fu_2427_p11;
  wire [7:0]tmp_1_fu_286_p4;
  wire [7:0]tmp_1_reg_2583;
  wire \tmp_1_reg_2583_pp0_iter3_reg_reg[0]_srl3_n_5 ;
  wire \tmp_1_reg_2583_pp0_iter3_reg_reg[1]_srl3_n_5 ;
  wire \tmp_1_reg_2583_pp0_iter3_reg_reg[2]_srl3_n_5 ;
  wire \tmp_1_reg_2583_pp0_iter3_reg_reg[3]_srl3_n_5 ;
  wire \tmp_1_reg_2583_pp0_iter3_reg_reg[4]_srl3_n_5 ;
  wire \tmp_1_reg_2583_pp0_iter3_reg_reg[5]_srl3_n_5 ;
  wire \tmp_1_reg_2583_pp0_iter3_reg_reg[6]_srl3_n_5 ;
  wire \tmp_1_reg_2583_pp0_iter3_reg_reg[7]_srl3_n_5 ;
  wire [7:0]tmp_1_reg_2583_pp0_iter4_reg;
  wire [2:1]tmp_20_fu_2442_p10;
  wire [7:0]tmp_20_fu_2442_p11;
  wire [7:0]tmp_2_fu_296_p4;
  wire [7:0]tmp_2_reg_2591;
  wire [7:0]tmp_2_reg_2591_pp0_iter1_reg;
  wire \tmp_2_reg_2591_pp0_iter3_reg_reg[0]_srl2_n_5 ;
  wire \tmp_2_reg_2591_pp0_iter3_reg_reg[1]_srl2_n_5 ;
  wire \tmp_2_reg_2591_pp0_iter3_reg_reg[2]_srl2_n_5 ;
  wire \tmp_2_reg_2591_pp0_iter3_reg_reg[3]_srl2_n_5 ;
  wire \tmp_2_reg_2591_pp0_iter3_reg_reg[4]_srl2_n_5 ;
  wire \tmp_2_reg_2591_pp0_iter3_reg_reg[5]_srl2_n_5 ;
  wire \tmp_2_reg_2591_pp0_iter3_reg_reg[6]_srl2_n_5 ;
  wire \tmp_2_reg_2591_pp0_iter3_reg_reg[7]_srl2_n_5 ;
  wire [7:0]tmp_2_reg_2591_pp0_iter4_reg;
  wire [7:0]tmp_3_fu_306_p4;
  wire [7:0]tmp_3_reg_2601;
  wire [7:0]tmp_3_reg_2601_pp0_iter1_reg;
  wire \tmp_3_reg_2601_pp0_iter3_reg_reg[0]_srl2_n_5 ;
  wire \tmp_3_reg_2601_pp0_iter3_reg_reg[1]_srl2_n_5 ;
  wire \tmp_3_reg_2601_pp0_iter3_reg_reg[2]_srl2_n_5 ;
  wire \tmp_3_reg_2601_pp0_iter3_reg_reg[3]_srl2_n_5 ;
  wire \tmp_3_reg_2601_pp0_iter3_reg_reg[4]_srl2_n_5 ;
  wire \tmp_3_reg_2601_pp0_iter3_reg_reg[5]_srl2_n_5 ;
  wire \tmp_3_reg_2601_pp0_iter3_reg_reg[6]_srl2_n_5 ;
  wire \tmp_3_reg_2601_pp0_iter3_reg_reg[7]_srl2_n_5 ;
  wire [7:0]tmp_3_reg_2601_pp0_iter4_reg;
  wire [7:0]tmp_4_fu_316_p4;
  wire [7:0]tmp_4_reg_2611;
  wire [7:0]tmp_4_reg_2611_pp0_iter1_reg;
  wire [7:0]tmp_4_reg_2611_pp0_iter2_reg;
  wire [7:0]tmp_4_reg_2611_pp0_iter3_reg;
  wire [7:0]tmp_4_reg_2611_pp0_iter4_reg;
  wire [7:0]tmp_5_reg_2621;
  wire [7:0]tmp_5_reg_2621_pp0_iter1_reg;
  wire [7:0]tmp_5_reg_2621_pp0_iter2_reg;
  wire [7:0]tmp_5_reg_2621_pp0_iter3_reg;
  wire [7:0]tmp_5_reg_2621_pp0_iter4_reg;
  wire [7:0]tmp_6_reg_2633;
  wire [7:0]tmp_6_reg_2633_pp0_iter1_reg;
  wire [7:0]tmp_6_reg_2633_pp0_iter2_reg;
  wire [7:0]tmp_6_reg_2633_pp0_iter3_reg;
  wire [7:0]tmp_6_reg_2633_pp0_iter4_reg;
  wire [7:0]tmp_7_reg_2645;
  wire [7:0]tmp_7_reg_2645_pp0_iter1_reg;
  wire [7:0]tmp_7_reg_2645_pp0_iter2_reg;
  wire [7:0]tmp_7_reg_2645_pp0_iter3_reg;
  wire [7:0]tmp_7_reg_2645_pp0_iter4_reg;
  wire \tmp_8_reg_2657_pp0_iter3_reg_reg[0]_srl4_n_5 ;
  wire \tmp_8_reg_2657_pp0_iter3_reg_reg[1]_srl4_n_5 ;
  wire \tmp_8_reg_2657_pp0_iter3_reg_reg[2]_srl4_n_5 ;
  wire \tmp_8_reg_2657_pp0_iter3_reg_reg[3]_srl4_n_5 ;
  wire \tmp_8_reg_2657_pp0_iter3_reg_reg[4]_srl4_n_5 ;
  wire \tmp_8_reg_2657_pp0_iter3_reg_reg[5]_srl4_n_5 ;
  wire \tmp_8_reg_2657_pp0_iter3_reg_reg[6]_srl4_n_5 ;
  wire \tmp_8_reg_2657_pp0_iter3_reg_reg[7]_srl4_n_5 ;
  wire [7:0]tmp_8_reg_2657_pp0_iter4_reg;
  wire [7:0]tmp_9_fu_498_p4;
  wire [7:0]tmp_9_reg_2683;
  wire \tmp_9_reg_2683_pp0_iter3_reg_reg[0]_srl3_n_5 ;
  wire \tmp_9_reg_2683_pp0_iter3_reg_reg[1]_srl3_n_5 ;
  wire \tmp_9_reg_2683_pp0_iter3_reg_reg[2]_srl3_n_5 ;
  wire \tmp_9_reg_2683_pp0_iter3_reg_reg[3]_srl3_n_5 ;
  wire \tmp_9_reg_2683_pp0_iter3_reg_reg[4]_srl3_n_5 ;
  wire \tmp_9_reg_2683_pp0_iter3_reg_reg[5]_srl3_n_5 ;
  wire \tmp_9_reg_2683_pp0_iter3_reg_reg[6]_srl3_n_5 ;
  wire \tmp_9_reg_2683_pp0_iter3_reg_reg[7]_srl3_n_5 ;
  wire [7:0]tmp_9_reg_2683_pp0_iter4_reg;
  wire [7:0]tmp_s_fu_276_p4;
  wire [7:0]tmp_s_reg_2575;
  wire \tmp_s_reg_2575_pp0_iter3_reg_reg[0]_srl3_n_5 ;
  wire \tmp_s_reg_2575_pp0_iter3_reg_reg[1]_srl3_n_5 ;
  wire \tmp_s_reg_2575_pp0_iter3_reg_reg[2]_srl3_n_5 ;
  wire \tmp_s_reg_2575_pp0_iter3_reg_reg[3]_srl3_n_5 ;
  wire \tmp_s_reg_2575_pp0_iter3_reg_reg[4]_srl3_n_5 ;
  wire \tmp_s_reg_2575_pp0_iter3_reg_reg[5]_srl3_n_5 ;
  wire \tmp_s_reg_2575_pp0_iter3_reg_reg[6]_srl3_n_5 ;
  wire \tmp_s_reg_2575_pp0_iter3_reg_reg[7]_srl3_n_5 ;
  wire [7:0]tmp_s_reg_2575_pp0_iter4_reg;
  wire [7:0]trunc_ln73_1_reg_2475;
  wire \trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[0]_srl3_n_5 ;
  wire \trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[1]_srl3_n_5 ;
  wire \trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[2]_srl3_n_5 ;
  wire \trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[3]_srl3_n_5 ;
  wire \trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[4]_srl3_n_5 ;
  wire \trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[5]_srl3_n_5 ;
  wire \trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[6]_srl3_n_5 ;
  wire \trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[7]_srl3_n_5 ;
  wire [7:0]trunc_ln73_1_reg_2475_pp0_iter4_reg;
  wire [7:0]trunc_ln73_2_reg_2483;
  wire [7:0]trunc_ln73_2_reg_2483_pp0_iter1_reg;
  wire \trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[0]_srl2_n_5 ;
  wire \trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[1]_srl2_n_5 ;
  wire \trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[2]_srl2_n_5 ;
  wire \trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[3]_srl2_n_5 ;
  wire \trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[4]_srl2_n_5 ;
  wire \trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[5]_srl2_n_5 ;
  wire \trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[6]_srl2_n_5 ;
  wire \trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[7]_srl2_n_5 ;
  wire [7:0]trunc_ln73_2_reg_2483_pp0_iter4_reg;
  wire [7:0]trunc_ln73_3_reg_2493;
  wire [7:0]trunc_ln73_3_reg_2493_pp0_iter1_reg;
  wire \trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[0]_srl2_n_5 ;
  wire \trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[1]_srl2_n_5 ;
  wire \trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[2]_srl2_n_5 ;
  wire \trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[3]_srl2_n_5 ;
  wire \trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[4]_srl2_n_5 ;
  wire \trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[5]_srl2_n_5 ;
  wire \trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[6]_srl2_n_5 ;
  wire \trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[7]_srl2_n_5 ;
  wire [7:0]trunc_ln73_3_reg_2493_pp0_iter4_reg;
  wire [7:0]trunc_ln73_4_reg_2503;
  wire [7:0]trunc_ln73_4_reg_2503_pp0_iter1_reg;
  wire [7:0]trunc_ln73_4_reg_2503_pp0_iter2_reg;
  wire [7:0]trunc_ln73_4_reg_2503_pp0_iter3_reg;
  wire [7:0]trunc_ln73_4_reg_2503_pp0_iter4_reg;
  wire [7:0]trunc_ln73_5_reg_2513;
  wire [7:0]trunc_ln73_5_reg_2513_pp0_iter1_reg;
  wire [7:0]trunc_ln73_5_reg_2513_pp0_iter2_reg;
  wire [7:0]trunc_ln73_5_reg_2513_pp0_iter3_reg;
  wire [7:0]trunc_ln73_5_reg_2513_pp0_iter4_reg;
  wire [7:0]trunc_ln73_6_reg_2525;
  wire [7:0]trunc_ln73_6_reg_2525_pp0_iter1_reg;
  wire [7:0]trunc_ln73_6_reg_2525_pp0_iter2_reg;
  wire [7:0]trunc_ln73_6_reg_2525_pp0_iter3_reg;
  wire [7:0]trunc_ln73_6_reg_2525_pp0_iter4_reg;
  wire [7:0]trunc_ln73_7_reg_2537;
  wire [7:0]trunc_ln73_7_reg_2537_pp0_iter1_reg;
  wire [7:0]trunc_ln73_7_reg_2537_pp0_iter2_reg;
  wire [7:0]trunc_ln73_7_reg_2537_pp0_iter3_reg;
  wire [7:0]trunc_ln73_7_reg_2537_pp0_iter4_reg;
  wire \trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[0]_srl4_n_5 ;
  wire \trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[1]_srl4_n_5 ;
  wire \trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[2]_srl4_n_5 ;
  wire \trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[3]_srl4_n_5 ;
  wire \trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[4]_srl4_n_5 ;
  wire \trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[5]_srl4_n_5 ;
  wire \trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[6]_srl4_n_5 ;
  wire \trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[7]_srl4_n_5 ;
  wire [7:0]trunc_ln73_8_reg_2549_pp0_iter4_reg;
  wire [7:0]trunc_ln73_reg_2467;
  wire \trunc_ln73_reg_2467_pp0_iter3_reg_reg[0]_srl3_n_5 ;
  wire \trunc_ln73_reg_2467_pp0_iter3_reg_reg[1]_srl3_n_5 ;
  wire \trunc_ln73_reg_2467_pp0_iter3_reg_reg[2]_srl3_n_5 ;
  wire \trunc_ln73_reg_2467_pp0_iter3_reg_reg[3]_srl3_n_5 ;
  wire \trunc_ln73_reg_2467_pp0_iter3_reg_reg[4]_srl3_n_5 ;
  wire \trunc_ln73_reg_2467_pp0_iter3_reg_reg[5]_srl3_n_5 ;
  wire \trunc_ln73_reg_2467_pp0_iter3_reg_reg[6]_srl3_n_5 ;
  wire \trunc_ln73_reg_2467_pp0_iter3_reg_reg[7]_srl3_n_5 ;
  wire [7:0]trunc_ln73_reg_2467_pp0_iter4_reg;
  wire [2:0]zext_ln84_14_reg_2942;
  wire [2:0]zext_ln84_14_reg_2942_pp0_iter3_reg;
  wire [2:0]zext_ln84_16_reg_2952;
  wire \zext_ln84_16_reg_2952[2]_i_4_n_5 ;
  wire \zext_ln84_16_reg_2952[2]_i_5_n_5 ;
  wire \zext_ln84_16_reg_2952[2]_i_6_n_5 ;
  wire \zext_ln84_16_reg_2952[2]_i_7_n_5 ;
  wire [2:0]zext_ln84_16_reg_2952_pp0_iter3_reg;
  wire [2:0]zext_ln84_18_reg_3042;
  wire [2:0]zext_ln84_20_reg_3047;
  wire \zext_ln84_20_reg_3047[1]_i_2_n_5 ;
  wire \zext_ln84_20_reg_3047[1]_i_3_n_5 ;
  wire \zext_ln84_20_reg_3047[1]_i_4_n_5 ;
  wire [2:0]zext_ln84_25_reg_2979;
  wire [2:0]zext_ln84_25_reg_2979_pp0_iter3_reg;
  wire [2:0]zext_ln84_27_reg_2989;
  wire \zext_ln84_27_reg_2989[2]_i_4_n_5 ;
  wire \zext_ln84_27_reg_2989[2]_i_5_n_5 ;
  wire \zext_ln84_27_reg_2989[2]_i_6_n_5 ;
  wire \zext_ln84_27_reg_2989[2]_i_7_n_5 ;
  wire [2:0]zext_ln84_27_reg_2989_pp0_iter3_reg;
  wire [2:0]zext_ln84_29_reg_3068;
  wire [2:0]zext_ln84_31_reg_3073;
  wire \zext_ln84_31_reg_3073[1]_i_2_n_5 ;
  wire \zext_ln84_31_reg_3073[1]_i_3_n_5 ;
  wire \zext_ln84_31_reg_3073[1]_i_4_n_5 ;
  wire [2:0]zext_ln84_3_reg_2905;
  wire [2:0]zext_ln84_3_reg_2905_pp0_iter3_reg;
  wire [2:0]zext_ln84_5_reg_2915;
  wire \zext_ln84_5_reg_2915[2]_i_4_n_5 ;
  wire \zext_ln84_5_reg_2915[2]_i_5_n_5 ;
  wire \zext_ln84_5_reg_2915[2]_i_6_n_5 ;
  wire \zext_ln84_5_reg_2915[2]_i_7_n_5 ;
  wire [2:0]zext_ln84_5_reg_2915_pp0_iter3_reg;
  wire [2:0]zext_ln84_7_reg_3016;
  wire [2:0]zext_ln84_9_reg_3021;
  wire \zext_ln84_9_reg_3021[1]_i_2_n_5 ;
  wire \zext_ln84_9_reg_3021[1]_i_3_n_5 ;
  wire \zext_ln84_9_reg_3021[1]_i_4_n_5 ;
  wire \zext_ln84_9_reg_3021[2]_i_2_n_5 ;

  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \OutputValues_reg_736[0]_i_1 
       (.I0(trunc_ln73_8_reg_2549_pp0_iter4_reg[0]),
        .I1(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I2(mux_3_0[0]),
        .I3(ap_return_int_reg[0]),
        .I4(ap_ce_reg),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \OutputValues_reg_736[10]_i_1 
       (.I0(tmp_8_reg_2657_pp0_iter4_reg[2]),
        .I1(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I2(mux_3_0__0[2]),
        .I3(ap_return_int_reg[10]),
        .I4(ap_ce_reg),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \OutputValues_reg_736[11]_i_1 
       (.I0(tmp_8_reg_2657_pp0_iter4_reg[3]),
        .I1(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I2(mux_3_0__0[3]),
        .I3(ap_return_int_reg[11]),
        .I4(ap_ce_reg),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \OutputValues_reg_736[12]_i_1 
       (.I0(tmp_8_reg_2657_pp0_iter4_reg[4]),
        .I1(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I2(mux_3_0__0[4]),
        .I3(ap_return_int_reg[12]),
        .I4(ap_ce_reg),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \OutputValues_reg_736[13]_i_1 
       (.I0(tmp_8_reg_2657_pp0_iter4_reg[5]),
        .I1(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I2(mux_3_0__0[5]),
        .I3(ap_return_int_reg[13]),
        .I4(ap_ce_reg),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \OutputValues_reg_736[14]_i_1 
       (.I0(tmp_8_reg_2657_pp0_iter4_reg[6]),
        .I1(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I2(mux_3_0__0[6]),
        .I3(ap_return_int_reg[14]),
        .I4(ap_ce_reg),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \OutputValues_reg_736[15]_i_1 
       (.I0(tmp_8_reg_2657_pp0_iter4_reg[7]),
        .I1(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I2(mux_3_0__0[7]),
        .I3(ap_return_int_reg[15]),
        .I4(ap_ce_reg),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \OutputValues_reg_736[16]_i_1 
       (.I0(tmp_17_reg_2765_pp0_iter4_reg[0]),
        .I1(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I2(mux_3_0__1[0]),
        .I3(ap_return_int_reg[16]),
        .I4(ap_ce_reg),
        .O(D[16]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \OutputValues_reg_736[17]_i_1 
       (.I0(tmp_17_reg_2765_pp0_iter4_reg[1]),
        .I1(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I2(mux_3_0__1[1]),
        .I3(ap_return_int_reg[17]),
        .I4(ap_ce_reg),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \OutputValues_reg_736[18]_i_1 
       (.I0(tmp_17_reg_2765_pp0_iter4_reg[2]),
        .I1(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I2(mux_3_0__1[2]),
        .I3(ap_return_int_reg[18]),
        .I4(ap_ce_reg),
        .O(D[18]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \OutputValues_reg_736[19]_i_1 
       (.I0(tmp_17_reg_2765_pp0_iter4_reg[3]),
        .I1(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I2(mux_3_0__1[3]),
        .I3(ap_return_int_reg[19]),
        .I4(ap_ce_reg),
        .O(D[19]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \OutputValues_reg_736[1]_i_1 
       (.I0(trunc_ln73_8_reg_2549_pp0_iter4_reg[1]),
        .I1(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I2(mux_3_0[1]),
        .I3(ap_return_int_reg[1]),
        .I4(ap_ce_reg),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \OutputValues_reg_736[20]_i_1 
       (.I0(tmp_17_reg_2765_pp0_iter4_reg[4]),
        .I1(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I2(mux_3_0__1[4]),
        .I3(ap_return_int_reg[20]),
        .I4(ap_ce_reg),
        .O(D[20]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \OutputValues_reg_736[21]_i_1 
       (.I0(tmp_17_reg_2765_pp0_iter4_reg[5]),
        .I1(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I2(mux_3_0__1[5]),
        .I3(ap_return_int_reg[21]),
        .I4(ap_ce_reg),
        .O(D[21]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \OutputValues_reg_736[22]_i_1 
       (.I0(tmp_17_reg_2765_pp0_iter4_reg[6]),
        .I1(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I2(mux_3_0__1[6]),
        .I3(ap_return_int_reg[22]),
        .I4(ap_ce_reg),
        .O(D[22]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \OutputValues_reg_736[23]_i_2 
       (.I0(tmp_17_reg_2765_pp0_iter4_reg[7]),
        .I1(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I2(mux_3_0__1[7]),
        .I3(ap_return_int_reg[23]),
        .I4(ap_ce_reg),
        .O(D[23]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \OutputValues_reg_736[2]_i_1 
       (.I0(trunc_ln73_8_reg_2549_pp0_iter4_reg[2]),
        .I1(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I2(mux_3_0[2]),
        .I3(ap_return_int_reg[2]),
        .I4(ap_ce_reg),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \OutputValues_reg_736[3]_i_1 
       (.I0(trunc_ln73_8_reg_2549_pp0_iter4_reg[3]),
        .I1(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I2(mux_3_0[3]),
        .I3(ap_return_int_reg[3]),
        .I4(ap_ce_reg),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \OutputValues_reg_736[4]_i_1 
       (.I0(trunc_ln73_8_reg_2549_pp0_iter4_reg[4]),
        .I1(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I2(mux_3_0[4]),
        .I3(ap_return_int_reg[4]),
        .I4(ap_ce_reg),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \OutputValues_reg_736[5]_i_1 
       (.I0(trunc_ln73_8_reg_2549_pp0_iter4_reg[5]),
        .I1(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I2(mux_3_0[5]),
        .I3(ap_return_int_reg[5]),
        .I4(ap_ce_reg),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \OutputValues_reg_736[6]_i_1 
       (.I0(trunc_ln73_8_reg_2549_pp0_iter4_reg[6]),
        .I1(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I2(mux_3_0[6]),
        .I3(ap_return_int_reg[6]),
        .I4(ap_ce_reg),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \OutputValues_reg_736[7]_i_1 
       (.I0(trunc_ln73_8_reg_2549_pp0_iter4_reg[7]),
        .I1(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I2(mux_3_0[7]),
        .I3(ap_return_int_reg[7]),
        .I4(ap_ce_reg),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \OutputValues_reg_736[8]_i_1 
       (.I0(tmp_8_reg_2657_pp0_iter4_reg[0]),
        .I1(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I2(mux_3_0__0[0]),
        .I3(ap_return_int_reg[8]),
        .I4(ap_ce_reg),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \OutputValues_reg_736[9]_i_1 
       (.I0(tmp_8_reg_2657_pp0_iter4_reg[1]),
        .I1(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I2(mux_3_0__0[1]),
        .I3(ap_return_int_reg[9]),
        .I4(ap_ce_reg),
        .O(D[9]));
  MUXF8 \OutputValues_reg_736_reg[0]_i_2 
       (.I0(mux_2_0[0]),
        .I1(mux_2_1[0]),
        .O(mux_3_0[0]),
        .S(tmp_18_fu_2412_p10[2]));
  MUXF8 \OutputValues_reg_736_reg[10]_i_2 
       (.I0(mux_2_0__0[2]),
        .I1(mux_2_1__0[2]),
        .O(mux_3_0__0[2]),
        .S(tmp_19_fu_2427_p10[2]));
  MUXF8 \OutputValues_reg_736_reg[11]_i_2 
       (.I0(mux_2_0__0[3]),
        .I1(mux_2_1__0[3]),
        .O(mux_3_0__0[3]),
        .S(tmp_19_fu_2427_p10[2]));
  MUXF8 \OutputValues_reg_736_reg[12]_i_2 
       (.I0(mux_2_0__0[4]),
        .I1(mux_2_1__0[4]),
        .O(mux_3_0__0[4]),
        .S(tmp_19_fu_2427_p10[2]));
  MUXF8 \OutputValues_reg_736_reg[13]_i_2 
       (.I0(mux_2_0__0[5]),
        .I1(mux_2_1__0[5]),
        .O(mux_3_0__0[5]),
        .S(tmp_19_fu_2427_p10[2]));
  MUXF8 \OutputValues_reg_736_reg[14]_i_2 
       (.I0(mux_2_0__0[6]),
        .I1(mux_2_1__0[6]),
        .O(mux_3_0__0[6]),
        .S(tmp_19_fu_2427_p10[2]));
  MUXF8 \OutputValues_reg_736_reg[15]_i_2 
       (.I0(mux_2_0__0[7]),
        .I1(mux_2_1__0[7]),
        .O(mux_3_0__0[7]),
        .S(tmp_19_fu_2427_p10[2]));
  MUXF8 \OutputValues_reg_736_reg[16]_i_2 
       (.I0(mux_2_0__1[0]),
        .I1(mux_2_1__1[0]),
        .O(mux_3_0__1[0]),
        .S(tmp_20_fu_2442_p10[2]));
  MUXF8 \OutputValues_reg_736_reg[17]_i_2 
       (.I0(mux_2_0__1[1]),
        .I1(mux_2_1__1[1]),
        .O(mux_3_0__1[1]),
        .S(tmp_20_fu_2442_p10[2]));
  MUXF8 \OutputValues_reg_736_reg[18]_i_2 
       (.I0(mux_2_0__1[2]),
        .I1(mux_2_1__1[2]),
        .O(mux_3_0__1[2]),
        .S(tmp_20_fu_2442_p10[2]));
  MUXF8 \OutputValues_reg_736_reg[19]_i_2 
       (.I0(mux_2_0__1[3]),
        .I1(mux_2_1__1[3]),
        .O(mux_3_0__1[3]),
        .S(tmp_20_fu_2442_p10[2]));
  MUXF8 \OutputValues_reg_736_reg[1]_i_2 
       (.I0(mux_2_0[1]),
        .I1(mux_2_1[1]),
        .O(mux_3_0[1]),
        .S(tmp_18_fu_2412_p10[2]));
  MUXF8 \OutputValues_reg_736_reg[20]_i_2 
       (.I0(mux_2_0__1[4]),
        .I1(mux_2_1__1[4]),
        .O(mux_3_0__1[4]),
        .S(tmp_20_fu_2442_p10[2]));
  MUXF8 \OutputValues_reg_736_reg[21]_i_2 
       (.I0(mux_2_0__1[5]),
        .I1(mux_2_1__1[5]),
        .O(mux_3_0__1[5]),
        .S(tmp_20_fu_2442_p10[2]));
  MUXF8 \OutputValues_reg_736_reg[22]_i_2 
       (.I0(mux_2_0__1[6]),
        .I1(mux_2_1__1[6]),
        .O(mux_3_0__1[6]),
        .S(tmp_20_fu_2442_p10[2]));
  MUXF8 \OutputValues_reg_736_reg[23]_i_3 
       (.I0(mux_2_0__1[7]),
        .I1(mux_2_1__1[7]),
        .O(mux_3_0__1[7]),
        .S(tmp_20_fu_2442_p10[2]));
  MUXF8 \OutputValues_reg_736_reg[2]_i_2 
       (.I0(mux_2_0[2]),
        .I1(mux_2_1[2]),
        .O(mux_3_0[2]),
        .S(tmp_18_fu_2412_p10[2]));
  MUXF8 \OutputValues_reg_736_reg[3]_i_2 
       (.I0(mux_2_0[3]),
        .I1(mux_2_1[3]),
        .O(mux_3_0[3]),
        .S(tmp_18_fu_2412_p10[2]));
  MUXF8 \OutputValues_reg_736_reg[4]_i_2 
       (.I0(mux_2_0[4]),
        .I1(mux_2_1[4]),
        .O(mux_3_0[4]),
        .S(tmp_18_fu_2412_p10[2]));
  MUXF8 \OutputValues_reg_736_reg[5]_i_2 
       (.I0(mux_2_0[5]),
        .I1(mux_2_1[5]),
        .O(mux_3_0[5]),
        .S(tmp_18_fu_2412_p10[2]));
  MUXF8 \OutputValues_reg_736_reg[6]_i_2 
       (.I0(mux_2_0[6]),
        .I1(mux_2_1[6]),
        .O(mux_3_0[6]),
        .S(tmp_18_fu_2412_p10[2]));
  MUXF8 \OutputValues_reg_736_reg[7]_i_2 
       (.I0(mux_2_0[7]),
        .I1(mux_2_1[7]),
        .O(mux_3_0[7]),
        .S(tmp_18_fu_2412_p10[2]));
  MUXF8 \OutputValues_reg_736_reg[8]_i_2 
       (.I0(mux_2_0__0[0]),
        .I1(mux_2_1__0[0]),
        .O(mux_3_0__0[0]),
        .S(tmp_19_fu_2427_p10[2]));
  MUXF8 \OutputValues_reg_736_reg[9]_i_2 
       (.I0(mux_2_0__0[1]),
        .I1(mux_2_1__0[1]),
        .O(mux_3_0__0[1]),
        .S(tmp_19_fu_2427_p10[2]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln90_15_reg_2672[0]_i_1 
       (.I0(p_0_in55_out),
        .I1(p_1_in56_out),
        .I2(p_0_in57_out),
        .O(add_ln90_15_fu_432_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \add_ln90_15_reg_2672[1]_i_1 
       (.I0(p_0_in55_out),
        .I1(p_1_in56_out),
        .I2(p_0_in57_out),
        .O(add_ln90_15_fu_432_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln90_15_reg_2672[2]_i_1 
       (.I0(p_0_in55_out),
        .I1(p_1_in56_out),
        .I2(p_0_in57_out),
        .O(add_ln90_15_fu_432_p2[2]));
  FDRE \add_ln90_15_reg_2672_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln90_15_fu_432_p2[0]),
        .Q(add_ln90_15_reg_2672[0]),
        .R(1'b0));
  FDRE \add_ln90_15_reg_2672_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln90_15_fu_432_p2[1]),
        .Q(add_ln90_15_reg_2672[1]),
        .R(1'b0));
  FDRE \add_ln90_15_reg_2672_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln90_15_fu_432_p2[2]),
        .Q(add_ln90_15_reg_2672[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln90_30_reg_2780[0]_i_1 
       (.I0(p_0_in52_out),
        .I1(p_1_in53_out),
        .I2(p_0_in54_out),
        .O(add_ln90_30_fu_654_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \add_ln90_30_reg_2780[1]_i_1 
       (.I0(p_0_in52_out),
        .I1(p_1_in53_out),
        .I2(p_0_in54_out),
        .O(add_ln90_30_fu_654_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln90_30_reg_2780[2]_i_1 
       (.I0(p_0_in52_out),
        .I1(p_1_in53_out),
        .I2(p_0_in54_out),
        .O(add_ln90_30_fu_654_p2[2]));
  FDRE \add_ln90_30_reg_2780_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln90_30_fu_654_p2[0]),
        .Q(add_ln90_30_reg_2780[0]),
        .R(1'b0));
  FDRE \add_ln90_30_reg_2780_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln90_30_fu_654_p2[1]),
        .Q(add_ln90_30_reg_2780[1]),
        .R(1'b0));
  FDRE \add_ln90_30_reg_2780_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln90_30_fu_654_p2[2]),
        .Q(add_ln90_30_reg_2780[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln90_reg_2564[0]_i_1 
       (.I0(p_0_in49_out),
        .I1(p_1_in50_out),
        .I2(p_0_in51_out),
        .O(add_ln90_fu_210_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \add_ln90_reg_2564[1]_i_1 
       (.I0(p_0_in49_out),
        .I1(p_1_in50_out),
        .I2(p_0_in51_out),
        .O(add_ln90_fu_210_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln90_reg_2564[2]_i_1 
       (.I0(p_0_in49_out),
        .I1(p_1_in50_out),
        .I2(p_0_in51_out),
        .O(add_ln90_fu_210_p2[2]));
  FDRE \add_ln90_reg_2564_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln90_fu_210_p2[0]),
        .Q(add_ln90_reg_2564[0]),
        .R(1'b0));
  FDRE \add_ln90_reg_2564_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln90_fu_210_p2[1]),
        .Q(add_ln90_reg_2564[1]),
        .R(1'b0));
  FDRE \add_ln90_reg_2564_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln90_fu_210_p2[2]),
        .Q(add_ln90_reg_2564[2]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    ap_ce_reg_i_1
       (.I0(\src_buf_2_2_val_int_reg_reg[0]_0 ),
        .O(ap_block_pp0_stage0_subdone));
  FDRE ap_ce_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage0_subdone),
        .Q(ap_ce_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_return_int_reg[0]_i_1 
       (.I0(trunc_ln73_8_reg_2549_pp0_iter4_reg[0]),
        .I1(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I2(mux_2_1[0]),
        .I3(tmp_18_fu_2412_p10[2]),
        .I4(mux_2_0[0]),
        .O(tmp_18_fu_2412_p11[0]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[0]_i_4 
       (.I0(trunc_ln73_5_reg_2513_pp0_iter4_reg[0]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_4_reg_2503_pp0_iter4_reg[0]),
        .O(mux_1_2[0]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[0]_i_5 
       (.I0(trunc_ln73_7_reg_2537_pp0_iter4_reg[0]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_6_reg_2525_pp0_iter4_reg[0]),
        .O(mux_1_3[0]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[0]_i_6 
       (.I0(trunc_ln73_1_reg_2475_pp0_iter4_reg[0]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_reg_2467_pp0_iter4_reg[0]),
        .O(mux_1_0[0]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[0]_i_7 
       (.I0(trunc_ln73_3_reg_2493_pp0_iter4_reg[0]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_2_reg_2483_pp0_iter4_reg[0]),
        .O(mux_1_1[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_return_int_reg[10]_i_1 
       (.I0(tmp_8_reg_2657_pp0_iter4_reg[2]),
        .I1(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I2(mux_2_1__0[2]),
        .I3(tmp_19_fu_2427_p10[2]),
        .I4(mux_2_0__0[2]),
        .O(tmp_19_fu_2427_p11[2]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[10]_i_4 
       (.I0(tmp_5_reg_2621_pp0_iter4_reg[2]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_4_reg_2611_pp0_iter4_reg[2]),
        .O(mux_1_2__0[2]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[10]_i_5 
       (.I0(tmp_7_reg_2645_pp0_iter4_reg[2]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_6_reg_2633_pp0_iter4_reg[2]),
        .O(mux_1_3__0[2]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[10]_i_6 
       (.I0(tmp_1_reg_2583_pp0_iter4_reg[2]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_s_reg_2575_pp0_iter4_reg[2]),
        .O(mux_1_0__0[2]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[10]_i_7 
       (.I0(tmp_3_reg_2601_pp0_iter4_reg[2]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_2_reg_2591_pp0_iter4_reg[2]),
        .O(mux_1_1__0[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_return_int_reg[11]_i_1 
       (.I0(tmp_8_reg_2657_pp0_iter4_reg[3]),
        .I1(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I2(mux_2_1__0[3]),
        .I3(tmp_19_fu_2427_p10[2]),
        .I4(mux_2_0__0[3]),
        .O(tmp_19_fu_2427_p11[3]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[11]_i_4 
       (.I0(tmp_5_reg_2621_pp0_iter4_reg[3]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_4_reg_2611_pp0_iter4_reg[3]),
        .O(mux_1_2__0[3]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[11]_i_5 
       (.I0(tmp_7_reg_2645_pp0_iter4_reg[3]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_6_reg_2633_pp0_iter4_reg[3]),
        .O(mux_1_3__0[3]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[11]_i_6 
       (.I0(tmp_1_reg_2583_pp0_iter4_reg[3]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_s_reg_2575_pp0_iter4_reg[3]),
        .O(mux_1_0__0[3]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[11]_i_7 
       (.I0(tmp_3_reg_2601_pp0_iter4_reg[3]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_2_reg_2591_pp0_iter4_reg[3]),
        .O(mux_1_1__0[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_return_int_reg[12]_i_1 
       (.I0(tmp_8_reg_2657_pp0_iter4_reg[4]),
        .I1(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I2(mux_2_1__0[4]),
        .I3(tmp_19_fu_2427_p10[2]),
        .I4(mux_2_0__0[4]),
        .O(tmp_19_fu_2427_p11[4]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[12]_i_4 
       (.I0(tmp_5_reg_2621_pp0_iter4_reg[4]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_4_reg_2611_pp0_iter4_reg[4]),
        .O(mux_1_2__0[4]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[12]_i_5 
       (.I0(tmp_7_reg_2645_pp0_iter4_reg[4]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_6_reg_2633_pp0_iter4_reg[4]),
        .O(mux_1_3__0[4]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[12]_i_6 
       (.I0(tmp_1_reg_2583_pp0_iter4_reg[4]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_s_reg_2575_pp0_iter4_reg[4]),
        .O(mux_1_0__0[4]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[12]_i_7 
       (.I0(tmp_3_reg_2601_pp0_iter4_reg[4]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_2_reg_2591_pp0_iter4_reg[4]),
        .O(mux_1_1__0[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_return_int_reg[13]_i_1 
       (.I0(tmp_8_reg_2657_pp0_iter4_reg[5]),
        .I1(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I2(mux_2_1__0[5]),
        .I3(tmp_19_fu_2427_p10[2]),
        .I4(mux_2_0__0[5]),
        .O(tmp_19_fu_2427_p11[5]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[13]_i_4 
       (.I0(tmp_5_reg_2621_pp0_iter4_reg[5]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_4_reg_2611_pp0_iter4_reg[5]),
        .O(mux_1_2__0[5]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[13]_i_5 
       (.I0(tmp_7_reg_2645_pp0_iter4_reg[5]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_6_reg_2633_pp0_iter4_reg[5]),
        .O(mux_1_3__0[5]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[13]_i_6 
       (.I0(tmp_1_reg_2583_pp0_iter4_reg[5]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_s_reg_2575_pp0_iter4_reg[5]),
        .O(mux_1_0__0[5]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[13]_i_7 
       (.I0(tmp_3_reg_2601_pp0_iter4_reg[5]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_2_reg_2591_pp0_iter4_reg[5]),
        .O(mux_1_1__0[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_return_int_reg[14]_i_1 
       (.I0(tmp_8_reg_2657_pp0_iter4_reg[6]),
        .I1(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I2(mux_2_1__0[6]),
        .I3(tmp_19_fu_2427_p10[2]),
        .I4(mux_2_0__0[6]),
        .O(tmp_19_fu_2427_p11[6]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[14]_i_4 
       (.I0(tmp_5_reg_2621_pp0_iter4_reg[6]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_4_reg_2611_pp0_iter4_reg[6]),
        .O(mux_1_2__0[6]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[14]_i_5 
       (.I0(tmp_7_reg_2645_pp0_iter4_reg[6]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_6_reg_2633_pp0_iter4_reg[6]),
        .O(mux_1_3__0[6]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[14]_i_6 
       (.I0(tmp_1_reg_2583_pp0_iter4_reg[6]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_s_reg_2575_pp0_iter4_reg[6]),
        .O(mux_1_0__0[6]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[14]_i_7 
       (.I0(tmp_3_reg_2601_pp0_iter4_reg[6]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_2_reg_2591_pp0_iter4_reg[6]),
        .O(mux_1_1__0[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_return_int_reg[15]_i_1 
       (.I0(tmp_8_reg_2657_pp0_iter4_reg[7]),
        .I1(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I2(mux_2_1__0[7]),
        .I3(tmp_19_fu_2427_p10[2]),
        .I4(mux_2_0__0[7]),
        .O(tmp_19_fu_2427_p11[7]));
  LUT5 #(
    .INIT(32'hBABBBABA)) 
    \ap_return_int_reg[15]_i_10 
       (.I0(icmp_ln111_11_reg_3153),
        .I1(icmp_ln111_10_reg_3148),
        .I2(icmp_ln111_9_reg_3142),
        .I3(icmp_ln111_8_reg_3137),
        .I4(icmp_ln111_7_reg_3132),
        .O(select_ln77_9_fu_2313_p3));
  LUT4 #(
    .INIT(16'h5554)) 
    \ap_return_int_reg[15]_i_3 
       (.I0(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I1(icmp_ln111_12_reg_3159),
        .I2(icmp_ln111_11_reg_3153),
        .I3(icmp_ln111_10_reg_3148),
        .O(tmp_19_fu_2427_p10[2]));
  LUT6 #(
    .INIT(64'h4444444444445554)) 
    \ap_return_int_reg[15]_i_5 
       (.I0(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I1(icmp_ln111_12_reg_3159),
        .I2(icmp_ln111_8_reg_3137),
        .I3(icmp_ln111_9_reg_3142),
        .I4(icmp_ln111_10_reg_3148),
        .I5(icmp_ln111_11_reg_3153),
        .O(tmp_19_fu_2427_p10[1]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[15]_i_6 
       (.I0(tmp_5_reg_2621_pp0_iter4_reg[7]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_4_reg_2611_pp0_iter4_reg[7]),
        .O(mux_1_2__0[7]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[15]_i_7 
       (.I0(tmp_7_reg_2645_pp0_iter4_reg[7]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_6_reg_2633_pp0_iter4_reg[7]),
        .O(mux_1_3__0[7]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[15]_i_8 
       (.I0(tmp_1_reg_2583_pp0_iter4_reg[7]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_s_reg_2575_pp0_iter4_reg[7]),
        .O(mux_1_0__0[7]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[15]_i_9 
       (.I0(tmp_3_reg_2601_pp0_iter4_reg[7]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_2_reg_2591_pp0_iter4_reg[7]),
        .O(mux_1_1__0[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_return_int_reg[16]_i_1 
       (.I0(tmp_17_reg_2765_pp0_iter4_reg[0]),
        .I1(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I2(mux_2_1__1[0]),
        .I3(tmp_20_fu_2442_p10[2]),
        .I4(mux_2_0__1[0]),
        .O(tmp_20_fu_2442_p11[0]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[16]_i_4 
       (.I0(tmp_14_reg_2729_pp0_iter4_reg[0]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_13_reg_2719_pp0_iter4_reg[0]),
        .O(mux_1_2__1[0]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[16]_i_5 
       (.I0(tmp_16_reg_2753_pp0_iter4_reg[0]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_15_reg_2741_pp0_iter4_reg[0]),
        .O(mux_1_3__1[0]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[16]_i_6 
       (.I0(tmp_10_reg_2691_pp0_iter4_reg[0]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_9_reg_2683_pp0_iter4_reg[0]),
        .O(mux_1_0__1[0]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[16]_i_7 
       (.I0(tmp_12_reg_2709_pp0_iter4_reg[0]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_11_reg_2699_pp0_iter4_reg[0]),
        .O(mux_1_1__1[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_return_int_reg[17]_i_1 
       (.I0(tmp_17_reg_2765_pp0_iter4_reg[1]),
        .I1(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I2(mux_2_1__1[1]),
        .I3(tmp_20_fu_2442_p10[2]),
        .I4(mux_2_0__1[1]),
        .O(tmp_20_fu_2442_p11[1]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[17]_i_4 
       (.I0(tmp_14_reg_2729_pp0_iter4_reg[1]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_13_reg_2719_pp0_iter4_reg[1]),
        .O(mux_1_2__1[1]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[17]_i_5 
       (.I0(tmp_16_reg_2753_pp0_iter4_reg[1]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_15_reg_2741_pp0_iter4_reg[1]),
        .O(mux_1_3__1[1]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[17]_i_6 
       (.I0(tmp_10_reg_2691_pp0_iter4_reg[1]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_9_reg_2683_pp0_iter4_reg[1]),
        .O(mux_1_0__1[1]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[17]_i_7 
       (.I0(tmp_12_reg_2709_pp0_iter4_reg[1]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_11_reg_2699_pp0_iter4_reg[1]),
        .O(mux_1_1__1[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_return_int_reg[18]_i_1 
       (.I0(tmp_17_reg_2765_pp0_iter4_reg[2]),
        .I1(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I2(mux_2_1__1[2]),
        .I3(tmp_20_fu_2442_p10[2]),
        .I4(mux_2_0__1[2]),
        .O(tmp_20_fu_2442_p11[2]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[18]_i_4 
       (.I0(tmp_14_reg_2729_pp0_iter4_reg[2]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_13_reg_2719_pp0_iter4_reg[2]),
        .O(mux_1_2__1[2]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[18]_i_5 
       (.I0(tmp_16_reg_2753_pp0_iter4_reg[2]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_15_reg_2741_pp0_iter4_reg[2]),
        .O(mux_1_3__1[2]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[18]_i_6 
       (.I0(tmp_10_reg_2691_pp0_iter4_reg[2]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_9_reg_2683_pp0_iter4_reg[2]),
        .O(mux_1_0__1[2]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[18]_i_7 
       (.I0(tmp_12_reg_2709_pp0_iter4_reg[2]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_11_reg_2699_pp0_iter4_reg[2]),
        .O(mux_1_1__1[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_return_int_reg[19]_i_1 
       (.I0(tmp_17_reg_2765_pp0_iter4_reg[3]),
        .I1(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I2(mux_2_1__1[3]),
        .I3(tmp_20_fu_2442_p10[2]),
        .I4(mux_2_0__1[3]),
        .O(tmp_20_fu_2442_p11[3]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[19]_i_4 
       (.I0(tmp_14_reg_2729_pp0_iter4_reg[3]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_13_reg_2719_pp0_iter4_reg[3]),
        .O(mux_1_2__1[3]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[19]_i_5 
       (.I0(tmp_16_reg_2753_pp0_iter4_reg[3]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_15_reg_2741_pp0_iter4_reg[3]),
        .O(mux_1_3__1[3]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[19]_i_6 
       (.I0(tmp_10_reg_2691_pp0_iter4_reg[3]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_9_reg_2683_pp0_iter4_reg[3]),
        .O(mux_1_0__1[3]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[19]_i_7 
       (.I0(tmp_12_reg_2709_pp0_iter4_reg[3]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_11_reg_2699_pp0_iter4_reg[3]),
        .O(mux_1_1__1[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_return_int_reg[1]_i_1 
       (.I0(trunc_ln73_8_reg_2549_pp0_iter4_reg[1]),
        .I1(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I2(mux_2_1[1]),
        .I3(tmp_18_fu_2412_p10[2]),
        .I4(mux_2_0[1]),
        .O(tmp_18_fu_2412_p11[1]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[1]_i_4 
       (.I0(trunc_ln73_5_reg_2513_pp0_iter4_reg[1]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_4_reg_2503_pp0_iter4_reg[1]),
        .O(mux_1_2[1]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[1]_i_5 
       (.I0(trunc_ln73_7_reg_2537_pp0_iter4_reg[1]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_6_reg_2525_pp0_iter4_reg[1]),
        .O(mux_1_3[1]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[1]_i_6 
       (.I0(trunc_ln73_1_reg_2475_pp0_iter4_reg[1]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_reg_2467_pp0_iter4_reg[1]),
        .O(mux_1_0[1]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[1]_i_7 
       (.I0(trunc_ln73_3_reg_2493_pp0_iter4_reg[1]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_2_reg_2483_pp0_iter4_reg[1]),
        .O(mux_1_1[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_return_int_reg[20]_i_1 
       (.I0(tmp_17_reg_2765_pp0_iter4_reg[4]),
        .I1(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I2(mux_2_1__1[4]),
        .I3(tmp_20_fu_2442_p10[2]),
        .I4(mux_2_0__1[4]),
        .O(tmp_20_fu_2442_p11[4]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[20]_i_4 
       (.I0(tmp_14_reg_2729_pp0_iter4_reg[4]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_13_reg_2719_pp0_iter4_reg[4]),
        .O(mux_1_2__1[4]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[20]_i_5 
       (.I0(tmp_16_reg_2753_pp0_iter4_reg[4]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_15_reg_2741_pp0_iter4_reg[4]),
        .O(mux_1_3__1[4]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[20]_i_6 
       (.I0(tmp_10_reg_2691_pp0_iter4_reg[4]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_9_reg_2683_pp0_iter4_reg[4]),
        .O(mux_1_0__1[4]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[20]_i_7 
       (.I0(tmp_12_reg_2709_pp0_iter4_reg[4]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_11_reg_2699_pp0_iter4_reg[4]),
        .O(mux_1_1__1[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_return_int_reg[21]_i_1 
       (.I0(tmp_17_reg_2765_pp0_iter4_reg[5]),
        .I1(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I2(mux_2_1__1[5]),
        .I3(tmp_20_fu_2442_p10[2]),
        .I4(mux_2_0__1[5]),
        .O(tmp_20_fu_2442_p11[5]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[21]_i_4 
       (.I0(tmp_14_reg_2729_pp0_iter4_reg[5]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_13_reg_2719_pp0_iter4_reg[5]),
        .O(mux_1_2__1[5]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[21]_i_5 
       (.I0(tmp_16_reg_2753_pp0_iter4_reg[5]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_15_reg_2741_pp0_iter4_reg[5]),
        .O(mux_1_3__1[5]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[21]_i_6 
       (.I0(tmp_10_reg_2691_pp0_iter4_reg[5]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_9_reg_2683_pp0_iter4_reg[5]),
        .O(mux_1_0__1[5]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[21]_i_7 
       (.I0(tmp_12_reg_2709_pp0_iter4_reg[5]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_11_reg_2699_pp0_iter4_reg[5]),
        .O(mux_1_1__1[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_return_int_reg[22]_i_1 
       (.I0(tmp_17_reg_2765_pp0_iter4_reg[6]),
        .I1(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I2(mux_2_1__1[6]),
        .I3(tmp_20_fu_2442_p10[2]),
        .I4(mux_2_0__1[6]),
        .O(tmp_20_fu_2442_p11[6]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[22]_i_4 
       (.I0(tmp_14_reg_2729_pp0_iter4_reg[6]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_13_reg_2719_pp0_iter4_reg[6]),
        .O(mux_1_2__1[6]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[22]_i_5 
       (.I0(tmp_16_reg_2753_pp0_iter4_reg[6]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_15_reg_2741_pp0_iter4_reg[6]),
        .O(mux_1_3__1[6]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[22]_i_6 
       (.I0(tmp_10_reg_2691_pp0_iter4_reg[6]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_9_reg_2683_pp0_iter4_reg[6]),
        .O(mux_1_0__1[6]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[22]_i_7 
       (.I0(tmp_12_reg_2709_pp0_iter4_reg[6]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_11_reg_2699_pp0_iter4_reg[6]),
        .O(mux_1_1__1[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_return_int_reg[23]_i_1 
       (.I0(tmp_17_reg_2765_pp0_iter4_reg[7]),
        .I1(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I2(mux_2_1__1[7]),
        .I3(tmp_20_fu_2442_p10[2]),
        .I4(mux_2_0__1[7]),
        .O(tmp_20_fu_2442_p11[7]));
  LUT5 #(
    .INIT(32'hBABBBABA)) 
    \ap_return_int_reg[23]_i_10 
       (.I0(icmp_ln111_18_reg_3191),
        .I1(icmp_ln111_17_reg_3186),
        .I2(icmp_ln111_16_reg_3180),
        .I3(icmp_ln111_15_reg_3175),
        .I4(icmp_ln111_14_reg_3170),
        .O(select_ln77_15_fu_2381_p3));
  LUT4 #(
    .INIT(16'h5554)) 
    \ap_return_int_reg[23]_i_3 
       (.I0(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I1(icmp_ln111_19_reg_3197),
        .I2(icmp_ln111_18_reg_3191),
        .I3(icmp_ln111_17_reg_3186),
        .O(tmp_20_fu_2442_p10[2]));
  LUT6 #(
    .INIT(64'h4444444444445554)) 
    \ap_return_int_reg[23]_i_5 
       (.I0(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I1(icmp_ln111_19_reg_3197),
        .I2(icmp_ln111_15_reg_3175),
        .I3(icmp_ln111_16_reg_3180),
        .I4(icmp_ln111_17_reg_3186),
        .I5(icmp_ln111_18_reg_3191),
        .O(tmp_20_fu_2442_p10[1]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[23]_i_6 
       (.I0(tmp_14_reg_2729_pp0_iter4_reg[7]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_13_reg_2719_pp0_iter4_reg[7]),
        .O(mux_1_2__1[7]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[23]_i_7 
       (.I0(tmp_16_reg_2753_pp0_iter4_reg[7]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_15_reg_2741_pp0_iter4_reg[7]),
        .O(mux_1_3__1[7]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[23]_i_8 
       (.I0(tmp_10_reg_2691_pp0_iter4_reg[7]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_9_reg_2683_pp0_iter4_reg[7]),
        .O(mux_1_0__1[7]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[23]_i_9 
       (.I0(tmp_12_reg_2709_pp0_iter4_reg[7]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_11_reg_2699_pp0_iter4_reg[7]),
        .O(mux_1_1__1[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_return_int_reg[2]_i_1 
       (.I0(trunc_ln73_8_reg_2549_pp0_iter4_reg[2]),
        .I1(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I2(mux_2_1[2]),
        .I3(tmp_18_fu_2412_p10[2]),
        .I4(mux_2_0[2]),
        .O(tmp_18_fu_2412_p11[2]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[2]_i_4 
       (.I0(trunc_ln73_5_reg_2513_pp0_iter4_reg[2]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_4_reg_2503_pp0_iter4_reg[2]),
        .O(mux_1_2[2]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[2]_i_5 
       (.I0(trunc_ln73_7_reg_2537_pp0_iter4_reg[2]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_6_reg_2525_pp0_iter4_reg[2]),
        .O(mux_1_3[2]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[2]_i_6 
       (.I0(trunc_ln73_1_reg_2475_pp0_iter4_reg[2]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_reg_2467_pp0_iter4_reg[2]),
        .O(mux_1_0[2]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[2]_i_7 
       (.I0(trunc_ln73_3_reg_2493_pp0_iter4_reg[2]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_2_reg_2483_pp0_iter4_reg[2]),
        .O(mux_1_1[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_return_int_reg[3]_i_1 
       (.I0(trunc_ln73_8_reg_2549_pp0_iter4_reg[3]),
        .I1(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I2(mux_2_1[3]),
        .I3(tmp_18_fu_2412_p10[2]),
        .I4(mux_2_0[3]),
        .O(tmp_18_fu_2412_p11[3]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[3]_i_4 
       (.I0(trunc_ln73_5_reg_2513_pp0_iter4_reg[3]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_4_reg_2503_pp0_iter4_reg[3]),
        .O(mux_1_2[3]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[3]_i_5 
       (.I0(trunc_ln73_7_reg_2537_pp0_iter4_reg[3]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_6_reg_2525_pp0_iter4_reg[3]),
        .O(mux_1_3[3]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[3]_i_6 
       (.I0(trunc_ln73_1_reg_2475_pp0_iter4_reg[3]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_reg_2467_pp0_iter4_reg[3]),
        .O(mux_1_0[3]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[3]_i_7 
       (.I0(trunc_ln73_3_reg_2493_pp0_iter4_reg[3]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_2_reg_2483_pp0_iter4_reg[3]),
        .O(mux_1_1[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_return_int_reg[4]_i_1 
       (.I0(trunc_ln73_8_reg_2549_pp0_iter4_reg[4]),
        .I1(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I2(mux_2_1[4]),
        .I3(tmp_18_fu_2412_p10[2]),
        .I4(mux_2_0[4]),
        .O(tmp_18_fu_2412_p11[4]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[4]_i_4 
       (.I0(trunc_ln73_5_reg_2513_pp0_iter4_reg[4]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_4_reg_2503_pp0_iter4_reg[4]),
        .O(mux_1_2[4]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[4]_i_5 
       (.I0(trunc_ln73_7_reg_2537_pp0_iter4_reg[4]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_6_reg_2525_pp0_iter4_reg[4]),
        .O(mux_1_3[4]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[4]_i_6 
       (.I0(trunc_ln73_1_reg_2475_pp0_iter4_reg[4]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_reg_2467_pp0_iter4_reg[4]),
        .O(mux_1_0[4]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[4]_i_7 
       (.I0(trunc_ln73_3_reg_2493_pp0_iter4_reg[4]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_2_reg_2483_pp0_iter4_reg[4]),
        .O(mux_1_1[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_return_int_reg[5]_i_1 
       (.I0(trunc_ln73_8_reg_2549_pp0_iter4_reg[5]),
        .I1(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I2(mux_2_1[5]),
        .I3(tmp_18_fu_2412_p10[2]),
        .I4(mux_2_0[5]),
        .O(tmp_18_fu_2412_p11[5]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[5]_i_4 
       (.I0(trunc_ln73_5_reg_2513_pp0_iter4_reg[5]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_4_reg_2503_pp0_iter4_reg[5]),
        .O(mux_1_2[5]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[5]_i_5 
       (.I0(trunc_ln73_7_reg_2537_pp0_iter4_reg[5]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_6_reg_2525_pp0_iter4_reg[5]),
        .O(mux_1_3[5]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[5]_i_6 
       (.I0(trunc_ln73_1_reg_2475_pp0_iter4_reg[5]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_reg_2467_pp0_iter4_reg[5]),
        .O(mux_1_0[5]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[5]_i_7 
       (.I0(trunc_ln73_3_reg_2493_pp0_iter4_reg[5]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_2_reg_2483_pp0_iter4_reg[5]),
        .O(mux_1_1[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_return_int_reg[6]_i_1 
       (.I0(trunc_ln73_8_reg_2549_pp0_iter4_reg[6]),
        .I1(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I2(mux_2_1[6]),
        .I3(tmp_18_fu_2412_p10[2]),
        .I4(mux_2_0[6]),
        .O(tmp_18_fu_2412_p11[6]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[6]_i_4 
       (.I0(trunc_ln73_5_reg_2513_pp0_iter4_reg[6]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_4_reg_2503_pp0_iter4_reg[6]),
        .O(mux_1_2[6]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[6]_i_5 
       (.I0(trunc_ln73_7_reg_2537_pp0_iter4_reg[6]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_6_reg_2525_pp0_iter4_reg[6]),
        .O(mux_1_3[6]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[6]_i_6 
       (.I0(trunc_ln73_1_reg_2475_pp0_iter4_reg[6]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_reg_2467_pp0_iter4_reg[6]),
        .O(mux_1_0[6]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[6]_i_7 
       (.I0(trunc_ln73_3_reg_2493_pp0_iter4_reg[6]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_2_reg_2483_pp0_iter4_reg[6]),
        .O(mux_1_1[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_return_int_reg[7]_i_1 
       (.I0(trunc_ln73_8_reg_2549_pp0_iter4_reg[7]),
        .I1(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I2(mux_2_1[7]),
        .I3(tmp_18_fu_2412_p10[2]),
        .I4(mux_2_0[7]),
        .O(tmp_18_fu_2412_p11[7]));
  LUT5 #(
    .INIT(32'hBABBBABA)) 
    \ap_return_int_reg[7]_i_10 
       (.I0(icmp_ln111_4_reg_3115),
        .I1(icmp_ln111_3_reg_3110),
        .I2(icmp_ln111_2_reg_3104),
        .I3(icmp_ln111_1_reg_3099),
        .I4(icmp_ln111_reg_3094),
        .O(select_ln77_3_fu_2245_p3));
  LUT4 #(
    .INIT(16'h5554)) 
    \ap_return_int_reg[7]_i_3 
       (.I0(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I1(icmp_ln111_5_reg_3121),
        .I2(icmp_ln111_4_reg_3115),
        .I3(icmp_ln111_3_reg_3110),
        .O(tmp_18_fu_2412_p10[2]));
  LUT6 #(
    .INIT(64'h4444444444445554)) 
    \ap_return_int_reg[7]_i_5 
       (.I0(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I1(icmp_ln111_5_reg_3121),
        .I2(icmp_ln111_1_reg_3099),
        .I3(icmp_ln111_2_reg_3104),
        .I4(icmp_ln111_3_reg_3110),
        .I5(icmp_ln111_4_reg_3115),
        .O(tmp_18_fu_2412_p10[1]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[7]_i_6 
       (.I0(trunc_ln73_5_reg_2513_pp0_iter4_reg[7]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_4_reg_2503_pp0_iter4_reg[7]),
        .O(mux_1_2[7]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[7]_i_7 
       (.I0(trunc_ln73_7_reg_2537_pp0_iter4_reg[7]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_6_reg_2525_pp0_iter4_reg[7]),
        .O(mux_1_3[7]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[7]_i_8 
       (.I0(trunc_ln73_1_reg_2475_pp0_iter4_reg[7]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_reg_2467_pp0_iter4_reg[7]),
        .O(mux_1_0[7]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[7]_i_9 
       (.I0(trunc_ln73_3_reg_2493_pp0_iter4_reg[7]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_2_reg_2483_pp0_iter4_reg[7]),
        .O(mux_1_1[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_return_int_reg[8]_i_1 
       (.I0(tmp_8_reg_2657_pp0_iter4_reg[0]),
        .I1(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I2(mux_2_1__0[0]),
        .I3(tmp_19_fu_2427_p10[2]),
        .I4(mux_2_0__0[0]),
        .O(tmp_19_fu_2427_p11[0]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[8]_i_4 
       (.I0(tmp_5_reg_2621_pp0_iter4_reg[0]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_4_reg_2611_pp0_iter4_reg[0]),
        .O(mux_1_2__0[0]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[8]_i_5 
       (.I0(tmp_7_reg_2645_pp0_iter4_reg[0]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_6_reg_2633_pp0_iter4_reg[0]),
        .O(mux_1_3__0[0]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[8]_i_6 
       (.I0(tmp_1_reg_2583_pp0_iter4_reg[0]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_s_reg_2575_pp0_iter4_reg[0]),
        .O(mux_1_0__0[0]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[8]_i_7 
       (.I0(tmp_3_reg_2601_pp0_iter4_reg[0]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_2_reg_2591_pp0_iter4_reg[0]),
        .O(mux_1_1__0[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_return_int_reg[9]_i_1 
       (.I0(tmp_8_reg_2657_pp0_iter4_reg[1]),
        .I1(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I2(mux_2_1__0[1]),
        .I3(tmp_19_fu_2427_p10[2]),
        .I4(mux_2_0__0[1]),
        .O(tmp_19_fu_2427_p11[1]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[9]_i_4 
       (.I0(tmp_5_reg_2621_pp0_iter4_reg[1]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_4_reg_2611_pp0_iter4_reg[1]),
        .O(mux_1_2__0[1]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[9]_i_5 
       (.I0(tmp_7_reg_2645_pp0_iter4_reg[1]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_6_reg_2633_pp0_iter4_reg[1]),
        .O(mux_1_3__0[1]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[9]_i_6 
       (.I0(tmp_1_reg_2583_pp0_iter4_reg[1]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_s_reg_2575_pp0_iter4_reg[1]),
        .O(mux_1_0__0[1]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[9]_i_7 
       (.I0(tmp_3_reg_2601_pp0_iter4_reg[1]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_2_reg_2591_pp0_iter4_reg[1]),
        .O(mux_1_1__0[1]));
  FDRE \ap_return_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_18_fu_2412_p11[0]),
        .Q(ap_return_int_reg[0]),
        .R(1'b0));
  MUXF7 \ap_return_int_reg_reg[0]_i_2 
       (.I0(mux_1_2[0]),
        .I1(mux_1_3[0]),
        .O(mux_2_1[0]),
        .S(tmp_18_fu_2412_p10[1]));
  MUXF7 \ap_return_int_reg_reg[0]_i_3 
       (.I0(mux_1_0[0]),
        .I1(mux_1_1[0]),
        .O(mux_2_0[0]),
        .S(tmp_18_fu_2412_p10[1]));
  FDRE \ap_return_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_19_fu_2427_p11[2]),
        .Q(ap_return_int_reg[10]),
        .R(1'b0));
  MUXF7 \ap_return_int_reg_reg[10]_i_2 
       (.I0(mux_1_2__0[2]),
        .I1(mux_1_3__0[2]),
        .O(mux_2_1__0[2]),
        .S(tmp_19_fu_2427_p10[1]));
  MUXF7 \ap_return_int_reg_reg[10]_i_3 
       (.I0(mux_1_0__0[2]),
        .I1(mux_1_1__0[2]),
        .O(mux_2_0__0[2]),
        .S(tmp_19_fu_2427_p10[1]));
  FDRE \ap_return_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_19_fu_2427_p11[3]),
        .Q(ap_return_int_reg[11]),
        .R(1'b0));
  MUXF7 \ap_return_int_reg_reg[11]_i_2 
       (.I0(mux_1_2__0[3]),
        .I1(mux_1_3__0[3]),
        .O(mux_2_1__0[3]),
        .S(tmp_19_fu_2427_p10[1]));
  MUXF7 \ap_return_int_reg_reg[11]_i_3 
       (.I0(mux_1_0__0[3]),
        .I1(mux_1_1__0[3]),
        .O(mux_2_0__0[3]),
        .S(tmp_19_fu_2427_p10[1]));
  FDRE \ap_return_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_19_fu_2427_p11[4]),
        .Q(ap_return_int_reg[12]),
        .R(1'b0));
  MUXF7 \ap_return_int_reg_reg[12]_i_2 
       (.I0(mux_1_2__0[4]),
        .I1(mux_1_3__0[4]),
        .O(mux_2_1__0[4]),
        .S(tmp_19_fu_2427_p10[1]));
  MUXF7 \ap_return_int_reg_reg[12]_i_3 
       (.I0(mux_1_0__0[4]),
        .I1(mux_1_1__0[4]),
        .O(mux_2_0__0[4]),
        .S(tmp_19_fu_2427_p10[1]));
  FDRE \ap_return_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_19_fu_2427_p11[5]),
        .Q(ap_return_int_reg[13]),
        .R(1'b0));
  MUXF7 \ap_return_int_reg_reg[13]_i_2 
       (.I0(mux_1_2__0[5]),
        .I1(mux_1_3__0[5]),
        .O(mux_2_1__0[5]),
        .S(tmp_19_fu_2427_p10[1]));
  MUXF7 \ap_return_int_reg_reg[13]_i_3 
       (.I0(mux_1_0__0[5]),
        .I1(mux_1_1__0[5]),
        .O(mux_2_0__0[5]),
        .S(tmp_19_fu_2427_p10[1]));
  FDRE \ap_return_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_19_fu_2427_p11[6]),
        .Q(ap_return_int_reg[14]),
        .R(1'b0));
  MUXF7 \ap_return_int_reg_reg[14]_i_2 
       (.I0(mux_1_2__0[6]),
        .I1(mux_1_3__0[6]),
        .O(mux_2_1__0[6]),
        .S(tmp_19_fu_2427_p10[1]));
  MUXF7 \ap_return_int_reg_reg[14]_i_3 
       (.I0(mux_1_0__0[6]),
        .I1(mux_1_1__0[6]),
        .O(mux_2_0__0[6]),
        .S(tmp_19_fu_2427_p10[1]));
  FDRE \ap_return_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_19_fu_2427_p11[7]),
        .Q(ap_return_int_reg[15]),
        .R(1'b0));
  MUXF7 \ap_return_int_reg_reg[15]_i_2 
       (.I0(mux_1_2__0[7]),
        .I1(mux_1_3__0[7]),
        .O(mux_2_1__0[7]),
        .S(tmp_19_fu_2427_p10[1]));
  MUXF7 \ap_return_int_reg_reg[15]_i_4 
       (.I0(mux_1_0__0[7]),
        .I1(mux_1_1__0[7]),
        .O(mux_2_0__0[7]),
        .S(tmp_19_fu_2427_p10[1]));
  FDRE \ap_return_int_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_20_fu_2442_p11[0]),
        .Q(ap_return_int_reg[16]),
        .R(1'b0));
  MUXF7 \ap_return_int_reg_reg[16]_i_2 
       (.I0(mux_1_2__1[0]),
        .I1(mux_1_3__1[0]),
        .O(mux_2_1__1[0]),
        .S(tmp_20_fu_2442_p10[1]));
  MUXF7 \ap_return_int_reg_reg[16]_i_3 
       (.I0(mux_1_0__1[0]),
        .I1(mux_1_1__1[0]),
        .O(mux_2_0__1[0]),
        .S(tmp_20_fu_2442_p10[1]));
  FDRE \ap_return_int_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_20_fu_2442_p11[1]),
        .Q(ap_return_int_reg[17]),
        .R(1'b0));
  MUXF7 \ap_return_int_reg_reg[17]_i_2 
       (.I0(mux_1_2__1[1]),
        .I1(mux_1_3__1[1]),
        .O(mux_2_1__1[1]),
        .S(tmp_20_fu_2442_p10[1]));
  MUXF7 \ap_return_int_reg_reg[17]_i_3 
       (.I0(mux_1_0__1[1]),
        .I1(mux_1_1__1[1]),
        .O(mux_2_0__1[1]),
        .S(tmp_20_fu_2442_p10[1]));
  FDRE \ap_return_int_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_20_fu_2442_p11[2]),
        .Q(ap_return_int_reg[18]),
        .R(1'b0));
  MUXF7 \ap_return_int_reg_reg[18]_i_2 
       (.I0(mux_1_2__1[2]),
        .I1(mux_1_3__1[2]),
        .O(mux_2_1__1[2]),
        .S(tmp_20_fu_2442_p10[1]));
  MUXF7 \ap_return_int_reg_reg[18]_i_3 
       (.I0(mux_1_0__1[2]),
        .I1(mux_1_1__1[2]),
        .O(mux_2_0__1[2]),
        .S(tmp_20_fu_2442_p10[1]));
  FDRE \ap_return_int_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_20_fu_2442_p11[3]),
        .Q(ap_return_int_reg[19]),
        .R(1'b0));
  MUXF7 \ap_return_int_reg_reg[19]_i_2 
       (.I0(mux_1_2__1[3]),
        .I1(mux_1_3__1[3]),
        .O(mux_2_1__1[3]),
        .S(tmp_20_fu_2442_p10[1]));
  MUXF7 \ap_return_int_reg_reg[19]_i_3 
       (.I0(mux_1_0__1[3]),
        .I1(mux_1_1__1[3]),
        .O(mux_2_0__1[3]),
        .S(tmp_20_fu_2442_p10[1]));
  FDRE \ap_return_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_18_fu_2412_p11[1]),
        .Q(ap_return_int_reg[1]),
        .R(1'b0));
  MUXF7 \ap_return_int_reg_reg[1]_i_2 
       (.I0(mux_1_2[1]),
        .I1(mux_1_3[1]),
        .O(mux_2_1[1]),
        .S(tmp_18_fu_2412_p10[1]));
  MUXF7 \ap_return_int_reg_reg[1]_i_3 
       (.I0(mux_1_0[1]),
        .I1(mux_1_1[1]),
        .O(mux_2_0[1]),
        .S(tmp_18_fu_2412_p10[1]));
  FDRE \ap_return_int_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_20_fu_2442_p11[4]),
        .Q(ap_return_int_reg[20]),
        .R(1'b0));
  MUXF7 \ap_return_int_reg_reg[20]_i_2 
       (.I0(mux_1_2__1[4]),
        .I1(mux_1_3__1[4]),
        .O(mux_2_1__1[4]),
        .S(tmp_20_fu_2442_p10[1]));
  MUXF7 \ap_return_int_reg_reg[20]_i_3 
       (.I0(mux_1_0__1[4]),
        .I1(mux_1_1__1[4]),
        .O(mux_2_0__1[4]),
        .S(tmp_20_fu_2442_p10[1]));
  FDRE \ap_return_int_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_20_fu_2442_p11[5]),
        .Q(ap_return_int_reg[21]),
        .R(1'b0));
  MUXF7 \ap_return_int_reg_reg[21]_i_2 
       (.I0(mux_1_2__1[5]),
        .I1(mux_1_3__1[5]),
        .O(mux_2_1__1[5]),
        .S(tmp_20_fu_2442_p10[1]));
  MUXF7 \ap_return_int_reg_reg[21]_i_3 
       (.I0(mux_1_0__1[5]),
        .I1(mux_1_1__1[5]),
        .O(mux_2_0__1[5]),
        .S(tmp_20_fu_2442_p10[1]));
  FDRE \ap_return_int_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_20_fu_2442_p11[6]),
        .Q(ap_return_int_reg[22]),
        .R(1'b0));
  MUXF7 \ap_return_int_reg_reg[22]_i_2 
       (.I0(mux_1_2__1[6]),
        .I1(mux_1_3__1[6]),
        .O(mux_2_1__1[6]),
        .S(tmp_20_fu_2442_p10[1]));
  MUXF7 \ap_return_int_reg_reg[22]_i_3 
       (.I0(mux_1_0__1[6]),
        .I1(mux_1_1__1[6]),
        .O(mux_2_0__1[6]),
        .S(tmp_20_fu_2442_p10[1]));
  FDRE \ap_return_int_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_20_fu_2442_p11[7]),
        .Q(ap_return_int_reg[23]),
        .R(1'b0));
  MUXF7 \ap_return_int_reg_reg[23]_i_2 
       (.I0(mux_1_2__1[7]),
        .I1(mux_1_3__1[7]),
        .O(mux_2_1__1[7]),
        .S(tmp_20_fu_2442_p10[1]));
  MUXF7 \ap_return_int_reg_reg[23]_i_4 
       (.I0(mux_1_0__1[7]),
        .I1(mux_1_1__1[7]),
        .O(mux_2_0__1[7]),
        .S(tmp_20_fu_2442_p10[1]));
  FDRE \ap_return_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_18_fu_2412_p11[2]),
        .Q(ap_return_int_reg[2]),
        .R(1'b0));
  MUXF7 \ap_return_int_reg_reg[2]_i_2 
       (.I0(mux_1_2[2]),
        .I1(mux_1_3[2]),
        .O(mux_2_1[2]),
        .S(tmp_18_fu_2412_p10[1]));
  MUXF7 \ap_return_int_reg_reg[2]_i_3 
       (.I0(mux_1_0[2]),
        .I1(mux_1_1[2]),
        .O(mux_2_0[2]),
        .S(tmp_18_fu_2412_p10[1]));
  FDRE \ap_return_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_18_fu_2412_p11[3]),
        .Q(ap_return_int_reg[3]),
        .R(1'b0));
  MUXF7 \ap_return_int_reg_reg[3]_i_2 
       (.I0(mux_1_2[3]),
        .I1(mux_1_3[3]),
        .O(mux_2_1[3]),
        .S(tmp_18_fu_2412_p10[1]));
  MUXF7 \ap_return_int_reg_reg[3]_i_3 
       (.I0(mux_1_0[3]),
        .I1(mux_1_1[3]),
        .O(mux_2_0[3]),
        .S(tmp_18_fu_2412_p10[1]));
  FDRE \ap_return_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_18_fu_2412_p11[4]),
        .Q(ap_return_int_reg[4]),
        .R(1'b0));
  MUXF7 \ap_return_int_reg_reg[4]_i_2 
       (.I0(mux_1_2[4]),
        .I1(mux_1_3[4]),
        .O(mux_2_1[4]),
        .S(tmp_18_fu_2412_p10[1]));
  MUXF7 \ap_return_int_reg_reg[4]_i_3 
       (.I0(mux_1_0[4]),
        .I1(mux_1_1[4]),
        .O(mux_2_0[4]),
        .S(tmp_18_fu_2412_p10[1]));
  FDRE \ap_return_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_18_fu_2412_p11[5]),
        .Q(ap_return_int_reg[5]),
        .R(1'b0));
  MUXF7 \ap_return_int_reg_reg[5]_i_2 
       (.I0(mux_1_2[5]),
        .I1(mux_1_3[5]),
        .O(mux_2_1[5]),
        .S(tmp_18_fu_2412_p10[1]));
  MUXF7 \ap_return_int_reg_reg[5]_i_3 
       (.I0(mux_1_0[5]),
        .I1(mux_1_1[5]),
        .O(mux_2_0[5]),
        .S(tmp_18_fu_2412_p10[1]));
  FDRE \ap_return_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_18_fu_2412_p11[6]),
        .Q(ap_return_int_reg[6]),
        .R(1'b0));
  MUXF7 \ap_return_int_reg_reg[6]_i_2 
       (.I0(mux_1_2[6]),
        .I1(mux_1_3[6]),
        .O(mux_2_1[6]),
        .S(tmp_18_fu_2412_p10[1]));
  MUXF7 \ap_return_int_reg_reg[6]_i_3 
       (.I0(mux_1_0[6]),
        .I1(mux_1_1[6]),
        .O(mux_2_0[6]),
        .S(tmp_18_fu_2412_p10[1]));
  FDRE \ap_return_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_18_fu_2412_p11[7]),
        .Q(ap_return_int_reg[7]),
        .R(1'b0));
  MUXF7 \ap_return_int_reg_reg[7]_i_2 
       (.I0(mux_1_2[7]),
        .I1(mux_1_3[7]),
        .O(mux_2_1[7]),
        .S(tmp_18_fu_2412_p10[1]));
  MUXF7 \ap_return_int_reg_reg[7]_i_4 
       (.I0(mux_1_0[7]),
        .I1(mux_1_1[7]),
        .O(mux_2_0[7]),
        .S(tmp_18_fu_2412_p10[1]));
  FDRE \ap_return_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_19_fu_2427_p11[0]),
        .Q(ap_return_int_reg[8]),
        .R(1'b0));
  MUXF7 \ap_return_int_reg_reg[8]_i_2 
       (.I0(mux_1_2__0[0]),
        .I1(mux_1_3__0[0]),
        .O(mux_2_1__0[0]),
        .S(tmp_19_fu_2427_p10[1]));
  MUXF7 \ap_return_int_reg_reg[8]_i_3 
       (.I0(mux_1_0__0[0]),
        .I1(mux_1_1__0[0]),
        .O(mux_2_0__0[0]),
        .S(tmp_19_fu_2427_p10[1]));
  FDRE \ap_return_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_19_fu_2427_p11[1]),
        .Q(ap_return_int_reg[9]),
        .R(1'b0));
  MUXF7 \ap_return_int_reg_reg[9]_i_2 
       (.I0(mux_1_2__0[1]),
        .I1(mux_1_3__0[1]),
        .O(mux_2_1__0[1]),
        .S(tmp_19_fu_2427_p10[1]));
  MUXF7 \ap_return_int_reg_reg[9]_i_3 
       (.I0(mux_1_0__0[1]),
        .I1(mux_1_1__0[1]),
        .O(mux_2_0__0[1]),
        .S(tmp_19_fu_2427_p10[1]));
  LUT4 #(
    .INIT(16'h9669)) 
    \count_101_reg_3000[0]_i_1 
       (.I0(icmp_ln90_75_reg_2900),
        .I1(icmp_ln90_74_reg_2894),
        .I2(p_0_in47_out),
        .I3(p_0_in48_out),
        .O(count_101_fu_1613_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h177E)) 
    \count_101_reg_3000[1]_i_1 
       (.I0(p_0_in47_out),
        .I1(p_0_in48_out),
        .I2(icmp_ln90_75_reg_2900),
        .I3(icmp_ln90_74_reg_2894),
        .O(count_101_fu_1613_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hE880)) 
    \count_101_reg_3000[2]_i_1 
       (.I0(p_0_in47_out),
        .I1(p_0_in48_out),
        .I2(icmp_ln90_75_reg_2900),
        .I3(icmp_ln90_74_reg_2894),
        .O(count_101_fu_1613_p3[2]));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_101_reg_3000[2]_i_2 
       (.I0(tmp_15_reg_2741_pp0_iter1_reg[7]),
        .I1(tmp_12_reg_2709_pp0_iter1_reg[7]),
        .I2(tmp_15_reg_2741_pp0_iter1_reg[6]),
        .I3(tmp_12_reg_2709_pp0_iter1_reg[6]),
        .I4(\count_101_reg_3000[2]_i_4_n_5 ),
        .I5(\count_101_reg_3000[2]_i_5_n_5 ),
        .O(p_0_in47_out));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_101_reg_3000[2]_i_3 
       (.I0(tmp_16_reg_2753_pp0_iter1_reg[7]),
        .I1(tmp_12_reg_2709_pp0_iter1_reg[7]),
        .I2(tmp_16_reg_2753_pp0_iter1_reg[6]),
        .I3(tmp_12_reg_2709_pp0_iter1_reg[6]),
        .I4(\count_101_reg_3000[2]_i_6_n_5 ),
        .I5(\count_101_reg_3000[2]_i_7_n_5 ),
        .O(p_0_in48_out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_101_reg_3000[2]_i_4 
       (.I0(tmp_12_reg_2709_pp0_iter1_reg[3]),
        .I1(tmp_15_reg_2741_pp0_iter1_reg[3]),
        .I2(tmp_15_reg_2741_pp0_iter1_reg[5]),
        .I3(tmp_12_reg_2709_pp0_iter1_reg[5]),
        .I4(tmp_15_reg_2741_pp0_iter1_reg[4]),
        .I5(tmp_12_reg_2709_pp0_iter1_reg[4]),
        .O(\count_101_reg_3000[2]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_101_reg_3000[2]_i_5 
       (.I0(tmp_12_reg_2709_pp0_iter1_reg[0]),
        .I1(tmp_15_reg_2741_pp0_iter1_reg[0]),
        .I2(tmp_15_reg_2741_pp0_iter1_reg[2]),
        .I3(tmp_12_reg_2709_pp0_iter1_reg[2]),
        .I4(tmp_15_reg_2741_pp0_iter1_reg[1]),
        .I5(tmp_12_reg_2709_pp0_iter1_reg[1]),
        .O(\count_101_reg_3000[2]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_101_reg_3000[2]_i_6 
       (.I0(tmp_12_reg_2709_pp0_iter1_reg[3]),
        .I1(tmp_16_reg_2753_pp0_iter1_reg[3]),
        .I2(tmp_16_reg_2753_pp0_iter1_reg[5]),
        .I3(tmp_12_reg_2709_pp0_iter1_reg[5]),
        .I4(tmp_16_reg_2753_pp0_iter1_reg[4]),
        .I5(tmp_12_reg_2709_pp0_iter1_reg[4]),
        .O(\count_101_reg_3000[2]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_101_reg_3000[2]_i_7 
       (.I0(tmp_12_reg_2709_pp0_iter1_reg[0]),
        .I1(tmp_16_reg_2753_pp0_iter1_reg[0]),
        .I2(tmp_16_reg_2753_pp0_iter1_reg[2]),
        .I3(tmp_12_reg_2709_pp0_iter1_reg[2]),
        .I4(tmp_16_reg_2753_pp0_iter1_reg[1]),
        .I5(tmp_12_reg_2709_pp0_iter1_reg[1]),
        .O(\count_101_reg_3000[2]_i_7_n_5 ));
  FDRE \count_101_reg_3000_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_101_fu_1613_p3[0]),
        .Q(\count_101_reg_3000_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \count_101_reg_3000_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_101_fu_1613_p3[1]),
        .Q(\count_101_reg_3000_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \count_101_reg_3000_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_101_fu_1613_p3[2]),
        .Q(\count_101_reg_3000_reg_n_5_[2] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \count_107_reg_3084[0]_i_1 
       (.I0(p_0_in45_out),
        .I1(p_1_in46_out),
        .O(\count_107_reg_3084[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \count_107_reg_3084[1]_i_1 
       (.I0(p_0_in45_out),
        .I1(p_1_in46_out),
        .O(\count_107_reg_3084[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_107_reg_3084[1]_i_2 
       (.I0(tmp_15_reg_2741_pp0_iter2_reg[7]),
        .I1(tmp_14_reg_2729_pp0_iter2_reg[7]),
        .I2(tmp_15_reg_2741_pp0_iter2_reg[6]),
        .I3(tmp_14_reg_2729_pp0_iter2_reg[6]),
        .I4(\count_107_reg_3084[1]_i_4_n_5 ),
        .I5(\count_107_reg_3084[1]_i_5_n_5 ),
        .O(p_0_in45_out));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_107_reg_3084[1]_i_3 
       (.I0(tmp_16_reg_2753_pp0_iter2_reg[7]),
        .I1(tmp_14_reg_2729_pp0_iter2_reg[7]),
        .I2(tmp_16_reg_2753_pp0_iter2_reg[6]),
        .I3(tmp_14_reg_2729_pp0_iter2_reg[6]),
        .I4(\count_107_reg_3084[1]_i_6_n_5 ),
        .I5(\count_107_reg_3084[1]_i_7_n_5 ),
        .O(p_1_in46_out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_107_reg_3084[1]_i_4 
       (.I0(tmp_14_reg_2729_pp0_iter2_reg[3]),
        .I1(tmp_15_reg_2741_pp0_iter2_reg[3]),
        .I2(tmp_15_reg_2741_pp0_iter2_reg[5]),
        .I3(tmp_14_reg_2729_pp0_iter2_reg[5]),
        .I4(tmp_15_reg_2741_pp0_iter2_reg[4]),
        .I5(tmp_14_reg_2729_pp0_iter2_reg[4]),
        .O(\count_107_reg_3084[1]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_107_reg_3084[1]_i_5 
       (.I0(tmp_14_reg_2729_pp0_iter2_reg[0]),
        .I1(tmp_15_reg_2741_pp0_iter2_reg[0]),
        .I2(tmp_15_reg_2741_pp0_iter2_reg[2]),
        .I3(tmp_14_reg_2729_pp0_iter2_reg[2]),
        .I4(tmp_15_reg_2741_pp0_iter2_reg[1]),
        .I5(tmp_14_reg_2729_pp0_iter2_reg[1]),
        .O(\count_107_reg_3084[1]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_107_reg_3084[1]_i_6 
       (.I0(tmp_14_reg_2729_pp0_iter2_reg[3]),
        .I1(tmp_16_reg_2753_pp0_iter2_reg[3]),
        .I2(tmp_16_reg_2753_pp0_iter2_reg[5]),
        .I3(tmp_14_reg_2729_pp0_iter2_reg[5]),
        .I4(tmp_16_reg_2753_pp0_iter2_reg[4]),
        .I5(tmp_14_reg_2729_pp0_iter2_reg[4]),
        .O(\count_107_reg_3084[1]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_107_reg_3084[1]_i_7 
       (.I0(tmp_14_reg_2729_pp0_iter2_reg[0]),
        .I1(tmp_16_reg_2753_pp0_iter2_reg[0]),
        .I2(tmp_16_reg_2753_pp0_iter2_reg[2]),
        .I3(tmp_14_reg_2729_pp0_iter2_reg[2]),
        .I4(tmp_16_reg_2753_pp0_iter2_reg[1]),
        .I5(tmp_14_reg_2729_pp0_iter2_reg[1]),
        .O(\count_107_reg_3084[1]_i_7_n_5 ));
  FDRE \count_107_reg_3084_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\count_107_reg_3084[0]_i_1_n_5 ),
        .Q(count_107_reg_3084[0]),
        .R(1'b0));
  FDRE \count_107_reg_3084_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\count_107_reg_3084[1]_i_1_n_5 ),
        .Q(count_107_reg_3084[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \count_13_reg_2569[0]_i_1 
       (.I0(p_0_in42_out),
        .I1(p_1_in43_out),
        .I2(p_0_in44_out),
        .O(count_13_fu_268_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h7E)) 
    \count_13_reg_2569[1]_i_1 
       (.I0(p_0_in44_out),
        .I1(p_1_in43_out),
        .I2(p_0_in42_out),
        .O(count_13_fu_268_p3[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_13_reg_2569[1]_i_10 
       (.I0(\src_buf_0_1_val_int_reg_reg_n_5_[0] ),
        .I1(\src_buf_0_2_val_int_reg_reg_n_5_[0] ),
        .I2(\src_buf_0_2_val_int_reg_reg_n_5_[2] ),
        .I3(\src_buf_0_1_val_int_reg_reg_n_5_[2] ),
        .I4(\src_buf_0_2_val_int_reg_reg_n_5_[1] ),
        .I5(\src_buf_0_1_val_int_reg_reg_n_5_[1] ),
        .O(\count_13_reg_2569[1]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_13_reg_2569[1]_i_2 
       (.I0(\src_buf_1_1_val_int_reg_reg_n_5_[7] ),
        .I1(\src_buf_0_1_val_int_reg_reg_n_5_[7] ),
        .I2(\src_buf_1_1_val_int_reg_reg_n_5_[6] ),
        .I3(\src_buf_0_1_val_int_reg_reg_n_5_[6] ),
        .I4(\count_13_reg_2569[1]_i_5_n_5 ),
        .I5(\count_13_reg_2569[1]_i_6_n_5 ),
        .O(p_0_in44_out));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_13_reg_2569[1]_i_3 
       (.I0(\src_buf_1_0_val_int_reg_reg_n_5_[7] ),
        .I1(\src_buf_0_1_val_int_reg_reg_n_5_[7] ),
        .I2(\src_buf_1_0_val_int_reg_reg_n_5_[6] ),
        .I3(\src_buf_0_1_val_int_reg_reg_n_5_[6] ),
        .I4(\count_13_reg_2569[1]_i_7_n_5 ),
        .I5(\count_13_reg_2569[1]_i_8_n_5 ),
        .O(p_1_in43_out));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_13_reg_2569[1]_i_4 
       (.I0(\src_buf_0_2_val_int_reg_reg_n_5_[7] ),
        .I1(\src_buf_0_1_val_int_reg_reg_n_5_[7] ),
        .I2(\src_buf_0_2_val_int_reg_reg_n_5_[6] ),
        .I3(\src_buf_0_1_val_int_reg_reg_n_5_[6] ),
        .I4(\count_13_reg_2569[1]_i_9_n_5 ),
        .I5(\count_13_reg_2569[1]_i_10_n_5 ),
        .O(p_0_in42_out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_13_reg_2569[1]_i_5 
       (.I0(\src_buf_0_1_val_int_reg_reg_n_5_[3] ),
        .I1(\src_buf_1_1_val_int_reg_reg_n_5_[3] ),
        .I2(\src_buf_1_1_val_int_reg_reg_n_5_[5] ),
        .I3(\src_buf_0_1_val_int_reg_reg_n_5_[5] ),
        .I4(\src_buf_1_1_val_int_reg_reg_n_5_[4] ),
        .I5(\src_buf_0_1_val_int_reg_reg_n_5_[4] ),
        .O(\count_13_reg_2569[1]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_13_reg_2569[1]_i_6 
       (.I0(\src_buf_0_1_val_int_reg_reg_n_5_[0] ),
        .I1(\src_buf_1_1_val_int_reg_reg_n_5_[0] ),
        .I2(\src_buf_1_1_val_int_reg_reg_n_5_[2] ),
        .I3(\src_buf_0_1_val_int_reg_reg_n_5_[2] ),
        .I4(\src_buf_1_1_val_int_reg_reg_n_5_[1] ),
        .I5(\src_buf_0_1_val_int_reg_reg_n_5_[1] ),
        .O(\count_13_reg_2569[1]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_13_reg_2569[1]_i_7 
       (.I0(\src_buf_0_1_val_int_reg_reg_n_5_[3] ),
        .I1(\src_buf_1_0_val_int_reg_reg_n_5_[3] ),
        .I2(\src_buf_1_0_val_int_reg_reg_n_5_[5] ),
        .I3(\src_buf_0_1_val_int_reg_reg_n_5_[5] ),
        .I4(\src_buf_1_0_val_int_reg_reg_n_5_[4] ),
        .I5(\src_buf_0_1_val_int_reg_reg_n_5_[4] ),
        .O(\count_13_reg_2569[1]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_13_reg_2569[1]_i_8 
       (.I0(\src_buf_0_1_val_int_reg_reg_n_5_[0] ),
        .I1(\src_buf_1_0_val_int_reg_reg_n_5_[0] ),
        .I2(\src_buf_1_0_val_int_reg_reg_n_5_[2] ),
        .I3(\src_buf_0_1_val_int_reg_reg_n_5_[2] ),
        .I4(\src_buf_1_0_val_int_reg_reg_n_5_[1] ),
        .I5(\src_buf_0_1_val_int_reg_reg_n_5_[1] ),
        .O(\count_13_reg_2569[1]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_13_reg_2569[1]_i_9 
       (.I0(\src_buf_0_1_val_int_reg_reg_n_5_[3] ),
        .I1(\src_buf_0_2_val_int_reg_reg_n_5_[3] ),
        .I2(\src_buf_0_2_val_int_reg_reg_n_5_[5] ),
        .I3(\src_buf_0_1_val_int_reg_reg_n_5_[5] ),
        .I4(\src_buf_0_2_val_int_reg_reg_n_5_[4] ),
        .I5(\src_buf_0_1_val_int_reg_reg_n_5_[4] ),
        .O(\count_13_reg_2569[1]_i_9_n_5 ));
  LUT5 #(
    .INIT(32'hC000AAAA)) 
    \count_13_reg_2569[2]_i_1 
       (.I0(\count_13_reg_2569_reg_n_5_[2] ),
        .I1(p_1_in43_out),
        .I2(p_0_in42_out),
        .I3(p_0_in44_out),
        .I4(ap_ce_reg),
        .O(\count_13_reg_2569[2]_i_1_n_5 ));
  FDRE \count_13_reg_2569_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_13_fu_268_p3[0]),
        .Q(\count_13_reg_2569_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \count_13_reg_2569_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_13_fu_268_p3[1]),
        .Q(\count_13_reg_2569_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \count_13_reg_2569_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count_13_reg_2569[2]_i_1_n_5 ),
        .Q(\count_13_reg_2569_reg_n_5_[2] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \count_16_reg_2801[0]_i_1 
       (.I0(\count_13_reg_2569_reg_n_5_[0] ),
        .I1(p_0_in40_out),
        .I2(p_0_in41_out),
        .O(count_16_fu_791_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h17E8)) 
    \count_16_reg_2801[1]_i_1 
       (.I0(p_0_in40_out),
        .I1(p_0_in41_out),
        .I2(\count_13_reg_2569_reg_n_5_[0] ),
        .I3(\count_13_reg_2569_reg_n_5_[1] ),
        .O(count_16_fu_791_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h17FFE800)) 
    \count_16_reg_2801[2]_i_1 
       (.I0(p_0_in40_out),
        .I1(p_0_in41_out),
        .I2(\count_13_reg_2569_reg_n_5_[0] ),
        .I3(\count_13_reg_2569_reg_n_5_[1] ),
        .I4(\count_13_reg_2569_reg_n_5_[2] ),
        .O(count_16_fu_791_p3[2]));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_16_reg_2801[2]_i_2 
       (.I0(trunc_ln73_5_reg_2513[7]),
        .I1(trunc_ln73_1_reg_2475[7]),
        .I2(trunc_ln73_5_reg_2513[6]),
        .I3(trunc_ln73_1_reg_2475[6]),
        .I4(\count_16_reg_2801[2]_i_4_n_5 ),
        .I5(\count_16_reg_2801[2]_i_5_n_5 ),
        .O(p_0_in40_out));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_16_reg_2801[2]_i_3 
       (.I0(trunc_ln73_6_reg_2525[7]),
        .I1(trunc_ln73_1_reg_2475[7]),
        .I2(trunc_ln73_6_reg_2525[6]),
        .I3(trunc_ln73_1_reg_2475[6]),
        .I4(\count_16_reg_2801[2]_i_6_n_5 ),
        .I5(\count_16_reg_2801[2]_i_7_n_5 ),
        .O(p_0_in41_out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_16_reg_2801[2]_i_4 
       (.I0(trunc_ln73_1_reg_2475[3]),
        .I1(trunc_ln73_5_reg_2513[3]),
        .I2(trunc_ln73_5_reg_2513[5]),
        .I3(trunc_ln73_1_reg_2475[5]),
        .I4(trunc_ln73_5_reg_2513[4]),
        .I5(trunc_ln73_1_reg_2475[4]),
        .O(\count_16_reg_2801[2]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_16_reg_2801[2]_i_5 
       (.I0(trunc_ln73_1_reg_2475[0]),
        .I1(trunc_ln73_5_reg_2513[0]),
        .I2(trunc_ln73_5_reg_2513[2]),
        .I3(trunc_ln73_1_reg_2475[2]),
        .I4(trunc_ln73_5_reg_2513[1]),
        .I5(trunc_ln73_1_reg_2475[1]),
        .O(\count_16_reg_2801[2]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_16_reg_2801[2]_i_6 
       (.I0(trunc_ln73_1_reg_2475[3]),
        .I1(trunc_ln73_6_reg_2525[3]),
        .I2(trunc_ln73_6_reg_2525[5]),
        .I3(trunc_ln73_1_reg_2475[5]),
        .I4(trunc_ln73_6_reg_2525[4]),
        .I5(trunc_ln73_1_reg_2475[4]),
        .O(\count_16_reg_2801[2]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_16_reg_2801[2]_i_7 
       (.I0(trunc_ln73_1_reg_2475[0]),
        .I1(trunc_ln73_6_reg_2525[0]),
        .I2(trunc_ln73_6_reg_2525[2]),
        .I3(trunc_ln73_1_reg_2475[2]),
        .I4(trunc_ln73_6_reg_2525[1]),
        .I5(trunc_ln73_1_reg_2475[1]),
        .O(\count_16_reg_2801[2]_i_7_n_5 ));
  FDRE \count_16_reg_2801_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_16_fu_791_p3[0]),
        .Q(count_16_reg_2801[0]),
        .R(1'b0));
  FDRE \count_16_reg_2801_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_16_fu_791_p3[1]),
        .Q(count_16_reg_2801[1]),
        .R(1'b0));
  FDRE \count_16_reg_2801_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_16_fu_791_p3[2]),
        .Q(count_16_reg_2801[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \count_21_reg_2812[0]_i_1 
       (.I0(p_0_in37_out),
        .I1(p_1_in38_out),
        .I2(p_0_in39_out),
        .O(count_21_fu_849_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h7E)) 
    \count_21_reg_2812[1]_i_1 
       (.I0(p_0_in39_out),
        .I1(p_1_in38_out),
        .I2(p_0_in37_out),
        .O(count_21_fu_849_p3[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_21_reg_2812[1]_i_10 
       (.I0(trunc_ln73_2_reg_2483[0]),
        .I1(trunc_ln73_3_reg_2493[0]),
        .I2(trunc_ln73_3_reg_2493[2]),
        .I3(trunc_ln73_2_reg_2483[2]),
        .I4(trunc_ln73_3_reg_2493[1]),
        .I5(trunc_ln73_2_reg_2483[1]),
        .O(\count_21_reg_2812[1]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_21_reg_2812[1]_i_2 
       (.I0(trunc_ln73_5_reg_2513[7]),
        .I1(trunc_ln73_2_reg_2483[7]),
        .I2(trunc_ln73_5_reg_2513[6]),
        .I3(trunc_ln73_2_reg_2483[6]),
        .I4(\count_21_reg_2812[1]_i_5_n_5 ),
        .I5(\count_21_reg_2812[1]_i_6_n_5 ),
        .O(p_0_in39_out));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_21_reg_2812[1]_i_3 
       (.I0(trunc_ln73_4_reg_2503[7]),
        .I1(trunc_ln73_2_reg_2483[7]),
        .I2(trunc_ln73_4_reg_2503[6]),
        .I3(trunc_ln73_2_reg_2483[6]),
        .I4(\count_21_reg_2812[1]_i_7_n_5 ),
        .I5(\count_21_reg_2812[1]_i_8_n_5 ),
        .O(p_1_in38_out));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_21_reg_2812[1]_i_4 
       (.I0(trunc_ln73_3_reg_2493[7]),
        .I1(trunc_ln73_2_reg_2483[7]),
        .I2(trunc_ln73_3_reg_2493[6]),
        .I3(trunc_ln73_2_reg_2483[6]),
        .I4(\count_21_reg_2812[1]_i_9_n_5 ),
        .I5(\count_21_reg_2812[1]_i_10_n_5 ),
        .O(p_0_in37_out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_21_reg_2812[1]_i_5 
       (.I0(trunc_ln73_2_reg_2483[3]),
        .I1(trunc_ln73_5_reg_2513[3]),
        .I2(trunc_ln73_5_reg_2513[5]),
        .I3(trunc_ln73_2_reg_2483[5]),
        .I4(trunc_ln73_5_reg_2513[4]),
        .I5(trunc_ln73_2_reg_2483[4]),
        .O(\count_21_reg_2812[1]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_21_reg_2812[1]_i_6 
       (.I0(trunc_ln73_2_reg_2483[0]),
        .I1(trunc_ln73_5_reg_2513[0]),
        .I2(trunc_ln73_5_reg_2513[2]),
        .I3(trunc_ln73_2_reg_2483[2]),
        .I4(trunc_ln73_5_reg_2513[1]),
        .I5(trunc_ln73_2_reg_2483[1]),
        .O(\count_21_reg_2812[1]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_21_reg_2812[1]_i_7 
       (.I0(trunc_ln73_2_reg_2483[3]),
        .I1(trunc_ln73_4_reg_2503[3]),
        .I2(trunc_ln73_4_reg_2503[5]),
        .I3(trunc_ln73_2_reg_2483[5]),
        .I4(trunc_ln73_4_reg_2503[4]),
        .I5(trunc_ln73_2_reg_2483[4]),
        .O(\count_21_reg_2812[1]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_21_reg_2812[1]_i_8 
       (.I0(trunc_ln73_2_reg_2483[0]),
        .I1(trunc_ln73_4_reg_2503[0]),
        .I2(trunc_ln73_4_reg_2503[2]),
        .I3(trunc_ln73_2_reg_2483[2]),
        .I4(trunc_ln73_4_reg_2503[1]),
        .I5(trunc_ln73_2_reg_2483[1]),
        .O(\count_21_reg_2812[1]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_21_reg_2812[1]_i_9 
       (.I0(trunc_ln73_2_reg_2483[3]),
        .I1(trunc_ln73_3_reg_2493[3]),
        .I2(trunc_ln73_3_reg_2493[5]),
        .I3(trunc_ln73_2_reg_2483[5]),
        .I4(trunc_ln73_3_reg_2493[4]),
        .I5(trunc_ln73_2_reg_2483[4]),
        .O(\count_21_reg_2812[1]_i_9_n_5 ));
  LUT5 #(
    .INIT(32'hC000AAAA)) 
    \count_21_reg_2812[2]_i_1 
       (.I0(\count_21_reg_2812_reg_n_5_[2] ),
        .I1(p_1_in38_out),
        .I2(p_0_in37_out),
        .I3(p_0_in39_out),
        .I4(ap_ce_reg),
        .O(\count_21_reg_2812[2]_i_1_n_5 ));
  FDRE \count_21_reg_2812_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_21_fu_849_p3[0]),
        .Q(\count_21_reg_2812_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \count_21_reg_2812_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_21_fu_849_p3[1]),
        .Q(\count_21_reg_2812_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \count_21_reg_2812_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count_21_reg_2812[2]_i_1_n_5 ),
        .Q(\count_21_reg_2812_reg_n_5_[2] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9669)) 
    \count_29_reg_2926[0]_i_1 
       (.I0(icmp_ln90_19_reg_2824),
        .I1(icmp_ln90_18_reg_2818),
        .I2(p_0_in35_out),
        .I3(p_0_in36_out),
        .O(count_29_fu_1297_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h177E)) 
    \count_29_reg_2926[1]_i_1 
       (.I0(p_0_in35_out),
        .I1(p_0_in36_out),
        .I2(icmp_ln90_19_reg_2824),
        .I3(icmp_ln90_18_reg_2818),
        .O(count_29_fu_1297_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hE880)) 
    \count_29_reg_2926[2]_i_1 
       (.I0(p_0_in35_out),
        .I1(p_0_in36_out),
        .I2(icmp_ln90_19_reg_2824),
        .I3(icmp_ln90_18_reg_2818),
        .O(count_29_fu_1297_p3[2]));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_29_reg_2926[2]_i_2 
       (.I0(trunc_ln73_6_reg_2525_pp0_iter1_reg[7]),
        .I1(trunc_ln73_3_reg_2493_pp0_iter1_reg[7]),
        .I2(trunc_ln73_6_reg_2525_pp0_iter1_reg[6]),
        .I3(trunc_ln73_3_reg_2493_pp0_iter1_reg[6]),
        .I4(\count_29_reg_2926[2]_i_4_n_5 ),
        .I5(\count_29_reg_2926[2]_i_5_n_5 ),
        .O(p_0_in35_out));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_29_reg_2926[2]_i_3 
       (.I0(trunc_ln73_7_reg_2537_pp0_iter1_reg[7]),
        .I1(trunc_ln73_3_reg_2493_pp0_iter1_reg[7]),
        .I2(trunc_ln73_7_reg_2537_pp0_iter1_reg[6]),
        .I3(trunc_ln73_3_reg_2493_pp0_iter1_reg[6]),
        .I4(\count_29_reg_2926[2]_i_6_n_5 ),
        .I5(\count_29_reg_2926[2]_i_7_n_5 ),
        .O(p_0_in36_out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_29_reg_2926[2]_i_4 
       (.I0(trunc_ln73_3_reg_2493_pp0_iter1_reg[3]),
        .I1(trunc_ln73_6_reg_2525_pp0_iter1_reg[3]),
        .I2(trunc_ln73_6_reg_2525_pp0_iter1_reg[5]),
        .I3(trunc_ln73_3_reg_2493_pp0_iter1_reg[5]),
        .I4(trunc_ln73_6_reg_2525_pp0_iter1_reg[4]),
        .I5(trunc_ln73_3_reg_2493_pp0_iter1_reg[4]),
        .O(\count_29_reg_2926[2]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_29_reg_2926[2]_i_5 
       (.I0(trunc_ln73_3_reg_2493_pp0_iter1_reg[0]),
        .I1(trunc_ln73_6_reg_2525_pp0_iter1_reg[0]),
        .I2(trunc_ln73_6_reg_2525_pp0_iter1_reg[2]),
        .I3(trunc_ln73_3_reg_2493_pp0_iter1_reg[2]),
        .I4(trunc_ln73_6_reg_2525_pp0_iter1_reg[1]),
        .I5(trunc_ln73_3_reg_2493_pp0_iter1_reg[1]),
        .O(\count_29_reg_2926[2]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_29_reg_2926[2]_i_6 
       (.I0(trunc_ln73_3_reg_2493_pp0_iter1_reg[3]),
        .I1(trunc_ln73_7_reg_2537_pp0_iter1_reg[3]),
        .I2(trunc_ln73_7_reg_2537_pp0_iter1_reg[5]),
        .I3(trunc_ln73_3_reg_2493_pp0_iter1_reg[5]),
        .I4(trunc_ln73_7_reg_2537_pp0_iter1_reg[4]),
        .I5(trunc_ln73_3_reg_2493_pp0_iter1_reg[4]),
        .O(\count_29_reg_2926[2]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_29_reg_2926[2]_i_7 
       (.I0(trunc_ln73_3_reg_2493_pp0_iter1_reg[0]),
        .I1(trunc_ln73_7_reg_2537_pp0_iter1_reg[0]),
        .I2(trunc_ln73_7_reg_2537_pp0_iter1_reg[2]),
        .I3(trunc_ln73_3_reg_2493_pp0_iter1_reg[2]),
        .I4(trunc_ln73_7_reg_2537_pp0_iter1_reg[1]),
        .I5(trunc_ln73_3_reg_2493_pp0_iter1_reg[1]),
        .O(\count_29_reg_2926[2]_i_7_n_5 ));
  FDRE \count_29_reg_2926_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_29_fu_1297_p3[0]),
        .Q(\count_29_reg_2926_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \count_29_reg_2926_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_29_fu_1297_p3[1]),
        .Q(\count_29_reg_2926_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \count_29_reg_2926_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_29_fu_1297_p3[2]),
        .Q(\count_29_reg_2926_reg_n_5_[2] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \count_35_reg_3032[0]_i_1 
       (.I0(p_0_in33_out),
        .I1(p_1_in34_out),
        .O(\count_35_reg_3032[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \count_35_reg_3032[1]_i_1 
       (.I0(p_0_in33_out),
        .I1(p_1_in34_out),
        .O(\count_35_reg_3032[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_35_reg_3032[1]_i_2 
       (.I0(trunc_ln73_6_reg_2525_pp0_iter2_reg[7]),
        .I1(trunc_ln73_5_reg_2513_pp0_iter2_reg[7]),
        .I2(trunc_ln73_6_reg_2525_pp0_iter2_reg[6]),
        .I3(trunc_ln73_5_reg_2513_pp0_iter2_reg[6]),
        .I4(\count_35_reg_3032[1]_i_4_n_5 ),
        .I5(\count_35_reg_3032[1]_i_5_n_5 ),
        .O(p_0_in33_out));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_35_reg_3032[1]_i_3 
       (.I0(trunc_ln73_7_reg_2537_pp0_iter2_reg[7]),
        .I1(trunc_ln73_5_reg_2513_pp0_iter2_reg[7]),
        .I2(trunc_ln73_7_reg_2537_pp0_iter2_reg[6]),
        .I3(trunc_ln73_5_reg_2513_pp0_iter2_reg[6]),
        .I4(\count_35_reg_3032[1]_i_6_n_5 ),
        .I5(\count_35_reg_3032[1]_i_7_n_5 ),
        .O(p_1_in34_out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_35_reg_3032[1]_i_4 
       (.I0(trunc_ln73_5_reg_2513_pp0_iter2_reg[3]),
        .I1(trunc_ln73_6_reg_2525_pp0_iter2_reg[3]),
        .I2(trunc_ln73_6_reg_2525_pp0_iter2_reg[5]),
        .I3(trunc_ln73_5_reg_2513_pp0_iter2_reg[5]),
        .I4(trunc_ln73_6_reg_2525_pp0_iter2_reg[4]),
        .I5(trunc_ln73_5_reg_2513_pp0_iter2_reg[4]),
        .O(\count_35_reg_3032[1]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_35_reg_3032[1]_i_5 
       (.I0(trunc_ln73_5_reg_2513_pp0_iter2_reg[0]),
        .I1(trunc_ln73_6_reg_2525_pp0_iter2_reg[0]),
        .I2(trunc_ln73_6_reg_2525_pp0_iter2_reg[2]),
        .I3(trunc_ln73_5_reg_2513_pp0_iter2_reg[2]),
        .I4(trunc_ln73_6_reg_2525_pp0_iter2_reg[1]),
        .I5(trunc_ln73_5_reg_2513_pp0_iter2_reg[1]),
        .O(\count_35_reg_3032[1]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_35_reg_3032[1]_i_6 
       (.I0(trunc_ln73_5_reg_2513_pp0_iter2_reg[3]),
        .I1(trunc_ln73_7_reg_2537_pp0_iter2_reg[3]),
        .I2(trunc_ln73_7_reg_2537_pp0_iter2_reg[5]),
        .I3(trunc_ln73_5_reg_2513_pp0_iter2_reg[5]),
        .I4(trunc_ln73_7_reg_2537_pp0_iter2_reg[4]),
        .I5(trunc_ln73_5_reg_2513_pp0_iter2_reg[4]),
        .O(\count_35_reg_3032[1]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_35_reg_3032[1]_i_7 
       (.I0(trunc_ln73_5_reg_2513_pp0_iter2_reg[0]),
        .I1(trunc_ln73_7_reg_2537_pp0_iter2_reg[0]),
        .I2(trunc_ln73_7_reg_2537_pp0_iter2_reg[2]),
        .I3(trunc_ln73_5_reg_2513_pp0_iter2_reg[2]),
        .I4(trunc_ln73_7_reg_2537_pp0_iter2_reg[1]),
        .I5(trunc_ln73_5_reg_2513_pp0_iter2_reg[1]),
        .O(\count_35_reg_3032[1]_i_7_n_5 ));
  FDRE \count_35_reg_3032_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\count_35_reg_3032[0]_i_1_n_5 ),
        .Q(count_35_reg_3032[0]),
        .R(1'b0));
  FDRE \count_35_reg_3032_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\count_35_reg_3032[1]_i_1_n_5 ),
        .Q(count_35_reg_3032[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \count_39_reg_2662[0]_i_1 
       (.I0(p_0_in55_out),
        .I1(p_1_in56_out),
        .I2(p_0_in57_out),
        .O(count_39_fu_418_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h7E)) 
    \count_39_reg_2662[1]_i_1 
       (.I0(p_0_in55_out),
        .I1(p_1_in56_out),
        .I2(p_0_in57_out),
        .O(count_39_fu_418_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \count_39_reg_2662[2]_i_1 
       (.I0(p_0_in55_out),
        .I1(p_1_in56_out),
        .I2(p_0_in57_out),
        .O(count_39_fu_418_p3[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_39_reg_2662[2]_i_10 
       (.I0(tmp_s_fu_276_p4[0]),
        .I1(tmp_3_fu_306_p4[0]),
        .I2(tmp_3_fu_306_p4[2]),
        .I3(tmp_s_fu_276_p4[2]),
        .I4(tmp_3_fu_306_p4[1]),
        .I5(tmp_s_fu_276_p4[1]),
        .O(\count_39_reg_2662[2]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_39_reg_2662[2]_i_2 
       (.I0(tmp_1_fu_286_p4[7]),
        .I1(tmp_s_fu_276_p4[7]),
        .I2(tmp_1_fu_286_p4[6]),
        .I3(tmp_s_fu_276_p4[6]),
        .I4(\count_39_reg_2662[2]_i_5_n_5 ),
        .I5(\count_39_reg_2662[2]_i_6_n_5 ),
        .O(p_0_in55_out));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_39_reg_2662[2]_i_3 
       (.I0(tmp_2_fu_296_p4[7]),
        .I1(tmp_s_fu_276_p4[7]),
        .I2(tmp_2_fu_296_p4[6]),
        .I3(tmp_s_fu_276_p4[6]),
        .I4(\count_39_reg_2662[2]_i_7_n_5 ),
        .I5(\count_39_reg_2662[2]_i_8_n_5 ),
        .O(p_1_in56_out));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_39_reg_2662[2]_i_4 
       (.I0(tmp_3_fu_306_p4[7]),
        .I1(tmp_s_fu_276_p4[7]),
        .I2(tmp_3_fu_306_p4[6]),
        .I3(tmp_s_fu_276_p4[6]),
        .I4(\count_39_reg_2662[2]_i_9_n_5 ),
        .I5(\count_39_reg_2662[2]_i_10_n_5 ),
        .O(p_0_in57_out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_39_reg_2662[2]_i_5 
       (.I0(tmp_s_fu_276_p4[3]),
        .I1(tmp_1_fu_286_p4[3]),
        .I2(tmp_1_fu_286_p4[5]),
        .I3(tmp_s_fu_276_p4[5]),
        .I4(tmp_1_fu_286_p4[4]),
        .I5(tmp_s_fu_276_p4[4]),
        .O(\count_39_reg_2662[2]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_39_reg_2662[2]_i_6 
       (.I0(tmp_s_fu_276_p4[0]),
        .I1(tmp_1_fu_286_p4[0]),
        .I2(tmp_1_fu_286_p4[2]),
        .I3(tmp_s_fu_276_p4[2]),
        .I4(tmp_1_fu_286_p4[1]),
        .I5(tmp_s_fu_276_p4[1]),
        .O(\count_39_reg_2662[2]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_39_reg_2662[2]_i_7 
       (.I0(tmp_s_fu_276_p4[3]),
        .I1(tmp_2_fu_296_p4[3]),
        .I2(tmp_2_fu_296_p4[5]),
        .I3(tmp_s_fu_276_p4[5]),
        .I4(tmp_2_fu_296_p4[4]),
        .I5(tmp_s_fu_276_p4[4]),
        .O(\count_39_reg_2662[2]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_39_reg_2662[2]_i_8 
       (.I0(tmp_s_fu_276_p4[0]),
        .I1(tmp_2_fu_296_p4[0]),
        .I2(tmp_2_fu_296_p4[2]),
        .I3(tmp_s_fu_276_p4[2]),
        .I4(tmp_2_fu_296_p4[1]),
        .I5(tmp_s_fu_276_p4[1]),
        .O(\count_39_reg_2662[2]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_39_reg_2662[2]_i_9 
       (.I0(tmp_s_fu_276_p4[3]),
        .I1(tmp_3_fu_306_p4[3]),
        .I2(tmp_3_fu_306_p4[5]),
        .I3(tmp_s_fu_276_p4[5]),
        .I4(tmp_3_fu_306_p4[4]),
        .I5(tmp_s_fu_276_p4[4]),
        .O(\count_39_reg_2662[2]_i_9_n_5 ));
  FDRE \count_39_reg_2662_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_39_fu_418_p3[0]),
        .Q(count_39_reg_2662[0]),
        .R(1'b0));
  FDRE \count_39_reg_2662_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_39_fu_418_p3[1]),
        .Q(count_39_reg_2662[1]),
        .R(1'b0));
  FDRE \count_39_reg_2662_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_39_fu_418_p3[2]),
        .Q(count_39_reg_2662[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \count_3_reg_2554[0]_i_1 
       (.I0(p_0_in49_out),
        .I1(p_1_in50_out),
        .I2(p_0_in51_out),
        .O(count_3_fu_196_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h7E)) 
    \count_3_reg_2554[1]_i_1 
       (.I0(p_0_in49_out),
        .I1(p_1_in50_out),
        .I2(p_0_in51_out),
        .O(count_3_fu_196_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \count_3_reg_2554[2]_i_1 
       (.I0(p_0_in49_out),
        .I1(p_1_in50_out),
        .I2(p_0_in51_out),
        .O(count_3_fu_196_p3[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_3_reg_2554[2]_i_10 
       (.I0(\src_buf_0_0_val_int_reg_reg_n_5_[0] ),
        .I1(\src_buf_1_0_val_int_reg_reg_n_5_[0] ),
        .I2(\src_buf_1_0_val_int_reg_reg_n_5_[2] ),
        .I3(\src_buf_0_0_val_int_reg_reg_n_5_[2] ),
        .I4(\src_buf_1_0_val_int_reg_reg_n_5_[1] ),
        .I5(\src_buf_0_0_val_int_reg_reg_n_5_[1] ),
        .O(\count_3_reg_2554[2]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_3_reg_2554[2]_i_2 
       (.I0(\src_buf_0_1_val_int_reg_reg_n_5_[7] ),
        .I1(\src_buf_0_0_val_int_reg_reg_n_5_[7] ),
        .I2(\src_buf_0_1_val_int_reg_reg_n_5_[6] ),
        .I3(\src_buf_0_0_val_int_reg_reg_n_5_[6] ),
        .I4(\count_3_reg_2554[2]_i_5_n_5 ),
        .I5(\count_3_reg_2554[2]_i_6_n_5 ),
        .O(p_0_in49_out));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_3_reg_2554[2]_i_3 
       (.I0(\src_buf_0_2_val_int_reg_reg_n_5_[7] ),
        .I1(\src_buf_0_0_val_int_reg_reg_n_5_[7] ),
        .I2(\src_buf_0_2_val_int_reg_reg_n_5_[6] ),
        .I3(\src_buf_0_0_val_int_reg_reg_n_5_[6] ),
        .I4(\count_3_reg_2554[2]_i_7_n_5 ),
        .I5(\count_3_reg_2554[2]_i_8_n_5 ),
        .O(p_1_in50_out));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_3_reg_2554[2]_i_4 
       (.I0(\src_buf_1_0_val_int_reg_reg_n_5_[7] ),
        .I1(\src_buf_0_0_val_int_reg_reg_n_5_[7] ),
        .I2(\src_buf_1_0_val_int_reg_reg_n_5_[6] ),
        .I3(\src_buf_0_0_val_int_reg_reg_n_5_[6] ),
        .I4(\count_3_reg_2554[2]_i_9_n_5 ),
        .I5(\count_3_reg_2554[2]_i_10_n_5 ),
        .O(p_0_in51_out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_3_reg_2554[2]_i_5 
       (.I0(\src_buf_0_0_val_int_reg_reg_n_5_[3] ),
        .I1(\src_buf_0_1_val_int_reg_reg_n_5_[3] ),
        .I2(\src_buf_0_1_val_int_reg_reg_n_5_[5] ),
        .I3(\src_buf_0_0_val_int_reg_reg_n_5_[5] ),
        .I4(\src_buf_0_1_val_int_reg_reg_n_5_[4] ),
        .I5(\src_buf_0_0_val_int_reg_reg_n_5_[4] ),
        .O(\count_3_reg_2554[2]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_3_reg_2554[2]_i_6 
       (.I0(\src_buf_0_0_val_int_reg_reg_n_5_[0] ),
        .I1(\src_buf_0_1_val_int_reg_reg_n_5_[0] ),
        .I2(\src_buf_0_1_val_int_reg_reg_n_5_[2] ),
        .I3(\src_buf_0_0_val_int_reg_reg_n_5_[2] ),
        .I4(\src_buf_0_1_val_int_reg_reg_n_5_[1] ),
        .I5(\src_buf_0_0_val_int_reg_reg_n_5_[1] ),
        .O(\count_3_reg_2554[2]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_3_reg_2554[2]_i_7 
       (.I0(\src_buf_0_0_val_int_reg_reg_n_5_[3] ),
        .I1(\src_buf_0_2_val_int_reg_reg_n_5_[3] ),
        .I2(\src_buf_0_2_val_int_reg_reg_n_5_[5] ),
        .I3(\src_buf_0_0_val_int_reg_reg_n_5_[5] ),
        .I4(\src_buf_0_2_val_int_reg_reg_n_5_[4] ),
        .I5(\src_buf_0_0_val_int_reg_reg_n_5_[4] ),
        .O(\count_3_reg_2554[2]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_3_reg_2554[2]_i_8 
       (.I0(\src_buf_0_0_val_int_reg_reg_n_5_[0] ),
        .I1(\src_buf_0_2_val_int_reg_reg_n_5_[0] ),
        .I2(\src_buf_0_2_val_int_reg_reg_n_5_[2] ),
        .I3(\src_buf_0_0_val_int_reg_reg_n_5_[2] ),
        .I4(\src_buf_0_2_val_int_reg_reg_n_5_[1] ),
        .I5(\src_buf_0_0_val_int_reg_reg_n_5_[1] ),
        .O(\count_3_reg_2554[2]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_3_reg_2554[2]_i_9 
       (.I0(\src_buf_0_0_val_int_reg_reg_n_5_[3] ),
        .I1(\src_buf_1_0_val_int_reg_reg_n_5_[3] ),
        .I2(\src_buf_1_0_val_int_reg_reg_n_5_[5] ),
        .I3(\src_buf_0_0_val_int_reg_reg_n_5_[5] ),
        .I4(\src_buf_1_0_val_int_reg_reg_n_5_[4] ),
        .I5(\src_buf_0_0_val_int_reg_reg_n_5_[4] ),
        .O(\count_3_reg_2554[2]_i_9_n_5 ));
  FDRE \count_3_reg_2554_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_3_fu_196_p3[0]),
        .Q(count_3_reg_2554[0]),
        .R(1'b0));
  FDRE \count_3_reg_2554_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_3_fu_196_p3[1]),
        .Q(count_3_reg_2554[1]),
        .R(1'b0));
  FDRE \count_3_reg_2554_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_3_fu_196_p3[2]),
        .Q(count_3_reg_2554[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'hE41B1BE4)) 
    \count_43_reg_2829[0]_i_1 
       (.I0(icmp_ln90_31_reg_2667),
        .I1(count_39_reg_2662[0]),
        .I2(add_ln90_15_reg_2672[0]),
        .I3(p_0_in31_out),
        .I4(p_0_in32_out),
        .O(count_43_fu_898_p3[0]));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_43_reg_2829[0]_i_2 
       (.I0(tmp_5_reg_2621[7]),
        .I1(tmp_s_reg_2575[7]),
        .I2(tmp_5_reg_2621[6]),
        .I3(tmp_s_reg_2575[6]),
        .I4(\count_43_reg_2829[0]_i_4_n_5 ),
        .I5(\count_43_reg_2829[0]_i_5_n_5 ),
        .O(p_0_in31_out));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_43_reg_2829[0]_i_3 
       (.I0(tmp_6_reg_2633[7]),
        .I1(tmp_s_reg_2575[7]),
        .I2(tmp_6_reg_2633[6]),
        .I3(tmp_s_reg_2575[6]),
        .I4(\count_43_reg_2829[0]_i_6_n_5 ),
        .I5(\count_43_reg_2829[0]_i_7_n_5 ),
        .O(p_0_in32_out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_43_reg_2829[0]_i_4 
       (.I0(tmp_s_reg_2575[3]),
        .I1(tmp_5_reg_2621[3]),
        .I2(tmp_5_reg_2621[5]),
        .I3(tmp_s_reg_2575[5]),
        .I4(tmp_5_reg_2621[4]),
        .I5(tmp_s_reg_2575[4]),
        .O(\count_43_reg_2829[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_43_reg_2829[0]_i_5 
       (.I0(tmp_s_reg_2575[0]),
        .I1(tmp_5_reg_2621[0]),
        .I2(tmp_5_reg_2621[2]),
        .I3(tmp_s_reg_2575[2]),
        .I4(tmp_5_reg_2621[1]),
        .I5(tmp_s_reg_2575[1]),
        .O(\count_43_reg_2829[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_43_reg_2829[0]_i_6 
       (.I0(tmp_s_reg_2575[3]),
        .I1(tmp_6_reg_2633[3]),
        .I2(tmp_6_reg_2633[5]),
        .I3(tmp_s_reg_2575[5]),
        .I4(tmp_6_reg_2633[4]),
        .I5(tmp_s_reg_2575[4]),
        .O(\count_43_reg_2829[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_43_reg_2829[0]_i_7 
       (.I0(tmp_s_reg_2575[0]),
        .I1(tmp_6_reg_2633[0]),
        .I2(tmp_6_reg_2633[2]),
        .I3(tmp_s_reg_2575[2]),
        .I4(tmp_6_reg_2633[1]),
        .I5(tmp_s_reg_2575[1]),
        .O(\count_43_reg_2829[0]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h569A)) 
    \count_43_reg_2829[1]_i_1 
       (.I0(\count_43_reg_2829[2]_i_2_n_5 ),
        .I1(icmp_ln90_31_reg_2667),
        .I2(count_39_reg_2662[1]),
        .I3(add_ln90_15_reg_2672[1]),
        .O(count_43_fu_898_p3[1]));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \count_43_reg_2829[2]_i_1 
       (.I0(\count_43_reg_2829[2]_i_2_n_5 ),
        .I1(add_ln90_15_reg_2672[1]),
        .I2(count_39_reg_2662[1]),
        .I3(icmp_ln90_31_reg_2667),
        .I4(count_39_reg_2662[2]),
        .I5(add_ln90_15_reg_2672[2]),
        .O(count_43_fu_898_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'hEEE88E88)) 
    \count_43_reg_2829[2]_i_2 
       (.I0(p_0_in31_out),
        .I1(p_0_in32_out),
        .I2(icmp_ln90_31_reg_2667),
        .I3(count_39_reg_2662[0]),
        .I4(add_ln90_15_reg_2672[0]),
        .O(\count_43_reg_2829[2]_i_2_n_5 ));
  FDRE \count_43_reg_2829_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_43_fu_898_p3[0]),
        .Q(count_43_reg_2829[0]),
        .R(1'b0));
  FDRE \count_43_reg_2829_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_43_fu_898_p3[1]),
        .Q(count_43_reg_2829[1]),
        .R(1'b0));
  FDRE \count_43_reg_2829_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_43_fu_898_p3[2]),
        .Q(count_43_reg_2829[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \count_49_reg_2677[0]_i_1 
       (.I0(p_0_in28_out),
        .I1(p_1_in29_out),
        .I2(p_0_in30_out),
        .O(count_49_fu_490_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h7E)) 
    \count_49_reg_2677[1]_i_1 
       (.I0(p_0_in30_out),
        .I1(p_1_in29_out),
        .I2(p_0_in28_out),
        .O(count_49_fu_490_p3[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_49_reg_2677[1]_i_10 
       (.I0(tmp_1_fu_286_p4[0]),
        .I1(tmp_2_fu_296_p4[0]),
        .I2(tmp_2_fu_296_p4[2]),
        .I3(tmp_1_fu_286_p4[2]),
        .I4(tmp_2_fu_296_p4[1]),
        .I5(tmp_1_fu_286_p4[1]),
        .O(\count_49_reg_2677[1]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_49_reg_2677[1]_i_2 
       (.I0(tmp_4_fu_316_p4[7]),
        .I1(tmp_1_fu_286_p4[7]),
        .I2(tmp_4_fu_316_p4[6]),
        .I3(tmp_1_fu_286_p4[6]),
        .I4(\count_49_reg_2677[1]_i_5_n_5 ),
        .I5(\count_49_reg_2677[1]_i_6_n_5 ),
        .O(p_0_in30_out));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_49_reg_2677[1]_i_3 
       (.I0(tmp_3_fu_306_p4[7]),
        .I1(tmp_1_fu_286_p4[7]),
        .I2(tmp_3_fu_306_p4[6]),
        .I3(tmp_1_fu_286_p4[6]),
        .I4(\count_49_reg_2677[1]_i_7_n_5 ),
        .I5(\count_49_reg_2677[1]_i_8_n_5 ),
        .O(p_1_in29_out));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_49_reg_2677[1]_i_4 
       (.I0(tmp_2_fu_296_p4[7]),
        .I1(tmp_1_fu_286_p4[7]),
        .I2(tmp_2_fu_296_p4[6]),
        .I3(tmp_1_fu_286_p4[6]),
        .I4(\count_49_reg_2677[1]_i_9_n_5 ),
        .I5(\count_49_reg_2677[1]_i_10_n_5 ),
        .O(p_0_in28_out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_49_reg_2677[1]_i_5 
       (.I0(tmp_1_fu_286_p4[3]),
        .I1(tmp_4_fu_316_p4[3]),
        .I2(tmp_4_fu_316_p4[5]),
        .I3(tmp_1_fu_286_p4[5]),
        .I4(tmp_4_fu_316_p4[4]),
        .I5(tmp_1_fu_286_p4[4]),
        .O(\count_49_reg_2677[1]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_49_reg_2677[1]_i_6 
       (.I0(tmp_1_fu_286_p4[0]),
        .I1(tmp_4_fu_316_p4[0]),
        .I2(tmp_4_fu_316_p4[2]),
        .I3(tmp_1_fu_286_p4[2]),
        .I4(tmp_4_fu_316_p4[1]),
        .I5(tmp_1_fu_286_p4[1]),
        .O(\count_49_reg_2677[1]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_49_reg_2677[1]_i_7 
       (.I0(tmp_1_fu_286_p4[3]),
        .I1(tmp_3_fu_306_p4[3]),
        .I2(tmp_3_fu_306_p4[5]),
        .I3(tmp_1_fu_286_p4[5]),
        .I4(tmp_3_fu_306_p4[4]),
        .I5(tmp_1_fu_286_p4[4]),
        .O(\count_49_reg_2677[1]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_49_reg_2677[1]_i_8 
       (.I0(tmp_1_fu_286_p4[0]),
        .I1(tmp_3_fu_306_p4[0]),
        .I2(tmp_3_fu_306_p4[2]),
        .I3(tmp_1_fu_286_p4[2]),
        .I4(tmp_3_fu_306_p4[1]),
        .I5(tmp_1_fu_286_p4[1]),
        .O(\count_49_reg_2677[1]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_49_reg_2677[1]_i_9 
       (.I0(tmp_1_fu_286_p4[3]),
        .I1(tmp_2_fu_296_p4[3]),
        .I2(tmp_2_fu_296_p4[5]),
        .I3(tmp_1_fu_286_p4[5]),
        .I4(tmp_2_fu_296_p4[4]),
        .I5(tmp_1_fu_286_p4[4]),
        .O(\count_49_reg_2677[1]_i_9_n_5 ));
  LUT5 #(
    .INIT(32'hC000AAAA)) 
    \count_49_reg_2677[2]_i_1 
       (.I0(\count_49_reg_2677_reg_n_5_[2] ),
        .I1(p_1_in29_out),
        .I2(p_0_in28_out),
        .I3(p_0_in30_out),
        .I4(ap_ce_reg),
        .O(\count_49_reg_2677[2]_i_1_n_5 ));
  FDRE \count_49_reg_2677_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_49_fu_490_p3[0]),
        .Q(\count_49_reg_2677_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \count_49_reg_2677_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_49_fu_490_p3[1]),
        .Q(\count_49_reg_2677_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \count_49_reg_2677_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count_49_reg_2677[2]_i_1_n_5 ),
        .Q(\count_49_reg_2677_reg_n_5_[2] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \count_52_reg_2839[0]_i_1 
       (.I0(\count_49_reg_2677_reg_n_5_[0] ),
        .I1(p_0_in26_out),
        .I2(p_0_in27_out),
        .O(count_52_fu_936_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h17E8)) 
    \count_52_reg_2839[1]_i_1 
       (.I0(p_0_in26_out),
        .I1(p_0_in27_out),
        .I2(\count_49_reg_2677_reg_n_5_[0] ),
        .I3(\count_49_reg_2677_reg_n_5_[1] ),
        .O(count_52_fu_936_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h17FFE800)) 
    \count_52_reg_2839[2]_i_1 
       (.I0(p_0_in26_out),
        .I1(p_0_in27_out),
        .I2(\count_49_reg_2677_reg_n_5_[0] ),
        .I3(\count_49_reg_2677_reg_n_5_[1] ),
        .I4(\count_49_reg_2677_reg_n_5_[2] ),
        .O(count_52_fu_936_p3[2]));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_52_reg_2839[2]_i_2 
       (.I0(tmp_5_reg_2621[7]),
        .I1(tmp_1_reg_2583[7]),
        .I2(tmp_5_reg_2621[6]),
        .I3(tmp_1_reg_2583[6]),
        .I4(\count_52_reg_2839[2]_i_4_n_5 ),
        .I5(\count_52_reg_2839[2]_i_5_n_5 ),
        .O(p_0_in26_out));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_52_reg_2839[2]_i_3 
       (.I0(tmp_6_reg_2633[7]),
        .I1(tmp_1_reg_2583[7]),
        .I2(tmp_6_reg_2633[6]),
        .I3(tmp_1_reg_2583[6]),
        .I4(\count_52_reg_2839[2]_i_6_n_5 ),
        .I5(\count_52_reg_2839[2]_i_7_n_5 ),
        .O(p_0_in27_out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_52_reg_2839[2]_i_4 
       (.I0(tmp_1_reg_2583[3]),
        .I1(tmp_5_reg_2621[3]),
        .I2(tmp_5_reg_2621[5]),
        .I3(tmp_1_reg_2583[5]),
        .I4(tmp_5_reg_2621[4]),
        .I5(tmp_1_reg_2583[4]),
        .O(\count_52_reg_2839[2]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_52_reg_2839[2]_i_5 
       (.I0(tmp_1_reg_2583[0]),
        .I1(tmp_5_reg_2621[0]),
        .I2(tmp_5_reg_2621[2]),
        .I3(tmp_1_reg_2583[2]),
        .I4(tmp_5_reg_2621[1]),
        .I5(tmp_1_reg_2583[1]),
        .O(\count_52_reg_2839[2]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_52_reg_2839[2]_i_6 
       (.I0(tmp_1_reg_2583[3]),
        .I1(tmp_6_reg_2633[3]),
        .I2(tmp_6_reg_2633[5]),
        .I3(tmp_1_reg_2583[5]),
        .I4(tmp_6_reg_2633[4]),
        .I5(tmp_1_reg_2583[4]),
        .O(\count_52_reg_2839[2]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_52_reg_2839[2]_i_7 
       (.I0(tmp_1_reg_2583[0]),
        .I1(tmp_6_reg_2633[0]),
        .I2(tmp_6_reg_2633[2]),
        .I3(tmp_1_reg_2583[2]),
        .I4(tmp_6_reg_2633[1]),
        .I5(tmp_1_reg_2583[1]),
        .O(\count_52_reg_2839[2]_i_7_n_5 ));
  FDRE \count_52_reg_2839_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_52_fu_936_p3[0]),
        .Q(count_52_reg_2839[0]),
        .R(1'b0));
  FDRE \count_52_reg_2839_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_52_fu_936_p3[1]),
        .Q(count_52_reg_2839[1]),
        .R(1'b0));
  FDRE \count_52_reg_2839_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_52_fu_936_p3[2]),
        .Q(count_52_reg_2839[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \count_57_reg_2850[0]_i_1 
       (.I0(p_0_in23_out),
        .I1(p_1_in24_out),
        .I2(p_0_in25_out),
        .O(count_57_fu_994_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h7E)) 
    \count_57_reg_2850[1]_i_1 
       (.I0(p_0_in25_out),
        .I1(p_1_in24_out),
        .I2(p_0_in23_out),
        .O(count_57_fu_994_p3[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_57_reg_2850[1]_i_10 
       (.I0(tmp_2_reg_2591[0]),
        .I1(tmp_3_reg_2601[0]),
        .I2(tmp_3_reg_2601[2]),
        .I3(tmp_2_reg_2591[2]),
        .I4(tmp_3_reg_2601[1]),
        .I5(tmp_2_reg_2591[1]),
        .O(\count_57_reg_2850[1]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_57_reg_2850[1]_i_2 
       (.I0(tmp_5_reg_2621[7]),
        .I1(tmp_2_reg_2591[7]),
        .I2(tmp_5_reg_2621[6]),
        .I3(tmp_2_reg_2591[6]),
        .I4(\count_57_reg_2850[1]_i_5_n_5 ),
        .I5(\count_57_reg_2850[1]_i_6_n_5 ),
        .O(p_0_in25_out));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_57_reg_2850[1]_i_3 
       (.I0(tmp_4_reg_2611[7]),
        .I1(tmp_2_reg_2591[7]),
        .I2(tmp_4_reg_2611[6]),
        .I3(tmp_2_reg_2591[6]),
        .I4(\count_57_reg_2850[1]_i_7_n_5 ),
        .I5(\count_57_reg_2850[1]_i_8_n_5 ),
        .O(p_1_in24_out));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_57_reg_2850[1]_i_4 
       (.I0(tmp_3_reg_2601[7]),
        .I1(tmp_2_reg_2591[7]),
        .I2(tmp_3_reg_2601[6]),
        .I3(tmp_2_reg_2591[6]),
        .I4(\count_57_reg_2850[1]_i_9_n_5 ),
        .I5(\count_57_reg_2850[1]_i_10_n_5 ),
        .O(p_0_in23_out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_57_reg_2850[1]_i_5 
       (.I0(tmp_2_reg_2591[3]),
        .I1(tmp_5_reg_2621[3]),
        .I2(tmp_5_reg_2621[5]),
        .I3(tmp_2_reg_2591[5]),
        .I4(tmp_5_reg_2621[4]),
        .I5(tmp_2_reg_2591[4]),
        .O(\count_57_reg_2850[1]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_57_reg_2850[1]_i_6 
       (.I0(tmp_2_reg_2591[0]),
        .I1(tmp_5_reg_2621[0]),
        .I2(tmp_5_reg_2621[2]),
        .I3(tmp_2_reg_2591[2]),
        .I4(tmp_5_reg_2621[1]),
        .I5(tmp_2_reg_2591[1]),
        .O(\count_57_reg_2850[1]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_57_reg_2850[1]_i_7 
       (.I0(tmp_2_reg_2591[3]),
        .I1(tmp_4_reg_2611[3]),
        .I2(tmp_4_reg_2611[5]),
        .I3(tmp_2_reg_2591[5]),
        .I4(tmp_4_reg_2611[4]),
        .I5(tmp_2_reg_2591[4]),
        .O(\count_57_reg_2850[1]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_57_reg_2850[1]_i_8 
       (.I0(tmp_2_reg_2591[0]),
        .I1(tmp_4_reg_2611[0]),
        .I2(tmp_4_reg_2611[2]),
        .I3(tmp_2_reg_2591[2]),
        .I4(tmp_4_reg_2611[1]),
        .I5(tmp_2_reg_2591[1]),
        .O(\count_57_reg_2850[1]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_57_reg_2850[1]_i_9 
       (.I0(tmp_2_reg_2591[3]),
        .I1(tmp_3_reg_2601[3]),
        .I2(tmp_3_reg_2601[5]),
        .I3(tmp_2_reg_2591[5]),
        .I4(tmp_3_reg_2601[4]),
        .I5(tmp_2_reg_2591[4]),
        .O(\count_57_reg_2850[1]_i_9_n_5 ));
  LUT5 #(
    .INIT(32'hC000AAAA)) 
    \count_57_reg_2850[2]_i_1 
       (.I0(\count_57_reg_2850_reg_n_5_[2] ),
        .I1(p_1_in24_out),
        .I2(p_0_in23_out),
        .I3(p_0_in25_out),
        .I4(ap_ce_reg),
        .O(\count_57_reg_2850[2]_i_1_n_5 ));
  FDRE \count_57_reg_2850_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_57_fu_994_p3[0]),
        .Q(\count_57_reg_2850_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \count_57_reg_2850_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_57_fu_994_p3[1]),
        .Q(\count_57_reg_2850_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \count_57_reg_2850_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count_57_reg_2850[2]_i_1_n_5 ),
        .Q(\count_57_reg_2850_reg_n_5_[2] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9669)) 
    \count_65_reg_2963[0]_i_1 
       (.I0(icmp_ln90_47_reg_2862),
        .I1(icmp_ln90_46_reg_2856),
        .I2(p_0_in21_out),
        .I3(p_0_in22_out),
        .O(count_65_fu_1455_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h177E)) 
    \count_65_reg_2963[1]_i_1 
       (.I0(p_0_in21_out),
        .I1(p_0_in22_out),
        .I2(icmp_ln90_47_reg_2862),
        .I3(icmp_ln90_46_reg_2856),
        .O(count_65_fu_1455_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hE880)) 
    \count_65_reg_2963[2]_i_1 
       (.I0(p_0_in21_out),
        .I1(p_0_in22_out),
        .I2(icmp_ln90_47_reg_2862),
        .I3(icmp_ln90_46_reg_2856),
        .O(count_65_fu_1455_p3[2]));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_65_reg_2963[2]_i_2 
       (.I0(tmp_6_reg_2633_pp0_iter1_reg[7]),
        .I1(tmp_3_reg_2601_pp0_iter1_reg[7]),
        .I2(tmp_6_reg_2633_pp0_iter1_reg[6]),
        .I3(tmp_3_reg_2601_pp0_iter1_reg[6]),
        .I4(\count_65_reg_2963[2]_i_4_n_5 ),
        .I5(\count_65_reg_2963[2]_i_5_n_5 ),
        .O(p_0_in21_out));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_65_reg_2963[2]_i_3 
       (.I0(tmp_7_reg_2645_pp0_iter1_reg[7]),
        .I1(tmp_3_reg_2601_pp0_iter1_reg[7]),
        .I2(tmp_7_reg_2645_pp0_iter1_reg[6]),
        .I3(tmp_3_reg_2601_pp0_iter1_reg[6]),
        .I4(\count_65_reg_2963[2]_i_6_n_5 ),
        .I5(\count_65_reg_2963[2]_i_7_n_5 ),
        .O(p_0_in22_out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_65_reg_2963[2]_i_4 
       (.I0(tmp_3_reg_2601_pp0_iter1_reg[3]),
        .I1(tmp_6_reg_2633_pp0_iter1_reg[3]),
        .I2(tmp_6_reg_2633_pp0_iter1_reg[5]),
        .I3(tmp_3_reg_2601_pp0_iter1_reg[5]),
        .I4(tmp_6_reg_2633_pp0_iter1_reg[4]),
        .I5(tmp_3_reg_2601_pp0_iter1_reg[4]),
        .O(\count_65_reg_2963[2]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_65_reg_2963[2]_i_5 
       (.I0(tmp_3_reg_2601_pp0_iter1_reg[0]),
        .I1(tmp_6_reg_2633_pp0_iter1_reg[0]),
        .I2(tmp_6_reg_2633_pp0_iter1_reg[2]),
        .I3(tmp_3_reg_2601_pp0_iter1_reg[2]),
        .I4(tmp_6_reg_2633_pp0_iter1_reg[1]),
        .I5(tmp_3_reg_2601_pp0_iter1_reg[1]),
        .O(\count_65_reg_2963[2]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_65_reg_2963[2]_i_6 
       (.I0(tmp_3_reg_2601_pp0_iter1_reg[3]),
        .I1(tmp_7_reg_2645_pp0_iter1_reg[3]),
        .I2(tmp_7_reg_2645_pp0_iter1_reg[5]),
        .I3(tmp_3_reg_2601_pp0_iter1_reg[5]),
        .I4(tmp_7_reg_2645_pp0_iter1_reg[4]),
        .I5(tmp_3_reg_2601_pp0_iter1_reg[4]),
        .O(\count_65_reg_2963[2]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_65_reg_2963[2]_i_7 
       (.I0(tmp_3_reg_2601_pp0_iter1_reg[0]),
        .I1(tmp_7_reg_2645_pp0_iter1_reg[0]),
        .I2(tmp_7_reg_2645_pp0_iter1_reg[2]),
        .I3(tmp_3_reg_2601_pp0_iter1_reg[2]),
        .I4(tmp_7_reg_2645_pp0_iter1_reg[1]),
        .I5(tmp_3_reg_2601_pp0_iter1_reg[1]),
        .O(\count_65_reg_2963[2]_i_7_n_5 ));
  FDRE \count_65_reg_2963_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_65_fu_1455_p3[0]),
        .Q(\count_65_reg_2963_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \count_65_reg_2963_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_65_fu_1455_p3[1]),
        .Q(\count_65_reg_2963_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \count_65_reg_2963_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_65_fu_1455_p3[2]),
        .Q(\count_65_reg_2963_reg_n_5_[2] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \count_71_reg_3058[0]_i_1 
       (.I0(p_0_in19_out),
        .I1(p_1_in20_out),
        .O(\count_71_reg_3058[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \count_71_reg_3058[1]_i_1 
       (.I0(p_0_in19_out),
        .I1(p_1_in20_out),
        .O(\count_71_reg_3058[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_71_reg_3058[1]_i_2 
       (.I0(tmp_6_reg_2633_pp0_iter2_reg[7]),
        .I1(tmp_5_reg_2621_pp0_iter2_reg[7]),
        .I2(tmp_6_reg_2633_pp0_iter2_reg[6]),
        .I3(tmp_5_reg_2621_pp0_iter2_reg[6]),
        .I4(\count_71_reg_3058[1]_i_4_n_5 ),
        .I5(\count_71_reg_3058[1]_i_5_n_5 ),
        .O(p_0_in19_out));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_71_reg_3058[1]_i_3 
       (.I0(tmp_7_reg_2645_pp0_iter2_reg[7]),
        .I1(tmp_5_reg_2621_pp0_iter2_reg[7]),
        .I2(tmp_7_reg_2645_pp0_iter2_reg[6]),
        .I3(tmp_5_reg_2621_pp0_iter2_reg[6]),
        .I4(\count_71_reg_3058[1]_i_6_n_5 ),
        .I5(\count_71_reg_3058[1]_i_7_n_5 ),
        .O(p_1_in20_out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_71_reg_3058[1]_i_4 
       (.I0(tmp_5_reg_2621_pp0_iter2_reg[3]),
        .I1(tmp_6_reg_2633_pp0_iter2_reg[3]),
        .I2(tmp_6_reg_2633_pp0_iter2_reg[5]),
        .I3(tmp_5_reg_2621_pp0_iter2_reg[5]),
        .I4(tmp_6_reg_2633_pp0_iter2_reg[4]),
        .I5(tmp_5_reg_2621_pp0_iter2_reg[4]),
        .O(\count_71_reg_3058[1]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_71_reg_3058[1]_i_5 
       (.I0(tmp_5_reg_2621_pp0_iter2_reg[0]),
        .I1(tmp_6_reg_2633_pp0_iter2_reg[0]),
        .I2(tmp_6_reg_2633_pp0_iter2_reg[2]),
        .I3(tmp_5_reg_2621_pp0_iter2_reg[2]),
        .I4(tmp_6_reg_2633_pp0_iter2_reg[1]),
        .I5(tmp_5_reg_2621_pp0_iter2_reg[1]),
        .O(\count_71_reg_3058[1]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_71_reg_3058[1]_i_6 
       (.I0(tmp_5_reg_2621_pp0_iter2_reg[3]),
        .I1(tmp_7_reg_2645_pp0_iter2_reg[3]),
        .I2(tmp_7_reg_2645_pp0_iter2_reg[5]),
        .I3(tmp_5_reg_2621_pp0_iter2_reg[5]),
        .I4(tmp_7_reg_2645_pp0_iter2_reg[4]),
        .I5(tmp_5_reg_2621_pp0_iter2_reg[4]),
        .O(\count_71_reg_3058[1]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_71_reg_3058[1]_i_7 
       (.I0(tmp_5_reg_2621_pp0_iter2_reg[0]),
        .I1(tmp_7_reg_2645_pp0_iter2_reg[0]),
        .I2(tmp_7_reg_2645_pp0_iter2_reg[2]),
        .I3(tmp_5_reg_2621_pp0_iter2_reg[2]),
        .I4(tmp_7_reg_2645_pp0_iter2_reg[1]),
        .I5(tmp_5_reg_2621_pp0_iter2_reg[1]),
        .O(\count_71_reg_3058[1]_i_7_n_5 ));
  FDRE \count_71_reg_3058_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\count_71_reg_3058[0]_i_1_n_5 ),
        .Q(count_71_reg_3058[0]),
        .R(1'b0));
  FDRE \count_71_reg_3058_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\count_71_reg_3058[1]_i_1_n_5 ),
        .Q(count_71_reg_3058[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \count_75_reg_2770[0]_i_1 
       (.I0(p_0_in52_out),
        .I1(p_1_in53_out),
        .I2(p_0_in54_out),
        .O(count_75_fu_640_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h7E)) 
    \count_75_reg_2770[1]_i_1 
       (.I0(p_0_in52_out),
        .I1(p_1_in53_out),
        .I2(p_0_in54_out),
        .O(count_75_fu_640_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \count_75_reg_2770[2]_i_1 
       (.I0(p_0_in52_out),
        .I1(p_1_in53_out),
        .I2(p_0_in54_out),
        .O(count_75_fu_640_p3[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_75_reg_2770[2]_i_10 
       (.I0(tmp_9_fu_498_p4[0]),
        .I1(tmp_12_fu_528_p4[0]),
        .I2(tmp_12_fu_528_p4[2]),
        .I3(tmp_9_fu_498_p4[2]),
        .I4(tmp_12_fu_528_p4[1]),
        .I5(tmp_9_fu_498_p4[1]),
        .O(\count_75_reg_2770[2]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_75_reg_2770[2]_i_2 
       (.I0(tmp_10_fu_508_p4[7]),
        .I1(tmp_9_fu_498_p4[7]),
        .I2(tmp_10_fu_508_p4[6]),
        .I3(tmp_9_fu_498_p4[6]),
        .I4(\count_75_reg_2770[2]_i_5_n_5 ),
        .I5(\count_75_reg_2770[2]_i_6_n_5 ),
        .O(p_0_in52_out));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_75_reg_2770[2]_i_3 
       (.I0(tmp_11_fu_518_p4[7]),
        .I1(tmp_9_fu_498_p4[7]),
        .I2(tmp_11_fu_518_p4[6]),
        .I3(tmp_9_fu_498_p4[6]),
        .I4(\count_75_reg_2770[2]_i_7_n_5 ),
        .I5(\count_75_reg_2770[2]_i_8_n_5 ),
        .O(p_1_in53_out));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_75_reg_2770[2]_i_4 
       (.I0(tmp_12_fu_528_p4[7]),
        .I1(tmp_9_fu_498_p4[7]),
        .I2(tmp_12_fu_528_p4[6]),
        .I3(tmp_9_fu_498_p4[6]),
        .I4(\count_75_reg_2770[2]_i_9_n_5 ),
        .I5(\count_75_reg_2770[2]_i_10_n_5 ),
        .O(p_0_in54_out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_75_reg_2770[2]_i_5 
       (.I0(tmp_9_fu_498_p4[3]),
        .I1(tmp_10_fu_508_p4[3]),
        .I2(tmp_10_fu_508_p4[5]),
        .I3(tmp_9_fu_498_p4[5]),
        .I4(tmp_10_fu_508_p4[4]),
        .I5(tmp_9_fu_498_p4[4]),
        .O(\count_75_reg_2770[2]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_75_reg_2770[2]_i_6 
       (.I0(tmp_9_fu_498_p4[0]),
        .I1(tmp_10_fu_508_p4[0]),
        .I2(tmp_10_fu_508_p4[2]),
        .I3(tmp_9_fu_498_p4[2]),
        .I4(tmp_10_fu_508_p4[1]),
        .I5(tmp_9_fu_498_p4[1]),
        .O(\count_75_reg_2770[2]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_75_reg_2770[2]_i_7 
       (.I0(tmp_9_fu_498_p4[3]),
        .I1(tmp_11_fu_518_p4[3]),
        .I2(tmp_11_fu_518_p4[5]),
        .I3(tmp_9_fu_498_p4[5]),
        .I4(tmp_11_fu_518_p4[4]),
        .I5(tmp_9_fu_498_p4[4]),
        .O(\count_75_reg_2770[2]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_75_reg_2770[2]_i_8 
       (.I0(tmp_9_fu_498_p4[0]),
        .I1(tmp_11_fu_518_p4[0]),
        .I2(tmp_11_fu_518_p4[2]),
        .I3(tmp_9_fu_498_p4[2]),
        .I4(tmp_11_fu_518_p4[1]),
        .I5(tmp_9_fu_498_p4[1]),
        .O(\count_75_reg_2770[2]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_75_reg_2770[2]_i_9 
       (.I0(tmp_9_fu_498_p4[3]),
        .I1(tmp_12_fu_528_p4[3]),
        .I2(tmp_12_fu_528_p4[5]),
        .I3(tmp_9_fu_498_p4[5]),
        .I4(tmp_12_fu_528_p4[4]),
        .I5(tmp_9_fu_498_p4[4]),
        .O(\count_75_reg_2770[2]_i_9_n_5 ));
  FDRE \count_75_reg_2770_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_75_fu_640_p3[0]),
        .Q(count_75_reg_2770[0]),
        .R(1'b0));
  FDRE \count_75_reg_2770_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_75_fu_640_p3[1]),
        .Q(count_75_reg_2770[1]),
        .R(1'b0));
  FDRE \count_75_reg_2770_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_75_fu_640_p3[2]),
        .Q(count_75_reg_2770[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hE41B1BE4)) 
    \count_79_reg_2867[0]_i_1 
       (.I0(icmp_ln90_59_reg_2775),
        .I1(count_75_reg_2770[0]),
        .I2(add_ln90_30_reg_2780[0]),
        .I3(p_0_in17_out),
        .I4(p_0_in18_out),
        .O(count_79_fu_1043_p3[0]));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_79_reg_2867[0]_i_2 
       (.I0(tmp_14_reg_2729[7]),
        .I1(tmp_9_reg_2683[7]),
        .I2(tmp_14_reg_2729[6]),
        .I3(tmp_9_reg_2683[6]),
        .I4(\count_79_reg_2867[0]_i_4_n_5 ),
        .I5(\count_79_reg_2867[0]_i_5_n_5 ),
        .O(p_0_in17_out));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_79_reg_2867[0]_i_3 
       (.I0(tmp_15_reg_2741[7]),
        .I1(tmp_9_reg_2683[7]),
        .I2(tmp_15_reg_2741[6]),
        .I3(tmp_9_reg_2683[6]),
        .I4(\count_79_reg_2867[0]_i_6_n_5 ),
        .I5(\count_79_reg_2867[0]_i_7_n_5 ),
        .O(p_0_in18_out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_79_reg_2867[0]_i_4 
       (.I0(tmp_9_reg_2683[3]),
        .I1(tmp_14_reg_2729[3]),
        .I2(tmp_14_reg_2729[5]),
        .I3(tmp_9_reg_2683[5]),
        .I4(tmp_14_reg_2729[4]),
        .I5(tmp_9_reg_2683[4]),
        .O(\count_79_reg_2867[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_79_reg_2867[0]_i_5 
       (.I0(tmp_9_reg_2683[0]),
        .I1(tmp_14_reg_2729[0]),
        .I2(tmp_14_reg_2729[2]),
        .I3(tmp_9_reg_2683[2]),
        .I4(tmp_14_reg_2729[1]),
        .I5(tmp_9_reg_2683[1]),
        .O(\count_79_reg_2867[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_79_reg_2867[0]_i_6 
       (.I0(tmp_9_reg_2683[3]),
        .I1(tmp_15_reg_2741[3]),
        .I2(tmp_15_reg_2741[5]),
        .I3(tmp_9_reg_2683[5]),
        .I4(tmp_15_reg_2741[4]),
        .I5(tmp_9_reg_2683[4]),
        .O(\count_79_reg_2867[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_79_reg_2867[0]_i_7 
       (.I0(tmp_9_reg_2683[0]),
        .I1(tmp_15_reg_2741[0]),
        .I2(tmp_15_reg_2741[2]),
        .I3(tmp_9_reg_2683[2]),
        .I4(tmp_15_reg_2741[1]),
        .I5(tmp_9_reg_2683[1]),
        .O(\count_79_reg_2867[0]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h569A)) 
    \count_79_reg_2867[1]_i_1 
       (.I0(\count_79_reg_2867[2]_i_2_n_5 ),
        .I1(icmp_ln90_59_reg_2775),
        .I2(count_75_reg_2770[1]),
        .I3(add_ln90_30_reg_2780[1]),
        .O(count_79_fu_1043_p3[1]));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \count_79_reg_2867[2]_i_1 
       (.I0(\count_79_reg_2867[2]_i_2_n_5 ),
        .I1(add_ln90_30_reg_2780[1]),
        .I2(count_75_reg_2770[1]),
        .I3(icmp_ln90_59_reg_2775),
        .I4(count_75_reg_2770[2]),
        .I5(add_ln90_30_reg_2780[2]),
        .O(count_79_fu_1043_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hEEE88E88)) 
    \count_79_reg_2867[2]_i_2 
       (.I0(p_0_in17_out),
        .I1(p_0_in18_out),
        .I2(icmp_ln90_59_reg_2775),
        .I3(count_75_reg_2770[0]),
        .I4(add_ln90_30_reg_2780[0]),
        .O(\count_79_reg_2867[2]_i_2_n_5 ));
  FDRE \count_79_reg_2867_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_79_fu_1043_p3[0]),
        .Q(count_79_reg_2867[0]),
        .R(1'b0));
  FDRE \count_79_reg_2867_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_79_fu_1043_p3[1]),
        .Q(count_79_reg_2867[1]),
        .R(1'b0));
  FDRE \count_79_reg_2867_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_79_fu_1043_p3[2]),
        .Q(count_79_reg_2867[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'hE41B1BE4)) 
    \count_7_reg_2791[0]_i_1 
       (.I0(icmp_ln90_3_reg_2559),
        .I1(count_3_reg_2554[0]),
        .I2(add_ln90_reg_2564[0]),
        .I3(p_0_in15_out),
        .I4(p_0_in16_out),
        .O(count_7_fu_753_p3[0]));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_7_reg_2791[0]_i_2 
       (.I0(trunc_ln73_5_reg_2513[7]),
        .I1(trunc_ln73_reg_2467[7]),
        .I2(trunc_ln73_5_reg_2513[6]),
        .I3(trunc_ln73_reg_2467[6]),
        .I4(\count_7_reg_2791[0]_i_4_n_5 ),
        .I5(\count_7_reg_2791[0]_i_5_n_5 ),
        .O(p_0_in15_out));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_7_reg_2791[0]_i_3 
       (.I0(trunc_ln73_6_reg_2525[7]),
        .I1(trunc_ln73_reg_2467[7]),
        .I2(trunc_ln73_6_reg_2525[6]),
        .I3(trunc_ln73_reg_2467[6]),
        .I4(\count_7_reg_2791[0]_i_6_n_5 ),
        .I5(\count_7_reg_2791[0]_i_7_n_5 ),
        .O(p_0_in16_out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_7_reg_2791[0]_i_4 
       (.I0(trunc_ln73_reg_2467[3]),
        .I1(trunc_ln73_5_reg_2513[3]),
        .I2(trunc_ln73_5_reg_2513[5]),
        .I3(trunc_ln73_reg_2467[5]),
        .I4(trunc_ln73_5_reg_2513[4]),
        .I5(trunc_ln73_reg_2467[4]),
        .O(\count_7_reg_2791[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_7_reg_2791[0]_i_5 
       (.I0(trunc_ln73_reg_2467[0]),
        .I1(trunc_ln73_5_reg_2513[0]),
        .I2(trunc_ln73_5_reg_2513[2]),
        .I3(trunc_ln73_reg_2467[2]),
        .I4(trunc_ln73_5_reg_2513[1]),
        .I5(trunc_ln73_reg_2467[1]),
        .O(\count_7_reg_2791[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_7_reg_2791[0]_i_6 
       (.I0(trunc_ln73_reg_2467[3]),
        .I1(trunc_ln73_6_reg_2525[3]),
        .I2(trunc_ln73_6_reg_2525[5]),
        .I3(trunc_ln73_reg_2467[5]),
        .I4(trunc_ln73_6_reg_2525[4]),
        .I5(trunc_ln73_reg_2467[4]),
        .O(\count_7_reg_2791[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_7_reg_2791[0]_i_7 
       (.I0(trunc_ln73_reg_2467[0]),
        .I1(trunc_ln73_6_reg_2525[0]),
        .I2(trunc_ln73_6_reg_2525[2]),
        .I3(trunc_ln73_reg_2467[2]),
        .I4(trunc_ln73_6_reg_2525[1]),
        .I5(trunc_ln73_reg_2467[1]),
        .O(\count_7_reg_2791[0]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h569A)) 
    \count_7_reg_2791[1]_i_1 
       (.I0(\count_7_reg_2791[2]_i_2_n_5 ),
        .I1(icmp_ln90_3_reg_2559),
        .I2(count_3_reg_2554[1]),
        .I3(add_ln90_reg_2564[1]),
        .O(count_7_fu_753_p3[1]));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \count_7_reg_2791[2]_i_1 
       (.I0(\count_7_reg_2791[2]_i_2_n_5 ),
        .I1(add_ln90_reg_2564[1]),
        .I2(count_3_reg_2554[1]),
        .I3(icmp_ln90_3_reg_2559),
        .I4(count_3_reg_2554[2]),
        .I5(add_ln90_reg_2564[2]),
        .O(count_7_fu_753_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'hEEE88E88)) 
    \count_7_reg_2791[2]_i_2 
       (.I0(p_0_in15_out),
        .I1(p_0_in16_out),
        .I2(icmp_ln90_3_reg_2559),
        .I3(count_3_reg_2554[0]),
        .I4(add_ln90_reg_2564[0]),
        .O(\count_7_reg_2791[2]_i_2_n_5 ));
  FDRE \count_7_reg_2791_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_7_fu_753_p3[0]),
        .Q(count_7_reg_2791[0]),
        .R(1'b0));
  FDRE \count_7_reg_2791_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_7_fu_753_p3[1]),
        .Q(count_7_reg_2791[1]),
        .R(1'b0));
  FDRE \count_7_reg_2791_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_7_fu_753_p3[2]),
        .Q(count_7_reg_2791[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \count_85_reg_2785[0]_i_1 
       (.I0(p_0_in12_out),
        .I1(p_1_in13_out),
        .I2(p_0_in14_out),
        .O(count_85_fu_712_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h7E)) 
    \count_85_reg_2785[1]_i_1 
       (.I0(p_0_in14_out),
        .I1(p_1_in13_out),
        .I2(p_0_in12_out),
        .O(count_85_fu_712_p3[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_85_reg_2785[1]_i_10 
       (.I0(tmp_10_fu_508_p4[0]),
        .I1(tmp_11_fu_518_p4[0]),
        .I2(tmp_11_fu_518_p4[2]),
        .I3(tmp_10_fu_508_p4[2]),
        .I4(tmp_11_fu_518_p4[1]),
        .I5(tmp_10_fu_508_p4[1]),
        .O(\count_85_reg_2785[1]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_85_reg_2785[1]_i_2 
       (.I0(tmp_13_fu_538_p4[7]),
        .I1(tmp_10_fu_508_p4[7]),
        .I2(tmp_13_fu_538_p4[6]),
        .I3(tmp_10_fu_508_p4[6]),
        .I4(\count_85_reg_2785[1]_i_5_n_5 ),
        .I5(\count_85_reg_2785[1]_i_6_n_5 ),
        .O(p_0_in14_out));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_85_reg_2785[1]_i_3 
       (.I0(tmp_12_fu_528_p4[7]),
        .I1(tmp_10_fu_508_p4[7]),
        .I2(tmp_12_fu_528_p4[6]),
        .I3(tmp_10_fu_508_p4[6]),
        .I4(\count_85_reg_2785[1]_i_7_n_5 ),
        .I5(\count_85_reg_2785[1]_i_8_n_5 ),
        .O(p_1_in13_out));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_85_reg_2785[1]_i_4 
       (.I0(tmp_11_fu_518_p4[7]),
        .I1(tmp_10_fu_508_p4[7]),
        .I2(tmp_11_fu_518_p4[6]),
        .I3(tmp_10_fu_508_p4[6]),
        .I4(\count_85_reg_2785[1]_i_9_n_5 ),
        .I5(\count_85_reg_2785[1]_i_10_n_5 ),
        .O(p_0_in12_out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_85_reg_2785[1]_i_5 
       (.I0(tmp_10_fu_508_p4[3]),
        .I1(tmp_13_fu_538_p4[3]),
        .I2(tmp_13_fu_538_p4[5]),
        .I3(tmp_10_fu_508_p4[5]),
        .I4(tmp_13_fu_538_p4[4]),
        .I5(tmp_10_fu_508_p4[4]),
        .O(\count_85_reg_2785[1]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_85_reg_2785[1]_i_6 
       (.I0(tmp_10_fu_508_p4[0]),
        .I1(tmp_13_fu_538_p4[0]),
        .I2(tmp_13_fu_538_p4[2]),
        .I3(tmp_10_fu_508_p4[2]),
        .I4(tmp_13_fu_538_p4[1]),
        .I5(tmp_10_fu_508_p4[1]),
        .O(\count_85_reg_2785[1]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_85_reg_2785[1]_i_7 
       (.I0(tmp_10_fu_508_p4[3]),
        .I1(tmp_12_fu_528_p4[3]),
        .I2(tmp_12_fu_528_p4[5]),
        .I3(tmp_10_fu_508_p4[5]),
        .I4(tmp_12_fu_528_p4[4]),
        .I5(tmp_10_fu_508_p4[4]),
        .O(\count_85_reg_2785[1]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_85_reg_2785[1]_i_8 
       (.I0(tmp_10_fu_508_p4[0]),
        .I1(tmp_12_fu_528_p4[0]),
        .I2(tmp_12_fu_528_p4[2]),
        .I3(tmp_10_fu_508_p4[2]),
        .I4(tmp_12_fu_528_p4[1]),
        .I5(tmp_10_fu_508_p4[1]),
        .O(\count_85_reg_2785[1]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_85_reg_2785[1]_i_9 
       (.I0(tmp_10_fu_508_p4[3]),
        .I1(tmp_11_fu_518_p4[3]),
        .I2(tmp_11_fu_518_p4[5]),
        .I3(tmp_10_fu_508_p4[5]),
        .I4(tmp_11_fu_518_p4[4]),
        .I5(tmp_10_fu_508_p4[4]),
        .O(\count_85_reg_2785[1]_i_9_n_5 ));
  LUT5 #(
    .INIT(32'hC000AAAA)) 
    \count_85_reg_2785[2]_i_1 
       (.I0(\count_85_reg_2785_reg_n_5_[2] ),
        .I1(p_1_in13_out),
        .I2(p_0_in12_out),
        .I3(p_0_in14_out),
        .I4(ap_ce_reg),
        .O(\count_85_reg_2785[2]_i_1_n_5 ));
  FDRE \count_85_reg_2785_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_85_fu_712_p3[0]),
        .Q(\count_85_reg_2785_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \count_85_reg_2785_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_85_fu_712_p3[1]),
        .Q(\count_85_reg_2785_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \count_85_reg_2785_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count_85_reg_2785[2]_i_1_n_5 ),
        .Q(\count_85_reg_2785_reg_n_5_[2] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \count_88_reg_2877[0]_i_1 
       (.I0(\count_85_reg_2785_reg_n_5_[0] ),
        .I1(p_0_in10_out),
        .I2(p_0_in11_out),
        .O(count_88_fu_1081_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h17E8)) 
    \count_88_reg_2877[1]_i_1 
       (.I0(p_0_in10_out),
        .I1(p_0_in11_out),
        .I2(\count_85_reg_2785_reg_n_5_[0] ),
        .I3(\count_85_reg_2785_reg_n_5_[1] ),
        .O(count_88_fu_1081_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h17FFE800)) 
    \count_88_reg_2877[2]_i_1 
       (.I0(p_0_in10_out),
        .I1(p_0_in11_out),
        .I2(\count_85_reg_2785_reg_n_5_[0] ),
        .I3(\count_85_reg_2785_reg_n_5_[1] ),
        .I4(\count_85_reg_2785_reg_n_5_[2] ),
        .O(count_88_fu_1081_p3[2]));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_88_reg_2877[2]_i_2 
       (.I0(tmp_14_reg_2729[7]),
        .I1(tmp_10_reg_2691[7]),
        .I2(tmp_14_reg_2729[6]),
        .I3(tmp_10_reg_2691[6]),
        .I4(\count_88_reg_2877[2]_i_4_n_5 ),
        .I5(\count_88_reg_2877[2]_i_5_n_5 ),
        .O(p_0_in10_out));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_88_reg_2877[2]_i_3 
       (.I0(tmp_15_reg_2741[7]),
        .I1(tmp_10_reg_2691[7]),
        .I2(tmp_15_reg_2741[6]),
        .I3(tmp_10_reg_2691[6]),
        .I4(\count_88_reg_2877[2]_i_6_n_5 ),
        .I5(\count_88_reg_2877[2]_i_7_n_5 ),
        .O(p_0_in11_out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_88_reg_2877[2]_i_4 
       (.I0(tmp_10_reg_2691[3]),
        .I1(tmp_14_reg_2729[3]),
        .I2(tmp_14_reg_2729[5]),
        .I3(tmp_10_reg_2691[5]),
        .I4(tmp_14_reg_2729[4]),
        .I5(tmp_10_reg_2691[4]),
        .O(\count_88_reg_2877[2]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_88_reg_2877[2]_i_5 
       (.I0(tmp_10_reg_2691[0]),
        .I1(tmp_14_reg_2729[0]),
        .I2(tmp_14_reg_2729[2]),
        .I3(tmp_10_reg_2691[2]),
        .I4(tmp_14_reg_2729[1]),
        .I5(tmp_10_reg_2691[1]),
        .O(\count_88_reg_2877[2]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_88_reg_2877[2]_i_6 
       (.I0(tmp_10_reg_2691[3]),
        .I1(tmp_15_reg_2741[3]),
        .I2(tmp_15_reg_2741[5]),
        .I3(tmp_10_reg_2691[5]),
        .I4(tmp_15_reg_2741[4]),
        .I5(tmp_10_reg_2691[4]),
        .O(\count_88_reg_2877[2]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_88_reg_2877[2]_i_7 
       (.I0(tmp_10_reg_2691[0]),
        .I1(tmp_15_reg_2741[0]),
        .I2(tmp_15_reg_2741[2]),
        .I3(tmp_10_reg_2691[2]),
        .I4(tmp_15_reg_2741[1]),
        .I5(tmp_10_reg_2691[1]),
        .O(\count_88_reg_2877[2]_i_7_n_5 ));
  FDRE \count_88_reg_2877_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_88_fu_1081_p3[0]),
        .Q(count_88_reg_2877[0]),
        .R(1'b0));
  FDRE \count_88_reg_2877_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_88_fu_1081_p3[1]),
        .Q(count_88_reg_2877[1]),
        .R(1'b0));
  FDRE \count_88_reg_2877_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_88_fu_1081_p3[2]),
        .Q(count_88_reg_2877[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \count_93_reg_2888[0]_i_1 
       (.I0(p_0_in8_out),
        .I1(p_1_in),
        .I2(p_0_in9_out),
        .O(count_93_fu_1139_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h7E)) 
    \count_93_reg_2888[1]_i_1 
       (.I0(p_0_in9_out),
        .I1(p_1_in),
        .I2(p_0_in8_out),
        .O(count_93_fu_1139_p3[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_93_reg_2888[1]_i_10 
       (.I0(tmp_11_reg_2699[0]),
        .I1(tmp_12_reg_2709[0]),
        .I2(tmp_12_reg_2709[2]),
        .I3(tmp_11_reg_2699[2]),
        .I4(tmp_12_reg_2709[1]),
        .I5(tmp_11_reg_2699[1]),
        .O(\count_93_reg_2888[1]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_93_reg_2888[1]_i_2 
       (.I0(tmp_14_reg_2729[7]),
        .I1(tmp_11_reg_2699[7]),
        .I2(tmp_14_reg_2729[6]),
        .I3(tmp_11_reg_2699[6]),
        .I4(\count_93_reg_2888[1]_i_5_n_5 ),
        .I5(\count_93_reg_2888[1]_i_6_n_5 ),
        .O(p_0_in9_out));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_93_reg_2888[1]_i_3 
       (.I0(tmp_13_reg_2719[7]),
        .I1(tmp_11_reg_2699[7]),
        .I2(tmp_13_reg_2719[6]),
        .I3(tmp_11_reg_2699[6]),
        .I4(\count_93_reg_2888[1]_i_7_n_5 ),
        .I5(\count_93_reg_2888[1]_i_8_n_5 ),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_93_reg_2888[1]_i_4 
       (.I0(tmp_12_reg_2709[7]),
        .I1(tmp_11_reg_2699[7]),
        .I2(tmp_12_reg_2709[6]),
        .I3(tmp_11_reg_2699[6]),
        .I4(\count_93_reg_2888[1]_i_9_n_5 ),
        .I5(\count_93_reg_2888[1]_i_10_n_5 ),
        .O(p_0_in8_out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_93_reg_2888[1]_i_5 
       (.I0(tmp_11_reg_2699[3]),
        .I1(tmp_14_reg_2729[3]),
        .I2(tmp_14_reg_2729[5]),
        .I3(tmp_11_reg_2699[5]),
        .I4(tmp_14_reg_2729[4]),
        .I5(tmp_11_reg_2699[4]),
        .O(\count_93_reg_2888[1]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_93_reg_2888[1]_i_6 
       (.I0(tmp_11_reg_2699[0]),
        .I1(tmp_14_reg_2729[0]),
        .I2(tmp_14_reg_2729[2]),
        .I3(tmp_11_reg_2699[2]),
        .I4(tmp_14_reg_2729[1]),
        .I5(tmp_11_reg_2699[1]),
        .O(\count_93_reg_2888[1]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_93_reg_2888[1]_i_7 
       (.I0(tmp_11_reg_2699[3]),
        .I1(tmp_13_reg_2719[3]),
        .I2(tmp_13_reg_2719[5]),
        .I3(tmp_11_reg_2699[5]),
        .I4(tmp_13_reg_2719[4]),
        .I5(tmp_11_reg_2699[4]),
        .O(\count_93_reg_2888[1]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_93_reg_2888[1]_i_8 
       (.I0(tmp_11_reg_2699[0]),
        .I1(tmp_13_reg_2719[0]),
        .I2(tmp_13_reg_2719[2]),
        .I3(tmp_11_reg_2699[2]),
        .I4(tmp_13_reg_2719[1]),
        .I5(tmp_11_reg_2699[1]),
        .O(\count_93_reg_2888[1]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_93_reg_2888[1]_i_9 
       (.I0(tmp_11_reg_2699[3]),
        .I1(tmp_12_reg_2709[3]),
        .I2(tmp_12_reg_2709[5]),
        .I3(tmp_11_reg_2699[5]),
        .I4(tmp_12_reg_2709[4]),
        .I5(tmp_11_reg_2699[4]),
        .O(\count_93_reg_2888[1]_i_9_n_5 ));
  LUT5 #(
    .INIT(32'hC000AAAA)) 
    \count_93_reg_2888[2]_i_1 
       (.I0(\count_93_reg_2888_reg_n_5_[2] ),
        .I1(p_1_in),
        .I2(p_0_in8_out),
        .I3(p_0_in9_out),
        .I4(ap_ce_reg),
        .O(\count_93_reg_2888[2]_i_1_n_5 ));
  FDRE \count_93_reg_2888_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_93_fu_1139_p3[0]),
        .Q(\count_93_reg_2888_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \count_93_reg_2888_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_93_fu_1139_p3[1]),
        .Q(\count_93_reg_2888_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \count_93_reg_2888_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count_93_reg_2888[2]_i_1_n_5 ),
        .Q(\count_93_reg_2888_reg_n_5_[2] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln111_10_reg_3148[0]_i_1 
       (.I0(zext_ln84_20_reg_3047[0]),
        .I1(max_count_13_fu_2088_p3__7[0]),
        .I2(max_count_13_fu_2088_p3__7[2]),
        .I3(zext_ln84_20_reg_3047[2]),
        .I4(max_count_13_fu_2088_p3__7[1]),
        .I5(zext_ln84_20_reg_3047[1]),
        .O(\icmp_ln111_10_reg_3148[0]_i_1_n_5 ));
  FDRE \icmp_ln111_10_reg_3148_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\icmp_ln111_10_reg_3148[0]_i_1_n_5 ),
        .Q(icmp_ln111_10_reg_3148),
        .R(\icmp_ln111_8_reg_3137_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h09000009)) 
    \icmp_ln111_11_reg_3153[0]_i_1 
       (.I0(count_71_reg_3058[0]),
        .I1(max_count_13_fu_2088_p3__7[0]),
        .I2(max_count_13_fu_2088_p3__7[2]),
        .I3(max_count_13_fu_2088_p3__7[1]),
        .I4(count_71_reg_3058[1]),
        .O(\icmp_ln111_11_reg_3153[0]_i_1_n_5 ));
  FDRE \icmp_ln111_11_reg_3153_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\icmp_ln111_11_reg_3153[0]_i_1_n_5 ),
        .Q(icmp_ln111_11_reg_3153),
        .R(\icmp_ln111_8_reg_3137_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h1002)) 
    \icmp_ln111_12_reg_3159[0]_i_1 
       (.I0(max_count_13_fu_2088_p3__7[0]),
        .I1(max_count_13_fu_2088_p3__7[2]),
        .I2(max_count_13_fu_2088_p3__7[1]),
        .I3(icmp_ln90_55_reg_3063),
        .O(\icmp_ln111_12_reg_3159[0]_i_1_n_5 ));
  FDRE \icmp_ln111_12_reg_3159_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\icmp_ln111_12_reg_3159[0]_i_1_n_5 ),
        .Q(icmp_ln111_12_reg_3159),
        .R(\icmp_ln111_8_reg_3137_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h00000300AAAAAAAA)) 
    \icmp_ln111_13_reg_3164[0]_i_1 
       (.I0(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I1(max_count_13_fu_2088_p3__7[2]),
        .I2(max_count_13_fu_2088_p3__7[3]),
        .I3(max_count_13_fu_2088_p3__7[0]),
        .I4(max_count_13_fu_2088_p3__7[1]),
        .I5(ap_ce_reg),
        .O(\icmp_ln111_13_reg_3164[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \icmp_ln111_13_reg_3164[0]_i_2 
       (.I0(\max_count_11_reg_3052_reg[2]_1 ),
        .I1(\max_count_11_reg_3052_reg[3]_0 ),
        .I2(\max_count_11_reg_3052_reg[2]_0 ),
        .O(max_count_13_fu_2088_p3__7[3]));
  FDRE \icmp_ln111_13_reg_3164_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln111_13_reg_3164[0]_i_1_n_5 ),
        .Q(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln111_14_reg_3170[0]_i_1 
       (.I0(zext_ln84_25_reg_2979_pp0_iter3_reg[0]),
        .I1(max_count_20_fu_2162_p3__7[0]),
        .I2(max_count_20_fu_2162_p3__7[2]),
        .I3(zext_ln84_25_reg_2979_pp0_iter3_reg[2]),
        .I4(max_count_20_fu_2162_p3__7[1]),
        .I5(zext_ln84_25_reg_2979_pp0_iter3_reg[1]),
        .O(\icmp_ln111_14_reg_3170[0]_i_1_n_5 ));
  FDRE \icmp_ln111_14_reg_3170_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\icmp_ln111_14_reg_3170[0]_i_1_n_5 ),
        .Q(icmp_ln111_14_reg_3170),
        .R(\icmp_ln111_15_reg_3175_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln111_15_reg_3175[0]_i_2 
       (.I0(zext_ln84_27_reg_2989_pp0_iter3_reg[0]),
        .I1(max_count_20_fu_2162_p3__7[0]),
        .I2(max_count_20_fu_2162_p3__7[2]),
        .I3(zext_ln84_27_reg_2989_pp0_iter3_reg[2]),
        .I4(max_count_20_fu_2162_p3__7[1]),
        .I5(zext_ln84_27_reg_2989_pp0_iter3_reg[1]),
        .O(\icmp_ln111_15_reg_3175[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0F0300000F030501)) 
    \icmp_ln111_15_reg_3175[0]_i_3 
       (.I0(\max_count_18_reg_3078_reg_n_5_[2] ),
        .I1(max_count_19_fu_2142_p3__7[0]),
        .I2(max_count_19_fu_2142_p3__7[1]),
        .I3(icmp_ln90_83_reg_3089),
        .I4(\max_count_18_reg_3078_reg[2]_1 ),
        .I5(\max_count_18_reg_3078_reg[3]_0 ),
        .O(\max_count_18_reg_3078_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h0000000004550004)) 
    \icmp_ln111_15_reg_3175[0]_i_4 
       (.I0(\max_count_18_reg_3078_reg_n_5_[2] ),
        .I1(count_107_reg_3084[0]),
        .I2(\max_count_18_reg_3078_reg_n_5_[0] ),
        .I3(\max_count_18_reg_3078_reg_n_5_[1] ),
        .I4(count_107_reg_3084[1]),
        .I5(\max_count_18_reg_3078_reg[3]_0 ),
        .O(\max_count_18_reg_3078_reg[2]_1 ));
  LUT5 #(
    .INIT(32'h5555CCF0)) 
    \icmp_ln111_15_reg_3175[0]_i_5 
       (.I0(icmp_ln90_83_reg_3089),
        .I1(count_107_reg_3084[0]),
        .I2(\max_count_18_reg_3078_reg_n_5_[0] ),
        .I3(\max_count_18_reg_3078_reg[2]_1 ),
        .I4(\max_count_18_reg_3078_reg[2]_0 ),
        .O(max_count_20_fu_2162_p3__7[0]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \icmp_ln111_15_reg_3175[0]_i_6 
       (.I0(\max_count_18_reg_3078_reg[2]_1 ),
        .I1(\max_count_18_reg_3078_reg_n_5_[2] ),
        .I2(\max_count_18_reg_3078_reg[2]_0 ),
        .O(max_count_20_fu_2162_p3__7[2]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \icmp_ln111_15_reg_3175[0]_i_7 
       (.I0(icmp_ln90_83_reg_3089),
        .I1(count_107_reg_3084[1]),
        .I2(\max_count_18_reg_3078_reg_n_5_[1] ),
        .I3(\max_count_18_reg_3078_reg[2]_1 ),
        .I4(\max_count_18_reg_3078_reg[2]_0 ),
        .O(max_count_20_fu_2162_p3__7[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAABAB8AABA)) 
    \icmp_ln111_15_reg_3175[0]_i_8 
       (.I0(\max_count_18_reg_3078_reg_n_5_[0] ),
        .I1(\max_count_18_reg_3078_reg_n_5_[2] ),
        .I2(count_107_reg_3084[0]),
        .I3(\max_count_18_reg_3078_reg_n_5_[1] ),
        .I4(count_107_reg_3084[1]),
        .I5(\max_count_18_reg_3078_reg[3]_0 ),
        .O(max_count_19_fu_2142_p3__7[0]));
  LUT4 #(
    .INIT(16'hAABA)) 
    \icmp_ln111_15_reg_3175[0]_i_9 
       (.I0(\max_count_18_reg_3078_reg_n_5_[1] ),
        .I1(\max_count_18_reg_3078_reg_n_5_[2] ),
        .I2(count_107_reg_3084[1]),
        .I3(\max_count_18_reg_3078_reg[3]_0 ),
        .O(max_count_19_fu_2142_p3__7[1]));
  FDRE \icmp_ln111_15_reg_3175_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\icmp_ln111_15_reg_3175[0]_i_2_n_5 ),
        .Q(icmp_ln111_15_reg_3175),
        .R(\icmp_ln111_15_reg_3175_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln111_16_reg_3180[0]_i_1 
       (.I0(zext_ln84_29_reg_3068[0]),
        .I1(max_count_20_fu_2162_p3__7[0]),
        .I2(max_count_20_fu_2162_p3__7[2]),
        .I3(zext_ln84_29_reg_3068[2]),
        .I4(max_count_20_fu_2162_p3__7[1]),
        .I5(zext_ln84_29_reg_3068[1]),
        .O(\icmp_ln111_16_reg_3180[0]_i_1_n_5 ));
  FDRE \icmp_ln111_16_reg_3180_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\icmp_ln111_16_reg_3180[0]_i_1_n_5 ),
        .Q(icmp_ln111_16_reg_3180),
        .R(\icmp_ln111_15_reg_3175_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln111_17_reg_3186[0]_i_1 
       (.I0(zext_ln84_31_reg_3073[0]),
        .I1(max_count_20_fu_2162_p3__7[0]),
        .I2(max_count_20_fu_2162_p3__7[2]),
        .I3(zext_ln84_31_reg_3073[2]),
        .I4(max_count_20_fu_2162_p3__7[1]),
        .I5(zext_ln84_31_reg_3073[1]),
        .O(\icmp_ln111_17_reg_3186[0]_i_1_n_5 ));
  FDRE \icmp_ln111_17_reg_3186_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\icmp_ln111_17_reg_3186[0]_i_1_n_5 ),
        .Q(icmp_ln111_17_reg_3186),
        .R(\icmp_ln111_15_reg_3175_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h09000009)) 
    \icmp_ln111_18_reg_3191[0]_i_1 
       (.I0(count_107_reg_3084[0]),
        .I1(max_count_20_fu_2162_p3__7[0]),
        .I2(max_count_20_fu_2162_p3__7[2]),
        .I3(max_count_20_fu_2162_p3__7[1]),
        .I4(count_107_reg_3084[1]),
        .O(\icmp_ln111_18_reg_3191[0]_i_1_n_5 ));
  FDRE \icmp_ln111_18_reg_3191_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\icmp_ln111_18_reg_3191[0]_i_1_n_5 ),
        .Q(icmp_ln111_18_reg_3191),
        .R(\icmp_ln111_15_reg_3175_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h1002)) 
    \icmp_ln111_19_reg_3197[0]_i_1 
       (.I0(max_count_20_fu_2162_p3__7[0]),
        .I1(max_count_20_fu_2162_p3__7[2]),
        .I2(max_count_20_fu_2162_p3__7[1]),
        .I3(icmp_ln90_83_reg_3089),
        .O(\icmp_ln111_19_reg_3197[0]_i_1_n_5 ));
  FDRE \icmp_ln111_19_reg_3197_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\icmp_ln111_19_reg_3197[0]_i_1_n_5 ),
        .Q(icmp_ln111_19_reg_3197),
        .R(\icmp_ln111_15_reg_3175_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln111_1_reg_3099[0]_i_2 
       (.I0(zext_ln84_5_reg_2915_pp0_iter3_reg[0]),
        .I1(max_count_6_fu_2014_p3__7[0]),
        .I2(max_count_6_fu_2014_p3__7[2]),
        .I3(zext_ln84_5_reg_2915_pp0_iter3_reg[2]),
        .I4(max_count_6_fu_2014_p3__7[1]),
        .I5(zext_ln84_5_reg_2915_pp0_iter3_reg[1]),
        .O(\icmp_ln111_1_reg_3099[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0F0300000F030501)) 
    \icmp_ln111_1_reg_3099[0]_i_3 
       (.I0(\max_count_4_reg_3026_reg_n_5_[2] ),
        .I1(max_count_5_fu_1994_p3__7[0]),
        .I2(max_count_5_fu_1994_p3__7[1]),
        .I3(icmp_ln90_27_reg_3037),
        .I4(\max_count_4_reg_3026_reg[2]_1 ),
        .I5(\max_count_4_reg_3026_reg[3]_0 ),
        .O(\max_count_4_reg_3026_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h0000000004550004)) 
    \icmp_ln111_1_reg_3099[0]_i_4 
       (.I0(\max_count_4_reg_3026_reg_n_5_[2] ),
        .I1(count_35_reg_3032[0]),
        .I2(\max_count_4_reg_3026_reg_n_5_[0] ),
        .I3(\max_count_4_reg_3026_reg_n_5_[1] ),
        .I4(count_35_reg_3032[1]),
        .I5(\max_count_4_reg_3026_reg[3]_0 ),
        .O(\max_count_4_reg_3026_reg[2]_1 ));
  LUT5 #(
    .INIT(32'h5555CCF0)) 
    \icmp_ln111_1_reg_3099[0]_i_5 
       (.I0(icmp_ln90_27_reg_3037),
        .I1(count_35_reg_3032[0]),
        .I2(\max_count_4_reg_3026_reg_n_5_[0] ),
        .I3(\max_count_4_reg_3026_reg[2]_1 ),
        .I4(\max_count_4_reg_3026_reg[2]_0 ),
        .O(max_count_6_fu_2014_p3__7[0]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \icmp_ln111_1_reg_3099[0]_i_6 
       (.I0(\max_count_4_reg_3026_reg[2]_1 ),
        .I1(\max_count_4_reg_3026_reg_n_5_[2] ),
        .I2(\max_count_4_reg_3026_reg[2]_0 ),
        .O(max_count_6_fu_2014_p3__7[2]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \icmp_ln111_1_reg_3099[0]_i_7 
       (.I0(icmp_ln90_27_reg_3037),
        .I1(count_35_reg_3032[1]),
        .I2(\max_count_4_reg_3026_reg_n_5_[1] ),
        .I3(\max_count_4_reg_3026_reg[2]_1 ),
        .I4(\max_count_4_reg_3026_reg[2]_0 ),
        .O(max_count_6_fu_2014_p3__7[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAABAB8AABA)) 
    \icmp_ln111_1_reg_3099[0]_i_8 
       (.I0(\max_count_4_reg_3026_reg_n_5_[0] ),
        .I1(\max_count_4_reg_3026_reg_n_5_[2] ),
        .I2(count_35_reg_3032[0]),
        .I3(\max_count_4_reg_3026_reg_n_5_[1] ),
        .I4(count_35_reg_3032[1]),
        .I5(\max_count_4_reg_3026_reg[3]_0 ),
        .O(max_count_5_fu_1994_p3__7[0]));
  LUT4 #(
    .INIT(16'hAABA)) 
    \icmp_ln111_1_reg_3099[0]_i_9 
       (.I0(\max_count_4_reg_3026_reg_n_5_[1] ),
        .I1(\max_count_4_reg_3026_reg_n_5_[2] ),
        .I2(count_35_reg_3032[1]),
        .I3(\max_count_4_reg_3026_reg[3]_0 ),
        .O(max_count_5_fu_1994_p3__7[1]));
  FDRE \icmp_ln111_1_reg_3099_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\icmp_ln111_1_reg_3099[0]_i_2_n_5 ),
        .Q(icmp_ln111_1_reg_3099),
        .R(\icmp_ln111_1_reg_3099_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h00000300AAAAAAAA)) 
    \icmp_ln111_20_reg_3202[0]_i_1 
       (.I0(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I1(max_count_20_fu_2162_p3__7[2]),
        .I2(max_count_20_fu_2162_p3__7[3]),
        .I3(max_count_20_fu_2162_p3__7[0]),
        .I4(max_count_20_fu_2162_p3__7[1]),
        .I5(ap_ce_reg),
        .O(\icmp_ln111_20_reg_3202[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \icmp_ln111_20_reg_3202[0]_i_2 
       (.I0(\max_count_18_reg_3078_reg[2]_1 ),
        .I1(\max_count_18_reg_3078_reg[3]_0 ),
        .I2(\max_count_18_reg_3078_reg[2]_0 ),
        .O(max_count_20_fu_2162_p3__7[3]));
  FDRE \icmp_ln111_20_reg_3202_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln111_20_reg_3202[0]_i_1_n_5 ),
        .Q(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln111_2_reg_3104[0]_i_1 
       (.I0(zext_ln84_7_reg_3016[0]),
        .I1(max_count_6_fu_2014_p3__7[0]),
        .I2(max_count_6_fu_2014_p3__7[2]),
        .I3(zext_ln84_7_reg_3016[2]),
        .I4(max_count_6_fu_2014_p3__7[1]),
        .I5(zext_ln84_7_reg_3016[1]),
        .O(\icmp_ln111_2_reg_3104[0]_i_1_n_5 ));
  FDRE \icmp_ln111_2_reg_3104_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\icmp_ln111_2_reg_3104[0]_i_1_n_5 ),
        .Q(icmp_ln111_2_reg_3104),
        .R(\icmp_ln111_1_reg_3099_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln111_3_reg_3110[0]_i_1 
       (.I0(zext_ln84_9_reg_3021[0]),
        .I1(max_count_6_fu_2014_p3__7[0]),
        .I2(max_count_6_fu_2014_p3__7[2]),
        .I3(zext_ln84_9_reg_3021[2]),
        .I4(max_count_6_fu_2014_p3__7[1]),
        .I5(zext_ln84_9_reg_3021[1]),
        .O(\icmp_ln111_3_reg_3110[0]_i_1_n_5 ));
  FDRE \icmp_ln111_3_reg_3110_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\icmp_ln111_3_reg_3110[0]_i_1_n_5 ),
        .Q(icmp_ln111_3_reg_3110),
        .R(\icmp_ln111_1_reg_3099_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h09000009)) 
    \icmp_ln111_4_reg_3115[0]_i_1 
       (.I0(count_35_reg_3032[0]),
        .I1(max_count_6_fu_2014_p3__7[0]),
        .I2(max_count_6_fu_2014_p3__7[2]),
        .I3(max_count_6_fu_2014_p3__7[1]),
        .I4(count_35_reg_3032[1]),
        .O(\icmp_ln111_4_reg_3115[0]_i_1_n_5 ));
  FDRE \icmp_ln111_4_reg_3115_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\icmp_ln111_4_reg_3115[0]_i_1_n_5 ),
        .Q(icmp_ln111_4_reg_3115),
        .R(\icmp_ln111_1_reg_3099_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h1002)) 
    \icmp_ln111_5_reg_3121[0]_i_1 
       (.I0(max_count_6_fu_2014_p3__7[0]),
        .I1(max_count_6_fu_2014_p3__7[2]),
        .I2(max_count_6_fu_2014_p3__7[1]),
        .I3(icmp_ln90_27_reg_3037),
        .O(\icmp_ln111_5_reg_3121[0]_i_1_n_5 ));
  FDRE \icmp_ln111_5_reg_3121_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\icmp_ln111_5_reg_3121[0]_i_1_n_5 ),
        .Q(icmp_ln111_5_reg_3121),
        .R(\icmp_ln111_1_reg_3099_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h00000300AAAAAAAA)) 
    \icmp_ln111_6_reg_3126[0]_i_1 
       (.I0(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I1(max_count_6_fu_2014_p3__7[2]),
        .I2(max_count_6_fu_2014_p3__7[3]),
        .I3(max_count_6_fu_2014_p3__7[0]),
        .I4(max_count_6_fu_2014_p3__7[1]),
        .I5(ap_ce_reg),
        .O(\icmp_ln111_6_reg_3126[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \icmp_ln111_6_reg_3126[0]_i_2 
       (.I0(\max_count_4_reg_3026_reg[2]_1 ),
        .I1(\max_count_4_reg_3026_reg[3]_0 ),
        .I2(\max_count_4_reg_3026_reg[2]_0 ),
        .O(max_count_6_fu_2014_p3__7[3]));
  FDRE \icmp_ln111_6_reg_3126_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln111_6_reg_3126[0]_i_1_n_5 ),
        .Q(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln111_7_reg_3132[0]_i_1 
       (.I0(zext_ln84_14_reg_2942_pp0_iter3_reg[0]),
        .I1(max_count_13_fu_2088_p3__7[0]),
        .I2(max_count_13_fu_2088_p3__7[2]),
        .I3(zext_ln84_14_reg_2942_pp0_iter3_reg[2]),
        .I4(max_count_13_fu_2088_p3__7[1]),
        .I5(zext_ln84_14_reg_2942_pp0_iter3_reg[1]),
        .O(\icmp_ln111_7_reg_3132[0]_i_1_n_5 ));
  FDRE \icmp_ln111_7_reg_3132_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\icmp_ln111_7_reg_3132[0]_i_1_n_5 ),
        .Q(icmp_ln111_7_reg_3132),
        .R(\icmp_ln111_8_reg_3137_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln111_8_reg_3137[0]_i_2 
       (.I0(zext_ln84_16_reg_2952_pp0_iter3_reg[0]),
        .I1(max_count_13_fu_2088_p3__7[0]),
        .I2(max_count_13_fu_2088_p3__7[2]),
        .I3(zext_ln84_16_reg_2952_pp0_iter3_reg[2]),
        .I4(max_count_13_fu_2088_p3__7[1]),
        .I5(zext_ln84_16_reg_2952_pp0_iter3_reg[1]),
        .O(\icmp_ln111_8_reg_3137[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0F0300000F030501)) 
    \icmp_ln111_8_reg_3137[0]_i_3 
       (.I0(\max_count_11_reg_3052_reg_n_5_[2] ),
        .I1(max_count_12_fu_2068_p3__7[0]),
        .I2(max_count_12_fu_2068_p3__7[1]),
        .I3(icmp_ln90_55_reg_3063),
        .I4(\max_count_11_reg_3052_reg[2]_1 ),
        .I5(\max_count_11_reg_3052_reg[3]_0 ),
        .O(\max_count_11_reg_3052_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h0000000004550004)) 
    \icmp_ln111_8_reg_3137[0]_i_4 
       (.I0(\max_count_11_reg_3052_reg_n_5_[2] ),
        .I1(count_71_reg_3058[0]),
        .I2(\max_count_11_reg_3052_reg_n_5_[0] ),
        .I3(\max_count_11_reg_3052_reg_n_5_[1] ),
        .I4(count_71_reg_3058[1]),
        .I5(\max_count_11_reg_3052_reg[3]_0 ),
        .O(\max_count_11_reg_3052_reg[2]_1 ));
  LUT5 #(
    .INIT(32'h5555CCF0)) 
    \icmp_ln111_8_reg_3137[0]_i_5 
       (.I0(icmp_ln90_55_reg_3063),
        .I1(count_71_reg_3058[0]),
        .I2(\max_count_11_reg_3052_reg_n_5_[0] ),
        .I3(\max_count_11_reg_3052_reg[2]_1 ),
        .I4(\max_count_11_reg_3052_reg[2]_0 ),
        .O(max_count_13_fu_2088_p3__7[0]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \icmp_ln111_8_reg_3137[0]_i_6 
       (.I0(\max_count_11_reg_3052_reg[2]_1 ),
        .I1(\max_count_11_reg_3052_reg_n_5_[2] ),
        .I2(\max_count_11_reg_3052_reg[2]_0 ),
        .O(max_count_13_fu_2088_p3__7[2]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \icmp_ln111_8_reg_3137[0]_i_7 
       (.I0(icmp_ln90_55_reg_3063),
        .I1(count_71_reg_3058[1]),
        .I2(\max_count_11_reg_3052_reg_n_5_[1] ),
        .I3(\max_count_11_reg_3052_reg[2]_1 ),
        .I4(\max_count_11_reg_3052_reg[2]_0 ),
        .O(max_count_13_fu_2088_p3__7[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAABAB8AABA)) 
    \icmp_ln111_8_reg_3137[0]_i_8 
       (.I0(\max_count_11_reg_3052_reg_n_5_[0] ),
        .I1(\max_count_11_reg_3052_reg_n_5_[2] ),
        .I2(count_71_reg_3058[0]),
        .I3(\max_count_11_reg_3052_reg_n_5_[1] ),
        .I4(count_71_reg_3058[1]),
        .I5(\max_count_11_reg_3052_reg[3]_0 ),
        .O(max_count_12_fu_2068_p3__7[0]));
  LUT4 #(
    .INIT(16'hAABA)) 
    \icmp_ln111_8_reg_3137[0]_i_9 
       (.I0(\max_count_11_reg_3052_reg_n_5_[1] ),
        .I1(\max_count_11_reg_3052_reg_n_5_[2] ),
        .I2(count_71_reg_3058[1]),
        .I3(\max_count_11_reg_3052_reg[3]_0 ),
        .O(max_count_12_fu_2068_p3__7[1]));
  FDRE \icmp_ln111_8_reg_3137_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\icmp_ln111_8_reg_3137[0]_i_2_n_5 ),
        .Q(icmp_ln111_8_reg_3137),
        .R(\icmp_ln111_8_reg_3137_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln111_9_reg_3142[0]_i_1 
       (.I0(zext_ln84_18_reg_3042[0]),
        .I1(max_count_13_fu_2088_p3__7[0]),
        .I2(max_count_13_fu_2088_p3__7[2]),
        .I3(zext_ln84_18_reg_3042[2]),
        .I4(max_count_13_fu_2088_p3__7[1]),
        .I5(zext_ln84_18_reg_3042[1]),
        .O(\icmp_ln111_9_reg_3142[0]_i_1_n_5 ));
  FDRE \icmp_ln111_9_reg_3142_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\icmp_ln111_9_reg_3142[0]_i_1_n_5 ),
        .Q(icmp_ln111_9_reg_3142),
        .R(\icmp_ln111_8_reg_3137_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln111_reg_3094[0]_i_1 
       (.I0(zext_ln84_3_reg_2905_pp0_iter3_reg[0]),
        .I1(max_count_6_fu_2014_p3__7[0]),
        .I2(max_count_6_fu_2014_p3__7[2]),
        .I3(zext_ln84_3_reg_2905_pp0_iter3_reg[2]),
        .I4(max_count_6_fu_2014_p3__7[1]),
        .I5(zext_ln84_3_reg_2905_pp0_iter3_reg[1]),
        .O(\icmp_ln111_reg_3094[0]_i_1_n_5 ));
  FDRE \icmp_ln111_reg_3094_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\icmp_ln111_reg_3094[0]_i_1_n_5 ),
        .Q(icmp_ln111_reg_3094),
        .R(\icmp_ln111_1_reg_3099_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \icmp_ln90_12_reg_2807[0]_i_1 
       (.I0(trunc_ln73_7_reg_2537[7]),
        .I1(trunc_ln73_1_reg_2475[7]),
        .I2(trunc_ln73_7_reg_2537[6]),
        .I3(trunc_ln73_1_reg_2475[6]),
        .I4(\icmp_ln90_12_reg_2807[0]_i_2_n_5 ),
        .I5(\icmp_ln90_12_reg_2807[0]_i_3_n_5 ),
        .O(icmp_ln90_12_fu_799_p2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_12_reg_2807[0]_i_2 
       (.I0(trunc_ln73_1_reg_2475[3]),
        .I1(trunc_ln73_7_reg_2537[3]),
        .I2(trunc_ln73_7_reg_2537[5]),
        .I3(trunc_ln73_1_reg_2475[5]),
        .I4(trunc_ln73_7_reg_2537[4]),
        .I5(trunc_ln73_1_reg_2475[4]),
        .O(\icmp_ln90_12_reg_2807[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_12_reg_2807[0]_i_3 
       (.I0(trunc_ln73_1_reg_2475[0]),
        .I1(trunc_ln73_7_reg_2537[0]),
        .I2(trunc_ln73_7_reg_2537[2]),
        .I3(trunc_ln73_1_reg_2475[2]),
        .I4(trunc_ln73_7_reg_2537[1]),
        .I5(trunc_ln73_1_reg_2475[1]),
        .O(\icmp_ln90_12_reg_2807[0]_i_3_n_5 ));
  FDRE \icmp_ln90_12_reg_2807_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(icmp_ln90_12_fu_799_p2),
        .Q(icmp_ln90_12_reg_2807),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \icmp_ln90_18_reg_2818[0]_i_1 
       (.I0(trunc_ln73_4_reg_2503[7]),
        .I1(trunc_ln73_3_reg_2493[7]),
        .I2(trunc_ln73_4_reg_2503[6]),
        .I3(trunc_ln73_3_reg_2493[6]),
        .I4(\icmp_ln90_18_reg_2818[0]_i_2_n_5 ),
        .I5(\icmp_ln90_18_reg_2818[0]_i_3_n_5 ),
        .O(icmp_ln90_18_fu_857_p2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_18_reg_2818[0]_i_2 
       (.I0(trunc_ln73_3_reg_2493[3]),
        .I1(trunc_ln73_4_reg_2503[3]),
        .I2(trunc_ln73_4_reg_2503[5]),
        .I3(trunc_ln73_3_reg_2493[5]),
        .I4(trunc_ln73_4_reg_2503[4]),
        .I5(trunc_ln73_3_reg_2493[4]),
        .O(\icmp_ln90_18_reg_2818[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_18_reg_2818[0]_i_3 
       (.I0(trunc_ln73_3_reg_2493[0]),
        .I1(trunc_ln73_4_reg_2503[0]),
        .I2(trunc_ln73_4_reg_2503[2]),
        .I3(trunc_ln73_3_reg_2493[2]),
        .I4(trunc_ln73_4_reg_2503[1]),
        .I5(trunc_ln73_3_reg_2493[1]),
        .O(\icmp_ln90_18_reg_2818[0]_i_3_n_5 ));
  FDRE \icmp_ln90_18_reg_2818_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(icmp_ln90_18_fu_857_p2),
        .Q(icmp_ln90_18_reg_2818),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \icmp_ln90_19_reg_2824[0]_i_1 
       (.I0(trunc_ln73_5_reg_2513[7]),
        .I1(trunc_ln73_3_reg_2493[7]),
        .I2(trunc_ln73_5_reg_2513[6]),
        .I3(trunc_ln73_3_reg_2493[6]),
        .I4(\icmp_ln90_19_reg_2824[0]_i_2_n_5 ),
        .I5(\icmp_ln90_19_reg_2824[0]_i_3_n_5 ),
        .O(icmp_ln90_19_fu_861_p2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_19_reg_2824[0]_i_2 
       (.I0(trunc_ln73_3_reg_2493[3]),
        .I1(trunc_ln73_5_reg_2513[3]),
        .I2(trunc_ln73_5_reg_2513[5]),
        .I3(trunc_ln73_3_reg_2493[5]),
        .I4(trunc_ln73_5_reg_2513[4]),
        .I5(trunc_ln73_3_reg_2493[4]),
        .O(\icmp_ln90_19_reg_2824[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_19_reg_2824[0]_i_3 
       (.I0(trunc_ln73_3_reg_2493[0]),
        .I1(trunc_ln73_5_reg_2513[0]),
        .I2(trunc_ln73_5_reg_2513[2]),
        .I3(trunc_ln73_3_reg_2493[2]),
        .I4(trunc_ln73_5_reg_2513[1]),
        .I5(trunc_ln73_3_reg_2493[1]),
        .O(\icmp_ln90_19_reg_2824[0]_i_3_n_5 ));
  FDRE \icmp_ln90_19_reg_2824_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(icmp_ln90_19_fu_861_p2),
        .Q(icmp_ln90_19_reg_2824),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \icmp_ln90_22_reg_2931[0]_i_1 
       (.I0(trunc_ln73_5_reg_2513_pp0_iter1_reg[7]),
        .I1(trunc_ln73_4_reg_2503_pp0_iter1_reg[7]),
        .I2(trunc_ln73_5_reg_2513_pp0_iter1_reg[6]),
        .I3(trunc_ln73_4_reg_2503_pp0_iter1_reg[6]),
        .I4(\icmp_ln90_22_reg_2931[0]_i_2_n_5 ),
        .I5(\icmp_ln90_22_reg_2931[0]_i_3_n_5 ),
        .O(icmp_ln90_22_fu_1305_p2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_22_reg_2931[0]_i_2 
       (.I0(trunc_ln73_4_reg_2503_pp0_iter1_reg[3]),
        .I1(trunc_ln73_5_reg_2513_pp0_iter1_reg[3]),
        .I2(trunc_ln73_5_reg_2513_pp0_iter1_reg[5]),
        .I3(trunc_ln73_4_reg_2503_pp0_iter1_reg[5]),
        .I4(trunc_ln73_5_reg_2513_pp0_iter1_reg[4]),
        .I5(trunc_ln73_4_reg_2503_pp0_iter1_reg[4]),
        .O(\icmp_ln90_22_reg_2931[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_22_reg_2931[0]_i_3 
       (.I0(trunc_ln73_4_reg_2503_pp0_iter1_reg[0]),
        .I1(trunc_ln73_5_reg_2513_pp0_iter1_reg[0]),
        .I2(trunc_ln73_5_reg_2513_pp0_iter1_reg[2]),
        .I3(trunc_ln73_4_reg_2503_pp0_iter1_reg[2]),
        .I4(trunc_ln73_5_reg_2513_pp0_iter1_reg[1]),
        .I5(trunc_ln73_4_reg_2503_pp0_iter1_reg[1]),
        .O(\icmp_ln90_22_reg_2931[0]_i_3_n_5 ));
  FDRE \icmp_ln90_22_reg_2931_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(icmp_ln90_22_fu_1305_p2),
        .Q(icmp_ln90_22_reg_2931),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \icmp_ln90_23_reg_2937[0]_i_1 
       (.I0(trunc_ln73_6_reg_2525_pp0_iter1_reg[7]),
        .I1(trunc_ln73_4_reg_2503_pp0_iter1_reg[7]),
        .I2(trunc_ln73_6_reg_2525_pp0_iter1_reg[6]),
        .I3(trunc_ln73_4_reg_2503_pp0_iter1_reg[6]),
        .I4(\icmp_ln90_23_reg_2937[0]_i_2_n_5 ),
        .I5(\icmp_ln90_23_reg_2937[0]_i_3_n_5 ),
        .O(icmp_ln90_23_fu_1309_p2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_23_reg_2937[0]_i_2 
       (.I0(trunc_ln73_4_reg_2503_pp0_iter1_reg[3]),
        .I1(trunc_ln73_6_reg_2525_pp0_iter1_reg[3]),
        .I2(trunc_ln73_6_reg_2525_pp0_iter1_reg[5]),
        .I3(trunc_ln73_4_reg_2503_pp0_iter1_reg[5]),
        .I4(trunc_ln73_6_reg_2525_pp0_iter1_reg[4]),
        .I5(trunc_ln73_4_reg_2503_pp0_iter1_reg[4]),
        .O(\icmp_ln90_23_reg_2937[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_23_reg_2937[0]_i_3 
       (.I0(trunc_ln73_4_reg_2503_pp0_iter1_reg[0]),
        .I1(trunc_ln73_6_reg_2525_pp0_iter1_reg[0]),
        .I2(trunc_ln73_6_reg_2525_pp0_iter1_reg[2]),
        .I3(trunc_ln73_4_reg_2503_pp0_iter1_reg[2]),
        .I4(trunc_ln73_6_reg_2525_pp0_iter1_reg[1]),
        .I5(trunc_ln73_4_reg_2503_pp0_iter1_reg[1]),
        .O(\icmp_ln90_23_reg_2937[0]_i_3_n_5 ));
  FDRE \icmp_ln90_23_reg_2937_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(icmp_ln90_23_fu_1309_p2),
        .Q(icmp_ln90_23_reg_2937),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \icmp_ln90_27_reg_3037[0]_i_1 
       (.I0(trunc_ln73_7_reg_2537_pp0_iter2_reg[7]),
        .I1(trunc_ln73_6_reg_2525_pp0_iter2_reg[7]),
        .I2(trunc_ln73_7_reg_2537_pp0_iter2_reg[6]),
        .I3(trunc_ln73_6_reg_2525_pp0_iter2_reg[6]),
        .I4(\icmp_ln90_27_reg_3037[0]_i_2_n_5 ),
        .I5(\icmp_ln90_27_reg_3037[0]_i_3_n_5 ),
        .O(icmp_ln90_27_fu_1744_p2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_27_reg_3037[0]_i_2 
       (.I0(trunc_ln73_6_reg_2525_pp0_iter2_reg[3]),
        .I1(trunc_ln73_7_reg_2537_pp0_iter2_reg[3]),
        .I2(trunc_ln73_7_reg_2537_pp0_iter2_reg[5]),
        .I3(trunc_ln73_6_reg_2525_pp0_iter2_reg[5]),
        .I4(trunc_ln73_7_reg_2537_pp0_iter2_reg[4]),
        .I5(trunc_ln73_6_reg_2525_pp0_iter2_reg[4]),
        .O(\icmp_ln90_27_reg_3037[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_27_reg_3037[0]_i_3 
       (.I0(trunc_ln73_6_reg_2525_pp0_iter2_reg[0]),
        .I1(trunc_ln73_7_reg_2537_pp0_iter2_reg[0]),
        .I2(trunc_ln73_7_reg_2537_pp0_iter2_reg[2]),
        .I3(trunc_ln73_6_reg_2525_pp0_iter2_reg[2]),
        .I4(trunc_ln73_7_reg_2537_pp0_iter2_reg[1]),
        .I5(trunc_ln73_6_reg_2525_pp0_iter2_reg[1]),
        .O(\icmp_ln90_27_reg_3037[0]_i_3_n_5 ));
  FDRE \icmp_ln90_27_reg_3037_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(icmp_ln90_27_fu_1744_p2),
        .Q(icmp_ln90_27_reg_3037),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \icmp_ln90_31_reg_2667[0]_i_1 
       (.I0(tmp_4_fu_316_p4[7]),
        .I1(tmp_s_fu_276_p4[7]),
        .I2(tmp_4_fu_316_p4[6]),
        .I3(tmp_s_fu_276_p4[6]),
        .I4(\icmp_ln90_31_reg_2667[0]_i_2_n_5 ),
        .I5(\icmp_ln90_31_reg_2667[0]_i_3_n_5 ),
        .O(icmp_ln90_31_fu_426_p2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_31_reg_2667[0]_i_2 
       (.I0(tmp_s_fu_276_p4[3]),
        .I1(tmp_4_fu_316_p4[3]),
        .I2(tmp_4_fu_316_p4[5]),
        .I3(tmp_s_fu_276_p4[5]),
        .I4(tmp_4_fu_316_p4[4]),
        .I5(tmp_s_fu_276_p4[4]),
        .O(\icmp_ln90_31_reg_2667[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_31_reg_2667[0]_i_3 
       (.I0(tmp_s_fu_276_p4[0]),
        .I1(tmp_4_fu_316_p4[0]),
        .I2(tmp_4_fu_316_p4[2]),
        .I3(tmp_s_fu_276_p4[2]),
        .I4(tmp_4_fu_316_p4[1]),
        .I5(tmp_s_fu_276_p4[1]),
        .O(\icmp_ln90_31_reg_2667[0]_i_3_n_5 ));
  FDRE \icmp_ln90_31_reg_2667_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(icmp_ln90_31_fu_426_p2),
        .Q(icmp_ln90_31_reg_2667),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \icmp_ln90_34_reg_2834[0]_i_1 
       (.I0(tmp_7_reg_2645[7]),
        .I1(tmp_s_reg_2575[7]),
        .I2(tmp_7_reg_2645[6]),
        .I3(tmp_s_reg_2575[6]),
        .I4(\icmp_ln90_34_reg_2834[0]_i_2_n_5 ),
        .I5(\icmp_ln90_34_reg_2834[0]_i_3_n_5 ),
        .O(icmp_ln90_34_fu_906_p2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_34_reg_2834[0]_i_2 
       (.I0(tmp_s_reg_2575[3]),
        .I1(tmp_7_reg_2645[3]),
        .I2(tmp_7_reg_2645[5]),
        .I3(tmp_s_reg_2575[5]),
        .I4(tmp_7_reg_2645[4]),
        .I5(tmp_s_reg_2575[4]),
        .O(\icmp_ln90_34_reg_2834[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_34_reg_2834[0]_i_3 
       (.I0(tmp_s_reg_2575[0]),
        .I1(tmp_7_reg_2645[0]),
        .I2(tmp_7_reg_2645[2]),
        .I3(tmp_s_reg_2575[2]),
        .I4(tmp_7_reg_2645[1]),
        .I5(tmp_s_reg_2575[1]),
        .O(\icmp_ln90_34_reg_2834[0]_i_3_n_5 ));
  FDRE \icmp_ln90_34_reg_2834_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(icmp_ln90_34_fu_906_p2),
        .Q(icmp_ln90_34_reg_2834),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \icmp_ln90_3_reg_2559[0]_i_1 
       (.I0(\src_buf_1_1_val_int_reg_reg_n_5_[7] ),
        .I1(\src_buf_0_0_val_int_reg_reg_n_5_[7] ),
        .I2(\src_buf_1_1_val_int_reg_reg_n_5_[6] ),
        .I3(\src_buf_0_0_val_int_reg_reg_n_5_[6] ),
        .I4(\icmp_ln90_3_reg_2559[0]_i_2_n_5 ),
        .I5(\icmp_ln90_3_reg_2559[0]_i_3_n_5 ),
        .O(icmp_ln90_3_fu_204_p2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_3_reg_2559[0]_i_2 
       (.I0(\src_buf_0_0_val_int_reg_reg_n_5_[3] ),
        .I1(\src_buf_1_1_val_int_reg_reg_n_5_[3] ),
        .I2(\src_buf_1_1_val_int_reg_reg_n_5_[5] ),
        .I3(\src_buf_0_0_val_int_reg_reg_n_5_[5] ),
        .I4(\src_buf_1_1_val_int_reg_reg_n_5_[4] ),
        .I5(\src_buf_0_0_val_int_reg_reg_n_5_[4] ),
        .O(\icmp_ln90_3_reg_2559[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_3_reg_2559[0]_i_3 
       (.I0(\src_buf_0_0_val_int_reg_reg_n_5_[0] ),
        .I1(\src_buf_1_1_val_int_reg_reg_n_5_[0] ),
        .I2(\src_buf_1_1_val_int_reg_reg_n_5_[2] ),
        .I3(\src_buf_0_0_val_int_reg_reg_n_5_[2] ),
        .I4(\src_buf_1_1_val_int_reg_reg_n_5_[1] ),
        .I5(\src_buf_0_0_val_int_reg_reg_n_5_[1] ),
        .O(\icmp_ln90_3_reg_2559[0]_i_3_n_5 ));
  FDRE \icmp_ln90_3_reg_2559_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(icmp_ln90_3_fu_204_p2),
        .Q(icmp_ln90_3_reg_2559),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \icmp_ln90_40_reg_2845[0]_i_1 
       (.I0(tmp_7_reg_2645[7]),
        .I1(tmp_1_reg_2583[7]),
        .I2(tmp_7_reg_2645[6]),
        .I3(tmp_1_reg_2583[6]),
        .I4(\icmp_ln90_40_reg_2845[0]_i_2_n_5 ),
        .I5(\icmp_ln90_40_reg_2845[0]_i_3_n_5 ),
        .O(icmp_ln90_40_fu_944_p2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_40_reg_2845[0]_i_2 
       (.I0(tmp_1_reg_2583[3]),
        .I1(tmp_7_reg_2645[3]),
        .I2(tmp_7_reg_2645[5]),
        .I3(tmp_1_reg_2583[5]),
        .I4(tmp_7_reg_2645[4]),
        .I5(tmp_1_reg_2583[4]),
        .O(\icmp_ln90_40_reg_2845[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_40_reg_2845[0]_i_3 
       (.I0(tmp_1_reg_2583[0]),
        .I1(tmp_7_reg_2645[0]),
        .I2(tmp_7_reg_2645[2]),
        .I3(tmp_1_reg_2583[2]),
        .I4(tmp_7_reg_2645[1]),
        .I5(tmp_1_reg_2583[1]),
        .O(\icmp_ln90_40_reg_2845[0]_i_3_n_5 ));
  FDRE \icmp_ln90_40_reg_2845_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(icmp_ln90_40_fu_944_p2),
        .Q(icmp_ln90_40_reg_2845),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \icmp_ln90_46_reg_2856[0]_i_1 
       (.I0(tmp_4_reg_2611[7]),
        .I1(tmp_3_reg_2601[7]),
        .I2(tmp_4_reg_2611[6]),
        .I3(tmp_3_reg_2601[6]),
        .I4(\icmp_ln90_46_reg_2856[0]_i_2_n_5 ),
        .I5(\icmp_ln90_46_reg_2856[0]_i_3_n_5 ),
        .O(icmp_ln90_46_fu_1002_p2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_46_reg_2856[0]_i_2 
       (.I0(tmp_3_reg_2601[3]),
        .I1(tmp_4_reg_2611[3]),
        .I2(tmp_4_reg_2611[5]),
        .I3(tmp_3_reg_2601[5]),
        .I4(tmp_4_reg_2611[4]),
        .I5(tmp_3_reg_2601[4]),
        .O(\icmp_ln90_46_reg_2856[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_46_reg_2856[0]_i_3 
       (.I0(tmp_3_reg_2601[0]),
        .I1(tmp_4_reg_2611[0]),
        .I2(tmp_4_reg_2611[2]),
        .I3(tmp_3_reg_2601[2]),
        .I4(tmp_4_reg_2611[1]),
        .I5(tmp_3_reg_2601[1]),
        .O(\icmp_ln90_46_reg_2856[0]_i_3_n_5 ));
  FDRE \icmp_ln90_46_reg_2856_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(icmp_ln90_46_fu_1002_p2),
        .Q(icmp_ln90_46_reg_2856),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \icmp_ln90_47_reg_2862[0]_i_1 
       (.I0(tmp_5_reg_2621[7]),
        .I1(tmp_3_reg_2601[7]),
        .I2(tmp_5_reg_2621[6]),
        .I3(tmp_3_reg_2601[6]),
        .I4(\icmp_ln90_47_reg_2862[0]_i_2_n_5 ),
        .I5(\icmp_ln90_47_reg_2862[0]_i_3_n_5 ),
        .O(icmp_ln90_47_fu_1006_p2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_47_reg_2862[0]_i_2 
       (.I0(tmp_3_reg_2601[3]),
        .I1(tmp_5_reg_2621[3]),
        .I2(tmp_5_reg_2621[5]),
        .I3(tmp_3_reg_2601[5]),
        .I4(tmp_5_reg_2621[4]),
        .I5(tmp_3_reg_2601[4]),
        .O(\icmp_ln90_47_reg_2862[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_47_reg_2862[0]_i_3 
       (.I0(tmp_3_reg_2601[0]),
        .I1(tmp_5_reg_2621[0]),
        .I2(tmp_5_reg_2621[2]),
        .I3(tmp_3_reg_2601[2]),
        .I4(tmp_5_reg_2621[1]),
        .I5(tmp_3_reg_2601[1]),
        .O(\icmp_ln90_47_reg_2862[0]_i_3_n_5 ));
  FDRE \icmp_ln90_47_reg_2862_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(icmp_ln90_47_fu_1006_p2),
        .Q(icmp_ln90_47_reg_2862),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \icmp_ln90_50_reg_2968[0]_i_1 
       (.I0(tmp_5_reg_2621_pp0_iter1_reg[7]),
        .I1(tmp_4_reg_2611_pp0_iter1_reg[7]),
        .I2(tmp_5_reg_2621_pp0_iter1_reg[6]),
        .I3(tmp_4_reg_2611_pp0_iter1_reg[6]),
        .I4(\icmp_ln90_50_reg_2968[0]_i_2_n_5 ),
        .I5(\icmp_ln90_50_reg_2968[0]_i_3_n_5 ),
        .O(icmp_ln90_50_fu_1463_p2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_50_reg_2968[0]_i_2 
       (.I0(tmp_4_reg_2611_pp0_iter1_reg[3]),
        .I1(tmp_5_reg_2621_pp0_iter1_reg[3]),
        .I2(tmp_5_reg_2621_pp0_iter1_reg[5]),
        .I3(tmp_4_reg_2611_pp0_iter1_reg[5]),
        .I4(tmp_5_reg_2621_pp0_iter1_reg[4]),
        .I5(tmp_4_reg_2611_pp0_iter1_reg[4]),
        .O(\icmp_ln90_50_reg_2968[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_50_reg_2968[0]_i_3 
       (.I0(tmp_4_reg_2611_pp0_iter1_reg[0]),
        .I1(tmp_5_reg_2621_pp0_iter1_reg[0]),
        .I2(tmp_5_reg_2621_pp0_iter1_reg[2]),
        .I3(tmp_4_reg_2611_pp0_iter1_reg[2]),
        .I4(tmp_5_reg_2621_pp0_iter1_reg[1]),
        .I5(tmp_4_reg_2611_pp0_iter1_reg[1]),
        .O(\icmp_ln90_50_reg_2968[0]_i_3_n_5 ));
  FDRE \icmp_ln90_50_reg_2968_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(icmp_ln90_50_fu_1463_p2),
        .Q(icmp_ln90_50_reg_2968),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \icmp_ln90_51_reg_2974[0]_i_1 
       (.I0(tmp_6_reg_2633_pp0_iter1_reg[7]),
        .I1(tmp_4_reg_2611_pp0_iter1_reg[7]),
        .I2(tmp_6_reg_2633_pp0_iter1_reg[6]),
        .I3(tmp_4_reg_2611_pp0_iter1_reg[6]),
        .I4(\icmp_ln90_51_reg_2974[0]_i_2_n_5 ),
        .I5(\icmp_ln90_51_reg_2974[0]_i_3_n_5 ),
        .O(icmp_ln90_51_fu_1467_p2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_51_reg_2974[0]_i_2 
       (.I0(tmp_4_reg_2611_pp0_iter1_reg[3]),
        .I1(tmp_6_reg_2633_pp0_iter1_reg[3]),
        .I2(tmp_6_reg_2633_pp0_iter1_reg[5]),
        .I3(tmp_4_reg_2611_pp0_iter1_reg[5]),
        .I4(tmp_6_reg_2633_pp0_iter1_reg[4]),
        .I5(tmp_4_reg_2611_pp0_iter1_reg[4]),
        .O(\icmp_ln90_51_reg_2974[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_51_reg_2974[0]_i_3 
       (.I0(tmp_4_reg_2611_pp0_iter1_reg[0]),
        .I1(tmp_6_reg_2633_pp0_iter1_reg[0]),
        .I2(tmp_6_reg_2633_pp0_iter1_reg[2]),
        .I3(tmp_4_reg_2611_pp0_iter1_reg[2]),
        .I4(tmp_6_reg_2633_pp0_iter1_reg[1]),
        .I5(tmp_4_reg_2611_pp0_iter1_reg[1]),
        .O(\icmp_ln90_51_reg_2974[0]_i_3_n_5 ));
  FDRE \icmp_ln90_51_reg_2974_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(icmp_ln90_51_fu_1467_p2),
        .Q(icmp_ln90_51_reg_2974),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \icmp_ln90_55_reg_3063[0]_i_1 
       (.I0(tmp_7_reg_2645_pp0_iter2_reg[7]),
        .I1(tmp_6_reg_2633_pp0_iter2_reg[7]),
        .I2(tmp_7_reg_2645_pp0_iter2_reg[6]),
        .I3(tmp_6_reg_2633_pp0_iter2_reg[6]),
        .I4(\icmp_ln90_55_reg_3063[0]_i_2_n_5 ),
        .I5(\icmp_ln90_55_reg_3063[0]_i_3_n_5 ),
        .O(icmp_ln90_55_fu_1863_p2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_55_reg_3063[0]_i_2 
       (.I0(tmp_6_reg_2633_pp0_iter2_reg[3]),
        .I1(tmp_7_reg_2645_pp0_iter2_reg[3]),
        .I2(tmp_7_reg_2645_pp0_iter2_reg[5]),
        .I3(tmp_6_reg_2633_pp0_iter2_reg[5]),
        .I4(tmp_7_reg_2645_pp0_iter2_reg[4]),
        .I5(tmp_6_reg_2633_pp0_iter2_reg[4]),
        .O(\icmp_ln90_55_reg_3063[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_55_reg_3063[0]_i_3 
       (.I0(tmp_6_reg_2633_pp0_iter2_reg[0]),
        .I1(tmp_7_reg_2645_pp0_iter2_reg[0]),
        .I2(tmp_7_reg_2645_pp0_iter2_reg[2]),
        .I3(tmp_6_reg_2633_pp0_iter2_reg[2]),
        .I4(tmp_7_reg_2645_pp0_iter2_reg[1]),
        .I5(tmp_6_reg_2633_pp0_iter2_reg[1]),
        .O(\icmp_ln90_55_reg_3063[0]_i_3_n_5 ));
  FDRE \icmp_ln90_55_reg_3063_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(icmp_ln90_55_fu_1863_p2),
        .Q(icmp_ln90_55_reg_3063),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \icmp_ln90_59_reg_2775[0]_i_1 
       (.I0(tmp_13_fu_538_p4[7]),
        .I1(tmp_9_fu_498_p4[7]),
        .I2(tmp_13_fu_538_p4[6]),
        .I3(tmp_9_fu_498_p4[6]),
        .I4(\icmp_ln90_59_reg_2775[0]_i_2_n_5 ),
        .I5(\icmp_ln90_59_reg_2775[0]_i_3_n_5 ),
        .O(icmp_ln90_59_fu_648_p2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_59_reg_2775[0]_i_2 
       (.I0(tmp_9_fu_498_p4[3]),
        .I1(tmp_13_fu_538_p4[3]),
        .I2(tmp_13_fu_538_p4[5]),
        .I3(tmp_9_fu_498_p4[5]),
        .I4(tmp_13_fu_538_p4[4]),
        .I5(tmp_9_fu_498_p4[4]),
        .O(\icmp_ln90_59_reg_2775[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_59_reg_2775[0]_i_3 
       (.I0(tmp_9_fu_498_p4[0]),
        .I1(tmp_13_fu_538_p4[0]),
        .I2(tmp_13_fu_538_p4[2]),
        .I3(tmp_9_fu_498_p4[2]),
        .I4(tmp_13_fu_538_p4[1]),
        .I5(tmp_9_fu_498_p4[1]),
        .O(\icmp_ln90_59_reg_2775[0]_i_3_n_5 ));
  FDRE \icmp_ln90_59_reg_2775_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(icmp_ln90_59_fu_648_p2),
        .Q(icmp_ln90_59_reg_2775),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \icmp_ln90_62_reg_2872[0]_i_1 
       (.I0(tmp_16_reg_2753[7]),
        .I1(tmp_9_reg_2683[7]),
        .I2(tmp_16_reg_2753[6]),
        .I3(tmp_9_reg_2683[6]),
        .I4(\icmp_ln90_62_reg_2872[0]_i_2_n_5 ),
        .I5(\icmp_ln90_62_reg_2872[0]_i_3_n_5 ),
        .O(icmp_ln90_62_fu_1051_p2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_62_reg_2872[0]_i_2 
       (.I0(tmp_9_reg_2683[3]),
        .I1(tmp_16_reg_2753[3]),
        .I2(tmp_16_reg_2753[5]),
        .I3(tmp_9_reg_2683[5]),
        .I4(tmp_16_reg_2753[4]),
        .I5(tmp_9_reg_2683[4]),
        .O(\icmp_ln90_62_reg_2872[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_62_reg_2872[0]_i_3 
       (.I0(tmp_9_reg_2683[0]),
        .I1(tmp_16_reg_2753[0]),
        .I2(tmp_16_reg_2753[2]),
        .I3(tmp_9_reg_2683[2]),
        .I4(tmp_16_reg_2753[1]),
        .I5(tmp_9_reg_2683[1]),
        .O(\icmp_ln90_62_reg_2872[0]_i_3_n_5 ));
  FDRE \icmp_ln90_62_reg_2872_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(icmp_ln90_62_fu_1051_p2),
        .Q(icmp_ln90_62_reg_2872),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \icmp_ln90_68_reg_2883[0]_i_1 
       (.I0(tmp_16_reg_2753[7]),
        .I1(tmp_10_reg_2691[7]),
        .I2(tmp_16_reg_2753[6]),
        .I3(tmp_10_reg_2691[6]),
        .I4(\icmp_ln90_68_reg_2883[0]_i_2_n_5 ),
        .I5(\icmp_ln90_68_reg_2883[0]_i_3_n_5 ),
        .O(icmp_ln90_68_fu_1089_p2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_68_reg_2883[0]_i_2 
       (.I0(tmp_10_reg_2691[3]),
        .I1(tmp_16_reg_2753[3]),
        .I2(tmp_16_reg_2753[5]),
        .I3(tmp_10_reg_2691[5]),
        .I4(tmp_16_reg_2753[4]),
        .I5(tmp_10_reg_2691[4]),
        .O(\icmp_ln90_68_reg_2883[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_68_reg_2883[0]_i_3 
       (.I0(tmp_10_reg_2691[0]),
        .I1(tmp_16_reg_2753[0]),
        .I2(tmp_16_reg_2753[2]),
        .I3(tmp_10_reg_2691[2]),
        .I4(tmp_16_reg_2753[1]),
        .I5(tmp_10_reg_2691[1]),
        .O(\icmp_ln90_68_reg_2883[0]_i_3_n_5 ));
  FDRE \icmp_ln90_68_reg_2883_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(icmp_ln90_68_fu_1089_p2),
        .Q(icmp_ln90_68_reg_2883),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \icmp_ln90_6_reg_2796[0]_i_1 
       (.I0(trunc_ln73_7_reg_2537[7]),
        .I1(trunc_ln73_reg_2467[7]),
        .I2(trunc_ln73_7_reg_2537[6]),
        .I3(trunc_ln73_reg_2467[6]),
        .I4(\icmp_ln90_6_reg_2796[0]_i_2_n_5 ),
        .I5(\icmp_ln90_6_reg_2796[0]_i_3_n_5 ),
        .O(icmp_ln90_6_fu_761_p2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_6_reg_2796[0]_i_2 
       (.I0(trunc_ln73_reg_2467[3]),
        .I1(trunc_ln73_7_reg_2537[3]),
        .I2(trunc_ln73_7_reg_2537[5]),
        .I3(trunc_ln73_reg_2467[5]),
        .I4(trunc_ln73_7_reg_2537[4]),
        .I5(trunc_ln73_reg_2467[4]),
        .O(\icmp_ln90_6_reg_2796[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_6_reg_2796[0]_i_3 
       (.I0(trunc_ln73_reg_2467[0]),
        .I1(trunc_ln73_7_reg_2537[0]),
        .I2(trunc_ln73_7_reg_2537[2]),
        .I3(trunc_ln73_reg_2467[2]),
        .I4(trunc_ln73_7_reg_2537[1]),
        .I5(trunc_ln73_reg_2467[1]),
        .O(\icmp_ln90_6_reg_2796[0]_i_3_n_5 ));
  FDRE \icmp_ln90_6_reg_2796_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(icmp_ln90_6_fu_761_p2),
        .Q(icmp_ln90_6_reg_2796),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \icmp_ln90_74_reg_2894[0]_i_1 
       (.I0(tmp_13_reg_2719[7]),
        .I1(tmp_12_reg_2709[7]),
        .I2(tmp_13_reg_2719[6]),
        .I3(tmp_12_reg_2709[6]),
        .I4(\icmp_ln90_74_reg_2894[0]_i_2_n_5 ),
        .I5(\icmp_ln90_74_reg_2894[0]_i_3_n_5 ),
        .O(icmp_ln90_74_fu_1147_p2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_74_reg_2894[0]_i_2 
       (.I0(tmp_12_reg_2709[3]),
        .I1(tmp_13_reg_2719[3]),
        .I2(tmp_13_reg_2719[5]),
        .I3(tmp_12_reg_2709[5]),
        .I4(tmp_13_reg_2719[4]),
        .I5(tmp_12_reg_2709[4]),
        .O(\icmp_ln90_74_reg_2894[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_74_reg_2894[0]_i_3 
       (.I0(tmp_12_reg_2709[0]),
        .I1(tmp_13_reg_2719[0]),
        .I2(tmp_13_reg_2719[2]),
        .I3(tmp_12_reg_2709[2]),
        .I4(tmp_13_reg_2719[1]),
        .I5(tmp_12_reg_2709[1]),
        .O(\icmp_ln90_74_reg_2894[0]_i_3_n_5 ));
  FDRE \icmp_ln90_74_reg_2894_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(icmp_ln90_74_fu_1147_p2),
        .Q(icmp_ln90_74_reg_2894),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \icmp_ln90_75_reg_2900[0]_i_1 
       (.I0(tmp_14_reg_2729[7]),
        .I1(tmp_12_reg_2709[7]),
        .I2(tmp_14_reg_2729[6]),
        .I3(tmp_12_reg_2709[6]),
        .I4(\icmp_ln90_75_reg_2900[0]_i_2_n_5 ),
        .I5(\icmp_ln90_75_reg_2900[0]_i_3_n_5 ),
        .O(icmp_ln90_75_fu_1151_p2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_75_reg_2900[0]_i_2 
       (.I0(tmp_12_reg_2709[3]),
        .I1(tmp_14_reg_2729[3]),
        .I2(tmp_14_reg_2729[5]),
        .I3(tmp_12_reg_2709[5]),
        .I4(tmp_14_reg_2729[4]),
        .I5(tmp_12_reg_2709[4]),
        .O(\icmp_ln90_75_reg_2900[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_75_reg_2900[0]_i_3 
       (.I0(tmp_12_reg_2709[0]),
        .I1(tmp_14_reg_2729[0]),
        .I2(tmp_14_reg_2729[2]),
        .I3(tmp_12_reg_2709[2]),
        .I4(tmp_14_reg_2729[1]),
        .I5(tmp_12_reg_2709[1]),
        .O(\icmp_ln90_75_reg_2900[0]_i_3_n_5 ));
  FDRE \icmp_ln90_75_reg_2900_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(icmp_ln90_75_fu_1151_p2),
        .Q(icmp_ln90_75_reg_2900),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \icmp_ln90_78_reg_3005[0]_i_1 
       (.I0(tmp_14_reg_2729_pp0_iter1_reg[7]),
        .I1(tmp_13_reg_2719_pp0_iter1_reg[7]),
        .I2(tmp_14_reg_2729_pp0_iter1_reg[6]),
        .I3(tmp_13_reg_2719_pp0_iter1_reg[6]),
        .I4(\icmp_ln90_78_reg_3005[0]_i_2_n_5 ),
        .I5(\icmp_ln90_78_reg_3005[0]_i_3_n_5 ),
        .O(icmp_ln90_78_fu_1621_p2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_78_reg_3005[0]_i_2 
       (.I0(tmp_13_reg_2719_pp0_iter1_reg[3]),
        .I1(tmp_14_reg_2729_pp0_iter1_reg[3]),
        .I2(tmp_14_reg_2729_pp0_iter1_reg[5]),
        .I3(tmp_13_reg_2719_pp0_iter1_reg[5]),
        .I4(tmp_14_reg_2729_pp0_iter1_reg[4]),
        .I5(tmp_13_reg_2719_pp0_iter1_reg[4]),
        .O(\icmp_ln90_78_reg_3005[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_78_reg_3005[0]_i_3 
       (.I0(tmp_13_reg_2719_pp0_iter1_reg[0]),
        .I1(tmp_14_reg_2729_pp0_iter1_reg[0]),
        .I2(tmp_14_reg_2729_pp0_iter1_reg[2]),
        .I3(tmp_13_reg_2719_pp0_iter1_reg[2]),
        .I4(tmp_14_reg_2729_pp0_iter1_reg[1]),
        .I5(tmp_13_reg_2719_pp0_iter1_reg[1]),
        .O(\icmp_ln90_78_reg_3005[0]_i_3_n_5 ));
  FDRE \icmp_ln90_78_reg_3005_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(icmp_ln90_78_fu_1621_p2),
        .Q(icmp_ln90_78_reg_3005),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \icmp_ln90_79_reg_3011[0]_i_1 
       (.I0(tmp_15_reg_2741_pp0_iter1_reg[7]),
        .I1(tmp_13_reg_2719_pp0_iter1_reg[7]),
        .I2(tmp_15_reg_2741_pp0_iter1_reg[6]),
        .I3(tmp_13_reg_2719_pp0_iter1_reg[6]),
        .I4(\icmp_ln90_79_reg_3011[0]_i_2_n_5 ),
        .I5(\icmp_ln90_79_reg_3011[0]_i_3_n_5 ),
        .O(icmp_ln90_79_fu_1625_p2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_79_reg_3011[0]_i_2 
       (.I0(tmp_13_reg_2719_pp0_iter1_reg[3]),
        .I1(tmp_15_reg_2741_pp0_iter1_reg[3]),
        .I2(tmp_15_reg_2741_pp0_iter1_reg[5]),
        .I3(tmp_13_reg_2719_pp0_iter1_reg[5]),
        .I4(tmp_15_reg_2741_pp0_iter1_reg[4]),
        .I5(tmp_13_reg_2719_pp0_iter1_reg[4]),
        .O(\icmp_ln90_79_reg_3011[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_79_reg_3011[0]_i_3 
       (.I0(tmp_13_reg_2719_pp0_iter1_reg[0]),
        .I1(tmp_15_reg_2741_pp0_iter1_reg[0]),
        .I2(tmp_15_reg_2741_pp0_iter1_reg[2]),
        .I3(tmp_13_reg_2719_pp0_iter1_reg[2]),
        .I4(tmp_15_reg_2741_pp0_iter1_reg[1]),
        .I5(tmp_13_reg_2719_pp0_iter1_reg[1]),
        .O(\icmp_ln90_79_reg_3011[0]_i_3_n_5 ));
  FDRE \icmp_ln90_79_reg_3011_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(icmp_ln90_79_fu_1625_p2),
        .Q(icmp_ln90_79_reg_3011),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \icmp_ln90_83_reg_3089[0]_i_1 
       (.I0(tmp_16_reg_2753_pp0_iter2_reg[7]),
        .I1(tmp_15_reg_2741_pp0_iter2_reg[7]),
        .I2(tmp_16_reg_2753_pp0_iter2_reg[6]),
        .I3(tmp_15_reg_2741_pp0_iter2_reg[6]),
        .I4(\icmp_ln90_83_reg_3089[0]_i_2_n_5 ),
        .I5(\icmp_ln90_83_reg_3089[0]_i_3_n_5 ),
        .O(icmp_ln90_83_fu_1982_p2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_83_reg_3089[0]_i_2 
       (.I0(tmp_15_reg_2741_pp0_iter2_reg[3]),
        .I1(tmp_16_reg_2753_pp0_iter2_reg[3]),
        .I2(tmp_16_reg_2753_pp0_iter2_reg[5]),
        .I3(tmp_15_reg_2741_pp0_iter2_reg[5]),
        .I4(tmp_16_reg_2753_pp0_iter2_reg[4]),
        .I5(tmp_15_reg_2741_pp0_iter2_reg[4]),
        .O(\icmp_ln90_83_reg_3089[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_83_reg_3089[0]_i_3 
       (.I0(tmp_15_reg_2741_pp0_iter2_reg[0]),
        .I1(tmp_16_reg_2753_pp0_iter2_reg[0]),
        .I2(tmp_16_reg_2753_pp0_iter2_reg[2]),
        .I3(tmp_15_reg_2741_pp0_iter2_reg[2]),
        .I4(tmp_16_reg_2753_pp0_iter2_reg[1]),
        .I5(tmp_15_reg_2741_pp0_iter2_reg[1]),
        .O(\icmp_ln90_83_reg_3089[0]_i_3_n_5 ));
  FDRE \icmp_ln90_83_reg_3089_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(icmp_ln90_83_fu_1982_p2),
        .Q(icmp_ln90_83_reg_3089),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB200B2A0B2A0B2FA)) 
    \icmp_ln92_13_reg_2995[0]_i_1 
       (.I0(count_96_fu_1542_p3[2]),
        .I1(count_89_fu_1492_p3[2]),
        .I2(\icmp_ln92_13_reg_2995[0]_i_2_n_5 ),
        .I3(\icmp_ln92_13_reg_2995[0]_i_3_n_5 ),
        .I4(count_79_reg_2867[2]),
        .I5(\icmp_ln92_13_reg_2995[0]_i_4_n_5 ),
        .O(\icmp_ln92_13_reg_2995[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h1007077373313110)) 
    \icmp_ln92_13_reg_2995[0]_i_2 
       (.I0(max_count_15_fu_1508_p3[0]),
        .I1(max_count_15_fu_1508_p3[1]),
        .I2(\count_93_reg_2888_reg_n_5_[0] ),
        .I3(p_0_in7_out),
        .I4(p_0_in6_out),
        .I5(\count_93_reg_2888_reg_n_5_[1] ),
        .O(\icmp_ln92_13_reg_2995[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h088888888EEEEEEE)) 
    \icmp_ln92_13_reg_2995[0]_i_3 
       (.I0(count_89_fu_1492_p3[2]),
        .I1(\max_count_15_reg_2984[1]_i_3_n_5 ),
        .I2(count_79_reg_2867[1]),
        .I3(count_79_reg_2867[0]),
        .I4(icmp_ln90_62_reg_2872),
        .I5(count_79_reg_2867[2]),
        .O(\icmp_ln92_13_reg_2995[0]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \icmp_ln92_13_reg_2995[0]_i_4 
       (.I0(count_79_reg_2867[1]),
        .I1(count_79_reg_2867[0]),
        .I2(icmp_ln90_62_reg_2872),
        .O(\icmp_ln92_13_reg_2995[0]_i_4_n_5 ));
  FDRE \icmp_ln92_13_reg_2995_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\icmp_ln92_13_reg_2995[0]_i_1_n_5 ),
        .Q(icmp_ln92_13_reg_2995),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB200B2A0B2A0B2FA)) 
    \icmp_ln92_1_reg_2921[0]_i_1 
       (.I0(count_24_fu_1226_p3[2]),
        .I1(count_17_fu_1176_p3[2]),
        .I2(\icmp_ln92_1_reg_2921[0]_i_2_n_5 ),
        .I3(\icmp_ln92_1_reg_2921[0]_i_3_n_5 ),
        .I4(count_7_reg_2791[2]),
        .I5(\icmp_ln92_1_reg_2921[0]_i_4_n_5 ),
        .O(\icmp_ln92_1_reg_2921[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h1007077373313110)) 
    \icmp_ln92_1_reg_2921[0]_i_2 
       (.I0(max_count_1_fu_1192_p3[0]),
        .I1(max_count_1_fu_1192_p3[1]),
        .I2(\count_21_reg_2812_reg_n_5_[0] ),
        .I3(p_0_in5_out),
        .I4(p_0_in4_out),
        .I5(\count_21_reg_2812_reg_n_5_[1] ),
        .O(\icmp_ln92_1_reg_2921[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h088888888EEEEEEE)) 
    \icmp_ln92_1_reg_2921[0]_i_3 
       (.I0(count_17_fu_1176_p3[2]),
        .I1(\max_count_1_reg_2910[1]_i_3_n_5 ),
        .I2(count_7_reg_2791[1]),
        .I3(count_7_reg_2791[0]),
        .I4(icmp_ln90_6_reg_2796),
        .I5(count_7_reg_2791[2]),
        .O(\icmp_ln92_1_reg_2921[0]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \icmp_ln92_1_reg_2921[0]_i_4 
       (.I0(count_7_reg_2791[1]),
        .I1(count_7_reg_2791[0]),
        .I2(icmp_ln90_6_reg_2796),
        .O(\icmp_ln92_1_reg_2921[0]_i_4_n_5 ));
  FDRE \icmp_ln92_1_reg_2921_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\icmp_ln92_1_reg_2921[0]_i_1_n_5 ),
        .Q(icmp_ln92_1_reg_2921),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB200B2A0B2A0B2FA)) 
    \icmp_ln92_7_reg_2958[0]_i_1 
       (.I0(count_60_fu_1384_p3[2]),
        .I1(count_53_fu_1334_p3[2]),
        .I2(\icmp_ln92_7_reg_2958[0]_i_2_n_5 ),
        .I3(\icmp_ln92_7_reg_2958[0]_i_3_n_5 ),
        .I4(count_43_reg_2829[2]),
        .I5(\icmp_ln92_7_reg_2958[0]_i_4_n_5 ),
        .O(\icmp_ln92_7_reg_2958[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h1007077373313110)) 
    \icmp_ln92_7_reg_2958[0]_i_2 
       (.I0(max_count_8_fu_1350_p3[0]),
        .I1(max_count_8_fu_1350_p3[1]),
        .I2(\count_57_reg_2850_reg_n_5_[0] ),
        .I3(p_0_in3_out),
        .I4(p_0_in2_out),
        .I5(\count_57_reg_2850_reg_n_5_[1] ),
        .O(\icmp_ln92_7_reg_2958[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h088888888EEEEEEE)) 
    \icmp_ln92_7_reg_2958[0]_i_3 
       (.I0(count_53_fu_1334_p3[2]),
        .I1(\max_count_8_reg_2947[1]_i_3_n_5 ),
        .I2(count_43_reg_2829[1]),
        .I3(count_43_reg_2829[0]),
        .I4(icmp_ln90_34_reg_2834),
        .I5(count_43_reg_2829[2]),
        .O(\icmp_ln92_7_reg_2958[0]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \icmp_ln92_7_reg_2958[0]_i_4 
       (.I0(count_43_reg_2829[1]),
        .I1(count_43_reg_2829[0]),
        .I2(icmp_ln90_34_reg_2834),
        .O(\icmp_ln92_7_reg_2958[0]_i_4_n_5 ));
  FDRE \icmp_ln92_7_reg_2958_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\icmp_ln92_7_reg_2958[0]_i_1_n_5 ),
        .Q(icmp_ln92_7_reg_2958),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCCCCCCCCACAACCAC)) 
    \max_count_11_reg_3052[0]_i_1 
       (.I0(count_69_fu_1805_p3[0]),
        .I1(max_count_10_fu_1762_p3__9[0]),
        .I2(count_69_fu_1805_p3[2]),
        .I3(max_count_10_fu_1762_p3__9[2]),
        .I4(\max_count_11_reg_3052[0]_i_3_n_5 ),
        .I5(max_count_10_fu_1762_p3__9[3]),
        .O(max_count_11_fu_1823_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \max_count_11_reg_3052[0]_i_2 
       (.I0(\count_65_reg_2963_reg_n_5_[0] ),
        .I1(zext_ln84_16_reg_2952[0]),
        .I2(max_count_8_reg_2947[0]),
        .I3(icmp_ln92_7_reg_2958),
        .I4(\max_count_11_reg_3052[2]_i_4_n_5 ),
        .O(max_count_10_fu_1762_p3__9[0]));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \max_count_11_reg_3052[0]_i_3 
       (.I0(count_69_fu_1805_p3[0]),
        .I1(\max_count_11_reg_3052[2]_i_4_n_5 ),
        .I2(max_count_9_fu_1748_p3__9[0]),
        .I3(\count_65_reg_2963_reg_n_5_[0] ),
        .I4(max_count_10_fu_1762_p3__9[1]),
        .I5(count_69_fu_1805_p3[1]),
        .O(\max_count_11_reg_3052[0]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \max_count_11_reg_3052[0]_i_4 
       (.I0(zext_ln84_16_reg_2952[0]),
        .I1(max_count_8_reg_2947[0]),
        .I2(icmp_ln92_7_reg_2958),
        .O(max_count_9_fu_1748_p3__9[0]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'hAAAAEFA2)) 
    \max_count_11_reg_3052[1]_i_1 
       (.I0(max_count_10_fu_1762_p3__9[1]),
        .I1(count_69_fu_1805_p3[2]),
        .I2(max_count_10_fu_1762_p3__9[2]),
        .I3(count_69_fu_1805_p3[1]),
        .I4(max_count_10_fu_1762_p3__9[3]),
        .O(max_count_11_fu_1823_p3[1]));
  LUT5 #(
    .INIT(32'hAAAAEFA2)) 
    \max_count_11_reg_3052[1]_i_2 
       (.I0(max_count_9_fu_1748_p3__9[1]),
        .I1(\count_65_reg_2963_reg_n_5_[2] ),
        .I2(max_count_9_fu_1748_p3__9[2]),
        .I3(\count_65_reg_2963_reg_n_5_[1] ),
        .I4(max_count_9_fu_1748_p3__9[3]),
        .O(max_count_10_fu_1762_p3__9[1]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \max_count_11_reg_3052[1]_i_3 
       (.I0(zext_ln84_16_reg_2952[1]),
        .I1(max_count_8_reg_2947[1]),
        .I2(icmp_ln92_7_reg_2958),
        .O(max_count_9_fu_1748_p3__9[1]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \max_count_11_reg_3052[1]_i_4 
       (.I0(zext_ln84_16_reg_2952[2]),
        .I1(max_count_8_reg_2947[2]),
        .I2(icmp_ln92_7_reg_2958),
        .O(max_count_9_fu_1748_p3__9[2]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \max_count_11_reg_3052[1]_i_5 
       (.I0(max_count_8_reg_2947[3]),
        .I1(icmp_ln92_7_reg_2958),
        .O(max_count_9_fu_1748_p3__9[3]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \max_count_11_reg_3052[2]_i_1 
       (.I0(max_count_10_fu_1762_p3__9[2]),
        .I1(count_69_fu_1805_p3[2]),
        .I2(max_count_10_fu_1762_p3__9[3]),
        .O(max_count_11_fu_1823_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \max_count_11_reg_3052[2]_i_2 
       (.I0(\count_65_reg_2963_reg_n_5_[2] ),
        .I1(zext_ln84_16_reg_2952[2]),
        .I2(max_count_8_reg_2947[2]),
        .I3(icmp_ln92_7_reg_2958),
        .I4(\max_count_11_reg_3052[2]_i_4_n_5 ),
        .O(max_count_10_fu_1762_p3__9[2]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \max_count_11_reg_3052[2]_i_3 
       (.I0(icmp_ln92_7_reg_2958),
        .I1(max_count_8_reg_2947[3]),
        .I2(\max_count_11_reg_3052[2]_i_4_n_5 ),
        .O(max_count_10_fu_1762_p3__9[3]));
  LUT6 #(
    .INIT(64'h00000000B2BB22B2)) 
    \max_count_11_reg_3052[2]_i_4 
       (.I0(\count_65_reg_2963_reg_n_5_[2] ),
        .I1(max_count_9_fu_1748_p3__9[2]),
        .I2(\count_65_reg_2963_reg_n_5_[1] ),
        .I3(max_count_9_fu_1748_p3__9[1]),
        .I4(\max_count_11_reg_3052[2]_i_5_n_5 ),
        .I5(max_count_9_fu_1748_p3__9[3]),
        .O(\max_count_11_reg_3052[2]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h028A)) 
    \max_count_11_reg_3052[2]_i_5 
       (.I0(\count_65_reg_2963_reg_n_5_[0] ),
        .I1(icmp_ln92_7_reg_2958),
        .I2(max_count_8_reg_2947[0]),
        .I3(zext_ln84_16_reg_2952[0]),
        .O(\max_count_11_reg_3052[2]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \max_count_11_reg_3052[3]_i_1 
       (.I0(\max_count_11_reg_3052_reg[3]_0 ),
        .I1(ap_ce_reg),
        .I2(max_count_10_fu_1762_p3__9[3]),
        .O(\max_count_11_reg_3052[3]_i_1_n_5 ));
  FDRE \max_count_11_reg_3052_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_count_11_fu_1823_p3[0]),
        .Q(\max_count_11_reg_3052_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \max_count_11_reg_3052_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_count_11_fu_1823_p3[1]),
        .Q(\max_count_11_reg_3052_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \max_count_11_reg_3052_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_count_11_fu_1823_p3[2]),
        .Q(\max_count_11_reg_3052_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \max_count_11_reg_3052_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\max_count_11_reg_3052[3]_i_1_n_5 ),
        .Q(\max_count_11_reg_3052_reg[3]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCCCCACCCACCCAAAC)) 
    \max_count_15_reg_2984[0]_i_1 
       (.I0(count_89_fu_1492_p3[0]),
        .I1(count_110_fu_1480_p3),
        .I2(count_89_fu_1492_p3[2]),
        .I3(\max_count_15_reg_2984[1]_i_3_n_5 ),
        .I4(\icmp_ln92_13_reg_2995[0]_i_4_n_5 ),
        .I5(count_79_reg_2867[2]),
        .O(max_count_15_fu_1508_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \max_count_15_reg_2984[0]_i_2 
       (.I0(count_79_reg_2867[0]),
        .I1(icmp_ln90_62_reg_2872),
        .O(count_110_fu_1480_p3));
  LUT6 #(
    .INIT(64'h2A3C3C3CAA2A2A3C)) 
    \max_count_15_reg_2984[1]_i_1 
       (.I0(count_89_fu_1492_p3[1]),
        .I1(\max_count_15_reg_2984[1]_i_2_n_5 ),
        .I2(count_79_reg_2867[1]),
        .I3(count_89_fu_1492_p3[2]),
        .I4(\max_count_15_reg_2984[1]_i_3_n_5 ),
        .I5(count_79_reg_2867[2]),
        .O(max_count_15_fu_1508_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \max_count_15_reg_2984[1]_i_2 
       (.I0(icmp_ln90_62_reg_2872),
        .I1(count_79_reg_2867[0]),
        .O(\max_count_15_reg_2984[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h009F9F8787818100)) 
    \max_count_15_reg_2984[1]_i_3 
       (.I0(count_79_reg_2867[0]),
        .I1(icmp_ln90_62_reg_2872),
        .I2(count_79_reg_2867[1]),
        .I3(count_88_reg_2877[0]),
        .I4(icmp_ln90_68_reg_2883),
        .I5(count_88_reg_2877[1]),
        .O(\max_count_15_reg_2984[1]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA3FFFC000)) 
    \max_count_15_reg_2984[2]_i_1 
       (.I0(count_89_fu_1492_p3[2]),
        .I1(icmp_ln90_62_reg_2872),
        .I2(count_79_reg_2867[0]),
        .I3(count_79_reg_2867[1]),
        .I4(count_79_reg_2867[2]),
        .I5(\icmp_ln92_13_reg_2995[0]_i_3_n_5 ),
        .O(max_count_15_fu_1508_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \max_count_15_reg_2984[3]_i_1 
       (.I0(count_79_reg_2867[1]),
        .I1(count_79_reg_2867[0]),
        .I2(icmp_ln90_62_reg_2872),
        .I3(count_79_reg_2867[2]),
        .I4(\icmp_ln92_13_reg_2995[0]_i_3_n_5 ),
        .O(max_count_15_fu_1508_p3[3]));
  FDRE \max_count_15_reg_2984_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_count_15_fu_1508_p3[0]),
        .Q(max_count_15_reg_2984[0]),
        .R(1'b0));
  FDRE \max_count_15_reg_2984_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_count_15_fu_1508_p3[1]),
        .Q(max_count_15_reg_2984[1]),
        .R(1'b0));
  FDRE \max_count_15_reg_2984_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_count_15_fu_1508_p3[2]),
        .Q(max_count_15_reg_2984[2]),
        .R(1'b0));
  FDRE \max_count_15_reg_2984_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_count_15_fu_1508_p3[3]),
        .Q(max_count_15_reg_2984[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCCCCCCCCACAACCAC)) 
    \max_count_18_reg_3078[0]_i_1 
       (.I0(count_105_fu_1924_p3[0]),
        .I1(max_count_17_fu_1881_p3__9[0]),
        .I2(count_105_fu_1924_p3[2]),
        .I3(max_count_17_fu_1881_p3__9[2]),
        .I4(\max_count_18_reg_3078[0]_i_3_n_5 ),
        .I5(max_count_17_fu_1881_p3__9[3]),
        .O(max_count_18_fu_1942_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \max_count_18_reg_3078[0]_i_2 
       (.I0(\count_101_reg_3000_reg_n_5_[0] ),
        .I1(zext_ln84_27_reg_2989[0]),
        .I2(max_count_15_reg_2984[0]),
        .I3(icmp_ln92_13_reg_2995),
        .I4(\max_count_18_reg_3078[2]_i_4_n_5 ),
        .O(max_count_17_fu_1881_p3__9[0]));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \max_count_18_reg_3078[0]_i_3 
       (.I0(count_105_fu_1924_p3[0]),
        .I1(\max_count_18_reg_3078[2]_i_4_n_5 ),
        .I2(max_count_16_fu_1867_p3__9[0]),
        .I3(\count_101_reg_3000_reg_n_5_[0] ),
        .I4(max_count_17_fu_1881_p3__9[1]),
        .I5(count_105_fu_1924_p3[1]),
        .O(\max_count_18_reg_3078[0]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \max_count_18_reg_3078[0]_i_4 
       (.I0(zext_ln84_27_reg_2989[0]),
        .I1(max_count_15_reg_2984[0]),
        .I2(icmp_ln92_13_reg_2995),
        .O(max_count_16_fu_1867_p3__9[0]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'hAAAAEFA2)) 
    \max_count_18_reg_3078[1]_i_1 
       (.I0(max_count_17_fu_1881_p3__9[1]),
        .I1(count_105_fu_1924_p3[2]),
        .I2(max_count_17_fu_1881_p3__9[2]),
        .I3(count_105_fu_1924_p3[1]),
        .I4(max_count_17_fu_1881_p3__9[3]),
        .O(max_count_18_fu_1942_p3[1]));
  LUT5 #(
    .INIT(32'hAAAAEFA2)) 
    \max_count_18_reg_3078[1]_i_2 
       (.I0(max_count_16_fu_1867_p3__9[1]),
        .I1(\count_101_reg_3000_reg_n_5_[2] ),
        .I2(max_count_16_fu_1867_p3__9[2]),
        .I3(\count_101_reg_3000_reg_n_5_[1] ),
        .I4(max_count_16_fu_1867_p3__9[3]),
        .O(max_count_17_fu_1881_p3__9[1]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \max_count_18_reg_3078[1]_i_3 
       (.I0(zext_ln84_27_reg_2989[1]),
        .I1(max_count_15_reg_2984[1]),
        .I2(icmp_ln92_13_reg_2995),
        .O(max_count_16_fu_1867_p3__9[1]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \max_count_18_reg_3078[1]_i_4 
       (.I0(zext_ln84_27_reg_2989[2]),
        .I1(max_count_15_reg_2984[2]),
        .I2(icmp_ln92_13_reg_2995),
        .O(max_count_16_fu_1867_p3__9[2]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \max_count_18_reg_3078[1]_i_5 
       (.I0(max_count_15_reg_2984[3]),
        .I1(icmp_ln92_13_reg_2995),
        .O(max_count_16_fu_1867_p3__9[3]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \max_count_18_reg_3078[2]_i_1 
       (.I0(max_count_17_fu_1881_p3__9[2]),
        .I1(count_105_fu_1924_p3[2]),
        .I2(max_count_17_fu_1881_p3__9[3]),
        .O(max_count_18_fu_1942_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \max_count_18_reg_3078[2]_i_2 
       (.I0(\count_101_reg_3000_reg_n_5_[2] ),
        .I1(zext_ln84_27_reg_2989[2]),
        .I2(max_count_15_reg_2984[2]),
        .I3(icmp_ln92_13_reg_2995),
        .I4(\max_count_18_reg_3078[2]_i_4_n_5 ),
        .O(max_count_17_fu_1881_p3__9[2]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \max_count_18_reg_3078[2]_i_3 
       (.I0(icmp_ln92_13_reg_2995),
        .I1(max_count_15_reg_2984[3]),
        .I2(\max_count_18_reg_3078[2]_i_4_n_5 ),
        .O(max_count_17_fu_1881_p3__9[3]));
  LUT6 #(
    .INIT(64'h00000000B2BB22B2)) 
    \max_count_18_reg_3078[2]_i_4 
       (.I0(\count_101_reg_3000_reg_n_5_[2] ),
        .I1(max_count_16_fu_1867_p3__9[2]),
        .I2(\count_101_reg_3000_reg_n_5_[1] ),
        .I3(max_count_16_fu_1867_p3__9[1]),
        .I4(\max_count_18_reg_3078[2]_i_5_n_5 ),
        .I5(max_count_16_fu_1867_p3__9[3]),
        .O(\max_count_18_reg_3078[2]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h028A)) 
    \max_count_18_reg_3078[2]_i_5 
       (.I0(\count_101_reg_3000_reg_n_5_[0] ),
        .I1(icmp_ln92_13_reg_2995),
        .I2(max_count_15_reg_2984[0]),
        .I3(zext_ln84_27_reg_2989[0]),
        .O(\max_count_18_reg_3078[2]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \max_count_18_reg_3078[3]_i_1 
       (.I0(\max_count_18_reg_3078_reg[3]_0 ),
        .I1(ap_ce_reg),
        .I2(max_count_17_fu_1881_p3__9[3]),
        .O(\max_count_18_reg_3078[3]_i_1_n_5 ));
  FDRE \max_count_18_reg_3078_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_count_18_fu_1942_p3[0]),
        .Q(\max_count_18_reg_3078_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \max_count_18_reg_3078_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_count_18_fu_1942_p3[1]),
        .Q(\max_count_18_reg_3078_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \max_count_18_reg_3078_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_count_18_fu_1942_p3[2]),
        .Q(\max_count_18_reg_3078_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \max_count_18_reg_3078_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\max_count_18_reg_3078[3]_i_1_n_5 ),
        .Q(\max_count_18_reg_3078_reg[3]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCCCCACCCACCCAAAC)) 
    \max_count_1_reg_2910[0]_i_1 
       (.I0(count_17_fu_1176_p3[0]),
        .I1(count_108_fu_1164_p3),
        .I2(count_17_fu_1176_p3[2]),
        .I3(\max_count_1_reg_2910[1]_i_3_n_5 ),
        .I4(\icmp_ln92_1_reg_2921[0]_i_4_n_5 ),
        .I5(count_7_reg_2791[2]),
        .O(max_count_1_fu_1192_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \max_count_1_reg_2910[0]_i_2 
       (.I0(count_7_reg_2791[0]),
        .I1(icmp_ln90_6_reg_2796),
        .O(count_108_fu_1164_p3));
  LUT6 #(
    .INIT(64'h2A3C3C3CAA2A2A3C)) 
    \max_count_1_reg_2910[1]_i_1 
       (.I0(count_17_fu_1176_p3[1]),
        .I1(\max_count_1_reg_2910[1]_i_2_n_5 ),
        .I2(count_7_reg_2791[1]),
        .I3(count_17_fu_1176_p3[2]),
        .I4(\max_count_1_reg_2910[1]_i_3_n_5 ),
        .I5(count_7_reg_2791[2]),
        .O(max_count_1_fu_1192_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \max_count_1_reg_2910[1]_i_2 
       (.I0(icmp_ln90_6_reg_2796),
        .I1(count_7_reg_2791[0]),
        .O(\max_count_1_reg_2910[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h009F9F8787818100)) 
    \max_count_1_reg_2910[1]_i_3 
       (.I0(count_7_reg_2791[0]),
        .I1(icmp_ln90_6_reg_2796),
        .I2(count_7_reg_2791[1]),
        .I3(count_16_reg_2801[0]),
        .I4(icmp_ln90_12_reg_2807),
        .I5(count_16_reg_2801[1]),
        .O(\max_count_1_reg_2910[1]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA3FFFC000)) 
    \max_count_1_reg_2910[2]_i_1 
       (.I0(count_17_fu_1176_p3[2]),
        .I1(icmp_ln90_6_reg_2796),
        .I2(count_7_reg_2791[0]),
        .I3(count_7_reg_2791[1]),
        .I4(count_7_reg_2791[2]),
        .I5(\icmp_ln92_1_reg_2921[0]_i_3_n_5 ),
        .O(max_count_1_fu_1192_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \max_count_1_reg_2910[3]_i_1 
       (.I0(count_7_reg_2791[1]),
        .I1(count_7_reg_2791[0]),
        .I2(icmp_ln90_6_reg_2796),
        .I3(count_7_reg_2791[2]),
        .I4(\icmp_ln92_1_reg_2921[0]_i_3_n_5 ),
        .O(max_count_1_fu_1192_p3[3]));
  FDRE \max_count_1_reg_2910_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_count_1_fu_1192_p3[0]),
        .Q(max_count_1_reg_2910[0]),
        .R(1'b0));
  FDRE \max_count_1_reg_2910_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_count_1_fu_1192_p3[1]),
        .Q(max_count_1_reg_2910[1]),
        .R(1'b0));
  FDRE \max_count_1_reg_2910_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_count_1_fu_1192_p3[2]),
        .Q(max_count_1_reg_2910[2]),
        .R(1'b0));
  FDRE \max_count_1_reg_2910_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_count_1_fu_1192_p3[3]),
        .Q(max_count_1_reg_2910[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCCCCCCCCACAACCAC)) 
    \max_count_4_reg_3026[0]_i_1 
       (.I0(count_33_fu_1686_p3[0]),
        .I1(max_count_3_fu_1643_p3__9[0]),
        .I2(count_33_fu_1686_p3[2]),
        .I3(max_count_3_fu_1643_p3__9[2]),
        .I4(\max_count_4_reg_3026[0]_i_3_n_5 ),
        .I5(max_count_3_fu_1643_p3__9[3]),
        .O(max_count_4_fu_1704_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \max_count_4_reg_3026[0]_i_2 
       (.I0(\count_29_reg_2926_reg_n_5_[0] ),
        .I1(zext_ln84_5_reg_2915[0]),
        .I2(max_count_1_reg_2910[0]),
        .I3(icmp_ln92_1_reg_2921),
        .I4(\max_count_4_reg_3026[2]_i_4_n_5 ),
        .O(max_count_3_fu_1643_p3__9[0]));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \max_count_4_reg_3026[0]_i_3 
       (.I0(count_33_fu_1686_p3[0]),
        .I1(\max_count_4_reg_3026[2]_i_4_n_5 ),
        .I2(max_count_2_fu_1629_p3__9[0]),
        .I3(\count_29_reg_2926_reg_n_5_[0] ),
        .I4(max_count_3_fu_1643_p3__9[1]),
        .I5(count_33_fu_1686_p3[1]),
        .O(\max_count_4_reg_3026[0]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \max_count_4_reg_3026[0]_i_4 
       (.I0(zext_ln84_5_reg_2915[0]),
        .I1(max_count_1_reg_2910[0]),
        .I2(icmp_ln92_1_reg_2921),
        .O(max_count_2_fu_1629_p3__9[0]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'hAAAAEFA2)) 
    \max_count_4_reg_3026[1]_i_1 
       (.I0(max_count_3_fu_1643_p3__9[1]),
        .I1(count_33_fu_1686_p3[2]),
        .I2(max_count_3_fu_1643_p3__9[2]),
        .I3(count_33_fu_1686_p3[1]),
        .I4(max_count_3_fu_1643_p3__9[3]),
        .O(max_count_4_fu_1704_p3[1]));
  LUT5 #(
    .INIT(32'hAAAAEFA2)) 
    \max_count_4_reg_3026[1]_i_2 
       (.I0(max_count_2_fu_1629_p3__9[1]),
        .I1(\count_29_reg_2926_reg_n_5_[2] ),
        .I2(max_count_2_fu_1629_p3__9[2]),
        .I3(\count_29_reg_2926_reg_n_5_[1] ),
        .I4(max_count_2_fu_1629_p3__9[3]),
        .O(max_count_3_fu_1643_p3__9[1]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \max_count_4_reg_3026[1]_i_3 
       (.I0(zext_ln84_5_reg_2915[1]),
        .I1(max_count_1_reg_2910[1]),
        .I2(icmp_ln92_1_reg_2921),
        .O(max_count_2_fu_1629_p3__9[1]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \max_count_4_reg_3026[1]_i_4 
       (.I0(zext_ln84_5_reg_2915[2]),
        .I1(max_count_1_reg_2910[2]),
        .I2(icmp_ln92_1_reg_2921),
        .O(max_count_2_fu_1629_p3__9[2]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \max_count_4_reg_3026[1]_i_5 
       (.I0(max_count_1_reg_2910[3]),
        .I1(icmp_ln92_1_reg_2921),
        .O(max_count_2_fu_1629_p3__9[3]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \max_count_4_reg_3026[2]_i_1 
       (.I0(max_count_3_fu_1643_p3__9[2]),
        .I1(count_33_fu_1686_p3[2]),
        .I2(max_count_3_fu_1643_p3__9[3]),
        .O(max_count_4_fu_1704_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \max_count_4_reg_3026[2]_i_2 
       (.I0(\count_29_reg_2926_reg_n_5_[2] ),
        .I1(zext_ln84_5_reg_2915[2]),
        .I2(max_count_1_reg_2910[2]),
        .I3(icmp_ln92_1_reg_2921),
        .I4(\max_count_4_reg_3026[2]_i_4_n_5 ),
        .O(max_count_3_fu_1643_p3__9[2]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \max_count_4_reg_3026[2]_i_3 
       (.I0(icmp_ln92_1_reg_2921),
        .I1(max_count_1_reg_2910[3]),
        .I2(\max_count_4_reg_3026[2]_i_4_n_5 ),
        .O(max_count_3_fu_1643_p3__9[3]));
  LUT6 #(
    .INIT(64'h00000000B2BB22B2)) 
    \max_count_4_reg_3026[2]_i_4 
       (.I0(\count_29_reg_2926_reg_n_5_[2] ),
        .I1(max_count_2_fu_1629_p3__9[2]),
        .I2(\count_29_reg_2926_reg_n_5_[1] ),
        .I3(max_count_2_fu_1629_p3__9[1]),
        .I4(\max_count_4_reg_3026[2]_i_5_n_5 ),
        .I5(max_count_2_fu_1629_p3__9[3]),
        .O(\max_count_4_reg_3026[2]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h028A)) 
    \max_count_4_reg_3026[2]_i_5 
       (.I0(\count_29_reg_2926_reg_n_5_[0] ),
        .I1(icmp_ln92_1_reg_2921),
        .I2(max_count_1_reg_2910[0]),
        .I3(zext_ln84_5_reg_2915[0]),
        .O(\max_count_4_reg_3026[2]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'hE2)) 
    \max_count_4_reg_3026[3]_i_1 
       (.I0(\max_count_4_reg_3026_reg[3]_0 ),
        .I1(ap_ce_reg),
        .I2(max_count_3_fu_1643_p3__9[3]),
        .O(\max_count_4_reg_3026[3]_i_1_n_5 ));
  FDRE \max_count_4_reg_3026_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_count_4_fu_1704_p3[0]),
        .Q(\max_count_4_reg_3026_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \max_count_4_reg_3026_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_count_4_fu_1704_p3[1]),
        .Q(\max_count_4_reg_3026_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \max_count_4_reg_3026_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_count_4_fu_1704_p3[2]),
        .Q(\max_count_4_reg_3026_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \max_count_4_reg_3026_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\max_count_4_reg_3026[3]_i_1_n_5 ),
        .Q(\max_count_4_reg_3026_reg[3]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCCCCACCCACCCAAAC)) 
    \max_count_8_reg_2947[0]_i_1 
       (.I0(count_53_fu_1334_p3[0]),
        .I1(count_109_fu_1322_p3),
        .I2(count_53_fu_1334_p3[2]),
        .I3(\max_count_8_reg_2947[1]_i_3_n_5 ),
        .I4(\icmp_ln92_7_reg_2958[0]_i_4_n_5 ),
        .I5(count_43_reg_2829[2]),
        .O(max_count_8_fu_1350_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \max_count_8_reg_2947[0]_i_2 
       (.I0(count_43_reg_2829[0]),
        .I1(icmp_ln90_34_reg_2834),
        .O(count_109_fu_1322_p3));
  LUT6 #(
    .INIT(64'h2A3C3C3CAA2A2A3C)) 
    \max_count_8_reg_2947[1]_i_1 
       (.I0(count_53_fu_1334_p3[1]),
        .I1(\max_count_8_reg_2947[1]_i_2_n_5 ),
        .I2(count_43_reg_2829[1]),
        .I3(count_53_fu_1334_p3[2]),
        .I4(\max_count_8_reg_2947[1]_i_3_n_5 ),
        .I5(count_43_reg_2829[2]),
        .O(max_count_8_fu_1350_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \max_count_8_reg_2947[1]_i_2 
       (.I0(icmp_ln90_34_reg_2834),
        .I1(count_43_reg_2829[0]),
        .O(\max_count_8_reg_2947[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h009F9F8787818100)) 
    \max_count_8_reg_2947[1]_i_3 
       (.I0(count_43_reg_2829[0]),
        .I1(icmp_ln90_34_reg_2834),
        .I2(count_43_reg_2829[1]),
        .I3(count_52_reg_2839[0]),
        .I4(icmp_ln90_40_reg_2845),
        .I5(count_52_reg_2839[1]),
        .O(\max_count_8_reg_2947[1]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA3FFFC000)) 
    \max_count_8_reg_2947[2]_i_1 
       (.I0(count_53_fu_1334_p3[2]),
        .I1(icmp_ln90_34_reg_2834),
        .I2(count_43_reg_2829[0]),
        .I3(count_43_reg_2829[1]),
        .I4(count_43_reg_2829[2]),
        .I5(\icmp_ln92_7_reg_2958[0]_i_3_n_5 ),
        .O(max_count_8_fu_1350_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \max_count_8_reg_2947[3]_i_1 
       (.I0(count_43_reg_2829[1]),
        .I1(count_43_reg_2829[0]),
        .I2(icmp_ln90_34_reg_2834),
        .I3(count_43_reg_2829[2]),
        .I4(\icmp_ln92_7_reg_2958[0]_i_3_n_5 ),
        .O(max_count_8_fu_1350_p3[3]));
  FDRE \max_count_8_reg_2947_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_count_8_fu_1350_p3[0]),
        .Q(max_count_8_reg_2947[0]),
        .R(1'b0));
  FDRE \max_count_8_reg_2947_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_count_8_fu_1350_p3[1]),
        .Q(max_count_8_reg_2947[1]),
        .R(1'b0));
  FDRE \max_count_8_reg_2947_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_count_8_fu_1350_p3[2]),
        .Q(max_count_8_reg_2947[2]),
        .R(1'b0));
  FDRE \max_count_8_reg_2947_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_count_8_fu_1350_p3[3]),
        .Q(max_count_8_reg_2947[3]),
        .R(1'b0));
  FDRE \src_buf_0_0_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[0]),
        .Q(\src_buf_0_0_val_int_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \src_buf_0_0_val_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[10]),
        .Q(tmp_s_fu_276_p4[2]),
        .R(1'b0));
  FDRE \src_buf_0_0_val_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[11]),
        .Q(tmp_s_fu_276_p4[3]),
        .R(1'b0));
  FDRE \src_buf_0_0_val_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[12]),
        .Q(tmp_s_fu_276_p4[4]),
        .R(1'b0));
  FDRE \src_buf_0_0_val_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[13]),
        .Q(tmp_s_fu_276_p4[5]),
        .R(1'b0));
  FDRE \src_buf_0_0_val_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[14]),
        .Q(tmp_s_fu_276_p4[6]),
        .R(1'b0));
  FDRE \src_buf_0_0_val_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[15]),
        .Q(tmp_s_fu_276_p4[7]),
        .R(1'b0));
  FDRE \src_buf_0_0_val_int_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[16]),
        .Q(tmp_9_fu_498_p4[0]),
        .R(1'b0));
  FDRE \src_buf_0_0_val_int_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[17]),
        .Q(tmp_9_fu_498_p4[1]),
        .R(1'b0));
  FDRE \src_buf_0_0_val_int_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[18]),
        .Q(tmp_9_fu_498_p4[2]),
        .R(1'b0));
  FDRE \src_buf_0_0_val_int_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[19]),
        .Q(tmp_9_fu_498_p4[3]),
        .R(1'b0));
  FDRE \src_buf_0_0_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[1]),
        .Q(\src_buf_0_0_val_int_reg_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \src_buf_0_0_val_int_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[20]),
        .Q(tmp_9_fu_498_p4[4]),
        .R(1'b0));
  FDRE \src_buf_0_0_val_int_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[21]),
        .Q(tmp_9_fu_498_p4[5]),
        .R(1'b0));
  FDRE \src_buf_0_0_val_int_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[22]),
        .Q(tmp_9_fu_498_p4[6]),
        .R(1'b0));
  FDRE \src_buf_0_0_val_int_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[23]),
        .Q(tmp_9_fu_498_p4[7]),
        .R(1'b0));
  FDRE \src_buf_0_0_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[2]),
        .Q(\src_buf_0_0_val_int_reg_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \src_buf_0_0_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[3]),
        .Q(\src_buf_0_0_val_int_reg_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \src_buf_0_0_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[4]),
        .Q(\src_buf_0_0_val_int_reg_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \src_buf_0_0_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[5]),
        .Q(\src_buf_0_0_val_int_reg_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \src_buf_0_0_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[6]),
        .Q(\src_buf_0_0_val_int_reg_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \src_buf_0_0_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[7]),
        .Q(\src_buf_0_0_val_int_reg_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \src_buf_0_0_val_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[8]),
        .Q(tmp_s_fu_276_p4[0]),
        .R(1'b0));
  FDRE \src_buf_0_0_val_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[9]),
        .Q(tmp_s_fu_276_p4[1]),
        .R(1'b0));
  FDRE \src_buf_0_1_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_1_val_int_reg_reg[23]_0 [0]),
        .Q(\src_buf_0_1_val_int_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \src_buf_0_1_val_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_1_val_int_reg_reg[23]_0 [10]),
        .Q(tmp_1_fu_286_p4[2]),
        .R(1'b0));
  FDRE \src_buf_0_1_val_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_1_val_int_reg_reg[23]_0 [11]),
        .Q(tmp_1_fu_286_p4[3]),
        .R(1'b0));
  FDRE \src_buf_0_1_val_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_1_val_int_reg_reg[23]_0 [12]),
        .Q(tmp_1_fu_286_p4[4]),
        .R(1'b0));
  FDRE \src_buf_0_1_val_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_1_val_int_reg_reg[23]_0 [13]),
        .Q(tmp_1_fu_286_p4[5]),
        .R(1'b0));
  FDRE \src_buf_0_1_val_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_1_val_int_reg_reg[23]_0 [14]),
        .Q(tmp_1_fu_286_p4[6]),
        .R(1'b0));
  FDRE \src_buf_0_1_val_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_1_val_int_reg_reg[23]_0 [15]),
        .Q(tmp_1_fu_286_p4[7]),
        .R(1'b0));
  FDRE \src_buf_0_1_val_int_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_1_val_int_reg_reg[23]_0 [16]),
        .Q(tmp_10_fu_508_p4[0]),
        .R(1'b0));
  FDRE \src_buf_0_1_val_int_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_1_val_int_reg_reg[23]_0 [17]),
        .Q(tmp_10_fu_508_p4[1]),
        .R(1'b0));
  FDRE \src_buf_0_1_val_int_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_1_val_int_reg_reg[23]_0 [18]),
        .Q(tmp_10_fu_508_p4[2]),
        .R(1'b0));
  FDRE \src_buf_0_1_val_int_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_1_val_int_reg_reg[23]_0 [19]),
        .Q(tmp_10_fu_508_p4[3]),
        .R(1'b0));
  FDRE \src_buf_0_1_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_1_val_int_reg_reg[23]_0 [1]),
        .Q(\src_buf_0_1_val_int_reg_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \src_buf_0_1_val_int_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_1_val_int_reg_reg[23]_0 [20]),
        .Q(tmp_10_fu_508_p4[4]),
        .R(1'b0));
  FDRE \src_buf_0_1_val_int_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_1_val_int_reg_reg[23]_0 [21]),
        .Q(tmp_10_fu_508_p4[5]),
        .R(1'b0));
  FDRE \src_buf_0_1_val_int_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_1_val_int_reg_reg[23]_0 [22]),
        .Q(tmp_10_fu_508_p4[6]),
        .R(1'b0));
  FDRE \src_buf_0_1_val_int_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_1_val_int_reg_reg[23]_0 [23]),
        .Q(tmp_10_fu_508_p4[7]),
        .R(1'b0));
  FDRE \src_buf_0_1_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_1_val_int_reg_reg[23]_0 [2]),
        .Q(\src_buf_0_1_val_int_reg_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \src_buf_0_1_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_1_val_int_reg_reg[23]_0 [3]),
        .Q(\src_buf_0_1_val_int_reg_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \src_buf_0_1_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_1_val_int_reg_reg[23]_0 [4]),
        .Q(\src_buf_0_1_val_int_reg_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \src_buf_0_1_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_1_val_int_reg_reg[23]_0 [5]),
        .Q(\src_buf_0_1_val_int_reg_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \src_buf_0_1_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_1_val_int_reg_reg[23]_0 [6]),
        .Q(\src_buf_0_1_val_int_reg_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \src_buf_0_1_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_1_val_int_reg_reg[23]_0 [7]),
        .Q(\src_buf_0_1_val_int_reg_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \src_buf_0_1_val_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_1_val_int_reg_reg[23]_0 [8]),
        .Q(tmp_1_fu_286_p4[0]),
        .R(1'b0));
  FDRE \src_buf_0_1_val_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_1_val_int_reg_reg[23]_0 [9]),
        .Q(tmp_1_fu_286_p4[1]),
        .R(1'b0));
  FDRE \src_buf_0_2_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_2_val_int_reg_reg[23]_0 [0]),
        .Q(\src_buf_0_2_val_int_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \src_buf_0_2_val_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_2_val_int_reg_reg[23]_0 [10]),
        .Q(tmp_2_fu_296_p4[2]),
        .R(1'b0));
  FDRE \src_buf_0_2_val_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_2_val_int_reg_reg[23]_0 [11]),
        .Q(tmp_2_fu_296_p4[3]),
        .R(1'b0));
  FDRE \src_buf_0_2_val_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_2_val_int_reg_reg[23]_0 [12]),
        .Q(tmp_2_fu_296_p4[4]),
        .R(1'b0));
  FDRE \src_buf_0_2_val_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_2_val_int_reg_reg[23]_0 [13]),
        .Q(tmp_2_fu_296_p4[5]),
        .R(1'b0));
  FDRE \src_buf_0_2_val_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_2_val_int_reg_reg[23]_0 [14]),
        .Q(tmp_2_fu_296_p4[6]),
        .R(1'b0));
  FDRE \src_buf_0_2_val_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_2_val_int_reg_reg[23]_0 [15]),
        .Q(tmp_2_fu_296_p4[7]),
        .R(1'b0));
  FDRE \src_buf_0_2_val_int_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_2_val_int_reg_reg[23]_0 [16]),
        .Q(tmp_11_fu_518_p4[0]),
        .R(1'b0));
  FDRE \src_buf_0_2_val_int_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_2_val_int_reg_reg[23]_0 [17]),
        .Q(tmp_11_fu_518_p4[1]),
        .R(1'b0));
  FDRE \src_buf_0_2_val_int_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_2_val_int_reg_reg[23]_0 [18]),
        .Q(tmp_11_fu_518_p4[2]),
        .R(1'b0));
  FDRE \src_buf_0_2_val_int_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_2_val_int_reg_reg[23]_0 [19]),
        .Q(tmp_11_fu_518_p4[3]),
        .R(1'b0));
  FDRE \src_buf_0_2_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_2_val_int_reg_reg[23]_0 [1]),
        .Q(\src_buf_0_2_val_int_reg_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \src_buf_0_2_val_int_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_2_val_int_reg_reg[23]_0 [20]),
        .Q(tmp_11_fu_518_p4[4]),
        .R(1'b0));
  FDRE \src_buf_0_2_val_int_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_2_val_int_reg_reg[23]_0 [21]),
        .Q(tmp_11_fu_518_p4[5]),
        .R(1'b0));
  FDRE \src_buf_0_2_val_int_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_2_val_int_reg_reg[23]_0 [22]),
        .Q(tmp_11_fu_518_p4[6]),
        .R(1'b0));
  FDRE \src_buf_0_2_val_int_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_2_val_int_reg_reg[23]_0 [23]),
        .Q(tmp_11_fu_518_p4[7]),
        .R(1'b0));
  FDRE \src_buf_0_2_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_2_val_int_reg_reg[23]_0 [2]),
        .Q(\src_buf_0_2_val_int_reg_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \src_buf_0_2_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_2_val_int_reg_reg[23]_0 [3]),
        .Q(\src_buf_0_2_val_int_reg_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \src_buf_0_2_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_2_val_int_reg_reg[23]_0 [4]),
        .Q(\src_buf_0_2_val_int_reg_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \src_buf_0_2_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_2_val_int_reg_reg[23]_0 [5]),
        .Q(\src_buf_0_2_val_int_reg_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \src_buf_0_2_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_2_val_int_reg_reg[23]_0 [6]),
        .Q(\src_buf_0_2_val_int_reg_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \src_buf_0_2_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_2_val_int_reg_reg[23]_0 [7]),
        .Q(\src_buf_0_2_val_int_reg_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \src_buf_0_2_val_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_2_val_int_reg_reg[23]_0 [8]),
        .Q(tmp_2_fu_296_p4[0]),
        .R(1'b0));
  FDRE \src_buf_0_2_val_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_2_val_int_reg_reg[23]_0 [9]),
        .Q(tmp_2_fu_296_p4[1]),
        .R(1'b0));
  FDRE \src_buf_1_0_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_0_val_int_reg_reg[23]_0 [0]),
        .Q(\src_buf_1_0_val_int_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \src_buf_1_0_val_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_0_val_int_reg_reg[23]_0 [10]),
        .Q(tmp_3_fu_306_p4[2]),
        .R(1'b0));
  FDRE \src_buf_1_0_val_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_0_val_int_reg_reg[23]_0 [11]),
        .Q(tmp_3_fu_306_p4[3]),
        .R(1'b0));
  FDRE \src_buf_1_0_val_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_0_val_int_reg_reg[23]_0 [12]),
        .Q(tmp_3_fu_306_p4[4]),
        .R(1'b0));
  FDRE \src_buf_1_0_val_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_0_val_int_reg_reg[23]_0 [13]),
        .Q(tmp_3_fu_306_p4[5]),
        .R(1'b0));
  FDRE \src_buf_1_0_val_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_0_val_int_reg_reg[23]_0 [14]),
        .Q(tmp_3_fu_306_p4[6]),
        .R(1'b0));
  FDRE \src_buf_1_0_val_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_0_val_int_reg_reg[23]_0 [15]),
        .Q(tmp_3_fu_306_p4[7]),
        .R(1'b0));
  FDRE \src_buf_1_0_val_int_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_0_val_int_reg_reg[23]_0 [16]),
        .Q(tmp_12_fu_528_p4[0]),
        .R(1'b0));
  FDRE \src_buf_1_0_val_int_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_0_val_int_reg_reg[23]_0 [17]),
        .Q(tmp_12_fu_528_p4[1]),
        .R(1'b0));
  FDRE \src_buf_1_0_val_int_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_0_val_int_reg_reg[23]_0 [18]),
        .Q(tmp_12_fu_528_p4[2]),
        .R(1'b0));
  FDRE \src_buf_1_0_val_int_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_0_val_int_reg_reg[23]_0 [19]),
        .Q(tmp_12_fu_528_p4[3]),
        .R(1'b0));
  FDRE \src_buf_1_0_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_0_val_int_reg_reg[23]_0 [1]),
        .Q(\src_buf_1_0_val_int_reg_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \src_buf_1_0_val_int_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_0_val_int_reg_reg[23]_0 [20]),
        .Q(tmp_12_fu_528_p4[4]),
        .R(1'b0));
  FDRE \src_buf_1_0_val_int_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_0_val_int_reg_reg[23]_0 [21]),
        .Q(tmp_12_fu_528_p4[5]),
        .R(1'b0));
  FDRE \src_buf_1_0_val_int_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_0_val_int_reg_reg[23]_0 [22]),
        .Q(tmp_12_fu_528_p4[6]),
        .R(1'b0));
  FDRE \src_buf_1_0_val_int_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_0_val_int_reg_reg[23]_0 [23]),
        .Q(tmp_12_fu_528_p4[7]),
        .R(1'b0));
  FDRE \src_buf_1_0_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_0_val_int_reg_reg[23]_0 [2]),
        .Q(\src_buf_1_0_val_int_reg_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \src_buf_1_0_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_0_val_int_reg_reg[23]_0 [3]),
        .Q(\src_buf_1_0_val_int_reg_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \src_buf_1_0_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_0_val_int_reg_reg[23]_0 [4]),
        .Q(\src_buf_1_0_val_int_reg_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \src_buf_1_0_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_0_val_int_reg_reg[23]_0 [5]),
        .Q(\src_buf_1_0_val_int_reg_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \src_buf_1_0_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_0_val_int_reg_reg[23]_0 [6]),
        .Q(\src_buf_1_0_val_int_reg_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \src_buf_1_0_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_0_val_int_reg_reg[23]_0 [7]),
        .Q(\src_buf_1_0_val_int_reg_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \src_buf_1_0_val_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_0_val_int_reg_reg[23]_0 [8]),
        .Q(tmp_3_fu_306_p4[0]),
        .R(1'b0));
  FDRE \src_buf_1_0_val_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_0_val_int_reg_reg[23]_0 [9]),
        .Q(tmp_3_fu_306_p4[1]),
        .R(1'b0));
  FDRE \src_buf_1_1_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_1_val_int_reg_reg[23]_0 [0]),
        .Q(\src_buf_1_1_val_int_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \src_buf_1_1_val_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_1_val_int_reg_reg[23]_0 [10]),
        .Q(tmp_4_fu_316_p4[2]),
        .R(1'b0));
  FDRE \src_buf_1_1_val_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_1_val_int_reg_reg[23]_0 [11]),
        .Q(tmp_4_fu_316_p4[3]),
        .R(1'b0));
  FDRE \src_buf_1_1_val_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_1_val_int_reg_reg[23]_0 [12]),
        .Q(tmp_4_fu_316_p4[4]),
        .R(1'b0));
  FDRE \src_buf_1_1_val_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_1_val_int_reg_reg[23]_0 [13]),
        .Q(tmp_4_fu_316_p4[5]),
        .R(1'b0));
  FDRE \src_buf_1_1_val_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_1_val_int_reg_reg[23]_0 [14]),
        .Q(tmp_4_fu_316_p4[6]),
        .R(1'b0));
  FDRE \src_buf_1_1_val_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_1_val_int_reg_reg[23]_0 [15]),
        .Q(tmp_4_fu_316_p4[7]),
        .R(1'b0));
  FDRE \src_buf_1_1_val_int_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_1_val_int_reg_reg[23]_0 [16]),
        .Q(tmp_13_fu_538_p4[0]),
        .R(1'b0));
  FDRE \src_buf_1_1_val_int_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_1_val_int_reg_reg[23]_0 [17]),
        .Q(tmp_13_fu_538_p4[1]),
        .R(1'b0));
  FDRE \src_buf_1_1_val_int_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_1_val_int_reg_reg[23]_0 [18]),
        .Q(tmp_13_fu_538_p4[2]),
        .R(1'b0));
  FDRE \src_buf_1_1_val_int_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_1_val_int_reg_reg[23]_0 [19]),
        .Q(tmp_13_fu_538_p4[3]),
        .R(1'b0));
  FDRE \src_buf_1_1_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_1_val_int_reg_reg[23]_0 [1]),
        .Q(\src_buf_1_1_val_int_reg_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \src_buf_1_1_val_int_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_1_val_int_reg_reg[23]_0 [20]),
        .Q(tmp_13_fu_538_p4[4]),
        .R(1'b0));
  FDRE \src_buf_1_1_val_int_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_1_val_int_reg_reg[23]_0 [21]),
        .Q(tmp_13_fu_538_p4[5]),
        .R(1'b0));
  FDRE \src_buf_1_1_val_int_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_1_val_int_reg_reg[23]_0 [22]),
        .Q(tmp_13_fu_538_p4[6]),
        .R(1'b0));
  FDRE \src_buf_1_1_val_int_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_1_val_int_reg_reg[23]_0 [23]),
        .Q(tmp_13_fu_538_p4[7]),
        .R(1'b0));
  FDRE \src_buf_1_1_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_1_val_int_reg_reg[23]_0 [2]),
        .Q(\src_buf_1_1_val_int_reg_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \src_buf_1_1_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_1_val_int_reg_reg[23]_0 [3]),
        .Q(\src_buf_1_1_val_int_reg_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \src_buf_1_1_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_1_val_int_reg_reg[23]_0 [4]),
        .Q(\src_buf_1_1_val_int_reg_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \src_buf_1_1_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_1_val_int_reg_reg[23]_0 [5]),
        .Q(\src_buf_1_1_val_int_reg_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \src_buf_1_1_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_1_val_int_reg_reg[23]_0 [6]),
        .Q(\src_buf_1_1_val_int_reg_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \src_buf_1_1_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_1_val_int_reg_reg[23]_0 [7]),
        .Q(\src_buf_1_1_val_int_reg_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \src_buf_1_1_val_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_1_val_int_reg_reg[23]_0 [8]),
        .Q(tmp_4_fu_316_p4[0]),
        .R(1'b0));
  FDRE \src_buf_1_1_val_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_1_val_int_reg_reg[23]_0 [9]),
        .Q(tmp_4_fu_316_p4[1]),
        .R(1'b0));
  FDRE \src_buf_1_2_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_2_val_int_reg_reg[23]_0 [0]),
        .Q(\src_buf_1_2_val_int_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \src_buf_1_2_val_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_2_val_int_reg_reg[23]_0 [10]),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE \src_buf_1_2_val_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_2_val_int_reg_reg[23]_0 [11]),
        .Q(p_0_in[3]),
        .R(1'b0));
  FDRE \src_buf_1_2_val_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_2_val_int_reg_reg[23]_0 [12]),
        .Q(p_0_in[4]),
        .R(1'b0));
  FDRE \src_buf_1_2_val_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_2_val_int_reg_reg[23]_0 [13]),
        .Q(p_0_in[5]),
        .R(1'b0));
  FDRE \src_buf_1_2_val_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_2_val_int_reg_reg[23]_0 [14]),
        .Q(p_0_in[6]),
        .R(1'b0));
  FDRE \src_buf_1_2_val_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_2_val_int_reg_reg[23]_0 [15]),
        .Q(p_0_in[7]),
        .R(1'b0));
  FDRE \src_buf_1_2_val_int_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_2_val_int_reg_reg[23]_0 [16]),
        .Q(\src_buf_1_2_val_int_reg_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \src_buf_1_2_val_int_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_2_val_int_reg_reg[23]_0 [17]),
        .Q(\src_buf_1_2_val_int_reg_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \src_buf_1_2_val_int_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_2_val_int_reg_reg[23]_0 [18]),
        .Q(\src_buf_1_2_val_int_reg_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \src_buf_1_2_val_int_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_2_val_int_reg_reg[23]_0 [19]),
        .Q(\src_buf_1_2_val_int_reg_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \src_buf_1_2_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_2_val_int_reg_reg[23]_0 [1]),
        .Q(\src_buf_1_2_val_int_reg_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \src_buf_1_2_val_int_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_2_val_int_reg_reg[23]_0 [20]),
        .Q(\src_buf_1_2_val_int_reg_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \src_buf_1_2_val_int_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_2_val_int_reg_reg[23]_0 [21]),
        .Q(\src_buf_1_2_val_int_reg_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \src_buf_1_2_val_int_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_2_val_int_reg_reg[23]_0 [22]),
        .Q(\src_buf_1_2_val_int_reg_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \src_buf_1_2_val_int_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_2_val_int_reg_reg[23]_0 [23]),
        .Q(\src_buf_1_2_val_int_reg_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \src_buf_1_2_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_2_val_int_reg_reg[23]_0 [2]),
        .Q(\src_buf_1_2_val_int_reg_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \src_buf_1_2_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_2_val_int_reg_reg[23]_0 [3]),
        .Q(\src_buf_1_2_val_int_reg_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \src_buf_1_2_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_2_val_int_reg_reg[23]_0 [4]),
        .Q(\src_buf_1_2_val_int_reg_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \src_buf_1_2_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_2_val_int_reg_reg[23]_0 [5]),
        .Q(\src_buf_1_2_val_int_reg_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \src_buf_1_2_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_2_val_int_reg_reg[23]_0 [6]),
        .Q(\src_buf_1_2_val_int_reg_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \src_buf_1_2_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_2_val_int_reg_reg[23]_0 [7]),
        .Q(\src_buf_1_2_val_int_reg_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \src_buf_1_2_val_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_2_val_int_reg_reg[23]_0 [8]),
        .Q(p_0_in[0]),
        .R(1'b0));
  FDRE \src_buf_1_2_val_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_2_val_int_reg_reg[23]_0 [9]),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE \src_buf_2_0_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_0_val_int_reg_reg[23]_0 [0]),
        .Q(\src_buf_2_0_val_int_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \src_buf_2_0_val_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_0_val_int_reg_reg[23]_0 [10]),
        .Q(\src_buf_2_0_val_int_reg_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \src_buf_2_0_val_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_0_val_int_reg_reg[23]_0 [11]),
        .Q(\src_buf_2_0_val_int_reg_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \src_buf_2_0_val_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_0_val_int_reg_reg[23]_0 [12]),
        .Q(\src_buf_2_0_val_int_reg_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \src_buf_2_0_val_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_0_val_int_reg_reg[23]_0 [13]),
        .Q(\src_buf_2_0_val_int_reg_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \src_buf_2_0_val_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_0_val_int_reg_reg[23]_0 [14]),
        .Q(\src_buf_2_0_val_int_reg_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \src_buf_2_0_val_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_0_val_int_reg_reg[23]_0 [15]),
        .Q(\src_buf_2_0_val_int_reg_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \src_buf_2_0_val_int_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_0_val_int_reg_reg[23]_0 [16]),
        .Q(\src_buf_2_0_val_int_reg_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \src_buf_2_0_val_int_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_0_val_int_reg_reg[23]_0 [17]),
        .Q(\src_buf_2_0_val_int_reg_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \src_buf_2_0_val_int_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_0_val_int_reg_reg[23]_0 [18]),
        .Q(\src_buf_2_0_val_int_reg_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \src_buf_2_0_val_int_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_0_val_int_reg_reg[23]_0 [19]),
        .Q(\src_buf_2_0_val_int_reg_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \src_buf_2_0_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_0_val_int_reg_reg[23]_0 [1]),
        .Q(\src_buf_2_0_val_int_reg_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \src_buf_2_0_val_int_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_0_val_int_reg_reg[23]_0 [20]),
        .Q(\src_buf_2_0_val_int_reg_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \src_buf_2_0_val_int_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_0_val_int_reg_reg[23]_0 [21]),
        .Q(\src_buf_2_0_val_int_reg_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \src_buf_2_0_val_int_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_0_val_int_reg_reg[23]_0 [22]),
        .Q(\src_buf_2_0_val_int_reg_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \src_buf_2_0_val_int_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_0_val_int_reg_reg[23]_0 [23]),
        .Q(\src_buf_2_0_val_int_reg_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \src_buf_2_0_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_0_val_int_reg_reg[23]_0 [2]),
        .Q(\src_buf_2_0_val_int_reg_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \src_buf_2_0_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_0_val_int_reg_reg[23]_0 [3]),
        .Q(\src_buf_2_0_val_int_reg_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \src_buf_2_0_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_0_val_int_reg_reg[23]_0 [4]),
        .Q(\src_buf_2_0_val_int_reg_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \src_buf_2_0_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_0_val_int_reg_reg[23]_0 [5]),
        .Q(\src_buf_2_0_val_int_reg_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \src_buf_2_0_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_0_val_int_reg_reg[23]_0 [6]),
        .Q(\src_buf_2_0_val_int_reg_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \src_buf_2_0_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_0_val_int_reg_reg[23]_0 [7]),
        .Q(\src_buf_2_0_val_int_reg_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \src_buf_2_0_val_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_0_val_int_reg_reg[23]_0 [8]),
        .Q(\src_buf_2_0_val_int_reg_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \src_buf_2_0_val_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_0_val_int_reg_reg[23]_0 [9]),
        .Q(\src_buf_2_0_val_int_reg_reg_n_5_[9] ),
        .R(1'b0));
  FDRE \src_buf_2_1_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_1_val_int_reg_reg[23]_0 [0]),
        .Q(\src_buf_2_1_val_int_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \src_buf_2_1_val_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_1_val_int_reg_reg[23]_0 [10]),
        .Q(\src_buf_2_1_val_int_reg_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \src_buf_2_1_val_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_1_val_int_reg_reg[23]_0 [11]),
        .Q(\src_buf_2_1_val_int_reg_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \src_buf_2_1_val_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_1_val_int_reg_reg[23]_0 [12]),
        .Q(\src_buf_2_1_val_int_reg_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \src_buf_2_1_val_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_1_val_int_reg_reg[23]_0 [13]),
        .Q(\src_buf_2_1_val_int_reg_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \src_buf_2_1_val_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_1_val_int_reg_reg[23]_0 [14]),
        .Q(\src_buf_2_1_val_int_reg_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \src_buf_2_1_val_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_1_val_int_reg_reg[23]_0 [15]),
        .Q(\src_buf_2_1_val_int_reg_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \src_buf_2_1_val_int_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_1_val_int_reg_reg[23]_0 [16]),
        .Q(\src_buf_2_1_val_int_reg_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \src_buf_2_1_val_int_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_1_val_int_reg_reg[23]_0 [17]),
        .Q(\src_buf_2_1_val_int_reg_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \src_buf_2_1_val_int_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_1_val_int_reg_reg[23]_0 [18]),
        .Q(\src_buf_2_1_val_int_reg_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \src_buf_2_1_val_int_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_1_val_int_reg_reg[23]_0 [19]),
        .Q(\src_buf_2_1_val_int_reg_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \src_buf_2_1_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_1_val_int_reg_reg[23]_0 [1]),
        .Q(\src_buf_2_1_val_int_reg_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \src_buf_2_1_val_int_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_1_val_int_reg_reg[23]_0 [20]),
        .Q(\src_buf_2_1_val_int_reg_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \src_buf_2_1_val_int_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_1_val_int_reg_reg[23]_0 [21]),
        .Q(\src_buf_2_1_val_int_reg_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \src_buf_2_1_val_int_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_1_val_int_reg_reg[23]_0 [22]),
        .Q(\src_buf_2_1_val_int_reg_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \src_buf_2_1_val_int_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_1_val_int_reg_reg[23]_0 [23]),
        .Q(\src_buf_2_1_val_int_reg_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \src_buf_2_1_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_1_val_int_reg_reg[23]_0 [2]),
        .Q(\src_buf_2_1_val_int_reg_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \src_buf_2_1_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_1_val_int_reg_reg[23]_0 [3]),
        .Q(\src_buf_2_1_val_int_reg_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \src_buf_2_1_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_1_val_int_reg_reg[23]_0 [4]),
        .Q(\src_buf_2_1_val_int_reg_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \src_buf_2_1_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_1_val_int_reg_reg[23]_0 [5]),
        .Q(\src_buf_2_1_val_int_reg_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \src_buf_2_1_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_1_val_int_reg_reg[23]_0 [6]),
        .Q(\src_buf_2_1_val_int_reg_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \src_buf_2_1_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_1_val_int_reg_reg[23]_0 [7]),
        .Q(\src_buf_2_1_val_int_reg_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \src_buf_2_1_val_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_1_val_int_reg_reg[23]_0 [8]),
        .Q(\src_buf_2_1_val_int_reg_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \src_buf_2_1_val_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_1_val_int_reg_reg[23]_0 [9]),
        .Q(\src_buf_2_1_val_int_reg_reg_n_5_[9] ),
        .R(1'b0));
  FDRE \src_buf_2_2_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_2_val_int_reg_reg[23]_0 [0]),
        .Q(\src_buf_2_2_val_int_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \src_buf_2_2_val_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_2_val_int_reg_reg[23]_0 [10]),
        .Q(\src_buf_2_2_val_int_reg_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \src_buf_2_2_val_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_2_val_int_reg_reg[23]_0 [11]),
        .Q(\src_buf_2_2_val_int_reg_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \src_buf_2_2_val_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_2_val_int_reg_reg[23]_0 [12]),
        .Q(\src_buf_2_2_val_int_reg_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \src_buf_2_2_val_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_2_val_int_reg_reg[23]_0 [13]),
        .Q(\src_buf_2_2_val_int_reg_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \src_buf_2_2_val_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_2_val_int_reg_reg[23]_0 [14]),
        .Q(\src_buf_2_2_val_int_reg_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \src_buf_2_2_val_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_2_val_int_reg_reg[23]_0 [15]),
        .Q(\src_buf_2_2_val_int_reg_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \src_buf_2_2_val_int_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_2_val_int_reg_reg[23]_0 [16]),
        .Q(\src_buf_2_2_val_int_reg_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \src_buf_2_2_val_int_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_2_val_int_reg_reg[23]_0 [17]),
        .Q(\src_buf_2_2_val_int_reg_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \src_buf_2_2_val_int_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_2_val_int_reg_reg[23]_0 [18]),
        .Q(\src_buf_2_2_val_int_reg_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \src_buf_2_2_val_int_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_2_val_int_reg_reg[23]_0 [19]),
        .Q(\src_buf_2_2_val_int_reg_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \src_buf_2_2_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_2_val_int_reg_reg[23]_0 [1]),
        .Q(\src_buf_2_2_val_int_reg_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \src_buf_2_2_val_int_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_2_val_int_reg_reg[23]_0 [20]),
        .Q(\src_buf_2_2_val_int_reg_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \src_buf_2_2_val_int_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_2_val_int_reg_reg[23]_0 [21]),
        .Q(\src_buf_2_2_val_int_reg_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \src_buf_2_2_val_int_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_2_val_int_reg_reg[23]_0 [22]),
        .Q(\src_buf_2_2_val_int_reg_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \src_buf_2_2_val_int_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_2_val_int_reg_reg[23]_0 [23]),
        .Q(\src_buf_2_2_val_int_reg_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \src_buf_2_2_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_2_val_int_reg_reg[23]_0 [2]),
        .Q(\src_buf_2_2_val_int_reg_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \src_buf_2_2_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_2_val_int_reg_reg[23]_0 [3]),
        .Q(\src_buf_2_2_val_int_reg_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \src_buf_2_2_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_2_val_int_reg_reg[23]_0 [4]),
        .Q(\src_buf_2_2_val_int_reg_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \src_buf_2_2_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_2_val_int_reg_reg[23]_0 [5]),
        .Q(\src_buf_2_2_val_int_reg_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \src_buf_2_2_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_2_val_int_reg_reg[23]_0 [6]),
        .Q(\src_buf_2_2_val_int_reg_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \src_buf_2_2_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_2_val_int_reg_reg[23]_0 [7]),
        .Q(\src_buf_2_2_val_int_reg_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \src_buf_2_2_val_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_2_val_int_reg_reg[23]_0 [8]),
        .Q(\src_buf_2_2_val_int_reg_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \src_buf_2_2_val_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_2_val_int_reg_reg[23]_0 [9]),
        .Q(\src_buf_2_2_val_int_reg_reg_n_5_[9] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_10_reg_2691_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_10_reg_2691_pp0_iter3_reg_reg[0]_srl3 " *) 
  SRL16E \tmp_10_reg_2691_pp0_iter3_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_10_reg_2691[0]),
        .Q(\tmp_10_reg_2691_pp0_iter3_reg_reg[0]_srl3_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_10_reg_2691_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_10_reg_2691_pp0_iter3_reg_reg[1]_srl3 " *) 
  SRL16E \tmp_10_reg_2691_pp0_iter3_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_10_reg_2691[1]),
        .Q(\tmp_10_reg_2691_pp0_iter3_reg_reg[1]_srl3_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_10_reg_2691_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_10_reg_2691_pp0_iter3_reg_reg[2]_srl3 " *) 
  SRL16E \tmp_10_reg_2691_pp0_iter3_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_10_reg_2691[2]),
        .Q(\tmp_10_reg_2691_pp0_iter3_reg_reg[2]_srl3_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_10_reg_2691_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_10_reg_2691_pp0_iter3_reg_reg[3]_srl3 " *) 
  SRL16E \tmp_10_reg_2691_pp0_iter3_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_10_reg_2691[3]),
        .Q(\tmp_10_reg_2691_pp0_iter3_reg_reg[3]_srl3_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_10_reg_2691_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_10_reg_2691_pp0_iter3_reg_reg[4]_srl3 " *) 
  SRL16E \tmp_10_reg_2691_pp0_iter3_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_10_reg_2691[4]),
        .Q(\tmp_10_reg_2691_pp0_iter3_reg_reg[4]_srl3_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_10_reg_2691_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_10_reg_2691_pp0_iter3_reg_reg[5]_srl3 " *) 
  SRL16E \tmp_10_reg_2691_pp0_iter3_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_10_reg_2691[5]),
        .Q(\tmp_10_reg_2691_pp0_iter3_reg_reg[5]_srl3_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_10_reg_2691_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_10_reg_2691_pp0_iter3_reg_reg[6]_srl3 " *) 
  SRL16E \tmp_10_reg_2691_pp0_iter3_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_10_reg_2691[6]),
        .Q(\tmp_10_reg_2691_pp0_iter3_reg_reg[6]_srl3_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_10_reg_2691_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_10_reg_2691_pp0_iter3_reg_reg[7]_srl3 " *) 
  SRL16E \tmp_10_reg_2691_pp0_iter3_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_10_reg_2691[7]),
        .Q(\tmp_10_reg_2691_pp0_iter3_reg_reg[7]_srl3_n_5 ));
  FDRE \tmp_10_reg_2691_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_10_reg_2691_pp0_iter3_reg_reg[0]_srl3_n_5 ),
        .Q(tmp_10_reg_2691_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \tmp_10_reg_2691_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_10_reg_2691_pp0_iter3_reg_reg[1]_srl3_n_5 ),
        .Q(tmp_10_reg_2691_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \tmp_10_reg_2691_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_10_reg_2691_pp0_iter3_reg_reg[2]_srl3_n_5 ),
        .Q(tmp_10_reg_2691_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \tmp_10_reg_2691_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_10_reg_2691_pp0_iter3_reg_reg[3]_srl3_n_5 ),
        .Q(tmp_10_reg_2691_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \tmp_10_reg_2691_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_10_reg_2691_pp0_iter3_reg_reg[4]_srl3_n_5 ),
        .Q(tmp_10_reg_2691_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \tmp_10_reg_2691_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_10_reg_2691_pp0_iter3_reg_reg[5]_srl3_n_5 ),
        .Q(tmp_10_reg_2691_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \tmp_10_reg_2691_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_10_reg_2691_pp0_iter3_reg_reg[6]_srl3_n_5 ),
        .Q(tmp_10_reg_2691_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \tmp_10_reg_2691_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_10_reg_2691_pp0_iter3_reg_reg[7]_srl3_n_5 ),
        .Q(tmp_10_reg_2691_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \tmp_10_reg_2691_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_10_fu_508_p4[0]),
        .Q(tmp_10_reg_2691[0]),
        .R(1'b0));
  FDRE \tmp_10_reg_2691_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_10_fu_508_p4[1]),
        .Q(tmp_10_reg_2691[1]),
        .R(1'b0));
  FDRE \tmp_10_reg_2691_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_10_fu_508_p4[2]),
        .Q(tmp_10_reg_2691[2]),
        .R(1'b0));
  FDRE \tmp_10_reg_2691_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_10_fu_508_p4[3]),
        .Q(tmp_10_reg_2691[3]),
        .R(1'b0));
  FDRE \tmp_10_reg_2691_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_10_fu_508_p4[4]),
        .Q(tmp_10_reg_2691[4]),
        .R(1'b0));
  FDRE \tmp_10_reg_2691_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_10_fu_508_p4[5]),
        .Q(tmp_10_reg_2691[5]),
        .R(1'b0));
  FDRE \tmp_10_reg_2691_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_10_fu_508_p4[6]),
        .Q(tmp_10_reg_2691[6]),
        .R(1'b0));
  FDRE \tmp_10_reg_2691_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_10_fu_508_p4[7]),
        .Q(tmp_10_reg_2691[7]),
        .R(1'b0));
  FDRE \tmp_11_reg_2699_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_11_reg_2699[0]),
        .Q(tmp_11_reg_2699_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \tmp_11_reg_2699_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_11_reg_2699[1]),
        .Q(tmp_11_reg_2699_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \tmp_11_reg_2699_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_11_reg_2699[2]),
        .Q(tmp_11_reg_2699_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \tmp_11_reg_2699_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_11_reg_2699[3]),
        .Q(tmp_11_reg_2699_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \tmp_11_reg_2699_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_11_reg_2699[4]),
        .Q(tmp_11_reg_2699_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \tmp_11_reg_2699_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_11_reg_2699[5]),
        .Q(tmp_11_reg_2699_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \tmp_11_reg_2699_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_11_reg_2699[6]),
        .Q(tmp_11_reg_2699_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \tmp_11_reg_2699_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_11_reg_2699[7]),
        .Q(tmp_11_reg_2699_pp0_iter1_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_11_reg_2699_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_11_reg_2699_pp0_iter3_reg_reg[0]_srl2 " *) 
  SRL16E \tmp_11_reg_2699_pp0_iter3_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_11_reg_2699_pp0_iter1_reg[0]),
        .Q(\tmp_11_reg_2699_pp0_iter3_reg_reg[0]_srl2_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_11_reg_2699_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_11_reg_2699_pp0_iter3_reg_reg[1]_srl2 " *) 
  SRL16E \tmp_11_reg_2699_pp0_iter3_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_11_reg_2699_pp0_iter1_reg[1]),
        .Q(\tmp_11_reg_2699_pp0_iter3_reg_reg[1]_srl2_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_11_reg_2699_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_11_reg_2699_pp0_iter3_reg_reg[2]_srl2 " *) 
  SRL16E \tmp_11_reg_2699_pp0_iter3_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_11_reg_2699_pp0_iter1_reg[2]),
        .Q(\tmp_11_reg_2699_pp0_iter3_reg_reg[2]_srl2_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_11_reg_2699_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_11_reg_2699_pp0_iter3_reg_reg[3]_srl2 " *) 
  SRL16E \tmp_11_reg_2699_pp0_iter3_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_11_reg_2699_pp0_iter1_reg[3]),
        .Q(\tmp_11_reg_2699_pp0_iter3_reg_reg[3]_srl2_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_11_reg_2699_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_11_reg_2699_pp0_iter3_reg_reg[4]_srl2 " *) 
  SRL16E \tmp_11_reg_2699_pp0_iter3_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_11_reg_2699_pp0_iter1_reg[4]),
        .Q(\tmp_11_reg_2699_pp0_iter3_reg_reg[4]_srl2_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_11_reg_2699_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_11_reg_2699_pp0_iter3_reg_reg[5]_srl2 " *) 
  SRL16E \tmp_11_reg_2699_pp0_iter3_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_11_reg_2699_pp0_iter1_reg[5]),
        .Q(\tmp_11_reg_2699_pp0_iter3_reg_reg[5]_srl2_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_11_reg_2699_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_11_reg_2699_pp0_iter3_reg_reg[6]_srl2 " *) 
  SRL16E \tmp_11_reg_2699_pp0_iter3_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_11_reg_2699_pp0_iter1_reg[6]),
        .Q(\tmp_11_reg_2699_pp0_iter3_reg_reg[6]_srl2_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_11_reg_2699_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_11_reg_2699_pp0_iter3_reg_reg[7]_srl2 " *) 
  SRL16E \tmp_11_reg_2699_pp0_iter3_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_11_reg_2699_pp0_iter1_reg[7]),
        .Q(\tmp_11_reg_2699_pp0_iter3_reg_reg[7]_srl2_n_5 ));
  FDRE \tmp_11_reg_2699_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_11_reg_2699_pp0_iter3_reg_reg[0]_srl2_n_5 ),
        .Q(tmp_11_reg_2699_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \tmp_11_reg_2699_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_11_reg_2699_pp0_iter3_reg_reg[1]_srl2_n_5 ),
        .Q(tmp_11_reg_2699_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \tmp_11_reg_2699_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_11_reg_2699_pp0_iter3_reg_reg[2]_srl2_n_5 ),
        .Q(tmp_11_reg_2699_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \tmp_11_reg_2699_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_11_reg_2699_pp0_iter3_reg_reg[3]_srl2_n_5 ),
        .Q(tmp_11_reg_2699_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \tmp_11_reg_2699_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_11_reg_2699_pp0_iter3_reg_reg[4]_srl2_n_5 ),
        .Q(tmp_11_reg_2699_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \tmp_11_reg_2699_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_11_reg_2699_pp0_iter3_reg_reg[5]_srl2_n_5 ),
        .Q(tmp_11_reg_2699_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \tmp_11_reg_2699_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_11_reg_2699_pp0_iter3_reg_reg[6]_srl2_n_5 ),
        .Q(tmp_11_reg_2699_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \tmp_11_reg_2699_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_11_reg_2699_pp0_iter3_reg_reg[7]_srl2_n_5 ),
        .Q(tmp_11_reg_2699_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \tmp_11_reg_2699_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_11_fu_518_p4[0]),
        .Q(tmp_11_reg_2699[0]),
        .R(1'b0));
  FDRE \tmp_11_reg_2699_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_11_fu_518_p4[1]),
        .Q(tmp_11_reg_2699[1]),
        .R(1'b0));
  FDRE \tmp_11_reg_2699_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_11_fu_518_p4[2]),
        .Q(tmp_11_reg_2699[2]),
        .R(1'b0));
  FDRE \tmp_11_reg_2699_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_11_fu_518_p4[3]),
        .Q(tmp_11_reg_2699[3]),
        .R(1'b0));
  FDRE \tmp_11_reg_2699_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_11_fu_518_p4[4]),
        .Q(tmp_11_reg_2699[4]),
        .R(1'b0));
  FDRE \tmp_11_reg_2699_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_11_fu_518_p4[5]),
        .Q(tmp_11_reg_2699[5]),
        .R(1'b0));
  FDRE \tmp_11_reg_2699_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_11_fu_518_p4[6]),
        .Q(tmp_11_reg_2699[6]),
        .R(1'b0));
  FDRE \tmp_11_reg_2699_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_11_fu_518_p4[7]),
        .Q(tmp_11_reg_2699[7]),
        .R(1'b0));
  FDRE \tmp_12_reg_2709_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_12_reg_2709[0]),
        .Q(tmp_12_reg_2709_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \tmp_12_reg_2709_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_12_reg_2709[1]),
        .Q(tmp_12_reg_2709_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \tmp_12_reg_2709_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_12_reg_2709[2]),
        .Q(tmp_12_reg_2709_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \tmp_12_reg_2709_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_12_reg_2709[3]),
        .Q(tmp_12_reg_2709_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \tmp_12_reg_2709_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_12_reg_2709[4]),
        .Q(tmp_12_reg_2709_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \tmp_12_reg_2709_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_12_reg_2709[5]),
        .Q(tmp_12_reg_2709_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \tmp_12_reg_2709_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_12_reg_2709[6]),
        .Q(tmp_12_reg_2709_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \tmp_12_reg_2709_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_12_reg_2709[7]),
        .Q(tmp_12_reg_2709_pp0_iter1_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_12_reg_2709_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_12_reg_2709_pp0_iter3_reg_reg[0]_srl2 " *) 
  SRL16E \tmp_12_reg_2709_pp0_iter3_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_12_reg_2709_pp0_iter1_reg[0]),
        .Q(\tmp_12_reg_2709_pp0_iter3_reg_reg[0]_srl2_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_12_reg_2709_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_12_reg_2709_pp0_iter3_reg_reg[1]_srl2 " *) 
  SRL16E \tmp_12_reg_2709_pp0_iter3_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_12_reg_2709_pp0_iter1_reg[1]),
        .Q(\tmp_12_reg_2709_pp0_iter3_reg_reg[1]_srl2_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_12_reg_2709_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_12_reg_2709_pp0_iter3_reg_reg[2]_srl2 " *) 
  SRL16E \tmp_12_reg_2709_pp0_iter3_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_12_reg_2709_pp0_iter1_reg[2]),
        .Q(\tmp_12_reg_2709_pp0_iter3_reg_reg[2]_srl2_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_12_reg_2709_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_12_reg_2709_pp0_iter3_reg_reg[3]_srl2 " *) 
  SRL16E \tmp_12_reg_2709_pp0_iter3_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_12_reg_2709_pp0_iter1_reg[3]),
        .Q(\tmp_12_reg_2709_pp0_iter3_reg_reg[3]_srl2_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_12_reg_2709_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_12_reg_2709_pp0_iter3_reg_reg[4]_srl2 " *) 
  SRL16E \tmp_12_reg_2709_pp0_iter3_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_12_reg_2709_pp0_iter1_reg[4]),
        .Q(\tmp_12_reg_2709_pp0_iter3_reg_reg[4]_srl2_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_12_reg_2709_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_12_reg_2709_pp0_iter3_reg_reg[5]_srl2 " *) 
  SRL16E \tmp_12_reg_2709_pp0_iter3_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_12_reg_2709_pp0_iter1_reg[5]),
        .Q(\tmp_12_reg_2709_pp0_iter3_reg_reg[5]_srl2_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_12_reg_2709_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_12_reg_2709_pp0_iter3_reg_reg[6]_srl2 " *) 
  SRL16E \tmp_12_reg_2709_pp0_iter3_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_12_reg_2709_pp0_iter1_reg[6]),
        .Q(\tmp_12_reg_2709_pp0_iter3_reg_reg[6]_srl2_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_12_reg_2709_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_12_reg_2709_pp0_iter3_reg_reg[7]_srl2 " *) 
  SRL16E \tmp_12_reg_2709_pp0_iter3_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_12_reg_2709_pp0_iter1_reg[7]),
        .Q(\tmp_12_reg_2709_pp0_iter3_reg_reg[7]_srl2_n_5 ));
  FDRE \tmp_12_reg_2709_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_12_reg_2709_pp0_iter3_reg_reg[0]_srl2_n_5 ),
        .Q(tmp_12_reg_2709_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \tmp_12_reg_2709_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_12_reg_2709_pp0_iter3_reg_reg[1]_srl2_n_5 ),
        .Q(tmp_12_reg_2709_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \tmp_12_reg_2709_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_12_reg_2709_pp0_iter3_reg_reg[2]_srl2_n_5 ),
        .Q(tmp_12_reg_2709_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \tmp_12_reg_2709_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_12_reg_2709_pp0_iter3_reg_reg[3]_srl2_n_5 ),
        .Q(tmp_12_reg_2709_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \tmp_12_reg_2709_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_12_reg_2709_pp0_iter3_reg_reg[4]_srl2_n_5 ),
        .Q(tmp_12_reg_2709_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \tmp_12_reg_2709_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_12_reg_2709_pp0_iter3_reg_reg[5]_srl2_n_5 ),
        .Q(tmp_12_reg_2709_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \tmp_12_reg_2709_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_12_reg_2709_pp0_iter3_reg_reg[6]_srl2_n_5 ),
        .Q(tmp_12_reg_2709_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \tmp_12_reg_2709_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_12_reg_2709_pp0_iter3_reg_reg[7]_srl2_n_5 ),
        .Q(tmp_12_reg_2709_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \tmp_12_reg_2709_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_12_fu_528_p4[0]),
        .Q(tmp_12_reg_2709[0]),
        .R(1'b0));
  FDRE \tmp_12_reg_2709_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_12_fu_528_p4[1]),
        .Q(tmp_12_reg_2709[1]),
        .R(1'b0));
  FDRE \tmp_12_reg_2709_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_12_fu_528_p4[2]),
        .Q(tmp_12_reg_2709[2]),
        .R(1'b0));
  FDRE \tmp_12_reg_2709_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_12_fu_528_p4[3]),
        .Q(tmp_12_reg_2709[3]),
        .R(1'b0));
  FDRE \tmp_12_reg_2709_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_12_fu_528_p4[4]),
        .Q(tmp_12_reg_2709[4]),
        .R(1'b0));
  FDRE \tmp_12_reg_2709_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_12_fu_528_p4[5]),
        .Q(tmp_12_reg_2709[5]),
        .R(1'b0));
  FDRE \tmp_12_reg_2709_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_12_fu_528_p4[6]),
        .Q(tmp_12_reg_2709[6]),
        .R(1'b0));
  FDRE \tmp_12_reg_2709_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_12_fu_528_p4[7]),
        .Q(tmp_12_reg_2709[7]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719[0]),
        .Q(tmp_13_reg_2719_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719[1]),
        .Q(tmp_13_reg_2719_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719[2]),
        .Q(tmp_13_reg_2719_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719[3]),
        .Q(tmp_13_reg_2719_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719[4]),
        .Q(tmp_13_reg_2719_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719[5]),
        .Q(tmp_13_reg_2719_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719[6]),
        .Q(tmp_13_reg_2719_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719[7]),
        .Q(tmp_13_reg_2719_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719_pp0_iter1_reg[0]),
        .Q(tmp_13_reg_2719_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719_pp0_iter1_reg[1]),
        .Q(tmp_13_reg_2719_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719_pp0_iter1_reg[2]),
        .Q(tmp_13_reg_2719_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719_pp0_iter1_reg[3]),
        .Q(tmp_13_reg_2719_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719_pp0_iter1_reg[4]),
        .Q(tmp_13_reg_2719_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719_pp0_iter1_reg[5]),
        .Q(tmp_13_reg_2719_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719_pp0_iter1_reg[6]),
        .Q(tmp_13_reg_2719_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719_pp0_iter1_reg[7]),
        .Q(tmp_13_reg_2719_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719_pp0_iter2_reg[0]),
        .Q(tmp_13_reg_2719_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719_pp0_iter2_reg[1]),
        .Q(tmp_13_reg_2719_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719_pp0_iter2_reg[2]),
        .Q(tmp_13_reg_2719_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719_pp0_iter2_reg[3]),
        .Q(tmp_13_reg_2719_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719_pp0_iter2_reg[4]),
        .Q(tmp_13_reg_2719_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719_pp0_iter2_reg[5]),
        .Q(tmp_13_reg_2719_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719_pp0_iter2_reg[6]),
        .Q(tmp_13_reg_2719_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719_pp0_iter2_reg[7]),
        .Q(tmp_13_reg_2719_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719_pp0_iter3_reg[0]),
        .Q(tmp_13_reg_2719_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719_pp0_iter3_reg[1]),
        .Q(tmp_13_reg_2719_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719_pp0_iter3_reg[2]),
        .Q(tmp_13_reg_2719_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719_pp0_iter3_reg[3]),
        .Q(tmp_13_reg_2719_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719_pp0_iter3_reg[4]),
        .Q(tmp_13_reg_2719_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719_pp0_iter3_reg[5]),
        .Q(tmp_13_reg_2719_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719_pp0_iter3_reg[6]),
        .Q(tmp_13_reg_2719_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719_pp0_iter3_reg[7]),
        .Q(tmp_13_reg_2719_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_fu_538_p4[0]),
        .Q(tmp_13_reg_2719[0]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_fu_538_p4[1]),
        .Q(tmp_13_reg_2719[1]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_fu_538_p4[2]),
        .Q(tmp_13_reg_2719[2]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_fu_538_p4[3]),
        .Q(tmp_13_reg_2719[3]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_fu_538_p4[4]),
        .Q(tmp_13_reg_2719[4]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_fu_538_p4[5]),
        .Q(tmp_13_reg_2719[5]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_fu_538_p4[6]),
        .Q(tmp_13_reg_2719[6]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_fu_538_p4[7]),
        .Q(tmp_13_reg_2719[7]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729[0]),
        .Q(tmp_14_reg_2729_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729[1]),
        .Q(tmp_14_reg_2729_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729[2]),
        .Q(tmp_14_reg_2729_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729[3]),
        .Q(tmp_14_reg_2729_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729[4]),
        .Q(tmp_14_reg_2729_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729[5]),
        .Q(tmp_14_reg_2729_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729[6]),
        .Q(tmp_14_reg_2729_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729[7]),
        .Q(tmp_14_reg_2729_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729_pp0_iter1_reg[0]),
        .Q(tmp_14_reg_2729_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729_pp0_iter1_reg[1]),
        .Q(tmp_14_reg_2729_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729_pp0_iter1_reg[2]),
        .Q(tmp_14_reg_2729_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729_pp0_iter1_reg[3]),
        .Q(tmp_14_reg_2729_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729_pp0_iter1_reg[4]),
        .Q(tmp_14_reg_2729_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729_pp0_iter1_reg[5]),
        .Q(tmp_14_reg_2729_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729_pp0_iter1_reg[6]),
        .Q(tmp_14_reg_2729_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729_pp0_iter1_reg[7]),
        .Q(tmp_14_reg_2729_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729_pp0_iter2_reg[0]),
        .Q(tmp_14_reg_2729_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729_pp0_iter2_reg[1]),
        .Q(tmp_14_reg_2729_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729_pp0_iter2_reg[2]),
        .Q(tmp_14_reg_2729_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729_pp0_iter2_reg[3]),
        .Q(tmp_14_reg_2729_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729_pp0_iter2_reg[4]),
        .Q(tmp_14_reg_2729_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729_pp0_iter2_reg[5]),
        .Q(tmp_14_reg_2729_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729_pp0_iter2_reg[6]),
        .Q(tmp_14_reg_2729_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729_pp0_iter2_reg[7]),
        .Q(tmp_14_reg_2729_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729_pp0_iter3_reg[0]),
        .Q(tmp_14_reg_2729_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729_pp0_iter3_reg[1]),
        .Q(tmp_14_reg_2729_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729_pp0_iter3_reg[2]),
        .Q(tmp_14_reg_2729_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729_pp0_iter3_reg[3]),
        .Q(tmp_14_reg_2729_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729_pp0_iter3_reg[4]),
        .Q(tmp_14_reg_2729_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729_pp0_iter3_reg[5]),
        .Q(tmp_14_reg_2729_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729_pp0_iter3_reg[6]),
        .Q(tmp_14_reg_2729_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729_pp0_iter3_reg[7]),
        .Q(tmp_14_reg_2729_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_2_val_int_reg_reg_n_5_[16] ),
        .Q(tmp_14_reg_2729[0]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_2_val_int_reg_reg_n_5_[17] ),
        .Q(tmp_14_reg_2729[1]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_2_val_int_reg_reg_n_5_[18] ),
        .Q(tmp_14_reg_2729[2]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_2_val_int_reg_reg_n_5_[19] ),
        .Q(tmp_14_reg_2729[3]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_2_val_int_reg_reg_n_5_[20] ),
        .Q(tmp_14_reg_2729[4]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_2_val_int_reg_reg_n_5_[21] ),
        .Q(tmp_14_reg_2729[5]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_2_val_int_reg_reg_n_5_[22] ),
        .Q(tmp_14_reg_2729[6]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_2_val_int_reg_reg_n_5_[23] ),
        .Q(tmp_14_reg_2729[7]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741[0]),
        .Q(tmp_15_reg_2741_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741[1]),
        .Q(tmp_15_reg_2741_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741[2]),
        .Q(tmp_15_reg_2741_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741[3]),
        .Q(tmp_15_reg_2741_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741[4]),
        .Q(tmp_15_reg_2741_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741[5]),
        .Q(tmp_15_reg_2741_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741[6]),
        .Q(tmp_15_reg_2741_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741[7]),
        .Q(tmp_15_reg_2741_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741_pp0_iter1_reg[0]),
        .Q(tmp_15_reg_2741_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741_pp0_iter1_reg[1]),
        .Q(tmp_15_reg_2741_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741_pp0_iter1_reg[2]),
        .Q(tmp_15_reg_2741_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741_pp0_iter1_reg[3]),
        .Q(tmp_15_reg_2741_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741_pp0_iter1_reg[4]),
        .Q(tmp_15_reg_2741_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741_pp0_iter1_reg[5]),
        .Q(tmp_15_reg_2741_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741_pp0_iter1_reg[6]),
        .Q(tmp_15_reg_2741_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741_pp0_iter1_reg[7]),
        .Q(tmp_15_reg_2741_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741_pp0_iter2_reg[0]),
        .Q(tmp_15_reg_2741_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741_pp0_iter2_reg[1]),
        .Q(tmp_15_reg_2741_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741_pp0_iter2_reg[2]),
        .Q(tmp_15_reg_2741_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741_pp0_iter2_reg[3]),
        .Q(tmp_15_reg_2741_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741_pp0_iter2_reg[4]),
        .Q(tmp_15_reg_2741_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741_pp0_iter2_reg[5]),
        .Q(tmp_15_reg_2741_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741_pp0_iter2_reg[6]),
        .Q(tmp_15_reg_2741_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741_pp0_iter2_reg[7]),
        .Q(tmp_15_reg_2741_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741_pp0_iter3_reg[0]),
        .Q(tmp_15_reg_2741_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741_pp0_iter3_reg[1]),
        .Q(tmp_15_reg_2741_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741_pp0_iter3_reg[2]),
        .Q(tmp_15_reg_2741_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741_pp0_iter3_reg[3]),
        .Q(tmp_15_reg_2741_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741_pp0_iter3_reg[4]),
        .Q(tmp_15_reg_2741_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741_pp0_iter3_reg[5]),
        .Q(tmp_15_reg_2741_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741_pp0_iter3_reg[6]),
        .Q(tmp_15_reg_2741_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741_pp0_iter3_reg[7]),
        .Q(tmp_15_reg_2741_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_0_val_int_reg_reg_n_5_[16] ),
        .Q(tmp_15_reg_2741[0]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_0_val_int_reg_reg_n_5_[17] ),
        .Q(tmp_15_reg_2741[1]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_0_val_int_reg_reg_n_5_[18] ),
        .Q(tmp_15_reg_2741[2]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_0_val_int_reg_reg_n_5_[19] ),
        .Q(tmp_15_reg_2741[3]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_0_val_int_reg_reg_n_5_[20] ),
        .Q(tmp_15_reg_2741[4]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_0_val_int_reg_reg_n_5_[21] ),
        .Q(tmp_15_reg_2741[5]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_0_val_int_reg_reg_n_5_[22] ),
        .Q(tmp_15_reg_2741[6]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_0_val_int_reg_reg_n_5_[23] ),
        .Q(tmp_15_reg_2741[7]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753[0]),
        .Q(tmp_16_reg_2753_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753[1]),
        .Q(tmp_16_reg_2753_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753[2]),
        .Q(tmp_16_reg_2753_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753[3]),
        .Q(tmp_16_reg_2753_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753[4]),
        .Q(tmp_16_reg_2753_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753[5]),
        .Q(tmp_16_reg_2753_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753[6]),
        .Q(tmp_16_reg_2753_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753[7]),
        .Q(tmp_16_reg_2753_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753_pp0_iter1_reg[0]),
        .Q(tmp_16_reg_2753_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753_pp0_iter1_reg[1]),
        .Q(tmp_16_reg_2753_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753_pp0_iter1_reg[2]),
        .Q(tmp_16_reg_2753_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753_pp0_iter1_reg[3]),
        .Q(tmp_16_reg_2753_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753_pp0_iter1_reg[4]),
        .Q(tmp_16_reg_2753_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753_pp0_iter1_reg[5]),
        .Q(tmp_16_reg_2753_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753_pp0_iter1_reg[6]),
        .Q(tmp_16_reg_2753_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753_pp0_iter1_reg[7]),
        .Q(tmp_16_reg_2753_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753_pp0_iter2_reg[0]),
        .Q(tmp_16_reg_2753_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753_pp0_iter2_reg[1]),
        .Q(tmp_16_reg_2753_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753_pp0_iter2_reg[2]),
        .Q(tmp_16_reg_2753_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753_pp0_iter2_reg[3]),
        .Q(tmp_16_reg_2753_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753_pp0_iter2_reg[4]),
        .Q(tmp_16_reg_2753_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753_pp0_iter2_reg[5]),
        .Q(tmp_16_reg_2753_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753_pp0_iter2_reg[6]),
        .Q(tmp_16_reg_2753_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753_pp0_iter2_reg[7]),
        .Q(tmp_16_reg_2753_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753_pp0_iter3_reg[0]),
        .Q(tmp_16_reg_2753_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753_pp0_iter3_reg[1]),
        .Q(tmp_16_reg_2753_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753_pp0_iter3_reg[2]),
        .Q(tmp_16_reg_2753_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753_pp0_iter3_reg[3]),
        .Q(tmp_16_reg_2753_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753_pp0_iter3_reg[4]),
        .Q(tmp_16_reg_2753_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753_pp0_iter3_reg[5]),
        .Q(tmp_16_reg_2753_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753_pp0_iter3_reg[6]),
        .Q(tmp_16_reg_2753_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753_pp0_iter3_reg[7]),
        .Q(tmp_16_reg_2753_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_1_val_int_reg_reg_n_5_[16] ),
        .Q(tmp_16_reg_2753[0]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_1_val_int_reg_reg_n_5_[17] ),
        .Q(tmp_16_reg_2753[1]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_1_val_int_reg_reg_n_5_[18] ),
        .Q(tmp_16_reg_2753[2]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_1_val_int_reg_reg_n_5_[19] ),
        .Q(tmp_16_reg_2753[3]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_1_val_int_reg_reg_n_5_[20] ),
        .Q(tmp_16_reg_2753[4]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_1_val_int_reg_reg_n_5_[21] ),
        .Q(tmp_16_reg_2753[5]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_1_val_int_reg_reg_n_5_[22] ),
        .Q(tmp_16_reg_2753[6]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_1_val_int_reg_reg_n_5_[23] ),
        .Q(tmp_16_reg_2753[7]),
        .R(1'b0));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_17_reg_2765_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_17_reg_2765_pp0_iter3_reg_reg[0]_srl4 " *) 
  SRL16E \tmp_17_reg_2765_pp0_iter3_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\src_buf_2_2_val_int_reg_reg_n_5_[16] ),
        .Q(\tmp_17_reg_2765_pp0_iter3_reg_reg[0]_srl4_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_17_reg_2765_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_17_reg_2765_pp0_iter3_reg_reg[1]_srl4 " *) 
  SRL16E \tmp_17_reg_2765_pp0_iter3_reg_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\src_buf_2_2_val_int_reg_reg_n_5_[17] ),
        .Q(\tmp_17_reg_2765_pp0_iter3_reg_reg[1]_srl4_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_17_reg_2765_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_17_reg_2765_pp0_iter3_reg_reg[2]_srl4 " *) 
  SRL16E \tmp_17_reg_2765_pp0_iter3_reg_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\src_buf_2_2_val_int_reg_reg_n_5_[18] ),
        .Q(\tmp_17_reg_2765_pp0_iter3_reg_reg[2]_srl4_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_17_reg_2765_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_17_reg_2765_pp0_iter3_reg_reg[3]_srl4 " *) 
  SRL16E \tmp_17_reg_2765_pp0_iter3_reg_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\src_buf_2_2_val_int_reg_reg_n_5_[19] ),
        .Q(\tmp_17_reg_2765_pp0_iter3_reg_reg[3]_srl4_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_17_reg_2765_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_17_reg_2765_pp0_iter3_reg_reg[4]_srl4 " *) 
  SRL16E \tmp_17_reg_2765_pp0_iter3_reg_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\src_buf_2_2_val_int_reg_reg_n_5_[20] ),
        .Q(\tmp_17_reg_2765_pp0_iter3_reg_reg[4]_srl4_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_17_reg_2765_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_17_reg_2765_pp0_iter3_reg_reg[5]_srl4 " *) 
  SRL16E \tmp_17_reg_2765_pp0_iter3_reg_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\src_buf_2_2_val_int_reg_reg_n_5_[21] ),
        .Q(\tmp_17_reg_2765_pp0_iter3_reg_reg[5]_srl4_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_17_reg_2765_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_17_reg_2765_pp0_iter3_reg_reg[6]_srl4 " *) 
  SRL16E \tmp_17_reg_2765_pp0_iter3_reg_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\src_buf_2_2_val_int_reg_reg_n_5_[22] ),
        .Q(\tmp_17_reg_2765_pp0_iter3_reg_reg[6]_srl4_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_17_reg_2765_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_17_reg_2765_pp0_iter3_reg_reg[7]_srl4 " *) 
  SRL16E \tmp_17_reg_2765_pp0_iter3_reg_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\src_buf_2_2_val_int_reg_reg_n_5_[23] ),
        .Q(\tmp_17_reg_2765_pp0_iter3_reg_reg[7]_srl4_n_5 ));
  FDRE \tmp_17_reg_2765_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_17_reg_2765_pp0_iter3_reg_reg[0]_srl4_n_5 ),
        .Q(tmp_17_reg_2765_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \tmp_17_reg_2765_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_17_reg_2765_pp0_iter3_reg_reg[1]_srl4_n_5 ),
        .Q(tmp_17_reg_2765_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \tmp_17_reg_2765_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_17_reg_2765_pp0_iter3_reg_reg[2]_srl4_n_5 ),
        .Q(tmp_17_reg_2765_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \tmp_17_reg_2765_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_17_reg_2765_pp0_iter3_reg_reg[3]_srl4_n_5 ),
        .Q(tmp_17_reg_2765_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \tmp_17_reg_2765_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_17_reg_2765_pp0_iter3_reg_reg[4]_srl4_n_5 ),
        .Q(tmp_17_reg_2765_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \tmp_17_reg_2765_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_17_reg_2765_pp0_iter3_reg_reg[5]_srl4_n_5 ),
        .Q(tmp_17_reg_2765_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \tmp_17_reg_2765_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_17_reg_2765_pp0_iter3_reg_reg[6]_srl4_n_5 ),
        .Q(tmp_17_reg_2765_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \tmp_17_reg_2765_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_17_reg_2765_pp0_iter3_reg_reg[7]_srl4_n_5 ),
        .Q(tmp_17_reg_2765_pp0_iter4_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_1_reg_2583_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_1_reg_2583_pp0_iter3_reg_reg[0]_srl3 " *) 
  SRL16E \tmp_1_reg_2583_pp0_iter3_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_1_reg_2583[0]),
        .Q(\tmp_1_reg_2583_pp0_iter3_reg_reg[0]_srl3_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_1_reg_2583_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_1_reg_2583_pp0_iter3_reg_reg[1]_srl3 " *) 
  SRL16E \tmp_1_reg_2583_pp0_iter3_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_1_reg_2583[1]),
        .Q(\tmp_1_reg_2583_pp0_iter3_reg_reg[1]_srl3_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_1_reg_2583_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_1_reg_2583_pp0_iter3_reg_reg[2]_srl3 " *) 
  SRL16E \tmp_1_reg_2583_pp0_iter3_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_1_reg_2583[2]),
        .Q(\tmp_1_reg_2583_pp0_iter3_reg_reg[2]_srl3_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_1_reg_2583_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_1_reg_2583_pp0_iter3_reg_reg[3]_srl3 " *) 
  SRL16E \tmp_1_reg_2583_pp0_iter3_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_1_reg_2583[3]),
        .Q(\tmp_1_reg_2583_pp0_iter3_reg_reg[3]_srl3_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_1_reg_2583_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_1_reg_2583_pp0_iter3_reg_reg[4]_srl3 " *) 
  SRL16E \tmp_1_reg_2583_pp0_iter3_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_1_reg_2583[4]),
        .Q(\tmp_1_reg_2583_pp0_iter3_reg_reg[4]_srl3_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_1_reg_2583_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_1_reg_2583_pp0_iter3_reg_reg[5]_srl3 " *) 
  SRL16E \tmp_1_reg_2583_pp0_iter3_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_1_reg_2583[5]),
        .Q(\tmp_1_reg_2583_pp0_iter3_reg_reg[5]_srl3_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_1_reg_2583_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_1_reg_2583_pp0_iter3_reg_reg[6]_srl3 " *) 
  SRL16E \tmp_1_reg_2583_pp0_iter3_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_1_reg_2583[6]),
        .Q(\tmp_1_reg_2583_pp0_iter3_reg_reg[6]_srl3_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_1_reg_2583_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_1_reg_2583_pp0_iter3_reg_reg[7]_srl3 " *) 
  SRL16E \tmp_1_reg_2583_pp0_iter3_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_1_reg_2583[7]),
        .Q(\tmp_1_reg_2583_pp0_iter3_reg_reg[7]_srl3_n_5 ));
  FDRE \tmp_1_reg_2583_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_1_reg_2583_pp0_iter3_reg_reg[0]_srl3_n_5 ),
        .Q(tmp_1_reg_2583_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \tmp_1_reg_2583_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_1_reg_2583_pp0_iter3_reg_reg[1]_srl3_n_5 ),
        .Q(tmp_1_reg_2583_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \tmp_1_reg_2583_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_1_reg_2583_pp0_iter3_reg_reg[2]_srl3_n_5 ),
        .Q(tmp_1_reg_2583_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \tmp_1_reg_2583_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_1_reg_2583_pp0_iter3_reg_reg[3]_srl3_n_5 ),
        .Q(tmp_1_reg_2583_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \tmp_1_reg_2583_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_1_reg_2583_pp0_iter3_reg_reg[4]_srl3_n_5 ),
        .Q(tmp_1_reg_2583_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \tmp_1_reg_2583_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_1_reg_2583_pp0_iter3_reg_reg[5]_srl3_n_5 ),
        .Q(tmp_1_reg_2583_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \tmp_1_reg_2583_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_1_reg_2583_pp0_iter3_reg_reg[6]_srl3_n_5 ),
        .Q(tmp_1_reg_2583_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \tmp_1_reg_2583_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_1_reg_2583_pp0_iter3_reg_reg[7]_srl3_n_5 ),
        .Q(tmp_1_reg_2583_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \tmp_1_reg_2583_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_1_fu_286_p4[0]),
        .Q(tmp_1_reg_2583[0]),
        .R(1'b0));
  FDRE \tmp_1_reg_2583_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_1_fu_286_p4[1]),
        .Q(tmp_1_reg_2583[1]),
        .R(1'b0));
  FDRE \tmp_1_reg_2583_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_1_fu_286_p4[2]),
        .Q(tmp_1_reg_2583[2]),
        .R(1'b0));
  FDRE \tmp_1_reg_2583_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_1_fu_286_p4[3]),
        .Q(tmp_1_reg_2583[3]),
        .R(1'b0));
  FDRE \tmp_1_reg_2583_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_1_fu_286_p4[4]),
        .Q(tmp_1_reg_2583[4]),
        .R(1'b0));
  FDRE \tmp_1_reg_2583_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_1_fu_286_p4[5]),
        .Q(tmp_1_reg_2583[5]),
        .R(1'b0));
  FDRE \tmp_1_reg_2583_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_1_fu_286_p4[6]),
        .Q(tmp_1_reg_2583[6]),
        .R(1'b0));
  FDRE \tmp_1_reg_2583_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_1_fu_286_p4[7]),
        .Q(tmp_1_reg_2583[7]),
        .R(1'b0));
  FDRE \tmp_2_reg_2591_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_2_reg_2591[0]),
        .Q(tmp_2_reg_2591_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \tmp_2_reg_2591_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_2_reg_2591[1]),
        .Q(tmp_2_reg_2591_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \tmp_2_reg_2591_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_2_reg_2591[2]),
        .Q(tmp_2_reg_2591_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \tmp_2_reg_2591_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_2_reg_2591[3]),
        .Q(tmp_2_reg_2591_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \tmp_2_reg_2591_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_2_reg_2591[4]),
        .Q(tmp_2_reg_2591_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \tmp_2_reg_2591_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_2_reg_2591[5]),
        .Q(tmp_2_reg_2591_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \tmp_2_reg_2591_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_2_reg_2591[6]),
        .Q(tmp_2_reg_2591_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \tmp_2_reg_2591_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_2_reg_2591[7]),
        .Q(tmp_2_reg_2591_pp0_iter1_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_2_reg_2591_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_2_reg_2591_pp0_iter3_reg_reg[0]_srl2 " *) 
  SRL16E \tmp_2_reg_2591_pp0_iter3_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_2_reg_2591_pp0_iter1_reg[0]),
        .Q(\tmp_2_reg_2591_pp0_iter3_reg_reg[0]_srl2_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_2_reg_2591_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_2_reg_2591_pp0_iter3_reg_reg[1]_srl2 " *) 
  SRL16E \tmp_2_reg_2591_pp0_iter3_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_2_reg_2591_pp0_iter1_reg[1]),
        .Q(\tmp_2_reg_2591_pp0_iter3_reg_reg[1]_srl2_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_2_reg_2591_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_2_reg_2591_pp0_iter3_reg_reg[2]_srl2 " *) 
  SRL16E \tmp_2_reg_2591_pp0_iter3_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_2_reg_2591_pp0_iter1_reg[2]),
        .Q(\tmp_2_reg_2591_pp0_iter3_reg_reg[2]_srl2_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_2_reg_2591_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_2_reg_2591_pp0_iter3_reg_reg[3]_srl2 " *) 
  SRL16E \tmp_2_reg_2591_pp0_iter3_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_2_reg_2591_pp0_iter1_reg[3]),
        .Q(\tmp_2_reg_2591_pp0_iter3_reg_reg[3]_srl2_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_2_reg_2591_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_2_reg_2591_pp0_iter3_reg_reg[4]_srl2 " *) 
  SRL16E \tmp_2_reg_2591_pp0_iter3_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_2_reg_2591_pp0_iter1_reg[4]),
        .Q(\tmp_2_reg_2591_pp0_iter3_reg_reg[4]_srl2_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_2_reg_2591_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_2_reg_2591_pp0_iter3_reg_reg[5]_srl2 " *) 
  SRL16E \tmp_2_reg_2591_pp0_iter3_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_2_reg_2591_pp0_iter1_reg[5]),
        .Q(\tmp_2_reg_2591_pp0_iter3_reg_reg[5]_srl2_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_2_reg_2591_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_2_reg_2591_pp0_iter3_reg_reg[6]_srl2 " *) 
  SRL16E \tmp_2_reg_2591_pp0_iter3_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_2_reg_2591_pp0_iter1_reg[6]),
        .Q(\tmp_2_reg_2591_pp0_iter3_reg_reg[6]_srl2_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_2_reg_2591_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_2_reg_2591_pp0_iter3_reg_reg[7]_srl2 " *) 
  SRL16E \tmp_2_reg_2591_pp0_iter3_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_2_reg_2591_pp0_iter1_reg[7]),
        .Q(\tmp_2_reg_2591_pp0_iter3_reg_reg[7]_srl2_n_5 ));
  FDRE \tmp_2_reg_2591_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_2_reg_2591_pp0_iter3_reg_reg[0]_srl2_n_5 ),
        .Q(tmp_2_reg_2591_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \tmp_2_reg_2591_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_2_reg_2591_pp0_iter3_reg_reg[1]_srl2_n_5 ),
        .Q(tmp_2_reg_2591_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \tmp_2_reg_2591_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_2_reg_2591_pp0_iter3_reg_reg[2]_srl2_n_5 ),
        .Q(tmp_2_reg_2591_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \tmp_2_reg_2591_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_2_reg_2591_pp0_iter3_reg_reg[3]_srl2_n_5 ),
        .Q(tmp_2_reg_2591_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \tmp_2_reg_2591_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_2_reg_2591_pp0_iter3_reg_reg[4]_srl2_n_5 ),
        .Q(tmp_2_reg_2591_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \tmp_2_reg_2591_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_2_reg_2591_pp0_iter3_reg_reg[5]_srl2_n_5 ),
        .Q(tmp_2_reg_2591_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \tmp_2_reg_2591_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_2_reg_2591_pp0_iter3_reg_reg[6]_srl2_n_5 ),
        .Q(tmp_2_reg_2591_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \tmp_2_reg_2591_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_2_reg_2591_pp0_iter3_reg_reg[7]_srl2_n_5 ),
        .Q(tmp_2_reg_2591_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \tmp_2_reg_2591_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_2_fu_296_p4[0]),
        .Q(tmp_2_reg_2591[0]),
        .R(1'b0));
  FDRE \tmp_2_reg_2591_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_2_fu_296_p4[1]),
        .Q(tmp_2_reg_2591[1]),
        .R(1'b0));
  FDRE \tmp_2_reg_2591_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_2_fu_296_p4[2]),
        .Q(tmp_2_reg_2591[2]),
        .R(1'b0));
  FDRE \tmp_2_reg_2591_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_2_fu_296_p4[3]),
        .Q(tmp_2_reg_2591[3]),
        .R(1'b0));
  FDRE \tmp_2_reg_2591_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_2_fu_296_p4[4]),
        .Q(tmp_2_reg_2591[4]),
        .R(1'b0));
  FDRE \tmp_2_reg_2591_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_2_fu_296_p4[5]),
        .Q(tmp_2_reg_2591[5]),
        .R(1'b0));
  FDRE \tmp_2_reg_2591_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_2_fu_296_p4[6]),
        .Q(tmp_2_reg_2591[6]),
        .R(1'b0));
  FDRE \tmp_2_reg_2591_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_2_fu_296_p4[7]),
        .Q(tmp_2_reg_2591[7]),
        .R(1'b0));
  FDRE \tmp_3_reg_2601_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_3_reg_2601[0]),
        .Q(tmp_3_reg_2601_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \tmp_3_reg_2601_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_3_reg_2601[1]),
        .Q(tmp_3_reg_2601_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \tmp_3_reg_2601_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_3_reg_2601[2]),
        .Q(tmp_3_reg_2601_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \tmp_3_reg_2601_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_3_reg_2601[3]),
        .Q(tmp_3_reg_2601_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \tmp_3_reg_2601_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_3_reg_2601[4]),
        .Q(tmp_3_reg_2601_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \tmp_3_reg_2601_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_3_reg_2601[5]),
        .Q(tmp_3_reg_2601_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \tmp_3_reg_2601_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_3_reg_2601[6]),
        .Q(tmp_3_reg_2601_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \tmp_3_reg_2601_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_3_reg_2601[7]),
        .Q(tmp_3_reg_2601_pp0_iter1_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_3_reg_2601_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_3_reg_2601_pp0_iter3_reg_reg[0]_srl2 " *) 
  SRL16E \tmp_3_reg_2601_pp0_iter3_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_3_reg_2601_pp0_iter1_reg[0]),
        .Q(\tmp_3_reg_2601_pp0_iter3_reg_reg[0]_srl2_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_3_reg_2601_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_3_reg_2601_pp0_iter3_reg_reg[1]_srl2 " *) 
  SRL16E \tmp_3_reg_2601_pp0_iter3_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_3_reg_2601_pp0_iter1_reg[1]),
        .Q(\tmp_3_reg_2601_pp0_iter3_reg_reg[1]_srl2_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_3_reg_2601_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_3_reg_2601_pp0_iter3_reg_reg[2]_srl2 " *) 
  SRL16E \tmp_3_reg_2601_pp0_iter3_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_3_reg_2601_pp0_iter1_reg[2]),
        .Q(\tmp_3_reg_2601_pp0_iter3_reg_reg[2]_srl2_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_3_reg_2601_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_3_reg_2601_pp0_iter3_reg_reg[3]_srl2 " *) 
  SRL16E \tmp_3_reg_2601_pp0_iter3_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_3_reg_2601_pp0_iter1_reg[3]),
        .Q(\tmp_3_reg_2601_pp0_iter3_reg_reg[3]_srl2_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_3_reg_2601_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_3_reg_2601_pp0_iter3_reg_reg[4]_srl2 " *) 
  SRL16E \tmp_3_reg_2601_pp0_iter3_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_3_reg_2601_pp0_iter1_reg[4]),
        .Q(\tmp_3_reg_2601_pp0_iter3_reg_reg[4]_srl2_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_3_reg_2601_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_3_reg_2601_pp0_iter3_reg_reg[5]_srl2 " *) 
  SRL16E \tmp_3_reg_2601_pp0_iter3_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_3_reg_2601_pp0_iter1_reg[5]),
        .Q(\tmp_3_reg_2601_pp0_iter3_reg_reg[5]_srl2_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_3_reg_2601_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_3_reg_2601_pp0_iter3_reg_reg[6]_srl2 " *) 
  SRL16E \tmp_3_reg_2601_pp0_iter3_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_3_reg_2601_pp0_iter1_reg[6]),
        .Q(\tmp_3_reg_2601_pp0_iter3_reg_reg[6]_srl2_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_3_reg_2601_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_3_reg_2601_pp0_iter3_reg_reg[7]_srl2 " *) 
  SRL16E \tmp_3_reg_2601_pp0_iter3_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_3_reg_2601_pp0_iter1_reg[7]),
        .Q(\tmp_3_reg_2601_pp0_iter3_reg_reg[7]_srl2_n_5 ));
  FDRE \tmp_3_reg_2601_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_3_reg_2601_pp0_iter3_reg_reg[0]_srl2_n_5 ),
        .Q(tmp_3_reg_2601_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \tmp_3_reg_2601_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_3_reg_2601_pp0_iter3_reg_reg[1]_srl2_n_5 ),
        .Q(tmp_3_reg_2601_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \tmp_3_reg_2601_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_3_reg_2601_pp0_iter3_reg_reg[2]_srl2_n_5 ),
        .Q(tmp_3_reg_2601_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \tmp_3_reg_2601_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_3_reg_2601_pp0_iter3_reg_reg[3]_srl2_n_5 ),
        .Q(tmp_3_reg_2601_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \tmp_3_reg_2601_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_3_reg_2601_pp0_iter3_reg_reg[4]_srl2_n_5 ),
        .Q(tmp_3_reg_2601_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \tmp_3_reg_2601_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_3_reg_2601_pp0_iter3_reg_reg[5]_srl2_n_5 ),
        .Q(tmp_3_reg_2601_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \tmp_3_reg_2601_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_3_reg_2601_pp0_iter3_reg_reg[6]_srl2_n_5 ),
        .Q(tmp_3_reg_2601_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \tmp_3_reg_2601_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_3_reg_2601_pp0_iter3_reg_reg[7]_srl2_n_5 ),
        .Q(tmp_3_reg_2601_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \tmp_3_reg_2601_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_3_fu_306_p4[0]),
        .Q(tmp_3_reg_2601[0]),
        .R(1'b0));
  FDRE \tmp_3_reg_2601_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_3_fu_306_p4[1]),
        .Q(tmp_3_reg_2601[1]),
        .R(1'b0));
  FDRE \tmp_3_reg_2601_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_3_fu_306_p4[2]),
        .Q(tmp_3_reg_2601[2]),
        .R(1'b0));
  FDRE \tmp_3_reg_2601_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_3_fu_306_p4[3]),
        .Q(tmp_3_reg_2601[3]),
        .R(1'b0));
  FDRE \tmp_3_reg_2601_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_3_fu_306_p4[4]),
        .Q(tmp_3_reg_2601[4]),
        .R(1'b0));
  FDRE \tmp_3_reg_2601_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_3_fu_306_p4[5]),
        .Q(tmp_3_reg_2601[5]),
        .R(1'b0));
  FDRE \tmp_3_reg_2601_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_3_fu_306_p4[6]),
        .Q(tmp_3_reg_2601[6]),
        .R(1'b0));
  FDRE \tmp_3_reg_2601_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_3_fu_306_p4[7]),
        .Q(tmp_3_reg_2601[7]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611[0]),
        .Q(tmp_4_reg_2611_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611[1]),
        .Q(tmp_4_reg_2611_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611[2]),
        .Q(tmp_4_reg_2611_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611[3]),
        .Q(tmp_4_reg_2611_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611[4]),
        .Q(tmp_4_reg_2611_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611[5]),
        .Q(tmp_4_reg_2611_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611[6]),
        .Q(tmp_4_reg_2611_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611[7]),
        .Q(tmp_4_reg_2611_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611_pp0_iter1_reg[0]),
        .Q(tmp_4_reg_2611_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611_pp0_iter1_reg[1]),
        .Q(tmp_4_reg_2611_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611_pp0_iter1_reg[2]),
        .Q(tmp_4_reg_2611_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611_pp0_iter1_reg[3]),
        .Q(tmp_4_reg_2611_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611_pp0_iter1_reg[4]),
        .Q(tmp_4_reg_2611_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611_pp0_iter1_reg[5]),
        .Q(tmp_4_reg_2611_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611_pp0_iter1_reg[6]),
        .Q(tmp_4_reg_2611_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611_pp0_iter1_reg[7]),
        .Q(tmp_4_reg_2611_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611_pp0_iter2_reg[0]),
        .Q(tmp_4_reg_2611_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611_pp0_iter2_reg[1]),
        .Q(tmp_4_reg_2611_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611_pp0_iter2_reg[2]),
        .Q(tmp_4_reg_2611_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611_pp0_iter2_reg[3]),
        .Q(tmp_4_reg_2611_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611_pp0_iter2_reg[4]),
        .Q(tmp_4_reg_2611_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611_pp0_iter2_reg[5]),
        .Q(tmp_4_reg_2611_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611_pp0_iter2_reg[6]),
        .Q(tmp_4_reg_2611_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611_pp0_iter2_reg[7]),
        .Q(tmp_4_reg_2611_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611_pp0_iter3_reg[0]),
        .Q(tmp_4_reg_2611_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611_pp0_iter3_reg[1]),
        .Q(tmp_4_reg_2611_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611_pp0_iter3_reg[2]),
        .Q(tmp_4_reg_2611_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611_pp0_iter3_reg[3]),
        .Q(tmp_4_reg_2611_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611_pp0_iter3_reg[4]),
        .Q(tmp_4_reg_2611_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611_pp0_iter3_reg[5]),
        .Q(tmp_4_reg_2611_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611_pp0_iter3_reg[6]),
        .Q(tmp_4_reg_2611_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611_pp0_iter3_reg[7]),
        .Q(tmp_4_reg_2611_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_fu_316_p4[0]),
        .Q(tmp_4_reg_2611[0]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_fu_316_p4[1]),
        .Q(tmp_4_reg_2611[1]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_fu_316_p4[2]),
        .Q(tmp_4_reg_2611[2]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_fu_316_p4[3]),
        .Q(tmp_4_reg_2611[3]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_fu_316_p4[4]),
        .Q(tmp_4_reg_2611[4]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_fu_316_p4[5]),
        .Q(tmp_4_reg_2611[5]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_fu_316_p4[6]),
        .Q(tmp_4_reg_2611[6]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_fu_316_p4[7]),
        .Q(tmp_4_reg_2611[7]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621[0]),
        .Q(tmp_5_reg_2621_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621[1]),
        .Q(tmp_5_reg_2621_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621[2]),
        .Q(tmp_5_reg_2621_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621[3]),
        .Q(tmp_5_reg_2621_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621[4]),
        .Q(tmp_5_reg_2621_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621[5]),
        .Q(tmp_5_reg_2621_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621[6]),
        .Q(tmp_5_reg_2621_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621[7]),
        .Q(tmp_5_reg_2621_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621_pp0_iter1_reg[0]),
        .Q(tmp_5_reg_2621_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621_pp0_iter1_reg[1]),
        .Q(tmp_5_reg_2621_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621_pp0_iter1_reg[2]),
        .Q(tmp_5_reg_2621_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621_pp0_iter1_reg[3]),
        .Q(tmp_5_reg_2621_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621_pp0_iter1_reg[4]),
        .Q(tmp_5_reg_2621_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621_pp0_iter1_reg[5]),
        .Q(tmp_5_reg_2621_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621_pp0_iter1_reg[6]),
        .Q(tmp_5_reg_2621_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621_pp0_iter1_reg[7]),
        .Q(tmp_5_reg_2621_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621_pp0_iter2_reg[0]),
        .Q(tmp_5_reg_2621_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621_pp0_iter2_reg[1]),
        .Q(tmp_5_reg_2621_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621_pp0_iter2_reg[2]),
        .Q(tmp_5_reg_2621_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621_pp0_iter2_reg[3]),
        .Q(tmp_5_reg_2621_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621_pp0_iter2_reg[4]),
        .Q(tmp_5_reg_2621_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621_pp0_iter2_reg[5]),
        .Q(tmp_5_reg_2621_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621_pp0_iter2_reg[6]),
        .Q(tmp_5_reg_2621_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621_pp0_iter2_reg[7]),
        .Q(tmp_5_reg_2621_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621_pp0_iter3_reg[0]),
        .Q(tmp_5_reg_2621_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621_pp0_iter3_reg[1]),
        .Q(tmp_5_reg_2621_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621_pp0_iter3_reg[2]),
        .Q(tmp_5_reg_2621_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621_pp0_iter3_reg[3]),
        .Q(tmp_5_reg_2621_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621_pp0_iter3_reg[4]),
        .Q(tmp_5_reg_2621_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621_pp0_iter3_reg[5]),
        .Q(tmp_5_reg_2621_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621_pp0_iter3_reg[6]),
        .Q(tmp_5_reg_2621_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621_pp0_iter3_reg[7]),
        .Q(tmp_5_reg_2621_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[0]),
        .Q(tmp_5_reg_2621[0]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[1]),
        .Q(tmp_5_reg_2621[1]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[2]),
        .Q(tmp_5_reg_2621[2]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[3]),
        .Q(tmp_5_reg_2621[3]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[4]),
        .Q(tmp_5_reg_2621[4]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[5]),
        .Q(tmp_5_reg_2621[5]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[6]),
        .Q(tmp_5_reg_2621[6]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[7]),
        .Q(tmp_5_reg_2621[7]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633[0]),
        .Q(tmp_6_reg_2633_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633[1]),
        .Q(tmp_6_reg_2633_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633[2]),
        .Q(tmp_6_reg_2633_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633[3]),
        .Q(tmp_6_reg_2633_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633[4]),
        .Q(tmp_6_reg_2633_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633[5]),
        .Q(tmp_6_reg_2633_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633[6]),
        .Q(tmp_6_reg_2633_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633[7]),
        .Q(tmp_6_reg_2633_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633_pp0_iter1_reg[0]),
        .Q(tmp_6_reg_2633_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633_pp0_iter1_reg[1]),
        .Q(tmp_6_reg_2633_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633_pp0_iter1_reg[2]),
        .Q(tmp_6_reg_2633_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633_pp0_iter1_reg[3]),
        .Q(tmp_6_reg_2633_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633_pp0_iter1_reg[4]),
        .Q(tmp_6_reg_2633_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633_pp0_iter1_reg[5]),
        .Q(tmp_6_reg_2633_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633_pp0_iter1_reg[6]),
        .Q(tmp_6_reg_2633_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633_pp0_iter1_reg[7]),
        .Q(tmp_6_reg_2633_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633_pp0_iter2_reg[0]),
        .Q(tmp_6_reg_2633_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633_pp0_iter2_reg[1]),
        .Q(tmp_6_reg_2633_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633_pp0_iter2_reg[2]),
        .Q(tmp_6_reg_2633_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633_pp0_iter2_reg[3]),
        .Q(tmp_6_reg_2633_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633_pp0_iter2_reg[4]),
        .Q(tmp_6_reg_2633_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633_pp0_iter2_reg[5]),
        .Q(tmp_6_reg_2633_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633_pp0_iter2_reg[6]),
        .Q(tmp_6_reg_2633_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633_pp0_iter2_reg[7]),
        .Q(tmp_6_reg_2633_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633_pp0_iter3_reg[0]),
        .Q(tmp_6_reg_2633_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633_pp0_iter3_reg[1]),
        .Q(tmp_6_reg_2633_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633_pp0_iter3_reg[2]),
        .Q(tmp_6_reg_2633_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633_pp0_iter3_reg[3]),
        .Q(tmp_6_reg_2633_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633_pp0_iter3_reg[4]),
        .Q(tmp_6_reg_2633_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633_pp0_iter3_reg[5]),
        .Q(tmp_6_reg_2633_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633_pp0_iter3_reg[6]),
        .Q(tmp_6_reg_2633_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633_pp0_iter3_reg[7]),
        .Q(tmp_6_reg_2633_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_0_val_int_reg_reg_n_5_[8] ),
        .Q(tmp_6_reg_2633[0]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_0_val_int_reg_reg_n_5_[9] ),
        .Q(tmp_6_reg_2633[1]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_0_val_int_reg_reg_n_5_[10] ),
        .Q(tmp_6_reg_2633[2]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_0_val_int_reg_reg_n_5_[11] ),
        .Q(tmp_6_reg_2633[3]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_0_val_int_reg_reg_n_5_[12] ),
        .Q(tmp_6_reg_2633[4]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_0_val_int_reg_reg_n_5_[13] ),
        .Q(tmp_6_reg_2633[5]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_0_val_int_reg_reg_n_5_[14] ),
        .Q(tmp_6_reg_2633[6]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_0_val_int_reg_reg_n_5_[15] ),
        .Q(tmp_6_reg_2633[7]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645[0]),
        .Q(tmp_7_reg_2645_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645[1]),
        .Q(tmp_7_reg_2645_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645[2]),
        .Q(tmp_7_reg_2645_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645[3]),
        .Q(tmp_7_reg_2645_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645[4]),
        .Q(tmp_7_reg_2645_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645[5]),
        .Q(tmp_7_reg_2645_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645[6]),
        .Q(tmp_7_reg_2645_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645[7]),
        .Q(tmp_7_reg_2645_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645_pp0_iter1_reg[0]),
        .Q(tmp_7_reg_2645_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645_pp0_iter1_reg[1]),
        .Q(tmp_7_reg_2645_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645_pp0_iter1_reg[2]),
        .Q(tmp_7_reg_2645_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645_pp0_iter1_reg[3]),
        .Q(tmp_7_reg_2645_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645_pp0_iter1_reg[4]),
        .Q(tmp_7_reg_2645_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645_pp0_iter1_reg[5]),
        .Q(tmp_7_reg_2645_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645_pp0_iter1_reg[6]),
        .Q(tmp_7_reg_2645_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645_pp0_iter1_reg[7]),
        .Q(tmp_7_reg_2645_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645_pp0_iter2_reg[0]),
        .Q(tmp_7_reg_2645_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645_pp0_iter2_reg[1]),
        .Q(tmp_7_reg_2645_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645_pp0_iter2_reg[2]),
        .Q(tmp_7_reg_2645_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645_pp0_iter2_reg[3]),
        .Q(tmp_7_reg_2645_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645_pp0_iter2_reg[4]),
        .Q(tmp_7_reg_2645_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645_pp0_iter2_reg[5]),
        .Q(tmp_7_reg_2645_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645_pp0_iter2_reg[6]),
        .Q(tmp_7_reg_2645_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645_pp0_iter2_reg[7]),
        .Q(tmp_7_reg_2645_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645_pp0_iter3_reg[0]),
        .Q(tmp_7_reg_2645_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645_pp0_iter3_reg[1]),
        .Q(tmp_7_reg_2645_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645_pp0_iter3_reg[2]),
        .Q(tmp_7_reg_2645_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645_pp0_iter3_reg[3]),
        .Q(tmp_7_reg_2645_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645_pp0_iter3_reg[4]),
        .Q(tmp_7_reg_2645_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645_pp0_iter3_reg[5]),
        .Q(tmp_7_reg_2645_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645_pp0_iter3_reg[6]),
        .Q(tmp_7_reg_2645_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645_pp0_iter3_reg[7]),
        .Q(tmp_7_reg_2645_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_1_val_int_reg_reg_n_5_[8] ),
        .Q(tmp_7_reg_2645[0]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_1_val_int_reg_reg_n_5_[9] ),
        .Q(tmp_7_reg_2645[1]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_1_val_int_reg_reg_n_5_[10] ),
        .Q(tmp_7_reg_2645[2]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_1_val_int_reg_reg_n_5_[11] ),
        .Q(tmp_7_reg_2645[3]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_1_val_int_reg_reg_n_5_[12] ),
        .Q(tmp_7_reg_2645[4]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_1_val_int_reg_reg_n_5_[13] ),
        .Q(tmp_7_reg_2645[5]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_1_val_int_reg_reg_n_5_[14] ),
        .Q(tmp_7_reg_2645[6]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_1_val_int_reg_reg_n_5_[15] ),
        .Q(tmp_7_reg_2645[7]),
        .R(1'b0));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_8_reg_2657_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_8_reg_2657_pp0_iter3_reg_reg[0]_srl4 " *) 
  SRL16E \tmp_8_reg_2657_pp0_iter3_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\src_buf_2_2_val_int_reg_reg_n_5_[8] ),
        .Q(\tmp_8_reg_2657_pp0_iter3_reg_reg[0]_srl4_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_8_reg_2657_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_8_reg_2657_pp0_iter3_reg_reg[1]_srl4 " *) 
  SRL16E \tmp_8_reg_2657_pp0_iter3_reg_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\src_buf_2_2_val_int_reg_reg_n_5_[9] ),
        .Q(\tmp_8_reg_2657_pp0_iter3_reg_reg[1]_srl4_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_8_reg_2657_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_8_reg_2657_pp0_iter3_reg_reg[2]_srl4 " *) 
  SRL16E \tmp_8_reg_2657_pp0_iter3_reg_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\src_buf_2_2_val_int_reg_reg_n_5_[10] ),
        .Q(\tmp_8_reg_2657_pp0_iter3_reg_reg[2]_srl4_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_8_reg_2657_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_8_reg_2657_pp0_iter3_reg_reg[3]_srl4 " *) 
  SRL16E \tmp_8_reg_2657_pp0_iter3_reg_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\src_buf_2_2_val_int_reg_reg_n_5_[11] ),
        .Q(\tmp_8_reg_2657_pp0_iter3_reg_reg[3]_srl4_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_8_reg_2657_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_8_reg_2657_pp0_iter3_reg_reg[4]_srl4 " *) 
  SRL16E \tmp_8_reg_2657_pp0_iter3_reg_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\src_buf_2_2_val_int_reg_reg_n_5_[12] ),
        .Q(\tmp_8_reg_2657_pp0_iter3_reg_reg[4]_srl4_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_8_reg_2657_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_8_reg_2657_pp0_iter3_reg_reg[5]_srl4 " *) 
  SRL16E \tmp_8_reg_2657_pp0_iter3_reg_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\src_buf_2_2_val_int_reg_reg_n_5_[13] ),
        .Q(\tmp_8_reg_2657_pp0_iter3_reg_reg[5]_srl4_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_8_reg_2657_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_8_reg_2657_pp0_iter3_reg_reg[6]_srl4 " *) 
  SRL16E \tmp_8_reg_2657_pp0_iter3_reg_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\src_buf_2_2_val_int_reg_reg_n_5_[14] ),
        .Q(\tmp_8_reg_2657_pp0_iter3_reg_reg[6]_srl4_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_8_reg_2657_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_8_reg_2657_pp0_iter3_reg_reg[7]_srl4 " *) 
  SRL16E \tmp_8_reg_2657_pp0_iter3_reg_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\src_buf_2_2_val_int_reg_reg_n_5_[15] ),
        .Q(\tmp_8_reg_2657_pp0_iter3_reg_reg[7]_srl4_n_5 ));
  FDRE \tmp_8_reg_2657_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_8_reg_2657_pp0_iter3_reg_reg[0]_srl4_n_5 ),
        .Q(tmp_8_reg_2657_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \tmp_8_reg_2657_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_8_reg_2657_pp0_iter3_reg_reg[1]_srl4_n_5 ),
        .Q(tmp_8_reg_2657_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \tmp_8_reg_2657_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_8_reg_2657_pp0_iter3_reg_reg[2]_srl4_n_5 ),
        .Q(tmp_8_reg_2657_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \tmp_8_reg_2657_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_8_reg_2657_pp0_iter3_reg_reg[3]_srl4_n_5 ),
        .Q(tmp_8_reg_2657_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \tmp_8_reg_2657_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_8_reg_2657_pp0_iter3_reg_reg[4]_srl4_n_5 ),
        .Q(tmp_8_reg_2657_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \tmp_8_reg_2657_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_8_reg_2657_pp0_iter3_reg_reg[5]_srl4_n_5 ),
        .Q(tmp_8_reg_2657_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \tmp_8_reg_2657_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_8_reg_2657_pp0_iter3_reg_reg[6]_srl4_n_5 ),
        .Q(tmp_8_reg_2657_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \tmp_8_reg_2657_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_8_reg_2657_pp0_iter3_reg_reg[7]_srl4_n_5 ),
        .Q(tmp_8_reg_2657_pp0_iter4_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_9_reg_2683_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_9_reg_2683_pp0_iter3_reg_reg[0]_srl3 " *) 
  SRL16E \tmp_9_reg_2683_pp0_iter3_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_9_reg_2683[0]),
        .Q(\tmp_9_reg_2683_pp0_iter3_reg_reg[0]_srl3_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_9_reg_2683_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_9_reg_2683_pp0_iter3_reg_reg[1]_srl3 " *) 
  SRL16E \tmp_9_reg_2683_pp0_iter3_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_9_reg_2683[1]),
        .Q(\tmp_9_reg_2683_pp0_iter3_reg_reg[1]_srl3_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_9_reg_2683_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_9_reg_2683_pp0_iter3_reg_reg[2]_srl3 " *) 
  SRL16E \tmp_9_reg_2683_pp0_iter3_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_9_reg_2683[2]),
        .Q(\tmp_9_reg_2683_pp0_iter3_reg_reg[2]_srl3_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_9_reg_2683_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_9_reg_2683_pp0_iter3_reg_reg[3]_srl3 " *) 
  SRL16E \tmp_9_reg_2683_pp0_iter3_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_9_reg_2683[3]),
        .Q(\tmp_9_reg_2683_pp0_iter3_reg_reg[3]_srl3_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_9_reg_2683_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_9_reg_2683_pp0_iter3_reg_reg[4]_srl3 " *) 
  SRL16E \tmp_9_reg_2683_pp0_iter3_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_9_reg_2683[4]),
        .Q(\tmp_9_reg_2683_pp0_iter3_reg_reg[4]_srl3_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_9_reg_2683_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_9_reg_2683_pp0_iter3_reg_reg[5]_srl3 " *) 
  SRL16E \tmp_9_reg_2683_pp0_iter3_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_9_reg_2683[5]),
        .Q(\tmp_9_reg_2683_pp0_iter3_reg_reg[5]_srl3_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_9_reg_2683_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_9_reg_2683_pp0_iter3_reg_reg[6]_srl3 " *) 
  SRL16E \tmp_9_reg_2683_pp0_iter3_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_9_reg_2683[6]),
        .Q(\tmp_9_reg_2683_pp0_iter3_reg_reg[6]_srl3_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_9_reg_2683_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_9_reg_2683_pp0_iter3_reg_reg[7]_srl3 " *) 
  SRL16E \tmp_9_reg_2683_pp0_iter3_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_9_reg_2683[7]),
        .Q(\tmp_9_reg_2683_pp0_iter3_reg_reg[7]_srl3_n_5 ));
  FDRE \tmp_9_reg_2683_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_9_reg_2683_pp0_iter3_reg_reg[0]_srl3_n_5 ),
        .Q(tmp_9_reg_2683_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \tmp_9_reg_2683_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_9_reg_2683_pp0_iter3_reg_reg[1]_srl3_n_5 ),
        .Q(tmp_9_reg_2683_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \tmp_9_reg_2683_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_9_reg_2683_pp0_iter3_reg_reg[2]_srl3_n_5 ),
        .Q(tmp_9_reg_2683_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \tmp_9_reg_2683_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_9_reg_2683_pp0_iter3_reg_reg[3]_srl3_n_5 ),
        .Q(tmp_9_reg_2683_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \tmp_9_reg_2683_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_9_reg_2683_pp0_iter3_reg_reg[4]_srl3_n_5 ),
        .Q(tmp_9_reg_2683_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \tmp_9_reg_2683_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_9_reg_2683_pp0_iter3_reg_reg[5]_srl3_n_5 ),
        .Q(tmp_9_reg_2683_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \tmp_9_reg_2683_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_9_reg_2683_pp0_iter3_reg_reg[6]_srl3_n_5 ),
        .Q(tmp_9_reg_2683_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \tmp_9_reg_2683_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_9_reg_2683_pp0_iter3_reg_reg[7]_srl3_n_5 ),
        .Q(tmp_9_reg_2683_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \tmp_9_reg_2683_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_9_fu_498_p4[0]),
        .Q(tmp_9_reg_2683[0]),
        .R(1'b0));
  FDRE \tmp_9_reg_2683_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_9_fu_498_p4[1]),
        .Q(tmp_9_reg_2683[1]),
        .R(1'b0));
  FDRE \tmp_9_reg_2683_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_9_fu_498_p4[2]),
        .Q(tmp_9_reg_2683[2]),
        .R(1'b0));
  FDRE \tmp_9_reg_2683_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_9_fu_498_p4[3]),
        .Q(tmp_9_reg_2683[3]),
        .R(1'b0));
  FDRE \tmp_9_reg_2683_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_9_fu_498_p4[4]),
        .Q(tmp_9_reg_2683[4]),
        .R(1'b0));
  FDRE \tmp_9_reg_2683_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_9_fu_498_p4[5]),
        .Q(tmp_9_reg_2683[5]),
        .R(1'b0));
  FDRE \tmp_9_reg_2683_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_9_fu_498_p4[6]),
        .Q(tmp_9_reg_2683[6]),
        .R(1'b0));
  FDRE \tmp_9_reg_2683_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_9_fu_498_p4[7]),
        .Q(tmp_9_reg_2683[7]),
        .R(1'b0));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_s_reg_2575_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_s_reg_2575_pp0_iter3_reg_reg[0]_srl3 " *) 
  SRL16E \tmp_s_reg_2575_pp0_iter3_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_s_reg_2575[0]),
        .Q(\tmp_s_reg_2575_pp0_iter3_reg_reg[0]_srl3_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_s_reg_2575_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_s_reg_2575_pp0_iter3_reg_reg[1]_srl3 " *) 
  SRL16E \tmp_s_reg_2575_pp0_iter3_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_s_reg_2575[1]),
        .Q(\tmp_s_reg_2575_pp0_iter3_reg_reg[1]_srl3_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_s_reg_2575_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_s_reg_2575_pp0_iter3_reg_reg[2]_srl3 " *) 
  SRL16E \tmp_s_reg_2575_pp0_iter3_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_s_reg_2575[2]),
        .Q(\tmp_s_reg_2575_pp0_iter3_reg_reg[2]_srl3_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_s_reg_2575_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_s_reg_2575_pp0_iter3_reg_reg[3]_srl3 " *) 
  SRL16E \tmp_s_reg_2575_pp0_iter3_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_s_reg_2575[3]),
        .Q(\tmp_s_reg_2575_pp0_iter3_reg_reg[3]_srl3_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_s_reg_2575_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_s_reg_2575_pp0_iter3_reg_reg[4]_srl3 " *) 
  SRL16E \tmp_s_reg_2575_pp0_iter3_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_s_reg_2575[4]),
        .Q(\tmp_s_reg_2575_pp0_iter3_reg_reg[4]_srl3_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_s_reg_2575_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_s_reg_2575_pp0_iter3_reg_reg[5]_srl3 " *) 
  SRL16E \tmp_s_reg_2575_pp0_iter3_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_s_reg_2575[5]),
        .Q(\tmp_s_reg_2575_pp0_iter3_reg_reg[5]_srl3_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_s_reg_2575_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_s_reg_2575_pp0_iter3_reg_reg[6]_srl3 " *) 
  SRL16E \tmp_s_reg_2575_pp0_iter3_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_s_reg_2575[6]),
        .Q(\tmp_s_reg_2575_pp0_iter3_reg_reg[6]_srl3_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_s_reg_2575_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_s_reg_2575_pp0_iter3_reg_reg[7]_srl3 " *) 
  SRL16E \tmp_s_reg_2575_pp0_iter3_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_s_reg_2575[7]),
        .Q(\tmp_s_reg_2575_pp0_iter3_reg_reg[7]_srl3_n_5 ));
  FDRE \tmp_s_reg_2575_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_s_reg_2575_pp0_iter3_reg_reg[0]_srl3_n_5 ),
        .Q(tmp_s_reg_2575_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \tmp_s_reg_2575_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_s_reg_2575_pp0_iter3_reg_reg[1]_srl3_n_5 ),
        .Q(tmp_s_reg_2575_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \tmp_s_reg_2575_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_s_reg_2575_pp0_iter3_reg_reg[2]_srl3_n_5 ),
        .Q(tmp_s_reg_2575_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \tmp_s_reg_2575_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_s_reg_2575_pp0_iter3_reg_reg[3]_srl3_n_5 ),
        .Q(tmp_s_reg_2575_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \tmp_s_reg_2575_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_s_reg_2575_pp0_iter3_reg_reg[4]_srl3_n_5 ),
        .Q(tmp_s_reg_2575_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \tmp_s_reg_2575_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_s_reg_2575_pp0_iter3_reg_reg[5]_srl3_n_5 ),
        .Q(tmp_s_reg_2575_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \tmp_s_reg_2575_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_s_reg_2575_pp0_iter3_reg_reg[6]_srl3_n_5 ),
        .Q(tmp_s_reg_2575_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \tmp_s_reg_2575_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_s_reg_2575_pp0_iter3_reg_reg[7]_srl3_n_5 ),
        .Q(tmp_s_reg_2575_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \tmp_s_reg_2575_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_s_fu_276_p4[0]),
        .Q(tmp_s_reg_2575[0]),
        .R(1'b0));
  FDRE \tmp_s_reg_2575_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_s_fu_276_p4[1]),
        .Q(tmp_s_reg_2575[1]),
        .R(1'b0));
  FDRE \tmp_s_reg_2575_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_s_fu_276_p4[2]),
        .Q(tmp_s_reg_2575[2]),
        .R(1'b0));
  FDRE \tmp_s_reg_2575_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_s_fu_276_p4[3]),
        .Q(tmp_s_reg_2575[3]),
        .R(1'b0));
  FDRE \tmp_s_reg_2575_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_s_fu_276_p4[4]),
        .Q(tmp_s_reg_2575[4]),
        .R(1'b0));
  FDRE \tmp_s_reg_2575_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_s_fu_276_p4[5]),
        .Q(tmp_s_reg_2575[5]),
        .R(1'b0));
  FDRE \tmp_s_reg_2575_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_s_fu_276_p4[6]),
        .Q(tmp_s_reg_2575[6]),
        .R(1'b0));
  FDRE \tmp_s_reg_2575_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_s_fu_276_p4[7]),
        .Q(tmp_s_reg_2575[7]),
        .R(1'b0));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_1_reg_2475_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[0]_srl3 " *) 
  SRL16E \trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_1_reg_2475[0]),
        .Q(\trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[0]_srl3_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_1_reg_2475_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[1]_srl3 " *) 
  SRL16E \trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_1_reg_2475[1]),
        .Q(\trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[1]_srl3_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_1_reg_2475_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[2]_srl3 " *) 
  SRL16E \trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_1_reg_2475[2]),
        .Q(\trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[2]_srl3_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_1_reg_2475_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[3]_srl3 " *) 
  SRL16E \trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_1_reg_2475[3]),
        .Q(\trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[3]_srl3_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_1_reg_2475_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[4]_srl3 " *) 
  SRL16E \trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_1_reg_2475[4]),
        .Q(\trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[4]_srl3_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_1_reg_2475_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[5]_srl3 " *) 
  SRL16E \trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_1_reg_2475[5]),
        .Q(\trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[5]_srl3_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_1_reg_2475_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[6]_srl3 " *) 
  SRL16E \trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_1_reg_2475[6]),
        .Q(\trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[6]_srl3_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_1_reg_2475_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[7]_srl3 " *) 
  SRL16E \trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_1_reg_2475[7]),
        .Q(\trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[7]_srl3_n_5 ));
  FDRE \trunc_ln73_1_reg_2475_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[0]_srl3_n_5 ),
        .Q(trunc_ln73_1_reg_2475_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln73_1_reg_2475_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[1]_srl3_n_5 ),
        .Q(trunc_ln73_1_reg_2475_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln73_1_reg_2475_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[2]_srl3_n_5 ),
        .Q(trunc_ln73_1_reg_2475_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln73_1_reg_2475_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[3]_srl3_n_5 ),
        .Q(trunc_ln73_1_reg_2475_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln73_1_reg_2475_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[4]_srl3_n_5 ),
        .Q(trunc_ln73_1_reg_2475_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln73_1_reg_2475_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[5]_srl3_n_5 ),
        .Q(trunc_ln73_1_reg_2475_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln73_1_reg_2475_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[6]_srl3_n_5 ),
        .Q(trunc_ln73_1_reg_2475_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln73_1_reg_2475_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[7]_srl3_n_5 ),
        .Q(trunc_ln73_1_reg_2475_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln73_1_reg_2475_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_0_1_val_int_reg_reg_n_5_[0] ),
        .Q(trunc_ln73_1_reg_2475[0]),
        .R(1'b0));
  FDRE \trunc_ln73_1_reg_2475_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_0_1_val_int_reg_reg_n_5_[1] ),
        .Q(trunc_ln73_1_reg_2475[1]),
        .R(1'b0));
  FDRE \trunc_ln73_1_reg_2475_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_0_1_val_int_reg_reg_n_5_[2] ),
        .Q(trunc_ln73_1_reg_2475[2]),
        .R(1'b0));
  FDRE \trunc_ln73_1_reg_2475_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_0_1_val_int_reg_reg_n_5_[3] ),
        .Q(trunc_ln73_1_reg_2475[3]),
        .R(1'b0));
  FDRE \trunc_ln73_1_reg_2475_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_0_1_val_int_reg_reg_n_5_[4] ),
        .Q(trunc_ln73_1_reg_2475[4]),
        .R(1'b0));
  FDRE \trunc_ln73_1_reg_2475_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_0_1_val_int_reg_reg_n_5_[5] ),
        .Q(trunc_ln73_1_reg_2475[5]),
        .R(1'b0));
  FDRE \trunc_ln73_1_reg_2475_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_0_1_val_int_reg_reg_n_5_[6] ),
        .Q(trunc_ln73_1_reg_2475[6]),
        .R(1'b0));
  FDRE \trunc_ln73_1_reg_2475_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_0_1_val_int_reg_reg_n_5_[7] ),
        .Q(trunc_ln73_1_reg_2475[7]),
        .R(1'b0));
  FDRE \trunc_ln73_2_reg_2483_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_2_reg_2483[0]),
        .Q(trunc_ln73_2_reg_2483_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln73_2_reg_2483_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_2_reg_2483[1]),
        .Q(trunc_ln73_2_reg_2483_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln73_2_reg_2483_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_2_reg_2483[2]),
        .Q(trunc_ln73_2_reg_2483_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln73_2_reg_2483_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_2_reg_2483[3]),
        .Q(trunc_ln73_2_reg_2483_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln73_2_reg_2483_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_2_reg_2483[4]),
        .Q(trunc_ln73_2_reg_2483_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln73_2_reg_2483_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_2_reg_2483[5]),
        .Q(trunc_ln73_2_reg_2483_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln73_2_reg_2483_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_2_reg_2483[6]),
        .Q(trunc_ln73_2_reg_2483_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln73_2_reg_2483_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_2_reg_2483[7]),
        .Q(trunc_ln73_2_reg_2483_pp0_iter1_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_2_reg_2483_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[0]_srl2 " *) 
  SRL16E \trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_2_reg_2483_pp0_iter1_reg[0]),
        .Q(\trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[0]_srl2_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_2_reg_2483_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[1]_srl2 " *) 
  SRL16E \trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_2_reg_2483_pp0_iter1_reg[1]),
        .Q(\trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[1]_srl2_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_2_reg_2483_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[2]_srl2 " *) 
  SRL16E \trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_2_reg_2483_pp0_iter1_reg[2]),
        .Q(\trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[2]_srl2_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_2_reg_2483_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[3]_srl2 " *) 
  SRL16E \trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_2_reg_2483_pp0_iter1_reg[3]),
        .Q(\trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[3]_srl2_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_2_reg_2483_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[4]_srl2 " *) 
  SRL16E \trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_2_reg_2483_pp0_iter1_reg[4]),
        .Q(\trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[4]_srl2_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_2_reg_2483_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[5]_srl2 " *) 
  SRL16E \trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_2_reg_2483_pp0_iter1_reg[5]),
        .Q(\trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[5]_srl2_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_2_reg_2483_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[6]_srl2 " *) 
  SRL16E \trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_2_reg_2483_pp0_iter1_reg[6]),
        .Q(\trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[6]_srl2_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_2_reg_2483_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[7]_srl2 " *) 
  SRL16E \trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_2_reg_2483_pp0_iter1_reg[7]),
        .Q(\trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[7]_srl2_n_5 ));
  FDRE \trunc_ln73_2_reg_2483_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[0]_srl2_n_5 ),
        .Q(trunc_ln73_2_reg_2483_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln73_2_reg_2483_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[1]_srl2_n_5 ),
        .Q(trunc_ln73_2_reg_2483_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln73_2_reg_2483_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[2]_srl2_n_5 ),
        .Q(trunc_ln73_2_reg_2483_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln73_2_reg_2483_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[3]_srl2_n_5 ),
        .Q(trunc_ln73_2_reg_2483_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln73_2_reg_2483_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[4]_srl2_n_5 ),
        .Q(trunc_ln73_2_reg_2483_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln73_2_reg_2483_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[5]_srl2_n_5 ),
        .Q(trunc_ln73_2_reg_2483_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln73_2_reg_2483_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[6]_srl2_n_5 ),
        .Q(trunc_ln73_2_reg_2483_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln73_2_reg_2483_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[7]_srl2_n_5 ),
        .Q(trunc_ln73_2_reg_2483_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln73_2_reg_2483_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_0_2_val_int_reg_reg_n_5_[0] ),
        .Q(trunc_ln73_2_reg_2483[0]),
        .R(1'b0));
  FDRE \trunc_ln73_2_reg_2483_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_0_2_val_int_reg_reg_n_5_[1] ),
        .Q(trunc_ln73_2_reg_2483[1]),
        .R(1'b0));
  FDRE \trunc_ln73_2_reg_2483_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_0_2_val_int_reg_reg_n_5_[2] ),
        .Q(trunc_ln73_2_reg_2483[2]),
        .R(1'b0));
  FDRE \trunc_ln73_2_reg_2483_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_0_2_val_int_reg_reg_n_5_[3] ),
        .Q(trunc_ln73_2_reg_2483[3]),
        .R(1'b0));
  FDRE \trunc_ln73_2_reg_2483_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_0_2_val_int_reg_reg_n_5_[4] ),
        .Q(trunc_ln73_2_reg_2483[4]),
        .R(1'b0));
  FDRE \trunc_ln73_2_reg_2483_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_0_2_val_int_reg_reg_n_5_[5] ),
        .Q(trunc_ln73_2_reg_2483[5]),
        .R(1'b0));
  FDRE \trunc_ln73_2_reg_2483_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_0_2_val_int_reg_reg_n_5_[6] ),
        .Q(trunc_ln73_2_reg_2483[6]),
        .R(1'b0));
  FDRE \trunc_ln73_2_reg_2483_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_0_2_val_int_reg_reg_n_5_[7] ),
        .Q(trunc_ln73_2_reg_2483[7]),
        .R(1'b0));
  FDRE \trunc_ln73_3_reg_2493_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_3_reg_2493[0]),
        .Q(trunc_ln73_3_reg_2493_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln73_3_reg_2493_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_3_reg_2493[1]),
        .Q(trunc_ln73_3_reg_2493_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln73_3_reg_2493_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_3_reg_2493[2]),
        .Q(trunc_ln73_3_reg_2493_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln73_3_reg_2493_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_3_reg_2493[3]),
        .Q(trunc_ln73_3_reg_2493_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln73_3_reg_2493_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_3_reg_2493[4]),
        .Q(trunc_ln73_3_reg_2493_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln73_3_reg_2493_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_3_reg_2493[5]),
        .Q(trunc_ln73_3_reg_2493_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln73_3_reg_2493_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_3_reg_2493[6]),
        .Q(trunc_ln73_3_reg_2493_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln73_3_reg_2493_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_3_reg_2493[7]),
        .Q(trunc_ln73_3_reg_2493_pp0_iter1_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_3_reg_2493_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[0]_srl2 " *) 
  SRL16E \trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_3_reg_2493_pp0_iter1_reg[0]),
        .Q(\trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[0]_srl2_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_3_reg_2493_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[1]_srl2 " *) 
  SRL16E \trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_3_reg_2493_pp0_iter1_reg[1]),
        .Q(\trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[1]_srl2_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_3_reg_2493_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[2]_srl2 " *) 
  SRL16E \trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_3_reg_2493_pp0_iter1_reg[2]),
        .Q(\trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[2]_srl2_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_3_reg_2493_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[3]_srl2 " *) 
  SRL16E \trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_3_reg_2493_pp0_iter1_reg[3]),
        .Q(\trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[3]_srl2_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_3_reg_2493_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[4]_srl2 " *) 
  SRL16E \trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_3_reg_2493_pp0_iter1_reg[4]),
        .Q(\trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[4]_srl2_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_3_reg_2493_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[5]_srl2 " *) 
  SRL16E \trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_3_reg_2493_pp0_iter1_reg[5]),
        .Q(\trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[5]_srl2_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_3_reg_2493_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[6]_srl2 " *) 
  SRL16E \trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_3_reg_2493_pp0_iter1_reg[6]),
        .Q(\trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[6]_srl2_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_3_reg_2493_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[7]_srl2 " *) 
  SRL16E \trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_3_reg_2493_pp0_iter1_reg[7]),
        .Q(\trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[7]_srl2_n_5 ));
  FDRE \trunc_ln73_3_reg_2493_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[0]_srl2_n_5 ),
        .Q(trunc_ln73_3_reg_2493_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln73_3_reg_2493_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[1]_srl2_n_5 ),
        .Q(trunc_ln73_3_reg_2493_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln73_3_reg_2493_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[2]_srl2_n_5 ),
        .Q(trunc_ln73_3_reg_2493_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln73_3_reg_2493_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[3]_srl2_n_5 ),
        .Q(trunc_ln73_3_reg_2493_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln73_3_reg_2493_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[4]_srl2_n_5 ),
        .Q(trunc_ln73_3_reg_2493_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln73_3_reg_2493_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[5]_srl2_n_5 ),
        .Q(trunc_ln73_3_reg_2493_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln73_3_reg_2493_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[6]_srl2_n_5 ),
        .Q(trunc_ln73_3_reg_2493_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln73_3_reg_2493_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[7]_srl2_n_5 ),
        .Q(trunc_ln73_3_reg_2493_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln73_3_reg_2493_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_0_val_int_reg_reg_n_5_[0] ),
        .Q(trunc_ln73_3_reg_2493[0]),
        .R(1'b0));
  FDRE \trunc_ln73_3_reg_2493_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_0_val_int_reg_reg_n_5_[1] ),
        .Q(trunc_ln73_3_reg_2493[1]),
        .R(1'b0));
  FDRE \trunc_ln73_3_reg_2493_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_0_val_int_reg_reg_n_5_[2] ),
        .Q(trunc_ln73_3_reg_2493[2]),
        .R(1'b0));
  FDRE \trunc_ln73_3_reg_2493_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_0_val_int_reg_reg_n_5_[3] ),
        .Q(trunc_ln73_3_reg_2493[3]),
        .R(1'b0));
  FDRE \trunc_ln73_3_reg_2493_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_0_val_int_reg_reg_n_5_[4] ),
        .Q(trunc_ln73_3_reg_2493[4]),
        .R(1'b0));
  FDRE \trunc_ln73_3_reg_2493_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_0_val_int_reg_reg_n_5_[5] ),
        .Q(trunc_ln73_3_reg_2493[5]),
        .R(1'b0));
  FDRE \trunc_ln73_3_reg_2493_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_0_val_int_reg_reg_n_5_[6] ),
        .Q(trunc_ln73_3_reg_2493[6]),
        .R(1'b0));
  FDRE \trunc_ln73_3_reg_2493_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_0_val_int_reg_reg_n_5_[7] ),
        .Q(trunc_ln73_3_reg_2493[7]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503[0]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503[1]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503[2]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503[3]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503[4]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503[5]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503[6]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503[7]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503_pp0_iter1_reg[0]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503_pp0_iter1_reg[1]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503_pp0_iter1_reg[2]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503_pp0_iter1_reg[3]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503_pp0_iter1_reg[4]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503_pp0_iter1_reg[5]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503_pp0_iter1_reg[6]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503_pp0_iter1_reg[7]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503_pp0_iter2_reg[0]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503_pp0_iter2_reg[1]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503_pp0_iter2_reg[2]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503_pp0_iter2_reg[3]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503_pp0_iter2_reg[4]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503_pp0_iter2_reg[5]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503_pp0_iter2_reg[6]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503_pp0_iter2_reg[7]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503_pp0_iter3_reg[0]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503_pp0_iter3_reg[1]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503_pp0_iter3_reg[2]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503_pp0_iter3_reg[3]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503_pp0_iter3_reg[4]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503_pp0_iter3_reg[5]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503_pp0_iter3_reg[6]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503_pp0_iter3_reg[7]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_1_val_int_reg_reg_n_5_[0] ),
        .Q(trunc_ln73_4_reg_2503[0]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_1_val_int_reg_reg_n_5_[1] ),
        .Q(trunc_ln73_4_reg_2503[1]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_1_val_int_reg_reg_n_5_[2] ),
        .Q(trunc_ln73_4_reg_2503[2]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_1_val_int_reg_reg_n_5_[3] ),
        .Q(trunc_ln73_4_reg_2503[3]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_1_val_int_reg_reg_n_5_[4] ),
        .Q(trunc_ln73_4_reg_2503[4]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_1_val_int_reg_reg_n_5_[5] ),
        .Q(trunc_ln73_4_reg_2503[5]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_1_val_int_reg_reg_n_5_[6] ),
        .Q(trunc_ln73_4_reg_2503[6]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_1_val_int_reg_reg_n_5_[7] ),
        .Q(trunc_ln73_4_reg_2503[7]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513[0]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513[1]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513[2]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513[3]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513[4]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513[5]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513[6]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513[7]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513_pp0_iter1_reg[0]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513_pp0_iter1_reg[1]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513_pp0_iter1_reg[2]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513_pp0_iter1_reg[3]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513_pp0_iter1_reg[4]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513_pp0_iter1_reg[5]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513_pp0_iter1_reg[6]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513_pp0_iter1_reg[7]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513_pp0_iter2_reg[0]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513_pp0_iter2_reg[1]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513_pp0_iter2_reg[2]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513_pp0_iter2_reg[3]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513_pp0_iter2_reg[4]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513_pp0_iter2_reg[5]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513_pp0_iter2_reg[6]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513_pp0_iter2_reg[7]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513_pp0_iter3_reg[0]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513_pp0_iter3_reg[1]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513_pp0_iter3_reg[2]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513_pp0_iter3_reg[3]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513_pp0_iter3_reg[4]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513_pp0_iter3_reg[5]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513_pp0_iter3_reg[6]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513_pp0_iter3_reg[7]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_2_val_int_reg_reg_n_5_[0] ),
        .Q(trunc_ln73_5_reg_2513[0]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_2_val_int_reg_reg_n_5_[1] ),
        .Q(trunc_ln73_5_reg_2513[1]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_2_val_int_reg_reg_n_5_[2] ),
        .Q(trunc_ln73_5_reg_2513[2]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_2_val_int_reg_reg_n_5_[3] ),
        .Q(trunc_ln73_5_reg_2513[3]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_2_val_int_reg_reg_n_5_[4] ),
        .Q(trunc_ln73_5_reg_2513[4]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_2_val_int_reg_reg_n_5_[5] ),
        .Q(trunc_ln73_5_reg_2513[5]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_2_val_int_reg_reg_n_5_[6] ),
        .Q(trunc_ln73_5_reg_2513[6]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_2_val_int_reg_reg_n_5_[7] ),
        .Q(trunc_ln73_5_reg_2513[7]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525[0]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525[1]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525[2]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525[3]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525[4]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525[5]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525[6]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525[7]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525_pp0_iter1_reg[0]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525_pp0_iter1_reg[1]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525_pp0_iter1_reg[2]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525_pp0_iter1_reg[3]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525_pp0_iter1_reg[4]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525_pp0_iter1_reg[5]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525_pp0_iter1_reg[6]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525_pp0_iter1_reg[7]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525_pp0_iter2_reg[0]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525_pp0_iter2_reg[1]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525_pp0_iter2_reg[2]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525_pp0_iter2_reg[3]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525_pp0_iter2_reg[4]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525_pp0_iter2_reg[5]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525_pp0_iter2_reg[6]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525_pp0_iter2_reg[7]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525_pp0_iter3_reg[0]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525_pp0_iter3_reg[1]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525_pp0_iter3_reg[2]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525_pp0_iter3_reg[3]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525_pp0_iter3_reg[4]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525_pp0_iter3_reg[5]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525_pp0_iter3_reg[6]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525_pp0_iter3_reg[7]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_0_val_int_reg_reg_n_5_[0] ),
        .Q(trunc_ln73_6_reg_2525[0]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_0_val_int_reg_reg_n_5_[1] ),
        .Q(trunc_ln73_6_reg_2525[1]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_0_val_int_reg_reg_n_5_[2] ),
        .Q(trunc_ln73_6_reg_2525[2]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_0_val_int_reg_reg_n_5_[3] ),
        .Q(trunc_ln73_6_reg_2525[3]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_0_val_int_reg_reg_n_5_[4] ),
        .Q(trunc_ln73_6_reg_2525[4]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_0_val_int_reg_reg_n_5_[5] ),
        .Q(trunc_ln73_6_reg_2525[5]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_0_val_int_reg_reg_n_5_[6] ),
        .Q(trunc_ln73_6_reg_2525[6]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_0_val_int_reg_reg_n_5_[7] ),
        .Q(trunc_ln73_6_reg_2525[7]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537[0]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537[1]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537[2]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537[3]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537[4]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537[5]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537[6]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537[7]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537_pp0_iter1_reg[0]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537_pp0_iter1_reg[1]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537_pp0_iter1_reg[2]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537_pp0_iter1_reg[3]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537_pp0_iter1_reg[4]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537_pp0_iter1_reg[5]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537_pp0_iter1_reg[6]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537_pp0_iter1_reg[7]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537_pp0_iter2_reg[0]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537_pp0_iter2_reg[1]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537_pp0_iter2_reg[2]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537_pp0_iter2_reg[3]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537_pp0_iter2_reg[4]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537_pp0_iter2_reg[5]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537_pp0_iter2_reg[6]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537_pp0_iter2_reg[7]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537_pp0_iter3_reg[0]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537_pp0_iter3_reg[1]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537_pp0_iter3_reg[2]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537_pp0_iter3_reg[3]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537_pp0_iter3_reg[4]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537_pp0_iter3_reg[5]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537_pp0_iter3_reg[6]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537_pp0_iter3_reg[7]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_1_val_int_reg_reg_n_5_[0] ),
        .Q(trunc_ln73_7_reg_2537[0]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_1_val_int_reg_reg_n_5_[1] ),
        .Q(trunc_ln73_7_reg_2537[1]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_1_val_int_reg_reg_n_5_[2] ),
        .Q(trunc_ln73_7_reg_2537[2]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_1_val_int_reg_reg_n_5_[3] ),
        .Q(trunc_ln73_7_reg_2537[3]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_1_val_int_reg_reg_n_5_[4] ),
        .Q(trunc_ln73_7_reg_2537[4]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_1_val_int_reg_reg_n_5_[5] ),
        .Q(trunc_ln73_7_reg_2537[5]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_1_val_int_reg_reg_n_5_[6] ),
        .Q(trunc_ln73_7_reg_2537[6]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_1_val_int_reg_reg_n_5_[7] ),
        .Q(trunc_ln73_7_reg_2537[7]),
        .R(1'b0));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_8_reg_2549_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[0]_srl4 " *) 
  SRL16E \trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\src_buf_2_2_val_int_reg_reg_n_5_[0] ),
        .Q(\trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[0]_srl4_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_8_reg_2549_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[1]_srl4 " *) 
  SRL16E \trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\src_buf_2_2_val_int_reg_reg_n_5_[1] ),
        .Q(\trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[1]_srl4_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_8_reg_2549_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[2]_srl4 " *) 
  SRL16E \trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\src_buf_2_2_val_int_reg_reg_n_5_[2] ),
        .Q(\trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[2]_srl4_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_8_reg_2549_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[3]_srl4 " *) 
  SRL16E \trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\src_buf_2_2_val_int_reg_reg_n_5_[3] ),
        .Q(\trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[3]_srl4_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_8_reg_2549_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[4]_srl4 " *) 
  SRL16E \trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\src_buf_2_2_val_int_reg_reg_n_5_[4] ),
        .Q(\trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[4]_srl4_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_8_reg_2549_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[5]_srl4 " *) 
  SRL16E \trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\src_buf_2_2_val_int_reg_reg_n_5_[5] ),
        .Q(\trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[5]_srl4_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_8_reg_2549_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[6]_srl4 " *) 
  SRL16E \trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\src_buf_2_2_val_int_reg_reg_n_5_[6] ),
        .Q(\trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[6]_srl4_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_8_reg_2549_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[7]_srl4 " *) 
  SRL16E \trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\src_buf_2_2_val_int_reg_reg_n_5_[7] ),
        .Q(\trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[7]_srl4_n_5 ));
  FDRE \trunc_ln73_8_reg_2549_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[0]_srl4_n_5 ),
        .Q(trunc_ln73_8_reg_2549_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln73_8_reg_2549_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[1]_srl4_n_5 ),
        .Q(trunc_ln73_8_reg_2549_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln73_8_reg_2549_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[2]_srl4_n_5 ),
        .Q(trunc_ln73_8_reg_2549_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln73_8_reg_2549_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[3]_srl4_n_5 ),
        .Q(trunc_ln73_8_reg_2549_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln73_8_reg_2549_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[4]_srl4_n_5 ),
        .Q(trunc_ln73_8_reg_2549_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln73_8_reg_2549_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[5]_srl4_n_5 ),
        .Q(trunc_ln73_8_reg_2549_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln73_8_reg_2549_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[6]_srl4_n_5 ),
        .Q(trunc_ln73_8_reg_2549_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln73_8_reg_2549_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[7]_srl4_n_5 ),
        .Q(trunc_ln73_8_reg_2549_pp0_iter4_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_reg_2467_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_reg_2467_pp0_iter3_reg_reg[0]_srl3 " *) 
  SRL16E \trunc_ln73_reg_2467_pp0_iter3_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_reg_2467[0]),
        .Q(\trunc_ln73_reg_2467_pp0_iter3_reg_reg[0]_srl3_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_reg_2467_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_reg_2467_pp0_iter3_reg_reg[1]_srl3 " *) 
  SRL16E \trunc_ln73_reg_2467_pp0_iter3_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_reg_2467[1]),
        .Q(\trunc_ln73_reg_2467_pp0_iter3_reg_reg[1]_srl3_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_reg_2467_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_reg_2467_pp0_iter3_reg_reg[2]_srl3 " *) 
  SRL16E \trunc_ln73_reg_2467_pp0_iter3_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_reg_2467[2]),
        .Q(\trunc_ln73_reg_2467_pp0_iter3_reg_reg[2]_srl3_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_reg_2467_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_reg_2467_pp0_iter3_reg_reg[3]_srl3 " *) 
  SRL16E \trunc_ln73_reg_2467_pp0_iter3_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_reg_2467[3]),
        .Q(\trunc_ln73_reg_2467_pp0_iter3_reg_reg[3]_srl3_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_reg_2467_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_reg_2467_pp0_iter3_reg_reg[4]_srl3 " *) 
  SRL16E \trunc_ln73_reg_2467_pp0_iter3_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_reg_2467[4]),
        .Q(\trunc_ln73_reg_2467_pp0_iter3_reg_reg[4]_srl3_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_reg_2467_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_reg_2467_pp0_iter3_reg_reg[5]_srl3 " *) 
  SRL16E \trunc_ln73_reg_2467_pp0_iter3_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_reg_2467[5]),
        .Q(\trunc_ln73_reg_2467_pp0_iter3_reg_reg[5]_srl3_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_reg_2467_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_reg_2467_pp0_iter3_reg_reg[6]_srl3 " *) 
  SRL16E \trunc_ln73_reg_2467_pp0_iter3_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_reg_2467[6]),
        .Q(\trunc_ln73_reg_2467_pp0_iter3_reg_reg[6]_srl3_n_5 ));
  (* srl_bus_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_reg_2467_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\modefilter_3_1_16_720_1280_1_2_2_U0/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_fu_46/grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_reg_2467_pp0_iter3_reg_reg[7]_srl3 " *) 
  SRL16E \trunc_ln73_reg_2467_pp0_iter3_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_reg_2467[7]),
        .Q(\trunc_ln73_reg_2467_pp0_iter3_reg_reg[7]_srl3_n_5 ));
  FDRE \trunc_ln73_reg_2467_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_reg_2467_pp0_iter3_reg_reg[0]_srl3_n_5 ),
        .Q(trunc_ln73_reg_2467_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln73_reg_2467_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_reg_2467_pp0_iter3_reg_reg[1]_srl3_n_5 ),
        .Q(trunc_ln73_reg_2467_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln73_reg_2467_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_reg_2467_pp0_iter3_reg_reg[2]_srl3_n_5 ),
        .Q(trunc_ln73_reg_2467_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln73_reg_2467_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_reg_2467_pp0_iter3_reg_reg[3]_srl3_n_5 ),
        .Q(trunc_ln73_reg_2467_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln73_reg_2467_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_reg_2467_pp0_iter3_reg_reg[4]_srl3_n_5 ),
        .Q(trunc_ln73_reg_2467_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln73_reg_2467_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_reg_2467_pp0_iter3_reg_reg[5]_srl3_n_5 ),
        .Q(trunc_ln73_reg_2467_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln73_reg_2467_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_reg_2467_pp0_iter3_reg_reg[6]_srl3_n_5 ),
        .Q(trunc_ln73_reg_2467_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln73_reg_2467_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_reg_2467_pp0_iter3_reg_reg[7]_srl3_n_5 ),
        .Q(trunc_ln73_reg_2467_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln73_reg_2467_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_0_0_val_int_reg_reg_n_5_[0] ),
        .Q(trunc_ln73_reg_2467[0]),
        .R(1'b0));
  FDRE \trunc_ln73_reg_2467_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_0_0_val_int_reg_reg_n_5_[1] ),
        .Q(trunc_ln73_reg_2467[1]),
        .R(1'b0));
  FDRE \trunc_ln73_reg_2467_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_0_0_val_int_reg_reg_n_5_[2] ),
        .Q(trunc_ln73_reg_2467[2]),
        .R(1'b0));
  FDRE \trunc_ln73_reg_2467_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_0_0_val_int_reg_reg_n_5_[3] ),
        .Q(trunc_ln73_reg_2467[3]),
        .R(1'b0));
  FDRE \trunc_ln73_reg_2467_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_0_0_val_int_reg_reg_n_5_[4] ),
        .Q(trunc_ln73_reg_2467[4]),
        .R(1'b0));
  FDRE \trunc_ln73_reg_2467_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_0_0_val_int_reg_reg_n_5_[5] ),
        .Q(trunc_ln73_reg_2467[5]),
        .R(1'b0));
  FDRE \trunc_ln73_reg_2467_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_0_0_val_int_reg_reg_n_5_[6] ),
        .Q(trunc_ln73_reg_2467[6]),
        .R(1'b0));
  FDRE \trunc_ln73_reg_2467_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_0_0_val_int_reg_reg_n_5_[7] ),
        .Q(trunc_ln73_reg_2467[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \zext_ln84_14_reg_2942[0]_i_1 
       (.I0(count_52_reg_2839[0]),
        .I1(icmp_ln90_40_reg_2845),
        .O(count_53_fu_1334_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \zext_ln84_14_reg_2942[1]_i_1 
       (.I0(count_52_reg_2839[0]),
        .I1(icmp_ln90_40_reg_2845),
        .I2(count_52_reg_2839[1]),
        .O(count_53_fu_1334_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \zext_ln84_14_reg_2942[2]_i_1 
       (.I0(icmp_ln90_40_reg_2845),
        .I1(count_52_reg_2839[0]),
        .I2(count_52_reg_2839[1]),
        .I3(count_52_reg_2839[2]),
        .O(count_53_fu_1334_p3[2]));
  FDRE \zext_ln84_14_reg_2942_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(zext_ln84_14_reg_2942[0]),
        .Q(zext_ln84_14_reg_2942_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \zext_ln84_14_reg_2942_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(zext_ln84_14_reg_2942[1]),
        .Q(zext_ln84_14_reg_2942_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \zext_ln84_14_reg_2942_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(zext_ln84_14_reg_2942[2]),
        .Q(zext_ln84_14_reg_2942_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \zext_ln84_14_reg_2942_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_53_fu_1334_p3[0]),
        .Q(zext_ln84_14_reg_2942[0]),
        .R(1'b0));
  FDRE \zext_ln84_14_reg_2942_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_53_fu_1334_p3[1]),
        .Q(zext_ln84_14_reg_2942[1]),
        .R(1'b0));
  FDRE \zext_ln84_14_reg_2942_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_53_fu_1334_p3[2]),
        .Q(zext_ln84_14_reg_2942[2]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \zext_ln84_16_reg_2952[0]_i_1 
       (.I0(\count_57_reg_2850_reg_n_5_[0] ),
        .I1(p_0_in2_out),
        .I2(p_0_in3_out),
        .O(count_60_fu_1384_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h17E8)) 
    \zext_ln84_16_reg_2952[1]_i_1 
       (.I0(\count_57_reg_2850_reg_n_5_[0] ),
        .I1(p_0_in3_out),
        .I2(p_0_in2_out),
        .I3(\count_57_reg_2850_reg_n_5_[1] ),
        .O(count_60_fu_1384_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h17FFE800)) 
    \zext_ln84_16_reg_2952[2]_i_1 
       (.I0(p_0_in2_out),
        .I1(p_0_in3_out),
        .I2(\count_57_reg_2850_reg_n_5_[0] ),
        .I3(\count_57_reg_2850_reg_n_5_[1] ),
        .I4(\count_57_reg_2850_reg_n_5_[2] ),
        .O(count_60_fu_1384_p3[2]));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \zext_ln84_16_reg_2952[2]_i_2 
       (.I0(tmp_6_reg_2633_pp0_iter1_reg[7]),
        .I1(tmp_2_reg_2591_pp0_iter1_reg[7]),
        .I2(tmp_6_reg_2633_pp0_iter1_reg[6]),
        .I3(tmp_2_reg_2591_pp0_iter1_reg[6]),
        .I4(\zext_ln84_16_reg_2952[2]_i_4_n_5 ),
        .I5(\zext_ln84_16_reg_2952[2]_i_5_n_5 ),
        .O(p_0_in2_out));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \zext_ln84_16_reg_2952[2]_i_3 
       (.I0(tmp_7_reg_2645_pp0_iter1_reg[7]),
        .I1(tmp_2_reg_2591_pp0_iter1_reg[7]),
        .I2(tmp_7_reg_2645_pp0_iter1_reg[6]),
        .I3(tmp_2_reg_2591_pp0_iter1_reg[6]),
        .I4(\zext_ln84_16_reg_2952[2]_i_6_n_5 ),
        .I5(\zext_ln84_16_reg_2952[2]_i_7_n_5 ),
        .O(p_0_in3_out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \zext_ln84_16_reg_2952[2]_i_4 
       (.I0(tmp_2_reg_2591_pp0_iter1_reg[3]),
        .I1(tmp_6_reg_2633_pp0_iter1_reg[3]),
        .I2(tmp_6_reg_2633_pp0_iter1_reg[5]),
        .I3(tmp_2_reg_2591_pp0_iter1_reg[5]),
        .I4(tmp_6_reg_2633_pp0_iter1_reg[4]),
        .I5(tmp_2_reg_2591_pp0_iter1_reg[4]),
        .O(\zext_ln84_16_reg_2952[2]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \zext_ln84_16_reg_2952[2]_i_5 
       (.I0(tmp_2_reg_2591_pp0_iter1_reg[0]),
        .I1(tmp_6_reg_2633_pp0_iter1_reg[0]),
        .I2(tmp_6_reg_2633_pp0_iter1_reg[2]),
        .I3(tmp_2_reg_2591_pp0_iter1_reg[2]),
        .I4(tmp_6_reg_2633_pp0_iter1_reg[1]),
        .I5(tmp_2_reg_2591_pp0_iter1_reg[1]),
        .O(\zext_ln84_16_reg_2952[2]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \zext_ln84_16_reg_2952[2]_i_6 
       (.I0(tmp_2_reg_2591_pp0_iter1_reg[3]),
        .I1(tmp_7_reg_2645_pp0_iter1_reg[3]),
        .I2(tmp_7_reg_2645_pp0_iter1_reg[5]),
        .I3(tmp_2_reg_2591_pp0_iter1_reg[5]),
        .I4(tmp_7_reg_2645_pp0_iter1_reg[4]),
        .I5(tmp_2_reg_2591_pp0_iter1_reg[4]),
        .O(\zext_ln84_16_reg_2952[2]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \zext_ln84_16_reg_2952[2]_i_7 
       (.I0(tmp_2_reg_2591_pp0_iter1_reg[0]),
        .I1(tmp_7_reg_2645_pp0_iter1_reg[0]),
        .I2(tmp_7_reg_2645_pp0_iter1_reg[2]),
        .I3(tmp_2_reg_2591_pp0_iter1_reg[2]),
        .I4(tmp_7_reg_2645_pp0_iter1_reg[1]),
        .I5(tmp_2_reg_2591_pp0_iter1_reg[1]),
        .O(\zext_ln84_16_reg_2952[2]_i_7_n_5 ));
  FDRE \zext_ln84_16_reg_2952_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(zext_ln84_16_reg_2952[0]),
        .Q(zext_ln84_16_reg_2952_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \zext_ln84_16_reg_2952_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(zext_ln84_16_reg_2952[1]),
        .Q(zext_ln84_16_reg_2952_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \zext_ln84_16_reg_2952_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(zext_ln84_16_reg_2952[2]),
        .Q(zext_ln84_16_reg_2952_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \zext_ln84_16_reg_2952_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_60_fu_1384_p3[0]),
        .Q(zext_ln84_16_reg_2952[0]),
        .R(1'b0));
  FDRE \zext_ln84_16_reg_2952_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_60_fu_1384_p3[1]),
        .Q(zext_ln84_16_reg_2952[1]),
        .R(1'b0));
  FDRE \zext_ln84_16_reg_2952_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_60_fu_1384_p3[2]),
        .Q(zext_ln84_16_reg_2952[2]),
        .R(1'b0));
  FDRE \zext_ln84_18_reg_3042_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\count_65_reg_2963_reg_n_5_[0] ),
        .Q(zext_ln84_18_reg_3042[0]),
        .R(1'b0));
  FDRE \zext_ln84_18_reg_3042_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\count_65_reg_2963_reg_n_5_[1] ),
        .Q(zext_ln84_18_reg_3042[1]),
        .R(1'b0));
  FDRE \zext_ln84_18_reg_3042_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\count_65_reg_2963_reg_n_5_[2] ),
        .Q(zext_ln84_18_reg_3042[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h99996999)) 
    \zext_ln84_20_reg_3047[0]_i_1 
       (.I0(icmp_ln90_51_reg_2974),
        .I1(icmp_ln90_50_reg_2968),
        .I2(\zext_ln84_20_reg_3047[1]_i_4_n_5 ),
        .I3(\zext_ln84_20_reg_3047[1]_i_3_n_5 ),
        .I4(\zext_ln84_20_reg_3047[1]_i_2_n_5 ),
        .O(count_69_fu_1805_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'hBFFFFF40)) 
    \zext_ln84_20_reg_3047[1]_i_1 
       (.I0(\zext_ln84_20_reg_3047[1]_i_2_n_5 ),
        .I1(\zext_ln84_20_reg_3047[1]_i_3_n_5 ),
        .I2(\zext_ln84_20_reg_3047[1]_i_4_n_5 ),
        .I3(icmp_ln90_51_reg_2974),
        .I4(icmp_ln90_50_reg_2968),
        .O(count_69_fu_1805_p3[1]));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \zext_ln84_20_reg_3047[1]_i_2 
       (.I0(tmp_4_reg_2611_pp0_iter2_reg[6]),
        .I1(tmp_7_reg_2645_pp0_iter2_reg[6]),
        .I2(tmp_4_reg_2611_pp0_iter2_reg[7]),
        .I3(tmp_7_reg_2645_pp0_iter2_reg[7]),
        .O(\zext_ln84_20_reg_3047[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \zext_ln84_20_reg_3047[1]_i_3 
       (.I0(tmp_4_reg_2611_pp0_iter2_reg[3]),
        .I1(tmp_7_reg_2645_pp0_iter2_reg[3]),
        .I2(tmp_7_reg_2645_pp0_iter2_reg[5]),
        .I3(tmp_4_reg_2611_pp0_iter2_reg[5]),
        .I4(tmp_7_reg_2645_pp0_iter2_reg[4]),
        .I5(tmp_4_reg_2611_pp0_iter2_reg[4]),
        .O(\zext_ln84_20_reg_3047[1]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \zext_ln84_20_reg_3047[1]_i_4 
       (.I0(tmp_4_reg_2611_pp0_iter2_reg[0]),
        .I1(tmp_7_reg_2645_pp0_iter2_reg[0]),
        .I2(tmp_7_reg_2645_pp0_iter2_reg[2]),
        .I3(tmp_4_reg_2611_pp0_iter2_reg[2]),
        .I4(tmp_7_reg_2645_pp0_iter2_reg[1]),
        .I5(tmp_4_reg_2611_pp0_iter2_reg[1]),
        .O(\zext_ln84_20_reg_3047[1]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    \zext_ln84_20_reg_3047[2]_i_1 
       (.I0(icmp_ln90_50_reg_2968),
        .I1(icmp_ln90_51_reg_2974),
        .I2(p_0_in1_out),
        .O(count_69_fu_1805_p3[2]));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \zext_ln84_20_reg_3047[2]_i_2 
       (.I0(tmp_7_reg_2645_pp0_iter2_reg[7]),
        .I1(tmp_4_reg_2611_pp0_iter2_reg[7]),
        .I2(tmp_7_reg_2645_pp0_iter2_reg[6]),
        .I3(tmp_4_reg_2611_pp0_iter2_reg[6]),
        .I4(\zext_ln84_20_reg_3047[1]_i_3_n_5 ),
        .I5(\zext_ln84_20_reg_3047[1]_i_4_n_5 ),
        .O(p_0_in1_out));
  FDRE \zext_ln84_20_reg_3047_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_69_fu_1805_p3[0]),
        .Q(zext_ln84_20_reg_3047[0]),
        .R(1'b0));
  FDRE \zext_ln84_20_reg_3047_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_69_fu_1805_p3[1]),
        .Q(zext_ln84_20_reg_3047[1]),
        .R(1'b0));
  FDRE \zext_ln84_20_reg_3047_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_69_fu_1805_p3[2]),
        .Q(zext_ln84_20_reg_3047[2]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \zext_ln84_25_reg_2979[0]_i_1 
       (.I0(count_88_reg_2877[0]),
        .I1(icmp_ln90_68_reg_2883),
        .O(count_89_fu_1492_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \zext_ln84_25_reg_2979[1]_i_1 
       (.I0(count_88_reg_2877[0]),
        .I1(icmp_ln90_68_reg_2883),
        .I2(count_88_reg_2877[1]),
        .O(count_89_fu_1492_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \zext_ln84_25_reg_2979[2]_i_1 
       (.I0(icmp_ln90_68_reg_2883),
        .I1(count_88_reg_2877[0]),
        .I2(count_88_reg_2877[1]),
        .I3(count_88_reg_2877[2]),
        .O(count_89_fu_1492_p3[2]));
  FDRE \zext_ln84_25_reg_2979_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(zext_ln84_25_reg_2979[0]),
        .Q(zext_ln84_25_reg_2979_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \zext_ln84_25_reg_2979_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(zext_ln84_25_reg_2979[1]),
        .Q(zext_ln84_25_reg_2979_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \zext_ln84_25_reg_2979_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(zext_ln84_25_reg_2979[2]),
        .Q(zext_ln84_25_reg_2979_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \zext_ln84_25_reg_2979_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_89_fu_1492_p3[0]),
        .Q(zext_ln84_25_reg_2979[0]),
        .R(1'b0));
  FDRE \zext_ln84_25_reg_2979_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_89_fu_1492_p3[1]),
        .Q(zext_ln84_25_reg_2979[1]),
        .R(1'b0));
  FDRE \zext_ln84_25_reg_2979_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_89_fu_1492_p3[2]),
        .Q(zext_ln84_25_reg_2979[2]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \zext_ln84_27_reg_2989[0]_i_1 
       (.I0(\count_93_reg_2888_reg_n_5_[0] ),
        .I1(p_0_in6_out),
        .I2(p_0_in7_out),
        .O(count_96_fu_1542_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h17E8)) 
    \zext_ln84_27_reg_2989[1]_i_1 
       (.I0(\count_93_reg_2888_reg_n_5_[0] ),
        .I1(p_0_in7_out),
        .I2(p_0_in6_out),
        .I3(\count_93_reg_2888_reg_n_5_[1] ),
        .O(count_96_fu_1542_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h17FFE800)) 
    \zext_ln84_27_reg_2989[2]_i_1 
       (.I0(p_0_in6_out),
        .I1(p_0_in7_out),
        .I2(\count_93_reg_2888_reg_n_5_[0] ),
        .I3(\count_93_reg_2888_reg_n_5_[1] ),
        .I4(\count_93_reg_2888_reg_n_5_[2] ),
        .O(count_96_fu_1542_p3[2]));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \zext_ln84_27_reg_2989[2]_i_2 
       (.I0(tmp_15_reg_2741_pp0_iter1_reg[7]),
        .I1(tmp_11_reg_2699_pp0_iter1_reg[7]),
        .I2(tmp_15_reg_2741_pp0_iter1_reg[6]),
        .I3(tmp_11_reg_2699_pp0_iter1_reg[6]),
        .I4(\zext_ln84_27_reg_2989[2]_i_4_n_5 ),
        .I5(\zext_ln84_27_reg_2989[2]_i_5_n_5 ),
        .O(p_0_in6_out));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \zext_ln84_27_reg_2989[2]_i_3 
       (.I0(tmp_16_reg_2753_pp0_iter1_reg[7]),
        .I1(tmp_11_reg_2699_pp0_iter1_reg[7]),
        .I2(tmp_16_reg_2753_pp0_iter1_reg[6]),
        .I3(tmp_11_reg_2699_pp0_iter1_reg[6]),
        .I4(\zext_ln84_27_reg_2989[2]_i_6_n_5 ),
        .I5(\zext_ln84_27_reg_2989[2]_i_7_n_5 ),
        .O(p_0_in7_out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \zext_ln84_27_reg_2989[2]_i_4 
       (.I0(tmp_11_reg_2699_pp0_iter1_reg[3]),
        .I1(tmp_15_reg_2741_pp0_iter1_reg[3]),
        .I2(tmp_15_reg_2741_pp0_iter1_reg[5]),
        .I3(tmp_11_reg_2699_pp0_iter1_reg[5]),
        .I4(tmp_15_reg_2741_pp0_iter1_reg[4]),
        .I5(tmp_11_reg_2699_pp0_iter1_reg[4]),
        .O(\zext_ln84_27_reg_2989[2]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \zext_ln84_27_reg_2989[2]_i_5 
       (.I0(tmp_11_reg_2699_pp0_iter1_reg[0]),
        .I1(tmp_15_reg_2741_pp0_iter1_reg[0]),
        .I2(tmp_15_reg_2741_pp0_iter1_reg[2]),
        .I3(tmp_11_reg_2699_pp0_iter1_reg[2]),
        .I4(tmp_15_reg_2741_pp0_iter1_reg[1]),
        .I5(tmp_11_reg_2699_pp0_iter1_reg[1]),
        .O(\zext_ln84_27_reg_2989[2]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \zext_ln84_27_reg_2989[2]_i_6 
       (.I0(tmp_11_reg_2699_pp0_iter1_reg[3]),
        .I1(tmp_16_reg_2753_pp0_iter1_reg[3]),
        .I2(tmp_16_reg_2753_pp0_iter1_reg[5]),
        .I3(tmp_11_reg_2699_pp0_iter1_reg[5]),
        .I4(tmp_16_reg_2753_pp0_iter1_reg[4]),
        .I5(tmp_11_reg_2699_pp0_iter1_reg[4]),
        .O(\zext_ln84_27_reg_2989[2]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \zext_ln84_27_reg_2989[2]_i_7 
       (.I0(tmp_11_reg_2699_pp0_iter1_reg[0]),
        .I1(tmp_16_reg_2753_pp0_iter1_reg[0]),
        .I2(tmp_16_reg_2753_pp0_iter1_reg[2]),
        .I3(tmp_11_reg_2699_pp0_iter1_reg[2]),
        .I4(tmp_16_reg_2753_pp0_iter1_reg[1]),
        .I5(tmp_11_reg_2699_pp0_iter1_reg[1]),
        .O(\zext_ln84_27_reg_2989[2]_i_7_n_5 ));
  FDRE \zext_ln84_27_reg_2989_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(zext_ln84_27_reg_2989[0]),
        .Q(zext_ln84_27_reg_2989_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \zext_ln84_27_reg_2989_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(zext_ln84_27_reg_2989[1]),
        .Q(zext_ln84_27_reg_2989_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \zext_ln84_27_reg_2989_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(zext_ln84_27_reg_2989[2]),
        .Q(zext_ln84_27_reg_2989_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \zext_ln84_27_reg_2989_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_96_fu_1542_p3[0]),
        .Q(zext_ln84_27_reg_2989[0]),
        .R(1'b0));
  FDRE \zext_ln84_27_reg_2989_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_96_fu_1542_p3[1]),
        .Q(zext_ln84_27_reg_2989[1]),
        .R(1'b0));
  FDRE \zext_ln84_27_reg_2989_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_96_fu_1542_p3[2]),
        .Q(zext_ln84_27_reg_2989[2]),
        .R(1'b0));
  FDRE \zext_ln84_29_reg_3068_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\count_101_reg_3000_reg_n_5_[0] ),
        .Q(zext_ln84_29_reg_3068[0]),
        .R(1'b0));
  FDRE \zext_ln84_29_reg_3068_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\count_101_reg_3000_reg_n_5_[1] ),
        .Q(zext_ln84_29_reg_3068[1]),
        .R(1'b0));
  FDRE \zext_ln84_29_reg_3068_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\count_101_reg_3000_reg_n_5_[2] ),
        .Q(zext_ln84_29_reg_3068[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h99996999)) 
    \zext_ln84_31_reg_3073[0]_i_1 
       (.I0(icmp_ln90_79_reg_3011),
        .I1(icmp_ln90_78_reg_3005),
        .I2(\zext_ln84_31_reg_3073[1]_i_4_n_5 ),
        .I3(\zext_ln84_31_reg_3073[1]_i_3_n_5 ),
        .I4(\zext_ln84_31_reg_3073[1]_i_2_n_5 ),
        .O(count_105_fu_1924_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'hBFFFFF40)) 
    \zext_ln84_31_reg_3073[1]_i_1 
       (.I0(\zext_ln84_31_reg_3073[1]_i_2_n_5 ),
        .I1(\zext_ln84_31_reg_3073[1]_i_3_n_5 ),
        .I2(\zext_ln84_31_reg_3073[1]_i_4_n_5 ),
        .I3(icmp_ln90_79_reg_3011),
        .I4(icmp_ln90_78_reg_3005),
        .O(count_105_fu_1924_p3[1]));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \zext_ln84_31_reg_3073[1]_i_2 
       (.I0(tmp_13_reg_2719_pp0_iter2_reg[6]),
        .I1(tmp_16_reg_2753_pp0_iter2_reg[6]),
        .I2(tmp_13_reg_2719_pp0_iter2_reg[7]),
        .I3(tmp_16_reg_2753_pp0_iter2_reg[7]),
        .O(\zext_ln84_31_reg_3073[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \zext_ln84_31_reg_3073[1]_i_3 
       (.I0(tmp_13_reg_2719_pp0_iter2_reg[3]),
        .I1(tmp_16_reg_2753_pp0_iter2_reg[3]),
        .I2(tmp_16_reg_2753_pp0_iter2_reg[5]),
        .I3(tmp_13_reg_2719_pp0_iter2_reg[5]),
        .I4(tmp_16_reg_2753_pp0_iter2_reg[4]),
        .I5(tmp_13_reg_2719_pp0_iter2_reg[4]),
        .O(\zext_ln84_31_reg_3073[1]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \zext_ln84_31_reg_3073[1]_i_4 
       (.I0(tmp_13_reg_2719_pp0_iter2_reg[0]),
        .I1(tmp_16_reg_2753_pp0_iter2_reg[0]),
        .I2(tmp_16_reg_2753_pp0_iter2_reg[2]),
        .I3(tmp_13_reg_2719_pp0_iter2_reg[2]),
        .I4(tmp_16_reg_2753_pp0_iter2_reg[1]),
        .I5(tmp_13_reg_2719_pp0_iter2_reg[1]),
        .O(\zext_ln84_31_reg_3073[1]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    \zext_ln84_31_reg_3073[2]_i_1 
       (.I0(icmp_ln90_78_reg_3005),
        .I1(icmp_ln90_79_reg_3011),
        .I2(p_0_in0_out),
        .O(count_105_fu_1924_p3[2]));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \zext_ln84_31_reg_3073[2]_i_2 
       (.I0(tmp_16_reg_2753_pp0_iter2_reg[7]),
        .I1(tmp_13_reg_2719_pp0_iter2_reg[7]),
        .I2(tmp_16_reg_2753_pp0_iter2_reg[6]),
        .I3(tmp_13_reg_2719_pp0_iter2_reg[6]),
        .I4(\zext_ln84_31_reg_3073[1]_i_3_n_5 ),
        .I5(\zext_ln84_31_reg_3073[1]_i_4_n_5 ),
        .O(p_0_in0_out));
  FDRE \zext_ln84_31_reg_3073_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_105_fu_1924_p3[0]),
        .Q(zext_ln84_31_reg_3073[0]),
        .R(1'b0));
  FDRE \zext_ln84_31_reg_3073_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_105_fu_1924_p3[1]),
        .Q(zext_ln84_31_reg_3073[1]),
        .R(1'b0));
  FDRE \zext_ln84_31_reg_3073_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_105_fu_1924_p3[2]),
        .Q(zext_ln84_31_reg_3073[2]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \zext_ln84_3_reg_2905[0]_i_1 
       (.I0(count_16_reg_2801[0]),
        .I1(icmp_ln90_12_reg_2807),
        .O(count_17_fu_1176_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \zext_ln84_3_reg_2905[1]_i_1 
       (.I0(count_16_reg_2801[0]),
        .I1(icmp_ln90_12_reg_2807),
        .I2(count_16_reg_2801[1]),
        .O(count_17_fu_1176_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \zext_ln84_3_reg_2905[2]_i_1 
       (.I0(icmp_ln90_12_reg_2807),
        .I1(count_16_reg_2801[0]),
        .I2(count_16_reg_2801[1]),
        .I3(count_16_reg_2801[2]),
        .O(count_17_fu_1176_p3[2]));
  FDRE \zext_ln84_3_reg_2905_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(zext_ln84_3_reg_2905[0]),
        .Q(zext_ln84_3_reg_2905_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \zext_ln84_3_reg_2905_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(zext_ln84_3_reg_2905[1]),
        .Q(zext_ln84_3_reg_2905_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \zext_ln84_3_reg_2905_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(zext_ln84_3_reg_2905[2]),
        .Q(zext_ln84_3_reg_2905_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \zext_ln84_3_reg_2905_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_17_fu_1176_p3[0]),
        .Q(zext_ln84_3_reg_2905[0]),
        .R(1'b0));
  FDRE \zext_ln84_3_reg_2905_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_17_fu_1176_p3[1]),
        .Q(zext_ln84_3_reg_2905[1]),
        .R(1'b0));
  FDRE \zext_ln84_3_reg_2905_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_17_fu_1176_p3[2]),
        .Q(zext_ln84_3_reg_2905[2]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \zext_ln84_5_reg_2915[0]_i_1 
       (.I0(\count_21_reg_2812_reg_n_5_[0] ),
        .I1(p_0_in4_out),
        .I2(p_0_in5_out),
        .O(count_24_fu_1226_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h17E8)) 
    \zext_ln84_5_reg_2915[1]_i_1 
       (.I0(\count_21_reg_2812_reg_n_5_[0] ),
        .I1(p_0_in5_out),
        .I2(p_0_in4_out),
        .I3(\count_21_reg_2812_reg_n_5_[1] ),
        .O(count_24_fu_1226_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h17FFE800)) 
    \zext_ln84_5_reg_2915[2]_i_1 
       (.I0(p_0_in4_out),
        .I1(p_0_in5_out),
        .I2(\count_21_reg_2812_reg_n_5_[0] ),
        .I3(\count_21_reg_2812_reg_n_5_[1] ),
        .I4(\count_21_reg_2812_reg_n_5_[2] ),
        .O(count_24_fu_1226_p3[2]));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \zext_ln84_5_reg_2915[2]_i_2 
       (.I0(trunc_ln73_6_reg_2525_pp0_iter1_reg[7]),
        .I1(trunc_ln73_2_reg_2483_pp0_iter1_reg[7]),
        .I2(trunc_ln73_6_reg_2525_pp0_iter1_reg[6]),
        .I3(trunc_ln73_2_reg_2483_pp0_iter1_reg[6]),
        .I4(\zext_ln84_5_reg_2915[2]_i_4_n_5 ),
        .I5(\zext_ln84_5_reg_2915[2]_i_5_n_5 ),
        .O(p_0_in4_out));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \zext_ln84_5_reg_2915[2]_i_3 
       (.I0(trunc_ln73_7_reg_2537_pp0_iter1_reg[7]),
        .I1(trunc_ln73_2_reg_2483_pp0_iter1_reg[7]),
        .I2(trunc_ln73_7_reg_2537_pp0_iter1_reg[6]),
        .I3(trunc_ln73_2_reg_2483_pp0_iter1_reg[6]),
        .I4(\zext_ln84_5_reg_2915[2]_i_6_n_5 ),
        .I5(\zext_ln84_5_reg_2915[2]_i_7_n_5 ),
        .O(p_0_in5_out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \zext_ln84_5_reg_2915[2]_i_4 
       (.I0(trunc_ln73_2_reg_2483_pp0_iter1_reg[3]),
        .I1(trunc_ln73_6_reg_2525_pp0_iter1_reg[3]),
        .I2(trunc_ln73_6_reg_2525_pp0_iter1_reg[5]),
        .I3(trunc_ln73_2_reg_2483_pp0_iter1_reg[5]),
        .I4(trunc_ln73_6_reg_2525_pp0_iter1_reg[4]),
        .I5(trunc_ln73_2_reg_2483_pp0_iter1_reg[4]),
        .O(\zext_ln84_5_reg_2915[2]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \zext_ln84_5_reg_2915[2]_i_5 
       (.I0(trunc_ln73_2_reg_2483_pp0_iter1_reg[0]),
        .I1(trunc_ln73_6_reg_2525_pp0_iter1_reg[0]),
        .I2(trunc_ln73_6_reg_2525_pp0_iter1_reg[2]),
        .I3(trunc_ln73_2_reg_2483_pp0_iter1_reg[2]),
        .I4(trunc_ln73_6_reg_2525_pp0_iter1_reg[1]),
        .I5(trunc_ln73_2_reg_2483_pp0_iter1_reg[1]),
        .O(\zext_ln84_5_reg_2915[2]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \zext_ln84_5_reg_2915[2]_i_6 
       (.I0(trunc_ln73_2_reg_2483_pp0_iter1_reg[3]),
        .I1(trunc_ln73_7_reg_2537_pp0_iter1_reg[3]),
        .I2(trunc_ln73_7_reg_2537_pp0_iter1_reg[5]),
        .I3(trunc_ln73_2_reg_2483_pp0_iter1_reg[5]),
        .I4(trunc_ln73_7_reg_2537_pp0_iter1_reg[4]),
        .I5(trunc_ln73_2_reg_2483_pp0_iter1_reg[4]),
        .O(\zext_ln84_5_reg_2915[2]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \zext_ln84_5_reg_2915[2]_i_7 
       (.I0(trunc_ln73_2_reg_2483_pp0_iter1_reg[0]),
        .I1(trunc_ln73_7_reg_2537_pp0_iter1_reg[0]),
        .I2(trunc_ln73_7_reg_2537_pp0_iter1_reg[2]),
        .I3(trunc_ln73_2_reg_2483_pp0_iter1_reg[2]),
        .I4(trunc_ln73_7_reg_2537_pp0_iter1_reg[1]),
        .I5(trunc_ln73_2_reg_2483_pp0_iter1_reg[1]),
        .O(\zext_ln84_5_reg_2915[2]_i_7_n_5 ));
  FDRE \zext_ln84_5_reg_2915_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(zext_ln84_5_reg_2915[0]),
        .Q(zext_ln84_5_reg_2915_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \zext_ln84_5_reg_2915_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(zext_ln84_5_reg_2915[1]),
        .Q(zext_ln84_5_reg_2915_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \zext_ln84_5_reg_2915_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(zext_ln84_5_reg_2915[2]),
        .Q(zext_ln84_5_reg_2915_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \zext_ln84_5_reg_2915_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_24_fu_1226_p3[0]),
        .Q(zext_ln84_5_reg_2915[0]),
        .R(1'b0));
  FDRE \zext_ln84_5_reg_2915_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_24_fu_1226_p3[1]),
        .Q(zext_ln84_5_reg_2915[1]),
        .R(1'b0));
  FDRE \zext_ln84_5_reg_2915_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_24_fu_1226_p3[2]),
        .Q(zext_ln84_5_reg_2915[2]),
        .R(1'b0));
  FDRE \zext_ln84_7_reg_3016_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\count_29_reg_2926_reg_n_5_[0] ),
        .Q(zext_ln84_7_reg_3016[0]),
        .R(1'b0));
  FDRE \zext_ln84_7_reg_3016_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\count_29_reg_2926_reg_n_5_[1] ),
        .Q(zext_ln84_7_reg_3016[1]),
        .R(1'b0));
  FDRE \zext_ln84_7_reg_3016_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\count_29_reg_2926_reg_n_5_[2] ),
        .Q(zext_ln84_7_reg_3016[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h99996999)) 
    \zext_ln84_9_reg_3021[0]_i_1 
       (.I0(icmp_ln90_23_reg_2937),
        .I1(icmp_ln90_22_reg_2931),
        .I2(\zext_ln84_9_reg_3021[1]_i_4_n_5 ),
        .I3(\zext_ln84_9_reg_3021[1]_i_3_n_5 ),
        .I4(\zext_ln84_9_reg_3021[1]_i_2_n_5 ),
        .O(count_33_fu_1686_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'hBFFFFF40)) 
    \zext_ln84_9_reg_3021[1]_i_1 
       (.I0(\zext_ln84_9_reg_3021[1]_i_2_n_5 ),
        .I1(\zext_ln84_9_reg_3021[1]_i_3_n_5 ),
        .I2(\zext_ln84_9_reg_3021[1]_i_4_n_5 ),
        .I3(icmp_ln90_23_reg_2937),
        .I4(icmp_ln90_22_reg_2931),
        .O(count_33_fu_1686_p3[1]));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \zext_ln84_9_reg_3021[1]_i_2 
       (.I0(trunc_ln73_4_reg_2503_pp0_iter2_reg[6]),
        .I1(trunc_ln73_7_reg_2537_pp0_iter2_reg[6]),
        .I2(trunc_ln73_4_reg_2503_pp0_iter2_reg[7]),
        .I3(trunc_ln73_7_reg_2537_pp0_iter2_reg[7]),
        .O(\zext_ln84_9_reg_3021[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \zext_ln84_9_reg_3021[1]_i_3 
       (.I0(trunc_ln73_4_reg_2503_pp0_iter2_reg[3]),
        .I1(trunc_ln73_7_reg_2537_pp0_iter2_reg[3]),
        .I2(trunc_ln73_7_reg_2537_pp0_iter2_reg[5]),
        .I3(trunc_ln73_4_reg_2503_pp0_iter2_reg[5]),
        .I4(trunc_ln73_7_reg_2537_pp0_iter2_reg[4]),
        .I5(trunc_ln73_4_reg_2503_pp0_iter2_reg[4]),
        .O(\zext_ln84_9_reg_3021[1]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \zext_ln84_9_reg_3021[1]_i_4 
       (.I0(trunc_ln73_4_reg_2503_pp0_iter2_reg[0]),
        .I1(trunc_ln73_7_reg_2537_pp0_iter2_reg[0]),
        .I2(trunc_ln73_7_reg_2537_pp0_iter2_reg[2]),
        .I3(trunc_ln73_4_reg_2503_pp0_iter2_reg[2]),
        .I4(trunc_ln73_7_reg_2537_pp0_iter2_reg[1]),
        .I5(trunc_ln73_4_reg_2503_pp0_iter2_reg[1]),
        .O(\zext_ln84_9_reg_3021[1]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    \zext_ln84_9_reg_3021[2]_i_1 
       (.I0(icmp_ln90_22_reg_2931),
        .I1(icmp_ln90_23_reg_2937),
        .I2(\zext_ln84_9_reg_3021[2]_i_2_n_5 ),
        .O(count_33_fu_1686_p3[2]));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \zext_ln84_9_reg_3021[2]_i_2 
       (.I0(trunc_ln73_7_reg_2537_pp0_iter2_reg[7]),
        .I1(trunc_ln73_4_reg_2503_pp0_iter2_reg[7]),
        .I2(trunc_ln73_7_reg_2537_pp0_iter2_reg[6]),
        .I3(trunc_ln73_4_reg_2503_pp0_iter2_reg[6]),
        .I4(\zext_ln84_9_reg_3021[1]_i_3_n_5 ),
        .I5(\zext_ln84_9_reg_3021[1]_i_4_n_5 ),
        .O(\zext_ln84_9_reg_3021[2]_i_2_n_5 ));
  FDRE \zext_ln84_9_reg_3021_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_33_fu_1686_p3[0]),
        .Q(zext_ln84_9_reg_3021[0]),
        .R(1'b0));
  FDRE \zext_ln84_9_reg_3021_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_33_fu_1686_p3[1]),
        .Q(zext_ln84_9_reg_3021[1]),
        .R(1'b0));
  FDRE \zext_ln84_9_reg_3021_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_33_fu_1686_p3[2]),
        .Q(zext_ln84_9_reg_3021[2]),
        .R(1'b0));
endmodule

module system_ModeFilter_0_0_ModeFilter_xfMat2AXIvideo_24_16_720_1280_1_2_Pipeline_loop_col_mat2axi
   (\sof_2_reg_116_reg[0]_0 ,
    \axi_last_reg_175_reg[0]_0 ,
    \icmp_ln199_reg_171_reg[0]_0 ,
    \icmp_ln199_reg_171_reg[0]_1 ,
    D,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[2]_0 ,
    grp_xfMat2AXIvideo_24_16_720_1280_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg,
    ap_rst,
    ap_clk,
    ack_in,
    img1_data_empty_n,
    Q,
    B_V_data_1_sel_wr,
    \ap_CS_fsm_reg[1] ,
    \sof_reg_62_reg[0] ,
    ap_rst_n,
    SR,
    E,
    sof);
  output \sof_2_reg_116_reg[0]_0 ;
  output \axi_last_reg_175_reg[0]_0 ;
  output \icmp_ln199_reg_171_reg[0]_0 ;
  output \icmp_ln199_reg_171_reg[0]_1 ;
  output [1:0]D;
  output \ap_CS_fsm_reg[2] ;
  output \ap_CS_fsm_reg[2]_0 ;
  output grp_xfMat2AXIvideo_24_16_720_1280_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg;
  input ap_rst;
  input ap_clk;
  input ack_in;
  input img1_data_empty_n;
  input [0:0]Q;
  input B_V_data_1_sel_wr;
  input \ap_CS_fsm_reg[1] ;
  input \sof_reg_62_reg[0] ;
  input ap_rst_n;
  input [0:0]SR;
  input [0:0]E;
  input sof;

  wire B_V_data_1_sel_wr;
  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ack_in;
  wire \ap_CS_fsm[2]_i_2__0_n_5 ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_5;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_rst;
  wire ap_rst_n;
  wire \axi_last_reg_175[0]_i_2_n_5 ;
  wire \axi_last_reg_175[0]_i_3_n_5 ;
  wire \axi_last_reg_175_reg[0]_0 ;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire grp_xfMat2AXIvideo_24_16_720_1280_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg;
  wire \icmp_ln199_reg_171_reg[0]_0 ;
  wire \icmp_ln199_reg_171_reg[0]_1 ;
  wire \icmp_ln199_reg_171_reg_n_5_[0] ;
  wire img1_data_empty_n;
  wire [10:0]j_2_fu_142_p2;
  wire j_fu_70;
  wire \j_fu_70[10]_i_3_n_5 ;
  wire \j_fu_70[10]_i_5_n_5 ;
  wire \j_fu_70[10]_i_6_n_5 ;
  wire \j_fu_70[10]_i_7_n_5 ;
  wire \j_fu_70[5]_i_2_n_5 ;
  wire \j_fu_70[8]_i_2_n_5 ;
  wire \j_fu_70_reg_n_5_[0] ;
  wire \j_fu_70_reg_n_5_[10] ;
  wire \j_fu_70_reg_n_5_[1] ;
  wire \j_fu_70_reg_n_5_[2] ;
  wire \j_fu_70_reg_n_5_[3] ;
  wire \j_fu_70_reg_n_5_[4] ;
  wire \j_fu_70_reg_n_5_[5] ;
  wire \j_fu_70_reg_n_5_[6] ;
  wire \j_fu_70_reg_n_5_[7] ;
  wire \j_fu_70_reg_n_5_[8] ;
  wire \j_fu_70_reg_n_5_[9] ;
  wire sof;
  wire \sof_2_reg_116_reg[0]_0 ;
  wire \sof_reg_62_reg[0] ;

  LUT6 #(
    .INIT(64'hBFFFFFFF40000000)) 
    B_V_data_1_sel_wr_i_1__4
       (.I0(\icmp_ln199_reg_171_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ack_in),
        .I3(img1_data_empty_n),
        .I4(Q),
        .I5(B_V_data_1_sel_wr),
        .O(\icmp_ln199_reg_171_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \B_V_data_1_state[0]_i_2 
       (.I0(Q),
        .I1(img1_data_empty_n),
        .I2(ack_in),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln199_reg_171_reg_n_5_[0] ),
        .O(\ap_CS_fsm_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \B_V_data_1_state[1]_i_2__0 
       (.I0(\icmp_ln199_reg_171_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .O(\icmp_ln199_reg_171_reg[0]_1 ));
  LUT5 #(
    .INIT(32'h0444FFFF)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(\icmp_ln199_reg_171_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(img1_data_empty_n),
        .I3(ack_in),
        .I4(ap_loop_exit_ready_pp0_iter1_reg),
        .O(\ap_CS_fsm[2]_i_2__0_n_5 ));
  LUT6 #(
    .INIT(64'hABBBBBBBAAAAAAAA)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(\sof_reg_62_reg[0] ),
        .I1(\icmp_ln199_reg_171_reg_n_5_[0] ),
        .I2(ack_in),
        .I3(Q),
        .I4(img1_data_empty_n),
        .I5(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_5),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_5),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hDF)) 
    \axi_last_reg_175[0]_i_2 
       (.I0(\j_fu_70_reg_n_5_[6] ),
        .I1(\j_fu_70[8]_i_2_n_5 ),
        .I2(\j_fu_70_reg_n_5_[7] ),
        .O(\axi_last_reg_175[0]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \axi_last_reg_175[0]_i_3 
       (.I0(\j_fu_70_reg_n_5_[9] ),
        .I1(\j_fu_70_reg_n_5_[10] ),
        .O(\axi_last_reg_175[0]_i_3_n_5 ));
  FDRE \axi_last_reg_175_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_7),
        .Q(\axi_last_reg_175_reg[0]_0 ),
        .R(1'b0));
  system_ModeFilter_0_0_ModeFilter_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .E(E),
        .Q(Q),
        .SR(SR),
        .ack_in(ack_in),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[1]_0 (\icmp_ln199_reg_171_reg[0]_1 ),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm[2]_i_2__0_n_5 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_5),
        .ap_loop_init_int_reg_1(flow_control_loop_pipe_sequential_init_U_n_24),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .\axi_last_reg_175_reg[0] (flow_control_loop_pipe_sequential_init_U_n_7),
        .\axi_last_reg_175_reg[0]_0 (\axi_last_reg_175[0]_i_2_n_5 ),
        .\axi_last_reg_175_reg[0]_1 (\axi_last_reg_175[0]_i_3_n_5 ),
        .\axi_last_reg_175_reg[0]_2 (\axi_last_reg_175_reg[0]_0 ),
        .grp_xfMat2AXIvideo_24_16_720_1280_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg(grp_xfMat2AXIvideo_24_16_720_1280_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg),
        .grp_xfMat2AXIvideo_24_16_720_1280_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg_0(\j_fu_70[10]_i_3_n_5 ),
        .\icmp_ln199_reg_171_reg[0] (\icmp_ln199_reg_171_reg_n_5_[0] ),
        .img1_data_empty_n(img1_data_empty_n),
        .j_2_fu_142_p2(j_2_fu_142_p2),
        .j_fu_70(j_fu_70),
        .\j_fu_70_reg[10] (\j_fu_70_reg_n_5_[9] ),
        .\j_fu_70_reg[10]_0 (\j_fu_70[10]_i_5_n_5 ),
        .\j_fu_70_reg[10]_1 (\j_fu_70_reg_n_5_[10] ),
        .\j_fu_70_reg[4] (\j_fu_70_reg_n_5_[2] ),
        .\j_fu_70_reg[4]_0 (\j_fu_70_reg_n_5_[0] ),
        .\j_fu_70_reg[4]_1 (\j_fu_70_reg_n_5_[1] ),
        .\j_fu_70_reg[4]_2 (\j_fu_70_reg_n_5_[3] ),
        .\j_fu_70_reg[4]_3 (\j_fu_70_reg_n_5_[4] ),
        .\j_fu_70_reg[5] (\j_fu_70[5]_i_2_n_5 ),
        .\j_fu_70_reg[5]_0 (\j_fu_70_reg_n_5_[5] ),
        .\j_fu_70_reg[8] (\j_fu_70_reg_n_5_[8] ),
        .\j_fu_70_reg[8]_0 (\j_fu_70_reg_n_5_[6] ),
        .\j_fu_70_reg[8]_1 (\j_fu_70[8]_i_2_n_5 ),
        .\j_fu_70_reg[8]_2 (\j_fu_70_reg_n_5_[7] ),
        .sof(sof),
        .\sof_2_reg_116_reg[0] (\ap_CS_fsm_reg[2]_0 ),
        .\sof_2_reg_116_reg[0]_0 (\sof_2_reg_116_reg[0]_0 ),
        .\sof_reg_62_reg[0] (flow_control_loop_pipe_sequential_init_U_n_23),
        .\sof_reg_62_reg[0]_0 (\sof_reg_62_reg[0] ));
  FDRE \icmp_ln199_reg_171_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_24),
        .Q(\icmp_ln199_reg_171_reg_n_5_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \j_fu_70[10]_i_3 
       (.I0(\j_fu_70_reg_n_5_[10] ),
        .I1(\j_fu_70_reg_n_5_[9] ),
        .I2(\j_fu_70_reg_n_5_[0] ),
        .I3(\j_fu_70[10]_i_6_n_5 ),
        .I4(\j_fu_70[10]_i_7_n_5 ),
        .O(\j_fu_70[10]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \j_fu_70[10]_i_5 
       (.I0(\j_fu_70_reg_n_5_[7] ),
        .I1(\j_fu_70[8]_i_2_n_5 ),
        .I2(\j_fu_70_reg_n_5_[6] ),
        .I3(\j_fu_70_reg_n_5_[8] ),
        .O(\j_fu_70[10]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \j_fu_70[10]_i_6 
       (.I0(\j_fu_70_reg_n_5_[6] ),
        .I1(\j_fu_70_reg_n_5_[5] ),
        .I2(\j_fu_70_reg_n_5_[8] ),
        .I3(\j_fu_70_reg_n_5_[7] ),
        .O(\j_fu_70[10]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \j_fu_70[10]_i_7 
       (.I0(\j_fu_70_reg_n_5_[2] ),
        .I1(\j_fu_70_reg_n_5_[1] ),
        .I2(\j_fu_70_reg_n_5_[4] ),
        .I3(\j_fu_70_reg_n_5_[3] ),
        .O(\j_fu_70[10]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \j_fu_70[5]_i_2 
       (.I0(\j_fu_70_reg_n_5_[3] ),
        .I1(\j_fu_70_reg_n_5_[1] ),
        .I2(\j_fu_70_reg_n_5_[0] ),
        .I3(\j_fu_70_reg_n_5_[2] ),
        .I4(\j_fu_70_reg_n_5_[4] ),
        .O(\j_fu_70[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \j_fu_70[8]_i_2 
       (.I0(\j_fu_70_reg_n_5_[4] ),
        .I1(\j_fu_70_reg_n_5_[2] ),
        .I2(\j_fu_70_reg_n_5_[0] ),
        .I3(\j_fu_70_reg_n_5_[1] ),
        .I4(\j_fu_70_reg_n_5_[3] ),
        .I5(\j_fu_70_reg_n_5_[5] ),
        .O(\j_fu_70[8]_i_2_n_5 ));
  FDRE \j_fu_70_reg[0] 
       (.C(ap_clk),
        .CE(j_fu_70),
        .D(j_2_fu_142_p2[0]),
        .Q(\j_fu_70_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \j_fu_70_reg[10] 
       (.C(ap_clk),
        .CE(j_fu_70),
        .D(j_2_fu_142_p2[10]),
        .Q(\j_fu_70_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \j_fu_70_reg[1] 
       (.C(ap_clk),
        .CE(j_fu_70),
        .D(j_2_fu_142_p2[1]),
        .Q(\j_fu_70_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \j_fu_70_reg[2] 
       (.C(ap_clk),
        .CE(j_fu_70),
        .D(j_2_fu_142_p2[2]),
        .Q(\j_fu_70_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \j_fu_70_reg[3] 
       (.C(ap_clk),
        .CE(j_fu_70),
        .D(j_2_fu_142_p2[3]),
        .Q(\j_fu_70_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \j_fu_70_reg[4] 
       (.C(ap_clk),
        .CE(j_fu_70),
        .D(j_2_fu_142_p2[4]),
        .Q(\j_fu_70_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \j_fu_70_reg[5] 
       (.C(ap_clk),
        .CE(j_fu_70),
        .D(j_2_fu_142_p2[5]),
        .Q(\j_fu_70_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \j_fu_70_reg[6] 
       (.C(ap_clk),
        .CE(j_fu_70),
        .D(j_2_fu_142_p2[6]),
        .Q(\j_fu_70_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \j_fu_70_reg[7] 
       (.C(ap_clk),
        .CE(j_fu_70),
        .D(j_2_fu_142_p2[7]),
        .Q(\j_fu_70_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \j_fu_70_reg[8] 
       (.C(ap_clk),
        .CE(j_fu_70),
        .D(j_2_fu_142_p2[8]),
        .Q(\j_fu_70_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \j_fu_70_reg[9] 
       (.C(ap_clk),
        .CE(j_fu_70),
        .D(j_2_fu_142_p2[9]),
        .Q(\j_fu_70_reg_n_5_[9] ),
        .R(1'b0));
  FDRE \sof_2_reg_116_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(\sof_2_reg_116_reg[0]_0 ),
        .R(1'b0));
endmodule

module system_ModeFilter_0_0_ModeFilter_xfMat2AXIvideo_24_16_720_1280_1_2_s
   (mOutPtr0,
    stream_out_TREADY_0,
    Q,
    pop,
    \B_V_data_1_state_reg[0] ,
    \ap_CS_fsm_reg[2]_0 ,
    stream_out_TDATA,
    stream_out_TUSER,
    stream_out_TLAST,
    start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_empty_n,
    start_once_reg,
    start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_full_n,
    start_for_modefilter_3_1_16_720_1280_1_2_2_U0_empty_n,
    stream_out_TREADY,
    img1_data_empty_n,
    ap_clk,
    ap_rst,
    D,
    ap_rst_n);
  output mOutPtr0;
  output stream_out_TREADY_0;
  output [0:0]Q;
  output pop;
  output \B_V_data_1_state_reg[0] ;
  output \ap_CS_fsm_reg[2]_0 ;
  output [23:0]stream_out_TDATA;
  output [0:0]stream_out_TUSER;
  output [0:0]stream_out_TLAST;
  input start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_empty_n;
  input start_once_reg;
  input start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_full_n;
  input start_for_modefilter_3_1_16_720_1280_1_2_2_U0_empty_n;
  input stream_out_TREADY;
  input img1_data_empty_n;
  input ap_clk;
  input ap_rst;
  input [23:0]D;
  input ap_rst_n;

  wire B_V_data_1_sel_wr;
  wire \B_V_data_1_state_reg[0] ;
  wire [23:0]D;
  wire [0:0]Q;
  wire ack_in;
  wire \ap_CS_fsm[3]_i_2_n_5 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire [3:0]ap_NS_fsm;
  wire ap_NS_fsm11_out;
  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire ap_start0;
  wire grp_xfMat2AXIvideo_24_16_720_1280_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg_n_5;
  wire grp_xfMat2AXIvideo_24_16_720_1280_1_2_Pipeline_loop_col_mat2axi_fu_76_n_11;
  wire grp_xfMat2AXIvideo_24_16_720_1280_1_2_Pipeline_loop_col_mat2axi_fu_76_n_13;
  wire grp_xfMat2AXIvideo_24_16_720_1280_1_2_Pipeline_loop_col_mat2axi_fu_76_n_5;
  wire grp_xfMat2AXIvideo_24_16_720_1280_1_2_Pipeline_loop_col_mat2axi_fu_76_n_6;
  wire grp_xfMat2AXIvideo_24_16_720_1280_1_2_Pipeline_loop_col_mat2axi_fu_76_n_7;
  wire grp_xfMat2AXIvideo_24_16_720_1280_1_2_Pipeline_loop_col_mat2axi_fu_76_n_8;
  wire [9:0]i_2_fu_112_p2;
  wire \i_fu_58[9]_i_4_n_5 ;
  wire \i_fu_58[9]_i_5_n_5 ;
  wire [9:0]i_fu_58_reg;
  wire img1_data_empty_n;
  wire mOutPtr0;
  wire pop;
  wire regslice_both_stream_out_V_data_V_U_n_11;
  wire sof;
  wire start_for_modefilter_3_1_16_720_1280_1_2_2_U0_empty_n;
  wire start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_empty_n;
  wire start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_full_n;
  wire start_once_reg;
  wire [23:0]stream_out_TDATA;
  wire [0:0]stream_out_TLAST;
  wire stream_out_TREADY;
  wire stream_out_TREADY_0;
  wire [0:0]stream_out_TUSER;

  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(\i_fu_58[9]_i_4_n_5 ),
        .I1(i_fu_58_reg[3]),
        .I2(i_fu_58_reg[5]),
        .I3(i_fu_58_reg[1]),
        .I4(i_fu_58_reg[2]),
        .O(\ap_CS_fsm[3]_i_2_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(Q),
        .R(ap_rst));
  system_ModeFilter_0_0_ModeFilter_xfMat2AXIvideo_24_16_720_1280_1_2_Pipeline_loop_col_mat2axi grp_xfMat2AXIvideo_24_16_720_1280_1_2_Pipeline_loop_col_mat2axi_fu_76
       (.B_V_data_1_sel_wr(B_V_data_1_sel_wr),
        .D(ap_NS_fsm[2:1]),
        .E(ap_start0),
        .Q(ap_CS_fsm_state3),
        .SR(ap_NS_fsm11_out),
        .ack_in(ack_in),
        .\ap_CS_fsm_reg[1] (regslice_both_stream_out_V_data_V_U_n_11),
        .\ap_CS_fsm_reg[2] (grp_xfMat2AXIvideo_24_16_720_1280_1_2_Pipeline_loop_col_mat2axi_fu_76_n_11),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2]_0 ),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .\axi_last_reg_175_reg[0]_0 (grp_xfMat2AXIvideo_24_16_720_1280_1_2_Pipeline_loop_col_mat2axi_fu_76_n_6),
        .grp_xfMat2AXIvideo_24_16_720_1280_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg(grp_xfMat2AXIvideo_24_16_720_1280_1_2_Pipeline_loop_col_mat2axi_fu_76_n_13),
        .\icmp_ln199_reg_171_reg[0]_0 (grp_xfMat2AXIvideo_24_16_720_1280_1_2_Pipeline_loop_col_mat2axi_fu_76_n_7),
        .\icmp_ln199_reg_171_reg[0]_1 (grp_xfMat2AXIvideo_24_16_720_1280_1_2_Pipeline_loop_col_mat2axi_fu_76_n_8),
        .img1_data_empty_n(img1_data_empty_n),
        .sof(sof),
        .\sof_2_reg_116_reg[0]_0 (grp_xfMat2AXIvideo_24_16_720_1280_1_2_Pipeline_loop_col_mat2axi_fu_76_n_5),
        .\sof_reg_62_reg[0] (grp_xfMat2AXIvideo_24_16_720_1280_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg_n_5));
  FDRE #(
    .INIT(1'b0)) 
    grp_xfMat2AXIvideo_24_16_720_1280_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfMat2AXIvideo_24_16_720_1280_1_2_Pipeline_loop_col_mat2axi_fu_76_n_13),
        .Q(grp_xfMat2AXIvideo_24_16_720_1280_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg_n_5),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_58[0]_i_1 
       (.I0(i_fu_58_reg[0]),
        .O(i_2_fu_112_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_fu_58[1]_i_1 
       (.I0(i_fu_58_reg[0]),
        .I1(i_fu_58_reg[1]),
        .O(i_2_fu_112_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_fu_58[2]_i_1 
       (.I0(i_fu_58_reg[1]),
        .I1(i_fu_58_reg[0]),
        .I2(i_fu_58_reg[2]),
        .O(i_2_fu_112_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_fu_58[3]_i_1 
       (.I0(i_fu_58_reg[2]),
        .I1(i_fu_58_reg[0]),
        .I2(i_fu_58_reg[1]),
        .I3(i_fu_58_reg[3]),
        .O(i_2_fu_112_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_fu_58[4]_i_1 
       (.I0(i_fu_58_reg[3]),
        .I1(i_fu_58_reg[1]),
        .I2(i_fu_58_reg[0]),
        .I3(i_fu_58_reg[2]),
        .I4(i_fu_58_reg[4]),
        .O(i_2_fu_112_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_fu_58[5]_i_1 
       (.I0(i_fu_58_reg[4]),
        .I1(i_fu_58_reg[2]),
        .I2(i_fu_58_reg[0]),
        .I3(i_fu_58_reg[1]),
        .I4(i_fu_58_reg[3]),
        .I5(i_fu_58_reg[5]),
        .O(i_2_fu_112_p2[5]));
  LUT3 #(
    .INIT(8'hD2)) 
    \i_fu_58[6]_i_1 
       (.I0(i_fu_58_reg[4]),
        .I1(\i_fu_58[9]_i_5_n_5 ),
        .I2(i_fu_58_reg[6]),
        .O(i_2_fu_112_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \i_fu_58[7]_i_1 
       (.I0(i_fu_58_reg[4]),
        .I1(i_fu_58_reg[6]),
        .I2(\i_fu_58[9]_i_5_n_5 ),
        .I3(i_fu_58_reg[7]),
        .O(i_2_fu_112_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'hFF7F0080)) 
    \i_fu_58[8]_i_1 
       (.I0(i_fu_58_reg[6]),
        .I1(i_fu_58_reg[4]),
        .I2(i_fu_58_reg[7]),
        .I3(\i_fu_58[9]_i_5_n_5 ),
        .I4(i_fu_58_reg[8]),
        .O(i_2_fu_112_p2[8]));
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_58[9]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_empty_n),
        .O(ap_NS_fsm11_out));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \i_fu_58[9]_i_2 
       (.I0(i_fu_58_reg[2]),
        .I1(i_fu_58_reg[1]),
        .I2(i_fu_58_reg[5]),
        .I3(i_fu_58_reg[3]),
        .I4(\i_fu_58[9]_i_4_n_5 ),
        .I5(ap_CS_fsm_state2),
        .O(ap_start0));
  LUT6 #(
    .INIT(64'hC6CCCCCCCCCCCCCC)) 
    \i_fu_58[9]_i_3 
       (.I0(i_fu_58_reg[8]),
        .I1(i_fu_58_reg[9]),
        .I2(\i_fu_58[9]_i_5_n_5 ),
        .I3(i_fu_58_reg[7]),
        .I4(i_fu_58_reg[4]),
        .I5(i_fu_58_reg[6]),
        .O(i_2_fu_112_p2[9]));
  LUT6 #(
    .INIT(64'hEFFFFFFFFFFFFFFF)) 
    \i_fu_58[9]_i_4 
       (.I0(i_fu_58_reg[0]),
        .I1(i_fu_58_reg[8]),
        .I2(i_fu_58_reg[9]),
        .I3(i_fu_58_reg[7]),
        .I4(i_fu_58_reg[4]),
        .I5(i_fu_58_reg[6]),
        .O(\i_fu_58[9]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \i_fu_58[9]_i_5 
       (.I0(i_fu_58_reg[3]),
        .I1(i_fu_58_reg[1]),
        .I2(i_fu_58_reg[0]),
        .I3(i_fu_58_reg[2]),
        .I4(i_fu_58_reg[5]),
        .O(\i_fu_58[9]_i_5_n_5 ));
  FDRE \i_fu_58_reg[0] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_2_fu_112_p2[0]),
        .Q(i_fu_58_reg[0]),
        .R(ap_NS_fsm11_out));
  FDRE \i_fu_58_reg[1] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_2_fu_112_p2[1]),
        .Q(i_fu_58_reg[1]),
        .R(ap_NS_fsm11_out));
  FDRE \i_fu_58_reg[2] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_2_fu_112_p2[2]),
        .Q(i_fu_58_reg[2]),
        .R(ap_NS_fsm11_out));
  FDRE \i_fu_58_reg[3] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_2_fu_112_p2[3]),
        .Q(i_fu_58_reg[3]),
        .R(ap_NS_fsm11_out));
  FDRE \i_fu_58_reg[4] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_2_fu_112_p2[4]),
        .Q(i_fu_58_reg[4]),
        .R(ap_NS_fsm11_out));
  FDRE \i_fu_58_reg[5] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_2_fu_112_p2[5]),
        .Q(i_fu_58_reg[5]),
        .R(ap_NS_fsm11_out));
  FDRE \i_fu_58_reg[6] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_2_fu_112_p2[6]),
        .Q(i_fu_58_reg[6]),
        .R(ap_NS_fsm11_out));
  FDRE \i_fu_58_reg[7] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_2_fu_112_p2[7]),
        .Q(i_fu_58_reg[7]),
        .R(ap_NS_fsm11_out));
  FDRE \i_fu_58_reg[8] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_2_fu_112_p2[8]),
        .Q(i_fu_58_reg[8]),
        .R(ap_NS_fsm11_out));
  FDRE \i_fu_58_reg[9] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_2_fu_112_p2[9]),
        .Q(i_fu_58_reg[9]),
        .R(ap_NS_fsm11_out));
  system_ModeFilter_0_0_ModeFilter_regslice_both regslice_both_stream_out_V_data_V_U
       (.\B_V_data_1_payload_B_reg[23]_0 (D),
        .B_V_data_1_sel_wr(B_V_data_1_sel_wr),
        .B_V_data_1_sel_wr_reg_0(grp_xfMat2AXIvideo_24_16_720_1280_1_2_Pipeline_loop_col_mat2axi_fu_76_n_7),
        .\B_V_data_1_state_reg[0]_0 (\B_V_data_1_state_reg[0] ),
        .\B_V_data_1_state_reg[0]_1 (\ap_CS_fsm_reg[2]_0 ),
        .\B_V_data_1_state_reg[1]_0 (regslice_both_stream_out_V_data_V_U_n_11),
        .\B_V_data_1_state_reg[1]_1 (grp_xfMat2AXIvideo_24_16_720_1280_1_2_Pipeline_loop_col_mat2axi_fu_76_n_8),
        .D({ap_NS_fsm[3],ap_NS_fsm[0]}),
        .Q({Q,ap_CS_fsm_state3,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_5_[0] }),
        .ack_in(ack_in),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm[3]_i_2_n_5 ),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .img1_data_empty_n(img1_data_empty_n),
        .mOutPtr0(mOutPtr0),
        .pop(pop),
        .start_for_modefilter_3_1_16_720_1280_1_2_2_U0_empty_n(start_for_modefilter_3_1_16_720_1280_1_2_2_U0_empty_n),
        .start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_empty_n(start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_empty_n),
        .start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_full_n(start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_full_n),
        .start_once_reg(start_once_reg),
        .stream_out_TDATA(stream_out_TDATA),
        .stream_out_TREADY(stream_out_TREADY),
        .stream_out_TREADY_0(stream_out_TREADY_0));
  system_ModeFilter_0_0_ModeFilter_regslice_both__parameterized3 regslice_both_stream_out_V_last_V_U
       (.\B_V_data_1_payload_A_reg[0]_0 (grp_xfMat2AXIvideo_24_16_720_1280_1_2_Pipeline_loop_col_mat2axi_fu_76_n_6),
        .B_V_data_1_sel_wr_reg_0(\ap_CS_fsm_reg[2]_0 ),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .stream_out_TLAST(stream_out_TLAST),
        .stream_out_TREADY(stream_out_TREADY));
  system_ModeFilter_0_0_ModeFilter_regslice_both__parameterized3_1 regslice_both_stream_out_V_user_V_U
       (.\B_V_data_1_payload_A_reg[0]_0 (grp_xfMat2AXIvideo_24_16_720_1280_1_2_Pipeline_loop_col_mat2axi_fu_76_n_5),
        .B_V_data_1_sel_wr_reg_0(\ap_CS_fsm_reg[2]_0 ),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .stream_out_TREADY(stream_out_TREADY),
        .stream_out_TUSER(stream_out_TUSER));
  FDRE \sof_reg_62_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfMat2AXIvideo_24_16_720_1280_1_2_Pipeline_loop_col_mat2axi_fu_76_n_11),
        .Q(sof),
        .R(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "system_ModeFilter_0_0,ModeFilter,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "HLS" *) 
(* x_core_info = "ModeFilter,Vivado 2023.1" *) 
(* NotValidForBitStream *)
module system_ModeFilter_0_0
   (stream_in_TVALID,
    stream_in_TREADY,
    stream_in_TDATA,
    stream_in_TKEEP,
    stream_in_TSTRB,
    stream_in_TUSER,
    stream_in_TLAST,
    stream_in_TID,
    stream_in_TDEST,
    stream_out_TVALID,
    stream_out_TREADY,
    stream_out_TDATA,
    stream_out_TKEEP,
    stream_out_TSTRB,
    stream_out_TUSER,
    stream_out_TLAST,
    stream_out_TID,
    stream_out_TDEST,
    ap_clk,
    ap_rst_n);
  (* x_interface_info = "xilinx.com:interface:axis:1.0 stream_in TVALID" *) (* x_interface_parameter = "XIL_INTERFACENAME stream_in, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 150000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0" *) input stream_in_TVALID;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 stream_in TREADY" *) output stream_in_TREADY;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 stream_in TDATA" *) input [23:0]stream_in_TDATA;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 stream_in TKEEP" *) input [2:0]stream_in_TKEEP;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 stream_in TSTRB" *) input [2:0]stream_in_TSTRB;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 stream_in TUSER" *) input [0:0]stream_in_TUSER;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 stream_in TLAST" *) input [0:0]stream_in_TLAST;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 stream_in TID" *) input [0:0]stream_in_TID;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 stream_in TDEST" *) input [0:0]stream_in_TDEST;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 stream_out TVALID" *) (* x_interface_parameter = "XIL_INTERFACENAME stream_out, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 150000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0" *) output stream_out_TVALID;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 stream_out TREADY" *) input stream_out_TREADY;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 stream_out TDATA" *) output [23:0]stream_out_TDATA;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 stream_out TKEEP" *) output [2:0]stream_out_TKEEP;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 stream_out TSTRB" *) output [2:0]stream_out_TSTRB;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 stream_out TUSER" *) output [0:0]stream_out_TUSER;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 stream_out TLAST" *) output [0:0]stream_out_TLAST;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 stream_out TID" *) output [0:0]stream_out_TID;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 stream_out TDEST" *) output [0:0]stream_out_TDEST;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF stream_in:stream_out, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 150000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0" *) input ap_clk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* x_interface_parameter = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire [23:0]stream_in_TDATA;
  wire [0:0]stream_in_TLAST;
  wire stream_in_TREADY;
  wire [0:0]stream_in_TUSER;
  wire stream_in_TVALID;
  wire [23:0]stream_out_TDATA;
  wire [0:0]stream_out_TLAST;
  wire stream_out_TREADY;
  wire [0:0]stream_out_TUSER;
  wire stream_out_TVALID;
  wire [0:0]NLW_U0_stream_out_TDEST_UNCONNECTED;
  wire [0:0]NLW_U0_stream_out_TID_UNCONNECTED;
  wire [2:0]NLW_U0_stream_out_TKEEP_UNCONNECTED;
  wire [2:0]NLW_U0_stream_out_TSTRB_UNCONNECTED;

  assign stream_out_TDEST[0] = \<const0> ;
  assign stream_out_TID[0] = \<const0> ;
  assign stream_out_TKEEP[2] = \<const1> ;
  assign stream_out_TKEEP[1] = \<const1> ;
  assign stream_out_TKEEP[0] = \<const1> ;
  assign stream_out_TSTRB[2] = \<const0> ;
  assign stream_out_TSTRB[1] = \<const0> ;
  assign stream_out_TSTRB[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* sdx_kernel = "true" *) 
  (* sdx_kernel_synth_inst = "U0" *) 
  (* sdx_kernel_type = "hls" *) 
  system_ModeFilter_0_0_ModeFilter U0
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .stream_in_TDATA(stream_in_TDATA),
        .stream_in_TDEST(1'b0),
        .stream_in_TID(1'b0),
        .stream_in_TKEEP({1'b0,1'b0,1'b0}),
        .stream_in_TLAST(stream_in_TLAST),
        .stream_in_TREADY(stream_in_TREADY),
        .stream_in_TSTRB({1'b0,1'b0,1'b0}),
        .stream_in_TUSER(stream_in_TUSER),
        .stream_in_TVALID(stream_in_TVALID),
        .stream_out_TDATA(stream_out_TDATA),
        .stream_out_TDEST(NLW_U0_stream_out_TDEST_UNCONNECTED[0]),
        .stream_out_TID(NLW_U0_stream_out_TID_UNCONNECTED[0]),
        .stream_out_TKEEP(NLW_U0_stream_out_TKEEP_UNCONNECTED[2:0]),
        .stream_out_TLAST(stream_out_TLAST),
        .stream_out_TREADY(stream_out_TREADY),
        .stream_out_TSTRB(NLW_U0_stream_out_TSTRB_UNCONNECTED[2:0]),
        .stream_out_TUSER(stream_out_TUSER),
        .stream_out_TVALID(stream_out_TVALID));
  VCC VCC
       (.P(\<const1> ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
