; COPY THIS FILE AND MODIFY IT TO SUIT YOUR NEEDS

NUM_CHANS=1								; number of *logically independent* channels (i.e. each with a separate memory controller); should be a power of 2
JEDEC_DATA_BUS_BITS=64 		 		; Always 64 for DDRx; if you want multiple *ganged* channels, set this to N*64
TRANS_QUEUE_DEPTH=32					; transaction queue, i.e., CPU-level commands such as:  READ 0xbeef
CMD_QUEUE_DEPTH=32						; command queue, i.e., DRAM-level commands such as: CAS 544, RAS 4
EPOCH_LENGTH=100000						; length of an epoch in cycles (granularity of simulation)
ROW_BUFFER_POLICY=open_page
ADDRESS_MAPPING_SCHEME=scheme1
SCHEDULING_POLICY=bank_then_rank_round_robin
QUEUING_STRUCTURE=per_rank_per_bank		;per_rank or per_rank_per_bank or queue

;for true/false, please use all lowercase
DEBUG_TRANS_Q=true
DEBUG_CMD_Q=true
DEBUG_ADDR_MAP=true
DEBUG_BUS=true
DEBUG_BANKSTATE=false
DEBUG_BANKS=false
DEBUG_POWER=false
VIS_FILE_OUTPUT=true

USE_LOW_POWER=false 					; go into low power mode when idle?
VERIFICATION_OUTPUT=true			; should be false for normal operation
TOTAL_ROW_ACCESSES=100	; 				maximum number of open page requests to send to the same row before forcing a row close (to prevent starvation)
