0.7
2020.2
May  7 2023
15:10:42
/home/bruno/gitreps/VeSPA_UartTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_DataMemory_0_0/src/VeSPA_RAM/simulation/blk_mem_gen_v8_4.v,1711675811,verilog,,,,STATE_LOGIC_v8_4;beh_vlog_ff_ce_clr_v8_4;beh_vlog_ff_clr_v8_4;beh_vlog_ff_pre_v8_4;beh_vlog_muxf7_v8_4;blk_mem_axi_read_wrapper_beh_v8_4;blk_mem_axi_regs_fwd_v8_4;blk_mem_axi_write_wrapper_beh_v8_4;blk_mem_gen_v8_4_6;blk_mem_gen_v8_4_6_mem_module;blk_mem_gen_v8_4_6_output_stage;blk_mem_gen_v8_4_6_softecc_output_reg_stage;read_netlist_v8_4;write_netlist_v8_4,,,../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/d145/src,,,,,
