"filename", "language", "Markdown", "System Verilog", "Verilog", "JSON with Comments", "comment", "blank", "total"
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/README.md", "Markdown", 48, 0, 0, 0, 0, 15, 63
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/spinalHDL/README.md", "Markdown", 1, 0, 0, 0, 0, 2, 3
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/README.md", "Markdown", 1, 0, 0, 0, 0, 2, 3
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/asyn_fifo.sv", "System Verilog", 0, 71, 0, 0, 30, 15, 116
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/bus_interconnect.sv", "System Verilog", 0, 0, 0, 0, 0, 3, 3
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/caster.sv", "System Verilog", 0, 35, 0, 0, 21, 6, 62
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/data_enc.sv", "System Verilog", 0, 20, 0, 0, 21, 10, 51
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/dummy_pe/dummy_array_control.sv", "System Verilog", 0, 3, 0, 0, 20, 1, 24
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/dummy_pe/dummy_pe.sv", "System Verilog", 0, 60, 0, 0, 34, 23, 117
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/dummy_pe/dummy_pe_array.sv", "System Verilog", 0, 86, 0, 0, 37, 17, 140
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/dummy_pe/dummy_pe_array_configurable.sv", "System Verilog", 0, 85, 0, 0, 49, 41, 175
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/dummy_pe/dummy_pe_kl.sv", "System Verilog", 0, 39, 0, 0, 23, 12, 74
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/glb_pe.sv", "System Verilog", 0, 29, 0, 0, 22, 7, 58
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/global_buffer.sv", "System Verilog", 0, 29, 0, 0, 21, 8, 58
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/interface.sv", "System Verilog", 0, 232, 0, 0, 42, 77, 351
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/multicaster.sv", "System Verilog", 0, 69, 0, 0, 46, 32, 147
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/pe.sv", "System Verilog", 0, 102, 0, 0, 40, 20, 162
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/pe_array.sv", "System Verilog", 0, 38, 0, 0, 21, 9, 68
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/pe_ctrl.sv", "System Verilog", 0, 79, 0, 0, 0, 12, 91
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/xbus_control.sv", "System Verilog", 0, 41, 0, 0, 21, 14, 76
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/verilog/README.md", "Markdown", 1, 0, 0, 0, 0, 2, 3
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/verilog/axi_example/sample_generator/sample_generator_v1_0.v", "Verilog", 0, 0, 53, 0, 14, 17, 84
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/verilog/axi_example/sample_generator/sample_generator_v1_0_M_AXIS.v", "Verilog", 0, 0, 122, 0, 72, 35, 229
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/verilog/axi_example/sample_generator/sample_generator_v1_0_S_AXIS.v", "Verilog", 0, 0, 97, 0, 51, 20, 168
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/verilog/shifter.v", "Verilog", 0, 0, 28, 0, 5, 6, 39
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/hdl_source.code-workspace", "JSON with Comments", 0, 0, 0, 12, 0, 0, 12
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation source/spinalHDL/README.md", "Markdown", 1, 0, 0, 0, 0, 2, 3
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation source/system_verilog/README.md", "Markdown", 1, 0, 0, 0, 0, 1, 2
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation source/system_verilog/glb_pe_driver.sv", "System Verilog", 0, 46, 0, 0, 21, 6, 73
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation source/system_verilog/pe_driver.sv", "System Verilog", 0, 39, 0, 0, 16, 5, 60
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation source/system_verilog/tb_async_fifo.sv", "System Verilog", 0, 64, 0, 0, 13, 13, 90
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation source/system_verilog/tb_dummpy_pe_array.sv", "System Verilog", 0, 71, 0, 0, 31, 16, 118
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation source/system_verilog/tb_glb_pe.sv", "System Verilog", 0, 46, 0, 0, 21, 8, 75
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation source/system_verilog/tb_glb_pe_loop.sv", "System Verilog", 0, 70, 0, 0, 21, 11, 102
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation source/system_verilog/tb_pe.sv", "System Verilog", 0, 38, 0, 0, 21, 11, 70
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation source/verilog/README.md", "Markdown", 1, 0, 0, 0, 0, 1, 2
"Total", "-", 54, 1392, 300, 12, 734, 480, 2972