
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.359293                       # Number of seconds simulated
sim_ticks                                359293354326                       # Number of ticks simulated
final_tick                               692295798213                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 220795                       # Simulator instruction rate (inst/s)
host_op_rate                                   220795                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               26443336                       # Simulator tick rate (ticks/s)
host_mem_usage                                2356932                       # Number of bytes of host memory used
host_seconds                                 13587.29                       # Real time elapsed on the host
sim_insts                                  3000000002                       # Number of instructions simulated
sim_ops                                    3000000002                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst        15552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data        16832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              32384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        15552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         15552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          243                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data          263                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 506                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks             9                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  9                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        43285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data        46848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                 90132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        43285                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            43285                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks            1603                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                 1603                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks            1603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        43285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data        46848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total                91736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         506                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                          9                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                       506                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                        9                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                      32384                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                     576                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd                32384                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr                  576                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0                  21                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1                  56                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2                  17                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3                  25                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4                  14                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5                  18                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6                  27                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7                  32                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8                  41                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9                  23                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10                 33                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11                  3                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12                 19                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13                 38                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14                110                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15                 29                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0                   1                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1                   0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2                   0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3                   0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4                   1                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5                   1                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6                   1                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7                   0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8                   0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9                   0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10                  1                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11                  0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12                  0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13                  2                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14                  1                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15                  1                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  344555988111                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                   506                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6                    9                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                     421                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          152                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    182.736842                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   114.554042                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   275.240695                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64              88     57.89%     57.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128             18     11.84%     69.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192             17     11.18%     80.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256             11      7.24%     88.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384              4      2.63%     90.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448              3      1.97%     92.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512              1      0.66%     93.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576              1      0.66%     94.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640              2      1.32%     95.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832              1      0.66%     96.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896              2      1.32%     97.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088             1      0.66%     98.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216             1      0.66%     98.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280             1      0.66%     99.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304             1      0.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          152                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                      2064947                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat                15003697                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                    2530000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat                  10408750                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                      4080.92                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  20570.65                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                29651.58                       # Average memory access latency
system.mem_ctrls.avgRdBW                         0.09                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW                 0.09                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                 0.00                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                       6.70                       # Average write queue length over time
system.mem_ctrls.readRowHits                      354                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.96                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  669040753.61                       # Average gap between requests
system.membus.throughput                        91736                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq                 418                       # Transaction distribution
system.membus.trans_dist::ReadResp                418                       # Transaction distribution
system.membus.trans_dist::Writeback                 9                       # Transaction distribution
system.membus.trans_dist::ReadExReq                88                       # Transaction distribution
system.membus.trans_dist::ReadExResp               88                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1021                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1021                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port        32960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total               32960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus                  32960                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy              195471                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1592893                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       298917004                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    172066061                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      8085818                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    211549037                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       151562185                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     71.643997                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        52135564                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        55370                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            609208755                       # DTB read hits
system.switch_cpus.dtb.read_misses             861711                       # DTB read misses
system.switch_cpus.dtb.read_acv                    17                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        610070466                       # DTB read accesses
system.switch_cpus.dtb.write_hits           313543734                       # DTB write hits
system.switch_cpus.dtb.write_misses              2171                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       313545905                       # DTB write accesses
system.switch_cpus.dtb.data_hits            922752489                       # DTB hits
system.switch_cpus.dtb.data_misses             863882                       # DTB misses
system.switch_cpus.dtb.data_acv                    17                       # DTB access violations
system.switch_cpus.dtb.data_accesses        923616371                       # DTB accesses
system.switch_cpus.itb.fetch_hits           317859095                       # ITB hits
system.switch_cpus.itb.fetch_misses             28562                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       317887657                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                  215                       # Number of system calls
system.switch_cpus.numCycles               1078959022                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    633783654                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2317760349                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           298917004                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    203697749                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             408446767                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        30706950                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles       13204762                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles        13612                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles       199405                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          199                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         317859095                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       6261101                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1078208730                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.149640                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.125513                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        669761963     62.12%     62.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         20505366      1.90%     64.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         44751455      4.15%     68.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         36318190      3.37%     71.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         36977650      3.43%     74.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         24684764      2.29%     77.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         49916040      4.63%     81.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         34379573      3.19%     85.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        160913729     14.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1078208730                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.277042                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.148145                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        640101204                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      11295855                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         403713065                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles        729662                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       22368943                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     59663420                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        191624                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2295177440                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts        437192                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       22368943                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        645129039                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         3704260                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      2940074                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         399262965                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       4803448                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2265804309                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         28703                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         139971                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents       3920129                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   1596161651                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    2978604667                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   2015692911                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    962911756                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1476162864                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        119998761                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       120196                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        87046                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          10645306                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    622449633                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    322038561                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     13181418                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      5727128                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2141575127                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       173558                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2102198995                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      3536875                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    141069284                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     91087989                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          783                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1078208730                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.949714                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.865053                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    318934785     29.58%     29.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    212528562     19.71%     49.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    186281048     17.28%     66.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    121634490     11.28%     77.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    119580281     11.09%     88.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     61711921      5.72%     94.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     41476797      3.85%     98.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     12023412      1.12%     99.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      4037434      0.37%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1078208730                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            6741      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd           690      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp            17      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult     13384774     18.62%     18.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv        572471      0.80%     19.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     19.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     19.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     19.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     19.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     19.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     19.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     19.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     19.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     19.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     19.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     19.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     19.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     19.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     19.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     19.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     19.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     19.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     19.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     19.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     19.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       33847473     47.09%     66.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      24060438     33.48%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     857020862     40.77%     40.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       585384      0.03%     40.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     40.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    154826886      7.36%     48.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     40505943      1.93%     50.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      7238572      0.34%     50.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult    104744547      4.98%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      3870220      0.18%     55.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt       229725      0.01%     55.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     55.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     55.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     55.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     55.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     55.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     55.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     55.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     55.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     55.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     55.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     55.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     55.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     55.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     55.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     55.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     55.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     55.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    615861684     29.30%     84.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    317315172     15.09%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2102198995                       # Type of FU issued
system.switch_cpus.iq.rate                   1.948359                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            71872604                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.034189                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   4127245926                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1622009855                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1486341028                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   1230770265                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    660886308                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    583512285                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1543292393                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       630779206                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     89294990                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     41827429                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        34032                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       114430                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     26389357                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         1667                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked           30                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       22368943                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          274854                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         27631                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2245406480                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      1401241                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     622449633                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    322038561                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        87002                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          25723                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents           122                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       114430                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      5227423                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      2986858                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      8214281                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2085721867                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     610079224                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     16477120                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop             103657795                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            923625171                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        283331033                       # Number of branches executed
system.switch_cpus.iew.exec_stores          313545947                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.933087                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2076625632                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2069853313                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         985920317                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1370970958                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.918380                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.719140                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    145996960                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       172775                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      7894430                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1055839787                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.988364                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.644796                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    466256461     44.16%     44.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    203020919     19.23%     63.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     86240552      8.17%     71.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     52372786      4.96%     76.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     53086367      5.03%     81.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     35402826      3.35%     84.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     37330667      3.54%     88.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     23604294      2.24%     90.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     98524915      9.33%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1055839787                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2099393359                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2099393359                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              876271395                       # Number of memory references committed
system.switch_cpus.commit.loads             580622191                       # Number of loads committed
system.switch_cpus.commit.membars               86280                       # Number of memory barriers committed
system.switch_cpus.commit.branches          276693124                       # Number of branches committed
system.switch_cpus.commit.fp_insts          572041650                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1679454444                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     49233723                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      98524915                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           3202687901                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4513150224                       # The number of ROB writes
system.switch_cpus.timesIdled                     919                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  750292                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000001                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.539480                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.539480                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.853639                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.853639                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       2242005536                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1032671381                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         627644009                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        497533601                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         1947012                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         172560                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1             47610                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2              1141                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.363235                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008705                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                          0                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                 1087514047                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1          4436.503230                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2           349.776000                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot           4786.279230                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                   1                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                   0                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1            0                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1              0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2              1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            8751.172680                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1         1141                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1         46437                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1        83494                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1            0                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                        10                       # number of replacements
system.l2.tags.tagsinuse                 48504.332149                       # Cycle average of tags in use
system.l2.tags.total_refs                      108250                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     48531                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.230533                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    37619.489776                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   138.668746                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data    54.778582                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       3937.929376                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       6753.465669                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.287014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.001058                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.000418                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.030044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.051525                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.370059                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst           10                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         6306                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    6316                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             6215                       # number of Writeback hits
system.l2.Writeback_hits::total                  6215                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data         1651                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1651                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst            10                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          7957                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7967                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst           10                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         7957                       # number of overall hits
system.l2.overall_hits::total                    7967                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          243                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data          175                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   418                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data           88                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  88                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          243                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data          263                       # number of demand (read+write) misses
system.l2.demand_misses::total                    506                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          243                       # number of overall misses
system.l2.overall_misses::switch_cpus.data          263                       # number of overall misses
system.l2.overall_misses::total                   506                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     14902467                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data      9708533                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        24611000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data      5720459                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       5720459                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     14902467                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data     15428992                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         30331459                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     14902467                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data     15428992                       # number of overall miss cycles
system.l2.overall_miss_latency::total        30331459                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst          253                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         6481                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                6734                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         6215                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              6215                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         1739                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1739                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst          253                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data         8220                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 8473                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst          253                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data         8220                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                8473                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.960474                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.027002                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.062073                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.050604                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.050604                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.960474                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.031995                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.059719                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.960474                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.031995                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.059719                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 61327.024691                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 55477.331429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 58877.990431                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 65005.215909                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 65005.215909                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 61327.024691                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 58665.368821                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 59943.594862                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 61327.024691                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 58665.368821                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 59943.594862                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                    9                       # number of writebacks
system.l2.writebacks::total                         9                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst          243                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data          175                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              418                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data           88                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             88                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          243                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data          263                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               506                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          243                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data          263                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              506                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     13052883                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data      8368039                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     21420922                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data      5050759                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      5050759                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     13052883                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data     13418798                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     26471681                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     13052883                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data     13418798                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     26471681                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.960474                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.027002                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.062073                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.050604                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.050604                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.960474                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.031995                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.059719                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.960474                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.031995                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.059719                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 53715.567901                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 47817.365714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 51246.224880                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 57394.988636                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 57394.988636                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 53715.567901                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 51022.045627                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 52315.575099                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 53715.567901                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 51022.045627                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 52315.575099                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                     2616336                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq               6734                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp              6734                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             6215                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1739                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1739                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          506                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        22655                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 23161                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        16192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       923840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total             940032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus                940032                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy            9030294                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            298983                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           8257631                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         2078966361                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 19370333.103501                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  19370333.103501                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     673.950770                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements               228                       # number of replacements
system.cpu.icache.tags.tagsinuse          4028.327545                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1315811980                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4260                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          308876.051643                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   213.716843                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst  3814.610702                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.052177                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.931301                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.983478                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    317858756                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       317858756                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    317858756                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        317858756                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    317858756                       # number of overall hits
system.cpu.icache.overall_hits::total       317858756                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst          337                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           337                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst          337                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            337                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst          337                       # number of overall misses
system.cpu.icache.overall_misses::total           337                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst     19475107                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     19475107                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst     19475107                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     19475107                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst     19475107                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     19475107                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    317859093                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    317859093                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    317859093                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    317859093                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    317859093                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    317859093                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 57789.635015                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57789.635015                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 57789.635015                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57789.635015                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 57789.635015                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57789.635015                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1205                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    66.944444                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst           84                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           84                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst           84                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           84                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst           84                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           84                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst          253                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          253                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst          253                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          253                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst          253                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          253                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst     15183168                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     15183168                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst     15183168                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     15183168                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst     15183168                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     15183168                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 60012.521739                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60012.521739                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 60012.521739                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60012.521739                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 60012.521739                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60012.521739                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1         1242                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2           39                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.303223                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.009521                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1         1021880924                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2           55199504                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1 39995760.167003                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 2235511.998223                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  42231272.165226                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1          412                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2          412                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1 2480293.504854                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2 133979.378641                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1     0.948751                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2     0.051249                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg     224.223647                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1        16068                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2        16068                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1          480                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1       495156                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2       495636                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1      1175848                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2      1175848                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1     1.165049                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements              7667                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2854.061869                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1118873368                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             10521                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          106346.675031                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   898.707813                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data  1955.354056                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.219411                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.477381                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.696792                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    519805775                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       519805775                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    295558652                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      295558652                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        86296                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        86296                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        86280                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        86280                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    815364427                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        815364427                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    815364427                       # number of overall hits
system.cpu.dcache.overall_hits::total       815364427                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        20000                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         20000                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data         4272                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4272                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        24272                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          24272                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        24272                       # number of overall misses
system.cpu.dcache.overall_misses::total         24272                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    122385829                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    122385829                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data     42852264                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     42852264                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data        26640                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        26640                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data    165238093                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    165238093                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data    165238093                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    165238093                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    519825775                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    519825775                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    295562924                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    295562924                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        86301                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        86301                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        86280                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        86280                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    815388699                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    815388699                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    815388699                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    815388699                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.000038                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000014                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.000058                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000058                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.000030                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000030                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.000030                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000030                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data  6119.291450                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  6119.291450                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 10030.960674                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 10030.960674                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data         5328                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total         5328                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data  6807.765862                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  6807.765862                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data  6807.765862                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  6807.765862                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           64                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     6.400000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         6215                       # number of writebacks
system.cpu.dcache.writebacks::total              6215                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        13514                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        13514                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data         2538                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2538                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data            5                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        16052                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        16052                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        16052                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        16052                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         6486                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6486                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         1734                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1734                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data         8220                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         8220                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data         8220                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         8220                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data     33157727                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     33157727                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data     17444723                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     17444723                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data     50602450                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     50602450                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data     50602450                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     50602450                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.000010                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.000010                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  5112.199661                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  5112.199661                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 10060.393887                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 10060.393887                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data  6156.015815                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  6156.015815                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data  6156.015815                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  6156.015815                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
