
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//lzmainfo_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400b20 <.init>:
  400b20:	stp	x29, x30, [sp, #-16]!
  400b24:	mov	x29, sp
  400b28:	bl	400d10 <ferror@plt+0x60>
  400b2c:	ldp	x29, x30, [sp], #16
  400b30:	ret

Disassembly of section .plt:

0000000000400b40 <exit@plt-0x20>:
  400b40:	stp	x16, x30, [sp, #-16]!
  400b44:	adrp	x16, 411000 <ferror@plt+0x10350>
  400b48:	ldr	x17, [x16, #4088]
  400b4c:	add	x16, x16, #0xff8
  400b50:	br	x17
  400b54:	nop
  400b58:	nop
  400b5c:	nop

0000000000400b60 <exit@plt>:
  400b60:	adrp	x16, 412000 <ferror@plt+0x11350>
  400b64:	ldr	x17, [x16]
  400b68:	add	x16, x16, #0x0
  400b6c:	br	x17

0000000000400b70 <fclose@plt>:
  400b70:	adrp	x16, 412000 <ferror@plt+0x11350>
  400b74:	ldr	x17, [x16, #8]
  400b78:	add	x16, x16, #0x8
  400b7c:	br	x17

0000000000400b80 <fopen@plt>:
  400b80:	adrp	x16, 412000 <ferror@plt+0x11350>
  400b84:	ldr	x17, [x16, #16]
  400b88:	add	x16, x16, #0x10
  400b8c:	br	x17

0000000000400b90 <bindtextdomain@plt>:
  400b90:	adrp	x16, 412000 <ferror@plt+0x11350>
  400b94:	ldr	x17, [x16, #24]
  400b98:	add	x16, x16, #0x18
  400b9c:	br	x17

0000000000400ba0 <__libc_start_main@plt>:
  400ba0:	adrp	x16, 412000 <ferror@plt+0x11350>
  400ba4:	ldr	x17, [x16, #32]
  400ba8:	add	x16, x16, #0x20
  400bac:	br	x17

0000000000400bb0 <strerror@plt>:
  400bb0:	adrp	x16, 412000 <ferror@plt+0x11350>
  400bb4:	ldr	x17, [x16, #40]
  400bb8:	add	x16, x16, #0x28
  400bbc:	br	x17

0000000000400bc0 <__gmon_start__@plt>:
  400bc0:	adrp	x16, 412000 <ferror@plt+0x11350>
  400bc4:	ldr	x17, [x16, #48]
  400bc8:	add	x16, x16, #0x30
  400bcc:	br	x17

0000000000400bd0 <lzma_properties_decode@plt>:
  400bd0:	adrp	x16, 412000 <ferror@plt+0x11350>
  400bd4:	ldr	x17, [x16, #56]
  400bd8:	add	x16, x16, #0x38
  400bdc:	br	x17

0000000000400be0 <abort@plt>:
  400be0:	adrp	x16, 412000 <ferror@plt+0x11350>
  400be4:	ldr	x17, [x16, #64]
  400be8:	add	x16, x16, #0x40
  400bec:	br	x17

0000000000400bf0 <puts@plt>:
  400bf0:	adrp	x16, 412000 <ferror@plt+0x11350>
  400bf4:	ldr	x17, [x16, #72]
  400bf8:	add	x16, x16, #0x48
  400bfc:	br	x17

0000000000400c00 <textdomain@plt>:
  400c00:	adrp	x16, 412000 <ferror@plt+0x11350>
  400c04:	ldr	x17, [x16, #80]
  400c08:	add	x16, x16, #0x50
  400c0c:	br	x17

0000000000400c10 <getopt_long@plt>:
  400c10:	adrp	x16, 412000 <ferror@plt+0x11350>
  400c14:	ldr	x17, [x16, #88]
  400c18:	add	x16, x16, #0x58
  400c1c:	br	x17

0000000000400c20 <strcmp@plt>:
  400c20:	adrp	x16, 412000 <ferror@plt+0x11350>
  400c24:	ldr	x17, [x16, #96]
  400c28:	add	x16, x16, #0x60
  400c2c:	br	x17

0000000000400c30 <fread@plt>:
  400c30:	adrp	x16, 412000 <ferror@plt+0x11350>
  400c34:	ldr	x17, [x16, #104]
  400c38:	add	x16, x16, #0x68
  400c3c:	br	x17

0000000000400c40 <free@plt>:
  400c40:	adrp	x16, 412000 <ferror@plt+0x11350>
  400c44:	ldr	x17, [x16, #112]
  400c48:	add	x16, x16, #0x70
  400c4c:	br	x17

0000000000400c50 <printf@plt>:
  400c50:	adrp	x16, 412000 <ferror@plt+0x11350>
  400c54:	ldr	x17, [x16, #120]
  400c58:	add	x16, x16, #0x78
  400c5c:	br	x17

0000000000400c60 <__errno_location@plt>:
  400c60:	adrp	x16, 412000 <ferror@plt+0x11350>
  400c64:	ldr	x17, [x16, #128]
  400c68:	add	x16, x16, #0x80
  400c6c:	br	x17

0000000000400c70 <putchar@plt>:
  400c70:	adrp	x16, 412000 <ferror@plt+0x11350>
  400c74:	ldr	x17, [x16, #136]
  400c78:	add	x16, x16, #0x88
  400c7c:	br	x17

0000000000400c80 <gettext@plt>:
  400c80:	adrp	x16, 412000 <ferror@plt+0x11350>
  400c84:	ldr	x17, [x16, #144]
  400c88:	add	x16, x16, #0x90
  400c8c:	br	x17

0000000000400c90 <fprintf@plt>:
  400c90:	adrp	x16, 412000 <ferror@plt+0x11350>
  400c94:	ldr	x17, [x16, #152]
  400c98:	add	x16, x16, #0x98
  400c9c:	br	x17

0000000000400ca0 <setlocale@plt>:
  400ca0:	adrp	x16, 412000 <ferror@plt+0x11350>
  400ca4:	ldr	x17, [x16, #160]
  400ca8:	add	x16, x16, #0xa0
  400cac:	br	x17

0000000000400cb0 <ferror@plt>:
  400cb0:	adrp	x16, 412000 <ferror@plt+0x11350>
  400cb4:	ldr	x17, [x16, #168]
  400cb8:	add	x16, x16, #0xa8
  400cbc:	br	x17

Disassembly of section .text:

0000000000400cc0 <.text>:
  400cc0:	mov	x29, #0x0                   	// #0
  400cc4:	mov	x30, #0x0                   	// #0
  400cc8:	mov	x5, x0
  400ccc:	ldr	x1, [sp]
  400cd0:	add	x2, sp, #0x8
  400cd4:	mov	x6, sp
  400cd8:	movz	x0, #0x0, lsl #48
  400cdc:	movk	x0, #0x0, lsl #32
  400ce0:	movk	x0, #0x40, lsl #16
  400ce4:	movk	x0, #0x1238
  400ce8:	movz	x3, #0x0, lsl #48
  400cec:	movk	x3, #0x0, lsl #32
  400cf0:	movk	x3, #0x40, lsl #16
  400cf4:	movk	x3, #0x1608
  400cf8:	movz	x4, #0x0, lsl #48
  400cfc:	movk	x4, #0x0, lsl #32
  400d00:	movk	x4, #0x40, lsl #16
  400d04:	movk	x4, #0x1688
  400d08:	bl	400ba0 <__libc_start_main@plt>
  400d0c:	bl	400be0 <abort@plt>
  400d10:	adrp	x0, 411000 <ferror@plt+0x10350>
  400d14:	ldr	x0, [x0, #4064]
  400d18:	cbz	x0, 400d20 <ferror@plt+0x70>
  400d1c:	b	400bc0 <__gmon_start__@plt>
  400d20:	ret
  400d24:	nop
  400d28:	adrp	x0, 412000 <ferror@plt+0x11350>
  400d2c:	add	x0, x0, #0xc0
  400d30:	adrp	x1, 412000 <ferror@plt+0x11350>
  400d34:	add	x1, x1, #0xc0
  400d38:	cmp	x1, x0
  400d3c:	b.eq	400d54 <ferror@plt+0xa4>  // b.none
  400d40:	adrp	x1, 401000 <ferror@plt+0x350>
  400d44:	ldr	x1, [x1, #1704]
  400d48:	cbz	x1, 400d54 <ferror@plt+0xa4>
  400d4c:	mov	x16, x1
  400d50:	br	x16
  400d54:	ret
  400d58:	adrp	x0, 412000 <ferror@plt+0x11350>
  400d5c:	add	x0, x0, #0xc0
  400d60:	adrp	x1, 412000 <ferror@plt+0x11350>
  400d64:	add	x1, x1, #0xc0
  400d68:	sub	x1, x1, x0
  400d6c:	lsr	x2, x1, #63
  400d70:	add	x1, x2, x1, asr #3
  400d74:	cmp	xzr, x1, asr #1
  400d78:	asr	x1, x1, #1
  400d7c:	b.eq	400d94 <ferror@plt+0xe4>  // b.none
  400d80:	adrp	x2, 401000 <ferror@plt+0x350>
  400d84:	ldr	x2, [x2, #1712]
  400d88:	cbz	x2, 400d94 <ferror@plt+0xe4>
  400d8c:	mov	x16, x2
  400d90:	br	x16
  400d94:	ret
  400d98:	stp	x29, x30, [sp, #-32]!
  400d9c:	mov	x29, sp
  400da0:	str	x19, [sp, #16]
  400da4:	adrp	x19, 412000 <ferror@plt+0x11350>
  400da8:	ldrb	w0, [x19, #232]
  400dac:	cbnz	w0, 400dbc <ferror@plt+0x10c>
  400db0:	bl	400d28 <ferror@plt+0x78>
  400db4:	mov	w0, #0x1                   	// #1
  400db8:	strb	w0, [x19, #232]
  400dbc:	ldr	x19, [sp, #16]
  400dc0:	ldp	x29, x30, [sp], #32
  400dc4:	ret
  400dc8:	b	400d58 <ferror@plt+0xa8>
  400dcc:	stp	x29, x30, [sp, #-16]!
  400dd0:	mov	x29, sp
  400dd4:	adrp	x0, 401000 <ferror@plt+0x350>
  400dd8:	add	x0, x0, #0x6b8
  400ddc:	bl	400c80 <gettext@plt>
  400de0:	mov	x2, x0
  400de4:	adrp	x0, 412000 <ferror@plt+0x11350>
  400de8:	add	x0, x0, #0xc0
  400dec:	ldr	x0, [x0]
  400df0:	mov	x1, x0
  400df4:	mov	x0, x2
  400df8:	bl	400c50 <printf@plt>
  400dfc:	adrp	x0, 401000 <ferror@plt+0x350>
  400e00:	add	x0, x0, #0x718
  400e04:	bl	400c80 <gettext@plt>
  400e08:	bl	400c50 <printf@plt>
  400e0c:	mov	w0, #0xa                   	// #10
  400e10:	bl	400c70 <putchar@plt>
  400e14:	adrp	x0, 401000 <ferror@plt+0x350>
  400e18:	add	x0, x0, #0x750
  400e1c:	bl	400c80 <gettext@plt>
  400e20:	mov	x2, x0
  400e24:	adrp	x0, 401000 <ferror@plt+0x350>
  400e28:	add	x1, x0, #0x780
  400e2c:	mov	x0, x2
  400e30:	bl	400c50 <printf@plt>
  400e34:	adrp	x0, 401000 <ferror@plt+0x350>
  400e38:	add	x0, x0, #0x7a0
  400e3c:	bl	400c80 <gettext@plt>
  400e40:	mov	x3, x0
  400e44:	adrp	x0, 401000 <ferror@plt+0x350>
  400e48:	add	x2, x0, #0x7b8
  400e4c:	adrp	x0, 401000 <ferror@plt+0x350>
  400e50:	add	x1, x0, #0x7d0
  400e54:	mov	x0, x3
  400e58:	bl	400c50 <printf@plt>
  400e5c:	mov	w2, #0x1                   	// #1
  400e60:	mov	w1, #0x1                   	// #1
  400e64:	mov	w0, #0x0                   	// #0
  400e68:	bl	4014bc <ferror@plt+0x80c>
  400e6c:	stp	x29, x30, [sp, #-16]!
  400e70:	mov	x29, sp
  400e74:	adrp	x0, 401000 <ferror@plt+0x350>
  400e78:	add	x0, x0, #0x7e0
  400e7c:	bl	400bf0 <puts@plt>
  400e80:	mov	w2, #0x1                   	// #1
  400e84:	mov	w1, #0x1                   	// #1
  400e88:	mov	w0, #0x0                   	// #0
  400e8c:	bl	4014bc <ferror@plt+0x80c>
  400e90:	stp	x29, x30, [sp, #-48]!
  400e94:	mov	x29, sp
  400e98:	str	w0, [sp, #28]
  400e9c:	str	x1, [sp, #16]
  400ea0:	nop
  400ea4:	mov	x4, #0x0                   	// #0
  400ea8:	adrp	x0, 401000 <ferror@plt+0x350>
  400eac:	add	x3, x0, #0x9a0
  400eb0:	adrp	x0, 401000 <ferror@plt+0x350>
  400eb4:	add	x2, x0, #0x800
  400eb8:	ldr	x1, [sp, #16]
  400ebc:	ldr	w0, [sp, #28]
  400ec0:	bl	400c10 <getopt_long@plt>
  400ec4:	str	w0, [sp, #44]
  400ec8:	ldr	w0, [sp, #44]
  400ecc:	cmn	w0, #0x1
  400ed0:	b.eq	400f00 <ferror@plt+0x250>  // b.none
  400ed4:	ldr	w0, [sp, #44]
  400ed8:	cmp	w0, #0x0
  400edc:	b.eq	400ef0 <ferror@plt+0x240>  // b.none
  400ee0:	ldr	w0, [sp, #44]
  400ee4:	cmp	w0, #0x1
  400ee8:	b.eq	400ef4 <ferror@plt+0x244>  // b.none
  400eec:	b	400ef8 <ferror@plt+0x248>
  400ef0:	bl	400dcc <ferror@plt+0x11c>
  400ef4:	bl	400e6c <ferror@plt+0x1bc>
  400ef8:	mov	w0, #0x1                   	// #1
  400efc:	bl	400b60 <exit@plt>
  400f00:	nop
  400f04:	ldp	x29, x30, [sp], #48
  400f08:	ret
  400f0c:	sub	sp, sp, #0x20
  400f10:	str	w0, [sp, #12]
  400f14:	str	wzr, [sp, #28]
  400f18:	b	400f34 <ferror@plt+0x284>
  400f1c:	ldr	w0, [sp, #28]
  400f20:	add	w0, w0, #0x1
  400f24:	str	w0, [sp, #28]
  400f28:	ldr	w0, [sp, #12]
  400f2c:	lsr	w0, w0, #1
  400f30:	str	w0, [sp, #12]
  400f34:	ldr	w0, [sp, #12]
  400f38:	cmp	w0, #0x1
  400f3c:	b.hi	400f1c <ferror@plt+0x26c>  // b.pmore
  400f40:	ldr	w0, [sp, #28]
  400f44:	add	sp, sp, #0x20
  400f48:	ret
  400f4c:	stp	x29, x30, [sp, #-112]!
  400f50:	mov	x29, sp
  400f54:	stp	x19, x20, [sp, #16]
  400f58:	str	x0, [sp, #40]
  400f5c:	str	x1, [sp, #32]
  400f60:	add	x0, sp, #0x40
  400f64:	ldr	x3, [sp, #32]
  400f68:	mov	x2, #0xd                   	// #13
  400f6c:	mov	x1, #0x1                   	// #1
  400f70:	bl	400c30 <fread@plt>
  400f74:	str	x0, [sp, #88]
  400f78:	ldr	x0, [sp, #88]
  400f7c:	cmp	x0, #0xd
  400f80:	b.eq	400fec <ferror@plt+0x33c>  // b.none
  400f84:	adrp	x0, 412000 <ferror@plt+0x11350>
  400f88:	add	x0, x0, #0xc8
  400f8c:	ldr	x19, [x0]
  400f90:	adrp	x0, 412000 <ferror@plt+0x11350>
  400f94:	add	x0, x0, #0xc0
  400f98:	ldr	x20, [x0]
  400f9c:	ldr	x0, [sp, #32]
  400fa0:	bl	400cb0 <ferror@plt>
  400fa4:	cmp	w0, #0x0
  400fa8:	b.eq	400fbc <ferror@plt+0x30c>  // b.none
  400fac:	bl	400c60 <__errno_location@plt>
  400fb0:	ldr	w0, [x0]
  400fb4:	bl	400bb0 <strerror@plt>
  400fb8:	b	400fc8 <ferror@plt+0x318>
  400fbc:	adrp	x0, 401000 <ferror@plt+0x350>
  400fc0:	add	x0, x0, #0x808
  400fc4:	bl	400c80 <gettext@plt>
  400fc8:	mov	x4, x0
  400fcc:	ldr	x3, [sp, #40]
  400fd0:	mov	x2, x20
  400fd4:	adrp	x0, 401000 <ferror@plt+0x350>
  400fd8:	add	x1, x0, #0x830
  400fdc:	mov	x0, x19
  400fe0:	bl	400c90 <fprintf@plt>
  400fe4:	mov	w0, #0x1                   	// #1
  400fe8:	b	40122c <ferror@plt+0x57c>
  400fec:	stp	xzr, xzr, [sp, #48]
  400ff0:	mov	x0, #0x1                   	// #1
  400ff4:	movk	x0, #0x4000, lsl #48
  400ff8:	str	x0, [sp, #48]
  400ffc:	add	x1, sp, #0x40
  401000:	add	x0, sp, #0x30
  401004:	mov	x3, #0x5                   	// #5
  401008:	mov	x2, x1
  40100c:	mov	x1, #0x0                   	// #0
  401010:	bl	400bd0 <lzma_properties_decode@plt>
  401014:	cmp	w0, #0x8
  401018:	b.eq	401038 <ferror@plt+0x388>  // b.none
  40101c:	cmp	w0, #0x8
  401020:	b.hi	4010c0 <ferror@plt+0x410>  // b.pmore
  401024:	cmp	w0, #0x0
  401028:	b.eq	401104 <ferror@plt+0x454>  // b.none
  40102c:	cmp	w0, #0x5
  401030:	b.eq	401080 <ferror@plt+0x3d0>  // b.none
  401034:	b	4010c0 <ferror@plt+0x410>
  401038:	adrp	x0, 412000 <ferror@plt+0x11350>
  40103c:	add	x0, x0, #0xc8
  401040:	ldr	x19, [x0]
  401044:	adrp	x0, 412000 <ferror@plt+0x11350>
  401048:	add	x0, x0, #0xc0
  40104c:	ldr	x20, [x0]
  401050:	adrp	x0, 401000 <ferror@plt+0x350>
  401054:	add	x0, x0, #0x840
  401058:	bl	400c80 <gettext@plt>
  40105c:	mov	x4, x0
  401060:	ldr	x3, [sp, #40]
  401064:	mov	x2, x20
  401068:	adrp	x0, 401000 <ferror@plt+0x350>
  40106c:	add	x1, x0, #0x830
  401070:	mov	x0, x19
  401074:	bl	400c90 <fprintf@plt>
  401078:	mov	w0, #0x1                   	// #1
  40107c:	b	40122c <ferror@plt+0x57c>
  401080:	adrp	x0, 412000 <ferror@plt+0x11350>
  401084:	add	x0, x0, #0xc8
  401088:	ldr	x19, [x0]
  40108c:	adrp	x0, 412000 <ferror@plt+0x11350>
  401090:	add	x0, x0, #0xc0
  401094:	ldr	x20, [x0]
  401098:	mov	w0, #0xc                   	// #12
  40109c:	bl	400bb0 <strerror@plt>
  4010a0:	mov	x3, x0
  4010a4:	mov	x2, x20
  4010a8:	adrp	x0, 401000 <ferror@plt+0x350>
  4010ac:	add	x1, x0, #0x858
  4010b0:	mov	x0, x19
  4010b4:	bl	400c90 <fprintf@plt>
  4010b8:	mov	w0, #0x1                   	// #1
  4010bc:	bl	400b60 <exit@plt>
  4010c0:	adrp	x0, 412000 <ferror@plt+0x11350>
  4010c4:	add	x0, x0, #0xc8
  4010c8:	ldr	x19, [x0]
  4010cc:	adrp	x0, 412000 <ferror@plt+0x11350>
  4010d0:	add	x0, x0, #0xc0
  4010d4:	ldr	x20, [x0]
  4010d8:	adrp	x0, 401000 <ferror@plt+0x350>
  4010dc:	add	x0, x0, #0x860
  4010e0:	bl	400c80 <gettext@plt>
  4010e4:	mov	x3, x0
  4010e8:	mov	x2, x20
  4010ec:	adrp	x0, 401000 <ferror@plt+0x350>
  4010f0:	add	x1, x0, #0x858
  4010f4:	mov	x0, x19
  4010f8:	bl	400c90 <fprintf@plt>
  4010fc:	mov	w0, #0x1                   	// #1
  401100:	bl	400b60 <exit@plt>
  401104:	nop
  401108:	str	xzr, [sp, #104]
  40110c:	str	xzr, [sp, #96]
  401110:	b	40114c <ferror@plt+0x49c>
  401114:	ldr	x0, [sp, #96]
  401118:	add	x0, x0, #0x5
  40111c:	add	x1, sp, #0x40
  401120:	ldrb	w0, [x1, x0]
  401124:	and	x1, x0, #0xff
  401128:	ldr	x0, [sp, #96]
  40112c:	lsl	w0, w0, #3
  401130:	lsl	x0, x1, x0
  401134:	ldr	x1, [sp, #104]
  401138:	orr	x0, x1, x0
  40113c:	str	x0, [sp, #104]
  401140:	ldr	x0, [sp, #96]
  401144:	add	x0, x0, #0x1
  401148:	str	x0, [sp, #96]
  40114c:	ldr	x0, [sp, #96]
  401150:	cmp	x0, #0x7
  401154:	b.ls	401114 <ferror@plt+0x464>  // b.plast
  401158:	adrp	x0, 412000 <ferror@plt+0x11350>
  40115c:	add	x0, x0, #0xe0
  401160:	ldr	x0, [x0]
  401164:	ldr	x1, [sp, #32]
  401168:	cmp	x1, x0
  40116c:	b.eq	401178 <ferror@plt+0x4c8>  // b.none
  401170:	ldr	x0, [sp, #40]
  401174:	bl	400bf0 <puts@plt>
  401178:	adrp	x0, 401000 <ferror@plt+0x350>
  40117c:	add	x0, x0, #0x878
  401180:	bl	400c50 <printf@plt>
  401184:	ldr	x0, [sp, #104]
  401188:	cmn	x0, #0x1
  40118c:	b.ne	4011a0 <ferror@plt+0x4f0>  // b.any
  401190:	adrp	x0, 401000 <ferror@plt+0x350>
  401194:	add	x0, x0, #0x898
  401198:	bl	400c50 <printf@plt>
  40119c:	b	4011c0 <ferror@plt+0x510>
  4011a0:	ldr	x0, [sp, #104]
  4011a4:	add	x0, x0, #0x80, lsl #12
  4011a8:	lsr	x0, x0, #20
  4011ac:	ldr	x2, [sp, #104]
  4011b0:	mov	x1, x0
  4011b4:	adrp	x0, 401000 <ferror@plt+0x350>
  4011b8:	add	x0, x0, #0x8a0
  4011bc:	bl	400c50 <printf@plt>
  4011c0:	ldr	x0, [sp, #56]
  4011c4:	str	x0, [sp, #80]
  4011c8:	ldr	x0, [sp, #80]
  4011cc:	ldr	w0, [x0]
  4011d0:	add	w0, w0, #0x80, lsl #12
  4011d4:	lsr	w19, w0, #20
  4011d8:	ldr	x0, [sp, #80]
  4011dc:	ldr	w0, [x0]
  4011e0:	bl	400f0c <ferror@plt+0x25c>
  4011e4:	mov	w6, w0
  4011e8:	ldr	x0, [sp, #80]
  4011ec:	ldr	w1, [x0, #20]
  4011f0:	ldr	x0, [sp, #80]
  4011f4:	ldr	w2, [x0, #24]
  4011f8:	ldr	x0, [sp, #80]
  4011fc:	ldr	w0, [x0, #28]
  401200:	mov	w5, w0
  401204:	mov	w4, w2
  401208:	mov	w3, w1
  40120c:	mov	w2, w6
  401210:	mov	w1, w19
  401214:	adrp	x0, 401000 <ferror@plt+0x350>
  401218:	add	x0, x0, #0x8b8
  40121c:	bl	400c50 <printf@plt>
  401220:	ldr	x0, [sp, #80]
  401224:	bl	400c40 <free@plt>
  401228:	mov	w0, #0x0                   	// #0
  40122c:	ldp	x19, x20, [sp, #16]
  401230:	ldp	x29, x30, [sp], #112
  401234:	ret
  401238:	stp	x29, x30, [sp, #-80]!
  40123c:	mov	x29, sp
  401240:	stp	x19, x20, [sp, #16]
  401244:	str	x21, [sp, #32]
  401248:	str	w0, [sp, #60]
  40124c:	str	x1, [sp, #48]
  401250:	ldr	x0, [sp, #48]
  401254:	bl	401494 <ferror@plt+0x7e4>
  401258:	adrp	x0, 401000 <ferror@plt+0x350>
  40125c:	add	x1, x0, #0x800
  401260:	mov	w0, #0x6                   	// #6
  401264:	bl	400ca0 <setlocale@plt>
  401268:	adrp	x0, 401000 <ferror@plt+0x350>
  40126c:	add	x1, x0, #0x958
  401270:	adrp	x0, 401000 <ferror@plt+0x350>
  401274:	add	x0, x0, #0x970
  401278:	bl	400b90 <bindtextdomain@plt>
  40127c:	adrp	x0, 401000 <ferror@plt+0x350>
  401280:	add	x0, x0, #0x970
  401284:	bl	400c00 <textdomain@plt>
  401288:	ldr	x1, [sp, #48]
  40128c:	ldr	w0, [sp, #60]
  401290:	bl	400e90 <ferror@plt+0x1e0>
  401294:	str	wzr, [sp, #76]
  401298:	adrp	x0, 412000 <ferror@plt+0x11350>
  40129c:	add	x0, x0, #0xd0
  4012a0:	ldr	w0, [x0]
  4012a4:	ldr	w1, [sp, #60]
  4012a8:	cmp	w1, w0
  4012ac:	b.ne	4012e4 <ferror@plt+0x634>  // b.any
  4012b0:	adrp	x0, 412000 <ferror@plt+0x11350>
  4012b4:	add	x0, x0, #0xe0
  4012b8:	ldr	x0, [x0]
  4012bc:	mov	x1, x0
  4012c0:	adrp	x0, 401000 <ferror@plt+0x350>
  4012c4:	add	x0, x0, #0x978
  4012c8:	bl	400f4c <ferror@plt+0x29c>
  4012cc:	and	w0, w0, #0xff
  4012d0:	cmp	w0, #0x0
  4012d4:	b.eq	401484 <ferror@plt+0x7d4>  // b.none
  4012d8:	mov	w0, #0x1                   	// #1
  4012dc:	str	w0, [sp, #76]
  4012e0:	b	401484 <ferror@plt+0x7d4>
  4012e4:	mov	w0, #0xa                   	// #10
  4012e8:	bl	400c70 <putchar@plt>
  4012ec:	adrp	x0, 412000 <ferror@plt+0x11350>
  4012f0:	add	x0, x0, #0xd0
  4012f4:	ldr	w0, [x0]
  4012f8:	sxtw	x0, w0
  4012fc:	lsl	x0, x0, #3
  401300:	ldr	x1, [sp, #48]
  401304:	add	x0, x1, x0
  401308:	ldr	x2, [x0]
  40130c:	adrp	x0, 401000 <ferror@plt+0x350>
  401310:	add	x1, x0, #0x980
  401314:	mov	x0, x2
  401318:	bl	400c20 <strcmp@plt>
  40131c:	cmp	w0, #0x0
  401320:	b.ne	401358 <ferror@plt+0x6a8>  // b.any
  401324:	adrp	x0, 412000 <ferror@plt+0x11350>
  401328:	add	x0, x0, #0xe0
  40132c:	ldr	x0, [x0]
  401330:	mov	x1, x0
  401334:	adrp	x0, 401000 <ferror@plt+0x350>
  401338:	add	x0, x0, #0x978
  40133c:	bl	400f4c <ferror@plt+0x29c>
  401340:	and	w0, w0, #0xff
  401344:	cmp	w0, #0x0
  401348:	b.eq	401450 <ferror@plt+0x7a0>  // b.none
  40134c:	mov	w0, #0x1                   	// #1
  401350:	str	w0, [sp, #76]
  401354:	b	401450 <ferror@plt+0x7a0>
  401358:	adrp	x0, 412000 <ferror@plt+0x11350>
  40135c:	add	x0, x0, #0xd0
  401360:	ldr	w0, [x0]
  401364:	sxtw	x0, w0
  401368:	lsl	x0, x0, #3
  40136c:	ldr	x1, [sp, #48]
  401370:	add	x0, x1, x0
  401374:	ldr	x2, [x0]
  401378:	adrp	x0, 401000 <ferror@plt+0x350>
  40137c:	add	x1, x0, #0x988
  401380:	mov	x0, x2
  401384:	bl	400b80 <fopen@plt>
  401388:	str	x0, [sp, #64]
  40138c:	ldr	x0, [sp, #64]
  401390:	cmp	x0, #0x0
  401394:	b.ne	401404 <ferror@plt+0x754>  // b.any
  401398:	mov	w0, #0x1                   	// #1
  40139c:	str	w0, [sp, #76]
  4013a0:	adrp	x0, 412000 <ferror@plt+0x11350>
  4013a4:	add	x0, x0, #0xc8
  4013a8:	ldr	x19, [x0]
  4013ac:	adrp	x0, 412000 <ferror@plt+0x11350>
  4013b0:	add	x0, x0, #0xc0
  4013b4:	ldr	x20, [x0]
  4013b8:	adrp	x0, 412000 <ferror@plt+0x11350>
  4013bc:	add	x0, x0, #0xd0
  4013c0:	ldr	w0, [x0]
  4013c4:	sxtw	x0, w0
  4013c8:	lsl	x0, x0, #3
  4013cc:	ldr	x1, [sp, #48]
  4013d0:	add	x0, x1, x0
  4013d4:	ldr	x21, [x0]
  4013d8:	bl	400c60 <__errno_location@plt>
  4013dc:	ldr	w0, [x0]
  4013e0:	bl	400bb0 <strerror@plt>
  4013e4:	mov	x4, x0
  4013e8:	mov	x3, x21
  4013ec:	mov	x2, x20
  4013f0:	adrp	x0, 401000 <ferror@plt+0x350>
  4013f4:	add	x1, x0, #0x830
  4013f8:	mov	x0, x19
  4013fc:	bl	400c90 <fprintf@plt>
  401400:	b	401450 <ferror@plt+0x7a0>
  401404:	adrp	x0, 412000 <ferror@plt+0x11350>
  401408:	add	x0, x0, #0xd0
  40140c:	ldr	w0, [x0]
  401410:	sxtw	x0, w0
  401414:	lsl	x0, x0, #3
  401418:	ldr	x1, [sp, #48]
  40141c:	add	x0, x1, x0
  401420:	ldr	x0, [x0]
  401424:	ldr	x1, [sp, #64]
  401428:	bl	400f4c <ferror@plt+0x29c>
  40142c:	and	w0, w0, #0xff
  401430:	cmp	w0, #0x0
  401434:	b.eq	401440 <ferror@plt+0x790>  // b.none
  401438:	mov	w0, #0x1                   	// #1
  40143c:	str	w0, [sp, #76]
  401440:	mov	w0, #0xa                   	// #10
  401444:	bl	400c70 <putchar@plt>
  401448:	ldr	x0, [sp, #64]
  40144c:	bl	400b70 <fclose@plt>
  401450:	adrp	x0, 412000 <ferror@plt+0x11350>
  401454:	add	x0, x0, #0xd0
  401458:	ldr	w0, [x0]
  40145c:	add	w1, w0, #0x1
  401460:	adrp	x0, 412000 <ferror@plt+0x11350>
  401464:	add	x0, x0, #0xd0
  401468:	str	w1, [x0]
  40146c:	adrp	x0, 412000 <ferror@plt+0x11350>
  401470:	add	x0, x0, #0xd0
  401474:	ldr	w0, [x0]
  401478:	ldr	w1, [sp, #60]
  40147c:	cmp	w1, w0
  401480:	b.gt	4012ec <ferror@plt+0x63c>
  401484:	mov	w2, #0x1                   	// #1
  401488:	mov	w1, #0x1                   	// #1
  40148c:	ldr	w0, [sp, #76]
  401490:	bl	4014bc <ferror@plt+0x80c>
  401494:	sub	sp, sp, #0x10
  401498:	str	x0, [sp, #8]
  40149c:	ldr	x0, [sp, #8]
  4014a0:	ldr	x1, [x0]
  4014a4:	adrp	x0, 412000 <ferror@plt+0x11350>
  4014a8:	add	x0, x0, #0xc0
  4014ac:	str	x1, [x0]
  4014b0:	nop
  4014b4:	add	sp, sp, #0x10
  4014b8:	ret
  4014bc:	stp	x29, x30, [sp, #-80]!
  4014c0:	mov	x29, sp
  4014c4:	stp	x19, x20, [sp, #16]
  4014c8:	str	x21, [sp, #32]
  4014cc:	str	w0, [sp, #60]
  4014d0:	str	w1, [sp, #56]
  4014d4:	str	w2, [sp, #52]
  4014d8:	ldr	w1, [sp, #60]
  4014dc:	ldr	w0, [sp, #56]
  4014e0:	cmp	w1, w0
  4014e4:	b.eq	4015a8 <ferror@plt+0x8f8>  // b.none
  4014e8:	adrp	x0, 412000 <ferror@plt+0x11350>
  4014ec:	add	x0, x0, #0xd8
  4014f0:	ldr	x0, [x0]
  4014f4:	bl	400cb0 <ferror@plt>
  4014f8:	str	w0, [sp, #76]
  4014fc:	adrp	x0, 412000 <ferror@plt+0x11350>
  401500:	add	x0, x0, #0xd8
  401504:	ldr	x0, [x0]
  401508:	bl	400b70 <fclose@plt>
  40150c:	str	w0, [sp, #72]
  401510:	ldr	w0, [sp, #76]
  401514:	cmp	w0, #0x0
  401518:	b.ne	401528 <ferror@plt+0x878>  // b.any
  40151c:	ldr	w0, [sp, #72]
  401520:	cmp	w0, #0x0
  401524:	b.eq	4015a8 <ferror@plt+0x8f8>  // b.none
  401528:	ldr	w0, [sp, #56]
  40152c:	str	w0, [sp, #60]
  401530:	ldr	w0, [sp, #52]
  401534:	cmp	w0, #0x0
  401538:	b.eq	4015a8 <ferror@plt+0x8f8>  // b.none
  40153c:	adrp	x0, 412000 <ferror@plt+0x11350>
  401540:	add	x0, x0, #0xc8
  401544:	ldr	x19, [x0]
  401548:	adrp	x0, 412000 <ferror@plt+0x11350>
  40154c:	add	x0, x0, #0xc0
  401550:	ldr	x20, [x0]
  401554:	adrp	x0, 401000 <ferror@plt+0x350>
  401558:	add	x0, x0, #0xa00
  40155c:	bl	400c80 <gettext@plt>
  401560:	mov	x21, x0
  401564:	ldr	w0, [sp, #72]
  401568:	cmp	w0, #0x0
  40156c:	b.eq	401580 <ferror@plt+0x8d0>  // b.none
  401570:	bl	400c60 <__errno_location@plt>
  401574:	ldr	w0, [x0]
  401578:	bl	400bb0 <strerror@plt>
  40157c:	b	40158c <ferror@plt+0x8dc>
  401580:	adrp	x0, 401000 <ferror@plt+0x350>
  401584:	add	x0, x0, #0xa28
  401588:	bl	400c80 <gettext@plt>
  40158c:	mov	x4, x0
  401590:	mov	x3, x21
  401594:	mov	x2, x20
  401598:	adrp	x0, 401000 <ferror@plt+0x350>
  40159c:	add	x1, x0, #0xa38
  4015a0:	mov	x0, x19
  4015a4:	bl	400c90 <fprintf@plt>
  4015a8:	ldr	w1, [sp, #60]
  4015ac:	ldr	w0, [sp, #56]
  4015b0:	cmp	w1, w0
  4015b4:	b.eq	401600 <ferror@plt+0x950>  // b.none
  4015b8:	adrp	x0, 412000 <ferror@plt+0x11350>
  4015bc:	add	x0, x0, #0xc8
  4015c0:	ldr	x0, [x0]
  4015c4:	bl	400cb0 <ferror@plt>
  4015c8:	str	w0, [sp, #68]
  4015cc:	adrp	x0, 412000 <ferror@plt+0x11350>
  4015d0:	add	x0, x0, #0xc8
  4015d4:	ldr	x0, [x0]
  4015d8:	bl	400b70 <fclose@plt>
  4015dc:	str	w0, [sp, #64]
  4015e0:	ldr	w0, [sp, #64]
  4015e4:	cmp	w0, #0x0
  4015e8:	b.ne	4015f8 <ferror@plt+0x948>  // b.any
  4015ec:	ldr	w0, [sp, #68]
  4015f0:	cmp	w0, #0x0
  4015f4:	b.eq	401600 <ferror@plt+0x950>  // b.none
  4015f8:	ldr	w0, [sp, #56]
  4015fc:	str	w0, [sp, #60]
  401600:	ldr	w0, [sp, #60]
  401604:	bl	400b60 <exit@plt>
  401608:	stp	x29, x30, [sp, #-64]!
  40160c:	mov	x29, sp
  401610:	stp	x19, x20, [sp, #16]
  401614:	adrp	x20, 411000 <ferror@plt+0x10350>
  401618:	add	x20, x20, #0xdd0
  40161c:	stp	x21, x22, [sp, #32]
  401620:	adrp	x21, 411000 <ferror@plt+0x10350>
  401624:	add	x21, x21, #0xdc8
  401628:	sub	x20, x20, x21
  40162c:	mov	w22, w0
  401630:	stp	x23, x24, [sp, #48]
  401634:	mov	x23, x1
  401638:	mov	x24, x2
  40163c:	bl	400b20 <exit@plt-0x40>
  401640:	cmp	xzr, x20, asr #3
  401644:	b.eq	401670 <ferror@plt+0x9c0>  // b.none
  401648:	asr	x20, x20, #3
  40164c:	mov	x19, #0x0                   	// #0
  401650:	ldr	x3, [x21, x19, lsl #3]
  401654:	mov	x2, x24
  401658:	add	x19, x19, #0x1
  40165c:	mov	x1, x23
  401660:	mov	w0, w22
  401664:	blr	x3
  401668:	cmp	x20, x19
  40166c:	b.ne	401650 <ferror@plt+0x9a0>  // b.any
  401670:	ldp	x19, x20, [sp, #16]
  401674:	ldp	x21, x22, [sp, #32]
  401678:	ldp	x23, x24, [sp, #48]
  40167c:	ldp	x29, x30, [sp], #64
  401680:	ret
  401684:	nop
  401688:	ret

Disassembly of section .fini:

000000000040168c <.fini>:
  40168c:	stp	x29, x30, [sp, #-16]!
  401690:	mov	x29, sp
  401694:	ldp	x29, x30, [sp], #16
  401698:	ret
