<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: kv_dcu_wa</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_kv_dcu_wa'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_kv_dcu_wa')">kv_dcu_wa</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.48</td>
<td class="s5 cl rt"><a href="mod1558.html#Line" > 50.00</a></td>
<td class="s5 cl rt"><a href="mod1558.html#Cond" > 50.00</a></td>
<td class="s8 cl rt"><a href="mod1558.html#Toggle" > 84.78</a></td>
<td class="s0 cl rt"><a href="mod1558.html#FSM" >  0.00</a></td>
<td class="s4 cl rt"><a href="mod1558.html#Branch" > 47.62</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem.v')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1558.html#inst_tag_80885"  onclick="showContent('inst_tag_80885')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_wa</a></td>
<td class="s4 cl rt"> 46.48</td>
<td class="s5 cl rt"><a href="mod1558.html#Line" > 50.00</a></td>
<td class="s5 cl rt"><a href="mod1558.html#Cond" > 50.00</a></td>
<td class="s8 cl rt"><a href="mod1558.html#Toggle" > 84.78</a></td>
<td class="s0 cl rt"><a href="mod1558.html#FSM" >  0.00</a></td>
<td class="s4 cl rt"><a href="mod1558.html#Branch" > 47.62</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_kv_dcu_wa'>
<hr>
<a name="inst_tag_80885"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy56.html#tag_urg_inst_80885" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_wa</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.48</td>
<td class="s5 cl rt"><a href="mod1558.html#Line" > 50.00</a></td>
<td class="s5 cl rt"><a href="mod1558.html#Cond" > 50.00</a></td>
<td class="s8 cl rt"><a href="mod1558.html#Toggle" > 84.78</a></td>
<td class="s0 cl rt"><a href="mod1558.html#FSM" >  0.00</a></td>
<td class="s4 cl rt"><a href="mod1558.html#Branch" > 47.62</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 38.64</td>
<td class="s5 cl rt"> 55.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 36.57</td>
<td class="s0 cl rt">  0.00</td>
<td class="s5 cl rt"> 51.61</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 59.95</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 59.95</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2531.html#inst_tag_182872" >gen_dcu.kv_dcu</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod897.html#inst_tag_39232" id="tag_urg_inst_39232">gen_wa_reg.u_line_cnt</a></td>
<td class="s4 cl rt"> 48.75</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 10.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2273_14.html#inst_tag_173136" id="tag_urg_inst_173136">gen_wa_reg.u_wa_cmt_wmask_ze</a></td>
<td class="s1 cl rt"> 11.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 11.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_kv_dcu_wa'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1558.html" >kv_dcu_wa</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>32</td><td>16</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>48991</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>49000</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>49009</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>49041</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>49050</td><td>16</td><td>4</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
48990                           always @(posedge dcu_clk or negedge dcu_reset_n) begin
48991      1/1                      if (!dcu_reset_n) begin
48992      1/1                          s25 &lt;= {PALEN{1'b0}};
48993                               end
48994      1/1                      else if (s27) begin
48995      <font color = "red">0/1     ==>                  s25 &lt;= s26;</font>
48996                               end
                        MISSING_ELSE
48997                           end
48998                   
48999                           always @(posedge dcu_clk or negedge dcu_reset_n) begin
49000      1/1                      if (!dcu_reset_n) begin
49001      1/1                          s28 &lt;= {CACHE_LINE_SIZE{1'b0}};
49002                               end
49003      1/1                      else if (s30) begin
49004      <font color = "red">0/1     ==>                  s28 &lt;= s29;</font>
49005                               end
                        MISSING_ELSE
49006                           end
49007                   
49008                           always @(posedge dcu_clk or negedge dcu_reset_n) begin
49009      1/1                      if (!dcu_reset_n) begin
49010      1/1                          s36 &lt;= 2'd0;
49011                               end
49012      1/1                      else if (s7) begin
49013      <font color = "red">0/1     ==>                  s36 &lt;= csr_mcache_ctl_dc_waround;</font>
49014                               end
                        MISSING_ELSE
49015                           end
49016                   
49017                           assign s26 = {wa_cmt_addr[PALEN - 1:IDX_LSB],{IDX_LSB{1'b0}}};
49018                           assign s27 = (s21 &amp; s4) | (s24 &amp; s17 &amp; s14);
49019                           assign s30 = (s21 &amp; s4) | (s24 &amp; s17 &amp; s12 &amp; (s11 | s10));
49020                           assign s29 = ({CACHE_LINE_SIZE{s10 &amp; s24}} &amp; s28) | s20;
49021                           assign s5 = &amp;s28;
49022                           assign s33 = (s24 &amp; s9) | (s21 &amp; s4);
49023                           assign s34 = s24 &amp; s17 &amp; s14 &amp; s5 &amp; ~s10 &amp; ~s6;
49024                           assign s32 = s33 | s34;
49025                           assign s35 = (s36 == 2'b01) ? 7'd3 : (s36 == 2'b10) ? 7'd63 : 7'd127;
49026                           assign s6 = s31 == s35;
49027                           assign s10 = wa_cmt_addr[PALEN - 1:IDX_LSB] == s25[PALEN - 1:IDX_LSB];
49028                           assign s7 = s36 != csr_mcache_ctl_dc_waround;
49029                           assign wna_mode = (s23 &amp; s10) | (s23 &amp; s5) | (s22 &amp; s8) | s18;
49030                       end
49031                       else begin:gen_wa_stub
49032                           assign wna_mode = s18;
49033                           assign s6 = 1'd0;
49034                           assign s10 = 1'b0;
49035                           assign s5 = 1'b0;
49036                           assign s7 = 1'b0;
49037                           wire [PALEN - 1:0] s37 = wa_cmt_addr;
49038                       end
49039                   endgenerate
49040                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
49041      1/1              if (!dcu_reset_n) begin
49042      1/1                  s1 &lt;= FSM_RESET;
49043                       end
49044      1/1              else if (s3) begin
49045      <font color = "red">0/1     ==>          s1 &lt;= s2;</font>
49046                       end
                        MISSING_ELSE
49047                   end
49048                   
49049                   always @* begin
49050      1/1              s2 = {FSM_BITS{1'b0}};
49051      1/1              case (1'b1)
49052                           s1[IDLE]: begin
49053      1/1                      s2[DETECT] = 1'b1;
49054      1/1                      s3 = s4;
49055                           end
49056                           s1[DETECT]: begin
49057      <font color = "red">0/1     ==>              if (s7) begin</font>
49058      <font color = "red">0/1     ==>                  s2[IDLE] = 1'b1;</font>
49059      <font color = "red">0/1     ==>                  s3 = 1'b1;</font>
49060                               end
49061                               else begin
49062      <font color = "red">0/1     ==>                  s2[WA] = 1'b1;</font>
49063      <font color = "red">0/1     ==>                  s3 = s8;</font>
49064                               end
49065                           end
49066                           s1[WA]: begin
49067      <font color = "red">0/1     ==>              if (s7) begin</font>
49068      <font color = "red">0/1     ==>                  s2[IDLE] = 1'b1;</font>
49069      <font color = "red">0/1     ==>                  s3 = 1'b1;</font>
49070                               end
49071                               else begin
49072      <font color = "red">0/1     ==>                  s2[DETECT] = 1'b1;</font>
49073      <font color = "red">0/1     ==>                  s3 = s9;</font>
49074                               end
49075                           end
49076                           default: begin
49077      <font color = "red">0/1     ==>              s2 = {FSM_BITS{1'b0}};</font>
49078      <font color = "red">0/1     ==>              s3 = 1'b0;</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1558.html" >kv_dcu_wa</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       49025
 EXPRESSION ((gen_wa_reg.s36 == 2'b1) ? 7'd3 : ((gen_wa_reg.s36 == 2'b10) ? 7'd63 : 7'd127))
             ------------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       49025
 SUB-EXPRESSION ((gen_wa_reg.s36 == 2'b10) ? 7'd63 : 7'd127)
                 ------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1558.html" >kv_dcu_wa</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">92</td>
<td class="rt">78</td>
<td class="rt">84.78 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">46</td>
<td class="rt">39</td>
<td class="rt">84.78 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">46</td>
<td class="rt">39</td>
<td class="rt">84.78 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">92</td>
<td class="rt">78</td>
<td class="rt">84.78 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">46</td>
<td class="rt">39</td>
<td class="rt">84.78 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">46</td>
<td class="rt">39</td>
<td class="rt">84.78 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>dcu_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mcache_ctl_dc_waround[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wa_cmt_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wa_cmt_kill</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wa_cmt_addr[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wa_cmt_addr[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wa_cmt_addr[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wa_cmt_addr[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wa_cmt_addr[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wa_cmt_addr[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wa_cmt_addr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wa_cmt_wmask[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wa_cmt_func[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wna_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="FSM"></a>
FSM Coverage for Module : <a href="mod1558.html" >kv_dcu_wa</a><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: s1</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">5</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: s1</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>DETECT</td>
<td class="rt">49053</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>FSM_RESET</td>
<td class="rt">49042</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>WA</td>
<td class="rt">49062</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>DETECT->FSM_RESET</td>
<td class="rt">49042</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>DETECT->WA</td>
<td class="rt">49062</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FSM_RESET->DETECT</td>
<td class="rt">49053</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WA->DETECT</td>
<td class="rt">49072</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WA->FSM_RESET</td>
<td class="rt">49042</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1558.html" >kv_dcu_wa</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">21</td>
<td class="rt">10</td>
<td class="rt">47.62 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">49025</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">49041</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">49051</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">48991</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">49000</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">49009</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
49025              assign s35 = (s36 == 2'b01) ? 7'd3 : (s36 == 2'b10) ? 7'd63 : 7'd127;
                                               <font color = "red">-1-</font>                     <font color = "red">-2-</font>   
                                               <font color = "red">==></font>                     <font color = "red">==></font>   
                                                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
49041          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
49042              s1 <= FSM_RESET;
           <font color = "green">        ==></font>
49043          end
49044          else if (s3) begin
                    <font color = "red">-2-</font>  
49045              s1 <= s2;
           <font color = "red">        ==></font>
49046          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
49051          case (1'b1)
               <font color = "red">-1-</font>  
49052              s1[IDLE]: begin
49053                  s2[DETECT] = 1'b1;
           <font color = "green">            ==></font>
49054                  s3 = s4;
49055              end
49056              s1[DETECT]: begin
49057                  if (s7) begin
                       <font color = "red">-2-</font>  
49058                      s2[IDLE] = 1'b1;
           <font color = "red">                ==></font>
49059                      s3 = 1'b1;
49060                  end
49061                  else begin
49062                      s2[WA] = 1'b1;
           <font color = "red">                ==></font>
49063                      s3 = s8;
49064                  end
49065              end
49066              s1[WA]: begin
49067                  if (s7) begin
                       <font color = "red">-3-</font>  
49068                      s2[IDLE] = 1'b1;
           <font color = "red">                ==></font>
49069                      s3 = 1'b1;
49070                  end
49071                  else begin
49072                      s2[DETECT] = 1'b1;
           <font color = "red">                ==></font>
49073                      s3 = s9;
49074                  end
49075              end
49076              default: begin
49077                  s2 = {FSM_BITS{1'b0}};
           <font color = "red">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>s1[IDLE] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>s1[DETECT] </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>s1[DETECT] </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>s1[WA] </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>s1[WA] </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
48991                  if (!dcu_reset_n) begin
                       <font color = "green">-1-</font>  
48992                      s25 <= {PALEN{1'b0}};
           <font color = "green">                ==></font>
48993                  end
48994                  else if (s27) begin
                            <font color = "red">-2-</font>  
48995                      s25 <= s26;
           <font color = "red">                ==></font>
48996                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
49000                  if (!dcu_reset_n) begin
                       <font color = "green">-1-</font>  
49001                      s28 <= {CACHE_LINE_SIZE{1'b0}};
           <font color = "green">                ==></font>
49002                  end
49003                  else if (s30) begin
                            <font color = "red">-2-</font>  
49004                      s28 <= s29;
           <font color = "red">                ==></font>
49005                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
49009                  if (!dcu_reset_n) begin
                       <font color = "green">-1-</font>  
49010                      s36 <= 2'd0;
           <font color = "green">                ==></font>
49011                  end
49012                  else if (s7) begin
                            <font color = "red">-2-</font>  
49013                      s36 <= csr_mcache_ctl_dc_waround;
           <font color = "red">                ==></font>
49014                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_80885">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_kv_dcu_wa">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
