[2025-09-17 12:22:41] START suite=qualcomm_srv trace=srv590_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv590_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2636218 heartbeat IPC: 3.793 cumulative IPC: 3.793 (Simulation time: 00 hr 00 min 40 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5066840 cumulative IPC: 3.947 (Simulation time: 00 hr 01 min 19 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5066840 cumulative IPC: 3.947 (Simulation time: 00 hr 01 min 19 sec)
Heartbeat CPU 0 instructions: 20000008 cycles: 5066841 heartbeat IPC: 4.114 cumulative IPC: 5 (Simulation time: 00 hr 01 min 19 sec)
Heartbeat CPU 0 instructions: 30000012 cycles: 13473379 heartbeat IPC: 1.19 cumulative IPC: 1.19 (Simulation time: 00 hr 02 min 25 sec)
Heartbeat CPU 0 instructions: 40000016 cycles: 22053541 heartbeat IPC: 1.165 cumulative IPC: 1.177 (Simulation time: 00 hr 03 min 31 sec)
Heartbeat CPU 0 instructions: 50000017 cycles: 30580237 heartbeat IPC: 1.173 cumulative IPC: 1.176 (Simulation time: 00 hr 04 min 40 sec)
Heartbeat CPU 0 instructions: 60000021 cycles: 39072895 heartbeat IPC: 1.177 cumulative IPC: 1.176 (Simulation time: 00 hr 05 min 47 sec)
Heartbeat CPU 0 instructions: 70000021 cycles: 47671379 heartbeat IPC: 1.163 cumulative IPC: 1.174 (Simulation time: 00 hr 06 min 55 sec)
Heartbeat CPU 0 instructions: 80000023 cycles: 56156067 heartbeat IPC: 1.179 cumulative IPC: 1.174 (Simulation time: 00 hr 08 min 03 sec)
Heartbeat CPU 0 instructions: 90000027 cycles: 64779049 heartbeat IPC: 1.16 cumulative IPC: 1.172 (Simulation time: 00 hr 09 min 12 sec)
Heartbeat CPU 0 instructions: 100000028 cycles: 73204586 heartbeat IPC: 1.187 cumulative IPC: 1.174 (Simulation time: 00 hr 10 min 17 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv590_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000028 cycles: 81731817 heartbeat IPC: 1.173 cumulative IPC: 1.174 (Simulation time: 00 hr 11 min 27 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 85142502 cumulative IPC: 1.175 (Simulation time: 00 hr 12 min 35 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 85142502 cumulative IPC: 1.175 (Simulation time: 00 hr 12 min 35 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv590_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.175 instructions: 100000000 cycles: 85142502
CPU 0 Branch Prediction Accuracy: 91.55% MPKI: 14.92 Average ROB Occupancy at Mispredict: 27.4
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2767
BRANCH_INDIRECT: 0.4177
BRANCH_CONDITIONAL: 12.57
BRANCH_DIRECT_CALL: 0.6968
BRANCH_INDIRECT_CALL: 0.5142
BRANCH_RETURN: 0.4513


====Backend Stall Breakdown====
ROB_STALL: 206998
LQ_STALL: 0
SQ_STALL: 522684


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 106.67461
REPLAY_LOAD: 87.574196
NON_REPLAY_LOAD: 17.039003

== Total ==
ADDR_TRANS: 13441
REPLAY_LOAD: 13574
NON_REPLAY_LOAD: 179983

== Counts ==
ADDR_TRANS: 126
REPLAY_LOAD: 155
NON_REPLAY_LOAD: 10563

cpu0->cpu0_STLB TOTAL        ACCESS:    1769729 HIT:    1764968 MISS:       4761 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1769729 HIT:    1764968 MISS:       4761 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 201.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7699330 HIT:    6746311 MISS:     953019 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6238648 HIT:    5443140 MISS:     795508 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     538279 HIT:     398060 MISS:     140219 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     913568 HIT:     904294 MISS:       9274 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       8835 HIT:        817 MISS:       8018 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 38.26 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14438732 HIT:    8066309 MISS:    6372423 MSHR_MERGE:    1534964
cpu0->cpu0_L1I LOAD         ACCESS:   14438732 HIT:    8066309 MISS:    6372423 MSHR_MERGE:    1534964
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.55 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29927225 HIT:   26594121 MISS:    3333104 MSHR_MERGE:    1384786
cpu0->cpu0_L1D LOAD         ACCESS:   16912707 HIT:   15173145 MISS:    1739562 MSHR_MERGE:     338359
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13004693 HIT:   11419997 MISS:    1584696 MSHR_MERGE:    1046416
cpu0->cpu0_L1D TRANSLATION  ACCESS:       9825 HIT:        979 MISS:       8846 MSHR_MERGE:         11
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.72 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12075736 HIT:   10348143 MISS:    1727593 MSHR_MERGE:     868667
cpu0->cpu0_ITLB LOAD         ACCESS:   12075736 HIT:   10348143 MISS:    1727593 MSHR_MERGE:     868667
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.09 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28313284 HIT:   27099898 MISS:    1213386 MSHR_MERGE:     302583
cpu0->cpu0_DTLB LOAD         ACCESS:   28313284 HIT:   27099898 MISS:    1213386 MSHR_MERGE:     302583
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.979 cycles
cpu0->LLC TOTAL        ACCESS:    1146809 HIT:    1078911 MISS:      67898 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     795508 HIT:     769144 MISS:      26364 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     140218 HIT:     103012 MISS:      37206 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     203065 HIT:     202798 MISS:        267 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8018 HIT:       3957 MISS:       4061 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 122.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3533
  ROW_BUFFER_MISS:      64097
  AVG DBUS CONGESTED CYCLE: 3.655
Channel 0 WQ ROW_BUFFER_HIT:       1724
  ROW_BUFFER_MISS:      34229
  FULL:          0
Channel 0 REFRESHES ISSUED:       7095

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       542209       400471        84714         5027
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4          230          262          244
  STLB miss resolved @ L2C                0           78          133          440          175
  STLB miss resolved @ LLC                0          271          497         1995          840
  STLB miss resolved @ MEM                0            7          230         1894         2310

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             156069        50681      1129125       130846          487
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          124          123           26
  STLB miss resolved @ L2C                0           82          117           50           11
  STLB miss resolved @ LLC                0           61          212          499           64
  STLB miss resolved @ MEM                0            0           84          237           82
[2025-09-17 12:35:16] END   suite=qualcomm_srv trace=srv590_ap (rc=0)
