Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date         : Sat Dec 01 12:56:38 2018
| Host         : MadzBeast running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file seven_seg_decimal_control_sets_placed.rpt
| Design       : seven_seg_decimal
| Device       : xc7a35t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     4 |
| Minimum Number of register sites lost to control set restrictions |    16 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              26 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              34 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------+------------------------------+------------------+----------------+
|  Clock Signal  |         Enable Signal        |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------+------------------------------+------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                              |                              |                4 |              4 |
|  clk_IBUF_BUFG | n_0_displayed_number[15]_i_2 | n_0_displayed_number[15]_i_1 |                4 |             14 |
|  clk_IBUF_BUFG | n_0_refresh_counter[0]_i_1   | reset_IBUF                   |                5 |             20 |
|  clk_IBUF_BUFG | n_0_delaycounter[0]_i_1      |                              |                7 |             26 |
+----------------+------------------------------+------------------------------+------------------+----------------+


