[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/TfCalls/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
AST_DEBUG_BEGIN
Count: 50
LIB: work
FILE: ${SURELOG_DIR}/tests/TfCalls/top.v
n<> u<49> t<Top_level_rule> c<1> l<1:1> el<6:1>
  n<> u<1> t<Null_rule> p<49> s<48> l<1:1>
  n<> u<48> t<Source_text> p<49> c<47> l<1:1> el<5:10>
    n<> u<47> t<Description> p<48> c<46> l<1:1> el<5:10>
      n<> u<46> t<Module_declaration> p<47> c<18> l<1:1> el<5:10>
        n<> u<18> t<Module_ansi_header> p<46> c<2> s<44> l<1:1> el<1:34>
          n<module> u<2> t<Module_keyword> p<18> s<3> l<1:1> el<1:7>
          n<m1> u<3> t<STRING_CONST> p<18> s<4> l<1:8> el<1:10>
          n<> u<4> t<Package_import_declaration_list> p<18> s<17> l<1:10> el<1:10>
          n<> u<17> t<Port_declaration_list> p<18> c<10> l<1:10> el<1:33>
            n<> u<10> t<Ansi_port_declaration> p<17> c<8> s<16> l<1:11> el<1:20>
              n<> u<8> t<Net_port_header> p<10> c<5> s<9> l<1:11> el<1:16>
                n<> u<5> t<PortDir_Inp> p<8> s<7> l<1:11> el<1:16>
                n<> u<7> t<Net_port_type> p<8> c<6> l<1:17> el<1:17>
                  n<> u<6> t<Data_type_or_implicit> p<7> l<1:17> el<1:17>
              n<clk> u<9> t<STRING_CONST> p<10> l<1:17> el<1:20>
            n<> u<16> t<Ansi_port_declaration> p<17> c<14> l<1:22> el<1:32>
              n<> u<14> t<Net_port_header> p<16> c<11> s<15> l<1:22> el<1:28>
                n<> u<11> t<PortDir_Out> p<14> s<13> l<1:22> el<1:28>
                n<> u<13> t<Net_port_type> p<14> c<12> l<1:29> el<1:29>
                  n<> u<12> t<Data_type_or_implicit> p<13> l<1:29> el<1:29>
              n<out> u<15> t<STRING_CONST> p<16> l<1:29> el<1:32>
        n<> u<44> t<Non_port_module_item> p<46> c<43> s<45> l<2:3> el<4:6>
          n<> u<43> t<Module_or_generate_item> p<44> c<42> l<2:3> el<4:6>
            n<> u<42> t<Module_common_item> p<43> c<41> l<2:3> el<4:6>
              n<> u<41> t<Initial_construct> p<42> c<40> l<2:3> el<4:6>
                n<> u<40> t<Statement_or_null> p<41> c<39> l<2:11> el<4:6>
                  n<> u<39> t<Statement> p<40> c<38> l<2:11> el<4:6>
                    n<> u<38> t<Statement_item> p<39> c<37> l<2:11> el<4:6>
                      n<> u<37> t<Seq_block> p<38> c<35> l<2:11> el<4:6>
                        n<> u<35> t<Statement_or_null> p<37> c<34> s<36> l<3:5> el<3:25>
                          n<> u<34> t<Statement> p<35> c<33> l<3:5> el<3:25>
                            n<> u<33> t<Statement_item> p<34> c<32> l<3:5> el<3:25>
                              n<> u<32> t<Subroutine_call_statement> p<33> c<31> l<3:5> el<3:25>
                                n<> u<31> t<Subroutine_call> p<32> c<19> l<3:5> el<3:24>
                                  n<> u<19> t<Dollar_keyword> p<31> s<20> l<3:5> el<3:6>
                                  n<display> u<20> t<STRING_CONST> p<31> s<30> l<3:6> el<3:13>
                                  n<> u<30> t<Argument_list> p<31> c<24> l<3:14> el<3:23>
                                    n<> u<24> t<Expression> p<30> c<23> s<29> l<3:14> el<3:18>
                                      n<> u<23> t<Primary> p<24> c<22> l<3:14> el<3:18>
                                        n<> u<22> t<Primary_literal> p<23> c<21> l<3:14> el<3:18>
                                          n<"%d"> u<21> t<STRING_LITERAL> p<22> l<3:14> el<3:18>
                                    n<> u<29> t<Argument> p<30> c<28> l<3:20> el<3:23>
                                      n<> u<28> t<Expression> p<29> c<27> l<3:20> el<3:23>
                                        n<> u<27> t<Primary> p<28> c<26> l<3:20> el<3:23>
                                          n<> u<26> t<Primary_literal> p<27> c<25> l<3:20> el<3:23>
                                            n<clk> u<25> t<STRING_CONST> p<26> l<3:20> el<3:23>
                        n<> u<36> t<END> p<37> l<4:3> el<4:6>
        n<> u<45> t<ENDMODULE> p<46> l<5:1> el<5:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/TfCalls/top.v:1:1: No timescale set for "m1".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/TfCalls/top.v:1:1: Compile module "work@m1".
[NTE:CP0309] ${SURELOG_DIR}/tests/TfCalls/top.v:1:29: Implicit port type (wire) for "out".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Begin                                                  1
Constant                                               1
Design                                                 1
Identifier                                             2
Initial                                                1
LogicNet                                               2
Module                                                 1
ModuleTypespec                                         1
Port                                                   2
RefObj                                                 1
SourceFile                                             1
SysFuncCall                                            1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/TfCalls/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/TfCalls/top.v
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@m1 (work@m1), file:${SURELOG_DIR}/tests/TfCalls/top.v, line:1:1, endln:5:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@m1)
    |vpiParent:
    \_Module: work@m1 (work@m1), file:${SURELOG_DIR}/tests/TfCalls/top.v, line:1:1, endln:5:10
    |vpiName:work@m1
  |vpiImportTypespec:
  \_LogicNet: (work@m1.clk), line:1:17, endln:1:20
    |vpiParent:
    \_Module: work@m1 (work@m1), file:${SURELOG_DIR}/tests/TfCalls/top.v, line:1:1, endln:5:10
    |vpiName:clk
    |vpiFullName:work@m1.clk
  |vpiImportTypespec:
  \_LogicNet: (work@m1.out), line:1:29, endln:1:32
    |vpiParent:
    \_Module: work@m1 (work@m1), file:${SURELOG_DIR}/tests/TfCalls/top.v, line:1:1, endln:5:10
    |vpiName:out
    |vpiFullName:work@m1.out
  |vpiDefName:work@m1
  |vpiNet:
  \_LogicNet: (work@m1.clk), line:1:17, endln:1:20
  |vpiNet:
  \_LogicNet: (work@m1.out), line:1:29, endln:1:32
  |vpiPort:
  \_Port: (clk), line:1:17, endln:1:20
    |vpiParent:
    \_Module: work@m1 (work@m1), file:${SURELOG_DIR}/tests/TfCalls/top.v, line:1:1, endln:5:10
    |vpiName:clk
    |vpiDirection:1
  |vpiPort:
  \_Port: (out), line:1:29, endln:1:32
    |vpiParent:
    \_Module: work@m1 (work@m1), file:${SURELOG_DIR}/tests/TfCalls/top.v, line:1:1, endln:5:10
    |vpiName:out
    |vpiDirection:2
  |vpiProcess:
  \_Initial: , line:2:3, endln:4:6
    |vpiParent:
    \_Module: work@m1 (work@m1), file:${SURELOG_DIR}/tests/TfCalls/top.v, line:1:1, endln:5:10
    |vpiStmt:
    \_Begin: (work@m1), line:2:11, endln:4:6
      |vpiParent:
      \_Initial: , line:2:3, endln:4:6
      |vpiFullName:work@m1
      |vpiStmt:
      \_SysFuncCall: ($display), line:3:5, endln:3:24
        |vpiParent:
        \_Begin: (work@m1), line:2:11, endln:4:6
        |vpiArgument:
        \_Constant: , line:3:14, endln:3:18
          |vpiParent:
          \_SysFuncCall: ($display), line:3:5, endln:3:24
          |vpiDecompile:"%d"
          |vpiSize:16
          |STRING:%d
          |vpiConstType:6
        |vpiArgument:
        \_RefObj: (work@m1.clk), line:3:20, endln:3:23
          |vpiParent:
          \_SysFuncCall: ($display), line:3:5, endln:3:24
          |vpiName:clk
          |vpiFullName:work@m1.clk
          |vpiActual:
          \_LogicNet: (work@m1.clk), line:1:17, endln:1:20
        |vpiName:
        \_Identifier: ($display)
          |vpiParent:
          \_SysFuncCall: ($display), line:3:5, endln:3:24
          |vpiName:$display
|vpiTypedef:
\_ModuleTypespec: (m1)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:m1
  |vpiModule:
  \_Module: work@m1 (work@m1), file:${SURELOG_DIR}/tests/TfCalls/top.v, line:1:1, endln:5:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 1
