architecture               	circuit        	vpr_revision 	vpr_exit_status_min_W	vpr_exit_status_relaxed_W	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	placed_wirelength	placed_CPD	placed_setup_TNS	placed_setup_WNS	min_W	min_W_routed_wirelength	min_W_route_success_iteration	min_W_CPD	min_W_setup_TNS	min_W_setup_WNS	min_W_logic_area_total	min_W_logic_area_used	min_W_routing_area_total	min_W_routing_area_per_tile	relaxed_W_routed_wirelength	relaxed_W_route_success_iteration	relaxed_W_CPD	relaxed_W_setup_TNS	relaxed_W_setup_WNS	relaxed_W_logic_area_total	relaxed_W_logic_area_used	relaxed_W_routing_area_total	relaxed_W_routing_area_per_tile	pack_time	place_time	min_W_route_time	relaxed_W_route_time	max_vpr_mem	num_clb	num_io	num_outputs	num_memories	num_mult	total_power	routing_power_perc	clock_power_perc	tile_power_perc	num_adder_primitives	max_adder_chain_length	num_subtractor_primitives	max_subtractor_chain_length	max_odin_mem	max_abc_mem
k6_frac_N10_mem32K_40nm.xml	ch_intrinsics.v	fa807fd-dirty	0                    	0                        	765                	895                  	402                 	265                   	8           	8            	2134             	3.41929   	-711.854        	-3.41929        	48   	4412                   	36                           	4.28339  	-850.877       	-4.28339       	3.92691e+06           	2.43429e+06          	269932.                 	4217.69                    	3815                       	14                               	3.85776      	-783.547           	-3.85776           	3.92691e+06               	2.43429e+06              	344677.                     	5385.58                        	1.40172  	1.29548   	1.88785         	0.15488             	53620      	35     	99    	130        	1           	0       	           	                  	                	               	                    	                      	                         	                           	6004        	27600      
