============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Apr 02 2024  06:40:57 pm
  Module:                 floating_point_16bit_multiplier
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                             
  Gate   Instances    Area     Library   
-----------------------------------------
AND2X1         112   262.808    gscl45nm 
AND2X2           2     5.632    gscl45nm 
AOI21X1         22    61.948    gscl45nm 
AOI22X1        101   331.795    gscl45nm 
BUFX2          197   462.260    gscl45nm 
FAX1            63   561.752    gscl45nm 
HAX1            14    65.702    gscl45nm 
INVX1          135   190.066    gscl45nm 
INVX4            6    19.711    gscl45nm 
MUX2X1          74   277.826    gscl45nm 
NAND2X1         34    63.825    gscl45nm 
NAND3X1         34    79.781    gscl45nm 
NOR2X1          14    32.851    gscl45nm 
NOR3X1          26    73.211    gscl45nm 
OAI21X1         53   149.237    gscl45nm 
OR2X1          194   455.221    gscl45nm 
XNOR2X1          8    37.544    gscl45nm 
XOR2X1           2     9.386    gscl45nm 
-----------------------------------------
total         1091  3140.556             


                                         
     Type      Instances   Area   Area % 
-----------------------------------------
inverter             141  209.777    6.7 
buffer               197  462.260   14.7 
logic                753 2468.518   78.6 
physical_cells         0    0.000    0.0 
-----------------------------------------
total               1091 3140.556  100.0 

