$date
	Thu Oct 27 09:29:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q5_tb $end
$var wire 4 ! f [3:0] $end
$var reg 16 " w [15:0] $end
$scope module q5 $end
$var wire 16 # w [15:0] $end
$var reg 4 $ f [3:0] $end
$var integer 32 % i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10000 %
b10 $
b100 #
b100 "
b10 !
$end
#20
b100 !
b100 $
b10000 %
b10011 "
b10011 #
#40
b110 !
b110 $
b10000 %
b1000011 "
b1000011 #
#60
b1011 !
b1011 $
b10000 %
b100000000000 "
b100000000000 #
#80
