# Memory Verification Project using UVM (SystemVerilog)

This repository contains a **SystemVerilog + UVM based memory verification project**.  
The project is developed incrementally to demonstrate **core UVM concepts**, **best practices**, and **industry-standard verification flow** for a memory DUT.

It is intended for **learning, practice, and portfolio showcase** in the semiconductor / VLSI verification domain.

---

## ğŸ“Œ Project Objectives

- Verify a memory design using **SystemVerilog and UVM**
- Understand **UVM architecture and phases**
- Implement **read/write verification**
- Build a **scoreboard for data checking**
- Use **TLM analysis ports**, `uvm_config_db`, and `uvm_resource_db`
- Practice **assertions, objections, and sequences**
- Develop a reusable and scalable UVM environment

---

## ğŸ“ Repository Structure

memory_project_undergoing-uvm-systemverilog
â”‚
â”œâ”€â”€ phase1/
â”‚ â””â”€â”€ Basic memory RTL and initial testbench/
â”‚
â”œâ”€â”€ phase2/
â”‚ â””â”€â”€ Introduction of UVM components/
â”‚
â”œâ”€â”€ phase3/
â”‚ â””â”€â”€ Enhanced UVM environment and sequences/
â”‚
â”œâ”€â”€ UVM_config_db/
â”‚ â””â”€â”€ Examples using uvm_config_db/
â”‚
â”œâ”€â”€ resource_db/
â”‚ â””â”€â”€ Examples using uvm_resource_db/
â”‚
â”œâ”€â”€ auto_data_retrival/
â”‚ â””â”€â”€ Automatic data handling mechanisms/
â”‚
â”œâ”€â”€ AXI_interface/
â”‚ â””â”€â”€ AXI-based interface experiments/
â”‚
â”œâ”€â”€ Overriding/
â”‚ â””â”€â”€ Factory and type overriding examples/
â”‚
â”œâ”€â”€ memory.v/
â”‚ â””â”€â”€ Memory RTL (DUT)/
â”‚
â”œâ”€â”€ mem_tx.sv/
â”‚ â””â”€â”€ Sequence item (transaction)/
â”‚
â”œâ”€â”€ mem_agent.sv/
â”‚ â””â”€â”€ Agent (sequencer, driver, monitor, coverage)/
â”‚
â”œâ”€â”€ mem_mon.sv/
â”‚ â””â”€â”€ Monitor with analysis port/
â”‚
â”œâ”€â”€ mem_sbd.sv/
â”‚ â””â”€â”€ Scoreboard/
â”‚
â”œâ”€â”€ mem_assertion.sv/
â”‚ â””â”€â”€ SystemVerilog Assertions/
â”‚
â”œâ”€â”€ test_lib.sv/
â”‚ â””â”€â”€ Test cases and sequences/
â”‚
â”œâ”€â”€ top.sv/
â”‚ â””â”€â”€ Top module (DUT + interface + UVM start)/
â”‚
â”œâ”€â”€ run.do/
â”‚ â””â”€â”€ Questa/ModelSim simulation script/
â”‚
â””â”€â”€ README.md


---

## ğŸ§  UVM Architecture Overview

The verification environment follows standard UVM layering:

- **Transaction (`mem_tx`)**
- **Sequence & Sequencer**
- **Driver**
- **Monitor**
- **Agent**
- **Environment**
- **Scoreboard**
- **Test**

### Data Flow:

Sequence â†’ Sequencer â†’ Driver â†’ DUT
â†“
Monitor â†’ Scoreboard

---

## ğŸ›  Key Features Implemented

- âœ” Memory Read / Write verification
- âœ” UVM Sequences and Sequence Items
- âœ” TLM Analysis Port for scoreboard connection
- âœ” Scoreboard with data comparison
- âœ” `uvm_config_db` for configuration
- âœ” Assertions for protocol checking
- âœ” Objection-based run control
- âœ” Modular and reusable UVM components

---

## ğŸ§ª Scoreboard Functionality

The scoreboard:
- Stores write transactions in an associative array
- Compares read data with expected values
- Tracks:
  - Matching transactions
  - Mismatching transactions

All checking is done **passively** inside the `write()` method using the analysis port.

---

## â± Objection Handling

- Tests raise objections in `run_phase`
- Objections are dropped **only after sequences complete**
- Prevents premature end of simulation

Correct pattern:
```systemverilog
phase.raise_objection(this);
seq.start(sequencer);
phase.drop_objection(this);

â–¶ï¸ How to Run the Simulation
Prerequisites

UVM-capable simulator (Questa / ModelSim / VCS / Xcelium)

UVM 1.2 or simulator built-in UVM

ğŸ§  Learning Outcomes

Through this project, the following UVM concepts are practiced:

-UVM Phases (build, connect, run)
-TLM communication
-Scoreboard design
-Driverâ€“Sequencer handshake
-Objection mechanism
-Debugging common UVM issues
-Best practices for verification environments

Ganesh H R
Design Verification (UVM/SystemVerilog)
Fresher | Semiconductor Verification Enthusiast
