INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sam/Documents/Vivado2015/Example56_Traffic/Example56_Traffic.srcs/sources_1/new/Traffic3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Traffic3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sam/Documents/Vivado2015/Example56_Traffic/Example56_Traffic.srcs/sources_1/new/clkdiv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sam/Documents/Vivado2015/Example56_Traffic/Example56_Traffic.srcs/sources_1/new/Traffic_Top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Traffic_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sam/Documents/Vivado2015/Example56_Traffic/Example56_Traffic.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
