// Seed: 176845182
module module_0 (
    output supply1 id_0,
    input wand id_1,
    input tri id_2,
    output wire id_3
);
  module_2 modCall_1 (id_2);
  buf primCall (id_3, id_1);
  assign id_3 = id_2;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd48
) (
    output logic id_0,
    output uwire id_1,
    input  uwire _id_2,
    input  wand  id_3
);
  assign id_1 = id_2;
  always id_0 <= -1 ^ -1'd0;
  always id_0 <= id_3;
  wire ["" : id_2] id_5;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_3,
      id_1
  );
endmodule
module module_2 (
    input tri0 id_0
);
  logic id_2;
  assign id_2 = id_2;
endmodule
