


$ED_PATH/hardware_test_design/common/cxl_typ3ddr_ed_defines.svh.iv



// $ED_PATH/hardware_test_design/common/cafu_csr0/tmp_cafu_csr0_cfg_pkg.sv


$ED_PATH/hardware_test_design/common/cxl_compliance/cxl_compliance_csr_avmm_slave.sv
$ED_PATH/hardware_test_design/common/cxl_compliance/cxl_compliance_csr_top.sv




$ED_PATH/hardware_test_design/common/intel_reset_release/intel_reset_release/altera_s10_user_rst_clkgate_1947/sim/altera_s10_user_rst_clkgate.sv
$ED_PATH/hardware_test_design/common/intel_reset_release/intel_reset_release/sim/intel_reset_release.v


$ED_PATH/hardware_test_design/common/ex_default_csr/ex_default_csr_avmm_slave.sv
$ED_PATH/hardware_test_design/common/ex_default_csr/ex_default_csr_top.sv

$ED_PATH/hardware_test_design/common/cxl_pio/intel_cxl_pio_parameters.sv 
$ED_PATH/hardware_test_design/common/cxl_pio/intel_cxl_tx_crdt_intf.sv 
$ED_PATH/hardware_test_design/common/cxl_pio/pcie_ed_altera_avalon_sc_fifo_1931_vhmcgqy.v
$ED_PATH/hardware_test_design/common/cxl_pio/pcie_ed_altera_avalon_st_pipeline_stage_1920_zterisq.sv
$ED_PATH/hardware_test_design/common/cxl_pio/pcie_ed_altera_merlin_burst_adapter_1922_tsepz7q.sv
$ED_PATH/hardware_test_design/common/cxl_pio/pcie_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1922_pev47ty.v
$ED_PATH/hardware_test_design/common/cxl_pio/pcie_ed_altera_merlin_demultiplexer_1921_s5kn7vi.sv
$ED_PATH/hardware_test_design/common/cxl_pio/pcie_ed_altera_merlin_master_agent_191_mpbm6tq.sv
$ED_PATH/hardware_test_design/common/cxl_pio/pcie_ed_altera_merlin_master_translator_191_g7h47bq.sv
$ED_PATH/hardware_test_design/common/cxl_pio/pcie_ed_altera_merlin_multiplexer_1921_5zcdh2i.sv
$ED_PATH/hardware_test_design/common/cxl_pio/pcie_ed_altera_merlin_multiplexer_1921_zxmqgaq.sv
$ED_PATH/hardware_test_design/common/cxl_pio/pcie_ed_altera_merlin_router_1921_6kkcoeq.sv
$ED_PATH/hardware_test_design/common/cxl_pio/pcie_ed_altera_merlin_router_1921_sv2vwxi.sv
$ED_PATH/hardware_test_design/common/cxl_pio/pcie_ed_altera_merlin_slave_agent_191_ncfkfri.sv
$ED_PATH/hardware_test_design/common/cxl_pio/pcie_ed_altera_merlin_slave_translator_191_x56fcki.sv
$ED_PATH/hardware_test_design/common/cxl_pio/pcie_ed_altera_mm_interconnect_1920_sx2feoa.v
$ED_PATH/hardware_test_design/common/cxl_pio/pcie_ed_MEM0.v
$ED_PATH/hardware_test_design/common/cxl_pio/pcie_ed_MEM0_altera_avalon_onchip_memory2_1932_vi4l4uq.v
$ED_PATH/hardware_test_design/common/cxl_pio/intel_pcie_reset_sync.v
$ED_PATH/hardware_test_design/common/cxl_pio/intel_std_synchronizer_nocut.v
$ED_PATH/hardware_test_design/common/cxl_pio/intel_pcie_bam_v2.sv
$ED_PATH/hardware_test_design/common/cxl_pio/intel_pcie_bam_v2_avmm_intf.sv
$ED_PATH/hardware_test_design/common/cxl_pio/intel_pcie_bam_v2_avst_intf.sv
$ED_PATH/hardware_test_design/common/cxl_pio/intel_pcie_bam_v2_cpl.sv
$ED_PATH/hardware_test_design/common/cxl_pio/intel_pcie_bam_v2_fifos.sv
$ED_PATH/hardware_test_design/common/cxl_pio/intel_pcie_bam_v2_rw.sv
$ED_PATH/hardware_test_design/common/cxl_pio/intel_pcie_bam_v2_sch_intf.sv
$ED_PATH/hardware_test_design/common/cxl_pio/intel_cxl_pio.sv
$ED_PATH/hardware_test_design/common/cxl_pio/intel_cxl_aer.sv
$ED_PATH/hardware_test_design/common/cxl_pio/intel_cxl_bam_v2_crdt_intf.sv
$ED_PATH/hardware_test_design/common/cxl_pio/intel_cxl_default_config.sv
$ED_PATH/hardware_test_design/common/cxl_pio/intel_cxl_pf_checker.sv
$ED_PATH/hardware_test_design/common/cxl_pio/intel_pcie_bam_v2_hwtcl.sv
$ED_PATH/hardware_test_design/common/cxl_pio/pcie_ed_pio0.v
$ED_PATH/hardware_test_design/common/cxl_pio/pcie_ed.v
$ED_PATH/hardware_test_design/common/cxl_pio/intel_cxl_pio_ed_top.sv
 
$ED_PATH/hardware_test_design/common/axi_to_avst/axi_avst_if_pkg.sv
$ED_PATH/hardware_test_design/common/axi_to_avst/axi_to_avst_bridge.sv 
$ED_PATH/hardware_test_design/common/axi_to_avst/intel_cxl_afu_cache_io_demux.sv
$ED_PATH/hardware_test_design/common/axi_to_avst/intel_cxl_afu_pio_mux.sv
$ED_PATH/hardware_test_design/common/axi_to_avst/intel_cxl_tx_tlp_fifos.sv 

$ED_PATH/hardware_test_design/common/avst4to1_rx/avst4to1_pld_if.svh.iv 
$ED_PATH/hardware_test_design/common/avst4to1_rx/avst4to1_ss_fifo_vcd.v 
$ED_PATH/hardware_test_design/common/avst4to1_rx/avst4to1_ss_dcfifo_pipe_vcd.sv 
$ED_PATH/hardware_test_design/common/avst4to1_rx/avst4to1_ss_scfifo_pipe_vcd.sv 
$ED_PATH/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_data_fifos_pipe.sv 
$ED_PATH/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_core_fifos.sv 
$ED_PATH/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_crd_check.sv 
$ED_PATH/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_crd_lmt.sv 
$ED_PATH/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_crd_type.sv
$ED_PATH/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_data_fifos.sv
$ED_PATH/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_hdr_data_fifos.sv 
$ED_PATH/hardware_test_design/common/avst4to1_rx/avst4to1_ss_tlp_hdr_decode.sv 
$ED_PATH/hardware_test_design/common/avst4to1_rx/cxl_ed_avst_4to1_rx_side.sv 
$ED_PATH/hardware_test_design/common/avst4to1_rx/ed_define.svh.iv

$ED_PATH/hardware_test_design/common/mc_top/mc_ecc_pkg.sv
$ED_PATH/hardware_test_design/common/mc_top/mc_channel_adapter.sv
$ED_PATH/hardware_test_design/common/mc_top/mc_cxlmem_ready_control.sv
$ED_PATH/hardware_test_design/common/mc_top/mc_ecc.sv
$ED_PATH/hardware_test_design/common/mc_top/mc_rmw_shim.sv
$ED_PATH/hardware_test_design/common/mc_top/mc_devmem_top.sv
$ED_PATH/hardware_test_design/common/mc_top/axi2avmm_bridge.sv
$ED_PATH/hardware_test_design/common/mc_top/mc_top.sv




// $ED_PATH/hardware_test_design/common/cafu_csr0/cpi_pkg.sv
$ED_PATH/hardware_test_design/common/cafu_csr0/ccv_afu_reg_macros.vh.iv
$ED_PATH/hardware_test_design/common/cafu_csr0/ccv_afu_globals.vh.iv
$ED_PATH/hardware_test_design/common/cafu_csr0/ccv_afu_cdc_fifo_vcd.v
$ED_PATH/hardware_test_design/common/cafu_csr0/cafu_csr0_cfg_pkg.sv
$ED_PATH/hardware_test_design/common/cafu_csr0/cafu_csr0_cfg.sv
$ED_PATH/hardware_test_design/common/cafu_csr0/cafu_mem_target_pkg.sv 	
$ED_PATH/hardware_test_design/common/cafu_csr0/ccv_afu_pkg.sv
$ED_PATH/hardware_test_design/common/cafu_csr0/ccv_afu_alg1a_pkg.sv
$ED_PATH/hardware_test_design/common/cafu_csr0/cafu_ram_1r1w.sv
$ED_PATH/hardware_test_design/common/cafu_csr0/cafu_ram_1r1w_be.sv
$ED_PATH/hardware_test_design/common/cafu_csr0/fifo_sync_1.sv
$ED_PATH/hardware_test_design/common/cafu_csr0/pattern_expand_by_byte_mask.sv
$ED_PATH/hardware_test_design/common/cafu_csr0/pattern_expand_by_byte_mask_ver2.sv
$ED_PATH/hardware_test_design/common/cafu_csr0/pattern_reduce_by_pattern_size.sv
$ED_PATH/hardware_test_design/common/cafu_csr0/verify_sc_compare.sv
$ED_PATH/hardware_test_design/common/cafu_csr0/verify_sc_extract_error_pattern.sv
$ED_PATH/hardware_test_design/common/cafu_csr0/verify_sc_index_byte_offset.sv
$ED_PATH/hardware_test_design/common/cafu_csr0/alg_1a_calc_error_address.sv
$ED_PATH/hardware_test_design/common/cafu_csr0/alg_1a_execute_write_axi_fsm.sv
$ED_PATH/hardware_test_design/common/cafu_csr0/alg_1a_execute_write.sv
$ED_PATH/hardware_test_design/common/cafu_csr0/alg_1a_execute_response_count.sv
$ED_PATH/hardware_test_design/common/cafu_csr0/alg_1a_verify_sc_read_axi_fsm.sv
$ED_PATH/hardware_test_design/common/cafu_csr0/alg_1a_verify_sc_read.sv
$ED_PATH/hardware_test_design/common/cafu_csr0/alg_1a_verify_sc_response.sv
$ED_PATH/hardware_test_design/common/cafu_csr0/alg_1a_top_level_fsm_sc_only.sv
$ED_PATH/hardware_test_design/common/cafu_csr0/alg_1a_top.sv
$ED_PATH/hardware_test_design/common/cafu_csr0/mwae_afu_status_regs.sv
$ED_PATH/hardware_test_design/common/cafu_csr0/mwae_config_and_cxl_errors_reg.sv
$ED_PATH/hardware_test_design/common/cafu_csr0/mwae_config_check.sv
$ED_PATH/hardware_test_design/common/cafu_csr0/mwae_debug_logs.sv
$ED_PATH/hardware_test_design/common/cafu_csr0/mwae_error_injection_regs.sv
$ED_PATH/hardware_test_design/common/cafu_csr0/mwae_poison_injection.sv
$ED_PATH/hardware_test_design/common/cafu_csr0/mwae_top_level_fsm.sv
$ED_PATH/hardware_test_design/common/cafu_csr0/mwae_top.sv
$ED_PATH/hardware_test_design/common/cafu_csr0/cafu_csr_doe.sv
$ED_PATH/hardware_test_design/common/cafu_csr0/cafu_mem_target.sv
$ED_PATH/hardware_test_design/common/cafu_csr0/csr0_mc_status_glue.sv
$ED_PATH/hardware_test_design/common/cafu_csr0/cafu_devreg_mailbox_elog.sv
$ED_PATH/hardware_test_design/common/cafu_csr0/cafu_devreg_mailbox.sv
$ED_PATH/hardware_test_design/common/cafu_csr0/cafu_reg_router.sv
$ED_PATH/hardware_test_design/common/cafu_csr0/ccv_afu_csr_avmm_slave.sv
$ED_PATH/hardware_test_design/common/cafu_csr0/ccv_afu_cdc_fifo.sv
$ED_PATH/hardware_test_design/common/cafu_csr0/cafu_csr0_wrapper.sv
$ED_PATH/hardware_test_design/common/cafu_csr0/cafu_csr0_avmm_wrapper.sv





$ED_PATH/hardware_test_design/common/afu/afu_csr_avmm_slave.sv
$ED_PATH/hardware_test_design/common/afu/afu_top.sv

$ED_PATH/hardware_test_design/ed_top_wrapper_typ3.sv    
$ED_PATH/hardware_test_design/cxltyp3_memexp_ddr4_top.sv



