info x 34 510 0 0 0 0 0 0 0 0 0 0 0 0 0 0 VHDL
col x 772 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
radix x 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
entity name 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 f4m_genlock_regen
term mark 637 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
vlib save 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

var add 2 0 0 226 14 0 772 1000 500 500 10 10 0 0 0 0 clkInstd_logicRISING_EDGEclk
var add 1 0 0 98 13 0 772 1000 500 500 10 10 0 0 0 0 mresetInstd_logicRISING_EDGEclk
var add 3 0 0 98 15 0 772 1000 500 500 10 10 0 0 0 0 f4mInstd_logicRISING_EDGEclk
var add 4 0 0 98 16 0 772 1000 500 500 10 10 0 0 0 0 f2mOutstd_logicRISING_EDGEclk
vdone xxx 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
npos xxx 72 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cell fill 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 2 40 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 80 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 120 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 476 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 596 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 636 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
time info 50 50 10 10 500 500 1 1 0 0 0 0 0 0 0 0 psclk
font save -14 0 400 49 0 0 0 0 0 0 0 0 0 0 0 0 Times New Roman
src mod 0 284028568 29712700 0 0 0 0 0 0 0 0 0 0 0 0 0 f4m_genlock_regen.vhd
utd false 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cellenab on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
grid on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
com add 1 9 -330 2140 9 -14 -99 0 0 0 0 0 0 0 0 0 Waveform created by
HDL Bencher 6.1i
Source = f4m_genlock_regen.vhd
Wed May 25 14:14:24 2005
com add 1 11 -320 1270 19 -6 -41 0 0 0 0 0 0 0 0 0 Double click on me to edit.
Click outside me to update
com add 1 7 -220 1370 18 -18 -53 0 0 0 0 0 0 0 0 0 Double click on me to edit.
Click outside me to update
opt vhdl87 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
NumClocks x 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
clock_1 name 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 clk
Zoom_level x 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1.00000000000000
