// Seed: 1026002555
module module_0 (
    input tri1 id_0
);
  logic [7:0] id_2, id_3;
  assign id_3 = id_3;
  assign id_2[1'b0] = (id_0);
endmodule
module module_1 (
    output wor id_0,
    input tri1 id_1,
    output supply0 id_2,
    output uwire id_3,
    input tri0 id_4,
    output tri id_5,
    input tri id_6,
    input tri0 id_7
);
  module_0(
      id_7
  ); id_9 :
  assert property (@(negedge 1 or posedge 1 or posedge 1'd0) id_1) id_9 = id_6;
  wire id_10;
  wire id_11;
endmodule
