{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744190491422 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744190491422 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  9 12:21:31 2025 " "Processing started: Wed Apr  9 12:21:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744190491422 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744190491422 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EE314exp0 -c EE314exp0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off EE314exp0 -c EE314exp0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744190491422 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744190491848 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744190491849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oursubtractorverilog.v 1 1 " "Found 1 design units, including 1 entities, in source file oursubtractorverilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 OurSubtractorVerilog " "Found entity 1: OurSubtractorVerilog" {  } { { "OurSubtractorVerilog.v" "" { Text "D:/METU-EE/EE-Sem-6/EE314/EXP0/Exp0_Quartus_2604163/OurSubtractorVerilog.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744190497871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744190497871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ourcomplementer.v 1 1 " "Found 1 design units, including 1 entities, in source file ourcomplementer.v" { { "Info" "ISGN_ENTITY_NAME" "1 OurComplementer " "Found entity 1: OurComplementer" {  } { { "OurComplementer.v" "" { Text "D:/METU-EE/EE-Sem-6/EE314/EXP0/Exp0_Quartus_2604163/OurComplementer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744190497888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744190497888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ouradder.v 1 1 " "Found 1 design units, including 1 entities, in source file ouradder.v" { { "Info" "ISGN_ENTITY_NAME" "1 OurAdder " "Found entity 1: OurAdder" {  } { { "OurAdder.v" "" { Text "D:/METU-EE/EE-Sem-6/EE314/EXP0/Exp0_Quartus_2604163/OurAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744190497904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744190497904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ee314exp0.v 1 1 " "Found 1 design units, including 1 entities, in source file ee314exp0.v" { { "Info" "ISGN_ENTITY_NAME" "1 EE314exp0 " "Found entity 1: EE314exp0" {  } { { "EE314exp0.v" "" { Text "D:/METU-EE/EE-Sem-6/EE314/EXP0/Exp0_Quartus_2604163/EE314exp0.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744190497905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744190497905 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EE314exp0 " "Elaborating entity \"EE314exp0\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744190497969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OurSubtractorVerilog OurSubtractorVerilog:my_subtractor " "Elaborating entity \"OurSubtractorVerilog\" for hierarchy \"OurSubtractorVerilog:my_subtractor\"" {  } { { "EE314exp0.v" "my_subtractor" { Text "D:/METU-EE/EE-Sem-6/EE314/EXP0/Exp0_Quartus_2604163/EE314exp0.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744190497993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OurAdder OurSubtractorVerilog:my_subtractor\|OurAdder:b2v_inst " "Elaborating entity \"OurAdder\" for hierarchy \"OurSubtractorVerilog:my_subtractor\|OurAdder:b2v_inst\"" {  } { { "OurSubtractorVerilog.v" "b2v_inst" { Text "D:/METU-EE/EE-Sem-6/EE314/EXP0/Exp0_Quartus_2604163/OurSubtractorVerilog.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744190498014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OurComplementer OurSubtractorVerilog:my_subtractor\|OurComplementer:b2v_inst2 " "Elaborating entity \"OurComplementer\" for hierarchy \"OurSubtractorVerilog:my_subtractor\|OurComplementer:b2v_inst2\"" {  } { { "OurSubtractorVerilog.v" "b2v_inst2" { Text "D:/METU-EE/EE-Sem-6/EE314/EXP0/Exp0_Quartus_2604163/OurSubtractorVerilog.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744190498023 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 OurComplementer.v(7) " "Verilog HDL assignment warning at OurComplementer.v(7): truncated value with size 32 to match size of target (4)" {  } { { "OurComplementer.v" "" { Text "D:/METU-EE/EE-Sem-6/EE314/EXP0/Exp0_Quartus_2604163/OurComplementer.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744190498031 "|OurComplementer"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1744190498630 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1744190498996 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744190498996 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23 " "Implemented 23 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1744190499050 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1744190499050 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1744190499050 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1744190499050 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744190499059 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  9 12:21:39 2025 " "Processing ended: Wed Apr  9 12:21:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744190499059 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744190499059 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744190499059 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744190499059 ""}
