synthesis:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Wed Dec 09 21:38:42 2020


Command Line:  synthesis -f lab1_impl1_lattice.synproj -gui -msgset C:/Users/70735/Desktop/lab1/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is CSBGA132.
The -d option is LCMXO2-4000HC.
Using package CSBGA132.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-4000HC

### Package : CSBGA132

### Speed   : 4

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = Lab1.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p E:/Diamond/diamond/3.10_x64/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/70735/Desktop/lab1/impl1 (searchpath added)
-p C:/Users/70735/Desktop/lab1 (searchpath added)
VHDL library = work
VHDL design file = C:/Users/70735/Desktop/lab1/impl1/source/lab1.vhd
NGD file = lab1_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file E:/Diamond/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "C:/Users/70735/Desktop/lab1/impl1". VHDL-1504
Analyzing VHDL file c:/users/70735/desktop/lab1/impl1/source/lab1.vhd. VHDL-1481
INFO - synthesis: c:/users/70735/desktop/lab1/impl1/source/lab1.vhd(4): analyzing entity lab1. VHDL-1012
INFO - synthesis: c:/users/70735/desktop/lab1/impl1/source/lab1.vhd(19): analyzing architecture default_arch. VHDL-1010
unit Lab1 is not yet analyzed. VHDL-1485
unit Lab1 is not yet analyzed. VHDL-1485
c:/users/70735/desktop/lab1/impl1/source/lab1.vhd(4): executing Lab1(Default_arch)

INFO - synthesis: c:/users/70735/desktop/lab1/impl1/source/lab1.vhd(74): others clause is never selected. VHDL-1172
INFO - synthesis: c:/users/70735/desktop/lab1/impl1/source/lab1.vhd(101): others clause is never selected. VHDL-1172
INFO - synthesis: c:/users/70735/desktop/lab1/impl1/source/lab1.vhd(267): others clause is never selected. VHDL-1172
WARNING - synthesis: c:/users/70735/desktop/lab1/impl1/source/lab1.vhd(17): replacing existing netlist Lab1(Default_arch). VHDL-1205
Top module name (VHDL): Lab1
Loading NGL library 'E:/Diamond/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'E:/Diamond/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'E:/Diamond/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'E:/Diamond/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c4000.nph' in environment: E:/Diamond/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = Lab1.



WARNING - synthesis: Bit 0 of Register seven_segment_disp_left is stuck at Zero
WARNING - synthesis: Bit 1 of Register seven_segment_disp_left is stuck at Zero
WARNING - synthesis: Bit 2 of Register seven_segment_disp_left is stuck at Zero
WARNING - synthesis: Bit 3 of Register seven_segment_disp_left is stuck at Zero
WARNING - synthesis: Bit 6 of Register seven_segment_disp_left is stuck at Zero
WARNING - synthesis: c:/users/70735/desktop/lab1/impl1/source/lab1.vhd(333): Register segment_switch_flag_i28 is stuck at Zero. VDB-5013
GSR will not be inferred because no asynchronous signal was found in the netlist.
Duplicate register/latch removal. seven_segment_disp_left__i1 is a one-to-one match with seven_segment_disp_left__i2.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in Lab1_drc.log.
Loading NGL library 'E:/Diamond/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'E:/Diamond/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'E:/Diamond/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'E:/Diamond/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file lab1_impl1.ngd.

################### Begin Area Report (Lab1)######################
Number of register bits => 130 of 4635 (2 % )
CCU2D => 95
FD1P3AX => 19
FD1P3AY => 8
FD1P3IX => 56
FD1P3JX => 1
FD1S3AX => 34
FD1S3AY => 1
FD1S3IX => 7
FD1S3JX => 4
GSR => 1
IB => 9
INV => 1
L6MUX21 => 4
LUT4 => 296
OB => 23
PFUMX => 21
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : sck_c_c, loads : 95
  Net : state_clk, loads : 3
Clock Enable Nets
Number of Clock Enables: 18
Top 10 highest fanout Clock Enables:
  Net : sck_c_c_enable_61, loads : 32
  Net : sck_c_c_enable_57, loads : 20
  Net : button_flag, loads : 19
  Net : sck_c_c_enable_63, loads : 18
  Net : sck_c_c_enable_16, loads : 5
  Net : sck_c_c_enable_15, loads : 4
  Net : sck_c_c_enable_62, loads : 2
  Net : sck_c_c_enable_11, loads : 1
  Net : clk_N_600_enable_3, loads : 1
  Net : button_flag_N_784, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : n8240, loads : 94
  Net : n63, loads : 59
  Net : segment_switch_flag_0, loads : 40
  Net : clk_N_600, loads : 35
  Net : n8239, loads : 33
  Net : n8237, loads : 33
  Net : sck_c_c_enable_61, loads : 32
  Net : row_now_3_N_36_3, loads : 30
  Net : row_c_1, loads : 28
  Net : row_c_2, loads : 25
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets state_clk]               |  200.000 MHz|  266.454 MHz|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets sck_c_c]                 |  200.000 MHz|   43.146 MHz|    13 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 90.793  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 10.828  secs
--------------------------------------------------------------
