;redcode
;assert 1
	SPL 0, @-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	ADD -405, 90
	CMP -207, <-120
	CMP -207, <-120
	SUB 12, @10
	SLT 0, @1
	SUB 12, @10
	SUB 12, @10
	SUB @-127, 100
	SUB @-127, 100
	SPL 0, @-2
	SUB -100, -101
	SUB @121, 100
	SUB @121, 100
	SUB 12, @10
	SLT 0, @1
	SUB -207, <-120
	SUB -207, <-120
	SLT -51, <-920
	SLT -51, <-920
	SPL -7, @-20
	SUB -7, <-20
	SUB @-0, @202
	SUB 12, @10
	ADD 2, @22
	SUB 12, @10
	ADD 2, @22
	ADD 2, @22
	SPL 200, 90
	SPL 200, 90
	SPL 200, 90
	SUB @121, 103
	SUB @-121, <103
	SLT 0, @1
	MOV -7, <-20
	CMP 0, @1
	SUB @121, 103
	DJN -1, @-20
	CMP #-207, <-100
	SUB 12, @10
	CMP #-207, <-100
	ADD 210, 160
	ADD 210, 160
	SUB 12, @10
	ADD 210, 160
	ADD 210, 160
