

================================================================
== Vivado HLS Report for 'fireWall64'
================================================================
* Date:           Thu May  3 11:46:34 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        fireWall64
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      1.39|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|  inf |    no    |
        | + Loop 1.1  |    4|    4|         2|          -|          -|     2|    no    |
        | + Loop 1.2  |    ?|    ?|         2|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  |
+---------------------+---------+-------+---------+--------+
|DSP                  |        -|      -|        -|       -|
|Expression           |        -|      -|        0|     230|
|FIFO                 |        -|      -|        -|       -|
|Instance             |        -|      -|        -|       -|
|Memory               |        -|      -|        -|       -|
|Multiplexer          |        -|      -|        -|     185|
|Register             |        -|      -|      444|       -|
+---------------------+---------+-------+---------+--------+
|Total                |        0|      0|      444|     415|
+---------------------+---------+-------+---------+--------+
|Available SLR        |     2160|   2760|   663360|  331680|
+---------------------+---------+-------+---------+--------+
|Utilization SLR (%)  |        0|      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+
|Available            |     4320|   5520|  1326720|  663360|
+---------------------+---------+-------+---------+--------+
|Utilization (%)      |        0|      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_180_p2                         |     +    |      0|  0|   9|           2|           1|
    |stream_in_V_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_last_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_last_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_dest_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_dest_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |exitcond_fu_174_p2                    |   icmp   |      0|  0|   9|           2|           3|
    |match_out_V                           |   icmp   |      0|  0|  24|          48|          48|
    |stream_in_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_V_last_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_dest_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |header_1_V_1_fu_222_p3                |  select  |      0|  0|  64|           1|          64|
    |p_Val2_2_fu_229_p3                    |  select  |      0|  0|  64|           1|          64|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      0|  0| 230|          74|         195|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  38|          7|    1|          7|
    |i_reg_153                       |   9|          2|    2|          4|
    |stream_in_TDATA_blk_n           |   9|          2|    1|          2|
    |stream_in_V_data_V_0_data_out   |   9|          2|   64|        128|
    |stream_in_V_data_V_0_state      |  15|          3|    2|          6|
    |stream_in_V_last_V_0_data_out   |   9|          2|    1|          2|
    |stream_in_V_last_V_0_state      |  15|          3|    2|          6|
    |stream_out_TDATA_blk_n          |   9|          2|    1|          2|
    |stream_out_V_data_V_1_data_out  |   9|          2|   64|        128|
    |stream_out_V_data_V_1_state     |  15|          3|    2|          6|
    |stream_out_V_dest_V_1_data_out  |   9|          2|    8|         16|
    |stream_out_V_dest_V_1_state     |  15|          3|    2|          6|
    |stream_out_V_last_V_1_data_out  |   9|          2|    1|          2|
    |stream_out_V_last_V_1_state     |  15|          3|    2|          6|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 185|         38|  153|        321|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   6|   0|    6|          0|
    |i_1_reg_361                      |   2|   0|    2|          0|
    |i_reg_153                        |   2|   0|    2|          0|
    |p_Val2_1_fu_108                  |  64|   0|   64|          0|
    |p_Val2_s_fu_104                  |  64|   0|   64|          0|
    |packetOut_dest_V_reg_372         |   8|   0|    8|          0|
    |stream_in_V_data_V_0_payload_A   |  64|   0|   64|          0|
    |stream_in_V_data_V_0_payload_B   |  64|   0|   64|          0|
    |stream_in_V_data_V_0_sel_rd      |   1|   0|    1|          0|
    |stream_in_V_data_V_0_sel_wr      |   1|   0|    1|          0|
    |stream_in_V_data_V_0_state       |   2|   0|    2|          0|
    |stream_in_V_last_V_0_payload_A   |   1|   0|    1|          0|
    |stream_in_V_last_V_0_payload_B   |   1|   0|    1|          0|
    |stream_in_V_last_V_0_sel_rd      |   1|   0|    1|          0|
    |stream_in_V_last_V_0_sel_wr      |   1|   0|    1|          0|
    |stream_in_V_last_V_0_state       |   2|   0|    2|          0|
    |stream_out_V_data_V_1_payload_A  |  64|   0|   64|          0|
    |stream_out_V_data_V_1_payload_B  |  64|   0|   64|          0|
    |stream_out_V_data_V_1_sel_rd     |   1|   0|    1|          0|
    |stream_out_V_data_V_1_sel_wr     |   1|   0|    1|          0|
    |stream_out_V_data_V_1_state      |   2|   0|    2|          0|
    |stream_out_V_dest_V_1_payload_A  |   8|   0|    8|          0|
    |stream_out_V_dest_V_1_payload_B  |   8|   0|    8|          0|
    |stream_out_V_dest_V_1_sel_rd     |   1|   0|    1|          0|
    |stream_out_V_dest_V_1_sel_wr     |   1|   0|    1|          0|
    |stream_out_V_dest_V_1_state      |   2|   0|    2|          0|
    |stream_out_V_last_V_1_payload_A  |   1|   0|    1|          0|
    |stream_out_V_last_V_1_payload_B  |   1|   0|    1|          0|
    |stream_out_V_last_V_1_sel_rd     |   1|   0|    1|          0|
    |stream_out_V_last_V_1_sel_wr     |   1|   0|    1|          0|
    |stream_out_V_last_V_1_state      |   2|   0|    2|          0|
    |tmp_2_reg_366                    |   1|   0|    1|          0|
    |tmp_last_V_reg_377               |   1|   0|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 444|   0|  444|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+--------------+-----------------------+--------------+
|       RTL Ports       | Dir | Bits|   Protocol   |     Source Object     |    C Type    |
+-----------------------+-----+-----+--------------+-----------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_none |       fireWall64      | return value |
|ap_rst_n               |  in |    1| ap_ctrl_none |       fireWall64      | return value |
|eth_address_V          |  in |   48|    ap_none   |     eth_address_V     |    pointer   |
|stream_in_TDATA        |  in |   64|     axis     |   stream_in_V_data_V  |    pointer   |
|stream_in_TVALID       |  in |    1|     axis     |   stream_in_V_last_V  |    pointer   |
|stream_in_TREADY       | out |    1|     axis     |   stream_in_V_last_V  |    pointer   |
|stream_in_TLAST        |  in |    1|     axis     |   stream_in_V_last_V  |    pointer   |
|stream_out_TDATA       | out |   64|     axis     |  stream_out_V_data_V  |    pointer   |
|stream_out_TVALID      | out |    1|     axis     |  stream_out_V_last_V  |    pointer   |
|stream_out_TREADY      |  in |    1|     axis     |  stream_out_V_last_V  |    pointer   |
|stream_out_TLAST       | out |    1|     axis     |  stream_out_V_last_V  |    pointer   |
|stream_out_TDEST       | out |    8|     axis     |  stream_out_V_dest_V  |    pointer   |
|observedAddress_out_V  |  in |   48|    ap_none   | observedAddress_out_V |    pointer   |
|dest_out_V             | out |   16|    ap_vld    |       dest_out_V      |    pointer   |
|dest_out_V_ap_vld      | out |    1|    ap_vld    |       dest_out_V      |    pointer   |
|match_out_V            | out |    1|    ap_vld    |      match_out_V      |    pointer   |
|match_out_V_ap_vld     | out |    1|    ap_vld    |      match_out_V      |    pointer   |
+-----------------------+-----+-----+--------------+-----------------------+--------------+

