module tb_alu_4bit;
    reg [3:0] A, B;
    reg [2:0] sel;
    wire [3:0] result;
    wire carry;

    alu_4bit dut (.A(A), .B(B), .sel(sel), .result(result), .carry(carry));

    initial 
	 begin
        A = 4'b1010; B = 4'b0101;
        sel = 3'b000; #10; 
        sel = 3'b001; #10; 
        sel = 3'b010; #10; 
        sel = 3'b011; #10; 
        sel = 3'b100; #10; 
        sel = 3'b101; #10; 
        $finish;
    end
endmodule
