;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMN @-12, #270
	SUB 20, @12
	SUB 30, -200
	SUB @127, 106
	CMP 3, 20
	SUB @127, 106
	SUB 0, 0
	ADD -0, 32
	SUB #127, 116
	ADD -0, 32
	ADD <0, 702
	SUB @121, 106
	MOV -1, <-20
	SUB @121, 106
	SUB -100, -0
	SLT 20, @12
	SUB 0, 0
	CMP @3, 0
	JMP -7, @-20
	ADD 0, 702
	CMP #127, 116
	ADD <0, 702
	SLT 924, @12
	MOV -7, <-20
	CMP 700, 0
	CMP 700, 0
	SUB @121, 106
	ADD #270, <1
	ADD 270, 60
	ADD 270, 60
	MOV -7, <-20
	MOV -7, <-20
	SUB @127, 106
	SUB @121, 106
	SUB @121, 106
	SUB @121, 106
	ADD 270, 60
	SLT 20, @12
	ADD #270, <1
	MOV -1, <-20
	MOV -1, <-20
	SUB 30, -200
	DJN -1, @-20
	SUB 30, -200
	MOV -7, <-20
	ADD 210, 60
	SLT 20, @12
	MOV -1, <-20
