<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="./accel.cpp:34:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="gmem0" VarName="in_data" LoopLoc="./accel.cpp:34:22" LoopName="VITIS_LOOP_34_1" ParentFunc="convex_hull_accel" Length="variable" Direction="read" AccessID="in_data13310seq" OrigID="for.inc.load.6" OrigAccess-DebugLoc="./accel.cpp:39:29" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="./accel.cpp:73:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred" BundleName="gmem1" VarName="out_data" LoopLoc="./accel.cpp:73:26" LoopName="VITIS_LOOP_73_7" ParentFunc="convex_hull_accel" Length="variable" Direction="write" AccessID="out_data13311seq" OrigID="for.inc70.store.7" OrigAccess-DebugLoc="./accel.cpp:78:25" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="./accel.cpp:154:24" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred" BundleName="gmem1" VarName="out_data" LoopLoc="./accel.cpp:154:24" LoopName="VITIS_LOOP_154_18" ParentFunc="convex_hull_accel" Length="variable" Direction="write" AccessID="out_data13311seq13312" OrigID="for.inc258.store.7" OrigAccess-DebugLoc="./accel.cpp:159:25" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="./accel.cpp:75:19" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem1" VarName="out_data" LoopLoc="./accel.cpp:75:19" LoopName="VITIS_LOOP_75_8" ParentFunc="convex_hull_accel" OrigID="out_data13311seq" OrigAccess-DebugLoc="./accel.cpp:73:26" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="./accel.cpp:156:21" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem1" VarName="out_data" LoopLoc="./accel.cpp:156:21" LoopName="VITIS_LOOP_156_19" ParentFunc="convex_hull_accel" OrigID="out_data13311seq13312" OrigAccess-DebugLoc="./accel.cpp:154:24" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="./accel.cpp:36:19" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem0" VarName="in_data" LoopLoc="./accel.cpp:36:19" LoopName="VITIS_LOOP_36_2" ParentFunc="convex_hull_accel" OrigID="in_data13310seq" OrigAccess-DebugLoc="./accel.cpp:34:22" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="./accel.cpp:34:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 8 in loop 'VITIS_LOOP_34_1' has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="./accel.cpp:34:22" LoopName="VITIS_LOOP_34_1" Length="variable" Width="8" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="./accel.cpp:73:26" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of variable length and bit width 8 in loop 'VITIS_LOOP_73_7' has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem1" LoopLoc="./accel.cpp:73:26" LoopName="VITIS_LOOP_73_7" Length="variable" Width="8" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="./accel.cpp:154:24" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of variable length and bit width 8 in loop 'VITIS_LOOP_154_18' has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem1" LoopLoc="./accel.cpp:154:24" LoopName="VITIS_LOOP_154_18" Length="variable" Width="8" Direction="write"/>
</VitisHLS:BurstInfo>

