module id_ex(
    input wire clk, 
    input wire rst, 
    input wire[31:0] insAddr_i, 
    input wire nextInDelaySlot_i, 
    input wire[31:0] operand1_i, 
    input wire[31:0] operand2_i, 
    input wire[4:0] aluOp_i, 
    input wire[31:0] storeData_i, 
    input wire[2:0] memOp_i, 
    input wire writeReg_i, 
    input wire[4:0] writeRegAddr_i, 
    input wire writeRegHiLo_i, 
    input wire writeCP0_i, 
    input wire[4:0] writeCP0Addr_i, 
    input wire insValid_i, 
    input wire inDelaySlot_i, 
    input wire[3:0] exception_i, 
    input wire[31:0] badVAddr_i, 
    input wire pauseControl_i, 
    input wire flush_i, 
    input wire bubble_i, 
    output reg[31:0] insAddr_o, 
    output reg nextInDelaySlot_o, 
    output reg[31:0] operand1_o, 
    output reg[31:0] operand2_o, 
    output reg[4:0] aluOp_o, 
    output reg[31:0] storeData_o, 
    output reg[2:0] memOp_o, 
    output reg writeReg_o, 
    output reg[4:0] writeRegAddr_o, 
    output reg writeRegHiLo_o, 
    output reg writeCP0_o, 
    output reg[4:0] writeCP0Addr_o, 
    output reg insValid_o, 
    output reg inDelaySlot_o, 
    output reg[3:0] exception_o, 
    output reg[31:0] badVAddr_o 
    );