/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [17:0] celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  reg [2:0] celloutsig_0_23z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  reg [4:0] celloutsig_0_4z;
  wire [31:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [5:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  reg [10:0] celloutsig_1_12z;
  wire [5:0] celloutsig_1_13z;
  wire [11:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [14:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [8:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = ~celloutsig_1_6z;
  assign celloutsig_0_17z = ~celloutsig_0_15z[5];
  assign celloutsig_0_11z = celloutsig_0_8z | ~(celloutsig_0_1z);
  assign celloutsig_0_21z = celloutsig_0_2z[4] | ~(celloutsig_0_11z);
  assign celloutsig_1_1z = in_data[98:96] & in_data[100:98];
  assign celloutsig_1_8z = { celloutsig_1_2z[2:1], celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_7z } & { celloutsig_1_1z[2], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_0_8z = in_data[93:87] >= in_data[86:80];
  assign celloutsig_1_16z = celloutsig_1_13z[3:1] > { celloutsig_1_10z[4:3], celloutsig_1_5z };
  assign celloutsig_0_12z = { celloutsig_0_5z[22:20], celloutsig_0_2z } > { in_data[24:22], celloutsig_0_4z };
  assign celloutsig_0_14z = { celloutsig_0_5z[11:6], celloutsig_0_1z } > celloutsig_0_5z[11:5];
  assign celloutsig_0_19z = celloutsig_0_15z[6:1] > { celloutsig_0_5z[14:12], celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_17z };
  assign celloutsig_0_3z = { celloutsig_0_0z[11], celloutsig_0_2z, celloutsig_0_2z } > { in_data[28:24], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_6z = celloutsig_1_0z <= { celloutsig_1_2z[4:0], celloutsig_1_5z };
  assign celloutsig_1_11z = { in_data[105:102], celloutsig_1_6z } && { celloutsig_1_0z[4:2], celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_0_6z = { celloutsig_0_5z[19:14], celloutsig_0_3z, celloutsig_0_3z } && { in_data[61], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_1z = in_data[94:92] && in_data[12:10];
  assign celloutsig_0_7z = { celloutsig_0_0z[13:10], celloutsig_0_6z } || { celloutsig_0_5z[31:28], celloutsig_0_1z };
  assign celloutsig_0_22z = { celloutsig_0_4z[0], celloutsig_0_7z, celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_14z } || { celloutsig_0_13z[2:1], celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_21z };
  assign celloutsig_1_3z = celloutsig_1_1z[1] & ~(celloutsig_1_0z[4]);
  assign celloutsig_1_4z = in_data[111] & ~(in_data[160]);
  assign celloutsig_1_7z = celloutsig_1_4z & ~(celloutsig_1_3z);
  assign celloutsig_1_0z = in_data[181:176] * in_data[144:139];
  assign celloutsig_0_2z = - in_data[44:40];
  assign celloutsig_0_5z = { in_data[53:45], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z } | { celloutsig_0_2z[4:2], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_1_5z = | { celloutsig_1_2z[3:2], celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_0z = in_data[87:70] >> in_data[47:30];
  assign celloutsig_1_10z = { celloutsig_1_2z[7:2], celloutsig_1_7z } >> in_data[108:102];
  assign celloutsig_1_13z = celloutsig_1_8z[5:0] >> { in_data[155:153], celloutsig_1_1z };
  assign celloutsig_1_15z = { celloutsig_1_13z, celloutsig_1_0z } >> { in_data[124], celloutsig_1_12z };
  assign celloutsig_1_19z = { celloutsig_1_15z[6:4], celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_18z } >> { celloutsig_1_1z[1:0], celloutsig_1_16z, celloutsig_1_15z };
  assign celloutsig_0_10z = in_data[85:75] >> { celloutsig_0_5z[31:26], celloutsig_0_2z };
  assign celloutsig_0_15z = { in_data[4], celloutsig_0_11z, celloutsig_0_2z } >> { celloutsig_0_10z[10:5], celloutsig_0_6z };
  assign celloutsig_1_2z = { celloutsig_1_0z[3:1], celloutsig_1_0z } >> { in_data[124:122], celloutsig_1_0z };
  assign celloutsig_0_13z = { celloutsig_0_0z[6:5], celloutsig_0_3z } - celloutsig_0_5z[14:12];
  always_latch
    if (clkin_data[96]) celloutsig_1_12z = 11'h000;
    else if (clkin_data[0]) celloutsig_1_12z = { celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_7z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_4z = 5'h00;
    else if (celloutsig_1_6z) celloutsig_0_4z = { in_data[2], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_23z = 3'h0;
    else if (!celloutsig_1_6z) celloutsig_0_23z = { celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_14z };
  assign { out_data[128], out_data[110:96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z, celloutsig_0_23z };
endmodule
