INFO: [VRFC 10-163] Analyzing VHDL file "C:/Workplace/DSDLab/Lab01/Tutorial/Tutorial.srcs/sources_1/new/Counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Workplace/DSDLab/Lab01/Tutorial/Tutorial.srcs/sim_1/new/Counter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Counter'
