{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1541339047830 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1541339047830 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 04 17:14:07 2018 " "Processing started: Sun Nov 04 17:14:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1541339047830 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1541339047830 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1541339047831 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1541339048487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/microsoft/documents/ut/fpga/lab1/ff_recive.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/microsoft/documents/ut/fpga/lab1/ff_recive.v" { { "Info" "ISGN_ENTITY_NAME" "1 FF_recive " "Found entity 1: FF_recive" {  } { { "../FF_recive.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/FF_recive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541339048554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541339048554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/microsoft/documents/ut/fpga/lab1/ff_send.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/microsoft/documents/ut/fpga/lab1/ff_send.v" { { "Info" "ISGN_ENTITY_NAME" "1 FF_send " "Found entity 1: FF_send" {  } { { "../FF_send.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/FF_send.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541339048560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541339048560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/microsoft/documents/ut/fpga/lab1/ram.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/microsoft/documents/ut/fpga/lab1/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ram " "Found entity 1: Ram" {  } { { "../ram.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541339048565 ""} { "Info" "ISGN_ENTITY_NAME" "2 Ram_TB " "Found entity 2: Ram_TB" {  } { { "../ram.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/ram.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541339048565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541339048565 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux ../Mux.v " "Entity \"Mux\" obtained from \"../Mux.v\" instead of from Quartus II megafunction library" {  } { { "../Mux.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/Mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1541339048570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/microsoft/documents/ut/fpga/lab1/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/microsoft/documents/ut/fpga/lab1/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "../Mux.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541339048570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541339048570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/microsoft/documents/ut/fpga/lab1/signextend.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/microsoft/documents/ut/fpga/lab1/signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "../SignExtend.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/SignExtend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541339048575 ""} { "Info" "ISGN_ENTITY_NAME" "2 SE_TB " "Found entity 2: SE_TB" {  } { { "../SignExtend.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/SignExtend.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541339048575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541339048575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/microsoft/documents/ut/fpga/lab1/sub.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/microsoft/documents/ut/fpga/lab1/sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sub " "Found entity 1: Sub" {  } { { "../Sub.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/Sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541339048580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541339048580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/microsoft/documents/ut/fpga/lab1/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/microsoft/documents/ut/fpga/lab1/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "../Adder.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541339048585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541339048585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/microsoft/documents/ut/fpga/lab1/mult.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/microsoft/documents/ut/fpga/lab1/mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mult " "Found entity 1: Mult" {  } { { "../Mult.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/Mult.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541339048591 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mult_TB " "Found entity 2: Mult_TB" {  } { { "../Mult.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/Mult.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541339048591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541339048591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/microsoft/documents/ut/fpga/lab1/counter.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/microsoft/documents/ut/fpga/lab1/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "../Counter.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541339048598 ""} { "Info" "ISGN_ENTITY_NAME" "2 Counter_TB " "Found entity 2: Counter_TB" {  } { { "../Counter.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/Counter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541339048598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541339048598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/microsoft/documents/ut/fpga/lab1/coeffram.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/microsoft/documents/ut/fpga/lab1/coeffram.v" { { "Info" "ISGN_ENTITY_NAME" "1 CoeffRam " "Found entity 1: CoeffRam" {  } { { "../CoeffRam.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/CoeffRam.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541339048604 ""} { "Info" "ISGN_ENTITY_NAME" "2 CoeffRam_TB " "Found entity 2: CoeffRam_TB" {  } { { "../CoeffRam.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/CoeffRam.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541339048604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541339048604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/microsoft/documents/ut/fpga/lab1/register.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/microsoft/documents/ut/fpga/lab1/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "../Register.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541339048610 ""} { "Info" "ISGN_ENTITY_NAME" "2 Registe_TB " "Found entity 2: Registe_TB" {  } { { "../Register.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/Register.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541339048610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541339048610 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FIR.v(123) " "Verilog HDL information at FIR.v(123): always construct contains both blocking and non-blocking assignments" {  } { { "../FIR.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/FIR.v" 123 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1541339048617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/microsoft/documents/ut/fpga/lab1/fir.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/microsoft/documents/ut/fpga/lab1/fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIR " "Found entity 1: FIR" {  } { { "../FIR.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/FIR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541339048617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541339048617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.v 1 1 " "Found 1 design units, including 1 entities, in source file mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541339048624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541339048624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/microsoft/documents/ut/fpga/lab1/tx.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/microsoft/documents/ut/fpga/lab1/tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tx " "Found entity 1: Tx" {  } { { "../Tx.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/Tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541339048631 ""} { "Info" "ISGN_ENTITY_NAME" "2 Tx_TB " "Found entity 2: Tx_TB" {  } { { "../Tx.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/Tx.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541339048631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541339048631 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Rx.v(57) " "Verilog HDL information at Rx.v(57): always construct contains both blocking and non-blocking assignments" {  } { { "../Rx.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/Rx.v" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1541339048636 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data_ready DATA_READY Rx.v(7) " "Verilog HDL Declaration information at Rx.v(7): object \"data_ready\" differs only in case from object \"DATA_READY\" in the same scope" {  } { { "../Rx.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/Rx.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1541339048636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/microsoft/documents/ut/fpga/lab1/rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/microsoft/documents/ut/fpga/lab1/rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rx " "Found entity 1: Rx" {  } { { "../Rx.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/Rx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541339048636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541339048636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/microsoft/documents/ut/fpga/lab1/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/microsoft/documents/ut/fpga/lab1/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../controller.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541339048641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541339048641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/microsoft/documents/ut/fpga/lab1/baud_rate_generator.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/microsoft/documents/ut/fpga/lab1/baud_rate_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Baud_Rate_Generator " "Found entity 1: Baud_Rate_Generator" {  } { { "../Baud_Rate_Generator.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/Baud_Rate_Generator.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541339048647 ""} { "Info" "ISGN_ENTITY_NAME" "2 BRG_TB " "Found entity 2: BRG_TB" {  } { { "../Baud_Rate_Generator.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/Baud_Rate_Generator.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541339048647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541339048647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coeff_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file coeff_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 Coeff_ROM " "Found entity 1: Coeff_ROM" {  } { { "Coeff_ROM.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/Coeff_ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541339048651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541339048651 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk MIPS.V(322) " "Verilog HDL Implicit Net warning at MIPS.V(322): created implicit net for \"clk\"" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 322 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339048652 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_n MIPS.V(323) " "Verilog HDL Implicit Net warning at MIPS.V(323): created implicit net for \"rst_n\"" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 323 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339048652 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dataOut MIPS.V(366) " "Verilog HDL Implicit Net warning at MIPS.V(366): created implicit net for \"dataOut\"" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 366 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339048652 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BaudTick MIPS.V(373) " "Verilog HDL Implicit Net warning at MIPS.V(373): created implicit net for \"BaudTick\"" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 373 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339048652 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS " "Elaborating entity \"MIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1541339049072 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 MIPS.V(187) " "Output port \"HEX0\" at MIPS.V(187) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 187 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049074 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 MIPS.V(188) " "Output port \"HEX1\" at MIPS.V(188) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 188 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049074 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 MIPS.V(189) " "Output port \"HEX2\" at MIPS.V(189) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 189 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049074 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 MIPS.V(190) " "Output port \"HEX3\" at MIPS.V(190) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 190 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049074 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 MIPS.V(191) " "Output port \"HEX4\" at MIPS.V(191) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049074 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 MIPS.V(192) " "Output port \"HEX5\" at MIPS.V(192) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049074 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 MIPS.V(193) " "Output port \"HEX6\" at MIPS.V(193) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 193 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049074 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 MIPS.V(194) " "Output port \"HEX7\" at MIPS.V(194) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 194 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049074 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG MIPS.V(196) " "Output port \"LEDG\" at MIPS.V(196) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 196 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049074 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR MIPS.V(197) " "Output port \"LEDR\" at MIPS.V(197) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 197 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049074 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR MIPS.V(206) " "Output port \"DRAM_ADDR\" at MIPS.V(206) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 206 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049075 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR MIPS.V(219) " "Output port \"FL_ADDR\" at MIPS.V(219) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 219 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049075 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR MIPS.V(226) " "Output port \"SRAM_ADDR\" at MIPS.V(226) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 226 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049075 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_ADDR MIPS.V(234) " "Output port \"OTG_ADDR\" at MIPS.V(234) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 234 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049075 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R MIPS.V(276) " "Output port \"VGA_R\" at MIPS.V(276) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 276 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049075 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G MIPS.V(277) " "Output port \"VGA_G\" at MIPS.V(277) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 277 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049075 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B MIPS.V(278) " "Output port \"VGA_B\" at MIPS.V(278) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 278 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049075 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM MIPS.V(207) " "Output port \"DRAM_LDQM\" at MIPS.V(207) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 207 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049075 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM MIPS.V(208) " "Output port \"DRAM_UDQM\" at MIPS.V(208) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 208 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049075 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N MIPS.V(209) " "Output port \"DRAM_WE_N\" at MIPS.V(209) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 209 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049075 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N MIPS.V(210) " "Output port \"DRAM_CAS_N\" at MIPS.V(210) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 210 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049075 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N MIPS.V(211) " "Output port \"DRAM_RAS_N\" at MIPS.V(211) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 211 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049075 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N MIPS.V(212) " "Output port \"DRAM_CS_N\" at MIPS.V(212) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 212 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049075 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_0 MIPS.V(213) " "Output port \"DRAM_BA_0\" at MIPS.V(213) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 213 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049075 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_1 MIPS.V(214) " "Output port \"DRAM_BA_1\" at MIPS.V(214) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 214 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049076 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK MIPS.V(215) " "Output port \"DRAM_CLK\" at MIPS.V(215) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 215 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049076 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE MIPS.V(216) " "Output port \"DRAM_CKE\" at MIPS.V(216) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 216 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049076 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N MIPS.V(220) " "Output port \"FL_WE_N\" at MIPS.V(220) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 220 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049076 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N MIPS.V(221) " "Output port \"FL_RST_N\" at MIPS.V(221) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 221 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049076 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N MIPS.V(222) " "Output port \"FL_OE_N\" at MIPS.V(222) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049076 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N MIPS.V(223) " "Output port \"FL_CE_N\" at MIPS.V(223) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 223 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049076 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_N MIPS.V(227) " "Output port \"SRAM_UB_N\" at MIPS.V(227) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 227 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049076 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_N MIPS.V(228) " "Output port \"SRAM_LB_N\" at MIPS.V(228) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 228 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049076 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_N MIPS.V(229) " "Output port \"SRAM_WE_N\" at MIPS.V(229) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 229 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049076 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_N MIPS.V(230) " "Output port \"SRAM_CE_N\" at MIPS.V(230) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 230 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049076 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_N MIPS.V(231) " "Output port \"SRAM_OE_N\" at MIPS.V(231) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 231 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049076 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_CS_N MIPS.V(235) " "Output port \"OTG_CS_N\" at MIPS.V(235) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 235 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049076 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RD_N MIPS.V(236) " "Output port \"OTG_RD_N\" at MIPS.V(236) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 236 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049076 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_WR_N MIPS.V(237) " "Output port \"OTG_WR_N\" at MIPS.V(237) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 237 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049076 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RST_N MIPS.V(238) " "Output port \"OTG_RST_N\" at MIPS.V(238) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 238 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049076 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_FSPEED MIPS.V(239) " "Output port \"OTG_FSPEED\" at MIPS.V(239) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 239 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049076 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_LSPEED MIPS.V(240) " "Output port \"OTG_LSPEED\" at MIPS.V(240) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 240 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049077 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK0_N MIPS.V(245) " "Output port \"OTG_DACK0_N\" at MIPS.V(245) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 245 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049077 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK1_N MIPS.V(246) " "Output port \"OTG_DACK1_N\" at MIPS.V(246) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 246 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049077 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON MIPS.V(249) " "Output port \"LCD_ON\" at MIPS.V(249) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 249 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049077 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BLON MIPS.V(250) " "Output port \"LCD_BLON\" at MIPS.V(250) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 250 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049077 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW MIPS.V(251) " "Output port \"LCD_RW\" at MIPS.V(251) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 251 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049077 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN MIPS.V(252) " "Output port \"LCD_EN\" at MIPS.V(252) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 252 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049077 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS MIPS.V(253) " "Output port \"LCD_RS\" at MIPS.V(253) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 253 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049077 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TDO MIPS.V(269) " "Output port \"TDO\" at MIPS.V(269) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 269 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049077 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK MIPS.V(261) " "Output port \"I2C_SCLK\" at MIPS.V(261) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 261 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049077 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK MIPS.V(271) " "Output port \"VGA_CLK\" at MIPS.V(271) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 271 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049077 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS MIPS.V(272) " "Output port \"VGA_HS\" at MIPS.V(272) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 272 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049077 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS MIPS.V(273) " "Output port \"VGA_VS\" at MIPS.V(273) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 273 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049077 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK MIPS.V(274) " "Output port \"VGA_BLANK\" at MIPS.V(274) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 274 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049077 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC MIPS.V(275) " "Output port \"VGA_SYNC\" at MIPS.V(275) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 275 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049077 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CMD MIPS.V(281) " "Output port \"ENET_CMD\" at MIPS.V(281) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 281 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049077 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CS_N MIPS.V(282) " "Output port \"ENET_CS_N\" at MIPS.V(282) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 282 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049078 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_WR_N MIPS.V(283) " "Output port \"ENET_WR_N\" at MIPS.V(283) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 283 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049078 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RD_N MIPS.V(284) " "Output port \"ENET_RD_N\" at MIPS.V(284) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 284 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049078 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RST_N MIPS.V(285) " "Output port \"ENET_RST_N\" at MIPS.V(285) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 285 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049078 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CLK MIPS.V(287) " "Output port \"ENET_CLK\" at MIPS.V(287) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 287 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049078 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT MIPS.V(292) " "Output port \"AUD_DACDAT\" at MIPS.V(292) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 292 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049078 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK MIPS.V(294) " "Output port \"AUD_XCK\" at MIPS.V(294) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 294 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049078 "|MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET MIPS.V(299) " "Output port \"TD_RESET\" at MIPS.V(299) has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 299 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541339049078 "|MIPS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rx Rx:inst_Rx " "Elaborating entity \"Rx\" for hierarchy \"Rx:inst_Rx\"" {  } { { "MIPS.V" "inst_Rx" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541339049082 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Rx.v(102) " "Verilog HDL assignment warning at Rx.v(102): truncated value with size 32 to match size of target (3)" {  } { { "../Rx.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/Rx.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541339049083 "|MIPS|Rx:inst_Rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Rx.v(111) " "Verilog HDL assignment warning at Rx.v(111): truncated value with size 32 to match size of target (3)" {  } { { "../Rx.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/Rx.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541339049084 "|MIPS|Rx:inst_Rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Rx.v(117) " "Verilog HDL assignment warning at Rx.v(117): truncated value with size 32 to match size of target (4)" {  } { { "../Rx.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/Rx.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541339049084 "|MIPS|Rx:inst_Rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_recive FF_recive:inst_FF_recive " "Elaborating entity \"FF_recive\" for hierarchy \"FF_recive:inst_FF_recive\"" {  } { { "MIPS.V" "inst_FF_recive" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541339049086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst_controller " "Elaborating entity \"controller\" for hierarchy \"controller:inst_controller\"" {  } { { "MIPS.V" "inst_controller" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541339049091 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "controller.v(122) " "Verilog HDL Case Statement warning at controller.v(122): case item expression covers a value already covered by a previous case item" {  } { { "../controller.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/controller.v" 122 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1541339049093 "|MIPS|controller:inst_controller"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controller.v(115) " "Verilog HDL Case Statement warning at controller.v(115): incomplete case statement has no default case item" {  } { { "../controller.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/controller.v" 115 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1541339049093 "|MIPS|controller:inst_controller"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "controller.v(115) " "Verilog HDL Case Statement information at controller.v(115): all case item expressions in this case statement are onehot" {  } { { "../controller.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/controller.v" 115 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1541339049093 "|MIPS|controller:inst_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR FIR:inst_FIR " "Elaborating entity \"FIR\" for hierarchy \"FIR:inst_FIR\"" {  } { { "MIPS.V" "inst_FIR" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541339049098 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coeff_reg_ld FIR.v(30) " "Verilog HDL or VHDL warning at FIR.v(30): object \"coeff_reg_ld\" assigned a value but never read" {  } { { "../FIR.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/FIR.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1541339049100 "|MIPS|FIR:inst_FIR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 FIR.v(74) " "Verilog HDL assignment warning at FIR.v(74): truncated value with size 32 to match size of target (15)" {  } { { "../FIR.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/FIR.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541339049100 "|MIPS|FIR:inst_FIR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter FIR:inst_FIR\|Counter:coeff_mem_add_cnt " "Elaborating entity \"Counter\" for hierarchy \"FIR:inst_FIR\|Counter:coeff_mem_add_cnt\"" {  } { { "../FIR.v" "coeff_mem_add_cnt" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/FIR.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541339049103 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Counter.v(12) " "Verilog HDL assignment warning at Counter.v(12): truncated value with size 32 to match size of target (5)" {  } { { "../Counter.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/Counter.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541339049104 "|MIPS|FIR:inst_FIR|Counter:coeff_mem_add_cnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter FIR:inst_FIR\|Counter:input_ram_add_cnt " "Elaborating entity \"Counter\" for hierarchy \"FIR:inst_FIR\|Counter:input_ram_add_cnt\"" {  } { { "../FIR.v" "input_ram_add_cnt" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/FIR.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541339049107 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 Counter.v(12) " "Verilog HDL assignment warning at Counter.v(12): truncated value with size 32 to match size of target (15)" {  } { { "../Counter.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/Counter.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541339049109 "|MIPS|FIR:inst_FIR|Counter:input_ram_add_cnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Coeff_ROM FIR:inst_FIR\|Coeff_ROM:inst_Coeff_ROM " "Elaborating entity \"Coeff_ROM\" for hierarchy \"FIR:inst_FIR\|Coeff_ROM:inst_Coeff_ROM\"" {  } { { "../FIR.v" "inst_Coeff_ROM" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/FIR.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541339049113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FIR:inst_FIR\|Coeff_ROM:inst_Coeff_ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FIR:inst_FIR\|Coeff_ROM:inst_Coeff_ROM\|altsyncram:altsyncram_component\"" {  } { { "Coeff_ROM.v" "altsyncram_component" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/Coeff_ROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541339049171 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR:inst_FIR\|Coeff_ROM:inst_Coeff_ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"FIR:inst_FIR\|Coeff_ROM:inst_Coeff_ROM\|altsyncram:altsyncram_component\"" {  } { { "Coeff_ROM.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/Coeff_ROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339049173 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR:inst_FIR\|Coeff_ROM:inst_Coeff_ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"FIR:inst_FIR\|Coeff_ROM:inst_Coeff_ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541339049173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541339049173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../coeff.mif " "Parameter \"init_file\" = \"../coeff.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541339049173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541339049173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541339049173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541339049173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541339049173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541339049173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541339049173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541339049173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541339049173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541339049173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541339049173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541339049173 ""}  } { { "Coeff_ROM.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/Coeff_ROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541339049173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bm91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bm91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bm91 " "Found entity 1: altsyncram_bm91" {  } { { "db/altsyncram_bm91.tdf" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/db/altsyncram_bm91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541339049257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541339049257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bm91 FIR:inst_FIR\|Coeff_ROM:inst_Coeff_ROM\|altsyncram:altsyncram_component\|altsyncram_bm91:auto_generated " "Elaborating entity \"altsyncram_bm91\" for hierarchy \"FIR:inst_FIR\|Coeff_ROM:inst_Coeff_ROM\|altsyncram:altsyncram_component\|altsyncram_bm91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541339049259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend FIR:inst_FIR\|SignExtend:se_coeff_mem_add_module " "Elaborating entity \"SignExtend\" for hierarchy \"FIR:inst_FIR\|SignExtend:se_coeff_mem_add_module\"" {  } { { "../FIR.v" "se_coeff_mem_add_module" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/FIR.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541339049266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sub FIR:inst_FIR\|Sub:ram_add_sub " "Elaborating entity \"Sub\" for hierarchy \"FIR:inst_FIR\|Sub:ram_add_sub\"" {  } { { "../FIR.v" "ram_add_sub" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/FIR.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541339049269 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 Sub.v(8) " "Verilog HDL assignment warning at Sub.v(8): truncated value with size 32 to match size of target (15)" {  } { { "../Sub.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/Sub.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541339049270 "|MIPS|FIR:inst_FIR|Sub:ram_add_sub"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux FIR:inst_FIR\|Mux:input_ram_add_mux " "Elaborating entity \"Mux\" for hierarchy \"FIR:inst_FIR\|Mux:input_ram_add_mux\"" {  } { { "../FIR.v" "input_ram_add_mux" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/FIR.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541339049272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ram FIR:inst_FIR\|Ram:input_ram " "Elaborating entity \"Ram\" for hierarchy \"FIR:inst_FIR\|Ram:input_ram\"" {  } { { "../FIR.v" "input_ram" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/FIR.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541339049276 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ram.v(29) " "Verilog HDL assignment warning at ram.v(29): truncated value with size 32 to match size of target (16)" {  } { { "../ram.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/ram.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541339049368 "|MIPS|FIR:inst_FIR|Ram:input_ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register FIR:inst_FIR\|Register:ram_reg " "Elaborating entity \"Register\" for hierarchy \"FIR:inst_FIR\|Register:ram_reg\"" {  } { { "../FIR.v" "ram_reg" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/FIR.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541339049643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mult FIR:inst_FIR\|Mult:mult " "Elaborating entity \"Mult\" for hierarchy \"FIR:inst_FIR\|Mult:mult\"" {  } { { "../FIR.v" "mult" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/FIR.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541339049871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register FIR:inst_FIR\|Register:mult_pip_reg " "Elaborating entity \"Register\" for hierarchy \"FIR:inst_FIR\|Register:mult_pip_reg\"" {  } { { "../FIR.v" "mult_pip_reg" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/FIR.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541339049876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend FIR:inst_FIR\|SignExtend:se_pip_mult_out_module " "Elaborating entity \"SignExtend\" for hierarchy \"FIR:inst_FIR\|SignExtend:se_pip_mult_out_module\"" {  } { { "../FIR.v" "se_pip_mult_out_module" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/FIR.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541339049879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder FIR:inst_FIR\|Adder:addder " "Elaborating entity \"Adder\" for hierarchy \"FIR:inst_FIR\|Adder:addder\"" {  } { { "../FIR.v" "addder" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/FIR.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541339049883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register FIR:inst_FIR\|Register:ouput_reg " "Elaborating entity \"Register\" for hierarchy \"FIR:inst_FIR\|Register:ouput_reg\"" {  } { { "../FIR.v" "ouput_reg" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/FIR.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541339049886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_send FF_send:inst_FF_send " "Elaborating entity \"FF_send\" for hierarchy \"FF_send:inst_FF_send\"" {  } { { "MIPS.V" "inst_FF_send" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541339049890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tx Tx:inst_Tx " "Elaborating entity \"Tx\" for hierarchy \"Tx:inst_Tx\"" {  } { { "MIPS.V" "inst_Tx" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541339049893 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "input_Data Tx.v(17) " "Verilog HDL or VHDL warning at Tx.v(17): object \"input_Data\" assigned a value but never read" {  } { { "../Tx.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/Tx.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1541339049894 "|MIPS|Tx:inst_Tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Tx.v(38) " "Verilog HDL assignment warning at Tx.v(38): truncated value with size 32 to match size of target (4)" {  } { { "../Tx.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/Tx.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541339049894 "|MIPS|Tx:inst_Tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Baud_Rate_Generator Baud_Rate_Generator:inst_Baud4_Rate_Generator " "Elaborating entity \"Baud_Rate_Generator\" for hierarchy \"Baud_Rate_Generator:inst_Baud4_Rate_Generator\"" {  } { { "MIPS.V" "inst_Baud4_Rate_Generator" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541339049897 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Baud_Rate_Generator.v(20) " "Verilog HDL assignment warning at Baud_Rate_Generator.v(20): truncated value with size 32 to match size of target (8)" {  } { { "../Baud_Rate_Generator.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/Baud_Rate_Generator.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541339049898 "|MIPS|Baud_Rate_Generator:inst_Baud4_Rate_Generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Baud_Rate_Generator.v(26) " "Verilog HDL assignment warning at Baud_Rate_Generator.v(26): truncated value with size 32 to match size of target (8)" {  } { { "../Baud_Rate_Generator.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/Baud_Rate_Generator.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541339049898 "|MIPS|Baud_Rate_Generator:inst_Baud4_Rate_Generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Baud_Rate_Generator Baud_Rate_Generator:inst_Baud_Rate_Generator " "Elaborating entity \"Baud_Rate_Generator\" for hierarchy \"Baud_Rate_Generator:inst_Baud_Rate_Generator\"" {  } { { "MIPS.V" "inst_Baud_Rate_Generator" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541339049901 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Baud_Rate_Generator.v(20) " "Verilog HDL assignment warning at Baud_Rate_Generator.v(20): truncated value with size 32 to match size of target (10)" {  } { { "../Baud_Rate_Generator.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/Baud_Rate_Generator.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541339049902 "|MIPS|Baud_Rate_Generator:inst_Baud_Rate_Generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Baud_Rate_Generator.v(26) " "Verilog HDL assignment warning at Baud_Rate_Generator.v(26): truncated value with size 32 to match size of target (10)" {  } { { "../Baud_Rate_Generator.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/Baud_Rate_Generator.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541339049902 "|MIPS|Baud_Rate_Generator:inst_Baud_Rate_Generator"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "MIPS.V" "clk" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 322 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1541339052462 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rst_n " "Net \"rst_n\" is missing source, defaulting to GND" {  } { { "MIPS.V" "rst_n" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 323 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1541339052462 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1541339052462 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "MIPS.V" "clk" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 322 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1541339052464 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rst_n " "Net \"rst_n\" is missing source, defaulting to GND" {  } { { "MIPS.V" "rst_n" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 323 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1541339052464 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1541339052464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gp14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gp14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gp14 " "Found entity 1: altsyncram_gp14" {  } { { "db/altsyncram_gp14.tdf" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/db/altsyncram_gp14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541339054217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541339054217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aoc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aoc " "Found entity 1: mux_aoc" {  } { { "db/mux_aoc.tdf" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/db/mux_aoc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541339054481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541339054481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541339054605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541339054605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nbi " "Found entity 1: cntr_nbi" {  } { { "db/cntr_nbi.tdf" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/db/cntr_nbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541339054987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541339054987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cc " "Found entity 1: cmpr_8cc" {  } { { "db/cmpr_8cc.tdf" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/db/cmpr_8cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541339055065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541339055065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_02j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_02j " "Found entity 1: cntr_02j" {  } { { "db/cntr_02j.tdf" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/db/cntr_02j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541339055195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541339055195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sbi " "Found entity 1: cntr_sbi" {  } { { "db/cntr_sbi.tdf" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/db/cntr_sbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541339055579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541339055579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541339055730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541339055730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541339055821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541339055821 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339055929 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIR:inst_FIR\|Coeff_ROM:inst_Coeff_ROM\|altsyncram:altsyncram_component\|altsyncram_bm91:auto_generated\|q_a\[0\] " "Synthesized away node \"FIR:inst_FIR\|Coeff_ROM:inst_Coeff_ROM\|altsyncram:altsyncram_component\|altsyncram_bm91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_bm91.tdf" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/db/altsyncram_bm91.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Coeff_ROM.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/Coeff_ROM.v" 81 0 0 } } { "../FIR.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/FIR.v" 49 0 0 } } { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339057349 "|MIPS|FIR:inst_FIR|Coeff_ROM:inst_Coeff_ROM|altsyncram:altsyncram_component|altsyncram_bm91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIR:inst_FIR\|Coeff_ROM:inst_Coeff_ROM\|altsyncram:altsyncram_component\|altsyncram_bm91:auto_generated\|q_a\[1\] " "Synthesized away node \"FIR:inst_FIR\|Coeff_ROM:inst_Coeff_ROM\|altsyncram:altsyncram_component\|altsyncram_bm91:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_bm91.tdf" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/db/altsyncram_bm91.tdf" 54 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Coeff_ROM.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/Coeff_ROM.v" 81 0 0 } } { "../FIR.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/FIR.v" 49 0 0 } } { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339057349 "|MIPS|FIR:inst_FIR|Coeff_ROM:inst_Coeff_ROM|altsyncram:altsyncram_component|altsyncram_bm91:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIR:inst_FIR\|Coeff_ROM:inst_Coeff_ROM\|altsyncram:altsyncram_component\|altsyncram_bm91:auto_generated\|q_a\[2\] " "Synthesized away node \"FIR:inst_FIR\|Coeff_ROM:inst_Coeff_ROM\|altsyncram:altsyncram_component\|altsyncram_bm91:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_bm91.tdf" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/db/altsyncram_bm91.tdf" 74 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Coeff_ROM.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/Coeff_ROM.v" 81 0 0 } } { "../FIR.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/FIR.v" 49 0 0 } } { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339057349 "|MIPS|FIR:inst_FIR|Coeff_ROM:inst_Coeff_ROM|altsyncram:altsyncram_component|altsyncram_bm91:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIR:inst_FIR\|Coeff_ROM:inst_Coeff_ROM\|altsyncram:altsyncram_component\|altsyncram_bm91:auto_generated\|q_a\[3\] " "Synthesized away node \"FIR:inst_FIR\|Coeff_ROM:inst_Coeff_ROM\|altsyncram:altsyncram_component\|altsyncram_bm91:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_bm91.tdf" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/db/altsyncram_bm91.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Coeff_ROM.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/Coeff_ROM.v" 81 0 0 } } { "../FIR.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/FIR.v" 49 0 0 } } { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339057349 "|MIPS|FIR:inst_FIR|Coeff_ROM:inst_Coeff_ROM|altsyncram:altsyncram_component|altsyncram_bm91:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIR:inst_FIR\|Coeff_ROM:inst_Coeff_ROM\|altsyncram:altsyncram_component\|altsyncram_bm91:auto_generated\|q_a\[4\] " "Synthesized away node \"FIR:inst_FIR\|Coeff_ROM:inst_Coeff_ROM\|altsyncram:altsyncram_component\|altsyncram_bm91:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_bm91.tdf" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/db/altsyncram_bm91.tdf" 114 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Coeff_ROM.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/Coeff_ROM.v" 81 0 0 } } { "../FIR.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/FIR.v" 49 0 0 } } { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339057349 "|MIPS|FIR:inst_FIR|Coeff_ROM:inst_Coeff_ROM|altsyncram:altsyncram_component|altsyncram_bm91:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIR:inst_FIR\|Coeff_ROM:inst_Coeff_ROM\|altsyncram:altsyncram_component\|altsyncram_bm91:auto_generated\|q_a\[5\] " "Synthesized away node \"FIR:inst_FIR\|Coeff_ROM:inst_Coeff_ROM\|altsyncram:altsyncram_component\|altsyncram_bm91:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_bm91.tdf" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/db/altsyncram_bm91.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Coeff_ROM.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/Coeff_ROM.v" 81 0 0 } } { "../FIR.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/FIR.v" 49 0 0 } } { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339057349 "|MIPS|FIR:inst_FIR|Coeff_ROM:inst_Coeff_ROM|altsyncram:altsyncram_component|altsyncram_bm91:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIR:inst_FIR\|Coeff_ROM:inst_Coeff_ROM\|altsyncram:altsyncram_component\|altsyncram_bm91:auto_generated\|q_a\[6\] " "Synthesized away node \"FIR:inst_FIR\|Coeff_ROM:inst_Coeff_ROM\|altsyncram:altsyncram_component\|altsyncram_bm91:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_bm91.tdf" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/db/altsyncram_bm91.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Coeff_ROM.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/Coeff_ROM.v" 81 0 0 } } { "../FIR.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/FIR.v" 49 0 0 } } { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339057349 "|MIPS|FIR:inst_FIR|Coeff_ROM:inst_Coeff_ROM|altsyncram:altsyncram_component|altsyncram_bm91:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIR:inst_FIR\|Coeff_ROM:inst_Coeff_ROM\|altsyncram:altsyncram_component\|altsyncram_bm91:auto_generated\|q_a\[7\] " "Synthesized away node \"FIR:inst_FIR\|Coeff_ROM:inst_Coeff_ROM\|altsyncram:altsyncram_component\|altsyncram_bm91:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_bm91.tdf" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/db/altsyncram_bm91.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Coeff_ROM.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/Coeff_ROM.v" 81 0 0 } } { "../FIR.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/FIR.v" 49 0 0 } } { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339057349 "|MIPS|FIR:inst_FIR|Coeff_ROM:inst_Coeff_ROM|altsyncram:altsyncram_component|altsyncram_bm91:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIR:inst_FIR\|Coeff_ROM:inst_Coeff_ROM\|altsyncram:altsyncram_component\|altsyncram_bm91:auto_generated\|q_a\[8\] " "Synthesized away node \"FIR:inst_FIR\|Coeff_ROM:inst_Coeff_ROM\|altsyncram:altsyncram_component\|altsyncram_bm91:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_bm91.tdf" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/db/altsyncram_bm91.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Coeff_ROM.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/Coeff_ROM.v" 81 0 0 } } { "../FIR.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/FIR.v" 49 0 0 } } { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339057349 "|MIPS|FIR:inst_FIR|Coeff_ROM:inst_Coeff_ROM|altsyncram:altsyncram_component|altsyncram_bm91:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIR:inst_FIR\|Coeff_ROM:inst_Coeff_ROM\|altsyncram:altsyncram_component\|altsyncram_bm91:auto_generated\|q_a\[9\] " "Synthesized away node \"FIR:inst_FIR\|Coeff_ROM:inst_Coeff_ROM\|altsyncram:altsyncram_component\|altsyncram_bm91:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_bm91.tdf" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/db/altsyncram_bm91.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Coeff_ROM.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/Coeff_ROM.v" 81 0 0 } } { "../FIR.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/FIR.v" 49 0 0 } } { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339057349 "|MIPS|FIR:inst_FIR|Coeff_ROM:inst_Coeff_ROM|altsyncram:altsyncram_component|altsyncram_bm91:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIR:inst_FIR\|Coeff_ROM:inst_Coeff_ROM\|altsyncram:altsyncram_component\|altsyncram_bm91:auto_generated\|q_a\[10\] " "Synthesized away node \"FIR:inst_FIR\|Coeff_ROM:inst_Coeff_ROM\|altsyncram:altsyncram_component\|altsyncram_bm91:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_bm91.tdf" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/db/altsyncram_bm91.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Coeff_ROM.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/Coeff_ROM.v" 81 0 0 } } { "../FIR.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/FIR.v" 49 0 0 } } { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339057349 "|MIPS|FIR:inst_FIR|Coeff_ROM:inst_Coeff_ROM|altsyncram:altsyncram_component|altsyncram_bm91:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIR:inst_FIR\|Coeff_ROM:inst_Coeff_ROM\|altsyncram:altsyncram_component\|altsyncram_bm91:auto_generated\|q_a\[11\] " "Synthesized away node \"FIR:inst_FIR\|Coeff_ROM:inst_Coeff_ROM\|altsyncram:altsyncram_component\|altsyncram_bm91:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_bm91.tdf" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/db/altsyncram_bm91.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Coeff_ROM.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/Coeff_ROM.v" 81 0 0 } } { "../FIR.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/FIR.v" 49 0 0 } } { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339057349 "|MIPS|FIR:inst_FIR|Coeff_ROM:inst_Coeff_ROM|altsyncram:altsyncram_component|altsyncram_bm91:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIR:inst_FIR\|Coeff_ROM:inst_Coeff_ROM\|altsyncram:altsyncram_component\|altsyncram_bm91:auto_generated\|q_a\[12\] " "Synthesized away node \"FIR:inst_FIR\|Coeff_ROM:inst_Coeff_ROM\|altsyncram:altsyncram_component\|altsyncram_bm91:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_bm91.tdf" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/db/altsyncram_bm91.tdf" 274 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Coeff_ROM.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/Coeff_ROM.v" 81 0 0 } } { "../FIR.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/FIR.v" 49 0 0 } } { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339057349 "|MIPS|FIR:inst_FIR|Coeff_ROM:inst_Coeff_ROM|altsyncram:altsyncram_component|altsyncram_bm91:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIR:inst_FIR\|Coeff_ROM:inst_Coeff_ROM\|altsyncram:altsyncram_component\|altsyncram_bm91:auto_generated\|q_a\[13\] " "Synthesized away node \"FIR:inst_FIR\|Coeff_ROM:inst_Coeff_ROM\|altsyncram:altsyncram_component\|altsyncram_bm91:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_bm91.tdf" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/db/altsyncram_bm91.tdf" 294 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Coeff_ROM.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/Coeff_ROM.v" 81 0 0 } } { "../FIR.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/FIR.v" 49 0 0 } } { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339057349 "|MIPS|FIR:inst_FIR|Coeff_ROM:inst_Coeff_ROM|altsyncram:altsyncram_component|altsyncram_bm91:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIR:inst_FIR\|Coeff_ROM:inst_Coeff_ROM\|altsyncram:altsyncram_component\|altsyncram_bm91:auto_generated\|q_a\[14\] " "Synthesized away node \"FIR:inst_FIR\|Coeff_ROM:inst_Coeff_ROM\|altsyncram:altsyncram_component\|altsyncram_bm91:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_bm91.tdf" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/db/altsyncram_bm91.tdf" 314 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Coeff_ROM.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/Coeff_ROM.v" 81 0 0 } } { "../FIR.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/FIR.v" 49 0 0 } } { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339057349 "|MIPS|FIR:inst_FIR|Coeff_ROM:inst_Coeff_ROM|altsyncram:altsyncram_component|altsyncram_bm91:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIR:inst_FIR\|Coeff_ROM:inst_Coeff_ROM\|altsyncram:altsyncram_component\|altsyncram_bm91:auto_generated\|q_a\[15\] " "Synthesized away node \"FIR:inst_FIR\|Coeff_ROM:inst_Coeff_ROM\|altsyncram:altsyncram_component\|altsyncram_bm91:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_bm91.tdf" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/db/altsyncram_bm91.tdf" 334 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Coeff_ROM.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/Coeff_ROM.v" 81 0 0 } } { "../FIR.v" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/FIR.v" 49 0 0 } } { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339057349 "|MIPS|FIR:inst_FIR|Coeff_ROM:inst_Coeff_ROM|altsyncram:altsyncram_component|altsyncram_bm91:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1541339057349 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1541339057349 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1541339059129 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "Bidir \"DRAM_DQ\[0\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "Bidir \"DRAM_DQ\[1\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "Bidir \"DRAM_DQ\[2\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "Bidir \"DRAM_DQ\[3\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "Bidir \"DRAM_DQ\[4\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "Bidir \"DRAM_DQ\[5\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "Bidir \"DRAM_DQ\[6\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "Bidir \"DRAM_DQ\[7\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "Bidir \"DRAM_DQ\[8\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "Bidir \"DRAM_DQ\[9\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "Bidir \"DRAM_DQ\[10\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "Bidir \"DRAM_DQ\[11\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "Bidir \"DRAM_DQ\[12\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "Bidir \"DRAM_DQ\[13\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "Bidir \"DRAM_DQ\[14\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "Bidir \"DRAM_DQ\[15\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "Bidir \"FL_DQ\[0\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 218 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "Bidir \"FL_DQ\[1\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 218 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "Bidir \"FL_DQ\[2\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 218 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "Bidir \"FL_DQ\[3\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 218 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "Bidir \"FL_DQ\[4\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 218 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "Bidir \"FL_DQ\[5\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 218 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "Bidir \"FL_DQ\[6\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 218 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "Bidir \"FL_DQ\[7\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 218 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[0\] " "Bidir \"SRAM_DQ\[0\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 225 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[1\] " "Bidir \"SRAM_DQ\[1\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 225 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[2\] " "Bidir \"SRAM_DQ\[2\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 225 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[3\] " "Bidir \"SRAM_DQ\[3\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 225 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[4\] " "Bidir \"SRAM_DQ\[4\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 225 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[5\] " "Bidir \"SRAM_DQ\[5\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 225 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[6\] " "Bidir \"SRAM_DQ\[6\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 225 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[7\] " "Bidir \"SRAM_DQ\[7\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 225 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[8\] " "Bidir \"SRAM_DQ\[8\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 225 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[9\] " "Bidir \"SRAM_DQ\[9\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 225 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[10\] " "Bidir \"SRAM_DQ\[10\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 225 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[11\] " "Bidir \"SRAM_DQ\[11\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 225 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[12\] " "Bidir \"SRAM_DQ\[12\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 225 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[13\] " "Bidir \"SRAM_DQ\[13\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 225 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[14\] " "Bidir \"SRAM_DQ\[14\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 225 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[15\] " "Bidir \"SRAM_DQ\[15\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 225 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[0\] " "Bidir \"OTG_DATA\[0\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[1\] " "Bidir \"OTG_DATA\[1\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[2\] " "Bidir \"OTG_DATA\[2\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[3\] " "Bidir \"OTG_DATA\[3\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[4\] " "Bidir \"OTG_DATA\[4\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[5\] " "Bidir \"OTG_DATA\[5\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[6\] " "Bidir \"OTG_DATA\[6\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[7\] " "Bidir \"OTG_DATA\[7\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[8\] " "Bidir \"OTG_DATA\[8\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[9\] " "Bidir \"OTG_DATA\[9\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[10\] " "Bidir \"OTG_DATA\[10\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[11\] " "Bidir \"OTG_DATA\[11\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[12\] " "Bidir \"OTG_DATA\[12\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[13\] " "Bidir \"OTG_DATA\[13\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[14\] " "Bidir \"OTG_DATA\[14\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[15\] " "Bidir \"OTG_DATA\[15\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "Bidir \"LCD_DATA\[0\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 248 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "Bidir \"LCD_DATA\[1\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 248 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "Bidir \"LCD_DATA\[2\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 248 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "Bidir \"LCD_DATA\[3\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 248 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "Bidir \"LCD_DATA\[4\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 248 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "Bidir \"LCD_DATA\[5\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 248 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "Bidir \"LCD_DATA\[6\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 248 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "Bidir \"LCD_DATA\[7\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 248 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "Bidir \"I2C_SDAT\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 260 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[0\] " "Bidir \"ENET_DATA\[0\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[1\] " "Bidir \"ENET_DATA\[1\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[2\] " "Bidir \"ENET_DATA\[2\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[3\] " "Bidir \"ENET_DATA\[3\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[4\] " "Bidir \"ENET_DATA\[4\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[5\] " "Bidir \"ENET_DATA\[5\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[6\] " "Bidir \"ENET_DATA\[6\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[7\] " "Bidir \"ENET_DATA\[7\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[8\] " "Bidir \"ENET_DATA\[8\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[9\] " "Bidir \"ENET_DATA\[9\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[10\] " "Bidir \"ENET_DATA\[10\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[11\] " "Bidir \"ENET_DATA\[11\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[12\] " "Bidir \"ENET_DATA\[12\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[13\] " "Bidir \"ENET_DATA\[13\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[14\] " "Bidir \"ENET_DATA\[14\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[15\] " "Bidir \"ENET_DATA\[15\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "Bidir \"AUD_ADCLRCK\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 289 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "Bidir \"AUD_DACLRCK\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 291 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "Bidir \"AUD_BCLK\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 293 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "Bidir \"GPIO_0\[0\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "Bidir \"GPIO_0\[1\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "Bidir \"GPIO_0\[2\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "Bidir \"GPIO_0\[3\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "Bidir \"GPIO_0\[4\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "Bidir \"GPIO_0\[5\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "Bidir \"GPIO_0\[6\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "Bidir \"GPIO_0\[7\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "Bidir \"GPIO_0\[8\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "Bidir \"GPIO_0\[9\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "Bidir \"GPIO_0\[10\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "Bidir \"GPIO_0\[11\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "Bidir \"GPIO_0\[12\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "Bidir \"GPIO_0\[13\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "Bidir \"GPIO_0\[14\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "Bidir \"GPIO_0\[15\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "Bidir \"GPIO_0\[16\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "Bidir \"GPIO_0\[17\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "Bidir \"GPIO_0\[18\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "Bidir \"GPIO_0\[19\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "Bidir \"GPIO_0\[20\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "Bidir \"GPIO_0\[21\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "Bidir \"GPIO_0\[22\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "Bidir \"GPIO_0\[23\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "Bidir \"GPIO_0\[24\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "Bidir \"GPIO_0\[25\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "Bidir \"GPIO_0\[26\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "Bidir \"GPIO_0\[27\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "Bidir \"GPIO_0\[28\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "Bidir \"GPIO_0\[29\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "Bidir \"GPIO_0\[30\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "Bidir \"GPIO_0\[31\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "Bidir \"GPIO_0\[32\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "Bidir \"GPIO_0\[33\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "Bidir \"GPIO_0\[34\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "Bidir \"GPIO_0\[35\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "Bidir \"GPIO_1\[0\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "Bidir \"GPIO_1\[1\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "Bidir \"GPIO_1\[2\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "Bidir \"GPIO_1\[3\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "Bidir \"GPIO_1\[4\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "Bidir \"GPIO_1\[5\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "Bidir \"GPIO_1\[6\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "Bidir \"GPIO_1\[7\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "Bidir \"GPIO_1\[8\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "Bidir \"GPIO_1\[9\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "Bidir \"GPIO_1\[10\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "Bidir \"GPIO_1\[11\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "Bidir \"GPIO_1\[12\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "Bidir \"GPIO_1\[13\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "Bidir \"GPIO_1\[14\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "Bidir \"GPIO_1\[15\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "Bidir \"GPIO_1\[16\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "Bidir \"GPIO_1\[17\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "Bidir \"GPIO_1\[18\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "Bidir \"GPIO_1\[19\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "Bidir \"GPIO_1\[20\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "Bidir \"GPIO_1\[21\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "Bidir \"GPIO_1\[22\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "Bidir \"GPIO_1\[23\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "Bidir \"GPIO_1\[24\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "Bidir \"GPIO_1\[25\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "Bidir \"GPIO_1\[26\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "Bidir \"GPIO_1\[27\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "Bidir \"GPIO_1\[28\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "Bidir \"GPIO_1\[29\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "Bidir \"GPIO_1\[30\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "Bidir \"GPIO_1\[31\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "Bidir \"GPIO_1\[32\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "Bidir \"GPIO_1\[33\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "Bidir \"GPIO_1\[34\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "Bidir \"GPIO_1\[35\]\" has no driver" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541339059267 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1541339059267 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 207 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 211 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_0 GND " "Pin \"DRAM_BA_0\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 213 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|DRAM_BA_0"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_1 GND " "Pin \"DRAM_BA_1\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 214 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|DRAM_BA_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N GND " "Pin \"FL_RST_N\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 229 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 230 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 231 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|OTG_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|OTG_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_CS_N GND " "Pin \"OTG_CS_N\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 235 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|OTG_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RD_N GND " "Pin \"OTG_RD_N\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|OTG_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_WR_N GND " "Pin \"OTG_WR_N\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|OTG_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RST_N GND " "Pin \"OTG_RST_N\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 238 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|OTG_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_FSPEED GND " "Pin \"OTG_FSPEED\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|OTG_FSPEED"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_LSPEED GND " "Pin \"OTG_LSPEED\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|OTG_LSPEED"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK0_N GND " "Pin \"OTG_DACK0_N\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|OTG_DACK0_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK1_N GND " "Pin \"OTG_DACK1_N\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 246 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|OTG_DACK1_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 250 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 253 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "TDO GND " "Pin \"TDO\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 269 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|TDO"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 261 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK GND " "Pin \"VGA_BLANK\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 274 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|VGA_BLANK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 275 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|VGA_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[8\] GND " "Pin \"VGA_R\[8\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|VGA_R[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[9\] GND " "Pin \"VGA_R\[9\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|VGA_R[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[8\] GND " "Pin \"VGA_G\[8\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|VGA_G[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[9\] GND " "Pin \"VGA_G\[9\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|VGA_G[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[8\] GND " "Pin \"VGA_B\[8\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|VGA_B[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[9\] GND " "Pin \"VGA_B\[9\]\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|VGA_B[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CMD GND " "Pin \"ENET_CMD\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|ENET_CMD"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CS_N GND " "Pin \"ENET_CS_N\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 282 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|ENET_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_WR_N GND " "Pin \"ENET_WR_N\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|ENET_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_RD_N GND " "Pin \"ENET_RD_N\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|ENET_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_RST_N GND " "Pin \"ENET_RST_N\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 285 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|ENET_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CLK GND " "Pin \"ENET_CLK\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 287 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|ENET_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 292 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 294 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET GND " "Pin \"TD_RESET\" is stuck at GND" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 299 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059414 "|MIPS|TD_RESET"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1541339059414 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "106 " "106 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1541339059628 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1541339059657 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1541339059657 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541339059739 "|MIPS|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1541339059739 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/output_files/lab1.map.smsg " "Generated suppressed messages file C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/output_files/lab1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1541339060187 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 28 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 28 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1541339061075 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1541339061103 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339061103 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "45 " "Design contains 45 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27 " "No output dependent on input pin \"CLOCK_27\"" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 179 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339061381 "|MIPS|CLOCK_27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXT_CLOCK " "No output dependent on input pin \"EXT_CLOCK\"" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 181 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339061381 "|MIPS|EXT_CLOCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339061381 "|MIPS|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339061381 "|MIPS|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339061381 "|MIPS|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339061381 "|MIPS|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339061381 "|MIPS|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339061381 "|MIPS|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339061381 "|MIPS|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339061381 "|MIPS|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339061381 "|MIPS|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339061381 "|MIPS|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339061381 "|MIPS|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339061381 "|MIPS|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339061381 "|MIPS|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339061381 "|MIPS|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339061381 "|MIPS|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339061381 "|MIPS|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339061381 "|MIPS|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339061381 "|MIPS|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339061381 "|MIPS|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339061381 "|MIPS|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339061381 "|MIPS|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT0 " "No output dependent on input pin \"OTG_INT0\"" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 241 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339061381 "|MIPS|OTG_INT0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT1 " "No output dependent on input pin \"OTG_INT1\"" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 242 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339061381 "|MIPS|OTG_INT1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ0 " "No output dependent on input pin \"OTG_DREQ0\"" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 243 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339061381 "|MIPS|OTG_DREQ0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ1 " "No output dependent on input pin \"OTG_DREQ1\"" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 244 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339061381 "|MIPS|OTG_DREQ1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TDI " "No output dependent on input pin \"TDI\"" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 266 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339061381 "|MIPS|TDI"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCK " "No output dependent on input pin \"TCK\"" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 267 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339061381 "|MIPS|TCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCS " "No output dependent on input pin \"TCS\"" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 268 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339061381 "|MIPS|TCS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_DAT " "No output dependent on input pin \"PS2_DAT\"" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 263 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339061381 "|MIPS|PS2_DAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_CLK " "No output dependent on input pin \"PS2_CLK\"" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 264 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339061381 "|MIPS|PS2_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_INT " "No output dependent on input pin \"ENET_INT\"" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 286 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339061381 "|MIPS|ENET_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 290 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339061381 "|MIPS|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 296 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339061381 "|MIPS|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 296 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339061381 "|MIPS|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 296 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339061381 "|MIPS|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 296 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339061381 "|MIPS|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 296 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339061381 "|MIPS|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 296 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339061381 "|MIPS|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 296 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339061381 "|MIPS|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 296 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339061381 "|MIPS|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 297 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339061381 "|MIPS|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 298 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339061381 "|MIPS|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "MIPS.V" "" { Text "C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V" 300 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541339061381 "|MIPS|TD_CLK27"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1541339061381 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1177 " "Implemented 1177 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "51 " "Implemented 51 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1541339061386 ""} { "Info" "ICUT_CUT_TM_OPINS" "217 " "Implemented 217 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1541339061386 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "156 " "Implemented 156 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1541339061386 ""} { "Info" "ICUT_CUT_TM_LCELLS" "742 " "Implemented 742 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1541339061386 ""} { "Info" "ICUT_CUT_TM_RAMS" "10 " "Implemented 10 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1541339061386 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1541339061386 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 533 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 533 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1541339061496 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 04 17:14:21 2018 " "Processing ended: Sun Nov 04 17:14:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1541339061496 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1541339061496 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1541339061496 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1541339061496 ""}
