./EDA case/case_test tmp.rpt 	
 input:
a0 a1 b0 b1 
 output:
m0 m1 m2 m3 
 wire:
n1 n2 n3 n5 n6 n7 n8 n9 n10 n11 n12 n13 n14 
node:
17
NOT1 U1 n13 n1
NOT1 U2 n11 n2
NOT1 U3 n9 n3
NOT1 U4 n14 m0
NOT1 U5 b1 n5
NOR2 U6 n6 n7 m3
NAND2 U7 b1 b0 n7
NAND2 U8 a1 a0 n6
NOR2 U9 n5 n8 m2
NAND2 U10 a1 n3 n8
NOR2 U11 n10 n11 n9
NAND2 U12 n12 n1 m1
NOR2 U13 n10 n2 n13
NAND2 U14 n2 n10 n12
NAND2 U15 b1 a0 n10
NAND2 U16 b0 a1 n11
NAND2 U17 a0 b0 n14
m0 ( NOT1 ) [-1]<- n14 ( NAND2 ) [-1]<- b0 ( INPUT ) [0]<- 
m0 ( NOT1 ) [-1]<- n14 ( NAND2 ) [-1]<- a0 ( INPUT ) [0]<- 
m1 ( NAND2 ) [-1]<- n1 ( NOT1 ) [-1]<- n13 ( NOR2 ) [-1]<- n2 ( NOT1 ) [-1]<- n11 ( NAND2 ) [-1]<- a1 ( INPUT ) [0]<- 
m1 ( NAND2 ) [-1]<- n1 ( NOT1 ) [-1]<- n13 ( NOR2 ) [-1]<- n2 ( NOT1 ) [-1]<- n11 ( NAND2 ) [-1]<- b0 ( INPUT ) [0]<- 
m1 ( NAND2 ) [-1]<- n1 ( NOT1 ) [-1]<- n13 ( NOR2 ) [-1]<- n10 ( NAND2 ) [-1]<- a0 ( INPUT ) [0]<- 
m1 ( NAND2 ) [-1]<- n1 ( NOT1 ) [-1]<- n13 ( NOR2 ) [-1]<- n10 ( NAND2 ) [-1]<- b1 ( INPUT ) [0]<- 
m1 ( NAND2 ) [-1]<- n12 ( NAND2 ) [-1]<- n10 ( NAND2 ) [-1]<- a0 ( INPUT ) [0]<- 
m1 ( NAND2 ) [-1]<- n12 ( NAND2 ) [-1]<- n10 ( NAND2 ) [-1]<- b1 ( INPUT ) [0]<- 
m1 ( NAND2 ) [-1]<- n12 ( NAND2 ) [-1]<- n2 ( NOT1 ) [-1]<- n11 ( NAND2 ) [-1]<- a1 ( INPUT ) [0]<- 
m1 ( NAND2 ) [-1]<- n12 ( NAND2 ) [-1]<- n2 ( NOT1 ) [-1]<- n11 ( NAND2 ) [-1]<- b0 ( INPUT ) [0]<- 
m2 ( NOR2 ) [-1]<- n8 ( NAND2 ) [-1]<- n3 ( NOT1 ) [-1]<- n9 ( NOR2 ) [-1]<- n11 ( NAND2 ) [-1]<- a1 ( INPUT ) [0]<- 
m2 ( NOR2 ) [-1]<- n8 ( NAND2 ) [-1]<- n3 ( NOT1 ) [-1]<- n9 ( NOR2 ) [-1]<- n11 ( NAND2 ) [-1]<- b0 ( INPUT ) [0]<- 
m2 ( NOR2 ) [-1]<- n8 ( NAND2 ) [-1]<- n3 ( NOT1 ) [-1]<- n9 ( NOR2 ) [-1]<- n10 ( NAND2 ) [-1]<- a0 ( INPUT ) [0]<- 
m2 ( NOR2 ) [-1]<- n8 ( NAND2 ) [-1]<- n3 ( NOT1 ) [-1]<- n9 ( NOR2 ) [-1]<- n10 ( NAND2 ) [-1]<- b1 ( INPUT ) [0]<- 
m2 ( NOR2 ) [-1]<- n8 ( NAND2 ) [-1]<- n3 ( NOT1 ) [-1]<- n9 ( NOR2 ) [-1]<- n11 ( NAND2 ) [-1]<- a1 ( INPUT ) [0]<- 
m2 ( NOR2 ) [-1]<- n5 ( NOT1 ) [-1]<- b1 ( INPUT ) [0]<- 
m3 ( NOR2 ) [-1]<- n7 ( NAND2 ) [-1]<- b0 ( INPUT ) [0]<- 
m3 ( NOR2 ) [-1]<- n7 ( NAND2 ) [-1]<- b1 ( INPUT ) [0]<- 
m3 ( NOR2 ) [-1]<- n6 ( NAND2 ) [-1]<- a0 ( INPUT ) [0]<- 
m3 ( NOR2 ) [-1]<- n6 ( NAND2 ) [-1]<- a1 ( INPUT ) [0]<- 
n14(U17)

a0(a0)

TESTTTT
m0(U4)

TESTTTT
U4[m0](2) -> U17[n14](1) -> b0[b0](0) -> 
 outcome: 1
0 0 0 0 

n14(U17)

b0(b0)

TESTTTT
m0(U4)

TESTTTT
U4[m0](2) -> U17[n14](1) -> a0[a0](0) -> 
 outcome: 1
0 0 0 0 

n11(U16)

b0(b0)

TESTTTT
n2(U2)

TESTTTT
n13(U13)

n10(U15)

b1(b1)

a0(a0)

INPUT_COUNT: 0
HIERARCHY: 3
U12[m1](0) -> U1[n1](0) -> U13[n13](2) -> U2[n2](2) -> U16[n11](1) -> a1[a1](0) -> 
 outcome: 0
0 0 0 0 

n11(U16)

a1(a1)

TESTTTT
n2(U2)

TESTTTT
n13(U13)

n10(U15)

b1(b1)

a0(a0)

INPUT_COUNT: 0
HIERARCHY: 3
U12[m1](0) -> U1[n1](0) -> U13[n13](2) -> U2[n2](2) -> U16[n11](1) -> b0[b0](0) -> 
 outcome: 0
0 0 0 0 

n10(U15)

b1(b1)

INPUT_COUNT: 0
HIERARCHY: 1
U12[m1](0) -> U1[n1](0) -> U13[n13](0) -> U15[n10](1) -> a0[a0](0) -> 
 outcome: 0
1 0 0 0 

n10(U15)

a0(a0)

TESTTTT
n13(U13)

n2(U2)

n11(U16)

b0(b0)

a1(a1)

TESTTTT
n1(U1)

TESTTTT
m1(U12)

n12(U14)

TESTTTT
U12[m1](4) -> U1[n1](3) -> U13[n13](2) -> U15[n10](1) -> b1[b1](0) -> 
 outcome: 1
0 0 0 0 

n10(U15)

b1(b1)

TESTTTT
n12(U14)

n2(U2)

n11(U16)

b0(b0)

a1(a1)

INPUT_COUNT: 0
HIERARCHY: 2
U12[m1](0) -> U14[n12](-531264695) -> U15[n10](1) -> a0[a0](0) -> 
 outcome: 0
0 0 0 0 

n10(U15)

a0(a0)

TESTTTT
n12(U14)

n2(U2)

n11(U16)

b0(b0)

a1(a1)

INPUT_COUNT: 0
HIERARCHY: 2
U12[m1](0) -> U14[n12](-531264695) -> U15[n10](1) -> b1[b1](0) -> 
 outcome: 0
0 0 0 0 

n11(U16)

b0(b0)

TESTTTT
n2(U2)

TESTTTT
n12(U14)

n10(U15)

b1(b1)

a0(a0)

TESTTTT
m1(U12)

n1(U1)

n13(U13)

TESTTTT
U12[m1](4) -> U14[n12](3) -> U2[n2](2) -> U16[n11](1) -> a1[a1](0) -> 
 outcome: 1
0 0 0 0 

n11(U16)

a1(a1)

INPUT_COUNT: 0
HIERARCHY: 1
U12[m1](0) -> U14[n12](0) -> U2[n2](0) -> U16[n11](-531264695) -> b0[b0](0) -> 
 outcome: 0
0 1 0 0 

n11(U16)

b0(b0)

TESTTTT
n9(U11)

n10(U15)

b1(b1)

a0(a0)

TESTTTT
n3(U3)

TESTTTT
n8(U10)

TESTTTT
m2(U9)

n5(U5)

TESTTTT
U9[m2](2) -> U10[n8](1) -> U3[n3](3) -> U11[n9](2) -> U16[n11](1) -> a1[a1](0) -> 
 outcome: 1
0 0 0 0 

n11(U16)

a1(a1)

TESTTTT
n9(U11)

n10(U15)

b1(b1)

a0(a0)

TESTTTT
n3(U3)

TESTTTT
n8(U10)

INPUT_COUNT: 0
HIERARCHY: 4
U9[m2](0) -> U10[n8](1) -> U3[n3](3) -> U11[n9](2) -> U16[n11](1) -> b0[b0](0) -> 
 outcome: 0
0 0 0 0 

n10(U15)

b1(b1)

TESTTTT
n9(U11)

n11(U16)

b0(b0)

a1(a1)

TESTTTT
n3(U3)

TESTTTT
n8(U10)

INPUT_COUNT: 0
HIERARCHY: 4
U9[m2](0) -> U10[n8](1) -> U3[n3](3) -> U11[n9](2) -> U15[n10](1) -> a0[a0](0) -> 
 outcome: 0
0 0 0 0 

n10(U15)

a0(a0)

TESTTTT
n9(U11)

n11(U16)

b0(b0)

a1(a1)

TESTTTT
n3(U3)

TESTTTT
n8(U10)

INPUT_COUNT: 0
HIERARCHY: 4
U9[m2](0) -> U10[n8](1) -> U3[n3](3) -> U11[n9](2) -> U15[n10](1) -> b1[b1](0) -> 
 outcome: 0
0 0 0 0 

n11(U16)

b0(b0)

TESTTTT
n9(U11)

n10(U15)

b1(b1)

a0(a0)

TESTTTT
n3(U3)

TESTTTT
n8(U10)

TESTTTT
m2(U9)

n5(U5)

TESTTTT
U9[m2](2) -> U10[n8](1) -> U3[n3](3) -> U11[n9](2) -> U16[n11](1) -> a1[a1](0) -> 
 outcome: 1
0 0 0 0 

n5(U5)

TESTTTT
m2(U9)

n8(U10)

a1(a1)

n3(U3)

n9(U11)

n10(U15)

n11(U16)

a0(a0)

b0(b0)

INPUT_COUNT: 0
HIERARCHY: 2
U9[m2](-531264694) -> U5[n5](1) -> b1[b1](0) -> 
 outcome: 0
0 0 1 0 

n7(U7)

b1(b1)

INPUT_COUNT: 0
HIERARCHY: 1
U6[m3](0) -> U7[n7](1) -> b0[b0](0) -> 
 outcome: 0
0 1 0 0 

n7(U7)

b0(b0)

INPUT_COUNT: 0
HIERARCHY: 1
U6[m3](0) -> U7[n7](-531264695) -> b1[b1](0) -> 
 outcome: 0
0 0 1 0 

n6(U8)

a1(a1)

INPUT_COUNT: 0
HIERARCHY: 1
U6[m3](0) -> U8[n6](1) -> a0[a0](0) -> 
 outcome: 0
1 0 0 0 

n6(U8)

a0(a0)

INPUT_COUNT: 0
HIERARCHY: 1
U6[m3](0) -> U8[n6](-531264695) -> a1[a1](0) -> 
 outcome: 0
0 0 0 1 

