<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-msm › sirc.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>sirc.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* Copyright (c) 2008-2009, Code Aurora Forum. All rights reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 and</span>
<span class="cm"> * only version 2 as published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA</span>
<span class="cm"> * 02110-1301, USA.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;asm/irq.h&gt;</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">int_enable</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">wake_enable</span><span class="p">;</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sirc_regs_t</span> <span class="n">sirc_regs</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">int_enable</span>       <span class="o">=</span> <span class="n">SPSS_SIRC_INT_ENABLE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">int_enable_clear</span> <span class="o">=</span> <span class="n">SPSS_SIRC_INT_ENABLE_CLEAR</span><span class="p">,</span>
	<span class="p">.</span><span class="n">int_enable_set</span>   <span class="o">=</span> <span class="n">SPSS_SIRC_INT_ENABLE_SET</span><span class="p">,</span>
	<span class="p">.</span><span class="n">int_type</span>         <span class="o">=</span> <span class="n">SPSS_SIRC_INT_TYPE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">int_polarity</span>     <span class="o">=</span> <span class="n">SPSS_SIRC_INT_POLARITY</span><span class="p">,</span>
	<span class="p">.</span><span class="n">int_clear</span>        <span class="o">=</span> <span class="n">SPSS_SIRC_INT_CLEAR</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sirc_cascade_regs</span> <span class="n">sirc_reg_table</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">int_status</span>  <span class="o">=</span> <span class="n">SPSS_SIRC_IRQ_STATUS</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cascade_irq</span> <span class="o">=</span> <span class="n">INT_SIRC_0</span><span class="p">,</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="cm">/* Mask off the given interrupt. Keep the int_enable mask in sync with</span>
<span class="cm">   the enable reg, so it can be restored after power collapse. */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">sirc_irq_mask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mask</span><span class="p">;</span>

	<span class="n">mask</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">FIRST_SIRC_IRQ</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">mask</span><span class="p">,</span> <span class="n">sirc_regs</span><span class="p">.</span><span class="n">int_enable_clear</span><span class="p">);</span>
	<span class="n">int_enable</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
	<span class="k">return</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Unmask the given interrupt. Keep the int_enable mask in sync with</span>
<span class="cm">   the enable reg, so it can be restored after power collapse. */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">sirc_irq_unmask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mask</span><span class="p">;</span>

	<span class="n">mask</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">FIRST_SIRC_IRQ</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">mask</span><span class="p">,</span> <span class="n">sirc_regs</span><span class="p">.</span><span class="n">int_enable_set</span><span class="p">);</span>
	<span class="n">int_enable</span> <span class="o">|=</span> <span class="n">mask</span><span class="p">;</span>
	<span class="k">return</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sirc_irq_ack</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mask</span><span class="p">;</span>

	<span class="n">mask</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">FIRST_SIRC_IRQ</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">mask</span><span class="p">,</span> <span class="n">sirc_regs</span><span class="p">.</span><span class="n">int_clear</span><span class="p">);</span>
	<span class="k">return</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sirc_irq_set_wake</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">on</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mask</span><span class="p">;</span>

	<span class="cm">/* Used to set the interrupt enable mask during power collapse. */</span>
	<span class="n">mask</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">FIRST_SIRC_IRQ</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">on</span><span class="p">)</span>
		<span class="n">wake_enable</span> <span class="o">|=</span> <span class="n">mask</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">wake_enable</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sirc_irq_set_type</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">flow_type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mask</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">mask</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">FIRST_SIRC_IRQ</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">sirc_regs</span><span class="p">.</span><span class="n">int_polarity</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">flow_type</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">IRQF_TRIGGER_LOW</span> <span class="o">|</span> <span class="n">IRQF_TRIGGER_FALLING</span><span class="p">))</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">mask</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">sirc_regs</span><span class="p">.</span><span class="n">int_polarity</span><span class="p">);</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">sirc_regs</span><span class="p">.</span><span class="n">int_type</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">flow_type</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">IRQF_TRIGGER_RISING</span> <span class="o">|</span> <span class="n">IRQF_TRIGGER_FALLING</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">mask</span><span class="p">;</span>
		<span class="n">__irq_set_handler_locked</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">handle_edge_irq</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
		<span class="n">__irq_set_handler_locked</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">sirc_regs</span><span class="p">.</span><span class="n">int_type</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Finds the pending interrupt on the passed cascade irq and redrives it */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">sirc_irq_handler</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sirq</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">status</span><span class="p">;</span>

	<span class="k">while</span> <span class="p">((</span><span class="n">reg</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sirc_reg_table</span><span class="p">))</span> <span class="o">&amp;&amp;</span>
		<span class="p">(</span><span class="n">sirc_reg_table</span><span class="p">[</span><span class="n">reg</span><span class="p">].</span><span class="n">cascade_irq</span> <span class="o">!=</span> <span class="n">irq</span><span class="p">))</span>
		<span class="n">reg</span><span class="o">++</span><span class="p">;</span>

	<span class="n">status</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">sirc_reg_table</span><span class="p">[</span><span class="n">reg</span><span class="p">].</span><span class="n">int_status</span><span class="p">);</span>
	<span class="n">status</span> <span class="o">&amp;=</span> <span class="n">SIRC_MASK</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">sirq</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	     <span class="p">(</span><span class="n">sirq</span> <span class="o">&lt;</span> <span class="n">NR_SIRC_IRQS</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">((</span><span class="n">status</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="n">sirq</span><span class="p">))</span> <span class="o">==</span> <span class="mi">0</span><span class="p">);</span>
	     <span class="n">sirq</span><span class="o">++</span><span class="p">)</span>
		<span class="p">;</span>
	<span class="n">generic_handle_irq</span><span class="p">(</span><span class="n">sirq</span><span class="o">+</span><span class="n">FIRST_SIRC_IRQ</span><span class="p">);</span>

	<span class="n">desc</span><span class="o">-&gt;</span><span class="n">irq_data</span><span class="p">.</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">irq_ack</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">irq_data</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">sirc_irq_chip</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>          <span class="o">=</span> <span class="s">&quot;sirc&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_ack</span>       <span class="o">=</span> <span class="n">sirc_irq_ack</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span>      <span class="o">=</span> <span class="n">sirc_irq_mask</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>    <span class="o">=</span> <span class="n">sirc_irq_unmask</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_set_wake</span>  <span class="o">=</span> <span class="n">sirc_irq_set_wake</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_set_type</span>  <span class="o">=</span> <span class="n">sirc_irq_set_type</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">msm_init_sirc</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">int_enable</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">wake_enable</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">FIRST_SIRC_IRQ</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">LAST_SIRC_IRQ</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sirc_irq_chip</span><span class="p">,</span> <span class="n">handle_edge_irq</span><span class="p">);</span>
		<span class="n">set_irq_flags</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">IRQF_VALID</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sirc_reg_table</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">irq_set_chained_handler</span><span class="p">(</span><span class="n">sirc_reg_table</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">cascade_irq</span><span class="p">,</span>
					<span class="n">sirc_irq_handler</span><span class="p">);</span>
		<span class="n">irq_set_irq_wake</span><span class="p">(</span><span class="n">sirc_reg_table</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">cascade_irq</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
