;redcode
;assert 1
	SPL 0, @-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	CMP 200, 90
	DJN -1, @-20
	SUB -1, <20
	SUB -1, <20
	DAT <-82, <916
	CMP 412, @10
	MOV #128, 780
	MOV #128, 780
	DAT #12, <10
	CMP #0, 0
	DAT #822, <10
	SLT #0, 2
	SPL 12, #10
	ADD 0, 51
	ADD @12, 0
	ADD @12, 0
	CMP #12, @9
	ADD 0, 51
	JMP @-12, 278
	SUB #12, @9
	JMP -1, @-20
	JMP <0, 2
	JMP -6, -20
	ADD 120, 9
	JMP @12, #9
	MOV -1, <-20
	JMP <0, 2
	JMN 12, #10
	MOV -1, <-20
	JMN 12, #10
	JMN @82, #916
	CMP #12, @9
	DAT #-127, #100
	SLT #0, 2
	SUB @197, 107
	CMP @127, 106
	JMP @12, #9
	CMP -207, <-120
	CMP -207, <-120
	SPL 112, <130
	SLT 821, 90
	MOV -1, <-20
	JMP @12, #201
	SUB #72, @206
	SUB #0, 2
