Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed May 29 16:25:15 2024
| Host         : victorsanavia running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_system_control_sets_placed.rpt
| Design       : top_system
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    84 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |            5 |
| No           | No                    | Yes                    |              51 |           17 |
| No           | Yes                   | No                     |               8 |            5 |
| Yes          | No                    | No                     |               4 |            4 |
| Yes          | No                    | Yes                    |              14 |            5 |
| Yes          | Yes                   | No                     |              24 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------+-----------------------------------------------+------------------+----------------+
|  Clock Signal  |           Enable Signal          |                Set/Reset Signal               | Slice Load Count | Bel Load Count |
+----------------+----------------------------------+-----------------------------------------------+------------------+----------------+
|  CLK_IBUF_BUFG |                                  | U_DISPLAY_NUMBER_CONTROLLER/AND_70[7]_i_1_n_0 |                1 |              1 |
|  CLK_IBUF_BUFG |                                  | U_DISPLAY_NUMBER_CONTROLLER/cntReg[0]         |                1 |              1 |
|  CLK_IBUF_BUFG | U_DEBOUNCER_J1/clear             |                                               |                1 |              1 |
|  CLK_IBUF_BUFG | U_DEBOUNCER_J1/stble0_out        |                                               |                1 |              1 |
|  CLK_IBUF_BUFG | U_DEBOUNCER_J2/sigTmp_i_1__0_n_0 |                                               |                1 |              1 |
|  CLK_IBUF_BUFG | U_DEBOUNCER_J2/stble0_out        |                                               |                1 |              1 |
|  CLK_IBUF_BUFG |                                  | U_DISPLAY_NUMBER_CONTROLLER/cntReg[2]         |                1 |              2 |
|  CLK_IBUF_BUFG | U_COUNT_PULS/cnt_regJ1_1         | RST_IBUF                                      |                1 |              3 |
|  CLK_IBUF_BUFG | U_COUNT_PULS/cnt_regJ2_1         | RST_IBUF                                      |                2 |              3 |
|  CLK_IBUF_BUFG |                                  | U_DISPLAY_NUMBER_CONTROLLER/cntReg[1]         |                2 |              4 |
|  CLK_IBUF_BUFG | U_COUNT_PULS/cnt_regJ1_0         | RST_IBUF                                      |                1 |              4 |
|  CLK_IBUF_BUFG | U_COUNT_PULS/cnt_regJ2_0         | RST_IBUF                                      |                1 |              4 |
|  CLK_IBUF_BUFG | U_DEBOUNCER_J1/cnt               | U_DEBOUNCER_J1/clear                          |                3 |             12 |
|  CLK_IBUF_BUFG | U_DEBOUNCER_J2/cnt               | U_DEBOUNCER_J2/sigTmp_i_1__0_n_0              |                3 |             12 |
|  CLK_IBUF_BUFG |                                  |                                               |                5 |             23 |
|  CLK_IBUF_BUFG |                                  | RST_IBUF                                      |               17 |             51 |
+----------------+----------------------------------+-----------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     6 |
| 2      |                     1 |
| 3      |                     2 |
| 4      |                     3 |
| 12     |                     2 |
| 16+    |                     2 |
+--------+-----------------------+


