// SPDX-License-Identifier: GPL-2.0-only
// Copyright (c) 2025 FIXME
// Generated with linux-mdss-dsi-panel-driver-generator from vendor device tree:
//   Copyright (c) 2014, The Linux Foundation. All rights reserved. (FIXME)

#ifndef _PANEL_NT35510S_FWVGA_CMD_H_
#define _PANEL_NT35510S_FWVGA_CMD_H_

#include <mipi_dsi.h>
#include <panel_display.h>
#include <panel.h>
#include <string.h>

static struct panel_config nt35510s_fwvga_cmd_panel_data = {
	.panel_node_id = "qcom,mdss_dsi_nt35510s_fwvga_cmd",
	.panel_controller = "dsi:0:",
	.panel_compatible = "qcom,mdss-dsi-panel",
	.panel_type = 1,
	.panel_destination = "DISPLAY_1",
	/* .panel_orientation not supported yet */
	.panel_framerate = 60,
	.panel_lp11_init = 0,
	.panel_init_delay = 0,
};

static struct panel_resolution nt35510s_fwvga_cmd_panel_res = {
	.panel_width = 480,
	.panel_height = 854,
	.hfront_porch = 76,
	.hback_porch = 76,
	.hpulse_width = 70,
	.hsync_skew = 0,
	.vfront_porch = 6,
	.vback_porch = 27,
	.vpulse_width = 5,
	/* Borders not supported yet */
};

static struct color_info nt35510s_fwvga_cmd_color = {
	.color_format = 24,
	.color_order = DSI_RGB_SWAP_RGB,
	.underflow_color = 0xff,
	/* Borders and pixel packing not supported yet */
};

static char nt35510s_fwvga_cmd_on_cmd_0[] = {
	0x05, 0x00, 0x39, 0xc0, 0xff, 0xaa, 0x55, 0xa5,
	0x80, 0xff, 0xff, 0xff
};
static char nt35510s_fwvga_cmd_on_cmd_1[] = {
	0x02, 0x00, 0x39, 0xc0, 0x6f, 0x02, 0xff, 0xff
};
static char nt35510s_fwvga_cmd_on_cmd_2[] = {
	0x02, 0x00, 0x39, 0xc0, 0xf2, 0x08, 0xff, 0xff
};
static char nt35510s_fwvga_cmd_on_cmd_3[] = {
	0x02, 0x00, 0x39, 0xc0, 0x6f, 0x07, 0xff, 0xff
};
static char nt35510s_fwvga_cmd_on_cmd_4[] = {
	0x02, 0x00, 0x39, 0xc0, 0xf7, 0x28, 0xff, 0xff
};
static char nt35510s_fwvga_cmd_on_cmd_5[] = {
	0x05, 0x00, 0x39, 0xc0, 0xff, 0xaa, 0x55, 0xa5,
	0x00, 0xff, 0xff, 0xff
};
static char nt35510s_fwvga_cmd_on_cmd_6[] = {
	0x06, 0x00, 0x39, 0xc0, 0xf0, 0x55, 0xaa, 0x52,
	0x08, 0x01, 0xff, 0xff
};
static char nt35510s_fwvga_cmd_on_cmd_7[] = {
	0x04, 0x00, 0x39, 0xc0, 0xb6, 0x34, 0x44, 0x44
};
static char nt35510s_fwvga_cmd_on_cmd_8[] = {
	0x04, 0x00, 0x39, 0xc0, 0xb0, 0x00, 0x0f, 0x0f
};
static char nt35510s_fwvga_cmd_on_cmd_9[] = {
	0x04, 0x00, 0x39, 0xc0, 0xb7, 0x24, 0x34, 0x34
};
static char nt35510s_fwvga_cmd_on_cmd_10[] = {
	0x04, 0x00, 0x39, 0xc0, 0xb1, 0x00, 0x0f, 0x0f
};
static char nt35510s_fwvga_cmd_on_cmd_11[] = {
	0x04, 0x00, 0x39, 0xc0, 0xb8, 0x05, 0x34, 0x34
};
static char nt35510s_fwvga_cmd_on_cmd_12[] = {
	0x02, 0x00, 0x39, 0xc0, 0xbf, 0x00, 0xff, 0xff
};
static char nt35510s_fwvga_cmd_on_cmd_13[] = {
	0x04, 0x00, 0x39, 0xc0, 0xb2, 0x03, 0x00, 0x00
};
static char nt35510s_fwvga_cmd_on_cmd_14[] = {
	0x04, 0x00, 0x39, 0xc0, 0xb9, 0x24, 0x34, 0x34
};
static char nt35510s_fwvga_cmd_on_cmd_15[] = {
	0x04, 0x00, 0x39, 0xc0, 0xb3, 0x05, 0x05, 0x05
};
static char nt35510s_fwvga_cmd_on_cmd_16[] = {
	0x04, 0x00, 0x39, 0xc0, 0xba, 0x14, 0x14, 0x14
};
static char nt35510s_fwvga_cmd_on_cmd_17[] = {
	0x04, 0x00, 0x39, 0xc0, 0xb5, 0x0c, 0x08, 0x08
};
static char nt35510s_fwvga_cmd_on_cmd_18[] = {
	0x04, 0x00, 0x39, 0xc0, 0xbc, 0x00, 0x60, 0x00
};
static char nt35510s_fwvga_cmd_on_cmd_19[] = {
	0x04, 0x00, 0x39, 0xc0, 0xbd, 0x00, 0x60, 0x00
};
static char nt35510s_fwvga_cmd_on_cmd_20[] = {
	0x02, 0x00, 0x39, 0xc0, 0xbe, 0x00, 0xff, 0xff
};
static char nt35510s_fwvga_cmd_on_cmd_21[] = {
	0x35, 0x00, 0x39, 0xc0, 0xd1, 0x00, 0x69, 0x00,
	0x8b, 0x00, 0xb2, 0x00, 0xd5, 0x00, 0xe7, 0x01,
	0x07, 0x01, 0x20, 0x01, 0x4f, 0x01, 0x77, 0x01,
	0xac, 0x01, 0xd8, 0x02, 0x20, 0x02, 0x5a, 0x02,
	0x5c, 0x02, 0x90, 0x02, 0xc8, 0x02, 0xeb, 0x03,
	0x17, 0x03, 0x32, 0x03, 0x79, 0x03, 0x9c, 0x03,
	0xc0, 0x03, 0xd2, 0x03, 0xe4, 0x03, 0xf6, 0x03,
	0xff, 0xff, 0xff, 0xff
};
static char nt35510s_fwvga_cmd_on_cmd_22[] = {
	0x35, 0x00, 0x39, 0xc0, 0xd2, 0x01, 0x5c, 0x01,
	0x61, 0x01, 0x69, 0x01, 0x73, 0x01, 0x79, 0x01,
	0x86, 0x01, 0x91, 0x01, 0xa9, 0x01, 0xc1, 0x01,
	0xe5, 0x02, 0x05, 0x02, 0x3e, 0x02, 0x70, 0x02,
	0x72, 0x02, 0xa1, 0x02, 0xd8, 0x02, 0xfb, 0x03,
	0x2a, 0x03, 0x49, 0x03, 0x88, 0x03, 0xa7, 0x03,
	0xc7, 0x03, 0xd7, 0x03, 0xe7, 0x03, 0xf7, 0x03,
	0xff, 0xff, 0xff, 0xff
};
static char nt35510s_fwvga_cmd_on_cmd_23[] = {
	0x35, 0x00, 0x39, 0xc0, 0xd3, 0x01, 0x30, 0x01,
	0x36, 0x01, 0x40, 0x01, 0x4c, 0x01, 0x54, 0x01,
	0x63, 0x01, 0x70, 0x01, 0x8c, 0x01, 0xa8, 0x01,
	0xd1, 0x01, 0xf5, 0x02, 0x34, 0x02, 0x69, 0x02,
	0x6b, 0x02, 0x9c, 0x02, 0xd5, 0x02, 0xfa, 0x03,
	0x2e, 0x03, 0x56, 0x03, 0x90, 0x03, 0xad, 0x03,
	0xca, 0x03, 0xd9, 0x03, 0xe8, 0x03, 0xf7, 0x03,
	0xff, 0xff, 0xff, 0xff
};
static char nt35510s_fwvga_cmd_on_cmd_24[] = {
	0x35, 0x00, 0x39, 0xc0, 0xd4, 0x00, 0x69, 0x00,
	0x8b, 0x00, 0xb2, 0x00, 0xd5, 0x00, 0xe7, 0x01,
	0x07, 0x01, 0x20, 0x01, 0x4f, 0x01, 0x77, 0x01,
	0xac, 0x01, 0xd8, 0x02, 0x20, 0x02, 0x5a, 0x02,
	0x5c, 0x02, 0x90, 0x02, 0xc8, 0x02, 0xeb, 0x03,
	0x17, 0x03, 0x32, 0x03, 0x79, 0x03, 0x9c, 0x03,
	0xc0, 0x03, 0xd2, 0x03, 0xe4, 0x03, 0xf6, 0x03,
	0xff, 0xff, 0xff, 0xff
};
static char nt35510s_fwvga_cmd_on_cmd_25[] = {
	0x35, 0x00, 0x39, 0xc0, 0xd5, 0x01, 0x5c, 0x01,
	0x61, 0x01, 0x69, 0x01, 0x73, 0x01, 0x79, 0x01,
	0x86, 0x01, 0x91, 0x01, 0xa9, 0x01, 0xc1, 0x01,
	0xe5, 0x02, 0x05, 0x02, 0x3e, 0x02, 0x70, 0x02,
	0x72, 0x02, 0xa1, 0x02, 0xd8, 0x02, 0xfb, 0x03,
	0x2a, 0x03, 0x49, 0x03, 0x88, 0x03, 0xa7, 0x03,
	0xc7, 0x03, 0xd7, 0x03, 0xe7, 0x03, 0xf7, 0x03,
	0xff, 0xff, 0xff, 0xff
};
static char nt35510s_fwvga_cmd_on_cmd_26[] = {
	0x35, 0x00, 0x39, 0xc0, 0xd6, 0x01, 0x30, 0x01,
	0x36, 0x01, 0x40, 0x01, 0x4c, 0x01, 0x54, 0x01,
	0x63, 0x01, 0x70, 0x01, 0x8c, 0x01, 0xa8, 0x01,
	0xd1, 0x01, 0xf5, 0x02, 0x34, 0x02, 0x69, 0x02,
	0x6b, 0x02, 0x9c, 0x02, 0xd5, 0x02, 0xfa, 0x03,
	0x2e, 0x03, 0x56, 0x03, 0x90, 0x03, 0xad, 0x03,
	0xca, 0x03, 0xd9, 0x03, 0xe8, 0x03, 0xf7, 0x03,
	0xff, 0xff, 0xff, 0xff
};
static char nt35510s_fwvga_cmd_on_cmd_27[] = {
	0x06, 0x00, 0x39, 0xc0, 0xf0, 0x55, 0xaa, 0x52,
	0x08, 0x00, 0xff, 0xff
};
static char nt35510s_fwvga_cmd_on_cmd_28[] = {
	0x03, 0x00, 0x39, 0xc0, 0xb1, 0xec, 0x00, 0xff
};
static char nt35510s_fwvga_cmd_on_cmd_29[] = {
	0x02, 0x00, 0x39, 0xc0, 0xb5, 0x6b, 0xff, 0xff
};
static char nt35510s_fwvga_cmd_on_cmd_30[] = {
	0x02, 0x00, 0x39, 0xc0, 0xb6, 0x05, 0xff, 0xff
};
static char nt35510s_fwvga_cmd_on_cmd_31[] = {
	0x03, 0x00, 0x39, 0xc0, 0xb7, 0x00, 0x00, 0xff
};
static char nt35510s_fwvga_cmd_on_cmd_32[] = {
	0x05, 0x00, 0x39, 0xc0, 0xb8, 0x01, 0x07, 0x07,
	0x07, 0xff, 0xff, 0xff
};
static char nt35510s_fwvga_cmd_on_cmd_33[] = {
	0x04, 0x00, 0x39, 0xc0, 0xbc, 0x00, 0x00, 0x00
};
static char nt35510s_fwvga_cmd_on_cmd_34[] = {
	0x06, 0x00, 0x39, 0xc0, 0xc9, 0xc0, 0x02, 0x50,
	0x90, 0x50, 0xff, 0xff
};
static char nt35510s_fwvga_cmd_on_cmd_35[] = {
	0x11, 0x00, 0x05, 0x80
};
static char nt35510s_fwvga_cmd_on_cmd_36[] = {
	0x29, 0x00, 0x05, 0x80
};

static struct mipi_dsi_cmd nt35510s_fwvga_cmd_on_command[] = {
	{ sizeof(nt35510s_fwvga_cmd_on_cmd_0), nt35510s_fwvga_cmd_on_cmd_0, 0 },
	{ sizeof(nt35510s_fwvga_cmd_on_cmd_1), nt35510s_fwvga_cmd_on_cmd_1, 0 },
	{ sizeof(nt35510s_fwvga_cmd_on_cmd_2), nt35510s_fwvga_cmd_on_cmd_2, 0 },
	{ sizeof(nt35510s_fwvga_cmd_on_cmd_3), nt35510s_fwvga_cmd_on_cmd_3, 0 },
	{ sizeof(nt35510s_fwvga_cmd_on_cmd_4), nt35510s_fwvga_cmd_on_cmd_4, 0 },
	{ sizeof(nt35510s_fwvga_cmd_on_cmd_5), nt35510s_fwvga_cmd_on_cmd_5, 0 },
	{ sizeof(nt35510s_fwvga_cmd_on_cmd_6), nt35510s_fwvga_cmd_on_cmd_6, 0 },
	{ sizeof(nt35510s_fwvga_cmd_on_cmd_7), nt35510s_fwvga_cmd_on_cmd_7, 0 },
	{ sizeof(nt35510s_fwvga_cmd_on_cmd_8), nt35510s_fwvga_cmd_on_cmd_8, 0 },
	{ sizeof(nt35510s_fwvga_cmd_on_cmd_9), nt35510s_fwvga_cmd_on_cmd_9, 0 },
	{ sizeof(nt35510s_fwvga_cmd_on_cmd_10), nt35510s_fwvga_cmd_on_cmd_10, 0 },
	{ sizeof(nt35510s_fwvga_cmd_on_cmd_11), nt35510s_fwvga_cmd_on_cmd_11, 0 },
	{ sizeof(nt35510s_fwvga_cmd_on_cmd_12), nt35510s_fwvga_cmd_on_cmd_12, 0 },
	{ sizeof(nt35510s_fwvga_cmd_on_cmd_13), nt35510s_fwvga_cmd_on_cmd_13, 0 },
	{ sizeof(nt35510s_fwvga_cmd_on_cmd_14), nt35510s_fwvga_cmd_on_cmd_14, 0 },
	{ sizeof(nt35510s_fwvga_cmd_on_cmd_15), nt35510s_fwvga_cmd_on_cmd_15, 0 },
	{ sizeof(nt35510s_fwvga_cmd_on_cmd_16), nt35510s_fwvga_cmd_on_cmd_16, 0 },
	{ sizeof(nt35510s_fwvga_cmd_on_cmd_17), nt35510s_fwvga_cmd_on_cmd_17, 0 },
	{ sizeof(nt35510s_fwvga_cmd_on_cmd_18), nt35510s_fwvga_cmd_on_cmd_18, 0 },
	{ sizeof(nt35510s_fwvga_cmd_on_cmd_19), nt35510s_fwvga_cmd_on_cmd_19, 0 },
	{ sizeof(nt35510s_fwvga_cmd_on_cmd_20), nt35510s_fwvga_cmd_on_cmd_20, 0 },
	{ sizeof(nt35510s_fwvga_cmd_on_cmd_21), nt35510s_fwvga_cmd_on_cmd_21, 0 },
	{ sizeof(nt35510s_fwvga_cmd_on_cmd_22), nt35510s_fwvga_cmd_on_cmd_22, 0 },
	{ sizeof(nt35510s_fwvga_cmd_on_cmd_23), nt35510s_fwvga_cmd_on_cmd_23, 0 },
	{ sizeof(nt35510s_fwvga_cmd_on_cmd_24), nt35510s_fwvga_cmd_on_cmd_24, 0 },
	{ sizeof(nt35510s_fwvga_cmd_on_cmd_25), nt35510s_fwvga_cmd_on_cmd_25, 0 },
	{ sizeof(nt35510s_fwvga_cmd_on_cmd_26), nt35510s_fwvga_cmd_on_cmd_26, 0 },
	{ sizeof(nt35510s_fwvga_cmd_on_cmd_27), nt35510s_fwvga_cmd_on_cmd_27, 0 },
	{ sizeof(nt35510s_fwvga_cmd_on_cmd_28), nt35510s_fwvga_cmd_on_cmd_28, 0 },
	{ sizeof(nt35510s_fwvga_cmd_on_cmd_29), nt35510s_fwvga_cmd_on_cmd_29, 0 },
	{ sizeof(nt35510s_fwvga_cmd_on_cmd_30), nt35510s_fwvga_cmd_on_cmd_30, 0 },
	{ sizeof(nt35510s_fwvga_cmd_on_cmd_31), nt35510s_fwvga_cmd_on_cmd_31, 0 },
	{ sizeof(nt35510s_fwvga_cmd_on_cmd_32), nt35510s_fwvga_cmd_on_cmd_32, 0 },
	{ sizeof(nt35510s_fwvga_cmd_on_cmd_33), nt35510s_fwvga_cmd_on_cmd_33, 0 },
	{ sizeof(nt35510s_fwvga_cmd_on_cmd_34), nt35510s_fwvga_cmd_on_cmd_34, 0 },
	{ sizeof(nt35510s_fwvga_cmd_on_cmd_35), nt35510s_fwvga_cmd_on_cmd_35, 120 },
	{ sizeof(nt35510s_fwvga_cmd_on_cmd_36), nt35510s_fwvga_cmd_on_cmd_36, 20 },
};

static char nt35510s_fwvga_cmd_off_cmd_0[] = {
	0x28, 0x00, 0x05, 0x80
};
static char nt35510s_fwvga_cmd_off_cmd_1[] = {
	0x10, 0x00, 0x05, 0x80
};

static struct mipi_dsi_cmd nt35510s_fwvga_cmd_off_command[] = {
	{ sizeof(nt35510s_fwvga_cmd_off_cmd_0), nt35510s_fwvga_cmd_off_cmd_0, 50 },
	{ sizeof(nt35510s_fwvga_cmd_off_cmd_1), nt35510s_fwvga_cmd_off_cmd_1, 120 },
};

static struct command_state nt35510s_fwvga_cmd_state = {
	.oncommand_state = 0,
	.offcommand_state = 0,
};

static struct commandpanel_info nt35510s_fwvga_cmd_command_panel = {
	/* FIXME: This is a command mode panel */
};

static struct videopanel_info nt35510s_fwvga_cmd_video_panel = {
	.hsync_pulse = 1,
	.hfp_power_mode = 0,
	.hbp_power_mode = 0,
	.hsa_power_mode = 0,
	.bllp_eof_power_mode = 1,
	.bllp_power_mode = 1,
	.traffic_mode = 2,
	/* This is bllp_eof_power_mode and bllp_power_mode combined */
	.bllp_eof_power = 1 << 3 | 1 << 0,
};

static struct lane_configuration nt35510s_fwvga_cmd_lane_config = {
	.dsi_lanes = 2,
	.dsi_lanemap = 0,
	.lane0_state = 1,
	.lane1_state = 1,
	.lane2_state = 0,
	.lane3_state = 0,
	.force_clk_lane_hs = 0,
};

static const uint32_t nt35510s_fwvga_cmd_timings[] = {
	0x83, 0x1c, 0x12, 0x00, 0x40, 0x42, 0x18, 0x28, 0x23, 0x03, 0x04, 0x00
};

static struct panel_timing nt35510s_fwvga_cmd_timing_info = {
	.tclk_post = 0x04,
	.tclk_pre = 0x1b,
};

static struct panel_reset_sequence nt35510s_fwvga_cmd_reset_seq = {
	.pin_state = { 1, 0, 1 },
	.sleep = { 20, 20, 20 },
	.pin_direction = 2,
};

static struct backlight nt35510s_fwvga_cmd_backlight = {
	.bl_interface_type = BL_PWM,
	.bl_min_level = 1,
	.bl_max_level = 255,
};

static inline void panel_nt35510s_fwvga_cmd_select(struct panel_struct *panel,
						   struct msm_panel_info *pinfo,
						   struct mdss_dsi_phy_ctrl *phy_db)
{
	panel->paneldata = &nt35510s_fwvga_cmd_panel_data;
	panel->panelres = &nt35510s_fwvga_cmd_panel_res;
	panel->color = &nt35510s_fwvga_cmd_color;
	panel->videopanel = &nt35510s_fwvga_cmd_video_panel;
	panel->commandpanel = &nt35510s_fwvga_cmd_command_panel;
	panel->state = &nt35510s_fwvga_cmd_state;
	panel->laneconfig = &nt35510s_fwvga_cmd_lane_config;
	panel->paneltiminginfo = &nt35510s_fwvga_cmd_timing_info;
	panel->panelresetseq = &nt35510s_fwvga_cmd_reset_seq;
	panel->backlightinfo = &nt35510s_fwvga_cmd_backlight;
	pinfo->mipi.panel_on_cmds = nt35510s_fwvga_cmd_on_command;
	pinfo->mipi.panel_off_cmds = nt35510s_fwvga_cmd_off_command;
	pinfo->mipi.num_of_panel_on_cmds = ARRAY_SIZE(nt35510s_fwvga_cmd_on_command);
	pinfo->mipi.num_of_panel_off_cmds = ARRAY_SIZE(nt35510s_fwvga_cmd_off_command);
	memcpy(phy_db->timing, nt35510s_fwvga_cmd_timings, TIMING_SIZE);
	phy_db->regulator_mode = DSI_PHY_REGULATOR_DCDC_MODE;
}

#endif /* _PANEL_NT35510S_FWVGA_CMD_H_ */
