Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed May  1 14:01:29 2024
| Host         : rbrinson running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MineSweepWrapper_timing_summary_routed.rpt -pb MineSweepWrapper_timing_summary_routed.pb -rpx MineSweepWrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MineSweepWrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   44          
TIMING-20  Warning   Non-clocked latch               16          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (80)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (17)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (80)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[15].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[1].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[5].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[7].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[9].SYNC.syncChain_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/TILEDRIVE/FSM_sequential_currState_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/TILEDRIVE/FSM_sequential_currState_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.545        0.000                      0                  422        0.054        0.000                      0                  422        4.020        0.000                       0                   324  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.545        0.000                      0                  422        0.054        0.000                      0                  422        4.020        0.000                       0                   324  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.545ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.425ns  (logic 2.245ns (23.820%)  route 7.180ns (76.180%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.627     5.148    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X62Y50         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDCE (Prop_fdce_C_Q)         0.456     5.604 f  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[3]/Q
                         net (fo=19, routed)          1.035     6.639    MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg_n_0_[3]
    SLICE_X63Y47         LUT2 (Prop_lut2_I0_O)        0.150     6.789 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_69/O
                         net (fo=1, routed)           0.458     7.247    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_69_n_0
    SLICE_X63Y47         LUT6 (Prop_lut6_I2_O)        0.326     7.573 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_48/O
                         net (fo=7, routed)           0.383     7.956    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_48_n_0
    SLICE_X62Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.080 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_43/O
                         net (fo=9, routed)           1.070     9.150    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_43_n_0
    SLICE_X65Y46         LUT4 (Prop_lut4_I1_O)        0.152     9.302 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_6/O
                         net (fo=3, routed)           0.821    10.123    MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_6_n_0
    SLICE_X63Y46         LUT6 (Prop_lut6_I1_O)        0.332    10.455 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_9/O
                         net (fo=10, routed)          0.845    11.300    MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_9_n_0
    SLICE_X63Y44         LUT6 (Prop_lut6_I0_O)        0.124    11.424 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_35/O
                         net (fo=1, routed)           0.805    12.229    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_35_n_0
    SLICE_X61Y44         LUT6 (Prop_lut6_I0_O)        0.124    12.353 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_13/O
                         net (fo=2, routed)           0.950    13.304    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_13_n_0
    SLICE_X60Y47         LUT5 (Prop_lut5_I0_O)        0.124    13.428 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4/O
                         net (fo=4, routed)           0.812    14.240    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4_n_0
    SLICE_X60Y47         LUT6 (Prop_lut6_I0_O)        0.124    14.364 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_2/O
                         net (fo=1, routed)           0.000    14.364    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_2_n_0
    SLICE_X60Y47         MUXF7 (Prop_muxf7_I0_O)      0.209    14.573 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    14.573    MINESWEEP/COLLISIONCHAIN/bomb2CollDet[3]
    SLICE_X60Y47         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.519    14.860    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X60Y47         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]/C
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X60Y47         FDCE (Setup_fdce_C_D)        0.113    15.118    MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -14.573    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.674ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.246ns  (logic 2.274ns (24.595%)  route 6.972ns (75.405%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.627     5.148    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X62Y50         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDCE (Prop_fdce_C_Q)         0.456     5.604 f  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[3]/Q
                         net (fo=19, routed)          1.035     6.639    MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg_n_0_[3]
    SLICE_X63Y47         LUT2 (Prop_lut2_I0_O)        0.150     6.789 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_69/O
                         net (fo=1, routed)           0.458     7.247    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_69_n_0
    SLICE_X63Y47         LUT6 (Prop_lut6_I2_O)        0.326     7.573 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_48/O
                         net (fo=7, routed)           0.383     7.956    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_48_n_0
    SLICE_X62Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.080 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_43/O
                         net (fo=9, routed)           1.070     9.150    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_43_n_0
    SLICE_X65Y46         LUT4 (Prop_lut4_I1_O)        0.152     9.302 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_6/O
                         net (fo=3, routed)           0.821    10.123    MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_6_n_0
    SLICE_X63Y46         LUT6 (Prop_lut6_I1_O)        0.332    10.455 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_9/O
                         net (fo=10, routed)          0.845    11.300    MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_9_n_0
    SLICE_X63Y44         LUT6 (Prop_lut6_I0_O)        0.124    11.424 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_35/O
                         net (fo=1, routed)           0.805    12.229    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_35_n_0
    SLICE_X61Y44         LUT6 (Prop_lut6_I0_O)        0.124    12.353 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_13/O
                         net (fo=2, routed)           0.950    13.304    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_13_n_0
    SLICE_X60Y47         LUT5 (Prop_lut5_I0_O)        0.124    13.428 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4/O
                         net (fo=4, routed)           0.604    14.032    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4_n_0
    SLICE_X58Y46         LUT5 (Prop_lut5_I1_O)        0.124    14.156 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_2/O
                         net (fo=1, routed)           0.000    14.156    MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_2_n_0
    SLICE_X58Y46         MUXF7 (Prop_muxf7_I0_O)      0.238    14.394 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    14.394    MINESWEEP/COLLISIONCHAIN/bomb2CollDet[0]
    SLICE_X58Y46         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.518    14.859    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X58Y46         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]/C
                         clock pessimism              0.180    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X58Y46         FDCE (Setup_fdce_C_D)        0.064    15.068    MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -14.394    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.681ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.240ns  (logic 2.274ns (24.609%)  route 6.966ns (75.390%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.627     5.148    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X62Y50         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDCE (Prop_fdce_C_Q)         0.456     5.604 f  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[3]/Q
                         net (fo=19, routed)          1.035     6.639    MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg_n_0_[3]
    SLICE_X63Y47         LUT2 (Prop_lut2_I0_O)        0.150     6.789 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_69/O
                         net (fo=1, routed)           0.458     7.247    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_69_n_0
    SLICE_X63Y47         LUT6 (Prop_lut6_I2_O)        0.326     7.573 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_48/O
                         net (fo=7, routed)           0.383     7.956    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_48_n_0
    SLICE_X62Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.080 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_43/O
                         net (fo=9, routed)           1.070     9.150    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_43_n_0
    SLICE_X65Y46         LUT4 (Prop_lut4_I1_O)        0.152     9.302 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_6/O
                         net (fo=3, routed)           0.821    10.123    MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_6_n_0
    SLICE_X63Y46         LUT6 (Prop_lut6_I1_O)        0.332    10.455 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_9/O
                         net (fo=10, routed)          0.845    11.300    MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_9_n_0
    SLICE_X63Y44         LUT6 (Prop_lut6_I0_O)        0.124    11.424 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_35/O
                         net (fo=1, routed)           0.805    12.229    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_35_n_0
    SLICE_X61Y44         LUT6 (Prop_lut6_I0_O)        0.124    12.353 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_13/O
                         net (fo=2, routed)           0.950    13.304    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_13_n_0
    SLICE_X60Y47         LUT5 (Prop_lut5_I0_O)        0.124    13.428 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4/O
                         net (fo=4, routed)           0.599    14.026    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4_n_0
    SLICE_X59Y47         LUT6 (Prop_lut6_I1_O)        0.124    14.150 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[2]_i_2/O
                         net (fo=1, routed)           0.000    14.150    MINESWEEP/COLLISIONCHAIN/bomb2Col1[2]_i_2_n_0
    SLICE_X59Y47         MUXF7 (Prop_muxf7_I0_O)      0.238    14.388 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    14.388    MINESWEEP/COLLISIONCHAIN/bomb2CollDet[2]
    SLICE_X59Y47         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.519    14.860    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X59Y47         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[2]/C
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X59Y47         FDCE (Setup_fdce_C_D)        0.064    15.069    MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -14.388    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.685ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.236ns  (logic 2.248ns (24.340%)  route 6.988ns (75.660%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.627     5.148    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X62Y50         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDCE (Prop_fdce_C_Q)         0.456     5.604 f  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[3]/Q
                         net (fo=19, routed)          1.035     6.639    MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg_n_0_[3]
    SLICE_X63Y47         LUT2 (Prop_lut2_I0_O)        0.150     6.789 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_69/O
                         net (fo=1, routed)           0.458     7.247    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_69_n_0
    SLICE_X63Y47         LUT6 (Prop_lut6_I2_O)        0.326     7.573 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_48/O
                         net (fo=7, routed)           0.383     7.956    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_48_n_0
    SLICE_X62Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.080 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_43/O
                         net (fo=9, routed)           1.070     9.150    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_43_n_0
    SLICE_X65Y46         LUT4 (Prop_lut4_I1_O)        0.152     9.302 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_6/O
                         net (fo=3, routed)           0.821    10.123    MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_6_n_0
    SLICE_X63Y46         LUT6 (Prop_lut6_I1_O)        0.332    10.455 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_9/O
                         net (fo=10, routed)          0.845    11.300    MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_9_n_0
    SLICE_X63Y44         LUT6 (Prop_lut6_I0_O)        0.124    11.424 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_35/O
                         net (fo=1, routed)           0.805    12.229    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_35_n_0
    SLICE_X61Y44         LUT6 (Prop_lut6_I0_O)        0.124    12.353 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_13/O
                         net (fo=2, routed)           0.950    13.304    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_13_n_0
    SLICE_X60Y47         LUT5 (Prop_lut5_I0_O)        0.124    13.428 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4/O
                         net (fo=4, routed)           0.620    14.048    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4_n_0
    SLICE_X59Y48         LUT6 (Prop_lut6_I1_O)        0.124    14.172 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_2/O
                         net (fo=1, routed)           0.000    14.172    MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_2_n_0
    SLICE_X59Y48         MUXF7 (Prop_muxf7_I0_O)      0.212    14.384 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    14.384    MINESWEEP/COLLISIONCHAIN/bomb2CollDet[1]
    SLICE_X59Y48         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.519    14.860    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X59Y48         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]/C
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X59Y48         FDCE (Setup_fdce_C_D)        0.064    15.069    MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -14.384    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.737ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.185ns  (logic 2.270ns (24.713%)  route 6.915ns (75.287%))
  Logic Levels:           10  (LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.626     5.147    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X58Y51         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDCE (Prop_fdce_C_Q)         0.456     5.603 f  MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[1]/Q
                         net (fo=23, routed)          0.985     6.588    MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg_n_0_[1]
    SLICE_X57Y51         LUT4 (Prop_lut4_I2_O)        0.152     6.740 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_72/O
                         net (fo=1, routed)           0.712     7.452    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_72_n_0
    SLICE_X56Y51         LUT6 (Prop_lut6_I0_O)        0.326     7.778 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_50/O
                         net (fo=3, routed)           0.832     8.610    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_50_n_0
    SLICE_X56Y51         LUT5 (Prop_lut5_I2_O)        0.150     8.760 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_24/O
                         net (fo=8, routed)           0.589     9.349    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_24_n_0
    SLICE_X58Y52         LUT6 (Prop_lut6_I4_O)        0.328     9.677 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_13/O
                         net (fo=1, routed)           0.561    10.238    MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_13_n_0
    SLICE_X58Y53         LUT6 (Prop_lut6_I4_O)        0.124    10.362 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_9/O
                         net (fo=10, routed)          0.915    11.278    MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_9_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I3_O)        0.124    11.402 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_20/O
                         net (fo=2, routed)           1.042    12.444    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_20_n_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I1_O)        0.124    12.568 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_13/O
                         net (fo=2, routed)           0.609    13.177    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_13_n_0
    SLICE_X55Y52         LUT5 (Prop_lut5_I0_O)        0.124    13.301 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_4/O
                         net (fo=4, routed)           0.669    13.970    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_4_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I1_O)        0.124    14.094 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[2]_i_2/O
                         net (fo=1, routed)           0.000    14.094    MINESWEEP/COLLISIONCHAIN/bomb3Col2[2]_i_2_n_0
    SLICE_X55Y53         MUXF7 (Prop_muxf7_I0_O)      0.238    14.332 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    14.332    MINESWEEP/COLLISIONCHAIN/bomb3CollDet[2]
    SLICE_X55Y53         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.442    14.783    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X55Y53         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[2]/C
                         clock pessimism              0.258    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X55Y53         FDCE (Setup_fdce_C_D)        0.064    15.070    MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -14.332    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.119ns  (logic 2.242ns (24.587%)  route 6.877ns (75.413%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.626     5.147    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X58Y51         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDCE (Prop_fdce_C_Q)         0.456     5.603 f  MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[1]/Q
                         net (fo=23, routed)          0.985     6.588    MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg_n_0_[1]
    SLICE_X57Y51         LUT4 (Prop_lut4_I2_O)        0.152     6.740 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_72/O
                         net (fo=1, routed)           0.712     7.452    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_72_n_0
    SLICE_X56Y51         LUT6 (Prop_lut6_I0_O)        0.326     7.778 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_50/O
                         net (fo=3, routed)           0.699     8.477    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_50_n_0
    SLICE_X58Y51         LUT5 (Prop_lut5_I1_O)        0.124     8.601 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_60/O
                         net (fo=3, routed)           0.680     9.281    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_60_n_0
    SLICE_X58Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.405 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_45/O
                         net (fo=8, routed)           0.781    10.186    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_45_n_0
    SLICE_X58Y53         LUT2 (Prop_lut2_I1_O)        0.150    10.336 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_42/O
                         net (fo=2, routed)           0.855    11.191    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_42_n_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I4_O)        0.326    11.517 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_18/O
                         net (fo=6, routed)           0.712    12.229    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_18_n_0
    SLICE_X56Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.353 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_5/O
                         net (fo=3, routed)           0.858    13.212    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_5_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I0_O)        0.124    13.336 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[2]_i_5/O
                         net (fo=3, routed)           0.594    13.929    MINESWEEP/COLLISIONCHAIN/bomb3Col2[2]_i_5_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I2_O)        0.124    14.053 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_2/O
                         net (fo=1, routed)           0.000    14.053    MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_2_n_0
    SLICE_X55Y53         MUXF7 (Prop_muxf7_I0_O)      0.212    14.265 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    14.265    MINESWEEP/COLLISIONCHAIN/bomb3CollDet[1]
    SLICE_X55Y53         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.442    14.783    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X55Y53         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[1]/C
                         clock pessimism              0.258    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X55Y53         FDCE (Setup_fdce_C_D)        0.064    15.070    MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[1]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -14.265    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.848ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.075ns  (logic 2.571ns (28.330%)  route 6.504ns (71.670%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.626     5.147    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X60Y50         FDCE                                         r  MINESWEEP/RANDOM/bomb2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDCE (Prop_fdce_C_Q)         0.518     5.665 r  MINESWEEP/RANDOM/bomb2_reg[2]/Q
                         net (fo=28, routed)          1.027     6.692    MINESWEEP/RANDOM/bomb2_reg[4]_0[2]
    SLICE_X60Y52         LUT2 (Prop_lut2_I1_O)        0.150     6.842 f  MINESWEEP/RANDOM/bomb1Col0[1]_i_13/O
                         net (fo=1, routed)           0.881     7.724    MINESWEEP/RANDOM/bomb1Col0[1]_i_13_n_0
    SLICE_X60Y52         LUT6 (Prop_lut6_I0_O)        0.328     8.052 r  MINESWEEP/RANDOM/bomb1Col0[1]_i_8/O
                         net (fo=7, routed)           0.616     8.668    MINESWEEP/RANDOM/bomb1Col0[1]_i_8_n_0
    SLICE_X62Y52         LUT3 (Prop_lut3_I1_O)        0.153     8.821 r  MINESWEEP/RANDOM/bomb1Col0[2]_i_13/O
                         net (fo=7, routed)           0.684     9.505    MINESWEEP/RANDOM/bomb1Col0[2]_i_13_n_0
    SLICE_X64Y52         LUT6 (Prop_lut6_I0_O)        0.327     9.832 f  MINESWEEP/RANDOM/bomb1Col0[2]_i_17/O
                         net (fo=1, routed)           0.567    10.399    MINESWEEP/RANDOM/bomb1Col0[2]_i_17_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.523 r  MINESWEEP/RANDOM/bomb1Col0[2]_i_12/O
                         net (fo=3, routed)           0.689    11.212    MINESWEEP/RANDOM/bomb1Col0[2]_i_12_n_0
    SLICE_X63Y52         LUT4 (Prop_lut4_I2_O)        0.152    11.364 r  MINESWEEP/RANDOM/bomb1Col0[2]_i_6/O
                         net (fo=5, routed)           0.664    12.028    MINESWEEP/RANDOM/bomb1Col0[2]_i_6_n_0
    SLICE_X60Y51         LUT6 (Prop_lut6_I2_O)        0.326    12.354 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_25/O
                         net (fo=1, routed)           0.854    13.208    MINESWEEP/RANDOM/bomb1Col0[3]_i_25_n_0
    SLICE_X60Y50         LUT5 (Prop_lut5_I0_O)        0.124    13.332 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_10/O
                         net (fo=4, routed)           0.521    13.853    MINESWEEP/RANDOM/bomb1Col0[3]_i_10_n_0
    SLICE_X65Y47         LUT4 (Prop_lut4_I2_O)        0.124    13.977 r  MINESWEEP/RANDOM/bomb1Col0[2]_i_3/O
                         net (fo=1, routed)           0.000    13.977    MINESWEEP/RANDOM/bomb1Col0[2]_i_3_n_0
    SLICE_X65Y47         MUXF7 (Prop_muxf7_I1_O)      0.245    14.222 r  MINESWEEP/RANDOM/bomb1Col0_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    14.222    MINESWEEP/COLLISIONCHAIN/D[2]
    SLICE_X65Y47         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.520    14.861    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X65Y47         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[2]/C
                         clock pessimism              0.180    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X65Y47         FDCE (Setup_fdce_C_D)        0.064    15.070    MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[2]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -14.222    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.853ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.071ns  (logic 2.543ns (28.036%)  route 6.527ns (71.964%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.626     5.147    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X60Y50         FDCE                                         r  MINESWEEP/RANDOM/bomb2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDCE (Prop_fdce_C_Q)         0.518     5.665 r  MINESWEEP/RANDOM/bomb2_reg[2]/Q
                         net (fo=28, routed)          1.027     6.692    MINESWEEP/RANDOM/bomb2_reg[4]_0[2]
    SLICE_X60Y52         LUT2 (Prop_lut2_I1_O)        0.150     6.842 f  MINESWEEP/RANDOM/bomb1Col0[1]_i_13/O
                         net (fo=1, routed)           0.881     7.724    MINESWEEP/RANDOM/bomb1Col0[1]_i_13_n_0
    SLICE_X60Y52         LUT6 (Prop_lut6_I0_O)        0.328     8.052 r  MINESWEEP/RANDOM/bomb1Col0[1]_i_8/O
                         net (fo=7, routed)           0.616     8.668    MINESWEEP/RANDOM/bomb1Col0[1]_i_8_n_0
    SLICE_X62Y52         LUT3 (Prop_lut3_I1_O)        0.153     8.821 r  MINESWEEP/RANDOM/bomb1Col0[2]_i_13/O
                         net (fo=7, routed)           0.684     9.505    MINESWEEP/RANDOM/bomb1Col0[2]_i_13_n_0
    SLICE_X64Y52         LUT6 (Prop_lut6_I0_O)        0.327     9.832 f  MINESWEEP/RANDOM/bomb1Col0[2]_i_17/O
                         net (fo=1, routed)           0.567    10.399    MINESWEEP/RANDOM/bomb1Col0[2]_i_17_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.523 r  MINESWEEP/RANDOM/bomb1Col0[2]_i_12/O
                         net (fo=3, routed)           0.689    11.212    MINESWEEP/RANDOM/bomb1Col0[2]_i_12_n_0
    SLICE_X63Y52         LUT4 (Prop_lut4_I2_O)        0.152    11.364 r  MINESWEEP/RANDOM/bomb1Col0[2]_i_6/O
                         net (fo=5, routed)           0.664    12.028    MINESWEEP/RANDOM/bomb1Col0[2]_i_6_n_0
    SLICE_X60Y51         LUT6 (Prop_lut6_I2_O)        0.326    12.354 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_25/O
                         net (fo=1, routed)           0.854    13.208    MINESWEEP/RANDOM/bomb1Col0[3]_i_25_n_0
    SLICE_X60Y50         LUT5 (Prop_lut5_I0_O)        0.124    13.332 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_10/O
                         net (fo=4, routed)           0.545    13.876    MINESWEEP/RANDOM/bomb1Col0[3]_i_10_n_0
    SLICE_X63Y49         LUT6 (Prop_lut6_I2_O)        0.124    14.000 r  MINESWEEP/RANDOM/bomb1Col0[0]_i_3/O
                         net (fo=1, routed)           0.000    14.000    MINESWEEP/RANDOM/bomb1Col0[0]_i_3_n_0
    SLICE_X63Y49         MUXF7 (Prop_muxf7_I1_O)      0.217    14.217 r  MINESWEEP/RANDOM/bomb1Col0_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    14.217    MINESWEEP/COLLISIONCHAIN/D[0]
    SLICE_X63Y49         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.520    14.861    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X63Y49         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[0]/C
                         clock pessimism              0.180    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X63Y49         FDCE (Setup_fdce_C_D)        0.064    15.070    MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[0]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -14.217    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.856ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.117ns  (logic 2.241ns (24.580%)  route 6.876ns (75.420%))
  Logic Levels:           10  (LUT4=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.626     5.147    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X58Y51         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDCE (Prop_fdce_C_Q)         0.456     5.603 f  MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[1]/Q
                         net (fo=23, routed)          0.985     6.588    MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg_n_0_[1]
    SLICE_X57Y51         LUT4 (Prop_lut4_I2_O)        0.152     6.740 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_72/O
                         net (fo=1, routed)           0.712     7.452    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_72_n_0
    SLICE_X56Y51         LUT6 (Prop_lut6_I0_O)        0.326     7.778 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_50/O
                         net (fo=3, routed)           0.832     8.610    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_50_n_0
    SLICE_X56Y51         LUT5 (Prop_lut5_I2_O)        0.150     8.760 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_24/O
                         net (fo=8, routed)           0.589     9.349    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_24_n_0
    SLICE_X58Y52         LUT6 (Prop_lut6_I4_O)        0.328     9.677 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_13/O
                         net (fo=1, routed)           0.561    10.238    MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_13_n_0
    SLICE_X58Y53         LUT6 (Prop_lut6_I4_O)        0.124    10.362 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_9/O
                         net (fo=10, routed)          0.915    11.278    MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_9_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I3_O)        0.124    11.402 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_20/O
                         net (fo=2, routed)           1.042    12.444    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_20_n_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I1_O)        0.124    12.568 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_13/O
                         net (fo=2, routed)           0.609    13.177    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_13_n_0
    SLICE_X55Y52         LUT5 (Prop_lut5_I0_O)        0.124    13.301 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_4/O
                         net (fo=4, routed)           0.630    13.931    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_4_n_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I1_O)        0.124    14.055 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_2/O
                         net (fo=1, routed)           0.000    14.055    MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_2_n_0
    SLICE_X56Y52         MUXF7 (Prop_muxf7_I0_O)      0.209    14.264 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    14.264    MINESWEEP/COLLISIONCHAIN/bomb3CollDet[0]
    SLICE_X56Y52         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.444    14.785    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X56Y52         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]/C
                         clock pessimism              0.258    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X56Y52         FDCE (Setup_fdce_C_D)        0.113    15.121    MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                         -14.264    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.039ns  (logic 2.241ns (24.792%)  route 6.798ns (75.208%))
  Logic Levels:           10  (LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.626     5.147    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X58Y51         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDCE (Prop_fdce_C_Q)         0.456     5.603 f  MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[1]/Q
                         net (fo=23, routed)          0.985     6.588    MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg_n_0_[1]
    SLICE_X57Y51         LUT4 (Prop_lut4_I2_O)        0.152     6.740 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_72/O
                         net (fo=1, routed)           0.712     7.452    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_72_n_0
    SLICE_X56Y51         LUT6 (Prop_lut6_I0_O)        0.326     7.778 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_50/O
                         net (fo=3, routed)           0.832     8.610    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_50_n_0
    SLICE_X56Y51         LUT5 (Prop_lut5_I2_O)        0.150     8.760 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_24/O
                         net (fo=8, routed)           0.589     9.349    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_24_n_0
    SLICE_X58Y52         LUT6 (Prop_lut6_I4_O)        0.328     9.677 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_13/O
                         net (fo=1, routed)           0.561    10.238    MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_13_n_0
    SLICE_X58Y53         LUT6 (Prop_lut6_I4_O)        0.124    10.362 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_9/O
                         net (fo=10, routed)          0.915    11.278    MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_9_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I3_O)        0.124    11.402 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_20/O
                         net (fo=2, routed)           1.042    12.444    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_20_n_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I1_O)        0.124    12.568 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_13/O
                         net (fo=2, routed)           0.609    13.177    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_13_n_0
    SLICE_X55Y52         LUT5 (Prop_lut5_I0_O)        0.124    13.301 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_4/O
                         net (fo=4, routed)           0.552    13.853    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_4_n_0
    SLICE_X54Y52         LUT6 (Prop_lut6_I0_O)        0.124    13.977 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_2/O
                         net (fo=1, routed)           0.000    13.977    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_2_n_0
    SLICE_X54Y52         MUXF7 (Prop_muxf7_I0_O)      0.209    14.186 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    14.186    MINESWEEP/COLLISIONCHAIN/bomb3CollDet[3]
    SLICE_X54Y52         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.443    14.784    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X54Y52         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[3]/C
                         clock pessimism              0.258    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X54Y52         FDCE (Setup_fdce_C_D)        0.113    15.120    MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -14.186    
  -------------------------------------------------------------------
                         slack                                  0.933    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/finalBombLocations_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.261%)  route 0.233ns (58.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.564     1.447    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X52Y53         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y53         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[6]/Q
                         net (fo=1, routed)           0.233     1.845    MINESWEEP/tempBombLocation[6]
    SLICE_X53Y47         FDCE                                         r  MINESWEEP/finalBombLocations_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.838     1.965    MINESWEEP/clk_IBUF_BUFG
    SLICE_X53Y47         FDCE                                         r  MINESWEEP/finalBombLocations_reg[6]/C
                         clock pessimism             -0.244     1.721    
    SLICE_X53Y47         FDCE (Hold_fdce_C_D)         0.070     1.791    MINESWEEP/finalBombLocations_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 MINESWEEP/finalBombLocations_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/CLEARTILE/HIT_SCAN.clearTemp_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.226ns (49.526%)  route 0.230ns (50.474%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.565     1.448    MINESWEEP/clk_IBUF_BUFG
    SLICE_X51Y50         FDCE                                         r  MINESWEEP/finalBombLocations_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDCE (Prop_fdce_C_Q)         0.128     1.576 f  MINESWEEP/finalBombLocations_reg[2]/Q
                         net (fo=7, routed)           0.230     1.807    MINESWEEP/CLEARTILE/PLAYER_EDGE[1].LEVEL_DETECT/HIT_SCAN.clearTemp_reg[1]_0[2]
    SLICE_X51Y48         LUT6 (Prop_lut6_I4_O)        0.098     1.905 r  MINESWEEP/CLEARTILE/PLAYER_EDGE[1].LEVEL_DETECT/HIT_SCAN.clearTemp[1]_i_1/O
                         net (fo=1, routed)           0.000     1.905    MINESWEEP/CLEARTILE/PLAYER_EDGE[1].LEVEL_DETECT_n_1
    SLICE_X51Y48         FDCE                                         r  MINESWEEP/CLEARTILE/HIT_SCAN.clearTemp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.838     1.965    MINESWEEP/CLEARTILE/clk_IBUF_BUFG
    SLICE_X51Y48         FDCE                                         r  MINESWEEP/CLEARTILE/HIT_SCAN.clearTemp_reg[1]/C
                         clock pessimism             -0.244     1.721    
    SLICE_X51Y48         FDCE (Hold_fdce_C_D)         0.092     1.813    MINESWEEP/CLEARTILE/HIT_SCAN.clearTemp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 MINESWEEP/CLEARTILE/HIT_SCAN.clearTemp_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/TILEDRIVE/tiles_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.426%)  route 0.078ns (29.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.567     1.450    MINESWEEP/CLEARTILE/clk_IBUF_BUFG
    SLICE_X51Y47         FDCE                                         r  MINESWEEP/CLEARTILE/HIT_SCAN.clearTemp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDCE (Prop_fdce_C_Q)         0.141     1.591 f  MINESWEEP/CLEARTILE/HIT_SCAN.clearTemp_reg[8]/Q
                         net (fo=3, routed)           0.078     1.669    MINESWEEP/TILEDRIVE/clearTilesMask[8]
    SLICE_X50Y47         LUT6 (Prop_lut6_I4_O)        0.045     1.714 r  MINESWEEP/TILEDRIVE/tiles[8]_i_1/O
                         net (fo=1, routed)           0.000     1.714    MINESWEEP/TILEDRIVE/p_1_in[8]
    SLICE_X50Y47         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.838     1.965    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X50Y47         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[8]/C
                         clock pessimism             -0.502     1.463    
    SLICE_X50Y47         FDPE (Hold_fdpe_C_D)         0.120     1.583    MINESWEEP/TILEDRIVE/tiles_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 MINESWEEP/TILEDRIVE/flashDone_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/TILEDRIVE/FSM_sequential_currState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.187ns (36.600%)  route 0.324ns (63.400%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.563     1.446    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X45Y51         FDCE                                         r  MINESWEEP/TILEDRIVE/flashDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  MINESWEEP/TILEDRIVE/flashDone_reg/Q
                         net (fo=6, routed)           0.324     1.911    MINESWEEP/TILEDRIVE/flashDone_reg_n_0
    SLICE_X47Y48         LUT3 (Prop_lut3_I2_O)        0.046     1.957 r  MINESWEEP/TILEDRIVE/FSM_sequential_currState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.957    MINESWEEP/TILEDRIVE/nextState[1]
    SLICE_X47Y48         FDCE                                         r  MINESWEEP/TILEDRIVE/FSM_sequential_currState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.835     1.962    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X47Y48         FDCE                                         r  MINESWEEP/TILEDRIVE/FSM_sequential_currState_reg[1]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X47Y48         FDCE (Hold_fdce_C_D)         0.107     1.825    MINESWEEP/TILEDRIVE/FSM_sequential_currState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 MINESWEEP/finalBombLocations_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/TILEDRIVE/tiles_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.794%)  route 0.081ns (30.206%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.565     1.448    MINESWEEP/clk_IBUF_BUFG
    SLICE_X51Y50         FDCE                                         r  MINESWEEP/finalBombLocations_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  MINESWEEP/finalBombLocations_reg[12]/Q
                         net (fo=8, routed)           0.081     1.670    MINESWEEP/TILEDRIVE/tiles_reg[15]_1[12]
    SLICE_X50Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.715 r  MINESWEEP/TILEDRIVE/tiles[12]_i_1/O
                         net (fo=1, routed)           0.000     1.715    MINESWEEP/TILEDRIVE/p_1_in[12]
    SLICE_X50Y50         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.835     1.963    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X50Y50         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[12]/C
                         clock pessimism             -0.502     1.461    
    SLICE_X50Y50         FDPE (Hold_fdpe_C_D)         0.120     1.581    MINESWEEP/TILEDRIVE/tiles_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 MINESWEEP/TILEDRIVE/flashDone_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/TILEDRIVE/TILE_DRIVE.tileFlashFlag_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.476%)  route 0.324ns (63.524%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.563     1.446    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X45Y51         FDCE                                         r  MINESWEEP/TILEDRIVE/flashDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  MINESWEEP/TILEDRIVE/flashDone_reg/Q
                         net (fo=6, routed)           0.324     1.911    MINESWEEP/TILEDRIVE/flashDone_reg_n_0
    SLICE_X47Y48         LUT5 (Prop_lut5_I0_O)        0.045     1.956 r  MINESWEEP/TILEDRIVE/TILE_DRIVE.tileFlashFlag_i_1/O
                         net (fo=1, routed)           0.000     1.956    MINESWEEP/TILEDRIVE/TILE_DRIVE.tileFlashFlag_i_1_n_0
    SLICE_X47Y48         FDPE                                         r  MINESWEEP/TILEDRIVE/TILE_DRIVE.tileFlashFlag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.835     1.962    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X47Y48         FDPE                                         r  MINESWEEP/TILEDRIVE/TILE_DRIVE.tileFlashFlag_reg/C
                         clock pessimism             -0.244     1.718    
    SLICE_X47Y48         FDPE (Hold_fdpe_C_D)         0.092     1.810    MINESWEEP/TILEDRIVE/TILE_DRIVE.tileFlashFlag_reg
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 MINESWEEP/TILEDRIVE/flashDone_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/TILEDRIVE/FSM_sequential_currState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.476%)  route 0.324ns (63.524%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.563     1.446    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X45Y51         FDCE                                         r  MINESWEEP/TILEDRIVE/flashDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDCE (Prop_fdce_C_Q)         0.141     1.587 f  MINESWEEP/TILEDRIVE/flashDone_reg/Q
                         net (fo=6, routed)           0.324     1.911    MINESWEEP/TILEDRIVE/flashDone_reg_n_0
    SLICE_X47Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.956 r  MINESWEEP/TILEDRIVE/FSM_sequential_currState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.956    MINESWEEP/TILEDRIVE/nextState[0]
    SLICE_X47Y48         FDCE                                         r  MINESWEEP/TILEDRIVE/FSM_sequential_currState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.835     1.962    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X47Y48         FDCE                                         r  MINESWEEP/TILEDRIVE/FSM_sequential_currState_reg[0]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X47Y48         FDCE (Hold_fdce_C_D)         0.091     1.809    MINESWEEP/TILEDRIVE/FSM_sequential_currState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/finalBombLocations_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.164ns (34.286%)  route 0.314ns (65.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.565     1.448    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X52Y51         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[8]/Q
                         net (fo=1, routed)           0.314     1.927    MINESWEEP/tempBombLocation[8]
    SLICE_X50Y48         FDCE                                         r  MINESWEEP/finalBombLocations_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.838     1.965    MINESWEEP/clk_IBUF_BUFG
    SLICE_X50Y48         FDCE                                         r  MINESWEEP/finalBombLocations_reg[8]/C
                         clock pessimism             -0.244     1.721    
    SLICE_X50Y48         FDCE (Hold_fdce_C_D)         0.052     1.773    MINESWEEP/finalBombLocations_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/finalBombLocations_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.565     1.448    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X53Y50         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[2]/Q
                         net (fo=1, routed)           0.100     1.689    MINESWEEP/tempBombLocation[2]
    SLICE_X51Y50         FDCE                                         r  MINESWEEP/finalBombLocations_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.835     1.963    MINESWEEP/clk_IBUF_BUFG
    SLICE_X51Y50         FDCE                                         r  MINESWEEP/finalBombLocations_reg[2]/C
                         clock pessimism             -0.499     1.464    
    SLICE_X51Y50         FDCE (Hold_fdce_C_D)         0.071     1.535    MINESWEEP/finalBombLocations_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/finalBombLocations_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.164ns (32.955%)  route 0.334ns (67.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.565     1.448    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X52Y51         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[9]/Q
                         net (fo=1, routed)           0.334     1.946    MINESWEEP/tempBombLocation[9]
    SLICE_X50Y48         FDCE                                         r  MINESWEEP/finalBombLocations_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.838     1.965    MINESWEEP/clk_IBUF_BUFG
    SLICE_X50Y48         FDCE                                         r  MINESWEEP/finalBombLocations_reg[9]/C
                         clock pessimism             -0.244     1.721    
    SLICE_X50Y48         FDCE (Hold_fdce_C_D)         0.063     1.784    MINESWEEP/finalBombLocations_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X54Y47   MINESWEEP/FIRST_MOVE.count_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X54Y47   MINESWEEP/FIRST_MOVE.count_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X54Y47   MINESWEEP/FIRST_MOVE.first_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X52Y44   MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[14]_MINESWEEP_MOVE_SYNC_c_13/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X49Y45   MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X46Y46   MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[14]_MINESWEEP_MOVE_SYNC_c_13/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X47Y45   MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X42Y44   MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[14]_MINESWEEP_MOVE_SYNC_c_13/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X47Y45   MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[15]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y44   MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y44   MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y46   MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y46   MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y44   MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y44   MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y43   MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y43   MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y46   MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y46   MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y44   MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y44   MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y46   MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y46   MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y44   MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y44   MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y43   MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y43   MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y46   MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y46   MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            41 Endpoints
Min Delay            41 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MINESWEEP/TIMER/COUNT_DOWN.lower_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.906ns  (logic 4.537ns (50.943%)  route 4.369ns (49.057%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.569     5.090    MINESWEEP/TIMER/clk_IBUF_BUFG
    SLICE_X56Y39         FDCE                                         r  MINESWEEP/TIMER/COUNT_DOWN.lower_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39         FDCE (Prop_fdce_C_Q)         0.518     5.608 f  MINESWEEP/TIMER/COUNT_DOWN.lower_reg[2]/Q
                         net (fo=6, routed)           1.203     6.811    MINESWEEP/SEVEN_SEG/Q[2]
    SLICE_X58Y38         LUT4 (Prop_lut4_I1_O)        0.152     6.963 r  MINESWEEP/SEVEN_SEG/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.267     8.230    MINESWEEP/SEVEN_SEG/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I4_O)        0.332     8.562 r  MINESWEEP/SEVEN_SEG/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.899    10.461    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.997 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.997    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TIMER/COUNT_DOWN.lower_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.888ns  (logic 4.533ns (51.004%)  route 4.355ns (48.996%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.569     5.090    MINESWEEP/TIMER/clk_IBUF_BUFG
    SLICE_X56Y39         FDCE                                         r  MINESWEEP/TIMER/COUNT_DOWN.lower_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39         FDCE (Prop_fdce_C_Q)         0.518     5.608 f  MINESWEEP/TIMER/COUNT_DOWN.lower_reg[2]/Q
                         net (fo=6, routed)           1.203     6.811    MINESWEEP/SEVEN_SEG/Q[2]
    SLICE_X58Y38         LUT4 (Prop_lut4_I1_O)        0.152     6.963 r  MINESWEEP/SEVEN_SEG/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.875     7.838    MINESWEEP/SEVEN_SEG/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I3_O)        0.332     8.170 r  MINESWEEP/SEVEN_SEG/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.277    10.447    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.979 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.979    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TIMER/COUNT_DOWN.lower_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.860ns  (logic 4.538ns (51.212%)  route 4.323ns (48.788%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.569     5.090    MINESWEEP/TIMER/clk_IBUF_BUFG
    SLICE_X56Y39         FDCE                                         r  MINESWEEP/TIMER/COUNT_DOWN.lower_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39         FDCE (Prop_fdce_C_Q)         0.518     5.608 f  MINESWEEP/TIMER/COUNT_DOWN.lower_reg[2]/Q
                         net (fo=6, routed)           1.203     6.811    MINESWEEP/SEVEN_SEG/Q[2]
    SLICE_X58Y38         LUT4 (Prop_lut4_I1_O)        0.152     6.963 r  MINESWEEP/SEVEN_SEG/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.217     8.180    MINESWEEP/SEVEN_SEG/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I4_O)        0.332     8.512 r  MINESWEEP/SEVEN_SEG/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.903    10.415    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.951 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.951    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TIMER/COUNT_DOWN.lower_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.859ns  (logic 4.531ns (51.149%)  route 4.328ns (48.851%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.569     5.090    MINESWEEP/TIMER/clk_IBUF_BUFG
    SLICE_X56Y39         FDCE                                         r  MINESWEEP/TIMER/COUNT_DOWN.lower_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39         FDCE (Prop_fdce_C_Q)         0.518     5.608 r  MINESWEEP/TIMER/COUNT_DOWN.lower_reg[2]/Q
                         net (fo=6, routed)           1.203     6.811    MINESWEEP/SEVEN_SEG/Q[2]
    SLICE_X58Y38         LUT4 (Prop_lut4_I1_O)        0.152     6.963 f  MINESWEEP/SEVEN_SEG/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.275     8.237    MINESWEEP/SEVEN_SEG/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I5_O)        0.332     8.569 r  MINESWEEP/SEVEN_SEG/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.851    10.420    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.949 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.949    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/SEVEN_SEG/digitSelect_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.770ns  (logic 4.576ns (52.183%)  route 4.194ns (47.817%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.635     5.156    MINESWEEP/SEVEN_SEG/clk_IBUF_BUFG
    SLICE_X59Y39         FDCE                                         r  MINESWEEP/SEVEN_SEG/digitSelect_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y39         FDCE (Prop_fdce_C_Q)         0.419     5.575 r  MINESWEEP/SEVEN_SEG/digitSelect_reg[0]/Q
                         net (fo=14, routed)          0.842     6.417    MINESWEEP/SEVEN_SEG/digitSelect[0]
    SLICE_X58Y38         LUT4 (Prop_lut4_I2_O)        0.327     6.744 r  MINESWEEP/SEVEN_SEG/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.265     8.010    MINESWEEP/SEVEN_SEG/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I4_O)        0.326     8.336 r  MINESWEEP/SEVEN_SEG/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.086    10.422    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.926 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.926    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/SEVEN_SEG/digitSelect_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.760ns  (logic 4.592ns (52.418%)  route 4.168ns (47.582%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.635     5.156    MINESWEEP/SEVEN_SEG/clk_IBUF_BUFG
    SLICE_X59Y39         FDCE                                         r  MINESWEEP/SEVEN_SEG/digitSelect_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y39         FDCE (Prop_fdce_C_Q)         0.419     5.575 r  MINESWEEP/SEVEN_SEG/digitSelect_reg[0]/Q
                         net (fo=14, routed)          0.842     6.417    MINESWEEP/SEVEN_SEG/digitSelect[0]
    SLICE_X58Y38         LUT4 (Prop_lut4_I2_O)        0.327     6.744 r  MINESWEEP/SEVEN_SEG/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.259     8.003    MINESWEEP/SEVEN_SEG/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I5_O)        0.326     8.329 r  MINESWEEP/SEVEN_SEG/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.067    10.396    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.916 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.916    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TIMER/COUNT_DOWN.lower_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.805ns  (logic 4.513ns (51.252%)  route 4.292ns (48.748%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.569     5.090    MINESWEEP/TIMER/clk_IBUF_BUFG
    SLICE_X56Y39         FDCE                                         r  MINESWEEP/TIMER/COUNT_DOWN.lower_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39         FDCE (Prop_fdce_C_Q)         0.518     5.608 f  MINESWEEP/TIMER/COUNT_DOWN.lower_reg[2]/Q
                         net (fo=6, routed)           1.203     6.811    MINESWEEP/SEVEN_SEG/Q[2]
    SLICE_X58Y38         LUT4 (Prop_lut4_I1_O)        0.152     6.963 r  MINESWEEP/SEVEN_SEG/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.239     8.202    MINESWEEP/SEVEN_SEG/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I3_O)        0.332     8.534 r  MINESWEEP/SEVEN_SEG/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.851    10.384    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.895 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.895    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.546ns  (logic 4.022ns (47.063%)  route 4.524ns (52.937%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.572     5.093    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X50Y47         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDPE (Prop_fdpe_C_Q)         0.518     5.611 r  MINESWEEP/TILEDRIVE/tiles_reg[8]/Q
                         net (fo=1, routed)           4.524    10.135    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    13.639 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    13.639    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.475ns  (logic 3.957ns (46.688%)  route 4.518ns (53.312%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.571     5.092    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X49Y48         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDPE (Prop_fdpe_C_Q)         0.456     5.548 r  MINESWEEP/TILEDRIVE/tiles_reg[7]/Q
                         net (fo=1, routed)           4.518    10.066    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    13.567 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.567    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.293ns  (logic 3.970ns (47.878%)  route 4.322ns (52.122%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.571     5.092    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X49Y47         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.548 r  MINESWEEP/TILEDRIVE/tiles_reg[5]/Q
                         net (fo=1, routed)           4.322     9.871    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    13.385 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.385    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.186ns (45.257%)  route 0.225ns (54.743%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.564     1.447    MINESWEEP/clk_IBUF_BUFG
    SLICE_X47Y44         FDCE                                         r  MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[15]/Q
                         net (fo=6, routed)           0.225     1.813    MINESWEEP/MOVEDETECT/playerMoveSync[4]
    SLICE_X44Y43         LUT2 (Prop_lut2_I1_O)        0.045     1.858 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.858    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[4]_i_1_n_0
    SLICE_X44Y43         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[7].SYNC.syncChain_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.436ns  (logic 0.227ns (52.110%)  route 0.209ns (47.890%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.563     1.446    MINESWEEP/clk_IBUF_BUFG
    SLICE_X43Y44         FDCE                                         r  MINESWEEP/MOVE_SYNC[7].SYNC.syncChain_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDCE (Prop_fdce_C_Q)         0.128     1.574 r  MINESWEEP/MOVE_SYNC[7].SYNC.syncChain_reg[15]/Q
                         net (fo=6, routed)           0.209     1.783    MINESWEEP/MOVEDETECT/playerMoveSync[7]
    SLICE_X43Y45         LUT2 (Prop_lut2_I1_O)        0.099     1.882 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.882    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[7]_i_1_n_0
    SLICE_X43Y45         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.453ns  (logic 0.226ns (49.864%)  route 0.227ns (50.136%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.564     1.447    MINESWEEP/clk_IBUF_BUFG
    SLICE_X47Y45         FDCE                                         r  MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDCE (Prop_fdce_C_Q)         0.128     1.575 r  MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[15]/Q
                         net (fo=6, routed)           0.227     1.802    MINESWEEP/MOVEDETECT/playerMoveSync[11]
    SLICE_X45Y44         LUT2 (Prop_lut2_I1_O)        0.098     1.900 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.900    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[11]_i_1_n_0
    SLICE_X45Y44         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.467ns  (logic 0.186ns (39.838%)  route 0.281ns (60.162%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.564     1.447    MINESWEEP/clk_IBUF_BUFG
    SLICE_X47Y44         FDCE                                         r  MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[15]/Q
                         net (fo=6, routed)           0.281     1.869    MINESWEEP/MOVEDETECT/playerMoveSync[2]
    SLICE_X45Y47         LUT2 (Prop_lut2_I1_O)        0.045     1.914 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.914    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[2]_i_1_n_0
    SLICE_X45Y47         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.467ns  (logic 0.186ns (39.816%)  route 0.281ns (60.184%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.564     1.447    MINESWEEP/clk_IBUF_BUFG
    SLICE_X47Y45         FDCE                                         r  MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[15]/Q
                         net (fo=6, routed)           0.281     1.869    MINESWEEP/MOVEDETECT/playerMoveSync[12]
    SLICE_X44Y48         LUT2 (Prop_lut2_I1_O)        0.045     1.914 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.914    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[12]_i_1_n_0
    SLICE_X44Y48         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.497ns  (logic 0.209ns (42.030%)  route 0.288ns (57.970%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.565     1.448    MINESWEEP/clk_IBUF_BUFG
    SLICE_X46Y48         FDCE                                         r  MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[15]/Q
                         net (fo=6, routed)           0.288     1.900    MINESWEEP/MOVEDETECT/playerMoveSync[14]
    SLICE_X45Y48         LUT2 (Prop_lut2_I1_O)        0.045     1.945 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     1.945    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]_i_1_n_0
    SLICE_X45Y48         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[5].SYNC.syncChain_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.529ns  (logic 0.226ns (42.720%)  route 0.303ns (57.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.564     1.447    MINESWEEP/clk_IBUF_BUFG
    SLICE_X47Y44         FDCE                                         r  MINESWEEP/MOVE_SYNC[5].SYNC.syncChain_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDCE (Prop_fdce_C_Q)         0.128     1.575 r  MINESWEEP/MOVE_SYNC[5].SYNC.syncChain_reg[15]/Q
                         net (fo=6, routed)           0.303     1.878    MINESWEEP/MOVEDETECT/playerMoveSync[5]
    SLICE_X43Y46         LUT2 (Prop_lut2_I1_O)        0.098     1.976 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.976    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[5]_i_1_n_0
    SLICE_X43Y46         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.543ns  (logic 0.186ns (34.227%)  route 0.357ns (65.773%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.564     1.447    MINESWEEP/MOVEDETECT/clk_IBUF_BUFG
    SLICE_X47Y46         FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/Q
                         net (fo=56, routed)          0.357     1.946    MINESWEEP/MOVEDETECT/Q[0]
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.991 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     1.991    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[15]_i_1_n_0
    SLICE_X42Y46         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.593ns  (logic 0.186ns (31.343%)  route 0.407ns (68.657%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.564     1.447    MINESWEEP/MOVEDETECT/clk_IBUF_BUFG
    SLICE_X47Y46         FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/Q
                         net (fo=56, routed)          0.407     1.996    MINESWEEP/MOVEDETECT/Q[0]
    SLICE_X42Y47         LUT2 (Prop_lut2_I0_O)        0.045     2.041 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.041    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[1]_i_1_n_0
    SLICE_X42Y47         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.606ns  (logic 0.186ns (30.688%)  route 0.420ns (69.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.563     1.446    MINESWEEP/clk_IBUF_BUFG
    SLICE_X43Y44         FDCE                                         r  MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[15]/Q
                         net (fo=6, routed)           0.420     2.007    MINESWEEP/MOVEDETECT/playerMoveSync[6]
    SLICE_X46Y44         LUT2 (Prop_lut2_I1_O)        0.045     2.052 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.052    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[6]_i_1_n_0
    SLICE_X46Y44         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           329 Endpoints
Min Delay           329 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            MINESWEEP/finalBombLocations_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.682ns  (logic 2.735ns (28.247%)  route 6.947ns (71.753%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=3, routed)           3.682     5.132    MINESWEEP/MOVEDETECT/sw_IBUF[4]
    SLICE_X44Y44         LUT6 (Prop_lut6_I1_O)        0.124     5.256 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_3/O
                         net (fo=1, routed)           0.000     5.256    MINESWEEP/MOVEDETECT/nextState2_carry_i_3_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.806 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.806    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.963 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=3, routed)           0.976     6.939    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X47Y47         LUT6 (Prop_lut6_I5_O)        0.329     7.268 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_2/O
                         net (fo=5, routed)           1.046     8.314    MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]_0
    SLICE_X53Y47         LUT2 (Prop_lut2_I1_O)        0.124     8.438 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_1/O
                         net (fo=16, routed)          1.243     9.682    MINESWEEP/finalBombLocations0
    SLICE_X50Y51         FDCE                                         r  MINESWEEP/finalBombLocations_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.443     4.784    MINESWEEP/clk_IBUF_BUFG
    SLICE_X50Y51         FDCE                                         r  MINESWEEP/finalBombLocations_reg[13]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            MINESWEEP/finalBombLocations_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.632ns  (logic 2.735ns (28.392%)  route 6.897ns (71.608%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=3, routed)           3.682     5.132    MINESWEEP/MOVEDETECT/sw_IBUF[4]
    SLICE_X44Y44         LUT6 (Prop_lut6_I1_O)        0.124     5.256 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_3/O
                         net (fo=1, routed)           0.000     5.256    MINESWEEP/MOVEDETECT/nextState2_carry_i_3_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.806 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.806    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.963 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=3, routed)           0.976     6.939    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X47Y47         LUT6 (Prop_lut6_I5_O)        0.329     7.268 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_2/O
                         net (fo=5, routed)           1.046     8.314    MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]_0
    SLICE_X53Y47         LUT2 (Prop_lut2_I1_O)        0.124     8.438 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_1/O
                         net (fo=16, routed)          1.194     9.632    MINESWEEP/finalBombLocations0
    SLICE_X51Y50         FDCE                                         r  MINESWEEP/finalBombLocations_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.443     4.784    MINESWEEP/clk_IBUF_BUFG
    SLICE_X51Y50         FDCE                                         r  MINESWEEP/finalBombLocations_reg[0]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            MINESWEEP/finalBombLocations_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.632ns  (logic 2.735ns (28.392%)  route 6.897ns (71.608%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=3, routed)           3.682     5.132    MINESWEEP/MOVEDETECT/sw_IBUF[4]
    SLICE_X44Y44         LUT6 (Prop_lut6_I1_O)        0.124     5.256 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_3/O
                         net (fo=1, routed)           0.000     5.256    MINESWEEP/MOVEDETECT/nextState2_carry_i_3_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.806 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.806    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.963 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=3, routed)           0.976     6.939    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X47Y47         LUT6 (Prop_lut6_I5_O)        0.329     7.268 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_2/O
                         net (fo=5, routed)           1.046     8.314    MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]_0
    SLICE_X53Y47         LUT2 (Prop_lut2_I1_O)        0.124     8.438 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_1/O
                         net (fo=16, routed)          1.194     9.632    MINESWEEP/finalBombLocations0
    SLICE_X51Y50         FDCE                                         r  MINESWEEP/finalBombLocations_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.443     4.784    MINESWEEP/clk_IBUF_BUFG
    SLICE_X51Y50         FDCE                                         r  MINESWEEP/finalBombLocations_reg[10]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            MINESWEEP/finalBombLocations_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.632ns  (logic 2.735ns (28.392%)  route 6.897ns (71.608%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=3, routed)           3.682     5.132    MINESWEEP/MOVEDETECT/sw_IBUF[4]
    SLICE_X44Y44         LUT6 (Prop_lut6_I1_O)        0.124     5.256 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_3/O
                         net (fo=1, routed)           0.000     5.256    MINESWEEP/MOVEDETECT/nextState2_carry_i_3_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.806 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.806    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.963 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=3, routed)           0.976     6.939    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X47Y47         LUT6 (Prop_lut6_I5_O)        0.329     7.268 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_2/O
                         net (fo=5, routed)           1.046     8.314    MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]_0
    SLICE_X53Y47         LUT2 (Prop_lut2_I1_O)        0.124     8.438 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_1/O
                         net (fo=16, routed)          1.194     9.632    MINESWEEP/finalBombLocations0
    SLICE_X51Y50         FDCE                                         r  MINESWEEP/finalBombLocations_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.443     4.784    MINESWEEP/clk_IBUF_BUFG
    SLICE_X51Y50         FDCE                                         r  MINESWEEP/finalBombLocations_reg[12]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            MINESWEEP/finalBombLocations_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.632ns  (logic 2.735ns (28.392%)  route 6.897ns (71.608%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=3, routed)           3.682     5.132    MINESWEEP/MOVEDETECT/sw_IBUF[4]
    SLICE_X44Y44         LUT6 (Prop_lut6_I1_O)        0.124     5.256 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_3/O
                         net (fo=1, routed)           0.000     5.256    MINESWEEP/MOVEDETECT/nextState2_carry_i_3_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.806 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.806    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.963 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=3, routed)           0.976     6.939    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X47Y47         LUT6 (Prop_lut6_I5_O)        0.329     7.268 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_2/O
                         net (fo=5, routed)           1.046     8.314    MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]_0
    SLICE_X53Y47         LUT2 (Prop_lut2_I1_O)        0.124     8.438 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_1/O
                         net (fo=16, routed)          1.194     9.632    MINESWEEP/finalBombLocations0
    SLICE_X51Y50         FDCE                                         r  MINESWEEP/finalBombLocations_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.443     4.784    MINESWEEP/clk_IBUF_BUFG
    SLICE_X51Y50         FDCE                                         r  MINESWEEP/finalBombLocations_reg[14]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            MINESWEEP/finalBombLocations_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.632ns  (logic 2.735ns (28.392%)  route 6.897ns (71.608%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=3, routed)           3.682     5.132    MINESWEEP/MOVEDETECT/sw_IBUF[4]
    SLICE_X44Y44         LUT6 (Prop_lut6_I1_O)        0.124     5.256 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_3/O
                         net (fo=1, routed)           0.000     5.256    MINESWEEP/MOVEDETECT/nextState2_carry_i_3_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.806 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.806    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.963 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=3, routed)           0.976     6.939    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X47Y47         LUT6 (Prop_lut6_I5_O)        0.329     7.268 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_2/O
                         net (fo=5, routed)           1.046     8.314    MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]_0
    SLICE_X53Y47         LUT2 (Prop_lut2_I1_O)        0.124     8.438 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_1/O
                         net (fo=16, routed)          1.194     9.632    MINESWEEP/finalBombLocations0
    SLICE_X51Y50         FDCE                                         r  MINESWEEP/finalBombLocations_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.443     4.784    MINESWEEP/clk_IBUF_BUFG
    SLICE_X51Y50         FDCE                                         r  MINESWEEP/finalBombLocations_reg[15]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            MINESWEEP/finalBombLocations_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.632ns  (logic 2.735ns (28.392%)  route 6.897ns (71.608%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=3, routed)           3.682     5.132    MINESWEEP/MOVEDETECT/sw_IBUF[4]
    SLICE_X44Y44         LUT6 (Prop_lut6_I1_O)        0.124     5.256 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_3/O
                         net (fo=1, routed)           0.000     5.256    MINESWEEP/MOVEDETECT/nextState2_carry_i_3_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.806 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.806    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.963 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=3, routed)           0.976     6.939    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X47Y47         LUT6 (Prop_lut6_I5_O)        0.329     7.268 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_2/O
                         net (fo=5, routed)           1.046     8.314    MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]_0
    SLICE_X53Y47         LUT2 (Prop_lut2_I1_O)        0.124     8.438 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_1/O
                         net (fo=16, routed)          1.194     9.632    MINESWEEP/finalBombLocations0
    SLICE_X51Y50         FDCE                                         r  MINESWEEP/finalBombLocations_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.443     4.784    MINESWEEP/clk_IBUF_BUFG
    SLICE_X51Y50         FDCE                                         r  MINESWEEP/finalBombLocations_reg[2]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            MINESWEEP/finalBombLocations_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.337ns  (logic 2.735ns (29.288%)  route 6.603ns (70.712%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=3, routed)           3.682     5.132    MINESWEEP/MOVEDETECT/sw_IBUF[4]
    SLICE_X44Y44         LUT6 (Prop_lut6_I1_O)        0.124     5.256 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_3/O
                         net (fo=1, routed)           0.000     5.256    MINESWEEP/MOVEDETECT/nextState2_carry_i_3_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.806 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.806    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.963 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=3, routed)           0.976     6.939    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X47Y47         LUT6 (Prop_lut6_I5_O)        0.329     7.268 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_2/O
                         net (fo=5, routed)           1.046     8.314    MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]_0
    SLICE_X53Y47         LUT2 (Prop_lut2_I1_O)        0.124     8.438 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_1/O
                         net (fo=16, routed)          0.899     9.337    MINESWEEP/finalBombLocations0
    SLICE_X51Y49         FDCE                                         r  MINESWEEP/finalBombLocations_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.453     4.794    MINESWEEP/clk_IBUF_BUFG
    SLICE_X51Y49         FDCE                                         r  MINESWEEP/finalBombLocations_reg[11]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            MINESWEEP/finalBombLocations_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.337ns  (logic 2.735ns (29.288%)  route 6.603ns (70.712%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=3, routed)           3.682     5.132    MINESWEEP/MOVEDETECT/sw_IBUF[4]
    SLICE_X44Y44         LUT6 (Prop_lut6_I1_O)        0.124     5.256 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_3/O
                         net (fo=1, routed)           0.000     5.256    MINESWEEP/MOVEDETECT/nextState2_carry_i_3_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.806 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.806    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.963 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=3, routed)           0.976     6.939    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X47Y47         LUT6 (Prop_lut6_I5_O)        0.329     7.268 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_2/O
                         net (fo=5, routed)           1.046     8.314    MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]_0
    SLICE_X53Y47         LUT2 (Prop_lut2_I1_O)        0.124     8.438 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_1/O
                         net (fo=16, routed)          0.899     9.337    MINESWEEP/finalBombLocations0
    SLICE_X51Y49         FDCE                                         r  MINESWEEP/finalBombLocations_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.453     4.794    MINESWEEP/clk_IBUF_BUFG
    SLICE_X51Y49         FDCE                                         r  MINESWEEP/finalBombLocations_reg[1]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            MINESWEEP/finalBombLocations_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.337ns  (logic 2.735ns (29.288%)  route 6.603ns (70.712%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=3, routed)           3.682     5.132    MINESWEEP/MOVEDETECT/sw_IBUF[4]
    SLICE_X44Y44         LUT6 (Prop_lut6_I1_O)        0.124     5.256 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_3/O
                         net (fo=1, routed)           0.000     5.256    MINESWEEP/MOVEDETECT/nextState2_carry_i_3_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.806 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.806    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.963 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=3, routed)           0.976     6.939    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X47Y47         LUT6 (Prop_lut6_I5_O)        0.329     7.268 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_2/O
                         net (fo=5, routed)           1.046     8.314    MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]_0
    SLICE_X53Y47         LUT2 (Prop_lut2_I1_O)        0.124     8.438 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_1/O
                         net (fo=16, routed)          0.899     9.337    MINESWEEP/finalBombLocations0
    SLICE_X51Y49         FDCE                                         r  MINESWEEP/finalBombLocations_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.453     4.794    MINESWEEP/clk_IBUF_BUFG
    SLICE_X51Y49         FDCE                                         r  MINESWEEP/finalBombLocations_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[9].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.812ns  (logic 0.220ns (27.128%)  route 0.592ns (72.872%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=3, routed)           0.592     0.812    MINESWEEP/sw_IBUF[9]
    SLICE_X52Y44         SRL16E                                       r  MINESWEEP/MOVE_SYNC[9].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.837     1.964    MINESWEEP/clk_IBUF_BUFG
    SLICE_X52Y44         SRL16E                                       r  MINESWEEP/MOVE_SYNC[9].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.829ns  (logic 0.221ns (26.653%)  route 0.608ns (73.347%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[13]_inst/O
                         net (fo=3, routed)           0.608     0.829    MINESWEEP/sw_IBUF[13]
    SLICE_X52Y46         SRL16E                                       r  MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.837     1.964    MINESWEEP/clk_IBUF_BUFG
    SLICE_X52Y46         SRL16E                                       r  MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.840ns  (logic 0.223ns (26.498%)  route 0.617ns (73.502%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=3, routed)           0.617     0.840    MINESWEEP/sw_IBUF[8]
    SLICE_X52Y44         SRL16E                                       r  MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.837     1.964    MINESWEEP/clk_IBUF_BUFG
    SLICE_X52Y44         SRL16E                                       r  MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK

Slack:                    inf
  Source:                 MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.872ns  (logic 0.507ns (58.151%)  route 0.365ns (41.849%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         LDCE                         0.000     0.000 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[12]/G
    SLICE_X44Y48         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[12]/Q
                         net (fo=3, routed)           0.199     0.419    MINESWEEP/MOVEDETECT/p_0_in6_in
    SLICE_X44Y45         LUT6 (Prop_lut6_I0_O)        0.045     0.464 r  MINESWEEP/MOVEDETECT/nextState2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.464    MINESWEEP/MOVEDETECT/nextState2_carry__0_i_2_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.592 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=3, routed)           0.166     0.758    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X47Y46         LUT6 (Prop_lut6_I1_O)        0.114     0.872 r  MINESWEEP/MOVEDETECT/FSM_sequential_currState[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.872    MINESWEEP/MOVEDETECT/nextState[1]
    SLICE_X47Y46         FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.834     1.961    MINESWEEP/MOVEDETECT/clk_IBUF_BUFG
    SLICE_X47Y46         FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[1]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[15].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.951ns  (logic 0.224ns (23.588%)  route 0.726ns (76.412%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=3, routed)           0.726     0.951    MINESWEEP/sw_IBUF[15]
    SLICE_X46Y46         SRL16E                                       r  MINESWEEP/MOVE_SYNC[15].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.834     1.961    MINESWEEP/clk_IBUF_BUFG
    SLICE_X46Y46         SRL16E                                       r  MINESWEEP/MOVE_SYNC[15].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.953ns  (logic 0.226ns (23.699%)  route 0.727ns (76.301%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sw_IBUF[10]_inst/O
                         net (fo=3, routed)           0.727     0.953    MINESWEEP/sw_IBUF[10]
    SLICE_X46Y46         SRL16E                                       r  MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.834     1.961    MINESWEEP/clk_IBUF_BUFG
    SLICE_X46Y46         SRL16E                                       r  MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.048ns  (logic 0.237ns (22.569%)  route 0.812ns (77.431%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=3, routed)           0.812     1.048    MINESWEEP/sw_IBUF[12]
    SLICE_X46Y43         SRL16E                                       r  MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.834     1.961    MINESWEEP/clk_IBUF_BUFG
    SLICE_X46Y43         SRL16E                                       r  MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.068ns  (logic 0.223ns (20.914%)  route 0.844ns (79.086%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=3, routed)           0.844     1.068    MINESWEEP/sw_IBUF[14]
    SLICE_X46Y46         SRL16E                                       r  MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.834     1.961    MINESWEEP/clk_IBUF_BUFG
    SLICE_X46Y46         SRL16E                                       r  MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.090ns  (logic 0.232ns (21.263%)  route 0.858ns (78.737%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[11]_inst/O
                         net (fo=3, routed)           0.858     1.090    MINESWEEP/sw_IBUF[11]
    SLICE_X42Y44         SRL16E                                       r  MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.833     1.960    MINESWEEP/clk_IBUF_BUFG
    SLICE_X42Y44         SRL16E                                       r  MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK

Slack:                    inf
  Source:                 MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            MINESWEEP/FIRST_MOVE.first_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.396ns  (logic 0.552ns (39.539%)  route 0.844ns (60.461%))
  Logic Levels:           5  (CARRY4=1 LDCE=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         LDCE                         0.000     0.000 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[12]/G
    SLICE_X44Y48         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[12]/Q
                         net (fo=3, routed)           0.167     0.387    MINESWEEP/MOVEDETECT/p_0_in6_in
    SLICE_X45Y46         LUT6 (Prop_lut6_I2_O)        0.045     0.432 r  MINESWEEP/MOVEDETECT/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.432    MINESWEEP/MOVEDETECT/i__carry__0_i_2_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.560 f  MINESWEEP/MOVEDETECT/nextState2_inferred__0/i__carry__0/CO[1]
                         net (fo=3, routed)           0.155     0.715    MINESWEEP/MOVEDETECT/nextState20_out
    SLICE_X47Y47         LUT6 (Prop_lut6_I4_O)        0.114     0.829 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_2/O
                         net (fo=5, routed)           0.522     1.351    MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]_0
    SLICE_X54Y47         LUT3 (Prop_lut3_I1_O)        0.045     1.396 r  MINESWEEP/MOVEDETECT/FIRST_MOVE.first[0]_i_1/O
                         net (fo=1, routed)           0.000     1.396    MINESWEEP/MOVEDETECT_n_5
    SLICE_X54Y47         FDCE                                         r  MINESWEEP/FIRST_MOVE.first_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.838     1.965    MINESWEEP/clk_IBUF_BUFG
    SLICE_X54Y47         FDCE                                         r  MINESWEEP/FIRST_MOVE.first_reg[0]/C





