module top_module();
    logic [1:0]in;
    logic out;
    andgate u1(.in(in),.out(out));
    initial
        begin
            in=2'b00;#10;
            in=2'b01;#10;
            in=2'b10;#10;
            in=2'b11;#10;
        end

endmodule
