library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity comparator is 
Port ( A, B 	: in std_logic_vector(3 downto 0);
AgtBplusOne : out std_logic;
AgteBplusOne : out std_logic;
AltBplusOne : out std_logic;
AlteBplusOne : out std_logic;
AeqBplusOne : out std_logic;
overflow : out std_logic;);

end comparator;

ARCHITECTURE Structural of comparator is
	signal Bplus1 : std_logic_vector(4 downto 0);
	
	
BEGIN
	Bplus1 <= unsigned(B) + 1;
	