
ECE400_Screen2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008fa4  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001f24  080090b8  080090b8  0000a0b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800afdc  0800afdc  0000c1e8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800afdc  0800afdc  0000bfdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800afe4  0800afe4  0000c1e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800afe4  0800afe4  0000bfe4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800afe8  0800afe8  0000bfe8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  0800afec  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000136c  200001e8  0800b1d4  0000c1e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001554  0800b1d4  0000c554  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c1e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011afc  00000000  00000000  0000c211  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000288a  00000000  00000000  0001dd0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001138  00000000  00000000  00020598  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00019195  00000000  00000000  000216d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00013423  00000000  00000000  0003a865  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000940fa  00000000  00000000  0004dc88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  000e1d82  2**0
                  CONTENTS, READONLY
 19 .debug_rnglists 00000d59  00000000  00000000  000e1dc5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005a38  00000000  00000000  000e2b20  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  000e8558  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e8 	.word	0x200001e8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800909c 	.word	0x0800909c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001ec 	.word	0x200001ec
 800014c:	0800909c 	.word	0x0800909c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	@ 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000d96:	2afd      	cmp	r2, #253	@ 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	@ 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	@ 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	@ 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <HAL_TIM_PeriodElapsedCallback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
volatile uint8_t tim4Flag=0;
volatile uint8_t counter=0;
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	b083      	sub	sp, #12
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
  // Check if the interrupt is from your timer
  if (htim->Instance == TIM2)
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000ff4:	d102      	bne.n	8000ffc <HAL_TIM_PeriodElapsedCallback+0x18>
  {
	  tim4Flag = 1;
 8000ff6:	4b04      	ldr	r3, [pc, #16]	@ (8001008 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8000ff8:	2201      	movs	r2, #1
 8000ffa:	701a      	strb	r2, [r3, #0]
  }

}
 8000ffc:	bf00      	nop
 8000ffe:	370c      	adds	r7, #12
 8001000:	46bd      	mov	sp, r7
 8001002:	bc80      	pop	{r7}
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop
 8001008:	200003ec 	.word	0x200003ec

0800100c <adc_read_channel>:


static uint32_t adc_read_channel(uint32_t channel, uint32_t sample_time) {
 800100c:	b580      	push	{r7, lr}
 800100e:	b086      	sub	sp, #24
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
 8001014:	6039      	str	r1, [r7, #0]
    ADC_ChannelConfTypeDef sConfig = {0};
 8001016:	f107 0308 	add.w	r3, r7, #8
 800101a:	2200      	movs	r2, #0
 800101c:	601a      	str	r2, [r3, #0]
 800101e:	605a      	str	r2, [r3, #4]
 8001020:	609a      	str	r2, [r3, #8]
    sConfig.Channel = channel;
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	60bb      	str	r3, [r7, #8]
    sConfig.Rank = ADC_REGULAR_RANK_1;
 8001026:	2301      	movs	r3, #1
 8001028:	60fb      	str	r3, [r7, #12]
    sConfig.SamplingTime = sample_time;
 800102a:	683b      	ldr	r3, [r7, #0]
 800102c:	613b      	str	r3, [r7, #16]
    HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 800102e:	f107 0308 	add.w	r3, r7, #8
 8001032:	4619      	mov	r1, r3
 8001034:	480b      	ldr	r0, [pc, #44]	@ (8001064 <adc_read_channel+0x58>)
 8001036:	f002 fadd 	bl	80035f4 <HAL_ADC_ConfigChannel>

    HAL_ADC_Start(&hadc1);
 800103a:	480a      	ldr	r0, [pc, #40]	@ (8001064 <adc_read_channel+0x58>)
 800103c:	f002 f8ee 	bl	800321c <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8001040:	f04f 31ff 	mov.w	r1, #4294967295
 8001044:	4807      	ldr	r0, [pc, #28]	@ (8001064 <adc_read_channel+0x58>)
 8001046:	f002 f9c3 	bl	80033d0 <HAL_ADC_PollForConversion>
    uint32_t raw = HAL_ADC_GetValue(&hadc1);
 800104a:	4806      	ldr	r0, [pc, #24]	@ (8001064 <adc_read_channel+0x58>)
 800104c:	f002 fac6 	bl	80035dc <HAL_ADC_GetValue>
 8001050:	6178      	str	r0, [r7, #20]
    HAL_ADC_Stop(&hadc1);
 8001052:	4804      	ldr	r0, [pc, #16]	@ (8001064 <adc_read_channel+0x58>)
 8001054:	f002 f990 	bl	8003378 <HAL_ADC_Stop>
    return raw;
 8001058:	697b      	ldr	r3, [r7, #20]
}
 800105a:	4618      	mov	r0, r3
 800105c:	3718      	adds	r7, #24
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	20000204 	.word	0x20000204

08001068 <get_temp>:

float get_temp(void)
{
 8001068:	b590      	push	{r4, r7, lr}
 800106a:	b089      	sub	sp, #36	@ 0x24
 800106c:	af00      	add	r7, sp, #0
	// Enable the internal temperature sensor + Vrefint
	// On F1, HAL enables TSVREFE when selecting ADC_CHANNEL_TEMPSENSOR/VREFINT,
	// but give it time to stabilize.
	HAL_Delay(10); // ~10 ms stabilization (conservative)
 800106e:	200a      	movs	r0, #10
 8001070:	f001 ffd8 	bl	8003024 <HAL_Delay>

	// 1) Read VREFINT to estimate VDDA
	uint32_t raw_vref = adc_read_channel(ADC_CHANNEL_VREFINT, ADC_SAMPLETIME_239CYCLES_5);
 8001074:	2107      	movs	r1, #7
 8001076:	2011      	movs	r0, #17
 8001078:	f7ff ffc8 	bl	800100c <adc_read_channel>
 800107c:	61f8      	str	r0, [r7, #28]
	// Typical VREFINT is ~1.20 V
	const float VREFINT_TYP = 1.20f;
 800107e:	4b1f      	ldr	r3, [pc, #124]	@ (80010fc <get_temp+0x94>)
 8001080:	61bb      	str	r3, [r7, #24]
	float vdda = VREFINT_TYP * 4095.0f / (float)raw_vref;
 8001082:	491f      	ldr	r1, [pc, #124]	@ (8001100 <get_temp+0x98>)
 8001084:	69b8      	ldr	r0, [r7, #24]
 8001086:	f7ff fe5d 	bl	8000d44 <__aeabi_fmul>
 800108a:	4603      	mov	r3, r0
 800108c:	461c      	mov	r4, r3
 800108e:	69f8      	ldr	r0, [r7, #28]
 8001090:	f7ff fe00 	bl	8000c94 <__aeabi_ui2f>
 8001094:	4603      	mov	r3, r0
 8001096:	4619      	mov	r1, r3
 8001098:	4620      	mov	r0, r4
 800109a:	f7ff ff07 	bl	8000eac <__aeabi_fdiv>
 800109e:	4603      	mov	r3, r0
 80010a0:	617b      	str	r3, [r7, #20]

	// 2) Read temperature sensor (requires long sampling time)
	uint32_t raw_temp = adc_read_channel(ADC_CHANNEL_TEMPSENSOR, ADC_SAMPLETIME_239CYCLES_5);
 80010a2:	2107      	movs	r1, #7
 80010a4:	2010      	movs	r0, #16
 80010a6:	f7ff ffb1 	bl	800100c <adc_read_channel>
 80010aa:	6138      	str	r0, [r7, #16]
	float Vsense = vdda * (float)raw_temp / 4095.0f;
 80010ac:	6938      	ldr	r0, [r7, #16]
 80010ae:	f7ff fdf1 	bl	8000c94 <__aeabi_ui2f>
 80010b2:	4603      	mov	r3, r0
 80010b4:	6979      	ldr	r1, [r7, #20]
 80010b6:	4618      	mov	r0, r3
 80010b8:	f7ff fe44 	bl	8000d44 <__aeabi_fmul>
 80010bc:	4603      	mov	r3, r0
 80010be:	4910      	ldr	r1, [pc, #64]	@ (8001100 <get_temp+0x98>)
 80010c0:	4618      	mov	r0, r3
 80010c2:	f7ff fef3 	bl	8000eac <__aeabi_fdiv>
 80010c6:	4603      	mov	r3, r0
 80010c8:	60fb      	str	r3, [r7, #12]

	// 3) Convert to C using correct sign
	const float V25 = 1.43f;       // typ at 25C
 80010ca:	4b0e      	ldr	r3, [pc, #56]	@ (8001104 <get_temp+0x9c>)
 80010cc:	60bb      	str	r3, [r7, #8]
	const float AvgSlope = 0.0043f; // 4.3 mV/C (positive constant)
 80010ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001108 <get_temp+0xa0>)
 80010d0:	607b      	str	r3, [r7, #4]
	float temp_c = 25.0f + (V25 - Vsense) / AvgSlope;
 80010d2:	68f9      	ldr	r1, [r7, #12]
 80010d4:	68b8      	ldr	r0, [r7, #8]
 80010d6:	f7ff fd2b 	bl	8000b30 <__aeabi_fsub>
 80010da:	4603      	mov	r3, r0
 80010dc:	6879      	ldr	r1, [r7, #4]
 80010de:	4618      	mov	r0, r3
 80010e0:	f7ff fee4 	bl	8000eac <__aeabi_fdiv>
 80010e4:	4603      	mov	r3, r0
 80010e6:	4909      	ldr	r1, [pc, #36]	@ (800110c <get_temp+0xa4>)
 80010e8:	4618      	mov	r0, r3
 80010ea:	f7ff fd23 	bl	8000b34 <__addsf3>
 80010ee:	4603      	mov	r3, r0
 80010f0:	603b      	str	r3, [r7, #0]

	return temp_c;
 80010f2:	683b      	ldr	r3, [r7, #0]
}
 80010f4:	4618      	mov	r0, r3
 80010f6:	3724      	adds	r7, #36	@ 0x24
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd90      	pop	{r4, r7, pc}
 80010fc:	3f99999a 	.word	0x3f99999a
 8001100:	457ff000 	.word	0x457ff000
 8001104:	3fb70a3d 	.word	0x3fb70a3d
 8001108:	3b8ce704 	.word	0x3b8ce704
 800110c:	41c80000 	.word	0x41c80000

08001110 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b0a2      	sub	sp, #136	@ 0x88
 8001114:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001116:	f001 ff23 	bl	8002f60 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800111a:	f000 fa65 	bl	80015e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800111e:	f000 fc95 	bl	8001a4c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001122:	f000 fc69 	bl	80019f8 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8001126:	f000 fb37 	bl	8001798 <MX_SPI1_Init>
  MX_ADC1_Init();
 800112a:	f000 fab9 	bl	80016a0 <MX_ADC1_Init>
  MX_TIM3_Init();
 800112e:	f000 fbed 	bl	800190c <MX_TIM3_Init>
  MX_ADC2_Init();
 8001132:	f000 faf3 	bl	800171c <MX_ADC2_Init>
  MX_SPI2_Init();
 8001136:	f000 fb65 	bl	8001804 <MX_SPI2_Init>
  MX_TIM2_Init();
 800113a:	f000 fb99 	bl	8001870 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_Delay(1000);
 800113e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001142:	f001 ff6f 	bl	8003024 <HAL_Delay>
  HAL_TIM_Base_Start_IT(&htim2);
 8001146:	48cd      	ldr	r0, [pc, #820]	@ (800147c <main+0x36c>)
 8001148:	f004 fa2c 	bl	80055a4 <HAL_TIM_Base_Start_IT>
  Displ_Init(Displ_Orientat_90);		// initialize the display and set the initial display orientation (here is orientaton: 0) - THIS FUNCTION MUST PRECEED ANY OTHER DISPLAY FUNCTION CALL.
 800114c:	2001      	movs	r0, #1
 800114e:	f001 fae3 	bl	8002718 <Displ_Init>
  Displ_CLS(MAGENTA);					// after initialization (above) and before turning on backlight (below), you can draw the initial display appearance. (here I'm just clearing display with a black background)
 8001152:	f64f 001f 	movw	r0, #63519	@ 0xf81f
 8001156:	f001 fc21 	bl	800299c <Displ_CLS>
  Displ_BackLight('I');  			// initialize backlight and turn it on at init level
 800115a:	2049      	movs	r0, #73	@ 0x49
 800115c:	f001 feac 	bl	8002eb8 <Displ_BackLight>
  MX_ADC1_Init();
 8001160:	f000 fa9e 	bl	80016a0 <MX_ADC1_Init>
//  tls_temp = HAL_ADC_GetValue(&hadc1);

  HAL_GPIO_WritePin(DISPL_LED_GPIO_Port, DISPL_LED_Pin, 1);
 8001164:	2201      	movs	r2, #1
 8001166:	2101      	movs	r1, #1
 8001168:	48c5      	ldr	r0, [pc, #788]	@ (8001480 <main+0x370>)
 800116a:	f002 fe80 	bl	8003e6e <HAL_GPIO_WritePin>

  max31856_t therm = {&hspi2, {THERM_CS_GPIO_Port, THERM_CS_Pin}};
 800116e:	f107 0310 	add.w	r3, r7, #16
 8001172:	2220      	movs	r2, #32
 8001174:	2100      	movs	r1, #0
 8001176:	4618      	mov	r0, r3
 8001178:	f005 feb7 	bl	8006eea <memset>
 800117c:	4bc1      	ldr	r3, [pc, #772]	@ (8001484 <main+0x374>)
 800117e:	613b      	str	r3, [r7, #16]
 8001180:	4bc1      	ldr	r3, [pc, #772]	@ (8001488 <main+0x378>)
 8001182:	617b      	str	r3, [r7, #20]
 8001184:	2310      	movs	r3, #16
 8001186:	833b      	strh	r3, [r7, #24]
  max31856_init(&therm);
 8001188:	f107 0310 	add.w	r3, r7, #16
 800118c:	4618      	mov	r0, r3
 800118e:	f000 fcf5 	bl	8001b7c <max31856_init>
  max31856_set_noise_filter(&therm, CR0_FILTER_OUT_60Hz);
 8001192:	f107 0310 	add.w	r3, r7, #16
 8001196:	2100      	movs	r1, #0
 8001198:	4618      	mov	r0, r3
 800119a:	f000 fd35 	bl	8001c08 <max31856_set_noise_filter>
  max31856_set_cold_junction_enable(&therm, CR0_CJ_ENABLED);
 800119e:	f107 0310 	add.w	r3, r7, #16
 80011a2:	2100      	movs	r1, #0
 80011a4:	4618      	mov	r0, r3
 80011a6:	f000 fd52 	bl	8001c4e <max31856_set_cold_junction_enable>
  max31856_set_thermocouple_type(&therm, CR1_TC_TYPE_K);
 80011aa:	f107 0310 	add.w	r3, r7, #16
 80011ae:	2103      	movs	r1, #3
 80011b0:	4618      	mov	r0, r3
 80011b2:	f000 fd6f 	bl	8001c94 <max31856_set_thermocouple_type>
  max31856_set_average_samples(&therm, CR1_AVG_TC_SAMPLES_2);
 80011b6:	f107 0310 	add.w	r3, r7, #16
 80011ba:	2101      	movs	r1, #1
 80011bc:	4618      	mov	r0, r3
 80011be:	f000 fd8c 	bl	8001cda <max31856_set_average_samples>
  max31856_set_open_circuit_fault_detection(&therm, CR0_OC_DETECT_ENABLED_TC_LESS_2ms);
 80011c2:	f107 0310 	add.w	r3, r7, #16
 80011c6:	2102      	movs	r1, #2
 80011c8:	4618      	mov	r0, r3
 80011ca:	f000 fdda 	bl	8001d82 <max31856_set_open_circuit_fault_detection>
  max31856_set_conversion_mode(&therm, CR0_CONV_CONTINUOUS);
 80011ce:	f107 0310 	add.w	r3, r7, #16
 80011d2:	2101      	movs	r1, #1
 80011d4:	4618      	mov	r0, r3
 80011d6:	f000 fcf4 	bl	8001bc2 <max31856_set_conversion_mode>

  max31856_read_fault(&therm);
 80011da:	f107 0310 	add.w	r3, r7, #16
 80011de:	4618      	mov	r0, r3
 80011e0:	f000 fdf2 	bl	8001dc8 <max31856_read_fault>
  if (therm.sr.val) {
 80011e4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80011e8:	b2db      	uxtb	r3, r3
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d013      	beq.n	8001216 <main+0x106>
	  /* Handle thermocouple error */
	  Displ_CString(1, 100, 10, 100+24, "Fault :(", Font24, 1, WHITE, BLACK);
 80011ee:	2300      	movs	r3, #0
 80011f0:	9306      	str	r3, [sp, #24]
 80011f2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80011f6:	9305      	str	r3, [sp, #20]
 80011f8:	2301      	movs	r3, #1
 80011fa:	9304      	str	r3, [sp, #16]
 80011fc:	4aa3      	ldr	r2, [pc, #652]	@ (800148c <main+0x37c>)
 80011fe:	ab01      	add	r3, sp, #4
 8001200:	ca07      	ldmia	r2, {r0, r1, r2}
 8001202:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8001206:	4ba2      	ldr	r3, [pc, #648]	@ (8001490 <main+0x380>)
 8001208:	9300      	str	r3, [sp, #0]
 800120a:	237c      	movs	r3, #124	@ 0x7c
 800120c:	220a      	movs	r2, #10
 800120e:	2164      	movs	r1, #100	@ 0x64
 8001210:	2001      	movs	r0, #1
 8001212:	f001 fd65 	bl	8002ce0 <Displ_CString>
  }
    float therm_temp = max31856_read_TC_temp(&therm);
 8001216:	f107 0310 	add.w	r3, r7, #16
 800121a:	4618      	mov	r0, r3
 800121c:	f000 fd80 	bl	8001d20 <max31856_read_TC_temp>
 8001220:	6638      	str	r0, [r7, #96]	@ 0x60

  uint8_t buf[3];
  max31856_read_nregisters(&therm, 0x0C, buf, 3);
 8001222:	f107 020c 	add.w	r2, r7, #12
 8001226:	f107 0010 	add.w	r0, r7, #16
 800122a:	2303      	movs	r3, #3
 800122c:	210c      	movs	r1, #12
 800122e:	f000 fe33 	bl	8001e98 <max31856_read_nregisters>
  sprintf(word, "Raw TC: %02X %02X %02X", buf[0], buf[1], buf[2]);
 8001232:	7b3b      	ldrb	r3, [r7, #12]
 8001234:	461a      	mov	r2, r3
 8001236:	7b7b      	ldrb	r3, [r7, #13]
 8001238:	4619      	mov	r1, r3
 800123a:	7bbb      	ldrb	r3, [r7, #14]
 800123c:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 8001240:	9300      	str	r3, [sp, #0]
 8001242:	460b      	mov	r3, r1
 8001244:	4993      	ldr	r1, [pc, #588]	@ (8001494 <main+0x384>)
 8001246:	f005 fdeb 	bl	8006e20 <siprintf>
  Displ_CString(1, 100, 10, 100+24, word, Font24, 1, WHITE, BLACK);
 800124a:	2300      	movs	r3, #0
 800124c:	9306      	str	r3, [sp, #24]
 800124e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001252:	9305      	str	r3, [sp, #20]
 8001254:	2301      	movs	r3, #1
 8001256:	9304      	str	r3, [sp, #16]
 8001258:	4a8c      	ldr	r2, [pc, #560]	@ (800148c <main+0x37c>)
 800125a:	ab01      	add	r3, sp, #4
 800125c:	ca07      	ldmia	r2, {r0, r1, r2}
 800125e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8001262:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001266:	9300      	str	r3, [sp, #0]
 8001268:	237c      	movs	r3, #124	@ 0x7c
 800126a:	220a      	movs	r2, #10
 800126c:	2164      	movs	r1, #100	@ 0x64
 800126e:	2001      	movs	r0, #1
 8001270:	f001 fd36 	bl	8002ce0 <Displ_CString>
  uint8_t cj[2];
  max31856_read_nregisters(&therm, 0x0A, cj, 2);
 8001274:	f107 0208 	add.w	r2, r7, #8
 8001278:	f107 0010 	add.w	r0, r7, #16
 800127c:	2302      	movs	r3, #2
 800127e:	210a      	movs	r1, #10
 8001280:	f000 fe0a 	bl	8001e98 <max31856_read_nregisters>
  sprintf(word, "CJ raw: %02X %02X", cj[0], cj[1]);
 8001284:	7a3b      	ldrb	r3, [r7, #8]
 8001286:	461a      	mov	r2, r3
 8001288:	7a7b      	ldrb	r3, [r7, #9]
 800128a:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 800128e:	4982      	ldr	r1, [pc, #520]	@ (8001498 <main+0x388>)
 8001290:	f005 fdc6 	bl	8006e20 <siprintf>
  Displ_CString(1, 125, 10, 125+24, word, Font24, 1, WHITE, BLACK);
 8001294:	2300      	movs	r3, #0
 8001296:	9306      	str	r3, [sp, #24]
 8001298:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800129c:	9305      	str	r3, [sp, #20]
 800129e:	2301      	movs	r3, #1
 80012a0:	9304      	str	r3, [sp, #16]
 80012a2:	4a7a      	ldr	r2, [pc, #488]	@ (800148c <main+0x37c>)
 80012a4:	ab01      	add	r3, sp, #4
 80012a6:	ca07      	ldmia	r2, {r0, r1, r2}
 80012a8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80012ac:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80012b0:	9300      	str	r3, [sp, #0]
 80012b2:	2395      	movs	r3, #149	@ 0x95
 80012b4:	220a      	movs	r2, #10
 80012b6:	217d      	movs	r1, #125	@ 0x7d
 80012b8:	2001      	movs	r0, #1
 80012ba:	f001 fd11 	bl	8002ce0 <Displ_CString>
  uint8_t fault;
  max31856_read_nregisters(&therm, 0x0F, &fault, 1);
 80012be:	1dfa      	adds	r2, r7, #7
 80012c0:	f107 0010 	add.w	r0, r7, #16
 80012c4:	2301      	movs	r3, #1
 80012c6:	210f      	movs	r1, #15
 80012c8:	f000 fde6 	bl	8001e98 <max31856_read_nregisters>
  sprintf(word, "Fault: 0x%02X", fault);
 80012cc:	79fb      	ldrb	r3, [r7, #7]
 80012ce:	461a      	mov	r2, r3
 80012d0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80012d4:	4971      	ldr	r1, [pc, #452]	@ (800149c <main+0x38c>)
 80012d6:	4618      	mov	r0, r3
 80012d8:	f005 fda2 	bl	8006e20 <siprintf>
  Displ_CString(1, 150, 10, 150+24, word, Font24, 1, WHITE, BLACK);
 80012dc:	2300      	movs	r3, #0
 80012de:	9306      	str	r3, [sp, #24]
 80012e0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80012e4:	9305      	str	r3, [sp, #20]
 80012e6:	2301      	movs	r3, #1
 80012e8:	9304      	str	r3, [sp, #16]
 80012ea:	4a68      	ldr	r2, [pc, #416]	@ (800148c <main+0x37c>)
 80012ec:	ab01      	add	r3, sp, #4
 80012ee:	ca07      	ldmia	r2, {r0, r1, r2}
 80012f0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80012f4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80012f8:	9300      	str	r3, [sp, #0]
 80012fa:	23ae      	movs	r3, #174	@ 0xae
 80012fc:	220a      	movs	r2, #10
 80012fe:	2196      	movs	r1, #150	@ 0x96
 8001300:	2001      	movs	r0, #1
 8001302:	f001 fced 	bl	8002ce0 <Displ_CString>
  max31856_set_conversion_mode(&therm, CR0_CONV_CONTINUOUS);
 8001306:	f107 0310 	add.w	r3, r7, #16
 800130a:	2101      	movs	r1, #1
 800130c:	4618      	mov	r0, r3
 800130e:	f000 fc58 	bl	8001bc2 <max31856_set_conversion_mode>

  HAL_Delay(200);
 8001312:	20c8      	movs	r0, #200	@ 0xc8
 8001314:	f001 fe86 	bl	8003024 <HAL_Delay>
  max31856_read_nregisters(&therm, 0x0F, &fault, 1);
 8001318:	1dfa      	adds	r2, r7, #7
 800131a:	f107 0010 	add.w	r0, r7, #16
 800131e:	2301      	movs	r3, #1
 8001320:	210f      	movs	r1, #15
 8001322:	f000 fdb9 	bl	8001e98 <max31856_read_nregisters>
  sprintf(word, "Fault delayed: 0x%02X", fault);
 8001326:	79fb      	ldrb	r3, [r7, #7]
 8001328:	461a      	mov	r2, r3
 800132a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800132e:	495c      	ldr	r1, [pc, #368]	@ (80014a0 <main+0x390>)
 8001330:	4618      	mov	r0, r3
 8001332:	f005 fd75 	bl	8006e20 <siprintf>
  Displ_CString(1, 175, 10, 175+24, word, Font24, 1, WHITE, BLACK);
 8001336:	2300      	movs	r3, #0
 8001338:	9306      	str	r3, [sp, #24]
 800133a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800133e:	9305      	str	r3, [sp, #20]
 8001340:	2301      	movs	r3, #1
 8001342:	9304      	str	r3, [sp, #16]
 8001344:	4a51      	ldr	r2, [pc, #324]	@ (800148c <main+0x37c>)
 8001346:	ab01      	add	r3, sp, #4
 8001348:	ca07      	ldmia	r2, {r0, r1, r2}
 800134a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800134e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001352:	9300      	str	r3, [sp, #0]
 8001354:	23c7      	movs	r3, #199	@ 0xc7
 8001356:	220a      	movs	r2, #10
 8001358:	21af      	movs	r1, #175	@ 0xaf
 800135a:	2001      	movs	r0, #1
 800135c:	f001 fcc0 	bl	8002ce0 <Displ_CString>
  uint8_t cfg;
  max31856_read_nregisters(&therm, 0x00, &cfg, 1);
 8001360:	1dba      	adds	r2, r7, #6
 8001362:	f107 0010 	add.w	r0, r7, #16
 8001366:	2301      	movs	r3, #1
 8001368:	2100      	movs	r1, #0
 800136a:	f000 fd95 	bl	8001e98 <max31856_read_nregisters>
  sprintf(word, "Config: 0x%02X", cfg);
 800136e:	79bb      	ldrb	r3, [r7, #6]
 8001370:	461a      	mov	r2, r3
 8001372:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001376:	494b      	ldr	r1, [pc, #300]	@ (80014a4 <main+0x394>)
 8001378:	4618      	mov	r0, r3
 800137a:	f005 fd51 	bl	8006e20 <siprintf>
  Displ_CString(1, 200, 10, 200+24, word, Font24, 1, WHITE, BLACK);
 800137e:	2300      	movs	r3, #0
 8001380:	9306      	str	r3, [sp, #24]
 8001382:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001386:	9305      	str	r3, [sp, #20]
 8001388:	2301      	movs	r3, #1
 800138a:	9304      	str	r3, [sp, #16]
 800138c:	4a3f      	ldr	r2, [pc, #252]	@ (800148c <main+0x37c>)
 800138e:	ab01      	add	r3, sp, #4
 8001390:	ca07      	ldmia	r2, {r0, r1, r2}
 8001392:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8001396:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800139a:	9300      	str	r3, [sp, #0]
 800139c:	23e0      	movs	r3, #224	@ 0xe0
 800139e:	220a      	movs	r2, #10
 80013a0:	21c8      	movs	r1, #200	@ 0xc8
 80013a2:	2001      	movs	r0, #1
 80013a4:	f001 fc9c 	bl	8002ce0 <Displ_CString>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  temp = get_temp();
 80013a8:	f7ff fe5e 	bl	8001068 <get_temp>
 80013ac:	65f8      	str	r0, [r7, #92]	@ 0x5c
	  sprintf(word, "STM32 Temp: %.2f C", temp);
 80013ae:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 80013b0:	f7ff f83a 	bl	8000428 <__aeabi_f2d>
 80013b4:	4602      	mov	r2, r0
 80013b6:	460b      	mov	r3, r1
 80013b8:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 80013bc:	493a      	ldr	r1, [pc, #232]	@ (80014a8 <main+0x398>)
 80013be:	f005 fd2f 	bl	8006e20 <siprintf>
	  Displ_CString(1, 1, 10, 24, word, Font24, 1, WHITE, BLACK);
 80013c2:	2300      	movs	r3, #0
 80013c4:	9306      	str	r3, [sp, #24]
 80013c6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80013ca:	9305      	str	r3, [sp, #20]
 80013cc:	2301      	movs	r3, #1
 80013ce:	9304      	str	r3, [sp, #16]
 80013d0:	4a2e      	ldr	r2, [pc, #184]	@ (800148c <main+0x37c>)
 80013d2:	ab01      	add	r3, sp, #4
 80013d4:	ca07      	ldmia	r2, {r0, r1, r2}
 80013d6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80013da:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80013de:	9300      	str	r3, [sp, #0]
 80013e0:	2318      	movs	r3, #24
 80013e2:	220a      	movs	r2, #10
 80013e4:	2101      	movs	r1, #1
 80013e6:	2001      	movs	r0, #1
 80013e8:	f001 fc7a 	bl	8002ce0 <Displ_CString>

	  HAL_ADC_Start(&hadc2);
 80013ec:	482f      	ldr	r0, [pc, #188]	@ (80014ac <main+0x39c>)
 80013ee:	f001 ff15 	bl	800321c <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc2, HAL_MAX_DELAY);
 80013f2:	f04f 31ff 	mov.w	r1, #4294967295
 80013f6:	482d      	ldr	r0, [pc, #180]	@ (80014ac <main+0x39c>)
 80013f8:	f001 ffea 	bl	80033d0 <HAL_ADC_PollForConversion>
	  tls_adc = HAL_ADC_GetValue(&hadc2);
 80013fc:	482b      	ldr	r0, [pc, #172]	@ (80014ac <main+0x39c>)
 80013fe:	f002 f8ed 	bl	80035dc <HAL_ADC_GetValue>
 8001402:	4603      	mov	r3, r0
 8001404:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
	  sprintf(word, "ADC Val: %5d", tls_adc);
 8001408:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 800140c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001410:	4927      	ldr	r1, [pc, #156]	@ (80014b0 <main+0x3a0>)
 8001412:	4618      	mov	r0, r3
 8001414:	f005 fd04 	bl	8006e20 <siprintf>
	  Displ_CString(1, 50, 10, 50+24, word, Font24, 1, WHITE, BLACK);
 8001418:	2300      	movs	r3, #0
 800141a:	9306      	str	r3, [sp, #24]
 800141c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001420:	9305      	str	r3, [sp, #20]
 8001422:	2301      	movs	r3, #1
 8001424:	9304      	str	r3, [sp, #16]
 8001426:	4a19      	ldr	r2, [pc, #100]	@ (800148c <main+0x37c>)
 8001428:	ab01      	add	r3, sp, #4
 800142a:	ca07      	ldmia	r2, {r0, r1, r2}
 800142c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8001430:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001434:	9300      	str	r3, [sp, #0]
 8001436:	234a      	movs	r3, #74	@ 0x4a
 8001438:	220a      	movs	r2, #10
 800143a:	2132      	movs	r1, #50	@ 0x32
 800143c:	2001      	movs	r0, #1
 800143e:	f001 fc4f 	bl	8002ce0 <Displ_CString>

	  if (tim4Flag)
 8001442:	4b1c      	ldr	r3, [pc, #112]	@ (80014b4 <main+0x3a4>)
 8001444:	781b      	ldrb	r3, [r3, #0]
 8001446:	b2db      	uxtb	r3, r3
 8001448:	2b00      	cmp	r3, #0
 800144a:	d06e      	beq.n	800152a <main+0x41a>
	  {
		  therm_temp = max31856_read_TC_temp(&therm);
 800144c:	f107 0310 	add.w	r3, r7, #16
 8001450:	4618      	mov	r0, r3
 8001452:	f000 fc65 	bl	8001d20 <max31856_read_TC_temp>
 8001456:	6638      	str	r0, [r7, #96]	@ 0x60
		sprintf(word, "TLS Temp: %.2f C", therm_temp);
 8001458:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800145a:	f7fe ffe5 	bl	8000428 <__aeabi_f2d>
 800145e:	4602      	mov	r2, r0
 8001460:	460b      	mov	r3, r1
 8001462:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 8001466:	4914      	ldr	r1, [pc, #80]	@ (80014b8 <main+0x3a8>)
 8001468:	f005 fcda 	bl	8006e20 <siprintf>
		Displ_CString(1, 25, 10, 25+24, word, Font24, 1, WHITE, BLACK);
 800146c:	2300      	movs	r3, #0
 800146e:	9306      	str	r3, [sp, #24]
 8001470:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001474:	9305      	str	r3, [sp, #20]
 8001476:	2301      	movs	r3, #1
 8001478:	e020      	b.n	80014bc <main+0x3ac>
 800147a:	bf00      	nop
 800147c:	20000314 	.word	0x20000314
 8001480:	40011000 	.word	0x40011000
 8001484:	200002bc 	.word	0x200002bc
 8001488:	40010800 	.word	0x40010800
 800148c:	20000000 	.word	0x20000000
 8001490:	080090b8 	.word	0x080090b8
 8001494:	080090c4 	.word	0x080090c4
 8001498:	080090dc 	.word	0x080090dc
 800149c:	080090f0 	.word	0x080090f0
 80014a0:	08009100 	.word	0x08009100
 80014a4:	08009118 	.word	0x08009118
 80014a8:	08009128 	.word	0x08009128
 80014ac:	20000234 	.word	0x20000234
 80014b0:	0800913c 	.word	0x0800913c
 80014b4:	200003ec 	.word	0x200003ec
 80014b8:	0800914c 	.word	0x0800914c
 80014bc:	9304      	str	r3, [sp, #16]
 80014be:	4a43      	ldr	r2, [pc, #268]	@ (80015cc <main+0x4bc>)
 80014c0:	ab01      	add	r3, sp, #4
 80014c2:	ca07      	ldmia	r2, {r0, r1, r2}
 80014c4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80014c8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80014cc:	9300      	str	r3, [sp, #0]
 80014ce:	2331      	movs	r3, #49	@ 0x31
 80014d0:	220a      	movs	r2, #10
 80014d2:	2119      	movs	r1, #25
 80014d4:	2001      	movs	r0, #1
 80014d6:	f001 fc03 	bl	8002ce0 <Displ_CString>

		sprintf(word, "%d", counter++);
 80014da:	4b3d      	ldr	r3, [pc, #244]	@ (80015d0 <main+0x4c0>)
 80014dc:	781b      	ldrb	r3, [r3, #0]
 80014de:	b2db      	uxtb	r3, r3
 80014e0:	1c5a      	adds	r2, r3, #1
 80014e2:	b2d1      	uxtb	r1, r2
 80014e4:	4a3a      	ldr	r2, [pc, #232]	@ (80015d0 <main+0x4c0>)
 80014e6:	7011      	strb	r1, [r2, #0]
 80014e8:	461a      	mov	r2, r3
 80014ea:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80014ee:	4939      	ldr	r1, [pc, #228]	@ (80015d4 <main+0x4c4>)
 80014f0:	4618      	mov	r0, r3
 80014f2:	f005 fc95 	bl	8006e20 <siprintf>
		Displ_CString(1, 295, 10, 295+24, word, Font24, 1, WHITE, BLACK);
 80014f6:	2300      	movs	r3, #0
 80014f8:	9306      	str	r3, [sp, #24]
 80014fa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80014fe:	9305      	str	r3, [sp, #20]
 8001500:	2301      	movs	r3, #1
 8001502:	9304      	str	r3, [sp, #16]
 8001504:	4a31      	ldr	r2, [pc, #196]	@ (80015cc <main+0x4bc>)
 8001506:	ab01      	add	r3, sp, #4
 8001508:	ca07      	ldmia	r2, {r0, r1, r2}
 800150a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800150e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001512:	9300      	str	r3, [sp, #0]
 8001514:	f240 133f 	movw	r3, #319	@ 0x13f
 8001518:	220a      	movs	r2, #10
 800151a:	f240 1127 	movw	r1, #295	@ 0x127
 800151e:	2001      	movs	r0, #1
 8001520:	f001 fbde 	bl	8002ce0 <Displ_CString>
		tim4Flag = 0;
 8001524:	4b2c      	ldr	r3, [pc, #176]	@ (80015d8 <main+0x4c8>)
 8001526:	2200      	movs	r2, #0
 8001528:	701a      	strb	r2, [r3, #0]
	  }

	  if(HAL_GPIO_ReadPin(BLUE_B1_GPIO_Port, BLUE_B1_Pin))
 800152a:	2101      	movs	r1, #1
 800152c:	482b      	ldr	r0, [pc, #172]	@ (80015dc <main+0x4cc>)
 800152e:	f002 fc87 	bl	8003e40 <HAL_GPIO_ReadPin>
 8001532:	4603      	mov	r3, r0
 8001534:	2b00      	cmp	r3, #0
 8001536:	f43f af37 	beq.w	80013a8 <main+0x298>
	  {
		  if(relay_on)
 800153a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800153e:	2b00      	cmp	r3, #0
 8001540:	d01d      	beq.n	800157e <main+0x46e>
		  {
			  Displ_CString(1, 75, 10, 75+24, "OFF", Font24, 1, WHITE, MAGENTA);
 8001542:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8001546:	9306      	str	r3, [sp, #24]
 8001548:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800154c:	9305      	str	r3, [sp, #20]
 800154e:	2301      	movs	r3, #1
 8001550:	9304      	str	r3, [sp, #16]
 8001552:	4a1e      	ldr	r2, [pc, #120]	@ (80015cc <main+0x4bc>)
 8001554:	ab01      	add	r3, sp, #4
 8001556:	ca07      	ldmia	r2, {r0, r1, r2}
 8001558:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800155c:	4b20      	ldr	r3, [pc, #128]	@ (80015e0 <main+0x4d0>)
 800155e:	9300      	str	r3, [sp, #0]
 8001560:	2363      	movs	r3, #99	@ 0x63
 8001562:	220a      	movs	r2, #10
 8001564:	214b      	movs	r1, #75	@ 0x4b
 8001566:	2001      	movs	r0, #1
 8001568:	f001 fbba 	bl	8002ce0 <Displ_CString>
			  HAL_GPIO_WritePin(RELAY1_GPIO_Port, RELAY1_Pin, 0);
 800156c:	2200      	movs	r2, #0
 800156e:	2102      	movs	r1, #2
 8001570:	481a      	ldr	r0, [pc, #104]	@ (80015dc <main+0x4cc>)
 8001572:	f002 fc7c 	bl	8003e6e <HAL_GPIO_WritePin>
			  relay_on = 0;
 8001576:	2300      	movs	r3, #0
 8001578:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800157c:	e01c      	b.n	80015b8 <main+0x4a8>
		  }
		  else
		  {
			  Displ_CString(1, 75, 10, 75+24, " ON", Font24, 1, WHITE, MAGENTA);
 800157e:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8001582:	9306      	str	r3, [sp, #24]
 8001584:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001588:	9305      	str	r3, [sp, #20]
 800158a:	2301      	movs	r3, #1
 800158c:	9304      	str	r3, [sp, #16]
 800158e:	4a0f      	ldr	r2, [pc, #60]	@ (80015cc <main+0x4bc>)
 8001590:	ab01      	add	r3, sp, #4
 8001592:	ca07      	ldmia	r2, {r0, r1, r2}
 8001594:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8001598:	4b12      	ldr	r3, [pc, #72]	@ (80015e4 <main+0x4d4>)
 800159a:	9300      	str	r3, [sp, #0]
 800159c:	2363      	movs	r3, #99	@ 0x63
 800159e:	220a      	movs	r2, #10
 80015a0:	214b      	movs	r1, #75	@ 0x4b
 80015a2:	2001      	movs	r0, #1
 80015a4:	f001 fb9c 	bl	8002ce0 <Displ_CString>
			  HAL_GPIO_WritePin(RELAY1_GPIO_Port, RELAY1_Pin, 1);
 80015a8:	2201      	movs	r2, #1
 80015aa:	2102      	movs	r1, #2
 80015ac:	480b      	ldr	r0, [pc, #44]	@ (80015dc <main+0x4cc>)
 80015ae:	f002 fc5e 	bl	8003e6e <HAL_GPIO_WritePin>
			  relay_on = 1;
 80015b2:	2301      	movs	r3, #1
 80015b4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
		  }
		  while(HAL_GPIO_ReadPin(BLUE_B1_GPIO_Port, BLUE_B1_Pin)){}
 80015b8:	bf00      	nop
 80015ba:	2101      	movs	r1, #1
 80015bc:	4807      	ldr	r0, [pc, #28]	@ (80015dc <main+0x4cc>)
 80015be:	f002 fc3f 	bl	8003e40 <HAL_GPIO_ReadPin>
 80015c2:	4603      	mov	r3, r0
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d1f8      	bne.n	80015ba <main+0x4aa>
	  temp = get_temp();
 80015c8:	e6ee      	b.n	80013a8 <main+0x298>
 80015ca:	bf00      	nop
 80015cc:	20000000 	.word	0x20000000
 80015d0:	200003ed 	.word	0x200003ed
 80015d4:	08009160 	.word	0x08009160
 80015d8:	200003ec 	.word	0x200003ec
 80015dc:	40010800 	.word	0x40010800
 80015e0:	08009164 	.word	0x08009164
 80015e4:	08009168 	.word	0x08009168

080015e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b094      	sub	sp, #80	@ 0x50
 80015ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015ee:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80015f2:	2228      	movs	r2, #40	@ 0x28
 80015f4:	2100      	movs	r1, #0
 80015f6:	4618      	mov	r0, r3
 80015f8:	f005 fc77 	bl	8006eea <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015fc:	f107 0314 	add.w	r3, r7, #20
 8001600:	2200      	movs	r2, #0
 8001602:	601a      	str	r2, [r3, #0]
 8001604:	605a      	str	r2, [r3, #4]
 8001606:	609a      	str	r2, [r3, #8]
 8001608:	60da      	str	r2, [r3, #12]
 800160a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800160c:	1d3b      	adds	r3, r7, #4
 800160e:	2200      	movs	r2, #0
 8001610:	601a      	str	r2, [r3, #0]
 8001612:	605a      	str	r2, [r3, #4]
 8001614:	609a      	str	r2, [r3, #8]
 8001616:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001618:	2301      	movs	r3, #1
 800161a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800161c:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001620:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001622:	2300      	movs	r3, #0
 8001624:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001626:	2301      	movs	r3, #1
 8001628:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800162a:	2302      	movs	r3, #2
 800162c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800162e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001632:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001634:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001638:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800163a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800163e:	4618      	mov	r0, r3
 8001640:	f002 fc50 	bl	8003ee4 <HAL_RCC_OscConfig>
 8001644:	4603      	mov	r3, r0
 8001646:	2b00      	cmp	r3, #0
 8001648:	d001      	beq.n	800164e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800164a:	f000 fa91 	bl	8001b70 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800164e:	230f      	movs	r3, #15
 8001650:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001652:	2302      	movs	r3, #2
 8001654:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001656:	2300      	movs	r3, #0
 8001658:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800165a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800165e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001660:	2300      	movs	r3, #0
 8001662:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001664:	f107 0314 	add.w	r3, r7, #20
 8001668:	2102      	movs	r1, #2
 800166a:	4618      	mov	r0, r3
 800166c:	f002 febc 	bl	80043e8 <HAL_RCC_ClockConfig>
 8001670:	4603      	mov	r3, r0
 8001672:	2b00      	cmp	r3, #0
 8001674:	d001      	beq.n	800167a <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001676:	f000 fa7b 	bl	8001b70 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800167a:	2302      	movs	r3, #2
 800167c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800167e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001682:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001684:	1d3b      	adds	r3, r7, #4
 8001686:	4618      	mov	r0, r3
 8001688:	f003 f83c 	bl	8004704 <HAL_RCCEx_PeriphCLKConfig>
 800168c:	4603      	mov	r3, r0
 800168e:	2b00      	cmp	r3, #0
 8001690:	d001      	beq.n	8001696 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001692:	f000 fa6d 	bl	8001b70 <Error_Handler>
  }
}
 8001696:	bf00      	nop
 8001698:	3750      	adds	r7, #80	@ 0x50
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}
	...

080016a0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b084      	sub	sp, #16
 80016a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80016a6:	1d3b      	adds	r3, r7, #4
 80016a8:	2200      	movs	r2, #0
 80016aa:	601a      	str	r2, [r3, #0]
 80016ac:	605a      	str	r2, [r3, #4]
 80016ae:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80016b0:	4b18      	ldr	r3, [pc, #96]	@ (8001714 <MX_ADC1_Init+0x74>)
 80016b2:	4a19      	ldr	r2, [pc, #100]	@ (8001718 <MX_ADC1_Init+0x78>)
 80016b4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80016b6:	4b17      	ldr	r3, [pc, #92]	@ (8001714 <MX_ADC1_Init+0x74>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80016bc:	4b15      	ldr	r3, [pc, #84]	@ (8001714 <MX_ADC1_Init+0x74>)
 80016be:	2201      	movs	r2, #1
 80016c0:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80016c2:	4b14      	ldr	r3, [pc, #80]	@ (8001714 <MX_ADC1_Init+0x74>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80016c8:	4b12      	ldr	r3, [pc, #72]	@ (8001714 <MX_ADC1_Init+0x74>)
 80016ca:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80016ce:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80016d0:	4b10      	ldr	r3, [pc, #64]	@ (8001714 <MX_ADC1_Init+0x74>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80016d6:	4b0f      	ldr	r3, [pc, #60]	@ (8001714 <MX_ADC1_Init+0x74>)
 80016d8:	2201      	movs	r2, #1
 80016da:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80016dc:	480d      	ldr	r0, [pc, #52]	@ (8001714 <MX_ADC1_Init+0x74>)
 80016de:	f001 fcc5 	bl	800306c <HAL_ADC_Init>
 80016e2:	4603      	mov	r3, r0
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d001      	beq.n	80016ec <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80016e8:	f000 fa42 	bl	8001b70 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 80016ec:	2310      	movs	r3, #16
 80016ee:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80016f0:	2301      	movs	r3, #1
 80016f2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80016f4:	2300      	movs	r3, #0
 80016f6:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016f8:	1d3b      	adds	r3, r7, #4
 80016fa:	4619      	mov	r1, r3
 80016fc:	4805      	ldr	r0, [pc, #20]	@ (8001714 <MX_ADC1_Init+0x74>)
 80016fe:	f001 ff79 	bl	80035f4 <HAL_ADC_ConfigChannel>
 8001702:	4603      	mov	r3, r0
 8001704:	2b00      	cmp	r3, #0
 8001706:	d001      	beq.n	800170c <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001708:	f000 fa32 	bl	8001b70 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800170c:	bf00      	nop
 800170e:	3710      	adds	r7, #16
 8001710:	46bd      	mov	sp, r7
 8001712:	bd80      	pop	{r7, pc}
 8001714:	20000204 	.word	0x20000204
 8001718:	40012400 	.word	0x40012400

0800171c <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b084      	sub	sp, #16
 8001720:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001722:	1d3b      	adds	r3, r7, #4
 8001724:	2200      	movs	r2, #0
 8001726:	601a      	str	r2, [r3, #0]
 8001728:	605a      	str	r2, [r3, #4]
 800172a:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800172c:	4b18      	ldr	r3, [pc, #96]	@ (8001790 <MX_ADC2_Init+0x74>)
 800172e:	4a19      	ldr	r2, [pc, #100]	@ (8001794 <MX_ADC2_Init+0x78>)
 8001730:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001732:	4b17      	ldr	r3, [pc, #92]	@ (8001790 <MX_ADC2_Init+0x74>)
 8001734:	2200      	movs	r2, #0
 8001736:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8001738:	4b15      	ldr	r3, [pc, #84]	@ (8001790 <MX_ADC2_Init+0x74>)
 800173a:	2201      	movs	r2, #1
 800173c:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800173e:	4b14      	ldr	r3, [pc, #80]	@ (8001790 <MX_ADC2_Init+0x74>)
 8001740:	2200      	movs	r2, #0
 8001742:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001744:	4b12      	ldr	r3, [pc, #72]	@ (8001790 <MX_ADC2_Init+0x74>)
 8001746:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 800174a:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800174c:	4b10      	ldr	r3, [pc, #64]	@ (8001790 <MX_ADC2_Init+0x74>)
 800174e:	2200      	movs	r2, #0
 8001750:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 8001752:	4b0f      	ldr	r3, [pc, #60]	@ (8001790 <MX_ADC2_Init+0x74>)
 8001754:	2201      	movs	r2, #1
 8001756:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001758:	480d      	ldr	r0, [pc, #52]	@ (8001790 <MX_ADC2_Init+0x74>)
 800175a:	f001 fc87 	bl	800306c <HAL_ADC_Init>
 800175e:	4603      	mov	r3, r0
 8001760:	2b00      	cmp	r3, #0
 8001762:	d001      	beq.n	8001768 <MX_ADC2_Init+0x4c>
  {
    Error_Handler();
 8001764:	f000 fa04 	bl	8001b70 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8001768:	230f      	movs	r3, #15
 800176a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800176c:	2301      	movs	r3, #1
 800176e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001770:	2300      	movs	r3, #0
 8001772:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001774:	1d3b      	adds	r3, r7, #4
 8001776:	4619      	mov	r1, r3
 8001778:	4805      	ldr	r0, [pc, #20]	@ (8001790 <MX_ADC2_Init+0x74>)
 800177a:	f001 ff3b 	bl	80035f4 <HAL_ADC_ConfigChannel>
 800177e:	4603      	mov	r3, r0
 8001780:	2b00      	cmp	r3, #0
 8001782:	d001      	beq.n	8001788 <MX_ADC2_Init+0x6c>
  {
    Error_Handler();
 8001784:	f000 f9f4 	bl	8001b70 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001788:	bf00      	nop
 800178a:	3710      	adds	r7, #16
 800178c:	46bd      	mov	sp, r7
 800178e:	bd80      	pop	{r7, pc}
 8001790:	20000234 	.word	0x20000234
 8001794:	40012800 	.word	0x40012800

08001798 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800179c:	4b17      	ldr	r3, [pc, #92]	@ (80017fc <MX_SPI1_Init+0x64>)
 800179e:	4a18      	ldr	r2, [pc, #96]	@ (8001800 <MX_SPI1_Init+0x68>)
 80017a0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80017a2:	4b16      	ldr	r3, [pc, #88]	@ (80017fc <MX_SPI1_Init+0x64>)
 80017a4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80017a8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80017aa:	4b14      	ldr	r3, [pc, #80]	@ (80017fc <MX_SPI1_Init+0x64>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80017b0:	4b12      	ldr	r3, [pc, #72]	@ (80017fc <MX_SPI1_Init+0x64>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80017b6:	4b11      	ldr	r3, [pc, #68]	@ (80017fc <MX_SPI1_Init+0x64>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80017bc:	4b0f      	ldr	r3, [pc, #60]	@ (80017fc <MX_SPI1_Init+0x64>)
 80017be:	2200      	movs	r2, #0
 80017c0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80017c2:	4b0e      	ldr	r3, [pc, #56]	@ (80017fc <MX_SPI1_Init+0x64>)
 80017c4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80017c8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80017ca:	4b0c      	ldr	r3, [pc, #48]	@ (80017fc <MX_SPI1_Init+0x64>)
 80017cc:	2208      	movs	r2, #8
 80017ce:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80017d0:	4b0a      	ldr	r3, [pc, #40]	@ (80017fc <MX_SPI1_Init+0x64>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80017d6:	4b09      	ldr	r3, [pc, #36]	@ (80017fc <MX_SPI1_Init+0x64>)
 80017d8:	2200      	movs	r2, #0
 80017da:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80017dc:	4b07      	ldr	r3, [pc, #28]	@ (80017fc <MX_SPI1_Init+0x64>)
 80017de:	2200      	movs	r2, #0
 80017e0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80017e2:	4b06      	ldr	r3, [pc, #24]	@ (80017fc <MX_SPI1_Init+0x64>)
 80017e4:	220a      	movs	r2, #10
 80017e6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80017e8:	4804      	ldr	r0, [pc, #16]	@ (80017fc <MX_SPI1_Init+0x64>)
 80017ea:	f003 f8f7 	bl	80049dc <HAL_SPI_Init>
 80017ee:	4603      	mov	r3, r0
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d001      	beq.n	80017f8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80017f4:	f000 f9bc 	bl	8001b70 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80017f8:	bf00      	nop
 80017fa:	bd80      	pop	{r7, pc}
 80017fc:	20000264 	.word	0x20000264
 8001800:	40013000 	.word	0x40013000

08001804 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001808:	4b17      	ldr	r3, [pc, #92]	@ (8001868 <MX_SPI2_Init+0x64>)
 800180a:	4a18      	ldr	r2, [pc, #96]	@ (800186c <MX_SPI2_Init+0x68>)
 800180c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800180e:	4b16      	ldr	r3, [pc, #88]	@ (8001868 <MX_SPI2_Init+0x64>)
 8001810:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001814:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001816:	4b14      	ldr	r3, [pc, #80]	@ (8001868 <MX_SPI2_Init+0x64>)
 8001818:	2200      	movs	r2, #0
 800181a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800181c:	4b12      	ldr	r3, [pc, #72]	@ (8001868 <MX_SPI2_Init+0x64>)
 800181e:	2200      	movs	r2, #0
 8001820:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001822:	4b11      	ldr	r3, [pc, #68]	@ (8001868 <MX_SPI2_Init+0x64>)
 8001824:	2200      	movs	r2, #0
 8001826:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001828:	4b0f      	ldr	r3, [pc, #60]	@ (8001868 <MX_SPI2_Init+0x64>)
 800182a:	2200      	movs	r2, #0
 800182c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800182e:	4b0e      	ldr	r3, [pc, #56]	@ (8001868 <MX_SPI2_Init+0x64>)
 8001830:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001834:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001836:	4b0c      	ldr	r3, [pc, #48]	@ (8001868 <MX_SPI2_Init+0x64>)
 8001838:	2220      	movs	r2, #32
 800183a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800183c:	4b0a      	ldr	r3, [pc, #40]	@ (8001868 <MX_SPI2_Init+0x64>)
 800183e:	2200      	movs	r2, #0
 8001840:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001842:	4b09      	ldr	r3, [pc, #36]	@ (8001868 <MX_SPI2_Init+0x64>)
 8001844:	2200      	movs	r2, #0
 8001846:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001848:	4b07      	ldr	r3, [pc, #28]	@ (8001868 <MX_SPI2_Init+0x64>)
 800184a:	2200      	movs	r2, #0
 800184c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 800184e:	4b06      	ldr	r3, [pc, #24]	@ (8001868 <MX_SPI2_Init+0x64>)
 8001850:	220a      	movs	r2, #10
 8001852:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001854:	4804      	ldr	r0, [pc, #16]	@ (8001868 <MX_SPI2_Init+0x64>)
 8001856:	f003 f8c1 	bl	80049dc <HAL_SPI_Init>
 800185a:	4603      	mov	r3, r0
 800185c:	2b00      	cmp	r3, #0
 800185e:	d001      	beq.n	8001864 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001860:	f000 f986 	bl	8001b70 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001864:	bf00      	nop
 8001866:	bd80      	pop	{r7, pc}
 8001868:	200002bc 	.word	0x200002bc
 800186c:	40003800 	.word	0x40003800

08001870 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b086      	sub	sp, #24
 8001874:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001876:	f107 0308 	add.w	r3, r7, #8
 800187a:	2200      	movs	r2, #0
 800187c:	601a      	str	r2, [r3, #0]
 800187e:	605a      	str	r2, [r3, #4]
 8001880:	609a      	str	r2, [r3, #8]
 8001882:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001884:	463b      	mov	r3, r7
 8001886:	2200      	movs	r2, #0
 8001888:	601a      	str	r2, [r3, #0]
 800188a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800188c:	4b1e      	ldr	r3, [pc, #120]	@ (8001908 <MX_TIM2_Init+0x98>)
 800188e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001892:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7199;
 8001894:	4b1c      	ldr	r3, [pc, #112]	@ (8001908 <MX_TIM2_Init+0x98>)
 8001896:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 800189a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800189c:	4b1a      	ldr	r3, [pc, #104]	@ (8001908 <MX_TIM2_Init+0x98>)
 800189e:	2200      	movs	r2, #0
 80018a0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 666;
 80018a2:	4b19      	ldr	r3, [pc, #100]	@ (8001908 <MX_TIM2_Init+0x98>)
 80018a4:	f240 229a 	movw	r2, #666	@ 0x29a
 80018a8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018aa:	4b17      	ldr	r3, [pc, #92]	@ (8001908 <MX_TIM2_Init+0x98>)
 80018ac:	2200      	movs	r2, #0
 80018ae:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018b0:	4b15      	ldr	r3, [pc, #84]	@ (8001908 <MX_TIM2_Init+0x98>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80018b6:	4814      	ldr	r0, [pc, #80]	@ (8001908 <MX_TIM2_Init+0x98>)
 80018b8:	f003 fe25 	bl	8005506 <HAL_TIM_Base_Init>
 80018bc:	4603      	mov	r3, r0
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d001      	beq.n	80018c6 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80018c2:	f000 f955 	bl	8001b70 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018c6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80018ca:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80018cc:	f107 0308 	add.w	r3, r7, #8
 80018d0:	4619      	mov	r1, r3
 80018d2:	480d      	ldr	r0, [pc, #52]	@ (8001908 <MX_TIM2_Init+0x98>)
 80018d4:	f004 f8c2 	bl	8005a5c <HAL_TIM_ConfigClockSource>
 80018d8:	4603      	mov	r3, r0
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d001      	beq.n	80018e2 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80018de:	f000 f947 	bl	8001b70 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018e2:	2300      	movs	r3, #0
 80018e4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018e6:	2300      	movs	r3, #0
 80018e8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80018ea:	463b      	mov	r3, r7
 80018ec:	4619      	mov	r1, r3
 80018ee:	4806      	ldr	r0, [pc, #24]	@ (8001908 <MX_TIM2_Init+0x98>)
 80018f0:	f004 fc2c 	bl	800614c <HAL_TIMEx_MasterConfigSynchronization>
 80018f4:	4603      	mov	r3, r0
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d001      	beq.n	80018fe <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80018fa:	f000 f939 	bl	8001b70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80018fe:	bf00      	nop
 8001900:	3718      	adds	r7, #24
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}
 8001906:	bf00      	nop
 8001908:	20000314 	.word	0x20000314

0800190c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b08e      	sub	sp, #56	@ 0x38
 8001910:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001912:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001916:	2200      	movs	r2, #0
 8001918:	601a      	str	r2, [r3, #0]
 800191a:	605a      	str	r2, [r3, #4]
 800191c:	609a      	str	r2, [r3, #8]
 800191e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001920:	f107 0320 	add.w	r3, r7, #32
 8001924:	2200      	movs	r2, #0
 8001926:	601a      	str	r2, [r3, #0]
 8001928:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800192a:	1d3b      	adds	r3, r7, #4
 800192c:	2200      	movs	r2, #0
 800192e:	601a      	str	r2, [r3, #0]
 8001930:	605a      	str	r2, [r3, #4]
 8001932:	609a      	str	r2, [r3, #8]
 8001934:	60da      	str	r2, [r3, #12]
 8001936:	611a      	str	r2, [r3, #16]
 8001938:	615a      	str	r2, [r3, #20]
 800193a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800193c:	4b2c      	ldr	r3, [pc, #176]	@ (80019f0 <MX_TIM3_Init+0xe4>)
 800193e:	4a2d      	ldr	r2, [pc, #180]	@ (80019f4 <MX_TIM3_Init+0xe8>)
 8001940:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001942:	4b2b      	ldr	r3, [pc, #172]	@ (80019f0 <MX_TIM3_Init+0xe4>)
 8001944:	2200      	movs	r2, #0
 8001946:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001948:	4b29      	ldr	r3, [pc, #164]	@ (80019f0 <MX_TIM3_Init+0xe4>)
 800194a:	2200      	movs	r2, #0
 800194c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800194e:	4b28      	ldr	r3, [pc, #160]	@ (80019f0 <MX_TIM3_Init+0xe4>)
 8001950:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001954:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001956:	4b26      	ldr	r3, [pc, #152]	@ (80019f0 <MX_TIM3_Init+0xe4>)
 8001958:	2200      	movs	r2, #0
 800195a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800195c:	4b24      	ldr	r3, [pc, #144]	@ (80019f0 <MX_TIM3_Init+0xe4>)
 800195e:	2200      	movs	r2, #0
 8001960:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001962:	4823      	ldr	r0, [pc, #140]	@ (80019f0 <MX_TIM3_Init+0xe4>)
 8001964:	f003 fdcf 	bl	8005506 <HAL_TIM_Base_Init>
 8001968:	4603      	mov	r3, r0
 800196a:	2b00      	cmp	r3, #0
 800196c:	d001      	beq.n	8001972 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800196e:	f000 f8ff 	bl	8001b70 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001972:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001976:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001978:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800197c:	4619      	mov	r1, r3
 800197e:	481c      	ldr	r0, [pc, #112]	@ (80019f0 <MX_TIM3_Init+0xe4>)
 8001980:	f004 f86c 	bl	8005a5c <HAL_TIM_ConfigClockSource>
 8001984:	4603      	mov	r3, r0
 8001986:	2b00      	cmp	r3, #0
 8001988:	d001      	beq.n	800198e <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800198a:	f000 f8f1 	bl	8001b70 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800198e:	4818      	ldr	r0, [pc, #96]	@ (80019f0 <MX_TIM3_Init+0xe4>)
 8001990:	f003 fe5a 	bl	8005648 <HAL_TIM_PWM_Init>
 8001994:	4603      	mov	r3, r0
 8001996:	2b00      	cmp	r3, #0
 8001998:	d001      	beq.n	800199e <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800199a:	f000 f8e9 	bl	8001b70 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800199e:	2300      	movs	r3, #0
 80019a0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019a2:	2300      	movs	r3, #0
 80019a4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80019a6:	f107 0320 	add.w	r3, r7, #32
 80019aa:	4619      	mov	r1, r3
 80019ac:	4810      	ldr	r0, [pc, #64]	@ (80019f0 <MX_TIM3_Init+0xe4>)
 80019ae:	f004 fbcd 	bl	800614c <HAL_TIMEx_MasterConfigSynchronization>
 80019b2:	4603      	mov	r3, r0
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d001      	beq.n	80019bc <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80019b8:	f000 f8da 	bl	8001b70 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019bc:	2360      	movs	r3, #96	@ 0x60
 80019be:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80019c0:	2300      	movs	r3, #0
 80019c2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019c4:	2300      	movs	r3, #0
 80019c6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019c8:	2300      	movs	r3, #0
 80019ca:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80019cc:	1d3b      	adds	r3, r7, #4
 80019ce:	2200      	movs	r2, #0
 80019d0:	4619      	mov	r1, r3
 80019d2:	4807      	ldr	r0, [pc, #28]	@ (80019f0 <MX_TIM3_Init+0xe4>)
 80019d4:	f003 ff80 	bl	80058d8 <HAL_TIM_PWM_ConfigChannel>
 80019d8:	4603      	mov	r3, r0
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d001      	beq.n	80019e2 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80019de:	f000 f8c7 	bl	8001b70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80019e2:	4803      	ldr	r0, [pc, #12]	@ (80019f0 <MX_TIM3_Init+0xe4>)
 80019e4:	f000 fbd4 	bl	8002190 <HAL_TIM_MspPostInit>

}
 80019e8:	bf00      	nop
 80019ea:	3738      	adds	r7, #56	@ 0x38
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd80      	pop	{r7, pc}
 80019f0:	2000035c 	.word	0x2000035c
 80019f4:	40000400 	.word	0x40000400

080019f8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80019fc:	4b11      	ldr	r3, [pc, #68]	@ (8001a44 <MX_USART2_UART_Init+0x4c>)
 80019fe:	4a12      	ldr	r2, [pc, #72]	@ (8001a48 <MX_USART2_UART_Init+0x50>)
 8001a00:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001a02:	4b10      	ldr	r3, [pc, #64]	@ (8001a44 <MX_USART2_UART_Init+0x4c>)
 8001a04:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001a08:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001a0a:	4b0e      	ldr	r3, [pc, #56]	@ (8001a44 <MX_USART2_UART_Init+0x4c>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001a10:	4b0c      	ldr	r3, [pc, #48]	@ (8001a44 <MX_USART2_UART_Init+0x4c>)
 8001a12:	2200      	movs	r2, #0
 8001a14:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001a16:	4b0b      	ldr	r3, [pc, #44]	@ (8001a44 <MX_USART2_UART_Init+0x4c>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001a1c:	4b09      	ldr	r3, [pc, #36]	@ (8001a44 <MX_USART2_UART_Init+0x4c>)
 8001a1e:	220c      	movs	r2, #12
 8001a20:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a22:	4b08      	ldr	r3, [pc, #32]	@ (8001a44 <MX_USART2_UART_Init+0x4c>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a28:	4b06      	ldr	r3, [pc, #24]	@ (8001a44 <MX_USART2_UART_Init+0x4c>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001a2e:	4805      	ldr	r0, [pc, #20]	@ (8001a44 <MX_USART2_UART_Init+0x4c>)
 8001a30:	f004 fbfc 	bl	800622c <HAL_UART_Init>
 8001a34:	4603      	mov	r3, r0
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d001      	beq.n	8001a3e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001a3a:	f000 f899 	bl	8001b70 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001a3e:	bf00      	nop
 8001a40:	bd80      	pop	{r7, pc}
 8001a42:	bf00      	nop
 8001a44:	200003a4 	.word	0x200003a4
 8001a48:	40004400 	.word	0x40004400

08001a4c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b088      	sub	sp, #32
 8001a50:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a52:	f107 0310 	add.w	r3, r7, #16
 8001a56:	2200      	movs	r2, #0
 8001a58:	601a      	str	r2, [r3, #0]
 8001a5a:	605a      	str	r2, [r3, #4]
 8001a5c:	609a      	str	r2, [r3, #8]
 8001a5e:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a60:	4b3f      	ldr	r3, [pc, #252]	@ (8001b60 <MX_GPIO_Init+0x114>)
 8001a62:	699b      	ldr	r3, [r3, #24]
 8001a64:	4a3e      	ldr	r2, [pc, #248]	@ (8001b60 <MX_GPIO_Init+0x114>)
 8001a66:	f043 0310 	orr.w	r3, r3, #16
 8001a6a:	6193      	str	r3, [r2, #24]
 8001a6c:	4b3c      	ldr	r3, [pc, #240]	@ (8001b60 <MX_GPIO_Init+0x114>)
 8001a6e:	699b      	ldr	r3, [r3, #24]
 8001a70:	f003 0310 	and.w	r3, r3, #16
 8001a74:	60fb      	str	r3, [r7, #12]
 8001a76:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a78:	4b39      	ldr	r3, [pc, #228]	@ (8001b60 <MX_GPIO_Init+0x114>)
 8001a7a:	699b      	ldr	r3, [r3, #24]
 8001a7c:	4a38      	ldr	r2, [pc, #224]	@ (8001b60 <MX_GPIO_Init+0x114>)
 8001a7e:	f043 0320 	orr.w	r3, r3, #32
 8001a82:	6193      	str	r3, [r2, #24]
 8001a84:	4b36      	ldr	r3, [pc, #216]	@ (8001b60 <MX_GPIO_Init+0x114>)
 8001a86:	699b      	ldr	r3, [r3, #24]
 8001a88:	f003 0320 	and.w	r3, r3, #32
 8001a8c:	60bb      	str	r3, [r7, #8]
 8001a8e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a90:	4b33      	ldr	r3, [pc, #204]	@ (8001b60 <MX_GPIO_Init+0x114>)
 8001a92:	699b      	ldr	r3, [r3, #24]
 8001a94:	4a32      	ldr	r2, [pc, #200]	@ (8001b60 <MX_GPIO_Init+0x114>)
 8001a96:	f043 0304 	orr.w	r3, r3, #4
 8001a9a:	6193      	str	r3, [r2, #24]
 8001a9c:	4b30      	ldr	r3, [pc, #192]	@ (8001b60 <MX_GPIO_Init+0x114>)
 8001a9e:	699b      	ldr	r3, [r3, #24]
 8001aa0:	f003 0304 	and.w	r3, r3, #4
 8001aa4:	607b      	str	r3, [r7, #4]
 8001aa6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001aa8:	4b2d      	ldr	r3, [pc, #180]	@ (8001b60 <MX_GPIO_Init+0x114>)
 8001aaa:	699b      	ldr	r3, [r3, #24]
 8001aac:	4a2c      	ldr	r2, [pc, #176]	@ (8001b60 <MX_GPIO_Init+0x114>)
 8001aae:	f043 0308 	orr.w	r3, r3, #8
 8001ab2:	6193      	str	r3, [r2, #24]
 8001ab4:	4b2a      	ldr	r3, [pc, #168]	@ (8001b60 <MX_GPIO_Init+0x114>)
 8001ab6:	699b      	ldr	r3, [r3, #24]
 8001ab8:	f003 0308 	and.w	r3, r3, #8
 8001abc:	603b      	str	r3, [r7, #0]
 8001abe:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DISPL_LED_Pin|DISPL_DC_Pin|DISPL_RST_Pin, GPIO_PIN_RESET);
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	2107      	movs	r1, #7
 8001ac4:	4827      	ldr	r0, [pc, #156]	@ (8001b64 <MX_GPIO_Init+0x118>)
 8001ac6:	f002 f9d2 	bl	8003e6e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DISPL_CS_GPIO_Port, DISPL_CS_Pin, GPIO_PIN_SET);
 8001aca:	2201      	movs	r2, #1
 8001acc:	2108      	movs	r1, #8
 8001ace:	4825      	ldr	r0, [pc, #148]	@ (8001b64 <MX_GPIO_Init+0x118>)
 8001ad0:	f002 f9cd 	bl	8003e6e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RELAY1_Pin|THERM_CS_Pin, GPIO_PIN_RESET);
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	2112      	movs	r1, #18
 8001ad8:	4823      	ldr	r0, [pc, #140]	@ (8001b68 <MX_GPIO_Init+0x11c>)
 8001ada:	f002 f9c8 	bl	8003e6e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001ade:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ae2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001ae4:	4b21      	ldr	r3, [pc, #132]	@ (8001b6c <MX_GPIO_Init+0x120>)
 8001ae6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001aec:	f107 0310 	add.w	r3, r7, #16
 8001af0:	4619      	mov	r1, r3
 8001af2:	481c      	ldr	r0, [pc, #112]	@ (8001b64 <MX_GPIO_Init+0x118>)
 8001af4:	f002 f820 	bl	8003b38 <HAL_GPIO_Init>

  /*Configure GPIO pins : DISPL_LED_Pin DISPL_DC_Pin DISPL_RST_Pin DISPL_CS_Pin */
  GPIO_InitStruct.Pin = DISPL_LED_Pin|DISPL_DC_Pin|DISPL_RST_Pin|DISPL_CS_Pin;
 8001af8:	230f      	movs	r3, #15
 8001afa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001afc:	2301      	movs	r3, #1
 8001afe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b00:	2300      	movs	r3, #0
 8001b02:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b04:	2302      	movs	r3, #2
 8001b06:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b08:	f107 0310 	add.w	r3, r7, #16
 8001b0c:	4619      	mov	r1, r3
 8001b0e:	4815      	ldr	r0, [pc, #84]	@ (8001b64 <MX_GPIO_Init+0x118>)
 8001b10:	f002 f812 	bl	8003b38 <HAL_GPIO_Init>

  /*Configure GPIO pin : BLUE_B1_Pin */
  GPIO_InitStruct.Pin = BLUE_B1_Pin;
 8001b14:	2301      	movs	r3, #1
 8001b16:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001b1c:	2302      	movs	r3, #2
 8001b1e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BLUE_B1_GPIO_Port, &GPIO_InitStruct);
 8001b20:	f107 0310 	add.w	r3, r7, #16
 8001b24:	4619      	mov	r1, r3
 8001b26:	4810      	ldr	r0, [pc, #64]	@ (8001b68 <MX_GPIO_Init+0x11c>)
 8001b28:	f002 f806 	bl	8003b38 <HAL_GPIO_Init>

  /*Configure GPIO pins : RELAY1_Pin THERM_CS_Pin */
  GPIO_InitStruct.Pin = RELAY1_Pin|THERM_CS_Pin;
 8001b2c:	2312      	movs	r3, #18
 8001b2e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b30:	2301      	movs	r3, #1
 8001b32:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b34:	2300      	movs	r3, #0
 8001b36:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b38:	2302      	movs	r3, #2
 8001b3a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b3c:	f107 0310 	add.w	r3, r7, #16
 8001b40:	4619      	mov	r1, r3
 8001b42:	4809      	ldr	r0, [pc, #36]	@ (8001b68 <MX_GPIO_Init+0x11c>)
 8001b44:	f001 fff8 	bl	8003b38 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001b48:	2200      	movs	r2, #0
 8001b4a:	2100      	movs	r1, #0
 8001b4c:	2028      	movs	r0, #40	@ 0x28
 8001b4e:	f001 ffbc 	bl	8003aca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001b52:	2028      	movs	r0, #40	@ 0x28
 8001b54:	f001 ffd5 	bl	8003b02 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001b58:	bf00      	nop
 8001b5a:	3720      	adds	r7, #32
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	bd80      	pop	{r7, pc}
 8001b60:	40021000 	.word	0x40021000
 8001b64:	40011000 	.word	0x40011000
 8001b68:	40010800 	.word	0x40010800
 8001b6c:	10110000 	.word	0x10110000

08001b70 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b70:	b480      	push	{r7}
 8001b72:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b74:	b672      	cpsid	i
}
 8001b76:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b78:	bf00      	nop
 8001b7a:	e7fd      	b.n	8001b78 <Error_Handler+0x8>

08001b7c <max31856_init>:
#include "max31856.h"

#define MAX31856_SPI_TIMEOUT 50U

void max31856_init(max31856_t *max31856)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b082      	sub	sp, #8
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
     * Default:
     * - Thermocouple type: K
     * - Number of samples for average: 1
     * - Cold junction temperature offset: 0
     */
    max31856->cr0.val = max31856_read_register(max31856, MAX31856_CR0);
 8001b84:	2100      	movs	r1, #0
 8001b86:	6878      	ldr	r0, [r7, #4]
 8001b88:	f000 f95c 	bl	8001e44 <max31856_read_register>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	461a      	mov	r2, r3
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	771a      	strb	r2, [r3, #28]
    max31856->cr1.val = max31856_read_register(max31856, MAX31856_CR1);
 8001b94:	2101      	movs	r1, #1
 8001b96:	6878      	ldr	r0, [r7, #4]
 8001b98:	f000 f954 	bl	8001e44 <max31856_read_register>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	461a      	mov	r2, r3
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	775a      	strb	r2, [r3, #29]

    // Enable all faults
    max31856->mask.val = 0;
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	779a      	strb	r2, [r3, #30]
    max31856_write_register(max31856, MAX31856_MASK, max31856->mask.val);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	7f9b      	ldrb	r3, [r3, #30]
 8001bae:	b2db      	uxtb	r3, r3
 8001bb0:	461a      	mov	r2, r3
 8001bb2:	2102      	movs	r1, #2
 8001bb4:	6878      	ldr	r0, [r7, #4]
 8001bb6:	f000 f917 	bl	8001de8 <max31856_write_register>
}
 8001bba:	bf00      	nop
 8001bbc:	3708      	adds	r7, #8
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bd80      	pop	{r7, pc}

08001bc2 <max31856_set_conversion_mode>:

void max31856_set_conversion_mode(max31856_t *max31856, max31856_conversion_mode_t conv_mode)
{
 8001bc2:	b580      	push	{r7, lr}
 8001bc4:	b082      	sub	sp, #8
 8001bc6:	af00      	add	r7, sp, #0
 8001bc8:	6078      	str	r0, [r7, #4]
 8001bca:	460b      	mov	r3, r1
 8001bcc:	70fb      	strb	r3, [r7, #3]
    max31856->cr0.val = max31856_read_register(max31856, MAX31856_CR0);
 8001bce:	2100      	movs	r1, #0
 8001bd0:	6878      	ldr	r0, [r7, #4]
 8001bd2:	f000 f937 	bl	8001e44 <max31856_read_register>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	461a      	mov	r2, r3
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	771a      	strb	r2, [r3, #28]
    max31856->cr0.bits.conv_mode = conv_mode;
 8001bde:	78fb      	ldrb	r3, [r7, #3]
 8001be0:	f003 0301 	and.w	r3, r3, #1
 8001be4:	b2d9      	uxtb	r1, r3
 8001be6:	687a      	ldr	r2, [r7, #4]
 8001be8:	7f13      	ldrb	r3, [r2, #28]
 8001bea:	f361 13c7 	bfi	r3, r1, #7, #1
 8001bee:	7713      	strb	r3, [r2, #28]
    max31856_write_register(max31856, MAX31856_CR0, max31856->cr0.val);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	7f1b      	ldrb	r3, [r3, #28]
 8001bf4:	b2db      	uxtb	r3, r3
 8001bf6:	461a      	mov	r2, r3
 8001bf8:	2100      	movs	r1, #0
 8001bfa:	6878      	ldr	r0, [r7, #4]
 8001bfc:	f000 f8f4 	bl	8001de8 <max31856_write_register>
}
 8001c00:	bf00      	nop
 8001c02:	3708      	adds	r7, #8
 8001c04:	46bd      	mov	sp, r7
 8001c06:	bd80      	pop	{r7, pc}

08001c08 <max31856_set_noise_filter>:
        max31856->cr0.bits.one_shot_mode = 0;
    }
}

void max31856_set_noise_filter(max31856_t *max31856, max31856_noise_filter_t noise_filter)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b082      	sub	sp, #8
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
 8001c10:	460b      	mov	r3, r1
 8001c12:	70fb      	strb	r3, [r7, #3]
    max31856->cr0.val = max31856_read_register(max31856, MAX31856_CR0);
 8001c14:	2100      	movs	r1, #0
 8001c16:	6878      	ldr	r0, [r7, #4]
 8001c18:	f000 f914 	bl	8001e44 <max31856_read_register>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	461a      	mov	r2, r3
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	771a      	strb	r2, [r3, #28]
    max31856->cr0.bits.noise_filter = noise_filter;
 8001c24:	78fb      	ldrb	r3, [r7, #3]
 8001c26:	f003 0301 	and.w	r3, r3, #1
 8001c2a:	b2d9      	uxtb	r1, r3
 8001c2c:	687a      	ldr	r2, [r7, #4]
 8001c2e:	7f13      	ldrb	r3, [r2, #28]
 8001c30:	f361 0300 	bfi	r3, r1, #0, #1
 8001c34:	7713      	strb	r3, [r2, #28]
    max31856_write_register(max31856, MAX31856_CR0, max31856->cr0.val);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	7f1b      	ldrb	r3, [r3, #28]
 8001c3a:	b2db      	uxtb	r3, r3
 8001c3c:	461a      	mov	r2, r3
 8001c3e:	2100      	movs	r1, #0
 8001c40:	6878      	ldr	r0, [r7, #4]
 8001c42:	f000 f8d1 	bl	8001de8 <max31856_write_register>
}
 8001c46:	bf00      	nop
 8001c48:	3708      	adds	r7, #8
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}

08001c4e <max31856_set_cold_junction_enable>:

void max31856_set_cold_junction_enable(max31856_t *max31856, max31856_cj_enable cj_enable)
{
 8001c4e:	b580      	push	{r7, lr}
 8001c50:	b082      	sub	sp, #8
 8001c52:	af00      	add	r7, sp, #0
 8001c54:	6078      	str	r0, [r7, #4]
 8001c56:	460b      	mov	r3, r1
 8001c58:	70fb      	strb	r3, [r7, #3]
    max31856->cr0.val = max31856_read_register(max31856, MAX31856_CR0);
 8001c5a:	2100      	movs	r1, #0
 8001c5c:	6878      	ldr	r0, [r7, #4]
 8001c5e:	f000 f8f1 	bl	8001e44 <max31856_read_register>
 8001c62:	4603      	mov	r3, r0
 8001c64:	461a      	mov	r2, r3
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	771a      	strb	r2, [r3, #28]
    max31856->cr0.bits.cj_enable = cj_enable;
 8001c6a:	78fb      	ldrb	r3, [r7, #3]
 8001c6c:	f003 0301 	and.w	r3, r3, #1
 8001c70:	b2d9      	uxtb	r1, r3
 8001c72:	687a      	ldr	r2, [r7, #4]
 8001c74:	7f13      	ldrb	r3, [r2, #28]
 8001c76:	f361 03c3 	bfi	r3, r1, #3, #1
 8001c7a:	7713      	strb	r3, [r2, #28]
    max31856_write_register(max31856, MAX31856_CR0, max31856->cr0.val);
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	7f1b      	ldrb	r3, [r3, #28]
 8001c80:	b2db      	uxtb	r3, r3
 8001c82:	461a      	mov	r2, r3
 8001c84:	2100      	movs	r1, #0
 8001c86:	6878      	ldr	r0, [r7, #4]
 8001c88:	f000 f8ae 	bl	8001de8 <max31856_write_register>
}
 8001c8c:	bf00      	nop
 8001c8e:	3708      	adds	r7, #8
 8001c90:	46bd      	mov	sp, r7
 8001c92:	bd80      	pop	{r7, pc}

08001c94 <max31856_set_thermocouple_type>:

void max31856_set_thermocouple_type(max31856_t *max31856, max31856_thermocouple_t therm_typ)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b082      	sub	sp, #8
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
 8001c9c:	460b      	mov	r3, r1
 8001c9e:	70fb      	strb	r3, [r7, #3]
    max31856->cr1.val = max31856_read_register(max31856, MAX31856_CR1);
 8001ca0:	2101      	movs	r1, #1
 8001ca2:	6878      	ldr	r0, [r7, #4]
 8001ca4:	f000 f8ce 	bl	8001e44 <max31856_read_register>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	461a      	mov	r2, r3
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	775a      	strb	r2, [r3, #29]
    max31856->cr1.bits.thermo_type = therm_typ;
 8001cb0:	78fb      	ldrb	r3, [r7, #3]
 8001cb2:	f003 030f 	and.w	r3, r3, #15
 8001cb6:	b2d9      	uxtb	r1, r3
 8001cb8:	687a      	ldr	r2, [r7, #4]
 8001cba:	7f53      	ldrb	r3, [r2, #29]
 8001cbc:	f361 0303 	bfi	r3, r1, #0, #4
 8001cc0:	7753      	strb	r3, [r2, #29]
    max31856_write_register(max31856, MAX31856_CR1, max31856->cr1.val);
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	7f5b      	ldrb	r3, [r3, #29]
 8001cc6:	b2db      	uxtb	r3, r3
 8001cc8:	461a      	mov	r2, r3
 8001cca:	2101      	movs	r1, #1
 8001ccc:	6878      	ldr	r0, [r7, #4]
 8001cce:	f000 f88b 	bl	8001de8 <max31856_write_register>
}
 8001cd2:	bf00      	nop
 8001cd4:	3708      	adds	r7, #8
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}

08001cda <max31856_set_average_samples>:

void max31856_set_average_samples(max31856_t *max31856, max31856_sampling_t samples)
{
 8001cda:	b580      	push	{r7, lr}
 8001cdc:	b082      	sub	sp, #8
 8001cde:	af00      	add	r7, sp, #0
 8001ce0:	6078      	str	r0, [r7, #4]
 8001ce2:	460b      	mov	r3, r1
 8001ce4:	70fb      	strb	r3, [r7, #3]
    max31856->cr1.val = max31856_read_register(max31856, MAX31856_CR1);
 8001ce6:	2101      	movs	r1, #1
 8001ce8:	6878      	ldr	r0, [r7, #4]
 8001cea:	f000 f8ab 	bl	8001e44 <max31856_read_register>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	461a      	mov	r2, r3
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	775a      	strb	r2, [r3, #29]
    max31856->cr1.bits.conv_avg_mode = samples;
 8001cf6:	78fb      	ldrb	r3, [r7, #3]
 8001cf8:	f003 0307 	and.w	r3, r3, #7
 8001cfc:	b2d9      	uxtb	r1, r3
 8001cfe:	687a      	ldr	r2, [r7, #4]
 8001d00:	7f53      	ldrb	r3, [r2, #29]
 8001d02:	f361 1306 	bfi	r3, r1, #4, #3
 8001d06:	7753      	strb	r3, [r2, #29]
    max31856_write_register(max31856, MAX31856_CR1, max31856->cr1.val);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	7f5b      	ldrb	r3, [r3, #29]
 8001d0c:	b2db      	uxtb	r3, r3
 8001d0e:	461a      	mov	r2, r3
 8001d10:	2101      	movs	r1, #1
 8001d12:	6878      	ldr	r0, [r7, #4]
 8001d14:	f000 f868 	bl	8001de8 <max31856_write_register>
}
 8001d18:	bf00      	nop
 8001d1a:	3708      	adds	r7, #8
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bd80      	pop	{r7, pc}

08001d20 <max31856_read_TC_temp>:

float max31856_read_TC_temp(max31856_t *max31856)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b084      	sub	sp, #16
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
    uint8_t raw_val[3] = {};
 8001d28:	f107 0308 	add.w	r3, r7, #8
 8001d2c:	2100      	movs	r1, #0
 8001d2e:	460a      	mov	r2, r1
 8001d30:	801a      	strh	r2, [r3, #0]
 8001d32:	460a      	mov	r2, r1
 8001d34:	709a      	strb	r2, [r3, #2]
    max31856_read_nregisters(max31856, MAX31856_LTCBH, raw_val, 3);
 8001d36:	f107 0208 	add.w	r2, r7, #8
 8001d3a:	2303      	movs	r3, #3
 8001d3c:	210c      	movs	r1, #12
 8001d3e:	6878      	ldr	r0, [r7, #4]
 8001d40:	f000 f8aa 	bl	8001e98 <max31856_read_nregisters>
    int32_t raw_val_signed = (raw_val[0] << 16) | (raw_val[1] << 8) | raw_val[0];
 8001d44:	7a3b      	ldrb	r3, [r7, #8]
 8001d46:	041a      	lsls	r2, r3, #16
 8001d48:	7a7b      	ldrb	r3, [r7, #9]
 8001d4a:	021b      	lsls	r3, r3, #8
 8001d4c:	4313      	orrs	r3, r2
 8001d4e:	7a3a      	ldrb	r2, [r7, #8]
 8001d50:	4313      	orrs	r3, r2
 8001d52:	60fb      	str	r3, [r7, #12]
    // First 5 bits aren't unused
    raw_val_signed >>= 5;
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	115b      	asrs	r3, r3, #5
 8001d58:	60fb      	str	r3, [r7, #12]
    return raw_val_signed * 0.0078125;
 8001d5a:	68f8      	ldr	r0, [r7, #12]
 8001d5c:	f7fe fb52 	bl	8000404 <__aeabi_i2d>
 8001d60:	f04f 0200 	mov.w	r2, #0
 8001d64:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001d68:	f7fe fbb6 	bl	80004d8 <__aeabi_dmul>
 8001d6c:	4602      	mov	r2, r0
 8001d6e:	460b      	mov	r3, r1
 8001d70:	4610      	mov	r0, r2
 8001d72:	4619      	mov	r1, r3
 8001d74:	f7fe fe88 	bl	8000a88 <__aeabi_d2f>
 8001d78:	4603      	mov	r3, r0
}
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	3710      	adds	r7, #16
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}

08001d82 <max31856_set_open_circuit_fault_detection>:
    max31856->cr0.bits.fault_mode = fault_mode;
    max31856_write_register(max31856, MAX31856_CR0, max31856->cr0.val);
}

void max31856_set_open_circuit_fault_detection(max31856_t *max31856, max31856_oc_fault_t oc_fault)
{
 8001d82:	b580      	push	{r7, lr}
 8001d84:	b082      	sub	sp, #8
 8001d86:	af00      	add	r7, sp, #0
 8001d88:	6078      	str	r0, [r7, #4]
 8001d8a:	460b      	mov	r3, r1
 8001d8c:	70fb      	strb	r3, [r7, #3]
    max31856->cr0.val = max31856_read_register(max31856, MAX31856_CR0);
 8001d8e:	2100      	movs	r1, #0
 8001d90:	6878      	ldr	r0, [r7, #4]
 8001d92:	f000 f857 	bl	8001e44 <max31856_read_register>
 8001d96:	4603      	mov	r3, r0
 8001d98:	461a      	mov	r2, r3
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	771a      	strb	r2, [r3, #28]
    max31856->cr0.bits.oc_fault_enable = oc_fault;
 8001d9e:	78fb      	ldrb	r3, [r7, #3]
 8001da0:	f003 0303 	and.w	r3, r3, #3
 8001da4:	b2d9      	uxtb	r1, r3
 8001da6:	687a      	ldr	r2, [r7, #4]
 8001da8:	7f13      	ldrb	r3, [r2, #28]
 8001daa:	f361 1305 	bfi	r3, r1, #4, #2
 8001dae:	7713      	strb	r3, [r2, #28]
    max31856_write_register(max31856, MAX31856_CR0, max31856->cr0.val);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	7f1b      	ldrb	r3, [r3, #28]
 8001db4:	b2db      	uxtb	r3, r3
 8001db6:	461a      	mov	r2, r3
 8001db8:	2100      	movs	r1, #0
 8001dba:	6878      	ldr	r0, [r7, #4]
 8001dbc:	f000 f814 	bl	8001de8 <max31856_write_register>
}
 8001dc0:	bf00      	nop
 8001dc2:	3708      	adds	r7, #8
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}

08001dc8 <max31856_read_fault>:

void max31856_read_fault(max31856_t *max31856)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b082      	sub	sp, #8
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
    max31856->sr.val = max31856_read_register(max31856, MAX31856_SR);
 8001dd0:	210f      	movs	r1, #15
 8001dd2:	6878      	ldr	r0, [r7, #4]
 8001dd4:	f000 f836 	bl	8001e44 <max31856_read_register>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	461a      	mov	r2, r3
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	77da      	strb	r2, [r3, #31]
}
 8001de0:	bf00      	nop
 8001de2:	3708      	adds	r7, #8
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bd80      	pop	{r7, pc}

08001de8 <max31856_write_register>:
        max31856->cr0.bits.fault_clear = 0;
    }
}

void max31856_write_register(max31856_t *max31856, uint8_t reg_addr, uint8_t reg_val)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b082      	sub	sp, #8
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
 8001df0:	460b      	mov	r3, r1
 8001df2:	70fb      	strb	r3, [r7, #3]
 8001df4:	4613      	mov	r3, r2
 8001df6:	70bb      	strb	r3, [r7, #2]
    reg_addr += 0x80;
 8001df8:	78fb      	ldrb	r3, [r7, #3]
 8001dfa:	3b80      	subs	r3, #128	@ 0x80
 8001dfc:	b2db      	uxtb	r3, r3
 8001dfe:	70fb      	strb	r3, [r7, #3]
    HAL_GPIO_WritePin(max31856->cs_pin.gpio_port, max31856->cs_pin.gpio_pin, GPIO_PIN_RESET);
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	6858      	ldr	r0, [r3, #4]
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	891b      	ldrh	r3, [r3, #8]
 8001e08:	2200      	movs	r2, #0
 8001e0a:	4619      	mov	r1, r3
 8001e0c:	f002 f82f 	bl	8003e6e <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(max31856->spi_handle, &reg_addr, 1, MAX31856_SPI_TIMEOUT);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	6818      	ldr	r0, [r3, #0]
 8001e14:	1cf9      	adds	r1, r7, #3
 8001e16:	2332      	movs	r3, #50	@ 0x32
 8001e18:	2201      	movs	r2, #1
 8001e1a:	f002 fe63 	bl	8004ae4 <HAL_SPI_Transmit>
    HAL_SPI_Transmit(max31856->spi_handle, &reg_val, 1, MAX31856_SPI_TIMEOUT);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	6818      	ldr	r0, [r3, #0]
 8001e22:	1cb9      	adds	r1, r7, #2
 8001e24:	2332      	movs	r3, #50	@ 0x32
 8001e26:	2201      	movs	r2, #1
 8001e28:	f002 fe5c 	bl	8004ae4 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(max31856->cs_pin.gpio_port, max31856->cs_pin.gpio_pin, GPIO_PIN_SET);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	6858      	ldr	r0, [r3, #4]
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	891b      	ldrh	r3, [r3, #8]
 8001e34:	2201      	movs	r2, #1
 8001e36:	4619      	mov	r1, r3
 8001e38:	f002 f819 	bl	8003e6e <HAL_GPIO_WritePin>
}
 8001e3c:	bf00      	nop
 8001e3e:	3708      	adds	r7, #8
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bd80      	pop	{r7, pc}

08001e44 <max31856_read_register>:
    HAL_SPI_Transmit(max31856->spi_handle, buff, len, MAX31856_SPI_TIMEOUT);
    HAL_GPIO_WritePin(max31856->cs_pin.gpio_port, max31856->cs_pin.gpio_pin, GPIO_PIN_SET);
}

uint8_t max31856_read_register(max31856_t *max31856, uint8_t reg_addr)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b084      	sub	sp, #16
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
 8001e4c:	460b      	mov	r3, r1
 8001e4e:	70fb      	strb	r3, [r7, #3]
    uint8_t reg_val;

    HAL_GPIO_WritePin(max31856->cs_pin.gpio_port, max31856->cs_pin.gpio_pin, GPIO_PIN_RESET);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	6858      	ldr	r0, [r3, #4]
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	891b      	ldrh	r3, [r3, #8]
 8001e58:	2200      	movs	r2, #0
 8001e5a:	4619      	mov	r1, r3
 8001e5c:	f002 f807 	bl	8003e6e <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(max31856->spi_handle, &reg_addr, 1, MAX31856_SPI_TIMEOUT);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	6818      	ldr	r0, [r3, #0]
 8001e64:	1cf9      	adds	r1, r7, #3
 8001e66:	2332      	movs	r3, #50	@ 0x32
 8001e68:	2201      	movs	r2, #1
 8001e6a:	f002 fe3b 	bl	8004ae4 <HAL_SPI_Transmit>
    HAL_SPI_Receive(max31856->spi_handle, &reg_val, 1, MAX31856_SPI_TIMEOUT);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	6818      	ldr	r0, [r3, #0]
 8001e72:	f107 010f 	add.w	r1, r7, #15
 8001e76:	2332      	movs	r3, #50	@ 0x32
 8001e78:	2201      	movs	r2, #1
 8001e7a:	f002 ff77 	bl	8004d6c <HAL_SPI_Receive>
    HAL_GPIO_WritePin(max31856->cs_pin.gpio_port, max31856->cs_pin.gpio_pin, GPIO_PIN_SET);
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6858      	ldr	r0, [r3, #4]
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	891b      	ldrh	r3, [r3, #8]
 8001e86:	2201      	movs	r2, #1
 8001e88:	4619      	mov	r1, r3
 8001e8a:	f001 fff0 	bl	8003e6e <HAL_GPIO_WritePin>

    return reg_val;
 8001e8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e90:	4618      	mov	r0, r3
 8001e92:	3710      	adds	r7, #16
 8001e94:	46bd      	mov	sp, r7
 8001e96:	bd80      	pop	{r7, pc}

08001e98 <max31856_read_nregisters>:

void max31856_read_nregisters(max31856_t *max31856, uint8_t reg_addr, uint8_t *buff, uint16_t len)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b084      	sub	sp, #16
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	60f8      	str	r0, [r7, #12]
 8001ea0:	607a      	str	r2, [r7, #4]
 8001ea2:	461a      	mov	r2, r3
 8001ea4:	460b      	mov	r3, r1
 8001ea6:	72fb      	strb	r3, [r7, #11]
 8001ea8:	4613      	mov	r3, r2
 8001eaa:	813b      	strh	r3, [r7, #8]
    HAL_GPIO_WritePin(max31856->cs_pin.gpio_port, max31856->cs_pin.gpio_pin, GPIO_PIN_RESET);
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	6858      	ldr	r0, [r3, #4]
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	891b      	ldrh	r3, [r3, #8]
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	4619      	mov	r1, r3
 8001eb8:	f001 ffd9 	bl	8003e6e <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(max31856->spi_handle, &reg_addr, 1, MAX31856_SPI_TIMEOUT);
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	6818      	ldr	r0, [r3, #0]
 8001ec0:	f107 010b 	add.w	r1, r7, #11
 8001ec4:	2332      	movs	r3, #50	@ 0x32
 8001ec6:	2201      	movs	r2, #1
 8001ec8:	f002 fe0c 	bl	8004ae4 <HAL_SPI_Transmit>
    HAL_SPI_Receive(max31856->spi_handle, buff, len, MAX31856_SPI_TIMEOUT);
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	6818      	ldr	r0, [r3, #0]
 8001ed0:	893a      	ldrh	r2, [r7, #8]
 8001ed2:	2332      	movs	r3, #50	@ 0x32
 8001ed4:	6879      	ldr	r1, [r7, #4]
 8001ed6:	f002 ff49 	bl	8004d6c <HAL_SPI_Receive>
    HAL_GPIO_WritePin(max31856->cs_pin.gpio_port, max31856->cs_pin.gpio_pin, GPIO_PIN_SET);
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	6858      	ldr	r0, [r3, #4]
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	891b      	ldrh	r3, [r3, #8]
 8001ee2:	2201      	movs	r2, #1
 8001ee4:	4619      	mov	r1, r3
 8001ee6:	f001 ffc2 	bl	8003e6e <HAL_GPIO_WritePin>
}
 8001eea:	bf00      	nop
 8001eec:	3710      	adds	r7, #16
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd80      	pop	{r7, pc}
	...

08001ef4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	b085      	sub	sp, #20
 8001ef8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001efa:	4b15      	ldr	r3, [pc, #84]	@ (8001f50 <HAL_MspInit+0x5c>)
 8001efc:	699b      	ldr	r3, [r3, #24]
 8001efe:	4a14      	ldr	r2, [pc, #80]	@ (8001f50 <HAL_MspInit+0x5c>)
 8001f00:	f043 0301 	orr.w	r3, r3, #1
 8001f04:	6193      	str	r3, [r2, #24]
 8001f06:	4b12      	ldr	r3, [pc, #72]	@ (8001f50 <HAL_MspInit+0x5c>)
 8001f08:	699b      	ldr	r3, [r3, #24]
 8001f0a:	f003 0301 	and.w	r3, r3, #1
 8001f0e:	60bb      	str	r3, [r7, #8]
 8001f10:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f12:	4b0f      	ldr	r3, [pc, #60]	@ (8001f50 <HAL_MspInit+0x5c>)
 8001f14:	69db      	ldr	r3, [r3, #28]
 8001f16:	4a0e      	ldr	r2, [pc, #56]	@ (8001f50 <HAL_MspInit+0x5c>)
 8001f18:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f1c:	61d3      	str	r3, [r2, #28]
 8001f1e:	4b0c      	ldr	r3, [pc, #48]	@ (8001f50 <HAL_MspInit+0x5c>)
 8001f20:	69db      	ldr	r3, [r3, #28]
 8001f22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f26:	607b      	str	r3, [r7, #4]
 8001f28:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001f2a:	4b0a      	ldr	r3, [pc, #40]	@ (8001f54 <HAL_MspInit+0x60>)
 8001f2c:	685b      	ldr	r3, [r3, #4]
 8001f2e:	60fb      	str	r3, [r7, #12]
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001f36:	60fb      	str	r3, [r7, #12]
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001f3e:	60fb      	str	r3, [r7, #12]
 8001f40:	4a04      	ldr	r2, [pc, #16]	@ (8001f54 <HAL_MspInit+0x60>)
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f46:	bf00      	nop
 8001f48:	3714      	adds	r7, #20
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bc80      	pop	{r7}
 8001f4e:	4770      	bx	lr
 8001f50:	40021000 	.word	0x40021000
 8001f54:	40010000 	.word	0x40010000

08001f58 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b08a      	sub	sp, #40	@ 0x28
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f60:	f107 0318 	add.w	r3, r7, #24
 8001f64:	2200      	movs	r2, #0
 8001f66:	601a      	str	r2, [r3, #0]
 8001f68:	605a      	str	r2, [r3, #4]
 8001f6a:	609a      	str	r2, [r3, #8]
 8001f6c:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4a1d      	ldr	r2, [pc, #116]	@ (8001fe8 <HAL_ADC_MspInit+0x90>)
 8001f74:	4293      	cmp	r3, r2
 8001f76:	d10c      	bne.n	8001f92 <HAL_ADC_MspInit+0x3a>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001f78:	4b1c      	ldr	r3, [pc, #112]	@ (8001fec <HAL_ADC_MspInit+0x94>)
 8001f7a:	699b      	ldr	r3, [r3, #24]
 8001f7c:	4a1b      	ldr	r2, [pc, #108]	@ (8001fec <HAL_ADC_MspInit+0x94>)
 8001f7e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001f82:	6193      	str	r3, [r2, #24]
 8001f84:	4b19      	ldr	r3, [pc, #100]	@ (8001fec <HAL_ADC_MspInit+0x94>)
 8001f86:	699b      	ldr	r3, [r3, #24]
 8001f88:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001f8c:	617b      	str	r3, [r7, #20]
 8001f8e:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN ADC2_MspInit 1 */

    /* USER CODE END ADC2_MspInit 1 */
  }

}
 8001f90:	e026      	b.n	8001fe0 <HAL_ADC_MspInit+0x88>
  else if(hadc->Instance==ADC2)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	4a16      	ldr	r2, [pc, #88]	@ (8001ff0 <HAL_ADC_MspInit+0x98>)
 8001f98:	4293      	cmp	r3, r2
 8001f9a:	d121      	bne.n	8001fe0 <HAL_ADC_MspInit+0x88>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001f9c:	4b13      	ldr	r3, [pc, #76]	@ (8001fec <HAL_ADC_MspInit+0x94>)
 8001f9e:	699b      	ldr	r3, [r3, #24]
 8001fa0:	4a12      	ldr	r2, [pc, #72]	@ (8001fec <HAL_ADC_MspInit+0x94>)
 8001fa2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001fa6:	6193      	str	r3, [r2, #24]
 8001fa8:	4b10      	ldr	r3, [pc, #64]	@ (8001fec <HAL_ADC_MspInit+0x94>)
 8001faa:	699b      	ldr	r3, [r3, #24]
 8001fac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001fb0:	613b      	str	r3, [r7, #16]
 8001fb2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fb4:	4b0d      	ldr	r3, [pc, #52]	@ (8001fec <HAL_ADC_MspInit+0x94>)
 8001fb6:	699b      	ldr	r3, [r3, #24]
 8001fb8:	4a0c      	ldr	r2, [pc, #48]	@ (8001fec <HAL_ADC_MspInit+0x94>)
 8001fba:	f043 0310 	orr.w	r3, r3, #16
 8001fbe:	6193      	str	r3, [r2, #24]
 8001fc0:	4b0a      	ldr	r3, [pc, #40]	@ (8001fec <HAL_ADC_MspInit+0x94>)
 8001fc2:	699b      	ldr	r3, [r3, #24]
 8001fc4:	f003 0310 	and.w	r3, r3, #16
 8001fc8:	60fb      	str	r3, [r7, #12]
 8001fca:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001fcc:	2320      	movs	r3, #32
 8001fce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001fd0:	2303      	movs	r3, #3
 8001fd2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fd4:	f107 0318 	add.w	r3, r7, #24
 8001fd8:	4619      	mov	r1, r3
 8001fda:	4806      	ldr	r0, [pc, #24]	@ (8001ff4 <HAL_ADC_MspInit+0x9c>)
 8001fdc:	f001 fdac 	bl	8003b38 <HAL_GPIO_Init>
}
 8001fe0:	bf00      	nop
 8001fe2:	3728      	adds	r7, #40	@ 0x28
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bd80      	pop	{r7, pc}
 8001fe8:	40012400 	.word	0x40012400
 8001fec:	40021000 	.word	0x40021000
 8001ff0:	40012800 	.word	0x40012800
 8001ff4:	40011000 	.word	0x40011000

08001ff8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b08c      	sub	sp, #48	@ 0x30
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002000:	f107 031c 	add.w	r3, r7, #28
 8002004:	2200      	movs	r2, #0
 8002006:	601a      	str	r2, [r3, #0]
 8002008:	605a      	str	r2, [r3, #4]
 800200a:	609a      	str	r2, [r3, #8]
 800200c:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	4a3e      	ldr	r2, [pc, #248]	@ (800210c <HAL_SPI_MspInit+0x114>)
 8002014:	4293      	cmp	r3, r2
 8002016:	d13e      	bne.n	8002096 <HAL_SPI_MspInit+0x9e>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002018:	4b3d      	ldr	r3, [pc, #244]	@ (8002110 <HAL_SPI_MspInit+0x118>)
 800201a:	699b      	ldr	r3, [r3, #24]
 800201c:	4a3c      	ldr	r2, [pc, #240]	@ (8002110 <HAL_SPI_MspInit+0x118>)
 800201e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002022:	6193      	str	r3, [r2, #24]
 8002024:	4b3a      	ldr	r3, [pc, #232]	@ (8002110 <HAL_SPI_MspInit+0x118>)
 8002026:	699b      	ldr	r3, [r3, #24]
 8002028:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800202c:	61bb      	str	r3, [r7, #24]
 800202e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002030:	4b37      	ldr	r3, [pc, #220]	@ (8002110 <HAL_SPI_MspInit+0x118>)
 8002032:	699b      	ldr	r3, [r3, #24]
 8002034:	4a36      	ldr	r2, [pc, #216]	@ (8002110 <HAL_SPI_MspInit+0x118>)
 8002036:	f043 0308 	orr.w	r3, r3, #8
 800203a:	6193      	str	r3, [r2, #24]
 800203c:	4b34      	ldr	r3, [pc, #208]	@ (8002110 <HAL_SPI_MspInit+0x118>)
 800203e:	699b      	ldr	r3, [r3, #24]
 8002040:	f003 0308 	and.w	r3, r3, #8
 8002044:	617b      	str	r3, [r7, #20]
 8002046:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = DISPL_SCK_Pin|DISPL_MOSI_Pin;
 8002048:	2328      	movs	r3, #40	@ 0x28
 800204a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800204c:	2302      	movs	r3, #2
 800204e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002050:	2303      	movs	r3, #3
 8002052:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002054:	f107 031c 	add.w	r3, r7, #28
 8002058:	4619      	mov	r1, r3
 800205a:	482e      	ldr	r0, [pc, #184]	@ (8002114 <HAL_SPI_MspInit+0x11c>)
 800205c:	f001 fd6c 	bl	8003b38 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = TOUCH_MISO_Pin;
 8002060:	2310      	movs	r3, #16
 8002062:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002064:	2300      	movs	r3, #0
 8002066:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002068:	2300      	movs	r3, #0
 800206a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(TOUCH_MISO_GPIO_Port, &GPIO_InitStruct);
 800206c:	f107 031c 	add.w	r3, r7, #28
 8002070:	4619      	mov	r1, r3
 8002072:	4828      	ldr	r0, [pc, #160]	@ (8002114 <HAL_SPI_MspInit+0x11c>)
 8002074:	f001 fd60 	bl	8003b38 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_SPI1_ENABLE();
 8002078:	4b27      	ldr	r3, [pc, #156]	@ (8002118 <HAL_SPI_MspInit+0x120>)
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800207e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002080:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8002084:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002086:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002088:	f043 0301 	orr.w	r3, r3, #1
 800208c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800208e:	4a22      	ldr	r2, [pc, #136]	@ (8002118 <HAL_SPI_MspInit+0x120>)
 8002090:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002092:	6053      	str	r3, [r2, #4]
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002094:	e036      	b.n	8002104 <HAL_SPI_MspInit+0x10c>
  else if(hspi->Instance==SPI2)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	4a20      	ldr	r2, [pc, #128]	@ (800211c <HAL_SPI_MspInit+0x124>)
 800209c:	4293      	cmp	r3, r2
 800209e:	d131      	bne.n	8002104 <HAL_SPI_MspInit+0x10c>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80020a0:	4b1b      	ldr	r3, [pc, #108]	@ (8002110 <HAL_SPI_MspInit+0x118>)
 80020a2:	69db      	ldr	r3, [r3, #28]
 80020a4:	4a1a      	ldr	r2, [pc, #104]	@ (8002110 <HAL_SPI_MspInit+0x118>)
 80020a6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80020aa:	61d3      	str	r3, [r2, #28]
 80020ac:	4b18      	ldr	r3, [pc, #96]	@ (8002110 <HAL_SPI_MspInit+0x118>)
 80020ae:	69db      	ldr	r3, [r3, #28]
 80020b0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80020b4:	613b      	str	r3, [r7, #16]
 80020b6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020b8:	4b15      	ldr	r3, [pc, #84]	@ (8002110 <HAL_SPI_MspInit+0x118>)
 80020ba:	699b      	ldr	r3, [r3, #24]
 80020bc:	4a14      	ldr	r2, [pc, #80]	@ (8002110 <HAL_SPI_MspInit+0x118>)
 80020be:	f043 0308 	orr.w	r3, r3, #8
 80020c2:	6193      	str	r3, [r2, #24]
 80020c4:	4b12      	ldr	r3, [pc, #72]	@ (8002110 <HAL_SPI_MspInit+0x118>)
 80020c6:	699b      	ldr	r3, [r3, #24]
 80020c8:	f003 0308 	and.w	r3, r3, #8
 80020cc:	60fb      	str	r3, [r7, #12]
 80020ce:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 80020d0:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 80020d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020d6:	2302      	movs	r3, #2
 80020d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80020da:	2303      	movs	r3, #3
 80020dc:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020de:	f107 031c 	add.w	r3, r7, #28
 80020e2:	4619      	mov	r1, r3
 80020e4:	480b      	ldr	r0, [pc, #44]	@ (8002114 <HAL_SPI_MspInit+0x11c>)
 80020e6:	f001 fd27 	bl	8003b38 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80020ea:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80020ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020f0:	2300      	movs	r3, #0
 80020f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020f4:	2300      	movs	r3, #0
 80020f6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020f8:	f107 031c 	add.w	r3, r7, #28
 80020fc:	4619      	mov	r1, r3
 80020fe:	4805      	ldr	r0, [pc, #20]	@ (8002114 <HAL_SPI_MspInit+0x11c>)
 8002100:	f001 fd1a 	bl	8003b38 <HAL_GPIO_Init>
}
 8002104:	bf00      	nop
 8002106:	3730      	adds	r7, #48	@ 0x30
 8002108:	46bd      	mov	sp, r7
 800210a:	bd80      	pop	{r7, pc}
 800210c:	40013000 	.word	0x40013000
 8002110:	40021000 	.word	0x40021000
 8002114:	40010c00 	.word	0x40010c00
 8002118:	40010000 	.word	0x40010000
 800211c:	40003800 	.word	0x40003800

08002120 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b084      	sub	sp, #16
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002130:	d114      	bne.n	800215c <HAL_TIM_Base_MspInit+0x3c>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002132:	4b15      	ldr	r3, [pc, #84]	@ (8002188 <HAL_TIM_Base_MspInit+0x68>)
 8002134:	69db      	ldr	r3, [r3, #28]
 8002136:	4a14      	ldr	r2, [pc, #80]	@ (8002188 <HAL_TIM_Base_MspInit+0x68>)
 8002138:	f043 0301 	orr.w	r3, r3, #1
 800213c:	61d3      	str	r3, [r2, #28]
 800213e:	4b12      	ldr	r3, [pc, #72]	@ (8002188 <HAL_TIM_Base_MspInit+0x68>)
 8002140:	69db      	ldr	r3, [r3, #28]
 8002142:	f003 0301 	and.w	r3, r3, #1
 8002146:	60fb      	str	r3, [r7, #12]
 8002148:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800214a:	2200      	movs	r2, #0
 800214c:	2100      	movs	r1, #0
 800214e:	201c      	movs	r0, #28
 8002150:	f001 fcbb 	bl	8003aca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002154:	201c      	movs	r0, #28
 8002156:	f001 fcd4 	bl	8003b02 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 800215a:	e010      	b.n	800217e <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM3)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	4a0a      	ldr	r2, [pc, #40]	@ (800218c <HAL_TIM_Base_MspInit+0x6c>)
 8002162:	4293      	cmp	r3, r2
 8002164:	d10b      	bne.n	800217e <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002166:	4b08      	ldr	r3, [pc, #32]	@ (8002188 <HAL_TIM_Base_MspInit+0x68>)
 8002168:	69db      	ldr	r3, [r3, #28]
 800216a:	4a07      	ldr	r2, [pc, #28]	@ (8002188 <HAL_TIM_Base_MspInit+0x68>)
 800216c:	f043 0302 	orr.w	r3, r3, #2
 8002170:	61d3      	str	r3, [r2, #28]
 8002172:	4b05      	ldr	r3, [pc, #20]	@ (8002188 <HAL_TIM_Base_MspInit+0x68>)
 8002174:	69db      	ldr	r3, [r3, #28]
 8002176:	f003 0302 	and.w	r3, r3, #2
 800217a:	60bb      	str	r3, [r7, #8]
 800217c:	68bb      	ldr	r3, [r7, #8]
}
 800217e:	bf00      	nop
 8002180:	3710      	adds	r7, #16
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}
 8002186:	bf00      	nop
 8002188:	40021000 	.word	0x40021000
 800218c:	40000400 	.word	0x40000400

08002190 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b088      	sub	sp, #32
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002198:	f107 0310 	add.w	r3, r7, #16
 800219c:	2200      	movs	r2, #0
 800219e:	601a      	str	r2, [r3, #0]
 80021a0:	605a      	str	r2, [r3, #4]
 80021a2:	609a      	str	r2, [r3, #8]
 80021a4:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	4a0f      	ldr	r2, [pc, #60]	@ (80021e8 <HAL_TIM_MspPostInit+0x58>)
 80021ac:	4293      	cmp	r3, r2
 80021ae:	d117      	bne.n	80021e0 <HAL_TIM_MspPostInit+0x50>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021b0:	4b0e      	ldr	r3, [pc, #56]	@ (80021ec <HAL_TIM_MspPostInit+0x5c>)
 80021b2:	699b      	ldr	r3, [r3, #24]
 80021b4:	4a0d      	ldr	r2, [pc, #52]	@ (80021ec <HAL_TIM_MspPostInit+0x5c>)
 80021b6:	f043 0304 	orr.w	r3, r3, #4
 80021ba:	6193      	str	r3, [r2, #24]
 80021bc:	4b0b      	ldr	r3, [pc, #44]	@ (80021ec <HAL_TIM_MspPostInit+0x5c>)
 80021be:	699b      	ldr	r3, [r3, #24]
 80021c0:	f003 0304 	and.w	r3, r3, #4
 80021c4:	60fb      	str	r3, [r7, #12]
 80021c6:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80021c8:	2340      	movs	r3, #64	@ 0x40
 80021ca:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021cc:	2302      	movs	r3, #2
 80021ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021d0:	2302      	movs	r3, #2
 80021d2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021d4:	f107 0310 	add.w	r3, r7, #16
 80021d8:	4619      	mov	r1, r3
 80021da:	4805      	ldr	r0, [pc, #20]	@ (80021f0 <HAL_TIM_MspPostInit+0x60>)
 80021dc:	f001 fcac 	bl	8003b38 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80021e0:	bf00      	nop
 80021e2:	3720      	adds	r7, #32
 80021e4:	46bd      	mov	sp, r7
 80021e6:	bd80      	pop	{r7, pc}
 80021e8:	40000400 	.word	0x40000400
 80021ec:	40021000 	.word	0x40021000
 80021f0:	40010800 	.word	0x40010800

080021f4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b088      	sub	sp, #32
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021fc:	f107 0310 	add.w	r3, r7, #16
 8002200:	2200      	movs	r2, #0
 8002202:	601a      	str	r2, [r3, #0]
 8002204:	605a      	str	r2, [r3, #4]
 8002206:	609a      	str	r2, [r3, #8]
 8002208:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	4a15      	ldr	r2, [pc, #84]	@ (8002264 <HAL_UART_MspInit+0x70>)
 8002210:	4293      	cmp	r3, r2
 8002212:	d123      	bne.n	800225c <HAL_UART_MspInit+0x68>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002214:	4b14      	ldr	r3, [pc, #80]	@ (8002268 <HAL_UART_MspInit+0x74>)
 8002216:	69db      	ldr	r3, [r3, #28]
 8002218:	4a13      	ldr	r2, [pc, #76]	@ (8002268 <HAL_UART_MspInit+0x74>)
 800221a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800221e:	61d3      	str	r3, [r2, #28]
 8002220:	4b11      	ldr	r3, [pc, #68]	@ (8002268 <HAL_UART_MspInit+0x74>)
 8002222:	69db      	ldr	r3, [r3, #28]
 8002224:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002228:	60fb      	str	r3, [r7, #12]
 800222a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800222c:	4b0e      	ldr	r3, [pc, #56]	@ (8002268 <HAL_UART_MspInit+0x74>)
 800222e:	699b      	ldr	r3, [r3, #24]
 8002230:	4a0d      	ldr	r2, [pc, #52]	@ (8002268 <HAL_UART_MspInit+0x74>)
 8002232:	f043 0304 	orr.w	r3, r3, #4
 8002236:	6193      	str	r3, [r2, #24]
 8002238:	4b0b      	ldr	r3, [pc, #44]	@ (8002268 <HAL_UART_MspInit+0x74>)
 800223a:	699b      	ldr	r3, [r3, #24]
 800223c:	f003 0304 	and.w	r3, r3, #4
 8002240:	60bb      	str	r3, [r7, #8]
 8002242:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002244:	230c      	movs	r3, #12
 8002246:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002248:	2302      	movs	r3, #2
 800224a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800224c:	2302      	movs	r3, #2
 800224e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002250:	f107 0310 	add.w	r3, r7, #16
 8002254:	4619      	mov	r1, r3
 8002256:	4805      	ldr	r0, [pc, #20]	@ (800226c <HAL_UART_MspInit+0x78>)
 8002258:	f001 fc6e 	bl	8003b38 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800225c:	bf00      	nop
 800225e:	3720      	adds	r7, #32
 8002260:	46bd      	mov	sp, r7
 8002262:	bd80      	pop	{r7, pc}
 8002264:	40004400 	.word	0x40004400
 8002268:	40021000 	.word	0x40021000
 800226c:	40010800 	.word	0x40010800

08002270 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002270:	b480      	push	{r7}
 8002272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002274:	bf00      	nop
 8002276:	e7fd      	b.n	8002274 <NMI_Handler+0x4>

08002278 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002278:	b480      	push	{r7}
 800227a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800227c:	bf00      	nop
 800227e:	e7fd      	b.n	800227c <HardFault_Handler+0x4>

08002280 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002280:	b480      	push	{r7}
 8002282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002284:	bf00      	nop
 8002286:	e7fd      	b.n	8002284 <MemManage_Handler+0x4>

08002288 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002288:	b480      	push	{r7}
 800228a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800228c:	bf00      	nop
 800228e:	e7fd      	b.n	800228c <BusFault_Handler+0x4>

08002290 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002290:	b480      	push	{r7}
 8002292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002294:	bf00      	nop
 8002296:	e7fd      	b.n	8002294 <UsageFault_Handler+0x4>

08002298 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002298:	b480      	push	{r7}
 800229a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800229c:	bf00      	nop
 800229e:	46bd      	mov	sp, r7
 80022a0:	bc80      	pop	{r7}
 80022a2:	4770      	bx	lr

080022a4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80022a4:	b480      	push	{r7}
 80022a6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80022a8:	bf00      	nop
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bc80      	pop	{r7}
 80022ae:	4770      	bx	lr

080022b0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80022b0:	b480      	push	{r7}
 80022b2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80022b4:	bf00      	nop
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bc80      	pop	{r7}
 80022ba:	4770      	bx	lr

080022bc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80022c0:	f000 fe94 	bl	8002fec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80022c4:	bf00      	nop
 80022c6:	bd80      	pop	{r7, pc}

080022c8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80022cc:	4802      	ldr	r0, [pc, #8]	@ (80022d8 <TIM2_IRQHandler+0x10>)
 80022ce:	f003 fa13 	bl	80056f8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80022d2:	bf00      	nop
 80022d4:	bd80      	pop	{r7, pc}
 80022d6:	bf00      	nop
 80022d8:	20000314 	.word	0x20000314

080022dc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80022e0:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80022e4:	f001 fddc 	bl	8003ea0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80022e8:	bf00      	nop
 80022ea:	bd80      	pop	{r7, pc}

080022ec <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80022ec:	b480      	push	{r7}
 80022ee:	af00      	add	r7, sp, #0
  return 1;
 80022f0:	2301      	movs	r3, #1
}
 80022f2:	4618      	mov	r0, r3
 80022f4:	46bd      	mov	sp, r7
 80022f6:	bc80      	pop	{r7}
 80022f8:	4770      	bx	lr

080022fa <_kill>:

int _kill(int pid, int sig)
{
 80022fa:	b580      	push	{r7, lr}
 80022fc:	b082      	sub	sp, #8
 80022fe:	af00      	add	r7, sp, #0
 8002300:	6078      	str	r0, [r7, #4]
 8002302:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002304:	f004 fe44 	bl	8006f90 <__errno>
 8002308:	4603      	mov	r3, r0
 800230a:	2216      	movs	r2, #22
 800230c:	601a      	str	r2, [r3, #0]
  return -1;
 800230e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002312:	4618      	mov	r0, r3
 8002314:	3708      	adds	r7, #8
 8002316:	46bd      	mov	sp, r7
 8002318:	bd80      	pop	{r7, pc}

0800231a <_exit>:

void _exit (int status)
{
 800231a:	b580      	push	{r7, lr}
 800231c:	b082      	sub	sp, #8
 800231e:	af00      	add	r7, sp, #0
 8002320:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002322:	f04f 31ff 	mov.w	r1, #4294967295
 8002326:	6878      	ldr	r0, [r7, #4]
 8002328:	f7ff ffe7 	bl	80022fa <_kill>
  while (1) {}    /* Make sure we hang here */
 800232c:	bf00      	nop
 800232e:	e7fd      	b.n	800232c <_exit+0x12>

08002330 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b086      	sub	sp, #24
 8002334:	af00      	add	r7, sp, #0
 8002336:	60f8      	str	r0, [r7, #12]
 8002338:	60b9      	str	r1, [r7, #8]
 800233a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800233c:	2300      	movs	r3, #0
 800233e:	617b      	str	r3, [r7, #20]
 8002340:	e00a      	b.n	8002358 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002342:	f3af 8000 	nop.w
 8002346:	4601      	mov	r1, r0
 8002348:	68bb      	ldr	r3, [r7, #8]
 800234a:	1c5a      	adds	r2, r3, #1
 800234c:	60ba      	str	r2, [r7, #8]
 800234e:	b2ca      	uxtb	r2, r1
 8002350:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002352:	697b      	ldr	r3, [r7, #20]
 8002354:	3301      	adds	r3, #1
 8002356:	617b      	str	r3, [r7, #20]
 8002358:	697a      	ldr	r2, [r7, #20]
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	429a      	cmp	r2, r3
 800235e:	dbf0      	blt.n	8002342 <_read+0x12>
  }

  return len;
 8002360:	687b      	ldr	r3, [r7, #4]
}
 8002362:	4618      	mov	r0, r3
 8002364:	3718      	adds	r7, #24
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}

0800236a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800236a:	b580      	push	{r7, lr}
 800236c:	b086      	sub	sp, #24
 800236e:	af00      	add	r7, sp, #0
 8002370:	60f8      	str	r0, [r7, #12]
 8002372:	60b9      	str	r1, [r7, #8]
 8002374:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002376:	2300      	movs	r3, #0
 8002378:	617b      	str	r3, [r7, #20]
 800237a:	e009      	b.n	8002390 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800237c:	68bb      	ldr	r3, [r7, #8]
 800237e:	1c5a      	adds	r2, r3, #1
 8002380:	60ba      	str	r2, [r7, #8]
 8002382:	781b      	ldrb	r3, [r3, #0]
 8002384:	4618      	mov	r0, r3
 8002386:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800238a:	697b      	ldr	r3, [r7, #20]
 800238c:	3301      	adds	r3, #1
 800238e:	617b      	str	r3, [r7, #20]
 8002390:	697a      	ldr	r2, [r7, #20]
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	429a      	cmp	r2, r3
 8002396:	dbf1      	blt.n	800237c <_write+0x12>
  }
  return len;
 8002398:	687b      	ldr	r3, [r7, #4]
}
 800239a:	4618      	mov	r0, r3
 800239c:	3718      	adds	r7, #24
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd80      	pop	{r7, pc}

080023a2 <_close>:

int _close(int file)
{
 80023a2:	b480      	push	{r7}
 80023a4:	b083      	sub	sp, #12
 80023a6:	af00      	add	r7, sp, #0
 80023a8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80023aa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023ae:	4618      	mov	r0, r3
 80023b0:	370c      	adds	r7, #12
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bc80      	pop	{r7}
 80023b6:	4770      	bx	lr

080023b8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80023b8:	b480      	push	{r7}
 80023ba:	b083      	sub	sp, #12
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
 80023c0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80023c8:	605a      	str	r2, [r3, #4]
  return 0;
 80023ca:	2300      	movs	r3, #0
}
 80023cc:	4618      	mov	r0, r3
 80023ce:	370c      	adds	r7, #12
 80023d0:	46bd      	mov	sp, r7
 80023d2:	bc80      	pop	{r7}
 80023d4:	4770      	bx	lr

080023d6 <_isatty>:

int _isatty(int file)
{
 80023d6:	b480      	push	{r7}
 80023d8:	b083      	sub	sp, #12
 80023da:	af00      	add	r7, sp, #0
 80023dc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80023de:	2301      	movs	r3, #1
}
 80023e0:	4618      	mov	r0, r3
 80023e2:	370c      	adds	r7, #12
 80023e4:	46bd      	mov	sp, r7
 80023e6:	bc80      	pop	{r7}
 80023e8:	4770      	bx	lr

080023ea <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80023ea:	b480      	push	{r7}
 80023ec:	b085      	sub	sp, #20
 80023ee:	af00      	add	r7, sp, #0
 80023f0:	60f8      	str	r0, [r7, #12]
 80023f2:	60b9      	str	r1, [r7, #8]
 80023f4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80023f6:	2300      	movs	r3, #0
}
 80023f8:	4618      	mov	r0, r3
 80023fa:	3714      	adds	r7, #20
 80023fc:	46bd      	mov	sp, r7
 80023fe:	bc80      	pop	{r7}
 8002400:	4770      	bx	lr
	...

08002404 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b086      	sub	sp, #24
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800240c:	4a14      	ldr	r2, [pc, #80]	@ (8002460 <_sbrk+0x5c>)
 800240e:	4b15      	ldr	r3, [pc, #84]	@ (8002464 <_sbrk+0x60>)
 8002410:	1ad3      	subs	r3, r2, r3
 8002412:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002414:	697b      	ldr	r3, [r7, #20]
 8002416:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002418:	4b13      	ldr	r3, [pc, #76]	@ (8002468 <_sbrk+0x64>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	2b00      	cmp	r3, #0
 800241e:	d102      	bne.n	8002426 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002420:	4b11      	ldr	r3, [pc, #68]	@ (8002468 <_sbrk+0x64>)
 8002422:	4a12      	ldr	r2, [pc, #72]	@ (800246c <_sbrk+0x68>)
 8002424:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002426:	4b10      	ldr	r3, [pc, #64]	@ (8002468 <_sbrk+0x64>)
 8002428:	681a      	ldr	r2, [r3, #0]
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	4413      	add	r3, r2
 800242e:	693a      	ldr	r2, [r7, #16]
 8002430:	429a      	cmp	r2, r3
 8002432:	d207      	bcs.n	8002444 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002434:	f004 fdac 	bl	8006f90 <__errno>
 8002438:	4603      	mov	r3, r0
 800243a:	220c      	movs	r2, #12
 800243c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800243e:	f04f 33ff 	mov.w	r3, #4294967295
 8002442:	e009      	b.n	8002458 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002444:	4b08      	ldr	r3, [pc, #32]	@ (8002468 <_sbrk+0x64>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800244a:	4b07      	ldr	r3, [pc, #28]	@ (8002468 <_sbrk+0x64>)
 800244c:	681a      	ldr	r2, [r3, #0]
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	4413      	add	r3, r2
 8002452:	4a05      	ldr	r2, [pc, #20]	@ (8002468 <_sbrk+0x64>)
 8002454:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002456:	68fb      	ldr	r3, [r7, #12]
}
 8002458:	4618      	mov	r0, r3
 800245a:	3718      	adds	r7, #24
 800245c:	46bd      	mov	sp, r7
 800245e:	bd80      	pop	{r7, pc}
 8002460:	20005000 	.word	0x20005000
 8002464:	00000400 	.word	0x00000400
 8002468:	200003f0 	.word	0x200003f0
 800246c:	20001558 	.word	0x20001558

08002470 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002470:	b480      	push	{r7}
 8002472:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002474:	bf00      	nop
 8002476:	46bd      	mov	sp, r7
 8002478:	bc80      	pop	{r7}
 800247a:	4770      	bx	lr

0800247c <Displ_Select>:

/******************************************
 * @brief	enable display, disabling touch
 * 			device selected if CS low
 ******************************************/
void Displ_Select(void) {
 800247c:	b580      	push	{r7, lr}
 800247e:	af00      	add	r7, sp, #0
//	if (TOUCH_SPI==DISPL_SPI){														// if SPI port shared (display <-> touch)
	if (1){
		if (HAL_GPIO_ReadPin(DISPL_CS_GPIO_Port, DISPL_CS_Pin)) {					// if display not yet selected
 8002480:	2108      	movs	r1, #8
 8002482:	480d      	ldr	r0, [pc, #52]	@ (80024b8 <Displ_Select+0x3c>)
 8002484:	f001 fcdc 	bl	8003e40 <HAL_GPIO_ReadPin>
 8002488:	4603      	mov	r3, r0
 800248a:	2b00      	cmp	r3, #0
 800248c:	d011      	beq.n	80024b2 <Displ_Select+0x36>
//			HAL_GPIO_WritePin(TOUCH_CS_GPIO_Port, TOUCH_CS_Pin, GPIO_PIN_SET); 		// unselect touch
			SET_DISPL_SPI_BAUDRATE;				   									//change SPI port speed as per display needs
 800248e:	4b0b      	ldr	r3, [pc, #44]	@ (80024bc <Displ_Select+0x40>)
 8002490:	681a      	ldr	r2, [r3, #0]
 8002492:	490a      	ldr	r1, [pc, #40]	@ (80024bc <Displ_Select+0x40>)
 8002494:	f64f 73c7 	movw	r3, #65479	@ 0xffc7
 8002498:	4013      	ands	r3, r2
 800249a:	600b      	str	r3, [r1, #0]
 800249c:	4b07      	ldr	r3, [pc, #28]	@ (80024bc <Displ_Select+0x40>)
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	4a06      	ldr	r2, [pc, #24]	@ (80024bc <Displ_Select+0x40>)
 80024a2:	f043 0308 	orr.w	r3, r3, #8
 80024a6:	6013      	str	r3, [r2, #0]
			HAL_GPIO_WritePin(DISPL_CS_GPIO_Port, DISPL_CS_Pin, GPIO_PIN_RESET);	// select display
 80024a8:	2200      	movs	r2, #0
 80024aa:	2108      	movs	r1, #8
 80024ac:	4802      	ldr	r0, [pc, #8]	@ (80024b8 <Displ_Select+0x3c>)
 80024ae:	f001 fcde 	bl	8003e6e <HAL_GPIO_WritePin>
		}
	}
}
 80024b2:	bf00      	nop
 80024b4:	bd80      	pop	{r7, pc}
 80024b6:	bf00      	nop
 80024b8:	40011000 	.word	0x40011000
 80024bc:	40013000 	.word	0x40013000

080024c0 <Displ_Transmit>:
 * @PARAM	DC_Status 	indicates if sending command or data
 * 			data		buffer data to send
 * 			dataSize	number of bytes in "data" to be sent
 * 			isTouchGFXBuffer 1 only when called by touchgfxDisplayDriverTransmitBlock (for byte endian conversion). All other cases 0
 **************************/
void Displ_Transmit(GPIO_PinState DC_Status, uint8_t* data, uint16_t dataSize, uint8_t isTouchGFXBuffer ){
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b086      	sub	sp, #24
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6039      	str	r1, [r7, #0]
 80024c8:	4611      	mov	r1, r2
 80024ca:	461a      	mov	r2, r3
 80024cc:	4603      	mov	r3, r0
 80024ce:	71fb      	strb	r3, [r7, #7]
 80024d0:	460b      	mov	r3, r1
 80024d2:	80bb      	strh	r3, [r7, #4]
 80024d4:	4613      	mov	r3, r2
 80024d6:	71bb      	strb	r3, [r7, #6]

	while (!Displ_SpiAvailable) {};  // waiting for a free SPI port. Flag is set to 1 by transmission-complete interrupt callback
 80024d8:	bf00      	nop
 80024da:	4b33      	ldr	r3, [pc, #204]	@ (80025a8 <Displ_Transmit+0xe8>)
 80024dc:	781b      	ldrb	r3, [r3, #0]
 80024de:	b2db      	uxtb	r3, r3
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d0fa      	beq.n	80024da <Displ_Transmit+0x1a>

	Displ_Select();
 80024e4:	f7ff ffca 	bl	800247c <Displ_Select>
	HAL_GPIO_WritePin(DISPL_DC_GPIO_Port, DISPL_DC_Pin, DC_Status);
 80024e8:	79fb      	ldrb	r3, [r7, #7]
 80024ea:	461a      	mov	r2, r3
 80024ec:	2102      	movs	r1, #2
 80024ee:	482f      	ldr	r0, [pc, #188]	@ (80025ac <Displ_Transmit+0xec>)
 80024f0:	f001 fcbd 	bl	8003e6e <HAL_GPIO_WritePin>

	if (isTouchGFXBuffer){
 80024f4:	79bb      	ldrb	r3, [r7, #6]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d045      	beq.n	8002586 <Displ_Transmit+0xc6>
			*data32=__REV16(*data32);
		}
#else
//if display color format is RGB666: convert RGB565 received by TouchGFX and swap bytes

		uint8_t *buf8Pos=dispBuffer1; 							//using a local pointer
 80024fa:	4b2d      	ldr	r3, [pc, #180]	@ (80025b0 <Displ_Transmit+0xf0>)
 80024fc:	617b      	str	r3, [r7, #20]

		uint16_t *limit=(uint16_t*)(data+dataSize);
 80024fe:	88bb      	ldrh	r3, [r7, #4]
 8002500:	683a      	ldr	r2, [r7, #0]
 8002502:	4413      	add	r3, r2
 8002504:	60fb      	str	r3, [r7, #12]
		for (uint16_t *data16=(uint16_t*)data; (data16<limit) & ((buf8Pos-dispBuffer1)<(SIZEBUF-3)); data16++) {
 8002506:	683b      	ldr	r3, [r7, #0]
 8002508:	613b      	str	r3, [r7, #16]
 800250a:	e021      	b.n	8002550 <Displ_Transmit+0x90>

			*(buf8Pos++)=((*data16 & 0xF800)>>8);  // R color
 800250c:	693b      	ldr	r3, [r7, #16]
 800250e:	881b      	ldrh	r3, [r3, #0]
 8002510:	121b      	asrs	r3, r3, #8
 8002512:	b2da      	uxtb	r2, r3
 8002514:	697b      	ldr	r3, [r7, #20]
 8002516:	1c59      	adds	r1, r3, #1
 8002518:	6179      	str	r1, [r7, #20]
 800251a:	f022 0207 	bic.w	r2, r2, #7
 800251e:	b2d2      	uxtb	r2, r2
 8002520:	701a      	strb	r2, [r3, #0]
			*(buf8Pos++)=((*data16 & 0x07E0)>>3);  // G color
 8002522:	693b      	ldr	r3, [r7, #16]
 8002524:	881b      	ldrh	r3, [r3, #0]
 8002526:	10db      	asrs	r3, r3, #3
 8002528:	b2da      	uxtb	r2, r3
 800252a:	697b      	ldr	r3, [r7, #20]
 800252c:	1c59      	adds	r1, r3, #1
 800252e:	6179      	str	r1, [r7, #20]
 8002530:	f022 0203 	bic.w	r2, r2, #3
 8002534:	b2d2      	uxtb	r2, r2
 8002536:	701a      	strb	r2, [r3, #0]
			*(buf8Pos++)=((*data16 & 0x001F)<<3);  // B color
 8002538:	693b      	ldr	r3, [r7, #16]
 800253a:	881b      	ldrh	r3, [r3, #0]
 800253c:	b2da      	uxtb	r2, r3
 800253e:	697b      	ldr	r3, [r7, #20]
 8002540:	1c59      	adds	r1, r3, #1
 8002542:	6179      	str	r1, [r7, #20]
 8002544:	00d2      	lsls	r2, r2, #3
 8002546:	b2d2      	uxtb	r2, r2
 8002548:	701a      	strb	r2, [r3, #0]
		for (uint16_t *data16=(uint16_t*)data; (data16<limit) & ((buf8Pos-dispBuffer1)<(SIZEBUF-3)); data16++) {
 800254a:	693b      	ldr	r3, [r7, #16]
 800254c:	3302      	adds	r3, #2
 800254e:	613b      	str	r3, [r7, #16]
 8002550:	693a      	ldr	r2, [r7, #16]
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	429a      	cmp	r2, r3
 8002556:	bf34      	ite	cc
 8002558:	2301      	movcc	r3, #1
 800255a:	2300      	movcs	r3, #0
 800255c:	b2da      	uxtb	r2, r3
 800255e:	697b      	ldr	r3, [r7, #20]
 8002560:	4913      	ldr	r1, [pc, #76]	@ (80025b0 <Displ_Transmit+0xf0>)
 8002562:	1a5b      	subs	r3, r3, r1
 8002564:	f240 71fc 	movw	r1, #2044	@ 0x7fc
 8002568:	428b      	cmp	r3, r1
 800256a:	bfd4      	ite	le
 800256c:	2301      	movle	r3, #1
 800256e:	2300      	movgt	r3, #0
 8002570:	b2db      	uxtb	r3, r3
 8002572:	4013      	ands	r3, r2
 8002574:	b2db      	uxtb	r3, r3
 8002576:	2b00      	cmp	r3, #0
 8002578:	d1c8      	bne.n	800250c <Displ_Transmit+0x4c>
		}

		data=dispBuffer1; 				//data (pointer to data to transfer via SPI) has to point to converted buffer
 800257a:	4b0d      	ldr	r3, [pc, #52]	@ (80025b0 <Displ_Transmit+0xf0>)
 800257c:	603b      	str	r3, [r7, #0]
		dataSize=(buf8Pos-dispBuffer1);	//and dataSize has to contain the converted buffer size
 800257e:	697b      	ldr	r3, [r7, #20]
 8002580:	4a0b      	ldr	r2, [pc, #44]	@ (80025b0 <Displ_Transmit+0xf0>)
 8002582:	1a9b      	subs	r3, r3, r2
 8002584:	80bb      	strh	r3, [r7, #4]
		HAL_SPI_Transmit_IT(&DISPL_SPI_PORT , data, dataSize);
#else
#ifdef DISPLAY_SPI_DMA_MODE
		if (dataSize<DISPL_DMA_CUTOFF) {
#endif //DISPLAY_SPI_DMA_MODE
			Displ_SpiAvailable=0;
 8002586:	4b08      	ldr	r3, [pc, #32]	@ (80025a8 <Displ_Transmit+0xe8>)
 8002588:	2200      	movs	r2, #0
 800258a:	701a      	strb	r2, [r3, #0]
			HAL_SPI_Transmit(&DISPL_SPI_PORT , data, dataSize, HAL_MAX_DELAY);
 800258c:	88ba      	ldrh	r2, [r7, #4]
 800258e:	f04f 33ff 	mov.w	r3, #4294967295
 8002592:	6839      	ldr	r1, [r7, #0]
 8002594:	4807      	ldr	r0, [pc, #28]	@ (80025b4 <Displ_Transmit+0xf4>)
 8002596:	f002 faa5 	bl	8004ae4 <HAL_SPI_Transmit>
			Displ_SpiAvailable=1;
 800259a:	4b03      	ldr	r3, [pc, #12]	@ (80025a8 <Displ_Transmit+0xe8>)
 800259c:	2201      	movs	r2, #1
 800259e:	701a      	strb	r2, [r3, #0]
			Displ_SpiAvailable=0;
			HAL_SPI_Transmit_DMA(&DISPL_SPI_PORT , data, dataSize);
		}
#endif //DISPLAY_SPI_DMA_MODE
#endif //DISPLAY_SPI_INTERRUPT_MODE
	}
 80025a0:	bf00      	nop
 80025a2:	3718      	adds	r7, #24
 80025a4:	46bd      	mov	sp, r7
 80025a6:	bd80      	pop	{r7, pc}
 80025a8:	20000010 	.word	0x20000010
 80025ac:	40011000 	.word	0x40011000
 80025b0:	200003fc 	.word	0x200003fc
 80025b4:	20000264 	.word	0x20000264

080025b8 <Displ_WriteCommand>:


/**********************************
 * @BRIEF	transmit a byte in a SPI_COMMAND format
 **********************************/
void Displ_WriteCommand(uint8_t cmd){
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b082      	sub	sp, #8
 80025bc:	af00      	add	r7, sp, #0
 80025be:	4603      	mov	r3, r0
 80025c0:	71fb      	strb	r3, [r7, #7]
	Displ_Transmit(SPI_COMMAND, &cmd, sizeof(cmd),0);
 80025c2:	1df9      	adds	r1, r7, #7
 80025c4:	2300      	movs	r3, #0
 80025c6:	2201      	movs	r2, #1
 80025c8:	2000      	movs	r0, #0
 80025ca:	f7ff ff79 	bl	80024c0 <Displ_Transmit>
}
 80025ce:	bf00      	nop
 80025d0:	3708      	adds	r7, #8
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bd80      	pop	{r7, pc}

080025d6 <Displ_WriteData>:
 * @BRIEF	transmit a set of data in a SPI_DATA format
 * @PARAM 	data		buffer data to send
 * 			dataSize	number of bytes in "data" to be sent
 * 			isTouchGFXBuffer 1 only when called by touchgfxDisplayDriverTransmitBlock (for byte endian conversion). All other cases 0
 **********************************/
void Displ_WriteData(uint8_t* buff, size_t buff_size, uint8_t isTouchGFXBuffer){
 80025d6:	b580      	push	{r7, lr}
 80025d8:	b084      	sub	sp, #16
 80025da:	af00      	add	r7, sp, #0
 80025dc:	60f8      	str	r0, [r7, #12]
 80025de:	60b9      	str	r1, [r7, #8]
 80025e0:	4613      	mov	r3, r2
 80025e2:	71fb      	strb	r3, [r7, #7]
	if (buff_size==0) return;
 80025e4:	68bb      	ldr	r3, [r7, #8]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d007      	beq.n	80025fa <Displ_WriteData+0x24>
	Displ_Transmit(SPI_DATA, buff, buff_size, isTouchGFXBuffer);
 80025ea:	68bb      	ldr	r3, [r7, #8]
 80025ec:	b29a      	uxth	r2, r3
 80025ee:	79fb      	ldrb	r3, [r7, #7]
 80025f0:	68f9      	ldr	r1, [r7, #12]
 80025f2:	2001      	movs	r0, #1
 80025f4:	f7ff ff64 	bl	80024c0 <Displ_Transmit>
 80025f8:	e000      	b.n	80025fc <Displ_WriteData+0x26>
	if (buff_size==0) return;
 80025fa:	bf00      	nop
}
 80025fc:	3710      	adds	r7, #16
 80025fe:	46bd      	mov	sp, r7
 8002600:	bd80      	pop	{r7, pc}
	...

08002604 <ILI9XXX_Init>:


/**********************************
 * @brief	ILIXXX initialization sequence
 **********************************/
void ILI9XXX_Init(){
 8002604:	b580      	push	{r7, lr}
 8002606:	af00      	add	r7, sp, #0
	Displ_Select();
 8002608:	f7ff ff38 	bl	800247c <Displ_Select>

	HAL_GPIO_WritePin(DISPL_RST_GPIO_Port, DISPL_RST_Pin, GPIO_PIN_RESET);
 800260c:	2200      	movs	r2, #0
 800260e:	2104      	movs	r1, #4
 8002610:	4819      	ldr	r0, [pc, #100]	@ (8002678 <ILI9XXX_Init+0x74>)
 8002612:	f001 fc2c 	bl	8003e6e <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8002616:	2001      	movs	r0, #1
 8002618:	f000 fd04 	bl	8003024 <HAL_Delay>
	HAL_GPIO_WritePin(DISPL_RST_GPIO_Port, DISPL_RST_Pin, GPIO_PIN_SET);
 800261c:	2201      	movs	r2, #1
 800261e:	2104      	movs	r1, #4
 8002620:	4815      	ldr	r0, [pc, #84]	@ (8002678 <ILI9XXX_Init+0x74>)
 8002622:	f001 fc24 	bl	8003e6e <HAL_GPIO_WritePin>
	HAL_Delay(150);
 8002626:	2096      	movs	r0, #150	@ 0x96
 8002628:	f000 fcfc 	bl	8003024 <HAL_Delay>
		Displ_WriteData(data,3);
	#endif
*/


	Displ_WriteCommand(ILI9XXX_PIXEL_FORMAT);
 800262c:	203a      	movs	r0, #58	@ 0x3a
 800262e:	f7ff ffc3 	bl	80025b8 <Displ_WriteCommand>
#ifdef Z_RGB666
	Displ_WriteData((uint8_t *)"\x66",1,0);		// RGB666
 8002632:	2200      	movs	r2, #0
 8002634:	2101      	movs	r1, #1
 8002636:	4811      	ldr	r0, [pc, #68]	@ (800267c <ILI9XXX_Init+0x78>)
 8002638:	f7ff ffcd 	bl	80025d6 <Displ_WriteData>
#endif
#ifdef Z_RGB565
	Displ_WriteData((uint8_t *)"\x55",1,0);		// RGB565
#endif
	Displ_WriteCommand(ILI9XXX_RGB_INTERFACE);
 800263c:	20b0      	movs	r0, #176	@ 0xb0
 800263e:	f7ff ffbb 	bl	80025b8 <Displ_WriteCommand>
	Displ_WriteData((uint8_t *)"\x80",1,0);        // disable MISO pin
 8002642:	2200      	movs	r2, #0
 8002644:	2101      	movs	r1, #1
 8002646:	480e      	ldr	r0, [pc, #56]	@ (8002680 <ILI9XXX_Init+0x7c>)
 8002648:	f7ff ffc5 	bl	80025d6 <Displ_WriteData>

	Displ_WriteCommand(ILI9XXX_RGB_INTERFACE);
 800264c:	20b0      	movs	r0, #176	@ 0xb0
 800264e:	f7ff ffb3 	bl	80025b8 <Displ_WriteCommand>
	Displ_WriteData((uint8_t *)"\x80",1,0);        // disable MISO pin
 8002652:	2200      	movs	r2, #0
 8002654:	2101      	movs	r1, #1
 8002656:	480a      	ldr	r0, [pc, #40]	@ (8002680 <ILI9XXX_Init+0x7c>)
 8002658:	f7ff ffbd 	bl	80025d6 <Displ_WriteData>

	Displ_WriteCommand(ILI9XXX_SLEEP_OUT);
 800265c:	2011      	movs	r0, #17
 800265e:	f7ff ffab 	bl	80025b8 <Displ_WriteCommand>
	HAL_Delay(120);
 8002662:	2078      	movs	r0, #120	@ 0x78
 8002664:	f000 fcde 	bl	8003024 <HAL_Delay>

	Displ_WriteCommand(ILI9XXX_DISPLAY_ON);
 8002668:	2029      	movs	r0, #41	@ 0x29
 800266a:	f7ff ffa5 	bl	80025b8 <Displ_WriteCommand>
	HAL_Delay(5);
 800266e:	2005      	movs	r0, #5
 8002670:	f000 fcd8 	bl	8003024 <HAL_Delay>

}
 8002674:	bf00      	nop
 8002676:	bd80      	pop	{r7, pc}
 8002678:	40011000 	.word	0x40011000
 800267c:	0800916c 	.word	0x0800916c
 8002680:	08009170 	.word	0x08009170

08002684 <Displ_SetAddressWindow>:
 * 			information
 * @param  x1,y1,x2,y2 top left and bottom
 * 					   right corner of the area
 * 					   to write
 **********************************************/
void Displ_SetAddressWindow(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 8002684:	b590      	push	{r4, r7, lr}
 8002686:	b083      	sub	sp, #12
 8002688:	af00      	add	r7, sp, #0
 800268a:	4604      	mov	r4, r0
 800268c:	4608      	mov	r0, r1
 800268e:	4611      	mov	r1, r2
 8002690:	461a      	mov	r2, r3
 8002692:	4623      	mov	r3, r4
 8002694:	80fb      	strh	r3, [r7, #6]
 8002696:	4603      	mov	r3, r0
 8002698:	80bb      	strh	r3, [r7, #4]
 800269a:	460b      	mov	r3, r1
 800269c:	807b      	strh	r3, [r7, #2]
 800269e:	4613      	mov	r3, r2
 80026a0:	803b      	strh	r3, [r7, #0]
	static uint8_t data[4];

	((uint32_t *)data)[0]=(((x2 & 0xFF)<<24) | ((x2 & 0xFF00)<<8) | ((x1 & 0xFF)<<8) | ((x1 & 0xFF00)>>8) );
 80026a2:	887b      	ldrh	r3, [r7, #2]
 80026a4:	061a      	lsls	r2, r3, #24
 80026a6:	887b      	ldrh	r3, [r7, #2]
 80026a8:	021b      	lsls	r3, r3, #8
 80026aa:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80026ae:	431a      	orrs	r2, r3
 80026b0:	88fb      	ldrh	r3, [r7, #6]
 80026b2:	021b      	lsls	r3, r3, #8
 80026b4:	b29b      	uxth	r3, r3
 80026b6:	4313      	orrs	r3, r2
 80026b8:	88fa      	ldrh	r2, [r7, #6]
 80026ba:	0a12      	lsrs	r2, r2, #8
 80026bc:	b292      	uxth	r2, r2
 80026be:	431a      	orrs	r2, r3
 80026c0:	4b14      	ldr	r3, [pc, #80]	@ (8002714 <Displ_SetAddressWindow+0x90>)
 80026c2:	601a      	str	r2, [r3, #0]
	Displ_WriteCommand(ILI9XXX_COLUMN_ADDR);
 80026c4:	202a      	movs	r0, #42	@ 0x2a
 80026c6:	f7ff ff77 	bl	80025b8 <Displ_WriteCommand>
	Displ_WriteData(data, 4,0);
 80026ca:	2200      	movs	r2, #0
 80026cc:	2104      	movs	r1, #4
 80026ce:	4811      	ldr	r0, [pc, #68]	@ (8002714 <Displ_SetAddressWindow+0x90>)
 80026d0:	f7ff ff81 	bl	80025d6 <Displ_WriteData>

	((uint32_t *)data)[0]=(((y2 & 0xFF)<<24) | ((y2 & 0xFF00)<<8) | ((y1 & 0xFF)<<8) | ((y1 & 0xFF00)>>8) );
 80026d4:	883b      	ldrh	r3, [r7, #0]
 80026d6:	061a      	lsls	r2, r3, #24
 80026d8:	883b      	ldrh	r3, [r7, #0]
 80026da:	021b      	lsls	r3, r3, #8
 80026dc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80026e0:	431a      	orrs	r2, r3
 80026e2:	88bb      	ldrh	r3, [r7, #4]
 80026e4:	021b      	lsls	r3, r3, #8
 80026e6:	b29b      	uxth	r3, r3
 80026e8:	4313      	orrs	r3, r2
 80026ea:	88ba      	ldrh	r2, [r7, #4]
 80026ec:	0a12      	lsrs	r2, r2, #8
 80026ee:	b292      	uxth	r2, r2
 80026f0:	431a      	orrs	r2, r3
 80026f2:	4b08      	ldr	r3, [pc, #32]	@ (8002714 <Displ_SetAddressWindow+0x90>)
 80026f4:	601a      	str	r2, [r3, #0]
	Displ_WriteCommand(ILI9XXX_PAGE_ADDR);
 80026f6:	202b      	movs	r0, #43	@ 0x2b
 80026f8:	f7ff ff5e 	bl	80025b8 <Displ_WriteCommand>
	Displ_WriteData(data, 4,0);
 80026fc:	2200      	movs	r2, #0
 80026fe:	2104      	movs	r1, #4
 8002700:	4804      	ldr	r0, [pc, #16]	@ (8002714 <Displ_SetAddressWindow+0x90>)
 8002702:	f7ff ff68 	bl	80025d6 <Displ_WriteData>
	Displ_WriteCommand(ILI9XXX_MEMWR);
 8002706:	202c      	movs	r0, #44	@ 0x2c
 8002708:	f7ff ff56 	bl	80025b8 <Displ_WriteCommand>
}
 800270c:	bf00      	nop
 800270e:	370c      	adds	r7, #12
 8002710:	46bd      	mov	sp, r7
 8002712:	bd90      	pop	{r4, r7, pc}
 8002714:	200013fc 	.word	0x200013fc

08002718 <Displ_Init>:

/*****************************************************
 * @brief				first display initialization.
 * @param	orientation	display orientation
 *****************************************************/
void Displ_Init(Displ_Orientat_e orientation){
 8002718:	b580      	push	{r7, lr}
 800271a:	b082      	sub	sp, #8
 800271c:	af00      	add	r7, sp, #0
 800271e:	4603      	mov	r3, r0
 8002720:	71fb      	strb	r3, [r7, #7]
//	if (TOUCH_SPI==DISPL_SPI){													// if touch and display share the same SPI port
	if(1){
		HAL_GPIO_WritePin(DISPL_CS_GPIO_Port, DISPL_CS_Pin, GPIO_PIN_SET); 		// unselect display (will be selected at writing time)
 8002722:	2201      	movs	r2, #1
 8002724:	2108      	movs	r1, #8
 8002726:	4806      	ldr	r0, [pc, #24]	@ (8002740 <Displ_Init+0x28>)
 8002728:	f001 fba1 	bl	8003e6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DISPL_CS_GPIO_Port, DISPL_CS_Pin, GPIO_PIN_RESET); 	// select display
		SET_DISPL_SPI_BAUDRATE;
//		HAL_GPIO_WritePin(TOUCH_CS_GPIO_Port, TOUCH_CS_Pin, GPIO_PIN_RESET);	// select touch
//		SET_TOUCH_SPI_BAUDRATE;
	}
	ILI9XXX_Init();
 800272c:	f7ff ff6a 	bl	8002604 <ILI9XXX_Init>
	Displ_Orientation(orientation);
 8002730:	79fb      	ldrb	r3, [r7, #7]
 8002732:	4618      	mov	r0, r3
 8002734:	f000 f806 	bl	8002744 <Displ_Orientation>
}
 8002738:	bf00      	nop
 800273a:	3708      	adds	r7, #8
 800273c:	46bd      	mov	sp, r7
 800273e:	bd80      	pop	{r7, pc}
 8002740:	40011000 	.word	0x40011000

08002744 <Displ_Orientation>:

/**********************************************
 * @brief		set orientation of the display
 * @param  	m	orientation
 **********************************************/
void Displ_Orientation(Displ_Orientat_e orientation){
 8002744:	b580      	push	{r7, lr}
 8002746:	b082      	sub	sp, #8
 8002748:	af00      	add	r7, sp, #0
 800274a:	4603      	mov	r3, r0
 800274c:	71fb      	strb	r3, [r7, #7]
	static uint8_t data[1];
	switch(orientation) {
 800274e:	79fb      	ldrb	r3, [r7, #7]
 8002750:	2b03      	cmp	r3, #3
 8002752:	d83b      	bhi.n	80027cc <Displ_Orientation+0x88>
 8002754:	a201      	add	r2, pc, #4	@ (adr r2, 800275c <Displ_Orientation+0x18>)
 8002756:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800275a:	bf00      	nop
 800275c:	0800276d 	.word	0x0800276d
 8002760:	08002785 	.word	0x08002785
 8002764:	0800279d 	.word	0x0800279d
 8002768:	080027b5 	.word	0x080027b5
		case Displ_Orientat_0:
			data[0]=ILI9XXX_MADCTL_0DEG;
 800276c:	4b1f      	ldr	r3, [pc, #124]	@ (80027ec <Displ_Orientation+0xa8>)
 800276e:	2288      	movs	r2, #136	@ 0x88
 8002770:	701a      	strb	r2, [r3, #0]
			_height = DISPL_HEIGHT;
 8002772:	4b1f      	ldr	r3, [pc, #124]	@ (80027f0 <Displ_Orientation+0xac>)
 8002774:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8002778:	801a      	strh	r2, [r3, #0]
			_width = DISPL_WIDTH;
 800277a:	4b1e      	ldr	r3, [pc, #120]	@ (80027f4 <Displ_Orientation+0xb0>)
 800277c:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8002780:	801a      	strh	r2, [r3, #0]
			break;
 8002782:	e023      	b.n	80027cc <Displ_Orientation+0x88>
		case Displ_Orientat_90:
			data[0]=ILI9XXX_MADCTL_90DEG;
 8002784:	4b19      	ldr	r3, [pc, #100]	@ (80027ec <Displ_Orientation+0xa8>)
 8002786:	22e8      	movs	r2, #232	@ 0xe8
 8002788:	701a      	strb	r2, [r3, #0]
			_height = DISPL_WIDTH;
 800278a:	4b19      	ldr	r3, [pc, #100]	@ (80027f0 <Displ_Orientation+0xac>)
 800278c:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8002790:	801a      	strh	r2, [r3, #0]
			_width = DISPL_HEIGHT;
 8002792:	4b18      	ldr	r3, [pc, #96]	@ (80027f4 <Displ_Orientation+0xb0>)
 8002794:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8002798:	801a      	strh	r2, [r3, #0]
			break;
 800279a:	e017      	b.n	80027cc <Displ_Orientation+0x88>
		case Displ_Orientat_180:
			data[0]=ILI9XXX_MADCTL_180DEG;
 800279c:	4b13      	ldr	r3, [pc, #76]	@ (80027ec <Displ_Orientation+0xa8>)
 800279e:	2248      	movs	r2, #72	@ 0x48
 80027a0:	701a      	strb	r2, [r3, #0]
			_height = DISPL_HEIGHT;
 80027a2:	4b13      	ldr	r3, [pc, #76]	@ (80027f0 <Displ_Orientation+0xac>)
 80027a4:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 80027a8:	801a      	strh	r2, [r3, #0]
			_width = DISPL_WIDTH;
 80027aa:	4b12      	ldr	r3, [pc, #72]	@ (80027f4 <Displ_Orientation+0xb0>)
 80027ac:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80027b0:	801a      	strh	r2, [r3, #0]
			break;
 80027b2:	e00b      	b.n	80027cc <Displ_Orientation+0x88>
		case Displ_Orientat_270:
			data[0]=ILI9XXX_MADCTL_270DEG;
 80027b4:	4b0d      	ldr	r3, [pc, #52]	@ (80027ec <Displ_Orientation+0xa8>)
 80027b6:	2228      	movs	r2, #40	@ 0x28
 80027b8:	701a      	strb	r2, [r3, #0]
			_height = DISPL_WIDTH;
 80027ba:	4b0d      	ldr	r3, [pc, #52]	@ (80027f0 <Displ_Orientation+0xac>)
 80027bc:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80027c0:	801a      	strh	r2, [r3, #0]
			_width = DISPL_HEIGHT;
 80027c2:	4b0c      	ldr	r3, [pc, #48]	@ (80027f4 <Displ_Orientation+0xb0>)
 80027c4:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 80027c8:	801a      	strh	r2, [r3, #0]
			break;
 80027ca:	bf00      	nop
	}
	Displ_WriteCommand(ILI9XXX_MADCTL);
 80027cc:	2036      	movs	r0, #54	@ 0x36
 80027ce:	f7ff fef3 	bl	80025b8 <Displ_WriteCommand>
	Displ_WriteData(data,1,0);
 80027d2:	2200      	movs	r2, #0
 80027d4:	2101      	movs	r1, #1
 80027d6:	4805      	ldr	r0, [pc, #20]	@ (80027ec <Displ_Orientation+0xa8>)
 80027d8:	f7ff fefd 	bl	80025d6 <Displ_WriteData>
	current_orientation = orientation;  //stores active orientation into a global variable for touch routines
 80027dc:	4a06      	ldr	r2, [pc, #24]	@ (80027f8 <Displ_Orientation+0xb4>)
 80027de:	79fb      	ldrb	r3, [r7, #7]
 80027e0:	7013      	strb	r3, [r2, #0]
}
 80027e2:	bf00      	nop
 80027e4:	3708      	adds	r7, #8
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bd80      	pop	{r7, pc}
 80027ea:	bf00      	nop
 80027ec:	20001400 	.word	0x20001400
 80027f0:	200003f8 	.word	0x200003f8
 80027f4:	200003f6 	.word	0x200003f6
 80027f8:	200003f4 	.word	0x200003f4

080027fc <Displ_FillArea>:
/*****************************
 * @brief	fill a rectangle with a color
 * @param	x, y	top left corner of the rectangle
 * 			w, h 	width and height of the rectangle
 ******************************/
void Displ_FillArea(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 80027fc:	b590      	push	{r4, r7, lr}
 80027fe:	b08b      	sub	sp, #44	@ 0x2c
 8002800:	af00      	add	r7, sp, #0
 8002802:	4604      	mov	r4, r0
 8002804:	4608      	mov	r0, r1
 8002806:	4611      	mov	r1, r2
 8002808:	461a      	mov	r2, r3
 800280a:	4623      	mov	r3, r4
 800280c:	80fb      	strh	r3, [r7, #6]
 800280e:	4603      	mov	r3, r0
 8002810:	80bb      	strh	r3, [r7, #4]
 8002812:	460b      	mov	r3, r1
 8002814:	807b      	strh	r3, [r7, #2]
 8002816:	4613      	mov	r3, r2
 8002818:	803b      	strh	r3, [r7, #0]
 * -	swap buffers
 */

	uint32_t k,x1,y1,area,times;

	if((x >= _width) || (y >= _height) || (w == 0) || (h == 0)) return;//
 800281a:	88fb      	ldrh	r3, [r7, #6]
 800281c:	4a5a      	ldr	r2, [pc, #360]	@ (8002988 <Displ_FillArea+0x18c>)
 800281e:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002822:	4293      	cmp	r3, r2
 8002824:	f280 80ab 	bge.w	800297e <Displ_FillArea+0x182>
 8002828:	88bb      	ldrh	r3, [r7, #4]
 800282a:	4a58      	ldr	r2, [pc, #352]	@ (800298c <Displ_FillArea+0x190>)
 800282c:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002830:	4293      	cmp	r3, r2
 8002832:	f280 80a4 	bge.w	800297e <Displ_FillArea+0x182>
 8002836:	887b      	ldrh	r3, [r7, #2]
 8002838:	2b00      	cmp	r3, #0
 800283a:	f000 80a0 	beq.w	800297e <Displ_FillArea+0x182>
 800283e:	883b      	ldrh	r3, [r7, #0]
 8002840:	2b00      	cmp	r3, #0
 8002842:	f000 809c 	beq.w	800297e <Displ_FillArea+0x182>

	x1=x + w - 1;
 8002846:	88fa      	ldrh	r2, [r7, #6]
 8002848:	887b      	ldrh	r3, [r7, #2]
 800284a:	4413      	add	r3, r2
 800284c:	3b01      	subs	r3, #1
 800284e:	623b      	str	r3, [r7, #32]
	if (x1 > _width) {
 8002850:	4b4d      	ldr	r3, [pc, #308]	@ (8002988 <Displ_FillArea+0x18c>)
 8002852:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002856:	461a      	mov	r2, r3
 8002858:	6a3b      	ldr	r3, [r7, #32]
 800285a:	4293      	cmp	r3, r2
 800285c:	d903      	bls.n	8002866 <Displ_FillArea+0x6a>
		x1=_width;
 800285e:	4b4a      	ldr	r3, [pc, #296]	@ (8002988 <Displ_FillArea+0x18c>)
 8002860:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002864:	623b      	str	r3, [r7, #32]
	}

	y1=y + h - 1;
 8002866:	88ba      	ldrh	r2, [r7, #4]
 8002868:	883b      	ldrh	r3, [r7, #0]
 800286a:	4413      	add	r3, r2
 800286c:	3b01      	subs	r3, #1
 800286e:	61fb      	str	r3, [r7, #28]
	if (y1 > _height) {
 8002870:	4b46      	ldr	r3, [pc, #280]	@ (800298c <Displ_FillArea+0x190>)
 8002872:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002876:	461a      	mov	r2, r3
 8002878:	69fb      	ldr	r3, [r7, #28]
 800287a:	4293      	cmp	r3, r2
 800287c:	d903      	bls.n	8002886 <Displ_FillArea+0x8a>
		y1=_height;
 800287e:	4b43      	ldr	r3, [pc, #268]	@ (800298c <Displ_FillArea+0x190>)
 8002880:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002884:	61fb      	str	r3, [r7, #28]

#endif
#ifdef Z_RGB666 // setting up dispBuffer in RGB666 format
	uint32_t datasize;

	uint8_t Rbyte=(color & 0xF800)>>8;
 8002886:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8002888:	121b      	asrs	r3, r3, #8
 800288a:	b2db      	uxtb	r3, r3
 800288c:	f023 0307 	bic.w	r3, r3, #7
 8002890:	75fb      	strb	r3, [r7, #23]
	uint8_t Gbyte=(color & 0x07E0)>>3;
 8002892:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8002894:	10db      	asrs	r3, r3, #3
 8002896:	b2db      	uxtb	r3, r3
 8002898:	f023 0303 	bic.w	r3, r3, #3
 800289c:	75bb      	strb	r3, [r7, #22]
	uint8_t Bbyte=(color & 0x001F)<<3;
 800289e:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80028a0:	b2db      	uxtb	r3, r3
 80028a2:	00db      	lsls	r3, r3, #3
 80028a4:	757b      	strb	r3, [r7, #21]

	area=(((y1-y+1)*(x1-x+1))*3); 		// area to fill in bytes (3 bytes per pixel)
 80028a6:	88bb      	ldrh	r3, [r7, #4]
 80028a8:	69fa      	ldr	r2, [r7, #28]
 80028aa:	1ad3      	subs	r3, r2, r3
 80028ac:	3301      	adds	r3, #1
 80028ae:	88fa      	ldrh	r2, [r7, #6]
 80028b0:	6a39      	ldr	r1, [r7, #32]
 80028b2:	1a8a      	subs	r2, r1, r2
 80028b4:	3201      	adds	r2, #1
 80028b6:	fb03 f202 	mul.w	r2, r3, r2
 80028ba:	4613      	mov	r3, r2
 80028bc:	005b      	lsls	r3, r3, #1
 80028be:	4413      	add	r3, r2
 80028c0:	613b      	str	r3, [r7, #16]
	uint8_t *buf8Pos=dispBuffer; 		//using a local pointer: changing values next
 80028c2:	4b33      	ldr	r3, [pc, #204]	@ (8002990 <Displ_FillArea+0x194>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	61bb      	str	r3, [r7, #24]

	datasize = (area<(SIZEBUF-3) ? area : (SIZEBUF-3));  //as buf8Pos receives 3 bytes each cycle we must be sure that SIZEBUF will be not overridden in the next loop
 80028c8:	693b      	ldr	r3, [r7, #16]
 80028ca:	f240 72fd 	movw	r2, #2045	@ 0x7fd
 80028ce:	4293      	cmp	r3, r2
 80028d0:	bf28      	it	cs
 80028d2:	4613      	movcs	r3, r2
 80028d4:	60fb      	str	r3, [r7, #12]

	k=0;
 80028d6:	2300      	movs	r3, #0
 80028d8:	627b      	str	r3, [r7, #36]	@ 0x24
	while ((buf8Pos-dispBuffer)<=datasize){
 80028da:	e00e      	b.n	80028fa <Displ_FillArea+0xfe>
		*(buf8Pos++)=Rbyte;
 80028dc:	69bb      	ldr	r3, [r7, #24]
 80028de:	1c5a      	adds	r2, r3, #1
 80028e0:	61ba      	str	r2, [r7, #24]
 80028e2:	7dfa      	ldrb	r2, [r7, #23]
 80028e4:	701a      	strb	r2, [r3, #0]
		*(buf8Pos++)=Gbyte;
 80028e6:	69bb      	ldr	r3, [r7, #24]
 80028e8:	1c5a      	adds	r2, r3, #1
 80028ea:	61ba      	str	r2, [r7, #24]
 80028ec:	7dba      	ldrb	r2, [r7, #22]
 80028ee:	701a      	strb	r2, [r3, #0]
		*(buf8Pos++)=Bbyte;
 80028f0:	69bb      	ldr	r3, [r7, #24]
 80028f2:	1c5a      	adds	r2, r3, #1
 80028f4:	61ba      	str	r2, [r7, #24]
 80028f6:	7d7a      	ldrb	r2, [r7, #21]
 80028f8:	701a      	strb	r2, [r3, #0]
	while ((buf8Pos-dispBuffer)<=datasize){
 80028fa:	4b25      	ldr	r3, [pc, #148]	@ (8002990 <Displ_FillArea+0x194>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	69ba      	ldr	r2, [r7, #24]
 8002900:	1ad3      	subs	r3, r2, r3
 8002902:	461a      	mov	r2, r3
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	4293      	cmp	r3, r2
 8002908:	d2e8      	bcs.n	80028dc <Displ_FillArea+0xe0>
	}
	datasize=(buf8Pos-dispBuffer);
 800290a:	4b21      	ldr	r3, [pc, #132]	@ (8002990 <Displ_FillArea+0x194>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	69ba      	ldr	r2, [r7, #24]
 8002910:	1ad3      	subs	r3, r2, r3
 8002912:	60fb      	str	r3, [r7, #12]
#endif

//START WRITING TO DISPLAY
	Displ_SetAddressWindow(x, y, x1, y1);
 8002914:	6a3b      	ldr	r3, [r7, #32]
 8002916:	b29a      	uxth	r2, r3
 8002918:	69fb      	ldr	r3, [r7, #28]
 800291a:	b29b      	uxth	r3, r3
 800291c:	88b9      	ldrh	r1, [r7, #4]
 800291e:	88f8      	ldrh	r0, [r7, #6]
 8002920:	f7ff feb0 	bl	8002684 <Displ_SetAddressWindow>
		Displ_WriteData(dispBuffer,SIZEBUF,0);
	}
	Displ_WriteData(dispBuffer,(area<<1)-(times<<BUFLEVEL),0);
#endif
#ifdef Z_RGB666 // transferring RGB666 format dispBuffer
	times=(area/datasize);  					//how many times buffer must be sent via SPI.
 8002924:	693a      	ldr	r2, [r7, #16]
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	fbb2 f3f3 	udiv	r3, r2, r3
 800292c:	60bb      	str	r3, [r7, #8]
	for  (k=0;k<times;k++) {
 800292e:	2300      	movs	r3, #0
 8002930:	627b      	str	r3, [r7, #36]	@ 0x24
 8002932:	e009      	b.n	8002948 <Displ_FillArea+0x14c>
		Displ_WriteData(dispBuffer,datasize,0);
 8002934:	4b16      	ldr	r3, [pc, #88]	@ (8002990 <Displ_FillArea+0x194>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	2200      	movs	r2, #0
 800293a:	68f9      	ldr	r1, [r7, #12]
 800293c:	4618      	mov	r0, r3
 800293e:	f7ff fe4a 	bl	80025d6 <Displ_WriteData>
	for  (k=0;k<times;k++) {
 8002942:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002944:	3301      	adds	r3, #1
 8002946:	627b      	str	r3, [r7, #36]	@ 0x24
 8002948:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800294a:	68bb      	ldr	r3, [r7, #8]
 800294c:	429a      	cmp	r2, r3
 800294e:	d3f1      	bcc.n	8002934 <Displ_FillArea+0x138>
	}
	Displ_WriteData(dispBuffer,(area-times*datasize),0);      //transfer last data frame
 8002950:	4b0f      	ldr	r3, [pc, #60]	@ (8002990 <Displ_FillArea+0x194>)
 8002952:	6818      	ldr	r0, [r3, #0]
 8002954:	68bb      	ldr	r3, [r7, #8]
 8002956:	68fa      	ldr	r2, [r7, #12]
 8002958:	fb02 f303 	mul.w	r3, r2, r3
 800295c:	693a      	ldr	r2, [r7, #16]
 800295e:	1ad3      	subs	r3, r2, r3
 8002960:	2200      	movs	r2, #0
 8002962:	4619      	mov	r1, r3
 8002964:	f7ff fe37 	bl	80025d6 <Displ_WriteData>
#endif

//BUFFER SWAP
	dispBuffer = (dispBuffer==dispBuffer1 ? dispBuffer2 : dispBuffer1); // swapping buffer
 8002968:	4b09      	ldr	r3, [pc, #36]	@ (8002990 <Displ_FillArea+0x194>)
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	4a09      	ldr	r2, [pc, #36]	@ (8002994 <Displ_FillArea+0x198>)
 800296e:	4293      	cmp	r3, r2
 8002970:	d101      	bne.n	8002976 <Displ_FillArea+0x17a>
 8002972:	4b09      	ldr	r3, [pc, #36]	@ (8002998 <Displ_FillArea+0x19c>)
 8002974:	e000      	b.n	8002978 <Displ_FillArea+0x17c>
 8002976:	4b07      	ldr	r3, [pc, #28]	@ (8002994 <Displ_FillArea+0x198>)
 8002978:	4a05      	ldr	r2, [pc, #20]	@ (8002990 <Displ_FillArea+0x194>)
 800297a:	6013      	str	r3, [r2, #0]
 800297c:	e000      	b.n	8002980 <Displ_FillArea+0x184>
	if((x >= _width) || (y >= _height) || (w == 0) || (h == 0)) return;//
 800297e:	bf00      	nop

}
 8002980:	372c      	adds	r7, #44	@ 0x2c
 8002982:	46bd      	mov	sp, r7
 8002984:	bd90      	pop	{r4, r7, pc}
 8002986:	bf00      	nop
 8002988:	200003f6 	.word	0x200003f6
 800298c:	200003f8 	.word	0x200003f8
 8002990:	20000014 	.word	0x20000014
 8002994:	200003fc 	.word	0x200003fc
 8002998:	20000bfc 	.word	0x20000bfc

0800299c <Displ_CLS>:

/*****************
 * @brief	clear display with a color.
 * @param	bgcolor
 *****************/
void Displ_CLS(uint16_t bgcolor){
 800299c:	b580      	push	{r7, lr}
 800299e:	b084      	sub	sp, #16
 80029a0:	af02      	add	r7, sp, #8
 80029a2:	4603      	mov	r3, r0
 80029a4:	80fb      	strh	r3, [r7, #6]
	Displ_FillArea(0, 0, _width, _height, bgcolor);
 80029a6:	4b09      	ldr	r3, [pc, #36]	@ (80029cc <Displ_CLS+0x30>)
 80029a8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80029ac:	b29a      	uxth	r2, r3
 80029ae:	4b08      	ldr	r3, [pc, #32]	@ (80029d0 <Displ_CLS+0x34>)
 80029b0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80029b4:	b299      	uxth	r1, r3
 80029b6:	88fb      	ldrh	r3, [r7, #6]
 80029b8:	9300      	str	r3, [sp, #0]
 80029ba:	460b      	mov	r3, r1
 80029bc:	2100      	movs	r1, #0
 80029be:	2000      	movs	r0, #0
 80029c0:	f7ff ff1c 	bl	80027fc <Displ_FillArea>
}
 80029c4:	bf00      	nop
 80029c6:	3708      	adds	r7, #8
 80029c8:	46bd      	mov	sp, r7
 80029ca:	bd80      	pop	{r7, pc}
 80029cc:	200003f6 	.word	0x200003f6
 80029d0:	200003f8 	.word	0x200003f8

080029d4 <Displ_WChar>:
 * @brief	display one character on the display
 * @param 	x,y: top left corner of the character to be printed
 * 			ch, font, color, bgcolor: as per parameter name
 * 			size: (1 or 2) single or double wided printing
 **********************/
void Displ_WChar(uint16_t x, uint16_t y, char ch, sFONT font, uint8_t size, uint16_t color, uint16_t bgcolor) {
 80029d4:	b082      	sub	sp, #8
 80029d6:	b590      	push	{r4, r7, lr}
 80029d8:	b08d      	sub	sp, #52	@ 0x34
 80029da:	af00      	add	r7, sp, #0
 80029dc:	647b      	str	r3, [r7, #68]	@ 0x44
 80029de:	4603      	mov	r3, r0
 80029e0:	80fb      	strh	r3, [r7, #6]
 80029e2:	460b      	mov	r3, r1
 80029e4:	80bb      	strh	r3, [r7, #4]
 80029e6:	4613      	mov	r3, r2
 80029e8:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, bytes, j, bufSize, mask;

    const uint8_t *pos;
	uint8_t wsize=font.Width; //printing char width
 80029ea:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 80029ee:	76fb      	strb	r3, [r7, #27]

	if (size==2)
 80029f0:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 80029f4:	2b02      	cmp	r3, #2
 80029f6:	d102      	bne.n	80029fe <Displ_WChar+0x2a>
		wsize<<= 1;
 80029f8:	7efb      	ldrb	r3, [r7, #27]
 80029fa:	005b      	lsls	r3, r3, #1
 80029fc:	76fb      	strb	r3, [r7, #27]
	bufSize=0;
 80029fe:	2300      	movs	r3, #0
 8002a00:	623b      	str	r3, [r7, #32]
	bytes=font.Height * font.Size ;
 8002a02:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002a06:	f897 204c 	ldrb.w	r2, [r7, #76]	@ 0x4c
 8002a0a:	fb02 f303 	mul.w	r3, r2, r3
 8002a0e:	617b      	str	r3, [r7, #20]
	pos=font.table+(ch - 32) * bytes ;//that's char position in table
 8002a10:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002a12:	78fb      	ldrb	r3, [r7, #3]
 8002a14:	3b20      	subs	r3, #32
 8002a16:	4619      	mov	r1, r3
 8002a18:	697b      	ldr	r3, [r7, #20]
 8002a1a:	fb01 f303 	mul.w	r3, r1, r3
 8002a1e:	4413      	add	r3, r2
 8002a20:	613b      	str	r3, [r7, #16]
	switch (font.Size) {
 8002a22:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8002a26:	2b02      	cmp	r3, #2
 8002a28:	d005      	beq.n	8002a36 <Displ_WChar+0x62>
 8002a2a:	2b03      	cmp	r3, #3
 8002a2c:	d107      	bne.n	8002a3e <Displ_WChar+0x6a>
		case 3:
			mask=0x800000;
 8002a2e:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8002a32:	61fb      	str	r3, [r7, #28]
			break;
 8002a34:	e005      	b.n	8002a42 <Displ_WChar+0x6e>
		case 2:
			mask=0x8000;
 8002a36:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002a3a:	61fb      	str	r3, [r7, #28]
			break;
 8002a3c:	e001      	b.n	8002a42 <Displ_WChar+0x6e>
		default:
			mask=0x80;
 8002a3e:	2380      	movs	r3, #128	@ 0x80
 8002a40:	61fb      	str	r3, [r7, #28]
#endif

#ifdef Z_RGB666
//  setting up char image in RGB666 format

	uint8_t Rcol=(color & 0xF800)>>8;
 8002a42:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8002a46:	121b      	asrs	r3, r3, #8
 8002a48:	b2db      	uxtb	r3, r3
 8002a4a:	f023 0307 	bic.w	r3, r3, #7
 8002a4e:	73fb      	strb	r3, [r7, #15]
	uint8_t Gcol=(color & 0x07E0)>>3;
 8002a50:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8002a54:	10db      	asrs	r3, r3, #3
 8002a56:	b2db      	uxtb	r3, r3
 8002a58:	f023 0303 	bic.w	r3, r3, #3
 8002a5c:	73bb      	strb	r3, [r7, #14]
	uint8_t Bcol=(color & 0x001F)<<3;
 8002a5e:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8002a62:	b2db      	uxtb	r3, r3
 8002a64:	00db      	lsls	r3, r3, #3
 8002a66:	737b      	strb	r3, [r7, #13]
	uint8_t Rbak=(bgcolor & 0xF800)>>8;
 8002a68:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 8002a6c:	121b      	asrs	r3, r3, #8
 8002a6e:	b2db      	uxtb	r3, r3
 8002a70:	f023 0307 	bic.w	r3, r3, #7
 8002a74:	733b      	strb	r3, [r7, #12]
	uint8_t Gbak=(bgcolor & 0x07E0)>>3;
 8002a76:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 8002a7a:	10db      	asrs	r3, r3, #3
 8002a7c:	b2db      	uxtb	r3, r3
 8002a7e:	f023 0303 	bic.w	r3, r3, #3
 8002a82:	72fb      	strb	r3, [r7, #11]
	uint8_t Bbak=(bgcolor & 0x001F)<<3;
 8002a84:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 8002a88:	b2db      	uxtb	r3, r3
 8002a8a:	00db      	lsls	r3, r3, #3
 8002a8c:	72bb      	strb	r3, [r7, #10]

	for(i = 0; i < (bytes); i+=font.Size){
 8002a8e:	2300      	movs	r3, #0
 8002a90:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002a92:	e0af      	b.n	8002bf4 <Displ_WChar+0x220>
		b=0;
 8002a94:	2300      	movs	r3, #0
 8002a96:	62bb      	str	r3, [r7, #40]	@ 0x28
		switch (font.Size) {
 8002a98:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8002a9c:	2b02      	cmp	r3, #2
 8002a9e:	d015      	beq.n	8002acc <Displ_WChar+0xf8>
 8002aa0:	2b03      	cmp	r3, #3
 8002aa2:	d120      	bne.n	8002ae6 <Displ_WChar+0x112>
			case 3:
				b=pos[i]<<16 | pos[i+1]<<8 | pos[i+2];
 8002aa4:	693a      	ldr	r2, [r7, #16]
 8002aa6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002aa8:	4413      	add	r3, r2
 8002aaa:	781b      	ldrb	r3, [r3, #0]
 8002aac:	041a      	lsls	r2, r3, #16
 8002aae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ab0:	3301      	adds	r3, #1
 8002ab2:	6939      	ldr	r1, [r7, #16]
 8002ab4:	440b      	add	r3, r1
 8002ab6:	781b      	ldrb	r3, [r3, #0]
 8002ab8:	021b      	lsls	r3, r3, #8
 8002aba:	4313      	orrs	r3, r2
 8002abc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002abe:	3202      	adds	r2, #2
 8002ac0:	6939      	ldr	r1, [r7, #16]
 8002ac2:	440a      	add	r2, r1
 8002ac4:	7812      	ldrb	r2, [r2, #0]
 8002ac6:	4313      	orrs	r3, r2
 8002ac8:	62bb      	str	r3, [r7, #40]	@ 0x28
				break;
 8002aca:	e011      	b.n	8002af0 <Displ_WChar+0x11c>
			case 2:
				b=pos[i]<<8 | pos[i+1];
 8002acc:	693a      	ldr	r2, [r7, #16]
 8002ace:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ad0:	4413      	add	r3, r2
 8002ad2:	781b      	ldrb	r3, [r3, #0]
 8002ad4:	021b      	lsls	r3, r3, #8
 8002ad6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002ad8:	3201      	adds	r2, #1
 8002ada:	6939      	ldr	r1, [r7, #16]
 8002adc:	440a      	add	r2, r1
 8002ade:	7812      	ldrb	r2, [r2, #0]
 8002ae0:	4313      	orrs	r3, r2
 8002ae2:	62bb      	str	r3, [r7, #40]	@ 0x28
				break;
 8002ae4:	e004      	b.n	8002af0 <Displ_WChar+0x11c>
			default:
				b=pos[i];
 8002ae6:	693a      	ldr	r2, [r7, #16]
 8002ae8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002aea:	4413      	add	r3, r2
 8002aec:	781b      	ldrb	r3, [r3, #0]
 8002aee:	62bb      	str	r3, [r7, #40]	@ 0x28
		}

		for(j = 0; j < font.Width; j++) {
 8002af0:	2300      	movs	r3, #0
 8002af2:	627b      	str	r3, [r7, #36]	@ 0x24
 8002af4:	e072      	b.n	8002bdc <Displ_WChar+0x208>
			if((b << j) & mask)  {
 8002af6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002af8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002afa:	409a      	lsls	r2, r3
 8002afc:	69fb      	ldr	r3, [r7, #28]
 8002afe:	4013      	ands	r3, r2
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d034      	beq.n	8002b6e <Displ_WChar+0x19a>
				dispBuffer[bufSize++] = Rcol;
 8002b04:	4b53      	ldr	r3, [pc, #332]	@ (8002c54 <Displ_WChar+0x280>)
 8002b06:	681a      	ldr	r2, [r3, #0]
 8002b08:	6a3b      	ldr	r3, [r7, #32]
 8002b0a:	1c59      	adds	r1, r3, #1
 8002b0c:	6239      	str	r1, [r7, #32]
 8002b0e:	4413      	add	r3, r2
 8002b10:	7bfa      	ldrb	r2, [r7, #15]
 8002b12:	701a      	strb	r2, [r3, #0]
				dispBuffer[bufSize++] = Gcol;
 8002b14:	4b4f      	ldr	r3, [pc, #316]	@ (8002c54 <Displ_WChar+0x280>)
 8002b16:	681a      	ldr	r2, [r3, #0]
 8002b18:	6a3b      	ldr	r3, [r7, #32]
 8002b1a:	1c59      	adds	r1, r3, #1
 8002b1c:	6239      	str	r1, [r7, #32]
 8002b1e:	4413      	add	r3, r2
 8002b20:	7bba      	ldrb	r2, [r7, #14]
 8002b22:	701a      	strb	r2, [r3, #0]
				dispBuffer[bufSize++] = Bcol;
 8002b24:	4b4b      	ldr	r3, [pc, #300]	@ (8002c54 <Displ_WChar+0x280>)
 8002b26:	681a      	ldr	r2, [r3, #0]
 8002b28:	6a3b      	ldr	r3, [r7, #32]
 8002b2a:	1c59      	adds	r1, r3, #1
 8002b2c:	6239      	str	r1, [r7, #32]
 8002b2e:	4413      	add	r3, r2
 8002b30:	7b7a      	ldrb	r2, [r7, #13]
 8002b32:	701a      	strb	r2, [r3, #0]

				if (size==2){
 8002b34:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 8002b38:	2b02      	cmp	r3, #2
 8002b3a:	d14c      	bne.n	8002bd6 <Displ_WChar+0x202>
					dispBuffer[bufSize++] = Rcol;
 8002b3c:	4b45      	ldr	r3, [pc, #276]	@ (8002c54 <Displ_WChar+0x280>)
 8002b3e:	681a      	ldr	r2, [r3, #0]
 8002b40:	6a3b      	ldr	r3, [r7, #32]
 8002b42:	1c59      	adds	r1, r3, #1
 8002b44:	6239      	str	r1, [r7, #32]
 8002b46:	4413      	add	r3, r2
 8002b48:	7bfa      	ldrb	r2, [r7, #15]
 8002b4a:	701a      	strb	r2, [r3, #0]
					dispBuffer[bufSize++] = Gcol;
 8002b4c:	4b41      	ldr	r3, [pc, #260]	@ (8002c54 <Displ_WChar+0x280>)
 8002b4e:	681a      	ldr	r2, [r3, #0]
 8002b50:	6a3b      	ldr	r3, [r7, #32]
 8002b52:	1c59      	adds	r1, r3, #1
 8002b54:	6239      	str	r1, [r7, #32]
 8002b56:	4413      	add	r3, r2
 8002b58:	7bba      	ldrb	r2, [r7, #14]
 8002b5a:	701a      	strb	r2, [r3, #0]
					dispBuffer[bufSize++] = Bcol;
 8002b5c:	4b3d      	ldr	r3, [pc, #244]	@ (8002c54 <Displ_WChar+0x280>)
 8002b5e:	681a      	ldr	r2, [r3, #0]
 8002b60:	6a3b      	ldr	r3, [r7, #32]
 8002b62:	1c59      	adds	r1, r3, #1
 8002b64:	6239      	str	r1, [r7, #32]
 8002b66:	4413      	add	r3, r2
 8002b68:	7b7a      	ldrb	r2, [r7, #13]
 8002b6a:	701a      	strb	r2, [r3, #0]
 8002b6c:	e033      	b.n	8002bd6 <Displ_WChar+0x202>
				}
			} else {
				dispBuffer[bufSize++] = Rbak;
 8002b6e:	4b39      	ldr	r3, [pc, #228]	@ (8002c54 <Displ_WChar+0x280>)
 8002b70:	681a      	ldr	r2, [r3, #0]
 8002b72:	6a3b      	ldr	r3, [r7, #32]
 8002b74:	1c59      	adds	r1, r3, #1
 8002b76:	6239      	str	r1, [r7, #32]
 8002b78:	4413      	add	r3, r2
 8002b7a:	7b3a      	ldrb	r2, [r7, #12]
 8002b7c:	701a      	strb	r2, [r3, #0]
				dispBuffer[bufSize++] = Gbak;
 8002b7e:	4b35      	ldr	r3, [pc, #212]	@ (8002c54 <Displ_WChar+0x280>)
 8002b80:	681a      	ldr	r2, [r3, #0]
 8002b82:	6a3b      	ldr	r3, [r7, #32]
 8002b84:	1c59      	adds	r1, r3, #1
 8002b86:	6239      	str	r1, [r7, #32]
 8002b88:	4413      	add	r3, r2
 8002b8a:	7afa      	ldrb	r2, [r7, #11]
 8002b8c:	701a      	strb	r2, [r3, #0]
				dispBuffer[bufSize++] = Bbak;
 8002b8e:	4b31      	ldr	r3, [pc, #196]	@ (8002c54 <Displ_WChar+0x280>)
 8002b90:	681a      	ldr	r2, [r3, #0]
 8002b92:	6a3b      	ldr	r3, [r7, #32]
 8002b94:	1c59      	adds	r1, r3, #1
 8002b96:	6239      	str	r1, [r7, #32]
 8002b98:	4413      	add	r3, r2
 8002b9a:	7aba      	ldrb	r2, [r7, #10]
 8002b9c:	701a      	strb	r2, [r3, #0]
				if (size==2) {
 8002b9e:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 8002ba2:	2b02      	cmp	r3, #2
 8002ba4:	d117      	bne.n	8002bd6 <Displ_WChar+0x202>
					dispBuffer[bufSize++] = Rbak;
 8002ba6:	4b2b      	ldr	r3, [pc, #172]	@ (8002c54 <Displ_WChar+0x280>)
 8002ba8:	681a      	ldr	r2, [r3, #0]
 8002baa:	6a3b      	ldr	r3, [r7, #32]
 8002bac:	1c59      	adds	r1, r3, #1
 8002bae:	6239      	str	r1, [r7, #32]
 8002bb0:	4413      	add	r3, r2
 8002bb2:	7b3a      	ldrb	r2, [r7, #12]
 8002bb4:	701a      	strb	r2, [r3, #0]
					dispBuffer[bufSize++] = Gbak;
 8002bb6:	4b27      	ldr	r3, [pc, #156]	@ (8002c54 <Displ_WChar+0x280>)
 8002bb8:	681a      	ldr	r2, [r3, #0]
 8002bba:	6a3b      	ldr	r3, [r7, #32]
 8002bbc:	1c59      	adds	r1, r3, #1
 8002bbe:	6239      	str	r1, [r7, #32]
 8002bc0:	4413      	add	r3, r2
 8002bc2:	7afa      	ldrb	r2, [r7, #11]
 8002bc4:	701a      	strb	r2, [r3, #0]
					dispBuffer[bufSize++] = Bbak;
 8002bc6:	4b23      	ldr	r3, [pc, #140]	@ (8002c54 <Displ_WChar+0x280>)
 8002bc8:	681a      	ldr	r2, [r3, #0]
 8002bca:	6a3b      	ldr	r3, [r7, #32]
 8002bcc:	1c59      	adds	r1, r3, #1
 8002bce:	6239      	str	r1, [r7, #32]
 8002bd0:	4413      	add	r3, r2
 8002bd2:	7aba      	ldrb	r2, [r7, #10]
 8002bd4:	701a      	strb	r2, [r3, #0]
		for(j = 0; j < font.Width; j++) {
 8002bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bd8:	3301      	adds	r3, #1
 8002bda:	627b      	str	r3, [r7, #36]	@ 0x24
 8002bdc:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8002be0:	461a      	mov	r2, r3
 8002be2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002be4:	4293      	cmp	r3, r2
 8002be6:	d386      	bcc.n	8002af6 <Displ_WChar+0x122>
	for(i = 0; i < (bytes); i+=font.Size){
 8002be8:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8002bec:	461a      	mov	r2, r3
 8002bee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002bf0:	4413      	add	r3, r2
 8002bf2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002bf4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002bf6:	697b      	ldr	r3, [r7, #20]
 8002bf8:	429a      	cmp	r2, r3
 8002bfa:	f4ff af4b 	bcc.w	8002a94 <Displ_WChar+0xc0>
			}
		}
	}
#endif

	Displ_SetAddressWindow(x, y, x+wsize-1, y+font.Height-1);
 8002bfe:	7efb      	ldrb	r3, [r7, #27]
 8002c00:	b29a      	uxth	r2, r3
 8002c02:	88fb      	ldrh	r3, [r7, #6]
 8002c04:	4413      	add	r3, r2
 8002c06:	b29b      	uxth	r3, r3
 8002c08:	3b01      	subs	r3, #1
 8002c0a:	b29c      	uxth	r4, r3
 8002c0c:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 8002c10:	88bb      	ldrh	r3, [r7, #4]
 8002c12:	4413      	add	r3, r2
 8002c14:	b29b      	uxth	r3, r3
 8002c16:	3b01      	subs	r3, #1
 8002c18:	b29b      	uxth	r3, r3
 8002c1a:	88b9      	ldrh	r1, [r7, #4]
 8002c1c:	88f8      	ldrh	r0, [r7, #6]
 8002c1e:	4622      	mov	r2, r4
 8002c20:	f7ff fd30 	bl	8002684 <Displ_SetAddressWindow>
	Displ_WriteData(dispBuffer,bufSize,0);
 8002c24:	4b0b      	ldr	r3, [pc, #44]	@ (8002c54 <Displ_WChar+0x280>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	2200      	movs	r2, #0
 8002c2a:	6a39      	ldr	r1, [r7, #32]
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	f7ff fcd2 	bl	80025d6 <Displ_WriteData>
	dispBuffer = (dispBuffer==dispBuffer1 ? dispBuffer2 : dispBuffer1); // swapping buffer
 8002c32:	4b08      	ldr	r3, [pc, #32]	@ (8002c54 <Displ_WChar+0x280>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	4a08      	ldr	r2, [pc, #32]	@ (8002c58 <Displ_WChar+0x284>)
 8002c38:	4293      	cmp	r3, r2
 8002c3a:	d101      	bne.n	8002c40 <Displ_WChar+0x26c>
 8002c3c:	4b07      	ldr	r3, [pc, #28]	@ (8002c5c <Displ_WChar+0x288>)
 8002c3e:	e000      	b.n	8002c42 <Displ_WChar+0x26e>
 8002c40:	4b05      	ldr	r3, [pc, #20]	@ (8002c58 <Displ_WChar+0x284>)
 8002c42:	4a04      	ldr	r2, [pc, #16]	@ (8002c54 <Displ_WChar+0x280>)
 8002c44:	6013      	str	r3, [r2, #0]

}
 8002c46:	bf00      	nop
 8002c48:	3734      	adds	r7, #52	@ 0x34
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8002c50:	b002      	add	sp, #8
 8002c52:	4770      	bx	lr
 8002c54:	20000014 	.word	0x20000014
 8002c58:	200003fc 	.word	0x200003fc
 8002c5c:	20000bfc 	.word	0x20000bfc

08002c60 <Displ_WString>:
 * 			font	to bu used
 * 			size	1 (normal), 2 (double width)
 * 			color	font color
 * 			bgcolor	background color
 ************************/
void Displ_WString(uint16_t x, uint16_t y, const char* str, sFONT font, uint8_t size, uint16_t color, uint16_t bgcolor) {
 8002c60:	b082      	sub	sp, #8
 8002c62:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c64:	b08b      	sub	sp, #44	@ 0x2c
 8002c66:	af06      	add	r7, sp, #24
 8002c68:	603a      	str	r2, [r7, #0]
 8002c6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	80fb      	strh	r3, [r7, #6]
 8002c70:	460b      	mov	r3, r1
 8002c72:	80bb      	strh	r3, [r7, #4]
	uint16_t delta=font.Width;
 8002c74:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8002c76:	81fb      	strh	r3, [r7, #14]
	if (size>1)
 8002c78:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8002c7c:	2b01      	cmp	r3, #1
 8002c7e:	d922      	bls.n	8002cc6 <Displ_WString+0x66>
		delta<<=1;
 8002c80:	89fb      	ldrh	r3, [r7, #14]
 8002c82:	005b      	lsls	r3, r3, #1
 8002c84:	81fb      	strh	r3, [r7, #14]

    while(*str) {
 8002c86:	e01e      	b.n	8002cc6 <Displ_WString+0x66>
                str++;
                continue;
            }
        }
 */
        Displ_WChar(x, y, *str, font, size, color, bgcolor);
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	781a      	ldrb	r2, [r3, #0]
 8002c8c:	88bd      	ldrh	r5, [r7, #4]
 8002c8e:	88fc      	ldrh	r4, [r7, #6]
 8002c90:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8002c94:	9304      	str	r3, [sp, #16]
 8002c96:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8002c98:	9303      	str	r3, [sp, #12]
 8002c9a:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8002c9e:	9302      	str	r3, [sp, #8]
 8002ca0:	466e      	mov	r6, sp
 8002ca2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002ca6:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002caa:	e886 0003 	stmia.w	r6, {r0, r1}
 8002cae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002cb0:	4629      	mov	r1, r5
 8002cb2:	4620      	mov	r0, r4
 8002cb4:	f7ff fe8e 	bl	80029d4 <Displ_WChar>
        x += delta;
 8002cb8:	88fa      	ldrh	r2, [r7, #6]
 8002cba:	89fb      	ldrh	r3, [r7, #14]
 8002cbc:	4413      	add	r3, r2
 8002cbe:	80fb      	strh	r3, [r7, #6]
        str++;
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	3301      	adds	r3, #1
 8002cc4:	603b      	str	r3, [r7, #0]
    while(*str) {
 8002cc6:	683b      	ldr	r3, [r7, #0]
 8002cc8:	781b      	ldrb	r3, [r3, #0]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d1dc      	bne.n	8002c88 <Displ_WString+0x28>
    }
}
 8002cce:	bf00      	nop
 8002cd0:	bf00      	nop
 8002cd2:	3714      	adds	r7, #20
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8002cda:	b002      	add	sp, #8
 8002cdc:	4770      	bx	lr
	...

08002ce0 <Displ_CString>:
 * 			font	to bu used
 * 			size	1 (normal), 2 (double width)
 * 			color	font color
 * 			bgcolor	background color
 ************************/
void Displ_CString(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, const char* str, sFONT font, uint8_t size, uint16_t color, uint16_t bgcolor) {
 8002ce0:	b5b0      	push	{r4, r5, r7, lr}
 8002ce2:	b08a      	sub	sp, #40	@ 0x28
 8002ce4:	af06      	add	r7, sp, #24
 8002ce6:	4604      	mov	r4, r0
 8002ce8:	4608      	mov	r0, r1
 8002cea:	4611      	mov	r1, r2
 8002cec:	461a      	mov	r2, r3
 8002cee:	4623      	mov	r3, r4
 8002cf0:	80fb      	strh	r3, [r7, #6]
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	80bb      	strh	r3, [r7, #4]
 8002cf6:	460b      	mov	r3, r1
 8002cf8:	807b      	strh	r3, [r7, #2]
 8002cfa:	4613      	mov	r3, r2
 8002cfc:	803b      	strh	r3, [r7, #0]
	uint16_t x,y;
	uint16_t wsize=font.Width;
 8002cfe:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002d00:	817b      	strh	r3, [r7, #10]
	static uint8_t cambia=0;
	if (size>1)
 8002d02:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002d06:	2b01      	cmp	r3, #1
 8002d08:	d902      	bls.n	8002d10 <Displ_CString+0x30>
		wsize<<=1;
 8002d0a:	897b      	ldrh	r3, [r7, #10]
 8002d0c:	005b      	lsls	r3, r3, #1
 8002d0e:	817b      	strh	r3, [r7, #10]
	if ((strlen(str)*wsize)>(x1-x0+1))
 8002d10:	6a38      	ldr	r0, [r7, #32]
 8002d12:	f7fd fa1d 	bl	8000150 <strlen>
 8002d16:	4602      	mov	r2, r0
 8002d18:	897b      	ldrh	r3, [r7, #10]
 8002d1a:	fb02 f303 	mul.w	r3, r2, r3
 8002d1e:	8879      	ldrh	r1, [r7, #2]
 8002d20:	88fa      	ldrh	r2, [r7, #6]
 8002d22:	1a8a      	subs	r2, r1, r2
 8002d24:	3201      	adds	r2, #1
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d902      	bls.n	8002d30 <Displ_CString+0x50>
		x=x0;
 8002d2a:	88fb      	ldrh	r3, [r7, #6]
 8002d2c:	81fb      	strh	r3, [r7, #14]
 8002d2e:	e00e      	b.n	8002d4e <Displ_CString+0x6e>
	else
		x=(x1+x0+1-strlen(str)*wsize) >> 1;
 8002d30:	887a      	ldrh	r2, [r7, #2]
 8002d32:	88fb      	ldrh	r3, [r7, #6]
 8002d34:	4413      	add	r3, r2
 8002d36:	461c      	mov	r4, r3
 8002d38:	6a38      	ldr	r0, [r7, #32]
 8002d3a:	f7fd fa09 	bl	8000150 <strlen>
 8002d3e:	4602      	mov	r2, r0
 8002d40:	897b      	ldrh	r3, [r7, #10]
 8002d42:	fb02 f303 	mul.w	r3, r2, r3
 8002d46:	1ae3      	subs	r3, r4, r3
 8002d48:	3301      	adds	r3, #1
 8002d4a:	085b      	lsrs	r3, r3, #1
 8002d4c:	81fb      	strh	r3, [r7, #14]
	if (font.Height>(y1-y0+1))
 8002d4e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8002d50:	4619      	mov	r1, r3
 8002d52:	883a      	ldrh	r2, [r7, #0]
 8002d54:	88bb      	ldrh	r3, [r7, #4]
 8002d56:	1ad3      	subs	r3, r2, r3
 8002d58:	3301      	adds	r3, #1
 8002d5a:	4299      	cmp	r1, r3
 8002d5c:	dd02      	ble.n	8002d64 <Displ_CString+0x84>
		y=y0;
 8002d5e:	88bb      	ldrh	r3, [r7, #4]
 8002d60:	81bb      	strh	r3, [r7, #12]
 8002d62:	e007      	b.n	8002d74 <Displ_CString+0x94>
	else
		y=(y1+y0+1-font.Height) >> 1;
 8002d64:	883a      	ldrh	r2, [r7, #0]
 8002d66:	88bb      	ldrh	r3, [r7, #4]
 8002d68:	4413      	add	r3, r2
 8002d6a:	3301      	adds	r3, #1
 8002d6c:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8002d6e:	1a9b      	subs	r3, r3, r2
 8002d70:	105b      	asrs	r3, r3, #1
 8002d72:	81bb      	strh	r3, [r7, #12]

	if (x>x0){
 8002d74:	89fa      	ldrh	r2, [r7, #14]
 8002d76:	88fb      	ldrh	r3, [r7, #6]
 8002d78:	429a      	cmp	r2, r3
 8002d7a:	d912      	bls.n	8002da2 <Displ_CString+0xc2>
		Displ_FillArea(x0,y0,x-x0,y1-y0+1,bgcolor);
 8002d7c:	89fa      	ldrh	r2, [r7, #14]
 8002d7e:	88fb      	ldrh	r3, [r7, #6]
 8002d80:	1ad3      	subs	r3, r2, r3
 8002d82:	b29c      	uxth	r4, r3
 8002d84:	883a      	ldrh	r2, [r7, #0]
 8002d86:	88bb      	ldrh	r3, [r7, #4]
 8002d88:	1ad3      	subs	r3, r2, r3
 8002d8a:	b29b      	uxth	r3, r3
 8002d8c:	3301      	adds	r3, #1
 8002d8e:	b29a      	uxth	r2, r3
 8002d90:	88b9      	ldrh	r1, [r7, #4]
 8002d92:	88f8      	ldrh	r0, [r7, #6]
 8002d94:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8002d96:	9300      	str	r3, [sp, #0]
 8002d98:	4613      	mov	r3, r2
 8002d9a:	4622      	mov	r2, r4
 8002d9c:	f7ff fd2e 	bl	80027fc <Displ_FillArea>
 8002da0:	e001      	b.n	8002da6 <Displ_CString+0xc6>
	} else
		x=x0; // fixing here mistake could be due to roundings: x lower than x0.
 8002da2:	88fb      	ldrh	r3, [r7, #6]
 8002da4:	81fb      	strh	r3, [r7, #14]
	if (x1>(strlen(str)*wsize+x0))
 8002da6:	887c      	ldrh	r4, [r7, #2]
 8002da8:	6a38      	ldr	r0, [r7, #32]
 8002daa:	f7fd f9d1 	bl	8000150 <strlen>
 8002dae:	4602      	mov	r2, r0
 8002db0:	897b      	ldrh	r3, [r7, #10]
 8002db2:	fb03 f202 	mul.w	r2, r3, r2
 8002db6:	88fb      	ldrh	r3, [r7, #6]
 8002db8:	4413      	add	r3, r2
 8002dba:	429c      	cmp	r4, r3
 8002dbc:	d91b      	bls.n	8002df6 <Displ_CString+0x116>
		Displ_FillArea(x1-x+x0-1,y0,x-x0+1,y1-y0+1,bgcolor);
 8002dbe:	887a      	ldrh	r2, [r7, #2]
 8002dc0:	89fb      	ldrh	r3, [r7, #14]
 8002dc2:	1ad3      	subs	r3, r2, r3
 8002dc4:	b29a      	uxth	r2, r3
 8002dc6:	88fb      	ldrh	r3, [r7, #6]
 8002dc8:	4413      	add	r3, r2
 8002dca:	b29b      	uxth	r3, r3
 8002dcc:	3b01      	subs	r3, #1
 8002dce:	b298      	uxth	r0, r3
 8002dd0:	89fa      	ldrh	r2, [r7, #14]
 8002dd2:	88fb      	ldrh	r3, [r7, #6]
 8002dd4:	1ad3      	subs	r3, r2, r3
 8002dd6:	b29b      	uxth	r3, r3
 8002dd8:	3301      	adds	r3, #1
 8002dda:	b29c      	uxth	r4, r3
 8002ddc:	883a      	ldrh	r2, [r7, #0]
 8002dde:	88bb      	ldrh	r3, [r7, #4]
 8002de0:	1ad3      	subs	r3, r2, r3
 8002de2:	b29b      	uxth	r3, r3
 8002de4:	3301      	adds	r3, #1
 8002de6:	b29a      	uxth	r2, r3
 8002de8:	88b9      	ldrh	r1, [r7, #4]
 8002dea:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8002dec:	9300      	str	r3, [sp, #0]
 8002dee:	4613      	mov	r3, r2
 8002df0:	4622      	mov	r2, r4
 8002df2:	f7ff fd03 	bl	80027fc <Displ_FillArea>

	if (y>y0){
 8002df6:	89ba      	ldrh	r2, [r7, #12]
 8002df8:	88bb      	ldrh	r3, [r7, #4]
 8002dfa:	429a      	cmp	r2, r3
 8002dfc:	d912      	bls.n	8002e24 <Displ_CString+0x144>
		Displ_FillArea(x0,y0,x1-x0+1,y-y0,bgcolor);
 8002dfe:	887a      	ldrh	r2, [r7, #2]
 8002e00:	88fb      	ldrh	r3, [r7, #6]
 8002e02:	1ad3      	subs	r3, r2, r3
 8002e04:	b29b      	uxth	r3, r3
 8002e06:	3301      	adds	r3, #1
 8002e08:	b29c      	uxth	r4, r3
 8002e0a:	89ba      	ldrh	r2, [r7, #12]
 8002e0c:	88bb      	ldrh	r3, [r7, #4]
 8002e0e:	1ad3      	subs	r3, r2, r3
 8002e10:	b29a      	uxth	r2, r3
 8002e12:	88b9      	ldrh	r1, [r7, #4]
 8002e14:	88f8      	ldrh	r0, [r7, #6]
 8002e16:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8002e18:	9300      	str	r3, [sp, #0]
 8002e1a:	4613      	mov	r3, r2
 8002e1c:	4622      	mov	r2, r4
 8002e1e:	f7ff fced 	bl	80027fc <Displ_FillArea>
 8002e22:	e001      	b.n	8002e28 <Displ_CString+0x148>
	} else
		y=y0; //same comment as above
 8002e24:	88bb      	ldrh	r3, [r7, #4]
 8002e26:	81bb      	strh	r3, [r7, #12]
	if (y1>=(font.Height+y0))
 8002e28:	883a      	ldrh	r2, [r7, #0]
 8002e2a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8002e2c:	4619      	mov	r1, r3
 8002e2e:	88bb      	ldrh	r3, [r7, #4]
 8002e30:	440b      	add	r3, r1
 8002e32:	429a      	cmp	r2, r3
 8002e34:	db19      	blt.n	8002e6a <Displ_CString+0x18a>
		Displ_FillArea(x0,y1-y+y0,x1-x0+1,y-y0+1,bgcolor);
 8002e36:	883a      	ldrh	r2, [r7, #0]
 8002e38:	89bb      	ldrh	r3, [r7, #12]
 8002e3a:	1ad3      	subs	r3, r2, r3
 8002e3c:	b29a      	uxth	r2, r3
 8002e3e:	88bb      	ldrh	r3, [r7, #4]
 8002e40:	4413      	add	r3, r2
 8002e42:	b299      	uxth	r1, r3
 8002e44:	887a      	ldrh	r2, [r7, #2]
 8002e46:	88fb      	ldrh	r3, [r7, #6]
 8002e48:	1ad3      	subs	r3, r2, r3
 8002e4a:	b29b      	uxth	r3, r3
 8002e4c:	3301      	adds	r3, #1
 8002e4e:	b29c      	uxth	r4, r3
 8002e50:	89ba      	ldrh	r2, [r7, #12]
 8002e52:	88bb      	ldrh	r3, [r7, #4]
 8002e54:	1ad3      	subs	r3, r2, r3
 8002e56:	b29b      	uxth	r3, r3
 8002e58:	3301      	adds	r3, #1
 8002e5a:	b29a      	uxth	r2, r3
 8002e5c:	88f8      	ldrh	r0, [r7, #6]
 8002e5e:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8002e60:	9300      	str	r3, [sp, #0]
 8002e62:	4613      	mov	r3, r2
 8002e64:	4622      	mov	r2, r4
 8002e66:	f7ff fcc9 	bl	80027fc <Displ_FillArea>

	cambia = !cambia;
 8002e6a:	4b12      	ldr	r3, [pc, #72]	@ (8002eb4 <Displ_CString+0x1d4>)
 8002e6c:	781b      	ldrb	r3, [r3, #0]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	bf0c      	ite	eq
 8002e72:	2301      	moveq	r3, #1
 8002e74:	2300      	movne	r3, #0
 8002e76:	b2db      	uxtb	r3, r3
 8002e78:	461a      	mov	r2, r3
 8002e7a:	4b0e      	ldr	r3, [pc, #56]	@ (8002eb4 <Displ_CString+0x1d4>)
 8002e7c:	701a      	strb	r2, [r3, #0]

	Displ_WString(x, y, str, font, size, color, bgcolor);
 8002e7e:	89bd      	ldrh	r5, [r7, #12]
 8002e80:	89fc      	ldrh	r4, [r7, #14]
 8002e82:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8002e84:	9304      	str	r3, [sp, #16]
 8002e86:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8002e88:	9303      	str	r3, [sp, #12]
 8002e8a:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002e8e:	9302      	str	r3, [sp, #8]
 8002e90:	466a      	mov	r2, sp
 8002e92:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002e96:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002e9a:	e882 0003 	stmia.w	r2, {r0, r1}
 8002e9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ea0:	6a3a      	ldr	r2, [r7, #32]
 8002ea2:	4629      	mov	r1, r5
 8002ea4:	4620      	mov	r0, r4
 8002ea6:	f7ff fedb 	bl	8002c60 <Displ_WString>

}
 8002eaa:	bf00      	nop
 8002eac:	3710      	adds	r7, #16
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	bdb0      	pop	{r4, r5, r7, pc}
 8002eb2:	bf00      	nop
 8002eb4:	20001401 	.word	0x20001401

08002eb8 <Displ_BackLight>:
 *				'0'		set the display level to 0 (off)
 *				'I'		'Initialize'  IT MUST BE in dimming mode
 *              'Q'		do nothing, just return current level
 * @return		current backlight level
 **************************************/
uint32_t  Displ_BackLight(uint8_t cmd) {
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b082      	sub	sp, #8
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	71fb      	strb	r3, [r7, #7]

#ifdef DISPLAY_DIMMING_MODE
	static uint16_t memCCR1=0;  			//it stores CCR1 value while in stand-by
#endif

	switch (cmd) {
 8002ec2:	79fb      	ldrb	r3, [r7, #7]
 8002ec4:	2b51      	cmp	r3, #81	@ 0x51
 8002ec6:	d00a      	beq.n	8002ede <Displ_BackLight+0x26>
 8002ec8:	2b51      	cmp	r3, #81	@ 0x51
 8002eca:	dc16      	bgt.n	8002efa <Displ_BackLight+0x42>
 8002ecc:	2b46      	cmp	r3, #70	@ 0x46
 8002ece:	d008      	beq.n	8002ee2 <Displ_BackLight+0x2a>
 8002ed0:	2b46      	cmp	r3, #70	@ 0x46
 8002ed2:	dc12      	bgt.n	8002efa <Displ_BackLight+0x42>
 8002ed4:	2b30      	cmp	r3, #48	@ 0x30
 8002ed6:	d00a      	beq.n	8002eee <Displ_BackLight+0x36>
 8002ed8:	2b31      	cmp	r3, #49	@ 0x31
 8002eda:	d002      	beq.n	8002ee2 <Displ_BackLight+0x2a>
	  	HAL_TIM_PWM_Start(&BKLIT_T, BKLIT_CHANNEL);
		BKLIT_TIMER->BKLIT_CCR=BKLIT_INIT_LEVEL;
		break;
#endif
	default:
		break;
 8002edc:	e00d      	b.n	8002efa <Displ_BackLight+0x42>
		__NOP();
 8002ede:	bf00      	nop
		break;
 8002ee0:	e00c      	b.n	8002efc <Displ_BackLight+0x44>
		HAL_GPIO_WritePin(DISPL_LED_GPIO_Port, DISPL_LED_Pin, GPIO_PIN_SET);
 8002ee2:	2201      	movs	r2, #1
 8002ee4:	2101      	movs	r1, #1
 8002ee6:	480a      	ldr	r0, [pc, #40]	@ (8002f10 <Displ_BackLight+0x58>)
 8002ee8:	f000 ffc1 	bl	8003e6e <HAL_GPIO_WritePin>
		break;
 8002eec:	e006      	b.n	8002efc <Displ_BackLight+0x44>
		HAL_GPIO_WritePin(DISPL_LED_GPIO_Port, DISPL_LED_Pin, GPIO_PIN_RESET);
 8002eee:	2200      	movs	r2, #0
 8002ef0:	2101      	movs	r1, #1
 8002ef2:	4807      	ldr	r0, [pc, #28]	@ (8002f10 <Displ_BackLight+0x58>)
 8002ef4:	f000 ffbb 	bl	8003e6e <HAL_GPIO_WritePin>
		break;
 8002ef8:	e000      	b.n	8002efc <Displ_BackLight+0x44>
		break;
 8002efa:	bf00      	nop
	}
#ifndef DISPLAY_DIMMING_MODE
	return HAL_GPIO_ReadPin(DISPL_LED_GPIO_Port, DISPL_LED_Pin);
 8002efc:	2101      	movs	r1, #1
 8002efe:	4804      	ldr	r0, [pc, #16]	@ (8002f10 <Displ_BackLight+0x58>)
 8002f00:	f000 ff9e 	bl	8003e40 <HAL_GPIO_ReadPin>
 8002f04:	4603      	mov	r3, r0
#else
	return (BKLIT_TIMER->BKLIT_CCR);
#endif
}
 8002f06:	4618      	mov	r0, r3
 8002f08:	3708      	adds	r7, #8
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bd80      	pop	{r7, pc}
 8002f0e:	bf00      	nop
 8002f10:	40011000 	.word	0x40011000

08002f14 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002f14:	f7ff faac 	bl	8002470 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002f18:	480b      	ldr	r0, [pc, #44]	@ (8002f48 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002f1a:	490c      	ldr	r1, [pc, #48]	@ (8002f4c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002f1c:	4a0c      	ldr	r2, [pc, #48]	@ (8002f50 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002f1e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002f20:	e002      	b.n	8002f28 <LoopCopyDataInit>

08002f22 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002f22:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002f24:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002f26:	3304      	adds	r3, #4

08002f28 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002f28:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002f2a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002f2c:	d3f9      	bcc.n	8002f22 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002f2e:	4a09      	ldr	r2, [pc, #36]	@ (8002f54 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002f30:	4c09      	ldr	r4, [pc, #36]	@ (8002f58 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002f32:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002f34:	e001      	b.n	8002f3a <LoopFillZerobss>

08002f36 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002f36:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002f38:	3204      	adds	r2, #4

08002f3a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002f3a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002f3c:	d3fb      	bcc.n	8002f36 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002f3e:	f004 f82d 	bl	8006f9c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002f42:	f7fe f8e5 	bl	8001110 <main>
  bx lr
 8002f46:	4770      	bx	lr
  ldr r0, =_sdata
 8002f48:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002f4c:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8002f50:	0800afec 	.word	0x0800afec
  ldr r2, =_sbss
 8002f54:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8002f58:	20001554 	.word	0x20001554

08002f5c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002f5c:	e7fe      	b.n	8002f5c <ADC1_2_IRQHandler>
	...

08002f60 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002f64:	4b08      	ldr	r3, [pc, #32]	@ (8002f88 <HAL_Init+0x28>)
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	4a07      	ldr	r2, [pc, #28]	@ (8002f88 <HAL_Init+0x28>)
 8002f6a:	f043 0310 	orr.w	r3, r3, #16
 8002f6e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f70:	2003      	movs	r0, #3
 8002f72:	f000 fd9f 	bl	8003ab4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002f76:	2000      	movs	r0, #0
 8002f78:	f000 f808 	bl	8002f8c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002f7c:	f7fe ffba 	bl	8001ef4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002f80:	2300      	movs	r3, #0
}
 8002f82:	4618      	mov	r0, r3
 8002f84:	bd80      	pop	{r7, pc}
 8002f86:	bf00      	nop
 8002f88:	40022000 	.word	0x40022000

08002f8c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b082      	sub	sp, #8
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002f94:	4b12      	ldr	r3, [pc, #72]	@ (8002fe0 <HAL_InitTick+0x54>)
 8002f96:	681a      	ldr	r2, [r3, #0]
 8002f98:	4b12      	ldr	r3, [pc, #72]	@ (8002fe4 <HAL_InitTick+0x58>)
 8002f9a:	781b      	ldrb	r3, [r3, #0]
 8002f9c:	4619      	mov	r1, r3
 8002f9e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002fa2:	fbb3 f3f1 	udiv	r3, r3, r1
 8002fa6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002faa:	4618      	mov	r0, r3
 8002fac:	f000 fdb7 	bl	8003b1e <HAL_SYSTICK_Config>
 8002fb0:	4603      	mov	r3, r0
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d001      	beq.n	8002fba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	e00e      	b.n	8002fd8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	2b0f      	cmp	r3, #15
 8002fbe:	d80a      	bhi.n	8002fd6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	6879      	ldr	r1, [r7, #4]
 8002fc4:	f04f 30ff 	mov.w	r0, #4294967295
 8002fc8:	f000 fd7f 	bl	8003aca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002fcc:	4a06      	ldr	r2, [pc, #24]	@ (8002fe8 <HAL_InitTick+0x5c>)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	e000      	b.n	8002fd8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002fd6:	2301      	movs	r3, #1
}
 8002fd8:	4618      	mov	r0, r3
 8002fda:	3708      	adds	r7, #8
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	bd80      	pop	{r7, pc}
 8002fe0:	2000000c 	.word	0x2000000c
 8002fe4:	2000001c 	.word	0x2000001c
 8002fe8:	20000018 	.word	0x20000018

08002fec <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002fec:	b480      	push	{r7}
 8002fee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ff0:	4b05      	ldr	r3, [pc, #20]	@ (8003008 <HAL_IncTick+0x1c>)
 8002ff2:	781b      	ldrb	r3, [r3, #0]
 8002ff4:	461a      	mov	r2, r3
 8002ff6:	4b05      	ldr	r3, [pc, #20]	@ (800300c <HAL_IncTick+0x20>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	4413      	add	r3, r2
 8002ffc:	4a03      	ldr	r2, [pc, #12]	@ (800300c <HAL_IncTick+0x20>)
 8002ffe:	6013      	str	r3, [r2, #0]
}
 8003000:	bf00      	nop
 8003002:	46bd      	mov	sp, r7
 8003004:	bc80      	pop	{r7}
 8003006:	4770      	bx	lr
 8003008:	2000001c 	.word	0x2000001c
 800300c:	20001404 	.word	0x20001404

08003010 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003010:	b480      	push	{r7}
 8003012:	af00      	add	r7, sp, #0
  return uwTick;
 8003014:	4b02      	ldr	r3, [pc, #8]	@ (8003020 <HAL_GetTick+0x10>)
 8003016:	681b      	ldr	r3, [r3, #0]
}
 8003018:	4618      	mov	r0, r3
 800301a:	46bd      	mov	sp, r7
 800301c:	bc80      	pop	{r7}
 800301e:	4770      	bx	lr
 8003020:	20001404 	.word	0x20001404

08003024 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b084      	sub	sp, #16
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800302c:	f7ff fff0 	bl	8003010 <HAL_GetTick>
 8003030:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	f1b3 3fff 	cmp.w	r3, #4294967295
 800303c:	d005      	beq.n	800304a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800303e:	4b0a      	ldr	r3, [pc, #40]	@ (8003068 <HAL_Delay+0x44>)
 8003040:	781b      	ldrb	r3, [r3, #0]
 8003042:	461a      	mov	r2, r3
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	4413      	add	r3, r2
 8003048:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800304a:	bf00      	nop
 800304c:	f7ff ffe0 	bl	8003010 <HAL_GetTick>
 8003050:	4602      	mov	r2, r0
 8003052:	68bb      	ldr	r3, [r7, #8]
 8003054:	1ad3      	subs	r3, r2, r3
 8003056:	68fa      	ldr	r2, [r7, #12]
 8003058:	429a      	cmp	r2, r3
 800305a:	d8f7      	bhi.n	800304c <HAL_Delay+0x28>
  {
  }
}
 800305c:	bf00      	nop
 800305e:	bf00      	nop
 8003060:	3710      	adds	r7, #16
 8003062:	46bd      	mov	sp, r7
 8003064:	bd80      	pop	{r7, pc}
 8003066:	bf00      	nop
 8003068:	2000001c 	.word	0x2000001c

0800306c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b086      	sub	sp, #24
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003074:	2300      	movs	r3, #0
 8003076:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8003078:	2300      	movs	r3, #0
 800307a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 800307c:	2300      	movs	r3, #0
 800307e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8003080:	2300      	movs	r3, #0
 8003082:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d101      	bne.n	800308e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800308a:	2301      	movs	r3, #1
 800308c:	e0be      	b.n	800320c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	689b      	ldr	r3, [r3, #8]
 8003092:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003098:	2b00      	cmp	r3, #0
 800309a:	d109      	bne.n	80030b0 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2200      	movs	r2, #0
 80030a0:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2200      	movs	r2, #0
 80030a6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80030aa:	6878      	ldr	r0, [r7, #4]
 80030ac:	f7fe ff54 	bl	8001f58 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80030b0:	6878      	ldr	r0, [r7, #4]
 80030b2:	f000 fbf1 	bl	8003898 <ADC_ConversionStop_Disable>
 80030b6:	4603      	mov	r3, r0
 80030b8:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030be:	f003 0310 	and.w	r3, r3, #16
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	f040 8099 	bne.w	80031fa <HAL_ADC_Init+0x18e>
 80030c8:	7dfb      	ldrb	r3, [r7, #23]
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	f040 8095 	bne.w	80031fa <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030d4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80030d8:	f023 0302 	bic.w	r3, r3, #2
 80030dc:	f043 0202 	orr.w	r2, r3, #2
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80030ec:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	7b1b      	ldrb	r3, [r3, #12]
 80030f2:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80030f4:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80030f6:	68ba      	ldr	r2, [r7, #8]
 80030f8:	4313      	orrs	r3, r2
 80030fa:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	689b      	ldr	r3, [r3, #8]
 8003100:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003104:	d003      	beq.n	800310e <HAL_ADC_Init+0xa2>
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	689b      	ldr	r3, [r3, #8]
 800310a:	2b01      	cmp	r3, #1
 800310c:	d102      	bne.n	8003114 <HAL_ADC_Init+0xa8>
 800310e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003112:	e000      	b.n	8003116 <HAL_ADC_Init+0xaa>
 8003114:	2300      	movs	r3, #0
 8003116:	693a      	ldr	r2, [r7, #16]
 8003118:	4313      	orrs	r3, r2
 800311a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	7d1b      	ldrb	r3, [r3, #20]
 8003120:	2b01      	cmp	r3, #1
 8003122:	d119      	bne.n	8003158 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	7b1b      	ldrb	r3, [r3, #12]
 8003128:	2b00      	cmp	r3, #0
 800312a:	d109      	bne.n	8003140 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	699b      	ldr	r3, [r3, #24]
 8003130:	3b01      	subs	r3, #1
 8003132:	035a      	lsls	r2, r3, #13
 8003134:	693b      	ldr	r3, [r7, #16]
 8003136:	4313      	orrs	r3, r2
 8003138:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800313c:	613b      	str	r3, [r7, #16]
 800313e:	e00b      	b.n	8003158 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003144:	f043 0220 	orr.w	r2, r3, #32
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003150:	f043 0201 	orr.w	r2, r3, #1
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	685b      	ldr	r3, [r3, #4]
 800315e:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	693a      	ldr	r2, [r7, #16]
 8003168:	430a      	orrs	r2, r1
 800316a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	689a      	ldr	r2, [r3, #8]
 8003172:	4b28      	ldr	r3, [pc, #160]	@ (8003214 <HAL_ADC_Init+0x1a8>)
 8003174:	4013      	ands	r3, r2
 8003176:	687a      	ldr	r2, [r7, #4]
 8003178:	6812      	ldr	r2, [r2, #0]
 800317a:	68b9      	ldr	r1, [r7, #8]
 800317c:	430b      	orrs	r3, r1
 800317e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	689b      	ldr	r3, [r3, #8]
 8003184:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003188:	d003      	beq.n	8003192 <HAL_ADC_Init+0x126>
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	689b      	ldr	r3, [r3, #8]
 800318e:	2b01      	cmp	r3, #1
 8003190:	d104      	bne.n	800319c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	691b      	ldr	r3, [r3, #16]
 8003196:	3b01      	subs	r3, #1
 8003198:	051b      	lsls	r3, r3, #20
 800319a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031a2:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	68fa      	ldr	r2, [r7, #12]
 80031ac:	430a      	orrs	r2, r1
 80031ae:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	689a      	ldr	r2, [r3, #8]
 80031b6:	4b18      	ldr	r3, [pc, #96]	@ (8003218 <HAL_ADC_Init+0x1ac>)
 80031b8:	4013      	ands	r3, r2
 80031ba:	68ba      	ldr	r2, [r7, #8]
 80031bc:	429a      	cmp	r2, r3
 80031be:	d10b      	bne.n	80031d8 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2200      	movs	r2, #0
 80031c4:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031ca:	f023 0303 	bic.w	r3, r3, #3
 80031ce:	f043 0201 	orr.w	r2, r3, #1
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80031d6:	e018      	b.n	800320a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031dc:	f023 0312 	bic.w	r3, r3, #18
 80031e0:	f043 0210 	orr.w	r2, r3, #16
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031ec:	f043 0201 	orr.w	r2, r3, #1
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80031f4:	2301      	movs	r3, #1
 80031f6:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80031f8:	e007      	b.n	800320a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031fe:	f043 0210 	orr.w	r2, r3, #16
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8003206:	2301      	movs	r3, #1
 8003208:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800320a:	7dfb      	ldrb	r3, [r7, #23]
}
 800320c:	4618      	mov	r0, r3
 800320e:	3718      	adds	r7, #24
 8003210:	46bd      	mov	sp, r7
 8003212:	bd80      	pop	{r7, pc}
 8003214:	ffe1f7fd 	.word	0xffe1f7fd
 8003218:	ff1f0efe 	.word	0xff1f0efe

0800321c <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b084      	sub	sp, #16
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003224:	2300      	movs	r3, #0
 8003226:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800322e:	2b01      	cmp	r3, #1
 8003230:	d101      	bne.n	8003236 <HAL_ADC_Start+0x1a>
 8003232:	2302      	movs	r3, #2
 8003234:	e098      	b.n	8003368 <HAL_ADC_Start+0x14c>
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2201      	movs	r2, #1
 800323a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800323e:	6878      	ldr	r0, [r7, #4]
 8003240:	f000 fad0 	bl	80037e4 <ADC_Enable>
 8003244:	4603      	mov	r3, r0
 8003246:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8003248:	7bfb      	ldrb	r3, [r7, #15]
 800324a:	2b00      	cmp	r3, #0
 800324c:	f040 8087 	bne.w	800335e <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003254:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003258:	f023 0301 	bic.w	r3, r3, #1
 800325c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	4a41      	ldr	r2, [pc, #260]	@ (8003370 <HAL_ADC_Start+0x154>)
 800326a:	4293      	cmp	r3, r2
 800326c:	d105      	bne.n	800327a <HAL_ADC_Start+0x5e>
 800326e:	4b41      	ldr	r3, [pc, #260]	@ (8003374 <HAL_ADC_Start+0x158>)
 8003270:	685b      	ldr	r3, [r3, #4]
 8003272:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8003276:	2b00      	cmp	r3, #0
 8003278:	d115      	bne.n	80032a6 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800327e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	685b      	ldr	r3, [r3, #4]
 800328c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003290:	2b00      	cmp	r3, #0
 8003292:	d026      	beq.n	80032e2 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003298:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800329c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80032a4:	e01d      	b.n	80032e2 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032aa:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	4a2f      	ldr	r2, [pc, #188]	@ (8003374 <HAL_ADC_Start+0x158>)
 80032b8:	4293      	cmp	r3, r2
 80032ba:	d004      	beq.n	80032c6 <HAL_ADC_Start+0xaa>
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	4a2b      	ldr	r2, [pc, #172]	@ (8003370 <HAL_ADC_Start+0x154>)
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d10d      	bne.n	80032e2 <HAL_ADC_Start+0xc6>
 80032c6:	4b2b      	ldr	r3, [pc, #172]	@ (8003374 <HAL_ADC_Start+0x158>)
 80032c8:	685b      	ldr	r3, [r3, #4]
 80032ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d007      	beq.n	80032e2 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032d6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80032da:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032e6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d006      	beq.n	80032fc <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032f2:	f023 0206 	bic.w	r2, r3, #6
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80032fa:	e002      	b.n	8003302 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2200      	movs	r2, #0
 8003300:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	2200      	movs	r2, #0
 8003306:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f06f 0202 	mvn.w	r2, #2
 8003312:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	689b      	ldr	r3, [r3, #8]
 800331a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800331e:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8003322:	d113      	bne.n	800334c <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003328:	4a11      	ldr	r2, [pc, #68]	@ (8003370 <HAL_ADC_Start+0x154>)
 800332a:	4293      	cmp	r3, r2
 800332c:	d105      	bne.n	800333a <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800332e:	4b11      	ldr	r3, [pc, #68]	@ (8003374 <HAL_ADC_Start+0x158>)
 8003330:	685b      	ldr	r3, [r3, #4]
 8003332:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003336:	2b00      	cmp	r3, #0
 8003338:	d108      	bne.n	800334c <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	689a      	ldr	r2, [r3, #8]
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8003348:	609a      	str	r2, [r3, #8]
 800334a:	e00c      	b.n	8003366 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	689a      	ldr	r2, [r3, #8]
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800335a:	609a      	str	r2, [r3, #8]
 800335c:	e003      	b.n	8003366 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2200      	movs	r2, #0
 8003362:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8003366:	7bfb      	ldrb	r3, [r7, #15]
}
 8003368:	4618      	mov	r0, r3
 800336a:	3710      	adds	r7, #16
 800336c:	46bd      	mov	sp, r7
 800336e:	bd80      	pop	{r7, pc}
 8003370:	40012800 	.word	0x40012800
 8003374:	40012400 	.word	0x40012400

08003378 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b084      	sub	sp, #16
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003380:	2300      	movs	r3, #0
 8003382:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800338a:	2b01      	cmp	r3, #1
 800338c:	d101      	bne.n	8003392 <HAL_ADC_Stop+0x1a>
 800338e:	2302      	movs	r3, #2
 8003390:	e01a      	b.n	80033c8 <HAL_ADC_Stop+0x50>
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	2201      	movs	r2, #1
 8003396:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800339a:	6878      	ldr	r0, [r7, #4]
 800339c:	f000 fa7c 	bl	8003898 <ADC_ConversionStop_Disable>
 80033a0:	4603      	mov	r3, r0
 80033a2:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80033a4:	7bfb      	ldrb	r3, [r7, #15]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d109      	bne.n	80033be <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033ae:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80033b2:	f023 0301 	bic.w	r3, r3, #1
 80033b6:	f043 0201 	orr.w	r2, r3, #1
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	2200      	movs	r2, #0
 80033c2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80033c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80033c8:	4618      	mov	r0, r3
 80033ca:	3710      	adds	r7, #16
 80033cc:	46bd      	mov	sp, r7
 80033ce:	bd80      	pop	{r7, pc}

080033d0 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80033d0:	b590      	push	{r4, r7, lr}
 80033d2:	b087      	sub	sp, #28
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
 80033d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80033da:	2300      	movs	r3, #0
 80033dc:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 80033de:	2300      	movs	r3, #0
 80033e0:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 80033e2:	2300      	movs	r3, #0
 80033e4:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 80033e6:	f7ff fe13 	bl	8003010 <HAL_GetTick>
 80033ea:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	689b      	ldr	r3, [r3, #8]
 80033f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d00b      	beq.n	8003412 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033fe:	f043 0220 	orr.w	r2, r3, #32
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	2200      	movs	r2, #0
 800340a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 800340e:	2301      	movs	r3, #1
 8003410:	e0d3      	b.n	80035ba <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	685b      	ldr	r3, [r3, #4]
 8003418:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800341c:	2b00      	cmp	r3, #0
 800341e:	d131      	bne.n	8003484 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003426:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800342a:	2b00      	cmp	r3, #0
 800342c:	d12a      	bne.n	8003484 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800342e:	e021      	b.n	8003474 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003436:	d01d      	beq.n	8003474 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8003438:	683b      	ldr	r3, [r7, #0]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d007      	beq.n	800344e <HAL_ADC_PollForConversion+0x7e>
 800343e:	f7ff fde7 	bl	8003010 <HAL_GetTick>
 8003442:	4602      	mov	r2, r0
 8003444:	697b      	ldr	r3, [r7, #20]
 8003446:	1ad3      	subs	r3, r2, r3
 8003448:	683a      	ldr	r2, [r7, #0]
 800344a:	429a      	cmp	r2, r3
 800344c:	d212      	bcs.n	8003474 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f003 0302 	and.w	r3, r3, #2
 8003458:	2b00      	cmp	r3, #0
 800345a:	d10b      	bne.n	8003474 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003460:	f043 0204 	orr.w	r2, r3, #4
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2200      	movs	r2, #0
 800346c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 8003470:	2303      	movs	r3, #3
 8003472:	e0a2      	b.n	80035ba <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f003 0302 	and.w	r3, r3, #2
 800347e:	2b00      	cmp	r3, #0
 8003480:	d0d6      	beq.n	8003430 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8003482:	e070      	b.n	8003566 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8003484:	4b4f      	ldr	r3, [pc, #316]	@ (80035c4 <HAL_ADC_PollForConversion+0x1f4>)
 8003486:	681c      	ldr	r4, [r3, #0]
 8003488:	2002      	movs	r0, #2
 800348a:	f001 f9f1 	bl	8004870 <HAL_RCCEx_GetPeriphCLKFreq>
 800348e:	4603      	mov	r3, r0
 8003490:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	6919      	ldr	r1, [r3, #16]
 800349a:	4b4b      	ldr	r3, [pc, #300]	@ (80035c8 <HAL_ADC_PollForConversion+0x1f8>)
 800349c:	400b      	ands	r3, r1
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d118      	bne.n	80034d4 <HAL_ADC_PollForConversion+0x104>
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	68d9      	ldr	r1, [r3, #12]
 80034a8:	4b48      	ldr	r3, [pc, #288]	@ (80035cc <HAL_ADC_PollForConversion+0x1fc>)
 80034aa:	400b      	ands	r3, r1
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d111      	bne.n	80034d4 <HAL_ADC_PollForConversion+0x104>
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	6919      	ldr	r1, [r3, #16]
 80034b6:	4b46      	ldr	r3, [pc, #280]	@ (80035d0 <HAL_ADC_PollForConversion+0x200>)
 80034b8:	400b      	ands	r3, r1
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d108      	bne.n	80034d0 <HAL_ADC_PollForConversion+0x100>
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	68d9      	ldr	r1, [r3, #12]
 80034c4:	4b43      	ldr	r3, [pc, #268]	@ (80035d4 <HAL_ADC_PollForConversion+0x204>)
 80034c6:	400b      	ands	r3, r1
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d101      	bne.n	80034d0 <HAL_ADC_PollForConversion+0x100>
 80034cc:	2314      	movs	r3, #20
 80034ce:	e020      	b.n	8003512 <HAL_ADC_PollForConversion+0x142>
 80034d0:	2329      	movs	r3, #41	@ 0x29
 80034d2:	e01e      	b.n	8003512 <HAL_ADC_PollForConversion+0x142>
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	6919      	ldr	r1, [r3, #16]
 80034da:	4b3d      	ldr	r3, [pc, #244]	@ (80035d0 <HAL_ADC_PollForConversion+0x200>)
 80034dc:	400b      	ands	r3, r1
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d106      	bne.n	80034f0 <HAL_ADC_PollForConversion+0x120>
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	68d9      	ldr	r1, [r3, #12]
 80034e8:	4b3a      	ldr	r3, [pc, #232]	@ (80035d4 <HAL_ADC_PollForConversion+0x204>)
 80034ea:	400b      	ands	r3, r1
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d00d      	beq.n	800350c <HAL_ADC_PollForConversion+0x13c>
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	6919      	ldr	r1, [r3, #16]
 80034f6:	4b38      	ldr	r3, [pc, #224]	@ (80035d8 <HAL_ADC_PollForConversion+0x208>)
 80034f8:	400b      	ands	r3, r1
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d108      	bne.n	8003510 <HAL_ADC_PollForConversion+0x140>
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	68d9      	ldr	r1, [r3, #12]
 8003504:	4b34      	ldr	r3, [pc, #208]	@ (80035d8 <HAL_ADC_PollForConversion+0x208>)
 8003506:	400b      	ands	r3, r1
 8003508:	2b00      	cmp	r3, #0
 800350a:	d101      	bne.n	8003510 <HAL_ADC_PollForConversion+0x140>
 800350c:	2354      	movs	r3, #84	@ 0x54
 800350e:	e000      	b.n	8003512 <HAL_ADC_PollForConversion+0x142>
 8003510:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8003512:	fb02 f303 	mul.w	r3, r2, r3
 8003516:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8003518:	e021      	b.n	800355e <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003520:	d01a      	beq.n	8003558 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	2b00      	cmp	r3, #0
 8003526:	d007      	beq.n	8003538 <HAL_ADC_PollForConversion+0x168>
 8003528:	f7ff fd72 	bl	8003010 <HAL_GetTick>
 800352c:	4602      	mov	r2, r0
 800352e:	697b      	ldr	r3, [r7, #20]
 8003530:	1ad3      	subs	r3, r2, r3
 8003532:	683a      	ldr	r2, [r7, #0]
 8003534:	429a      	cmp	r2, r3
 8003536:	d20f      	bcs.n	8003558 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	693a      	ldr	r2, [r7, #16]
 800353c:	429a      	cmp	r2, r3
 800353e:	d90b      	bls.n	8003558 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003544:	f043 0204 	orr.w	r2, r3, #4
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2200      	movs	r2, #0
 8003550:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8003554:	2303      	movs	r3, #3
 8003556:	e030      	b.n	80035ba <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	3301      	adds	r3, #1
 800355c:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	693a      	ldr	r2, [r7, #16]
 8003562:	429a      	cmp	r2, r3
 8003564:	d8d9      	bhi.n	800351a <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f06f 0212 	mvn.w	r2, #18
 800356e:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003574:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	689b      	ldr	r3, [r3, #8]
 8003582:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8003586:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800358a:	d115      	bne.n	80035b8 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003590:	2b00      	cmp	r3, #0
 8003592:	d111      	bne.n	80035b8 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003598:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035a4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d105      	bne.n	80035b8 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035b0:	f043 0201 	orr.w	r2, r3, #1
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80035b8:	2300      	movs	r3, #0
}
 80035ba:	4618      	mov	r0, r3
 80035bc:	371c      	adds	r7, #28
 80035be:	46bd      	mov	sp, r7
 80035c0:	bd90      	pop	{r4, r7, pc}
 80035c2:	bf00      	nop
 80035c4:	2000000c 	.word	0x2000000c
 80035c8:	24924924 	.word	0x24924924
 80035cc:	00924924 	.word	0x00924924
 80035d0:	12492492 	.word	0x12492492
 80035d4:	00492492 	.word	0x00492492
 80035d8:	00249249 	.word	0x00249249

080035dc <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80035dc:	b480      	push	{r7}
 80035de:	b083      	sub	sp, #12
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80035ea:	4618      	mov	r0, r3
 80035ec:	370c      	adds	r7, #12
 80035ee:	46bd      	mov	sp, r7
 80035f0:	bc80      	pop	{r7}
 80035f2:	4770      	bx	lr

080035f4 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80035f4:	b480      	push	{r7}
 80035f6:	b085      	sub	sp, #20
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
 80035fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80035fe:	2300      	movs	r3, #0
 8003600:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003602:	2300      	movs	r3, #0
 8003604:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800360c:	2b01      	cmp	r3, #1
 800360e:	d101      	bne.n	8003614 <HAL_ADC_ConfigChannel+0x20>
 8003610:	2302      	movs	r3, #2
 8003612:	e0dc      	b.n	80037ce <HAL_ADC_ConfigChannel+0x1da>
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2201      	movs	r2, #1
 8003618:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	685b      	ldr	r3, [r3, #4]
 8003620:	2b06      	cmp	r3, #6
 8003622:	d81c      	bhi.n	800365e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	685a      	ldr	r2, [r3, #4]
 800362e:	4613      	mov	r3, r2
 8003630:	009b      	lsls	r3, r3, #2
 8003632:	4413      	add	r3, r2
 8003634:	3b05      	subs	r3, #5
 8003636:	221f      	movs	r2, #31
 8003638:	fa02 f303 	lsl.w	r3, r2, r3
 800363c:	43db      	mvns	r3, r3
 800363e:	4019      	ands	r1, r3
 8003640:	683b      	ldr	r3, [r7, #0]
 8003642:	6818      	ldr	r0, [r3, #0]
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	685a      	ldr	r2, [r3, #4]
 8003648:	4613      	mov	r3, r2
 800364a:	009b      	lsls	r3, r3, #2
 800364c:	4413      	add	r3, r2
 800364e:	3b05      	subs	r3, #5
 8003650:	fa00 f203 	lsl.w	r2, r0, r3
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	430a      	orrs	r2, r1
 800365a:	635a      	str	r2, [r3, #52]	@ 0x34
 800365c:	e03c      	b.n	80036d8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	685b      	ldr	r3, [r3, #4]
 8003662:	2b0c      	cmp	r3, #12
 8003664:	d81c      	bhi.n	80036a0 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	685a      	ldr	r2, [r3, #4]
 8003670:	4613      	mov	r3, r2
 8003672:	009b      	lsls	r3, r3, #2
 8003674:	4413      	add	r3, r2
 8003676:	3b23      	subs	r3, #35	@ 0x23
 8003678:	221f      	movs	r2, #31
 800367a:	fa02 f303 	lsl.w	r3, r2, r3
 800367e:	43db      	mvns	r3, r3
 8003680:	4019      	ands	r1, r3
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	6818      	ldr	r0, [r3, #0]
 8003686:	683b      	ldr	r3, [r7, #0]
 8003688:	685a      	ldr	r2, [r3, #4]
 800368a:	4613      	mov	r3, r2
 800368c:	009b      	lsls	r3, r3, #2
 800368e:	4413      	add	r3, r2
 8003690:	3b23      	subs	r3, #35	@ 0x23
 8003692:	fa00 f203 	lsl.w	r2, r0, r3
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	430a      	orrs	r2, r1
 800369c:	631a      	str	r2, [r3, #48]	@ 0x30
 800369e:	e01b      	b.n	80036d8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	685a      	ldr	r2, [r3, #4]
 80036aa:	4613      	mov	r3, r2
 80036ac:	009b      	lsls	r3, r3, #2
 80036ae:	4413      	add	r3, r2
 80036b0:	3b41      	subs	r3, #65	@ 0x41
 80036b2:	221f      	movs	r2, #31
 80036b4:	fa02 f303 	lsl.w	r3, r2, r3
 80036b8:	43db      	mvns	r3, r3
 80036ba:	4019      	ands	r1, r3
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	6818      	ldr	r0, [r3, #0]
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	685a      	ldr	r2, [r3, #4]
 80036c4:	4613      	mov	r3, r2
 80036c6:	009b      	lsls	r3, r3, #2
 80036c8:	4413      	add	r3, r2
 80036ca:	3b41      	subs	r3, #65	@ 0x41
 80036cc:	fa00 f203 	lsl.w	r2, r0, r3
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	430a      	orrs	r2, r1
 80036d6:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	2b09      	cmp	r3, #9
 80036de:	d91c      	bls.n	800371a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	68d9      	ldr	r1, [r3, #12]
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	681a      	ldr	r2, [r3, #0]
 80036ea:	4613      	mov	r3, r2
 80036ec:	005b      	lsls	r3, r3, #1
 80036ee:	4413      	add	r3, r2
 80036f0:	3b1e      	subs	r3, #30
 80036f2:	2207      	movs	r2, #7
 80036f4:	fa02 f303 	lsl.w	r3, r2, r3
 80036f8:	43db      	mvns	r3, r3
 80036fa:	4019      	ands	r1, r3
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	6898      	ldr	r0, [r3, #8]
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	681a      	ldr	r2, [r3, #0]
 8003704:	4613      	mov	r3, r2
 8003706:	005b      	lsls	r3, r3, #1
 8003708:	4413      	add	r3, r2
 800370a:	3b1e      	subs	r3, #30
 800370c:	fa00 f203 	lsl.w	r2, r0, r3
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	430a      	orrs	r2, r1
 8003716:	60da      	str	r2, [r3, #12]
 8003718:	e019      	b.n	800374e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	6919      	ldr	r1, [r3, #16]
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	681a      	ldr	r2, [r3, #0]
 8003724:	4613      	mov	r3, r2
 8003726:	005b      	lsls	r3, r3, #1
 8003728:	4413      	add	r3, r2
 800372a:	2207      	movs	r2, #7
 800372c:	fa02 f303 	lsl.w	r3, r2, r3
 8003730:	43db      	mvns	r3, r3
 8003732:	4019      	ands	r1, r3
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	6898      	ldr	r0, [r3, #8]
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	681a      	ldr	r2, [r3, #0]
 800373c:	4613      	mov	r3, r2
 800373e:	005b      	lsls	r3, r3, #1
 8003740:	4413      	add	r3, r2
 8003742:	fa00 f203 	lsl.w	r2, r0, r3
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	430a      	orrs	r2, r1
 800374c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	2b10      	cmp	r3, #16
 8003754:	d003      	beq.n	800375e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8003756:	683b      	ldr	r3, [r7, #0]
 8003758:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800375a:	2b11      	cmp	r3, #17
 800375c:	d132      	bne.n	80037c4 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	4a1d      	ldr	r2, [pc, #116]	@ (80037d8 <HAL_ADC_ConfigChannel+0x1e4>)
 8003764:	4293      	cmp	r3, r2
 8003766:	d125      	bne.n	80037b4 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	689b      	ldr	r3, [r3, #8]
 800376e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003772:	2b00      	cmp	r3, #0
 8003774:	d126      	bne.n	80037c4 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	689a      	ldr	r2, [r3, #8]
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8003784:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	2b10      	cmp	r3, #16
 800378c:	d11a      	bne.n	80037c4 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800378e:	4b13      	ldr	r3, [pc, #76]	@ (80037dc <HAL_ADC_ConfigChannel+0x1e8>)
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	4a13      	ldr	r2, [pc, #76]	@ (80037e0 <HAL_ADC_ConfigChannel+0x1ec>)
 8003794:	fba2 2303 	umull	r2, r3, r2, r3
 8003798:	0c9a      	lsrs	r2, r3, #18
 800379a:	4613      	mov	r3, r2
 800379c:	009b      	lsls	r3, r3, #2
 800379e:	4413      	add	r3, r2
 80037a0:	005b      	lsls	r3, r3, #1
 80037a2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80037a4:	e002      	b.n	80037ac <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80037a6:	68bb      	ldr	r3, [r7, #8]
 80037a8:	3b01      	subs	r3, #1
 80037aa:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80037ac:	68bb      	ldr	r3, [r7, #8]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d1f9      	bne.n	80037a6 <HAL_ADC_ConfigChannel+0x1b2>
 80037b2:	e007      	b.n	80037c4 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037b8:	f043 0220 	orr.w	r2, r3, #32
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 80037c0:	2301      	movs	r3, #1
 80037c2:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2200      	movs	r2, #0
 80037c8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80037cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80037ce:	4618      	mov	r0, r3
 80037d0:	3714      	adds	r7, #20
 80037d2:	46bd      	mov	sp, r7
 80037d4:	bc80      	pop	{r7}
 80037d6:	4770      	bx	lr
 80037d8:	40012400 	.word	0x40012400
 80037dc:	2000000c 	.word	0x2000000c
 80037e0:	431bde83 	.word	0x431bde83

080037e4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b084      	sub	sp, #16
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80037ec:	2300      	movs	r3, #0
 80037ee:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80037f0:	2300      	movs	r3, #0
 80037f2:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	689b      	ldr	r3, [r3, #8]
 80037fa:	f003 0301 	and.w	r3, r3, #1
 80037fe:	2b01      	cmp	r3, #1
 8003800:	d040      	beq.n	8003884 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	689a      	ldr	r2, [r3, #8]
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f042 0201 	orr.w	r2, r2, #1
 8003810:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003812:	4b1f      	ldr	r3, [pc, #124]	@ (8003890 <ADC_Enable+0xac>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	4a1f      	ldr	r2, [pc, #124]	@ (8003894 <ADC_Enable+0xb0>)
 8003818:	fba2 2303 	umull	r2, r3, r2, r3
 800381c:	0c9b      	lsrs	r3, r3, #18
 800381e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003820:	e002      	b.n	8003828 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8003822:	68bb      	ldr	r3, [r7, #8]
 8003824:	3b01      	subs	r3, #1
 8003826:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003828:	68bb      	ldr	r3, [r7, #8]
 800382a:	2b00      	cmp	r3, #0
 800382c:	d1f9      	bne.n	8003822 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800382e:	f7ff fbef 	bl	8003010 <HAL_GetTick>
 8003832:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003834:	e01f      	b.n	8003876 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003836:	f7ff fbeb 	bl	8003010 <HAL_GetTick>
 800383a:	4602      	mov	r2, r0
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	1ad3      	subs	r3, r2, r3
 8003840:	2b02      	cmp	r3, #2
 8003842:	d918      	bls.n	8003876 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	689b      	ldr	r3, [r3, #8]
 800384a:	f003 0301 	and.w	r3, r3, #1
 800384e:	2b01      	cmp	r3, #1
 8003850:	d011      	beq.n	8003876 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003856:	f043 0210 	orr.w	r2, r3, #16
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003862:	f043 0201 	orr.w	r2, r3, #1
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	2200      	movs	r2, #0
 800386e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8003872:	2301      	movs	r3, #1
 8003874:	e007      	b.n	8003886 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	689b      	ldr	r3, [r3, #8]
 800387c:	f003 0301 	and.w	r3, r3, #1
 8003880:	2b01      	cmp	r3, #1
 8003882:	d1d8      	bne.n	8003836 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003884:	2300      	movs	r3, #0
}
 8003886:	4618      	mov	r0, r3
 8003888:	3710      	adds	r7, #16
 800388a:	46bd      	mov	sp, r7
 800388c:	bd80      	pop	{r7, pc}
 800388e:	bf00      	nop
 8003890:	2000000c 	.word	0x2000000c
 8003894:	431bde83 	.word	0x431bde83

08003898 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b084      	sub	sp, #16
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80038a0:	2300      	movs	r3, #0
 80038a2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	689b      	ldr	r3, [r3, #8]
 80038aa:	f003 0301 	and.w	r3, r3, #1
 80038ae:	2b01      	cmp	r3, #1
 80038b0:	d12e      	bne.n	8003910 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	689a      	ldr	r2, [r3, #8]
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f022 0201 	bic.w	r2, r2, #1
 80038c0:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80038c2:	f7ff fba5 	bl	8003010 <HAL_GetTick>
 80038c6:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80038c8:	e01b      	b.n	8003902 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80038ca:	f7ff fba1 	bl	8003010 <HAL_GetTick>
 80038ce:	4602      	mov	r2, r0
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	1ad3      	subs	r3, r2, r3
 80038d4:	2b02      	cmp	r3, #2
 80038d6:	d914      	bls.n	8003902 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	689b      	ldr	r3, [r3, #8]
 80038de:	f003 0301 	and.w	r3, r3, #1
 80038e2:	2b01      	cmp	r3, #1
 80038e4:	d10d      	bne.n	8003902 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038ea:	f043 0210 	orr.w	r2, r3, #16
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038f6:	f043 0201 	orr.w	r2, r3, #1
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 80038fe:	2301      	movs	r3, #1
 8003900:	e007      	b.n	8003912 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	689b      	ldr	r3, [r3, #8]
 8003908:	f003 0301 	and.w	r3, r3, #1
 800390c:	2b01      	cmp	r3, #1
 800390e:	d0dc      	beq.n	80038ca <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003910:	2300      	movs	r3, #0
}
 8003912:	4618      	mov	r0, r3
 8003914:	3710      	adds	r7, #16
 8003916:	46bd      	mov	sp, r7
 8003918:	bd80      	pop	{r7, pc}
	...

0800391c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800391c:	b480      	push	{r7}
 800391e:	b085      	sub	sp, #20
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	f003 0307 	and.w	r3, r3, #7
 800392a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800392c:	4b0c      	ldr	r3, [pc, #48]	@ (8003960 <__NVIC_SetPriorityGrouping+0x44>)
 800392e:	68db      	ldr	r3, [r3, #12]
 8003930:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003932:	68ba      	ldr	r2, [r7, #8]
 8003934:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003938:	4013      	ands	r3, r2
 800393a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003940:	68bb      	ldr	r3, [r7, #8]
 8003942:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003944:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003948:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800394c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800394e:	4a04      	ldr	r2, [pc, #16]	@ (8003960 <__NVIC_SetPriorityGrouping+0x44>)
 8003950:	68bb      	ldr	r3, [r7, #8]
 8003952:	60d3      	str	r3, [r2, #12]
}
 8003954:	bf00      	nop
 8003956:	3714      	adds	r7, #20
 8003958:	46bd      	mov	sp, r7
 800395a:	bc80      	pop	{r7}
 800395c:	4770      	bx	lr
 800395e:	bf00      	nop
 8003960:	e000ed00 	.word	0xe000ed00

08003964 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003964:	b480      	push	{r7}
 8003966:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003968:	4b04      	ldr	r3, [pc, #16]	@ (800397c <__NVIC_GetPriorityGrouping+0x18>)
 800396a:	68db      	ldr	r3, [r3, #12]
 800396c:	0a1b      	lsrs	r3, r3, #8
 800396e:	f003 0307 	and.w	r3, r3, #7
}
 8003972:	4618      	mov	r0, r3
 8003974:	46bd      	mov	sp, r7
 8003976:	bc80      	pop	{r7}
 8003978:	4770      	bx	lr
 800397a:	bf00      	nop
 800397c:	e000ed00 	.word	0xe000ed00

08003980 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003980:	b480      	push	{r7}
 8003982:	b083      	sub	sp, #12
 8003984:	af00      	add	r7, sp, #0
 8003986:	4603      	mov	r3, r0
 8003988:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800398a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800398e:	2b00      	cmp	r3, #0
 8003990:	db0b      	blt.n	80039aa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003992:	79fb      	ldrb	r3, [r7, #7]
 8003994:	f003 021f 	and.w	r2, r3, #31
 8003998:	4906      	ldr	r1, [pc, #24]	@ (80039b4 <__NVIC_EnableIRQ+0x34>)
 800399a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800399e:	095b      	lsrs	r3, r3, #5
 80039a0:	2001      	movs	r0, #1
 80039a2:	fa00 f202 	lsl.w	r2, r0, r2
 80039a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80039aa:	bf00      	nop
 80039ac:	370c      	adds	r7, #12
 80039ae:	46bd      	mov	sp, r7
 80039b0:	bc80      	pop	{r7}
 80039b2:	4770      	bx	lr
 80039b4:	e000e100 	.word	0xe000e100

080039b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80039b8:	b480      	push	{r7}
 80039ba:	b083      	sub	sp, #12
 80039bc:	af00      	add	r7, sp, #0
 80039be:	4603      	mov	r3, r0
 80039c0:	6039      	str	r1, [r7, #0]
 80039c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80039c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	db0a      	blt.n	80039e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	b2da      	uxtb	r2, r3
 80039d0:	490c      	ldr	r1, [pc, #48]	@ (8003a04 <__NVIC_SetPriority+0x4c>)
 80039d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039d6:	0112      	lsls	r2, r2, #4
 80039d8:	b2d2      	uxtb	r2, r2
 80039da:	440b      	add	r3, r1
 80039dc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80039e0:	e00a      	b.n	80039f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039e2:	683b      	ldr	r3, [r7, #0]
 80039e4:	b2da      	uxtb	r2, r3
 80039e6:	4908      	ldr	r1, [pc, #32]	@ (8003a08 <__NVIC_SetPriority+0x50>)
 80039e8:	79fb      	ldrb	r3, [r7, #7]
 80039ea:	f003 030f 	and.w	r3, r3, #15
 80039ee:	3b04      	subs	r3, #4
 80039f0:	0112      	lsls	r2, r2, #4
 80039f2:	b2d2      	uxtb	r2, r2
 80039f4:	440b      	add	r3, r1
 80039f6:	761a      	strb	r2, [r3, #24]
}
 80039f8:	bf00      	nop
 80039fa:	370c      	adds	r7, #12
 80039fc:	46bd      	mov	sp, r7
 80039fe:	bc80      	pop	{r7}
 8003a00:	4770      	bx	lr
 8003a02:	bf00      	nop
 8003a04:	e000e100 	.word	0xe000e100
 8003a08:	e000ed00 	.word	0xe000ed00

08003a0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a0c:	b480      	push	{r7}
 8003a0e:	b089      	sub	sp, #36	@ 0x24
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	60f8      	str	r0, [r7, #12]
 8003a14:	60b9      	str	r1, [r7, #8]
 8003a16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	f003 0307 	and.w	r3, r3, #7
 8003a1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003a20:	69fb      	ldr	r3, [r7, #28]
 8003a22:	f1c3 0307 	rsb	r3, r3, #7
 8003a26:	2b04      	cmp	r3, #4
 8003a28:	bf28      	it	cs
 8003a2a:	2304      	movcs	r3, #4
 8003a2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003a2e:	69fb      	ldr	r3, [r7, #28]
 8003a30:	3304      	adds	r3, #4
 8003a32:	2b06      	cmp	r3, #6
 8003a34:	d902      	bls.n	8003a3c <NVIC_EncodePriority+0x30>
 8003a36:	69fb      	ldr	r3, [r7, #28]
 8003a38:	3b03      	subs	r3, #3
 8003a3a:	e000      	b.n	8003a3e <NVIC_EncodePriority+0x32>
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a40:	f04f 32ff 	mov.w	r2, #4294967295
 8003a44:	69bb      	ldr	r3, [r7, #24]
 8003a46:	fa02 f303 	lsl.w	r3, r2, r3
 8003a4a:	43da      	mvns	r2, r3
 8003a4c:	68bb      	ldr	r3, [r7, #8]
 8003a4e:	401a      	ands	r2, r3
 8003a50:	697b      	ldr	r3, [r7, #20]
 8003a52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003a54:	f04f 31ff 	mov.w	r1, #4294967295
 8003a58:	697b      	ldr	r3, [r7, #20]
 8003a5a:	fa01 f303 	lsl.w	r3, r1, r3
 8003a5e:	43d9      	mvns	r1, r3
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a64:	4313      	orrs	r3, r2
         );
}
 8003a66:	4618      	mov	r0, r3
 8003a68:	3724      	adds	r7, #36	@ 0x24
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	bc80      	pop	{r7}
 8003a6e:	4770      	bx	lr

08003a70 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b082      	sub	sp, #8
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	3b01      	subs	r3, #1
 8003a7c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003a80:	d301      	bcc.n	8003a86 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003a82:	2301      	movs	r3, #1
 8003a84:	e00f      	b.n	8003aa6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003a86:	4a0a      	ldr	r2, [pc, #40]	@ (8003ab0 <SysTick_Config+0x40>)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	3b01      	subs	r3, #1
 8003a8c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003a8e:	210f      	movs	r1, #15
 8003a90:	f04f 30ff 	mov.w	r0, #4294967295
 8003a94:	f7ff ff90 	bl	80039b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003a98:	4b05      	ldr	r3, [pc, #20]	@ (8003ab0 <SysTick_Config+0x40>)
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003a9e:	4b04      	ldr	r3, [pc, #16]	@ (8003ab0 <SysTick_Config+0x40>)
 8003aa0:	2207      	movs	r2, #7
 8003aa2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003aa4:	2300      	movs	r3, #0
}
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	3708      	adds	r7, #8
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	bd80      	pop	{r7, pc}
 8003aae:	bf00      	nop
 8003ab0:	e000e010 	.word	0xe000e010

08003ab4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b082      	sub	sp, #8
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003abc:	6878      	ldr	r0, [r7, #4]
 8003abe:	f7ff ff2d 	bl	800391c <__NVIC_SetPriorityGrouping>
}
 8003ac2:	bf00      	nop
 8003ac4:	3708      	adds	r7, #8
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	bd80      	pop	{r7, pc}

08003aca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003aca:	b580      	push	{r7, lr}
 8003acc:	b086      	sub	sp, #24
 8003ace:	af00      	add	r7, sp, #0
 8003ad0:	4603      	mov	r3, r0
 8003ad2:	60b9      	str	r1, [r7, #8]
 8003ad4:	607a      	str	r2, [r7, #4]
 8003ad6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003ad8:	2300      	movs	r3, #0
 8003ada:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003adc:	f7ff ff42 	bl	8003964 <__NVIC_GetPriorityGrouping>
 8003ae0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003ae2:	687a      	ldr	r2, [r7, #4]
 8003ae4:	68b9      	ldr	r1, [r7, #8]
 8003ae6:	6978      	ldr	r0, [r7, #20]
 8003ae8:	f7ff ff90 	bl	8003a0c <NVIC_EncodePriority>
 8003aec:	4602      	mov	r2, r0
 8003aee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003af2:	4611      	mov	r1, r2
 8003af4:	4618      	mov	r0, r3
 8003af6:	f7ff ff5f 	bl	80039b8 <__NVIC_SetPriority>
}
 8003afa:	bf00      	nop
 8003afc:	3718      	adds	r7, #24
 8003afe:	46bd      	mov	sp, r7
 8003b00:	bd80      	pop	{r7, pc}

08003b02 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b02:	b580      	push	{r7, lr}
 8003b04:	b082      	sub	sp, #8
 8003b06:	af00      	add	r7, sp, #0
 8003b08:	4603      	mov	r3, r0
 8003b0a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003b0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b10:	4618      	mov	r0, r3
 8003b12:	f7ff ff35 	bl	8003980 <__NVIC_EnableIRQ>
}
 8003b16:	bf00      	nop
 8003b18:	3708      	adds	r7, #8
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	bd80      	pop	{r7, pc}

08003b1e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003b1e:	b580      	push	{r7, lr}
 8003b20:	b082      	sub	sp, #8
 8003b22:	af00      	add	r7, sp, #0
 8003b24:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003b26:	6878      	ldr	r0, [r7, #4]
 8003b28:	f7ff ffa2 	bl	8003a70 <SysTick_Config>
 8003b2c:	4603      	mov	r3, r0
}
 8003b2e:	4618      	mov	r0, r3
 8003b30:	3708      	adds	r7, #8
 8003b32:	46bd      	mov	sp, r7
 8003b34:	bd80      	pop	{r7, pc}
	...

08003b38 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003b38:	b480      	push	{r7}
 8003b3a:	b08b      	sub	sp, #44	@ 0x2c
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
 8003b40:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003b42:	2300      	movs	r3, #0
 8003b44:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003b46:	2300      	movs	r3, #0
 8003b48:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003b4a:	e169      	b.n	8003e20 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003b4c:	2201      	movs	r2, #1
 8003b4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b50:	fa02 f303 	lsl.w	r3, r2, r3
 8003b54:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	69fa      	ldr	r2, [r7, #28]
 8003b5c:	4013      	ands	r3, r2
 8003b5e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003b60:	69ba      	ldr	r2, [r7, #24]
 8003b62:	69fb      	ldr	r3, [r7, #28]
 8003b64:	429a      	cmp	r2, r3
 8003b66:	f040 8158 	bne.w	8003e1a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	4a9a      	ldr	r2, [pc, #616]	@ (8003dd8 <HAL_GPIO_Init+0x2a0>)
 8003b70:	4293      	cmp	r3, r2
 8003b72:	d05e      	beq.n	8003c32 <HAL_GPIO_Init+0xfa>
 8003b74:	4a98      	ldr	r2, [pc, #608]	@ (8003dd8 <HAL_GPIO_Init+0x2a0>)
 8003b76:	4293      	cmp	r3, r2
 8003b78:	d875      	bhi.n	8003c66 <HAL_GPIO_Init+0x12e>
 8003b7a:	4a98      	ldr	r2, [pc, #608]	@ (8003ddc <HAL_GPIO_Init+0x2a4>)
 8003b7c:	4293      	cmp	r3, r2
 8003b7e:	d058      	beq.n	8003c32 <HAL_GPIO_Init+0xfa>
 8003b80:	4a96      	ldr	r2, [pc, #600]	@ (8003ddc <HAL_GPIO_Init+0x2a4>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d86f      	bhi.n	8003c66 <HAL_GPIO_Init+0x12e>
 8003b86:	4a96      	ldr	r2, [pc, #600]	@ (8003de0 <HAL_GPIO_Init+0x2a8>)
 8003b88:	4293      	cmp	r3, r2
 8003b8a:	d052      	beq.n	8003c32 <HAL_GPIO_Init+0xfa>
 8003b8c:	4a94      	ldr	r2, [pc, #592]	@ (8003de0 <HAL_GPIO_Init+0x2a8>)
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d869      	bhi.n	8003c66 <HAL_GPIO_Init+0x12e>
 8003b92:	4a94      	ldr	r2, [pc, #592]	@ (8003de4 <HAL_GPIO_Init+0x2ac>)
 8003b94:	4293      	cmp	r3, r2
 8003b96:	d04c      	beq.n	8003c32 <HAL_GPIO_Init+0xfa>
 8003b98:	4a92      	ldr	r2, [pc, #584]	@ (8003de4 <HAL_GPIO_Init+0x2ac>)
 8003b9a:	4293      	cmp	r3, r2
 8003b9c:	d863      	bhi.n	8003c66 <HAL_GPIO_Init+0x12e>
 8003b9e:	4a92      	ldr	r2, [pc, #584]	@ (8003de8 <HAL_GPIO_Init+0x2b0>)
 8003ba0:	4293      	cmp	r3, r2
 8003ba2:	d046      	beq.n	8003c32 <HAL_GPIO_Init+0xfa>
 8003ba4:	4a90      	ldr	r2, [pc, #576]	@ (8003de8 <HAL_GPIO_Init+0x2b0>)
 8003ba6:	4293      	cmp	r3, r2
 8003ba8:	d85d      	bhi.n	8003c66 <HAL_GPIO_Init+0x12e>
 8003baa:	2b12      	cmp	r3, #18
 8003bac:	d82a      	bhi.n	8003c04 <HAL_GPIO_Init+0xcc>
 8003bae:	2b12      	cmp	r3, #18
 8003bb0:	d859      	bhi.n	8003c66 <HAL_GPIO_Init+0x12e>
 8003bb2:	a201      	add	r2, pc, #4	@ (adr r2, 8003bb8 <HAL_GPIO_Init+0x80>)
 8003bb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bb8:	08003c33 	.word	0x08003c33
 8003bbc:	08003c0d 	.word	0x08003c0d
 8003bc0:	08003c1f 	.word	0x08003c1f
 8003bc4:	08003c61 	.word	0x08003c61
 8003bc8:	08003c67 	.word	0x08003c67
 8003bcc:	08003c67 	.word	0x08003c67
 8003bd0:	08003c67 	.word	0x08003c67
 8003bd4:	08003c67 	.word	0x08003c67
 8003bd8:	08003c67 	.word	0x08003c67
 8003bdc:	08003c67 	.word	0x08003c67
 8003be0:	08003c67 	.word	0x08003c67
 8003be4:	08003c67 	.word	0x08003c67
 8003be8:	08003c67 	.word	0x08003c67
 8003bec:	08003c67 	.word	0x08003c67
 8003bf0:	08003c67 	.word	0x08003c67
 8003bf4:	08003c67 	.word	0x08003c67
 8003bf8:	08003c67 	.word	0x08003c67
 8003bfc:	08003c15 	.word	0x08003c15
 8003c00:	08003c29 	.word	0x08003c29
 8003c04:	4a79      	ldr	r2, [pc, #484]	@ (8003dec <HAL_GPIO_Init+0x2b4>)
 8003c06:	4293      	cmp	r3, r2
 8003c08:	d013      	beq.n	8003c32 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003c0a:	e02c      	b.n	8003c66 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003c0c:	683b      	ldr	r3, [r7, #0]
 8003c0e:	68db      	ldr	r3, [r3, #12]
 8003c10:	623b      	str	r3, [r7, #32]
          break;
 8003c12:	e029      	b.n	8003c68 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003c14:	683b      	ldr	r3, [r7, #0]
 8003c16:	68db      	ldr	r3, [r3, #12]
 8003c18:	3304      	adds	r3, #4
 8003c1a:	623b      	str	r3, [r7, #32]
          break;
 8003c1c:	e024      	b.n	8003c68 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003c1e:	683b      	ldr	r3, [r7, #0]
 8003c20:	68db      	ldr	r3, [r3, #12]
 8003c22:	3308      	adds	r3, #8
 8003c24:	623b      	str	r3, [r7, #32]
          break;
 8003c26:	e01f      	b.n	8003c68 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	68db      	ldr	r3, [r3, #12]
 8003c2c:	330c      	adds	r3, #12
 8003c2e:	623b      	str	r3, [r7, #32]
          break;
 8003c30:	e01a      	b.n	8003c68 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	689b      	ldr	r3, [r3, #8]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d102      	bne.n	8003c40 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003c3a:	2304      	movs	r3, #4
 8003c3c:	623b      	str	r3, [r7, #32]
          break;
 8003c3e:	e013      	b.n	8003c68 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	689b      	ldr	r3, [r3, #8]
 8003c44:	2b01      	cmp	r3, #1
 8003c46:	d105      	bne.n	8003c54 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003c48:	2308      	movs	r3, #8
 8003c4a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	69fa      	ldr	r2, [r7, #28]
 8003c50:	611a      	str	r2, [r3, #16]
          break;
 8003c52:	e009      	b.n	8003c68 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003c54:	2308      	movs	r3, #8
 8003c56:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	69fa      	ldr	r2, [r7, #28]
 8003c5c:	615a      	str	r2, [r3, #20]
          break;
 8003c5e:	e003      	b.n	8003c68 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003c60:	2300      	movs	r3, #0
 8003c62:	623b      	str	r3, [r7, #32]
          break;
 8003c64:	e000      	b.n	8003c68 <HAL_GPIO_Init+0x130>
          break;
 8003c66:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003c68:	69bb      	ldr	r3, [r7, #24]
 8003c6a:	2bff      	cmp	r3, #255	@ 0xff
 8003c6c:	d801      	bhi.n	8003c72 <HAL_GPIO_Init+0x13a>
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	e001      	b.n	8003c76 <HAL_GPIO_Init+0x13e>
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	3304      	adds	r3, #4
 8003c76:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003c78:	69bb      	ldr	r3, [r7, #24]
 8003c7a:	2bff      	cmp	r3, #255	@ 0xff
 8003c7c:	d802      	bhi.n	8003c84 <HAL_GPIO_Init+0x14c>
 8003c7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c80:	009b      	lsls	r3, r3, #2
 8003c82:	e002      	b.n	8003c8a <HAL_GPIO_Init+0x152>
 8003c84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c86:	3b08      	subs	r3, #8
 8003c88:	009b      	lsls	r3, r3, #2
 8003c8a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003c8c:	697b      	ldr	r3, [r7, #20]
 8003c8e:	681a      	ldr	r2, [r3, #0]
 8003c90:	210f      	movs	r1, #15
 8003c92:	693b      	ldr	r3, [r7, #16]
 8003c94:	fa01 f303 	lsl.w	r3, r1, r3
 8003c98:	43db      	mvns	r3, r3
 8003c9a:	401a      	ands	r2, r3
 8003c9c:	6a39      	ldr	r1, [r7, #32]
 8003c9e:	693b      	ldr	r3, [r7, #16]
 8003ca0:	fa01 f303 	lsl.w	r3, r1, r3
 8003ca4:	431a      	orrs	r2, r3
 8003ca6:	697b      	ldr	r3, [r7, #20]
 8003ca8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003caa:	683b      	ldr	r3, [r7, #0]
 8003cac:	685b      	ldr	r3, [r3, #4]
 8003cae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	f000 80b1 	beq.w	8003e1a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003cb8:	4b4d      	ldr	r3, [pc, #308]	@ (8003df0 <HAL_GPIO_Init+0x2b8>)
 8003cba:	699b      	ldr	r3, [r3, #24]
 8003cbc:	4a4c      	ldr	r2, [pc, #304]	@ (8003df0 <HAL_GPIO_Init+0x2b8>)
 8003cbe:	f043 0301 	orr.w	r3, r3, #1
 8003cc2:	6193      	str	r3, [r2, #24]
 8003cc4:	4b4a      	ldr	r3, [pc, #296]	@ (8003df0 <HAL_GPIO_Init+0x2b8>)
 8003cc6:	699b      	ldr	r3, [r3, #24]
 8003cc8:	f003 0301 	and.w	r3, r3, #1
 8003ccc:	60bb      	str	r3, [r7, #8]
 8003cce:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003cd0:	4a48      	ldr	r2, [pc, #288]	@ (8003df4 <HAL_GPIO_Init+0x2bc>)
 8003cd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cd4:	089b      	lsrs	r3, r3, #2
 8003cd6:	3302      	adds	r3, #2
 8003cd8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cdc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003cde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ce0:	f003 0303 	and.w	r3, r3, #3
 8003ce4:	009b      	lsls	r3, r3, #2
 8003ce6:	220f      	movs	r2, #15
 8003ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8003cec:	43db      	mvns	r3, r3
 8003cee:	68fa      	ldr	r2, [r7, #12]
 8003cf0:	4013      	ands	r3, r2
 8003cf2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	4a40      	ldr	r2, [pc, #256]	@ (8003df8 <HAL_GPIO_Init+0x2c0>)
 8003cf8:	4293      	cmp	r3, r2
 8003cfa:	d013      	beq.n	8003d24 <HAL_GPIO_Init+0x1ec>
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	4a3f      	ldr	r2, [pc, #252]	@ (8003dfc <HAL_GPIO_Init+0x2c4>)
 8003d00:	4293      	cmp	r3, r2
 8003d02:	d00d      	beq.n	8003d20 <HAL_GPIO_Init+0x1e8>
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	4a3e      	ldr	r2, [pc, #248]	@ (8003e00 <HAL_GPIO_Init+0x2c8>)
 8003d08:	4293      	cmp	r3, r2
 8003d0a:	d007      	beq.n	8003d1c <HAL_GPIO_Init+0x1e4>
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	4a3d      	ldr	r2, [pc, #244]	@ (8003e04 <HAL_GPIO_Init+0x2cc>)
 8003d10:	4293      	cmp	r3, r2
 8003d12:	d101      	bne.n	8003d18 <HAL_GPIO_Init+0x1e0>
 8003d14:	2303      	movs	r3, #3
 8003d16:	e006      	b.n	8003d26 <HAL_GPIO_Init+0x1ee>
 8003d18:	2304      	movs	r3, #4
 8003d1a:	e004      	b.n	8003d26 <HAL_GPIO_Init+0x1ee>
 8003d1c:	2302      	movs	r3, #2
 8003d1e:	e002      	b.n	8003d26 <HAL_GPIO_Init+0x1ee>
 8003d20:	2301      	movs	r3, #1
 8003d22:	e000      	b.n	8003d26 <HAL_GPIO_Init+0x1ee>
 8003d24:	2300      	movs	r3, #0
 8003d26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d28:	f002 0203 	and.w	r2, r2, #3
 8003d2c:	0092      	lsls	r2, r2, #2
 8003d2e:	4093      	lsls	r3, r2
 8003d30:	68fa      	ldr	r2, [r7, #12]
 8003d32:	4313      	orrs	r3, r2
 8003d34:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003d36:	492f      	ldr	r1, [pc, #188]	@ (8003df4 <HAL_GPIO_Init+0x2bc>)
 8003d38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d3a:	089b      	lsrs	r3, r3, #2
 8003d3c:	3302      	adds	r3, #2
 8003d3e:	68fa      	ldr	r2, [r7, #12]
 8003d40:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	685b      	ldr	r3, [r3, #4]
 8003d48:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d006      	beq.n	8003d5e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003d50:	4b2d      	ldr	r3, [pc, #180]	@ (8003e08 <HAL_GPIO_Init+0x2d0>)
 8003d52:	689a      	ldr	r2, [r3, #8]
 8003d54:	492c      	ldr	r1, [pc, #176]	@ (8003e08 <HAL_GPIO_Init+0x2d0>)
 8003d56:	69bb      	ldr	r3, [r7, #24]
 8003d58:	4313      	orrs	r3, r2
 8003d5a:	608b      	str	r3, [r1, #8]
 8003d5c:	e006      	b.n	8003d6c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003d5e:	4b2a      	ldr	r3, [pc, #168]	@ (8003e08 <HAL_GPIO_Init+0x2d0>)
 8003d60:	689a      	ldr	r2, [r3, #8]
 8003d62:	69bb      	ldr	r3, [r7, #24]
 8003d64:	43db      	mvns	r3, r3
 8003d66:	4928      	ldr	r1, [pc, #160]	@ (8003e08 <HAL_GPIO_Init+0x2d0>)
 8003d68:	4013      	ands	r3, r2
 8003d6a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003d6c:	683b      	ldr	r3, [r7, #0]
 8003d6e:	685b      	ldr	r3, [r3, #4]
 8003d70:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d006      	beq.n	8003d86 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003d78:	4b23      	ldr	r3, [pc, #140]	@ (8003e08 <HAL_GPIO_Init+0x2d0>)
 8003d7a:	68da      	ldr	r2, [r3, #12]
 8003d7c:	4922      	ldr	r1, [pc, #136]	@ (8003e08 <HAL_GPIO_Init+0x2d0>)
 8003d7e:	69bb      	ldr	r3, [r7, #24]
 8003d80:	4313      	orrs	r3, r2
 8003d82:	60cb      	str	r3, [r1, #12]
 8003d84:	e006      	b.n	8003d94 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003d86:	4b20      	ldr	r3, [pc, #128]	@ (8003e08 <HAL_GPIO_Init+0x2d0>)
 8003d88:	68da      	ldr	r2, [r3, #12]
 8003d8a:	69bb      	ldr	r3, [r7, #24]
 8003d8c:	43db      	mvns	r3, r3
 8003d8e:	491e      	ldr	r1, [pc, #120]	@ (8003e08 <HAL_GPIO_Init+0x2d0>)
 8003d90:	4013      	ands	r3, r2
 8003d92:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	685b      	ldr	r3, [r3, #4]
 8003d98:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d006      	beq.n	8003dae <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003da0:	4b19      	ldr	r3, [pc, #100]	@ (8003e08 <HAL_GPIO_Init+0x2d0>)
 8003da2:	685a      	ldr	r2, [r3, #4]
 8003da4:	4918      	ldr	r1, [pc, #96]	@ (8003e08 <HAL_GPIO_Init+0x2d0>)
 8003da6:	69bb      	ldr	r3, [r7, #24]
 8003da8:	4313      	orrs	r3, r2
 8003daa:	604b      	str	r3, [r1, #4]
 8003dac:	e006      	b.n	8003dbc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003dae:	4b16      	ldr	r3, [pc, #88]	@ (8003e08 <HAL_GPIO_Init+0x2d0>)
 8003db0:	685a      	ldr	r2, [r3, #4]
 8003db2:	69bb      	ldr	r3, [r7, #24]
 8003db4:	43db      	mvns	r3, r3
 8003db6:	4914      	ldr	r1, [pc, #80]	@ (8003e08 <HAL_GPIO_Init+0x2d0>)
 8003db8:	4013      	ands	r3, r2
 8003dba:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	685b      	ldr	r3, [r3, #4]
 8003dc0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d021      	beq.n	8003e0c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003dc8:	4b0f      	ldr	r3, [pc, #60]	@ (8003e08 <HAL_GPIO_Init+0x2d0>)
 8003dca:	681a      	ldr	r2, [r3, #0]
 8003dcc:	490e      	ldr	r1, [pc, #56]	@ (8003e08 <HAL_GPIO_Init+0x2d0>)
 8003dce:	69bb      	ldr	r3, [r7, #24]
 8003dd0:	4313      	orrs	r3, r2
 8003dd2:	600b      	str	r3, [r1, #0]
 8003dd4:	e021      	b.n	8003e1a <HAL_GPIO_Init+0x2e2>
 8003dd6:	bf00      	nop
 8003dd8:	10320000 	.word	0x10320000
 8003ddc:	10310000 	.word	0x10310000
 8003de0:	10220000 	.word	0x10220000
 8003de4:	10210000 	.word	0x10210000
 8003de8:	10120000 	.word	0x10120000
 8003dec:	10110000 	.word	0x10110000
 8003df0:	40021000 	.word	0x40021000
 8003df4:	40010000 	.word	0x40010000
 8003df8:	40010800 	.word	0x40010800
 8003dfc:	40010c00 	.word	0x40010c00
 8003e00:	40011000 	.word	0x40011000
 8003e04:	40011400 	.word	0x40011400
 8003e08:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003e0c:	4b0b      	ldr	r3, [pc, #44]	@ (8003e3c <HAL_GPIO_Init+0x304>)
 8003e0e:	681a      	ldr	r2, [r3, #0]
 8003e10:	69bb      	ldr	r3, [r7, #24]
 8003e12:	43db      	mvns	r3, r3
 8003e14:	4909      	ldr	r1, [pc, #36]	@ (8003e3c <HAL_GPIO_Init+0x304>)
 8003e16:	4013      	ands	r3, r2
 8003e18:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003e1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e1c:	3301      	adds	r3, #1
 8003e1e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	681a      	ldr	r2, [r3, #0]
 8003e24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e26:	fa22 f303 	lsr.w	r3, r2, r3
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	f47f ae8e 	bne.w	8003b4c <HAL_GPIO_Init+0x14>
  }
}
 8003e30:	bf00      	nop
 8003e32:	bf00      	nop
 8003e34:	372c      	adds	r7, #44	@ 0x2c
 8003e36:	46bd      	mov	sp, r7
 8003e38:	bc80      	pop	{r7}
 8003e3a:	4770      	bx	lr
 8003e3c:	40010400 	.word	0x40010400

08003e40 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003e40:	b480      	push	{r7}
 8003e42:	b085      	sub	sp, #20
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	6078      	str	r0, [r7, #4]
 8003e48:	460b      	mov	r3, r1
 8003e4a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	689a      	ldr	r2, [r3, #8]
 8003e50:	887b      	ldrh	r3, [r7, #2]
 8003e52:	4013      	ands	r3, r2
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d002      	beq.n	8003e5e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003e58:	2301      	movs	r3, #1
 8003e5a:	73fb      	strb	r3, [r7, #15]
 8003e5c:	e001      	b.n	8003e62 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003e5e:	2300      	movs	r3, #0
 8003e60:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003e62:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e64:	4618      	mov	r0, r3
 8003e66:	3714      	adds	r7, #20
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	bc80      	pop	{r7}
 8003e6c:	4770      	bx	lr

08003e6e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003e6e:	b480      	push	{r7}
 8003e70:	b083      	sub	sp, #12
 8003e72:	af00      	add	r7, sp, #0
 8003e74:	6078      	str	r0, [r7, #4]
 8003e76:	460b      	mov	r3, r1
 8003e78:	807b      	strh	r3, [r7, #2]
 8003e7a:	4613      	mov	r3, r2
 8003e7c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003e7e:	787b      	ldrb	r3, [r7, #1]
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d003      	beq.n	8003e8c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003e84:	887a      	ldrh	r2, [r7, #2]
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003e8a:	e003      	b.n	8003e94 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003e8c:	887b      	ldrh	r3, [r7, #2]
 8003e8e:	041a      	lsls	r2, r3, #16
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	611a      	str	r2, [r3, #16]
}
 8003e94:	bf00      	nop
 8003e96:	370c      	adds	r7, #12
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	bc80      	pop	{r7}
 8003e9c:	4770      	bx	lr
	...

08003ea0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b082      	sub	sp, #8
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	4603      	mov	r3, r0
 8003ea8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003eaa:	4b08      	ldr	r3, [pc, #32]	@ (8003ecc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003eac:	695a      	ldr	r2, [r3, #20]
 8003eae:	88fb      	ldrh	r3, [r7, #6]
 8003eb0:	4013      	ands	r3, r2
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d006      	beq.n	8003ec4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003eb6:	4a05      	ldr	r2, [pc, #20]	@ (8003ecc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003eb8:	88fb      	ldrh	r3, [r7, #6]
 8003eba:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003ebc:	88fb      	ldrh	r3, [r7, #6]
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	f000 f806 	bl	8003ed0 <HAL_GPIO_EXTI_Callback>
  }
}
 8003ec4:	bf00      	nop
 8003ec6:	3708      	adds	r7, #8
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	bd80      	pop	{r7, pc}
 8003ecc:	40010400 	.word	0x40010400

08003ed0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	b083      	sub	sp, #12
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	4603      	mov	r3, r0
 8003ed8:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003eda:	bf00      	nop
 8003edc:	370c      	adds	r7, #12
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	bc80      	pop	{r7}
 8003ee2:	4770      	bx	lr

08003ee4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b086      	sub	sp, #24
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d101      	bne.n	8003ef6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003ef2:	2301      	movs	r3, #1
 8003ef4:	e272      	b.n	80043dc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f003 0301 	and.w	r3, r3, #1
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	f000 8087 	beq.w	8004012 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003f04:	4b92      	ldr	r3, [pc, #584]	@ (8004150 <HAL_RCC_OscConfig+0x26c>)
 8003f06:	685b      	ldr	r3, [r3, #4]
 8003f08:	f003 030c 	and.w	r3, r3, #12
 8003f0c:	2b04      	cmp	r3, #4
 8003f0e:	d00c      	beq.n	8003f2a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003f10:	4b8f      	ldr	r3, [pc, #572]	@ (8004150 <HAL_RCC_OscConfig+0x26c>)
 8003f12:	685b      	ldr	r3, [r3, #4]
 8003f14:	f003 030c 	and.w	r3, r3, #12
 8003f18:	2b08      	cmp	r3, #8
 8003f1a:	d112      	bne.n	8003f42 <HAL_RCC_OscConfig+0x5e>
 8003f1c:	4b8c      	ldr	r3, [pc, #560]	@ (8004150 <HAL_RCC_OscConfig+0x26c>)
 8003f1e:	685b      	ldr	r3, [r3, #4]
 8003f20:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f28:	d10b      	bne.n	8003f42 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f2a:	4b89      	ldr	r3, [pc, #548]	@ (8004150 <HAL_RCC_OscConfig+0x26c>)
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d06c      	beq.n	8004010 <HAL_RCC_OscConfig+0x12c>
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	685b      	ldr	r3, [r3, #4]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d168      	bne.n	8004010 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003f3e:	2301      	movs	r3, #1
 8003f40:	e24c      	b.n	80043dc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	685b      	ldr	r3, [r3, #4]
 8003f46:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f4a:	d106      	bne.n	8003f5a <HAL_RCC_OscConfig+0x76>
 8003f4c:	4b80      	ldr	r3, [pc, #512]	@ (8004150 <HAL_RCC_OscConfig+0x26c>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	4a7f      	ldr	r2, [pc, #508]	@ (8004150 <HAL_RCC_OscConfig+0x26c>)
 8003f52:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f56:	6013      	str	r3, [r2, #0]
 8003f58:	e02e      	b.n	8003fb8 <HAL_RCC_OscConfig+0xd4>
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	685b      	ldr	r3, [r3, #4]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d10c      	bne.n	8003f7c <HAL_RCC_OscConfig+0x98>
 8003f62:	4b7b      	ldr	r3, [pc, #492]	@ (8004150 <HAL_RCC_OscConfig+0x26c>)
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	4a7a      	ldr	r2, [pc, #488]	@ (8004150 <HAL_RCC_OscConfig+0x26c>)
 8003f68:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f6c:	6013      	str	r3, [r2, #0]
 8003f6e:	4b78      	ldr	r3, [pc, #480]	@ (8004150 <HAL_RCC_OscConfig+0x26c>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	4a77      	ldr	r2, [pc, #476]	@ (8004150 <HAL_RCC_OscConfig+0x26c>)
 8003f74:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003f78:	6013      	str	r3, [r2, #0]
 8003f7a:	e01d      	b.n	8003fb8 <HAL_RCC_OscConfig+0xd4>
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	685b      	ldr	r3, [r3, #4]
 8003f80:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003f84:	d10c      	bne.n	8003fa0 <HAL_RCC_OscConfig+0xbc>
 8003f86:	4b72      	ldr	r3, [pc, #456]	@ (8004150 <HAL_RCC_OscConfig+0x26c>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	4a71      	ldr	r2, [pc, #452]	@ (8004150 <HAL_RCC_OscConfig+0x26c>)
 8003f8c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003f90:	6013      	str	r3, [r2, #0]
 8003f92:	4b6f      	ldr	r3, [pc, #444]	@ (8004150 <HAL_RCC_OscConfig+0x26c>)
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	4a6e      	ldr	r2, [pc, #440]	@ (8004150 <HAL_RCC_OscConfig+0x26c>)
 8003f98:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f9c:	6013      	str	r3, [r2, #0]
 8003f9e:	e00b      	b.n	8003fb8 <HAL_RCC_OscConfig+0xd4>
 8003fa0:	4b6b      	ldr	r3, [pc, #428]	@ (8004150 <HAL_RCC_OscConfig+0x26c>)
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	4a6a      	ldr	r2, [pc, #424]	@ (8004150 <HAL_RCC_OscConfig+0x26c>)
 8003fa6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003faa:	6013      	str	r3, [r2, #0]
 8003fac:	4b68      	ldr	r3, [pc, #416]	@ (8004150 <HAL_RCC_OscConfig+0x26c>)
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	4a67      	ldr	r2, [pc, #412]	@ (8004150 <HAL_RCC_OscConfig+0x26c>)
 8003fb2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003fb6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	685b      	ldr	r3, [r3, #4]
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d013      	beq.n	8003fe8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fc0:	f7ff f826 	bl	8003010 <HAL_GetTick>
 8003fc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fc6:	e008      	b.n	8003fda <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003fc8:	f7ff f822 	bl	8003010 <HAL_GetTick>
 8003fcc:	4602      	mov	r2, r0
 8003fce:	693b      	ldr	r3, [r7, #16]
 8003fd0:	1ad3      	subs	r3, r2, r3
 8003fd2:	2b64      	cmp	r3, #100	@ 0x64
 8003fd4:	d901      	bls.n	8003fda <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003fd6:	2303      	movs	r3, #3
 8003fd8:	e200      	b.n	80043dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fda:	4b5d      	ldr	r3, [pc, #372]	@ (8004150 <HAL_RCC_OscConfig+0x26c>)
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d0f0      	beq.n	8003fc8 <HAL_RCC_OscConfig+0xe4>
 8003fe6:	e014      	b.n	8004012 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fe8:	f7ff f812 	bl	8003010 <HAL_GetTick>
 8003fec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003fee:	e008      	b.n	8004002 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ff0:	f7ff f80e 	bl	8003010 <HAL_GetTick>
 8003ff4:	4602      	mov	r2, r0
 8003ff6:	693b      	ldr	r3, [r7, #16]
 8003ff8:	1ad3      	subs	r3, r2, r3
 8003ffa:	2b64      	cmp	r3, #100	@ 0x64
 8003ffc:	d901      	bls.n	8004002 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003ffe:	2303      	movs	r3, #3
 8004000:	e1ec      	b.n	80043dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004002:	4b53      	ldr	r3, [pc, #332]	@ (8004150 <HAL_RCC_OscConfig+0x26c>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800400a:	2b00      	cmp	r3, #0
 800400c:	d1f0      	bne.n	8003ff0 <HAL_RCC_OscConfig+0x10c>
 800400e:	e000      	b.n	8004012 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004010:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f003 0302 	and.w	r3, r3, #2
 800401a:	2b00      	cmp	r3, #0
 800401c:	d063      	beq.n	80040e6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800401e:	4b4c      	ldr	r3, [pc, #304]	@ (8004150 <HAL_RCC_OscConfig+0x26c>)
 8004020:	685b      	ldr	r3, [r3, #4]
 8004022:	f003 030c 	and.w	r3, r3, #12
 8004026:	2b00      	cmp	r3, #0
 8004028:	d00b      	beq.n	8004042 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800402a:	4b49      	ldr	r3, [pc, #292]	@ (8004150 <HAL_RCC_OscConfig+0x26c>)
 800402c:	685b      	ldr	r3, [r3, #4]
 800402e:	f003 030c 	and.w	r3, r3, #12
 8004032:	2b08      	cmp	r3, #8
 8004034:	d11c      	bne.n	8004070 <HAL_RCC_OscConfig+0x18c>
 8004036:	4b46      	ldr	r3, [pc, #280]	@ (8004150 <HAL_RCC_OscConfig+0x26c>)
 8004038:	685b      	ldr	r3, [r3, #4]
 800403a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800403e:	2b00      	cmp	r3, #0
 8004040:	d116      	bne.n	8004070 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004042:	4b43      	ldr	r3, [pc, #268]	@ (8004150 <HAL_RCC_OscConfig+0x26c>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f003 0302 	and.w	r3, r3, #2
 800404a:	2b00      	cmp	r3, #0
 800404c:	d005      	beq.n	800405a <HAL_RCC_OscConfig+0x176>
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	691b      	ldr	r3, [r3, #16]
 8004052:	2b01      	cmp	r3, #1
 8004054:	d001      	beq.n	800405a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004056:	2301      	movs	r3, #1
 8004058:	e1c0      	b.n	80043dc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800405a:	4b3d      	ldr	r3, [pc, #244]	@ (8004150 <HAL_RCC_OscConfig+0x26c>)
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	695b      	ldr	r3, [r3, #20]
 8004066:	00db      	lsls	r3, r3, #3
 8004068:	4939      	ldr	r1, [pc, #228]	@ (8004150 <HAL_RCC_OscConfig+0x26c>)
 800406a:	4313      	orrs	r3, r2
 800406c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800406e:	e03a      	b.n	80040e6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	691b      	ldr	r3, [r3, #16]
 8004074:	2b00      	cmp	r3, #0
 8004076:	d020      	beq.n	80040ba <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004078:	4b36      	ldr	r3, [pc, #216]	@ (8004154 <HAL_RCC_OscConfig+0x270>)
 800407a:	2201      	movs	r2, #1
 800407c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800407e:	f7fe ffc7 	bl	8003010 <HAL_GetTick>
 8004082:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004084:	e008      	b.n	8004098 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004086:	f7fe ffc3 	bl	8003010 <HAL_GetTick>
 800408a:	4602      	mov	r2, r0
 800408c:	693b      	ldr	r3, [r7, #16]
 800408e:	1ad3      	subs	r3, r2, r3
 8004090:	2b02      	cmp	r3, #2
 8004092:	d901      	bls.n	8004098 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004094:	2303      	movs	r3, #3
 8004096:	e1a1      	b.n	80043dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004098:	4b2d      	ldr	r3, [pc, #180]	@ (8004150 <HAL_RCC_OscConfig+0x26c>)
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f003 0302 	and.w	r3, r3, #2
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d0f0      	beq.n	8004086 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040a4:	4b2a      	ldr	r3, [pc, #168]	@ (8004150 <HAL_RCC_OscConfig+0x26c>)
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	695b      	ldr	r3, [r3, #20]
 80040b0:	00db      	lsls	r3, r3, #3
 80040b2:	4927      	ldr	r1, [pc, #156]	@ (8004150 <HAL_RCC_OscConfig+0x26c>)
 80040b4:	4313      	orrs	r3, r2
 80040b6:	600b      	str	r3, [r1, #0]
 80040b8:	e015      	b.n	80040e6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80040ba:	4b26      	ldr	r3, [pc, #152]	@ (8004154 <HAL_RCC_OscConfig+0x270>)
 80040bc:	2200      	movs	r2, #0
 80040be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040c0:	f7fe ffa6 	bl	8003010 <HAL_GetTick>
 80040c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80040c6:	e008      	b.n	80040da <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040c8:	f7fe ffa2 	bl	8003010 <HAL_GetTick>
 80040cc:	4602      	mov	r2, r0
 80040ce:	693b      	ldr	r3, [r7, #16]
 80040d0:	1ad3      	subs	r3, r2, r3
 80040d2:	2b02      	cmp	r3, #2
 80040d4:	d901      	bls.n	80040da <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80040d6:	2303      	movs	r3, #3
 80040d8:	e180      	b.n	80043dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80040da:	4b1d      	ldr	r3, [pc, #116]	@ (8004150 <HAL_RCC_OscConfig+0x26c>)
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f003 0302 	and.w	r3, r3, #2
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d1f0      	bne.n	80040c8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f003 0308 	and.w	r3, r3, #8
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d03a      	beq.n	8004168 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	699b      	ldr	r3, [r3, #24]
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d019      	beq.n	800412e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80040fa:	4b17      	ldr	r3, [pc, #92]	@ (8004158 <HAL_RCC_OscConfig+0x274>)
 80040fc:	2201      	movs	r2, #1
 80040fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004100:	f7fe ff86 	bl	8003010 <HAL_GetTick>
 8004104:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004106:	e008      	b.n	800411a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004108:	f7fe ff82 	bl	8003010 <HAL_GetTick>
 800410c:	4602      	mov	r2, r0
 800410e:	693b      	ldr	r3, [r7, #16]
 8004110:	1ad3      	subs	r3, r2, r3
 8004112:	2b02      	cmp	r3, #2
 8004114:	d901      	bls.n	800411a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004116:	2303      	movs	r3, #3
 8004118:	e160      	b.n	80043dc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800411a:	4b0d      	ldr	r3, [pc, #52]	@ (8004150 <HAL_RCC_OscConfig+0x26c>)
 800411c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800411e:	f003 0302 	and.w	r3, r3, #2
 8004122:	2b00      	cmp	r3, #0
 8004124:	d0f0      	beq.n	8004108 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004126:	2001      	movs	r0, #1
 8004128:	f000 face 	bl	80046c8 <RCC_Delay>
 800412c:	e01c      	b.n	8004168 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800412e:	4b0a      	ldr	r3, [pc, #40]	@ (8004158 <HAL_RCC_OscConfig+0x274>)
 8004130:	2200      	movs	r2, #0
 8004132:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004134:	f7fe ff6c 	bl	8003010 <HAL_GetTick>
 8004138:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800413a:	e00f      	b.n	800415c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800413c:	f7fe ff68 	bl	8003010 <HAL_GetTick>
 8004140:	4602      	mov	r2, r0
 8004142:	693b      	ldr	r3, [r7, #16]
 8004144:	1ad3      	subs	r3, r2, r3
 8004146:	2b02      	cmp	r3, #2
 8004148:	d908      	bls.n	800415c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800414a:	2303      	movs	r3, #3
 800414c:	e146      	b.n	80043dc <HAL_RCC_OscConfig+0x4f8>
 800414e:	bf00      	nop
 8004150:	40021000 	.word	0x40021000
 8004154:	42420000 	.word	0x42420000
 8004158:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800415c:	4b92      	ldr	r3, [pc, #584]	@ (80043a8 <HAL_RCC_OscConfig+0x4c4>)
 800415e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004160:	f003 0302 	and.w	r3, r3, #2
 8004164:	2b00      	cmp	r3, #0
 8004166:	d1e9      	bne.n	800413c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f003 0304 	and.w	r3, r3, #4
 8004170:	2b00      	cmp	r3, #0
 8004172:	f000 80a6 	beq.w	80042c2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004176:	2300      	movs	r3, #0
 8004178:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800417a:	4b8b      	ldr	r3, [pc, #556]	@ (80043a8 <HAL_RCC_OscConfig+0x4c4>)
 800417c:	69db      	ldr	r3, [r3, #28]
 800417e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004182:	2b00      	cmp	r3, #0
 8004184:	d10d      	bne.n	80041a2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004186:	4b88      	ldr	r3, [pc, #544]	@ (80043a8 <HAL_RCC_OscConfig+0x4c4>)
 8004188:	69db      	ldr	r3, [r3, #28]
 800418a:	4a87      	ldr	r2, [pc, #540]	@ (80043a8 <HAL_RCC_OscConfig+0x4c4>)
 800418c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004190:	61d3      	str	r3, [r2, #28]
 8004192:	4b85      	ldr	r3, [pc, #532]	@ (80043a8 <HAL_RCC_OscConfig+0x4c4>)
 8004194:	69db      	ldr	r3, [r3, #28]
 8004196:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800419a:	60bb      	str	r3, [r7, #8]
 800419c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800419e:	2301      	movs	r3, #1
 80041a0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041a2:	4b82      	ldr	r3, [pc, #520]	@ (80043ac <HAL_RCC_OscConfig+0x4c8>)
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d118      	bne.n	80041e0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80041ae:	4b7f      	ldr	r3, [pc, #508]	@ (80043ac <HAL_RCC_OscConfig+0x4c8>)
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	4a7e      	ldr	r2, [pc, #504]	@ (80043ac <HAL_RCC_OscConfig+0x4c8>)
 80041b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80041b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80041ba:	f7fe ff29 	bl	8003010 <HAL_GetTick>
 80041be:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041c0:	e008      	b.n	80041d4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041c2:	f7fe ff25 	bl	8003010 <HAL_GetTick>
 80041c6:	4602      	mov	r2, r0
 80041c8:	693b      	ldr	r3, [r7, #16]
 80041ca:	1ad3      	subs	r3, r2, r3
 80041cc:	2b64      	cmp	r3, #100	@ 0x64
 80041ce:	d901      	bls.n	80041d4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80041d0:	2303      	movs	r3, #3
 80041d2:	e103      	b.n	80043dc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041d4:	4b75      	ldr	r3, [pc, #468]	@ (80043ac <HAL_RCC_OscConfig+0x4c8>)
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d0f0      	beq.n	80041c2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	68db      	ldr	r3, [r3, #12]
 80041e4:	2b01      	cmp	r3, #1
 80041e6:	d106      	bne.n	80041f6 <HAL_RCC_OscConfig+0x312>
 80041e8:	4b6f      	ldr	r3, [pc, #444]	@ (80043a8 <HAL_RCC_OscConfig+0x4c4>)
 80041ea:	6a1b      	ldr	r3, [r3, #32]
 80041ec:	4a6e      	ldr	r2, [pc, #440]	@ (80043a8 <HAL_RCC_OscConfig+0x4c4>)
 80041ee:	f043 0301 	orr.w	r3, r3, #1
 80041f2:	6213      	str	r3, [r2, #32]
 80041f4:	e02d      	b.n	8004252 <HAL_RCC_OscConfig+0x36e>
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	68db      	ldr	r3, [r3, #12]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d10c      	bne.n	8004218 <HAL_RCC_OscConfig+0x334>
 80041fe:	4b6a      	ldr	r3, [pc, #424]	@ (80043a8 <HAL_RCC_OscConfig+0x4c4>)
 8004200:	6a1b      	ldr	r3, [r3, #32]
 8004202:	4a69      	ldr	r2, [pc, #420]	@ (80043a8 <HAL_RCC_OscConfig+0x4c4>)
 8004204:	f023 0301 	bic.w	r3, r3, #1
 8004208:	6213      	str	r3, [r2, #32]
 800420a:	4b67      	ldr	r3, [pc, #412]	@ (80043a8 <HAL_RCC_OscConfig+0x4c4>)
 800420c:	6a1b      	ldr	r3, [r3, #32]
 800420e:	4a66      	ldr	r2, [pc, #408]	@ (80043a8 <HAL_RCC_OscConfig+0x4c4>)
 8004210:	f023 0304 	bic.w	r3, r3, #4
 8004214:	6213      	str	r3, [r2, #32]
 8004216:	e01c      	b.n	8004252 <HAL_RCC_OscConfig+0x36e>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	68db      	ldr	r3, [r3, #12]
 800421c:	2b05      	cmp	r3, #5
 800421e:	d10c      	bne.n	800423a <HAL_RCC_OscConfig+0x356>
 8004220:	4b61      	ldr	r3, [pc, #388]	@ (80043a8 <HAL_RCC_OscConfig+0x4c4>)
 8004222:	6a1b      	ldr	r3, [r3, #32]
 8004224:	4a60      	ldr	r2, [pc, #384]	@ (80043a8 <HAL_RCC_OscConfig+0x4c4>)
 8004226:	f043 0304 	orr.w	r3, r3, #4
 800422a:	6213      	str	r3, [r2, #32]
 800422c:	4b5e      	ldr	r3, [pc, #376]	@ (80043a8 <HAL_RCC_OscConfig+0x4c4>)
 800422e:	6a1b      	ldr	r3, [r3, #32]
 8004230:	4a5d      	ldr	r2, [pc, #372]	@ (80043a8 <HAL_RCC_OscConfig+0x4c4>)
 8004232:	f043 0301 	orr.w	r3, r3, #1
 8004236:	6213      	str	r3, [r2, #32]
 8004238:	e00b      	b.n	8004252 <HAL_RCC_OscConfig+0x36e>
 800423a:	4b5b      	ldr	r3, [pc, #364]	@ (80043a8 <HAL_RCC_OscConfig+0x4c4>)
 800423c:	6a1b      	ldr	r3, [r3, #32]
 800423e:	4a5a      	ldr	r2, [pc, #360]	@ (80043a8 <HAL_RCC_OscConfig+0x4c4>)
 8004240:	f023 0301 	bic.w	r3, r3, #1
 8004244:	6213      	str	r3, [r2, #32]
 8004246:	4b58      	ldr	r3, [pc, #352]	@ (80043a8 <HAL_RCC_OscConfig+0x4c4>)
 8004248:	6a1b      	ldr	r3, [r3, #32]
 800424a:	4a57      	ldr	r2, [pc, #348]	@ (80043a8 <HAL_RCC_OscConfig+0x4c4>)
 800424c:	f023 0304 	bic.w	r3, r3, #4
 8004250:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	68db      	ldr	r3, [r3, #12]
 8004256:	2b00      	cmp	r3, #0
 8004258:	d015      	beq.n	8004286 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800425a:	f7fe fed9 	bl	8003010 <HAL_GetTick>
 800425e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004260:	e00a      	b.n	8004278 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004262:	f7fe fed5 	bl	8003010 <HAL_GetTick>
 8004266:	4602      	mov	r2, r0
 8004268:	693b      	ldr	r3, [r7, #16]
 800426a:	1ad3      	subs	r3, r2, r3
 800426c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004270:	4293      	cmp	r3, r2
 8004272:	d901      	bls.n	8004278 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004274:	2303      	movs	r3, #3
 8004276:	e0b1      	b.n	80043dc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004278:	4b4b      	ldr	r3, [pc, #300]	@ (80043a8 <HAL_RCC_OscConfig+0x4c4>)
 800427a:	6a1b      	ldr	r3, [r3, #32]
 800427c:	f003 0302 	and.w	r3, r3, #2
 8004280:	2b00      	cmp	r3, #0
 8004282:	d0ee      	beq.n	8004262 <HAL_RCC_OscConfig+0x37e>
 8004284:	e014      	b.n	80042b0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004286:	f7fe fec3 	bl	8003010 <HAL_GetTick>
 800428a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800428c:	e00a      	b.n	80042a4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800428e:	f7fe febf 	bl	8003010 <HAL_GetTick>
 8004292:	4602      	mov	r2, r0
 8004294:	693b      	ldr	r3, [r7, #16]
 8004296:	1ad3      	subs	r3, r2, r3
 8004298:	f241 3288 	movw	r2, #5000	@ 0x1388
 800429c:	4293      	cmp	r3, r2
 800429e:	d901      	bls.n	80042a4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80042a0:	2303      	movs	r3, #3
 80042a2:	e09b      	b.n	80043dc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042a4:	4b40      	ldr	r3, [pc, #256]	@ (80043a8 <HAL_RCC_OscConfig+0x4c4>)
 80042a6:	6a1b      	ldr	r3, [r3, #32]
 80042a8:	f003 0302 	and.w	r3, r3, #2
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d1ee      	bne.n	800428e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80042b0:	7dfb      	ldrb	r3, [r7, #23]
 80042b2:	2b01      	cmp	r3, #1
 80042b4:	d105      	bne.n	80042c2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80042b6:	4b3c      	ldr	r3, [pc, #240]	@ (80043a8 <HAL_RCC_OscConfig+0x4c4>)
 80042b8:	69db      	ldr	r3, [r3, #28]
 80042ba:	4a3b      	ldr	r2, [pc, #236]	@ (80043a8 <HAL_RCC_OscConfig+0x4c4>)
 80042bc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80042c0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	69db      	ldr	r3, [r3, #28]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	f000 8087 	beq.w	80043da <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80042cc:	4b36      	ldr	r3, [pc, #216]	@ (80043a8 <HAL_RCC_OscConfig+0x4c4>)
 80042ce:	685b      	ldr	r3, [r3, #4]
 80042d0:	f003 030c 	and.w	r3, r3, #12
 80042d4:	2b08      	cmp	r3, #8
 80042d6:	d061      	beq.n	800439c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	69db      	ldr	r3, [r3, #28]
 80042dc:	2b02      	cmp	r3, #2
 80042de:	d146      	bne.n	800436e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042e0:	4b33      	ldr	r3, [pc, #204]	@ (80043b0 <HAL_RCC_OscConfig+0x4cc>)
 80042e2:	2200      	movs	r2, #0
 80042e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042e6:	f7fe fe93 	bl	8003010 <HAL_GetTick>
 80042ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80042ec:	e008      	b.n	8004300 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042ee:	f7fe fe8f 	bl	8003010 <HAL_GetTick>
 80042f2:	4602      	mov	r2, r0
 80042f4:	693b      	ldr	r3, [r7, #16]
 80042f6:	1ad3      	subs	r3, r2, r3
 80042f8:	2b02      	cmp	r3, #2
 80042fa:	d901      	bls.n	8004300 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80042fc:	2303      	movs	r3, #3
 80042fe:	e06d      	b.n	80043dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004300:	4b29      	ldr	r3, [pc, #164]	@ (80043a8 <HAL_RCC_OscConfig+0x4c4>)
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004308:	2b00      	cmp	r3, #0
 800430a:	d1f0      	bne.n	80042ee <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	6a1b      	ldr	r3, [r3, #32]
 8004310:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004314:	d108      	bne.n	8004328 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004316:	4b24      	ldr	r3, [pc, #144]	@ (80043a8 <HAL_RCC_OscConfig+0x4c4>)
 8004318:	685b      	ldr	r3, [r3, #4]
 800431a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	689b      	ldr	r3, [r3, #8]
 8004322:	4921      	ldr	r1, [pc, #132]	@ (80043a8 <HAL_RCC_OscConfig+0x4c4>)
 8004324:	4313      	orrs	r3, r2
 8004326:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004328:	4b1f      	ldr	r3, [pc, #124]	@ (80043a8 <HAL_RCC_OscConfig+0x4c4>)
 800432a:	685b      	ldr	r3, [r3, #4]
 800432c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6a19      	ldr	r1, [r3, #32]
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004338:	430b      	orrs	r3, r1
 800433a:	491b      	ldr	r1, [pc, #108]	@ (80043a8 <HAL_RCC_OscConfig+0x4c4>)
 800433c:	4313      	orrs	r3, r2
 800433e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004340:	4b1b      	ldr	r3, [pc, #108]	@ (80043b0 <HAL_RCC_OscConfig+0x4cc>)
 8004342:	2201      	movs	r2, #1
 8004344:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004346:	f7fe fe63 	bl	8003010 <HAL_GetTick>
 800434a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800434c:	e008      	b.n	8004360 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800434e:	f7fe fe5f 	bl	8003010 <HAL_GetTick>
 8004352:	4602      	mov	r2, r0
 8004354:	693b      	ldr	r3, [r7, #16]
 8004356:	1ad3      	subs	r3, r2, r3
 8004358:	2b02      	cmp	r3, #2
 800435a:	d901      	bls.n	8004360 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800435c:	2303      	movs	r3, #3
 800435e:	e03d      	b.n	80043dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004360:	4b11      	ldr	r3, [pc, #68]	@ (80043a8 <HAL_RCC_OscConfig+0x4c4>)
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004368:	2b00      	cmp	r3, #0
 800436a:	d0f0      	beq.n	800434e <HAL_RCC_OscConfig+0x46a>
 800436c:	e035      	b.n	80043da <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800436e:	4b10      	ldr	r3, [pc, #64]	@ (80043b0 <HAL_RCC_OscConfig+0x4cc>)
 8004370:	2200      	movs	r2, #0
 8004372:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004374:	f7fe fe4c 	bl	8003010 <HAL_GetTick>
 8004378:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800437a:	e008      	b.n	800438e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800437c:	f7fe fe48 	bl	8003010 <HAL_GetTick>
 8004380:	4602      	mov	r2, r0
 8004382:	693b      	ldr	r3, [r7, #16]
 8004384:	1ad3      	subs	r3, r2, r3
 8004386:	2b02      	cmp	r3, #2
 8004388:	d901      	bls.n	800438e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800438a:	2303      	movs	r3, #3
 800438c:	e026      	b.n	80043dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800438e:	4b06      	ldr	r3, [pc, #24]	@ (80043a8 <HAL_RCC_OscConfig+0x4c4>)
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004396:	2b00      	cmp	r3, #0
 8004398:	d1f0      	bne.n	800437c <HAL_RCC_OscConfig+0x498>
 800439a:	e01e      	b.n	80043da <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	69db      	ldr	r3, [r3, #28]
 80043a0:	2b01      	cmp	r3, #1
 80043a2:	d107      	bne.n	80043b4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80043a4:	2301      	movs	r3, #1
 80043a6:	e019      	b.n	80043dc <HAL_RCC_OscConfig+0x4f8>
 80043a8:	40021000 	.word	0x40021000
 80043ac:	40007000 	.word	0x40007000
 80043b0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80043b4:	4b0b      	ldr	r3, [pc, #44]	@ (80043e4 <HAL_RCC_OscConfig+0x500>)
 80043b6:	685b      	ldr	r3, [r3, #4]
 80043b8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6a1b      	ldr	r3, [r3, #32]
 80043c4:	429a      	cmp	r2, r3
 80043c6:	d106      	bne.n	80043d6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043d2:	429a      	cmp	r2, r3
 80043d4:	d001      	beq.n	80043da <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80043d6:	2301      	movs	r3, #1
 80043d8:	e000      	b.n	80043dc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80043da:	2300      	movs	r3, #0
}
 80043dc:	4618      	mov	r0, r3
 80043de:	3718      	adds	r7, #24
 80043e0:	46bd      	mov	sp, r7
 80043e2:	bd80      	pop	{r7, pc}
 80043e4:	40021000 	.word	0x40021000

080043e8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b084      	sub	sp, #16
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
 80043f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d101      	bne.n	80043fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80043f8:	2301      	movs	r3, #1
 80043fa:	e0d0      	b.n	800459e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80043fc:	4b6a      	ldr	r3, [pc, #424]	@ (80045a8 <HAL_RCC_ClockConfig+0x1c0>)
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f003 0307 	and.w	r3, r3, #7
 8004404:	683a      	ldr	r2, [r7, #0]
 8004406:	429a      	cmp	r2, r3
 8004408:	d910      	bls.n	800442c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800440a:	4b67      	ldr	r3, [pc, #412]	@ (80045a8 <HAL_RCC_ClockConfig+0x1c0>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f023 0207 	bic.w	r2, r3, #7
 8004412:	4965      	ldr	r1, [pc, #404]	@ (80045a8 <HAL_RCC_ClockConfig+0x1c0>)
 8004414:	683b      	ldr	r3, [r7, #0]
 8004416:	4313      	orrs	r3, r2
 8004418:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800441a:	4b63      	ldr	r3, [pc, #396]	@ (80045a8 <HAL_RCC_ClockConfig+0x1c0>)
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f003 0307 	and.w	r3, r3, #7
 8004422:	683a      	ldr	r2, [r7, #0]
 8004424:	429a      	cmp	r2, r3
 8004426:	d001      	beq.n	800442c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004428:	2301      	movs	r3, #1
 800442a:	e0b8      	b.n	800459e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f003 0302 	and.w	r3, r3, #2
 8004434:	2b00      	cmp	r3, #0
 8004436:	d020      	beq.n	800447a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f003 0304 	and.w	r3, r3, #4
 8004440:	2b00      	cmp	r3, #0
 8004442:	d005      	beq.n	8004450 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004444:	4b59      	ldr	r3, [pc, #356]	@ (80045ac <HAL_RCC_ClockConfig+0x1c4>)
 8004446:	685b      	ldr	r3, [r3, #4]
 8004448:	4a58      	ldr	r2, [pc, #352]	@ (80045ac <HAL_RCC_ClockConfig+0x1c4>)
 800444a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800444e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f003 0308 	and.w	r3, r3, #8
 8004458:	2b00      	cmp	r3, #0
 800445a:	d005      	beq.n	8004468 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800445c:	4b53      	ldr	r3, [pc, #332]	@ (80045ac <HAL_RCC_ClockConfig+0x1c4>)
 800445e:	685b      	ldr	r3, [r3, #4]
 8004460:	4a52      	ldr	r2, [pc, #328]	@ (80045ac <HAL_RCC_ClockConfig+0x1c4>)
 8004462:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8004466:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004468:	4b50      	ldr	r3, [pc, #320]	@ (80045ac <HAL_RCC_ClockConfig+0x1c4>)
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	689b      	ldr	r3, [r3, #8]
 8004474:	494d      	ldr	r1, [pc, #308]	@ (80045ac <HAL_RCC_ClockConfig+0x1c4>)
 8004476:	4313      	orrs	r3, r2
 8004478:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f003 0301 	and.w	r3, r3, #1
 8004482:	2b00      	cmp	r3, #0
 8004484:	d040      	beq.n	8004508 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	685b      	ldr	r3, [r3, #4]
 800448a:	2b01      	cmp	r3, #1
 800448c:	d107      	bne.n	800449e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800448e:	4b47      	ldr	r3, [pc, #284]	@ (80045ac <HAL_RCC_ClockConfig+0x1c4>)
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004496:	2b00      	cmp	r3, #0
 8004498:	d115      	bne.n	80044c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800449a:	2301      	movs	r3, #1
 800449c:	e07f      	b.n	800459e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	685b      	ldr	r3, [r3, #4]
 80044a2:	2b02      	cmp	r3, #2
 80044a4:	d107      	bne.n	80044b6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044a6:	4b41      	ldr	r3, [pc, #260]	@ (80045ac <HAL_RCC_ClockConfig+0x1c4>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d109      	bne.n	80044c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80044b2:	2301      	movs	r3, #1
 80044b4:	e073      	b.n	800459e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044b6:	4b3d      	ldr	r3, [pc, #244]	@ (80045ac <HAL_RCC_ClockConfig+0x1c4>)
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f003 0302 	and.w	r3, r3, #2
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d101      	bne.n	80044c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80044c2:	2301      	movs	r3, #1
 80044c4:	e06b      	b.n	800459e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80044c6:	4b39      	ldr	r3, [pc, #228]	@ (80045ac <HAL_RCC_ClockConfig+0x1c4>)
 80044c8:	685b      	ldr	r3, [r3, #4]
 80044ca:	f023 0203 	bic.w	r2, r3, #3
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	685b      	ldr	r3, [r3, #4]
 80044d2:	4936      	ldr	r1, [pc, #216]	@ (80045ac <HAL_RCC_ClockConfig+0x1c4>)
 80044d4:	4313      	orrs	r3, r2
 80044d6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80044d8:	f7fe fd9a 	bl	8003010 <HAL_GetTick>
 80044dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044de:	e00a      	b.n	80044f6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044e0:	f7fe fd96 	bl	8003010 <HAL_GetTick>
 80044e4:	4602      	mov	r2, r0
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	1ad3      	subs	r3, r2, r3
 80044ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044ee:	4293      	cmp	r3, r2
 80044f0:	d901      	bls.n	80044f6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80044f2:	2303      	movs	r3, #3
 80044f4:	e053      	b.n	800459e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044f6:	4b2d      	ldr	r3, [pc, #180]	@ (80045ac <HAL_RCC_ClockConfig+0x1c4>)
 80044f8:	685b      	ldr	r3, [r3, #4]
 80044fa:	f003 020c 	and.w	r2, r3, #12
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	685b      	ldr	r3, [r3, #4]
 8004502:	009b      	lsls	r3, r3, #2
 8004504:	429a      	cmp	r2, r3
 8004506:	d1eb      	bne.n	80044e0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004508:	4b27      	ldr	r3, [pc, #156]	@ (80045a8 <HAL_RCC_ClockConfig+0x1c0>)
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f003 0307 	and.w	r3, r3, #7
 8004510:	683a      	ldr	r2, [r7, #0]
 8004512:	429a      	cmp	r2, r3
 8004514:	d210      	bcs.n	8004538 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004516:	4b24      	ldr	r3, [pc, #144]	@ (80045a8 <HAL_RCC_ClockConfig+0x1c0>)
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f023 0207 	bic.w	r2, r3, #7
 800451e:	4922      	ldr	r1, [pc, #136]	@ (80045a8 <HAL_RCC_ClockConfig+0x1c0>)
 8004520:	683b      	ldr	r3, [r7, #0]
 8004522:	4313      	orrs	r3, r2
 8004524:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004526:	4b20      	ldr	r3, [pc, #128]	@ (80045a8 <HAL_RCC_ClockConfig+0x1c0>)
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f003 0307 	and.w	r3, r3, #7
 800452e:	683a      	ldr	r2, [r7, #0]
 8004530:	429a      	cmp	r2, r3
 8004532:	d001      	beq.n	8004538 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004534:	2301      	movs	r3, #1
 8004536:	e032      	b.n	800459e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f003 0304 	and.w	r3, r3, #4
 8004540:	2b00      	cmp	r3, #0
 8004542:	d008      	beq.n	8004556 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004544:	4b19      	ldr	r3, [pc, #100]	@ (80045ac <HAL_RCC_ClockConfig+0x1c4>)
 8004546:	685b      	ldr	r3, [r3, #4]
 8004548:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	68db      	ldr	r3, [r3, #12]
 8004550:	4916      	ldr	r1, [pc, #88]	@ (80045ac <HAL_RCC_ClockConfig+0x1c4>)
 8004552:	4313      	orrs	r3, r2
 8004554:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f003 0308 	and.w	r3, r3, #8
 800455e:	2b00      	cmp	r3, #0
 8004560:	d009      	beq.n	8004576 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004562:	4b12      	ldr	r3, [pc, #72]	@ (80045ac <HAL_RCC_ClockConfig+0x1c4>)
 8004564:	685b      	ldr	r3, [r3, #4]
 8004566:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	691b      	ldr	r3, [r3, #16]
 800456e:	00db      	lsls	r3, r3, #3
 8004570:	490e      	ldr	r1, [pc, #56]	@ (80045ac <HAL_RCC_ClockConfig+0x1c4>)
 8004572:	4313      	orrs	r3, r2
 8004574:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004576:	f000 f821 	bl	80045bc <HAL_RCC_GetSysClockFreq>
 800457a:	4602      	mov	r2, r0
 800457c:	4b0b      	ldr	r3, [pc, #44]	@ (80045ac <HAL_RCC_ClockConfig+0x1c4>)
 800457e:	685b      	ldr	r3, [r3, #4]
 8004580:	091b      	lsrs	r3, r3, #4
 8004582:	f003 030f 	and.w	r3, r3, #15
 8004586:	490a      	ldr	r1, [pc, #40]	@ (80045b0 <HAL_RCC_ClockConfig+0x1c8>)
 8004588:	5ccb      	ldrb	r3, [r1, r3]
 800458a:	fa22 f303 	lsr.w	r3, r2, r3
 800458e:	4a09      	ldr	r2, [pc, #36]	@ (80045b4 <HAL_RCC_ClockConfig+0x1cc>)
 8004590:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004592:	4b09      	ldr	r3, [pc, #36]	@ (80045b8 <HAL_RCC_ClockConfig+0x1d0>)
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	4618      	mov	r0, r3
 8004598:	f7fe fcf8 	bl	8002f8c <HAL_InitTick>

  return HAL_OK;
 800459c:	2300      	movs	r3, #0
}
 800459e:	4618      	mov	r0, r3
 80045a0:	3710      	adds	r7, #16
 80045a2:	46bd      	mov	sp, r7
 80045a4:	bd80      	pop	{r7, pc}
 80045a6:	bf00      	nop
 80045a8:	40022000 	.word	0x40022000
 80045ac:	40021000 	.word	0x40021000
 80045b0:	0800ac2c 	.word	0x0800ac2c
 80045b4:	2000000c 	.word	0x2000000c
 80045b8:	20000018 	.word	0x20000018

080045bc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80045bc:	b480      	push	{r7}
 80045be:	b087      	sub	sp, #28
 80045c0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80045c2:	2300      	movs	r3, #0
 80045c4:	60fb      	str	r3, [r7, #12]
 80045c6:	2300      	movs	r3, #0
 80045c8:	60bb      	str	r3, [r7, #8]
 80045ca:	2300      	movs	r3, #0
 80045cc:	617b      	str	r3, [r7, #20]
 80045ce:	2300      	movs	r3, #0
 80045d0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80045d2:	2300      	movs	r3, #0
 80045d4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80045d6:	4b1e      	ldr	r3, [pc, #120]	@ (8004650 <HAL_RCC_GetSysClockFreq+0x94>)
 80045d8:	685b      	ldr	r3, [r3, #4]
 80045da:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	f003 030c 	and.w	r3, r3, #12
 80045e2:	2b04      	cmp	r3, #4
 80045e4:	d002      	beq.n	80045ec <HAL_RCC_GetSysClockFreq+0x30>
 80045e6:	2b08      	cmp	r3, #8
 80045e8:	d003      	beq.n	80045f2 <HAL_RCC_GetSysClockFreq+0x36>
 80045ea:	e027      	b.n	800463c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80045ec:	4b19      	ldr	r3, [pc, #100]	@ (8004654 <HAL_RCC_GetSysClockFreq+0x98>)
 80045ee:	613b      	str	r3, [r7, #16]
      break;
 80045f0:	e027      	b.n	8004642 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	0c9b      	lsrs	r3, r3, #18
 80045f6:	f003 030f 	and.w	r3, r3, #15
 80045fa:	4a17      	ldr	r2, [pc, #92]	@ (8004658 <HAL_RCC_GetSysClockFreq+0x9c>)
 80045fc:	5cd3      	ldrb	r3, [r2, r3]
 80045fe:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004606:	2b00      	cmp	r3, #0
 8004608:	d010      	beq.n	800462c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800460a:	4b11      	ldr	r3, [pc, #68]	@ (8004650 <HAL_RCC_GetSysClockFreq+0x94>)
 800460c:	685b      	ldr	r3, [r3, #4]
 800460e:	0c5b      	lsrs	r3, r3, #17
 8004610:	f003 0301 	and.w	r3, r3, #1
 8004614:	4a11      	ldr	r2, [pc, #68]	@ (800465c <HAL_RCC_GetSysClockFreq+0xa0>)
 8004616:	5cd3      	ldrb	r3, [r2, r3]
 8004618:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	4a0d      	ldr	r2, [pc, #52]	@ (8004654 <HAL_RCC_GetSysClockFreq+0x98>)
 800461e:	fb03 f202 	mul.w	r2, r3, r2
 8004622:	68bb      	ldr	r3, [r7, #8]
 8004624:	fbb2 f3f3 	udiv	r3, r2, r3
 8004628:	617b      	str	r3, [r7, #20]
 800462a:	e004      	b.n	8004636 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	4a0c      	ldr	r2, [pc, #48]	@ (8004660 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004630:	fb02 f303 	mul.w	r3, r2, r3
 8004634:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004636:	697b      	ldr	r3, [r7, #20]
 8004638:	613b      	str	r3, [r7, #16]
      break;
 800463a:	e002      	b.n	8004642 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800463c:	4b05      	ldr	r3, [pc, #20]	@ (8004654 <HAL_RCC_GetSysClockFreq+0x98>)
 800463e:	613b      	str	r3, [r7, #16]
      break;
 8004640:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004642:	693b      	ldr	r3, [r7, #16]
}
 8004644:	4618      	mov	r0, r3
 8004646:	371c      	adds	r7, #28
 8004648:	46bd      	mov	sp, r7
 800464a:	bc80      	pop	{r7}
 800464c:	4770      	bx	lr
 800464e:	bf00      	nop
 8004650:	40021000 	.word	0x40021000
 8004654:	007a1200 	.word	0x007a1200
 8004658:	0800ac44 	.word	0x0800ac44
 800465c:	0800ac54 	.word	0x0800ac54
 8004660:	003d0900 	.word	0x003d0900

08004664 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004664:	b480      	push	{r7}
 8004666:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004668:	4b02      	ldr	r3, [pc, #8]	@ (8004674 <HAL_RCC_GetHCLKFreq+0x10>)
 800466a:	681b      	ldr	r3, [r3, #0]
}
 800466c:	4618      	mov	r0, r3
 800466e:	46bd      	mov	sp, r7
 8004670:	bc80      	pop	{r7}
 8004672:	4770      	bx	lr
 8004674:	2000000c 	.word	0x2000000c

08004678 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004678:	b580      	push	{r7, lr}
 800467a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800467c:	f7ff fff2 	bl	8004664 <HAL_RCC_GetHCLKFreq>
 8004680:	4602      	mov	r2, r0
 8004682:	4b05      	ldr	r3, [pc, #20]	@ (8004698 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004684:	685b      	ldr	r3, [r3, #4]
 8004686:	0a1b      	lsrs	r3, r3, #8
 8004688:	f003 0307 	and.w	r3, r3, #7
 800468c:	4903      	ldr	r1, [pc, #12]	@ (800469c <HAL_RCC_GetPCLK1Freq+0x24>)
 800468e:	5ccb      	ldrb	r3, [r1, r3]
 8004690:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004694:	4618      	mov	r0, r3
 8004696:	bd80      	pop	{r7, pc}
 8004698:	40021000 	.word	0x40021000
 800469c:	0800ac3c 	.word	0x0800ac3c

080046a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80046a4:	f7ff ffde 	bl	8004664 <HAL_RCC_GetHCLKFreq>
 80046a8:	4602      	mov	r2, r0
 80046aa:	4b05      	ldr	r3, [pc, #20]	@ (80046c0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80046ac:	685b      	ldr	r3, [r3, #4]
 80046ae:	0adb      	lsrs	r3, r3, #11
 80046b0:	f003 0307 	and.w	r3, r3, #7
 80046b4:	4903      	ldr	r1, [pc, #12]	@ (80046c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80046b6:	5ccb      	ldrb	r3, [r1, r3]
 80046b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80046bc:	4618      	mov	r0, r3
 80046be:	bd80      	pop	{r7, pc}
 80046c0:	40021000 	.word	0x40021000
 80046c4:	0800ac3c 	.word	0x0800ac3c

080046c8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80046c8:	b480      	push	{r7}
 80046ca:	b085      	sub	sp, #20
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80046d0:	4b0a      	ldr	r3, [pc, #40]	@ (80046fc <RCC_Delay+0x34>)
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	4a0a      	ldr	r2, [pc, #40]	@ (8004700 <RCC_Delay+0x38>)
 80046d6:	fba2 2303 	umull	r2, r3, r2, r3
 80046da:	0a5b      	lsrs	r3, r3, #9
 80046dc:	687a      	ldr	r2, [r7, #4]
 80046de:	fb02 f303 	mul.w	r3, r2, r3
 80046e2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80046e4:	bf00      	nop
  }
  while (Delay --);
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	1e5a      	subs	r2, r3, #1
 80046ea:	60fa      	str	r2, [r7, #12]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d1f9      	bne.n	80046e4 <RCC_Delay+0x1c>
}
 80046f0:	bf00      	nop
 80046f2:	bf00      	nop
 80046f4:	3714      	adds	r7, #20
 80046f6:	46bd      	mov	sp, r7
 80046f8:	bc80      	pop	{r7}
 80046fa:	4770      	bx	lr
 80046fc:	2000000c 	.word	0x2000000c
 8004700:	10624dd3 	.word	0x10624dd3

08004704 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004704:	b580      	push	{r7, lr}
 8004706:	b086      	sub	sp, #24
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800470c:	2300      	movs	r3, #0
 800470e:	613b      	str	r3, [r7, #16]
 8004710:	2300      	movs	r3, #0
 8004712:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f003 0301 	and.w	r3, r3, #1
 800471c:	2b00      	cmp	r3, #0
 800471e:	d07d      	beq.n	800481c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004720:	2300      	movs	r3, #0
 8004722:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004724:	4b4f      	ldr	r3, [pc, #316]	@ (8004864 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004726:	69db      	ldr	r3, [r3, #28]
 8004728:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800472c:	2b00      	cmp	r3, #0
 800472e:	d10d      	bne.n	800474c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004730:	4b4c      	ldr	r3, [pc, #304]	@ (8004864 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004732:	69db      	ldr	r3, [r3, #28]
 8004734:	4a4b      	ldr	r2, [pc, #300]	@ (8004864 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004736:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800473a:	61d3      	str	r3, [r2, #28]
 800473c:	4b49      	ldr	r3, [pc, #292]	@ (8004864 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800473e:	69db      	ldr	r3, [r3, #28]
 8004740:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004744:	60bb      	str	r3, [r7, #8]
 8004746:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004748:	2301      	movs	r3, #1
 800474a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800474c:	4b46      	ldr	r3, [pc, #280]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004754:	2b00      	cmp	r3, #0
 8004756:	d118      	bne.n	800478a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004758:	4b43      	ldr	r3, [pc, #268]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	4a42      	ldr	r2, [pc, #264]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800475e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004762:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004764:	f7fe fc54 	bl	8003010 <HAL_GetTick>
 8004768:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800476a:	e008      	b.n	800477e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800476c:	f7fe fc50 	bl	8003010 <HAL_GetTick>
 8004770:	4602      	mov	r2, r0
 8004772:	693b      	ldr	r3, [r7, #16]
 8004774:	1ad3      	subs	r3, r2, r3
 8004776:	2b64      	cmp	r3, #100	@ 0x64
 8004778:	d901      	bls.n	800477e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800477a:	2303      	movs	r3, #3
 800477c:	e06d      	b.n	800485a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800477e:	4b3a      	ldr	r3, [pc, #232]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004786:	2b00      	cmp	r3, #0
 8004788:	d0f0      	beq.n	800476c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800478a:	4b36      	ldr	r3, [pc, #216]	@ (8004864 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800478c:	6a1b      	ldr	r3, [r3, #32]
 800478e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004792:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	2b00      	cmp	r3, #0
 8004798:	d02e      	beq.n	80047f8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	685b      	ldr	r3, [r3, #4]
 800479e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80047a2:	68fa      	ldr	r2, [r7, #12]
 80047a4:	429a      	cmp	r2, r3
 80047a6:	d027      	beq.n	80047f8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80047a8:	4b2e      	ldr	r3, [pc, #184]	@ (8004864 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047aa:	6a1b      	ldr	r3, [r3, #32]
 80047ac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80047b0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80047b2:	4b2e      	ldr	r3, [pc, #184]	@ (800486c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80047b4:	2201      	movs	r2, #1
 80047b6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80047b8:	4b2c      	ldr	r3, [pc, #176]	@ (800486c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80047ba:	2200      	movs	r2, #0
 80047bc:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80047be:	4a29      	ldr	r2, [pc, #164]	@ (8004864 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	f003 0301 	and.w	r3, r3, #1
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d014      	beq.n	80047f8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047ce:	f7fe fc1f 	bl	8003010 <HAL_GetTick>
 80047d2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047d4:	e00a      	b.n	80047ec <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047d6:	f7fe fc1b 	bl	8003010 <HAL_GetTick>
 80047da:	4602      	mov	r2, r0
 80047dc:	693b      	ldr	r3, [r7, #16]
 80047de:	1ad3      	subs	r3, r2, r3
 80047e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047e4:	4293      	cmp	r3, r2
 80047e6:	d901      	bls.n	80047ec <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80047e8:	2303      	movs	r3, #3
 80047ea:	e036      	b.n	800485a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047ec:	4b1d      	ldr	r3, [pc, #116]	@ (8004864 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047ee:	6a1b      	ldr	r3, [r3, #32]
 80047f0:	f003 0302 	and.w	r3, r3, #2
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d0ee      	beq.n	80047d6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80047f8:	4b1a      	ldr	r3, [pc, #104]	@ (8004864 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047fa:	6a1b      	ldr	r3, [r3, #32]
 80047fc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	685b      	ldr	r3, [r3, #4]
 8004804:	4917      	ldr	r1, [pc, #92]	@ (8004864 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004806:	4313      	orrs	r3, r2
 8004808:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800480a:	7dfb      	ldrb	r3, [r7, #23]
 800480c:	2b01      	cmp	r3, #1
 800480e:	d105      	bne.n	800481c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004810:	4b14      	ldr	r3, [pc, #80]	@ (8004864 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004812:	69db      	ldr	r3, [r3, #28]
 8004814:	4a13      	ldr	r2, [pc, #76]	@ (8004864 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004816:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800481a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f003 0302 	and.w	r3, r3, #2
 8004824:	2b00      	cmp	r3, #0
 8004826:	d008      	beq.n	800483a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004828:	4b0e      	ldr	r3, [pc, #56]	@ (8004864 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800482a:	685b      	ldr	r3, [r3, #4]
 800482c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	689b      	ldr	r3, [r3, #8]
 8004834:	490b      	ldr	r1, [pc, #44]	@ (8004864 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004836:	4313      	orrs	r3, r2
 8004838:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f003 0310 	and.w	r3, r3, #16
 8004842:	2b00      	cmp	r3, #0
 8004844:	d008      	beq.n	8004858 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004846:	4b07      	ldr	r3, [pc, #28]	@ (8004864 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004848:	685b      	ldr	r3, [r3, #4]
 800484a:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	68db      	ldr	r3, [r3, #12]
 8004852:	4904      	ldr	r1, [pc, #16]	@ (8004864 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004854:	4313      	orrs	r3, r2
 8004856:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004858:	2300      	movs	r3, #0
}
 800485a:	4618      	mov	r0, r3
 800485c:	3718      	adds	r7, #24
 800485e:	46bd      	mov	sp, r7
 8004860:	bd80      	pop	{r7, pc}
 8004862:	bf00      	nop
 8004864:	40021000 	.word	0x40021000
 8004868:	40007000 	.word	0x40007000
 800486c:	42420440 	.word	0x42420440

08004870 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004870:	b580      	push	{r7, lr}
 8004872:	b088      	sub	sp, #32
 8004874:	af00      	add	r7, sp, #0
 8004876:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8004878:	2300      	movs	r3, #0
 800487a:	617b      	str	r3, [r7, #20]
 800487c:	2300      	movs	r3, #0
 800487e:	61fb      	str	r3, [r7, #28]
 8004880:	2300      	movs	r3, #0
 8004882:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8004884:	2300      	movs	r3, #0
 8004886:	60fb      	str	r3, [r7, #12]
 8004888:	2300      	movs	r3, #0
 800488a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2b10      	cmp	r3, #16
 8004890:	d00a      	beq.n	80048a8 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2b10      	cmp	r3, #16
 8004896:	f200 808a 	bhi.w	80049ae <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2b01      	cmp	r3, #1
 800489e:	d045      	beq.n	800492c <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2b02      	cmp	r3, #2
 80048a4:	d075      	beq.n	8004992 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80048a6:	e082      	b.n	80049ae <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 80048a8:	4b46      	ldr	r3, [pc, #280]	@ (80049c4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80048aa:	685b      	ldr	r3, [r3, #4]
 80048ac:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80048ae:	4b45      	ldr	r3, [pc, #276]	@ (80049c4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d07b      	beq.n	80049b2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	0c9b      	lsrs	r3, r3, #18
 80048be:	f003 030f 	and.w	r3, r3, #15
 80048c2:	4a41      	ldr	r2, [pc, #260]	@ (80049c8 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 80048c4:	5cd3      	ldrb	r3, [r2, r3]
 80048c6:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d015      	beq.n	80048fe <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80048d2:	4b3c      	ldr	r3, [pc, #240]	@ (80049c4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80048d4:	685b      	ldr	r3, [r3, #4]
 80048d6:	0c5b      	lsrs	r3, r3, #17
 80048d8:	f003 0301 	and.w	r3, r3, #1
 80048dc:	4a3b      	ldr	r2, [pc, #236]	@ (80049cc <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 80048de:	5cd3      	ldrb	r3, [r2, r3]
 80048e0:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d00d      	beq.n	8004908 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80048ec:	4a38      	ldr	r2, [pc, #224]	@ (80049d0 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 80048ee:	697b      	ldr	r3, [r7, #20]
 80048f0:	fbb2 f2f3 	udiv	r2, r2, r3
 80048f4:	693b      	ldr	r3, [r7, #16]
 80048f6:	fb02 f303 	mul.w	r3, r2, r3
 80048fa:	61fb      	str	r3, [r7, #28]
 80048fc:	e004      	b.n	8004908 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80048fe:	693b      	ldr	r3, [r7, #16]
 8004900:	4a34      	ldr	r2, [pc, #208]	@ (80049d4 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8004902:	fb02 f303 	mul.w	r3, r2, r3
 8004906:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8004908:	4b2e      	ldr	r3, [pc, #184]	@ (80049c4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800490a:	685b      	ldr	r3, [r3, #4]
 800490c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004910:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004914:	d102      	bne.n	800491c <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8004916:	69fb      	ldr	r3, [r7, #28]
 8004918:	61bb      	str	r3, [r7, #24]
      break;
 800491a:	e04a      	b.n	80049b2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 800491c:	69fb      	ldr	r3, [r7, #28]
 800491e:	005b      	lsls	r3, r3, #1
 8004920:	4a2d      	ldr	r2, [pc, #180]	@ (80049d8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8004922:	fba2 2303 	umull	r2, r3, r2, r3
 8004926:	085b      	lsrs	r3, r3, #1
 8004928:	61bb      	str	r3, [r7, #24]
      break;
 800492a:	e042      	b.n	80049b2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 800492c:	4b25      	ldr	r3, [pc, #148]	@ (80049c4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800492e:	6a1b      	ldr	r3, [r3, #32]
 8004930:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004938:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800493c:	d108      	bne.n	8004950 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	f003 0302 	and.w	r3, r3, #2
 8004944:	2b00      	cmp	r3, #0
 8004946:	d003      	beq.n	8004950 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8004948:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800494c:	61bb      	str	r3, [r7, #24]
 800494e:	e01f      	b.n	8004990 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004956:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800495a:	d109      	bne.n	8004970 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 800495c:	4b19      	ldr	r3, [pc, #100]	@ (80049c4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800495e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004960:	f003 0302 	and.w	r3, r3, #2
 8004964:	2b00      	cmp	r3, #0
 8004966:	d003      	beq.n	8004970 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8004968:	f649 4340 	movw	r3, #40000	@ 0x9c40
 800496c:	61bb      	str	r3, [r7, #24]
 800496e:	e00f      	b.n	8004990 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004976:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800497a:	d11c      	bne.n	80049b6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 800497c:	4b11      	ldr	r3, [pc, #68]	@ (80049c4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004984:	2b00      	cmp	r3, #0
 8004986:	d016      	beq.n	80049b6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8004988:	f24f 4324 	movw	r3, #62500	@ 0xf424
 800498c:	61bb      	str	r3, [r7, #24]
      break;
 800498e:	e012      	b.n	80049b6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004990:	e011      	b.n	80049b6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8004992:	f7ff fe85 	bl	80046a0 <HAL_RCC_GetPCLK2Freq>
 8004996:	4602      	mov	r2, r0
 8004998:	4b0a      	ldr	r3, [pc, #40]	@ (80049c4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800499a:	685b      	ldr	r3, [r3, #4]
 800499c:	0b9b      	lsrs	r3, r3, #14
 800499e:	f003 0303 	and.w	r3, r3, #3
 80049a2:	3301      	adds	r3, #1
 80049a4:	005b      	lsls	r3, r3, #1
 80049a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80049aa:	61bb      	str	r3, [r7, #24]
      break;
 80049ac:	e004      	b.n	80049b8 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80049ae:	bf00      	nop
 80049b0:	e002      	b.n	80049b8 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80049b2:	bf00      	nop
 80049b4:	e000      	b.n	80049b8 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80049b6:	bf00      	nop
    }
  }
  return (frequency);
 80049b8:	69bb      	ldr	r3, [r7, #24]
}
 80049ba:	4618      	mov	r0, r3
 80049bc:	3720      	adds	r7, #32
 80049be:	46bd      	mov	sp, r7
 80049c0:	bd80      	pop	{r7, pc}
 80049c2:	bf00      	nop
 80049c4:	40021000 	.word	0x40021000
 80049c8:	0800ac58 	.word	0x0800ac58
 80049cc:	0800ac68 	.word	0x0800ac68
 80049d0:	007a1200 	.word	0x007a1200
 80049d4:	003d0900 	.word	0x003d0900
 80049d8:	aaaaaaab 	.word	0xaaaaaaab

080049dc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	b082      	sub	sp, #8
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d101      	bne.n	80049ee <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80049ea:	2301      	movs	r3, #1
 80049ec:	e076      	b.n	8004adc <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d108      	bne.n	8004a08 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	685b      	ldr	r3, [r3, #4]
 80049fa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80049fe:	d009      	beq.n	8004a14 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2200      	movs	r2, #0
 8004a04:	61da      	str	r2, [r3, #28]
 8004a06:	e005      	b.n	8004a14 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	2200      	movs	r2, #0
 8004a12:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2200      	movs	r2, #0
 8004a18:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004a20:	b2db      	uxtb	r3, r3
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d106      	bne.n	8004a34 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	2200      	movs	r2, #0
 8004a2a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004a2e:	6878      	ldr	r0, [r7, #4]
 8004a30:	f7fd fae2 	bl	8001ff8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2202      	movs	r2, #2
 8004a38:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	681a      	ldr	r2, [r3, #0]
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004a4a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	685b      	ldr	r3, [r3, #4]
 8004a50:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	689b      	ldr	r3, [r3, #8]
 8004a58:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004a5c:	431a      	orrs	r2, r3
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	68db      	ldr	r3, [r3, #12]
 8004a62:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004a66:	431a      	orrs	r2, r3
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	691b      	ldr	r3, [r3, #16]
 8004a6c:	f003 0302 	and.w	r3, r3, #2
 8004a70:	431a      	orrs	r2, r3
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	695b      	ldr	r3, [r3, #20]
 8004a76:	f003 0301 	and.w	r3, r3, #1
 8004a7a:	431a      	orrs	r2, r3
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	699b      	ldr	r3, [r3, #24]
 8004a80:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004a84:	431a      	orrs	r2, r3
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	69db      	ldr	r3, [r3, #28]
 8004a8a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004a8e:	431a      	orrs	r2, r3
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	6a1b      	ldr	r3, [r3, #32]
 8004a94:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a98:	ea42 0103 	orr.w	r1, r2, r3
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004aa0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	430a      	orrs	r2, r1
 8004aaa:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	699b      	ldr	r3, [r3, #24]
 8004ab0:	0c1a      	lsrs	r2, r3, #16
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f002 0204 	and.w	r2, r2, #4
 8004aba:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	69da      	ldr	r2, [r3, #28]
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004aca:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2200      	movs	r2, #0
 8004ad0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	2201      	movs	r2, #1
 8004ad6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004ada:	2300      	movs	r3, #0
}
 8004adc:	4618      	mov	r0, r3
 8004ade:	3708      	adds	r7, #8
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	bd80      	pop	{r7, pc}

08004ae4 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	b088      	sub	sp, #32
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	60f8      	str	r0, [r7, #12]
 8004aec:	60b9      	str	r1, [r7, #8]
 8004aee:	603b      	str	r3, [r7, #0]
 8004af0:	4613      	mov	r3, r2
 8004af2:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004af4:	f7fe fa8c 	bl	8003010 <HAL_GetTick>
 8004af8:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004afa:	88fb      	ldrh	r3, [r7, #6]
 8004afc:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004b04:	b2db      	uxtb	r3, r3
 8004b06:	2b01      	cmp	r3, #1
 8004b08:	d001      	beq.n	8004b0e <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004b0a:	2302      	movs	r3, #2
 8004b0c:	e12a      	b.n	8004d64 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004b0e:	68bb      	ldr	r3, [r7, #8]
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d002      	beq.n	8004b1a <HAL_SPI_Transmit+0x36>
 8004b14:	88fb      	ldrh	r3, [r7, #6]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d101      	bne.n	8004b1e <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	e122      	b.n	8004d64 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004b24:	2b01      	cmp	r3, #1
 8004b26:	d101      	bne.n	8004b2c <HAL_SPI_Transmit+0x48>
 8004b28:	2302      	movs	r3, #2
 8004b2a:	e11b      	b.n	8004d64 <HAL_SPI_Transmit+0x280>
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	2201      	movs	r2, #1
 8004b30:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	2203      	movs	r2, #3
 8004b38:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	2200      	movs	r2, #0
 8004b40:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	68ba      	ldr	r2, [r7, #8]
 8004b46:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	88fa      	ldrh	r2, [r7, #6]
 8004b4c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	88fa      	ldrh	r2, [r7, #6]
 8004b52:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	2200      	movs	r2, #0
 8004b58:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	2200      	movs	r2, #0
 8004b64:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	2200      	movs	r2, #0
 8004b6a:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	2200      	movs	r2, #0
 8004b70:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	689b      	ldr	r3, [r3, #8]
 8004b76:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b7a:	d10f      	bne.n	8004b9c <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	681a      	ldr	r2, [r3, #0]
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004b8a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	681a      	ldr	r2, [r3, #0]
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004b9a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ba6:	2b40      	cmp	r3, #64	@ 0x40
 8004ba8:	d007      	beq.n	8004bba <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	681a      	ldr	r2, [r3, #0]
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004bb8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	68db      	ldr	r3, [r3, #12]
 8004bbe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004bc2:	d152      	bne.n	8004c6a <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	685b      	ldr	r3, [r3, #4]
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d002      	beq.n	8004bd2 <HAL_SPI_Transmit+0xee>
 8004bcc:	8b7b      	ldrh	r3, [r7, #26]
 8004bce:	2b01      	cmp	r3, #1
 8004bd0:	d145      	bne.n	8004c5e <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bd6:	881a      	ldrh	r2, [r3, #0]
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004be2:	1c9a      	adds	r2, r3, #2
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004bec:	b29b      	uxth	r3, r3
 8004bee:	3b01      	subs	r3, #1
 8004bf0:	b29a      	uxth	r2, r3
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004bf6:	e032      	b.n	8004c5e <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	689b      	ldr	r3, [r3, #8]
 8004bfe:	f003 0302 	and.w	r3, r3, #2
 8004c02:	2b02      	cmp	r3, #2
 8004c04:	d112      	bne.n	8004c2c <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c0a:	881a      	ldrh	r2, [r3, #0]
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c16:	1c9a      	adds	r2, r3, #2
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004c20:	b29b      	uxth	r3, r3
 8004c22:	3b01      	subs	r3, #1
 8004c24:	b29a      	uxth	r2, r3
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004c2a:	e018      	b.n	8004c5e <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004c2c:	f7fe f9f0 	bl	8003010 <HAL_GetTick>
 8004c30:	4602      	mov	r2, r0
 8004c32:	69fb      	ldr	r3, [r7, #28]
 8004c34:	1ad3      	subs	r3, r2, r3
 8004c36:	683a      	ldr	r2, [r7, #0]
 8004c38:	429a      	cmp	r2, r3
 8004c3a:	d803      	bhi.n	8004c44 <HAL_SPI_Transmit+0x160>
 8004c3c:	683b      	ldr	r3, [r7, #0]
 8004c3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c42:	d102      	bne.n	8004c4a <HAL_SPI_Transmit+0x166>
 8004c44:	683b      	ldr	r3, [r7, #0]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d109      	bne.n	8004c5e <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	2201      	movs	r2, #1
 8004c4e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	2200      	movs	r2, #0
 8004c56:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004c5a:	2303      	movs	r3, #3
 8004c5c:	e082      	b.n	8004d64 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004c62:	b29b      	uxth	r3, r3
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d1c7      	bne.n	8004bf8 <HAL_SPI_Transmit+0x114>
 8004c68:	e053      	b.n	8004d12 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	685b      	ldr	r3, [r3, #4]
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d002      	beq.n	8004c78 <HAL_SPI_Transmit+0x194>
 8004c72:	8b7b      	ldrh	r3, [r7, #26]
 8004c74:	2b01      	cmp	r3, #1
 8004c76:	d147      	bne.n	8004d08 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	330c      	adds	r3, #12
 8004c82:	7812      	ldrb	r2, [r2, #0]
 8004c84:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c8a:	1c5a      	adds	r2, r3, #1
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004c94:	b29b      	uxth	r3, r3
 8004c96:	3b01      	subs	r3, #1
 8004c98:	b29a      	uxth	r2, r3
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004c9e:	e033      	b.n	8004d08 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	689b      	ldr	r3, [r3, #8]
 8004ca6:	f003 0302 	and.w	r3, r3, #2
 8004caa:	2b02      	cmp	r3, #2
 8004cac:	d113      	bne.n	8004cd6 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	330c      	adds	r3, #12
 8004cb8:	7812      	ldrb	r2, [r2, #0]
 8004cba:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cc0:	1c5a      	adds	r2, r3, #1
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004cca:	b29b      	uxth	r3, r3
 8004ccc:	3b01      	subs	r3, #1
 8004cce:	b29a      	uxth	r2, r3
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004cd4:	e018      	b.n	8004d08 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004cd6:	f7fe f99b 	bl	8003010 <HAL_GetTick>
 8004cda:	4602      	mov	r2, r0
 8004cdc:	69fb      	ldr	r3, [r7, #28]
 8004cde:	1ad3      	subs	r3, r2, r3
 8004ce0:	683a      	ldr	r2, [r7, #0]
 8004ce2:	429a      	cmp	r2, r3
 8004ce4:	d803      	bhi.n	8004cee <HAL_SPI_Transmit+0x20a>
 8004ce6:	683b      	ldr	r3, [r7, #0]
 8004ce8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cec:	d102      	bne.n	8004cf4 <HAL_SPI_Transmit+0x210>
 8004cee:	683b      	ldr	r3, [r7, #0]
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d109      	bne.n	8004d08 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	2201      	movs	r2, #1
 8004cf8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	2200      	movs	r2, #0
 8004d00:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004d04:	2303      	movs	r3, #3
 8004d06:	e02d      	b.n	8004d64 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004d0c:	b29b      	uxth	r3, r3
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d1c6      	bne.n	8004ca0 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004d12:	69fa      	ldr	r2, [r7, #28]
 8004d14:	6839      	ldr	r1, [r7, #0]
 8004d16:	68f8      	ldr	r0, [r7, #12]
 8004d18:	f000 fbc4 	bl	80054a4 <SPI_EndRxTxTransaction>
 8004d1c:	4603      	mov	r3, r0
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d002      	beq.n	8004d28 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	2220      	movs	r2, #32
 8004d26:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	689b      	ldr	r3, [r3, #8]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d10a      	bne.n	8004d46 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004d30:	2300      	movs	r3, #0
 8004d32:	617b      	str	r3, [r7, #20]
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	68db      	ldr	r3, [r3, #12]
 8004d3a:	617b      	str	r3, [r7, #20]
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	689b      	ldr	r3, [r3, #8]
 8004d42:	617b      	str	r3, [r7, #20]
 8004d44:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	2201      	movs	r2, #1
 8004d4a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	2200      	movs	r2, #0
 8004d52:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d001      	beq.n	8004d62 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004d5e:	2301      	movs	r3, #1
 8004d60:	e000      	b.n	8004d64 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004d62:	2300      	movs	r3, #0
  }
}
 8004d64:	4618      	mov	r0, r3
 8004d66:	3720      	adds	r7, #32
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	bd80      	pop	{r7, pc}

08004d6c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	b088      	sub	sp, #32
 8004d70:	af02      	add	r7, sp, #8
 8004d72:	60f8      	str	r0, [r7, #12]
 8004d74:	60b9      	str	r1, [r7, #8]
 8004d76:	603b      	str	r3, [r7, #0]
 8004d78:	4613      	mov	r3, r2
 8004d7a:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004d82:	b2db      	uxtb	r3, r3
 8004d84:	2b01      	cmp	r3, #1
 8004d86:	d001      	beq.n	8004d8c <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8004d88:	2302      	movs	r3, #2
 8004d8a:	e104      	b.n	8004f96 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	685b      	ldr	r3, [r3, #4]
 8004d90:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004d94:	d112      	bne.n	8004dbc <HAL_SPI_Receive+0x50>
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	689b      	ldr	r3, [r3, #8]
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d10e      	bne.n	8004dbc <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	2204      	movs	r2, #4
 8004da2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004da6:	88fa      	ldrh	r2, [r7, #6]
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	9300      	str	r3, [sp, #0]
 8004dac:	4613      	mov	r3, r2
 8004dae:	68ba      	ldr	r2, [r7, #8]
 8004db0:	68b9      	ldr	r1, [r7, #8]
 8004db2:	68f8      	ldr	r0, [r7, #12]
 8004db4:	f000 f8f3 	bl	8004f9e <HAL_SPI_TransmitReceive>
 8004db8:	4603      	mov	r3, r0
 8004dba:	e0ec      	b.n	8004f96 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004dbc:	f7fe f928 	bl	8003010 <HAL_GetTick>
 8004dc0:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8004dc2:	68bb      	ldr	r3, [r7, #8]
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d002      	beq.n	8004dce <HAL_SPI_Receive+0x62>
 8004dc8:	88fb      	ldrh	r3, [r7, #6]
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d101      	bne.n	8004dd2 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8004dce:	2301      	movs	r3, #1
 8004dd0:	e0e1      	b.n	8004f96 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004dd8:	2b01      	cmp	r3, #1
 8004dda:	d101      	bne.n	8004de0 <HAL_SPI_Receive+0x74>
 8004ddc:	2302      	movs	r3, #2
 8004dde:	e0da      	b.n	8004f96 <HAL_SPI_Receive+0x22a>
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	2201      	movs	r2, #1
 8004de4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	2204      	movs	r2, #4
 8004dec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	2200      	movs	r2, #0
 8004df4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	68ba      	ldr	r2, [r7, #8]
 8004dfa:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	88fa      	ldrh	r2, [r7, #6]
 8004e00:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	88fa      	ldrh	r2, [r7, #6]
 8004e06:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	2200      	movs	r2, #0
 8004e12:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	2200      	movs	r2, #0
 8004e18:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	2200      	movs	r2, #0
 8004e24:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	689b      	ldr	r3, [r3, #8]
 8004e2a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e2e:	d10f      	bne.n	8004e50 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	681a      	ldr	r2, [r3, #0]
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004e3e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	681a      	ldr	r2, [r3, #0]
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004e4e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e5a:	2b40      	cmp	r3, #64	@ 0x40
 8004e5c:	d007      	beq.n	8004e6e <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	681a      	ldr	r2, [r3, #0]
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004e6c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	68db      	ldr	r3, [r3, #12]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d170      	bne.n	8004f58 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004e76:	e035      	b.n	8004ee4 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	689b      	ldr	r3, [r3, #8]
 8004e7e:	f003 0301 	and.w	r3, r3, #1
 8004e82:	2b01      	cmp	r3, #1
 8004e84:	d115      	bne.n	8004eb2 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f103 020c 	add.w	r2, r3, #12
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e92:	7812      	ldrb	r2, [r2, #0]
 8004e94:	b2d2      	uxtb	r2, r2
 8004e96:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e9c:	1c5a      	adds	r2, r3, #1
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ea6:	b29b      	uxth	r3, r3
 8004ea8:	3b01      	subs	r3, #1
 8004eaa:	b29a      	uxth	r2, r3
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004eb0:	e018      	b.n	8004ee4 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004eb2:	f7fe f8ad 	bl	8003010 <HAL_GetTick>
 8004eb6:	4602      	mov	r2, r0
 8004eb8:	697b      	ldr	r3, [r7, #20]
 8004eba:	1ad3      	subs	r3, r2, r3
 8004ebc:	683a      	ldr	r2, [r7, #0]
 8004ebe:	429a      	cmp	r2, r3
 8004ec0:	d803      	bhi.n	8004eca <HAL_SPI_Receive+0x15e>
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ec8:	d102      	bne.n	8004ed0 <HAL_SPI_Receive+0x164>
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d109      	bne.n	8004ee4 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	2201      	movs	r2, #1
 8004ed4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	2200      	movs	r2, #0
 8004edc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004ee0:	2303      	movs	r3, #3
 8004ee2:	e058      	b.n	8004f96 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ee8:	b29b      	uxth	r3, r3
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d1c4      	bne.n	8004e78 <HAL_SPI_Receive+0x10c>
 8004eee:	e038      	b.n	8004f62 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	689b      	ldr	r3, [r3, #8]
 8004ef6:	f003 0301 	and.w	r3, r3, #1
 8004efa:	2b01      	cmp	r3, #1
 8004efc:	d113      	bne.n	8004f26 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	68da      	ldr	r2, [r3, #12]
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f08:	b292      	uxth	r2, r2
 8004f0a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f10:	1c9a      	adds	r2, r3, #2
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f1a:	b29b      	uxth	r3, r3
 8004f1c:	3b01      	subs	r3, #1
 8004f1e:	b29a      	uxth	r2, r3
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004f24:	e018      	b.n	8004f58 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004f26:	f7fe f873 	bl	8003010 <HAL_GetTick>
 8004f2a:	4602      	mov	r2, r0
 8004f2c:	697b      	ldr	r3, [r7, #20]
 8004f2e:	1ad3      	subs	r3, r2, r3
 8004f30:	683a      	ldr	r2, [r7, #0]
 8004f32:	429a      	cmp	r2, r3
 8004f34:	d803      	bhi.n	8004f3e <HAL_SPI_Receive+0x1d2>
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f3c:	d102      	bne.n	8004f44 <HAL_SPI_Receive+0x1d8>
 8004f3e:	683b      	ldr	r3, [r7, #0]
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d109      	bne.n	8004f58 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	2201      	movs	r2, #1
 8004f48:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	2200      	movs	r2, #0
 8004f50:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004f54:	2303      	movs	r3, #3
 8004f56:	e01e      	b.n	8004f96 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f5c:	b29b      	uxth	r3, r3
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d1c6      	bne.n	8004ef0 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004f62:	697a      	ldr	r2, [r7, #20]
 8004f64:	6839      	ldr	r1, [r7, #0]
 8004f66:	68f8      	ldr	r0, [r7, #12]
 8004f68:	f000 fa4a 	bl	8005400 <SPI_EndRxTransaction>
 8004f6c:	4603      	mov	r3, r0
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d002      	beq.n	8004f78 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	2220      	movs	r2, #32
 8004f76:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	2201      	movs	r2, #1
 8004f7c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	2200      	movs	r2, #0
 8004f84:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d001      	beq.n	8004f94 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8004f90:	2301      	movs	r3, #1
 8004f92:	e000      	b.n	8004f96 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8004f94:	2300      	movs	r3, #0
  }
}
 8004f96:	4618      	mov	r0, r3
 8004f98:	3718      	adds	r7, #24
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	bd80      	pop	{r7, pc}

08004f9e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004f9e:	b580      	push	{r7, lr}
 8004fa0:	b08a      	sub	sp, #40	@ 0x28
 8004fa2:	af00      	add	r7, sp, #0
 8004fa4:	60f8      	str	r0, [r7, #12]
 8004fa6:	60b9      	str	r1, [r7, #8]
 8004fa8:	607a      	str	r2, [r7, #4]
 8004faa:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004fac:	2301      	movs	r3, #1
 8004fae:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004fb0:	f7fe f82e 	bl	8003010 <HAL_GetTick>
 8004fb4:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004fbc:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	685b      	ldr	r3, [r3, #4]
 8004fc2:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004fc4:	887b      	ldrh	r3, [r7, #2]
 8004fc6:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004fc8:	7ffb      	ldrb	r3, [r7, #31]
 8004fca:	2b01      	cmp	r3, #1
 8004fcc:	d00c      	beq.n	8004fe8 <HAL_SPI_TransmitReceive+0x4a>
 8004fce:	69bb      	ldr	r3, [r7, #24]
 8004fd0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004fd4:	d106      	bne.n	8004fe4 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	689b      	ldr	r3, [r3, #8]
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d102      	bne.n	8004fe4 <HAL_SPI_TransmitReceive+0x46>
 8004fde:	7ffb      	ldrb	r3, [r7, #31]
 8004fe0:	2b04      	cmp	r3, #4
 8004fe2:	d001      	beq.n	8004fe8 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004fe4:	2302      	movs	r3, #2
 8004fe6:	e17f      	b.n	80052e8 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004fe8:	68bb      	ldr	r3, [r7, #8]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d005      	beq.n	8004ffa <HAL_SPI_TransmitReceive+0x5c>
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d002      	beq.n	8004ffa <HAL_SPI_TransmitReceive+0x5c>
 8004ff4:	887b      	ldrh	r3, [r7, #2]
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d101      	bne.n	8004ffe <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8004ffa:	2301      	movs	r3, #1
 8004ffc:	e174      	b.n	80052e8 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005004:	2b01      	cmp	r3, #1
 8005006:	d101      	bne.n	800500c <HAL_SPI_TransmitReceive+0x6e>
 8005008:	2302      	movs	r3, #2
 800500a:	e16d      	b.n	80052e8 <HAL_SPI_TransmitReceive+0x34a>
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	2201      	movs	r2, #1
 8005010:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800501a:	b2db      	uxtb	r3, r3
 800501c:	2b04      	cmp	r3, #4
 800501e:	d003      	beq.n	8005028 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	2205      	movs	r2, #5
 8005024:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	2200      	movs	r2, #0
 800502c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	687a      	ldr	r2, [r7, #4]
 8005032:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	887a      	ldrh	r2, [r7, #2]
 8005038:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	887a      	ldrh	r2, [r7, #2]
 800503e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	68ba      	ldr	r2, [r7, #8]
 8005044:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	887a      	ldrh	r2, [r7, #2]
 800504a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	887a      	ldrh	r2, [r7, #2]
 8005050:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	2200      	movs	r2, #0
 8005056:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	2200      	movs	r2, #0
 800505c:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005068:	2b40      	cmp	r3, #64	@ 0x40
 800506a:	d007      	beq.n	800507c <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	681a      	ldr	r2, [r3, #0]
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800507a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	68db      	ldr	r3, [r3, #12]
 8005080:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005084:	d17e      	bne.n	8005184 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	685b      	ldr	r3, [r3, #4]
 800508a:	2b00      	cmp	r3, #0
 800508c:	d002      	beq.n	8005094 <HAL_SPI_TransmitReceive+0xf6>
 800508e:	8afb      	ldrh	r3, [r7, #22]
 8005090:	2b01      	cmp	r3, #1
 8005092:	d16c      	bne.n	800516e <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005098:	881a      	ldrh	r2, [r3, #0]
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050a4:	1c9a      	adds	r2, r3, #2
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80050ae:	b29b      	uxth	r3, r3
 80050b0:	3b01      	subs	r3, #1
 80050b2:	b29a      	uxth	r2, r3
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80050b8:	e059      	b.n	800516e <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	689b      	ldr	r3, [r3, #8]
 80050c0:	f003 0302 	and.w	r3, r3, #2
 80050c4:	2b02      	cmp	r3, #2
 80050c6:	d11b      	bne.n	8005100 <HAL_SPI_TransmitReceive+0x162>
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80050cc:	b29b      	uxth	r3, r3
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d016      	beq.n	8005100 <HAL_SPI_TransmitReceive+0x162>
 80050d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050d4:	2b01      	cmp	r3, #1
 80050d6:	d113      	bne.n	8005100 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050dc:	881a      	ldrh	r2, [r3, #0]
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050e8:	1c9a      	adds	r2, r3, #2
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80050f2:	b29b      	uxth	r3, r3
 80050f4:	3b01      	subs	r3, #1
 80050f6:	b29a      	uxth	r2, r3
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80050fc:	2300      	movs	r3, #0
 80050fe:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	689b      	ldr	r3, [r3, #8]
 8005106:	f003 0301 	and.w	r3, r3, #1
 800510a:	2b01      	cmp	r3, #1
 800510c:	d119      	bne.n	8005142 <HAL_SPI_TransmitReceive+0x1a4>
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005112:	b29b      	uxth	r3, r3
 8005114:	2b00      	cmp	r3, #0
 8005116:	d014      	beq.n	8005142 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	68da      	ldr	r2, [r3, #12]
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005122:	b292      	uxth	r2, r2
 8005124:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800512a:	1c9a      	adds	r2, r3, #2
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005134:	b29b      	uxth	r3, r3
 8005136:	3b01      	subs	r3, #1
 8005138:	b29a      	uxth	r2, r3
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800513e:	2301      	movs	r3, #1
 8005140:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005142:	f7fd ff65 	bl	8003010 <HAL_GetTick>
 8005146:	4602      	mov	r2, r0
 8005148:	6a3b      	ldr	r3, [r7, #32]
 800514a:	1ad3      	subs	r3, r2, r3
 800514c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800514e:	429a      	cmp	r2, r3
 8005150:	d80d      	bhi.n	800516e <HAL_SPI_TransmitReceive+0x1d0>
 8005152:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005154:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005158:	d009      	beq.n	800516e <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	2201      	movs	r2, #1
 800515e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	2200      	movs	r2, #0
 8005166:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800516a:	2303      	movs	r3, #3
 800516c:	e0bc      	b.n	80052e8 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005172:	b29b      	uxth	r3, r3
 8005174:	2b00      	cmp	r3, #0
 8005176:	d1a0      	bne.n	80050ba <HAL_SPI_TransmitReceive+0x11c>
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800517c:	b29b      	uxth	r3, r3
 800517e:	2b00      	cmp	r3, #0
 8005180:	d19b      	bne.n	80050ba <HAL_SPI_TransmitReceive+0x11c>
 8005182:	e082      	b.n	800528a <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	685b      	ldr	r3, [r3, #4]
 8005188:	2b00      	cmp	r3, #0
 800518a:	d002      	beq.n	8005192 <HAL_SPI_TransmitReceive+0x1f4>
 800518c:	8afb      	ldrh	r3, [r7, #22]
 800518e:	2b01      	cmp	r3, #1
 8005190:	d171      	bne.n	8005276 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	330c      	adds	r3, #12
 800519c:	7812      	ldrb	r2, [r2, #0]
 800519e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051a4:	1c5a      	adds	r2, r3, #1
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80051ae:	b29b      	uxth	r3, r3
 80051b0:	3b01      	subs	r3, #1
 80051b2:	b29a      	uxth	r2, r3
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80051b8:	e05d      	b.n	8005276 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	689b      	ldr	r3, [r3, #8]
 80051c0:	f003 0302 	and.w	r3, r3, #2
 80051c4:	2b02      	cmp	r3, #2
 80051c6:	d11c      	bne.n	8005202 <HAL_SPI_TransmitReceive+0x264>
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80051cc:	b29b      	uxth	r3, r3
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d017      	beq.n	8005202 <HAL_SPI_TransmitReceive+0x264>
 80051d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051d4:	2b01      	cmp	r3, #1
 80051d6:	d114      	bne.n	8005202 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	330c      	adds	r3, #12
 80051e2:	7812      	ldrb	r2, [r2, #0]
 80051e4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051ea:	1c5a      	adds	r2, r3, #1
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80051f4:	b29b      	uxth	r3, r3
 80051f6:	3b01      	subs	r3, #1
 80051f8:	b29a      	uxth	r2, r3
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80051fe:	2300      	movs	r3, #0
 8005200:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	689b      	ldr	r3, [r3, #8]
 8005208:	f003 0301 	and.w	r3, r3, #1
 800520c:	2b01      	cmp	r3, #1
 800520e:	d119      	bne.n	8005244 <HAL_SPI_TransmitReceive+0x2a6>
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005214:	b29b      	uxth	r3, r3
 8005216:	2b00      	cmp	r3, #0
 8005218:	d014      	beq.n	8005244 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	68da      	ldr	r2, [r3, #12]
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005224:	b2d2      	uxtb	r2, r2
 8005226:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800522c:	1c5a      	adds	r2, r3, #1
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005236:	b29b      	uxth	r3, r3
 8005238:	3b01      	subs	r3, #1
 800523a:	b29a      	uxth	r2, r3
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005240:	2301      	movs	r3, #1
 8005242:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005244:	f7fd fee4 	bl	8003010 <HAL_GetTick>
 8005248:	4602      	mov	r2, r0
 800524a:	6a3b      	ldr	r3, [r7, #32]
 800524c:	1ad3      	subs	r3, r2, r3
 800524e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005250:	429a      	cmp	r2, r3
 8005252:	d803      	bhi.n	800525c <HAL_SPI_TransmitReceive+0x2be>
 8005254:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005256:	f1b3 3fff 	cmp.w	r3, #4294967295
 800525a:	d102      	bne.n	8005262 <HAL_SPI_TransmitReceive+0x2c4>
 800525c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800525e:	2b00      	cmp	r3, #0
 8005260:	d109      	bne.n	8005276 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	2201      	movs	r2, #1
 8005266:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	2200      	movs	r2, #0
 800526e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005272:	2303      	movs	r3, #3
 8005274:	e038      	b.n	80052e8 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800527a:	b29b      	uxth	r3, r3
 800527c:	2b00      	cmp	r3, #0
 800527e:	d19c      	bne.n	80051ba <HAL_SPI_TransmitReceive+0x21c>
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005284:	b29b      	uxth	r3, r3
 8005286:	2b00      	cmp	r3, #0
 8005288:	d197      	bne.n	80051ba <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800528a:	6a3a      	ldr	r2, [r7, #32]
 800528c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800528e:	68f8      	ldr	r0, [r7, #12]
 8005290:	f000 f908 	bl	80054a4 <SPI_EndRxTxTransaction>
 8005294:	4603      	mov	r3, r0
 8005296:	2b00      	cmp	r3, #0
 8005298:	d008      	beq.n	80052ac <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	2220      	movs	r2, #32
 800529e:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	2200      	movs	r2, #0
 80052a4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80052a8:	2301      	movs	r3, #1
 80052aa:	e01d      	b.n	80052e8 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	689b      	ldr	r3, [r3, #8]
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d10a      	bne.n	80052ca <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80052b4:	2300      	movs	r3, #0
 80052b6:	613b      	str	r3, [r7, #16]
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	68db      	ldr	r3, [r3, #12]
 80052be:	613b      	str	r3, [r7, #16]
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	689b      	ldr	r3, [r3, #8]
 80052c6:	613b      	str	r3, [r7, #16]
 80052c8:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	2201      	movs	r2, #1
 80052ce:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	2200      	movs	r2, #0
 80052d6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d001      	beq.n	80052e6 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80052e2:	2301      	movs	r3, #1
 80052e4:	e000      	b.n	80052e8 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80052e6:	2300      	movs	r3, #0
  }
}
 80052e8:	4618      	mov	r0, r3
 80052ea:	3728      	adds	r7, #40	@ 0x28
 80052ec:	46bd      	mov	sp, r7
 80052ee:	bd80      	pop	{r7, pc}

080052f0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80052f0:	b580      	push	{r7, lr}
 80052f2:	b088      	sub	sp, #32
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	60f8      	str	r0, [r7, #12]
 80052f8:	60b9      	str	r1, [r7, #8]
 80052fa:	603b      	str	r3, [r7, #0]
 80052fc:	4613      	mov	r3, r2
 80052fe:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005300:	f7fd fe86 	bl	8003010 <HAL_GetTick>
 8005304:	4602      	mov	r2, r0
 8005306:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005308:	1a9b      	subs	r3, r3, r2
 800530a:	683a      	ldr	r2, [r7, #0]
 800530c:	4413      	add	r3, r2
 800530e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005310:	f7fd fe7e 	bl	8003010 <HAL_GetTick>
 8005314:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005316:	4b39      	ldr	r3, [pc, #228]	@ (80053fc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	015b      	lsls	r3, r3, #5
 800531c:	0d1b      	lsrs	r3, r3, #20
 800531e:	69fa      	ldr	r2, [r7, #28]
 8005320:	fb02 f303 	mul.w	r3, r2, r3
 8005324:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005326:	e054      	b.n	80053d2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800532e:	d050      	beq.n	80053d2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005330:	f7fd fe6e 	bl	8003010 <HAL_GetTick>
 8005334:	4602      	mov	r2, r0
 8005336:	69bb      	ldr	r3, [r7, #24]
 8005338:	1ad3      	subs	r3, r2, r3
 800533a:	69fa      	ldr	r2, [r7, #28]
 800533c:	429a      	cmp	r2, r3
 800533e:	d902      	bls.n	8005346 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005340:	69fb      	ldr	r3, [r7, #28]
 8005342:	2b00      	cmp	r3, #0
 8005344:	d13d      	bne.n	80053c2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	685a      	ldr	r2, [r3, #4]
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005354:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	685b      	ldr	r3, [r3, #4]
 800535a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800535e:	d111      	bne.n	8005384 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	689b      	ldr	r3, [r3, #8]
 8005364:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005368:	d004      	beq.n	8005374 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	689b      	ldr	r3, [r3, #8]
 800536e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005372:	d107      	bne.n	8005384 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	681a      	ldr	r2, [r3, #0]
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005382:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005388:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800538c:	d10f      	bne.n	80053ae <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	681a      	ldr	r2, [r3, #0]
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800539c:	601a      	str	r2, [r3, #0]
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	681a      	ldr	r2, [r3, #0]
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80053ac:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	2201      	movs	r2, #1
 80053b2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	2200      	movs	r2, #0
 80053ba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80053be:	2303      	movs	r3, #3
 80053c0:	e017      	b.n	80053f2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80053c2:	697b      	ldr	r3, [r7, #20]
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d101      	bne.n	80053cc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80053c8:	2300      	movs	r3, #0
 80053ca:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80053cc:	697b      	ldr	r3, [r7, #20]
 80053ce:	3b01      	subs	r3, #1
 80053d0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	689a      	ldr	r2, [r3, #8]
 80053d8:	68bb      	ldr	r3, [r7, #8]
 80053da:	4013      	ands	r3, r2
 80053dc:	68ba      	ldr	r2, [r7, #8]
 80053de:	429a      	cmp	r2, r3
 80053e0:	bf0c      	ite	eq
 80053e2:	2301      	moveq	r3, #1
 80053e4:	2300      	movne	r3, #0
 80053e6:	b2db      	uxtb	r3, r3
 80053e8:	461a      	mov	r2, r3
 80053ea:	79fb      	ldrb	r3, [r7, #7]
 80053ec:	429a      	cmp	r2, r3
 80053ee:	d19b      	bne.n	8005328 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80053f0:	2300      	movs	r3, #0
}
 80053f2:	4618      	mov	r0, r3
 80053f4:	3720      	adds	r7, #32
 80053f6:	46bd      	mov	sp, r7
 80053f8:	bd80      	pop	{r7, pc}
 80053fa:	bf00      	nop
 80053fc:	2000000c 	.word	0x2000000c

08005400 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005400:	b580      	push	{r7, lr}
 8005402:	b086      	sub	sp, #24
 8005404:	af02      	add	r7, sp, #8
 8005406:	60f8      	str	r0, [r7, #12]
 8005408:	60b9      	str	r1, [r7, #8]
 800540a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	685b      	ldr	r3, [r3, #4]
 8005410:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005414:	d111      	bne.n	800543a <SPI_EndRxTransaction+0x3a>
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	689b      	ldr	r3, [r3, #8]
 800541a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800541e:	d004      	beq.n	800542a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	689b      	ldr	r3, [r3, #8]
 8005424:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005428:	d107      	bne.n	800543a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	681a      	ldr	r2, [r3, #0]
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005438:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	685b      	ldr	r3, [r3, #4]
 800543e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005442:	d117      	bne.n	8005474 <SPI_EndRxTransaction+0x74>
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	689b      	ldr	r3, [r3, #8]
 8005448:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800544c:	d112      	bne.n	8005474 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	9300      	str	r3, [sp, #0]
 8005452:	68bb      	ldr	r3, [r7, #8]
 8005454:	2200      	movs	r2, #0
 8005456:	2101      	movs	r1, #1
 8005458:	68f8      	ldr	r0, [r7, #12]
 800545a:	f7ff ff49 	bl	80052f0 <SPI_WaitFlagStateUntilTimeout>
 800545e:	4603      	mov	r3, r0
 8005460:	2b00      	cmp	r3, #0
 8005462:	d01a      	beq.n	800549a <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005468:	f043 0220 	orr.w	r2, r3, #32
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005470:	2303      	movs	r3, #3
 8005472:	e013      	b.n	800549c <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	9300      	str	r3, [sp, #0]
 8005478:	68bb      	ldr	r3, [r7, #8]
 800547a:	2200      	movs	r2, #0
 800547c:	2180      	movs	r1, #128	@ 0x80
 800547e:	68f8      	ldr	r0, [r7, #12]
 8005480:	f7ff ff36 	bl	80052f0 <SPI_WaitFlagStateUntilTimeout>
 8005484:	4603      	mov	r3, r0
 8005486:	2b00      	cmp	r3, #0
 8005488:	d007      	beq.n	800549a <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800548e:	f043 0220 	orr.w	r2, r3, #32
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005496:	2303      	movs	r3, #3
 8005498:	e000      	b.n	800549c <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 800549a:	2300      	movs	r3, #0
}
 800549c:	4618      	mov	r0, r3
 800549e:	3710      	adds	r7, #16
 80054a0:	46bd      	mov	sp, r7
 80054a2:	bd80      	pop	{r7, pc}

080054a4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80054a4:	b580      	push	{r7, lr}
 80054a6:	b086      	sub	sp, #24
 80054a8:	af02      	add	r7, sp, #8
 80054aa:	60f8      	str	r0, [r7, #12]
 80054ac:	60b9      	str	r1, [r7, #8]
 80054ae:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	9300      	str	r3, [sp, #0]
 80054b4:	68bb      	ldr	r3, [r7, #8]
 80054b6:	2201      	movs	r2, #1
 80054b8:	2102      	movs	r1, #2
 80054ba:	68f8      	ldr	r0, [r7, #12]
 80054bc:	f7ff ff18 	bl	80052f0 <SPI_WaitFlagStateUntilTimeout>
 80054c0:	4603      	mov	r3, r0
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d007      	beq.n	80054d6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054ca:	f043 0220 	orr.w	r2, r3, #32
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80054d2:	2303      	movs	r3, #3
 80054d4:	e013      	b.n	80054fe <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	9300      	str	r3, [sp, #0]
 80054da:	68bb      	ldr	r3, [r7, #8]
 80054dc:	2200      	movs	r2, #0
 80054de:	2180      	movs	r1, #128	@ 0x80
 80054e0:	68f8      	ldr	r0, [r7, #12]
 80054e2:	f7ff ff05 	bl	80052f0 <SPI_WaitFlagStateUntilTimeout>
 80054e6:	4603      	mov	r3, r0
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d007      	beq.n	80054fc <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054f0:	f043 0220 	orr.w	r2, r3, #32
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80054f8:	2303      	movs	r3, #3
 80054fa:	e000      	b.n	80054fe <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 80054fc:	2300      	movs	r3, #0
}
 80054fe:	4618      	mov	r0, r3
 8005500:	3710      	adds	r7, #16
 8005502:	46bd      	mov	sp, r7
 8005504:	bd80      	pop	{r7, pc}

08005506 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005506:	b580      	push	{r7, lr}
 8005508:	b082      	sub	sp, #8
 800550a:	af00      	add	r7, sp, #0
 800550c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	2b00      	cmp	r3, #0
 8005512:	d101      	bne.n	8005518 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005514:	2301      	movs	r3, #1
 8005516:	e041      	b.n	800559c <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800551e:	b2db      	uxtb	r3, r3
 8005520:	2b00      	cmp	r3, #0
 8005522:	d106      	bne.n	8005532 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2200      	movs	r2, #0
 8005528:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800552c:	6878      	ldr	r0, [r7, #4]
 800552e:	f7fc fdf7 	bl	8002120 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	2202      	movs	r2, #2
 8005536:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681a      	ldr	r2, [r3, #0]
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	3304      	adds	r3, #4
 8005542:	4619      	mov	r1, r3
 8005544:	4610      	mov	r0, r2
 8005546:	f000 fb75 	bl	8005c34 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	2201      	movs	r2, #1
 800554e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	2201      	movs	r2, #1
 8005556:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	2201      	movs	r2, #1
 800555e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	2201      	movs	r2, #1
 8005566:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	2201      	movs	r2, #1
 800556e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	2201      	movs	r2, #1
 8005576:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	2201      	movs	r2, #1
 800557e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	2201      	movs	r2, #1
 8005586:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	2201      	movs	r2, #1
 800558e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	2201      	movs	r2, #1
 8005596:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800559a:	2300      	movs	r3, #0
}
 800559c:	4618      	mov	r0, r3
 800559e:	3708      	adds	r7, #8
 80055a0:	46bd      	mov	sp, r7
 80055a2:	bd80      	pop	{r7, pc}

080055a4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80055a4:	b480      	push	{r7}
 80055a6:	b085      	sub	sp, #20
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80055b2:	b2db      	uxtb	r3, r3
 80055b4:	2b01      	cmp	r3, #1
 80055b6:	d001      	beq.n	80055bc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80055b8:	2301      	movs	r3, #1
 80055ba:	e03a      	b.n	8005632 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2202      	movs	r2, #2
 80055c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	68da      	ldr	r2, [r3, #12]
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f042 0201 	orr.w	r2, r2, #1
 80055d2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	4a18      	ldr	r2, [pc, #96]	@ (800563c <HAL_TIM_Base_Start_IT+0x98>)
 80055da:	4293      	cmp	r3, r2
 80055dc:	d00e      	beq.n	80055fc <HAL_TIM_Base_Start_IT+0x58>
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055e6:	d009      	beq.n	80055fc <HAL_TIM_Base_Start_IT+0x58>
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	4a14      	ldr	r2, [pc, #80]	@ (8005640 <HAL_TIM_Base_Start_IT+0x9c>)
 80055ee:	4293      	cmp	r3, r2
 80055f0:	d004      	beq.n	80055fc <HAL_TIM_Base_Start_IT+0x58>
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	4a13      	ldr	r2, [pc, #76]	@ (8005644 <HAL_TIM_Base_Start_IT+0xa0>)
 80055f8:	4293      	cmp	r3, r2
 80055fa:	d111      	bne.n	8005620 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	689b      	ldr	r3, [r3, #8]
 8005602:	f003 0307 	and.w	r3, r3, #7
 8005606:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	2b06      	cmp	r3, #6
 800560c:	d010      	beq.n	8005630 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	681a      	ldr	r2, [r3, #0]
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f042 0201 	orr.w	r2, r2, #1
 800561c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800561e:	e007      	b.n	8005630 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	681a      	ldr	r2, [r3, #0]
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f042 0201 	orr.w	r2, r2, #1
 800562e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005630:	2300      	movs	r3, #0
}
 8005632:	4618      	mov	r0, r3
 8005634:	3714      	adds	r7, #20
 8005636:	46bd      	mov	sp, r7
 8005638:	bc80      	pop	{r7}
 800563a:	4770      	bx	lr
 800563c:	40012c00 	.word	0x40012c00
 8005640:	40000400 	.word	0x40000400
 8005644:	40000800 	.word	0x40000800

08005648 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005648:	b580      	push	{r7, lr}
 800564a:	b082      	sub	sp, #8
 800564c:	af00      	add	r7, sp, #0
 800564e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2b00      	cmp	r3, #0
 8005654:	d101      	bne.n	800565a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005656:	2301      	movs	r3, #1
 8005658:	e041      	b.n	80056de <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005660:	b2db      	uxtb	r3, r3
 8005662:	2b00      	cmp	r3, #0
 8005664:	d106      	bne.n	8005674 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	2200      	movs	r2, #0
 800566a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800566e:	6878      	ldr	r0, [r7, #4]
 8005670:	f000 f839 	bl	80056e6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	2202      	movs	r2, #2
 8005678:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681a      	ldr	r2, [r3, #0]
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	3304      	adds	r3, #4
 8005684:	4619      	mov	r1, r3
 8005686:	4610      	mov	r0, r2
 8005688:	f000 fad4 	bl	8005c34 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2201      	movs	r2, #1
 8005690:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2201      	movs	r2, #1
 8005698:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2201      	movs	r2, #1
 80056a0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2201      	movs	r2, #1
 80056a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2201      	movs	r2, #1
 80056b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	2201      	movs	r2, #1
 80056b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2201      	movs	r2, #1
 80056c0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2201      	movs	r2, #1
 80056c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2201      	movs	r2, #1
 80056d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2201      	movs	r2, #1
 80056d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80056dc:	2300      	movs	r3, #0
}
 80056de:	4618      	mov	r0, r3
 80056e0:	3708      	adds	r7, #8
 80056e2:	46bd      	mov	sp, r7
 80056e4:	bd80      	pop	{r7, pc}

080056e6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80056e6:	b480      	push	{r7}
 80056e8:	b083      	sub	sp, #12
 80056ea:	af00      	add	r7, sp, #0
 80056ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80056ee:	bf00      	nop
 80056f0:	370c      	adds	r7, #12
 80056f2:	46bd      	mov	sp, r7
 80056f4:	bc80      	pop	{r7}
 80056f6:	4770      	bx	lr

080056f8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80056f8:	b580      	push	{r7, lr}
 80056fa:	b084      	sub	sp, #16
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	68db      	ldr	r3, [r3, #12]
 8005706:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	691b      	ldr	r3, [r3, #16]
 800570e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005710:	68bb      	ldr	r3, [r7, #8]
 8005712:	f003 0302 	and.w	r3, r3, #2
 8005716:	2b00      	cmp	r3, #0
 8005718:	d020      	beq.n	800575c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	f003 0302 	and.w	r3, r3, #2
 8005720:	2b00      	cmp	r3, #0
 8005722:	d01b      	beq.n	800575c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f06f 0202 	mvn.w	r2, #2
 800572c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	2201      	movs	r2, #1
 8005732:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	699b      	ldr	r3, [r3, #24]
 800573a:	f003 0303 	and.w	r3, r3, #3
 800573e:	2b00      	cmp	r3, #0
 8005740:	d003      	beq.n	800574a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005742:	6878      	ldr	r0, [r7, #4]
 8005744:	f000 fa5a 	bl	8005bfc <HAL_TIM_IC_CaptureCallback>
 8005748:	e005      	b.n	8005756 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800574a:	6878      	ldr	r0, [r7, #4]
 800574c:	f000 fa4d 	bl	8005bea <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005750:	6878      	ldr	r0, [r7, #4]
 8005752:	f000 fa5c 	bl	8005c0e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	2200      	movs	r2, #0
 800575a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800575c:	68bb      	ldr	r3, [r7, #8]
 800575e:	f003 0304 	and.w	r3, r3, #4
 8005762:	2b00      	cmp	r3, #0
 8005764:	d020      	beq.n	80057a8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	f003 0304 	and.w	r3, r3, #4
 800576c:	2b00      	cmp	r3, #0
 800576e:	d01b      	beq.n	80057a8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f06f 0204 	mvn.w	r2, #4
 8005778:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	2202      	movs	r2, #2
 800577e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	699b      	ldr	r3, [r3, #24]
 8005786:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800578a:	2b00      	cmp	r3, #0
 800578c:	d003      	beq.n	8005796 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800578e:	6878      	ldr	r0, [r7, #4]
 8005790:	f000 fa34 	bl	8005bfc <HAL_TIM_IC_CaptureCallback>
 8005794:	e005      	b.n	80057a2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005796:	6878      	ldr	r0, [r7, #4]
 8005798:	f000 fa27 	bl	8005bea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800579c:	6878      	ldr	r0, [r7, #4]
 800579e:	f000 fa36 	bl	8005c0e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	2200      	movs	r2, #0
 80057a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80057a8:	68bb      	ldr	r3, [r7, #8]
 80057aa:	f003 0308 	and.w	r3, r3, #8
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d020      	beq.n	80057f4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	f003 0308 	and.w	r3, r3, #8
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d01b      	beq.n	80057f4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	f06f 0208 	mvn.w	r2, #8
 80057c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	2204      	movs	r2, #4
 80057ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	69db      	ldr	r3, [r3, #28]
 80057d2:	f003 0303 	and.w	r3, r3, #3
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d003      	beq.n	80057e2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057da:	6878      	ldr	r0, [r7, #4]
 80057dc:	f000 fa0e 	bl	8005bfc <HAL_TIM_IC_CaptureCallback>
 80057e0:	e005      	b.n	80057ee <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057e2:	6878      	ldr	r0, [r7, #4]
 80057e4:	f000 fa01 	bl	8005bea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057e8:	6878      	ldr	r0, [r7, #4]
 80057ea:	f000 fa10 	bl	8005c0e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	2200      	movs	r2, #0
 80057f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80057f4:	68bb      	ldr	r3, [r7, #8]
 80057f6:	f003 0310 	and.w	r3, r3, #16
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d020      	beq.n	8005840 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	f003 0310 	and.w	r3, r3, #16
 8005804:	2b00      	cmp	r3, #0
 8005806:	d01b      	beq.n	8005840 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	f06f 0210 	mvn.w	r2, #16
 8005810:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	2208      	movs	r2, #8
 8005816:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	69db      	ldr	r3, [r3, #28]
 800581e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005822:	2b00      	cmp	r3, #0
 8005824:	d003      	beq.n	800582e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005826:	6878      	ldr	r0, [r7, #4]
 8005828:	f000 f9e8 	bl	8005bfc <HAL_TIM_IC_CaptureCallback>
 800582c:	e005      	b.n	800583a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800582e:	6878      	ldr	r0, [r7, #4]
 8005830:	f000 f9db 	bl	8005bea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005834:	6878      	ldr	r0, [r7, #4]
 8005836:	f000 f9ea 	bl	8005c0e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	2200      	movs	r2, #0
 800583e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005840:	68bb      	ldr	r3, [r7, #8]
 8005842:	f003 0301 	and.w	r3, r3, #1
 8005846:	2b00      	cmp	r3, #0
 8005848:	d00c      	beq.n	8005864 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	f003 0301 	and.w	r3, r3, #1
 8005850:	2b00      	cmp	r3, #0
 8005852:	d007      	beq.n	8005864 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f06f 0201 	mvn.w	r2, #1
 800585c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800585e:	6878      	ldr	r0, [r7, #4]
 8005860:	f7fb fbc0 	bl	8000fe4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005864:	68bb      	ldr	r3, [r7, #8]
 8005866:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800586a:	2b00      	cmp	r3, #0
 800586c:	d00c      	beq.n	8005888 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005874:	2b00      	cmp	r3, #0
 8005876:	d007      	beq.n	8005888 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005880:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005882:	6878      	ldr	r0, [r7, #4]
 8005884:	f000 fcc9 	bl	800621a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005888:	68bb      	ldr	r3, [r7, #8]
 800588a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800588e:	2b00      	cmp	r3, #0
 8005890:	d00c      	beq.n	80058ac <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005898:	2b00      	cmp	r3, #0
 800589a:	d007      	beq.n	80058ac <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80058a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80058a6:	6878      	ldr	r0, [r7, #4]
 80058a8:	f000 f9ba 	bl	8005c20 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80058ac:	68bb      	ldr	r3, [r7, #8]
 80058ae:	f003 0320 	and.w	r3, r3, #32
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d00c      	beq.n	80058d0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	f003 0320 	and.w	r3, r3, #32
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d007      	beq.n	80058d0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f06f 0220 	mvn.w	r2, #32
 80058c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80058ca:	6878      	ldr	r0, [r7, #4]
 80058cc:	f000 fc9c 	bl	8006208 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80058d0:	bf00      	nop
 80058d2:	3710      	adds	r7, #16
 80058d4:	46bd      	mov	sp, r7
 80058d6:	bd80      	pop	{r7, pc}

080058d8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80058d8:	b580      	push	{r7, lr}
 80058da:	b086      	sub	sp, #24
 80058dc:	af00      	add	r7, sp, #0
 80058de:	60f8      	str	r0, [r7, #12]
 80058e0:	60b9      	str	r1, [r7, #8]
 80058e2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80058e4:	2300      	movs	r3, #0
 80058e6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80058ee:	2b01      	cmp	r3, #1
 80058f0:	d101      	bne.n	80058f6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80058f2:	2302      	movs	r3, #2
 80058f4:	e0ae      	b.n	8005a54 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	2201      	movs	r2, #1
 80058fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	2b0c      	cmp	r3, #12
 8005902:	f200 809f 	bhi.w	8005a44 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005906:	a201      	add	r2, pc, #4	@ (adr r2, 800590c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005908:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800590c:	08005941 	.word	0x08005941
 8005910:	08005a45 	.word	0x08005a45
 8005914:	08005a45 	.word	0x08005a45
 8005918:	08005a45 	.word	0x08005a45
 800591c:	08005981 	.word	0x08005981
 8005920:	08005a45 	.word	0x08005a45
 8005924:	08005a45 	.word	0x08005a45
 8005928:	08005a45 	.word	0x08005a45
 800592c:	080059c3 	.word	0x080059c3
 8005930:	08005a45 	.word	0x08005a45
 8005934:	08005a45 	.word	0x08005a45
 8005938:	08005a45 	.word	0x08005a45
 800593c:	08005a03 	.word	0x08005a03
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	68b9      	ldr	r1, [r7, #8]
 8005946:	4618      	mov	r0, r3
 8005948:	f000 f9e2 	bl	8005d10 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	699a      	ldr	r2, [r3, #24]
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	f042 0208 	orr.w	r2, r2, #8
 800595a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	699a      	ldr	r2, [r3, #24]
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	f022 0204 	bic.w	r2, r2, #4
 800596a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	6999      	ldr	r1, [r3, #24]
 8005972:	68bb      	ldr	r3, [r7, #8]
 8005974:	691a      	ldr	r2, [r3, #16]
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	430a      	orrs	r2, r1
 800597c:	619a      	str	r2, [r3, #24]
      break;
 800597e:	e064      	b.n	8005a4a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	68b9      	ldr	r1, [r7, #8]
 8005986:	4618      	mov	r0, r3
 8005988:	f000 fa28 	bl	8005ddc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	699a      	ldr	r2, [r3, #24]
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800599a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	699a      	ldr	r2, [r3, #24]
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80059aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	6999      	ldr	r1, [r3, #24]
 80059b2:	68bb      	ldr	r3, [r7, #8]
 80059b4:	691b      	ldr	r3, [r3, #16]
 80059b6:	021a      	lsls	r2, r3, #8
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	430a      	orrs	r2, r1
 80059be:	619a      	str	r2, [r3, #24]
      break;
 80059c0:	e043      	b.n	8005a4a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	68b9      	ldr	r1, [r7, #8]
 80059c8:	4618      	mov	r0, r3
 80059ca:	f000 fa71 	bl	8005eb0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	69da      	ldr	r2, [r3, #28]
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f042 0208 	orr.w	r2, r2, #8
 80059dc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	69da      	ldr	r2, [r3, #28]
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f022 0204 	bic.w	r2, r2, #4
 80059ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	69d9      	ldr	r1, [r3, #28]
 80059f4:	68bb      	ldr	r3, [r7, #8]
 80059f6:	691a      	ldr	r2, [r3, #16]
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	430a      	orrs	r2, r1
 80059fe:	61da      	str	r2, [r3, #28]
      break;
 8005a00:	e023      	b.n	8005a4a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	68b9      	ldr	r1, [r7, #8]
 8005a08:	4618      	mov	r0, r3
 8005a0a:	f000 fabb 	bl	8005f84 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	69da      	ldr	r2, [r3, #28]
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005a1c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	69da      	ldr	r2, [r3, #28]
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005a2c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	69d9      	ldr	r1, [r3, #28]
 8005a34:	68bb      	ldr	r3, [r7, #8]
 8005a36:	691b      	ldr	r3, [r3, #16]
 8005a38:	021a      	lsls	r2, r3, #8
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	430a      	orrs	r2, r1
 8005a40:	61da      	str	r2, [r3, #28]
      break;
 8005a42:	e002      	b.n	8005a4a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005a44:	2301      	movs	r3, #1
 8005a46:	75fb      	strb	r3, [r7, #23]
      break;
 8005a48:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	2200      	movs	r2, #0
 8005a4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005a52:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a54:	4618      	mov	r0, r3
 8005a56:	3718      	adds	r7, #24
 8005a58:	46bd      	mov	sp, r7
 8005a5a:	bd80      	pop	{r7, pc}

08005a5c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005a5c:	b580      	push	{r7, lr}
 8005a5e:	b084      	sub	sp, #16
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	6078      	str	r0, [r7, #4]
 8005a64:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005a66:	2300      	movs	r3, #0
 8005a68:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005a70:	2b01      	cmp	r3, #1
 8005a72:	d101      	bne.n	8005a78 <HAL_TIM_ConfigClockSource+0x1c>
 8005a74:	2302      	movs	r3, #2
 8005a76:	e0b4      	b.n	8005be2 <HAL_TIM_ConfigClockSource+0x186>
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2201      	movs	r2, #1
 8005a7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	2202      	movs	r2, #2
 8005a84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	689b      	ldr	r3, [r3, #8]
 8005a8e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005a90:	68bb      	ldr	r3, [r7, #8]
 8005a92:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005a96:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a98:	68bb      	ldr	r3, [r7, #8]
 8005a9a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005a9e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	68ba      	ldr	r2, [r7, #8]
 8005aa6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005aa8:	683b      	ldr	r3, [r7, #0]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ab0:	d03e      	beq.n	8005b30 <HAL_TIM_ConfigClockSource+0xd4>
 8005ab2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ab6:	f200 8087 	bhi.w	8005bc8 <HAL_TIM_ConfigClockSource+0x16c>
 8005aba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005abe:	f000 8086 	beq.w	8005bce <HAL_TIM_ConfigClockSource+0x172>
 8005ac2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ac6:	d87f      	bhi.n	8005bc8 <HAL_TIM_ConfigClockSource+0x16c>
 8005ac8:	2b70      	cmp	r3, #112	@ 0x70
 8005aca:	d01a      	beq.n	8005b02 <HAL_TIM_ConfigClockSource+0xa6>
 8005acc:	2b70      	cmp	r3, #112	@ 0x70
 8005ace:	d87b      	bhi.n	8005bc8 <HAL_TIM_ConfigClockSource+0x16c>
 8005ad0:	2b60      	cmp	r3, #96	@ 0x60
 8005ad2:	d050      	beq.n	8005b76 <HAL_TIM_ConfigClockSource+0x11a>
 8005ad4:	2b60      	cmp	r3, #96	@ 0x60
 8005ad6:	d877      	bhi.n	8005bc8 <HAL_TIM_ConfigClockSource+0x16c>
 8005ad8:	2b50      	cmp	r3, #80	@ 0x50
 8005ada:	d03c      	beq.n	8005b56 <HAL_TIM_ConfigClockSource+0xfa>
 8005adc:	2b50      	cmp	r3, #80	@ 0x50
 8005ade:	d873      	bhi.n	8005bc8 <HAL_TIM_ConfigClockSource+0x16c>
 8005ae0:	2b40      	cmp	r3, #64	@ 0x40
 8005ae2:	d058      	beq.n	8005b96 <HAL_TIM_ConfigClockSource+0x13a>
 8005ae4:	2b40      	cmp	r3, #64	@ 0x40
 8005ae6:	d86f      	bhi.n	8005bc8 <HAL_TIM_ConfigClockSource+0x16c>
 8005ae8:	2b30      	cmp	r3, #48	@ 0x30
 8005aea:	d064      	beq.n	8005bb6 <HAL_TIM_ConfigClockSource+0x15a>
 8005aec:	2b30      	cmp	r3, #48	@ 0x30
 8005aee:	d86b      	bhi.n	8005bc8 <HAL_TIM_ConfigClockSource+0x16c>
 8005af0:	2b20      	cmp	r3, #32
 8005af2:	d060      	beq.n	8005bb6 <HAL_TIM_ConfigClockSource+0x15a>
 8005af4:	2b20      	cmp	r3, #32
 8005af6:	d867      	bhi.n	8005bc8 <HAL_TIM_ConfigClockSource+0x16c>
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d05c      	beq.n	8005bb6 <HAL_TIM_ConfigClockSource+0x15a>
 8005afc:	2b10      	cmp	r3, #16
 8005afe:	d05a      	beq.n	8005bb6 <HAL_TIM_ConfigClockSource+0x15a>
 8005b00:	e062      	b.n	8005bc8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005b06:	683b      	ldr	r3, [r7, #0]
 8005b08:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005b0a:	683b      	ldr	r3, [r7, #0]
 8005b0c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005b0e:	683b      	ldr	r3, [r7, #0]
 8005b10:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005b12:	f000 fafc 	bl	800610e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	689b      	ldr	r3, [r3, #8]
 8005b1c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005b1e:	68bb      	ldr	r3, [r7, #8]
 8005b20:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005b24:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	68ba      	ldr	r2, [r7, #8]
 8005b2c:	609a      	str	r2, [r3, #8]
      break;
 8005b2e:	e04f      	b.n	8005bd0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005b34:	683b      	ldr	r3, [r7, #0]
 8005b36:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005b38:	683b      	ldr	r3, [r7, #0]
 8005b3a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005b3c:	683b      	ldr	r3, [r7, #0]
 8005b3e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005b40:	f000 fae5 	bl	800610e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	689a      	ldr	r2, [r3, #8]
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005b52:	609a      	str	r2, [r3, #8]
      break;
 8005b54:	e03c      	b.n	8005bd0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005b5a:	683b      	ldr	r3, [r7, #0]
 8005b5c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005b5e:	683b      	ldr	r3, [r7, #0]
 8005b60:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b62:	461a      	mov	r2, r3
 8005b64:	f000 fa5c 	bl	8006020 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	2150      	movs	r1, #80	@ 0x50
 8005b6e:	4618      	mov	r0, r3
 8005b70:	f000 fab3 	bl	80060da <TIM_ITRx_SetConfig>
      break;
 8005b74:	e02c      	b.n	8005bd0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005b7e:	683b      	ldr	r3, [r7, #0]
 8005b80:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005b82:	461a      	mov	r2, r3
 8005b84:	f000 fa7a 	bl	800607c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	2160      	movs	r1, #96	@ 0x60
 8005b8e:	4618      	mov	r0, r3
 8005b90:	f000 faa3 	bl	80060da <TIM_ITRx_SetConfig>
      break;
 8005b94:	e01c      	b.n	8005bd0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005b9a:	683b      	ldr	r3, [r7, #0]
 8005b9c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ba2:	461a      	mov	r2, r3
 8005ba4:	f000 fa3c 	bl	8006020 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	2140      	movs	r1, #64	@ 0x40
 8005bae:	4618      	mov	r0, r3
 8005bb0:	f000 fa93 	bl	80060da <TIM_ITRx_SetConfig>
      break;
 8005bb4:	e00c      	b.n	8005bd0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681a      	ldr	r2, [r3, #0]
 8005bba:	683b      	ldr	r3, [r7, #0]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	4619      	mov	r1, r3
 8005bc0:	4610      	mov	r0, r2
 8005bc2:	f000 fa8a 	bl	80060da <TIM_ITRx_SetConfig>
      break;
 8005bc6:	e003      	b.n	8005bd0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005bc8:	2301      	movs	r3, #1
 8005bca:	73fb      	strb	r3, [r7, #15]
      break;
 8005bcc:	e000      	b.n	8005bd0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005bce:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2201      	movs	r2, #1
 8005bd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2200      	movs	r2, #0
 8005bdc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005be0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005be2:	4618      	mov	r0, r3
 8005be4:	3710      	adds	r7, #16
 8005be6:	46bd      	mov	sp, r7
 8005be8:	bd80      	pop	{r7, pc}

08005bea <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005bea:	b480      	push	{r7}
 8005bec:	b083      	sub	sp, #12
 8005bee:	af00      	add	r7, sp, #0
 8005bf0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005bf2:	bf00      	nop
 8005bf4:	370c      	adds	r7, #12
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	bc80      	pop	{r7}
 8005bfa:	4770      	bx	lr

08005bfc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005bfc:	b480      	push	{r7}
 8005bfe:	b083      	sub	sp, #12
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005c04:	bf00      	nop
 8005c06:	370c      	adds	r7, #12
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	bc80      	pop	{r7}
 8005c0c:	4770      	bx	lr

08005c0e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005c0e:	b480      	push	{r7}
 8005c10:	b083      	sub	sp, #12
 8005c12:	af00      	add	r7, sp, #0
 8005c14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005c16:	bf00      	nop
 8005c18:	370c      	adds	r7, #12
 8005c1a:	46bd      	mov	sp, r7
 8005c1c:	bc80      	pop	{r7}
 8005c1e:	4770      	bx	lr

08005c20 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005c20:	b480      	push	{r7}
 8005c22:	b083      	sub	sp, #12
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005c28:	bf00      	nop
 8005c2a:	370c      	adds	r7, #12
 8005c2c:	46bd      	mov	sp, r7
 8005c2e:	bc80      	pop	{r7}
 8005c30:	4770      	bx	lr
	...

08005c34 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005c34:	b480      	push	{r7}
 8005c36:	b085      	sub	sp, #20
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	6078      	str	r0, [r7, #4]
 8005c3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	4a2f      	ldr	r2, [pc, #188]	@ (8005d04 <TIM_Base_SetConfig+0xd0>)
 8005c48:	4293      	cmp	r3, r2
 8005c4a:	d00b      	beq.n	8005c64 <TIM_Base_SetConfig+0x30>
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c52:	d007      	beq.n	8005c64 <TIM_Base_SetConfig+0x30>
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	4a2c      	ldr	r2, [pc, #176]	@ (8005d08 <TIM_Base_SetConfig+0xd4>)
 8005c58:	4293      	cmp	r3, r2
 8005c5a:	d003      	beq.n	8005c64 <TIM_Base_SetConfig+0x30>
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	4a2b      	ldr	r2, [pc, #172]	@ (8005d0c <TIM_Base_SetConfig+0xd8>)
 8005c60:	4293      	cmp	r3, r2
 8005c62:	d108      	bne.n	8005c76 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c6a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005c6c:	683b      	ldr	r3, [r7, #0]
 8005c6e:	685b      	ldr	r3, [r3, #4]
 8005c70:	68fa      	ldr	r2, [r7, #12]
 8005c72:	4313      	orrs	r3, r2
 8005c74:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	4a22      	ldr	r2, [pc, #136]	@ (8005d04 <TIM_Base_SetConfig+0xd0>)
 8005c7a:	4293      	cmp	r3, r2
 8005c7c:	d00b      	beq.n	8005c96 <TIM_Base_SetConfig+0x62>
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c84:	d007      	beq.n	8005c96 <TIM_Base_SetConfig+0x62>
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	4a1f      	ldr	r2, [pc, #124]	@ (8005d08 <TIM_Base_SetConfig+0xd4>)
 8005c8a:	4293      	cmp	r3, r2
 8005c8c:	d003      	beq.n	8005c96 <TIM_Base_SetConfig+0x62>
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	4a1e      	ldr	r2, [pc, #120]	@ (8005d0c <TIM_Base_SetConfig+0xd8>)
 8005c92:	4293      	cmp	r3, r2
 8005c94:	d108      	bne.n	8005ca8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c9c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005c9e:	683b      	ldr	r3, [r7, #0]
 8005ca0:	68db      	ldr	r3, [r3, #12]
 8005ca2:	68fa      	ldr	r2, [r7, #12]
 8005ca4:	4313      	orrs	r3, r2
 8005ca6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005cae:	683b      	ldr	r3, [r7, #0]
 8005cb0:	695b      	ldr	r3, [r3, #20]
 8005cb2:	4313      	orrs	r3, r2
 8005cb4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	68fa      	ldr	r2, [r7, #12]
 8005cba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005cbc:	683b      	ldr	r3, [r7, #0]
 8005cbe:	689a      	ldr	r2, [r3, #8]
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005cc4:	683b      	ldr	r3, [r7, #0]
 8005cc6:	681a      	ldr	r2, [r3, #0]
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	4a0d      	ldr	r2, [pc, #52]	@ (8005d04 <TIM_Base_SetConfig+0xd0>)
 8005cd0:	4293      	cmp	r3, r2
 8005cd2:	d103      	bne.n	8005cdc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	691a      	ldr	r2, [r3, #16]
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2201      	movs	r2, #1
 8005ce0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	691b      	ldr	r3, [r3, #16]
 8005ce6:	f003 0301 	and.w	r3, r3, #1
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d005      	beq.n	8005cfa <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	691b      	ldr	r3, [r3, #16]
 8005cf2:	f023 0201 	bic.w	r2, r3, #1
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	611a      	str	r2, [r3, #16]
  }
}
 8005cfa:	bf00      	nop
 8005cfc:	3714      	adds	r7, #20
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	bc80      	pop	{r7}
 8005d02:	4770      	bx	lr
 8005d04:	40012c00 	.word	0x40012c00
 8005d08:	40000400 	.word	0x40000400
 8005d0c:	40000800 	.word	0x40000800

08005d10 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005d10:	b480      	push	{r7}
 8005d12:	b087      	sub	sp, #28
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	6078      	str	r0, [r7, #4]
 8005d18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	6a1b      	ldr	r3, [r3, #32]
 8005d1e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	6a1b      	ldr	r3, [r3, #32]
 8005d24:	f023 0201 	bic.w	r2, r3, #1
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	685b      	ldr	r3, [r3, #4]
 8005d30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	699b      	ldr	r3, [r3, #24]
 8005d36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	f023 0303 	bic.w	r3, r3, #3
 8005d46:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005d48:	683b      	ldr	r3, [r7, #0]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	68fa      	ldr	r2, [r7, #12]
 8005d4e:	4313      	orrs	r3, r2
 8005d50:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005d52:	697b      	ldr	r3, [r7, #20]
 8005d54:	f023 0302 	bic.w	r3, r3, #2
 8005d58:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005d5a:	683b      	ldr	r3, [r7, #0]
 8005d5c:	689b      	ldr	r3, [r3, #8]
 8005d5e:	697a      	ldr	r2, [r7, #20]
 8005d60:	4313      	orrs	r3, r2
 8005d62:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	4a1c      	ldr	r2, [pc, #112]	@ (8005dd8 <TIM_OC1_SetConfig+0xc8>)
 8005d68:	4293      	cmp	r3, r2
 8005d6a:	d10c      	bne.n	8005d86 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005d6c:	697b      	ldr	r3, [r7, #20]
 8005d6e:	f023 0308 	bic.w	r3, r3, #8
 8005d72:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005d74:	683b      	ldr	r3, [r7, #0]
 8005d76:	68db      	ldr	r3, [r3, #12]
 8005d78:	697a      	ldr	r2, [r7, #20]
 8005d7a:	4313      	orrs	r3, r2
 8005d7c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005d7e:	697b      	ldr	r3, [r7, #20]
 8005d80:	f023 0304 	bic.w	r3, r3, #4
 8005d84:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	4a13      	ldr	r2, [pc, #76]	@ (8005dd8 <TIM_OC1_SetConfig+0xc8>)
 8005d8a:	4293      	cmp	r3, r2
 8005d8c:	d111      	bne.n	8005db2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005d8e:	693b      	ldr	r3, [r7, #16]
 8005d90:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005d94:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005d96:	693b      	ldr	r3, [r7, #16]
 8005d98:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005d9c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005d9e:	683b      	ldr	r3, [r7, #0]
 8005da0:	695b      	ldr	r3, [r3, #20]
 8005da2:	693a      	ldr	r2, [r7, #16]
 8005da4:	4313      	orrs	r3, r2
 8005da6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005da8:	683b      	ldr	r3, [r7, #0]
 8005daa:	699b      	ldr	r3, [r3, #24]
 8005dac:	693a      	ldr	r2, [r7, #16]
 8005dae:	4313      	orrs	r3, r2
 8005db0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	693a      	ldr	r2, [r7, #16]
 8005db6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	68fa      	ldr	r2, [r7, #12]
 8005dbc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005dbe:	683b      	ldr	r3, [r7, #0]
 8005dc0:	685a      	ldr	r2, [r3, #4]
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	697a      	ldr	r2, [r7, #20]
 8005dca:	621a      	str	r2, [r3, #32]
}
 8005dcc:	bf00      	nop
 8005dce:	371c      	adds	r7, #28
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	bc80      	pop	{r7}
 8005dd4:	4770      	bx	lr
 8005dd6:	bf00      	nop
 8005dd8:	40012c00 	.word	0x40012c00

08005ddc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005ddc:	b480      	push	{r7}
 8005dde:	b087      	sub	sp, #28
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	6078      	str	r0, [r7, #4]
 8005de4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	6a1b      	ldr	r3, [r3, #32]
 8005dea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	6a1b      	ldr	r3, [r3, #32]
 8005df0:	f023 0210 	bic.w	r2, r3, #16
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	685b      	ldr	r3, [r3, #4]
 8005dfc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	699b      	ldr	r3, [r3, #24]
 8005e02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005e0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e12:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005e14:	683b      	ldr	r3, [r7, #0]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	021b      	lsls	r3, r3, #8
 8005e1a:	68fa      	ldr	r2, [r7, #12]
 8005e1c:	4313      	orrs	r3, r2
 8005e1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005e20:	697b      	ldr	r3, [r7, #20]
 8005e22:	f023 0320 	bic.w	r3, r3, #32
 8005e26:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005e28:	683b      	ldr	r3, [r7, #0]
 8005e2a:	689b      	ldr	r3, [r3, #8]
 8005e2c:	011b      	lsls	r3, r3, #4
 8005e2e:	697a      	ldr	r2, [r7, #20]
 8005e30:	4313      	orrs	r3, r2
 8005e32:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	4a1d      	ldr	r2, [pc, #116]	@ (8005eac <TIM_OC2_SetConfig+0xd0>)
 8005e38:	4293      	cmp	r3, r2
 8005e3a:	d10d      	bne.n	8005e58 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005e3c:	697b      	ldr	r3, [r7, #20]
 8005e3e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005e42:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005e44:	683b      	ldr	r3, [r7, #0]
 8005e46:	68db      	ldr	r3, [r3, #12]
 8005e48:	011b      	lsls	r3, r3, #4
 8005e4a:	697a      	ldr	r2, [r7, #20]
 8005e4c:	4313      	orrs	r3, r2
 8005e4e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005e50:	697b      	ldr	r3, [r7, #20]
 8005e52:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005e56:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	4a14      	ldr	r2, [pc, #80]	@ (8005eac <TIM_OC2_SetConfig+0xd0>)
 8005e5c:	4293      	cmp	r3, r2
 8005e5e:	d113      	bne.n	8005e88 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005e60:	693b      	ldr	r3, [r7, #16]
 8005e62:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005e66:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005e68:	693b      	ldr	r3, [r7, #16]
 8005e6a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005e6e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005e70:	683b      	ldr	r3, [r7, #0]
 8005e72:	695b      	ldr	r3, [r3, #20]
 8005e74:	009b      	lsls	r3, r3, #2
 8005e76:	693a      	ldr	r2, [r7, #16]
 8005e78:	4313      	orrs	r3, r2
 8005e7a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005e7c:	683b      	ldr	r3, [r7, #0]
 8005e7e:	699b      	ldr	r3, [r3, #24]
 8005e80:	009b      	lsls	r3, r3, #2
 8005e82:	693a      	ldr	r2, [r7, #16]
 8005e84:	4313      	orrs	r3, r2
 8005e86:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	693a      	ldr	r2, [r7, #16]
 8005e8c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	68fa      	ldr	r2, [r7, #12]
 8005e92:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	685a      	ldr	r2, [r3, #4]
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	697a      	ldr	r2, [r7, #20]
 8005ea0:	621a      	str	r2, [r3, #32]
}
 8005ea2:	bf00      	nop
 8005ea4:	371c      	adds	r7, #28
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	bc80      	pop	{r7}
 8005eaa:	4770      	bx	lr
 8005eac:	40012c00 	.word	0x40012c00

08005eb0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005eb0:	b480      	push	{r7}
 8005eb2:	b087      	sub	sp, #28
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	6078      	str	r0, [r7, #4]
 8005eb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	6a1b      	ldr	r3, [r3, #32]
 8005ebe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	6a1b      	ldr	r3, [r3, #32]
 8005ec4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	685b      	ldr	r3, [r3, #4]
 8005ed0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	69db      	ldr	r3, [r3, #28]
 8005ed6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ede:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	f023 0303 	bic.w	r3, r3, #3
 8005ee6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005ee8:	683b      	ldr	r3, [r7, #0]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	68fa      	ldr	r2, [r7, #12]
 8005eee:	4313      	orrs	r3, r2
 8005ef0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005ef2:	697b      	ldr	r3, [r7, #20]
 8005ef4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005ef8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005efa:	683b      	ldr	r3, [r7, #0]
 8005efc:	689b      	ldr	r3, [r3, #8]
 8005efe:	021b      	lsls	r3, r3, #8
 8005f00:	697a      	ldr	r2, [r7, #20]
 8005f02:	4313      	orrs	r3, r2
 8005f04:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	4a1d      	ldr	r2, [pc, #116]	@ (8005f80 <TIM_OC3_SetConfig+0xd0>)
 8005f0a:	4293      	cmp	r3, r2
 8005f0c:	d10d      	bne.n	8005f2a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005f0e:	697b      	ldr	r3, [r7, #20]
 8005f10:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005f14:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005f16:	683b      	ldr	r3, [r7, #0]
 8005f18:	68db      	ldr	r3, [r3, #12]
 8005f1a:	021b      	lsls	r3, r3, #8
 8005f1c:	697a      	ldr	r2, [r7, #20]
 8005f1e:	4313      	orrs	r3, r2
 8005f20:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005f22:	697b      	ldr	r3, [r7, #20]
 8005f24:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005f28:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	4a14      	ldr	r2, [pc, #80]	@ (8005f80 <TIM_OC3_SetConfig+0xd0>)
 8005f2e:	4293      	cmp	r3, r2
 8005f30:	d113      	bne.n	8005f5a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005f32:	693b      	ldr	r3, [r7, #16]
 8005f34:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005f38:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005f3a:	693b      	ldr	r3, [r7, #16]
 8005f3c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005f40:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005f42:	683b      	ldr	r3, [r7, #0]
 8005f44:	695b      	ldr	r3, [r3, #20]
 8005f46:	011b      	lsls	r3, r3, #4
 8005f48:	693a      	ldr	r2, [r7, #16]
 8005f4a:	4313      	orrs	r3, r2
 8005f4c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005f4e:	683b      	ldr	r3, [r7, #0]
 8005f50:	699b      	ldr	r3, [r3, #24]
 8005f52:	011b      	lsls	r3, r3, #4
 8005f54:	693a      	ldr	r2, [r7, #16]
 8005f56:	4313      	orrs	r3, r2
 8005f58:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	693a      	ldr	r2, [r7, #16]
 8005f5e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	68fa      	ldr	r2, [r7, #12]
 8005f64:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005f66:	683b      	ldr	r3, [r7, #0]
 8005f68:	685a      	ldr	r2, [r3, #4]
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	697a      	ldr	r2, [r7, #20]
 8005f72:	621a      	str	r2, [r3, #32]
}
 8005f74:	bf00      	nop
 8005f76:	371c      	adds	r7, #28
 8005f78:	46bd      	mov	sp, r7
 8005f7a:	bc80      	pop	{r7}
 8005f7c:	4770      	bx	lr
 8005f7e:	bf00      	nop
 8005f80:	40012c00 	.word	0x40012c00

08005f84 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005f84:	b480      	push	{r7}
 8005f86:	b087      	sub	sp, #28
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	6078      	str	r0, [r7, #4]
 8005f8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	6a1b      	ldr	r3, [r3, #32]
 8005f92:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	6a1b      	ldr	r3, [r3, #32]
 8005f98:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	685b      	ldr	r3, [r3, #4]
 8005fa4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	69db      	ldr	r3, [r3, #28]
 8005faa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005fb2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005fba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005fbc:	683b      	ldr	r3, [r7, #0]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	021b      	lsls	r3, r3, #8
 8005fc2:	68fa      	ldr	r2, [r7, #12]
 8005fc4:	4313      	orrs	r3, r2
 8005fc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005fc8:	693b      	ldr	r3, [r7, #16]
 8005fca:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005fce:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005fd0:	683b      	ldr	r3, [r7, #0]
 8005fd2:	689b      	ldr	r3, [r3, #8]
 8005fd4:	031b      	lsls	r3, r3, #12
 8005fd6:	693a      	ldr	r2, [r7, #16]
 8005fd8:	4313      	orrs	r3, r2
 8005fda:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	4a0f      	ldr	r2, [pc, #60]	@ (800601c <TIM_OC4_SetConfig+0x98>)
 8005fe0:	4293      	cmp	r3, r2
 8005fe2:	d109      	bne.n	8005ff8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005fe4:	697b      	ldr	r3, [r7, #20]
 8005fe6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005fea:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005fec:	683b      	ldr	r3, [r7, #0]
 8005fee:	695b      	ldr	r3, [r3, #20]
 8005ff0:	019b      	lsls	r3, r3, #6
 8005ff2:	697a      	ldr	r2, [r7, #20]
 8005ff4:	4313      	orrs	r3, r2
 8005ff6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	697a      	ldr	r2, [r7, #20]
 8005ffc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	68fa      	ldr	r2, [r7, #12]
 8006002:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006004:	683b      	ldr	r3, [r7, #0]
 8006006:	685a      	ldr	r2, [r3, #4]
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	693a      	ldr	r2, [r7, #16]
 8006010:	621a      	str	r2, [r3, #32]
}
 8006012:	bf00      	nop
 8006014:	371c      	adds	r7, #28
 8006016:	46bd      	mov	sp, r7
 8006018:	bc80      	pop	{r7}
 800601a:	4770      	bx	lr
 800601c:	40012c00 	.word	0x40012c00

08006020 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006020:	b480      	push	{r7}
 8006022:	b087      	sub	sp, #28
 8006024:	af00      	add	r7, sp, #0
 8006026:	60f8      	str	r0, [r7, #12]
 8006028:	60b9      	str	r1, [r7, #8]
 800602a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	6a1b      	ldr	r3, [r3, #32]
 8006030:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	6a1b      	ldr	r3, [r3, #32]
 8006036:	f023 0201 	bic.w	r2, r3, #1
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	699b      	ldr	r3, [r3, #24]
 8006042:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006044:	693b      	ldr	r3, [r7, #16]
 8006046:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800604a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	011b      	lsls	r3, r3, #4
 8006050:	693a      	ldr	r2, [r7, #16]
 8006052:	4313      	orrs	r3, r2
 8006054:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006056:	697b      	ldr	r3, [r7, #20]
 8006058:	f023 030a 	bic.w	r3, r3, #10
 800605c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800605e:	697a      	ldr	r2, [r7, #20]
 8006060:	68bb      	ldr	r3, [r7, #8]
 8006062:	4313      	orrs	r3, r2
 8006064:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	693a      	ldr	r2, [r7, #16]
 800606a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	697a      	ldr	r2, [r7, #20]
 8006070:	621a      	str	r2, [r3, #32]
}
 8006072:	bf00      	nop
 8006074:	371c      	adds	r7, #28
 8006076:	46bd      	mov	sp, r7
 8006078:	bc80      	pop	{r7}
 800607a:	4770      	bx	lr

0800607c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800607c:	b480      	push	{r7}
 800607e:	b087      	sub	sp, #28
 8006080:	af00      	add	r7, sp, #0
 8006082:	60f8      	str	r0, [r7, #12]
 8006084:	60b9      	str	r1, [r7, #8]
 8006086:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	6a1b      	ldr	r3, [r3, #32]
 800608c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	6a1b      	ldr	r3, [r3, #32]
 8006092:	f023 0210 	bic.w	r2, r3, #16
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	699b      	ldr	r3, [r3, #24]
 800609e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80060a0:	693b      	ldr	r3, [r7, #16]
 80060a2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80060a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	031b      	lsls	r3, r3, #12
 80060ac:	693a      	ldr	r2, [r7, #16]
 80060ae:	4313      	orrs	r3, r2
 80060b0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80060b2:	697b      	ldr	r3, [r7, #20]
 80060b4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80060b8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80060ba:	68bb      	ldr	r3, [r7, #8]
 80060bc:	011b      	lsls	r3, r3, #4
 80060be:	697a      	ldr	r2, [r7, #20]
 80060c0:	4313      	orrs	r3, r2
 80060c2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	693a      	ldr	r2, [r7, #16]
 80060c8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	697a      	ldr	r2, [r7, #20]
 80060ce:	621a      	str	r2, [r3, #32]
}
 80060d0:	bf00      	nop
 80060d2:	371c      	adds	r7, #28
 80060d4:	46bd      	mov	sp, r7
 80060d6:	bc80      	pop	{r7}
 80060d8:	4770      	bx	lr

080060da <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80060da:	b480      	push	{r7}
 80060dc:	b085      	sub	sp, #20
 80060de:	af00      	add	r7, sp, #0
 80060e0:	6078      	str	r0, [r7, #4]
 80060e2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	689b      	ldr	r3, [r3, #8]
 80060e8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80060f0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80060f2:	683a      	ldr	r2, [r7, #0]
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	4313      	orrs	r3, r2
 80060f8:	f043 0307 	orr.w	r3, r3, #7
 80060fc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	68fa      	ldr	r2, [r7, #12]
 8006102:	609a      	str	r2, [r3, #8]
}
 8006104:	bf00      	nop
 8006106:	3714      	adds	r7, #20
 8006108:	46bd      	mov	sp, r7
 800610a:	bc80      	pop	{r7}
 800610c:	4770      	bx	lr

0800610e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800610e:	b480      	push	{r7}
 8006110:	b087      	sub	sp, #28
 8006112:	af00      	add	r7, sp, #0
 8006114:	60f8      	str	r0, [r7, #12]
 8006116:	60b9      	str	r1, [r7, #8]
 8006118:	607a      	str	r2, [r7, #4]
 800611a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	689b      	ldr	r3, [r3, #8]
 8006120:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006122:	697b      	ldr	r3, [r7, #20]
 8006124:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006128:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800612a:	683b      	ldr	r3, [r7, #0]
 800612c:	021a      	lsls	r2, r3, #8
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	431a      	orrs	r2, r3
 8006132:	68bb      	ldr	r3, [r7, #8]
 8006134:	4313      	orrs	r3, r2
 8006136:	697a      	ldr	r2, [r7, #20]
 8006138:	4313      	orrs	r3, r2
 800613a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	697a      	ldr	r2, [r7, #20]
 8006140:	609a      	str	r2, [r3, #8]
}
 8006142:	bf00      	nop
 8006144:	371c      	adds	r7, #28
 8006146:	46bd      	mov	sp, r7
 8006148:	bc80      	pop	{r7}
 800614a:	4770      	bx	lr

0800614c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800614c:	b480      	push	{r7}
 800614e:	b085      	sub	sp, #20
 8006150:	af00      	add	r7, sp, #0
 8006152:	6078      	str	r0, [r7, #4]
 8006154:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800615c:	2b01      	cmp	r3, #1
 800615e:	d101      	bne.n	8006164 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006160:	2302      	movs	r3, #2
 8006162:	e046      	b.n	80061f2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2201      	movs	r2, #1
 8006168:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2202      	movs	r2, #2
 8006170:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	685b      	ldr	r3, [r3, #4]
 800617a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	689b      	ldr	r3, [r3, #8]
 8006182:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800618a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800618c:	683b      	ldr	r3, [r7, #0]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	68fa      	ldr	r2, [r7, #12]
 8006192:	4313      	orrs	r3, r2
 8006194:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	68fa      	ldr	r2, [r7, #12]
 800619c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	4a16      	ldr	r2, [pc, #88]	@ (80061fc <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80061a4:	4293      	cmp	r3, r2
 80061a6:	d00e      	beq.n	80061c6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80061b0:	d009      	beq.n	80061c6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	4a12      	ldr	r2, [pc, #72]	@ (8006200 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80061b8:	4293      	cmp	r3, r2
 80061ba:	d004      	beq.n	80061c6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	4a10      	ldr	r2, [pc, #64]	@ (8006204 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80061c2:	4293      	cmp	r3, r2
 80061c4:	d10c      	bne.n	80061e0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80061c6:	68bb      	ldr	r3, [r7, #8]
 80061c8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80061cc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80061ce:	683b      	ldr	r3, [r7, #0]
 80061d0:	685b      	ldr	r3, [r3, #4]
 80061d2:	68ba      	ldr	r2, [r7, #8]
 80061d4:	4313      	orrs	r3, r2
 80061d6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	68ba      	ldr	r2, [r7, #8]
 80061de:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2201      	movs	r2, #1
 80061e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2200      	movs	r2, #0
 80061ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80061f0:	2300      	movs	r3, #0
}
 80061f2:	4618      	mov	r0, r3
 80061f4:	3714      	adds	r7, #20
 80061f6:	46bd      	mov	sp, r7
 80061f8:	bc80      	pop	{r7}
 80061fa:	4770      	bx	lr
 80061fc:	40012c00 	.word	0x40012c00
 8006200:	40000400 	.word	0x40000400
 8006204:	40000800 	.word	0x40000800

08006208 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006208:	b480      	push	{r7}
 800620a:	b083      	sub	sp, #12
 800620c:	af00      	add	r7, sp, #0
 800620e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006210:	bf00      	nop
 8006212:	370c      	adds	r7, #12
 8006214:	46bd      	mov	sp, r7
 8006216:	bc80      	pop	{r7}
 8006218:	4770      	bx	lr

0800621a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800621a:	b480      	push	{r7}
 800621c:	b083      	sub	sp, #12
 800621e:	af00      	add	r7, sp, #0
 8006220:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006222:	bf00      	nop
 8006224:	370c      	adds	r7, #12
 8006226:	46bd      	mov	sp, r7
 8006228:	bc80      	pop	{r7}
 800622a:	4770      	bx	lr

0800622c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800622c:	b580      	push	{r7, lr}
 800622e:	b082      	sub	sp, #8
 8006230:	af00      	add	r7, sp, #0
 8006232:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2b00      	cmp	r3, #0
 8006238:	d101      	bne.n	800623e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800623a:	2301      	movs	r3, #1
 800623c:	e042      	b.n	80062c4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006244:	b2db      	uxtb	r3, r3
 8006246:	2b00      	cmp	r3, #0
 8006248:	d106      	bne.n	8006258 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	2200      	movs	r2, #0
 800624e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006252:	6878      	ldr	r0, [r7, #4]
 8006254:	f7fb ffce 	bl	80021f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	2224      	movs	r2, #36	@ 0x24
 800625c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	68da      	ldr	r2, [r3, #12]
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800626e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006270:	6878      	ldr	r0, [r7, #4]
 8006272:	f000 f82b 	bl	80062cc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	691a      	ldr	r2, [r3, #16]
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006284:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	695a      	ldr	r2, [r3, #20]
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006294:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	68da      	ldr	r2, [r3, #12]
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80062a4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	2200      	movs	r2, #0
 80062aa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2220      	movs	r2, #32
 80062b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	2220      	movs	r2, #32
 80062b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2200      	movs	r2, #0
 80062c0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80062c2:	2300      	movs	r3, #0
}
 80062c4:	4618      	mov	r0, r3
 80062c6:	3708      	adds	r7, #8
 80062c8:	46bd      	mov	sp, r7
 80062ca:	bd80      	pop	{r7, pc}

080062cc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80062cc:	b580      	push	{r7, lr}
 80062ce:	b084      	sub	sp, #16
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	691b      	ldr	r3, [r3, #16]
 80062da:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	68da      	ldr	r2, [r3, #12]
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	430a      	orrs	r2, r1
 80062e8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	689a      	ldr	r2, [r3, #8]
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	691b      	ldr	r3, [r3, #16]
 80062f2:	431a      	orrs	r2, r3
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	695b      	ldr	r3, [r3, #20]
 80062f8:	4313      	orrs	r3, r2
 80062fa:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	68db      	ldr	r3, [r3, #12]
 8006302:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8006306:	f023 030c 	bic.w	r3, r3, #12
 800630a:	687a      	ldr	r2, [r7, #4]
 800630c:	6812      	ldr	r2, [r2, #0]
 800630e:	68b9      	ldr	r1, [r7, #8]
 8006310:	430b      	orrs	r3, r1
 8006312:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	695b      	ldr	r3, [r3, #20]
 800631a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	699a      	ldr	r2, [r3, #24]
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	430a      	orrs	r2, r1
 8006328:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	4a2c      	ldr	r2, [pc, #176]	@ (80063e0 <UART_SetConfig+0x114>)
 8006330:	4293      	cmp	r3, r2
 8006332:	d103      	bne.n	800633c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006334:	f7fe f9b4 	bl	80046a0 <HAL_RCC_GetPCLK2Freq>
 8006338:	60f8      	str	r0, [r7, #12]
 800633a:	e002      	b.n	8006342 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800633c:	f7fe f99c 	bl	8004678 <HAL_RCC_GetPCLK1Freq>
 8006340:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006342:	68fa      	ldr	r2, [r7, #12]
 8006344:	4613      	mov	r3, r2
 8006346:	009b      	lsls	r3, r3, #2
 8006348:	4413      	add	r3, r2
 800634a:	009a      	lsls	r2, r3, #2
 800634c:	441a      	add	r2, r3
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	685b      	ldr	r3, [r3, #4]
 8006352:	009b      	lsls	r3, r3, #2
 8006354:	fbb2 f3f3 	udiv	r3, r2, r3
 8006358:	4a22      	ldr	r2, [pc, #136]	@ (80063e4 <UART_SetConfig+0x118>)
 800635a:	fba2 2303 	umull	r2, r3, r2, r3
 800635e:	095b      	lsrs	r3, r3, #5
 8006360:	0119      	lsls	r1, r3, #4
 8006362:	68fa      	ldr	r2, [r7, #12]
 8006364:	4613      	mov	r3, r2
 8006366:	009b      	lsls	r3, r3, #2
 8006368:	4413      	add	r3, r2
 800636a:	009a      	lsls	r2, r3, #2
 800636c:	441a      	add	r2, r3
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	685b      	ldr	r3, [r3, #4]
 8006372:	009b      	lsls	r3, r3, #2
 8006374:	fbb2 f2f3 	udiv	r2, r2, r3
 8006378:	4b1a      	ldr	r3, [pc, #104]	@ (80063e4 <UART_SetConfig+0x118>)
 800637a:	fba3 0302 	umull	r0, r3, r3, r2
 800637e:	095b      	lsrs	r3, r3, #5
 8006380:	2064      	movs	r0, #100	@ 0x64
 8006382:	fb00 f303 	mul.w	r3, r0, r3
 8006386:	1ad3      	subs	r3, r2, r3
 8006388:	011b      	lsls	r3, r3, #4
 800638a:	3332      	adds	r3, #50	@ 0x32
 800638c:	4a15      	ldr	r2, [pc, #84]	@ (80063e4 <UART_SetConfig+0x118>)
 800638e:	fba2 2303 	umull	r2, r3, r2, r3
 8006392:	095b      	lsrs	r3, r3, #5
 8006394:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006398:	4419      	add	r1, r3
 800639a:	68fa      	ldr	r2, [r7, #12]
 800639c:	4613      	mov	r3, r2
 800639e:	009b      	lsls	r3, r3, #2
 80063a0:	4413      	add	r3, r2
 80063a2:	009a      	lsls	r2, r3, #2
 80063a4:	441a      	add	r2, r3
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	685b      	ldr	r3, [r3, #4]
 80063aa:	009b      	lsls	r3, r3, #2
 80063ac:	fbb2 f2f3 	udiv	r2, r2, r3
 80063b0:	4b0c      	ldr	r3, [pc, #48]	@ (80063e4 <UART_SetConfig+0x118>)
 80063b2:	fba3 0302 	umull	r0, r3, r3, r2
 80063b6:	095b      	lsrs	r3, r3, #5
 80063b8:	2064      	movs	r0, #100	@ 0x64
 80063ba:	fb00 f303 	mul.w	r3, r0, r3
 80063be:	1ad3      	subs	r3, r2, r3
 80063c0:	011b      	lsls	r3, r3, #4
 80063c2:	3332      	adds	r3, #50	@ 0x32
 80063c4:	4a07      	ldr	r2, [pc, #28]	@ (80063e4 <UART_SetConfig+0x118>)
 80063c6:	fba2 2303 	umull	r2, r3, r2, r3
 80063ca:	095b      	lsrs	r3, r3, #5
 80063cc:	f003 020f 	and.w	r2, r3, #15
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	440a      	add	r2, r1
 80063d6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80063d8:	bf00      	nop
 80063da:	3710      	adds	r7, #16
 80063dc:	46bd      	mov	sp, r7
 80063de:	bd80      	pop	{r7, pc}
 80063e0:	40013800 	.word	0x40013800
 80063e4:	51eb851f 	.word	0x51eb851f

080063e8 <__cvt>:
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80063ee:	461d      	mov	r5, r3
 80063f0:	bfbb      	ittet	lt
 80063f2:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 80063f6:	461d      	movlt	r5, r3
 80063f8:	2300      	movge	r3, #0
 80063fa:	232d      	movlt	r3, #45	@ 0x2d
 80063fc:	b088      	sub	sp, #32
 80063fe:	4614      	mov	r4, r2
 8006400:	bfb8      	it	lt
 8006402:	4614      	movlt	r4, r2
 8006404:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006406:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8006408:	7013      	strb	r3, [r2, #0]
 800640a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800640c:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8006410:	f023 0820 	bic.w	r8, r3, #32
 8006414:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006418:	d005      	beq.n	8006426 <__cvt+0x3e>
 800641a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800641e:	d100      	bne.n	8006422 <__cvt+0x3a>
 8006420:	3601      	adds	r6, #1
 8006422:	2302      	movs	r3, #2
 8006424:	e000      	b.n	8006428 <__cvt+0x40>
 8006426:	2303      	movs	r3, #3
 8006428:	aa07      	add	r2, sp, #28
 800642a:	9204      	str	r2, [sp, #16]
 800642c:	aa06      	add	r2, sp, #24
 800642e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8006432:	e9cd 3600 	strd	r3, r6, [sp]
 8006436:	4622      	mov	r2, r4
 8006438:	462b      	mov	r3, r5
 800643a:	f000 fe8d 	bl	8007158 <_dtoa_r>
 800643e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006442:	4607      	mov	r7, r0
 8006444:	d119      	bne.n	800647a <__cvt+0x92>
 8006446:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006448:	07db      	lsls	r3, r3, #31
 800644a:	d50e      	bpl.n	800646a <__cvt+0x82>
 800644c:	eb00 0906 	add.w	r9, r0, r6
 8006450:	2200      	movs	r2, #0
 8006452:	2300      	movs	r3, #0
 8006454:	4620      	mov	r0, r4
 8006456:	4629      	mov	r1, r5
 8006458:	f7fa faa6 	bl	80009a8 <__aeabi_dcmpeq>
 800645c:	b108      	cbz	r0, 8006462 <__cvt+0x7a>
 800645e:	f8cd 901c 	str.w	r9, [sp, #28]
 8006462:	2230      	movs	r2, #48	@ 0x30
 8006464:	9b07      	ldr	r3, [sp, #28]
 8006466:	454b      	cmp	r3, r9
 8006468:	d31e      	bcc.n	80064a8 <__cvt+0xc0>
 800646a:	4638      	mov	r0, r7
 800646c:	9b07      	ldr	r3, [sp, #28]
 800646e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8006470:	1bdb      	subs	r3, r3, r7
 8006472:	6013      	str	r3, [r2, #0]
 8006474:	b008      	add	sp, #32
 8006476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800647a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800647e:	eb00 0906 	add.w	r9, r0, r6
 8006482:	d1e5      	bne.n	8006450 <__cvt+0x68>
 8006484:	7803      	ldrb	r3, [r0, #0]
 8006486:	2b30      	cmp	r3, #48	@ 0x30
 8006488:	d10a      	bne.n	80064a0 <__cvt+0xb8>
 800648a:	2200      	movs	r2, #0
 800648c:	2300      	movs	r3, #0
 800648e:	4620      	mov	r0, r4
 8006490:	4629      	mov	r1, r5
 8006492:	f7fa fa89 	bl	80009a8 <__aeabi_dcmpeq>
 8006496:	b918      	cbnz	r0, 80064a0 <__cvt+0xb8>
 8006498:	f1c6 0601 	rsb	r6, r6, #1
 800649c:	f8ca 6000 	str.w	r6, [sl]
 80064a0:	f8da 3000 	ldr.w	r3, [sl]
 80064a4:	4499      	add	r9, r3
 80064a6:	e7d3      	b.n	8006450 <__cvt+0x68>
 80064a8:	1c59      	adds	r1, r3, #1
 80064aa:	9107      	str	r1, [sp, #28]
 80064ac:	701a      	strb	r2, [r3, #0]
 80064ae:	e7d9      	b.n	8006464 <__cvt+0x7c>

080064b0 <__exponent>:
 80064b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80064b2:	2900      	cmp	r1, #0
 80064b4:	bfb6      	itet	lt
 80064b6:	232d      	movlt	r3, #45	@ 0x2d
 80064b8:	232b      	movge	r3, #43	@ 0x2b
 80064ba:	4249      	neglt	r1, r1
 80064bc:	2909      	cmp	r1, #9
 80064be:	7002      	strb	r2, [r0, #0]
 80064c0:	7043      	strb	r3, [r0, #1]
 80064c2:	dd29      	ble.n	8006518 <__exponent+0x68>
 80064c4:	f10d 0307 	add.w	r3, sp, #7
 80064c8:	461d      	mov	r5, r3
 80064ca:	270a      	movs	r7, #10
 80064cc:	fbb1 f6f7 	udiv	r6, r1, r7
 80064d0:	461a      	mov	r2, r3
 80064d2:	fb07 1416 	mls	r4, r7, r6, r1
 80064d6:	3430      	adds	r4, #48	@ 0x30
 80064d8:	f802 4c01 	strb.w	r4, [r2, #-1]
 80064dc:	460c      	mov	r4, r1
 80064de:	2c63      	cmp	r4, #99	@ 0x63
 80064e0:	4631      	mov	r1, r6
 80064e2:	f103 33ff 	add.w	r3, r3, #4294967295
 80064e6:	dcf1      	bgt.n	80064cc <__exponent+0x1c>
 80064e8:	3130      	adds	r1, #48	@ 0x30
 80064ea:	1e94      	subs	r4, r2, #2
 80064ec:	f803 1c01 	strb.w	r1, [r3, #-1]
 80064f0:	4623      	mov	r3, r4
 80064f2:	1c41      	adds	r1, r0, #1
 80064f4:	42ab      	cmp	r3, r5
 80064f6:	d30a      	bcc.n	800650e <__exponent+0x5e>
 80064f8:	f10d 0309 	add.w	r3, sp, #9
 80064fc:	1a9b      	subs	r3, r3, r2
 80064fe:	42ac      	cmp	r4, r5
 8006500:	bf88      	it	hi
 8006502:	2300      	movhi	r3, #0
 8006504:	3302      	adds	r3, #2
 8006506:	4403      	add	r3, r0
 8006508:	1a18      	subs	r0, r3, r0
 800650a:	b003      	add	sp, #12
 800650c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800650e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006512:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006516:	e7ed      	b.n	80064f4 <__exponent+0x44>
 8006518:	2330      	movs	r3, #48	@ 0x30
 800651a:	3130      	adds	r1, #48	@ 0x30
 800651c:	7083      	strb	r3, [r0, #2]
 800651e:	70c1      	strb	r1, [r0, #3]
 8006520:	1d03      	adds	r3, r0, #4
 8006522:	e7f1      	b.n	8006508 <__exponent+0x58>

08006524 <_printf_float>:
 8006524:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006528:	b091      	sub	sp, #68	@ 0x44
 800652a:	460c      	mov	r4, r1
 800652c:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8006530:	4616      	mov	r6, r2
 8006532:	461f      	mov	r7, r3
 8006534:	4605      	mov	r5, r0
 8006536:	f000 fce1 	bl	8006efc <_localeconv_r>
 800653a:	6803      	ldr	r3, [r0, #0]
 800653c:	4618      	mov	r0, r3
 800653e:	9308      	str	r3, [sp, #32]
 8006540:	f7f9 fe06 	bl	8000150 <strlen>
 8006544:	2300      	movs	r3, #0
 8006546:	930e      	str	r3, [sp, #56]	@ 0x38
 8006548:	f8d8 3000 	ldr.w	r3, [r8]
 800654c:	9009      	str	r0, [sp, #36]	@ 0x24
 800654e:	3307      	adds	r3, #7
 8006550:	f023 0307 	bic.w	r3, r3, #7
 8006554:	f103 0208 	add.w	r2, r3, #8
 8006558:	f894 a018 	ldrb.w	sl, [r4, #24]
 800655c:	f8d4 b000 	ldr.w	fp, [r4]
 8006560:	f8c8 2000 	str.w	r2, [r8]
 8006564:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006568:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800656c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800656e:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8006572:	f04f 32ff 	mov.w	r2, #4294967295
 8006576:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800657a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800657e:	4b9c      	ldr	r3, [pc, #624]	@ (80067f0 <_printf_float+0x2cc>)
 8006580:	f7fa fa44 	bl	8000a0c <__aeabi_dcmpun>
 8006584:	bb70      	cbnz	r0, 80065e4 <_printf_float+0xc0>
 8006586:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800658a:	f04f 32ff 	mov.w	r2, #4294967295
 800658e:	4b98      	ldr	r3, [pc, #608]	@ (80067f0 <_printf_float+0x2cc>)
 8006590:	f7fa fa1e 	bl	80009d0 <__aeabi_dcmple>
 8006594:	bb30      	cbnz	r0, 80065e4 <_printf_float+0xc0>
 8006596:	2200      	movs	r2, #0
 8006598:	2300      	movs	r3, #0
 800659a:	4640      	mov	r0, r8
 800659c:	4649      	mov	r1, r9
 800659e:	f7fa fa0d 	bl	80009bc <__aeabi_dcmplt>
 80065a2:	b110      	cbz	r0, 80065aa <_printf_float+0x86>
 80065a4:	232d      	movs	r3, #45	@ 0x2d
 80065a6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80065aa:	4a92      	ldr	r2, [pc, #584]	@ (80067f4 <_printf_float+0x2d0>)
 80065ac:	4b92      	ldr	r3, [pc, #584]	@ (80067f8 <_printf_float+0x2d4>)
 80065ae:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80065b2:	bf8c      	ite	hi
 80065b4:	4690      	movhi	r8, r2
 80065b6:	4698      	movls	r8, r3
 80065b8:	2303      	movs	r3, #3
 80065ba:	f04f 0900 	mov.w	r9, #0
 80065be:	6123      	str	r3, [r4, #16]
 80065c0:	f02b 0304 	bic.w	r3, fp, #4
 80065c4:	6023      	str	r3, [r4, #0]
 80065c6:	4633      	mov	r3, r6
 80065c8:	4621      	mov	r1, r4
 80065ca:	4628      	mov	r0, r5
 80065cc:	9700      	str	r7, [sp, #0]
 80065ce:	aa0f      	add	r2, sp, #60	@ 0x3c
 80065d0:	f000 f9d4 	bl	800697c <_printf_common>
 80065d4:	3001      	adds	r0, #1
 80065d6:	f040 8090 	bne.w	80066fa <_printf_float+0x1d6>
 80065da:	f04f 30ff 	mov.w	r0, #4294967295
 80065de:	b011      	add	sp, #68	@ 0x44
 80065e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065e4:	4642      	mov	r2, r8
 80065e6:	464b      	mov	r3, r9
 80065e8:	4640      	mov	r0, r8
 80065ea:	4649      	mov	r1, r9
 80065ec:	f7fa fa0e 	bl	8000a0c <__aeabi_dcmpun>
 80065f0:	b148      	cbz	r0, 8006606 <_printf_float+0xe2>
 80065f2:	464b      	mov	r3, r9
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	bfb8      	it	lt
 80065f8:	232d      	movlt	r3, #45	@ 0x2d
 80065fa:	4a80      	ldr	r2, [pc, #512]	@ (80067fc <_printf_float+0x2d8>)
 80065fc:	bfb8      	it	lt
 80065fe:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006602:	4b7f      	ldr	r3, [pc, #508]	@ (8006800 <_printf_float+0x2dc>)
 8006604:	e7d3      	b.n	80065ae <_printf_float+0x8a>
 8006606:	6863      	ldr	r3, [r4, #4]
 8006608:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 800660c:	1c5a      	adds	r2, r3, #1
 800660e:	d13f      	bne.n	8006690 <_printf_float+0x16c>
 8006610:	2306      	movs	r3, #6
 8006612:	6063      	str	r3, [r4, #4]
 8006614:	2200      	movs	r2, #0
 8006616:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800661a:	6023      	str	r3, [r4, #0]
 800661c:	9206      	str	r2, [sp, #24]
 800661e:	aa0e      	add	r2, sp, #56	@ 0x38
 8006620:	e9cd a204 	strd	sl, r2, [sp, #16]
 8006624:	aa0d      	add	r2, sp, #52	@ 0x34
 8006626:	9203      	str	r2, [sp, #12]
 8006628:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 800662c:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8006630:	6863      	ldr	r3, [r4, #4]
 8006632:	4642      	mov	r2, r8
 8006634:	9300      	str	r3, [sp, #0]
 8006636:	4628      	mov	r0, r5
 8006638:	464b      	mov	r3, r9
 800663a:	910a      	str	r1, [sp, #40]	@ 0x28
 800663c:	f7ff fed4 	bl	80063e8 <__cvt>
 8006640:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006642:	4680      	mov	r8, r0
 8006644:	2947      	cmp	r1, #71	@ 0x47
 8006646:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8006648:	d128      	bne.n	800669c <_printf_float+0x178>
 800664a:	1cc8      	adds	r0, r1, #3
 800664c:	db02      	blt.n	8006654 <_printf_float+0x130>
 800664e:	6863      	ldr	r3, [r4, #4]
 8006650:	4299      	cmp	r1, r3
 8006652:	dd40      	ble.n	80066d6 <_printf_float+0x1b2>
 8006654:	f1aa 0a02 	sub.w	sl, sl, #2
 8006658:	fa5f fa8a 	uxtb.w	sl, sl
 800665c:	4652      	mov	r2, sl
 800665e:	3901      	subs	r1, #1
 8006660:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006664:	910d      	str	r1, [sp, #52]	@ 0x34
 8006666:	f7ff ff23 	bl	80064b0 <__exponent>
 800666a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800666c:	4681      	mov	r9, r0
 800666e:	1813      	adds	r3, r2, r0
 8006670:	2a01      	cmp	r2, #1
 8006672:	6123      	str	r3, [r4, #16]
 8006674:	dc02      	bgt.n	800667c <_printf_float+0x158>
 8006676:	6822      	ldr	r2, [r4, #0]
 8006678:	07d2      	lsls	r2, r2, #31
 800667a:	d501      	bpl.n	8006680 <_printf_float+0x15c>
 800667c:	3301      	adds	r3, #1
 800667e:	6123      	str	r3, [r4, #16]
 8006680:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8006684:	2b00      	cmp	r3, #0
 8006686:	d09e      	beq.n	80065c6 <_printf_float+0xa2>
 8006688:	232d      	movs	r3, #45	@ 0x2d
 800668a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800668e:	e79a      	b.n	80065c6 <_printf_float+0xa2>
 8006690:	2947      	cmp	r1, #71	@ 0x47
 8006692:	d1bf      	bne.n	8006614 <_printf_float+0xf0>
 8006694:	2b00      	cmp	r3, #0
 8006696:	d1bd      	bne.n	8006614 <_printf_float+0xf0>
 8006698:	2301      	movs	r3, #1
 800669a:	e7ba      	b.n	8006612 <_printf_float+0xee>
 800669c:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80066a0:	d9dc      	bls.n	800665c <_printf_float+0x138>
 80066a2:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80066a6:	d118      	bne.n	80066da <_printf_float+0x1b6>
 80066a8:	2900      	cmp	r1, #0
 80066aa:	6863      	ldr	r3, [r4, #4]
 80066ac:	dd0b      	ble.n	80066c6 <_printf_float+0x1a2>
 80066ae:	6121      	str	r1, [r4, #16]
 80066b0:	b913      	cbnz	r3, 80066b8 <_printf_float+0x194>
 80066b2:	6822      	ldr	r2, [r4, #0]
 80066b4:	07d0      	lsls	r0, r2, #31
 80066b6:	d502      	bpl.n	80066be <_printf_float+0x19a>
 80066b8:	3301      	adds	r3, #1
 80066ba:	440b      	add	r3, r1
 80066bc:	6123      	str	r3, [r4, #16]
 80066be:	f04f 0900 	mov.w	r9, #0
 80066c2:	65a1      	str	r1, [r4, #88]	@ 0x58
 80066c4:	e7dc      	b.n	8006680 <_printf_float+0x15c>
 80066c6:	b913      	cbnz	r3, 80066ce <_printf_float+0x1aa>
 80066c8:	6822      	ldr	r2, [r4, #0]
 80066ca:	07d2      	lsls	r2, r2, #31
 80066cc:	d501      	bpl.n	80066d2 <_printf_float+0x1ae>
 80066ce:	3302      	adds	r3, #2
 80066d0:	e7f4      	b.n	80066bc <_printf_float+0x198>
 80066d2:	2301      	movs	r3, #1
 80066d4:	e7f2      	b.n	80066bc <_printf_float+0x198>
 80066d6:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80066da:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80066dc:	4299      	cmp	r1, r3
 80066de:	db05      	blt.n	80066ec <_printf_float+0x1c8>
 80066e0:	6823      	ldr	r3, [r4, #0]
 80066e2:	6121      	str	r1, [r4, #16]
 80066e4:	07d8      	lsls	r0, r3, #31
 80066e6:	d5ea      	bpl.n	80066be <_printf_float+0x19a>
 80066e8:	1c4b      	adds	r3, r1, #1
 80066ea:	e7e7      	b.n	80066bc <_printf_float+0x198>
 80066ec:	2900      	cmp	r1, #0
 80066ee:	bfcc      	ite	gt
 80066f0:	2201      	movgt	r2, #1
 80066f2:	f1c1 0202 	rsble	r2, r1, #2
 80066f6:	4413      	add	r3, r2
 80066f8:	e7e0      	b.n	80066bc <_printf_float+0x198>
 80066fa:	6823      	ldr	r3, [r4, #0]
 80066fc:	055a      	lsls	r2, r3, #21
 80066fe:	d407      	bmi.n	8006710 <_printf_float+0x1ec>
 8006700:	6923      	ldr	r3, [r4, #16]
 8006702:	4642      	mov	r2, r8
 8006704:	4631      	mov	r1, r6
 8006706:	4628      	mov	r0, r5
 8006708:	47b8      	blx	r7
 800670a:	3001      	adds	r0, #1
 800670c:	d12b      	bne.n	8006766 <_printf_float+0x242>
 800670e:	e764      	b.n	80065da <_printf_float+0xb6>
 8006710:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006714:	f240 80dc 	bls.w	80068d0 <_printf_float+0x3ac>
 8006718:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800671c:	2200      	movs	r2, #0
 800671e:	2300      	movs	r3, #0
 8006720:	f7fa f942 	bl	80009a8 <__aeabi_dcmpeq>
 8006724:	2800      	cmp	r0, #0
 8006726:	d033      	beq.n	8006790 <_printf_float+0x26c>
 8006728:	2301      	movs	r3, #1
 800672a:	4631      	mov	r1, r6
 800672c:	4628      	mov	r0, r5
 800672e:	4a35      	ldr	r2, [pc, #212]	@ (8006804 <_printf_float+0x2e0>)
 8006730:	47b8      	blx	r7
 8006732:	3001      	adds	r0, #1
 8006734:	f43f af51 	beq.w	80065da <_printf_float+0xb6>
 8006738:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 800673c:	4543      	cmp	r3, r8
 800673e:	db02      	blt.n	8006746 <_printf_float+0x222>
 8006740:	6823      	ldr	r3, [r4, #0]
 8006742:	07d8      	lsls	r0, r3, #31
 8006744:	d50f      	bpl.n	8006766 <_printf_float+0x242>
 8006746:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800674a:	4631      	mov	r1, r6
 800674c:	4628      	mov	r0, r5
 800674e:	47b8      	blx	r7
 8006750:	3001      	adds	r0, #1
 8006752:	f43f af42 	beq.w	80065da <_printf_float+0xb6>
 8006756:	f04f 0900 	mov.w	r9, #0
 800675a:	f108 38ff 	add.w	r8, r8, #4294967295
 800675e:	f104 0a1a 	add.w	sl, r4, #26
 8006762:	45c8      	cmp	r8, r9
 8006764:	dc09      	bgt.n	800677a <_printf_float+0x256>
 8006766:	6823      	ldr	r3, [r4, #0]
 8006768:	079b      	lsls	r3, r3, #30
 800676a:	f100 8102 	bmi.w	8006972 <_printf_float+0x44e>
 800676e:	68e0      	ldr	r0, [r4, #12]
 8006770:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006772:	4298      	cmp	r0, r3
 8006774:	bfb8      	it	lt
 8006776:	4618      	movlt	r0, r3
 8006778:	e731      	b.n	80065de <_printf_float+0xba>
 800677a:	2301      	movs	r3, #1
 800677c:	4652      	mov	r2, sl
 800677e:	4631      	mov	r1, r6
 8006780:	4628      	mov	r0, r5
 8006782:	47b8      	blx	r7
 8006784:	3001      	adds	r0, #1
 8006786:	f43f af28 	beq.w	80065da <_printf_float+0xb6>
 800678a:	f109 0901 	add.w	r9, r9, #1
 800678e:	e7e8      	b.n	8006762 <_printf_float+0x23e>
 8006790:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006792:	2b00      	cmp	r3, #0
 8006794:	dc38      	bgt.n	8006808 <_printf_float+0x2e4>
 8006796:	2301      	movs	r3, #1
 8006798:	4631      	mov	r1, r6
 800679a:	4628      	mov	r0, r5
 800679c:	4a19      	ldr	r2, [pc, #100]	@ (8006804 <_printf_float+0x2e0>)
 800679e:	47b8      	blx	r7
 80067a0:	3001      	adds	r0, #1
 80067a2:	f43f af1a 	beq.w	80065da <_printf_float+0xb6>
 80067a6:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 80067aa:	ea59 0303 	orrs.w	r3, r9, r3
 80067ae:	d102      	bne.n	80067b6 <_printf_float+0x292>
 80067b0:	6823      	ldr	r3, [r4, #0]
 80067b2:	07d9      	lsls	r1, r3, #31
 80067b4:	d5d7      	bpl.n	8006766 <_printf_float+0x242>
 80067b6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80067ba:	4631      	mov	r1, r6
 80067bc:	4628      	mov	r0, r5
 80067be:	47b8      	blx	r7
 80067c0:	3001      	adds	r0, #1
 80067c2:	f43f af0a 	beq.w	80065da <_printf_float+0xb6>
 80067c6:	f04f 0a00 	mov.w	sl, #0
 80067ca:	f104 0b1a 	add.w	fp, r4, #26
 80067ce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80067d0:	425b      	negs	r3, r3
 80067d2:	4553      	cmp	r3, sl
 80067d4:	dc01      	bgt.n	80067da <_printf_float+0x2b6>
 80067d6:	464b      	mov	r3, r9
 80067d8:	e793      	b.n	8006702 <_printf_float+0x1de>
 80067da:	2301      	movs	r3, #1
 80067dc:	465a      	mov	r2, fp
 80067de:	4631      	mov	r1, r6
 80067e0:	4628      	mov	r0, r5
 80067e2:	47b8      	blx	r7
 80067e4:	3001      	adds	r0, #1
 80067e6:	f43f aef8 	beq.w	80065da <_printf_float+0xb6>
 80067ea:	f10a 0a01 	add.w	sl, sl, #1
 80067ee:	e7ee      	b.n	80067ce <_printf_float+0x2aa>
 80067f0:	7fefffff 	.word	0x7fefffff
 80067f4:	0800ac6e 	.word	0x0800ac6e
 80067f8:	0800ac6a 	.word	0x0800ac6a
 80067fc:	0800ac76 	.word	0x0800ac76
 8006800:	0800ac72 	.word	0x0800ac72
 8006804:	0800ac7a 	.word	0x0800ac7a
 8006808:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800680a:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800680e:	4553      	cmp	r3, sl
 8006810:	bfa8      	it	ge
 8006812:	4653      	movge	r3, sl
 8006814:	2b00      	cmp	r3, #0
 8006816:	4699      	mov	r9, r3
 8006818:	dc36      	bgt.n	8006888 <_printf_float+0x364>
 800681a:	f04f 0b00 	mov.w	fp, #0
 800681e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006822:	f104 021a 	add.w	r2, r4, #26
 8006826:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006828:	930a      	str	r3, [sp, #40]	@ 0x28
 800682a:	eba3 0309 	sub.w	r3, r3, r9
 800682e:	455b      	cmp	r3, fp
 8006830:	dc31      	bgt.n	8006896 <_printf_float+0x372>
 8006832:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006834:	459a      	cmp	sl, r3
 8006836:	dc3a      	bgt.n	80068ae <_printf_float+0x38a>
 8006838:	6823      	ldr	r3, [r4, #0]
 800683a:	07da      	lsls	r2, r3, #31
 800683c:	d437      	bmi.n	80068ae <_printf_float+0x38a>
 800683e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006840:	ebaa 0903 	sub.w	r9, sl, r3
 8006844:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006846:	ebaa 0303 	sub.w	r3, sl, r3
 800684a:	4599      	cmp	r9, r3
 800684c:	bfa8      	it	ge
 800684e:	4699      	movge	r9, r3
 8006850:	f1b9 0f00 	cmp.w	r9, #0
 8006854:	dc33      	bgt.n	80068be <_printf_float+0x39a>
 8006856:	f04f 0800 	mov.w	r8, #0
 800685a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800685e:	f104 0b1a 	add.w	fp, r4, #26
 8006862:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006864:	ebaa 0303 	sub.w	r3, sl, r3
 8006868:	eba3 0309 	sub.w	r3, r3, r9
 800686c:	4543      	cmp	r3, r8
 800686e:	f77f af7a 	ble.w	8006766 <_printf_float+0x242>
 8006872:	2301      	movs	r3, #1
 8006874:	465a      	mov	r2, fp
 8006876:	4631      	mov	r1, r6
 8006878:	4628      	mov	r0, r5
 800687a:	47b8      	blx	r7
 800687c:	3001      	adds	r0, #1
 800687e:	f43f aeac 	beq.w	80065da <_printf_float+0xb6>
 8006882:	f108 0801 	add.w	r8, r8, #1
 8006886:	e7ec      	b.n	8006862 <_printf_float+0x33e>
 8006888:	4642      	mov	r2, r8
 800688a:	4631      	mov	r1, r6
 800688c:	4628      	mov	r0, r5
 800688e:	47b8      	blx	r7
 8006890:	3001      	adds	r0, #1
 8006892:	d1c2      	bne.n	800681a <_printf_float+0x2f6>
 8006894:	e6a1      	b.n	80065da <_printf_float+0xb6>
 8006896:	2301      	movs	r3, #1
 8006898:	4631      	mov	r1, r6
 800689a:	4628      	mov	r0, r5
 800689c:	920a      	str	r2, [sp, #40]	@ 0x28
 800689e:	47b8      	blx	r7
 80068a0:	3001      	adds	r0, #1
 80068a2:	f43f ae9a 	beq.w	80065da <_printf_float+0xb6>
 80068a6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80068a8:	f10b 0b01 	add.w	fp, fp, #1
 80068ac:	e7bb      	b.n	8006826 <_printf_float+0x302>
 80068ae:	4631      	mov	r1, r6
 80068b0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80068b4:	4628      	mov	r0, r5
 80068b6:	47b8      	blx	r7
 80068b8:	3001      	adds	r0, #1
 80068ba:	d1c0      	bne.n	800683e <_printf_float+0x31a>
 80068bc:	e68d      	b.n	80065da <_printf_float+0xb6>
 80068be:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80068c0:	464b      	mov	r3, r9
 80068c2:	4631      	mov	r1, r6
 80068c4:	4628      	mov	r0, r5
 80068c6:	4442      	add	r2, r8
 80068c8:	47b8      	blx	r7
 80068ca:	3001      	adds	r0, #1
 80068cc:	d1c3      	bne.n	8006856 <_printf_float+0x332>
 80068ce:	e684      	b.n	80065da <_printf_float+0xb6>
 80068d0:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80068d4:	f1ba 0f01 	cmp.w	sl, #1
 80068d8:	dc01      	bgt.n	80068de <_printf_float+0x3ba>
 80068da:	07db      	lsls	r3, r3, #31
 80068dc:	d536      	bpl.n	800694c <_printf_float+0x428>
 80068de:	2301      	movs	r3, #1
 80068e0:	4642      	mov	r2, r8
 80068e2:	4631      	mov	r1, r6
 80068e4:	4628      	mov	r0, r5
 80068e6:	47b8      	blx	r7
 80068e8:	3001      	adds	r0, #1
 80068ea:	f43f ae76 	beq.w	80065da <_printf_float+0xb6>
 80068ee:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80068f2:	4631      	mov	r1, r6
 80068f4:	4628      	mov	r0, r5
 80068f6:	47b8      	blx	r7
 80068f8:	3001      	adds	r0, #1
 80068fa:	f43f ae6e 	beq.w	80065da <_printf_float+0xb6>
 80068fe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006902:	2200      	movs	r2, #0
 8006904:	2300      	movs	r3, #0
 8006906:	f10a 3aff 	add.w	sl, sl, #4294967295
 800690a:	f7fa f84d 	bl	80009a8 <__aeabi_dcmpeq>
 800690e:	b9c0      	cbnz	r0, 8006942 <_printf_float+0x41e>
 8006910:	4653      	mov	r3, sl
 8006912:	f108 0201 	add.w	r2, r8, #1
 8006916:	4631      	mov	r1, r6
 8006918:	4628      	mov	r0, r5
 800691a:	47b8      	blx	r7
 800691c:	3001      	adds	r0, #1
 800691e:	d10c      	bne.n	800693a <_printf_float+0x416>
 8006920:	e65b      	b.n	80065da <_printf_float+0xb6>
 8006922:	2301      	movs	r3, #1
 8006924:	465a      	mov	r2, fp
 8006926:	4631      	mov	r1, r6
 8006928:	4628      	mov	r0, r5
 800692a:	47b8      	blx	r7
 800692c:	3001      	adds	r0, #1
 800692e:	f43f ae54 	beq.w	80065da <_printf_float+0xb6>
 8006932:	f108 0801 	add.w	r8, r8, #1
 8006936:	45d0      	cmp	r8, sl
 8006938:	dbf3      	blt.n	8006922 <_printf_float+0x3fe>
 800693a:	464b      	mov	r3, r9
 800693c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006940:	e6e0      	b.n	8006704 <_printf_float+0x1e0>
 8006942:	f04f 0800 	mov.w	r8, #0
 8006946:	f104 0b1a 	add.w	fp, r4, #26
 800694a:	e7f4      	b.n	8006936 <_printf_float+0x412>
 800694c:	2301      	movs	r3, #1
 800694e:	4642      	mov	r2, r8
 8006950:	e7e1      	b.n	8006916 <_printf_float+0x3f2>
 8006952:	2301      	movs	r3, #1
 8006954:	464a      	mov	r2, r9
 8006956:	4631      	mov	r1, r6
 8006958:	4628      	mov	r0, r5
 800695a:	47b8      	blx	r7
 800695c:	3001      	adds	r0, #1
 800695e:	f43f ae3c 	beq.w	80065da <_printf_float+0xb6>
 8006962:	f108 0801 	add.w	r8, r8, #1
 8006966:	68e3      	ldr	r3, [r4, #12]
 8006968:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800696a:	1a5b      	subs	r3, r3, r1
 800696c:	4543      	cmp	r3, r8
 800696e:	dcf0      	bgt.n	8006952 <_printf_float+0x42e>
 8006970:	e6fd      	b.n	800676e <_printf_float+0x24a>
 8006972:	f04f 0800 	mov.w	r8, #0
 8006976:	f104 0919 	add.w	r9, r4, #25
 800697a:	e7f4      	b.n	8006966 <_printf_float+0x442>

0800697c <_printf_common>:
 800697c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006980:	4616      	mov	r6, r2
 8006982:	4698      	mov	r8, r3
 8006984:	688a      	ldr	r2, [r1, #8]
 8006986:	690b      	ldr	r3, [r1, #16]
 8006988:	4607      	mov	r7, r0
 800698a:	4293      	cmp	r3, r2
 800698c:	bfb8      	it	lt
 800698e:	4613      	movlt	r3, r2
 8006990:	6033      	str	r3, [r6, #0]
 8006992:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006996:	460c      	mov	r4, r1
 8006998:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800699c:	b10a      	cbz	r2, 80069a2 <_printf_common+0x26>
 800699e:	3301      	adds	r3, #1
 80069a0:	6033      	str	r3, [r6, #0]
 80069a2:	6823      	ldr	r3, [r4, #0]
 80069a4:	0699      	lsls	r1, r3, #26
 80069a6:	bf42      	ittt	mi
 80069a8:	6833      	ldrmi	r3, [r6, #0]
 80069aa:	3302      	addmi	r3, #2
 80069ac:	6033      	strmi	r3, [r6, #0]
 80069ae:	6825      	ldr	r5, [r4, #0]
 80069b0:	f015 0506 	ands.w	r5, r5, #6
 80069b4:	d106      	bne.n	80069c4 <_printf_common+0x48>
 80069b6:	f104 0a19 	add.w	sl, r4, #25
 80069ba:	68e3      	ldr	r3, [r4, #12]
 80069bc:	6832      	ldr	r2, [r6, #0]
 80069be:	1a9b      	subs	r3, r3, r2
 80069c0:	42ab      	cmp	r3, r5
 80069c2:	dc2b      	bgt.n	8006a1c <_printf_common+0xa0>
 80069c4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80069c8:	6822      	ldr	r2, [r4, #0]
 80069ca:	3b00      	subs	r3, #0
 80069cc:	bf18      	it	ne
 80069ce:	2301      	movne	r3, #1
 80069d0:	0692      	lsls	r2, r2, #26
 80069d2:	d430      	bmi.n	8006a36 <_printf_common+0xba>
 80069d4:	4641      	mov	r1, r8
 80069d6:	4638      	mov	r0, r7
 80069d8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80069dc:	47c8      	blx	r9
 80069de:	3001      	adds	r0, #1
 80069e0:	d023      	beq.n	8006a2a <_printf_common+0xae>
 80069e2:	6823      	ldr	r3, [r4, #0]
 80069e4:	6922      	ldr	r2, [r4, #16]
 80069e6:	f003 0306 	and.w	r3, r3, #6
 80069ea:	2b04      	cmp	r3, #4
 80069ec:	bf14      	ite	ne
 80069ee:	2500      	movne	r5, #0
 80069f0:	6833      	ldreq	r3, [r6, #0]
 80069f2:	f04f 0600 	mov.w	r6, #0
 80069f6:	bf08      	it	eq
 80069f8:	68e5      	ldreq	r5, [r4, #12]
 80069fa:	f104 041a 	add.w	r4, r4, #26
 80069fe:	bf08      	it	eq
 8006a00:	1aed      	subeq	r5, r5, r3
 8006a02:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8006a06:	bf08      	it	eq
 8006a08:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006a0c:	4293      	cmp	r3, r2
 8006a0e:	bfc4      	itt	gt
 8006a10:	1a9b      	subgt	r3, r3, r2
 8006a12:	18ed      	addgt	r5, r5, r3
 8006a14:	42b5      	cmp	r5, r6
 8006a16:	d11a      	bne.n	8006a4e <_printf_common+0xd2>
 8006a18:	2000      	movs	r0, #0
 8006a1a:	e008      	b.n	8006a2e <_printf_common+0xb2>
 8006a1c:	2301      	movs	r3, #1
 8006a1e:	4652      	mov	r2, sl
 8006a20:	4641      	mov	r1, r8
 8006a22:	4638      	mov	r0, r7
 8006a24:	47c8      	blx	r9
 8006a26:	3001      	adds	r0, #1
 8006a28:	d103      	bne.n	8006a32 <_printf_common+0xb6>
 8006a2a:	f04f 30ff 	mov.w	r0, #4294967295
 8006a2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a32:	3501      	adds	r5, #1
 8006a34:	e7c1      	b.n	80069ba <_printf_common+0x3e>
 8006a36:	2030      	movs	r0, #48	@ 0x30
 8006a38:	18e1      	adds	r1, r4, r3
 8006a3a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006a3e:	1c5a      	adds	r2, r3, #1
 8006a40:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006a44:	4422      	add	r2, r4
 8006a46:	3302      	adds	r3, #2
 8006a48:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006a4c:	e7c2      	b.n	80069d4 <_printf_common+0x58>
 8006a4e:	2301      	movs	r3, #1
 8006a50:	4622      	mov	r2, r4
 8006a52:	4641      	mov	r1, r8
 8006a54:	4638      	mov	r0, r7
 8006a56:	47c8      	blx	r9
 8006a58:	3001      	adds	r0, #1
 8006a5a:	d0e6      	beq.n	8006a2a <_printf_common+0xae>
 8006a5c:	3601      	adds	r6, #1
 8006a5e:	e7d9      	b.n	8006a14 <_printf_common+0x98>

08006a60 <_printf_i>:
 8006a60:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006a64:	7e0f      	ldrb	r7, [r1, #24]
 8006a66:	4691      	mov	r9, r2
 8006a68:	2f78      	cmp	r7, #120	@ 0x78
 8006a6a:	4680      	mov	r8, r0
 8006a6c:	460c      	mov	r4, r1
 8006a6e:	469a      	mov	sl, r3
 8006a70:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006a72:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006a76:	d807      	bhi.n	8006a88 <_printf_i+0x28>
 8006a78:	2f62      	cmp	r7, #98	@ 0x62
 8006a7a:	d80a      	bhi.n	8006a92 <_printf_i+0x32>
 8006a7c:	2f00      	cmp	r7, #0
 8006a7e:	f000 80d1 	beq.w	8006c24 <_printf_i+0x1c4>
 8006a82:	2f58      	cmp	r7, #88	@ 0x58
 8006a84:	f000 80b8 	beq.w	8006bf8 <_printf_i+0x198>
 8006a88:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006a8c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006a90:	e03a      	b.n	8006b08 <_printf_i+0xa8>
 8006a92:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006a96:	2b15      	cmp	r3, #21
 8006a98:	d8f6      	bhi.n	8006a88 <_printf_i+0x28>
 8006a9a:	a101      	add	r1, pc, #4	@ (adr r1, 8006aa0 <_printf_i+0x40>)
 8006a9c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006aa0:	08006af9 	.word	0x08006af9
 8006aa4:	08006b0d 	.word	0x08006b0d
 8006aa8:	08006a89 	.word	0x08006a89
 8006aac:	08006a89 	.word	0x08006a89
 8006ab0:	08006a89 	.word	0x08006a89
 8006ab4:	08006a89 	.word	0x08006a89
 8006ab8:	08006b0d 	.word	0x08006b0d
 8006abc:	08006a89 	.word	0x08006a89
 8006ac0:	08006a89 	.word	0x08006a89
 8006ac4:	08006a89 	.word	0x08006a89
 8006ac8:	08006a89 	.word	0x08006a89
 8006acc:	08006c0b 	.word	0x08006c0b
 8006ad0:	08006b37 	.word	0x08006b37
 8006ad4:	08006bc5 	.word	0x08006bc5
 8006ad8:	08006a89 	.word	0x08006a89
 8006adc:	08006a89 	.word	0x08006a89
 8006ae0:	08006c2d 	.word	0x08006c2d
 8006ae4:	08006a89 	.word	0x08006a89
 8006ae8:	08006b37 	.word	0x08006b37
 8006aec:	08006a89 	.word	0x08006a89
 8006af0:	08006a89 	.word	0x08006a89
 8006af4:	08006bcd 	.word	0x08006bcd
 8006af8:	6833      	ldr	r3, [r6, #0]
 8006afa:	1d1a      	adds	r2, r3, #4
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	6032      	str	r2, [r6, #0]
 8006b00:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006b04:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006b08:	2301      	movs	r3, #1
 8006b0a:	e09c      	b.n	8006c46 <_printf_i+0x1e6>
 8006b0c:	6833      	ldr	r3, [r6, #0]
 8006b0e:	6820      	ldr	r0, [r4, #0]
 8006b10:	1d19      	adds	r1, r3, #4
 8006b12:	6031      	str	r1, [r6, #0]
 8006b14:	0606      	lsls	r6, r0, #24
 8006b16:	d501      	bpl.n	8006b1c <_printf_i+0xbc>
 8006b18:	681d      	ldr	r5, [r3, #0]
 8006b1a:	e003      	b.n	8006b24 <_printf_i+0xc4>
 8006b1c:	0645      	lsls	r5, r0, #25
 8006b1e:	d5fb      	bpl.n	8006b18 <_printf_i+0xb8>
 8006b20:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006b24:	2d00      	cmp	r5, #0
 8006b26:	da03      	bge.n	8006b30 <_printf_i+0xd0>
 8006b28:	232d      	movs	r3, #45	@ 0x2d
 8006b2a:	426d      	negs	r5, r5
 8006b2c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006b30:	230a      	movs	r3, #10
 8006b32:	4858      	ldr	r0, [pc, #352]	@ (8006c94 <_printf_i+0x234>)
 8006b34:	e011      	b.n	8006b5a <_printf_i+0xfa>
 8006b36:	6821      	ldr	r1, [r4, #0]
 8006b38:	6833      	ldr	r3, [r6, #0]
 8006b3a:	0608      	lsls	r0, r1, #24
 8006b3c:	f853 5b04 	ldr.w	r5, [r3], #4
 8006b40:	d402      	bmi.n	8006b48 <_printf_i+0xe8>
 8006b42:	0649      	lsls	r1, r1, #25
 8006b44:	bf48      	it	mi
 8006b46:	b2ad      	uxthmi	r5, r5
 8006b48:	2f6f      	cmp	r7, #111	@ 0x6f
 8006b4a:	6033      	str	r3, [r6, #0]
 8006b4c:	bf14      	ite	ne
 8006b4e:	230a      	movne	r3, #10
 8006b50:	2308      	moveq	r3, #8
 8006b52:	4850      	ldr	r0, [pc, #320]	@ (8006c94 <_printf_i+0x234>)
 8006b54:	2100      	movs	r1, #0
 8006b56:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006b5a:	6866      	ldr	r6, [r4, #4]
 8006b5c:	2e00      	cmp	r6, #0
 8006b5e:	60a6      	str	r6, [r4, #8]
 8006b60:	db05      	blt.n	8006b6e <_printf_i+0x10e>
 8006b62:	6821      	ldr	r1, [r4, #0]
 8006b64:	432e      	orrs	r6, r5
 8006b66:	f021 0104 	bic.w	r1, r1, #4
 8006b6a:	6021      	str	r1, [r4, #0]
 8006b6c:	d04b      	beq.n	8006c06 <_printf_i+0x1a6>
 8006b6e:	4616      	mov	r6, r2
 8006b70:	fbb5 f1f3 	udiv	r1, r5, r3
 8006b74:	fb03 5711 	mls	r7, r3, r1, r5
 8006b78:	5dc7      	ldrb	r7, [r0, r7]
 8006b7a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006b7e:	462f      	mov	r7, r5
 8006b80:	42bb      	cmp	r3, r7
 8006b82:	460d      	mov	r5, r1
 8006b84:	d9f4      	bls.n	8006b70 <_printf_i+0x110>
 8006b86:	2b08      	cmp	r3, #8
 8006b88:	d10b      	bne.n	8006ba2 <_printf_i+0x142>
 8006b8a:	6823      	ldr	r3, [r4, #0]
 8006b8c:	07df      	lsls	r7, r3, #31
 8006b8e:	d508      	bpl.n	8006ba2 <_printf_i+0x142>
 8006b90:	6923      	ldr	r3, [r4, #16]
 8006b92:	6861      	ldr	r1, [r4, #4]
 8006b94:	4299      	cmp	r1, r3
 8006b96:	bfde      	ittt	le
 8006b98:	2330      	movle	r3, #48	@ 0x30
 8006b9a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006b9e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006ba2:	1b92      	subs	r2, r2, r6
 8006ba4:	6122      	str	r2, [r4, #16]
 8006ba6:	464b      	mov	r3, r9
 8006ba8:	4621      	mov	r1, r4
 8006baa:	4640      	mov	r0, r8
 8006bac:	f8cd a000 	str.w	sl, [sp]
 8006bb0:	aa03      	add	r2, sp, #12
 8006bb2:	f7ff fee3 	bl	800697c <_printf_common>
 8006bb6:	3001      	adds	r0, #1
 8006bb8:	d14a      	bne.n	8006c50 <_printf_i+0x1f0>
 8006bba:	f04f 30ff 	mov.w	r0, #4294967295
 8006bbe:	b004      	add	sp, #16
 8006bc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006bc4:	6823      	ldr	r3, [r4, #0]
 8006bc6:	f043 0320 	orr.w	r3, r3, #32
 8006bca:	6023      	str	r3, [r4, #0]
 8006bcc:	2778      	movs	r7, #120	@ 0x78
 8006bce:	4832      	ldr	r0, [pc, #200]	@ (8006c98 <_printf_i+0x238>)
 8006bd0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006bd4:	6823      	ldr	r3, [r4, #0]
 8006bd6:	6831      	ldr	r1, [r6, #0]
 8006bd8:	061f      	lsls	r7, r3, #24
 8006bda:	f851 5b04 	ldr.w	r5, [r1], #4
 8006bde:	d402      	bmi.n	8006be6 <_printf_i+0x186>
 8006be0:	065f      	lsls	r7, r3, #25
 8006be2:	bf48      	it	mi
 8006be4:	b2ad      	uxthmi	r5, r5
 8006be6:	6031      	str	r1, [r6, #0]
 8006be8:	07d9      	lsls	r1, r3, #31
 8006bea:	bf44      	itt	mi
 8006bec:	f043 0320 	orrmi.w	r3, r3, #32
 8006bf0:	6023      	strmi	r3, [r4, #0]
 8006bf2:	b11d      	cbz	r5, 8006bfc <_printf_i+0x19c>
 8006bf4:	2310      	movs	r3, #16
 8006bf6:	e7ad      	b.n	8006b54 <_printf_i+0xf4>
 8006bf8:	4826      	ldr	r0, [pc, #152]	@ (8006c94 <_printf_i+0x234>)
 8006bfa:	e7e9      	b.n	8006bd0 <_printf_i+0x170>
 8006bfc:	6823      	ldr	r3, [r4, #0]
 8006bfe:	f023 0320 	bic.w	r3, r3, #32
 8006c02:	6023      	str	r3, [r4, #0]
 8006c04:	e7f6      	b.n	8006bf4 <_printf_i+0x194>
 8006c06:	4616      	mov	r6, r2
 8006c08:	e7bd      	b.n	8006b86 <_printf_i+0x126>
 8006c0a:	6833      	ldr	r3, [r6, #0]
 8006c0c:	6825      	ldr	r5, [r4, #0]
 8006c0e:	1d18      	adds	r0, r3, #4
 8006c10:	6961      	ldr	r1, [r4, #20]
 8006c12:	6030      	str	r0, [r6, #0]
 8006c14:	062e      	lsls	r6, r5, #24
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	d501      	bpl.n	8006c1e <_printf_i+0x1be>
 8006c1a:	6019      	str	r1, [r3, #0]
 8006c1c:	e002      	b.n	8006c24 <_printf_i+0x1c4>
 8006c1e:	0668      	lsls	r0, r5, #25
 8006c20:	d5fb      	bpl.n	8006c1a <_printf_i+0x1ba>
 8006c22:	8019      	strh	r1, [r3, #0]
 8006c24:	2300      	movs	r3, #0
 8006c26:	4616      	mov	r6, r2
 8006c28:	6123      	str	r3, [r4, #16]
 8006c2a:	e7bc      	b.n	8006ba6 <_printf_i+0x146>
 8006c2c:	6833      	ldr	r3, [r6, #0]
 8006c2e:	2100      	movs	r1, #0
 8006c30:	1d1a      	adds	r2, r3, #4
 8006c32:	6032      	str	r2, [r6, #0]
 8006c34:	681e      	ldr	r6, [r3, #0]
 8006c36:	6862      	ldr	r2, [r4, #4]
 8006c38:	4630      	mov	r0, r6
 8006c3a:	f000 f9d6 	bl	8006fea <memchr>
 8006c3e:	b108      	cbz	r0, 8006c44 <_printf_i+0x1e4>
 8006c40:	1b80      	subs	r0, r0, r6
 8006c42:	6060      	str	r0, [r4, #4]
 8006c44:	6863      	ldr	r3, [r4, #4]
 8006c46:	6123      	str	r3, [r4, #16]
 8006c48:	2300      	movs	r3, #0
 8006c4a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006c4e:	e7aa      	b.n	8006ba6 <_printf_i+0x146>
 8006c50:	4632      	mov	r2, r6
 8006c52:	4649      	mov	r1, r9
 8006c54:	4640      	mov	r0, r8
 8006c56:	6923      	ldr	r3, [r4, #16]
 8006c58:	47d0      	blx	sl
 8006c5a:	3001      	adds	r0, #1
 8006c5c:	d0ad      	beq.n	8006bba <_printf_i+0x15a>
 8006c5e:	6823      	ldr	r3, [r4, #0]
 8006c60:	079b      	lsls	r3, r3, #30
 8006c62:	d413      	bmi.n	8006c8c <_printf_i+0x22c>
 8006c64:	68e0      	ldr	r0, [r4, #12]
 8006c66:	9b03      	ldr	r3, [sp, #12]
 8006c68:	4298      	cmp	r0, r3
 8006c6a:	bfb8      	it	lt
 8006c6c:	4618      	movlt	r0, r3
 8006c6e:	e7a6      	b.n	8006bbe <_printf_i+0x15e>
 8006c70:	2301      	movs	r3, #1
 8006c72:	4632      	mov	r2, r6
 8006c74:	4649      	mov	r1, r9
 8006c76:	4640      	mov	r0, r8
 8006c78:	47d0      	blx	sl
 8006c7a:	3001      	adds	r0, #1
 8006c7c:	d09d      	beq.n	8006bba <_printf_i+0x15a>
 8006c7e:	3501      	adds	r5, #1
 8006c80:	68e3      	ldr	r3, [r4, #12]
 8006c82:	9903      	ldr	r1, [sp, #12]
 8006c84:	1a5b      	subs	r3, r3, r1
 8006c86:	42ab      	cmp	r3, r5
 8006c88:	dcf2      	bgt.n	8006c70 <_printf_i+0x210>
 8006c8a:	e7eb      	b.n	8006c64 <_printf_i+0x204>
 8006c8c:	2500      	movs	r5, #0
 8006c8e:	f104 0619 	add.w	r6, r4, #25
 8006c92:	e7f5      	b.n	8006c80 <_printf_i+0x220>
 8006c94:	0800ac7c 	.word	0x0800ac7c
 8006c98:	0800ac8d 	.word	0x0800ac8d

08006c9c <std>:
 8006c9c:	2300      	movs	r3, #0
 8006c9e:	b510      	push	{r4, lr}
 8006ca0:	4604      	mov	r4, r0
 8006ca2:	e9c0 3300 	strd	r3, r3, [r0]
 8006ca6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006caa:	6083      	str	r3, [r0, #8]
 8006cac:	8181      	strh	r1, [r0, #12]
 8006cae:	6643      	str	r3, [r0, #100]	@ 0x64
 8006cb0:	81c2      	strh	r2, [r0, #14]
 8006cb2:	6183      	str	r3, [r0, #24]
 8006cb4:	4619      	mov	r1, r3
 8006cb6:	2208      	movs	r2, #8
 8006cb8:	305c      	adds	r0, #92	@ 0x5c
 8006cba:	f000 f916 	bl	8006eea <memset>
 8006cbe:	4b0d      	ldr	r3, [pc, #52]	@ (8006cf4 <std+0x58>)
 8006cc0:	6224      	str	r4, [r4, #32]
 8006cc2:	6263      	str	r3, [r4, #36]	@ 0x24
 8006cc4:	4b0c      	ldr	r3, [pc, #48]	@ (8006cf8 <std+0x5c>)
 8006cc6:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006cc8:	4b0c      	ldr	r3, [pc, #48]	@ (8006cfc <std+0x60>)
 8006cca:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006ccc:	4b0c      	ldr	r3, [pc, #48]	@ (8006d00 <std+0x64>)
 8006cce:	6323      	str	r3, [r4, #48]	@ 0x30
 8006cd0:	4b0c      	ldr	r3, [pc, #48]	@ (8006d04 <std+0x68>)
 8006cd2:	429c      	cmp	r4, r3
 8006cd4:	d006      	beq.n	8006ce4 <std+0x48>
 8006cd6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006cda:	4294      	cmp	r4, r2
 8006cdc:	d002      	beq.n	8006ce4 <std+0x48>
 8006cde:	33d0      	adds	r3, #208	@ 0xd0
 8006ce0:	429c      	cmp	r4, r3
 8006ce2:	d105      	bne.n	8006cf0 <std+0x54>
 8006ce4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006ce8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006cec:	f000 b97a 	b.w	8006fe4 <__retarget_lock_init_recursive>
 8006cf0:	bd10      	pop	{r4, pc}
 8006cf2:	bf00      	nop
 8006cf4:	08006e65 	.word	0x08006e65
 8006cf8:	08006e87 	.word	0x08006e87
 8006cfc:	08006ebf 	.word	0x08006ebf
 8006d00:	08006ee3 	.word	0x08006ee3
 8006d04:	20001408 	.word	0x20001408

08006d08 <stdio_exit_handler>:
 8006d08:	4a02      	ldr	r2, [pc, #8]	@ (8006d14 <stdio_exit_handler+0xc>)
 8006d0a:	4903      	ldr	r1, [pc, #12]	@ (8006d18 <stdio_exit_handler+0x10>)
 8006d0c:	4803      	ldr	r0, [pc, #12]	@ (8006d1c <stdio_exit_handler+0x14>)
 8006d0e:	f000 b869 	b.w	8006de4 <_fwalk_sglue>
 8006d12:	bf00      	nop
 8006d14:	20000020 	.word	0x20000020
 8006d18:	080089a1 	.word	0x080089a1
 8006d1c:	20000030 	.word	0x20000030

08006d20 <cleanup_stdio>:
 8006d20:	6841      	ldr	r1, [r0, #4]
 8006d22:	4b0c      	ldr	r3, [pc, #48]	@ (8006d54 <cleanup_stdio+0x34>)
 8006d24:	b510      	push	{r4, lr}
 8006d26:	4299      	cmp	r1, r3
 8006d28:	4604      	mov	r4, r0
 8006d2a:	d001      	beq.n	8006d30 <cleanup_stdio+0x10>
 8006d2c:	f001 fe38 	bl	80089a0 <_fflush_r>
 8006d30:	68a1      	ldr	r1, [r4, #8]
 8006d32:	4b09      	ldr	r3, [pc, #36]	@ (8006d58 <cleanup_stdio+0x38>)
 8006d34:	4299      	cmp	r1, r3
 8006d36:	d002      	beq.n	8006d3e <cleanup_stdio+0x1e>
 8006d38:	4620      	mov	r0, r4
 8006d3a:	f001 fe31 	bl	80089a0 <_fflush_r>
 8006d3e:	68e1      	ldr	r1, [r4, #12]
 8006d40:	4b06      	ldr	r3, [pc, #24]	@ (8006d5c <cleanup_stdio+0x3c>)
 8006d42:	4299      	cmp	r1, r3
 8006d44:	d004      	beq.n	8006d50 <cleanup_stdio+0x30>
 8006d46:	4620      	mov	r0, r4
 8006d48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d4c:	f001 be28 	b.w	80089a0 <_fflush_r>
 8006d50:	bd10      	pop	{r4, pc}
 8006d52:	bf00      	nop
 8006d54:	20001408 	.word	0x20001408
 8006d58:	20001470 	.word	0x20001470
 8006d5c:	200014d8 	.word	0x200014d8

08006d60 <global_stdio_init.part.0>:
 8006d60:	b510      	push	{r4, lr}
 8006d62:	4b0b      	ldr	r3, [pc, #44]	@ (8006d90 <global_stdio_init.part.0+0x30>)
 8006d64:	4c0b      	ldr	r4, [pc, #44]	@ (8006d94 <global_stdio_init.part.0+0x34>)
 8006d66:	4a0c      	ldr	r2, [pc, #48]	@ (8006d98 <global_stdio_init.part.0+0x38>)
 8006d68:	4620      	mov	r0, r4
 8006d6a:	601a      	str	r2, [r3, #0]
 8006d6c:	2104      	movs	r1, #4
 8006d6e:	2200      	movs	r2, #0
 8006d70:	f7ff ff94 	bl	8006c9c <std>
 8006d74:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006d78:	2201      	movs	r2, #1
 8006d7a:	2109      	movs	r1, #9
 8006d7c:	f7ff ff8e 	bl	8006c9c <std>
 8006d80:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006d84:	2202      	movs	r2, #2
 8006d86:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d8a:	2112      	movs	r1, #18
 8006d8c:	f7ff bf86 	b.w	8006c9c <std>
 8006d90:	20001540 	.word	0x20001540
 8006d94:	20001408 	.word	0x20001408
 8006d98:	08006d09 	.word	0x08006d09

08006d9c <__sfp_lock_acquire>:
 8006d9c:	4801      	ldr	r0, [pc, #4]	@ (8006da4 <__sfp_lock_acquire+0x8>)
 8006d9e:	f000 b922 	b.w	8006fe6 <__retarget_lock_acquire_recursive>
 8006da2:	bf00      	nop
 8006da4:	20001549 	.word	0x20001549

08006da8 <__sfp_lock_release>:
 8006da8:	4801      	ldr	r0, [pc, #4]	@ (8006db0 <__sfp_lock_release+0x8>)
 8006daa:	f000 b91d 	b.w	8006fe8 <__retarget_lock_release_recursive>
 8006dae:	bf00      	nop
 8006db0:	20001549 	.word	0x20001549

08006db4 <__sinit>:
 8006db4:	b510      	push	{r4, lr}
 8006db6:	4604      	mov	r4, r0
 8006db8:	f7ff fff0 	bl	8006d9c <__sfp_lock_acquire>
 8006dbc:	6a23      	ldr	r3, [r4, #32]
 8006dbe:	b11b      	cbz	r3, 8006dc8 <__sinit+0x14>
 8006dc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006dc4:	f7ff bff0 	b.w	8006da8 <__sfp_lock_release>
 8006dc8:	4b04      	ldr	r3, [pc, #16]	@ (8006ddc <__sinit+0x28>)
 8006dca:	6223      	str	r3, [r4, #32]
 8006dcc:	4b04      	ldr	r3, [pc, #16]	@ (8006de0 <__sinit+0x2c>)
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d1f5      	bne.n	8006dc0 <__sinit+0xc>
 8006dd4:	f7ff ffc4 	bl	8006d60 <global_stdio_init.part.0>
 8006dd8:	e7f2      	b.n	8006dc0 <__sinit+0xc>
 8006dda:	bf00      	nop
 8006ddc:	08006d21 	.word	0x08006d21
 8006de0:	20001540 	.word	0x20001540

08006de4 <_fwalk_sglue>:
 8006de4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006de8:	4607      	mov	r7, r0
 8006dea:	4688      	mov	r8, r1
 8006dec:	4614      	mov	r4, r2
 8006dee:	2600      	movs	r6, #0
 8006df0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006df4:	f1b9 0901 	subs.w	r9, r9, #1
 8006df8:	d505      	bpl.n	8006e06 <_fwalk_sglue+0x22>
 8006dfa:	6824      	ldr	r4, [r4, #0]
 8006dfc:	2c00      	cmp	r4, #0
 8006dfe:	d1f7      	bne.n	8006df0 <_fwalk_sglue+0xc>
 8006e00:	4630      	mov	r0, r6
 8006e02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006e06:	89ab      	ldrh	r3, [r5, #12]
 8006e08:	2b01      	cmp	r3, #1
 8006e0a:	d907      	bls.n	8006e1c <_fwalk_sglue+0x38>
 8006e0c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006e10:	3301      	adds	r3, #1
 8006e12:	d003      	beq.n	8006e1c <_fwalk_sglue+0x38>
 8006e14:	4629      	mov	r1, r5
 8006e16:	4638      	mov	r0, r7
 8006e18:	47c0      	blx	r8
 8006e1a:	4306      	orrs	r6, r0
 8006e1c:	3568      	adds	r5, #104	@ 0x68
 8006e1e:	e7e9      	b.n	8006df4 <_fwalk_sglue+0x10>

08006e20 <siprintf>:
 8006e20:	b40e      	push	{r1, r2, r3}
 8006e22:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006e26:	b510      	push	{r4, lr}
 8006e28:	2400      	movs	r4, #0
 8006e2a:	b09d      	sub	sp, #116	@ 0x74
 8006e2c:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006e2e:	9002      	str	r0, [sp, #8]
 8006e30:	9006      	str	r0, [sp, #24]
 8006e32:	9107      	str	r1, [sp, #28]
 8006e34:	9104      	str	r1, [sp, #16]
 8006e36:	4809      	ldr	r0, [pc, #36]	@ (8006e5c <siprintf+0x3c>)
 8006e38:	4909      	ldr	r1, [pc, #36]	@ (8006e60 <siprintf+0x40>)
 8006e3a:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e3e:	9105      	str	r1, [sp, #20]
 8006e40:	6800      	ldr	r0, [r0, #0]
 8006e42:	a902      	add	r1, sp, #8
 8006e44:	9301      	str	r3, [sp, #4]
 8006e46:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006e48:	f001 fc2e 	bl	80086a8 <_svfiprintf_r>
 8006e4c:	9b02      	ldr	r3, [sp, #8]
 8006e4e:	701c      	strb	r4, [r3, #0]
 8006e50:	b01d      	add	sp, #116	@ 0x74
 8006e52:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e56:	b003      	add	sp, #12
 8006e58:	4770      	bx	lr
 8006e5a:	bf00      	nop
 8006e5c:	2000002c 	.word	0x2000002c
 8006e60:	ffff0208 	.word	0xffff0208

08006e64 <__sread>:
 8006e64:	b510      	push	{r4, lr}
 8006e66:	460c      	mov	r4, r1
 8006e68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e6c:	f000 f86c 	bl	8006f48 <_read_r>
 8006e70:	2800      	cmp	r0, #0
 8006e72:	bfab      	itete	ge
 8006e74:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006e76:	89a3      	ldrhlt	r3, [r4, #12]
 8006e78:	181b      	addge	r3, r3, r0
 8006e7a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006e7e:	bfac      	ite	ge
 8006e80:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006e82:	81a3      	strhlt	r3, [r4, #12]
 8006e84:	bd10      	pop	{r4, pc}

08006e86 <__swrite>:
 8006e86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e8a:	461f      	mov	r7, r3
 8006e8c:	898b      	ldrh	r3, [r1, #12]
 8006e8e:	4605      	mov	r5, r0
 8006e90:	05db      	lsls	r3, r3, #23
 8006e92:	460c      	mov	r4, r1
 8006e94:	4616      	mov	r6, r2
 8006e96:	d505      	bpl.n	8006ea4 <__swrite+0x1e>
 8006e98:	2302      	movs	r3, #2
 8006e9a:	2200      	movs	r2, #0
 8006e9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ea0:	f000 f840 	bl	8006f24 <_lseek_r>
 8006ea4:	89a3      	ldrh	r3, [r4, #12]
 8006ea6:	4632      	mov	r2, r6
 8006ea8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006eac:	81a3      	strh	r3, [r4, #12]
 8006eae:	4628      	mov	r0, r5
 8006eb0:	463b      	mov	r3, r7
 8006eb2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006eb6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006eba:	f000 b857 	b.w	8006f6c <_write_r>

08006ebe <__sseek>:
 8006ebe:	b510      	push	{r4, lr}
 8006ec0:	460c      	mov	r4, r1
 8006ec2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ec6:	f000 f82d 	bl	8006f24 <_lseek_r>
 8006eca:	1c43      	adds	r3, r0, #1
 8006ecc:	89a3      	ldrh	r3, [r4, #12]
 8006ece:	bf15      	itete	ne
 8006ed0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006ed2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006ed6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006eda:	81a3      	strheq	r3, [r4, #12]
 8006edc:	bf18      	it	ne
 8006ede:	81a3      	strhne	r3, [r4, #12]
 8006ee0:	bd10      	pop	{r4, pc}

08006ee2 <__sclose>:
 8006ee2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ee6:	f000 b80d 	b.w	8006f04 <_close_r>

08006eea <memset>:
 8006eea:	4603      	mov	r3, r0
 8006eec:	4402      	add	r2, r0
 8006eee:	4293      	cmp	r3, r2
 8006ef0:	d100      	bne.n	8006ef4 <memset+0xa>
 8006ef2:	4770      	bx	lr
 8006ef4:	f803 1b01 	strb.w	r1, [r3], #1
 8006ef8:	e7f9      	b.n	8006eee <memset+0x4>
	...

08006efc <_localeconv_r>:
 8006efc:	4800      	ldr	r0, [pc, #0]	@ (8006f00 <_localeconv_r+0x4>)
 8006efe:	4770      	bx	lr
 8006f00:	2000016c 	.word	0x2000016c

08006f04 <_close_r>:
 8006f04:	b538      	push	{r3, r4, r5, lr}
 8006f06:	2300      	movs	r3, #0
 8006f08:	4d05      	ldr	r5, [pc, #20]	@ (8006f20 <_close_r+0x1c>)
 8006f0a:	4604      	mov	r4, r0
 8006f0c:	4608      	mov	r0, r1
 8006f0e:	602b      	str	r3, [r5, #0]
 8006f10:	f7fb fa47 	bl	80023a2 <_close>
 8006f14:	1c43      	adds	r3, r0, #1
 8006f16:	d102      	bne.n	8006f1e <_close_r+0x1a>
 8006f18:	682b      	ldr	r3, [r5, #0]
 8006f1a:	b103      	cbz	r3, 8006f1e <_close_r+0x1a>
 8006f1c:	6023      	str	r3, [r4, #0]
 8006f1e:	bd38      	pop	{r3, r4, r5, pc}
 8006f20:	20001544 	.word	0x20001544

08006f24 <_lseek_r>:
 8006f24:	b538      	push	{r3, r4, r5, lr}
 8006f26:	4604      	mov	r4, r0
 8006f28:	4608      	mov	r0, r1
 8006f2a:	4611      	mov	r1, r2
 8006f2c:	2200      	movs	r2, #0
 8006f2e:	4d05      	ldr	r5, [pc, #20]	@ (8006f44 <_lseek_r+0x20>)
 8006f30:	602a      	str	r2, [r5, #0]
 8006f32:	461a      	mov	r2, r3
 8006f34:	f7fb fa59 	bl	80023ea <_lseek>
 8006f38:	1c43      	adds	r3, r0, #1
 8006f3a:	d102      	bne.n	8006f42 <_lseek_r+0x1e>
 8006f3c:	682b      	ldr	r3, [r5, #0]
 8006f3e:	b103      	cbz	r3, 8006f42 <_lseek_r+0x1e>
 8006f40:	6023      	str	r3, [r4, #0]
 8006f42:	bd38      	pop	{r3, r4, r5, pc}
 8006f44:	20001544 	.word	0x20001544

08006f48 <_read_r>:
 8006f48:	b538      	push	{r3, r4, r5, lr}
 8006f4a:	4604      	mov	r4, r0
 8006f4c:	4608      	mov	r0, r1
 8006f4e:	4611      	mov	r1, r2
 8006f50:	2200      	movs	r2, #0
 8006f52:	4d05      	ldr	r5, [pc, #20]	@ (8006f68 <_read_r+0x20>)
 8006f54:	602a      	str	r2, [r5, #0]
 8006f56:	461a      	mov	r2, r3
 8006f58:	f7fb f9ea 	bl	8002330 <_read>
 8006f5c:	1c43      	adds	r3, r0, #1
 8006f5e:	d102      	bne.n	8006f66 <_read_r+0x1e>
 8006f60:	682b      	ldr	r3, [r5, #0]
 8006f62:	b103      	cbz	r3, 8006f66 <_read_r+0x1e>
 8006f64:	6023      	str	r3, [r4, #0]
 8006f66:	bd38      	pop	{r3, r4, r5, pc}
 8006f68:	20001544 	.word	0x20001544

08006f6c <_write_r>:
 8006f6c:	b538      	push	{r3, r4, r5, lr}
 8006f6e:	4604      	mov	r4, r0
 8006f70:	4608      	mov	r0, r1
 8006f72:	4611      	mov	r1, r2
 8006f74:	2200      	movs	r2, #0
 8006f76:	4d05      	ldr	r5, [pc, #20]	@ (8006f8c <_write_r+0x20>)
 8006f78:	602a      	str	r2, [r5, #0]
 8006f7a:	461a      	mov	r2, r3
 8006f7c:	f7fb f9f5 	bl	800236a <_write>
 8006f80:	1c43      	adds	r3, r0, #1
 8006f82:	d102      	bne.n	8006f8a <_write_r+0x1e>
 8006f84:	682b      	ldr	r3, [r5, #0]
 8006f86:	b103      	cbz	r3, 8006f8a <_write_r+0x1e>
 8006f88:	6023      	str	r3, [r4, #0]
 8006f8a:	bd38      	pop	{r3, r4, r5, pc}
 8006f8c:	20001544 	.word	0x20001544

08006f90 <__errno>:
 8006f90:	4b01      	ldr	r3, [pc, #4]	@ (8006f98 <__errno+0x8>)
 8006f92:	6818      	ldr	r0, [r3, #0]
 8006f94:	4770      	bx	lr
 8006f96:	bf00      	nop
 8006f98:	2000002c 	.word	0x2000002c

08006f9c <__libc_init_array>:
 8006f9c:	b570      	push	{r4, r5, r6, lr}
 8006f9e:	2600      	movs	r6, #0
 8006fa0:	4d0c      	ldr	r5, [pc, #48]	@ (8006fd4 <__libc_init_array+0x38>)
 8006fa2:	4c0d      	ldr	r4, [pc, #52]	@ (8006fd8 <__libc_init_array+0x3c>)
 8006fa4:	1b64      	subs	r4, r4, r5
 8006fa6:	10a4      	asrs	r4, r4, #2
 8006fa8:	42a6      	cmp	r6, r4
 8006faa:	d109      	bne.n	8006fc0 <__libc_init_array+0x24>
 8006fac:	f002 f876 	bl	800909c <_init>
 8006fb0:	2600      	movs	r6, #0
 8006fb2:	4d0a      	ldr	r5, [pc, #40]	@ (8006fdc <__libc_init_array+0x40>)
 8006fb4:	4c0a      	ldr	r4, [pc, #40]	@ (8006fe0 <__libc_init_array+0x44>)
 8006fb6:	1b64      	subs	r4, r4, r5
 8006fb8:	10a4      	asrs	r4, r4, #2
 8006fba:	42a6      	cmp	r6, r4
 8006fbc:	d105      	bne.n	8006fca <__libc_init_array+0x2e>
 8006fbe:	bd70      	pop	{r4, r5, r6, pc}
 8006fc0:	f855 3b04 	ldr.w	r3, [r5], #4
 8006fc4:	4798      	blx	r3
 8006fc6:	3601      	adds	r6, #1
 8006fc8:	e7ee      	b.n	8006fa8 <__libc_init_array+0xc>
 8006fca:	f855 3b04 	ldr.w	r3, [r5], #4
 8006fce:	4798      	blx	r3
 8006fd0:	3601      	adds	r6, #1
 8006fd2:	e7f2      	b.n	8006fba <__libc_init_array+0x1e>
 8006fd4:	0800afe4 	.word	0x0800afe4
 8006fd8:	0800afe4 	.word	0x0800afe4
 8006fdc:	0800afe4 	.word	0x0800afe4
 8006fe0:	0800afe8 	.word	0x0800afe8

08006fe4 <__retarget_lock_init_recursive>:
 8006fe4:	4770      	bx	lr

08006fe6 <__retarget_lock_acquire_recursive>:
 8006fe6:	4770      	bx	lr

08006fe8 <__retarget_lock_release_recursive>:
 8006fe8:	4770      	bx	lr

08006fea <memchr>:
 8006fea:	4603      	mov	r3, r0
 8006fec:	b510      	push	{r4, lr}
 8006fee:	b2c9      	uxtb	r1, r1
 8006ff0:	4402      	add	r2, r0
 8006ff2:	4293      	cmp	r3, r2
 8006ff4:	4618      	mov	r0, r3
 8006ff6:	d101      	bne.n	8006ffc <memchr+0x12>
 8006ff8:	2000      	movs	r0, #0
 8006ffa:	e003      	b.n	8007004 <memchr+0x1a>
 8006ffc:	7804      	ldrb	r4, [r0, #0]
 8006ffe:	3301      	adds	r3, #1
 8007000:	428c      	cmp	r4, r1
 8007002:	d1f6      	bne.n	8006ff2 <memchr+0x8>
 8007004:	bd10      	pop	{r4, pc}
	...

08007008 <__assert_func>:
 8007008:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800700a:	4614      	mov	r4, r2
 800700c:	461a      	mov	r2, r3
 800700e:	4b09      	ldr	r3, [pc, #36]	@ (8007034 <__assert_func+0x2c>)
 8007010:	4605      	mov	r5, r0
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	68d8      	ldr	r0, [r3, #12]
 8007016:	b14c      	cbz	r4, 800702c <__assert_func+0x24>
 8007018:	4b07      	ldr	r3, [pc, #28]	@ (8007038 <__assert_func+0x30>)
 800701a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800701e:	9100      	str	r1, [sp, #0]
 8007020:	462b      	mov	r3, r5
 8007022:	4906      	ldr	r1, [pc, #24]	@ (800703c <__assert_func+0x34>)
 8007024:	f001 fce4 	bl	80089f0 <fiprintf>
 8007028:	f001 fd2c 	bl	8008a84 <abort>
 800702c:	4b04      	ldr	r3, [pc, #16]	@ (8007040 <__assert_func+0x38>)
 800702e:	461c      	mov	r4, r3
 8007030:	e7f3      	b.n	800701a <__assert_func+0x12>
 8007032:	bf00      	nop
 8007034:	2000002c 	.word	0x2000002c
 8007038:	0800ac9e 	.word	0x0800ac9e
 800703c:	0800acab 	.word	0x0800acab
 8007040:	0800acd9 	.word	0x0800acd9

08007044 <quorem>:
 8007044:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007048:	6903      	ldr	r3, [r0, #16]
 800704a:	690c      	ldr	r4, [r1, #16]
 800704c:	4607      	mov	r7, r0
 800704e:	42a3      	cmp	r3, r4
 8007050:	db7e      	blt.n	8007150 <quorem+0x10c>
 8007052:	3c01      	subs	r4, #1
 8007054:	00a3      	lsls	r3, r4, #2
 8007056:	f100 0514 	add.w	r5, r0, #20
 800705a:	f101 0814 	add.w	r8, r1, #20
 800705e:	9300      	str	r3, [sp, #0]
 8007060:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007064:	9301      	str	r3, [sp, #4]
 8007066:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800706a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800706e:	3301      	adds	r3, #1
 8007070:	429a      	cmp	r2, r3
 8007072:	fbb2 f6f3 	udiv	r6, r2, r3
 8007076:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800707a:	d32e      	bcc.n	80070da <quorem+0x96>
 800707c:	f04f 0a00 	mov.w	sl, #0
 8007080:	46c4      	mov	ip, r8
 8007082:	46ae      	mov	lr, r5
 8007084:	46d3      	mov	fp, sl
 8007086:	f85c 3b04 	ldr.w	r3, [ip], #4
 800708a:	b298      	uxth	r0, r3
 800708c:	fb06 a000 	mla	r0, r6, r0, sl
 8007090:	0c1b      	lsrs	r3, r3, #16
 8007092:	0c02      	lsrs	r2, r0, #16
 8007094:	fb06 2303 	mla	r3, r6, r3, r2
 8007098:	f8de 2000 	ldr.w	r2, [lr]
 800709c:	b280      	uxth	r0, r0
 800709e:	b292      	uxth	r2, r2
 80070a0:	1a12      	subs	r2, r2, r0
 80070a2:	445a      	add	r2, fp
 80070a4:	f8de 0000 	ldr.w	r0, [lr]
 80070a8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80070ac:	b29b      	uxth	r3, r3
 80070ae:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80070b2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80070b6:	b292      	uxth	r2, r2
 80070b8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80070bc:	45e1      	cmp	r9, ip
 80070be:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80070c2:	f84e 2b04 	str.w	r2, [lr], #4
 80070c6:	d2de      	bcs.n	8007086 <quorem+0x42>
 80070c8:	9b00      	ldr	r3, [sp, #0]
 80070ca:	58eb      	ldr	r3, [r5, r3]
 80070cc:	b92b      	cbnz	r3, 80070da <quorem+0x96>
 80070ce:	9b01      	ldr	r3, [sp, #4]
 80070d0:	3b04      	subs	r3, #4
 80070d2:	429d      	cmp	r5, r3
 80070d4:	461a      	mov	r2, r3
 80070d6:	d32f      	bcc.n	8007138 <quorem+0xf4>
 80070d8:	613c      	str	r4, [r7, #16]
 80070da:	4638      	mov	r0, r7
 80070dc:	f001 f980 	bl	80083e0 <__mcmp>
 80070e0:	2800      	cmp	r0, #0
 80070e2:	db25      	blt.n	8007130 <quorem+0xec>
 80070e4:	4629      	mov	r1, r5
 80070e6:	2000      	movs	r0, #0
 80070e8:	f858 2b04 	ldr.w	r2, [r8], #4
 80070ec:	f8d1 c000 	ldr.w	ip, [r1]
 80070f0:	fa1f fe82 	uxth.w	lr, r2
 80070f4:	fa1f f38c 	uxth.w	r3, ip
 80070f8:	eba3 030e 	sub.w	r3, r3, lr
 80070fc:	4403      	add	r3, r0
 80070fe:	0c12      	lsrs	r2, r2, #16
 8007100:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007104:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007108:	b29b      	uxth	r3, r3
 800710a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800710e:	45c1      	cmp	r9, r8
 8007110:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007114:	f841 3b04 	str.w	r3, [r1], #4
 8007118:	d2e6      	bcs.n	80070e8 <quorem+0xa4>
 800711a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800711e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007122:	b922      	cbnz	r2, 800712e <quorem+0xea>
 8007124:	3b04      	subs	r3, #4
 8007126:	429d      	cmp	r5, r3
 8007128:	461a      	mov	r2, r3
 800712a:	d30b      	bcc.n	8007144 <quorem+0x100>
 800712c:	613c      	str	r4, [r7, #16]
 800712e:	3601      	adds	r6, #1
 8007130:	4630      	mov	r0, r6
 8007132:	b003      	add	sp, #12
 8007134:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007138:	6812      	ldr	r2, [r2, #0]
 800713a:	3b04      	subs	r3, #4
 800713c:	2a00      	cmp	r2, #0
 800713e:	d1cb      	bne.n	80070d8 <quorem+0x94>
 8007140:	3c01      	subs	r4, #1
 8007142:	e7c6      	b.n	80070d2 <quorem+0x8e>
 8007144:	6812      	ldr	r2, [r2, #0]
 8007146:	3b04      	subs	r3, #4
 8007148:	2a00      	cmp	r2, #0
 800714a:	d1ef      	bne.n	800712c <quorem+0xe8>
 800714c:	3c01      	subs	r4, #1
 800714e:	e7ea      	b.n	8007126 <quorem+0xe2>
 8007150:	2000      	movs	r0, #0
 8007152:	e7ee      	b.n	8007132 <quorem+0xee>
 8007154:	0000      	movs	r0, r0
	...

08007158 <_dtoa_r>:
 8007158:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800715c:	4614      	mov	r4, r2
 800715e:	461d      	mov	r5, r3
 8007160:	69c7      	ldr	r7, [r0, #28]
 8007162:	b097      	sub	sp, #92	@ 0x5c
 8007164:	4681      	mov	r9, r0
 8007166:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800716a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800716c:	b97f      	cbnz	r7, 800718e <_dtoa_r+0x36>
 800716e:	2010      	movs	r0, #16
 8007170:	f000 fe0e 	bl	8007d90 <malloc>
 8007174:	4602      	mov	r2, r0
 8007176:	f8c9 001c 	str.w	r0, [r9, #28]
 800717a:	b920      	cbnz	r0, 8007186 <_dtoa_r+0x2e>
 800717c:	21ef      	movs	r1, #239	@ 0xef
 800717e:	4bac      	ldr	r3, [pc, #688]	@ (8007430 <_dtoa_r+0x2d8>)
 8007180:	48ac      	ldr	r0, [pc, #688]	@ (8007434 <_dtoa_r+0x2dc>)
 8007182:	f7ff ff41 	bl	8007008 <__assert_func>
 8007186:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800718a:	6007      	str	r7, [r0, #0]
 800718c:	60c7      	str	r7, [r0, #12]
 800718e:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007192:	6819      	ldr	r1, [r3, #0]
 8007194:	b159      	cbz	r1, 80071ae <_dtoa_r+0x56>
 8007196:	685a      	ldr	r2, [r3, #4]
 8007198:	2301      	movs	r3, #1
 800719a:	4093      	lsls	r3, r2
 800719c:	604a      	str	r2, [r1, #4]
 800719e:	608b      	str	r3, [r1, #8]
 80071a0:	4648      	mov	r0, r9
 80071a2:	f000 feeb 	bl	8007f7c <_Bfree>
 80071a6:	2200      	movs	r2, #0
 80071a8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80071ac:	601a      	str	r2, [r3, #0]
 80071ae:	1e2b      	subs	r3, r5, #0
 80071b0:	bfaf      	iteee	ge
 80071b2:	2300      	movge	r3, #0
 80071b4:	2201      	movlt	r2, #1
 80071b6:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80071ba:	9307      	strlt	r3, [sp, #28]
 80071bc:	bfa8      	it	ge
 80071be:	6033      	strge	r3, [r6, #0]
 80071c0:	f8dd 801c 	ldr.w	r8, [sp, #28]
 80071c4:	4b9c      	ldr	r3, [pc, #624]	@ (8007438 <_dtoa_r+0x2e0>)
 80071c6:	bfb8      	it	lt
 80071c8:	6032      	strlt	r2, [r6, #0]
 80071ca:	ea33 0308 	bics.w	r3, r3, r8
 80071ce:	d112      	bne.n	80071f6 <_dtoa_r+0x9e>
 80071d0:	f242 730f 	movw	r3, #9999	@ 0x270f
 80071d4:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80071d6:	6013      	str	r3, [r2, #0]
 80071d8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80071dc:	4323      	orrs	r3, r4
 80071de:	f000 855e 	beq.w	8007c9e <_dtoa_r+0xb46>
 80071e2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80071e4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800743c <_dtoa_r+0x2e4>
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	f000 8560 	beq.w	8007cae <_dtoa_r+0xb56>
 80071ee:	f10a 0303 	add.w	r3, sl, #3
 80071f2:	f000 bd5a 	b.w	8007caa <_dtoa_r+0xb52>
 80071f6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80071fa:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80071fe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007202:	2200      	movs	r2, #0
 8007204:	2300      	movs	r3, #0
 8007206:	f7f9 fbcf 	bl	80009a8 <__aeabi_dcmpeq>
 800720a:	4607      	mov	r7, r0
 800720c:	b158      	cbz	r0, 8007226 <_dtoa_r+0xce>
 800720e:	2301      	movs	r3, #1
 8007210:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8007212:	6013      	str	r3, [r2, #0]
 8007214:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007216:	b113      	cbz	r3, 800721e <_dtoa_r+0xc6>
 8007218:	4b89      	ldr	r3, [pc, #548]	@ (8007440 <_dtoa_r+0x2e8>)
 800721a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800721c:	6013      	str	r3, [r2, #0]
 800721e:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8007444 <_dtoa_r+0x2ec>
 8007222:	f000 bd44 	b.w	8007cae <_dtoa_r+0xb56>
 8007226:	ab14      	add	r3, sp, #80	@ 0x50
 8007228:	9301      	str	r3, [sp, #4]
 800722a:	ab15      	add	r3, sp, #84	@ 0x54
 800722c:	9300      	str	r3, [sp, #0]
 800722e:	4648      	mov	r0, r9
 8007230:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8007234:	f001 f984 	bl	8008540 <__d2b>
 8007238:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800723c:	9003      	str	r0, [sp, #12]
 800723e:	2e00      	cmp	r6, #0
 8007240:	d078      	beq.n	8007334 <_dtoa_r+0x1dc>
 8007242:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007246:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007248:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800724c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007250:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007254:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007258:	9712      	str	r7, [sp, #72]	@ 0x48
 800725a:	4619      	mov	r1, r3
 800725c:	2200      	movs	r2, #0
 800725e:	4b7a      	ldr	r3, [pc, #488]	@ (8007448 <_dtoa_r+0x2f0>)
 8007260:	f7f8 ff82 	bl	8000168 <__aeabi_dsub>
 8007264:	a36c      	add	r3, pc, #432	@ (adr r3, 8007418 <_dtoa_r+0x2c0>)
 8007266:	e9d3 2300 	ldrd	r2, r3, [r3]
 800726a:	f7f9 f935 	bl	80004d8 <__aeabi_dmul>
 800726e:	a36c      	add	r3, pc, #432	@ (adr r3, 8007420 <_dtoa_r+0x2c8>)
 8007270:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007274:	f7f8 ff7a 	bl	800016c <__adddf3>
 8007278:	4604      	mov	r4, r0
 800727a:	4630      	mov	r0, r6
 800727c:	460d      	mov	r5, r1
 800727e:	f7f9 f8c1 	bl	8000404 <__aeabi_i2d>
 8007282:	a369      	add	r3, pc, #420	@ (adr r3, 8007428 <_dtoa_r+0x2d0>)
 8007284:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007288:	f7f9 f926 	bl	80004d8 <__aeabi_dmul>
 800728c:	4602      	mov	r2, r0
 800728e:	460b      	mov	r3, r1
 8007290:	4620      	mov	r0, r4
 8007292:	4629      	mov	r1, r5
 8007294:	f7f8 ff6a 	bl	800016c <__adddf3>
 8007298:	4604      	mov	r4, r0
 800729a:	460d      	mov	r5, r1
 800729c:	f7f9 fbcc 	bl	8000a38 <__aeabi_d2iz>
 80072a0:	2200      	movs	r2, #0
 80072a2:	4607      	mov	r7, r0
 80072a4:	2300      	movs	r3, #0
 80072a6:	4620      	mov	r0, r4
 80072a8:	4629      	mov	r1, r5
 80072aa:	f7f9 fb87 	bl	80009bc <__aeabi_dcmplt>
 80072ae:	b140      	cbz	r0, 80072c2 <_dtoa_r+0x16a>
 80072b0:	4638      	mov	r0, r7
 80072b2:	f7f9 f8a7 	bl	8000404 <__aeabi_i2d>
 80072b6:	4622      	mov	r2, r4
 80072b8:	462b      	mov	r3, r5
 80072ba:	f7f9 fb75 	bl	80009a8 <__aeabi_dcmpeq>
 80072be:	b900      	cbnz	r0, 80072c2 <_dtoa_r+0x16a>
 80072c0:	3f01      	subs	r7, #1
 80072c2:	2f16      	cmp	r7, #22
 80072c4:	d854      	bhi.n	8007370 <_dtoa_r+0x218>
 80072c6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80072ca:	4b60      	ldr	r3, [pc, #384]	@ (800744c <_dtoa_r+0x2f4>)
 80072cc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80072d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072d4:	f7f9 fb72 	bl	80009bc <__aeabi_dcmplt>
 80072d8:	2800      	cmp	r0, #0
 80072da:	d04b      	beq.n	8007374 <_dtoa_r+0x21c>
 80072dc:	2300      	movs	r3, #0
 80072de:	3f01      	subs	r7, #1
 80072e0:	930f      	str	r3, [sp, #60]	@ 0x3c
 80072e2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80072e4:	1b9b      	subs	r3, r3, r6
 80072e6:	1e5a      	subs	r2, r3, #1
 80072e8:	bf49      	itett	mi
 80072ea:	f1c3 0301 	rsbmi	r3, r3, #1
 80072ee:	2300      	movpl	r3, #0
 80072f0:	9304      	strmi	r3, [sp, #16]
 80072f2:	2300      	movmi	r3, #0
 80072f4:	9209      	str	r2, [sp, #36]	@ 0x24
 80072f6:	bf54      	ite	pl
 80072f8:	9304      	strpl	r3, [sp, #16]
 80072fa:	9309      	strmi	r3, [sp, #36]	@ 0x24
 80072fc:	2f00      	cmp	r7, #0
 80072fe:	db3b      	blt.n	8007378 <_dtoa_r+0x220>
 8007300:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007302:	970e      	str	r7, [sp, #56]	@ 0x38
 8007304:	443b      	add	r3, r7
 8007306:	9309      	str	r3, [sp, #36]	@ 0x24
 8007308:	2300      	movs	r3, #0
 800730a:	930a      	str	r3, [sp, #40]	@ 0x28
 800730c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800730e:	2b09      	cmp	r3, #9
 8007310:	d865      	bhi.n	80073de <_dtoa_r+0x286>
 8007312:	2b05      	cmp	r3, #5
 8007314:	bfc4      	itt	gt
 8007316:	3b04      	subgt	r3, #4
 8007318:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800731a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800731c:	bfc8      	it	gt
 800731e:	2400      	movgt	r4, #0
 8007320:	f1a3 0302 	sub.w	r3, r3, #2
 8007324:	bfd8      	it	le
 8007326:	2401      	movle	r4, #1
 8007328:	2b03      	cmp	r3, #3
 800732a:	d864      	bhi.n	80073f6 <_dtoa_r+0x29e>
 800732c:	e8df f003 	tbb	[pc, r3]
 8007330:	2c385553 	.word	0x2c385553
 8007334:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007338:	441e      	add	r6, r3
 800733a:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800733e:	2b20      	cmp	r3, #32
 8007340:	bfc1      	itttt	gt
 8007342:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007346:	fa08 f803 	lslgt.w	r8, r8, r3
 800734a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800734e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007352:	bfd6      	itet	le
 8007354:	f1c3 0320 	rsble	r3, r3, #32
 8007358:	ea48 0003 	orrgt.w	r0, r8, r3
 800735c:	fa04 f003 	lslle.w	r0, r4, r3
 8007360:	f7f9 f840 	bl	80003e4 <__aeabi_ui2d>
 8007364:	2201      	movs	r2, #1
 8007366:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800736a:	3e01      	subs	r6, #1
 800736c:	9212      	str	r2, [sp, #72]	@ 0x48
 800736e:	e774      	b.n	800725a <_dtoa_r+0x102>
 8007370:	2301      	movs	r3, #1
 8007372:	e7b5      	b.n	80072e0 <_dtoa_r+0x188>
 8007374:	900f      	str	r0, [sp, #60]	@ 0x3c
 8007376:	e7b4      	b.n	80072e2 <_dtoa_r+0x18a>
 8007378:	9b04      	ldr	r3, [sp, #16]
 800737a:	1bdb      	subs	r3, r3, r7
 800737c:	9304      	str	r3, [sp, #16]
 800737e:	427b      	negs	r3, r7
 8007380:	930a      	str	r3, [sp, #40]	@ 0x28
 8007382:	2300      	movs	r3, #0
 8007384:	930e      	str	r3, [sp, #56]	@ 0x38
 8007386:	e7c1      	b.n	800730c <_dtoa_r+0x1b4>
 8007388:	2301      	movs	r3, #1
 800738a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800738c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800738e:	eb07 0b03 	add.w	fp, r7, r3
 8007392:	f10b 0301 	add.w	r3, fp, #1
 8007396:	2b01      	cmp	r3, #1
 8007398:	9308      	str	r3, [sp, #32]
 800739a:	bfb8      	it	lt
 800739c:	2301      	movlt	r3, #1
 800739e:	e006      	b.n	80073ae <_dtoa_r+0x256>
 80073a0:	2301      	movs	r3, #1
 80073a2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80073a4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	dd28      	ble.n	80073fc <_dtoa_r+0x2a4>
 80073aa:	469b      	mov	fp, r3
 80073ac:	9308      	str	r3, [sp, #32]
 80073ae:	2100      	movs	r1, #0
 80073b0:	2204      	movs	r2, #4
 80073b2:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80073b6:	f102 0514 	add.w	r5, r2, #20
 80073ba:	429d      	cmp	r5, r3
 80073bc:	d926      	bls.n	800740c <_dtoa_r+0x2b4>
 80073be:	6041      	str	r1, [r0, #4]
 80073c0:	4648      	mov	r0, r9
 80073c2:	f000 fd9b 	bl	8007efc <_Balloc>
 80073c6:	4682      	mov	sl, r0
 80073c8:	2800      	cmp	r0, #0
 80073ca:	d143      	bne.n	8007454 <_dtoa_r+0x2fc>
 80073cc:	4602      	mov	r2, r0
 80073ce:	f240 11af 	movw	r1, #431	@ 0x1af
 80073d2:	4b1f      	ldr	r3, [pc, #124]	@ (8007450 <_dtoa_r+0x2f8>)
 80073d4:	e6d4      	b.n	8007180 <_dtoa_r+0x28>
 80073d6:	2300      	movs	r3, #0
 80073d8:	e7e3      	b.n	80073a2 <_dtoa_r+0x24a>
 80073da:	2300      	movs	r3, #0
 80073dc:	e7d5      	b.n	800738a <_dtoa_r+0x232>
 80073de:	2401      	movs	r4, #1
 80073e0:	2300      	movs	r3, #0
 80073e2:	940b      	str	r4, [sp, #44]	@ 0x2c
 80073e4:	9320      	str	r3, [sp, #128]	@ 0x80
 80073e6:	f04f 3bff 	mov.w	fp, #4294967295
 80073ea:	2200      	movs	r2, #0
 80073ec:	2312      	movs	r3, #18
 80073ee:	f8cd b020 	str.w	fp, [sp, #32]
 80073f2:	9221      	str	r2, [sp, #132]	@ 0x84
 80073f4:	e7db      	b.n	80073ae <_dtoa_r+0x256>
 80073f6:	2301      	movs	r3, #1
 80073f8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80073fa:	e7f4      	b.n	80073e6 <_dtoa_r+0x28e>
 80073fc:	f04f 0b01 	mov.w	fp, #1
 8007400:	465b      	mov	r3, fp
 8007402:	f8cd b020 	str.w	fp, [sp, #32]
 8007406:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 800740a:	e7d0      	b.n	80073ae <_dtoa_r+0x256>
 800740c:	3101      	adds	r1, #1
 800740e:	0052      	lsls	r2, r2, #1
 8007410:	e7d1      	b.n	80073b6 <_dtoa_r+0x25e>
 8007412:	bf00      	nop
 8007414:	f3af 8000 	nop.w
 8007418:	636f4361 	.word	0x636f4361
 800741c:	3fd287a7 	.word	0x3fd287a7
 8007420:	8b60c8b3 	.word	0x8b60c8b3
 8007424:	3fc68a28 	.word	0x3fc68a28
 8007428:	509f79fb 	.word	0x509f79fb
 800742c:	3fd34413 	.word	0x3fd34413
 8007430:	0800ace7 	.word	0x0800ace7
 8007434:	0800acfe 	.word	0x0800acfe
 8007438:	7ff00000 	.word	0x7ff00000
 800743c:	0800ace3 	.word	0x0800ace3
 8007440:	0800ac7b 	.word	0x0800ac7b
 8007444:	0800ac7a 	.word	0x0800ac7a
 8007448:	3ff80000 	.word	0x3ff80000
 800744c:	0800ae10 	.word	0x0800ae10
 8007450:	0800ad56 	.word	0x0800ad56
 8007454:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007458:	6018      	str	r0, [r3, #0]
 800745a:	9b08      	ldr	r3, [sp, #32]
 800745c:	2b0e      	cmp	r3, #14
 800745e:	f200 80a1 	bhi.w	80075a4 <_dtoa_r+0x44c>
 8007462:	2c00      	cmp	r4, #0
 8007464:	f000 809e 	beq.w	80075a4 <_dtoa_r+0x44c>
 8007468:	2f00      	cmp	r7, #0
 800746a:	dd33      	ble.n	80074d4 <_dtoa_r+0x37c>
 800746c:	4b9c      	ldr	r3, [pc, #624]	@ (80076e0 <_dtoa_r+0x588>)
 800746e:	f007 020f 	and.w	r2, r7, #15
 8007472:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007476:	05f8      	lsls	r0, r7, #23
 8007478:	e9d3 3400 	ldrd	r3, r4, [r3]
 800747c:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8007480:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007484:	d516      	bpl.n	80074b4 <_dtoa_r+0x35c>
 8007486:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800748a:	4b96      	ldr	r3, [pc, #600]	@ (80076e4 <_dtoa_r+0x58c>)
 800748c:	2603      	movs	r6, #3
 800748e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007492:	f7f9 f94b 	bl	800072c <__aeabi_ddiv>
 8007496:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800749a:	f004 040f 	and.w	r4, r4, #15
 800749e:	4d91      	ldr	r5, [pc, #580]	@ (80076e4 <_dtoa_r+0x58c>)
 80074a0:	b954      	cbnz	r4, 80074b8 <_dtoa_r+0x360>
 80074a2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80074a6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80074aa:	f7f9 f93f 	bl	800072c <__aeabi_ddiv>
 80074ae:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80074b2:	e028      	b.n	8007506 <_dtoa_r+0x3ae>
 80074b4:	2602      	movs	r6, #2
 80074b6:	e7f2      	b.n	800749e <_dtoa_r+0x346>
 80074b8:	07e1      	lsls	r1, r4, #31
 80074ba:	d508      	bpl.n	80074ce <_dtoa_r+0x376>
 80074bc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80074c0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80074c4:	f7f9 f808 	bl	80004d8 <__aeabi_dmul>
 80074c8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80074cc:	3601      	adds	r6, #1
 80074ce:	1064      	asrs	r4, r4, #1
 80074d0:	3508      	adds	r5, #8
 80074d2:	e7e5      	b.n	80074a0 <_dtoa_r+0x348>
 80074d4:	f000 80af 	beq.w	8007636 <_dtoa_r+0x4de>
 80074d8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80074dc:	427c      	negs	r4, r7
 80074de:	4b80      	ldr	r3, [pc, #512]	@ (80076e0 <_dtoa_r+0x588>)
 80074e0:	f004 020f 	and.w	r2, r4, #15
 80074e4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80074e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074ec:	f7f8 fff4 	bl	80004d8 <__aeabi_dmul>
 80074f0:	2602      	movs	r6, #2
 80074f2:	2300      	movs	r3, #0
 80074f4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80074f8:	4d7a      	ldr	r5, [pc, #488]	@ (80076e4 <_dtoa_r+0x58c>)
 80074fa:	1124      	asrs	r4, r4, #4
 80074fc:	2c00      	cmp	r4, #0
 80074fe:	f040 808f 	bne.w	8007620 <_dtoa_r+0x4c8>
 8007502:	2b00      	cmp	r3, #0
 8007504:	d1d3      	bne.n	80074ae <_dtoa_r+0x356>
 8007506:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800750a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800750c:	2b00      	cmp	r3, #0
 800750e:	f000 8094 	beq.w	800763a <_dtoa_r+0x4e2>
 8007512:	2200      	movs	r2, #0
 8007514:	4620      	mov	r0, r4
 8007516:	4629      	mov	r1, r5
 8007518:	4b73      	ldr	r3, [pc, #460]	@ (80076e8 <_dtoa_r+0x590>)
 800751a:	f7f9 fa4f 	bl	80009bc <__aeabi_dcmplt>
 800751e:	2800      	cmp	r0, #0
 8007520:	f000 808b 	beq.w	800763a <_dtoa_r+0x4e2>
 8007524:	9b08      	ldr	r3, [sp, #32]
 8007526:	2b00      	cmp	r3, #0
 8007528:	f000 8087 	beq.w	800763a <_dtoa_r+0x4e2>
 800752c:	f1bb 0f00 	cmp.w	fp, #0
 8007530:	dd34      	ble.n	800759c <_dtoa_r+0x444>
 8007532:	4620      	mov	r0, r4
 8007534:	2200      	movs	r2, #0
 8007536:	4629      	mov	r1, r5
 8007538:	4b6c      	ldr	r3, [pc, #432]	@ (80076ec <_dtoa_r+0x594>)
 800753a:	f7f8 ffcd 	bl	80004d8 <__aeabi_dmul>
 800753e:	465c      	mov	r4, fp
 8007540:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007544:	f107 38ff 	add.w	r8, r7, #4294967295
 8007548:	3601      	adds	r6, #1
 800754a:	4630      	mov	r0, r6
 800754c:	f7f8 ff5a 	bl	8000404 <__aeabi_i2d>
 8007550:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007554:	f7f8 ffc0 	bl	80004d8 <__aeabi_dmul>
 8007558:	2200      	movs	r2, #0
 800755a:	4b65      	ldr	r3, [pc, #404]	@ (80076f0 <_dtoa_r+0x598>)
 800755c:	f7f8 fe06 	bl	800016c <__adddf3>
 8007560:	4605      	mov	r5, r0
 8007562:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007566:	2c00      	cmp	r4, #0
 8007568:	d16a      	bne.n	8007640 <_dtoa_r+0x4e8>
 800756a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800756e:	2200      	movs	r2, #0
 8007570:	4b60      	ldr	r3, [pc, #384]	@ (80076f4 <_dtoa_r+0x59c>)
 8007572:	f7f8 fdf9 	bl	8000168 <__aeabi_dsub>
 8007576:	4602      	mov	r2, r0
 8007578:	460b      	mov	r3, r1
 800757a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800757e:	462a      	mov	r2, r5
 8007580:	4633      	mov	r3, r6
 8007582:	f7f9 fa39 	bl	80009f8 <__aeabi_dcmpgt>
 8007586:	2800      	cmp	r0, #0
 8007588:	f040 8298 	bne.w	8007abc <_dtoa_r+0x964>
 800758c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007590:	462a      	mov	r2, r5
 8007592:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007596:	f7f9 fa11 	bl	80009bc <__aeabi_dcmplt>
 800759a:	bb38      	cbnz	r0, 80075ec <_dtoa_r+0x494>
 800759c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80075a0:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80075a4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	f2c0 8157 	blt.w	800785a <_dtoa_r+0x702>
 80075ac:	2f0e      	cmp	r7, #14
 80075ae:	f300 8154 	bgt.w	800785a <_dtoa_r+0x702>
 80075b2:	4b4b      	ldr	r3, [pc, #300]	@ (80076e0 <_dtoa_r+0x588>)
 80075b4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80075b8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80075bc:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80075c0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	f280 80e5 	bge.w	8007792 <_dtoa_r+0x63a>
 80075c8:	9b08      	ldr	r3, [sp, #32]
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	f300 80e1 	bgt.w	8007792 <_dtoa_r+0x63a>
 80075d0:	d10c      	bne.n	80075ec <_dtoa_r+0x494>
 80075d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80075d6:	2200      	movs	r2, #0
 80075d8:	4b46      	ldr	r3, [pc, #280]	@ (80076f4 <_dtoa_r+0x59c>)
 80075da:	f7f8 ff7d 	bl	80004d8 <__aeabi_dmul>
 80075de:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80075e2:	f7f9 f9ff 	bl	80009e4 <__aeabi_dcmpge>
 80075e6:	2800      	cmp	r0, #0
 80075e8:	f000 8266 	beq.w	8007ab8 <_dtoa_r+0x960>
 80075ec:	2400      	movs	r4, #0
 80075ee:	4625      	mov	r5, r4
 80075f0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80075f2:	4656      	mov	r6, sl
 80075f4:	ea6f 0803 	mvn.w	r8, r3
 80075f8:	2700      	movs	r7, #0
 80075fa:	4621      	mov	r1, r4
 80075fc:	4648      	mov	r0, r9
 80075fe:	f000 fcbd 	bl	8007f7c <_Bfree>
 8007602:	2d00      	cmp	r5, #0
 8007604:	f000 80bd 	beq.w	8007782 <_dtoa_r+0x62a>
 8007608:	b12f      	cbz	r7, 8007616 <_dtoa_r+0x4be>
 800760a:	42af      	cmp	r7, r5
 800760c:	d003      	beq.n	8007616 <_dtoa_r+0x4be>
 800760e:	4639      	mov	r1, r7
 8007610:	4648      	mov	r0, r9
 8007612:	f000 fcb3 	bl	8007f7c <_Bfree>
 8007616:	4629      	mov	r1, r5
 8007618:	4648      	mov	r0, r9
 800761a:	f000 fcaf 	bl	8007f7c <_Bfree>
 800761e:	e0b0      	b.n	8007782 <_dtoa_r+0x62a>
 8007620:	07e2      	lsls	r2, r4, #31
 8007622:	d505      	bpl.n	8007630 <_dtoa_r+0x4d8>
 8007624:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007628:	f7f8 ff56 	bl	80004d8 <__aeabi_dmul>
 800762c:	2301      	movs	r3, #1
 800762e:	3601      	adds	r6, #1
 8007630:	1064      	asrs	r4, r4, #1
 8007632:	3508      	adds	r5, #8
 8007634:	e762      	b.n	80074fc <_dtoa_r+0x3a4>
 8007636:	2602      	movs	r6, #2
 8007638:	e765      	b.n	8007506 <_dtoa_r+0x3ae>
 800763a:	46b8      	mov	r8, r7
 800763c:	9c08      	ldr	r4, [sp, #32]
 800763e:	e784      	b.n	800754a <_dtoa_r+0x3f2>
 8007640:	4b27      	ldr	r3, [pc, #156]	@ (80076e0 <_dtoa_r+0x588>)
 8007642:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007644:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007648:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800764c:	4454      	add	r4, sl
 800764e:	2900      	cmp	r1, #0
 8007650:	d054      	beq.n	80076fc <_dtoa_r+0x5a4>
 8007652:	2000      	movs	r0, #0
 8007654:	4928      	ldr	r1, [pc, #160]	@ (80076f8 <_dtoa_r+0x5a0>)
 8007656:	f7f9 f869 	bl	800072c <__aeabi_ddiv>
 800765a:	4633      	mov	r3, r6
 800765c:	462a      	mov	r2, r5
 800765e:	f7f8 fd83 	bl	8000168 <__aeabi_dsub>
 8007662:	4656      	mov	r6, sl
 8007664:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007668:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800766c:	f7f9 f9e4 	bl	8000a38 <__aeabi_d2iz>
 8007670:	4605      	mov	r5, r0
 8007672:	f7f8 fec7 	bl	8000404 <__aeabi_i2d>
 8007676:	4602      	mov	r2, r0
 8007678:	460b      	mov	r3, r1
 800767a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800767e:	f7f8 fd73 	bl	8000168 <__aeabi_dsub>
 8007682:	4602      	mov	r2, r0
 8007684:	460b      	mov	r3, r1
 8007686:	3530      	adds	r5, #48	@ 0x30
 8007688:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800768c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007690:	f806 5b01 	strb.w	r5, [r6], #1
 8007694:	f7f9 f992 	bl	80009bc <__aeabi_dcmplt>
 8007698:	2800      	cmp	r0, #0
 800769a:	d172      	bne.n	8007782 <_dtoa_r+0x62a>
 800769c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80076a0:	2000      	movs	r0, #0
 80076a2:	4911      	ldr	r1, [pc, #68]	@ (80076e8 <_dtoa_r+0x590>)
 80076a4:	f7f8 fd60 	bl	8000168 <__aeabi_dsub>
 80076a8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80076ac:	f7f9 f986 	bl	80009bc <__aeabi_dcmplt>
 80076b0:	2800      	cmp	r0, #0
 80076b2:	f040 80b4 	bne.w	800781e <_dtoa_r+0x6c6>
 80076b6:	42a6      	cmp	r6, r4
 80076b8:	f43f af70 	beq.w	800759c <_dtoa_r+0x444>
 80076bc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80076c0:	2200      	movs	r2, #0
 80076c2:	4b0a      	ldr	r3, [pc, #40]	@ (80076ec <_dtoa_r+0x594>)
 80076c4:	f7f8 ff08 	bl	80004d8 <__aeabi_dmul>
 80076c8:	2200      	movs	r2, #0
 80076ca:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80076ce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80076d2:	4b06      	ldr	r3, [pc, #24]	@ (80076ec <_dtoa_r+0x594>)
 80076d4:	f7f8 ff00 	bl	80004d8 <__aeabi_dmul>
 80076d8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80076dc:	e7c4      	b.n	8007668 <_dtoa_r+0x510>
 80076de:	bf00      	nop
 80076e0:	0800ae10 	.word	0x0800ae10
 80076e4:	0800ade8 	.word	0x0800ade8
 80076e8:	3ff00000 	.word	0x3ff00000
 80076ec:	40240000 	.word	0x40240000
 80076f0:	401c0000 	.word	0x401c0000
 80076f4:	40140000 	.word	0x40140000
 80076f8:	3fe00000 	.word	0x3fe00000
 80076fc:	4631      	mov	r1, r6
 80076fe:	4628      	mov	r0, r5
 8007700:	f7f8 feea 	bl	80004d8 <__aeabi_dmul>
 8007704:	4656      	mov	r6, sl
 8007706:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800770a:	9413      	str	r4, [sp, #76]	@ 0x4c
 800770c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007710:	f7f9 f992 	bl	8000a38 <__aeabi_d2iz>
 8007714:	4605      	mov	r5, r0
 8007716:	f7f8 fe75 	bl	8000404 <__aeabi_i2d>
 800771a:	4602      	mov	r2, r0
 800771c:	460b      	mov	r3, r1
 800771e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007722:	f7f8 fd21 	bl	8000168 <__aeabi_dsub>
 8007726:	4602      	mov	r2, r0
 8007728:	460b      	mov	r3, r1
 800772a:	3530      	adds	r5, #48	@ 0x30
 800772c:	f806 5b01 	strb.w	r5, [r6], #1
 8007730:	42a6      	cmp	r6, r4
 8007732:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007736:	f04f 0200 	mov.w	r2, #0
 800773a:	d124      	bne.n	8007786 <_dtoa_r+0x62e>
 800773c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007740:	4bae      	ldr	r3, [pc, #696]	@ (80079fc <_dtoa_r+0x8a4>)
 8007742:	f7f8 fd13 	bl	800016c <__adddf3>
 8007746:	4602      	mov	r2, r0
 8007748:	460b      	mov	r3, r1
 800774a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800774e:	f7f9 f953 	bl	80009f8 <__aeabi_dcmpgt>
 8007752:	2800      	cmp	r0, #0
 8007754:	d163      	bne.n	800781e <_dtoa_r+0x6c6>
 8007756:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800775a:	2000      	movs	r0, #0
 800775c:	49a7      	ldr	r1, [pc, #668]	@ (80079fc <_dtoa_r+0x8a4>)
 800775e:	f7f8 fd03 	bl	8000168 <__aeabi_dsub>
 8007762:	4602      	mov	r2, r0
 8007764:	460b      	mov	r3, r1
 8007766:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800776a:	f7f9 f927 	bl	80009bc <__aeabi_dcmplt>
 800776e:	2800      	cmp	r0, #0
 8007770:	f43f af14 	beq.w	800759c <_dtoa_r+0x444>
 8007774:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007776:	1e73      	subs	r3, r6, #1
 8007778:	9313      	str	r3, [sp, #76]	@ 0x4c
 800777a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800777e:	2b30      	cmp	r3, #48	@ 0x30
 8007780:	d0f8      	beq.n	8007774 <_dtoa_r+0x61c>
 8007782:	4647      	mov	r7, r8
 8007784:	e03b      	b.n	80077fe <_dtoa_r+0x6a6>
 8007786:	4b9e      	ldr	r3, [pc, #632]	@ (8007a00 <_dtoa_r+0x8a8>)
 8007788:	f7f8 fea6 	bl	80004d8 <__aeabi_dmul>
 800778c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007790:	e7bc      	b.n	800770c <_dtoa_r+0x5b4>
 8007792:	4656      	mov	r6, sl
 8007794:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8007798:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800779c:	4620      	mov	r0, r4
 800779e:	4629      	mov	r1, r5
 80077a0:	f7f8 ffc4 	bl	800072c <__aeabi_ddiv>
 80077a4:	f7f9 f948 	bl	8000a38 <__aeabi_d2iz>
 80077a8:	4680      	mov	r8, r0
 80077aa:	f7f8 fe2b 	bl	8000404 <__aeabi_i2d>
 80077ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80077b2:	f7f8 fe91 	bl	80004d8 <__aeabi_dmul>
 80077b6:	4602      	mov	r2, r0
 80077b8:	460b      	mov	r3, r1
 80077ba:	4620      	mov	r0, r4
 80077bc:	4629      	mov	r1, r5
 80077be:	f7f8 fcd3 	bl	8000168 <__aeabi_dsub>
 80077c2:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80077c6:	9d08      	ldr	r5, [sp, #32]
 80077c8:	f806 4b01 	strb.w	r4, [r6], #1
 80077cc:	eba6 040a 	sub.w	r4, r6, sl
 80077d0:	42a5      	cmp	r5, r4
 80077d2:	4602      	mov	r2, r0
 80077d4:	460b      	mov	r3, r1
 80077d6:	d133      	bne.n	8007840 <_dtoa_r+0x6e8>
 80077d8:	f7f8 fcc8 	bl	800016c <__adddf3>
 80077dc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80077e0:	4604      	mov	r4, r0
 80077e2:	460d      	mov	r5, r1
 80077e4:	f7f9 f908 	bl	80009f8 <__aeabi_dcmpgt>
 80077e8:	b9c0      	cbnz	r0, 800781c <_dtoa_r+0x6c4>
 80077ea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80077ee:	4620      	mov	r0, r4
 80077f0:	4629      	mov	r1, r5
 80077f2:	f7f9 f8d9 	bl	80009a8 <__aeabi_dcmpeq>
 80077f6:	b110      	cbz	r0, 80077fe <_dtoa_r+0x6a6>
 80077f8:	f018 0f01 	tst.w	r8, #1
 80077fc:	d10e      	bne.n	800781c <_dtoa_r+0x6c4>
 80077fe:	4648      	mov	r0, r9
 8007800:	9903      	ldr	r1, [sp, #12]
 8007802:	f000 fbbb 	bl	8007f7c <_Bfree>
 8007806:	2300      	movs	r3, #0
 8007808:	7033      	strb	r3, [r6, #0]
 800780a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800780c:	3701      	adds	r7, #1
 800780e:	601f      	str	r7, [r3, #0]
 8007810:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007812:	2b00      	cmp	r3, #0
 8007814:	f000 824b 	beq.w	8007cae <_dtoa_r+0xb56>
 8007818:	601e      	str	r6, [r3, #0]
 800781a:	e248      	b.n	8007cae <_dtoa_r+0xb56>
 800781c:	46b8      	mov	r8, r7
 800781e:	4633      	mov	r3, r6
 8007820:	461e      	mov	r6, r3
 8007822:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007826:	2a39      	cmp	r2, #57	@ 0x39
 8007828:	d106      	bne.n	8007838 <_dtoa_r+0x6e0>
 800782a:	459a      	cmp	sl, r3
 800782c:	d1f8      	bne.n	8007820 <_dtoa_r+0x6c8>
 800782e:	2230      	movs	r2, #48	@ 0x30
 8007830:	f108 0801 	add.w	r8, r8, #1
 8007834:	f88a 2000 	strb.w	r2, [sl]
 8007838:	781a      	ldrb	r2, [r3, #0]
 800783a:	3201      	adds	r2, #1
 800783c:	701a      	strb	r2, [r3, #0]
 800783e:	e7a0      	b.n	8007782 <_dtoa_r+0x62a>
 8007840:	2200      	movs	r2, #0
 8007842:	4b6f      	ldr	r3, [pc, #444]	@ (8007a00 <_dtoa_r+0x8a8>)
 8007844:	f7f8 fe48 	bl	80004d8 <__aeabi_dmul>
 8007848:	2200      	movs	r2, #0
 800784a:	2300      	movs	r3, #0
 800784c:	4604      	mov	r4, r0
 800784e:	460d      	mov	r5, r1
 8007850:	f7f9 f8aa 	bl	80009a8 <__aeabi_dcmpeq>
 8007854:	2800      	cmp	r0, #0
 8007856:	d09f      	beq.n	8007798 <_dtoa_r+0x640>
 8007858:	e7d1      	b.n	80077fe <_dtoa_r+0x6a6>
 800785a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800785c:	2a00      	cmp	r2, #0
 800785e:	f000 80ea 	beq.w	8007a36 <_dtoa_r+0x8de>
 8007862:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007864:	2a01      	cmp	r2, #1
 8007866:	f300 80cd 	bgt.w	8007a04 <_dtoa_r+0x8ac>
 800786a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800786c:	2a00      	cmp	r2, #0
 800786e:	f000 80c1 	beq.w	80079f4 <_dtoa_r+0x89c>
 8007872:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007876:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007878:	9e04      	ldr	r6, [sp, #16]
 800787a:	9a04      	ldr	r2, [sp, #16]
 800787c:	2101      	movs	r1, #1
 800787e:	441a      	add	r2, r3
 8007880:	9204      	str	r2, [sp, #16]
 8007882:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007884:	4648      	mov	r0, r9
 8007886:	441a      	add	r2, r3
 8007888:	9209      	str	r2, [sp, #36]	@ 0x24
 800788a:	f000 fc2b 	bl	80080e4 <__i2b>
 800788e:	4605      	mov	r5, r0
 8007890:	b166      	cbz	r6, 80078ac <_dtoa_r+0x754>
 8007892:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007894:	2b00      	cmp	r3, #0
 8007896:	dd09      	ble.n	80078ac <_dtoa_r+0x754>
 8007898:	42b3      	cmp	r3, r6
 800789a:	bfa8      	it	ge
 800789c:	4633      	movge	r3, r6
 800789e:	9a04      	ldr	r2, [sp, #16]
 80078a0:	1af6      	subs	r6, r6, r3
 80078a2:	1ad2      	subs	r2, r2, r3
 80078a4:	9204      	str	r2, [sp, #16]
 80078a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80078a8:	1ad3      	subs	r3, r2, r3
 80078aa:	9309      	str	r3, [sp, #36]	@ 0x24
 80078ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80078ae:	b30b      	cbz	r3, 80078f4 <_dtoa_r+0x79c>
 80078b0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	f000 80c6 	beq.w	8007a44 <_dtoa_r+0x8ec>
 80078b8:	2c00      	cmp	r4, #0
 80078ba:	f000 80c0 	beq.w	8007a3e <_dtoa_r+0x8e6>
 80078be:	4629      	mov	r1, r5
 80078c0:	4622      	mov	r2, r4
 80078c2:	4648      	mov	r0, r9
 80078c4:	f000 fcc6 	bl	8008254 <__pow5mult>
 80078c8:	9a03      	ldr	r2, [sp, #12]
 80078ca:	4601      	mov	r1, r0
 80078cc:	4605      	mov	r5, r0
 80078ce:	4648      	mov	r0, r9
 80078d0:	f000 fc1e 	bl	8008110 <__multiply>
 80078d4:	9903      	ldr	r1, [sp, #12]
 80078d6:	4680      	mov	r8, r0
 80078d8:	4648      	mov	r0, r9
 80078da:	f000 fb4f 	bl	8007f7c <_Bfree>
 80078de:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80078e0:	1b1b      	subs	r3, r3, r4
 80078e2:	930a      	str	r3, [sp, #40]	@ 0x28
 80078e4:	f000 80b1 	beq.w	8007a4a <_dtoa_r+0x8f2>
 80078e8:	4641      	mov	r1, r8
 80078ea:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80078ec:	4648      	mov	r0, r9
 80078ee:	f000 fcb1 	bl	8008254 <__pow5mult>
 80078f2:	9003      	str	r0, [sp, #12]
 80078f4:	2101      	movs	r1, #1
 80078f6:	4648      	mov	r0, r9
 80078f8:	f000 fbf4 	bl	80080e4 <__i2b>
 80078fc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80078fe:	4604      	mov	r4, r0
 8007900:	2b00      	cmp	r3, #0
 8007902:	f000 81d8 	beq.w	8007cb6 <_dtoa_r+0xb5e>
 8007906:	461a      	mov	r2, r3
 8007908:	4601      	mov	r1, r0
 800790a:	4648      	mov	r0, r9
 800790c:	f000 fca2 	bl	8008254 <__pow5mult>
 8007910:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007912:	4604      	mov	r4, r0
 8007914:	2b01      	cmp	r3, #1
 8007916:	f300 809f 	bgt.w	8007a58 <_dtoa_r+0x900>
 800791a:	9b06      	ldr	r3, [sp, #24]
 800791c:	2b00      	cmp	r3, #0
 800791e:	f040 8097 	bne.w	8007a50 <_dtoa_r+0x8f8>
 8007922:	9b07      	ldr	r3, [sp, #28]
 8007924:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007928:	2b00      	cmp	r3, #0
 800792a:	f040 8093 	bne.w	8007a54 <_dtoa_r+0x8fc>
 800792e:	9b07      	ldr	r3, [sp, #28]
 8007930:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007934:	0d1b      	lsrs	r3, r3, #20
 8007936:	051b      	lsls	r3, r3, #20
 8007938:	b133      	cbz	r3, 8007948 <_dtoa_r+0x7f0>
 800793a:	9b04      	ldr	r3, [sp, #16]
 800793c:	3301      	adds	r3, #1
 800793e:	9304      	str	r3, [sp, #16]
 8007940:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007942:	3301      	adds	r3, #1
 8007944:	9309      	str	r3, [sp, #36]	@ 0x24
 8007946:	2301      	movs	r3, #1
 8007948:	930a      	str	r3, [sp, #40]	@ 0x28
 800794a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800794c:	2b00      	cmp	r3, #0
 800794e:	f000 81b8 	beq.w	8007cc2 <_dtoa_r+0xb6a>
 8007952:	6923      	ldr	r3, [r4, #16]
 8007954:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007958:	6918      	ldr	r0, [r3, #16]
 800795a:	f000 fb77 	bl	800804c <__hi0bits>
 800795e:	f1c0 0020 	rsb	r0, r0, #32
 8007962:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007964:	4418      	add	r0, r3
 8007966:	f010 001f 	ands.w	r0, r0, #31
 800796a:	f000 8082 	beq.w	8007a72 <_dtoa_r+0x91a>
 800796e:	f1c0 0320 	rsb	r3, r0, #32
 8007972:	2b04      	cmp	r3, #4
 8007974:	dd73      	ble.n	8007a5e <_dtoa_r+0x906>
 8007976:	9b04      	ldr	r3, [sp, #16]
 8007978:	f1c0 001c 	rsb	r0, r0, #28
 800797c:	4403      	add	r3, r0
 800797e:	9304      	str	r3, [sp, #16]
 8007980:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007982:	4406      	add	r6, r0
 8007984:	4403      	add	r3, r0
 8007986:	9309      	str	r3, [sp, #36]	@ 0x24
 8007988:	9b04      	ldr	r3, [sp, #16]
 800798a:	2b00      	cmp	r3, #0
 800798c:	dd05      	ble.n	800799a <_dtoa_r+0x842>
 800798e:	461a      	mov	r2, r3
 8007990:	4648      	mov	r0, r9
 8007992:	9903      	ldr	r1, [sp, #12]
 8007994:	f000 fcb8 	bl	8008308 <__lshift>
 8007998:	9003      	str	r0, [sp, #12]
 800799a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800799c:	2b00      	cmp	r3, #0
 800799e:	dd05      	ble.n	80079ac <_dtoa_r+0x854>
 80079a0:	4621      	mov	r1, r4
 80079a2:	461a      	mov	r2, r3
 80079a4:	4648      	mov	r0, r9
 80079a6:	f000 fcaf 	bl	8008308 <__lshift>
 80079aa:	4604      	mov	r4, r0
 80079ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d061      	beq.n	8007a76 <_dtoa_r+0x91e>
 80079b2:	4621      	mov	r1, r4
 80079b4:	9803      	ldr	r0, [sp, #12]
 80079b6:	f000 fd13 	bl	80083e0 <__mcmp>
 80079ba:	2800      	cmp	r0, #0
 80079bc:	da5b      	bge.n	8007a76 <_dtoa_r+0x91e>
 80079be:	2300      	movs	r3, #0
 80079c0:	220a      	movs	r2, #10
 80079c2:	4648      	mov	r0, r9
 80079c4:	9903      	ldr	r1, [sp, #12]
 80079c6:	f000 fafb 	bl	8007fc0 <__multadd>
 80079ca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80079cc:	f107 38ff 	add.w	r8, r7, #4294967295
 80079d0:	9003      	str	r0, [sp, #12]
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	f000 8177 	beq.w	8007cc6 <_dtoa_r+0xb6e>
 80079d8:	4629      	mov	r1, r5
 80079da:	2300      	movs	r3, #0
 80079dc:	220a      	movs	r2, #10
 80079de:	4648      	mov	r0, r9
 80079e0:	f000 faee 	bl	8007fc0 <__multadd>
 80079e4:	f1bb 0f00 	cmp.w	fp, #0
 80079e8:	4605      	mov	r5, r0
 80079ea:	dc6f      	bgt.n	8007acc <_dtoa_r+0x974>
 80079ec:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80079ee:	2b02      	cmp	r3, #2
 80079f0:	dc49      	bgt.n	8007a86 <_dtoa_r+0x92e>
 80079f2:	e06b      	b.n	8007acc <_dtoa_r+0x974>
 80079f4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80079f6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80079fa:	e73c      	b.n	8007876 <_dtoa_r+0x71e>
 80079fc:	3fe00000 	.word	0x3fe00000
 8007a00:	40240000 	.word	0x40240000
 8007a04:	9b08      	ldr	r3, [sp, #32]
 8007a06:	1e5c      	subs	r4, r3, #1
 8007a08:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007a0a:	42a3      	cmp	r3, r4
 8007a0c:	db09      	blt.n	8007a22 <_dtoa_r+0x8ca>
 8007a0e:	1b1c      	subs	r4, r3, r4
 8007a10:	9b08      	ldr	r3, [sp, #32]
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	f6bf af30 	bge.w	8007878 <_dtoa_r+0x720>
 8007a18:	9b04      	ldr	r3, [sp, #16]
 8007a1a:	9a08      	ldr	r2, [sp, #32]
 8007a1c:	1a9e      	subs	r6, r3, r2
 8007a1e:	2300      	movs	r3, #0
 8007a20:	e72b      	b.n	800787a <_dtoa_r+0x722>
 8007a22:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007a24:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007a26:	1ae3      	subs	r3, r4, r3
 8007a28:	441a      	add	r2, r3
 8007a2a:	940a      	str	r4, [sp, #40]	@ 0x28
 8007a2c:	9e04      	ldr	r6, [sp, #16]
 8007a2e:	2400      	movs	r4, #0
 8007a30:	9b08      	ldr	r3, [sp, #32]
 8007a32:	920e      	str	r2, [sp, #56]	@ 0x38
 8007a34:	e721      	b.n	800787a <_dtoa_r+0x722>
 8007a36:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007a38:	9e04      	ldr	r6, [sp, #16]
 8007a3a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007a3c:	e728      	b.n	8007890 <_dtoa_r+0x738>
 8007a3e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8007a42:	e751      	b.n	80078e8 <_dtoa_r+0x790>
 8007a44:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007a46:	9903      	ldr	r1, [sp, #12]
 8007a48:	e750      	b.n	80078ec <_dtoa_r+0x794>
 8007a4a:	f8cd 800c 	str.w	r8, [sp, #12]
 8007a4e:	e751      	b.n	80078f4 <_dtoa_r+0x79c>
 8007a50:	2300      	movs	r3, #0
 8007a52:	e779      	b.n	8007948 <_dtoa_r+0x7f0>
 8007a54:	9b06      	ldr	r3, [sp, #24]
 8007a56:	e777      	b.n	8007948 <_dtoa_r+0x7f0>
 8007a58:	2300      	movs	r3, #0
 8007a5a:	930a      	str	r3, [sp, #40]	@ 0x28
 8007a5c:	e779      	b.n	8007952 <_dtoa_r+0x7fa>
 8007a5e:	d093      	beq.n	8007988 <_dtoa_r+0x830>
 8007a60:	9a04      	ldr	r2, [sp, #16]
 8007a62:	331c      	adds	r3, #28
 8007a64:	441a      	add	r2, r3
 8007a66:	9204      	str	r2, [sp, #16]
 8007a68:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007a6a:	441e      	add	r6, r3
 8007a6c:	441a      	add	r2, r3
 8007a6e:	9209      	str	r2, [sp, #36]	@ 0x24
 8007a70:	e78a      	b.n	8007988 <_dtoa_r+0x830>
 8007a72:	4603      	mov	r3, r0
 8007a74:	e7f4      	b.n	8007a60 <_dtoa_r+0x908>
 8007a76:	9b08      	ldr	r3, [sp, #32]
 8007a78:	46b8      	mov	r8, r7
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	dc20      	bgt.n	8007ac0 <_dtoa_r+0x968>
 8007a7e:	469b      	mov	fp, r3
 8007a80:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007a82:	2b02      	cmp	r3, #2
 8007a84:	dd1e      	ble.n	8007ac4 <_dtoa_r+0x96c>
 8007a86:	f1bb 0f00 	cmp.w	fp, #0
 8007a8a:	f47f adb1 	bne.w	80075f0 <_dtoa_r+0x498>
 8007a8e:	4621      	mov	r1, r4
 8007a90:	465b      	mov	r3, fp
 8007a92:	2205      	movs	r2, #5
 8007a94:	4648      	mov	r0, r9
 8007a96:	f000 fa93 	bl	8007fc0 <__multadd>
 8007a9a:	4601      	mov	r1, r0
 8007a9c:	4604      	mov	r4, r0
 8007a9e:	9803      	ldr	r0, [sp, #12]
 8007aa0:	f000 fc9e 	bl	80083e0 <__mcmp>
 8007aa4:	2800      	cmp	r0, #0
 8007aa6:	f77f ada3 	ble.w	80075f0 <_dtoa_r+0x498>
 8007aaa:	4656      	mov	r6, sl
 8007aac:	2331      	movs	r3, #49	@ 0x31
 8007aae:	f108 0801 	add.w	r8, r8, #1
 8007ab2:	f806 3b01 	strb.w	r3, [r6], #1
 8007ab6:	e59f      	b.n	80075f8 <_dtoa_r+0x4a0>
 8007ab8:	46b8      	mov	r8, r7
 8007aba:	9c08      	ldr	r4, [sp, #32]
 8007abc:	4625      	mov	r5, r4
 8007abe:	e7f4      	b.n	8007aaa <_dtoa_r+0x952>
 8007ac0:	f8dd b020 	ldr.w	fp, [sp, #32]
 8007ac4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	f000 8101 	beq.w	8007cce <_dtoa_r+0xb76>
 8007acc:	2e00      	cmp	r6, #0
 8007ace:	dd05      	ble.n	8007adc <_dtoa_r+0x984>
 8007ad0:	4629      	mov	r1, r5
 8007ad2:	4632      	mov	r2, r6
 8007ad4:	4648      	mov	r0, r9
 8007ad6:	f000 fc17 	bl	8008308 <__lshift>
 8007ada:	4605      	mov	r5, r0
 8007adc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d05c      	beq.n	8007b9c <_dtoa_r+0xa44>
 8007ae2:	4648      	mov	r0, r9
 8007ae4:	6869      	ldr	r1, [r5, #4]
 8007ae6:	f000 fa09 	bl	8007efc <_Balloc>
 8007aea:	4606      	mov	r6, r0
 8007aec:	b928      	cbnz	r0, 8007afa <_dtoa_r+0x9a2>
 8007aee:	4602      	mov	r2, r0
 8007af0:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007af4:	4b80      	ldr	r3, [pc, #512]	@ (8007cf8 <_dtoa_r+0xba0>)
 8007af6:	f7ff bb43 	b.w	8007180 <_dtoa_r+0x28>
 8007afa:	692a      	ldr	r2, [r5, #16]
 8007afc:	f105 010c 	add.w	r1, r5, #12
 8007b00:	3202      	adds	r2, #2
 8007b02:	0092      	lsls	r2, r2, #2
 8007b04:	300c      	adds	r0, #12
 8007b06:	f000 ffaf 	bl	8008a68 <memcpy>
 8007b0a:	2201      	movs	r2, #1
 8007b0c:	4631      	mov	r1, r6
 8007b0e:	4648      	mov	r0, r9
 8007b10:	f000 fbfa 	bl	8008308 <__lshift>
 8007b14:	462f      	mov	r7, r5
 8007b16:	4605      	mov	r5, r0
 8007b18:	f10a 0301 	add.w	r3, sl, #1
 8007b1c:	9304      	str	r3, [sp, #16]
 8007b1e:	eb0a 030b 	add.w	r3, sl, fp
 8007b22:	930a      	str	r3, [sp, #40]	@ 0x28
 8007b24:	9b06      	ldr	r3, [sp, #24]
 8007b26:	f003 0301 	and.w	r3, r3, #1
 8007b2a:	9309      	str	r3, [sp, #36]	@ 0x24
 8007b2c:	9b04      	ldr	r3, [sp, #16]
 8007b2e:	4621      	mov	r1, r4
 8007b30:	9803      	ldr	r0, [sp, #12]
 8007b32:	f103 3bff 	add.w	fp, r3, #4294967295
 8007b36:	f7ff fa85 	bl	8007044 <quorem>
 8007b3a:	4603      	mov	r3, r0
 8007b3c:	4639      	mov	r1, r7
 8007b3e:	3330      	adds	r3, #48	@ 0x30
 8007b40:	9006      	str	r0, [sp, #24]
 8007b42:	9803      	ldr	r0, [sp, #12]
 8007b44:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007b46:	f000 fc4b 	bl	80083e0 <__mcmp>
 8007b4a:	462a      	mov	r2, r5
 8007b4c:	9008      	str	r0, [sp, #32]
 8007b4e:	4621      	mov	r1, r4
 8007b50:	4648      	mov	r0, r9
 8007b52:	f000 fc61 	bl	8008418 <__mdiff>
 8007b56:	68c2      	ldr	r2, [r0, #12]
 8007b58:	4606      	mov	r6, r0
 8007b5a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007b5c:	bb02      	cbnz	r2, 8007ba0 <_dtoa_r+0xa48>
 8007b5e:	4601      	mov	r1, r0
 8007b60:	9803      	ldr	r0, [sp, #12]
 8007b62:	f000 fc3d 	bl	80083e0 <__mcmp>
 8007b66:	4602      	mov	r2, r0
 8007b68:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007b6a:	4631      	mov	r1, r6
 8007b6c:	4648      	mov	r0, r9
 8007b6e:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8007b72:	f000 fa03 	bl	8007f7c <_Bfree>
 8007b76:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007b78:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007b7a:	9e04      	ldr	r6, [sp, #16]
 8007b7c:	ea42 0103 	orr.w	r1, r2, r3
 8007b80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b82:	4319      	orrs	r1, r3
 8007b84:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007b86:	d10d      	bne.n	8007ba4 <_dtoa_r+0xa4c>
 8007b88:	2b39      	cmp	r3, #57	@ 0x39
 8007b8a:	d027      	beq.n	8007bdc <_dtoa_r+0xa84>
 8007b8c:	9a08      	ldr	r2, [sp, #32]
 8007b8e:	2a00      	cmp	r2, #0
 8007b90:	dd01      	ble.n	8007b96 <_dtoa_r+0xa3e>
 8007b92:	9b06      	ldr	r3, [sp, #24]
 8007b94:	3331      	adds	r3, #49	@ 0x31
 8007b96:	f88b 3000 	strb.w	r3, [fp]
 8007b9a:	e52e      	b.n	80075fa <_dtoa_r+0x4a2>
 8007b9c:	4628      	mov	r0, r5
 8007b9e:	e7b9      	b.n	8007b14 <_dtoa_r+0x9bc>
 8007ba0:	2201      	movs	r2, #1
 8007ba2:	e7e2      	b.n	8007b6a <_dtoa_r+0xa12>
 8007ba4:	9908      	ldr	r1, [sp, #32]
 8007ba6:	2900      	cmp	r1, #0
 8007ba8:	db04      	blt.n	8007bb4 <_dtoa_r+0xa5c>
 8007baa:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8007bac:	4301      	orrs	r1, r0
 8007bae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007bb0:	4301      	orrs	r1, r0
 8007bb2:	d120      	bne.n	8007bf6 <_dtoa_r+0xa9e>
 8007bb4:	2a00      	cmp	r2, #0
 8007bb6:	ddee      	ble.n	8007b96 <_dtoa_r+0xa3e>
 8007bb8:	2201      	movs	r2, #1
 8007bba:	9903      	ldr	r1, [sp, #12]
 8007bbc:	4648      	mov	r0, r9
 8007bbe:	9304      	str	r3, [sp, #16]
 8007bc0:	f000 fba2 	bl	8008308 <__lshift>
 8007bc4:	4621      	mov	r1, r4
 8007bc6:	9003      	str	r0, [sp, #12]
 8007bc8:	f000 fc0a 	bl	80083e0 <__mcmp>
 8007bcc:	2800      	cmp	r0, #0
 8007bce:	9b04      	ldr	r3, [sp, #16]
 8007bd0:	dc02      	bgt.n	8007bd8 <_dtoa_r+0xa80>
 8007bd2:	d1e0      	bne.n	8007b96 <_dtoa_r+0xa3e>
 8007bd4:	07da      	lsls	r2, r3, #31
 8007bd6:	d5de      	bpl.n	8007b96 <_dtoa_r+0xa3e>
 8007bd8:	2b39      	cmp	r3, #57	@ 0x39
 8007bda:	d1da      	bne.n	8007b92 <_dtoa_r+0xa3a>
 8007bdc:	2339      	movs	r3, #57	@ 0x39
 8007bde:	f88b 3000 	strb.w	r3, [fp]
 8007be2:	4633      	mov	r3, r6
 8007be4:	461e      	mov	r6, r3
 8007be6:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007bea:	3b01      	subs	r3, #1
 8007bec:	2a39      	cmp	r2, #57	@ 0x39
 8007bee:	d04e      	beq.n	8007c8e <_dtoa_r+0xb36>
 8007bf0:	3201      	adds	r2, #1
 8007bf2:	701a      	strb	r2, [r3, #0]
 8007bf4:	e501      	b.n	80075fa <_dtoa_r+0x4a2>
 8007bf6:	2a00      	cmp	r2, #0
 8007bf8:	dd03      	ble.n	8007c02 <_dtoa_r+0xaaa>
 8007bfa:	2b39      	cmp	r3, #57	@ 0x39
 8007bfc:	d0ee      	beq.n	8007bdc <_dtoa_r+0xa84>
 8007bfe:	3301      	adds	r3, #1
 8007c00:	e7c9      	b.n	8007b96 <_dtoa_r+0xa3e>
 8007c02:	9a04      	ldr	r2, [sp, #16]
 8007c04:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007c06:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007c0a:	428a      	cmp	r2, r1
 8007c0c:	d028      	beq.n	8007c60 <_dtoa_r+0xb08>
 8007c0e:	2300      	movs	r3, #0
 8007c10:	220a      	movs	r2, #10
 8007c12:	9903      	ldr	r1, [sp, #12]
 8007c14:	4648      	mov	r0, r9
 8007c16:	f000 f9d3 	bl	8007fc0 <__multadd>
 8007c1a:	42af      	cmp	r7, r5
 8007c1c:	9003      	str	r0, [sp, #12]
 8007c1e:	f04f 0300 	mov.w	r3, #0
 8007c22:	f04f 020a 	mov.w	r2, #10
 8007c26:	4639      	mov	r1, r7
 8007c28:	4648      	mov	r0, r9
 8007c2a:	d107      	bne.n	8007c3c <_dtoa_r+0xae4>
 8007c2c:	f000 f9c8 	bl	8007fc0 <__multadd>
 8007c30:	4607      	mov	r7, r0
 8007c32:	4605      	mov	r5, r0
 8007c34:	9b04      	ldr	r3, [sp, #16]
 8007c36:	3301      	adds	r3, #1
 8007c38:	9304      	str	r3, [sp, #16]
 8007c3a:	e777      	b.n	8007b2c <_dtoa_r+0x9d4>
 8007c3c:	f000 f9c0 	bl	8007fc0 <__multadd>
 8007c40:	4629      	mov	r1, r5
 8007c42:	4607      	mov	r7, r0
 8007c44:	2300      	movs	r3, #0
 8007c46:	220a      	movs	r2, #10
 8007c48:	4648      	mov	r0, r9
 8007c4a:	f000 f9b9 	bl	8007fc0 <__multadd>
 8007c4e:	4605      	mov	r5, r0
 8007c50:	e7f0      	b.n	8007c34 <_dtoa_r+0xadc>
 8007c52:	f1bb 0f00 	cmp.w	fp, #0
 8007c56:	bfcc      	ite	gt
 8007c58:	465e      	movgt	r6, fp
 8007c5a:	2601      	movle	r6, #1
 8007c5c:	2700      	movs	r7, #0
 8007c5e:	4456      	add	r6, sl
 8007c60:	2201      	movs	r2, #1
 8007c62:	9903      	ldr	r1, [sp, #12]
 8007c64:	4648      	mov	r0, r9
 8007c66:	9304      	str	r3, [sp, #16]
 8007c68:	f000 fb4e 	bl	8008308 <__lshift>
 8007c6c:	4621      	mov	r1, r4
 8007c6e:	9003      	str	r0, [sp, #12]
 8007c70:	f000 fbb6 	bl	80083e0 <__mcmp>
 8007c74:	2800      	cmp	r0, #0
 8007c76:	dcb4      	bgt.n	8007be2 <_dtoa_r+0xa8a>
 8007c78:	d102      	bne.n	8007c80 <_dtoa_r+0xb28>
 8007c7a:	9b04      	ldr	r3, [sp, #16]
 8007c7c:	07db      	lsls	r3, r3, #31
 8007c7e:	d4b0      	bmi.n	8007be2 <_dtoa_r+0xa8a>
 8007c80:	4633      	mov	r3, r6
 8007c82:	461e      	mov	r6, r3
 8007c84:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007c88:	2a30      	cmp	r2, #48	@ 0x30
 8007c8a:	d0fa      	beq.n	8007c82 <_dtoa_r+0xb2a>
 8007c8c:	e4b5      	b.n	80075fa <_dtoa_r+0x4a2>
 8007c8e:	459a      	cmp	sl, r3
 8007c90:	d1a8      	bne.n	8007be4 <_dtoa_r+0xa8c>
 8007c92:	2331      	movs	r3, #49	@ 0x31
 8007c94:	f108 0801 	add.w	r8, r8, #1
 8007c98:	f88a 3000 	strb.w	r3, [sl]
 8007c9c:	e4ad      	b.n	80075fa <_dtoa_r+0x4a2>
 8007c9e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007ca0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8007cfc <_dtoa_r+0xba4>
 8007ca4:	b11b      	cbz	r3, 8007cae <_dtoa_r+0xb56>
 8007ca6:	f10a 0308 	add.w	r3, sl, #8
 8007caa:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8007cac:	6013      	str	r3, [r2, #0]
 8007cae:	4650      	mov	r0, sl
 8007cb0:	b017      	add	sp, #92	@ 0x5c
 8007cb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cb6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007cb8:	2b01      	cmp	r3, #1
 8007cba:	f77f ae2e 	ble.w	800791a <_dtoa_r+0x7c2>
 8007cbe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007cc0:	930a      	str	r3, [sp, #40]	@ 0x28
 8007cc2:	2001      	movs	r0, #1
 8007cc4:	e64d      	b.n	8007962 <_dtoa_r+0x80a>
 8007cc6:	f1bb 0f00 	cmp.w	fp, #0
 8007cca:	f77f aed9 	ble.w	8007a80 <_dtoa_r+0x928>
 8007cce:	4656      	mov	r6, sl
 8007cd0:	4621      	mov	r1, r4
 8007cd2:	9803      	ldr	r0, [sp, #12]
 8007cd4:	f7ff f9b6 	bl	8007044 <quorem>
 8007cd8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8007cdc:	f806 3b01 	strb.w	r3, [r6], #1
 8007ce0:	eba6 020a 	sub.w	r2, r6, sl
 8007ce4:	4593      	cmp	fp, r2
 8007ce6:	ddb4      	ble.n	8007c52 <_dtoa_r+0xafa>
 8007ce8:	2300      	movs	r3, #0
 8007cea:	220a      	movs	r2, #10
 8007cec:	4648      	mov	r0, r9
 8007cee:	9903      	ldr	r1, [sp, #12]
 8007cf0:	f000 f966 	bl	8007fc0 <__multadd>
 8007cf4:	9003      	str	r0, [sp, #12]
 8007cf6:	e7eb      	b.n	8007cd0 <_dtoa_r+0xb78>
 8007cf8:	0800ad56 	.word	0x0800ad56
 8007cfc:	0800acda 	.word	0x0800acda

08007d00 <_free_r>:
 8007d00:	b538      	push	{r3, r4, r5, lr}
 8007d02:	4605      	mov	r5, r0
 8007d04:	2900      	cmp	r1, #0
 8007d06:	d040      	beq.n	8007d8a <_free_r+0x8a>
 8007d08:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007d0c:	1f0c      	subs	r4, r1, #4
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	bfb8      	it	lt
 8007d12:	18e4      	addlt	r4, r4, r3
 8007d14:	f000 f8e6 	bl	8007ee4 <__malloc_lock>
 8007d18:	4a1c      	ldr	r2, [pc, #112]	@ (8007d8c <_free_r+0x8c>)
 8007d1a:	6813      	ldr	r3, [r2, #0]
 8007d1c:	b933      	cbnz	r3, 8007d2c <_free_r+0x2c>
 8007d1e:	6063      	str	r3, [r4, #4]
 8007d20:	6014      	str	r4, [r2, #0]
 8007d22:	4628      	mov	r0, r5
 8007d24:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007d28:	f000 b8e2 	b.w	8007ef0 <__malloc_unlock>
 8007d2c:	42a3      	cmp	r3, r4
 8007d2e:	d908      	bls.n	8007d42 <_free_r+0x42>
 8007d30:	6820      	ldr	r0, [r4, #0]
 8007d32:	1821      	adds	r1, r4, r0
 8007d34:	428b      	cmp	r3, r1
 8007d36:	bf01      	itttt	eq
 8007d38:	6819      	ldreq	r1, [r3, #0]
 8007d3a:	685b      	ldreq	r3, [r3, #4]
 8007d3c:	1809      	addeq	r1, r1, r0
 8007d3e:	6021      	streq	r1, [r4, #0]
 8007d40:	e7ed      	b.n	8007d1e <_free_r+0x1e>
 8007d42:	461a      	mov	r2, r3
 8007d44:	685b      	ldr	r3, [r3, #4]
 8007d46:	b10b      	cbz	r3, 8007d4c <_free_r+0x4c>
 8007d48:	42a3      	cmp	r3, r4
 8007d4a:	d9fa      	bls.n	8007d42 <_free_r+0x42>
 8007d4c:	6811      	ldr	r1, [r2, #0]
 8007d4e:	1850      	adds	r0, r2, r1
 8007d50:	42a0      	cmp	r0, r4
 8007d52:	d10b      	bne.n	8007d6c <_free_r+0x6c>
 8007d54:	6820      	ldr	r0, [r4, #0]
 8007d56:	4401      	add	r1, r0
 8007d58:	1850      	adds	r0, r2, r1
 8007d5a:	4283      	cmp	r3, r0
 8007d5c:	6011      	str	r1, [r2, #0]
 8007d5e:	d1e0      	bne.n	8007d22 <_free_r+0x22>
 8007d60:	6818      	ldr	r0, [r3, #0]
 8007d62:	685b      	ldr	r3, [r3, #4]
 8007d64:	4408      	add	r0, r1
 8007d66:	6010      	str	r0, [r2, #0]
 8007d68:	6053      	str	r3, [r2, #4]
 8007d6a:	e7da      	b.n	8007d22 <_free_r+0x22>
 8007d6c:	d902      	bls.n	8007d74 <_free_r+0x74>
 8007d6e:	230c      	movs	r3, #12
 8007d70:	602b      	str	r3, [r5, #0]
 8007d72:	e7d6      	b.n	8007d22 <_free_r+0x22>
 8007d74:	6820      	ldr	r0, [r4, #0]
 8007d76:	1821      	adds	r1, r4, r0
 8007d78:	428b      	cmp	r3, r1
 8007d7a:	bf01      	itttt	eq
 8007d7c:	6819      	ldreq	r1, [r3, #0]
 8007d7e:	685b      	ldreq	r3, [r3, #4]
 8007d80:	1809      	addeq	r1, r1, r0
 8007d82:	6021      	streq	r1, [r4, #0]
 8007d84:	6063      	str	r3, [r4, #4]
 8007d86:	6054      	str	r4, [r2, #4]
 8007d88:	e7cb      	b.n	8007d22 <_free_r+0x22>
 8007d8a:	bd38      	pop	{r3, r4, r5, pc}
 8007d8c:	20001550 	.word	0x20001550

08007d90 <malloc>:
 8007d90:	4b02      	ldr	r3, [pc, #8]	@ (8007d9c <malloc+0xc>)
 8007d92:	4601      	mov	r1, r0
 8007d94:	6818      	ldr	r0, [r3, #0]
 8007d96:	f000 b825 	b.w	8007de4 <_malloc_r>
 8007d9a:	bf00      	nop
 8007d9c:	2000002c 	.word	0x2000002c

08007da0 <sbrk_aligned>:
 8007da0:	b570      	push	{r4, r5, r6, lr}
 8007da2:	4e0f      	ldr	r6, [pc, #60]	@ (8007de0 <sbrk_aligned+0x40>)
 8007da4:	460c      	mov	r4, r1
 8007da6:	6831      	ldr	r1, [r6, #0]
 8007da8:	4605      	mov	r5, r0
 8007daa:	b911      	cbnz	r1, 8007db2 <sbrk_aligned+0x12>
 8007dac:	f000 fe4c 	bl	8008a48 <_sbrk_r>
 8007db0:	6030      	str	r0, [r6, #0]
 8007db2:	4621      	mov	r1, r4
 8007db4:	4628      	mov	r0, r5
 8007db6:	f000 fe47 	bl	8008a48 <_sbrk_r>
 8007dba:	1c43      	adds	r3, r0, #1
 8007dbc:	d103      	bne.n	8007dc6 <sbrk_aligned+0x26>
 8007dbe:	f04f 34ff 	mov.w	r4, #4294967295
 8007dc2:	4620      	mov	r0, r4
 8007dc4:	bd70      	pop	{r4, r5, r6, pc}
 8007dc6:	1cc4      	adds	r4, r0, #3
 8007dc8:	f024 0403 	bic.w	r4, r4, #3
 8007dcc:	42a0      	cmp	r0, r4
 8007dce:	d0f8      	beq.n	8007dc2 <sbrk_aligned+0x22>
 8007dd0:	1a21      	subs	r1, r4, r0
 8007dd2:	4628      	mov	r0, r5
 8007dd4:	f000 fe38 	bl	8008a48 <_sbrk_r>
 8007dd8:	3001      	adds	r0, #1
 8007dda:	d1f2      	bne.n	8007dc2 <sbrk_aligned+0x22>
 8007ddc:	e7ef      	b.n	8007dbe <sbrk_aligned+0x1e>
 8007dde:	bf00      	nop
 8007de0:	2000154c 	.word	0x2000154c

08007de4 <_malloc_r>:
 8007de4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007de8:	1ccd      	adds	r5, r1, #3
 8007dea:	f025 0503 	bic.w	r5, r5, #3
 8007dee:	3508      	adds	r5, #8
 8007df0:	2d0c      	cmp	r5, #12
 8007df2:	bf38      	it	cc
 8007df4:	250c      	movcc	r5, #12
 8007df6:	2d00      	cmp	r5, #0
 8007df8:	4606      	mov	r6, r0
 8007dfa:	db01      	blt.n	8007e00 <_malloc_r+0x1c>
 8007dfc:	42a9      	cmp	r1, r5
 8007dfe:	d904      	bls.n	8007e0a <_malloc_r+0x26>
 8007e00:	230c      	movs	r3, #12
 8007e02:	6033      	str	r3, [r6, #0]
 8007e04:	2000      	movs	r0, #0
 8007e06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e0a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007ee0 <_malloc_r+0xfc>
 8007e0e:	f000 f869 	bl	8007ee4 <__malloc_lock>
 8007e12:	f8d8 3000 	ldr.w	r3, [r8]
 8007e16:	461c      	mov	r4, r3
 8007e18:	bb44      	cbnz	r4, 8007e6c <_malloc_r+0x88>
 8007e1a:	4629      	mov	r1, r5
 8007e1c:	4630      	mov	r0, r6
 8007e1e:	f7ff ffbf 	bl	8007da0 <sbrk_aligned>
 8007e22:	1c43      	adds	r3, r0, #1
 8007e24:	4604      	mov	r4, r0
 8007e26:	d158      	bne.n	8007eda <_malloc_r+0xf6>
 8007e28:	f8d8 4000 	ldr.w	r4, [r8]
 8007e2c:	4627      	mov	r7, r4
 8007e2e:	2f00      	cmp	r7, #0
 8007e30:	d143      	bne.n	8007eba <_malloc_r+0xd6>
 8007e32:	2c00      	cmp	r4, #0
 8007e34:	d04b      	beq.n	8007ece <_malloc_r+0xea>
 8007e36:	6823      	ldr	r3, [r4, #0]
 8007e38:	4639      	mov	r1, r7
 8007e3a:	4630      	mov	r0, r6
 8007e3c:	eb04 0903 	add.w	r9, r4, r3
 8007e40:	f000 fe02 	bl	8008a48 <_sbrk_r>
 8007e44:	4581      	cmp	r9, r0
 8007e46:	d142      	bne.n	8007ece <_malloc_r+0xea>
 8007e48:	6821      	ldr	r1, [r4, #0]
 8007e4a:	4630      	mov	r0, r6
 8007e4c:	1a6d      	subs	r5, r5, r1
 8007e4e:	4629      	mov	r1, r5
 8007e50:	f7ff ffa6 	bl	8007da0 <sbrk_aligned>
 8007e54:	3001      	adds	r0, #1
 8007e56:	d03a      	beq.n	8007ece <_malloc_r+0xea>
 8007e58:	6823      	ldr	r3, [r4, #0]
 8007e5a:	442b      	add	r3, r5
 8007e5c:	6023      	str	r3, [r4, #0]
 8007e5e:	f8d8 3000 	ldr.w	r3, [r8]
 8007e62:	685a      	ldr	r2, [r3, #4]
 8007e64:	bb62      	cbnz	r2, 8007ec0 <_malloc_r+0xdc>
 8007e66:	f8c8 7000 	str.w	r7, [r8]
 8007e6a:	e00f      	b.n	8007e8c <_malloc_r+0xa8>
 8007e6c:	6822      	ldr	r2, [r4, #0]
 8007e6e:	1b52      	subs	r2, r2, r5
 8007e70:	d420      	bmi.n	8007eb4 <_malloc_r+0xd0>
 8007e72:	2a0b      	cmp	r2, #11
 8007e74:	d917      	bls.n	8007ea6 <_malloc_r+0xc2>
 8007e76:	1961      	adds	r1, r4, r5
 8007e78:	42a3      	cmp	r3, r4
 8007e7a:	6025      	str	r5, [r4, #0]
 8007e7c:	bf18      	it	ne
 8007e7e:	6059      	strne	r1, [r3, #4]
 8007e80:	6863      	ldr	r3, [r4, #4]
 8007e82:	bf08      	it	eq
 8007e84:	f8c8 1000 	streq.w	r1, [r8]
 8007e88:	5162      	str	r2, [r4, r5]
 8007e8a:	604b      	str	r3, [r1, #4]
 8007e8c:	4630      	mov	r0, r6
 8007e8e:	f000 f82f 	bl	8007ef0 <__malloc_unlock>
 8007e92:	f104 000b 	add.w	r0, r4, #11
 8007e96:	1d23      	adds	r3, r4, #4
 8007e98:	f020 0007 	bic.w	r0, r0, #7
 8007e9c:	1ac2      	subs	r2, r0, r3
 8007e9e:	bf1c      	itt	ne
 8007ea0:	1a1b      	subne	r3, r3, r0
 8007ea2:	50a3      	strne	r3, [r4, r2]
 8007ea4:	e7af      	b.n	8007e06 <_malloc_r+0x22>
 8007ea6:	6862      	ldr	r2, [r4, #4]
 8007ea8:	42a3      	cmp	r3, r4
 8007eaa:	bf0c      	ite	eq
 8007eac:	f8c8 2000 	streq.w	r2, [r8]
 8007eb0:	605a      	strne	r2, [r3, #4]
 8007eb2:	e7eb      	b.n	8007e8c <_malloc_r+0xa8>
 8007eb4:	4623      	mov	r3, r4
 8007eb6:	6864      	ldr	r4, [r4, #4]
 8007eb8:	e7ae      	b.n	8007e18 <_malloc_r+0x34>
 8007eba:	463c      	mov	r4, r7
 8007ebc:	687f      	ldr	r7, [r7, #4]
 8007ebe:	e7b6      	b.n	8007e2e <_malloc_r+0x4a>
 8007ec0:	461a      	mov	r2, r3
 8007ec2:	685b      	ldr	r3, [r3, #4]
 8007ec4:	42a3      	cmp	r3, r4
 8007ec6:	d1fb      	bne.n	8007ec0 <_malloc_r+0xdc>
 8007ec8:	2300      	movs	r3, #0
 8007eca:	6053      	str	r3, [r2, #4]
 8007ecc:	e7de      	b.n	8007e8c <_malloc_r+0xa8>
 8007ece:	230c      	movs	r3, #12
 8007ed0:	4630      	mov	r0, r6
 8007ed2:	6033      	str	r3, [r6, #0]
 8007ed4:	f000 f80c 	bl	8007ef0 <__malloc_unlock>
 8007ed8:	e794      	b.n	8007e04 <_malloc_r+0x20>
 8007eda:	6005      	str	r5, [r0, #0]
 8007edc:	e7d6      	b.n	8007e8c <_malloc_r+0xa8>
 8007ede:	bf00      	nop
 8007ee0:	20001550 	.word	0x20001550

08007ee4 <__malloc_lock>:
 8007ee4:	4801      	ldr	r0, [pc, #4]	@ (8007eec <__malloc_lock+0x8>)
 8007ee6:	f7ff b87e 	b.w	8006fe6 <__retarget_lock_acquire_recursive>
 8007eea:	bf00      	nop
 8007eec:	20001548 	.word	0x20001548

08007ef0 <__malloc_unlock>:
 8007ef0:	4801      	ldr	r0, [pc, #4]	@ (8007ef8 <__malloc_unlock+0x8>)
 8007ef2:	f7ff b879 	b.w	8006fe8 <__retarget_lock_release_recursive>
 8007ef6:	bf00      	nop
 8007ef8:	20001548 	.word	0x20001548

08007efc <_Balloc>:
 8007efc:	b570      	push	{r4, r5, r6, lr}
 8007efe:	69c6      	ldr	r6, [r0, #28]
 8007f00:	4604      	mov	r4, r0
 8007f02:	460d      	mov	r5, r1
 8007f04:	b976      	cbnz	r6, 8007f24 <_Balloc+0x28>
 8007f06:	2010      	movs	r0, #16
 8007f08:	f7ff ff42 	bl	8007d90 <malloc>
 8007f0c:	4602      	mov	r2, r0
 8007f0e:	61e0      	str	r0, [r4, #28]
 8007f10:	b920      	cbnz	r0, 8007f1c <_Balloc+0x20>
 8007f12:	216b      	movs	r1, #107	@ 0x6b
 8007f14:	4b17      	ldr	r3, [pc, #92]	@ (8007f74 <_Balloc+0x78>)
 8007f16:	4818      	ldr	r0, [pc, #96]	@ (8007f78 <_Balloc+0x7c>)
 8007f18:	f7ff f876 	bl	8007008 <__assert_func>
 8007f1c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007f20:	6006      	str	r6, [r0, #0]
 8007f22:	60c6      	str	r6, [r0, #12]
 8007f24:	69e6      	ldr	r6, [r4, #28]
 8007f26:	68f3      	ldr	r3, [r6, #12]
 8007f28:	b183      	cbz	r3, 8007f4c <_Balloc+0x50>
 8007f2a:	69e3      	ldr	r3, [r4, #28]
 8007f2c:	68db      	ldr	r3, [r3, #12]
 8007f2e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007f32:	b9b8      	cbnz	r0, 8007f64 <_Balloc+0x68>
 8007f34:	2101      	movs	r1, #1
 8007f36:	fa01 f605 	lsl.w	r6, r1, r5
 8007f3a:	1d72      	adds	r2, r6, #5
 8007f3c:	4620      	mov	r0, r4
 8007f3e:	0092      	lsls	r2, r2, #2
 8007f40:	f000 fda7 	bl	8008a92 <_calloc_r>
 8007f44:	b160      	cbz	r0, 8007f60 <_Balloc+0x64>
 8007f46:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007f4a:	e00e      	b.n	8007f6a <_Balloc+0x6e>
 8007f4c:	2221      	movs	r2, #33	@ 0x21
 8007f4e:	2104      	movs	r1, #4
 8007f50:	4620      	mov	r0, r4
 8007f52:	f000 fd9e 	bl	8008a92 <_calloc_r>
 8007f56:	69e3      	ldr	r3, [r4, #28]
 8007f58:	60f0      	str	r0, [r6, #12]
 8007f5a:	68db      	ldr	r3, [r3, #12]
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d1e4      	bne.n	8007f2a <_Balloc+0x2e>
 8007f60:	2000      	movs	r0, #0
 8007f62:	bd70      	pop	{r4, r5, r6, pc}
 8007f64:	6802      	ldr	r2, [r0, #0]
 8007f66:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007f6a:	2300      	movs	r3, #0
 8007f6c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007f70:	e7f7      	b.n	8007f62 <_Balloc+0x66>
 8007f72:	bf00      	nop
 8007f74:	0800ace7 	.word	0x0800ace7
 8007f78:	0800ad67 	.word	0x0800ad67

08007f7c <_Bfree>:
 8007f7c:	b570      	push	{r4, r5, r6, lr}
 8007f7e:	69c6      	ldr	r6, [r0, #28]
 8007f80:	4605      	mov	r5, r0
 8007f82:	460c      	mov	r4, r1
 8007f84:	b976      	cbnz	r6, 8007fa4 <_Bfree+0x28>
 8007f86:	2010      	movs	r0, #16
 8007f88:	f7ff ff02 	bl	8007d90 <malloc>
 8007f8c:	4602      	mov	r2, r0
 8007f8e:	61e8      	str	r0, [r5, #28]
 8007f90:	b920      	cbnz	r0, 8007f9c <_Bfree+0x20>
 8007f92:	218f      	movs	r1, #143	@ 0x8f
 8007f94:	4b08      	ldr	r3, [pc, #32]	@ (8007fb8 <_Bfree+0x3c>)
 8007f96:	4809      	ldr	r0, [pc, #36]	@ (8007fbc <_Bfree+0x40>)
 8007f98:	f7ff f836 	bl	8007008 <__assert_func>
 8007f9c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007fa0:	6006      	str	r6, [r0, #0]
 8007fa2:	60c6      	str	r6, [r0, #12]
 8007fa4:	b13c      	cbz	r4, 8007fb6 <_Bfree+0x3a>
 8007fa6:	69eb      	ldr	r3, [r5, #28]
 8007fa8:	6862      	ldr	r2, [r4, #4]
 8007faa:	68db      	ldr	r3, [r3, #12]
 8007fac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007fb0:	6021      	str	r1, [r4, #0]
 8007fb2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007fb6:	bd70      	pop	{r4, r5, r6, pc}
 8007fb8:	0800ace7 	.word	0x0800ace7
 8007fbc:	0800ad67 	.word	0x0800ad67

08007fc0 <__multadd>:
 8007fc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007fc4:	4607      	mov	r7, r0
 8007fc6:	460c      	mov	r4, r1
 8007fc8:	461e      	mov	r6, r3
 8007fca:	2000      	movs	r0, #0
 8007fcc:	690d      	ldr	r5, [r1, #16]
 8007fce:	f101 0c14 	add.w	ip, r1, #20
 8007fd2:	f8dc 3000 	ldr.w	r3, [ip]
 8007fd6:	3001      	adds	r0, #1
 8007fd8:	b299      	uxth	r1, r3
 8007fda:	fb02 6101 	mla	r1, r2, r1, r6
 8007fde:	0c1e      	lsrs	r6, r3, #16
 8007fe0:	0c0b      	lsrs	r3, r1, #16
 8007fe2:	fb02 3306 	mla	r3, r2, r6, r3
 8007fe6:	b289      	uxth	r1, r1
 8007fe8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007fec:	4285      	cmp	r5, r0
 8007fee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007ff2:	f84c 1b04 	str.w	r1, [ip], #4
 8007ff6:	dcec      	bgt.n	8007fd2 <__multadd+0x12>
 8007ff8:	b30e      	cbz	r6, 800803e <__multadd+0x7e>
 8007ffa:	68a3      	ldr	r3, [r4, #8]
 8007ffc:	42ab      	cmp	r3, r5
 8007ffe:	dc19      	bgt.n	8008034 <__multadd+0x74>
 8008000:	6861      	ldr	r1, [r4, #4]
 8008002:	4638      	mov	r0, r7
 8008004:	3101      	adds	r1, #1
 8008006:	f7ff ff79 	bl	8007efc <_Balloc>
 800800a:	4680      	mov	r8, r0
 800800c:	b928      	cbnz	r0, 800801a <__multadd+0x5a>
 800800e:	4602      	mov	r2, r0
 8008010:	21ba      	movs	r1, #186	@ 0xba
 8008012:	4b0c      	ldr	r3, [pc, #48]	@ (8008044 <__multadd+0x84>)
 8008014:	480c      	ldr	r0, [pc, #48]	@ (8008048 <__multadd+0x88>)
 8008016:	f7fe fff7 	bl	8007008 <__assert_func>
 800801a:	6922      	ldr	r2, [r4, #16]
 800801c:	f104 010c 	add.w	r1, r4, #12
 8008020:	3202      	adds	r2, #2
 8008022:	0092      	lsls	r2, r2, #2
 8008024:	300c      	adds	r0, #12
 8008026:	f000 fd1f 	bl	8008a68 <memcpy>
 800802a:	4621      	mov	r1, r4
 800802c:	4638      	mov	r0, r7
 800802e:	f7ff ffa5 	bl	8007f7c <_Bfree>
 8008032:	4644      	mov	r4, r8
 8008034:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008038:	3501      	adds	r5, #1
 800803a:	615e      	str	r6, [r3, #20]
 800803c:	6125      	str	r5, [r4, #16]
 800803e:	4620      	mov	r0, r4
 8008040:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008044:	0800ad56 	.word	0x0800ad56
 8008048:	0800ad67 	.word	0x0800ad67

0800804c <__hi0bits>:
 800804c:	4603      	mov	r3, r0
 800804e:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008052:	bf3a      	itte	cc
 8008054:	0403      	lslcc	r3, r0, #16
 8008056:	2010      	movcc	r0, #16
 8008058:	2000      	movcs	r0, #0
 800805a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800805e:	bf3c      	itt	cc
 8008060:	021b      	lslcc	r3, r3, #8
 8008062:	3008      	addcc	r0, #8
 8008064:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008068:	bf3c      	itt	cc
 800806a:	011b      	lslcc	r3, r3, #4
 800806c:	3004      	addcc	r0, #4
 800806e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008072:	bf3c      	itt	cc
 8008074:	009b      	lslcc	r3, r3, #2
 8008076:	3002      	addcc	r0, #2
 8008078:	2b00      	cmp	r3, #0
 800807a:	db05      	blt.n	8008088 <__hi0bits+0x3c>
 800807c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008080:	f100 0001 	add.w	r0, r0, #1
 8008084:	bf08      	it	eq
 8008086:	2020      	moveq	r0, #32
 8008088:	4770      	bx	lr

0800808a <__lo0bits>:
 800808a:	6803      	ldr	r3, [r0, #0]
 800808c:	4602      	mov	r2, r0
 800808e:	f013 0007 	ands.w	r0, r3, #7
 8008092:	d00b      	beq.n	80080ac <__lo0bits+0x22>
 8008094:	07d9      	lsls	r1, r3, #31
 8008096:	d421      	bmi.n	80080dc <__lo0bits+0x52>
 8008098:	0798      	lsls	r0, r3, #30
 800809a:	bf49      	itett	mi
 800809c:	085b      	lsrmi	r3, r3, #1
 800809e:	089b      	lsrpl	r3, r3, #2
 80080a0:	2001      	movmi	r0, #1
 80080a2:	6013      	strmi	r3, [r2, #0]
 80080a4:	bf5c      	itt	pl
 80080a6:	2002      	movpl	r0, #2
 80080a8:	6013      	strpl	r3, [r2, #0]
 80080aa:	4770      	bx	lr
 80080ac:	b299      	uxth	r1, r3
 80080ae:	b909      	cbnz	r1, 80080b4 <__lo0bits+0x2a>
 80080b0:	2010      	movs	r0, #16
 80080b2:	0c1b      	lsrs	r3, r3, #16
 80080b4:	b2d9      	uxtb	r1, r3
 80080b6:	b909      	cbnz	r1, 80080bc <__lo0bits+0x32>
 80080b8:	3008      	adds	r0, #8
 80080ba:	0a1b      	lsrs	r3, r3, #8
 80080bc:	0719      	lsls	r1, r3, #28
 80080be:	bf04      	itt	eq
 80080c0:	091b      	lsreq	r3, r3, #4
 80080c2:	3004      	addeq	r0, #4
 80080c4:	0799      	lsls	r1, r3, #30
 80080c6:	bf04      	itt	eq
 80080c8:	089b      	lsreq	r3, r3, #2
 80080ca:	3002      	addeq	r0, #2
 80080cc:	07d9      	lsls	r1, r3, #31
 80080ce:	d403      	bmi.n	80080d8 <__lo0bits+0x4e>
 80080d0:	085b      	lsrs	r3, r3, #1
 80080d2:	f100 0001 	add.w	r0, r0, #1
 80080d6:	d003      	beq.n	80080e0 <__lo0bits+0x56>
 80080d8:	6013      	str	r3, [r2, #0]
 80080da:	4770      	bx	lr
 80080dc:	2000      	movs	r0, #0
 80080de:	4770      	bx	lr
 80080e0:	2020      	movs	r0, #32
 80080e2:	4770      	bx	lr

080080e4 <__i2b>:
 80080e4:	b510      	push	{r4, lr}
 80080e6:	460c      	mov	r4, r1
 80080e8:	2101      	movs	r1, #1
 80080ea:	f7ff ff07 	bl	8007efc <_Balloc>
 80080ee:	4602      	mov	r2, r0
 80080f0:	b928      	cbnz	r0, 80080fe <__i2b+0x1a>
 80080f2:	f240 1145 	movw	r1, #325	@ 0x145
 80080f6:	4b04      	ldr	r3, [pc, #16]	@ (8008108 <__i2b+0x24>)
 80080f8:	4804      	ldr	r0, [pc, #16]	@ (800810c <__i2b+0x28>)
 80080fa:	f7fe ff85 	bl	8007008 <__assert_func>
 80080fe:	2301      	movs	r3, #1
 8008100:	6144      	str	r4, [r0, #20]
 8008102:	6103      	str	r3, [r0, #16]
 8008104:	bd10      	pop	{r4, pc}
 8008106:	bf00      	nop
 8008108:	0800ad56 	.word	0x0800ad56
 800810c:	0800ad67 	.word	0x0800ad67

08008110 <__multiply>:
 8008110:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008114:	4617      	mov	r7, r2
 8008116:	690a      	ldr	r2, [r1, #16]
 8008118:	693b      	ldr	r3, [r7, #16]
 800811a:	4689      	mov	r9, r1
 800811c:	429a      	cmp	r2, r3
 800811e:	bfa2      	ittt	ge
 8008120:	463b      	movge	r3, r7
 8008122:	460f      	movge	r7, r1
 8008124:	4699      	movge	r9, r3
 8008126:	693d      	ldr	r5, [r7, #16]
 8008128:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800812c:	68bb      	ldr	r3, [r7, #8]
 800812e:	6879      	ldr	r1, [r7, #4]
 8008130:	eb05 060a 	add.w	r6, r5, sl
 8008134:	42b3      	cmp	r3, r6
 8008136:	b085      	sub	sp, #20
 8008138:	bfb8      	it	lt
 800813a:	3101      	addlt	r1, #1
 800813c:	f7ff fede 	bl	8007efc <_Balloc>
 8008140:	b930      	cbnz	r0, 8008150 <__multiply+0x40>
 8008142:	4602      	mov	r2, r0
 8008144:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008148:	4b40      	ldr	r3, [pc, #256]	@ (800824c <__multiply+0x13c>)
 800814a:	4841      	ldr	r0, [pc, #260]	@ (8008250 <__multiply+0x140>)
 800814c:	f7fe ff5c 	bl	8007008 <__assert_func>
 8008150:	f100 0414 	add.w	r4, r0, #20
 8008154:	4623      	mov	r3, r4
 8008156:	2200      	movs	r2, #0
 8008158:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800815c:	4573      	cmp	r3, lr
 800815e:	d320      	bcc.n	80081a2 <__multiply+0x92>
 8008160:	f107 0814 	add.w	r8, r7, #20
 8008164:	f109 0114 	add.w	r1, r9, #20
 8008168:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800816c:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008170:	9302      	str	r3, [sp, #8]
 8008172:	1beb      	subs	r3, r5, r7
 8008174:	3b15      	subs	r3, #21
 8008176:	f023 0303 	bic.w	r3, r3, #3
 800817a:	3304      	adds	r3, #4
 800817c:	3715      	adds	r7, #21
 800817e:	42bd      	cmp	r5, r7
 8008180:	bf38      	it	cc
 8008182:	2304      	movcc	r3, #4
 8008184:	9301      	str	r3, [sp, #4]
 8008186:	9b02      	ldr	r3, [sp, #8]
 8008188:	9103      	str	r1, [sp, #12]
 800818a:	428b      	cmp	r3, r1
 800818c:	d80c      	bhi.n	80081a8 <__multiply+0x98>
 800818e:	2e00      	cmp	r6, #0
 8008190:	dd03      	ble.n	800819a <__multiply+0x8a>
 8008192:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008196:	2b00      	cmp	r3, #0
 8008198:	d055      	beq.n	8008246 <__multiply+0x136>
 800819a:	6106      	str	r6, [r0, #16]
 800819c:	b005      	add	sp, #20
 800819e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081a2:	f843 2b04 	str.w	r2, [r3], #4
 80081a6:	e7d9      	b.n	800815c <__multiply+0x4c>
 80081a8:	f8b1 a000 	ldrh.w	sl, [r1]
 80081ac:	f1ba 0f00 	cmp.w	sl, #0
 80081b0:	d01f      	beq.n	80081f2 <__multiply+0xe2>
 80081b2:	46c4      	mov	ip, r8
 80081b4:	46a1      	mov	r9, r4
 80081b6:	2700      	movs	r7, #0
 80081b8:	f85c 2b04 	ldr.w	r2, [ip], #4
 80081bc:	f8d9 3000 	ldr.w	r3, [r9]
 80081c0:	fa1f fb82 	uxth.w	fp, r2
 80081c4:	b29b      	uxth	r3, r3
 80081c6:	fb0a 330b 	mla	r3, sl, fp, r3
 80081ca:	443b      	add	r3, r7
 80081cc:	f8d9 7000 	ldr.w	r7, [r9]
 80081d0:	0c12      	lsrs	r2, r2, #16
 80081d2:	0c3f      	lsrs	r7, r7, #16
 80081d4:	fb0a 7202 	mla	r2, sl, r2, r7
 80081d8:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80081dc:	b29b      	uxth	r3, r3
 80081de:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80081e2:	4565      	cmp	r5, ip
 80081e4:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80081e8:	f849 3b04 	str.w	r3, [r9], #4
 80081ec:	d8e4      	bhi.n	80081b8 <__multiply+0xa8>
 80081ee:	9b01      	ldr	r3, [sp, #4]
 80081f0:	50e7      	str	r7, [r4, r3]
 80081f2:	9b03      	ldr	r3, [sp, #12]
 80081f4:	3104      	adds	r1, #4
 80081f6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80081fa:	f1b9 0f00 	cmp.w	r9, #0
 80081fe:	d020      	beq.n	8008242 <__multiply+0x132>
 8008200:	4647      	mov	r7, r8
 8008202:	46a4      	mov	ip, r4
 8008204:	f04f 0a00 	mov.w	sl, #0
 8008208:	6823      	ldr	r3, [r4, #0]
 800820a:	f8b7 b000 	ldrh.w	fp, [r7]
 800820e:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008212:	b29b      	uxth	r3, r3
 8008214:	fb09 220b 	mla	r2, r9, fp, r2
 8008218:	4452      	add	r2, sl
 800821a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800821e:	f84c 3b04 	str.w	r3, [ip], #4
 8008222:	f857 3b04 	ldr.w	r3, [r7], #4
 8008226:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800822a:	f8bc 3000 	ldrh.w	r3, [ip]
 800822e:	42bd      	cmp	r5, r7
 8008230:	fb09 330a 	mla	r3, r9, sl, r3
 8008234:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008238:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800823c:	d8e5      	bhi.n	800820a <__multiply+0xfa>
 800823e:	9a01      	ldr	r2, [sp, #4]
 8008240:	50a3      	str	r3, [r4, r2]
 8008242:	3404      	adds	r4, #4
 8008244:	e79f      	b.n	8008186 <__multiply+0x76>
 8008246:	3e01      	subs	r6, #1
 8008248:	e7a1      	b.n	800818e <__multiply+0x7e>
 800824a:	bf00      	nop
 800824c:	0800ad56 	.word	0x0800ad56
 8008250:	0800ad67 	.word	0x0800ad67

08008254 <__pow5mult>:
 8008254:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008258:	4615      	mov	r5, r2
 800825a:	f012 0203 	ands.w	r2, r2, #3
 800825e:	4607      	mov	r7, r0
 8008260:	460e      	mov	r6, r1
 8008262:	d007      	beq.n	8008274 <__pow5mult+0x20>
 8008264:	4c25      	ldr	r4, [pc, #148]	@ (80082fc <__pow5mult+0xa8>)
 8008266:	3a01      	subs	r2, #1
 8008268:	2300      	movs	r3, #0
 800826a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800826e:	f7ff fea7 	bl	8007fc0 <__multadd>
 8008272:	4606      	mov	r6, r0
 8008274:	10ad      	asrs	r5, r5, #2
 8008276:	d03d      	beq.n	80082f4 <__pow5mult+0xa0>
 8008278:	69fc      	ldr	r4, [r7, #28]
 800827a:	b97c      	cbnz	r4, 800829c <__pow5mult+0x48>
 800827c:	2010      	movs	r0, #16
 800827e:	f7ff fd87 	bl	8007d90 <malloc>
 8008282:	4602      	mov	r2, r0
 8008284:	61f8      	str	r0, [r7, #28]
 8008286:	b928      	cbnz	r0, 8008294 <__pow5mult+0x40>
 8008288:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800828c:	4b1c      	ldr	r3, [pc, #112]	@ (8008300 <__pow5mult+0xac>)
 800828e:	481d      	ldr	r0, [pc, #116]	@ (8008304 <__pow5mult+0xb0>)
 8008290:	f7fe feba 	bl	8007008 <__assert_func>
 8008294:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008298:	6004      	str	r4, [r0, #0]
 800829a:	60c4      	str	r4, [r0, #12]
 800829c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80082a0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80082a4:	b94c      	cbnz	r4, 80082ba <__pow5mult+0x66>
 80082a6:	f240 2171 	movw	r1, #625	@ 0x271
 80082aa:	4638      	mov	r0, r7
 80082ac:	f7ff ff1a 	bl	80080e4 <__i2b>
 80082b0:	2300      	movs	r3, #0
 80082b2:	4604      	mov	r4, r0
 80082b4:	f8c8 0008 	str.w	r0, [r8, #8]
 80082b8:	6003      	str	r3, [r0, #0]
 80082ba:	f04f 0900 	mov.w	r9, #0
 80082be:	07eb      	lsls	r3, r5, #31
 80082c0:	d50a      	bpl.n	80082d8 <__pow5mult+0x84>
 80082c2:	4631      	mov	r1, r6
 80082c4:	4622      	mov	r2, r4
 80082c6:	4638      	mov	r0, r7
 80082c8:	f7ff ff22 	bl	8008110 <__multiply>
 80082cc:	4680      	mov	r8, r0
 80082ce:	4631      	mov	r1, r6
 80082d0:	4638      	mov	r0, r7
 80082d2:	f7ff fe53 	bl	8007f7c <_Bfree>
 80082d6:	4646      	mov	r6, r8
 80082d8:	106d      	asrs	r5, r5, #1
 80082da:	d00b      	beq.n	80082f4 <__pow5mult+0xa0>
 80082dc:	6820      	ldr	r0, [r4, #0]
 80082de:	b938      	cbnz	r0, 80082f0 <__pow5mult+0x9c>
 80082e0:	4622      	mov	r2, r4
 80082e2:	4621      	mov	r1, r4
 80082e4:	4638      	mov	r0, r7
 80082e6:	f7ff ff13 	bl	8008110 <__multiply>
 80082ea:	6020      	str	r0, [r4, #0]
 80082ec:	f8c0 9000 	str.w	r9, [r0]
 80082f0:	4604      	mov	r4, r0
 80082f2:	e7e4      	b.n	80082be <__pow5mult+0x6a>
 80082f4:	4630      	mov	r0, r6
 80082f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80082fa:	bf00      	nop
 80082fc:	0800addc 	.word	0x0800addc
 8008300:	0800ace7 	.word	0x0800ace7
 8008304:	0800ad67 	.word	0x0800ad67

08008308 <__lshift>:
 8008308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800830c:	460c      	mov	r4, r1
 800830e:	4607      	mov	r7, r0
 8008310:	4691      	mov	r9, r2
 8008312:	6923      	ldr	r3, [r4, #16]
 8008314:	6849      	ldr	r1, [r1, #4]
 8008316:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800831a:	68a3      	ldr	r3, [r4, #8]
 800831c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008320:	f108 0601 	add.w	r6, r8, #1
 8008324:	42b3      	cmp	r3, r6
 8008326:	db0b      	blt.n	8008340 <__lshift+0x38>
 8008328:	4638      	mov	r0, r7
 800832a:	f7ff fde7 	bl	8007efc <_Balloc>
 800832e:	4605      	mov	r5, r0
 8008330:	b948      	cbnz	r0, 8008346 <__lshift+0x3e>
 8008332:	4602      	mov	r2, r0
 8008334:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008338:	4b27      	ldr	r3, [pc, #156]	@ (80083d8 <__lshift+0xd0>)
 800833a:	4828      	ldr	r0, [pc, #160]	@ (80083dc <__lshift+0xd4>)
 800833c:	f7fe fe64 	bl	8007008 <__assert_func>
 8008340:	3101      	adds	r1, #1
 8008342:	005b      	lsls	r3, r3, #1
 8008344:	e7ee      	b.n	8008324 <__lshift+0x1c>
 8008346:	2300      	movs	r3, #0
 8008348:	f100 0114 	add.w	r1, r0, #20
 800834c:	f100 0210 	add.w	r2, r0, #16
 8008350:	4618      	mov	r0, r3
 8008352:	4553      	cmp	r3, sl
 8008354:	db33      	blt.n	80083be <__lshift+0xb6>
 8008356:	6920      	ldr	r0, [r4, #16]
 8008358:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800835c:	f104 0314 	add.w	r3, r4, #20
 8008360:	f019 091f 	ands.w	r9, r9, #31
 8008364:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008368:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800836c:	d02b      	beq.n	80083c6 <__lshift+0xbe>
 800836e:	468a      	mov	sl, r1
 8008370:	2200      	movs	r2, #0
 8008372:	f1c9 0e20 	rsb	lr, r9, #32
 8008376:	6818      	ldr	r0, [r3, #0]
 8008378:	fa00 f009 	lsl.w	r0, r0, r9
 800837c:	4310      	orrs	r0, r2
 800837e:	f84a 0b04 	str.w	r0, [sl], #4
 8008382:	f853 2b04 	ldr.w	r2, [r3], #4
 8008386:	459c      	cmp	ip, r3
 8008388:	fa22 f20e 	lsr.w	r2, r2, lr
 800838c:	d8f3      	bhi.n	8008376 <__lshift+0x6e>
 800838e:	ebac 0304 	sub.w	r3, ip, r4
 8008392:	3b15      	subs	r3, #21
 8008394:	f023 0303 	bic.w	r3, r3, #3
 8008398:	3304      	adds	r3, #4
 800839a:	f104 0015 	add.w	r0, r4, #21
 800839e:	4560      	cmp	r0, ip
 80083a0:	bf88      	it	hi
 80083a2:	2304      	movhi	r3, #4
 80083a4:	50ca      	str	r2, [r1, r3]
 80083a6:	b10a      	cbz	r2, 80083ac <__lshift+0xa4>
 80083a8:	f108 0602 	add.w	r6, r8, #2
 80083ac:	3e01      	subs	r6, #1
 80083ae:	4638      	mov	r0, r7
 80083b0:	4621      	mov	r1, r4
 80083b2:	612e      	str	r6, [r5, #16]
 80083b4:	f7ff fde2 	bl	8007f7c <_Bfree>
 80083b8:	4628      	mov	r0, r5
 80083ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083be:	f842 0f04 	str.w	r0, [r2, #4]!
 80083c2:	3301      	adds	r3, #1
 80083c4:	e7c5      	b.n	8008352 <__lshift+0x4a>
 80083c6:	3904      	subs	r1, #4
 80083c8:	f853 2b04 	ldr.w	r2, [r3], #4
 80083cc:	459c      	cmp	ip, r3
 80083ce:	f841 2f04 	str.w	r2, [r1, #4]!
 80083d2:	d8f9      	bhi.n	80083c8 <__lshift+0xc0>
 80083d4:	e7ea      	b.n	80083ac <__lshift+0xa4>
 80083d6:	bf00      	nop
 80083d8:	0800ad56 	.word	0x0800ad56
 80083dc:	0800ad67 	.word	0x0800ad67

080083e0 <__mcmp>:
 80083e0:	4603      	mov	r3, r0
 80083e2:	690a      	ldr	r2, [r1, #16]
 80083e4:	6900      	ldr	r0, [r0, #16]
 80083e6:	b530      	push	{r4, r5, lr}
 80083e8:	1a80      	subs	r0, r0, r2
 80083ea:	d10e      	bne.n	800840a <__mcmp+0x2a>
 80083ec:	3314      	adds	r3, #20
 80083ee:	3114      	adds	r1, #20
 80083f0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80083f4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80083f8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80083fc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008400:	4295      	cmp	r5, r2
 8008402:	d003      	beq.n	800840c <__mcmp+0x2c>
 8008404:	d205      	bcs.n	8008412 <__mcmp+0x32>
 8008406:	f04f 30ff 	mov.w	r0, #4294967295
 800840a:	bd30      	pop	{r4, r5, pc}
 800840c:	42a3      	cmp	r3, r4
 800840e:	d3f3      	bcc.n	80083f8 <__mcmp+0x18>
 8008410:	e7fb      	b.n	800840a <__mcmp+0x2a>
 8008412:	2001      	movs	r0, #1
 8008414:	e7f9      	b.n	800840a <__mcmp+0x2a>
	...

08008418 <__mdiff>:
 8008418:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800841c:	4689      	mov	r9, r1
 800841e:	4606      	mov	r6, r0
 8008420:	4611      	mov	r1, r2
 8008422:	4648      	mov	r0, r9
 8008424:	4614      	mov	r4, r2
 8008426:	f7ff ffdb 	bl	80083e0 <__mcmp>
 800842a:	1e05      	subs	r5, r0, #0
 800842c:	d112      	bne.n	8008454 <__mdiff+0x3c>
 800842e:	4629      	mov	r1, r5
 8008430:	4630      	mov	r0, r6
 8008432:	f7ff fd63 	bl	8007efc <_Balloc>
 8008436:	4602      	mov	r2, r0
 8008438:	b928      	cbnz	r0, 8008446 <__mdiff+0x2e>
 800843a:	f240 2137 	movw	r1, #567	@ 0x237
 800843e:	4b3e      	ldr	r3, [pc, #248]	@ (8008538 <__mdiff+0x120>)
 8008440:	483e      	ldr	r0, [pc, #248]	@ (800853c <__mdiff+0x124>)
 8008442:	f7fe fde1 	bl	8007008 <__assert_func>
 8008446:	2301      	movs	r3, #1
 8008448:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800844c:	4610      	mov	r0, r2
 800844e:	b003      	add	sp, #12
 8008450:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008454:	bfbc      	itt	lt
 8008456:	464b      	movlt	r3, r9
 8008458:	46a1      	movlt	r9, r4
 800845a:	4630      	mov	r0, r6
 800845c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008460:	bfba      	itte	lt
 8008462:	461c      	movlt	r4, r3
 8008464:	2501      	movlt	r5, #1
 8008466:	2500      	movge	r5, #0
 8008468:	f7ff fd48 	bl	8007efc <_Balloc>
 800846c:	4602      	mov	r2, r0
 800846e:	b918      	cbnz	r0, 8008478 <__mdiff+0x60>
 8008470:	f240 2145 	movw	r1, #581	@ 0x245
 8008474:	4b30      	ldr	r3, [pc, #192]	@ (8008538 <__mdiff+0x120>)
 8008476:	e7e3      	b.n	8008440 <__mdiff+0x28>
 8008478:	f100 0b14 	add.w	fp, r0, #20
 800847c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008480:	f109 0310 	add.w	r3, r9, #16
 8008484:	60c5      	str	r5, [r0, #12]
 8008486:	f04f 0c00 	mov.w	ip, #0
 800848a:	f109 0514 	add.w	r5, r9, #20
 800848e:	46d9      	mov	r9, fp
 8008490:	6926      	ldr	r6, [r4, #16]
 8008492:	f104 0e14 	add.w	lr, r4, #20
 8008496:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800849a:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800849e:	9301      	str	r3, [sp, #4]
 80084a0:	9b01      	ldr	r3, [sp, #4]
 80084a2:	f85e 0b04 	ldr.w	r0, [lr], #4
 80084a6:	f853 af04 	ldr.w	sl, [r3, #4]!
 80084aa:	b281      	uxth	r1, r0
 80084ac:	9301      	str	r3, [sp, #4]
 80084ae:	fa1f f38a 	uxth.w	r3, sl
 80084b2:	1a5b      	subs	r3, r3, r1
 80084b4:	0c00      	lsrs	r0, r0, #16
 80084b6:	4463      	add	r3, ip
 80084b8:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80084bc:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80084c0:	b29b      	uxth	r3, r3
 80084c2:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80084c6:	4576      	cmp	r6, lr
 80084c8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80084cc:	f849 3b04 	str.w	r3, [r9], #4
 80084d0:	d8e6      	bhi.n	80084a0 <__mdiff+0x88>
 80084d2:	1b33      	subs	r3, r6, r4
 80084d4:	3b15      	subs	r3, #21
 80084d6:	f023 0303 	bic.w	r3, r3, #3
 80084da:	3415      	adds	r4, #21
 80084dc:	3304      	adds	r3, #4
 80084de:	42a6      	cmp	r6, r4
 80084e0:	bf38      	it	cc
 80084e2:	2304      	movcc	r3, #4
 80084e4:	441d      	add	r5, r3
 80084e6:	445b      	add	r3, fp
 80084e8:	461e      	mov	r6, r3
 80084ea:	462c      	mov	r4, r5
 80084ec:	4544      	cmp	r4, r8
 80084ee:	d30e      	bcc.n	800850e <__mdiff+0xf6>
 80084f0:	f108 0103 	add.w	r1, r8, #3
 80084f4:	1b49      	subs	r1, r1, r5
 80084f6:	f021 0103 	bic.w	r1, r1, #3
 80084fa:	3d03      	subs	r5, #3
 80084fc:	45a8      	cmp	r8, r5
 80084fe:	bf38      	it	cc
 8008500:	2100      	movcc	r1, #0
 8008502:	440b      	add	r3, r1
 8008504:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008508:	b199      	cbz	r1, 8008532 <__mdiff+0x11a>
 800850a:	6117      	str	r7, [r2, #16]
 800850c:	e79e      	b.n	800844c <__mdiff+0x34>
 800850e:	46e6      	mov	lr, ip
 8008510:	f854 1b04 	ldr.w	r1, [r4], #4
 8008514:	fa1f fc81 	uxth.w	ip, r1
 8008518:	44f4      	add	ip, lr
 800851a:	0c08      	lsrs	r0, r1, #16
 800851c:	4471      	add	r1, lr
 800851e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008522:	b289      	uxth	r1, r1
 8008524:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008528:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800852c:	f846 1b04 	str.w	r1, [r6], #4
 8008530:	e7dc      	b.n	80084ec <__mdiff+0xd4>
 8008532:	3f01      	subs	r7, #1
 8008534:	e7e6      	b.n	8008504 <__mdiff+0xec>
 8008536:	bf00      	nop
 8008538:	0800ad56 	.word	0x0800ad56
 800853c:	0800ad67 	.word	0x0800ad67

08008540 <__d2b>:
 8008540:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8008544:	2101      	movs	r1, #1
 8008546:	4690      	mov	r8, r2
 8008548:	4699      	mov	r9, r3
 800854a:	9e08      	ldr	r6, [sp, #32]
 800854c:	f7ff fcd6 	bl	8007efc <_Balloc>
 8008550:	4604      	mov	r4, r0
 8008552:	b930      	cbnz	r0, 8008562 <__d2b+0x22>
 8008554:	4602      	mov	r2, r0
 8008556:	f240 310f 	movw	r1, #783	@ 0x30f
 800855a:	4b23      	ldr	r3, [pc, #140]	@ (80085e8 <__d2b+0xa8>)
 800855c:	4823      	ldr	r0, [pc, #140]	@ (80085ec <__d2b+0xac>)
 800855e:	f7fe fd53 	bl	8007008 <__assert_func>
 8008562:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008566:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800856a:	b10d      	cbz	r5, 8008570 <__d2b+0x30>
 800856c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008570:	9301      	str	r3, [sp, #4]
 8008572:	f1b8 0300 	subs.w	r3, r8, #0
 8008576:	d024      	beq.n	80085c2 <__d2b+0x82>
 8008578:	4668      	mov	r0, sp
 800857a:	9300      	str	r3, [sp, #0]
 800857c:	f7ff fd85 	bl	800808a <__lo0bits>
 8008580:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008584:	b1d8      	cbz	r0, 80085be <__d2b+0x7e>
 8008586:	f1c0 0320 	rsb	r3, r0, #32
 800858a:	fa02 f303 	lsl.w	r3, r2, r3
 800858e:	430b      	orrs	r3, r1
 8008590:	40c2      	lsrs	r2, r0
 8008592:	6163      	str	r3, [r4, #20]
 8008594:	9201      	str	r2, [sp, #4]
 8008596:	9b01      	ldr	r3, [sp, #4]
 8008598:	2b00      	cmp	r3, #0
 800859a:	bf0c      	ite	eq
 800859c:	2201      	moveq	r2, #1
 800859e:	2202      	movne	r2, #2
 80085a0:	61a3      	str	r3, [r4, #24]
 80085a2:	6122      	str	r2, [r4, #16]
 80085a4:	b1ad      	cbz	r5, 80085d2 <__d2b+0x92>
 80085a6:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80085aa:	4405      	add	r5, r0
 80085ac:	6035      	str	r5, [r6, #0]
 80085ae:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80085b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085b4:	6018      	str	r0, [r3, #0]
 80085b6:	4620      	mov	r0, r4
 80085b8:	b002      	add	sp, #8
 80085ba:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 80085be:	6161      	str	r1, [r4, #20]
 80085c0:	e7e9      	b.n	8008596 <__d2b+0x56>
 80085c2:	a801      	add	r0, sp, #4
 80085c4:	f7ff fd61 	bl	800808a <__lo0bits>
 80085c8:	9b01      	ldr	r3, [sp, #4]
 80085ca:	2201      	movs	r2, #1
 80085cc:	6163      	str	r3, [r4, #20]
 80085ce:	3020      	adds	r0, #32
 80085d0:	e7e7      	b.n	80085a2 <__d2b+0x62>
 80085d2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80085d6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80085da:	6030      	str	r0, [r6, #0]
 80085dc:	6918      	ldr	r0, [r3, #16]
 80085de:	f7ff fd35 	bl	800804c <__hi0bits>
 80085e2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80085e6:	e7e4      	b.n	80085b2 <__d2b+0x72>
 80085e8:	0800ad56 	.word	0x0800ad56
 80085ec:	0800ad67 	.word	0x0800ad67

080085f0 <__ssputs_r>:
 80085f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80085f4:	461f      	mov	r7, r3
 80085f6:	688e      	ldr	r6, [r1, #8]
 80085f8:	4682      	mov	sl, r0
 80085fa:	42be      	cmp	r6, r7
 80085fc:	460c      	mov	r4, r1
 80085fe:	4690      	mov	r8, r2
 8008600:	680b      	ldr	r3, [r1, #0]
 8008602:	d82d      	bhi.n	8008660 <__ssputs_r+0x70>
 8008604:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008608:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800860c:	d026      	beq.n	800865c <__ssputs_r+0x6c>
 800860e:	6965      	ldr	r5, [r4, #20]
 8008610:	6909      	ldr	r1, [r1, #16]
 8008612:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008616:	eba3 0901 	sub.w	r9, r3, r1
 800861a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800861e:	1c7b      	adds	r3, r7, #1
 8008620:	444b      	add	r3, r9
 8008622:	106d      	asrs	r5, r5, #1
 8008624:	429d      	cmp	r5, r3
 8008626:	bf38      	it	cc
 8008628:	461d      	movcc	r5, r3
 800862a:	0553      	lsls	r3, r2, #21
 800862c:	d527      	bpl.n	800867e <__ssputs_r+0x8e>
 800862e:	4629      	mov	r1, r5
 8008630:	f7ff fbd8 	bl	8007de4 <_malloc_r>
 8008634:	4606      	mov	r6, r0
 8008636:	b360      	cbz	r0, 8008692 <__ssputs_r+0xa2>
 8008638:	464a      	mov	r2, r9
 800863a:	6921      	ldr	r1, [r4, #16]
 800863c:	f000 fa14 	bl	8008a68 <memcpy>
 8008640:	89a3      	ldrh	r3, [r4, #12]
 8008642:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008646:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800864a:	81a3      	strh	r3, [r4, #12]
 800864c:	6126      	str	r6, [r4, #16]
 800864e:	444e      	add	r6, r9
 8008650:	6026      	str	r6, [r4, #0]
 8008652:	463e      	mov	r6, r7
 8008654:	6165      	str	r5, [r4, #20]
 8008656:	eba5 0509 	sub.w	r5, r5, r9
 800865a:	60a5      	str	r5, [r4, #8]
 800865c:	42be      	cmp	r6, r7
 800865e:	d900      	bls.n	8008662 <__ssputs_r+0x72>
 8008660:	463e      	mov	r6, r7
 8008662:	4632      	mov	r2, r6
 8008664:	4641      	mov	r1, r8
 8008666:	6820      	ldr	r0, [r4, #0]
 8008668:	f000 f9d4 	bl	8008a14 <memmove>
 800866c:	2000      	movs	r0, #0
 800866e:	68a3      	ldr	r3, [r4, #8]
 8008670:	1b9b      	subs	r3, r3, r6
 8008672:	60a3      	str	r3, [r4, #8]
 8008674:	6823      	ldr	r3, [r4, #0]
 8008676:	4433      	add	r3, r6
 8008678:	6023      	str	r3, [r4, #0]
 800867a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800867e:	462a      	mov	r2, r5
 8008680:	f000 fa2d 	bl	8008ade <_realloc_r>
 8008684:	4606      	mov	r6, r0
 8008686:	2800      	cmp	r0, #0
 8008688:	d1e0      	bne.n	800864c <__ssputs_r+0x5c>
 800868a:	4650      	mov	r0, sl
 800868c:	6921      	ldr	r1, [r4, #16]
 800868e:	f7ff fb37 	bl	8007d00 <_free_r>
 8008692:	230c      	movs	r3, #12
 8008694:	f8ca 3000 	str.w	r3, [sl]
 8008698:	89a3      	ldrh	r3, [r4, #12]
 800869a:	f04f 30ff 	mov.w	r0, #4294967295
 800869e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80086a2:	81a3      	strh	r3, [r4, #12]
 80086a4:	e7e9      	b.n	800867a <__ssputs_r+0x8a>
	...

080086a8 <_svfiprintf_r>:
 80086a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086ac:	4698      	mov	r8, r3
 80086ae:	898b      	ldrh	r3, [r1, #12]
 80086b0:	4607      	mov	r7, r0
 80086b2:	061b      	lsls	r3, r3, #24
 80086b4:	460d      	mov	r5, r1
 80086b6:	4614      	mov	r4, r2
 80086b8:	b09d      	sub	sp, #116	@ 0x74
 80086ba:	d510      	bpl.n	80086de <_svfiprintf_r+0x36>
 80086bc:	690b      	ldr	r3, [r1, #16]
 80086be:	b973      	cbnz	r3, 80086de <_svfiprintf_r+0x36>
 80086c0:	2140      	movs	r1, #64	@ 0x40
 80086c2:	f7ff fb8f 	bl	8007de4 <_malloc_r>
 80086c6:	6028      	str	r0, [r5, #0]
 80086c8:	6128      	str	r0, [r5, #16]
 80086ca:	b930      	cbnz	r0, 80086da <_svfiprintf_r+0x32>
 80086cc:	230c      	movs	r3, #12
 80086ce:	603b      	str	r3, [r7, #0]
 80086d0:	f04f 30ff 	mov.w	r0, #4294967295
 80086d4:	b01d      	add	sp, #116	@ 0x74
 80086d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086da:	2340      	movs	r3, #64	@ 0x40
 80086dc:	616b      	str	r3, [r5, #20]
 80086de:	2300      	movs	r3, #0
 80086e0:	9309      	str	r3, [sp, #36]	@ 0x24
 80086e2:	2320      	movs	r3, #32
 80086e4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80086e8:	2330      	movs	r3, #48	@ 0x30
 80086ea:	f04f 0901 	mov.w	r9, #1
 80086ee:	f8cd 800c 	str.w	r8, [sp, #12]
 80086f2:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800888c <_svfiprintf_r+0x1e4>
 80086f6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80086fa:	4623      	mov	r3, r4
 80086fc:	469a      	mov	sl, r3
 80086fe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008702:	b10a      	cbz	r2, 8008708 <_svfiprintf_r+0x60>
 8008704:	2a25      	cmp	r2, #37	@ 0x25
 8008706:	d1f9      	bne.n	80086fc <_svfiprintf_r+0x54>
 8008708:	ebba 0b04 	subs.w	fp, sl, r4
 800870c:	d00b      	beq.n	8008726 <_svfiprintf_r+0x7e>
 800870e:	465b      	mov	r3, fp
 8008710:	4622      	mov	r2, r4
 8008712:	4629      	mov	r1, r5
 8008714:	4638      	mov	r0, r7
 8008716:	f7ff ff6b 	bl	80085f0 <__ssputs_r>
 800871a:	3001      	adds	r0, #1
 800871c:	f000 80a7 	beq.w	800886e <_svfiprintf_r+0x1c6>
 8008720:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008722:	445a      	add	r2, fp
 8008724:	9209      	str	r2, [sp, #36]	@ 0x24
 8008726:	f89a 3000 	ldrb.w	r3, [sl]
 800872a:	2b00      	cmp	r3, #0
 800872c:	f000 809f 	beq.w	800886e <_svfiprintf_r+0x1c6>
 8008730:	2300      	movs	r3, #0
 8008732:	f04f 32ff 	mov.w	r2, #4294967295
 8008736:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800873a:	f10a 0a01 	add.w	sl, sl, #1
 800873e:	9304      	str	r3, [sp, #16]
 8008740:	9307      	str	r3, [sp, #28]
 8008742:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008746:	931a      	str	r3, [sp, #104]	@ 0x68
 8008748:	4654      	mov	r4, sl
 800874a:	2205      	movs	r2, #5
 800874c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008750:	484e      	ldr	r0, [pc, #312]	@ (800888c <_svfiprintf_r+0x1e4>)
 8008752:	f7fe fc4a 	bl	8006fea <memchr>
 8008756:	9a04      	ldr	r2, [sp, #16]
 8008758:	b9d8      	cbnz	r0, 8008792 <_svfiprintf_r+0xea>
 800875a:	06d0      	lsls	r0, r2, #27
 800875c:	bf44      	itt	mi
 800875e:	2320      	movmi	r3, #32
 8008760:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008764:	0711      	lsls	r1, r2, #28
 8008766:	bf44      	itt	mi
 8008768:	232b      	movmi	r3, #43	@ 0x2b
 800876a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800876e:	f89a 3000 	ldrb.w	r3, [sl]
 8008772:	2b2a      	cmp	r3, #42	@ 0x2a
 8008774:	d015      	beq.n	80087a2 <_svfiprintf_r+0xfa>
 8008776:	4654      	mov	r4, sl
 8008778:	2000      	movs	r0, #0
 800877a:	f04f 0c0a 	mov.w	ip, #10
 800877e:	9a07      	ldr	r2, [sp, #28]
 8008780:	4621      	mov	r1, r4
 8008782:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008786:	3b30      	subs	r3, #48	@ 0x30
 8008788:	2b09      	cmp	r3, #9
 800878a:	d94b      	bls.n	8008824 <_svfiprintf_r+0x17c>
 800878c:	b1b0      	cbz	r0, 80087bc <_svfiprintf_r+0x114>
 800878e:	9207      	str	r2, [sp, #28]
 8008790:	e014      	b.n	80087bc <_svfiprintf_r+0x114>
 8008792:	eba0 0308 	sub.w	r3, r0, r8
 8008796:	fa09 f303 	lsl.w	r3, r9, r3
 800879a:	4313      	orrs	r3, r2
 800879c:	46a2      	mov	sl, r4
 800879e:	9304      	str	r3, [sp, #16]
 80087a0:	e7d2      	b.n	8008748 <_svfiprintf_r+0xa0>
 80087a2:	9b03      	ldr	r3, [sp, #12]
 80087a4:	1d19      	adds	r1, r3, #4
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	9103      	str	r1, [sp, #12]
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	bfbb      	ittet	lt
 80087ae:	425b      	neglt	r3, r3
 80087b0:	f042 0202 	orrlt.w	r2, r2, #2
 80087b4:	9307      	strge	r3, [sp, #28]
 80087b6:	9307      	strlt	r3, [sp, #28]
 80087b8:	bfb8      	it	lt
 80087ba:	9204      	strlt	r2, [sp, #16]
 80087bc:	7823      	ldrb	r3, [r4, #0]
 80087be:	2b2e      	cmp	r3, #46	@ 0x2e
 80087c0:	d10a      	bne.n	80087d8 <_svfiprintf_r+0x130>
 80087c2:	7863      	ldrb	r3, [r4, #1]
 80087c4:	2b2a      	cmp	r3, #42	@ 0x2a
 80087c6:	d132      	bne.n	800882e <_svfiprintf_r+0x186>
 80087c8:	9b03      	ldr	r3, [sp, #12]
 80087ca:	3402      	adds	r4, #2
 80087cc:	1d1a      	adds	r2, r3, #4
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	9203      	str	r2, [sp, #12]
 80087d2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80087d6:	9305      	str	r3, [sp, #20]
 80087d8:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8008890 <_svfiprintf_r+0x1e8>
 80087dc:	2203      	movs	r2, #3
 80087de:	4650      	mov	r0, sl
 80087e0:	7821      	ldrb	r1, [r4, #0]
 80087e2:	f7fe fc02 	bl	8006fea <memchr>
 80087e6:	b138      	cbz	r0, 80087f8 <_svfiprintf_r+0x150>
 80087e8:	2240      	movs	r2, #64	@ 0x40
 80087ea:	9b04      	ldr	r3, [sp, #16]
 80087ec:	eba0 000a 	sub.w	r0, r0, sl
 80087f0:	4082      	lsls	r2, r0
 80087f2:	4313      	orrs	r3, r2
 80087f4:	3401      	adds	r4, #1
 80087f6:	9304      	str	r3, [sp, #16]
 80087f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80087fc:	2206      	movs	r2, #6
 80087fe:	4825      	ldr	r0, [pc, #148]	@ (8008894 <_svfiprintf_r+0x1ec>)
 8008800:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008804:	f7fe fbf1 	bl	8006fea <memchr>
 8008808:	2800      	cmp	r0, #0
 800880a:	d036      	beq.n	800887a <_svfiprintf_r+0x1d2>
 800880c:	4b22      	ldr	r3, [pc, #136]	@ (8008898 <_svfiprintf_r+0x1f0>)
 800880e:	bb1b      	cbnz	r3, 8008858 <_svfiprintf_r+0x1b0>
 8008810:	9b03      	ldr	r3, [sp, #12]
 8008812:	3307      	adds	r3, #7
 8008814:	f023 0307 	bic.w	r3, r3, #7
 8008818:	3308      	adds	r3, #8
 800881a:	9303      	str	r3, [sp, #12]
 800881c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800881e:	4433      	add	r3, r6
 8008820:	9309      	str	r3, [sp, #36]	@ 0x24
 8008822:	e76a      	b.n	80086fa <_svfiprintf_r+0x52>
 8008824:	460c      	mov	r4, r1
 8008826:	2001      	movs	r0, #1
 8008828:	fb0c 3202 	mla	r2, ip, r2, r3
 800882c:	e7a8      	b.n	8008780 <_svfiprintf_r+0xd8>
 800882e:	2300      	movs	r3, #0
 8008830:	f04f 0c0a 	mov.w	ip, #10
 8008834:	4619      	mov	r1, r3
 8008836:	3401      	adds	r4, #1
 8008838:	9305      	str	r3, [sp, #20]
 800883a:	4620      	mov	r0, r4
 800883c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008840:	3a30      	subs	r2, #48	@ 0x30
 8008842:	2a09      	cmp	r2, #9
 8008844:	d903      	bls.n	800884e <_svfiprintf_r+0x1a6>
 8008846:	2b00      	cmp	r3, #0
 8008848:	d0c6      	beq.n	80087d8 <_svfiprintf_r+0x130>
 800884a:	9105      	str	r1, [sp, #20]
 800884c:	e7c4      	b.n	80087d8 <_svfiprintf_r+0x130>
 800884e:	4604      	mov	r4, r0
 8008850:	2301      	movs	r3, #1
 8008852:	fb0c 2101 	mla	r1, ip, r1, r2
 8008856:	e7f0      	b.n	800883a <_svfiprintf_r+0x192>
 8008858:	ab03      	add	r3, sp, #12
 800885a:	9300      	str	r3, [sp, #0]
 800885c:	462a      	mov	r2, r5
 800885e:	4638      	mov	r0, r7
 8008860:	4b0e      	ldr	r3, [pc, #56]	@ (800889c <_svfiprintf_r+0x1f4>)
 8008862:	a904      	add	r1, sp, #16
 8008864:	f7fd fe5e 	bl	8006524 <_printf_float>
 8008868:	1c42      	adds	r2, r0, #1
 800886a:	4606      	mov	r6, r0
 800886c:	d1d6      	bne.n	800881c <_svfiprintf_r+0x174>
 800886e:	89ab      	ldrh	r3, [r5, #12]
 8008870:	065b      	lsls	r3, r3, #25
 8008872:	f53f af2d 	bmi.w	80086d0 <_svfiprintf_r+0x28>
 8008876:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008878:	e72c      	b.n	80086d4 <_svfiprintf_r+0x2c>
 800887a:	ab03      	add	r3, sp, #12
 800887c:	9300      	str	r3, [sp, #0]
 800887e:	462a      	mov	r2, r5
 8008880:	4638      	mov	r0, r7
 8008882:	4b06      	ldr	r3, [pc, #24]	@ (800889c <_svfiprintf_r+0x1f4>)
 8008884:	a904      	add	r1, sp, #16
 8008886:	f7fe f8eb 	bl	8006a60 <_printf_i>
 800888a:	e7ed      	b.n	8008868 <_svfiprintf_r+0x1c0>
 800888c:	0800adc0 	.word	0x0800adc0
 8008890:	0800adc6 	.word	0x0800adc6
 8008894:	0800adca 	.word	0x0800adca
 8008898:	08006525 	.word	0x08006525
 800889c:	080085f1 	.word	0x080085f1

080088a0 <__sflush_r>:
 80088a0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80088a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088a6:	0716      	lsls	r6, r2, #28
 80088a8:	4605      	mov	r5, r0
 80088aa:	460c      	mov	r4, r1
 80088ac:	d454      	bmi.n	8008958 <__sflush_r+0xb8>
 80088ae:	684b      	ldr	r3, [r1, #4]
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	dc02      	bgt.n	80088ba <__sflush_r+0x1a>
 80088b4:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	dd48      	ble.n	800894c <__sflush_r+0xac>
 80088ba:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80088bc:	2e00      	cmp	r6, #0
 80088be:	d045      	beq.n	800894c <__sflush_r+0xac>
 80088c0:	2300      	movs	r3, #0
 80088c2:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80088c6:	682f      	ldr	r7, [r5, #0]
 80088c8:	6a21      	ldr	r1, [r4, #32]
 80088ca:	602b      	str	r3, [r5, #0]
 80088cc:	d030      	beq.n	8008930 <__sflush_r+0x90>
 80088ce:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80088d0:	89a3      	ldrh	r3, [r4, #12]
 80088d2:	0759      	lsls	r1, r3, #29
 80088d4:	d505      	bpl.n	80088e2 <__sflush_r+0x42>
 80088d6:	6863      	ldr	r3, [r4, #4]
 80088d8:	1ad2      	subs	r2, r2, r3
 80088da:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80088dc:	b10b      	cbz	r3, 80088e2 <__sflush_r+0x42>
 80088de:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80088e0:	1ad2      	subs	r2, r2, r3
 80088e2:	2300      	movs	r3, #0
 80088e4:	4628      	mov	r0, r5
 80088e6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80088e8:	6a21      	ldr	r1, [r4, #32]
 80088ea:	47b0      	blx	r6
 80088ec:	1c43      	adds	r3, r0, #1
 80088ee:	89a3      	ldrh	r3, [r4, #12]
 80088f0:	d106      	bne.n	8008900 <__sflush_r+0x60>
 80088f2:	6829      	ldr	r1, [r5, #0]
 80088f4:	291d      	cmp	r1, #29
 80088f6:	d82b      	bhi.n	8008950 <__sflush_r+0xb0>
 80088f8:	4a28      	ldr	r2, [pc, #160]	@ (800899c <__sflush_r+0xfc>)
 80088fa:	40ca      	lsrs	r2, r1
 80088fc:	07d6      	lsls	r6, r2, #31
 80088fe:	d527      	bpl.n	8008950 <__sflush_r+0xb0>
 8008900:	2200      	movs	r2, #0
 8008902:	6062      	str	r2, [r4, #4]
 8008904:	6922      	ldr	r2, [r4, #16]
 8008906:	04d9      	lsls	r1, r3, #19
 8008908:	6022      	str	r2, [r4, #0]
 800890a:	d504      	bpl.n	8008916 <__sflush_r+0x76>
 800890c:	1c42      	adds	r2, r0, #1
 800890e:	d101      	bne.n	8008914 <__sflush_r+0x74>
 8008910:	682b      	ldr	r3, [r5, #0]
 8008912:	b903      	cbnz	r3, 8008916 <__sflush_r+0x76>
 8008914:	6560      	str	r0, [r4, #84]	@ 0x54
 8008916:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008918:	602f      	str	r7, [r5, #0]
 800891a:	b1b9      	cbz	r1, 800894c <__sflush_r+0xac>
 800891c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008920:	4299      	cmp	r1, r3
 8008922:	d002      	beq.n	800892a <__sflush_r+0x8a>
 8008924:	4628      	mov	r0, r5
 8008926:	f7ff f9eb 	bl	8007d00 <_free_r>
 800892a:	2300      	movs	r3, #0
 800892c:	6363      	str	r3, [r4, #52]	@ 0x34
 800892e:	e00d      	b.n	800894c <__sflush_r+0xac>
 8008930:	2301      	movs	r3, #1
 8008932:	4628      	mov	r0, r5
 8008934:	47b0      	blx	r6
 8008936:	4602      	mov	r2, r0
 8008938:	1c50      	adds	r0, r2, #1
 800893a:	d1c9      	bne.n	80088d0 <__sflush_r+0x30>
 800893c:	682b      	ldr	r3, [r5, #0]
 800893e:	2b00      	cmp	r3, #0
 8008940:	d0c6      	beq.n	80088d0 <__sflush_r+0x30>
 8008942:	2b1d      	cmp	r3, #29
 8008944:	d001      	beq.n	800894a <__sflush_r+0xaa>
 8008946:	2b16      	cmp	r3, #22
 8008948:	d11d      	bne.n	8008986 <__sflush_r+0xe6>
 800894a:	602f      	str	r7, [r5, #0]
 800894c:	2000      	movs	r0, #0
 800894e:	e021      	b.n	8008994 <__sflush_r+0xf4>
 8008950:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008954:	b21b      	sxth	r3, r3
 8008956:	e01a      	b.n	800898e <__sflush_r+0xee>
 8008958:	690f      	ldr	r7, [r1, #16]
 800895a:	2f00      	cmp	r7, #0
 800895c:	d0f6      	beq.n	800894c <__sflush_r+0xac>
 800895e:	0793      	lsls	r3, r2, #30
 8008960:	bf18      	it	ne
 8008962:	2300      	movne	r3, #0
 8008964:	680e      	ldr	r6, [r1, #0]
 8008966:	bf08      	it	eq
 8008968:	694b      	ldreq	r3, [r1, #20]
 800896a:	1bf6      	subs	r6, r6, r7
 800896c:	600f      	str	r7, [r1, #0]
 800896e:	608b      	str	r3, [r1, #8]
 8008970:	2e00      	cmp	r6, #0
 8008972:	ddeb      	ble.n	800894c <__sflush_r+0xac>
 8008974:	4633      	mov	r3, r6
 8008976:	463a      	mov	r2, r7
 8008978:	4628      	mov	r0, r5
 800897a:	6a21      	ldr	r1, [r4, #32]
 800897c:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8008980:	47e0      	blx	ip
 8008982:	2800      	cmp	r0, #0
 8008984:	dc07      	bgt.n	8008996 <__sflush_r+0xf6>
 8008986:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800898a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800898e:	f04f 30ff 	mov.w	r0, #4294967295
 8008992:	81a3      	strh	r3, [r4, #12]
 8008994:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008996:	4407      	add	r7, r0
 8008998:	1a36      	subs	r6, r6, r0
 800899a:	e7e9      	b.n	8008970 <__sflush_r+0xd0>
 800899c:	20400001 	.word	0x20400001

080089a0 <_fflush_r>:
 80089a0:	b538      	push	{r3, r4, r5, lr}
 80089a2:	690b      	ldr	r3, [r1, #16]
 80089a4:	4605      	mov	r5, r0
 80089a6:	460c      	mov	r4, r1
 80089a8:	b913      	cbnz	r3, 80089b0 <_fflush_r+0x10>
 80089aa:	2500      	movs	r5, #0
 80089ac:	4628      	mov	r0, r5
 80089ae:	bd38      	pop	{r3, r4, r5, pc}
 80089b0:	b118      	cbz	r0, 80089ba <_fflush_r+0x1a>
 80089b2:	6a03      	ldr	r3, [r0, #32]
 80089b4:	b90b      	cbnz	r3, 80089ba <_fflush_r+0x1a>
 80089b6:	f7fe f9fd 	bl	8006db4 <__sinit>
 80089ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d0f3      	beq.n	80089aa <_fflush_r+0xa>
 80089c2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80089c4:	07d0      	lsls	r0, r2, #31
 80089c6:	d404      	bmi.n	80089d2 <_fflush_r+0x32>
 80089c8:	0599      	lsls	r1, r3, #22
 80089ca:	d402      	bmi.n	80089d2 <_fflush_r+0x32>
 80089cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80089ce:	f7fe fb0a 	bl	8006fe6 <__retarget_lock_acquire_recursive>
 80089d2:	4628      	mov	r0, r5
 80089d4:	4621      	mov	r1, r4
 80089d6:	f7ff ff63 	bl	80088a0 <__sflush_r>
 80089da:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80089dc:	4605      	mov	r5, r0
 80089de:	07da      	lsls	r2, r3, #31
 80089e0:	d4e4      	bmi.n	80089ac <_fflush_r+0xc>
 80089e2:	89a3      	ldrh	r3, [r4, #12]
 80089e4:	059b      	lsls	r3, r3, #22
 80089e6:	d4e1      	bmi.n	80089ac <_fflush_r+0xc>
 80089e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80089ea:	f7fe fafd 	bl	8006fe8 <__retarget_lock_release_recursive>
 80089ee:	e7dd      	b.n	80089ac <_fflush_r+0xc>

080089f0 <fiprintf>:
 80089f0:	b40e      	push	{r1, r2, r3}
 80089f2:	b503      	push	{r0, r1, lr}
 80089f4:	4601      	mov	r1, r0
 80089f6:	ab03      	add	r3, sp, #12
 80089f8:	4805      	ldr	r0, [pc, #20]	@ (8008a10 <fiprintf+0x20>)
 80089fa:	f853 2b04 	ldr.w	r2, [r3], #4
 80089fe:	6800      	ldr	r0, [r0, #0]
 8008a00:	9301      	str	r3, [sp, #4]
 8008a02:	f000 f8cf 	bl	8008ba4 <_vfiprintf_r>
 8008a06:	b002      	add	sp, #8
 8008a08:	f85d eb04 	ldr.w	lr, [sp], #4
 8008a0c:	b003      	add	sp, #12
 8008a0e:	4770      	bx	lr
 8008a10:	2000002c 	.word	0x2000002c

08008a14 <memmove>:
 8008a14:	4288      	cmp	r0, r1
 8008a16:	b510      	push	{r4, lr}
 8008a18:	eb01 0402 	add.w	r4, r1, r2
 8008a1c:	d902      	bls.n	8008a24 <memmove+0x10>
 8008a1e:	4284      	cmp	r4, r0
 8008a20:	4623      	mov	r3, r4
 8008a22:	d807      	bhi.n	8008a34 <memmove+0x20>
 8008a24:	1e43      	subs	r3, r0, #1
 8008a26:	42a1      	cmp	r1, r4
 8008a28:	d008      	beq.n	8008a3c <memmove+0x28>
 8008a2a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008a2e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008a32:	e7f8      	b.n	8008a26 <memmove+0x12>
 8008a34:	4601      	mov	r1, r0
 8008a36:	4402      	add	r2, r0
 8008a38:	428a      	cmp	r2, r1
 8008a3a:	d100      	bne.n	8008a3e <memmove+0x2a>
 8008a3c:	bd10      	pop	{r4, pc}
 8008a3e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008a42:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008a46:	e7f7      	b.n	8008a38 <memmove+0x24>

08008a48 <_sbrk_r>:
 8008a48:	b538      	push	{r3, r4, r5, lr}
 8008a4a:	2300      	movs	r3, #0
 8008a4c:	4d05      	ldr	r5, [pc, #20]	@ (8008a64 <_sbrk_r+0x1c>)
 8008a4e:	4604      	mov	r4, r0
 8008a50:	4608      	mov	r0, r1
 8008a52:	602b      	str	r3, [r5, #0]
 8008a54:	f7f9 fcd6 	bl	8002404 <_sbrk>
 8008a58:	1c43      	adds	r3, r0, #1
 8008a5a:	d102      	bne.n	8008a62 <_sbrk_r+0x1a>
 8008a5c:	682b      	ldr	r3, [r5, #0]
 8008a5e:	b103      	cbz	r3, 8008a62 <_sbrk_r+0x1a>
 8008a60:	6023      	str	r3, [r4, #0]
 8008a62:	bd38      	pop	{r3, r4, r5, pc}
 8008a64:	20001544 	.word	0x20001544

08008a68 <memcpy>:
 8008a68:	440a      	add	r2, r1
 8008a6a:	4291      	cmp	r1, r2
 8008a6c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008a70:	d100      	bne.n	8008a74 <memcpy+0xc>
 8008a72:	4770      	bx	lr
 8008a74:	b510      	push	{r4, lr}
 8008a76:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008a7a:	4291      	cmp	r1, r2
 8008a7c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008a80:	d1f9      	bne.n	8008a76 <memcpy+0xe>
 8008a82:	bd10      	pop	{r4, pc}

08008a84 <abort>:
 8008a84:	2006      	movs	r0, #6
 8008a86:	b508      	push	{r3, lr}
 8008a88:	f000 fa60 	bl	8008f4c <raise>
 8008a8c:	2001      	movs	r0, #1
 8008a8e:	f7f9 fc44 	bl	800231a <_exit>

08008a92 <_calloc_r>:
 8008a92:	b570      	push	{r4, r5, r6, lr}
 8008a94:	fba1 5402 	umull	r5, r4, r1, r2
 8008a98:	b934      	cbnz	r4, 8008aa8 <_calloc_r+0x16>
 8008a9a:	4629      	mov	r1, r5
 8008a9c:	f7ff f9a2 	bl	8007de4 <_malloc_r>
 8008aa0:	4606      	mov	r6, r0
 8008aa2:	b928      	cbnz	r0, 8008ab0 <_calloc_r+0x1e>
 8008aa4:	4630      	mov	r0, r6
 8008aa6:	bd70      	pop	{r4, r5, r6, pc}
 8008aa8:	220c      	movs	r2, #12
 8008aaa:	2600      	movs	r6, #0
 8008aac:	6002      	str	r2, [r0, #0]
 8008aae:	e7f9      	b.n	8008aa4 <_calloc_r+0x12>
 8008ab0:	462a      	mov	r2, r5
 8008ab2:	4621      	mov	r1, r4
 8008ab4:	f7fe fa19 	bl	8006eea <memset>
 8008ab8:	e7f4      	b.n	8008aa4 <_calloc_r+0x12>

08008aba <__ascii_mbtowc>:
 8008aba:	b082      	sub	sp, #8
 8008abc:	b901      	cbnz	r1, 8008ac0 <__ascii_mbtowc+0x6>
 8008abe:	a901      	add	r1, sp, #4
 8008ac0:	b142      	cbz	r2, 8008ad4 <__ascii_mbtowc+0x1a>
 8008ac2:	b14b      	cbz	r3, 8008ad8 <__ascii_mbtowc+0x1e>
 8008ac4:	7813      	ldrb	r3, [r2, #0]
 8008ac6:	600b      	str	r3, [r1, #0]
 8008ac8:	7812      	ldrb	r2, [r2, #0]
 8008aca:	1e10      	subs	r0, r2, #0
 8008acc:	bf18      	it	ne
 8008ace:	2001      	movne	r0, #1
 8008ad0:	b002      	add	sp, #8
 8008ad2:	4770      	bx	lr
 8008ad4:	4610      	mov	r0, r2
 8008ad6:	e7fb      	b.n	8008ad0 <__ascii_mbtowc+0x16>
 8008ad8:	f06f 0001 	mvn.w	r0, #1
 8008adc:	e7f8      	b.n	8008ad0 <__ascii_mbtowc+0x16>

08008ade <_realloc_r>:
 8008ade:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ae2:	4607      	mov	r7, r0
 8008ae4:	4614      	mov	r4, r2
 8008ae6:	460d      	mov	r5, r1
 8008ae8:	b921      	cbnz	r1, 8008af4 <_realloc_r+0x16>
 8008aea:	4611      	mov	r1, r2
 8008aec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008af0:	f7ff b978 	b.w	8007de4 <_malloc_r>
 8008af4:	b92a      	cbnz	r2, 8008b02 <_realloc_r+0x24>
 8008af6:	f7ff f903 	bl	8007d00 <_free_r>
 8008afa:	4625      	mov	r5, r4
 8008afc:	4628      	mov	r0, r5
 8008afe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b02:	f000 fa3f 	bl	8008f84 <_malloc_usable_size_r>
 8008b06:	4284      	cmp	r4, r0
 8008b08:	4606      	mov	r6, r0
 8008b0a:	d802      	bhi.n	8008b12 <_realloc_r+0x34>
 8008b0c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008b10:	d8f4      	bhi.n	8008afc <_realloc_r+0x1e>
 8008b12:	4621      	mov	r1, r4
 8008b14:	4638      	mov	r0, r7
 8008b16:	f7ff f965 	bl	8007de4 <_malloc_r>
 8008b1a:	4680      	mov	r8, r0
 8008b1c:	b908      	cbnz	r0, 8008b22 <_realloc_r+0x44>
 8008b1e:	4645      	mov	r5, r8
 8008b20:	e7ec      	b.n	8008afc <_realloc_r+0x1e>
 8008b22:	42b4      	cmp	r4, r6
 8008b24:	4622      	mov	r2, r4
 8008b26:	4629      	mov	r1, r5
 8008b28:	bf28      	it	cs
 8008b2a:	4632      	movcs	r2, r6
 8008b2c:	f7ff ff9c 	bl	8008a68 <memcpy>
 8008b30:	4629      	mov	r1, r5
 8008b32:	4638      	mov	r0, r7
 8008b34:	f7ff f8e4 	bl	8007d00 <_free_r>
 8008b38:	e7f1      	b.n	8008b1e <_realloc_r+0x40>

08008b3a <__ascii_wctomb>:
 8008b3a:	4603      	mov	r3, r0
 8008b3c:	4608      	mov	r0, r1
 8008b3e:	b141      	cbz	r1, 8008b52 <__ascii_wctomb+0x18>
 8008b40:	2aff      	cmp	r2, #255	@ 0xff
 8008b42:	d904      	bls.n	8008b4e <__ascii_wctomb+0x14>
 8008b44:	228a      	movs	r2, #138	@ 0x8a
 8008b46:	f04f 30ff 	mov.w	r0, #4294967295
 8008b4a:	601a      	str	r2, [r3, #0]
 8008b4c:	4770      	bx	lr
 8008b4e:	2001      	movs	r0, #1
 8008b50:	700a      	strb	r2, [r1, #0]
 8008b52:	4770      	bx	lr

08008b54 <__sfputc_r>:
 8008b54:	6893      	ldr	r3, [r2, #8]
 8008b56:	b410      	push	{r4}
 8008b58:	3b01      	subs	r3, #1
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	6093      	str	r3, [r2, #8]
 8008b5e:	da07      	bge.n	8008b70 <__sfputc_r+0x1c>
 8008b60:	6994      	ldr	r4, [r2, #24]
 8008b62:	42a3      	cmp	r3, r4
 8008b64:	db01      	blt.n	8008b6a <__sfputc_r+0x16>
 8008b66:	290a      	cmp	r1, #10
 8008b68:	d102      	bne.n	8008b70 <__sfputc_r+0x1c>
 8008b6a:	bc10      	pop	{r4}
 8008b6c:	f000 b932 	b.w	8008dd4 <__swbuf_r>
 8008b70:	6813      	ldr	r3, [r2, #0]
 8008b72:	1c58      	adds	r0, r3, #1
 8008b74:	6010      	str	r0, [r2, #0]
 8008b76:	7019      	strb	r1, [r3, #0]
 8008b78:	4608      	mov	r0, r1
 8008b7a:	bc10      	pop	{r4}
 8008b7c:	4770      	bx	lr

08008b7e <__sfputs_r>:
 8008b7e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b80:	4606      	mov	r6, r0
 8008b82:	460f      	mov	r7, r1
 8008b84:	4614      	mov	r4, r2
 8008b86:	18d5      	adds	r5, r2, r3
 8008b88:	42ac      	cmp	r4, r5
 8008b8a:	d101      	bne.n	8008b90 <__sfputs_r+0x12>
 8008b8c:	2000      	movs	r0, #0
 8008b8e:	e007      	b.n	8008ba0 <__sfputs_r+0x22>
 8008b90:	463a      	mov	r2, r7
 8008b92:	4630      	mov	r0, r6
 8008b94:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b98:	f7ff ffdc 	bl	8008b54 <__sfputc_r>
 8008b9c:	1c43      	adds	r3, r0, #1
 8008b9e:	d1f3      	bne.n	8008b88 <__sfputs_r+0xa>
 8008ba0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008ba4 <_vfiprintf_r>:
 8008ba4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ba8:	460d      	mov	r5, r1
 8008baa:	4614      	mov	r4, r2
 8008bac:	4698      	mov	r8, r3
 8008bae:	4606      	mov	r6, r0
 8008bb0:	b09d      	sub	sp, #116	@ 0x74
 8008bb2:	b118      	cbz	r0, 8008bbc <_vfiprintf_r+0x18>
 8008bb4:	6a03      	ldr	r3, [r0, #32]
 8008bb6:	b90b      	cbnz	r3, 8008bbc <_vfiprintf_r+0x18>
 8008bb8:	f7fe f8fc 	bl	8006db4 <__sinit>
 8008bbc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008bbe:	07d9      	lsls	r1, r3, #31
 8008bc0:	d405      	bmi.n	8008bce <_vfiprintf_r+0x2a>
 8008bc2:	89ab      	ldrh	r3, [r5, #12]
 8008bc4:	059a      	lsls	r2, r3, #22
 8008bc6:	d402      	bmi.n	8008bce <_vfiprintf_r+0x2a>
 8008bc8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008bca:	f7fe fa0c 	bl	8006fe6 <__retarget_lock_acquire_recursive>
 8008bce:	89ab      	ldrh	r3, [r5, #12]
 8008bd0:	071b      	lsls	r3, r3, #28
 8008bd2:	d501      	bpl.n	8008bd8 <_vfiprintf_r+0x34>
 8008bd4:	692b      	ldr	r3, [r5, #16]
 8008bd6:	b99b      	cbnz	r3, 8008c00 <_vfiprintf_r+0x5c>
 8008bd8:	4629      	mov	r1, r5
 8008bda:	4630      	mov	r0, r6
 8008bdc:	f000 f938 	bl	8008e50 <__swsetup_r>
 8008be0:	b170      	cbz	r0, 8008c00 <_vfiprintf_r+0x5c>
 8008be2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008be4:	07dc      	lsls	r4, r3, #31
 8008be6:	d504      	bpl.n	8008bf2 <_vfiprintf_r+0x4e>
 8008be8:	f04f 30ff 	mov.w	r0, #4294967295
 8008bec:	b01d      	add	sp, #116	@ 0x74
 8008bee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008bf2:	89ab      	ldrh	r3, [r5, #12]
 8008bf4:	0598      	lsls	r0, r3, #22
 8008bf6:	d4f7      	bmi.n	8008be8 <_vfiprintf_r+0x44>
 8008bf8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008bfa:	f7fe f9f5 	bl	8006fe8 <__retarget_lock_release_recursive>
 8008bfe:	e7f3      	b.n	8008be8 <_vfiprintf_r+0x44>
 8008c00:	2300      	movs	r3, #0
 8008c02:	9309      	str	r3, [sp, #36]	@ 0x24
 8008c04:	2320      	movs	r3, #32
 8008c06:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008c0a:	2330      	movs	r3, #48	@ 0x30
 8008c0c:	f04f 0901 	mov.w	r9, #1
 8008c10:	f8cd 800c 	str.w	r8, [sp, #12]
 8008c14:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8008dc0 <_vfiprintf_r+0x21c>
 8008c18:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008c1c:	4623      	mov	r3, r4
 8008c1e:	469a      	mov	sl, r3
 8008c20:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008c24:	b10a      	cbz	r2, 8008c2a <_vfiprintf_r+0x86>
 8008c26:	2a25      	cmp	r2, #37	@ 0x25
 8008c28:	d1f9      	bne.n	8008c1e <_vfiprintf_r+0x7a>
 8008c2a:	ebba 0b04 	subs.w	fp, sl, r4
 8008c2e:	d00b      	beq.n	8008c48 <_vfiprintf_r+0xa4>
 8008c30:	465b      	mov	r3, fp
 8008c32:	4622      	mov	r2, r4
 8008c34:	4629      	mov	r1, r5
 8008c36:	4630      	mov	r0, r6
 8008c38:	f7ff ffa1 	bl	8008b7e <__sfputs_r>
 8008c3c:	3001      	adds	r0, #1
 8008c3e:	f000 80a7 	beq.w	8008d90 <_vfiprintf_r+0x1ec>
 8008c42:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008c44:	445a      	add	r2, fp
 8008c46:	9209      	str	r2, [sp, #36]	@ 0x24
 8008c48:	f89a 3000 	ldrb.w	r3, [sl]
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	f000 809f 	beq.w	8008d90 <_vfiprintf_r+0x1ec>
 8008c52:	2300      	movs	r3, #0
 8008c54:	f04f 32ff 	mov.w	r2, #4294967295
 8008c58:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008c5c:	f10a 0a01 	add.w	sl, sl, #1
 8008c60:	9304      	str	r3, [sp, #16]
 8008c62:	9307      	str	r3, [sp, #28]
 8008c64:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008c68:	931a      	str	r3, [sp, #104]	@ 0x68
 8008c6a:	4654      	mov	r4, sl
 8008c6c:	2205      	movs	r2, #5
 8008c6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c72:	4853      	ldr	r0, [pc, #332]	@ (8008dc0 <_vfiprintf_r+0x21c>)
 8008c74:	f7fe f9b9 	bl	8006fea <memchr>
 8008c78:	9a04      	ldr	r2, [sp, #16]
 8008c7a:	b9d8      	cbnz	r0, 8008cb4 <_vfiprintf_r+0x110>
 8008c7c:	06d1      	lsls	r1, r2, #27
 8008c7e:	bf44      	itt	mi
 8008c80:	2320      	movmi	r3, #32
 8008c82:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008c86:	0713      	lsls	r3, r2, #28
 8008c88:	bf44      	itt	mi
 8008c8a:	232b      	movmi	r3, #43	@ 0x2b
 8008c8c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008c90:	f89a 3000 	ldrb.w	r3, [sl]
 8008c94:	2b2a      	cmp	r3, #42	@ 0x2a
 8008c96:	d015      	beq.n	8008cc4 <_vfiprintf_r+0x120>
 8008c98:	4654      	mov	r4, sl
 8008c9a:	2000      	movs	r0, #0
 8008c9c:	f04f 0c0a 	mov.w	ip, #10
 8008ca0:	9a07      	ldr	r2, [sp, #28]
 8008ca2:	4621      	mov	r1, r4
 8008ca4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008ca8:	3b30      	subs	r3, #48	@ 0x30
 8008caa:	2b09      	cmp	r3, #9
 8008cac:	d94b      	bls.n	8008d46 <_vfiprintf_r+0x1a2>
 8008cae:	b1b0      	cbz	r0, 8008cde <_vfiprintf_r+0x13a>
 8008cb0:	9207      	str	r2, [sp, #28]
 8008cb2:	e014      	b.n	8008cde <_vfiprintf_r+0x13a>
 8008cb4:	eba0 0308 	sub.w	r3, r0, r8
 8008cb8:	fa09 f303 	lsl.w	r3, r9, r3
 8008cbc:	4313      	orrs	r3, r2
 8008cbe:	46a2      	mov	sl, r4
 8008cc0:	9304      	str	r3, [sp, #16]
 8008cc2:	e7d2      	b.n	8008c6a <_vfiprintf_r+0xc6>
 8008cc4:	9b03      	ldr	r3, [sp, #12]
 8008cc6:	1d19      	adds	r1, r3, #4
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	9103      	str	r1, [sp, #12]
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	bfbb      	ittet	lt
 8008cd0:	425b      	neglt	r3, r3
 8008cd2:	f042 0202 	orrlt.w	r2, r2, #2
 8008cd6:	9307      	strge	r3, [sp, #28]
 8008cd8:	9307      	strlt	r3, [sp, #28]
 8008cda:	bfb8      	it	lt
 8008cdc:	9204      	strlt	r2, [sp, #16]
 8008cde:	7823      	ldrb	r3, [r4, #0]
 8008ce0:	2b2e      	cmp	r3, #46	@ 0x2e
 8008ce2:	d10a      	bne.n	8008cfa <_vfiprintf_r+0x156>
 8008ce4:	7863      	ldrb	r3, [r4, #1]
 8008ce6:	2b2a      	cmp	r3, #42	@ 0x2a
 8008ce8:	d132      	bne.n	8008d50 <_vfiprintf_r+0x1ac>
 8008cea:	9b03      	ldr	r3, [sp, #12]
 8008cec:	3402      	adds	r4, #2
 8008cee:	1d1a      	adds	r2, r3, #4
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	9203      	str	r2, [sp, #12]
 8008cf4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008cf8:	9305      	str	r3, [sp, #20]
 8008cfa:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8008dc4 <_vfiprintf_r+0x220>
 8008cfe:	2203      	movs	r2, #3
 8008d00:	4650      	mov	r0, sl
 8008d02:	7821      	ldrb	r1, [r4, #0]
 8008d04:	f7fe f971 	bl	8006fea <memchr>
 8008d08:	b138      	cbz	r0, 8008d1a <_vfiprintf_r+0x176>
 8008d0a:	2240      	movs	r2, #64	@ 0x40
 8008d0c:	9b04      	ldr	r3, [sp, #16]
 8008d0e:	eba0 000a 	sub.w	r0, r0, sl
 8008d12:	4082      	lsls	r2, r0
 8008d14:	4313      	orrs	r3, r2
 8008d16:	3401      	adds	r4, #1
 8008d18:	9304      	str	r3, [sp, #16]
 8008d1a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d1e:	2206      	movs	r2, #6
 8008d20:	4829      	ldr	r0, [pc, #164]	@ (8008dc8 <_vfiprintf_r+0x224>)
 8008d22:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008d26:	f7fe f960 	bl	8006fea <memchr>
 8008d2a:	2800      	cmp	r0, #0
 8008d2c:	d03f      	beq.n	8008dae <_vfiprintf_r+0x20a>
 8008d2e:	4b27      	ldr	r3, [pc, #156]	@ (8008dcc <_vfiprintf_r+0x228>)
 8008d30:	bb1b      	cbnz	r3, 8008d7a <_vfiprintf_r+0x1d6>
 8008d32:	9b03      	ldr	r3, [sp, #12]
 8008d34:	3307      	adds	r3, #7
 8008d36:	f023 0307 	bic.w	r3, r3, #7
 8008d3a:	3308      	adds	r3, #8
 8008d3c:	9303      	str	r3, [sp, #12]
 8008d3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d40:	443b      	add	r3, r7
 8008d42:	9309      	str	r3, [sp, #36]	@ 0x24
 8008d44:	e76a      	b.n	8008c1c <_vfiprintf_r+0x78>
 8008d46:	460c      	mov	r4, r1
 8008d48:	2001      	movs	r0, #1
 8008d4a:	fb0c 3202 	mla	r2, ip, r2, r3
 8008d4e:	e7a8      	b.n	8008ca2 <_vfiprintf_r+0xfe>
 8008d50:	2300      	movs	r3, #0
 8008d52:	f04f 0c0a 	mov.w	ip, #10
 8008d56:	4619      	mov	r1, r3
 8008d58:	3401      	adds	r4, #1
 8008d5a:	9305      	str	r3, [sp, #20]
 8008d5c:	4620      	mov	r0, r4
 8008d5e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008d62:	3a30      	subs	r2, #48	@ 0x30
 8008d64:	2a09      	cmp	r2, #9
 8008d66:	d903      	bls.n	8008d70 <_vfiprintf_r+0x1cc>
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	d0c6      	beq.n	8008cfa <_vfiprintf_r+0x156>
 8008d6c:	9105      	str	r1, [sp, #20]
 8008d6e:	e7c4      	b.n	8008cfa <_vfiprintf_r+0x156>
 8008d70:	4604      	mov	r4, r0
 8008d72:	2301      	movs	r3, #1
 8008d74:	fb0c 2101 	mla	r1, ip, r1, r2
 8008d78:	e7f0      	b.n	8008d5c <_vfiprintf_r+0x1b8>
 8008d7a:	ab03      	add	r3, sp, #12
 8008d7c:	9300      	str	r3, [sp, #0]
 8008d7e:	462a      	mov	r2, r5
 8008d80:	4630      	mov	r0, r6
 8008d82:	4b13      	ldr	r3, [pc, #76]	@ (8008dd0 <_vfiprintf_r+0x22c>)
 8008d84:	a904      	add	r1, sp, #16
 8008d86:	f7fd fbcd 	bl	8006524 <_printf_float>
 8008d8a:	4607      	mov	r7, r0
 8008d8c:	1c78      	adds	r0, r7, #1
 8008d8e:	d1d6      	bne.n	8008d3e <_vfiprintf_r+0x19a>
 8008d90:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008d92:	07d9      	lsls	r1, r3, #31
 8008d94:	d405      	bmi.n	8008da2 <_vfiprintf_r+0x1fe>
 8008d96:	89ab      	ldrh	r3, [r5, #12]
 8008d98:	059a      	lsls	r2, r3, #22
 8008d9a:	d402      	bmi.n	8008da2 <_vfiprintf_r+0x1fe>
 8008d9c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008d9e:	f7fe f923 	bl	8006fe8 <__retarget_lock_release_recursive>
 8008da2:	89ab      	ldrh	r3, [r5, #12]
 8008da4:	065b      	lsls	r3, r3, #25
 8008da6:	f53f af1f 	bmi.w	8008be8 <_vfiprintf_r+0x44>
 8008daa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008dac:	e71e      	b.n	8008bec <_vfiprintf_r+0x48>
 8008dae:	ab03      	add	r3, sp, #12
 8008db0:	9300      	str	r3, [sp, #0]
 8008db2:	462a      	mov	r2, r5
 8008db4:	4630      	mov	r0, r6
 8008db6:	4b06      	ldr	r3, [pc, #24]	@ (8008dd0 <_vfiprintf_r+0x22c>)
 8008db8:	a904      	add	r1, sp, #16
 8008dba:	f7fd fe51 	bl	8006a60 <_printf_i>
 8008dbe:	e7e4      	b.n	8008d8a <_vfiprintf_r+0x1e6>
 8008dc0:	0800adc0 	.word	0x0800adc0
 8008dc4:	0800adc6 	.word	0x0800adc6
 8008dc8:	0800adca 	.word	0x0800adca
 8008dcc:	08006525 	.word	0x08006525
 8008dd0:	08008b7f 	.word	0x08008b7f

08008dd4 <__swbuf_r>:
 8008dd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008dd6:	460e      	mov	r6, r1
 8008dd8:	4614      	mov	r4, r2
 8008dda:	4605      	mov	r5, r0
 8008ddc:	b118      	cbz	r0, 8008de6 <__swbuf_r+0x12>
 8008dde:	6a03      	ldr	r3, [r0, #32]
 8008de0:	b90b      	cbnz	r3, 8008de6 <__swbuf_r+0x12>
 8008de2:	f7fd ffe7 	bl	8006db4 <__sinit>
 8008de6:	69a3      	ldr	r3, [r4, #24]
 8008de8:	60a3      	str	r3, [r4, #8]
 8008dea:	89a3      	ldrh	r3, [r4, #12]
 8008dec:	071a      	lsls	r2, r3, #28
 8008dee:	d501      	bpl.n	8008df4 <__swbuf_r+0x20>
 8008df0:	6923      	ldr	r3, [r4, #16]
 8008df2:	b943      	cbnz	r3, 8008e06 <__swbuf_r+0x32>
 8008df4:	4621      	mov	r1, r4
 8008df6:	4628      	mov	r0, r5
 8008df8:	f000 f82a 	bl	8008e50 <__swsetup_r>
 8008dfc:	b118      	cbz	r0, 8008e06 <__swbuf_r+0x32>
 8008dfe:	f04f 37ff 	mov.w	r7, #4294967295
 8008e02:	4638      	mov	r0, r7
 8008e04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008e06:	6823      	ldr	r3, [r4, #0]
 8008e08:	6922      	ldr	r2, [r4, #16]
 8008e0a:	b2f6      	uxtb	r6, r6
 8008e0c:	1a98      	subs	r0, r3, r2
 8008e0e:	6963      	ldr	r3, [r4, #20]
 8008e10:	4637      	mov	r7, r6
 8008e12:	4283      	cmp	r3, r0
 8008e14:	dc05      	bgt.n	8008e22 <__swbuf_r+0x4e>
 8008e16:	4621      	mov	r1, r4
 8008e18:	4628      	mov	r0, r5
 8008e1a:	f7ff fdc1 	bl	80089a0 <_fflush_r>
 8008e1e:	2800      	cmp	r0, #0
 8008e20:	d1ed      	bne.n	8008dfe <__swbuf_r+0x2a>
 8008e22:	68a3      	ldr	r3, [r4, #8]
 8008e24:	3b01      	subs	r3, #1
 8008e26:	60a3      	str	r3, [r4, #8]
 8008e28:	6823      	ldr	r3, [r4, #0]
 8008e2a:	1c5a      	adds	r2, r3, #1
 8008e2c:	6022      	str	r2, [r4, #0]
 8008e2e:	701e      	strb	r6, [r3, #0]
 8008e30:	6962      	ldr	r2, [r4, #20]
 8008e32:	1c43      	adds	r3, r0, #1
 8008e34:	429a      	cmp	r2, r3
 8008e36:	d004      	beq.n	8008e42 <__swbuf_r+0x6e>
 8008e38:	89a3      	ldrh	r3, [r4, #12]
 8008e3a:	07db      	lsls	r3, r3, #31
 8008e3c:	d5e1      	bpl.n	8008e02 <__swbuf_r+0x2e>
 8008e3e:	2e0a      	cmp	r6, #10
 8008e40:	d1df      	bne.n	8008e02 <__swbuf_r+0x2e>
 8008e42:	4621      	mov	r1, r4
 8008e44:	4628      	mov	r0, r5
 8008e46:	f7ff fdab 	bl	80089a0 <_fflush_r>
 8008e4a:	2800      	cmp	r0, #0
 8008e4c:	d0d9      	beq.n	8008e02 <__swbuf_r+0x2e>
 8008e4e:	e7d6      	b.n	8008dfe <__swbuf_r+0x2a>

08008e50 <__swsetup_r>:
 8008e50:	b538      	push	{r3, r4, r5, lr}
 8008e52:	4b29      	ldr	r3, [pc, #164]	@ (8008ef8 <__swsetup_r+0xa8>)
 8008e54:	4605      	mov	r5, r0
 8008e56:	6818      	ldr	r0, [r3, #0]
 8008e58:	460c      	mov	r4, r1
 8008e5a:	b118      	cbz	r0, 8008e64 <__swsetup_r+0x14>
 8008e5c:	6a03      	ldr	r3, [r0, #32]
 8008e5e:	b90b      	cbnz	r3, 8008e64 <__swsetup_r+0x14>
 8008e60:	f7fd ffa8 	bl	8006db4 <__sinit>
 8008e64:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e68:	0719      	lsls	r1, r3, #28
 8008e6a:	d422      	bmi.n	8008eb2 <__swsetup_r+0x62>
 8008e6c:	06da      	lsls	r2, r3, #27
 8008e6e:	d407      	bmi.n	8008e80 <__swsetup_r+0x30>
 8008e70:	2209      	movs	r2, #9
 8008e72:	602a      	str	r2, [r5, #0]
 8008e74:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008e78:	f04f 30ff 	mov.w	r0, #4294967295
 8008e7c:	81a3      	strh	r3, [r4, #12]
 8008e7e:	e033      	b.n	8008ee8 <__swsetup_r+0x98>
 8008e80:	0758      	lsls	r0, r3, #29
 8008e82:	d512      	bpl.n	8008eaa <__swsetup_r+0x5a>
 8008e84:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008e86:	b141      	cbz	r1, 8008e9a <__swsetup_r+0x4a>
 8008e88:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008e8c:	4299      	cmp	r1, r3
 8008e8e:	d002      	beq.n	8008e96 <__swsetup_r+0x46>
 8008e90:	4628      	mov	r0, r5
 8008e92:	f7fe ff35 	bl	8007d00 <_free_r>
 8008e96:	2300      	movs	r3, #0
 8008e98:	6363      	str	r3, [r4, #52]	@ 0x34
 8008e9a:	89a3      	ldrh	r3, [r4, #12]
 8008e9c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008ea0:	81a3      	strh	r3, [r4, #12]
 8008ea2:	2300      	movs	r3, #0
 8008ea4:	6063      	str	r3, [r4, #4]
 8008ea6:	6923      	ldr	r3, [r4, #16]
 8008ea8:	6023      	str	r3, [r4, #0]
 8008eaa:	89a3      	ldrh	r3, [r4, #12]
 8008eac:	f043 0308 	orr.w	r3, r3, #8
 8008eb0:	81a3      	strh	r3, [r4, #12]
 8008eb2:	6923      	ldr	r3, [r4, #16]
 8008eb4:	b94b      	cbnz	r3, 8008eca <__swsetup_r+0x7a>
 8008eb6:	89a3      	ldrh	r3, [r4, #12]
 8008eb8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008ebc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008ec0:	d003      	beq.n	8008eca <__swsetup_r+0x7a>
 8008ec2:	4621      	mov	r1, r4
 8008ec4:	4628      	mov	r0, r5
 8008ec6:	f000 f88a 	bl	8008fde <__smakebuf_r>
 8008eca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ece:	f013 0201 	ands.w	r2, r3, #1
 8008ed2:	d00a      	beq.n	8008eea <__swsetup_r+0x9a>
 8008ed4:	2200      	movs	r2, #0
 8008ed6:	60a2      	str	r2, [r4, #8]
 8008ed8:	6962      	ldr	r2, [r4, #20]
 8008eda:	4252      	negs	r2, r2
 8008edc:	61a2      	str	r2, [r4, #24]
 8008ede:	6922      	ldr	r2, [r4, #16]
 8008ee0:	b942      	cbnz	r2, 8008ef4 <__swsetup_r+0xa4>
 8008ee2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008ee6:	d1c5      	bne.n	8008e74 <__swsetup_r+0x24>
 8008ee8:	bd38      	pop	{r3, r4, r5, pc}
 8008eea:	0799      	lsls	r1, r3, #30
 8008eec:	bf58      	it	pl
 8008eee:	6962      	ldrpl	r2, [r4, #20]
 8008ef0:	60a2      	str	r2, [r4, #8]
 8008ef2:	e7f4      	b.n	8008ede <__swsetup_r+0x8e>
 8008ef4:	2000      	movs	r0, #0
 8008ef6:	e7f7      	b.n	8008ee8 <__swsetup_r+0x98>
 8008ef8:	2000002c 	.word	0x2000002c

08008efc <_raise_r>:
 8008efc:	291f      	cmp	r1, #31
 8008efe:	b538      	push	{r3, r4, r5, lr}
 8008f00:	4605      	mov	r5, r0
 8008f02:	460c      	mov	r4, r1
 8008f04:	d904      	bls.n	8008f10 <_raise_r+0x14>
 8008f06:	2316      	movs	r3, #22
 8008f08:	6003      	str	r3, [r0, #0]
 8008f0a:	f04f 30ff 	mov.w	r0, #4294967295
 8008f0e:	bd38      	pop	{r3, r4, r5, pc}
 8008f10:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008f12:	b112      	cbz	r2, 8008f1a <_raise_r+0x1e>
 8008f14:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008f18:	b94b      	cbnz	r3, 8008f2e <_raise_r+0x32>
 8008f1a:	4628      	mov	r0, r5
 8008f1c:	f000 f830 	bl	8008f80 <_getpid_r>
 8008f20:	4622      	mov	r2, r4
 8008f22:	4601      	mov	r1, r0
 8008f24:	4628      	mov	r0, r5
 8008f26:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008f2a:	f000 b817 	b.w	8008f5c <_kill_r>
 8008f2e:	2b01      	cmp	r3, #1
 8008f30:	d00a      	beq.n	8008f48 <_raise_r+0x4c>
 8008f32:	1c59      	adds	r1, r3, #1
 8008f34:	d103      	bne.n	8008f3e <_raise_r+0x42>
 8008f36:	2316      	movs	r3, #22
 8008f38:	6003      	str	r3, [r0, #0]
 8008f3a:	2001      	movs	r0, #1
 8008f3c:	e7e7      	b.n	8008f0e <_raise_r+0x12>
 8008f3e:	2100      	movs	r1, #0
 8008f40:	4620      	mov	r0, r4
 8008f42:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008f46:	4798      	blx	r3
 8008f48:	2000      	movs	r0, #0
 8008f4a:	e7e0      	b.n	8008f0e <_raise_r+0x12>

08008f4c <raise>:
 8008f4c:	4b02      	ldr	r3, [pc, #8]	@ (8008f58 <raise+0xc>)
 8008f4e:	4601      	mov	r1, r0
 8008f50:	6818      	ldr	r0, [r3, #0]
 8008f52:	f7ff bfd3 	b.w	8008efc <_raise_r>
 8008f56:	bf00      	nop
 8008f58:	2000002c 	.word	0x2000002c

08008f5c <_kill_r>:
 8008f5c:	b538      	push	{r3, r4, r5, lr}
 8008f5e:	2300      	movs	r3, #0
 8008f60:	4d06      	ldr	r5, [pc, #24]	@ (8008f7c <_kill_r+0x20>)
 8008f62:	4604      	mov	r4, r0
 8008f64:	4608      	mov	r0, r1
 8008f66:	4611      	mov	r1, r2
 8008f68:	602b      	str	r3, [r5, #0]
 8008f6a:	f7f9 f9c6 	bl	80022fa <_kill>
 8008f6e:	1c43      	adds	r3, r0, #1
 8008f70:	d102      	bne.n	8008f78 <_kill_r+0x1c>
 8008f72:	682b      	ldr	r3, [r5, #0]
 8008f74:	b103      	cbz	r3, 8008f78 <_kill_r+0x1c>
 8008f76:	6023      	str	r3, [r4, #0]
 8008f78:	bd38      	pop	{r3, r4, r5, pc}
 8008f7a:	bf00      	nop
 8008f7c:	20001544 	.word	0x20001544

08008f80 <_getpid_r>:
 8008f80:	f7f9 b9b4 	b.w	80022ec <_getpid>

08008f84 <_malloc_usable_size_r>:
 8008f84:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008f88:	1f18      	subs	r0, r3, #4
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	bfbc      	itt	lt
 8008f8e:	580b      	ldrlt	r3, [r1, r0]
 8008f90:	18c0      	addlt	r0, r0, r3
 8008f92:	4770      	bx	lr

08008f94 <__swhatbuf_r>:
 8008f94:	b570      	push	{r4, r5, r6, lr}
 8008f96:	460c      	mov	r4, r1
 8008f98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f9c:	4615      	mov	r5, r2
 8008f9e:	2900      	cmp	r1, #0
 8008fa0:	461e      	mov	r6, r3
 8008fa2:	b096      	sub	sp, #88	@ 0x58
 8008fa4:	da0c      	bge.n	8008fc0 <__swhatbuf_r+0x2c>
 8008fa6:	89a3      	ldrh	r3, [r4, #12]
 8008fa8:	2100      	movs	r1, #0
 8008faa:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008fae:	bf14      	ite	ne
 8008fb0:	2340      	movne	r3, #64	@ 0x40
 8008fb2:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008fb6:	2000      	movs	r0, #0
 8008fb8:	6031      	str	r1, [r6, #0]
 8008fba:	602b      	str	r3, [r5, #0]
 8008fbc:	b016      	add	sp, #88	@ 0x58
 8008fbe:	bd70      	pop	{r4, r5, r6, pc}
 8008fc0:	466a      	mov	r2, sp
 8008fc2:	f000 f849 	bl	8009058 <_fstat_r>
 8008fc6:	2800      	cmp	r0, #0
 8008fc8:	dbed      	blt.n	8008fa6 <__swhatbuf_r+0x12>
 8008fca:	9901      	ldr	r1, [sp, #4]
 8008fcc:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008fd0:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008fd4:	4259      	negs	r1, r3
 8008fd6:	4159      	adcs	r1, r3
 8008fd8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008fdc:	e7eb      	b.n	8008fb6 <__swhatbuf_r+0x22>

08008fde <__smakebuf_r>:
 8008fde:	898b      	ldrh	r3, [r1, #12]
 8008fe0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008fe2:	079d      	lsls	r5, r3, #30
 8008fe4:	4606      	mov	r6, r0
 8008fe6:	460c      	mov	r4, r1
 8008fe8:	d507      	bpl.n	8008ffa <__smakebuf_r+0x1c>
 8008fea:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008fee:	6023      	str	r3, [r4, #0]
 8008ff0:	6123      	str	r3, [r4, #16]
 8008ff2:	2301      	movs	r3, #1
 8008ff4:	6163      	str	r3, [r4, #20]
 8008ff6:	b003      	add	sp, #12
 8008ff8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008ffa:	466a      	mov	r2, sp
 8008ffc:	ab01      	add	r3, sp, #4
 8008ffe:	f7ff ffc9 	bl	8008f94 <__swhatbuf_r>
 8009002:	9f00      	ldr	r7, [sp, #0]
 8009004:	4605      	mov	r5, r0
 8009006:	4639      	mov	r1, r7
 8009008:	4630      	mov	r0, r6
 800900a:	f7fe feeb 	bl	8007de4 <_malloc_r>
 800900e:	b948      	cbnz	r0, 8009024 <__smakebuf_r+0x46>
 8009010:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009014:	059a      	lsls	r2, r3, #22
 8009016:	d4ee      	bmi.n	8008ff6 <__smakebuf_r+0x18>
 8009018:	f023 0303 	bic.w	r3, r3, #3
 800901c:	f043 0302 	orr.w	r3, r3, #2
 8009020:	81a3      	strh	r3, [r4, #12]
 8009022:	e7e2      	b.n	8008fea <__smakebuf_r+0xc>
 8009024:	89a3      	ldrh	r3, [r4, #12]
 8009026:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800902a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800902e:	81a3      	strh	r3, [r4, #12]
 8009030:	9b01      	ldr	r3, [sp, #4]
 8009032:	6020      	str	r0, [r4, #0]
 8009034:	b15b      	cbz	r3, 800904e <__smakebuf_r+0x70>
 8009036:	4630      	mov	r0, r6
 8009038:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800903c:	f000 f81e 	bl	800907c <_isatty_r>
 8009040:	b128      	cbz	r0, 800904e <__smakebuf_r+0x70>
 8009042:	89a3      	ldrh	r3, [r4, #12]
 8009044:	f023 0303 	bic.w	r3, r3, #3
 8009048:	f043 0301 	orr.w	r3, r3, #1
 800904c:	81a3      	strh	r3, [r4, #12]
 800904e:	89a3      	ldrh	r3, [r4, #12]
 8009050:	431d      	orrs	r5, r3
 8009052:	81a5      	strh	r5, [r4, #12]
 8009054:	e7cf      	b.n	8008ff6 <__smakebuf_r+0x18>
	...

08009058 <_fstat_r>:
 8009058:	b538      	push	{r3, r4, r5, lr}
 800905a:	2300      	movs	r3, #0
 800905c:	4d06      	ldr	r5, [pc, #24]	@ (8009078 <_fstat_r+0x20>)
 800905e:	4604      	mov	r4, r0
 8009060:	4608      	mov	r0, r1
 8009062:	4611      	mov	r1, r2
 8009064:	602b      	str	r3, [r5, #0]
 8009066:	f7f9 f9a7 	bl	80023b8 <_fstat>
 800906a:	1c43      	adds	r3, r0, #1
 800906c:	d102      	bne.n	8009074 <_fstat_r+0x1c>
 800906e:	682b      	ldr	r3, [r5, #0]
 8009070:	b103      	cbz	r3, 8009074 <_fstat_r+0x1c>
 8009072:	6023      	str	r3, [r4, #0]
 8009074:	bd38      	pop	{r3, r4, r5, pc}
 8009076:	bf00      	nop
 8009078:	20001544 	.word	0x20001544

0800907c <_isatty_r>:
 800907c:	b538      	push	{r3, r4, r5, lr}
 800907e:	2300      	movs	r3, #0
 8009080:	4d05      	ldr	r5, [pc, #20]	@ (8009098 <_isatty_r+0x1c>)
 8009082:	4604      	mov	r4, r0
 8009084:	4608      	mov	r0, r1
 8009086:	602b      	str	r3, [r5, #0]
 8009088:	f7f9 f9a5 	bl	80023d6 <_isatty>
 800908c:	1c43      	adds	r3, r0, #1
 800908e:	d102      	bne.n	8009096 <_isatty_r+0x1a>
 8009090:	682b      	ldr	r3, [r5, #0]
 8009092:	b103      	cbz	r3, 8009096 <_isatty_r+0x1a>
 8009094:	6023      	str	r3, [r4, #0]
 8009096:	bd38      	pop	{r3, r4, r5, pc}
 8009098:	20001544 	.word	0x20001544

0800909c <_init>:
 800909c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800909e:	bf00      	nop
 80090a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80090a2:	bc08      	pop	{r3}
 80090a4:	469e      	mov	lr, r3
 80090a6:	4770      	bx	lr

080090a8 <_fini>:
 80090a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090aa:	bf00      	nop
 80090ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80090ae:	bc08      	pop	{r3}
 80090b0:	469e      	mov	lr, r3
 80090b2:	4770      	bx	lr
