ARM GAS  /var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccKl2I1j.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB130:
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** 
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** 
  28:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccKl2I1j.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f4xx_hal_msp.c **** 
  33:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f4xx_hal_msp.c **** 
  38:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f4xx_hal_msp.c **** 
  43:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f4xx_hal_msp.c **** 
  48:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f4xx_hal_msp.c **** 
  53:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f4xx_hal_msp.c **** 
  58:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f4xx_hal_msp.c **** 
  60:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f4xx_hal_msp.c **** /**
  62:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f4xx_hal_msp.c ****   */
  64:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 65 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f4xx_hal_msp.c **** 
  68:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f4xx_hal_msp.c **** 
  70:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  36              		.loc 1 70 3 view .LVU1
  37              	.LBB2:
  38              		.loc 1 70 3 view .LVU2
  39 0002 0021     		movs	r1, #0
  40 0004 0091     		str	r1, [sp]
  41              		.loc 1 70 3 view .LVU3
  42 0006 0B4B     		ldr	r3, .L3
  43 0008 5A6C     		ldr	r2, [r3, #68]
  44 000a 42F48042 		orr	r2, r2, #16384
  45 000e 5A64     		str	r2, [r3, #68]
ARM GAS  /var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccKl2I1j.s 			page 3


  46              		.loc 1 70 3 view .LVU4
  47 0010 5A6C     		ldr	r2, [r3, #68]
  48 0012 02F48042 		and	r2, r2, #16384
  49 0016 0092     		str	r2, [sp]
  50              		.loc 1 70 3 view .LVU5
  51 0018 009A     		ldr	r2, [sp]
  52              	.LBE2:
  53              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  54              		.loc 1 71 3 view .LVU7
  55              	.LBB3:
  56              		.loc 1 71 3 view .LVU8
  57 001a 0191     		str	r1, [sp, #4]
  58              		.loc 1 71 3 view .LVU9
  59 001c 1A6C     		ldr	r2, [r3, #64]
  60 001e 42F08052 		orr	r2, r2, #268435456
  61 0022 1A64     		str	r2, [r3, #64]
  62              		.loc 1 71 3 view .LVU10
  63 0024 1B6C     		ldr	r3, [r3, #64]
  64 0026 03F08053 		and	r3, r3, #268435456
  65 002a 0193     		str	r3, [sp, #4]
  66              		.loc 1 71 3 view .LVU11
  67 002c 019B     		ldr	r3, [sp, #4]
  68              	.LBE3:
  69              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f4xx_hal_msp.c **** 
  73:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f4xx_hal_msp.c **** 
  75:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  76:Core/Src/stm32f4xx_hal_msp.c **** 
  77:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  78:Core/Src/stm32f4xx_hal_msp.c **** }
  70              		.loc 1 78 1 is_stmt 0 view .LVU13
  71 002e 02B0     		add	sp, sp, #8
  72              		.cfi_def_cfa_offset 0
  73              		@ sp needed
  74 0030 7047     		bx	lr
  75              	.L4:
  76 0032 00BF     		.align	2
  77              	.L3:
  78 0034 00380240 		.word	1073887232
  79              		.cfi_endproc
  80              	.LFE130:
  82              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
  83              		.align	1
  84              		.global	HAL_I2C_MspInit
  85              		.syntax unified
  86              		.thumb
  87              		.thumb_func
  89              	HAL_I2C_MspInit:
  90              	.LVL0:
  91              	.LFB131:
  79:Core/Src/stm32f4xx_hal_msp.c **** 
  80:Core/Src/stm32f4xx_hal_msp.c **** /**
  81:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2C MSP Initialization
  82:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  83:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
ARM GAS  /var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccKl2I1j.s 			page 4


  84:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  85:Core/Src/stm32f4xx_hal_msp.c **** */
  86:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
  87:Core/Src/stm32f4xx_hal_msp.c **** {
  92              		.loc 1 87 1 is_stmt 1 view -0
  93              		.cfi_startproc
  94              		@ args = 0, pretend = 0, frame = 32
  95              		@ frame_needed = 0, uses_anonymous_args = 0
  96              		.loc 1 87 1 is_stmt 0 view .LVU15
  97 0000 30B5     		push	{r4, r5, lr}
  98              		.cfi_def_cfa_offset 12
  99              		.cfi_offset 4, -12
 100              		.cfi_offset 5, -8
 101              		.cfi_offset 14, -4
 102 0002 89B0     		sub	sp, sp, #36
 103              		.cfi_def_cfa_offset 48
  88:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 104              		.loc 1 88 3 is_stmt 1 view .LVU16
 105              		.loc 1 88 20 is_stmt 0 view .LVU17
 106 0004 0023     		movs	r3, #0
 107 0006 0393     		str	r3, [sp, #12]
 108 0008 0493     		str	r3, [sp, #16]
 109 000a 0593     		str	r3, [sp, #20]
 110 000c 0693     		str	r3, [sp, #24]
 111 000e 0793     		str	r3, [sp, #28]
  89:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 112              		.loc 1 89 3 is_stmt 1 view .LVU18
 113              		.loc 1 89 10 is_stmt 0 view .LVU19
 114 0010 0268     		ldr	r2, [r0]
 115              		.loc 1 89 5 view .LVU20
 116 0012 144B     		ldr	r3, .L9
 117 0014 9A42     		cmp	r2, r3
 118 0016 01D0     		beq	.L8
 119              	.LVL1:
 120              	.L5:
  90:Core/Src/stm32f4xx_hal_msp.c ****   {
  91:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
  92:Core/Src/stm32f4xx_hal_msp.c **** 
  93:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
  94:Core/Src/stm32f4xx_hal_msp.c **** 
  95:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
  96:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
  97:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> I2C1_SCL
  98:Core/Src/stm32f4xx_hal_msp.c ****     PB7     ------> I2C1_SDA
  99:Core/Src/stm32f4xx_hal_msp.c ****     */
 100:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 101:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 102:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 105:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 106:Core/Src/stm32f4xx_hal_msp.c **** 
 107:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 108:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 109:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 110:Core/Src/stm32f4xx_hal_msp.c **** 
 111:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
ARM GAS  /var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccKl2I1j.s 			page 5


 112:Core/Src/stm32f4xx_hal_msp.c ****   }
 113:Core/Src/stm32f4xx_hal_msp.c **** 
 114:Core/Src/stm32f4xx_hal_msp.c **** }
 121              		.loc 1 114 1 view .LVU21
 122 0018 09B0     		add	sp, sp, #36
 123              		.cfi_remember_state
 124              		.cfi_def_cfa_offset 12
 125              		@ sp needed
 126 001a 30BD     		pop	{r4, r5, pc}
 127              	.LVL2:
 128              	.L8:
 129              		.cfi_restore_state
  95:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 130              		.loc 1 95 5 is_stmt 1 view .LVU22
 131              	.LBB4:
  95:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 132              		.loc 1 95 5 view .LVU23
 133 001c 0025     		movs	r5, #0
 134 001e 0195     		str	r5, [sp, #4]
  95:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 135              		.loc 1 95 5 view .LVU24
 136 0020 114C     		ldr	r4, .L9+4
 137 0022 236B     		ldr	r3, [r4, #48]
 138 0024 43F00203 		orr	r3, r3, #2
 139 0028 2363     		str	r3, [r4, #48]
  95:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 140              		.loc 1 95 5 view .LVU25
 141 002a 236B     		ldr	r3, [r4, #48]
 142 002c 03F00203 		and	r3, r3, #2
 143 0030 0193     		str	r3, [sp, #4]
  95:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 144              		.loc 1 95 5 view .LVU26
 145 0032 019B     		ldr	r3, [sp, #4]
 146              	.LBE4:
  95:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 147              		.loc 1 95 5 view .LVU27
 100:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 148              		.loc 1 100 5 view .LVU28
 100:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 149              		.loc 1 100 25 is_stmt 0 view .LVU29
 150 0034 C023     		movs	r3, #192
 151 0036 0393     		str	r3, [sp, #12]
 101:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 152              		.loc 1 101 5 is_stmt 1 view .LVU30
 101:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 153              		.loc 1 101 26 is_stmt 0 view .LVU31
 154 0038 1223     		movs	r3, #18
 155 003a 0493     		str	r3, [sp, #16]
 102:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 156              		.loc 1 102 5 is_stmt 1 view .LVU32
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 157              		.loc 1 103 5 view .LVU33
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 158              		.loc 1 103 27 is_stmt 0 view .LVU34
 159 003c 0323     		movs	r3, #3
 160 003e 0693     		str	r3, [sp, #24]
 104:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
ARM GAS  /var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccKl2I1j.s 			page 6


 161              		.loc 1 104 5 is_stmt 1 view .LVU35
 104:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 162              		.loc 1 104 31 is_stmt 0 view .LVU36
 163 0040 0423     		movs	r3, #4
 164 0042 0793     		str	r3, [sp, #28]
 105:Core/Src/stm32f4xx_hal_msp.c **** 
 165              		.loc 1 105 5 is_stmt 1 view .LVU37
 166 0044 03A9     		add	r1, sp, #12
 167 0046 0948     		ldr	r0, .L9+8
 168              	.LVL3:
 105:Core/Src/stm32f4xx_hal_msp.c **** 
 169              		.loc 1 105 5 is_stmt 0 view .LVU38
 170 0048 FFF7FEFF 		bl	HAL_GPIO_Init
 171              	.LVL4:
 108:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 172              		.loc 1 108 5 is_stmt 1 view .LVU39
 173              	.LBB5:
 108:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 174              		.loc 1 108 5 view .LVU40
 175 004c 0295     		str	r5, [sp, #8]
 108:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 176              		.loc 1 108 5 view .LVU41
 177 004e 236C     		ldr	r3, [r4, #64]
 178 0050 43F40013 		orr	r3, r3, #2097152
 179 0054 2364     		str	r3, [r4, #64]
 108:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 180              		.loc 1 108 5 view .LVU42
 181 0056 236C     		ldr	r3, [r4, #64]
 182 0058 03F40013 		and	r3, r3, #2097152
 183 005c 0293     		str	r3, [sp, #8]
 108:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 184              		.loc 1 108 5 view .LVU43
 185 005e 029B     		ldr	r3, [sp, #8]
 186              	.LBE5:
 108:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 187              		.loc 1 108 5 view .LVU44
 188              		.loc 1 114 1 is_stmt 0 view .LVU45
 189 0060 DAE7     		b	.L5
 190              	.L10:
 191 0062 00BF     		.align	2
 192              	.L9:
 193 0064 00540040 		.word	1073763328
 194 0068 00380240 		.word	1073887232
 195 006c 00040240 		.word	1073873920
 196              		.cfi_endproc
 197              	.LFE131:
 199              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 200              		.align	1
 201              		.global	HAL_I2C_MspDeInit
 202              		.syntax unified
 203              		.thumb
 204              		.thumb_func
 206              	HAL_I2C_MspDeInit:
 207              	.LVL5:
 208              	.LFB132:
 115:Core/Src/stm32f4xx_hal_msp.c **** 
 116:Core/Src/stm32f4xx_hal_msp.c **** /**
ARM GAS  /var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccKl2I1j.s 			page 7


 117:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 118:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 119:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 120:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 121:Core/Src/stm32f4xx_hal_msp.c **** */
 122:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 123:Core/Src/stm32f4xx_hal_msp.c **** {
 209              		.loc 1 123 1 is_stmt 1 view -0
 210              		.cfi_startproc
 211              		@ args = 0, pretend = 0, frame = 0
 212              		@ frame_needed = 0, uses_anonymous_args = 0
 124:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 213              		.loc 1 124 3 view .LVU47
 214              		.loc 1 124 10 is_stmt 0 view .LVU48
 215 0000 0268     		ldr	r2, [r0]
 216              		.loc 1 124 5 view .LVU49
 217 0002 0A4B     		ldr	r3, .L18
 218 0004 9A42     		cmp	r2, r3
 219 0006 00D0     		beq	.L17
 220 0008 7047     		bx	lr
 221              	.L17:
 123:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 222              		.loc 1 123 1 view .LVU50
 223 000a 10B5     		push	{r4, lr}
 224              		.cfi_def_cfa_offset 8
 225              		.cfi_offset 4, -8
 226              		.cfi_offset 14, -4
 125:Core/Src/stm32f4xx_hal_msp.c ****   {
 126:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 127:Core/Src/stm32f4xx_hal_msp.c **** 
 128:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 129:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 130:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 227              		.loc 1 130 5 is_stmt 1 view .LVU51
 228 000c 084A     		ldr	r2, .L18+4
 229 000e 136C     		ldr	r3, [r2, #64]
 230 0010 23F40013 		bic	r3, r3, #2097152
 231 0014 1364     		str	r3, [r2, #64]
 131:Core/Src/stm32f4xx_hal_msp.c **** 
 132:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 133:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 134:Core/Src/stm32f4xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 135:Core/Src/stm32f4xx_hal_msp.c ****     */
 136:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 232              		.loc 1 136 5 view .LVU52
 233 0016 074C     		ldr	r4, .L18+8
 234 0018 4021     		movs	r1, #64
 235 001a 2046     		mov	r0, r4
 236              	.LVL6:
 237              		.loc 1 136 5 is_stmt 0 view .LVU53
 238 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 239              	.LVL7:
 137:Core/Src/stm32f4xx_hal_msp.c **** 
 138:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 240              		.loc 1 138 5 is_stmt 1 view .LVU54
 241 0020 8021     		movs	r1, #128
 242 0022 2046     		mov	r0, r4
ARM GAS  /var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccKl2I1j.s 			page 8


 243 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 244              	.LVL8:
 139:Core/Src/stm32f4xx_hal_msp.c **** 
 140:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 141:Core/Src/stm32f4xx_hal_msp.c **** 
 142:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 143:Core/Src/stm32f4xx_hal_msp.c ****   }
 144:Core/Src/stm32f4xx_hal_msp.c **** 
 145:Core/Src/stm32f4xx_hal_msp.c **** }
 245              		.loc 1 145 1 is_stmt 0 view .LVU55
 246 0028 10BD     		pop	{r4, pc}
 247              	.L19:
 248 002a 00BF     		.align	2
 249              	.L18:
 250 002c 00540040 		.word	1073763328
 251 0030 00380240 		.word	1073887232
 252 0034 00040240 		.word	1073873920
 253              		.cfi_endproc
 254              	.LFE132:
 256              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 257              		.align	1
 258              		.global	HAL_SPI_MspInit
 259              		.syntax unified
 260              		.thumb
 261              		.thumb_func
 263              	HAL_SPI_MspInit:
 264              	.LVL9:
 265              	.LFB133:
 146:Core/Src/stm32f4xx_hal_msp.c **** 
 147:Core/Src/stm32f4xx_hal_msp.c **** /**
 148:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP Initialization
 149:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 150:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 151:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 152:Core/Src/stm32f4xx_hal_msp.c **** */
 153:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 154:Core/Src/stm32f4xx_hal_msp.c **** {
 266              		.loc 1 154 1 is_stmt 1 view -0
 267              		.cfi_startproc
 268              		@ args = 0, pretend = 0, frame = 32
 269              		@ frame_needed = 0, uses_anonymous_args = 0
 270              		.loc 1 154 1 is_stmt 0 view .LVU57
 271 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 272              		.cfi_def_cfa_offset 20
 273              		.cfi_offset 4, -20
 274              		.cfi_offset 5, -16
 275              		.cfi_offset 6, -12
 276              		.cfi_offset 7, -8
 277              		.cfi_offset 14, -4
 278 0002 89B0     		sub	sp, sp, #36
 279              		.cfi_def_cfa_offset 56
 155:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 280              		.loc 1 155 3 is_stmt 1 view .LVU58
 281              		.loc 1 155 20 is_stmt 0 view .LVU59
 282 0004 0023     		movs	r3, #0
 283 0006 0393     		str	r3, [sp, #12]
 284 0008 0493     		str	r3, [sp, #16]
ARM GAS  /var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccKl2I1j.s 			page 9


 285 000a 0593     		str	r3, [sp, #20]
 286 000c 0693     		str	r3, [sp, #24]
 287 000e 0793     		str	r3, [sp, #28]
 156:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI3)
 288              		.loc 1 156 3 is_stmt 1 view .LVU60
 289              		.loc 1 156 10 is_stmt 0 view .LVU61
 290 0010 0268     		ldr	r2, [r0]
 291              		.loc 1 156 5 view .LVU62
 292 0012 1B4B     		ldr	r3, .L24
 293 0014 9A42     		cmp	r2, r3
 294 0016 01D0     		beq	.L23
 295              	.LVL10:
 296              	.L20:
 157:Core/Src/stm32f4xx_hal_msp.c ****   {
 158:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI3_MspInit 0 */
 159:Core/Src/stm32f4xx_hal_msp.c **** 
 160:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI3_MspInit 0 */
 161:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 162:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI3_CLK_ENABLE();
 163:Core/Src/stm32f4xx_hal_msp.c **** 
 164:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 165:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 166:Core/Src/stm32f4xx_hal_msp.c ****     PB12     ------> SPI3_SCK
 167:Core/Src/stm32f4xx_hal_msp.c ****     PB4     ------> SPI3_MISO
 168:Core/Src/stm32f4xx_hal_msp.c ****     PB5     ------> SPI3_MOSI
 169:Core/Src/stm32f4xx_hal_msp.c ****     */
 170:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12;
 171:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 172:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 173:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 174:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 175:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 176:Core/Src/stm32f4xx_hal_msp.c **** 
 177:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 178:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 179:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 180:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 181:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 182:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 183:Core/Src/stm32f4xx_hal_msp.c **** 
 184:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI3_MspInit 1 */
 185:Core/Src/stm32f4xx_hal_msp.c **** 
 186:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI3_MspInit 1 */
 187:Core/Src/stm32f4xx_hal_msp.c ****   }
 188:Core/Src/stm32f4xx_hal_msp.c **** 
 189:Core/Src/stm32f4xx_hal_msp.c **** }
 297              		.loc 1 189 1 view .LVU63
 298 0018 09B0     		add	sp, sp, #36
 299              		.cfi_remember_state
 300              		.cfi_def_cfa_offset 20
 301              		@ sp needed
 302 001a F0BD     		pop	{r4, r5, r6, r7, pc}
 303              	.LVL11:
 304              	.L23:
 305              		.cfi_restore_state
 162:Core/Src/stm32f4xx_hal_msp.c **** 
 306              		.loc 1 162 5 is_stmt 1 view .LVU64
ARM GAS  /var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccKl2I1j.s 			page 10


 307              	.LBB6:
 162:Core/Src/stm32f4xx_hal_msp.c **** 
 308              		.loc 1 162 5 view .LVU65
 309 001c 0024     		movs	r4, #0
 310 001e 0194     		str	r4, [sp, #4]
 162:Core/Src/stm32f4xx_hal_msp.c **** 
 311              		.loc 1 162 5 view .LVU66
 312 0020 03F5FE33 		add	r3, r3, #130048
 313 0024 1A6C     		ldr	r2, [r3, #64]
 314 0026 42F40042 		orr	r2, r2, #32768
 315 002a 1A64     		str	r2, [r3, #64]
 162:Core/Src/stm32f4xx_hal_msp.c **** 
 316              		.loc 1 162 5 view .LVU67
 317 002c 1A6C     		ldr	r2, [r3, #64]
 318 002e 02F40042 		and	r2, r2, #32768
 319 0032 0192     		str	r2, [sp, #4]
 162:Core/Src/stm32f4xx_hal_msp.c **** 
 320              		.loc 1 162 5 view .LVU68
 321 0034 019A     		ldr	r2, [sp, #4]
 322              	.LBE6:
 162:Core/Src/stm32f4xx_hal_msp.c **** 
 323              		.loc 1 162 5 view .LVU69
 164:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 324              		.loc 1 164 5 view .LVU70
 325              	.LBB7:
 164:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 326              		.loc 1 164 5 view .LVU71
 327 0036 0294     		str	r4, [sp, #8]
 164:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 328              		.loc 1 164 5 view .LVU72
 329 0038 1A6B     		ldr	r2, [r3, #48]
 330 003a 42F00202 		orr	r2, r2, #2
 331 003e 1A63     		str	r2, [r3, #48]
 164:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 332              		.loc 1 164 5 view .LVU73
 333 0040 1B6B     		ldr	r3, [r3, #48]
 334 0042 03F00203 		and	r3, r3, #2
 335 0046 0293     		str	r3, [sp, #8]
 164:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 336              		.loc 1 164 5 view .LVU74
 337 0048 029B     		ldr	r3, [sp, #8]
 338              	.LBE7:
 164:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 339              		.loc 1 164 5 view .LVU75
 170:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 340              		.loc 1 170 5 view .LVU76
 170:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 341              		.loc 1 170 25 is_stmt 0 view .LVU77
 342 004a 4FF48053 		mov	r3, #4096
 343 004e 0393     		str	r3, [sp, #12]
 171:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 344              		.loc 1 171 5 is_stmt 1 view .LVU78
 171:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 345              		.loc 1 171 26 is_stmt 0 view .LVU79
 346 0050 0227     		movs	r7, #2
 347 0052 0497     		str	r7, [sp, #16]
 172:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
ARM GAS  /var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccKl2I1j.s 			page 11


 348              		.loc 1 172 5 is_stmt 1 view .LVU80
 173:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 349              		.loc 1 173 5 view .LVU81
 173:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 350              		.loc 1 173 27 is_stmt 0 view .LVU82
 351 0054 0326     		movs	r6, #3
 352 0056 0696     		str	r6, [sp, #24]
 174:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 353              		.loc 1 174 5 is_stmt 1 view .LVU83
 174:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 354              		.loc 1 174 31 is_stmt 0 view .LVU84
 355 0058 0723     		movs	r3, #7
 356 005a 0793     		str	r3, [sp, #28]
 175:Core/Src/stm32f4xx_hal_msp.c **** 
 357              		.loc 1 175 5 is_stmt 1 view .LVU85
 358 005c 094D     		ldr	r5, .L24+4
 359 005e 03A9     		add	r1, sp, #12
 360 0060 2846     		mov	r0, r5
 361              	.LVL12:
 175:Core/Src/stm32f4xx_hal_msp.c **** 
 362              		.loc 1 175 5 is_stmt 0 view .LVU86
 363 0062 FFF7FEFF 		bl	HAL_GPIO_Init
 364              	.LVL13:
 177:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 365              		.loc 1 177 5 is_stmt 1 view .LVU87
 177:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 366              		.loc 1 177 25 is_stmt 0 view .LVU88
 367 0066 3023     		movs	r3, #48
 368 0068 0393     		str	r3, [sp, #12]
 178:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 369              		.loc 1 178 5 is_stmt 1 view .LVU89
 178:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 370              		.loc 1 178 26 is_stmt 0 view .LVU90
 371 006a 0497     		str	r7, [sp, #16]
 179:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 372              		.loc 1 179 5 is_stmt 1 view .LVU91
 179:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 373              		.loc 1 179 26 is_stmt 0 view .LVU92
 374 006c 0594     		str	r4, [sp, #20]
 180:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 375              		.loc 1 180 5 is_stmt 1 view .LVU93
 180:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 376              		.loc 1 180 27 is_stmt 0 view .LVU94
 377 006e 0696     		str	r6, [sp, #24]
 181:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 378              		.loc 1 181 5 is_stmt 1 view .LVU95
 181:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 379              		.loc 1 181 31 is_stmt 0 view .LVU96
 380 0070 0623     		movs	r3, #6
 381 0072 0793     		str	r3, [sp, #28]
 182:Core/Src/stm32f4xx_hal_msp.c **** 
 382              		.loc 1 182 5 is_stmt 1 view .LVU97
 383 0074 03A9     		add	r1, sp, #12
 384 0076 2846     		mov	r0, r5
 385 0078 FFF7FEFF 		bl	HAL_GPIO_Init
 386              	.LVL14:
 387              		.loc 1 189 1 is_stmt 0 view .LVU98
ARM GAS  /var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccKl2I1j.s 			page 12


 388 007c CCE7     		b	.L20
 389              	.L25:
 390 007e 00BF     		.align	2
 391              	.L24:
 392 0080 003C0040 		.word	1073757184
 393 0084 00040240 		.word	1073873920
 394              		.cfi_endproc
 395              	.LFE133:
 397              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 398              		.align	1
 399              		.global	HAL_SPI_MspDeInit
 400              		.syntax unified
 401              		.thumb
 402              		.thumb_func
 404              	HAL_SPI_MspDeInit:
 405              	.LVL15:
 406              	.LFB134:
 190:Core/Src/stm32f4xx_hal_msp.c **** 
 191:Core/Src/stm32f4xx_hal_msp.c **** /**
 192:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 193:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 194:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 195:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 196:Core/Src/stm32f4xx_hal_msp.c **** */
 197:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 198:Core/Src/stm32f4xx_hal_msp.c **** {
 407              		.loc 1 198 1 is_stmt 1 view -0
 408              		.cfi_startproc
 409              		@ args = 0, pretend = 0, frame = 0
 410              		@ frame_needed = 0, uses_anonymous_args = 0
 411              		.loc 1 198 1 is_stmt 0 view .LVU100
 412 0000 08B5     		push	{r3, lr}
 413              		.cfi_def_cfa_offset 8
 414              		.cfi_offset 3, -8
 415              		.cfi_offset 14, -4
 199:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI3)
 416              		.loc 1 199 3 is_stmt 1 view .LVU101
 417              		.loc 1 199 10 is_stmt 0 view .LVU102
 418 0002 0268     		ldr	r2, [r0]
 419              		.loc 1 199 5 view .LVU103
 420 0004 074B     		ldr	r3, .L30
 421 0006 9A42     		cmp	r2, r3
 422 0008 00D0     		beq	.L29
 423              	.LVL16:
 424              	.L26:
 200:Core/Src/stm32f4xx_hal_msp.c ****   {
 201:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI3_MspDeInit 0 */
 202:Core/Src/stm32f4xx_hal_msp.c **** 
 203:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI3_MspDeInit 0 */
 204:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 205:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI3_CLK_DISABLE();
 206:Core/Src/stm32f4xx_hal_msp.c **** 
 207:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 208:Core/Src/stm32f4xx_hal_msp.c ****     PB12     ------> SPI3_SCK
 209:Core/Src/stm32f4xx_hal_msp.c ****     PB4     ------> SPI3_MISO
 210:Core/Src/stm32f4xx_hal_msp.c ****     PB5     ------> SPI3_MOSI
 211:Core/Src/stm32f4xx_hal_msp.c ****     */
ARM GAS  /var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccKl2I1j.s 			page 13


 212:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_12|GPIO_PIN_4|GPIO_PIN_5);
 213:Core/Src/stm32f4xx_hal_msp.c **** 
 214:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI3_MspDeInit 1 */
 215:Core/Src/stm32f4xx_hal_msp.c **** 
 216:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI3_MspDeInit 1 */
 217:Core/Src/stm32f4xx_hal_msp.c ****   }
 218:Core/Src/stm32f4xx_hal_msp.c **** 
 219:Core/Src/stm32f4xx_hal_msp.c **** }
 425              		.loc 1 219 1 view .LVU104
 426 000a 08BD     		pop	{r3, pc}
 427              	.LVL17:
 428              	.L29:
 205:Core/Src/stm32f4xx_hal_msp.c **** 
 429              		.loc 1 205 5 is_stmt 1 view .LVU105
 430 000c 064A     		ldr	r2, .L30+4
 431 000e 136C     		ldr	r3, [r2, #64]
 432 0010 23F40043 		bic	r3, r3, #32768
 433 0014 1364     		str	r3, [r2, #64]
 212:Core/Src/stm32f4xx_hal_msp.c **** 
 434              		.loc 1 212 5 view .LVU106
 435 0016 41F23001 		movw	r1, #4144
 436 001a 0448     		ldr	r0, .L30+8
 437              	.LVL18:
 212:Core/Src/stm32f4xx_hal_msp.c **** 
 438              		.loc 1 212 5 is_stmt 0 view .LVU107
 439 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 440              	.LVL19:
 441              		.loc 1 219 1 view .LVU108
 442 0020 F3E7     		b	.L26
 443              	.L31:
 444 0022 00BF     		.align	2
 445              	.L30:
 446 0024 003C0040 		.word	1073757184
 447 0028 00380240 		.word	1073887232
 448 002c 00040240 		.word	1073873920
 449              		.cfi_endproc
 450              	.LFE134:
 452              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 453              		.align	1
 454              		.global	HAL_UART_MspInit
 455              		.syntax unified
 456              		.thumb
 457              		.thumb_func
 459              	HAL_UART_MspInit:
 460              	.LVL20:
 461              	.LFB135:
 220:Core/Src/stm32f4xx_hal_msp.c **** 
 221:Core/Src/stm32f4xx_hal_msp.c **** /**
 222:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
 223:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 224:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 225:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 226:Core/Src/stm32f4xx_hal_msp.c **** */
 227:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 228:Core/Src/stm32f4xx_hal_msp.c **** {
 462              		.loc 1 228 1 is_stmt 1 view -0
 463              		.cfi_startproc
ARM GAS  /var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccKl2I1j.s 			page 14


 464              		@ args = 0, pretend = 0, frame = 40
 465              		@ frame_needed = 0, uses_anonymous_args = 0
 466              		.loc 1 228 1 is_stmt 0 view .LVU110
 467 0000 10B5     		push	{r4, lr}
 468              		.cfi_def_cfa_offset 8
 469              		.cfi_offset 4, -8
 470              		.cfi_offset 14, -4
 471 0002 8AB0     		sub	sp, sp, #40
 472              		.cfi_def_cfa_offset 48
 229:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 473              		.loc 1 229 3 is_stmt 1 view .LVU111
 474              		.loc 1 229 20 is_stmt 0 view .LVU112
 475 0004 0023     		movs	r3, #0
 476 0006 0593     		str	r3, [sp, #20]
 477 0008 0693     		str	r3, [sp, #24]
 478 000a 0793     		str	r3, [sp, #28]
 479 000c 0893     		str	r3, [sp, #32]
 480 000e 0993     		str	r3, [sp, #36]
 230:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART1)
 481              		.loc 1 230 3 is_stmt 1 view .LVU113
 482              		.loc 1 230 11 is_stmt 0 view .LVU114
 483 0010 0368     		ldr	r3, [r0]
 484              		.loc 1 230 5 view .LVU115
 485 0012 2B4A     		ldr	r2, .L38
 486 0014 9342     		cmp	r3, r2
 487 0016 04D0     		beq	.L36
 231:Core/Src/stm32f4xx_hal_msp.c ****   {
 232:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 233:Core/Src/stm32f4xx_hal_msp.c **** 
 234:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 235:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 236:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 237:Core/Src/stm32f4xx_hal_msp.c **** 
 238:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 239:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 240:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> USART1_TX
 241:Core/Src/stm32f4xx_hal_msp.c ****     PA10     ------> USART1_RX
 242:Core/Src/stm32f4xx_hal_msp.c ****     */
 243:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 244:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 245:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 246:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 247:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 248:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 249:Core/Src/stm32f4xx_hal_msp.c **** 
 250:Core/Src/stm32f4xx_hal_msp.c ****     /* USART1 interrupt Init */
 251:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 252:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 253:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 254:Core/Src/stm32f4xx_hal_msp.c **** 
 255:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 256:Core/Src/stm32f4xx_hal_msp.c ****   }
 257:Core/Src/stm32f4xx_hal_msp.c ****   else if(huart->Instance==USART2)
 488              		.loc 1 257 8 is_stmt 1 view .LVU116
 489              		.loc 1 257 10 is_stmt 0 view .LVU117
 490 0018 2A4A     		ldr	r2, .L38+4
 491 001a 9342     		cmp	r3, r2
ARM GAS  /var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccKl2I1j.s 			page 15


 492 001c 2DD0     		beq	.L37
 493              	.LVL21:
 494              	.L32:
 258:Core/Src/stm32f4xx_hal_msp.c ****   {
 259:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 260:Core/Src/stm32f4xx_hal_msp.c **** 
 261:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 262:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 263:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 264:Core/Src/stm32f4xx_hal_msp.c **** 
 265:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 266:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 267:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 268:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 269:Core/Src/stm32f4xx_hal_msp.c ****     */
 270:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 271:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 272:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 273:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 274:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 275:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 276:Core/Src/stm32f4xx_hal_msp.c **** 
 277:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 278:Core/Src/stm32f4xx_hal_msp.c **** 
 279:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 280:Core/Src/stm32f4xx_hal_msp.c ****   }
 281:Core/Src/stm32f4xx_hal_msp.c **** 
 282:Core/Src/stm32f4xx_hal_msp.c **** }
 495              		.loc 1 282 1 view .LVU118
 496 001e 0AB0     		add	sp, sp, #40
 497              		.cfi_remember_state
 498              		.cfi_def_cfa_offset 8
 499              		@ sp needed
 500 0020 10BD     		pop	{r4, pc}
 501              	.LVL22:
 502              	.L36:
 503              		.cfi_restore_state
 236:Core/Src/stm32f4xx_hal_msp.c **** 
 504              		.loc 1 236 5 is_stmt 1 view .LVU119
 505              	.LBB8:
 236:Core/Src/stm32f4xx_hal_msp.c **** 
 506              		.loc 1 236 5 view .LVU120
 507 0022 0024     		movs	r4, #0
 508 0024 0194     		str	r4, [sp, #4]
 236:Core/Src/stm32f4xx_hal_msp.c **** 
 509              		.loc 1 236 5 view .LVU121
 510 0026 284B     		ldr	r3, .L38+8
 511 0028 5A6C     		ldr	r2, [r3, #68]
 512 002a 42F01002 		orr	r2, r2, #16
 513 002e 5A64     		str	r2, [r3, #68]
 236:Core/Src/stm32f4xx_hal_msp.c **** 
 514              		.loc 1 236 5 view .LVU122
 515 0030 5A6C     		ldr	r2, [r3, #68]
 516 0032 02F01002 		and	r2, r2, #16
 517 0036 0192     		str	r2, [sp, #4]
 236:Core/Src/stm32f4xx_hal_msp.c **** 
 518              		.loc 1 236 5 view .LVU123
ARM GAS  /var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccKl2I1j.s 			page 16


 519 0038 019A     		ldr	r2, [sp, #4]
 520              	.LBE8:
 236:Core/Src/stm32f4xx_hal_msp.c **** 
 521              		.loc 1 236 5 view .LVU124
 238:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 522              		.loc 1 238 5 view .LVU125
 523              	.LBB9:
 238:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 524              		.loc 1 238 5 view .LVU126
 525 003a 0294     		str	r4, [sp, #8]
 238:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 526              		.loc 1 238 5 view .LVU127
 527 003c 1A6B     		ldr	r2, [r3, #48]
 528 003e 42F00102 		orr	r2, r2, #1
 529 0042 1A63     		str	r2, [r3, #48]
 238:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 530              		.loc 1 238 5 view .LVU128
 531 0044 1B6B     		ldr	r3, [r3, #48]
 532 0046 03F00103 		and	r3, r3, #1
 533 004a 0293     		str	r3, [sp, #8]
 238:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 534              		.loc 1 238 5 view .LVU129
 535 004c 029B     		ldr	r3, [sp, #8]
 536              	.LBE9:
 238:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 537              		.loc 1 238 5 view .LVU130
 243:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 538              		.loc 1 243 5 view .LVU131
 243:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 539              		.loc 1 243 25 is_stmt 0 view .LVU132
 540 004e 4FF4C063 		mov	r3, #1536
 541 0052 0593     		str	r3, [sp, #20]
 244:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 542              		.loc 1 244 5 is_stmt 1 view .LVU133
 244:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 543              		.loc 1 244 26 is_stmt 0 view .LVU134
 544 0054 0223     		movs	r3, #2
 545 0056 0693     		str	r3, [sp, #24]
 245:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 546              		.loc 1 245 5 is_stmt 1 view .LVU135
 246:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 547              		.loc 1 246 5 view .LVU136
 246:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 548              		.loc 1 246 27 is_stmt 0 view .LVU137
 549 0058 0323     		movs	r3, #3
 550 005a 0893     		str	r3, [sp, #32]
 247:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 551              		.loc 1 247 5 is_stmt 1 view .LVU138
 247:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 552              		.loc 1 247 31 is_stmt 0 view .LVU139
 553 005c 0723     		movs	r3, #7
 554 005e 0993     		str	r3, [sp, #36]
 248:Core/Src/stm32f4xx_hal_msp.c **** 
 555              		.loc 1 248 5 is_stmt 1 view .LVU140
 556 0060 05A9     		add	r1, sp, #20
 557 0062 1A48     		ldr	r0, .L38+12
 558              	.LVL23:
ARM GAS  /var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccKl2I1j.s 			page 17


 248:Core/Src/stm32f4xx_hal_msp.c **** 
 559              		.loc 1 248 5 is_stmt 0 view .LVU141
 560 0064 FFF7FEFF 		bl	HAL_GPIO_Init
 561              	.LVL24:
 251:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 562              		.loc 1 251 5 is_stmt 1 view .LVU142
 563 0068 2246     		mov	r2, r4
 564 006a 0121     		movs	r1, #1
 565 006c 2520     		movs	r0, #37
 566 006e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 567              	.LVL25:
 252:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 568              		.loc 1 252 5 view .LVU143
 569 0072 2520     		movs	r0, #37
 570 0074 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 571              	.LVL26:
 572 0078 D1E7     		b	.L32
 573              	.LVL27:
 574              	.L37:
 263:Core/Src/stm32f4xx_hal_msp.c **** 
 575              		.loc 1 263 5 view .LVU144
 576              	.LBB10:
 263:Core/Src/stm32f4xx_hal_msp.c **** 
 577              		.loc 1 263 5 view .LVU145
 578 007a 0021     		movs	r1, #0
 579 007c 0391     		str	r1, [sp, #12]
 263:Core/Src/stm32f4xx_hal_msp.c **** 
 580              		.loc 1 263 5 view .LVU146
 581 007e 124B     		ldr	r3, .L38+8
 582 0080 1A6C     		ldr	r2, [r3, #64]
 583 0082 42F40032 		orr	r2, r2, #131072
 584 0086 1A64     		str	r2, [r3, #64]
 263:Core/Src/stm32f4xx_hal_msp.c **** 
 585              		.loc 1 263 5 view .LVU147
 586 0088 1A6C     		ldr	r2, [r3, #64]
 587 008a 02F40032 		and	r2, r2, #131072
 588 008e 0392     		str	r2, [sp, #12]
 263:Core/Src/stm32f4xx_hal_msp.c **** 
 589              		.loc 1 263 5 view .LVU148
 590 0090 039A     		ldr	r2, [sp, #12]
 591              	.LBE10:
 263:Core/Src/stm32f4xx_hal_msp.c **** 
 592              		.loc 1 263 5 view .LVU149
 265:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 593              		.loc 1 265 5 view .LVU150
 594              	.LBB11:
 265:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 595              		.loc 1 265 5 view .LVU151
 596 0092 0491     		str	r1, [sp, #16]
 265:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 597              		.loc 1 265 5 view .LVU152
 598 0094 1A6B     		ldr	r2, [r3, #48]
 599 0096 42F00102 		orr	r2, r2, #1
 600 009a 1A63     		str	r2, [r3, #48]
 265:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 601              		.loc 1 265 5 view .LVU153
 602 009c 1B6B     		ldr	r3, [r3, #48]
ARM GAS  /var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccKl2I1j.s 			page 18


 603 009e 03F00103 		and	r3, r3, #1
 604 00a2 0493     		str	r3, [sp, #16]
 265:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 605              		.loc 1 265 5 view .LVU154
 606 00a4 049B     		ldr	r3, [sp, #16]
 607              	.LBE11:
 265:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 608              		.loc 1 265 5 view .LVU155
 270:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 609              		.loc 1 270 5 view .LVU156
 270:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 610              		.loc 1 270 25 is_stmt 0 view .LVU157
 611 00a6 0C23     		movs	r3, #12
 612 00a8 0593     		str	r3, [sp, #20]
 271:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 613              		.loc 1 271 5 is_stmt 1 view .LVU158
 271:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 614              		.loc 1 271 26 is_stmt 0 view .LVU159
 615 00aa 0223     		movs	r3, #2
 616 00ac 0693     		str	r3, [sp, #24]
 272:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 617              		.loc 1 272 5 is_stmt 1 view .LVU160
 273:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 618              		.loc 1 273 5 view .LVU161
 273:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 619              		.loc 1 273 27 is_stmt 0 view .LVU162
 620 00ae 0323     		movs	r3, #3
 621 00b0 0893     		str	r3, [sp, #32]
 274:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 622              		.loc 1 274 5 is_stmt 1 view .LVU163
 274:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 623              		.loc 1 274 31 is_stmt 0 view .LVU164
 624 00b2 0723     		movs	r3, #7
 625 00b4 0993     		str	r3, [sp, #36]
 275:Core/Src/stm32f4xx_hal_msp.c **** 
 626              		.loc 1 275 5 is_stmt 1 view .LVU165
 627 00b6 05A9     		add	r1, sp, #20
 628 00b8 0448     		ldr	r0, .L38+12
 629              	.LVL28:
 275:Core/Src/stm32f4xx_hal_msp.c **** 
 630              		.loc 1 275 5 is_stmt 0 view .LVU166
 631 00ba FFF7FEFF 		bl	HAL_GPIO_Init
 632              	.LVL29:
 633              		.loc 1 282 1 view .LVU167
 634 00be AEE7     		b	.L32
 635              	.L39:
 636              		.align	2
 637              	.L38:
 638 00c0 00100140 		.word	1073811456
 639 00c4 00440040 		.word	1073759232
 640 00c8 00380240 		.word	1073887232
 641 00cc 00000240 		.word	1073872896
 642              		.cfi_endproc
 643              	.LFE135:
 645              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 646              		.align	1
 647              		.global	HAL_UART_MspDeInit
ARM GAS  /var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccKl2I1j.s 			page 19


 648              		.syntax unified
 649              		.thumb
 650              		.thumb_func
 652              	HAL_UART_MspDeInit:
 653              	.LVL30:
 654              	.LFB136:
 283:Core/Src/stm32f4xx_hal_msp.c **** 
 284:Core/Src/stm32f4xx_hal_msp.c **** /**
 285:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 286:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 287:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 288:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 289:Core/Src/stm32f4xx_hal_msp.c **** */
 290:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 291:Core/Src/stm32f4xx_hal_msp.c **** {
 655              		.loc 1 291 1 is_stmt 1 view -0
 656              		.cfi_startproc
 657              		@ args = 0, pretend = 0, frame = 0
 658              		@ frame_needed = 0, uses_anonymous_args = 0
 659              		.loc 1 291 1 is_stmt 0 view .LVU169
 660 0000 08B5     		push	{r3, lr}
 661              		.cfi_def_cfa_offset 8
 662              		.cfi_offset 3, -8
 663              		.cfi_offset 14, -4
 292:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART1)
 664              		.loc 1 292 3 is_stmt 1 view .LVU170
 665              		.loc 1 292 11 is_stmt 0 view .LVU171
 666 0002 0368     		ldr	r3, [r0]
 667              		.loc 1 292 5 view .LVU172
 668 0004 104A     		ldr	r2, .L46
 669 0006 9342     		cmp	r3, r2
 670 0008 03D0     		beq	.L44
 293:Core/Src/stm32f4xx_hal_msp.c ****   {
 294:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 295:Core/Src/stm32f4xx_hal_msp.c **** 
 296:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 297:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 298:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 299:Core/Src/stm32f4xx_hal_msp.c **** 
 300:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 301:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> USART1_TX
 302:Core/Src/stm32f4xx_hal_msp.c ****     PA10     ------> USART1_RX
 303:Core/Src/stm32f4xx_hal_msp.c ****     */
 304:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 305:Core/Src/stm32f4xx_hal_msp.c **** 
 306:Core/Src/stm32f4xx_hal_msp.c ****     /* USART1 interrupt DeInit */
 307:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART1_IRQn);
 308:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 309:Core/Src/stm32f4xx_hal_msp.c **** 
 310:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 311:Core/Src/stm32f4xx_hal_msp.c ****   }
 312:Core/Src/stm32f4xx_hal_msp.c ****   else if(huart->Instance==USART2)
 671              		.loc 1 312 8 is_stmt 1 view .LVU173
 672              		.loc 1 312 10 is_stmt 0 view .LVU174
 673 000a 104A     		ldr	r2, .L46+4
 674 000c 9342     		cmp	r3, r2
 675 000e 0FD0     		beq	.L45
ARM GAS  /var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccKl2I1j.s 			page 20


 676              	.LVL31:
 677              	.L40:
 313:Core/Src/stm32f4xx_hal_msp.c ****   {
 314:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 315:Core/Src/stm32f4xx_hal_msp.c **** 
 316:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 317:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 318:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 319:Core/Src/stm32f4xx_hal_msp.c **** 
 320:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 321:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 322:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 323:Core/Src/stm32f4xx_hal_msp.c ****     */
 324:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 325:Core/Src/stm32f4xx_hal_msp.c **** 
 326:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 327:Core/Src/stm32f4xx_hal_msp.c **** 
 328:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 329:Core/Src/stm32f4xx_hal_msp.c ****   }
 330:Core/Src/stm32f4xx_hal_msp.c **** 
 331:Core/Src/stm32f4xx_hal_msp.c **** }
 678              		.loc 1 331 1 view .LVU175
 679 0010 08BD     		pop	{r3, pc}
 680              	.LVL32:
 681              	.L44:
 298:Core/Src/stm32f4xx_hal_msp.c **** 
 682              		.loc 1 298 5 is_stmt 1 view .LVU176
 683 0012 02F59432 		add	r2, r2, #75776
 684 0016 536C     		ldr	r3, [r2, #68]
 685 0018 23F01003 		bic	r3, r3, #16
 686 001c 5364     		str	r3, [r2, #68]
 304:Core/Src/stm32f4xx_hal_msp.c **** 
 687              		.loc 1 304 5 view .LVU177
 688 001e 4FF4C061 		mov	r1, #1536
 689 0022 0B48     		ldr	r0, .L46+8
 690              	.LVL33:
 304:Core/Src/stm32f4xx_hal_msp.c **** 
 691              		.loc 1 304 5 is_stmt 0 view .LVU178
 692 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 693              	.LVL34:
 307:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 694              		.loc 1 307 5 is_stmt 1 view .LVU179
 695 0028 2520     		movs	r0, #37
 696 002a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 697              	.LVL35:
 698 002e EFE7     		b	.L40
 699              	.LVL36:
 700              	.L45:
 318:Core/Src/stm32f4xx_hal_msp.c **** 
 701              		.loc 1 318 5 view .LVU180
 702 0030 02F5FA32 		add	r2, r2, #128000
 703 0034 136C     		ldr	r3, [r2, #64]
 704 0036 23F40033 		bic	r3, r3, #131072
 705 003a 1364     		str	r3, [r2, #64]
 324:Core/Src/stm32f4xx_hal_msp.c **** 
 706              		.loc 1 324 5 view .LVU181
 707 003c 0C21     		movs	r1, #12
ARM GAS  /var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccKl2I1j.s 			page 21


 708 003e 0448     		ldr	r0, .L46+8
 709              	.LVL37:
 324:Core/Src/stm32f4xx_hal_msp.c **** 
 710              		.loc 1 324 5 is_stmt 0 view .LVU182
 711 0040 FFF7FEFF 		bl	HAL_GPIO_DeInit
 712              	.LVL38:
 713              		.loc 1 331 1 view .LVU183
 714 0044 E4E7     		b	.L40
 715              	.L47:
 716 0046 00BF     		.align	2
 717              	.L46:
 718 0048 00100140 		.word	1073811456
 719 004c 00440040 		.word	1073759232
 720 0050 00000240 		.word	1073872896
 721              		.cfi_endproc
 722              	.LFE136:
 724              		.text
 725              	.Letext0:
 726              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 727              		.file 3 "/Users/roryschram/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscod
 728              		.file 4 "/Users/roryschram/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscod
 729              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 730              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 731              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 732              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 733              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 734              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 735              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  /var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccKl2I1j.s 			page 22


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
/var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccKl2I1j.s:21     .text.HAL_MspInit:00000000 $t
/var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccKl2I1j.s:27     .text.HAL_MspInit:00000000 HAL_MspInit
/var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccKl2I1j.s:78     .text.HAL_MspInit:00000034 $d
/var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccKl2I1j.s:83     .text.HAL_I2C_MspInit:00000000 $t
/var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccKl2I1j.s:89     .text.HAL_I2C_MspInit:00000000 HAL_I2C_MspInit
/var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccKl2I1j.s:193    .text.HAL_I2C_MspInit:00000064 $d
/var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccKl2I1j.s:200    .text.HAL_I2C_MspDeInit:00000000 $t
/var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccKl2I1j.s:206    .text.HAL_I2C_MspDeInit:00000000 HAL_I2C_MspDeInit
/var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccKl2I1j.s:250    .text.HAL_I2C_MspDeInit:0000002c $d
/var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccKl2I1j.s:257    .text.HAL_SPI_MspInit:00000000 $t
/var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccKl2I1j.s:263    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
/var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccKl2I1j.s:392    .text.HAL_SPI_MspInit:00000080 $d
/var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccKl2I1j.s:398    .text.HAL_SPI_MspDeInit:00000000 $t
/var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccKl2I1j.s:404    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
/var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccKl2I1j.s:446    .text.HAL_SPI_MspDeInit:00000024 $d
/var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccKl2I1j.s:453    .text.HAL_UART_MspInit:00000000 $t
/var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccKl2I1j.s:459    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
/var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccKl2I1j.s:638    .text.HAL_UART_MspInit:000000c0 $d
/var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccKl2I1j.s:646    .text.HAL_UART_MspDeInit:00000000 $t
/var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccKl2I1j.s:652    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
/var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccKl2I1j.s:718    .text.HAL_UART_MspDeInit:00000048 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
