\hypertarget{struct_s_s_p___c_f_g___type}{}\section{S\+S\+P\+\_\+\+C\+F\+G\+\_\+\+Type Struct Reference}
\label{struct_s_s_p___c_f_g___type}\index{S\+S\+P\+\_\+\+C\+F\+G\+\_\+\+Type@{S\+S\+P\+\_\+\+C\+F\+G\+\_\+\+Type}}


S\+SP configuration structure.  




{\ttfamily \#include $<$ssp.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_s_s_p___c_f_g___type_a7b8cea10875f517ef0af31f82bd1c51a}{Databit}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_s_s_p___c_f_g___type_af34662ac679b1c7329ed644a749dd2da}{C\+P\+HA}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_s_s_p___c_f_g___type_ac808d0a31a64e1e8ba7a83029cdf7241}{C\+P\+OL}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_s_s_p___c_f_g___type_a1d6f2a353259308dd2f289b88a59742a}{Mode}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_s_s_p___c_f_g___type_acaeda2f05cde2ca11a630a953bbfe852}{Frame\+Format}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_s_s_p___c_f_g___type_a00f744e032746b5b107556a9d7094c4a}{Clock\+Rate}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
S\+SP configuration structure. 

Definition at line 365 of file ssp.\+h.



\subsection{Member Data Documentation}
\index{S\+S\+P\+\_\+\+C\+F\+G\+\_\+\+Type@{S\+S\+P\+\_\+\+C\+F\+G\+\_\+\+Type}!Clock\+Rate@{Clock\+Rate}}
\index{Clock\+Rate@{Clock\+Rate}!S\+S\+P\+\_\+\+C\+F\+G\+\_\+\+Type@{S\+S\+P\+\_\+\+C\+F\+G\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{Clock\+Rate}{ClockRate}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} S\+S\+P\+\_\+\+C\+F\+G\+\_\+\+Type\+::\+Clock\+Rate}\hypertarget{struct_s_s_p___c_f_g___type_a00f744e032746b5b107556a9d7094c4a}{}\label{struct_s_s_p___c_f_g___type_a00f744e032746b5b107556a9d7094c4a}
Frame Format\+:
\begin{DoxyItemize}
\item S\+S\+P\+\_\+\+F\+R\+A\+M\+E\+\_\+\+S\+PI\+: Motorola S\+PI frame format
\item S\+S\+P\+\_\+\+F\+R\+A\+M\+E\+\_\+\+TI\+: TI frame format
\item S\+S\+P\+\_\+\+F\+R\+A\+M\+E\+\_\+\+M\+I\+C\+R\+O\+W\+I\+RE\+: National Microwire frame format 
\end{DoxyItemize}

Definition at line 381 of file ssp.\+h.

\index{S\+S\+P\+\_\+\+C\+F\+G\+\_\+\+Type@{S\+S\+P\+\_\+\+C\+F\+G\+\_\+\+Type}!C\+P\+HA@{C\+P\+HA}}
\index{C\+P\+HA@{C\+P\+HA}!S\+S\+P\+\_\+\+C\+F\+G\+\_\+\+Type@{S\+S\+P\+\_\+\+C\+F\+G\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+P\+HA}{CPHA}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} S\+S\+P\+\_\+\+C\+F\+G\+\_\+\+Type\+::\+C\+P\+HA}\hypertarget{struct_s_s_p___c_f_g___type_af34662ac679b1c7329ed644a749dd2da}{}\label{struct_s_s_p___c_f_g___type_af34662ac679b1c7329ed644a749dd2da}
Databit number, should be S\+S\+P\+\_\+\+D\+A\+T\+A\+B\+I\+T\+\_\+x, where x is in range from 4 -\/ 16 

Definition at line 368 of file ssp.\+h.

\index{S\+S\+P\+\_\+\+C\+F\+G\+\_\+\+Type@{S\+S\+P\+\_\+\+C\+F\+G\+\_\+\+Type}!C\+P\+OL@{C\+P\+OL}}
\index{C\+P\+OL@{C\+P\+OL}!S\+S\+P\+\_\+\+C\+F\+G\+\_\+\+Type@{S\+S\+P\+\_\+\+C\+F\+G\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+P\+OL}{CPOL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} S\+S\+P\+\_\+\+C\+F\+G\+\_\+\+Type\+::\+C\+P\+OL}\hypertarget{struct_s_s_p___c_f_g___type_ac808d0a31a64e1e8ba7a83029cdf7241}{}\label{struct_s_s_p___c_f_g___type_ac808d0a31a64e1e8ba7a83029cdf7241}
Clock phase, should be\+:
\begin{DoxyItemize}
\item S\+S\+P\+\_\+\+C\+P\+H\+A\+\_\+\+F\+I\+R\+ST\+: first clock edge
\item S\+S\+P\+\_\+\+C\+P\+H\+A\+\_\+\+S\+E\+C\+O\+ND\+: second clock edge 
\end{DoxyItemize}

Definition at line 371 of file ssp.\+h.

\index{S\+S\+P\+\_\+\+C\+F\+G\+\_\+\+Type@{S\+S\+P\+\_\+\+C\+F\+G\+\_\+\+Type}!Databit@{Databit}}
\index{Databit@{Databit}!S\+S\+P\+\_\+\+C\+F\+G\+\_\+\+Type@{S\+S\+P\+\_\+\+C\+F\+G\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{Databit}{Databit}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} S\+S\+P\+\_\+\+C\+F\+G\+\_\+\+Type\+::\+Databit}\hypertarget{struct_s_s_p___c_f_g___type_a7b8cea10875f517ef0af31f82bd1c51a}{}\label{struct_s_s_p___c_f_g___type_a7b8cea10875f517ef0af31f82bd1c51a}


Definition at line 366 of file ssp.\+h.

\index{S\+S\+P\+\_\+\+C\+F\+G\+\_\+\+Type@{S\+S\+P\+\_\+\+C\+F\+G\+\_\+\+Type}!Frame\+Format@{Frame\+Format}}
\index{Frame\+Format@{Frame\+Format}!S\+S\+P\+\_\+\+C\+F\+G\+\_\+\+Type@{S\+S\+P\+\_\+\+C\+F\+G\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{Frame\+Format}{FrameFormat}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} S\+S\+P\+\_\+\+C\+F\+G\+\_\+\+Type\+::\+Frame\+Format}\hypertarget{struct_s_s_p___c_f_g___type_acaeda2f05cde2ca11a630a953bbfe852}{}\label{struct_s_s_p___c_f_g___type_acaeda2f05cde2ca11a630a953bbfe852}
S\+SP mode, should be\+:
\begin{DoxyItemize}
\item S\+S\+P\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+M\+O\+DE\+: Master mode
\item S\+S\+P\+\_\+\+S\+L\+A\+V\+E\+\_\+\+M\+O\+DE\+: Slave mode 
\end{DoxyItemize}

Definition at line 377 of file ssp.\+h.

\index{S\+S\+P\+\_\+\+C\+F\+G\+\_\+\+Type@{S\+S\+P\+\_\+\+C\+F\+G\+\_\+\+Type}!Mode@{Mode}}
\index{Mode@{Mode}!S\+S\+P\+\_\+\+C\+F\+G\+\_\+\+Type@{S\+S\+P\+\_\+\+C\+F\+G\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{Mode}{Mode}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} S\+S\+P\+\_\+\+C\+F\+G\+\_\+\+Type\+::\+Mode}\hypertarget{struct_s_s_p___c_f_g___type_a1d6f2a353259308dd2f289b88a59742a}{}\label{struct_s_s_p___c_f_g___type_a1d6f2a353259308dd2f289b88a59742a}
Clock polarity, should be\+:
\begin{DoxyItemize}
\item S\+S\+P\+\_\+\+C\+P\+O\+L\+\_\+\+HI\+: high level
\item S\+S\+P\+\_\+\+C\+P\+O\+L\+\_\+\+LO\+: low level 
\end{DoxyItemize}

Definition at line 374 of file ssp.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bsp/boards/xpressohack/\hyperlink{ssp_8h}{ssp.\+h}\end{DoxyCompactItemize}
