# SystemVerilog
This a repositry of al my system verilog basic (academic) projects..!!
