Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Sat Nov 18 15:06:37 2023
| Host         : ETHANVOSBURAA6F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SequenceDetector_timing_summary_routed.rpt -pb SequenceDetector_timing_summary_routed.pb -rpx SequenceDetector_timing_summary_routed.rpx -warn_on_violation
| Design       : SequenceDetector
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (9)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: BC_DEC_0/my_clk/tmp_clk_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: CLK_DIV_0/tmp_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.544        0.000                      0                  130        0.256        0.000                      0                  130        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.544        0.000                      0                  130        0.256        0.000                      0                  130        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.544ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 CLK_DIV_0/my_div.div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV_0/my_div.div_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 0.932ns (24.181%)  route 2.922ns (75.819%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.630     5.151    CLK_DIV_0/tmp_clk_reg_0
    SLICE_X4Y13          FDRE                                         r  CLK_DIV_0/my_div.div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  CLK_DIV_0/my_div.div_cnt_reg[0]/Q
                         net (fo=3, routed)           1.128     6.736    CLK_DIV_0/div_cnt[0]
    SLICE_X4Y13          LUT2 (Prop_lut2_I0_O)        0.150     6.886 r  CLK_DIV_0/my_div.div_cnt[31]_i_3/O
                         net (fo=1, routed)           0.944     7.830    CLK_DIV_0/my_div.div_cnt[31]_i_3_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I0_O)        0.326     8.156 r  CLK_DIV_0/my_div.div_cnt[31]_i_1/O
                         net (fo=33, routed)          0.849     9.006    CLK_DIV_0/tmp_clk
    SLICE_X2Y19          FDRE                                         r  CLK_DIV_0/my_div.div_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000    10.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.508    14.849    CLK_DIV_0/tmp_clk_reg_0
    SLICE_X2Y19          FDRE                                         r  CLK_DIV_0/my_div.div_cnt_reg[29]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.524    14.550    CLK_DIV_0/my_div.div_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.550    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                  5.544    

Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 CLK_DIV_0/my_div.div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV_0/my_div.div_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 0.932ns (24.181%)  route 2.922ns (75.819%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.630     5.151    CLK_DIV_0/tmp_clk_reg_0
    SLICE_X4Y13          FDRE                                         r  CLK_DIV_0/my_div.div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  CLK_DIV_0/my_div.div_cnt_reg[0]/Q
                         net (fo=3, routed)           1.128     6.736    CLK_DIV_0/div_cnt[0]
    SLICE_X4Y13          LUT2 (Prop_lut2_I0_O)        0.150     6.886 r  CLK_DIV_0/my_div.div_cnt[31]_i_3/O
                         net (fo=1, routed)           0.944     7.830    CLK_DIV_0/my_div.div_cnt[31]_i_3_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I0_O)        0.326     8.156 r  CLK_DIV_0/my_div.div_cnt[31]_i_1/O
                         net (fo=33, routed)          0.849     9.006    CLK_DIV_0/tmp_clk
    SLICE_X2Y19          FDRE                                         r  CLK_DIV_0/my_div.div_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000    10.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.508    14.849    CLK_DIV_0/tmp_clk_reg_0
    SLICE_X2Y19          FDRE                                         r  CLK_DIV_0/my_div.div_cnt_reg[30]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.524    14.550    CLK_DIV_0/my_div.div_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.550    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                  5.544    

Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 CLK_DIV_0/my_div.div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV_0/my_div.div_cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 0.932ns (24.181%)  route 2.922ns (75.819%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.630     5.151    CLK_DIV_0/tmp_clk_reg_0
    SLICE_X4Y13          FDRE                                         r  CLK_DIV_0/my_div.div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  CLK_DIV_0/my_div.div_cnt_reg[0]/Q
                         net (fo=3, routed)           1.128     6.736    CLK_DIV_0/div_cnt[0]
    SLICE_X4Y13          LUT2 (Prop_lut2_I0_O)        0.150     6.886 r  CLK_DIV_0/my_div.div_cnt[31]_i_3/O
                         net (fo=1, routed)           0.944     7.830    CLK_DIV_0/my_div.div_cnt[31]_i_3_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I0_O)        0.326     8.156 r  CLK_DIV_0/my_div.div_cnt[31]_i_1/O
                         net (fo=33, routed)          0.849     9.006    CLK_DIV_0/tmp_clk
    SLICE_X2Y19          FDRE                                         r  CLK_DIV_0/my_div.div_cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000    10.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.508    14.849    CLK_DIV_0/tmp_clk_reg_0
    SLICE_X2Y19          FDRE                                         r  CLK_DIV_0/my_div.div_cnt_reg[31]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.524    14.550    CLK_DIV_0/my_div.div_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         14.550    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                  5.544    

Slack (MET) :             5.558ns  (required time - arrival time)
  Source:                 CLK_DIV_0/my_div.div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV_0/my_div.div_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.848ns  (logic 0.932ns (24.223%)  route 2.916ns (75.777%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.630     5.151    CLK_DIV_0/tmp_clk_reg_0
    SLICE_X4Y13          FDRE                                         r  CLK_DIV_0/my_div.div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  CLK_DIV_0/my_div.div_cnt_reg[0]/Q
                         net (fo=3, routed)           1.128     6.736    CLK_DIV_0/div_cnt[0]
    SLICE_X4Y13          LUT2 (Prop_lut2_I0_O)        0.150     6.886 r  CLK_DIV_0/my_div.div_cnt[31]_i_3/O
                         net (fo=1, routed)           0.944     7.830    CLK_DIV_0/my_div.div_cnt[31]_i_3_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I0_O)        0.326     8.156 r  CLK_DIV_0/my_div.div_cnt[31]_i_1/O
                         net (fo=33, routed)          0.843     8.999    CLK_DIV_0/tmp_clk
    SLICE_X2Y12          FDRE                                         r  CLK_DIV_0/my_div.div_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000    10.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.515    14.856    CLK_DIV_0/tmp_clk_reg_0
    SLICE_X2Y12          FDRE                                         r  CLK_DIV_0/my_div.div_cnt_reg[1]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X2Y12          FDRE (Setup_fdre_C_R)       -0.524    14.557    CLK_DIV_0/my_div.div_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                  5.558    

Slack (MET) :             5.558ns  (required time - arrival time)
  Source:                 CLK_DIV_0/my_div.div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV_0/my_div.div_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.848ns  (logic 0.932ns (24.223%)  route 2.916ns (75.777%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.630     5.151    CLK_DIV_0/tmp_clk_reg_0
    SLICE_X4Y13          FDRE                                         r  CLK_DIV_0/my_div.div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  CLK_DIV_0/my_div.div_cnt_reg[0]/Q
                         net (fo=3, routed)           1.128     6.736    CLK_DIV_0/div_cnt[0]
    SLICE_X4Y13          LUT2 (Prop_lut2_I0_O)        0.150     6.886 r  CLK_DIV_0/my_div.div_cnt[31]_i_3/O
                         net (fo=1, routed)           0.944     7.830    CLK_DIV_0/my_div.div_cnt[31]_i_3_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I0_O)        0.326     8.156 r  CLK_DIV_0/my_div.div_cnt[31]_i_1/O
                         net (fo=33, routed)          0.843     8.999    CLK_DIV_0/tmp_clk
    SLICE_X2Y12          FDRE                                         r  CLK_DIV_0/my_div.div_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000    10.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.515    14.856    CLK_DIV_0/tmp_clk_reg_0
    SLICE_X2Y12          FDRE                                         r  CLK_DIV_0/my_div.div_cnt_reg[2]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X2Y12          FDRE (Setup_fdre_C_R)       -0.524    14.557    CLK_DIV_0/my_div.div_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                  5.558    

Slack (MET) :             5.558ns  (required time - arrival time)
  Source:                 CLK_DIV_0/my_div.div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV_0/my_div.div_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.848ns  (logic 0.932ns (24.223%)  route 2.916ns (75.777%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.630     5.151    CLK_DIV_0/tmp_clk_reg_0
    SLICE_X4Y13          FDRE                                         r  CLK_DIV_0/my_div.div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  CLK_DIV_0/my_div.div_cnt_reg[0]/Q
                         net (fo=3, routed)           1.128     6.736    CLK_DIV_0/div_cnt[0]
    SLICE_X4Y13          LUT2 (Prop_lut2_I0_O)        0.150     6.886 r  CLK_DIV_0/my_div.div_cnt[31]_i_3/O
                         net (fo=1, routed)           0.944     7.830    CLK_DIV_0/my_div.div_cnt[31]_i_3_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I0_O)        0.326     8.156 r  CLK_DIV_0/my_div.div_cnt[31]_i_1/O
                         net (fo=33, routed)          0.843     8.999    CLK_DIV_0/tmp_clk
    SLICE_X2Y12          FDRE                                         r  CLK_DIV_0/my_div.div_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000    10.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.515    14.856    CLK_DIV_0/tmp_clk_reg_0
    SLICE_X2Y12          FDRE                                         r  CLK_DIV_0/my_div.div_cnt_reg[3]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X2Y12          FDRE (Setup_fdre_C_R)       -0.524    14.557    CLK_DIV_0/my_div.div_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                  5.558    

Slack (MET) :             5.558ns  (required time - arrival time)
  Source:                 CLK_DIV_0/my_div.div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV_0/my_div.div_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.848ns  (logic 0.932ns (24.223%)  route 2.916ns (75.777%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.630     5.151    CLK_DIV_0/tmp_clk_reg_0
    SLICE_X4Y13          FDRE                                         r  CLK_DIV_0/my_div.div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  CLK_DIV_0/my_div.div_cnt_reg[0]/Q
                         net (fo=3, routed)           1.128     6.736    CLK_DIV_0/div_cnt[0]
    SLICE_X4Y13          LUT2 (Prop_lut2_I0_O)        0.150     6.886 r  CLK_DIV_0/my_div.div_cnt[31]_i_3/O
                         net (fo=1, routed)           0.944     7.830    CLK_DIV_0/my_div.div_cnt[31]_i_3_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I0_O)        0.326     8.156 r  CLK_DIV_0/my_div.div_cnt[31]_i_1/O
                         net (fo=33, routed)          0.843     8.999    CLK_DIV_0/tmp_clk
    SLICE_X2Y12          FDRE                                         r  CLK_DIV_0/my_div.div_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000    10.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.515    14.856    CLK_DIV_0/tmp_clk_reg_0
    SLICE_X2Y12          FDRE                                         r  CLK_DIV_0/my_div.div_cnt_reg[4]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X2Y12          FDRE (Setup_fdre_C_R)       -0.524    14.557    CLK_DIV_0/my_div.div_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                  5.558    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 BC_DEC_0/my_clk/my_div.div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BC_DEC_0/my_clk/my_div.div_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.814ns  (logic 0.704ns (18.456%)  route 3.110ns (81.544%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.631     5.152    BC_DEC_0/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X4Y12          FDRE                                         r  BC_DEC_0/my_clk/my_div.div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.456     5.608 f  BC_DEC_0/my_clk/my_div.div_cnt_reg[0]/Q
                         net (fo=3, routed)           1.276     6.884    BC_DEC_0/my_clk/my_div.div_cnt_reg_n_0_[0]
    SLICE_X4Y12          LUT2 (Prop_lut2_I0_O)        0.124     7.008 r  BC_DEC_0/my_clk/my_div.div_cnt[31]_i_3__0/O
                         net (fo=1, routed)           0.647     7.655    BC_DEC_0/my_clk/my_div.div_cnt[31]_i_3__0_n_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I0_O)        0.124     7.779 r  BC_DEC_0/my_clk/my_div.div_cnt[31]_i_1__0/O
                         net (fo=33, routed)          1.187     8.967    BC_DEC_0/my_clk/tmp_clk
    SLICE_X3Y19          FDRE                                         r  BC_DEC_0/my_clk/my_div.div_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000    10.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.508    14.849    BC_DEC_0/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X3Y19          FDRE                                         r  BC_DEC_0/my_clk/my_div.div_cnt_reg[29]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X3Y19          FDRE (Setup_fdre_C_R)       -0.429    14.645    BC_DEC_0/my_clk/my_div.div_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                          -8.967    
  -------------------------------------------------------------------
                         slack                                  5.678    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 BC_DEC_0/my_clk/my_div.div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BC_DEC_0/my_clk/my_div.div_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.814ns  (logic 0.704ns (18.456%)  route 3.110ns (81.544%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.631     5.152    BC_DEC_0/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X4Y12          FDRE                                         r  BC_DEC_0/my_clk/my_div.div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.456     5.608 f  BC_DEC_0/my_clk/my_div.div_cnt_reg[0]/Q
                         net (fo=3, routed)           1.276     6.884    BC_DEC_0/my_clk/my_div.div_cnt_reg_n_0_[0]
    SLICE_X4Y12          LUT2 (Prop_lut2_I0_O)        0.124     7.008 r  BC_DEC_0/my_clk/my_div.div_cnt[31]_i_3__0/O
                         net (fo=1, routed)           0.647     7.655    BC_DEC_0/my_clk/my_div.div_cnt[31]_i_3__0_n_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I0_O)        0.124     7.779 r  BC_DEC_0/my_clk/my_div.div_cnt[31]_i_1__0/O
                         net (fo=33, routed)          1.187     8.967    BC_DEC_0/my_clk/tmp_clk
    SLICE_X3Y19          FDRE                                         r  BC_DEC_0/my_clk/my_div.div_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000    10.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.508    14.849    BC_DEC_0/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X3Y19          FDRE                                         r  BC_DEC_0/my_clk/my_div.div_cnt_reg[30]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X3Y19          FDRE (Setup_fdre_C_R)       -0.429    14.645    BC_DEC_0/my_clk/my_div.div_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                          -8.967    
  -------------------------------------------------------------------
                         slack                                  5.678    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 BC_DEC_0/my_clk/my_div.div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BC_DEC_0/my_clk/my_div.div_cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.814ns  (logic 0.704ns (18.456%)  route 3.110ns (81.544%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.631     5.152    BC_DEC_0/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X4Y12          FDRE                                         r  BC_DEC_0/my_clk/my_div.div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.456     5.608 f  BC_DEC_0/my_clk/my_div.div_cnt_reg[0]/Q
                         net (fo=3, routed)           1.276     6.884    BC_DEC_0/my_clk/my_div.div_cnt_reg_n_0_[0]
    SLICE_X4Y12          LUT2 (Prop_lut2_I0_O)        0.124     7.008 r  BC_DEC_0/my_clk/my_div.div_cnt[31]_i_3__0/O
                         net (fo=1, routed)           0.647     7.655    BC_DEC_0/my_clk/my_div.div_cnt[31]_i_3__0_n_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I0_O)        0.124     7.779 r  BC_DEC_0/my_clk/my_div.div_cnt[31]_i_1__0/O
                         net (fo=33, routed)          1.187     8.967    BC_DEC_0/my_clk/tmp_clk
    SLICE_X3Y19          FDRE                                         r  BC_DEC_0/my_clk/my_div.div_cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000    10.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.508    14.849    BC_DEC_0/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X3Y19          FDRE                                         r  BC_DEC_0/my_clk/my_div.div_cnt_reg[31]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X3Y19          FDRE (Setup_fdre_C_R)       -0.429    14.645    BC_DEC_0/my_clk/my_div.div_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                          -8.967    
  -------------------------------------------------------------------
                         slack                                  5.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 CLK_DIV_0/my_div.div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV_0/my_div.div_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.299ns (69.741%)  route 0.130ns (30.259%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.589     1.472    CLK_DIV_0/tmp_clk_reg_0
    SLICE_X4Y13          FDRE                                         r  CLK_DIV_0/my_div.div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  CLK_DIV_0/my_div.div_cnt_reg[0]/Q
                         net (fo=3, routed)           0.130     1.743    CLK_DIV_0/div_cnt[0]
    SLICE_X2Y12          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.901 r  CLK_DIV_0/my_div.div_cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.901    CLK_DIV_0/p_1_in[1]
    SLICE_X2Y12          FDRE                                         r  CLK_DIV_0/my_div.div_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.862     1.989    CLK_DIV_0/tmp_clk_reg_0
    SLICE_X2Y12          FDRE                                         r  CLK_DIV_0/my_div.div_cnt_reg[1]/C
                         clock pessimism             -0.478     1.511    
    SLICE_X2Y12          FDRE (Hold_fdre_C_D)         0.134     1.645    CLK_DIV_0/my_div.div_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 BC_DEC_0/my_clk/my_div.div_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BC_DEC_0/my_clk/my_div.div_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.589     1.472    BC_DEC_0/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X3Y17          FDRE                                         r  BC_DEC_0/my_clk/my_div.div_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  BC_DEC_0/my_clk/my_div.div_cnt_reg[24]/Q
                         net (fo=2, routed)           0.118     1.731    BC_DEC_0/my_clk/my_div.div_cnt_reg_n_0_[24]
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  BC_DEC_0/my_clk/my_div.div_cnt_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.839    BC_DEC_0/my_clk/my_div.div_cnt_reg[24]_i_1__0_n_4
    SLICE_X3Y17          FDRE                                         r  BC_DEC_0/my_clk/my_div.div_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.858     1.985    BC_DEC_0/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X3Y17          FDRE                                         r  BC_DEC_0/my_clk/my_div.div_cnt_reg[24]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X3Y17          FDRE (Hold_fdre_C_D)         0.105     1.577    BC_DEC_0/my_clk/my_div.div_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 BC_DEC_0/my_clk/my_div.div_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BC_DEC_0/my_clk/my_div.div_cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.588     1.471    BC_DEC_0/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X3Y18          FDRE                                         r  BC_DEC_0/my_clk/my_div.div_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  BC_DEC_0/my_clk/my_div.div_cnt_reg[28]/Q
                         net (fo=2, routed)           0.118     1.730    BC_DEC_0/my_clk/my_div.div_cnt_reg_n_0_[28]
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  BC_DEC_0/my_clk/my_div.div_cnt_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.838    BC_DEC_0/my_clk/my_div.div_cnt_reg[28]_i_1__0_n_4
    SLICE_X3Y18          FDRE                                         r  BC_DEC_0/my_clk/my_div.div_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.857     1.984    BC_DEC_0/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X3Y18          FDRE                                         r  BC_DEC_0/my_clk/my_div.div_cnt_reg[28]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X3Y18          FDRE (Hold_fdre_C_D)         0.105     1.576    BC_DEC_0/my_clk/my_div.div_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 BC_DEC_0/my_clk/my_div.div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BC_DEC_0/my_clk/my_div.div_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.591     1.474    BC_DEC_0/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X3Y15          FDRE                                         r  BC_DEC_0/my_clk/my_div.div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  BC_DEC_0/my_clk/my_div.div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.118     1.733    BC_DEC_0/my_clk/my_div.div_cnt_reg_n_0_[16]
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  BC_DEC_0/my_clk/my_div.div_cnt_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.841    BC_DEC_0/my_clk/my_div.div_cnt_reg[16]_i_1__0_n_4
    SLICE_X3Y15          FDRE                                         r  BC_DEC_0/my_clk/my_div.div_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.860     1.987    BC_DEC_0/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X3Y15          FDRE                                         r  BC_DEC_0/my_clk/my_div.div_cnt_reg[16]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X3Y15          FDRE (Hold_fdre_C_D)         0.105     1.579    BC_DEC_0/my_clk/my_div.div_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 BC_DEC_0/my_clk/my_div.div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BC_DEC_0/my_clk/my_div.div_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.592     1.475    BC_DEC_0/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X3Y12          FDRE                                         r  BC_DEC_0/my_clk/my_div.div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  BC_DEC_0/my_clk/my_div.div_cnt_reg[4]/Q
                         net (fo=2, routed)           0.120     1.736    BC_DEC_0/my_clk/my_div.div_cnt_reg_n_0_[4]
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  BC_DEC_0/my_clk/my_div.div_cnt_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.844    BC_DEC_0/my_clk/my_div.div_cnt_reg[4]_i_1__0_n_4
    SLICE_X3Y12          FDRE                                         r  BC_DEC_0/my_clk/my_div.div_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.862     1.989    BC_DEC_0/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X3Y12          FDRE                                         r  BC_DEC_0/my_clk/my_div.div_cnt_reg[4]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X3Y12          FDRE (Hold_fdre_C_D)         0.105     1.580    BC_DEC_0/my_clk/my_div.div_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 BC_DEC_0/my_clk/my_div.div_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BC_DEC_0/my_clk/my_div.div_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.591     1.474    BC_DEC_0/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X3Y14          FDRE                                         r  BC_DEC_0/my_clk/my_div.div_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  BC_DEC_0/my_clk/my_div.div_cnt_reg[12]/Q
                         net (fo=2, routed)           0.120     1.735    BC_DEC_0/my_clk/my_div.div_cnt_reg_n_0_[12]
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  BC_DEC_0/my_clk/my_div.div_cnt_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.843    BC_DEC_0/my_clk/my_div.div_cnt_reg[12]_i_1__0_n_4
    SLICE_X3Y14          FDRE                                         r  BC_DEC_0/my_clk/my_div.div_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.861     1.988    BC_DEC_0/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X3Y14          FDRE                                         r  BC_DEC_0/my_clk/my_div.div_cnt_reg[12]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X3Y14          FDRE (Hold_fdre_C_D)         0.105     1.579    BC_DEC_0/my_clk/my_div.div_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 BC_DEC_0/my_clk/my_div.div_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BC_DEC_0/my_clk/my_div.div_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.590     1.473    BC_DEC_0/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X3Y16          FDRE                                         r  BC_DEC_0/my_clk/my_div.div_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  BC_DEC_0/my_clk/my_div.div_cnt_reg[20]/Q
                         net (fo=2, routed)           0.120     1.734    BC_DEC_0/my_clk/my_div.div_cnt_reg_n_0_[20]
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  BC_DEC_0/my_clk/my_div.div_cnt_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.842    BC_DEC_0/my_clk/my_div.div_cnt_reg[20]_i_1__0_n_4
    SLICE_X3Y16          FDRE                                         r  BC_DEC_0/my_clk/my_div.div_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.859     1.986    BC_DEC_0/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X3Y16          FDRE                                         r  BC_DEC_0/my_clk/my_div.div_cnt_reg[20]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X3Y16          FDRE (Hold_fdre_C_D)         0.105     1.578    BC_DEC_0/my_clk/my_div.div_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 BC_DEC_0/my_clk/my_div.div_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BC_DEC_0/my_clk/my_div.div_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.591     1.474    BC_DEC_0/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X3Y13          FDRE                                         r  BC_DEC_0/my_clk/my_div.div_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  BC_DEC_0/my_clk/my_div.div_cnt_reg[8]/Q
                         net (fo=2, routed)           0.120     1.735    BC_DEC_0/my_clk/my_div.div_cnt_reg_n_0_[8]
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  BC_DEC_0/my_clk/my_div.div_cnt_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.843    BC_DEC_0/my_clk/my_div.div_cnt_reg[8]_i_1__0_n_4
    SLICE_X3Y13          FDRE                                         r  BC_DEC_0/my_clk/my_div.div_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.861     1.988    BC_DEC_0/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X3Y13          FDRE                                         r  BC_DEC_0/my_clk/my_div.div_cnt_reg[8]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X3Y13          FDRE (Hold_fdre_C_D)         0.105     1.579    BC_DEC_0/my_clk/my_div.div_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 BC_DEC_0/my_clk/my_div.div_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BC_DEC_0/my_clk/my_div.div_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.591     1.474    BC_DEC_0/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X3Y13          FDRE                                         r  BC_DEC_0/my_clk/my_div.div_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  BC_DEC_0/my_clk/my_div.div_cnt_reg[5]/Q
                         net (fo=2, routed)           0.115     1.730    BC_DEC_0/my_clk/my_div.div_cnt_reg_n_0_[5]
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.845 r  BC_DEC_0/my_clk/my_div.div_cnt_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.845    BC_DEC_0/my_clk/my_div.div_cnt_reg[8]_i_1__0_n_7
    SLICE_X3Y13          FDRE                                         r  BC_DEC_0/my_clk/my_div.div_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.861     1.988    BC_DEC_0/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X3Y13          FDRE                                         r  BC_DEC_0/my_clk/my_div.div_cnt_reg[5]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X3Y13          FDRE (Hold_fdre_C_D)         0.105     1.579    BC_DEC_0/my_clk/my_div.div_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CLK_DIV_0/my_div.div_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV_0/my_div.div_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.592     1.475    CLK_DIV_0/tmp_clk_reg_0
    SLICE_X2Y12          FDRE                                         r  CLK_DIV_0/my_div.div_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.164     1.639 r  CLK_DIV_0/my_div.div_cnt_reg[3]/Q
                         net (fo=2, routed)           0.127     1.766    CLK_DIV_0/div_cnt[3]
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.876 r  CLK_DIV_0/my_div.div_cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.876    CLK_DIV_0/p_1_in[3]
    SLICE_X2Y12          FDRE                                         r  CLK_DIV_0/my_div.div_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.862     1.989    CLK_DIV_0/tmp_clk_reg_0
    SLICE_X2Y12          FDRE                                         r  CLK_DIV_0/my_div.div_cnt_reg[3]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X2Y12          FDRE (Hold_fdre_C_D)         0.134     1.609    CLK_DIV_0/my_div.div_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GLOBAL_CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  GLOBAL_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y12    BC_DEC_0/my_clk/my_div.div_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y14    BC_DEC_0/my_clk/my_div.div_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y14    BC_DEC_0/my_clk/my_div.div_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y14    BC_DEC_0/my_clk/my_div.div_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y15    BC_DEC_0/my_clk/my_div.div_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y15    BC_DEC_0/my_clk/my_div.div_cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y15    BC_DEC_0/my_clk/my_div.div_cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y15    BC_DEC_0/my_clk/my_div.div_cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y16    BC_DEC_0/my_clk/my_div.div_cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y12    BC_DEC_0/my_clk/my_div.div_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y12    BC_DEC_0/my_clk/my_div.div_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y14    BC_DEC_0/my_clk/my_div.div_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y14    BC_DEC_0/my_clk/my_div.div_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y14    BC_DEC_0/my_clk/my_div.div_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y14    BC_DEC_0/my_clk/my_div.div_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y14    BC_DEC_0/my_clk/my_div.div_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y14    BC_DEC_0/my_clk/my_div.div_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    BC_DEC_0/my_clk/my_div.div_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    BC_DEC_0/my_clk/my_div.div_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y12    BC_DEC_0/my_clk/my_div.div_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y12    BC_DEC_0/my_clk/my_div.div_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y14    BC_DEC_0/my_clk/my_div.div_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y14    BC_DEC_0/my_clk/my_div.div_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y14    BC_DEC_0/my_clk/my_div.div_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y14    BC_DEC_0/my_clk/my_div.div_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y14    BC_DEC_0/my_clk/my_div.div_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y14    BC_DEC_0/my_clk/my_div.div_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    BC_DEC_0/my_clk/my_div.div_cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    BC_DEC_0/my_clk/my_div.div_cnt_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GLOBAL_IN[6]
                            (input port)
  Destination:            GLOBAL_OUT_SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.982ns  (logic 5.619ns (46.896%)  route 6.363ns (53.104%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  GLOBAL_IN[6] (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_IN[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  GLOBAL_IN_IBUF[6]_inst/O
                         net (fo=1, routed)           1.551     3.000    SEQ_DVR_0/GLOBAL_IN_IBUF[6]
    SLICE_X0Y11          LUT6 (Prop_lut6_I5_O)        0.124     3.124 r  SEQ_DVR_0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.000     3.124    SEQ_DVR_0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_4_n_0
    SLICE_X0Y11          MUXF7 (Prop_muxf7_I1_O)      0.217     3.341 r  SEQ_DVR_0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_2/O
                         net (fo=9, routed)           1.323     4.664    FSM_0/LOCAL_X
    SLICE_X4Y19          LUT6 (Prop_lut6_I0_O)        0.299     4.963 r  FSM_0/GLOBAL_OUT_SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.489     8.452    GLOBAL_OUT_SEG_OBUF[6]
    W6                   OBUF (Prop_obuf_I_O)         3.529    11.982 r  GLOBAL_OUT_SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.982    GLOBAL_OUT_SEG[6]
    W6                                                                r  GLOBAL_OUT_SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GLOBAL_IN[6]
                            (input port)
  Destination:            GLOBAL_OUT_SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.843ns  (logic 5.625ns (47.495%)  route 6.218ns (52.505%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  GLOBAL_IN[6] (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_IN[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 f  GLOBAL_IN_IBUF[6]_inst/O
                         net (fo=1, routed)           1.551     3.000    SEQ_DVR_0/GLOBAL_IN_IBUF[6]
    SLICE_X0Y11          LUT6 (Prop_lut6_I5_O)        0.124     3.124 f  SEQ_DVR_0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.000     3.124    SEQ_DVR_0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_4_n_0
    SLICE_X0Y11          MUXF7 (Prop_muxf7_I1_O)      0.217     3.341 f  SEQ_DVR_0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_2/O
                         net (fo=9, routed)           1.174     4.516    FSM_0/LOCAL_X
    SLICE_X4Y19          LUT6 (Prop_lut6_I3_O)        0.299     4.815 r  FSM_0/GLOBAL_OUT_SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.493     8.308    GLOBAL_OUT_SEG_OBUF[5]
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.843 r  GLOBAL_OUT_SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.843    GLOBAL_OUT_SEG[5]
    U8                                                                r  GLOBAL_OUT_SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GLOBAL_IN[6]
                            (input port)
  Destination:            GLOBAL_OUT_SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.651ns  (logic 5.621ns (48.246%)  route 6.030ns (51.754%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  GLOBAL_IN[6] (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_IN[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  GLOBAL_IN_IBUF[6]_inst/O
                         net (fo=1, routed)           1.551     3.000    SEQ_DVR_0/GLOBAL_IN_IBUF[6]
    SLICE_X0Y11          LUT6 (Prop_lut6_I5_O)        0.124     3.124 r  SEQ_DVR_0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.000     3.124    SEQ_DVR_0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_4_n_0
    SLICE_X0Y11          MUXF7 (Prop_muxf7_I1_O)      0.217     3.341 r  SEQ_DVR_0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_2/O
                         net (fo=9, routed)           0.941     4.283    FSM_0/LOCAL_X
    SLICE_X5Y19          LUT6 (Prop_lut6_I3_O)        0.299     4.582 r  FSM_0/GLOBAL_OUT_SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.538     8.120    GLOBAL_OUT_SEG_OBUF[1]
    U7                   OBUF (Prop_obuf_I_O)         3.531    11.651 r  GLOBAL_OUT_SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.651    GLOBAL_OUT_SEG[1]
    U7                                                                r  GLOBAL_OUT_SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GLOBAL_IN[6]
                            (input port)
  Destination:            GLOBAL_OUT_SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.601ns  (logic 5.594ns (48.222%)  route 6.007ns (51.778%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  GLOBAL_IN[6] (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_IN[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 f  GLOBAL_IN_IBUF[6]_inst/O
                         net (fo=1, routed)           1.551     3.000    SEQ_DVR_0/GLOBAL_IN_IBUF[6]
    SLICE_X0Y11          LUT6 (Prop_lut6_I5_O)        0.124     3.124 f  SEQ_DVR_0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.000     3.124    SEQ_DVR_0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_4_n_0
    SLICE_X0Y11          MUXF7 (Prop_muxf7_I1_O)      0.217     3.341 f  SEQ_DVR_0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_2/O
                         net (fo=9, routed)           0.825     4.167    FSM_0/LOCAL_X
    SLICE_X5Y19          LUT6 (Prop_lut6_I2_O)        0.299     4.466 r  FSM_0/GLOBAL_OUT_SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.631     8.096    GLOBAL_OUT_SEG_OBUF[2]
    V5                   OBUF (Prop_obuf_I_O)         3.504    11.601 r  GLOBAL_OUT_SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.601    GLOBAL_OUT_SEG[2]
    V5                                                                r  GLOBAL_OUT_SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GLOBAL_IN[6]
                            (input port)
  Destination:            GLOBAL_OUT_SEG[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.562ns  (logic 5.600ns (48.437%)  route 5.962ns (51.563%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  GLOBAL_IN[6] (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_IN[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  GLOBAL_IN_IBUF[6]_inst/O
                         net (fo=1, routed)           1.551     3.000    SEQ_DVR_0/GLOBAL_IN_IBUF[6]
    SLICE_X0Y11          LUT6 (Prop_lut6_I5_O)        0.124     3.124 r  SEQ_DVR_0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.000     3.124    SEQ_DVR_0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_4_n_0
    SLICE_X0Y11          MUXF7 (Prop_muxf7_I1_O)      0.217     3.341 r  SEQ_DVR_0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_2/O
                         net (fo=9, routed)           1.317     4.659    FSM_0/LOCAL_X
    SLICE_X4Y19          LUT6 (Prop_lut6_I4_O)        0.299     4.958 r  FSM_0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.094     8.052    GLOBAL_OUT_SEG_OBUF[7]
    W7                   OBUF (Prop_obuf_I_O)         3.511    11.562 r  GLOBAL_OUT_SEG_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.562    GLOBAL_OUT_SEG[7]
    W7                                                                r  GLOBAL_OUT_SEG[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GLOBAL_IN[6]
                            (input port)
  Destination:            GLOBAL_OUT_SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.984ns  (logic 5.625ns (51.215%)  route 5.358ns (48.785%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  GLOBAL_IN[6] (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_IN[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 f  GLOBAL_IN_IBUF[6]_inst/O
                         net (fo=1, routed)           1.551     3.000    SEQ_DVR_0/GLOBAL_IN_IBUF[6]
    SLICE_X0Y11          LUT6 (Prop_lut6_I5_O)        0.124     3.124 f  SEQ_DVR_0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.000     3.124    SEQ_DVR_0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_4_n_0
    SLICE_X0Y11          MUXF7 (Prop_muxf7_I1_O)      0.217     3.341 f  SEQ_DVR_0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_2/O
                         net (fo=9, routed)           0.830     4.172    FSM_0/LOCAL_X
    SLICE_X5Y19          LUT6 (Prop_lut6_I2_O)        0.299     4.471 r  FSM_0/GLOBAL_OUT_SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.977     7.448    GLOBAL_OUT_SEG_OBUF[4]
    V8                   OBUF (Prop_obuf_I_O)         3.536    10.984 r  GLOBAL_OUT_SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.984    GLOBAL_OUT_SEG[4]
    V8                                                                r  GLOBAL_OUT_SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BC_DEC_0/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GLOBAL_OUT_AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.994ns  (logic 4.449ns (49.465%)  route 4.545ns (50.535%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE                         0.000     0.000 r  BC_DEC_0/cnt_dig_reg[1]/C
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  BC_DEC_0/cnt_dig_reg[1]/Q
                         net (fo=11, routed)          0.815     1.234    BC_DEC_0/Q[1]
    SLICE_X5Y21          LUT2 (Prop_lut2_I0_O)        0.325     1.559 r  BC_DEC_0/GLOBAL_OUT_AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.730     5.289    GLOBAL_OUT_AN_OBUF[3]
    U2                   OBUF (Prop_obuf_I_O)         3.705     8.994 r  GLOBAL_OUT_AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.994    GLOBAL_OUT_AN[3]
    U2                                                                r  GLOBAL_OUT_AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BC_DEC_0/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GLOBAL_OUT_AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.880ns  (logic 4.217ns (47.491%)  route 4.663ns (52.509%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE                         0.000     0.000 r  BC_DEC_0/cnt_dig_reg[1]/C
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  BC_DEC_0/cnt_dig_reg[1]/Q
                         net (fo=11, routed)          1.129     1.548    BC_DEC_0/Q[1]
    SLICE_X5Y21          LUT2 (Prop_lut2_I1_O)        0.299     1.847 r  BC_DEC_0/GLOBAL_OUT_AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.533     5.381    GLOBAL_OUT_AN_OBUF[2]
    U4                   OBUF (Prop_obuf_I_O)         3.499     8.880 r  GLOBAL_OUT_AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.880    GLOBAL_OUT_AN[2]
    U4                                                                r  GLOBAL_OUT_AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BC_DEC_0/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GLOBAL_OUT_AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.614ns  (logic 4.464ns (51.825%)  route 4.150ns (48.175%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE                         0.000     0.000 r  BC_DEC_0/cnt_dig_reg[1]/C
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  BC_DEC_0/cnt_dig_reg[1]/Q
                         net (fo=11, routed)          1.129     1.548    BC_DEC_0/Q[1]
    SLICE_X5Y21          LUT2 (Prop_lut2_I1_O)        0.327     1.875 r  BC_DEC_0/GLOBAL_OUT_AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.021     4.896    GLOBAL_OUT_AN_OBUF[0]
    W4                   OBUF (Prop_obuf_I_O)         3.718     8.614 r  GLOBAL_OUT_AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.614    GLOBAL_OUT_AN[0]
    W4                                                                r  GLOBAL_OUT_AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BC_DEC_0/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GLOBAL_OUT_AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.599ns  (logic 4.241ns (49.317%)  route 4.358ns (50.683%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE                         0.000     0.000 r  BC_DEC_0/cnt_dig_reg[1]/C
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  BC_DEC_0/cnt_dig_reg[1]/Q
                         net (fo=11, routed)          0.815     1.234    BC_DEC_0/Q[1]
    SLICE_X5Y21          LUT2 (Prop_lut2_I0_O)        0.299     1.533 r  BC_DEC_0/GLOBAL_OUT_AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.543     5.076    GLOBAL_OUT_AN_OBUF[1]
    V4                   OBUF (Prop_obuf_I_O)         3.523     8.599 r  GLOBAL_OUT_AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.599    GLOBAL_OUT_AN[1]
    V4                                                                r  GLOBAL_OUT_AN[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_0/state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_0/state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.227ns (74.765%)  route 0.077ns (25.235%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE                         0.000     0.000 r  FSM_0/state_reg[2]/C
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  FSM_0/state_reg[2]/Q
                         net (fo=9, routed)           0.077     0.205    FSM_0/state[2]
    SLICE_X4Y17          LUT4 (Prop_lut4_I2_O)        0.099     0.304 r  FSM_0/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.304    FSM_0/state[1]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  FSM_0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_0/state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.183ns (48.298%)  route 0.196ns (51.702%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE                         0.000     0.000 r  FSM_0/state_reg[0]/C
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_0/state_reg[0]/Q
                         net (fo=9, routed)           0.196     0.337    FSM_0/state[0]
    SLICE_X4Y17          LUT5 (Prop_lut5_I3_O)        0.042     0.379 r  FSM_0/state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.379    FSM_0/state[2]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  FSM_0/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_0/state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.704%)  route 0.196ns (51.296%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE                         0.000     0.000 r  FSM_0/state_reg[0]/C
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  FSM_0/state_reg[0]/Q
                         net (fo=9, routed)           0.196     0.337    FSM_0/state[0]
    SLICE_X4Y17          LUT4 (Prop_lut4_I2_O)        0.045     0.382 r  FSM_0/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.382    FSM_0/state[0]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  FSM_0/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEQ_DVR_0/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEQ_DVR_0/cnt_dig_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.183ns (47.879%)  route 0.199ns (52.121%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  SEQ_DVR_0/cnt_dig_reg[0]/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SEQ_DVR_0/cnt_dig_reg[0]/Q
                         net (fo=13, routed)          0.199     0.340    SEQ_DVR_0/cnt_dig[0]
    SLICE_X0Y17          LUT3 (Prop_lut3_I0_O)        0.042     0.382 r  SEQ_DVR_0/cnt_dig[2]_i_1/O
                         net (fo=1, routed)           0.000     0.382    SEQ_DVR_0/plusOp[2]
    SLICE_X0Y17          FDRE                                         r  SEQ_DVR_0/cnt_dig_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEQ_DVR_0/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEQ_DVR_0/cnt_dig_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.644%)  route 0.196ns (51.356%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  SEQ_DVR_0/cnt_dig_reg[0]/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  SEQ_DVR_0/cnt_dig_reg[0]/Q
                         net (fo=13, routed)          0.196     0.337    SEQ_DVR_0/cnt_dig[0]
    SLICE_X0Y17          LUT1 (Prop_lut1_I0_O)        0.045     0.382 r  SEQ_DVR_0/cnt_dig[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.382    SEQ_DVR_0/plusOp[0]
    SLICE_X0Y17          FDRE                                         r  SEQ_DVR_0/cnt_dig_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEQ_DVR_0/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEQ_DVR_0/cnt_dig_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.186ns (48.285%)  route 0.199ns (51.715%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  SEQ_DVR_0/cnt_dig_reg[0]/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SEQ_DVR_0/cnt_dig_reg[0]/Q
                         net (fo=13, routed)          0.199     0.340    SEQ_DVR_0/cnt_dig[0]
    SLICE_X0Y17          LUT2 (Prop_lut2_I1_O)        0.045     0.385 r  SEQ_DVR_0/cnt_dig[1]_i_1/O
                         net (fo=1, routed)           0.000     0.385    SEQ_DVR_0/plusOp[1]
    SLICE_X0Y17          FDRE                                         r  SEQ_DVR_0/cnt_dig_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BC_DEC_0/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BC_DEC_0/cnt_dig_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.183ns (46.245%)  route 0.213ns (53.755%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE                         0.000     0.000 r  BC_DEC_0/cnt_dig_reg[0]/C
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  BC_DEC_0/cnt_dig_reg[0]/Q
                         net (fo=12, routed)          0.213     0.354    BC_DEC_0/Q[0]
    SLICE_X5Y19          LUT2 (Prop_lut2_I0_O)        0.042     0.396 r  BC_DEC_0/cnt_dig[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.396    BC_DEC_0/cnt_dig[1]_i_1__0_n_0
    SLICE_X5Y19          FDRE                                         r  BC_DEC_0/cnt_dig_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BC_DEC_0/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BC_DEC_0/cnt_dig_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.186ns (46.650%)  route 0.213ns (53.350%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE                         0.000     0.000 r  BC_DEC_0/cnt_dig_reg[0]/C
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  BC_DEC_0/cnt_dig_reg[0]/Q
                         net (fo=12, routed)          0.213     0.354    BC_DEC_0/Q[0]
    SLICE_X5Y19          LUT1 (Prop_lut1_I0_O)        0.045     0.399 r  BC_DEC_0/cnt_dig[0]_i_1/O
                         net (fo=1, routed)           0.000     0.399    BC_DEC_0/cnt_dig[0]_i_1_n_0
    SLICE_X5Y19          FDRE                                         r  BC_DEC_0/cnt_dig_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEQ_DVR_0/cnt_dig_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GLOBAL_OUT_LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.905ns  (logic 1.436ns (75.346%)  route 0.470ns (24.654%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  SEQ_DVR_0/cnt_dig_reg[2]/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  SEQ_DVR_0/cnt_dig_reg[2]/Q
                         net (fo=10, routed)          0.145     0.273    SEQ_DVR_0/cnt_dig[2]
    SLICE_X0Y17          LUT3 (Prop_lut3_I2_O)        0.098     0.371 r  SEQ_DVR_0/GLOBAL_OUT_LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.325     0.696    GLOBAL_OUT_LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     1.905 r  GLOBAL_OUT_LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.905    GLOBAL_OUT_LED[4]
    W18                                                               r  GLOBAL_OUT_LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEQ_DVR_0/cnt_dig_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GLOBAL_OUT_LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.922ns  (logic 1.436ns (74.711%)  route 0.486ns (25.289%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  SEQ_DVR_0/cnt_dig_reg[2]/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  SEQ_DVR_0/cnt_dig_reg[2]/Q
                         net (fo=10, routed)          0.144     0.272    SEQ_DVR_0/cnt_dig[2]
    SLICE_X0Y17          LUT3 (Prop_lut3_I2_O)        0.098     0.370 r  SEQ_DVR_0/GLOBAL_OUT_LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.342     0.712    GLOBAL_OUT_LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     1.922 r  GLOBAL_OUT_LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.922    GLOBAL_OUT_LED[3]
    V19                                                               r  GLOBAL_OUT_LED[3] (OUT)
  -------------------------------------------------------------------    -------------------





