{"top":"global.resnet4_x",
"namespaces":{
  "commonlib":{
    "generators":{
      "MAD":{
        "typegen":"coreir.ternary",
        "genparams":{"width":"Int"}
      },
      "abs":{
        "typegen":"coreir.unary",
        "genparams":{"width":"Int"}
      },
      "absd":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "accumulation_register":{
        "typegen":"commonlib.accumulation_register_type",
        "genparams":{"iterations":"Int", "width":"Int"}
      },
      "bitopn":{
        "typegen":"commonlib.bitopN_type",
        "genparams":{"N":"Int", "operator":"String"}
      },
      "const_array":{
        "typegen":"coreir.constArrayTG",
        "genparams":{"type":"CoreIRType", "value":"Int"},
        "defaultgenargs":{"value":["Int",0]}
      },
      "counter":{
        "typegen":"commonlib.counter_type",
        "genparams":{"inc":"Int", "max":"Int", "min":"Int", "width":"Int"},
        "modules":[
          [{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]},{
              "type":["Record",[
                ["en","BitIn"],
                ["reset","BitIn"],
                ["out",["Array",32,"Bit"]],
                ["overflow","Bit"]
              ]],
              "instances":{
                "add":{
                  "genref":"coreir.add",
                  "genargs":{"width":["Int",32]}
                },
                "and$c0":{
                  "modref":"corebit.const",
                  "modargs":{"value":["Bool",false]}
                },
                "and$lut$lut":{
                  "genref":"cgralib.PE",
                  "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
                  "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
                },
                "count$c0":{
                  "genref":"coreir.const",
                  "genargs":{"width":["Int",32]},
                  "modargs":{"value":[["BitVector",32],"32'h00000000"]}
                },
                "count$clrMux":{
                  "genref":"coreir.mux",
                  "genargs":{"width":["Int",32]}
                },
                "count$enMux":{
                  "genref":"coreir.mux",
                  "genargs":{"width":["Int",32]}
                },
                "count$reg0":{
                  "genref":"coreir.reg",
                  "genargs":{"width":["Int",32]},
                  "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
                },
                "inc":{
                  "genref":"coreir.const",
                  "genargs":{"width":["Int",32]},
                  "modargs":{"value":[["BitVector",32],"32'h00000001"]}
                },
                "max":{
                  "genref":"coreir.const",
                  "genargs":{"width":["Int",32]},
                  "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
                },
                "resetOr$c0":{
                  "modref":"corebit.const",
                  "modargs":{"value":["Bool",false]}
                },
                "resetOr$lut$lut":{
                  "genref":"cgralib.PE",
                  "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
                  "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
                },
                "ult":{
                  "genref":"coreir.ult",
                  "genargs":{"width":["Int",32]}
                }
              },
              "connections":[
                ["count$reg0.out","add.in0"],
                ["inc.out","add.in1"],
                ["count$enMux.in1","add.out"],
                ["ult.in1","add.out"],
                ["and$lut$lut.bit.in.2","and$c0.out"],
                ["ult.out","and$lut$lut.bit.in.0"],
                ["self.en","and$lut$lut.bit.in.1"],
                ["resetOr$lut$lut.bit.in.0","and$lut$lut.bit.out"],
                ["self.overflow","and$lut$lut.bit.out"],
                ["count$clrMux.in1","count$c0.out"],
                ["count$enMux.out","count$clrMux.in0"],
                ["count$reg0.in","count$clrMux.out"],
                ["resetOr$lut$lut.bit.out","count$clrMux.sel"],
                ["count$reg0.out","count$enMux.in0"],
                ["self.en","count$enMux.sel"],
                ["self.out","count$reg0.out"],
                ["ult.in0","max.out"],
                ["resetOr$lut$lut.bit.in.2","resetOr$c0.out"],
                ["self.reset","resetOr$lut$lut.bit.in.1"]
              ]
            }]
        ]
      },
      "deserializer":{
        "typegen":"commonlib.deserializer_type",
        "genparams":{"rate":"Int", "width":"Int"}
      },
      "div":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "lutN":{
        "typegen":"commonlib.lutNType",
        "genparams":{"N":"Int"},
        "modules":[
          [{"N":["Int",3]},{
              "type":["Record",[
                ["in",["Array",3,"BitIn"]],
                ["out","Bit"]
              ]],
              "modparams":{"init":["BitVector",8]},
              "instances":{
                "lut":{
                  "genref":"cgralib.PE",
                  "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
                  "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"Arg","init"]}
                }
              },
              "connections":[
                ["self.in","lut.bit.in"],
                ["self.out","lut.bit.out"]
              ]
            }]
        ],
        "metadata":{"verilog":{"definition":"  assign out = init[in];","interface":["input [N-1:0] in","output out"],"parameters":["init"]}}
      },
      "mult_high":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "mult_middle":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "muxn":{
        "typegen":"commonlib.muxN_type",
        "genparams":{"N":"Int", "width":"Int"}
      },
      "opn":{
        "typegen":"commonlib.opN_type",
        "genparams":{"N":"Int", "operator":"String", "width":"Int"}
      },
      "reg_array":{
        "typegen":"coreir.regArrayTG",
        "genparams":{"has_clr":"Bool", "has_en":"Bool", "has_rst":"Bool", "init":"Int", "type":"CoreIRType"},
        "defaultgenargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "init":["Int",0]}
      },
      "reshape":{
        "typegen":"commonlib.reshape_type",
        "genparams":{"input_type":"CoreIRType", "output_type":"CoreIRType"}
      },
      "sclamp":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "serializer":{
        "typegen":"commonlib.serializer_type",
        "genparams":{"rate":"Int", "width":"Int"}
      },
      "smax":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "smin":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "transpose":{
        "typegen":"commonlib.transpose_type",
        "genparams":{"input_type":"CoreIRType"}
      },
      "transpose_reshape":{
        "typegen":"commonlib.reshape_type",
        "genparams":{"input_type":"CoreIRType", "output_type":"CoreIRType"}
      },
      "uclamp":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "umax":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "umin":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      }
    },
    "typegens":{
      "accumulation_register_type":[{"iterations":"Int", "width":"Int"},"implicit"],
      "bitopN_type":[{"N":"Int", "operator":"String"},"implicit"],
      "counter_type":[{"inc":"Int", "max":"Int", "min":"Int", "width":"Int"},"sparse",[
        [{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]},["Record",[["en","BitIn"],["reset","BitIn"],["out",["Array",32,"Bit"]],["overflow","Bit"]]]]
      ]],
      "deserializer_type":[{"rate":"Int", "width":"Int"},"implicit"],
      "lutNType":[{"N":"Int"},"sparse",[
        [{"N":["Int",3]},["Record",[["in",["Array",3,"BitIn"]],["out","Bit"]]]]
      ]],
      "muxN_type":[{"N":"Int", "width":"Int"},"implicit"],
      "opN_type":[{"N":"Int", "operator":"String", "width":"Int"},"implicit"],
      "reshape_type":[{"input_type":"CoreIRType", "output_type":"CoreIRType"},"implicit"],
      "serializer_type":[{"rate":"Int", "width":"Int"},"implicit"],
      "transpose_type":[{"input_type":"CoreIRType"},"implicit"]
    }
  },
  "global":{
    "modules":{
      "aff__U100":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U103":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U106":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U109":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000800"]}
          },
          "_U112":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U115":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U118":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000100"]}
          },
          "add_all__U120":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U121":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U122":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U123":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U124":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U125":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U102$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U105$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U108$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U111$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U114$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U117$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U119":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U101":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U104":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U107":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U110":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U113":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U116":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U102$reg0.in","_U103.out"],
          ["coeff_U105$reg0.in","_U106.out"],
          ["coeff_U108$reg0.in","_U109.out"],
          ["coeff_U111$reg0.in","_U112.out"],
          ["coeff_U114$reg0.in","_U115.out"],
          ["coeff_U117$reg0.in","_U118.out"],
          ["mul_d0__U101.out","add_all__U120.in0"],
          ["mul_d1__U104.out","add_all__U120.in1"],
          ["add_all__U121.in0","add_all__U120.out"],
          ["mul_d2__U107.out","add_all__U121.in1"],
          ["add_all__U122.in0","add_all__U121.out"],
          ["mul_d3__U110.out","add_all__U122.in1"],
          ["add_all__U123.in0","add_all__U122.out"],
          ["mul_d4__U113.out","add_all__U123.in1"],
          ["add_all__U124.in0","add_all__U123.out"],
          ["mul_d5__U116.out","add_all__U124.in1"],
          ["add_all__U125.in0","add_all__U124.out"],
          ["const_term_U119.out","add_all__U125.in1"],
          ["self.out","add_all__U125.out"],
          ["self.clk","coeff_U102$reg0.clk"],
          ["mul_d0__U101.in0","coeff_U102$reg0.out"],
          ["self.clk","coeff_U105$reg0.clk"],
          ["mul_d1__U104.in0","coeff_U105$reg0.out"],
          ["self.clk","coeff_U108$reg0.clk"],
          ["mul_d2__U107.in0","coeff_U108$reg0.out"],
          ["self.clk","coeff_U111$reg0.clk"],
          ["mul_d3__U110.in0","coeff_U111$reg0.out"],
          ["self.clk","coeff_U114$reg0.clk"],
          ["mul_d4__U113.in0","coeff_U114$reg0.out"],
          ["self.clk","coeff_U117$reg0.clk"],
          ["mul_d5__U116.in0","coeff_U117$reg0.out"],
          ["self.d.0","mul_d0__U101.in1"],
          ["self.d.1","mul_d1__U104.in1"],
          ["self.d.2","mul_d2__U107.in1"],
          ["self.d.3","mul_d3__U110.in1"],
          ["self.d.4","mul_d4__U113.in1"],
          ["self.d.5","mul_d5__U116.in1"]
        ]
      },
      "aff__U193":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",5,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U196":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U199":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000c00"]}
          },
          "_U202":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000400"]}
          },
          "_U205":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U208":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U210":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U211":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U212":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U213":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U214":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U195$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U198$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U201$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U204$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U207$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U209":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U194":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U197":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U200":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U203":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U206":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U195$reg0.in","_U196.out"],
          ["coeff_U198$reg0.in","_U199.out"],
          ["coeff_U201$reg0.in","_U202.out"],
          ["coeff_U204$reg0.in","_U205.out"],
          ["coeff_U207$reg0.in","_U208.out"],
          ["mul_d0__U194.out","add_all__U210.in0"],
          ["mul_d1__U197.out","add_all__U210.in1"],
          ["add_all__U211.in0","add_all__U210.out"],
          ["mul_d2__U200.out","add_all__U211.in1"],
          ["add_all__U212.in0","add_all__U211.out"],
          ["mul_d3__U203.out","add_all__U212.in1"],
          ["add_all__U213.in0","add_all__U212.out"],
          ["mul_d4__U206.out","add_all__U213.in1"],
          ["add_all__U214.in0","add_all__U213.out"],
          ["const_term_U209.out","add_all__U214.in1"],
          ["self.out","add_all__U214.out"],
          ["self.clk","coeff_U195$reg0.clk"],
          ["mul_d0__U194.in0","coeff_U195$reg0.out"],
          ["self.clk","coeff_U198$reg0.clk"],
          ["mul_d1__U197.in0","coeff_U198$reg0.out"],
          ["self.clk","coeff_U201$reg0.clk"],
          ["mul_d2__U200.in0","coeff_U201$reg0.out"],
          ["self.clk","coeff_U204$reg0.clk"],
          ["mul_d3__U203.in0","coeff_U204$reg0.out"],
          ["self.clk","coeff_U207$reg0.clk"],
          ["mul_d4__U206.in0","coeff_U207$reg0.out"],
          ["self.d.0","mul_d0__U194.in1"],
          ["self.d.1","mul_d1__U197.in1"],
          ["self.d.2","mul_d2__U200.in1"],
          ["self.d.3","mul_d3__U203.in1"],
          ["self.d.4","mul_d4__U206.in1"]
        ]
      },
      "aff__U228":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",5,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U231":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U234":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U237":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "_U240":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000009"]}
          },
          "_U243":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000240"]}
          },
          "add_all__U245":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U246":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U247":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U248":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U249":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U230$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U233$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U236$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U239$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U242$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U244":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U229":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U232":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U235":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U238":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U241":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U230$reg0.in","_U231.out"],
          ["coeff_U233$reg0.in","_U234.out"],
          ["coeff_U236$reg0.in","_U237.out"],
          ["coeff_U239$reg0.in","_U240.out"],
          ["coeff_U242$reg0.in","_U243.out"],
          ["mul_d0__U229.out","add_all__U245.in0"],
          ["mul_d1__U232.out","add_all__U245.in1"],
          ["add_all__U246.in0","add_all__U245.out"],
          ["mul_d2__U235.out","add_all__U246.in1"],
          ["add_all__U247.in0","add_all__U246.out"],
          ["mul_d3__U238.out","add_all__U247.in1"],
          ["add_all__U248.in0","add_all__U247.out"],
          ["mul_d4__U241.out","add_all__U248.in1"],
          ["add_all__U249.in0","add_all__U248.out"],
          ["const_term_U244.out","add_all__U249.in1"],
          ["self.out","add_all__U249.out"],
          ["self.clk","coeff_U230$reg0.clk"],
          ["mul_d0__U229.in0","coeff_U230$reg0.out"],
          ["self.clk","coeff_U233$reg0.clk"],
          ["mul_d1__U232.in0","coeff_U233$reg0.out"],
          ["self.clk","coeff_U236$reg0.clk"],
          ["mul_d2__U235.in0","coeff_U236$reg0.out"],
          ["self.clk","coeff_U239$reg0.clk"],
          ["mul_d3__U238.in0","coeff_U239$reg0.out"],
          ["self.clk","coeff_U242$reg0.clk"],
          ["mul_d4__U241.in0","coeff_U242$reg0.out"],
          ["self.d.0","mul_d0__U229.in1"],
          ["self.d.1","mul_d1__U232.in1"],
          ["self.d.2","mul_d2__U235.in1"],
          ["self.d.3","mul_d3__U238.in1"],
          ["self.d.4","mul_d4__U241.in1"]
        ]
      },
      "aff__U252":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",8,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U255":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U258":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003f10"]}
          },
          "_U261":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001f88"]}
          },
          "_U264":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000300"]}
          },
          "_U267":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000100"]}
          },
          "_U270":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "_U273":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U276":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U278":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U279":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U280":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U281":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U282":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U283":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U284":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U285":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U254$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U257$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U260$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U263$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U266$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U269$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U272$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U275$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U277":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000023ff"]}
          },
          "mul_d0__U253":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U256":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U259":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U262":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U265":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U268":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U271":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d7__U274":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U254$reg0.in","_U255.out"],
          ["coeff_U257$reg0.in","_U258.out"],
          ["coeff_U260$reg0.in","_U261.out"],
          ["coeff_U263$reg0.in","_U264.out"],
          ["coeff_U266$reg0.in","_U267.out"],
          ["coeff_U269$reg0.in","_U270.out"],
          ["coeff_U272$reg0.in","_U273.out"],
          ["coeff_U275$reg0.in","_U276.out"],
          ["mul_d0__U253.out","add_all__U278.in0"],
          ["mul_d1__U256.out","add_all__U278.in1"],
          ["add_all__U279.in0","add_all__U278.out"],
          ["mul_d2__U259.out","add_all__U279.in1"],
          ["add_all__U280.in0","add_all__U279.out"],
          ["mul_d3__U262.out","add_all__U280.in1"],
          ["add_all__U281.in0","add_all__U280.out"],
          ["mul_d4__U265.out","add_all__U281.in1"],
          ["add_all__U282.in0","add_all__U281.out"],
          ["mul_d5__U268.out","add_all__U282.in1"],
          ["add_all__U283.in0","add_all__U282.out"],
          ["mul_d6__U271.out","add_all__U283.in1"],
          ["add_all__U284.in0","add_all__U283.out"],
          ["mul_d7__U274.out","add_all__U284.in1"],
          ["add_all__U285.in0","add_all__U284.out"],
          ["const_term_U277.out","add_all__U285.in1"],
          ["self.out","add_all__U285.out"],
          ["self.clk","coeff_U254$reg0.clk"],
          ["mul_d0__U253.in0","coeff_U254$reg0.out"],
          ["self.clk","coeff_U257$reg0.clk"],
          ["mul_d1__U256.in0","coeff_U257$reg0.out"],
          ["self.clk","coeff_U260$reg0.clk"],
          ["mul_d2__U259.in0","coeff_U260$reg0.out"],
          ["self.clk","coeff_U263$reg0.clk"],
          ["mul_d3__U262.in0","coeff_U263$reg0.out"],
          ["self.clk","coeff_U266$reg0.clk"],
          ["mul_d4__U265.in0","coeff_U266$reg0.out"],
          ["self.clk","coeff_U269$reg0.clk"],
          ["mul_d5__U268.in0","coeff_U269$reg0.out"],
          ["self.clk","coeff_U272$reg0.clk"],
          ["mul_d6__U271.in0","coeff_U272$reg0.out"],
          ["self.clk","coeff_U275$reg0.clk"],
          ["mul_d7__U274.in0","coeff_U275$reg0.out"],
          ["self.d.0","mul_d0__U253.in1"],
          ["self.d.1","mul_d1__U256.in1"],
          ["self.d.2","mul_d2__U259.in1"],
          ["self.d.3","mul_d3__U262.in1"],
          ["self.d.4","mul_d4__U265.in1"],
          ["self.d.5","mul_d5__U268.in1"],
          ["self.d.6","mul_d6__U271.in1"],
          ["self.d.7","mul_d7__U274.in1"]
        ]
      },
      "aff__U317":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",8,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U320":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U323":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000120"]}
          },
          "_U326":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001200"]}
          },
          "_U329":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U332":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "_U335":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000048"]}
          },
          "_U338":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000009"]}
          },
          "_U341":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000240"]}
          },
          "add_all__U343":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U344":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U345":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U346":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U347":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U348":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U349":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U350":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U319$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U322$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U325$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U328$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U331$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U334$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U337$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U340$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U342":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U318":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U321":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U324":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U327":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U330":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U333":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U336":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d7__U339":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U319$reg0.in","_U320.out"],
          ["coeff_U322$reg0.in","_U323.out"],
          ["coeff_U325$reg0.in","_U326.out"],
          ["coeff_U328$reg0.in","_U329.out"],
          ["coeff_U331$reg0.in","_U332.out"],
          ["coeff_U334$reg0.in","_U335.out"],
          ["coeff_U337$reg0.in","_U338.out"],
          ["coeff_U340$reg0.in","_U341.out"],
          ["mul_d0__U318.out","add_all__U343.in0"],
          ["mul_d1__U321.out","add_all__U343.in1"],
          ["add_all__U344.in0","add_all__U343.out"],
          ["mul_d2__U324.out","add_all__U344.in1"],
          ["add_all__U345.in0","add_all__U344.out"],
          ["mul_d3__U327.out","add_all__U345.in1"],
          ["add_all__U346.in0","add_all__U345.out"],
          ["mul_d4__U330.out","add_all__U346.in1"],
          ["add_all__U347.in0","add_all__U346.out"],
          ["mul_d5__U333.out","add_all__U347.in1"],
          ["add_all__U348.in0","add_all__U347.out"],
          ["mul_d6__U336.out","add_all__U348.in1"],
          ["add_all__U349.in0","add_all__U348.out"],
          ["mul_d7__U339.out","add_all__U349.in1"],
          ["add_all__U350.in0","add_all__U349.out"],
          ["const_term_U342.out","add_all__U350.in1"],
          ["self.out","add_all__U350.out"],
          ["self.clk","coeff_U319$reg0.clk"],
          ["mul_d0__U318.in0","coeff_U319$reg0.out"],
          ["self.clk","coeff_U322$reg0.clk"],
          ["mul_d1__U321.in0","coeff_U322$reg0.out"],
          ["self.clk","coeff_U325$reg0.clk"],
          ["mul_d2__U324.in0","coeff_U325$reg0.out"],
          ["self.clk","coeff_U328$reg0.clk"],
          ["mul_d3__U327.in0","coeff_U328$reg0.out"],
          ["self.clk","coeff_U331$reg0.clk"],
          ["mul_d4__U330.in0","coeff_U331$reg0.out"],
          ["self.clk","coeff_U334$reg0.clk"],
          ["mul_d5__U333.in0","coeff_U334$reg0.out"],
          ["self.clk","coeff_U337$reg0.clk"],
          ["mul_d6__U336.in0","coeff_U337$reg0.out"],
          ["self.clk","coeff_U340$reg0.clk"],
          ["mul_d7__U339.in0","coeff_U340$reg0.out"],
          ["self.d.0","mul_d0__U318.in1"],
          ["self.d.1","mul_d1__U321.in1"],
          ["self.d.2","mul_d2__U324.in1"],
          ["self.d.3","mul_d3__U327.in1"],
          ["self.d.4","mul_d4__U330.in1"],
          ["self.d.5","mul_d5__U333.in1"],
          ["self.d.6","mul_d6__U336.in1"],
          ["self.d.7","mul_d7__U339.in1"]
        ]
      },
      "aff__U36":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U39":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U42":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U45":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U48":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000100"]}
          },
          "add_all__U50":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U51":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U52":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U53":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U38$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U41$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U44$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U47$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U49":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U37":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U40":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U43":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U46":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U38$reg0.in","_U39.out"],
          ["coeff_U41$reg0.in","_U42.out"],
          ["coeff_U44$reg0.in","_U45.out"],
          ["coeff_U47$reg0.in","_U48.out"],
          ["mul_d0__U37.out","add_all__U50.in0"],
          ["mul_d1__U40.out","add_all__U50.in1"],
          ["add_all__U51.in0","add_all__U50.out"],
          ["mul_d2__U43.out","add_all__U51.in1"],
          ["add_all__U52.in0","add_all__U51.out"],
          ["mul_d3__U46.out","add_all__U52.in1"],
          ["add_all__U53.in0","add_all__U52.out"],
          ["const_term_U49.out","add_all__U53.in1"],
          ["self.out","add_all__U53.out"],
          ["self.clk","coeff_U38$reg0.clk"],
          ["mul_d0__U37.in0","coeff_U38$reg0.out"],
          ["self.clk","coeff_U41$reg0.clk"],
          ["mul_d1__U40.in0","coeff_U41$reg0.out"],
          ["self.clk","coeff_U44$reg0.clk"],
          ["mul_d2__U43.in0","coeff_U44$reg0.out"],
          ["self.clk","coeff_U47$reg0.clk"],
          ["mul_d3__U46.in0","coeff_U47$reg0.out"],
          ["self.d.0","mul_d0__U37.in1"],
          ["self.d.1","mul_d1__U40.in1"],
          ["self.d.2","mul_d2__U43.in1"],
          ["self.d.3","mul_d3__U46.in1"]
        ]
      },
      "aff__U362":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U365":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U368":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003f10"]}
          },
          "_U371":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000001c0"]}
          },
          "_U374":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000020"]}
          },
          "_U377":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U380":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U382":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U383":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U384":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U385":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U386":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U387":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U364$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U367$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U370$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U373$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U376$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U379$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U381":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00006c08"]}
          },
          "mul_d0__U363":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U366":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U369":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U372":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U375":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U378":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U364$reg0.in","_U365.out"],
          ["coeff_U367$reg0.in","_U368.out"],
          ["coeff_U370$reg0.in","_U371.out"],
          ["coeff_U373$reg0.in","_U374.out"],
          ["coeff_U376$reg0.in","_U377.out"],
          ["coeff_U379$reg0.in","_U380.out"],
          ["mul_d0__U363.out","add_all__U382.in0"],
          ["mul_d1__U366.out","add_all__U382.in1"],
          ["add_all__U383.in0","add_all__U382.out"],
          ["mul_d2__U369.out","add_all__U383.in1"],
          ["add_all__U384.in0","add_all__U383.out"],
          ["mul_d3__U372.out","add_all__U384.in1"],
          ["add_all__U385.in0","add_all__U384.out"],
          ["mul_d4__U375.out","add_all__U385.in1"],
          ["add_all__U386.in0","add_all__U385.out"],
          ["mul_d5__U378.out","add_all__U386.in1"],
          ["add_all__U387.in0","add_all__U386.out"],
          ["const_term_U381.out","add_all__U387.in1"],
          ["self.out","add_all__U387.out"],
          ["self.clk","coeff_U364$reg0.clk"],
          ["mul_d0__U363.in0","coeff_U364$reg0.out"],
          ["self.clk","coeff_U367$reg0.clk"],
          ["mul_d1__U366.in0","coeff_U367$reg0.out"],
          ["self.clk","coeff_U370$reg0.clk"],
          ["mul_d2__U369.in0","coeff_U370$reg0.out"],
          ["self.clk","coeff_U373$reg0.clk"],
          ["mul_d3__U372.in0","coeff_U373$reg0.out"],
          ["self.clk","coeff_U376$reg0.clk"],
          ["mul_d4__U375.in0","coeff_U376$reg0.out"],
          ["self.clk","coeff_U379$reg0.clk"],
          ["mul_d5__U378.in0","coeff_U379$reg0.out"],
          ["self.d.0","mul_d0__U363.in1"],
          ["self.d.1","mul_d1__U366.in1"],
          ["self.d.2","mul_d2__U369.in1"],
          ["self.d.3","mul_d3__U372.in1"],
          ["self.d.4","mul_d4__U375.in1"],
          ["self.d.5","mul_d5__U378.in1"]
        ]
      },
      "aff__U406":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U409":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U412":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001880"]}
          },
          "_U415":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U418":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000e"]}
          },
          "_U421":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000620"]}
          },
          "_U424":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000c4"]}
          },
          "add_all__U426":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U427":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U428":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U429":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U430":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U431":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U408$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U411$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U414$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U417$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U420$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U423$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U425":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U407":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U410":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U413":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U416":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U419":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U422":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U408$reg0.in","_U409.out"],
          ["coeff_U411$reg0.in","_U412.out"],
          ["coeff_U414$reg0.in","_U415.out"],
          ["coeff_U417$reg0.in","_U418.out"],
          ["coeff_U420$reg0.in","_U421.out"],
          ["coeff_U423$reg0.in","_U424.out"],
          ["mul_d0__U407.out","add_all__U426.in0"],
          ["mul_d1__U410.out","add_all__U426.in1"],
          ["add_all__U427.in0","add_all__U426.out"],
          ["mul_d2__U413.out","add_all__U427.in1"],
          ["add_all__U428.in0","add_all__U427.out"],
          ["mul_d3__U416.out","add_all__U428.in1"],
          ["add_all__U429.in0","add_all__U428.out"],
          ["mul_d4__U419.out","add_all__U429.in1"],
          ["add_all__U430.in0","add_all__U429.out"],
          ["mul_d5__U422.out","add_all__U430.in1"],
          ["add_all__U431.in0","add_all__U430.out"],
          ["const_term_U425.out","add_all__U431.in1"],
          ["self.out","add_all__U431.out"],
          ["self.clk","coeff_U408$reg0.clk"],
          ["mul_d0__U407.in0","coeff_U408$reg0.out"],
          ["self.clk","coeff_U411$reg0.clk"],
          ["mul_d1__U410.in0","coeff_U411$reg0.out"],
          ["self.clk","coeff_U414$reg0.clk"],
          ["mul_d2__U413.in0","coeff_U414$reg0.out"],
          ["self.clk","coeff_U417$reg0.clk"],
          ["mul_d3__U416.in0","coeff_U417$reg0.out"],
          ["self.clk","coeff_U420$reg0.clk"],
          ["mul_d4__U419.in0","coeff_U420$reg0.out"],
          ["self.clk","coeff_U423$reg0.clk"],
          ["mul_d5__U422.in0","coeff_U423$reg0.out"],
          ["self.d.0","mul_d0__U407.in1"],
          ["self.d.1","mul_d1__U410.in1"],
          ["self.d.2","mul_d2__U413.in1"],
          ["self.d.3","mul_d3__U416.in1"],
          ["self.d.4","mul_d4__U419.in1"],
          ["self.d.5","mul_d5__U422.in1"]
        ]
      },
      "aff__U434":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U437":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U440":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000e00"]}
          },
          "_U443":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000100"]}
          },
          "_U446":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U448":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U449":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U450":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U451":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U436$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U439$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U442$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U445$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U447":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000c397"]}
          },
          "mul_d0__U435":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U438":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U441":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U444":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U436$reg0.in","_U437.out"],
          ["coeff_U439$reg0.in","_U440.out"],
          ["coeff_U442$reg0.in","_U443.out"],
          ["coeff_U445$reg0.in","_U446.out"],
          ["mul_d0__U435.out","add_all__U448.in0"],
          ["mul_d1__U438.out","add_all__U448.in1"],
          ["add_all__U449.in0","add_all__U448.out"],
          ["mul_d2__U441.out","add_all__U449.in1"],
          ["add_all__U450.in0","add_all__U449.out"],
          ["mul_d3__U444.out","add_all__U450.in1"],
          ["add_all__U451.in0","add_all__U450.out"],
          ["const_term_U447.out","add_all__U451.in1"],
          ["self.out","add_all__U451.out"],
          ["self.clk","coeff_U436$reg0.clk"],
          ["mul_d0__U435.in0","coeff_U436$reg0.out"],
          ["self.clk","coeff_U439$reg0.clk"],
          ["mul_d1__U438.in0","coeff_U439$reg0.out"],
          ["self.clk","coeff_U442$reg0.clk"],
          ["mul_d2__U441.in0","coeff_U442$reg0.out"],
          ["self.clk","coeff_U445$reg0.clk"],
          ["mul_d3__U444.in0","coeff_U445$reg0.out"],
          ["self.d.0","mul_d0__U435.in1"],
          ["self.d.1","mul_d1__U438.in1"],
          ["self.d.2","mul_d2__U441.in1"],
          ["self.d.3","mul_d3__U444.in1"]
        ]
      },
      "aff__U461":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U464":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U467":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U470":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000e"]}
          },
          "_U473":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000c4"]}
          },
          "add_all__U475":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U476":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U477":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U478":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U463$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U466$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U469$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U472$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U474":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U462":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U465":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U468":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U471":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U463$reg0.in","_U464.out"],
          ["coeff_U466$reg0.in","_U467.out"],
          ["coeff_U469$reg0.in","_U470.out"],
          ["coeff_U472$reg0.in","_U473.out"],
          ["mul_d0__U462.out","add_all__U475.in0"],
          ["mul_d1__U465.out","add_all__U475.in1"],
          ["add_all__U476.in0","add_all__U475.out"],
          ["mul_d2__U468.out","add_all__U476.in1"],
          ["add_all__U477.in0","add_all__U476.out"],
          ["mul_d3__U471.out","add_all__U477.in1"],
          ["add_all__U478.in0","add_all__U477.out"],
          ["const_term_U474.out","add_all__U478.in1"],
          ["self.out","add_all__U478.out"],
          ["self.clk","coeff_U463$reg0.clk"],
          ["mul_d0__U462.in0","coeff_U463$reg0.out"],
          ["self.clk","coeff_U466$reg0.clk"],
          ["mul_d1__U465.in0","coeff_U466$reg0.out"],
          ["self.clk","coeff_U469$reg0.clk"],
          ["mul_d2__U468.in0","coeff_U469$reg0.out"],
          ["self.clk","coeff_U472$reg0.clk"],
          ["mul_d3__U471.in0","coeff_U472$reg0.out"],
          ["self.d.0","mul_d0__U462.in1"],
          ["self.d.1","mul_d1__U465.in1"],
          ["self.d.2","mul_d2__U468.in1"],
          ["self.d.3","mul_d3__U471.in1"]
        ]
      },
      "aff__U56":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U59":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U62":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003f10"]}
          },
          "_U65":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001f88"]}
          },
          "_U68":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000080"]}
          },
          "_U71":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U74":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U76":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U77":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U78":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U79":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U80":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U81":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U58$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U61$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U64$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U67$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U70$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U73$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U75":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000023ff"]}
          },
          "mul_d0__U57":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U60":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U63":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U66":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U69":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U72":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U58$reg0.in","_U59.out"],
          ["coeff_U61$reg0.in","_U62.out"],
          ["coeff_U64$reg0.in","_U65.out"],
          ["coeff_U67$reg0.in","_U68.out"],
          ["coeff_U70$reg0.in","_U71.out"],
          ["coeff_U73$reg0.in","_U74.out"],
          ["mul_d0__U57.out","add_all__U76.in0"],
          ["mul_d1__U60.out","add_all__U76.in1"],
          ["add_all__U77.in0","add_all__U76.out"],
          ["mul_d2__U63.out","add_all__U77.in1"],
          ["add_all__U78.in0","add_all__U77.out"],
          ["mul_d3__U66.out","add_all__U78.in1"],
          ["add_all__U79.in0","add_all__U78.out"],
          ["mul_d4__U69.out","add_all__U79.in1"],
          ["add_all__U80.in0","add_all__U79.out"],
          ["mul_d5__U72.out","add_all__U80.in1"],
          ["add_all__U81.in0","add_all__U80.out"],
          ["const_term_U75.out","add_all__U81.in1"],
          ["self.out","add_all__U81.out"],
          ["self.clk","coeff_U58$reg0.clk"],
          ["mul_d0__U57.in0","coeff_U58$reg0.out"],
          ["self.clk","coeff_U61$reg0.clk"],
          ["mul_d1__U60.in0","coeff_U61$reg0.out"],
          ["self.clk","coeff_U64$reg0.clk"],
          ["mul_d2__U63.in0","coeff_U64$reg0.out"],
          ["self.clk","coeff_U67$reg0.clk"],
          ["mul_d3__U66.in0","coeff_U67$reg0.out"],
          ["self.clk","coeff_U70$reg0.clk"],
          ["mul_d4__U69.in0","coeff_U70$reg0.out"],
          ["self.clk","coeff_U73$reg0.clk"],
          ["mul_d5__U72.in0","coeff_U73$reg0.out"],
          ["self.d.0","mul_d0__U57.in1"],
          ["self.d.1","mul_d1__U60.in1"],
          ["self.d.2","mul_d2__U63.in1"],
          ["self.d.3","mul_d3__U66.in1"],
          ["self.d.4","mul_d4__U69.in1"],
          ["self.d.5","mul_d5__U72.in1"]
        ]
      },
      "aff__U9":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U12":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U15":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000100"]}
          },
          "_U18":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U21":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U23":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U24":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U25":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U26":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U11$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U14$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U17$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U20$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U22":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U10":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U13":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U16":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U19":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U11$reg0.in","_U12.out"],
          ["coeff_U14$reg0.in","_U15.out"],
          ["coeff_U17$reg0.in","_U18.out"],
          ["coeff_U20$reg0.in","_U21.out"],
          ["mul_d0__U10.out","add_all__U23.in0"],
          ["mul_d1__U13.out","add_all__U23.in1"],
          ["add_all__U24.in0","add_all__U23.out"],
          ["mul_d2__U16.out","add_all__U24.in1"],
          ["add_all__U25.in0","add_all__U24.out"],
          ["mul_d3__U19.out","add_all__U25.in1"],
          ["add_all__U26.in0","add_all__U25.out"],
          ["const_term_U22.out","add_all__U26.in1"],
          ["self.out","add_all__U26.out"],
          ["self.clk","coeff_U11$reg0.clk"],
          ["mul_d0__U10.in0","coeff_U11$reg0.out"],
          ["self.clk","coeff_U14$reg0.clk"],
          ["mul_d1__U13.in0","coeff_U14$reg0.out"],
          ["self.clk","coeff_U17$reg0.clk"],
          ["mul_d2__U16.in0","coeff_U17$reg0.out"],
          ["self.clk","coeff_U20$reg0.clk"],
          ["mul_d3__U19.in0","coeff_U20$reg0.out"],
          ["self.d.0","mul_d0__U10.in1"],
          ["self.d.1","mul_d1__U13.in1"],
          ["self.d.2","mul_d2__U16.in1"],
          ["self.d.3","mul_d3__U19.in1"]
        ]
      },
      "affine_controller__U192":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U215":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2151":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2152":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2153":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2154":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U216":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U196":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U199":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000c00"]}
          },
          "affine_func$_U202":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000400"]}
          },
          "affine_func$_U205":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "affine_func$_U208":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "affine_func$add_all__U210":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U211":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U212":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U213":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U214":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$coeff_U195$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U198$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U201$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U204$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U207$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$const_term_U209":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$mul_d0__U194":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d1__U197":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d2__U200":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d3__U203":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d4__U206":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$add":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$count$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",32]}
          },
          "d_0_am__U217$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U217$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U218$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U218$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U219$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U219$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U220$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U220$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U221$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U221$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U222$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U222$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U223$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U223$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U224$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U224$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_am__U225$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U225$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U226$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_3_am__U226$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000003f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true5_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true6_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U215.out"],
          ["d_1_inc.in1","_U2151.out"],
          ["d_2_inc.in1","_U2152.out"],
          ["d_3_inc.in1","_U2153.out"],
          ["d_4_inc.in1","_U2154.out"],
          ["cmp_time.in1","_U216.out"],
          ["affine_func$coeff_U195$reg0.in","affine_func$_U196.out"],
          ["affine_func$coeff_U198$reg0.in","affine_func$_U199.out"],
          ["affine_func$coeff_U201$reg0.in","affine_func$_U202.out"],
          ["affine_func$coeff_U204$reg0.in","affine_func$_U205.out"],
          ["affine_func$coeff_U207$reg0.in","affine_func$_U208.out"],
          ["affine_func$mul_d0__U194.out","affine_func$add_all__U210.in0"],
          ["affine_func$mul_d1__U197.out","affine_func$add_all__U210.in1"],
          ["affine_func$add_all__U211.in0","affine_func$add_all__U210.out"],
          ["affine_func$mul_d2__U200.out","affine_func$add_all__U211.in1"],
          ["affine_func$add_all__U212.in0","affine_func$add_all__U211.out"],
          ["affine_func$mul_d3__U203.out","affine_func$add_all__U212.in1"],
          ["affine_func$add_all__U213.in0","affine_func$add_all__U212.out"],
          ["affine_func$mul_d4__U206.out","affine_func$add_all__U213.in1"],
          ["affine_func$add_all__U214.in0","affine_func$add_all__U213.out"],
          ["affine_func$const_term_U209.out","affine_func$add_all__U214.in1"],
          ["time_diff.in0","affine_func$add_all__U214.out"],
          ["self.clk","affine_func$coeff_U195$reg0.clk"],
          ["affine_func$mul_d0__U194.in0","affine_func$coeff_U195$reg0.out"],
          ["self.clk","affine_func$coeff_U198$reg0.clk"],
          ["affine_func$mul_d1__U197.in0","affine_func$coeff_U198$reg0.out"],
          ["self.clk","affine_func$coeff_U201$reg0.clk"],
          ["affine_func$mul_d2__U200.in0","affine_func$coeff_U201$reg0.out"],
          ["self.clk","affine_func$coeff_U204$reg0.clk"],
          ["affine_func$mul_d3__U203.in0","affine_func$coeff_U204$reg0.out"],
          ["self.clk","affine_func$coeff_U207$reg0.clk"],
          ["affine_func$mul_d4__U206.in0","affine_func$coeff_U207$reg0.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U194.in1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U197.in1"],
          ["d_2_reg$reg0.out","affine_func$mul_d2__U200.in1"],
          ["d_3_reg$reg0.out","affine_func$mul_d3__U203.in1"],
          ["d_4_reg$reg0.out","affine_func$mul_d4__U206.in1"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg$enMux.sel","cmp_time.out"],
          ["d_1_reg$enMux.sel","cmp_time.out"],
          ["d_2_reg$enMux.sel","cmp_time.out"],
          ["d_3_reg$enMux.sel","cmp_time.out"],
          ["d_4_reg$enMux.sel","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["cycle_time$count$reg0.out","cycle_time$add.in0"],
          ["cycle_time$inc.out","cycle_time$add.in1"],
          ["cycle_time$count$enMux.in1","cycle_time$add.out"],
          ["cycle_time$ult.in1","cycle_time$add.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true6_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux.in1","cycle_time$count$c0.out"],
          ["cycle_time$count$enMux.out","cycle_time$count$clrMux.in0"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux.sel"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux.in0"],
          ["true5_lutcnst.bit.out","cycle_time$count$enMux.sel"],
          ["time_diff.in1","cycle_time$count$reg0.out"],
          ["cycle_time$ult.in0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U217$lut$lut.bit.in.2","d_0_am__U217$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U217$lut$lut.bit.in.0"],
          ["d_1_at_max.out","d_0_am__U217$lut$lut.bit.in.1"],
          ["d_0_am__U218$lut$lut.bit.in.0","d_0_am__U217$lut$lut.bit.out"],
          ["d_0_am__U218$lut$lut.bit.in.2","d_0_am__U218$c0_lutcnst.bit.out"],
          ["d_2_at_max.out","d_0_am__U218$lut$lut.bit.in.1"],
          ["d_0_am__U219$lut$lut.bit.in.0","d_0_am__U218$lut$lut.bit.out"],
          ["d_0_am__U219$lut$lut.bit.in.2","d_0_am__U219$c0_lutcnst.bit.out"],
          ["d_3_at_max.out","d_0_am__U219$lut$lut.bit.in.1"],
          ["d_0_am__U220$lut$lut.bit.in.0","d_0_am__U219$lut$lut.bit.out"],
          ["d_0_am__U220$lut$lut.bit.in.2","d_0_am__U220$c0_lutcnst.bit.out"],
          ["d_4_at_max.out","d_0_am__U220$lut$lut.bit.in.1"],
          ["d_0_next_value.sel","d_0_am__U220$lut$lut.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg$reg0.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg$reg0.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg$enMux.in1","d_0_next_value.out"],
          ["d_0_reg$clrMux.in1","d_0_reg$c0.out"],
          ["d_0_reg$enMux.out","d_0_reg$clrMux.in0"],
          ["d_0_reg$reg0.in","d_0_reg$clrMux.out"],
          ["self.rst_n","d_0_reg$clrMux.sel"],
          ["d_0_reg$reg0.out","d_0_reg$enMux.in0"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_am__U221$lut$lut.bit.in.2","d_1_am__U221$c0_lutcnst.bit.out"],
          ["true2_lutcnst.bit.out","d_1_am__U221$lut$lut.bit.in.0"],
          ["d_2_at_max.out","d_1_am__U221$lut$lut.bit.in.1"],
          ["d_1_am__U222$lut$lut.bit.in.0","d_1_am__U221$lut$lut.bit.out"],
          ["d_1_am__U222$lut$lut.bit.in.2","d_1_am__U222$c0_lutcnst.bit.out"],
          ["d_3_at_max.out","d_1_am__U222$lut$lut.bit.in.1"],
          ["d_1_am__U223$lut$lut.bit.in.0","d_1_am__U222$lut$lut.bit.out"],
          ["d_1_am__U223$lut$lut.bit.in.2","d_1_am__U223$c0_lutcnst.bit.out"],
          ["d_4_at_max.out","d_1_am__U223$lut$lut.bit.in.1"],
          ["d_1_next_value.sel","d_1_am__U223$lut$lut.bit.out"],
          ["d_1_reg$reg0.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg$reg0.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg$reg0.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg$enMux.in1","d_1_next_value.out"],
          ["d_1_reg$clrMux.in1","d_1_reg$c0.out"],
          ["d_1_reg$enMux.out","d_1_reg$clrMux.in0"],
          ["d_1_reg$reg0.in","d_1_reg$clrMux.out"],
          ["self.rst_n","d_1_reg$clrMux.sel"],
          ["d_1_reg$reg0.out","d_1_reg$enMux.in0"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"],
          ["d_2_am__U224$lut$lut.bit.in.2","d_2_am__U224$c0_lutcnst.bit.out"],
          ["true3_lutcnst.bit.out","d_2_am__U224$lut$lut.bit.in.0"],
          ["d_3_at_max.out","d_2_am__U224$lut$lut.bit.in.1"],
          ["d_2_am__U225$lut$lut.bit.in.0","d_2_am__U224$lut$lut.bit.out"],
          ["d_2_am__U225$lut$lut.bit.in.2","d_2_am__U225$c0_lutcnst.bit.out"],
          ["d_4_at_max.out","d_2_am__U225$lut$lut.bit.in.1"],
          ["d_2_next_value.sel","d_2_am__U225$lut$lut.bit.out"],
          ["d_2_reg$reg0.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg$reg0.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg$reg0.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg$enMux.in1","d_2_next_value.out"],
          ["d_2_reg$clrMux.in1","d_2_reg$c0.out"],
          ["d_2_reg$enMux.out","d_2_reg$clrMux.in0"],
          ["d_2_reg$reg0.in","d_2_reg$clrMux.out"],
          ["self.rst_n","d_2_reg$clrMux.sel"],
          ["d_2_reg$reg0.out","d_2_reg$enMux.in0"],
          ["self.clk","d_2_reg$reg0.clk"],
          ["self.d.2","d_2_reg$reg0.out"],
          ["d_3_am__U226$lut$lut.bit.in.2","d_3_am__U226$c0_lutcnst.bit.out"],
          ["true4_lutcnst.bit.out","d_3_am__U226$lut$lut.bit.in.0"],
          ["d_4_at_max.out","d_3_am__U226$lut$lut.bit.in.1"],
          ["d_3_next_value.sel","d_3_am__U226$lut$lut.bit.out"],
          ["d_3_reg$reg0.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg$reg0.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg$reg0.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg$enMux.in1","d_3_next_value.out"],
          ["d_3_reg$clrMux.in1","d_3_reg$c0.out"],
          ["d_3_reg$enMux.out","d_3_reg$clrMux.in0"],
          ["d_3_reg$reg0.in","d_3_reg$clrMux.out"],
          ["self.rst_n","d_3_reg$clrMux.sel"],
          ["d_3_reg$reg0.out","d_3_reg$enMux.in0"],
          ["self.clk","d_3_reg$reg0.clk"],
          ["self.d.3","d_3_reg$reg0.out"],
          ["d_4_reg$reg0.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg$reg0.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg$reg0.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg$enMux.in1","d_4_next_value.out"],
          ["true_lutcnst.bit.out","d_4_next_value.sel"],
          ["d_4_reg$clrMux.in1","d_4_reg$c0.out"],
          ["d_4_reg$enMux.out","d_4_reg$clrMux.in0"],
          ["d_4_reg$reg0.in","d_4_reg$clrMux.out"],
          ["self.rst_n","d_4_reg$clrMux.sel"],
          ["d_4_reg$reg0.out","d_4_reg$enMux.in0"],
          ["self.clk","d_4_reg$reg0.clk"],
          ["self.d.4","d_4_reg$reg0.out"]
        ]
      },
      "affine_controller__U251":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",8,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U286":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2861":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2862":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2863":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2864":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2865":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2866":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2867":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U287":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U255":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U258":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003f10"]}
          },
          "affine_func$_U261":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001f88"]}
          },
          "affine_func$_U264":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000300"]}
          },
          "affine_func$_U267":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000100"]}
          },
          "affine_func$_U270":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "affine_func$_U273":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "affine_func$_U276":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "affine_func$add_all__U278":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U279":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U280":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U281":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U282":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U283":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U284":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U285":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$coeff_U254$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U257$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U260$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U263$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U266$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U269$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U272$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U275$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$const_term_U277":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000023ff"]}
          },
          "affine_func$mul_d0__U253":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d1__U256":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d2__U259":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d3__U262":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d4__U265":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d5__U268":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d6__U271":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d7__U274":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$add":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$count$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",32]}
          },
          "d_0_am__U288$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U288$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U289$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U289$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U290$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U290$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U291$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U291$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U292$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U292$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U293$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U293$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U294$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U294$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U295$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U295$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U296$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U296$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U297$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U297$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U298$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U298$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U299$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U299$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U300$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U300$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U301$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U301$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_am__U302$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U302$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_am__U303$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U303$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_am__U304$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U304$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_am__U305$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U305$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U306$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_3_am__U306$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_3_am__U307$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_3_am__U307$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_3_am__U308$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_3_am__U308$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_3_am__U309$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_3_am__U309$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U310$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_4_am__U310$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_4_am__U311$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_4_am__U311$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_4_am__U312$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_4_am__U312$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_am__U313$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_5_am__U313$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_5_am__U314$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_5_am__U314$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_am__U315$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_6_am__U315$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_6_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_6_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_6_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_6_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_7_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_7_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_7_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_7_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_7_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_7_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_7_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_7_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_7_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_7_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true5_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true6_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true7_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true8_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true9_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U286.out"],
          ["d_1_inc.in1","_U2861.out"],
          ["d_2_inc.in1","_U2862.out"],
          ["d_3_inc.in1","_U2863.out"],
          ["d_4_inc.in1","_U2864.out"],
          ["d_5_inc.in1","_U2865.out"],
          ["d_6_inc.in1","_U2866.out"],
          ["d_7_inc.in1","_U2867.out"],
          ["cmp_time.in1","_U287.out"],
          ["affine_func$coeff_U254$reg0.in","affine_func$_U255.out"],
          ["affine_func$coeff_U257$reg0.in","affine_func$_U258.out"],
          ["affine_func$coeff_U260$reg0.in","affine_func$_U261.out"],
          ["affine_func$coeff_U263$reg0.in","affine_func$_U264.out"],
          ["affine_func$coeff_U266$reg0.in","affine_func$_U267.out"],
          ["affine_func$coeff_U269$reg0.in","affine_func$_U270.out"],
          ["affine_func$coeff_U272$reg0.in","affine_func$_U273.out"],
          ["affine_func$coeff_U275$reg0.in","affine_func$_U276.out"],
          ["affine_func$mul_d0__U253.out","affine_func$add_all__U278.in0"],
          ["affine_func$mul_d1__U256.out","affine_func$add_all__U278.in1"],
          ["affine_func$add_all__U279.in0","affine_func$add_all__U278.out"],
          ["affine_func$mul_d2__U259.out","affine_func$add_all__U279.in1"],
          ["affine_func$add_all__U280.in0","affine_func$add_all__U279.out"],
          ["affine_func$mul_d3__U262.out","affine_func$add_all__U280.in1"],
          ["affine_func$add_all__U281.in0","affine_func$add_all__U280.out"],
          ["affine_func$mul_d4__U265.out","affine_func$add_all__U281.in1"],
          ["affine_func$add_all__U282.in0","affine_func$add_all__U281.out"],
          ["affine_func$mul_d5__U268.out","affine_func$add_all__U282.in1"],
          ["affine_func$add_all__U283.in0","affine_func$add_all__U282.out"],
          ["affine_func$mul_d6__U271.out","affine_func$add_all__U283.in1"],
          ["affine_func$add_all__U284.in0","affine_func$add_all__U283.out"],
          ["affine_func$mul_d7__U274.out","affine_func$add_all__U284.in1"],
          ["affine_func$add_all__U285.in0","affine_func$add_all__U284.out"],
          ["affine_func$const_term_U277.out","affine_func$add_all__U285.in1"],
          ["time_diff.in0","affine_func$add_all__U285.out"],
          ["self.clk","affine_func$coeff_U254$reg0.clk"],
          ["affine_func$mul_d0__U253.in0","affine_func$coeff_U254$reg0.out"],
          ["self.clk","affine_func$coeff_U257$reg0.clk"],
          ["affine_func$mul_d1__U256.in0","affine_func$coeff_U257$reg0.out"],
          ["self.clk","affine_func$coeff_U260$reg0.clk"],
          ["affine_func$mul_d2__U259.in0","affine_func$coeff_U260$reg0.out"],
          ["self.clk","affine_func$coeff_U263$reg0.clk"],
          ["affine_func$mul_d3__U262.in0","affine_func$coeff_U263$reg0.out"],
          ["self.clk","affine_func$coeff_U266$reg0.clk"],
          ["affine_func$mul_d4__U265.in0","affine_func$coeff_U266$reg0.out"],
          ["self.clk","affine_func$coeff_U269$reg0.clk"],
          ["affine_func$mul_d5__U268.in0","affine_func$coeff_U269$reg0.out"],
          ["self.clk","affine_func$coeff_U272$reg0.clk"],
          ["affine_func$mul_d6__U271.in0","affine_func$coeff_U272$reg0.out"],
          ["self.clk","affine_func$coeff_U275$reg0.clk"],
          ["affine_func$mul_d7__U274.in0","affine_func$coeff_U275$reg0.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U253.in1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U256.in1"],
          ["d_2_reg$reg0.out","affine_func$mul_d2__U259.in1"],
          ["d_3_reg$reg0.out","affine_func$mul_d3__U262.in1"],
          ["d_4_reg$reg0.out","affine_func$mul_d4__U265.in1"],
          ["d_5_reg$reg0.out","affine_func$mul_d5__U268.in1"],
          ["d_6_reg$reg0.out","affine_func$mul_d6__U271.in1"],
          ["d_7_reg$reg0.out","affine_func$mul_d7__U274.in1"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg$enMux.sel","cmp_time.out"],
          ["d_1_reg$enMux.sel","cmp_time.out"],
          ["d_2_reg$enMux.sel","cmp_time.out"],
          ["d_3_reg$enMux.sel","cmp_time.out"],
          ["d_4_reg$enMux.sel","cmp_time.out"],
          ["d_5_reg$enMux.sel","cmp_time.out"],
          ["d_6_reg$enMux.sel","cmp_time.out"],
          ["d_7_reg$enMux.sel","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["cycle_time$count$reg0.out","cycle_time$add.in0"],
          ["cycle_time$inc.out","cycle_time$add.in1"],
          ["cycle_time$count$enMux.in1","cycle_time$add.out"],
          ["cycle_time$ult.in1","cycle_time$add.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true9_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux.in1","cycle_time$count$c0.out"],
          ["cycle_time$count$enMux.out","cycle_time$count$clrMux.in0"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux.sel"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux.in0"],
          ["true8_lutcnst.bit.out","cycle_time$count$enMux.sel"],
          ["time_diff.in1","cycle_time$count$reg0.out"],
          ["cycle_time$ult.in0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U288$lut$lut.bit.in.2","d_0_am__U288$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U288$lut$lut.bit.in.0"],
          ["d_1_at_max.out","d_0_am__U288$lut$lut.bit.in.1"],
          ["d_0_am__U289$lut$lut.bit.in.0","d_0_am__U288$lut$lut.bit.out"],
          ["d_0_am__U289$lut$lut.bit.in.2","d_0_am__U289$c0_lutcnst.bit.out"],
          ["d_2_at_max.out","d_0_am__U289$lut$lut.bit.in.1"],
          ["d_0_am__U290$lut$lut.bit.in.0","d_0_am__U289$lut$lut.bit.out"],
          ["d_0_am__U290$lut$lut.bit.in.2","d_0_am__U290$c0_lutcnst.bit.out"],
          ["d_3_at_max.out","d_0_am__U290$lut$lut.bit.in.1"],
          ["d_0_am__U291$lut$lut.bit.in.0","d_0_am__U290$lut$lut.bit.out"],
          ["d_0_am__U291$lut$lut.bit.in.2","d_0_am__U291$c0_lutcnst.bit.out"],
          ["d_4_at_max.out","d_0_am__U291$lut$lut.bit.in.1"],
          ["d_0_am__U292$lut$lut.bit.in.0","d_0_am__U291$lut$lut.bit.out"],
          ["d_0_am__U292$lut$lut.bit.in.2","d_0_am__U292$c0_lutcnst.bit.out"],
          ["d_5_at_max.out","d_0_am__U292$lut$lut.bit.in.1"],
          ["d_0_am__U293$lut$lut.bit.in.0","d_0_am__U292$lut$lut.bit.out"],
          ["d_0_am__U293$lut$lut.bit.in.2","d_0_am__U293$c0_lutcnst.bit.out"],
          ["d_6_at_max.out","d_0_am__U293$lut$lut.bit.in.1"],
          ["d_0_am__U294$lut$lut.bit.in.0","d_0_am__U293$lut$lut.bit.out"],
          ["d_0_am__U294$lut$lut.bit.in.2","d_0_am__U294$c0_lutcnst.bit.out"],
          ["d_7_at_max.out","d_0_am__U294$lut$lut.bit.in.1"],
          ["d_0_next_value.sel","d_0_am__U294$lut$lut.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg$reg0.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg$reg0.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg$enMux.in1","d_0_next_value.out"],
          ["d_0_reg$clrMux.in1","d_0_reg$c0.out"],
          ["d_0_reg$enMux.out","d_0_reg$clrMux.in0"],
          ["d_0_reg$reg0.in","d_0_reg$clrMux.out"],
          ["self.rst_n","d_0_reg$clrMux.sel"],
          ["d_0_reg$reg0.out","d_0_reg$enMux.in0"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_am__U295$lut$lut.bit.in.2","d_1_am__U295$c0_lutcnst.bit.out"],
          ["true2_lutcnst.bit.out","d_1_am__U295$lut$lut.bit.in.0"],
          ["d_2_at_max.out","d_1_am__U295$lut$lut.bit.in.1"],
          ["d_1_am__U296$lut$lut.bit.in.0","d_1_am__U295$lut$lut.bit.out"],
          ["d_1_am__U296$lut$lut.bit.in.2","d_1_am__U296$c0_lutcnst.bit.out"],
          ["d_3_at_max.out","d_1_am__U296$lut$lut.bit.in.1"],
          ["d_1_am__U297$lut$lut.bit.in.0","d_1_am__U296$lut$lut.bit.out"],
          ["d_1_am__U297$lut$lut.bit.in.2","d_1_am__U297$c0_lutcnst.bit.out"],
          ["d_4_at_max.out","d_1_am__U297$lut$lut.bit.in.1"],
          ["d_1_am__U298$lut$lut.bit.in.0","d_1_am__U297$lut$lut.bit.out"],
          ["d_1_am__U298$lut$lut.bit.in.2","d_1_am__U298$c0_lutcnst.bit.out"],
          ["d_5_at_max.out","d_1_am__U298$lut$lut.bit.in.1"],
          ["d_1_am__U299$lut$lut.bit.in.0","d_1_am__U298$lut$lut.bit.out"],
          ["d_1_am__U299$lut$lut.bit.in.2","d_1_am__U299$c0_lutcnst.bit.out"],
          ["d_6_at_max.out","d_1_am__U299$lut$lut.bit.in.1"],
          ["d_1_am__U300$lut$lut.bit.in.0","d_1_am__U299$lut$lut.bit.out"],
          ["d_1_am__U300$lut$lut.bit.in.2","d_1_am__U300$c0_lutcnst.bit.out"],
          ["d_7_at_max.out","d_1_am__U300$lut$lut.bit.in.1"],
          ["d_1_next_value.sel","d_1_am__U300$lut$lut.bit.out"],
          ["d_1_reg$reg0.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg$reg0.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg$reg0.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg$enMux.in1","d_1_next_value.out"],
          ["d_1_reg$clrMux.in1","d_1_reg$c0.out"],
          ["d_1_reg$enMux.out","d_1_reg$clrMux.in0"],
          ["d_1_reg$reg0.in","d_1_reg$clrMux.out"],
          ["self.rst_n","d_1_reg$clrMux.sel"],
          ["d_1_reg$reg0.out","d_1_reg$enMux.in0"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"],
          ["d_2_am__U301$lut$lut.bit.in.2","d_2_am__U301$c0_lutcnst.bit.out"],
          ["true3_lutcnst.bit.out","d_2_am__U301$lut$lut.bit.in.0"],
          ["d_3_at_max.out","d_2_am__U301$lut$lut.bit.in.1"],
          ["d_2_am__U302$lut$lut.bit.in.0","d_2_am__U301$lut$lut.bit.out"],
          ["d_2_am__U302$lut$lut.bit.in.2","d_2_am__U302$c0_lutcnst.bit.out"],
          ["d_4_at_max.out","d_2_am__U302$lut$lut.bit.in.1"],
          ["d_2_am__U303$lut$lut.bit.in.0","d_2_am__U302$lut$lut.bit.out"],
          ["d_2_am__U303$lut$lut.bit.in.2","d_2_am__U303$c0_lutcnst.bit.out"],
          ["d_5_at_max.out","d_2_am__U303$lut$lut.bit.in.1"],
          ["d_2_am__U304$lut$lut.bit.in.0","d_2_am__U303$lut$lut.bit.out"],
          ["d_2_am__U304$lut$lut.bit.in.2","d_2_am__U304$c0_lutcnst.bit.out"],
          ["d_6_at_max.out","d_2_am__U304$lut$lut.bit.in.1"],
          ["d_2_am__U305$lut$lut.bit.in.0","d_2_am__U304$lut$lut.bit.out"],
          ["d_2_am__U305$lut$lut.bit.in.2","d_2_am__U305$c0_lutcnst.bit.out"],
          ["d_7_at_max.out","d_2_am__U305$lut$lut.bit.in.1"],
          ["d_2_next_value.sel","d_2_am__U305$lut$lut.bit.out"],
          ["d_2_reg$reg0.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg$reg0.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg$reg0.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg$enMux.in1","d_2_next_value.out"],
          ["d_2_reg$clrMux.in1","d_2_reg$c0.out"],
          ["d_2_reg$enMux.out","d_2_reg$clrMux.in0"],
          ["d_2_reg$reg0.in","d_2_reg$clrMux.out"],
          ["self.rst_n","d_2_reg$clrMux.sel"],
          ["d_2_reg$reg0.out","d_2_reg$enMux.in0"],
          ["self.clk","d_2_reg$reg0.clk"],
          ["self.d.2","d_2_reg$reg0.out"],
          ["d_3_am__U306$lut$lut.bit.in.2","d_3_am__U306$c0_lutcnst.bit.out"],
          ["true4_lutcnst.bit.out","d_3_am__U306$lut$lut.bit.in.0"],
          ["d_4_at_max.out","d_3_am__U306$lut$lut.bit.in.1"],
          ["d_3_am__U307$lut$lut.bit.in.0","d_3_am__U306$lut$lut.bit.out"],
          ["d_3_am__U307$lut$lut.bit.in.2","d_3_am__U307$c0_lutcnst.bit.out"],
          ["d_5_at_max.out","d_3_am__U307$lut$lut.bit.in.1"],
          ["d_3_am__U308$lut$lut.bit.in.0","d_3_am__U307$lut$lut.bit.out"],
          ["d_3_am__U308$lut$lut.bit.in.2","d_3_am__U308$c0_lutcnst.bit.out"],
          ["d_6_at_max.out","d_3_am__U308$lut$lut.bit.in.1"],
          ["d_3_am__U309$lut$lut.bit.in.0","d_3_am__U308$lut$lut.bit.out"],
          ["d_3_am__U309$lut$lut.bit.in.2","d_3_am__U309$c0_lutcnst.bit.out"],
          ["d_7_at_max.out","d_3_am__U309$lut$lut.bit.in.1"],
          ["d_3_next_value.sel","d_3_am__U309$lut$lut.bit.out"],
          ["d_3_reg$reg0.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg$reg0.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg$reg0.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg$enMux.in1","d_3_next_value.out"],
          ["d_3_reg$clrMux.in1","d_3_reg$c0.out"],
          ["d_3_reg$enMux.out","d_3_reg$clrMux.in0"],
          ["d_3_reg$reg0.in","d_3_reg$clrMux.out"],
          ["self.rst_n","d_3_reg$clrMux.sel"],
          ["d_3_reg$reg0.out","d_3_reg$enMux.in0"],
          ["self.clk","d_3_reg$reg0.clk"],
          ["self.d.3","d_3_reg$reg0.out"],
          ["d_4_am__U310$lut$lut.bit.in.2","d_4_am__U310$c0_lutcnst.bit.out"],
          ["true5_lutcnst.bit.out","d_4_am__U310$lut$lut.bit.in.0"],
          ["d_5_at_max.out","d_4_am__U310$lut$lut.bit.in.1"],
          ["d_4_am__U311$lut$lut.bit.in.0","d_4_am__U310$lut$lut.bit.out"],
          ["d_4_am__U311$lut$lut.bit.in.2","d_4_am__U311$c0_lutcnst.bit.out"],
          ["d_6_at_max.out","d_4_am__U311$lut$lut.bit.in.1"],
          ["d_4_am__U312$lut$lut.bit.in.0","d_4_am__U311$lut$lut.bit.out"],
          ["d_4_am__U312$lut$lut.bit.in.2","d_4_am__U312$c0_lutcnst.bit.out"],
          ["d_7_at_max.out","d_4_am__U312$lut$lut.bit.in.1"],
          ["d_4_next_value.sel","d_4_am__U312$lut$lut.bit.out"],
          ["d_4_reg$reg0.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg$reg0.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg$reg0.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg$enMux.in1","d_4_next_value.out"],
          ["d_4_reg$clrMux.in1","d_4_reg$c0.out"],
          ["d_4_reg$enMux.out","d_4_reg$clrMux.in0"],
          ["d_4_reg$reg0.in","d_4_reg$clrMux.out"],
          ["self.rst_n","d_4_reg$clrMux.sel"],
          ["d_4_reg$reg0.out","d_4_reg$enMux.in0"],
          ["self.clk","d_4_reg$reg0.clk"],
          ["self.d.4","d_4_reg$reg0.out"],
          ["d_5_am__U313$lut$lut.bit.in.2","d_5_am__U313$c0_lutcnst.bit.out"],
          ["true6_lutcnst.bit.out","d_5_am__U313$lut$lut.bit.in.0"],
          ["d_6_at_max.out","d_5_am__U313$lut$lut.bit.in.1"],
          ["d_5_am__U314$lut$lut.bit.in.0","d_5_am__U313$lut$lut.bit.out"],
          ["d_5_am__U314$lut$lut.bit.in.2","d_5_am__U314$c0_lutcnst.bit.out"],
          ["d_7_at_max.out","d_5_am__U314$lut$lut.bit.in.1"],
          ["d_5_next_value.sel","d_5_am__U314$lut$lut.bit.out"],
          ["d_5_reg$reg0.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg$reg0.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg$reg0.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg$enMux.in1","d_5_next_value.out"],
          ["d_5_reg$clrMux.in1","d_5_reg$c0.out"],
          ["d_5_reg$enMux.out","d_5_reg$clrMux.in0"],
          ["d_5_reg$reg0.in","d_5_reg$clrMux.out"],
          ["self.rst_n","d_5_reg$clrMux.sel"],
          ["d_5_reg$reg0.out","d_5_reg$enMux.in0"],
          ["self.clk","d_5_reg$reg0.clk"],
          ["self.d.5","d_5_reg$reg0.out"],
          ["d_6_am__U315$lut$lut.bit.in.2","d_6_am__U315$c0_lutcnst.bit.out"],
          ["true7_lutcnst.bit.out","d_6_am__U315$lut$lut.bit.in.0"],
          ["d_7_at_max.out","d_6_am__U315$lut$lut.bit.in.1"],
          ["d_6_next_value.sel","d_6_am__U315$lut$lut.bit.out"],
          ["d_6_reg$reg0.out","d_6_at_max.in0"],
          ["d_6_max.out","d_6_at_max.in1"],
          ["d_6_next_value_at_max.sel","d_6_at_max.out"],
          ["d_6_reg$reg0.out","d_6_inc.in0"],
          ["d_6_next_value_at_max.in0","d_6_inc.out"],
          ["d_6_next_value_at_max.in1","d_6_min.out"],
          ["d_6_reg$reg0.out","d_6_next_value.in0"],
          ["d_6_next_value_at_max.out","d_6_next_value.in1"],
          ["d_6_reg$enMux.in1","d_6_next_value.out"],
          ["d_6_reg$clrMux.in1","d_6_reg$c0.out"],
          ["d_6_reg$enMux.out","d_6_reg$clrMux.in0"],
          ["d_6_reg$reg0.in","d_6_reg$clrMux.out"],
          ["self.rst_n","d_6_reg$clrMux.sel"],
          ["d_6_reg$reg0.out","d_6_reg$enMux.in0"],
          ["self.clk","d_6_reg$reg0.clk"],
          ["self.d.6","d_6_reg$reg0.out"],
          ["d_7_reg$reg0.out","d_7_at_max.in0"],
          ["d_7_max.out","d_7_at_max.in1"],
          ["d_7_next_value_at_max.sel","d_7_at_max.out"],
          ["d_7_reg$reg0.out","d_7_inc.in0"],
          ["d_7_next_value_at_max.in0","d_7_inc.out"],
          ["d_7_next_value_at_max.in1","d_7_min.out"],
          ["d_7_reg$reg0.out","d_7_next_value.in0"],
          ["d_7_next_value_at_max.out","d_7_next_value.in1"],
          ["d_7_reg$enMux.in1","d_7_next_value.out"],
          ["true_lutcnst.bit.out","d_7_next_value.sel"],
          ["d_7_reg$clrMux.in1","d_7_reg$c0.out"],
          ["d_7_reg$enMux.out","d_7_reg$clrMux.in0"],
          ["d_7_reg$reg0.in","d_7_reg$clrMux.out"],
          ["self.rst_n","d_7_reg$clrMux.sel"],
          ["d_7_reg$reg0.out","d_7_reg$enMux.in0"],
          ["self.clk","d_7_reg$reg0.clk"],
          ["self.d.7","d_7_reg$reg0.out"]
        ]
      },
      "affine_controller__U361":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",6,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U388":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U3881":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U3882":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U3883":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U3884":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U3885":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U389":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U365":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U368":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003f10"]}
          },
          "affine_func$_U371":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000001c0"]}
          },
          "affine_func$_U374":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000020"]}
          },
          "affine_func$_U377":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "affine_func$_U380":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "affine_func$add_all__U382":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U383":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U384":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U385":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U386":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U387":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$coeff_U364$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U367$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U370$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U373$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U376$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U379$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$const_term_U381":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00006c08"]}
          },
          "affine_func$mul_d0__U363":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d1__U366":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d2__U369":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d3__U372":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d4__U375":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d5__U378":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$add":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$count$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",32]}
          },
          "d_0_am__U390$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U390$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U391$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U391$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U392$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U392$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U393$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U393$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U394$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U394$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U395$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U395$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U396$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U396$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U397$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U397$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U398$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U398$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U399$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U399$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_am__U400$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U400$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_am__U401$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U401$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U402$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_3_am__U402$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_3_am__U403$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_3_am__U403$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000d"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U404$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_4_am__U404$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true5_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true6_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true7_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U388.out"],
          ["d_1_inc.in1","_U3881.out"],
          ["d_2_inc.in1","_U3882.out"],
          ["d_3_inc.in1","_U3883.out"],
          ["d_4_inc.in1","_U3884.out"],
          ["d_5_inc.in1","_U3885.out"],
          ["cmp_time.in1","_U389.out"],
          ["affine_func$coeff_U364$reg0.in","affine_func$_U365.out"],
          ["affine_func$coeff_U367$reg0.in","affine_func$_U368.out"],
          ["affine_func$coeff_U370$reg0.in","affine_func$_U371.out"],
          ["affine_func$coeff_U373$reg0.in","affine_func$_U374.out"],
          ["affine_func$coeff_U376$reg0.in","affine_func$_U377.out"],
          ["affine_func$coeff_U379$reg0.in","affine_func$_U380.out"],
          ["affine_func$mul_d0__U363.out","affine_func$add_all__U382.in0"],
          ["affine_func$mul_d1__U366.out","affine_func$add_all__U382.in1"],
          ["affine_func$add_all__U383.in0","affine_func$add_all__U382.out"],
          ["affine_func$mul_d2__U369.out","affine_func$add_all__U383.in1"],
          ["affine_func$add_all__U384.in0","affine_func$add_all__U383.out"],
          ["affine_func$mul_d3__U372.out","affine_func$add_all__U384.in1"],
          ["affine_func$add_all__U385.in0","affine_func$add_all__U384.out"],
          ["affine_func$mul_d4__U375.out","affine_func$add_all__U385.in1"],
          ["affine_func$add_all__U386.in0","affine_func$add_all__U385.out"],
          ["affine_func$mul_d5__U378.out","affine_func$add_all__U386.in1"],
          ["affine_func$add_all__U387.in0","affine_func$add_all__U386.out"],
          ["affine_func$const_term_U381.out","affine_func$add_all__U387.in1"],
          ["time_diff.in0","affine_func$add_all__U387.out"],
          ["self.clk","affine_func$coeff_U364$reg0.clk"],
          ["affine_func$mul_d0__U363.in0","affine_func$coeff_U364$reg0.out"],
          ["self.clk","affine_func$coeff_U367$reg0.clk"],
          ["affine_func$mul_d1__U366.in0","affine_func$coeff_U367$reg0.out"],
          ["self.clk","affine_func$coeff_U370$reg0.clk"],
          ["affine_func$mul_d2__U369.in0","affine_func$coeff_U370$reg0.out"],
          ["self.clk","affine_func$coeff_U373$reg0.clk"],
          ["affine_func$mul_d3__U372.in0","affine_func$coeff_U373$reg0.out"],
          ["self.clk","affine_func$coeff_U376$reg0.clk"],
          ["affine_func$mul_d4__U375.in0","affine_func$coeff_U376$reg0.out"],
          ["self.clk","affine_func$coeff_U379$reg0.clk"],
          ["affine_func$mul_d5__U378.in0","affine_func$coeff_U379$reg0.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U363.in1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U366.in1"],
          ["d_2_reg$reg0.out","affine_func$mul_d2__U369.in1"],
          ["d_3_reg$reg0.out","affine_func$mul_d3__U372.in1"],
          ["d_4_reg$reg0.out","affine_func$mul_d4__U375.in1"],
          ["d_5_reg$reg0.out","affine_func$mul_d5__U378.in1"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg$enMux.sel","cmp_time.out"],
          ["d_1_reg$enMux.sel","cmp_time.out"],
          ["d_2_reg$enMux.sel","cmp_time.out"],
          ["d_3_reg$enMux.sel","cmp_time.out"],
          ["d_4_reg$enMux.sel","cmp_time.out"],
          ["d_5_reg$enMux.sel","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["cycle_time$count$reg0.out","cycle_time$add.in0"],
          ["cycle_time$inc.out","cycle_time$add.in1"],
          ["cycle_time$count$enMux.in1","cycle_time$add.out"],
          ["cycle_time$ult.in1","cycle_time$add.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true7_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux.in1","cycle_time$count$c0.out"],
          ["cycle_time$count$enMux.out","cycle_time$count$clrMux.in0"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux.sel"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux.in0"],
          ["true6_lutcnst.bit.out","cycle_time$count$enMux.sel"],
          ["time_diff.in1","cycle_time$count$reg0.out"],
          ["cycle_time$ult.in0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U390$lut$lut.bit.in.2","d_0_am__U390$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U390$lut$lut.bit.in.0"],
          ["d_1_at_max.out","d_0_am__U390$lut$lut.bit.in.1"],
          ["d_0_am__U391$lut$lut.bit.in.0","d_0_am__U390$lut$lut.bit.out"],
          ["d_0_am__U391$lut$lut.bit.in.2","d_0_am__U391$c0_lutcnst.bit.out"],
          ["d_2_at_max.out","d_0_am__U391$lut$lut.bit.in.1"],
          ["d_0_am__U392$lut$lut.bit.in.0","d_0_am__U391$lut$lut.bit.out"],
          ["d_0_am__U392$lut$lut.bit.in.2","d_0_am__U392$c0_lutcnst.bit.out"],
          ["d_3_at_max.out","d_0_am__U392$lut$lut.bit.in.1"],
          ["d_0_am__U393$lut$lut.bit.in.0","d_0_am__U392$lut$lut.bit.out"],
          ["d_0_am__U393$lut$lut.bit.in.2","d_0_am__U393$c0_lutcnst.bit.out"],
          ["d_4_at_max.out","d_0_am__U393$lut$lut.bit.in.1"],
          ["d_0_am__U394$lut$lut.bit.in.0","d_0_am__U393$lut$lut.bit.out"],
          ["d_0_am__U394$lut$lut.bit.in.2","d_0_am__U394$c0_lutcnst.bit.out"],
          ["d_5_at_max.out","d_0_am__U394$lut$lut.bit.in.1"],
          ["d_0_next_value.sel","d_0_am__U394$lut$lut.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg$reg0.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg$reg0.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg$enMux.in1","d_0_next_value.out"],
          ["d_0_reg$clrMux.in1","d_0_reg$c0.out"],
          ["d_0_reg$enMux.out","d_0_reg$clrMux.in0"],
          ["d_0_reg$reg0.in","d_0_reg$clrMux.out"],
          ["self.rst_n","d_0_reg$clrMux.sel"],
          ["d_0_reg$reg0.out","d_0_reg$enMux.in0"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_am__U395$lut$lut.bit.in.2","d_1_am__U395$c0_lutcnst.bit.out"],
          ["true2_lutcnst.bit.out","d_1_am__U395$lut$lut.bit.in.0"],
          ["d_2_at_max.out","d_1_am__U395$lut$lut.bit.in.1"],
          ["d_1_am__U396$lut$lut.bit.in.0","d_1_am__U395$lut$lut.bit.out"],
          ["d_1_am__U396$lut$lut.bit.in.2","d_1_am__U396$c0_lutcnst.bit.out"],
          ["d_3_at_max.out","d_1_am__U396$lut$lut.bit.in.1"],
          ["d_1_am__U397$lut$lut.bit.in.0","d_1_am__U396$lut$lut.bit.out"],
          ["d_1_am__U397$lut$lut.bit.in.2","d_1_am__U397$c0_lutcnst.bit.out"],
          ["d_4_at_max.out","d_1_am__U397$lut$lut.bit.in.1"],
          ["d_1_am__U398$lut$lut.bit.in.0","d_1_am__U397$lut$lut.bit.out"],
          ["d_1_am__U398$lut$lut.bit.in.2","d_1_am__U398$c0_lutcnst.bit.out"],
          ["d_5_at_max.out","d_1_am__U398$lut$lut.bit.in.1"],
          ["d_1_next_value.sel","d_1_am__U398$lut$lut.bit.out"],
          ["d_1_reg$reg0.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg$reg0.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg$reg0.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg$enMux.in1","d_1_next_value.out"],
          ["d_1_reg$clrMux.in1","d_1_reg$c0.out"],
          ["d_1_reg$enMux.out","d_1_reg$clrMux.in0"],
          ["d_1_reg$reg0.in","d_1_reg$clrMux.out"],
          ["self.rst_n","d_1_reg$clrMux.sel"],
          ["d_1_reg$reg0.out","d_1_reg$enMux.in0"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"],
          ["d_2_am__U399$lut$lut.bit.in.2","d_2_am__U399$c0_lutcnst.bit.out"],
          ["true3_lutcnst.bit.out","d_2_am__U399$lut$lut.bit.in.0"],
          ["d_3_at_max.out","d_2_am__U399$lut$lut.bit.in.1"],
          ["d_2_am__U400$lut$lut.bit.in.0","d_2_am__U399$lut$lut.bit.out"],
          ["d_2_am__U400$lut$lut.bit.in.2","d_2_am__U400$c0_lutcnst.bit.out"],
          ["d_4_at_max.out","d_2_am__U400$lut$lut.bit.in.1"],
          ["d_2_am__U401$lut$lut.bit.in.0","d_2_am__U400$lut$lut.bit.out"],
          ["d_2_am__U401$lut$lut.bit.in.2","d_2_am__U401$c0_lutcnst.bit.out"],
          ["d_5_at_max.out","d_2_am__U401$lut$lut.bit.in.1"],
          ["d_2_next_value.sel","d_2_am__U401$lut$lut.bit.out"],
          ["d_2_reg$reg0.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg$reg0.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg$reg0.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg$enMux.in1","d_2_next_value.out"],
          ["d_2_reg$clrMux.in1","d_2_reg$c0.out"],
          ["d_2_reg$enMux.out","d_2_reg$clrMux.in0"],
          ["d_2_reg$reg0.in","d_2_reg$clrMux.out"],
          ["self.rst_n","d_2_reg$clrMux.sel"],
          ["d_2_reg$reg0.out","d_2_reg$enMux.in0"],
          ["self.clk","d_2_reg$reg0.clk"],
          ["self.d.2","d_2_reg$reg0.out"],
          ["d_3_am__U402$lut$lut.bit.in.2","d_3_am__U402$c0_lutcnst.bit.out"],
          ["true4_lutcnst.bit.out","d_3_am__U402$lut$lut.bit.in.0"],
          ["d_4_at_max.out","d_3_am__U402$lut$lut.bit.in.1"],
          ["d_3_am__U403$lut$lut.bit.in.0","d_3_am__U402$lut$lut.bit.out"],
          ["d_3_am__U403$lut$lut.bit.in.2","d_3_am__U403$c0_lutcnst.bit.out"],
          ["d_5_at_max.out","d_3_am__U403$lut$lut.bit.in.1"],
          ["d_3_next_value.sel","d_3_am__U403$lut$lut.bit.out"],
          ["d_3_reg$reg0.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg$reg0.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg$reg0.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg$enMux.in1","d_3_next_value.out"],
          ["d_3_reg$clrMux.in1","d_3_reg$c0.out"],
          ["d_3_reg$enMux.out","d_3_reg$clrMux.in0"],
          ["d_3_reg$reg0.in","d_3_reg$clrMux.out"],
          ["self.rst_n","d_3_reg$clrMux.sel"],
          ["d_3_reg$reg0.out","d_3_reg$enMux.in0"],
          ["self.clk","d_3_reg$reg0.clk"],
          ["self.d.3","d_3_reg$reg0.out"],
          ["d_4_am__U404$lut$lut.bit.in.2","d_4_am__U404$c0_lutcnst.bit.out"],
          ["true5_lutcnst.bit.out","d_4_am__U404$lut$lut.bit.in.0"],
          ["d_5_at_max.out","d_4_am__U404$lut$lut.bit.in.1"],
          ["d_4_next_value.sel","d_4_am__U404$lut$lut.bit.out"],
          ["d_4_reg$reg0.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg$reg0.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg$reg0.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg$enMux.in1","d_4_next_value.out"],
          ["d_4_reg$clrMux.in1","d_4_reg$c0.out"],
          ["d_4_reg$enMux.out","d_4_reg$clrMux.in0"],
          ["d_4_reg$reg0.in","d_4_reg$clrMux.out"],
          ["self.rst_n","d_4_reg$clrMux.sel"],
          ["d_4_reg$reg0.out","d_4_reg$enMux.in0"],
          ["self.clk","d_4_reg$reg0.clk"],
          ["self.d.4","d_4_reg$reg0.out"],
          ["d_5_reg$reg0.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg$reg0.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg$reg0.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg$enMux.in1","d_5_next_value.out"],
          ["true_lutcnst.bit.out","d_5_next_value.sel"],
          ["d_5_reg$clrMux.in1","d_5_reg$c0.out"],
          ["d_5_reg$enMux.out","d_5_reg$clrMux.in0"],
          ["d_5_reg$reg0.in","d_5_reg$clrMux.out"],
          ["self.rst_n","d_5_reg$clrMux.sel"],
          ["d_5_reg$reg0.out","d_5_reg$enMux.in0"],
          ["self.clk","d_5_reg$reg0.clk"],
          ["self.d.5","d_5_reg$reg0.out"]
        ]
      },
      "affine_controller__U433":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U452":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U4521":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U4522":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U4523":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U453":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U437":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U440":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000e00"]}
          },
          "affine_func$_U443":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000100"]}
          },
          "affine_func$_U446":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "affine_func$add_all__U448":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U449":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U450":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U451":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$coeff_U436$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U439$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U442$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U445$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$const_term_U447":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000c397"]}
          },
          "affine_func$mul_d0__U435":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d1__U438":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d2__U441":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d3__U444":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$add":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$count$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",32]}
          },
          "d_0_am__U454$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U454$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U455$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U455$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U456$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U456$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U457$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U457$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U458$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U458$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U459$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U459$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000ff"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true5_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U452.out"],
          ["d_1_inc.in1","_U4521.out"],
          ["d_2_inc.in1","_U4522.out"],
          ["d_3_inc.in1","_U4523.out"],
          ["cmp_time.in1","_U453.out"],
          ["affine_func$coeff_U436$reg0.in","affine_func$_U437.out"],
          ["affine_func$coeff_U439$reg0.in","affine_func$_U440.out"],
          ["affine_func$coeff_U442$reg0.in","affine_func$_U443.out"],
          ["affine_func$coeff_U445$reg0.in","affine_func$_U446.out"],
          ["affine_func$mul_d0__U435.out","affine_func$add_all__U448.in0"],
          ["affine_func$mul_d1__U438.out","affine_func$add_all__U448.in1"],
          ["affine_func$add_all__U449.in0","affine_func$add_all__U448.out"],
          ["affine_func$mul_d2__U441.out","affine_func$add_all__U449.in1"],
          ["affine_func$add_all__U450.in0","affine_func$add_all__U449.out"],
          ["affine_func$mul_d3__U444.out","affine_func$add_all__U450.in1"],
          ["affine_func$add_all__U451.in0","affine_func$add_all__U450.out"],
          ["affine_func$const_term_U447.out","affine_func$add_all__U451.in1"],
          ["time_diff.in0","affine_func$add_all__U451.out"],
          ["self.clk","affine_func$coeff_U436$reg0.clk"],
          ["affine_func$mul_d0__U435.in0","affine_func$coeff_U436$reg0.out"],
          ["self.clk","affine_func$coeff_U439$reg0.clk"],
          ["affine_func$mul_d1__U438.in0","affine_func$coeff_U439$reg0.out"],
          ["self.clk","affine_func$coeff_U442$reg0.clk"],
          ["affine_func$mul_d2__U441.in0","affine_func$coeff_U442$reg0.out"],
          ["self.clk","affine_func$coeff_U445$reg0.clk"],
          ["affine_func$mul_d3__U444.in0","affine_func$coeff_U445$reg0.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U435.in1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U438.in1"],
          ["d_2_reg$reg0.out","affine_func$mul_d2__U441.in1"],
          ["d_3_reg$reg0.out","affine_func$mul_d3__U444.in1"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg$enMux.sel","cmp_time.out"],
          ["d_1_reg$enMux.sel","cmp_time.out"],
          ["d_2_reg$enMux.sel","cmp_time.out"],
          ["d_3_reg$enMux.sel","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["cycle_time$count$reg0.out","cycle_time$add.in0"],
          ["cycle_time$inc.out","cycle_time$add.in1"],
          ["cycle_time$count$enMux.in1","cycle_time$add.out"],
          ["cycle_time$ult.in1","cycle_time$add.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true5_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux.in1","cycle_time$count$c0.out"],
          ["cycle_time$count$enMux.out","cycle_time$count$clrMux.in0"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux.sel"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux.in0"],
          ["true4_lutcnst.bit.out","cycle_time$count$enMux.sel"],
          ["time_diff.in1","cycle_time$count$reg0.out"],
          ["cycle_time$ult.in0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U454$lut$lut.bit.in.2","d_0_am__U454$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U454$lut$lut.bit.in.0"],
          ["d_1_at_max.out","d_0_am__U454$lut$lut.bit.in.1"],
          ["d_0_am__U455$lut$lut.bit.in.0","d_0_am__U454$lut$lut.bit.out"],
          ["d_0_am__U455$lut$lut.bit.in.2","d_0_am__U455$c0_lutcnst.bit.out"],
          ["d_2_at_max.out","d_0_am__U455$lut$lut.bit.in.1"],
          ["d_0_am__U456$lut$lut.bit.in.0","d_0_am__U455$lut$lut.bit.out"],
          ["d_0_am__U456$lut$lut.bit.in.2","d_0_am__U456$c0_lutcnst.bit.out"],
          ["d_3_at_max.out","d_0_am__U456$lut$lut.bit.in.1"],
          ["d_0_next_value.sel","d_0_am__U456$lut$lut.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg$reg0.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg$reg0.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg$enMux.in1","d_0_next_value.out"],
          ["d_0_reg$clrMux.in1","d_0_reg$c0.out"],
          ["d_0_reg$enMux.out","d_0_reg$clrMux.in0"],
          ["d_0_reg$reg0.in","d_0_reg$clrMux.out"],
          ["self.rst_n","d_0_reg$clrMux.sel"],
          ["d_0_reg$reg0.out","d_0_reg$enMux.in0"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_am__U457$lut$lut.bit.in.2","d_1_am__U457$c0_lutcnst.bit.out"],
          ["true2_lutcnst.bit.out","d_1_am__U457$lut$lut.bit.in.0"],
          ["d_2_at_max.out","d_1_am__U457$lut$lut.bit.in.1"],
          ["d_1_am__U458$lut$lut.bit.in.0","d_1_am__U457$lut$lut.bit.out"],
          ["d_1_am__U458$lut$lut.bit.in.2","d_1_am__U458$c0_lutcnst.bit.out"],
          ["d_3_at_max.out","d_1_am__U458$lut$lut.bit.in.1"],
          ["d_1_next_value.sel","d_1_am__U458$lut$lut.bit.out"],
          ["d_1_reg$reg0.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg$reg0.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg$reg0.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg$enMux.in1","d_1_next_value.out"],
          ["d_1_reg$clrMux.in1","d_1_reg$c0.out"],
          ["d_1_reg$enMux.out","d_1_reg$clrMux.in0"],
          ["d_1_reg$reg0.in","d_1_reg$clrMux.out"],
          ["self.rst_n","d_1_reg$clrMux.sel"],
          ["d_1_reg$reg0.out","d_1_reg$enMux.in0"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"],
          ["d_2_am__U459$lut$lut.bit.in.2","d_2_am__U459$c0_lutcnst.bit.out"],
          ["true3_lutcnst.bit.out","d_2_am__U459$lut$lut.bit.in.0"],
          ["d_3_at_max.out","d_2_am__U459$lut$lut.bit.in.1"],
          ["d_2_next_value.sel","d_2_am__U459$lut$lut.bit.out"],
          ["d_2_reg$reg0.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg$reg0.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg$reg0.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg$enMux.in1","d_2_next_value.out"],
          ["d_2_reg$clrMux.in1","d_2_reg$c0.out"],
          ["d_2_reg$enMux.out","d_2_reg$clrMux.in0"],
          ["d_2_reg$reg0.in","d_2_reg$clrMux.out"],
          ["self.rst_n","d_2_reg$clrMux.sel"],
          ["d_2_reg$reg0.out","d_2_reg$enMux.in0"],
          ["self.clk","d_2_reg$reg0.clk"],
          ["self.d.2","d_2_reg$reg0.out"],
          ["d_3_reg$reg0.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg$reg0.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg$reg0.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg$enMux.in1","d_3_next_value.out"],
          ["true_lutcnst.bit.out","d_3_next_value.sel"],
          ["d_3_reg$clrMux.in1","d_3_reg$c0.out"],
          ["d_3_reg$enMux.out","d_3_reg$clrMux.in0"],
          ["d_3_reg$reg0.in","d_3_reg$clrMux.out"],
          ["self.rst_n","d_3_reg$clrMux.sel"],
          ["d_3_reg$reg0.out","d_3_reg$enMux.in0"],
          ["self.clk","d_3_reg$reg0.clk"],
          ["self.d.3","d_3_reg$reg0.out"]
        ]
      },
      "affine_controller__U55":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",6,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U82":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U821":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U822":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U823":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U824":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U825":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U83":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U59":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U62":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003f10"]}
          },
          "affine_func$_U65":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001f88"]}
          },
          "affine_func$_U68":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000080"]}
          },
          "affine_func$_U71":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "affine_func$_U74":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "affine_func$add_all__U76":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U77":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U78":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U79":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U80":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U81":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$coeff_U58$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U61$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U64$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U67$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U70$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U73$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$const_term_U75":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000023ff"]}
          },
          "affine_func$mul_d0__U57":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d1__U60":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d2__U63":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d3__U66":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d4__U69":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d5__U72":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$add":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$count$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",32]}
          },
          "d_0_am__U84$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U84$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U85$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U85$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U86$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U86$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U87$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U87$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U88$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U88$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U89$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U89$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U90$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U90$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U91$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U91$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U92$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U92$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U93$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U93$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_am__U94$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U94$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_am__U95$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U95$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U96$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_3_am__U96$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_3_am__U97$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_3_am__U97$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U98$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_4_am__U98$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true5_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true6_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true7_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U82.out"],
          ["d_1_inc.in1","_U821.out"],
          ["d_2_inc.in1","_U822.out"],
          ["d_3_inc.in1","_U823.out"],
          ["d_4_inc.in1","_U824.out"],
          ["d_5_inc.in1","_U825.out"],
          ["cmp_time.in1","_U83.out"],
          ["affine_func$coeff_U58$reg0.in","affine_func$_U59.out"],
          ["affine_func$coeff_U61$reg0.in","affine_func$_U62.out"],
          ["affine_func$coeff_U64$reg0.in","affine_func$_U65.out"],
          ["affine_func$coeff_U67$reg0.in","affine_func$_U68.out"],
          ["affine_func$coeff_U70$reg0.in","affine_func$_U71.out"],
          ["affine_func$coeff_U73$reg0.in","affine_func$_U74.out"],
          ["affine_func$mul_d0__U57.out","affine_func$add_all__U76.in0"],
          ["affine_func$mul_d1__U60.out","affine_func$add_all__U76.in1"],
          ["affine_func$add_all__U77.in0","affine_func$add_all__U76.out"],
          ["affine_func$mul_d2__U63.out","affine_func$add_all__U77.in1"],
          ["affine_func$add_all__U78.in0","affine_func$add_all__U77.out"],
          ["affine_func$mul_d3__U66.out","affine_func$add_all__U78.in1"],
          ["affine_func$add_all__U79.in0","affine_func$add_all__U78.out"],
          ["affine_func$mul_d4__U69.out","affine_func$add_all__U79.in1"],
          ["affine_func$add_all__U80.in0","affine_func$add_all__U79.out"],
          ["affine_func$mul_d5__U72.out","affine_func$add_all__U80.in1"],
          ["affine_func$add_all__U81.in0","affine_func$add_all__U80.out"],
          ["affine_func$const_term_U75.out","affine_func$add_all__U81.in1"],
          ["time_diff.in0","affine_func$add_all__U81.out"],
          ["self.clk","affine_func$coeff_U58$reg0.clk"],
          ["affine_func$mul_d0__U57.in0","affine_func$coeff_U58$reg0.out"],
          ["self.clk","affine_func$coeff_U61$reg0.clk"],
          ["affine_func$mul_d1__U60.in0","affine_func$coeff_U61$reg0.out"],
          ["self.clk","affine_func$coeff_U64$reg0.clk"],
          ["affine_func$mul_d2__U63.in0","affine_func$coeff_U64$reg0.out"],
          ["self.clk","affine_func$coeff_U67$reg0.clk"],
          ["affine_func$mul_d3__U66.in0","affine_func$coeff_U67$reg0.out"],
          ["self.clk","affine_func$coeff_U70$reg0.clk"],
          ["affine_func$mul_d4__U69.in0","affine_func$coeff_U70$reg0.out"],
          ["self.clk","affine_func$coeff_U73$reg0.clk"],
          ["affine_func$mul_d5__U72.in0","affine_func$coeff_U73$reg0.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U57.in1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U60.in1"],
          ["d_2_reg$reg0.out","affine_func$mul_d2__U63.in1"],
          ["d_3_reg$reg0.out","affine_func$mul_d3__U66.in1"],
          ["d_4_reg$reg0.out","affine_func$mul_d4__U69.in1"],
          ["d_5_reg$reg0.out","affine_func$mul_d5__U72.in1"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg$enMux.sel","cmp_time.out"],
          ["d_1_reg$enMux.sel","cmp_time.out"],
          ["d_2_reg$enMux.sel","cmp_time.out"],
          ["d_3_reg$enMux.sel","cmp_time.out"],
          ["d_4_reg$enMux.sel","cmp_time.out"],
          ["d_5_reg$enMux.sel","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["cycle_time$count$reg0.out","cycle_time$add.in0"],
          ["cycle_time$inc.out","cycle_time$add.in1"],
          ["cycle_time$count$enMux.in1","cycle_time$add.out"],
          ["cycle_time$ult.in1","cycle_time$add.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true7_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux.in1","cycle_time$count$c0.out"],
          ["cycle_time$count$enMux.out","cycle_time$count$clrMux.in0"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux.sel"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux.in0"],
          ["true6_lutcnst.bit.out","cycle_time$count$enMux.sel"],
          ["time_diff.in1","cycle_time$count$reg0.out"],
          ["cycle_time$ult.in0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U84$lut$lut.bit.in.2","d_0_am__U84$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U84$lut$lut.bit.in.0"],
          ["d_1_at_max.out","d_0_am__U84$lut$lut.bit.in.1"],
          ["d_0_am__U85$lut$lut.bit.in.0","d_0_am__U84$lut$lut.bit.out"],
          ["d_0_am__U85$lut$lut.bit.in.2","d_0_am__U85$c0_lutcnst.bit.out"],
          ["d_2_at_max.out","d_0_am__U85$lut$lut.bit.in.1"],
          ["d_0_am__U86$lut$lut.bit.in.0","d_0_am__U85$lut$lut.bit.out"],
          ["d_0_am__U86$lut$lut.bit.in.2","d_0_am__U86$c0_lutcnst.bit.out"],
          ["d_3_at_max.out","d_0_am__U86$lut$lut.bit.in.1"],
          ["d_0_am__U87$lut$lut.bit.in.0","d_0_am__U86$lut$lut.bit.out"],
          ["d_0_am__U87$lut$lut.bit.in.2","d_0_am__U87$c0_lutcnst.bit.out"],
          ["d_4_at_max.out","d_0_am__U87$lut$lut.bit.in.1"],
          ["d_0_am__U88$lut$lut.bit.in.0","d_0_am__U87$lut$lut.bit.out"],
          ["d_0_am__U88$lut$lut.bit.in.2","d_0_am__U88$c0_lutcnst.bit.out"],
          ["d_5_at_max.out","d_0_am__U88$lut$lut.bit.in.1"],
          ["d_0_next_value.sel","d_0_am__U88$lut$lut.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg$reg0.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg$reg0.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg$enMux.in1","d_0_next_value.out"],
          ["d_0_reg$clrMux.in1","d_0_reg$c0.out"],
          ["d_0_reg$enMux.out","d_0_reg$clrMux.in0"],
          ["d_0_reg$reg0.in","d_0_reg$clrMux.out"],
          ["self.rst_n","d_0_reg$clrMux.sel"],
          ["d_0_reg$reg0.out","d_0_reg$enMux.in0"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_am__U89$lut$lut.bit.in.2","d_1_am__U89$c0_lutcnst.bit.out"],
          ["true2_lutcnst.bit.out","d_1_am__U89$lut$lut.bit.in.0"],
          ["d_2_at_max.out","d_1_am__U89$lut$lut.bit.in.1"],
          ["d_1_am__U90$lut$lut.bit.in.0","d_1_am__U89$lut$lut.bit.out"],
          ["d_1_am__U90$lut$lut.bit.in.2","d_1_am__U90$c0_lutcnst.bit.out"],
          ["d_3_at_max.out","d_1_am__U90$lut$lut.bit.in.1"],
          ["d_1_am__U91$lut$lut.bit.in.0","d_1_am__U90$lut$lut.bit.out"],
          ["d_1_am__U91$lut$lut.bit.in.2","d_1_am__U91$c0_lutcnst.bit.out"],
          ["d_4_at_max.out","d_1_am__U91$lut$lut.bit.in.1"],
          ["d_1_am__U92$lut$lut.bit.in.0","d_1_am__U91$lut$lut.bit.out"],
          ["d_1_am__U92$lut$lut.bit.in.2","d_1_am__U92$c0_lutcnst.bit.out"],
          ["d_5_at_max.out","d_1_am__U92$lut$lut.bit.in.1"],
          ["d_1_next_value.sel","d_1_am__U92$lut$lut.bit.out"],
          ["d_1_reg$reg0.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg$reg0.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg$reg0.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg$enMux.in1","d_1_next_value.out"],
          ["d_1_reg$clrMux.in1","d_1_reg$c0.out"],
          ["d_1_reg$enMux.out","d_1_reg$clrMux.in0"],
          ["d_1_reg$reg0.in","d_1_reg$clrMux.out"],
          ["self.rst_n","d_1_reg$clrMux.sel"],
          ["d_1_reg$reg0.out","d_1_reg$enMux.in0"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"],
          ["d_2_am__U93$lut$lut.bit.in.2","d_2_am__U93$c0_lutcnst.bit.out"],
          ["true3_lutcnst.bit.out","d_2_am__U93$lut$lut.bit.in.0"],
          ["d_3_at_max.out","d_2_am__U93$lut$lut.bit.in.1"],
          ["d_2_am__U94$lut$lut.bit.in.0","d_2_am__U93$lut$lut.bit.out"],
          ["d_2_am__U94$lut$lut.bit.in.2","d_2_am__U94$c0_lutcnst.bit.out"],
          ["d_4_at_max.out","d_2_am__U94$lut$lut.bit.in.1"],
          ["d_2_am__U95$lut$lut.bit.in.0","d_2_am__U94$lut$lut.bit.out"],
          ["d_2_am__U95$lut$lut.bit.in.2","d_2_am__U95$c0_lutcnst.bit.out"],
          ["d_5_at_max.out","d_2_am__U95$lut$lut.bit.in.1"],
          ["d_2_next_value.sel","d_2_am__U95$lut$lut.bit.out"],
          ["d_2_reg$reg0.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg$reg0.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg$reg0.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg$enMux.in1","d_2_next_value.out"],
          ["d_2_reg$clrMux.in1","d_2_reg$c0.out"],
          ["d_2_reg$enMux.out","d_2_reg$clrMux.in0"],
          ["d_2_reg$reg0.in","d_2_reg$clrMux.out"],
          ["self.rst_n","d_2_reg$clrMux.sel"],
          ["d_2_reg$reg0.out","d_2_reg$enMux.in0"],
          ["self.clk","d_2_reg$reg0.clk"],
          ["self.d.2","d_2_reg$reg0.out"],
          ["d_3_am__U96$lut$lut.bit.in.2","d_3_am__U96$c0_lutcnst.bit.out"],
          ["true4_lutcnst.bit.out","d_3_am__U96$lut$lut.bit.in.0"],
          ["d_4_at_max.out","d_3_am__U96$lut$lut.bit.in.1"],
          ["d_3_am__U97$lut$lut.bit.in.0","d_3_am__U96$lut$lut.bit.out"],
          ["d_3_am__U97$lut$lut.bit.in.2","d_3_am__U97$c0_lutcnst.bit.out"],
          ["d_5_at_max.out","d_3_am__U97$lut$lut.bit.in.1"],
          ["d_3_next_value.sel","d_3_am__U97$lut$lut.bit.out"],
          ["d_3_reg$reg0.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg$reg0.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg$reg0.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg$enMux.in1","d_3_next_value.out"],
          ["d_3_reg$clrMux.in1","d_3_reg$c0.out"],
          ["d_3_reg$enMux.out","d_3_reg$clrMux.in0"],
          ["d_3_reg$reg0.in","d_3_reg$clrMux.out"],
          ["self.rst_n","d_3_reg$clrMux.sel"],
          ["d_3_reg$reg0.out","d_3_reg$enMux.in0"],
          ["self.clk","d_3_reg$reg0.clk"],
          ["self.d.3","d_3_reg$reg0.out"],
          ["d_4_am__U98$lut$lut.bit.in.2","d_4_am__U98$c0_lutcnst.bit.out"],
          ["true5_lutcnst.bit.out","d_4_am__U98$lut$lut.bit.in.0"],
          ["d_5_at_max.out","d_4_am__U98$lut$lut.bit.in.1"],
          ["d_4_next_value.sel","d_4_am__U98$lut$lut.bit.out"],
          ["d_4_reg$reg0.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg$reg0.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg$reg0.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg$enMux.in1","d_4_next_value.out"],
          ["d_4_reg$clrMux.in1","d_4_reg$c0.out"],
          ["d_4_reg$enMux.out","d_4_reg$clrMux.in0"],
          ["d_4_reg$reg0.in","d_4_reg$clrMux.out"],
          ["self.rst_n","d_4_reg$clrMux.sel"],
          ["d_4_reg$reg0.out","d_4_reg$enMux.in0"],
          ["self.clk","d_4_reg$reg0.clk"],
          ["self.d.4","d_4_reg$reg0.out"],
          ["d_5_reg$reg0.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg$reg0.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg$reg0.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg$enMux.in1","d_5_next_value.out"],
          ["true_lutcnst.bit.out","d_5_next_value.sel"],
          ["d_5_reg$clrMux.in1","d_5_reg$c0.out"],
          ["d_5_reg$enMux.out","d_5_reg$clrMux.in0"],
          ["d_5_reg$reg0.in","d_5_reg$clrMux.out"],
          ["self.rst_n","d_5_reg$clrMux.sel"],
          ["d_5_reg$reg0.out","d_5_reg$enMux.in0"],
          ["self.clk","d_5_reg$reg0.clk"],
          ["self.d.5","d_5_reg$reg0.out"]
        ]
      },
      "affine_controller__U8":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U27":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U271":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U272":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U273":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U28":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U12":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U15":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000100"]}
          },
          "affine_func$_U18":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "affine_func$_U21":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "affine_func$add_all__U23":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U24":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U25":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U26":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$coeff_U11$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U14$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U17$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U20$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$const_term_U22":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$mul_d0__U10":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d1__U13":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d2__U16":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d3__U19":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$add":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$count$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",32]}
          },
          "d_0_am__U29$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U29$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U30$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U30$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U31$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U31$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U32$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U32$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U33$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U33$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U34$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U34$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true5_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U27.out"],
          ["d_1_inc.in1","_U271.out"],
          ["d_2_inc.in1","_U272.out"],
          ["d_3_inc.in1","_U273.out"],
          ["cmp_time.in1","_U28.out"],
          ["affine_func$coeff_U11$reg0.in","affine_func$_U12.out"],
          ["affine_func$coeff_U14$reg0.in","affine_func$_U15.out"],
          ["affine_func$coeff_U17$reg0.in","affine_func$_U18.out"],
          ["affine_func$coeff_U20$reg0.in","affine_func$_U21.out"],
          ["affine_func$mul_d0__U10.out","affine_func$add_all__U23.in0"],
          ["affine_func$mul_d1__U13.out","affine_func$add_all__U23.in1"],
          ["affine_func$add_all__U24.in0","affine_func$add_all__U23.out"],
          ["affine_func$mul_d2__U16.out","affine_func$add_all__U24.in1"],
          ["affine_func$add_all__U25.in0","affine_func$add_all__U24.out"],
          ["affine_func$mul_d3__U19.out","affine_func$add_all__U25.in1"],
          ["affine_func$add_all__U26.in0","affine_func$add_all__U25.out"],
          ["affine_func$const_term_U22.out","affine_func$add_all__U26.in1"],
          ["time_diff.in0","affine_func$add_all__U26.out"],
          ["self.clk","affine_func$coeff_U11$reg0.clk"],
          ["affine_func$mul_d0__U10.in0","affine_func$coeff_U11$reg0.out"],
          ["self.clk","affine_func$coeff_U14$reg0.clk"],
          ["affine_func$mul_d1__U13.in0","affine_func$coeff_U14$reg0.out"],
          ["self.clk","affine_func$coeff_U17$reg0.clk"],
          ["affine_func$mul_d2__U16.in0","affine_func$coeff_U17$reg0.out"],
          ["self.clk","affine_func$coeff_U20$reg0.clk"],
          ["affine_func$mul_d3__U19.in0","affine_func$coeff_U20$reg0.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U10.in1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U13.in1"],
          ["d_2_reg$reg0.out","affine_func$mul_d2__U16.in1"],
          ["d_3_reg$reg0.out","affine_func$mul_d3__U19.in1"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg$enMux.sel","cmp_time.out"],
          ["d_1_reg$enMux.sel","cmp_time.out"],
          ["d_2_reg$enMux.sel","cmp_time.out"],
          ["d_3_reg$enMux.sel","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["cycle_time$count$reg0.out","cycle_time$add.in0"],
          ["cycle_time$inc.out","cycle_time$add.in1"],
          ["cycle_time$count$enMux.in1","cycle_time$add.out"],
          ["cycle_time$ult.in1","cycle_time$add.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true5_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux.in1","cycle_time$count$c0.out"],
          ["cycle_time$count$enMux.out","cycle_time$count$clrMux.in0"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux.sel"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux.in0"],
          ["true4_lutcnst.bit.out","cycle_time$count$enMux.sel"],
          ["time_diff.in1","cycle_time$count$reg0.out"],
          ["cycle_time$ult.in0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U29$lut$lut.bit.in.2","d_0_am__U29$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U29$lut$lut.bit.in.0"],
          ["d_1_at_max.out","d_0_am__U29$lut$lut.bit.in.1"],
          ["d_0_am__U30$lut$lut.bit.in.0","d_0_am__U29$lut$lut.bit.out"],
          ["d_0_am__U30$lut$lut.bit.in.2","d_0_am__U30$c0_lutcnst.bit.out"],
          ["d_2_at_max.out","d_0_am__U30$lut$lut.bit.in.1"],
          ["d_0_am__U31$lut$lut.bit.in.0","d_0_am__U30$lut$lut.bit.out"],
          ["d_0_am__U31$lut$lut.bit.in.2","d_0_am__U31$c0_lutcnst.bit.out"],
          ["d_3_at_max.out","d_0_am__U31$lut$lut.bit.in.1"],
          ["d_0_next_value.sel","d_0_am__U31$lut$lut.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg$reg0.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg$reg0.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg$enMux.in1","d_0_next_value.out"],
          ["d_0_reg$clrMux.in1","d_0_reg$c0.out"],
          ["d_0_reg$enMux.out","d_0_reg$clrMux.in0"],
          ["d_0_reg$reg0.in","d_0_reg$clrMux.out"],
          ["self.rst_n","d_0_reg$clrMux.sel"],
          ["d_0_reg$reg0.out","d_0_reg$enMux.in0"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_am__U32$lut$lut.bit.in.2","d_1_am__U32$c0_lutcnst.bit.out"],
          ["true2_lutcnst.bit.out","d_1_am__U32$lut$lut.bit.in.0"],
          ["d_2_at_max.out","d_1_am__U32$lut$lut.bit.in.1"],
          ["d_1_am__U33$lut$lut.bit.in.0","d_1_am__U32$lut$lut.bit.out"],
          ["d_1_am__U33$lut$lut.bit.in.2","d_1_am__U33$c0_lutcnst.bit.out"],
          ["d_3_at_max.out","d_1_am__U33$lut$lut.bit.in.1"],
          ["d_1_next_value.sel","d_1_am__U33$lut$lut.bit.out"],
          ["d_1_reg$reg0.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg$reg0.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg$reg0.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg$enMux.in1","d_1_next_value.out"],
          ["d_1_reg$clrMux.in1","d_1_reg$c0.out"],
          ["d_1_reg$enMux.out","d_1_reg$clrMux.in0"],
          ["d_1_reg$reg0.in","d_1_reg$clrMux.out"],
          ["self.rst_n","d_1_reg$clrMux.sel"],
          ["d_1_reg$reg0.out","d_1_reg$enMux.in0"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"],
          ["d_2_am__U34$lut$lut.bit.in.2","d_2_am__U34$c0_lutcnst.bit.out"],
          ["true3_lutcnst.bit.out","d_2_am__U34$lut$lut.bit.in.0"],
          ["d_3_at_max.out","d_2_am__U34$lut$lut.bit.in.1"],
          ["d_2_next_value.sel","d_2_am__U34$lut$lut.bit.out"],
          ["d_2_reg$reg0.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg$reg0.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg$reg0.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg$enMux.in1","d_2_next_value.out"],
          ["d_2_reg$clrMux.in1","d_2_reg$c0.out"],
          ["d_2_reg$enMux.out","d_2_reg$clrMux.in0"],
          ["d_2_reg$reg0.in","d_2_reg$clrMux.out"],
          ["self.rst_n","d_2_reg$clrMux.sel"],
          ["d_2_reg$reg0.out","d_2_reg$enMux.in0"],
          ["self.clk","d_2_reg$reg0.clk"],
          ["self.d.2","d_2_reg$reg0.out"],
          ["d_3_reg$reg0.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg$reg0.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg$reg0.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg$enMux.in1","d_3_next_value.out"],
          ["true_lutcnst.bit.out","d_3_next_value.sel"],
          ["d_3_reg$clrMux.in1","d_3_reg$c0.out"],
          ["d_3_reg$enMux.out","d_3_reg$clrMux.in0"],
          ["d_3_reg$reg0.in","d_3_reg$clrMux.out"],
          ["self.rst_n","d_3_reg$clrMux.sel"],
          ["d_3_reg$reg0.out","d_3_reg$enMux.in0"],
          ["self.clk","d_3_reg$reg0.clk"],
          ["self.d.3","d_3_reg$reg0.out"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_glb_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_glb_stencil_op_hcompute_hw_output_stencil_read.0","self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_cgra_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_glb_stencil_op_hcompute_input_cgra_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_cgra_stencil_op_hcompute_input_cgra_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_glb_stencil_op_hcompute_input_cgra_stencil_read.0","self.input_cgra_stencil_op_hcompute_input_cgra_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_glb_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_host_stencil_op_hcompute_input_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_glb_stencil_op_hcompute_input_glb_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_host_stencil_op_hcompute_input_glb_stencil_read.0","self.input_glb_stencil_op_hcompute_input_glb_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_kernel_cgra_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_read.0","self.kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_kernel_glb_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["kernel_host_stencil_op_hcompute_kernel_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_glb_stencil_op_hcompute_kernel_glb_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.kernel_host_stencil_op_hcompute_kernel_glb_stencil_read.0","self.kernel_glb_stencil_op_hcompute_kernel_glb_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "PE_init_U497":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "_U495":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U496":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["_U495.out","PE_init_U497.data.in.0"],
          ["_U496.out","PE_init_U497.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_write.0","PE_init_U497.data.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "PE_init_U500":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "_U498":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U499":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["_U498.out","PE_init_U500.data.in.0"],
          ["_U499.out","PE_init_U500.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_1_write.0","PE_init_U500.data.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_10":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_10_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_10_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_957_971_972$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_958_969_970$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_959_968_969$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_960_967_968$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_961_966_967$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_962_965_966$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_963_964_965$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_output_cgra_stencil_3_970_971$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_17_input_cgra_stencil_17_957$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_18_input_cgra_stencil_18_958$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_19_input_cgra_stencil_19_959$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_20_input_cgra_stencil_20_960$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_21_input_cgra_stencil_21_961$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_22_input_cgra_stencil_22_962$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_23_input_cgra_stencil_23_963$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_24_input_cgra_stencil_24_964$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_17_input_cgra_stencil_17_957$binop.data.out","inner_compute$add_957_971_972$binop.data.in.0"],
          ["inner_compute$add_output_cgra_stencil_3_970_971$binop.data.out","inner_compute$add_957_971_972$binop.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_10_write.0","inner_compute$add_957_971_972$binop.data.out"],
          ["inner_compute$mul_kernel_cgra_stencil_18_input_cgra_stencil_18_958$binop.data.out","inner_compute$add_958_969_970$binop.data.in.0"],
          ["inner_compute$add_959_968_969$binop.data.out","inner_compute$add_958_969_970$binop.data.in.1"],
          ["inner_compute$add_output_cgra_stencil_3_970_971$binop.data.in.1","inner_compute$add_958_969_970$binop.data.out"],
          ["inner_compute$mul_kernel_cgra_stencil_19_input_cgra_stencil_19_959$binop.data.out","inner_compute$add_959_968_969$binop.data.in.0"],
          ["inner_compute$add_960_967_968$binop.data.out","inner_compute$add_959_968_969$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_20_input_cgra_stencil_20_960$binop.data.out","inner_compute$add_960_967_968$binop.data.in.0"],
          ["inner_compute$add_961_966_967$binop.data.out","inner_compute$add_960_967_968$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_21_input_cgra_stencil_21_961$binop.data.out","inner_compute$add_961_966_967$binop.data.in.0"],
          ["inner_compute$add_962_965_966$binop.data.out","inner_compute$add_961_966_967$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_22_input_cgra_stencil_22_962$binop.data.out","inner_compute$add_962_965_966$binop.data.in.0"],
          ["inner_compute$add_963_964_965$binop.data.out","inner_compute$add_962_965_966$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_23_input_cgra_stencil_23_963$binop.data.out","inner_compute$add_963_964_965$binop.data.in.0"],
          ["inner_compute$mul_kernel_cgra_stencil_24_input_cgra_stencil_24_964$binop.data.out","inner_compute$add_963_964_965$binop.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.0","inner_compute$add_output_cgra_stencil_3_970_971$binop.data.in.0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.0","inner_compute$mul_kernel_cgra_stencil_17_input_cgra_stencil_17_957$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.0","inner_compute$mul_kernel_cgra_stencil_17_input_cgra_stencil_17_957$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.1","inner_compute$mul_kernel_cgra_stencil_18_input_cgra_stencil_18_958$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.1","inner_compute$mul_kernel_cgra_stencil_18_input_cgra_stencil_18_958$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.2","inner_compute$mul_kernel_cgra_stencil_19_input_cgra_stencil_19_959$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.2","inner_compute$mul_kernel_cgra_stencil_19_input_cgra_stencil_19_959$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.3","inner_compute$mul_kernel_cgra_stencil_20_input_cgra_stencil_20_960$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.3","inner_compute$mul_kernel_cgra_stencil_20_input_cgra_stencil_20_960$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.4","inner_compute$mul_kernel_cgra_stencil_21_input_cgra_stencil_21_961$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.4","inner_compute$mul_kernel_cgra_stencil_21_input_cgra_stencil_21_961$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.5","inner_compute$mul_kernel_cgra_stencil_22_input_cgra_stencil_22_962$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.5","inner_compute$mul_kernel_cgra_stencil_22_input_cgra_stencil_22_962$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.6","inner_compute$mul_kernel_cgra_stencil_23_input_cgra_stencil_23_963$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.6","inner_compute$mul_kernel_cgra_stencil_23_input_cgra_stencil_23_963$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.7","inner_compute$mul_kernel_cgra_stencil_24_input_cgra_stencil_24_964$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.7","inner_compute$mul_kernel_cgra_stencil_24_input_cgra_stencil_24_964$binop.data.in.1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_11":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_11_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_11_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_1032_1046_1047$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1033_1044_1045$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1034_1043_1044$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1035_1042_1043$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1036_1041_1042$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1037_1040_1041$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1038_1039_1040$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_output_cgra_stencil_4_1045_1046$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1032$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1033$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1034$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1035$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1036$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1037$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1038$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1039$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1032$binop.data.out","inner_compute$add_1032_1046_1047$binop.data.in.0"],
          ["inner_compute$add_output_cgra_stencil_4_1045_1046$binop.data.out","inner_compute$add_1032_1046_1047$binop.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_11_write.0","inner_compute$add_1032_1046_1047$binop.data.out"],
          ["inner_compute$mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1033$binop.data.out","inner_compute$add_1033_1044_1045$binop.data.in.0"],
          ["inner_compute$add_1034_1043_1044$binop.data.out","inner_compute$add_1033_1044_1045$binop.data.in.1"],
          ["inner_compute$add_output_cgra_stencil_4_1045_1046$binop.data.in.1","inner_compute$add_1033_1044_1045$binop.data.out"],
          ["inner_compute$mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1034$binop.data.out","inner_compute$add_1034_1043_1044$binop.data.in.0"],
          ["inner_compute$add_1035_1042_1043$binop.data.out","inner_compute$add_1034_1043_1044$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1035$binop.data.out","inner_compute$add_1035_1042_1043$binop.data.in.0"],
          ["inner_compute$add_1036_1041_1042$binop.data.out","inner_compute$add_1035_1042_1043$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1036$binop.data.out","inner_compute$add_1036_1041_1042$binop.data.in.0"],
          ["inner_compute$add_1037_1040_1041$binop.data.out","inner_compute$add_1036_1041_1042$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1037$binop.data.out","inner_compute$add_1037_1040_1041$binop.data.in.0"],
          ["inner_compute$add_1038_1039_1040$binop.data.out","inner_compute$add_1037_1040_1041$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1038$binop.data.out","inner_compute$add_1038_1039_1040$binop.data.in.0"],
          ["inner_compute$mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1039$binop.data.out","inner_compute$add_1038_1039_1040$binop.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.0","inner_compute$add_output_cgra_stencil_4_1045_1046$binop.data.in.0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.0","inner_compute$mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1032$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.0","inner_compute$mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1032$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.1","inner_compute$mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1033$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.1","inner_compute$mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1033$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.2","inner_compute$mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1034$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.2","inner_compute$mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1034$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.3","inner_compute$mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1035$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.3","inner_compute$mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1035$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.4","inner_compute$mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1036$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.4","inner_compute$mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1036$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.5","inner_compute$mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1037$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.5","inner_compute$mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1037$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.6","inner_compute$mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1038$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.6","inner_compute$mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1038$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.7","inner_compute$mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1039$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.7","inner_compute$mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1039$binop.data.in.1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_12":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_12_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_12_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_1107_1121_1122$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1108_1119_1120$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1109_1118_1119$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1110_1117_1118$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1111_1116_1117$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1112_1115_1116$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1113_1114_1115$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_output_cgra_stencil_5_1120_1121$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1107$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1108$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1109$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1110$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1111$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1112$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1113$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1114$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1107$binop.data.out","inner_compute$add_1107_1121_1122$binop.data.in.0"],
          ["inner_compute$add_output_cgra_stencil_5_1120_1121$binop.data.out","inner_compute$add_1107_1121_1122$binop.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_12_write.0","inner_compute$add_1107_1121_1122$binop.data.out"],
          ["inner_compute$mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1108$binop.data.out","inner_compute$add_1108_1119_1120$binop.data.in.0"],
          ["inner_compute$add_1109_1118_1119$binop.data.out","inner_compute$add_1108_1119_1120$binop.data.in.1"],
          ["inner_compute$add_output_cgra_stencil_5_1120_1121$binop.data.in.1","inner_compute$add_1108_1119_1120$binop.data.out"],
          ["inner_compute$mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1109$binop.data.out","inner_compute$add_1109_1118_1119$binop.data.in.0"],
          ["inner_compute$add_1110_1117_1118$binop.data.out","inner_compute$add_1109_1118_1119$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1110$binop.data.out","inner_compute$add_1110_1117_1118$binop.data.in.0"],
          ["inner_compute$add_1111_1116_1117$binop.data.out","inner_compute$add_1110_1117_1118$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1111$binop.data.out","inner_compute$add_1111_1116_1117$binop.data.in.0"],
          ["inner_compute$add_1112_1115_1116$binop.data.out","inner_compute$add_1111_1116_1117$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1112$binop.data.out","inner_compute$add_1112_1115_1116$binop.data.in.0"],
          ["inner_compute$add_1113_1114_1115$binop.data.out","inner_compute$add_1112_1115_1116$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1113$binop.data.out","inner_compute$add_1113_1114_1115$binop.data.in.0"],
          ["inner_compute$mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1114$binop.data.out","inner_compute$add_1113_1114_1115$binop.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.0","inner_compute$add_output_cgra_stencil_5_1120_1121$binop.data.in.0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.0","inner_compute$mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1107$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.0","inner_compute$mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1107$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.1","inner_compute$mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1108$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.1","inner_compute$mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1108$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.2","inner_compute$mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1109$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.2","inner_compute$mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1109$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.3","inner_compute$mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1110$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.3","inner_compute$mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1110$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.4","inner_compute$mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1111$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.4","inner_compute$mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1111$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.5","inner_compute$mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1112$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.5","inner_compute$mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1112$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.6","inner_compute$mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1113$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.6","inner_compute$mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1113$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.7","inner_compute$mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1114$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.7","inner_compute$mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1114$binop.data.in.1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_13":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_13_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_13_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_1182_1196_1197$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1183_1194_1195$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1184_1193_1194$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1185_1192_1193$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1186_1191_1192$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1187_1190_1191$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1188_1189_1190$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_output_cgra_stencil_6_1195_1196$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1182$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1183$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1184$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1185$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1186$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1187$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1188$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1189$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1182$binop.data.out","inner_compute$add_1182_1196_1197$binop.data.in.0"],
          ["inner_compute$add_output_cgra_stencil_6_1195_1196$binop.data.out","inner_compute$add_1182_1196_1197$binop.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_13_write.0","inner_compute$add_1182_1196_1197$binop.data.out"],
          ["inner_compute$mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1183$binop.data.out","inner_compute$add_1183_1194_1195$binop.data.in.0"],
          ["inner_compute$add_1184_1193_1194$binop.data.out","inner_compute$add_1183_1194_1195$binop.data.in.1"],
          ["inner_compute$add_output_cgra_stencil_6_1195_1196$binop.data.in.1","inner_compute$add_1183_1194_1195$binop.data.out"],
          ["inner_compute$mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1184$binop.data.out","inner_compute$add_1184_1193_1194$binop.data.in.0"],
          ["inner_compute$add_1185_1192_1193$binop.data.out","inner_compute$add_1184_1193_1194$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1185$binop.data.out","inner_compute$add_1185_1192_1193$binop.data.in.0"],
          ["inner_compute$add_1186_1191_1192$binop.data.out","inner_compute$add_1185_1192_1193$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1186$binop.data.out","inner_compute$add_1186_1191_1192$binop.data.in.0"],
          ["inner_compute$add_1187_1190_1191$binop.data.out","inner_compute$add_1186_1191_1192$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1187$binop.data.out","inner_compute$add_1187_1190_1191$binop.data.in.0"],
          ["inner_compute$add_1188_1189_1190$binop.data.out","inner_compute$add_1187_1190_1191$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1188$binop.data.out","inner_compute$add_1188_1189_1190$binop.data.in.0"],
          ["inner_compute$mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1189$binop.data.out","inner_compute$add_1188_1189_1190$binop.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.0","inner_compute$add_output_cgra_stencil_6_1195_1196$binop.data.in.0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.0","inner_compute$mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1182$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.0","inner_compute$mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1182$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.1","inner_compute$mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1183$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.1","inner_compute$mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1183$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.2","inner_compute$mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1184$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.2","inner_compute$mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1184$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.3","inner_compute$mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1185$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.3","inner_compute$mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1185$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.4","inner_compute$mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1186$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.4","inner_compute$mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1186$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.5","inner_compute$mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1187$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.5","inner_compute$mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1187$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.6","inner_compute$mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1188$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.6","inner_compute$mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1188$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.7","inner_compute$mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1189$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.7","inner_compute$mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1189$binop.data.in.1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_14":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_14_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_14_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_1257_1271_1272$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1258_1269_1270$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1259_1268_1269$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1260_1267_1268$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1261_1266_1267$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1262_1265_1266$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1263_1264_1265$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_output_cgra_stencil_7_1270_1271$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1257$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1258$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1259$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1260$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1261$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1262$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1263$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1264$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1257$binop.data.out","inner_compute$add_1257_1271_1272$binop.data.in.0"],
          ["inner_compute$add_output_cgra_stencil_7_1270_1271$binop.data.out","inner_compute$add_1257_1271_1272$binop.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_14_write.0","inner_compute$add_1257_1271_1272$binop.data.out"],
          ["inner_compute$mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1258$binop.data.out","inner_compute$add_1258_1269_1270$binop.data.in.0"],
          ["inner_compute$add_1259_1268_1269$binop.data.out","inner_compute$add_1258_1269_1270$binop.data.in.1"],
          ["inner_compute$add_output_cgra_stencil_7_1270_1271$binop.data.in.1","inner_compute$add_1258_1269_1270$binop.data.out"],
          ["inner_compute$mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1259$binop.data.out","inner_compute$add_1259_1268_1269$binop.data.in.0"],
          ["inner_compute$add_1260_1267_1268$binop.data.out","inner_compute$add_1259_1268_1269$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1260$binop.data.out","inner_compute$add_1260_1267_1268$binop.data.in.0"],
          ["inner_compute$add_1261_1266_1267$binop.data.out","inner_compute$add_1260_1267_1268$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1261$binop.data.out","inner_compute$add_1261_1266_1267$binop.data.in.0"],
          ["inner_compute$add_1262_1265_1266$binop.data.out","inner_compute$add_1261_1266_1267$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1262$binop.data.out","inner_compute$add_1262_1265_1266$binop.data.in.0"],
          ["inner_compute$add_1263_1264_1265$binop.data.out","inner_compute$add_1262_1265_1266$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1263$binop.data.out","inner_compute$add_1263_1264_1265$binop.data.in.0"],
          ["inner_compute$mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1264$binop.data.out","inner_compute$add_1263_1264_1265$binop.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.0","inner_compute$add_output_cgra_stencil_7_1270_1271$binop.data.in.0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.0","inner_compute$mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1257$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.0","inner_compute$mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1257$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.1","inner_compute$mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1258$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.1","inner_compute$mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1258$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.2","inner_compute$mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1259$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.2","inner_compute$mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1259$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.3","inner_compute$mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1260$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.3","inner_compute$mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1260$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.4","inner_compute$mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1261$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.4","inner_compute$mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1261$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.5","inner_compute$mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1262$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.5","inner_compute$mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1262$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.6","inner_compute$mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1263$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.6","inner_compute$mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1263$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.7","inner_compute$mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1264$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.7","inner_compute$mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1264$binop.data.in.1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_15":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_15_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_15_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_1332_1346_1347$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1333_1344_1345$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1334_1343_1344$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1335_1342_1343$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1336_1341_1342$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1337_1340_1341$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1338_1339_1340$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_output_cgra_stencil_8_1345_1346$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1332$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1333$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1334$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1335$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1336$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1337$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1338$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1339$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1332$binop.data.out","inner_compute$add_1332_1346_1347$binop.data.in.0"],
          ["inner_compute$add_output_cgra_stencil_8_1345_1346$binop.data.out","inner_compute$add_1332_1346_1347$binop.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_15_write.0","inner_compute$add_1332_1346_1347$binop.data.out"],
          ["inner_compute$mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1333$binop.data.out","inner_compute$add_1333_1344_1345$binop.data.in.0"],
          ["inner_compute$add_1334_1343_1344$binop.data.out","inner_compute$add_1333_1344_1345$binop.data.in.1"],
          ["inner_compute$add_output_cgra_stencil_8_1345_1346$binop.data.in.1","inner_compute$add_1333_1344_1345$binop.data.out"],
          ["inner_compute$mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1334$binop.data.out","inner_compute$add_1334_1343_1344$binop.data.in.0"],
          ["inner_compute$add_1335_1342_1343$binop.data.out","inner_compute$add_1334_1343_1344$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1335$binop.data.out","inner_compute$add_1335_1342_1343$binop.data.in.0"],
          ["inner_compute$add_1336_1341_1342$binop.data.out","inner_compute$add_1335_1342_1343$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1336$binop.data.out","inner_compute$add_1336_1341_1342$binop.data.in.0"],
          ["inner_compute$add_1337_1340_1341$binop.data.out","inner_compute$add_1336_1341_1342$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1337$binop.data.out","inner_compute$add_1337_1340_1341$binop.data.in.0"],
          ["inner_compute$add_1338_1339_1340$binop.data.out","inner_compute$add_1337_1340_1341$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1338$binop.data.out","inner_compute$add_1338_1339_1340$binop.data.in.0"],
          ["inner_compute$mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1339$binop.data.out","inner_compute$add_1338_1339_1340$binop.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.0","inner_compute$add_output_cgra_stencil_8_1345_1346$binop.data.in.0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.0","inner_compute$mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1332$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.0","inner_compute$mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1332$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.1","inner_compute$mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1333$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.1","inner_compute$mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1333$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.2","inner_compute$mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1334$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.2","inner_compute$mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1334$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.3","inner_compute$mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1335$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.3","inner_compute$mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1335$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.4","inner_compute$mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1336$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.4","inner_compute$mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1336$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.5","inner_compute$mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1337$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.5","inner_compute$mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1337$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.6","inner_compute$mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1338$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.6","inner_compute$mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1338$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.7","inner_compute$mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1339$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.7","inner_compute$mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1339$binop.data.in.1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "PE_init_U503":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "_U501":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U502":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["_U501.out","PE_init_U503.data.in.0"],
          ["_U502.out","PE_init_U503.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_2_write.0","PE_init_U503.data.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "PE_init_U506":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "_U504":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U505":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["_U504.out","PE_init_U506.data.in.0"],
          ["_U505.out","PE_init_U506.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_3_write.0","PE_init_U506.data.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_4_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "PE_init_U509":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "_U507":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U508":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["_U507.out","PE_init_U509.data.in.0"],
          ["_U508.out","PE_init_U509.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_4_write.0","PE_init_U509.data.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_5_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "PE_init_U512":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "_U510":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U511":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["_U510.out","PE_init_U512.data.in.0"],
          ["_U511.out","PE_init_U512.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_5_write.0","PE_init_U512.data.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_6":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_6_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "PE_init_U515":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "_U513":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U514":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["_U513.out","PE_init_U515.data.in.0"],
          ["_U514.out","PE_init_U515.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_6_write.0","PE_init_U515.data.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_7":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_7_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "PE_init_U518":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "_U516":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U517":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["_U516.out","PE_init_U518.data.in.0"],
          ["_U517.out","PE_init_U518.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_7_write.0","PE_init_U518.data.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_8":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_8_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_8_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_807_821_822$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_808_819_820$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_809_818_819$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_810_817_818$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_811_816_817$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_812_815_816$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_813_814_815$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_output_cgra_stencil_1_820_821$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_1_input_cgra_stencil_1_807$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_2_input_cgra_stencil_2_808$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_3_input_cgra_stencil_3_809$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_4_input_cgra_stencil_4_810$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_5_input_cgra_stencil_5_811$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_6_input_cgra_stencil_6_812$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_7_input_cgra_stencil_7_813$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_8_input_cgra_stencil_8_814$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_1_input_cgra_stencil_1_807$binop.data.out","inner_compute$add_807_821_822$binop.data.in.0"],
          ["inner_compute$add_output_cgra_stencil_1_820_821$binop.data.out","inner_compute$add_807_821_822$binop.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_8_write.0","inner_compute$add_807_821_822$binop.data.out"],
          ["inner_compute$mul_kernel_cgra_stencil_2_input_cgra_stencil_2_808$binop.data.out","inner_compute$add_808_819_820$binop.data.in.0"],
          ["inner_compute$add_809_818_819$binop.data.out","inner_compute$add_808_819_820$binop.data.in.1"],
          ["inner_compute$add_output_cgra_stencil_1_820_821$binop.data.in.1","inner_compute$add_808_819_820$binop.data.out"],
          ["inner_compute$mul_kernel_cgra_stencil_3_input_cgra_stencil_3_809$binop.data.out","inner_compute$add_809_818_819$binop.data.in.0"],
          ["inner_compute$add_810_817_818$binop.data.out","inner_compute$add_809_818_819$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_4_input_cgra_stencil_4_810$binop.data.out","inner_compute$add_810_817_818$binop.data.in.0"],
          ["inner_compute$add_811_816_817$binop.data.out","inner_compute$add_810_817_818$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_5_input_cgra_stencil_5_811$binop.data.out","inner_compute$add_811_816_817$binop.data.in.0"],
          ["inner_compute$add_812_815_816$binop.data.out","inner_compute$add_811_816_817$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_6_input_cgra_stencil_6_812$binop.data.out","inner_compute$add_812_815_816$binop.data.in.0"],
          ["inner_compute$add_813_814_815$binop.data.out","inner_compute$add_812_815_816$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_7_input_cgra_stencil_7_813$binop.data.out","inner_compute$add_813_814_815$binop.data.in.0"],
          ["inner_compute$mul_kernel_cgra_stencil_8_input_cgra_stencil_8_814$binop.data.out","inner_compute$add_813_814_815$binop.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.0","inner_compute$add_output_cgra_stencil_1_820_821$binop.data.in.0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.0","inner_compute$mul_kernel_cgra_stencil_1_input_cgra_stencil_1_807$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.0","inner_compute$mul_kernel_cgra_stencil_1_input_cgra_stencil_1_807$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.1","inner_compute$mul_kernel_cgra_stencil_2_input_cgra_stencil_2_808$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.1","inner_compute$mul_kernel_cgra_stencil_2_input_cgra_stencil_2_808$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.2","inner_compute$mul_kernel_cgra_stencil_3_input_cgra_stencil_3_809$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.2","inner_compute$mul_kernel_cgra_stencil_3_input_cgra_stencil_3_809$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.3","inner_compute$mul_kernel_cgra_stencil_4_input_cgra_stencil_4_810$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.3","inner_compute$mul_kernel_cgra_stencil_4_input_cgra_stencil_4_810$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.4","inner_compute$mul_kernel_cgra_stencil_5_input_cgra_stencil_5_811$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.4","inner_compute$mul_kernel_cgra_stencil_5_input_cgra_stencil_5_811$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.5","inner_compute$mul_kernel_cgra_stencil_6_input_cgra_stencil_6_812$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.5","inner_compute$mul_kernel_cgra_stencil_6_input_cgra_stencil_6_812$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.6","inner_compute$mul_kernel_cgra_stencil_7_input_cgra_stencil_7_813$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.6","inner_compute$mul_kernel_cgra_stencil_7_input_cgra_stencil_7_813$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.7","inner_compute$mul_kernel_cgra_stencil_8_input_cgra_stencil_8_814$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.7","inner_compute$mul_kernel_cgra_stencil_8_input_cgra_stencil_8_814$binop.data.in.1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_9":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_9_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_9_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_882_896_897$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_883_894_895$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_884_893_894$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_885_892_893$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_886_891_892$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_887_890_891$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_888_889_890$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_output_cgra_stencil_2_895_896$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_10_input_cgra_stencil_10_883$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_11_input_cgra_stencil_11_884$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_12_input_cgra_stencil_12_885$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_13_input_cgra_stencil_13_886$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_14_input_cgra_stencil_14_887$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_15_input_cgra_stencil_15_888$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_16_input_cgra_stencil_16_889$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_9_input_cgra_stencil_9_882$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_9_input_cgra_stencil_9_882$binop.data.out","inner_compute$add_882_896_897$binop.data.in.0"],
          ["inner_compute$add_output_cgra_stencil_2_895_896$binop.data.out","inner_compute$add_882_896_897$binop.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_9_write.0","inner_compute$add_882_896_897$binop.data.out"],
          ["inner_compute$mul_kernel_cgra_stencil_10_input_cgra_stencil_10_883$binop.data.out","inner_compute$add_883_894_895$binop.data.in.0"],
          ["inner_compute$add_884_893_894$binop.data.out","inner_compute$add_883_894_895$binop.data.in.1"],
          ["inner_compute$add_output_cgra_stencil_2_895_896$binop.data.in.1","inner_compute$add_883_894_895$binop.data.out"],
          ["inner_compute$mul_kernel_cgra_stencil_11_input_cgra_stencil_11_884$binop.data.out","inner_compute$add_884_893_894$binop.data.in.0"],
          ["inner_compute$add_885_892_893$binop.data.out","inner_compute$add_884_893_894$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_12_input_cgra_stencil_12_885$binop.data.out","inner_compute$add_885_892_893$binop.data.in.0"],
          ["inner_compute$add_886_891_892$binop.data.out","inner_compute$add_885_892_893$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_13_input_cgra_stencil_13_886$binop.data.out","inner_compute$add_886_891_892$binop.data.in.0"],
          ["inner_compute$add_887_890_891$binop.data.out","inner_compute$add_886_891_892$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_14_input_cgra_stencil_14_887$binop.data.out","inner_compute$add_887_890_891$binop.data.in.0"],
          ["inner_compute$add_888_889_890$binop.data.out","inner_compute$add_887_890_891$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_15_input_cgra_stencil_15_888$binop.data.out","inner_compute$add_888_889_890$binop.data.in.0"],
          ["inner_compute$mul_kernel_cgra_stencil_16_input_cgra_stencil_16_889$binop.data.out","inner_compute$add_888_889_890$binop.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.0","inner_compute$add_output_cgra_stencil_2_895_896$binop.data.in.0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.0","inner_compute$mul_kernel_cgra_stencil_10_input_cgra_stencil_10_883$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.0","inner_compute$mul_kernel_cgra_stencil_10_input_cgra_stencil_10_883$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.1","inner_compute$mul_kernel_cgra_stencil_11_input_cgra_stencil_11_884$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.1","inner_compute$mul_kernel_cgra_stencil_11_input_cgra_stencil_11_884$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.2","inner_compute$mul_kernel_cgra_stencil_12_input_cgra_stencil_12_885$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.2","inner_compute$mul_kernel_cgra_stencil_12_input_cgra_stencil_12_885$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.3","inner_compute$mul_kernel_cgra_stencil_13_input_cgra_stencil_13_886$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.3","inner_compute$mul_kernel_cgra_stencil_13_input_cgra_stencil_13_886$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.4","inner_compute$mul_kernel_cgra_stencil_14_input_cgra_stencil_14_887$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.4","inner_compute$mul_kernel_cgra_stencil_14_input_cgra_stencil_14_887$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.5","inner_compute$mul_kernel_cgra_stencil_15_input_cgra_stencil_15_888$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.5","inner_compute$mul_kernel_cgra_stencil_15_input_cgra_stencil_15_888$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.6","inner_compute$mul_kernel_cgra_stencil_16_input_cgra_stencil_16_889$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.6","inner_compute$mul_kernel_cgra_stencil_16_input_cgra_stencil_16_889$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.7","inner_compute$mul_kernel_cgra_stencil_9_input_cgra_stencil_9_882$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.7","inner_compute$mul_kernel_cgra_stencil_9_input_cgra_stencil_9_882$binop.data.in.1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_glb_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_glb_stencil_op_hcompute_output_glb_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_glb_stencil_op_hcompute_output_glb_stencil_write.0","self.output_cgra_stencil_op_hcompute_output_glb_stencil_read.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_output_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_output_glb_stencil.0"]
        ]
      },
      "hcompute_input_cgra_stencil":{
        "type":["Record",[
          ["out_input_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_cgra_stencil","self.in0_input_glb_stencil.0"]
        ]
      },
      "hcompute_input_glb_stencil":{
        "type":["Record",[
          ["out_input_glb_stencil",["Array",16,"Bit"]],
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_glb_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_kernel_cgra_stencil":{
        "type":["Record",[
          ["out_kernel_cgra_stencil",["Array",16,"Bit"]],
          ["in0_kernel_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_cgra_stencil","self.in0_kernel_glb_stencil.0"]
        ]
      },
      "hcompute_kernel_glb_stencil":{
        "type":["Record",[
          ["out_kernel_glb_stencil",["Array",16,"Bit"]],
          ["in0_kernel_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_glb_stencil","self.in0_kernel_host_stencil.0"]
        ]
      },
      "hcompute_output_cgra_stencil":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "PE_init_U521":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "_U519":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U520":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["_U519.out","PE_init_U521.data.in.0"],
          ["_U520.out","PE_init_U521.data.in.1"],
          ["self.out_output_cgra_stencil","PE_init_U521.data.out"]
        ]
      },
      "hcompute_output_cgra_stencil_1":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "PE_init_U524":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "_U522":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U523":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["_U522.out","PE_init_U524.data.in.0"],
          ["_U523.out","PE_init_U524.data.in.1"],
          ["self.out_output_cgra_stencil","PE_init_U524.data.out"]
        ]
      },
      "hcompute_output_cgra_stencil_10":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_957_971_972$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_958_969_970$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_959_968_969$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_960_967_968$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_961_966_967$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_962_965_966$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_963_964_965$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_output_cgra_stencil_3_970_971$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_17_input_cgra_stencil_17_957$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_18_input_cgra_stencil_18_958$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_19_input_cgra_stencil_19_959$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_20_input_cgra_stencil_20_960$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_21_input_cgra_stencil_21_961$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_22_input_cgra_stencil_22_962$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_23_input_cgra_stencil_23_963$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_24_input_cgra_stencil_24_964$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_17_input_cgra_stencil_17_957$binop.data.out","add_957_971_972$binop.data.in.0"],
          ["add_output_cgra_stencil_3_970_971$binop.data.out","add_957_971_972$binop.data.in.1"],
          ["self.out_output_cgra_stencil","add_957_971_972$binop.data.out"],
          ["mul_kernel_cgra_stencil_18_input_cgra_stencil_18_958$binop.data.out","add_958_969_970$binop.data.in.0"],
          ["add_959_968_969$binop.data.out","add_958_969_970$binop.data.in.1"],
          ["add_output_cgra_stencil_3_970_971$binop.data.in.1","add_958_969_970$binop.data.out"],
          ["mul_kernel_cgra_stencil_19_input_cgra_stencil_19_959$binop.data.out","add_959_968_969$binop.data.in.0"],
          ["add_960_967_968$binop.data.out","add_959_968_969$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_20_input_cgra_stencil_20_960$binop.data.out","add_960_967_968$binop.data.in.0"],
          ["add_961_966_967$binop.data.out","add_960_967_968$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_21_input_cgra_stencil_21_961$binop.data.out","add_961_966_967$binop.data.in.0"],
          ["add_962_965_966$binop.data.out","add_961_966_967$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_22_input_cgra_stencil_22_962$binop.data.out","add_962_965_966$binop.data.in.0"],
          ["add_963_964_965$binop.data.out","add_962_965_966$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_23_input_cgra_stencil_23_963$binop.data.out","add_963_964_965$binop.data.in.0"],
          ["mul_kernel_cgra_stencil_24_input_cgra_stencil_24_964$binop.data.out","add_963_964_965$binop.data.in.1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_3_970_971$binop.data.in.0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_17_input_cgra_stencil_17_957$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_17_input_cgra_stencil_17_957$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_18_input_cgra_stencil_18_958$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_18_input_cgra_stencil_18_958$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_19_input_cgra_stencil_19_959$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_19_input_cgra_stencil_19_959$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_20_input_cgra_stencil_20_960$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_20_input_cgra_stencil_20_960$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_21_input_cgra_stencil_21_961$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_21_input_cgra_stencil_21_961$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_22_input_cgra_stencil_22_962$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_22_input_cgra_stencil_22_962$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_23_input_cgra_stencil_23_963$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_23_input_cgra_stencil_23_963$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_24_input_cgra_stencil_24_964$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_24_input_cgra_stencil_24_964$binop.data.in.1"]
        ]
      },
      "hcompute_output_cgra_stencil_11":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1032_1046_1047$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1033_1044_1045$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1034_1043_1044$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1035_1042_1043$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1036_1041_1042$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1037_1040_1041$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1038_1039_1040$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_output_cgra_stencil_4_1045_1046$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1032$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1033$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1034$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1035$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1036$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1037$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1038$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1039$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1032$binop.data.out","add_1032_1046_1047$binop.data.in.0"],
          ["add_output_cgra_stencil_4_1045_1046$binop.data.out","add_1032_1046_1047$binop.data.in.1"],
          ["self.out_output_cgra_stencil","add_1032_1046_1047$binop.data.out"],
          ["mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1033$binop.data.out","add_1033_1044_1045$binop.data.in.0"],
          ["add_1034_1043_1044$binop.data.out","add_1033_1044_1045$binop.data.in.1"],
          ["add_output_cgra_stencil_4_1045_1046$binop.data.in.1","add_1033_1044_1045$binop.data.out"],
          ["mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1034$binop.data.out","add_1034_1043_1044$binop.data.in.0"],
          ["add_1035_1042_1043$binop.data.out","add_1034_1043_1044$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1035$binop.data.out","add_1035_1042_1043$binop.data.in.0"],
          ["add_1036_1041_1042$binop.data.out","add_1035_1042_1043$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1036$binop.data.out","add_1036_1041_1042$binop.data.in.0"],
          ["add_1037_1040_1041$binop.data.out","add_1036_1041_1042$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1037$binop.data.out","add_1037_1040_1041$binop.data.in.0"],
          ["add_1038_1039_1040$binop.data.out","add_1037_1040_1041$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1038$binop.data.out","add_1038_1039_1040$binop.data.in.0"],
          ["mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1039$binop.data.out","add_1038_1039_1040$binop.data.in.1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_4_1045_1046$binop.data.in.0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1032$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1032$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1033$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1033$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1034$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1034$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1035$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1035$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1036$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1036$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1037$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1037$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1038$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1038$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1039$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1039$binop.data.in.1"]
        ]
      },
      "hcompute_output_cgra_stencil_12":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1107_1121_1122$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1108_1119_1120$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1109_1118_1119$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1110_1117_1118$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1111_1116_1117$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1112_1115_1116$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1113_1114_1115$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_output_cgra_stencil_5_1120_1121$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1107$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1108$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1109$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1110$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1111$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1112$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1113$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1114$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1107$binop.data.out","add_1107_1121_1122$binop.data.in.0"],
          ["add_output_cgra_stencil_5_1120_1121$binop.data.out","add_1107_1121_1122$binop.data.in.1"],
          ["self.out_output_cgra_stencil","add_1107_1121_1122$binop.data.out"],
          ["mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1108$binop.data.out","add_1108_1119_1120$binop.data.in.0"],
          ["add_1109_1118_1119$binop.data.out","add_1108_1119_1120$binop.data.in.1"],
          ["add_output_cgra_stencil_5_1120_1121$binop.data.in.1","add_1108_1119_1120$binop.data.out"],
          ["mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1109$binop.data.out","add_1109_1118_1119$binop.data.in.0"],
          ["add_1110_1117_1118$binop.data.out","add_1109_1118_1119$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1110$binop.data.out","add_1110_1117_1118$binop.data.in.0"],
          ["add_1111_1116_1117$binop.data.out","add_1110_1117_1118$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1111$binop.data.out","add_1111_1116_1117$binop.data.in.0"],
          ["add_1112_1115_1116$binop.data.out","add_1111_1116_1117$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1112$binop.data.out","add_1112_1115_1116$binop.data.in.0"],
          ["add_1113_1114_1115$binop.data.out","add_1112_1115_1116$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1113$binop.data.out","add_1113_1114_1115$binop.data.in.0"],
          ["mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1114$binop.data.out","add_1113_1114_1115$binop.data.in.1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_5_1120_1121$binop.data.in.0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1107$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1107$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1108$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1108$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1109$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1109$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1110$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1110$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1111$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1111$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1112$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1112$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1113$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1113$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1114$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1114$binop.data.in.1"]
        ]
      },
      "hcompute_output_cgra_stencil_13":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1182_1196_1197$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1183_1194_1195$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1184_1193_1194$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1185_1192_1193$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1186_1191_1192$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1187_1190_1191$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1188_1189_1190$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_output_cgra_stencil_6_1195_1196$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1182$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1183$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1184$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1185$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1186$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1187$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1188$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1189$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1182$binop.data.out","add_1182_1196_1197$binop.data.in.0"],
          ["add_output_cgra_stencil_6_1195_1196$binop.data.out","add_1182_1196_1197$binop.data.in.1"],
          ["self.out_output_cgra_stencil","add_1182_1196_1197$binop.data.out"],
          ["mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1183$binop.data.out","add_1183_1194_1195$binop.data.in.0"],
          ["add_1184_1193_1194$binop.data.out","add_1183_1194_1195$binop.data.in.1"],
          ["add_output_cgra_stencil_6_1195_1196$binop.data.in.1","add_1183_1194_1195$binop.data.out"],
          ["mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1184$binop.data.out","add_1184_1193_1194$binop.data.in.0"],
          ["add_1185_1192_1193$binop.data.out","add_1184_1193_1194$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1185$binop.data.out","add_1185_1192_1193$binop.data.in.0"],
          ["add_1186_1191_1192$binop.data.out","add_1185_1192_1193$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1186$binop.data.out","add_1186_1191_1192$binop.data.in.0"],
          ["add_1187_1190_1191$binop.data.out","add_1186_1191_1192$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1187$binop.data.out","add_1187_1190_1191$binop.data.in.0"],
          ["add_1188_1189_1190$binop.data.out","add_1187_1190_1191$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1188$binop.data.out","add_1188_1189_1190$binop.data.in.0"],
          ["mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1189$binop.data.out","add_1188_1189_1190$binop.data.in.1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_6_1195_1196$binop.data.in.0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1182$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1182$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1183$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1183$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1184$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1184$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1185$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1185$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1186$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1186$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1187$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1187$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1188$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1188$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1189$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1189$binop.data.in.1"]
        ]
      },
      "hcompute_output_cgra_stencil_14":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1257_1271_1272$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1258_1269_1270$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1259_1268_1269$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1260_1267_1268$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1261_1266_1267$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1262_1265_1266$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1263_1264_1265$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_output_cgra_stencil_7_1270_1271$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1257$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1258$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1259$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1260$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1261$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1262$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1263$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1264$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1257$binop.data.out","add_1257_1271_1272$binop.data.in.0"],
          ["add_output_cgra_stencil_7_1270_1271$binop.data.out","add_1257_1271_1272$binop.data.in.1"],
          ["self.out_output_cgra_stencil","add_1257_1271_1272$binop.data.out"],
          ["mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1258$binop.data.out","add_1258_1269_1270$binop.data.in.0"],
          ["add_1259_1268_1269$binop.data.out","add_1258_1269_1270$binop.data.in.1"],
          ["add_output_cgra_stencil_7_1270_1271$binop.data.in.1","add_1258_1269_1270$binop.data.out"],
          ["mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1259$binop.data.out","add_1259_1268_1269$binop.data.in.0"],
          ["add_1260_1267_1268$binop.data.out","add_1259_1268_1269$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1260$binop.data.out","add_1260_1267_1268$binop.data.in.0"],
          ["add_1261_1266_1267$binop.data.out","add_1260_1267_1268$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1261$binop.data.out","add_1261_1266_1267$binop.data.in.0"],
          ["add_1262_1265_1266$binop.data.out","add_1261_1266_1267$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1262$binop.data.out","add_1262_1265_1266$binop.data.in.0"],
          ["add_1263_1264_1265$binop.data.out","add_1262_1265_1266$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1263$binop.data.out","add_1263_1264_1265$binop.data.in.0"],
          ["mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1264$binop.data.out","add_1263_1264_1265$binop.data.in.1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_7_1270_1271$binop.data.in.0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1257$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1257$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1258$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1258$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1259$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1259$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1260$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1260$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1261$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1261$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1262$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1262$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1263$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1263$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1264$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1264$binop.data.in.1"]
        ]
      },
      "hcompute_output_cgra_stencil_15":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1332_1346_1347$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1333_1344_1345$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1334_1343_1344$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1335_1342_1343$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1336_1341_1342$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1337_1340_1341$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1338_1339_1340$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_output_cgra_stencil_8_1345_1346$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1332$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1333$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1334$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1335$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1336$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1337$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1338$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1339$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1332$binop.data.out","add_1332_1346_1347$binop.data.in.0"],
          ["add_output_cgra_stencil_8_1345_1346$binop.data.out","add_1332_1346_1347$binop.data.in.1"],
          ["self.out_output_cgra_stencil","add_1332_1346_1347$binop.data.out"],
          ["mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1333$binop.data.out","add_1333_1344_1345$binop.data.in.0"],
          ["add_1334_1343_1344$binop.data.out","add_1333_1344_1345$binop.data.in.1"],
          ["add_output_cgra_stencil_8_1345_1346$binop.data.in.1","add_1333_1344_1345$binop.data.out"],
          ["mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1334$binop.data.out","add_1334_1343_1344$binop.data.in.0"],
          ["add_1335_1342_1343$binop.data.out","add_1334_1343_1344$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1335$binop.data.out","add_1335_1342_1343$binop.data.in.0"],
          ["add_1336_1341_1342$binop.data.out","add_1335_1342_1343$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1336$binop.data.out","add_1336_1341_1342$binop.data.in.0"],
          ["add_1337_1340_1341$binop.data.out","add_1336_1341_1342$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1337$binop.data.out","add_1337_1340_1341$binop.data.in.0"],
          ["add_1338_1339_1340$binop.data.out","add_1337_1340_1341$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1338$binop.data.out","add_1338_1339_1340$binop.data.in.0"],
          ["mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1339$binop.data.out","add_1338_1339_1340$binop.data.in.1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_8_1345_1346$binop.data.in.0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1332$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1332$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1333$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1333$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1334$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1334$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1335$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1335$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1336$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1336$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1337$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1337$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1338$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1338$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1339$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1339$binop.data.in.1"]
        ]
      },
      "hcompute_output_cgra_stencil_2":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "PE_init_U527":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "_U525":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U526":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["_U525.out","PE_init_U527.data.in.0"],
          ["_U526.out","PE_init_U527.data.in.1"],
          ["self.out_output_cgra_stencil","PE_init_U527.data.out"]
        ]
      },
      "hcompute_output_cgra_stencil_3":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "PE_init_U530":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "_U528":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U529":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["_U528.out","PE_init_U530.data.in.0"],
          ["_U529.out","PE_init_U530.data.in.1"],
          ["self.out_output_cgra_stencil","PE_init_U530.data.out"]
        ]
      },
      "hcompute_output_cgra_stencil_4":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "PE_init_U533":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "_U531":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U532":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["_U531.out","PE_init_U533.data.in.0"],
          ["_U532.out","PE_init_U533.data.in.1"],
          ["self.out_output_cgra_stencil","PE_init_U533.data.out"]
        ]
      },
      "hcompute_output_cgra_stencil_5":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "PE_init_U536":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "_U534":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U535":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["_U534.out","PE_init_U536.data.in.0"],
          ["_U535.out","PE_init_U536.data.in.1"],
          ["self.out_output_cgra_stencil","PE_init_U536.data.out"]
        ]
      },
      "hcompute_output_cgra_stencil_6":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "PE_init_U539":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "_U537":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U538":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["_U537.out","PE_init_U539.data.in.0"],
          ["_U538.out","PE_init_U539.data.in.1"],
          ["self.out_output_cgra_stencil","PE_init_U539.data.out"]
        ]
      },
      "hcompute_output_cgra_stencil_7":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "PE_init_U542":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "_U540":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U541":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["_U540.out","PE_init_U542.data.in.0"],
          ["_U541.out","PE_init_U542.data.in.1"],
          ["self.out_output_cgra_stencil","PE_init_U542.data.out"]
        ]
      },
      "hcompute_output_cgra_stencil_8":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_807_821_822$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_808_819_820$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_809_818_819$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_810_817_818$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_811_816_817$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_812_815_816$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_813_814_815$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_output_cgra_stencil_1_820_821$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_1_input_cgra_stencil_1_807$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_2_input_cgra_stencil_2_808$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_3_input_cgra_stencil_3_809$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_4_input_cgra_stencil_4_810$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_5_input_cgra_stencil_5_811$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_6_input_cgra_stencil_6_812$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_7_input_cgra_stencil_7_813$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_8_input_cgra_stencil_8_814$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_1_input_cgra_stencil_1_807$binop.data.out","add_807_821_822$binop.data.in.0"],
          ["add_output_cgra_stencil_1_820_821$binop.data.out","add_807_821_822$binop.data.in.1"],
          ["self.out_output_cgra_stencil","add_807_821_822$binop.data.out"],
          ["mul_kernel_cgra_stencil_2_input_cgra_stencil_2_808$binop.data.out","add_808_819_820$binop.data.in.0"],
          ["add_809_818_819$binop.data.out","add_808_819_820$binop.data.in.1"],
          ["add_output_cgra_stencil_1_820_821$binop.data.in.1","add_808_819_820$binop.data.out"],
          ["mul_kernel_cgra_stencil_3_input_cgra_stencil_3_809$binop.data.out","add_809_818_819$binop.data.in.0"],
          ["add_810_817_818$binop.data.out","add_809_818_819$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_4_input_cgra_stencil_4_810$binop.data.out","add_810_817_818$binop.data.in.0"],
          ["add_811_816_817$binop.data.out","add_810_817_818$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_5_input_cgra_stencil_5_811$binop.data.out","add_811_816_817$binop.data.in.0"],
          ["add_812_815_816$binop.data.out","add_811_816_817$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_6_input_cgra_stencil_6_812$binop.data.out","add_812_815_816$binop.data.in.0"],
          ["add_813_814_815$binop.data.out","add_812_815_816$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_7_input_cgra_stencil_7_813$binop.data.out","add_813_814_815$binop.data.in.0"],
          ["mul_kernel_cgra_stencil_8_input_cgra_stencil_8_814$binop.data.out","add_813_814_815$binop.data.in.1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_1_820_821$binop.data.in.0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_1_input_cgra_stencil_1_807$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_1_input_cgra_stencil_1_807$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_2_input_cgra_stencil_2_808$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_2_input_cgra_stencil_2_808$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_3_input_cgra_stencil_3_809$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_3_input_cgra_stencil_3_809$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_4_input_cgra_stencil_4_810$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_4_input_cgra_stencil_4_810$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_5_input_cgra_stencil_5_811$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_5_input_cgra_stencil_5_811$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_6_input_cgra_stencil_6_812$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_6_input_cgra_stencil_6_812$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_7_input_cgra_stencil_7_813$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_7_input_cgra_stencil_7_813$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_8_input_cgra_stencil_8_814$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_8_input_cgra_stencil_8_814$binop.data.in.1"]
        ]
      },
      "hcompute_output_cgra_stencil_9":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_882_896_897$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_883_894_895$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_884_893_894$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_885_892_893$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_886_891_892$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_887_890_891$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_888_889_890$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_output_cgra_stencil_2_895_896$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_10_input_cgra_stencil_10_883$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_11_input_cgra_stencil_11_884$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_12_input_cgra_stencil_12_885$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_13_input_cgra_stencil_13_886$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_14_input_cgra_stencil_14_887$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_15_input_cgra_stencil_15_888$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_16_input_cgra_stencil_16_889$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_9_input_cgra_stencil_9_882$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_9_input_cgra_stencil_9_882$binop.data.out","add_882_896_897$binop.data.in.0"],
          ["add_output_cgra_stencil_2_895_896$binop.data.out","add_882_896_897$binop.data.in.1"],
          ["self.out_output_cgra_stencil","add_882_896_897$binop.data.out"],
          ["mul_kernel_cgra_stencil_10_input_cgra_stencil_10_883$binop.data.out","add_883_894_895$binop.data.in.0"],
          ["add_884_893_894$binop.data.out","add_883_894_895$binop.data.in.1"],
          ["add_output_cgra_stencil_2_895_896$binop.data.in.1","add_883_894_895$binop.data.out"],
          ["mul_kernel_cgra_stencil_11_input_cgra_stencil_11_884$binop.data.out","add_884_893_894$binop.data.in.0"],
          ["add_885_892_893$binop.data.out","add_884_893_894$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_12_input_cgra_stencil_12_885$binop.data.out","add_885_892_893$binop.data.in.0"],
          ["add_886_891_892$binop.data.out","add_885_892_893$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_13_input_cgra_stencil_13_886$binop.data.out","add_886_891_892$binop.data.in.0"],
          ["add_887_890_891$binop.data.out","add_886_891_892$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_14_input_cgra_stencil_14_887$binop.data.out","add_887_890_891$binop.data.in.0"],
          ["add_888_889_890$binop.data.out","add_887_890_891$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_15_input_cgra_stencil_15_888$binop.data.out","add_888_889_890$binop.data.in.0"],
          ["mul_kernel_cgra_stencil_16_input_cgra_stencil_16_889$binop.data.out","add_888_889_890$binop.data.in.1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_2_895_896$binop.data.in.0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_10_input_cgra_stencil_10_883$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_10_input_cgra_stencil_10_883$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_11_input_cgra_stencil_11_884$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_11_input_cgra_stencil_11_884$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_12_input_cgra_stencil_12_885$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_12_input_cgra_stencil_12_885$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_13_input_cgra_stencil_13_886$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_13_input_cgra_stencil_13_886$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_14_input_cgra_stencil_14_887$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_14_input_cgra_stencil_14_887$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_15_input_cgra_stencil_15_888$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_15_input_cgra_stencil_15_888$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_16_input_cgra_stencil_16_889$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_16_input_cgra_stencil_16_889$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_9_input_cgra_stencil_9_882$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_9_input_cgra_stencil_9_882$binop.data.in.1"]
        ]
      },
      "hcompute_output_glb_stencil":{
        "type":["Record",[
          ["out_output_glb_stencil",["Array",16,"Bit"]],
          ["in0_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_output_glb_stencil","self.in0_output_cgra_stencil.0"]
        ]
      },
      "input_cgra_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_input_cgra_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_cgra_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_10_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_10_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_11_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_11_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_12_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_12_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_13_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_13_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_14_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_14_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_15_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_15_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_8_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_8_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_9_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_9_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "ub_input_cgra_stencil_BANK_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_input_cgra_stencil_BANK_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U0"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[25],"cycle_stride":[32,128,8072],"delay":[0],"dimensionality":3,"extent":[4,16,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,64]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[8,128,8072],"dimensionality":3,"extent":[16,16,4],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[2302],"cycle_stride":[16,64,896,2688,8072],"dimensionality":5,"extent":[4,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,4,64],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,1,0,1,0,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_input_cgra_stencil_BANK_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_input_cgra_stencil_BANK_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U1"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[26],"cycle_stride":[32,128,8072],"delay":[0],"dimensionality":3,"extent":[4,16,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,64]},"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[8,128,8072],"dimensionality":3,"extent":[16,16,4],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[2302],"cycle_stride":[16,64,896,2688,8072],"dimensionality":5,"extent":[4,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,4,64],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,1,0,1,0,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_input_cgra_stencil_BANK_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_input_cgra_stencil_BANK_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U2"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[27],"cycle_stride":[32,128,8072],"delay":[0],"dimensionality":3,"extent":[4,16,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,64]},"in2agg_0":{"cycle_starting_addr":[2],"cycle_stride":[8,128,8072],"dimensionality":3,"extent":[16,16,4],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[2302],"cycle_stride":[16,64,896,2688,8072],"dimensionality":5,"extent":[4,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,4,64],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,1,0,1,0,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_input_cgra_stencil_BANK_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_input_cgra_stencil_BANK_3_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U3"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[28],"cycle_stride":[32,128,8072],"delay":[0],"dimensionality":3,"extent":[4,16,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,64]},"in2agg_0":{"cycle_starting_addr":[3],"cycle_stride":[8,128,8072],"dimensionality":3,"extent":[16,16,4],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[2302],"cycle_stride":[16,64,896,2688,8072],"dimensionality":5,"extent":[4,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,4,64],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,1,0,1,0,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_input_cgra_stencil_BANK_4_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_input_cgra_stencil_BANK_4_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U4"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[29],"cycle_stride":[32,128,8072],"delay":[0],"dimensionality":3,"extent":[4,16,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,64]},"in2agg_0":{"cycle_starting_addr":[4],"cycle_stride":[8,128,8072],"dimensionality":3,"extent":[16,16,4],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[2302],"cycle_stride":[16,64,896,2688,8072],"dimensionality":5,"extent":[4,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,4,64],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,1,0,1,0,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_input_cgra_stencil_BANK_5_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_input_cgra_stencil_BANK_5_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U5"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[30],"cycle_stride":[32,128,8072],"delay":[0],"dimensionality":3,"extent":[4,16,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,64]},"in2agg_0":{"cycle_starting_addr":[5],"cycle_stride":[8,128,8072],"dimensionality":3,"extent":[16,16,4],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[2302],"cycle_stride":[16,64,896,2688,8072],"dimensionality":5,"extent":[4,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,4,64],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,1,0,1,0,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_input_cgra_stencil_BANK_6_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_input_cgra_stencil_BANK_6_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U6"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[31],"cycle_stride":[32,128,8072],"delay":[0],"dimensionality":3,"extent":[4,16,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,64]},"in2agg_0":{"cycle_starting_addr":[6],"cycle_stride":[8,128,8072],"dimensionality":3,"extent":[16,16,4],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[2302],"cycle_stride":[16,64,896,2688,8072],"dimensionality":5,"extent":[4,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,4,64],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,1,0,1,0,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_input_cgra_stencil_BANK_7_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_input_cgra_stencil_BANK_7_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U7"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[32],"cycle_stride":[32,128,8072],"delay":[0],"dimensionality":3,"extent":[4,16,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,64]},"in2agg_0":{"cycle_starting_addr":[7],"cycle_stride":[8,128,8072],"dimensionality":3,"extent":[16,16,4],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[2302],"cycle_stride":[16,64,896,2688,8072],"dimensionality":5,"extent":[4,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,4,64],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,1,0,1,0,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          }
        },
        "connections":[
          ["ub_input_cgra_stencil_BANK_0_garnet.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_1_garnet.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_2_garnet.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_3_garnet.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_4_garnet.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_5_garnet.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_6_garnet.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_7_garnet.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_0_garnet.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_1_garnet.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_2_garnet.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_3_garnet.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_4_garnet.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_5_garnet.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_6_garnet.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_7_garnet.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_0_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.0"],
          ["ub_input_cgra_stencil_BANK_1_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.1"],
          ["ub_input_cgra_stencil_BANK_2_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.2"],
          ["ub_input_cgra_stencil_BANK_3_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.3"],
          ["ub_input_cgra_stencil_BANK_4_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.4"],
          ["ub_input_cgra_stencil_BANK_5_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.5"],
          ["ub_input_cgra_stencil_BANK_7_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.6"],
          ["ub_input_cgra_stencil_BANK_6_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.7"],
          ["ub_input_cgra_stencil_BANK_0_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.0"],
          ["ub_input_cgra_stencil_BANK_1_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.1"],
          ["ub_input_cgra_stencil_BANK_2_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.2"],
          ["ub_input_cgra_stencil_BANK_3_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.3"],
          ["ub_input_cgra_stencil_BANK_4_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.4"],
          ["ub_input_cgra_stencil_BANK_5_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.5"],
          ["ub_input_cgra_stencil_BANK_7_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.6"],
          ["ub_input_cgra_stencil_BANK_6_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.7"],
          ["ub_input_cgra_stencil_BANK_0_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.0"],
          ["ub_input_cgra_stencil_BANK_1_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.1"],
          ["ub_input_cgra_stencil_BANK_2_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.2"],
          ["ub_input_cgra_stencil_BANK_3_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.3"],
          ["ub_input_cgra_stencil_BANK_4_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.4"],
          ["ub_input_cgra_stencil_BANK_5_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.5"],
          ["ub_input_cgra_stencil_BANK_7_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.6"],
          ["ub_input_cgra_stencil_BANK_6_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.7"],
          ["ub_input_cgra_stencil_BANK_0_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.0"],
          ["ub_input_cgra_stencil_BANK_1_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.1"],
          ["ub_input_cgra_stencil_BANK_2_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.2"],
          ["ub_input_cgra_stencil_BANK_3_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.3"],
          ["ub_input_cgra_stencil_BANK_4_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.4"],
          ["ub_input_cgra_stencil_BANK_5_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.5"],
          ["ub_input_cgra_stencil_BANK_7_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.6"],
          ["ub_input_cgra_stencil_BANK_6_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.7"],
          ["ub_input_cgra_stencil_BANK_0_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.0"],
          ["ub_input_cgra_stencil_BANK_1_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.1"],
          ["ub_input_cgra_stencil_BANK_2_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.2"],
          ["ub_input_cgra_stencil_BANK_3_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.3"],
          ["ub_input_cgra_stencil_BANK_4_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.4"],
          ["ub_input_cgra_stencil_BANK_5_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.5"],
          ["ub_input_cgra_stencil_BANK_7_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.6"],
          ["ub_input_cgra_stencil_BANK_6_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.7"],
          ["ub_input_cgra_stencil_BANK_0_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.0"],
          ["ub_input_cgra_stencil_BANK_1_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.1"],
          ["ub_input_cgra_stencil_BANK_2_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.2"],
          ["ub_input_cgra_stencil_BANK_3_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.3"],
          ["ub_input_cgra_stencil_BANK_4_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.4"],
          ["ub_input_cgra_stencil_BANK_5_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.5"],
          ["ub_input_cgra_stencil_BANK_7_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.6"],
          ["ub_input_cgra_stencil_BANK_6_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.7"],
          ["ub_input_cgra_stencil_BANK_0_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.0"],
          ["ub_input_cgra_stencil_BANK_1_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.1"],
          ["ub_input_cgra_stencil_BANK_2_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.2"],
          ["ub_input_cgra_stencil_BANK_3_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.3"],
          ["ub_input_cgra_stencil_BANK_4_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.4"],
          ["ub_input_cgra_stencil_BANK_5_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.5"],
          ["ub_input_cgra_stencil_BANK_7_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.6"],
          ["ub_input_cgra_stencil_BANK_6_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.7"],
          ["ub_input_cgra_stencil_BANK_1_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.0"],
          ["ub_input_cgra_stencil_BANK_2_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.1"],
          ["ub_input_cgra_stencil_BANK_3_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.2"],
          ["ub_input_cgra_stencil_BANK_4_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.3"],
          ["ub_input_cgra_stencil_BANK_5_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.4"],
          ["ub_input_cgra_stencil_BANK_7_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.5"],
          ["ub_input_cgra_stencil_BANK_6_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.6"],
          ["ub_input_cgra_stencil_BANK_0_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.7"],
          ["ub_input_cgra_stencil_BANK_0_garnet.clk_en","ub_input_cgra_stencil_BANK_0_clk_en_const_lutcnst.bit.out"],
          ["ub_input_cgra_stencil_BANK_1_garnet.clk_en","ub_input_cgra_stencil_BANK_1_clk_en_const_lutcnst.bit.out"],
          ["ub_input_cgra_stencil_BANK_2_garnet.clk_en","ub_input_cgra_stencil_BANK_2_clk_en_const_lutcnst.bit.out"],
          ["ub_input_cgra_stencil_BANK_3_garnet.clk_en","ub_input_cgra_stencil_BANK_3_clk_en_const_lutcnst.bit.out"],
          ["ub_input_cgra_stencil_BANK_4_garnet.clk_en","ub_input_cgra_stencil_BANK_4_clk_en_const_lutcnst.bit.out"],
          ["ub_input_cgra_stencil_BANK_5_garnet.clk_en","ub_input_cgra_stencil_BANK_5_clk_en_const_lutcnst.bit.out"],
          ["ub_input_cgra_stencil_BANK_6_garnet.clk_en","ub_input_cgra_stencil_BANK_6_clk_en_const_lutcnst.bit.out"],
          ["ub_input_cgra_stencil_BANK_7_garnet.clk_en","ub_input_cgra_stencil_BANK_7_clk_en_const_lutcnst.bit.out"]
        ]
      },
      "input_glb_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_input_cgra_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_input_cgra_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_input_glb_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_glb_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$_U103":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$_U106":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$_U109":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000800"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$_U112":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$_U115":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$_U118":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000100"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$add_all__U120":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$add_all__U121":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$add_all__U122":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$add_all__U123":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$add_all__U124":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$add_all__U125":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$coeff_U102$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$coeff_U105$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$coeff_U108$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$coeff_U111$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$coeff_U114$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$coeff_U117$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$const_term_U119":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$mul_d0__U101":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$mul_d1__U104":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$mul_d2__U107":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$mul_d3__U110":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$mul_d4__U113":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$mul_d5__U116":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$_U39":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$_U42":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$_U45":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$_U48":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000100"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$add_all__U50":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$add_all__U51":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$add_all__U52":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$add_all__U53":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$coeff_U38$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$coeff_U41$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$coeff_U44$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$coeff_U47$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$const_term_U49":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$mul_d0__U37":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$mul_d1__U40":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$mul_d2__U43":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$mul_d3__U46":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$coeff_U102$reg0.in","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$_U103.out"],
          ["addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$coeff_U105$reg0.in","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$_U106.out"],
          ["addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$coeff_U108$reg0.in","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$_U109.out"],
          ["addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$coeff_U111$reg0.in","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$_U112.out"],
          ["addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$coeff_U114$reg0.in","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$_U115.out"],
          ["addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$coeff_U117$reg0.in","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$_U118.out"],
          ["addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$mul_d0__U101.out","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$add_all__U120.in0"],
          ["addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$mul_d1__U104.out","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$add_all__U120.in1"],
          ["addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$add_all__U121.in0","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$add_all__U120.out"],
          ["addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$mul_d2__U107.out","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$add_all__U121.in1"],
          ["addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$add_all__U122.in0","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$add_all__U121.out"],
          ["addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$mul_d3__U110.out","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$add_all__U122.in1"],
          ["addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$add_all__U123.in0","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$add_all__U122.out"],
          ["addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$mul_d4__U113.out","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$add_all__U123.in1"],
          ["addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$add_all__U124.in0","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$add_all__U123.out"],
          ["addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$mul_d5__U116.out","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$add_all__U124.in1"],
          ["addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$add_all__U125.in0","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$add_all__U124.out"],
          ["addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$const_term_U119.out","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$add_all__U125.in1"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$coeff_U102$reg0.clk"],
          ["addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$mul_d0__U101.in0","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$coeff_U102$reg0.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$coeff_U105$reg0.clk"],
          ["addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$mul_d1__U104.in0","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$coeff_U105$reg0.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$coeff_U108$reg0.clk"],
          ["addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$mul_d2__U107.in0","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$coeff_U108$reg0.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$coeff_U111$reg0.clk"],
          ["addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$mul_d3__U110.in0","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$coeff_U111$reg0.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$coeff_U114$reg0.clk"],
          ["addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$mul_d4__U113.in0","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$coeff_U114$reg0.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$coeff_U117$reg0.clk"],
          ["addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$mul_d5__U116.in0","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$coeff_U117$reg0.out"],
          ["addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$coeff_U38$reg0.in","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$_U39.out"],
          ["addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$coeff_U41$reg0.in","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$_U42.out"],
          ["addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$coeff_U44$reg0.in","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$_U45.out"],
          ["addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$coeff_U47$reg0.in","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$_U48.out"],
          ["addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$mul_d0__U37.out","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$add_all__U50.in0"],
          ["addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$mul_d1__U40.out","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$add_all__U50.in1"],
          ["addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$add_all__U51.in0","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$add_all__U50.out"],
          ["addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$mul_d2__U43.out","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$add_all__U51.in1"],
          ["addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$add_all__U52.in0","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$add_all__U51.out"],
          ["addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$mul_d3__U46.out","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$add_all__U52.in1"],
          ["addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$add_all__U53.in0","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$add_all__U52.out"],
          ["addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$const_term_U49.out","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$add_all__U53.in1"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$coeff_U38$reg0.clk"],
          ["addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$mul_d0__U37.in0","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$coeff_U38$reg0.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$coeff_U41$reg0.clk"],
          ["addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$mul_d1__U40.in0","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$coeff_U41$reg0.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$coeff_U44$reg0.clk"],
          ["addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$mul_d2__U43.in0","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$coeff_U44$reg0.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$coeff_U47$reg0.clk"],
          ["addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$mul_d3__U46.in0","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$coeff_U47$reg0.out"],
          ["self.op_hcompute_input_glb_stencil_write.0","self.op_hcompute_input_cgra_stencil_read.0"]
        ]
      },
      "kernel_cgra_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_kernel_cgra_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_kernel_cgra_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_10_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_10_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_11_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_11_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_12_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_12_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_13_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_13_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_14_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_14_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_15_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_15_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_8_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_8_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_9_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_9_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "ub_kernel_cgra_stencil_BANK_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U128"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[193],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_10_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_10_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U138"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[210],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[17],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2309],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_11_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_11_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U139"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[218],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[25],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2309],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_12_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_12_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U140"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[226],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[33],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2309],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_13_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_13_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U141"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[234],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[41],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2309],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_14_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_14_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U142"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[242],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[49],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2309],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_15_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_15_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U143"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[250],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[57],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_16_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_16_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U144"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[195],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[2],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_17_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_17_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U145"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[203],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[10],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_18_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_18_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U146"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[211],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[18],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_19_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_19_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U147"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[219],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[26],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U129"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[201],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[8],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_20_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_20_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U148"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[227],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[34],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_21_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_21_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U149"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[235],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[42],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_22_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_22_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U150"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[243],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[50],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_23_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_23_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U151"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[251],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[58],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_24_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_24_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U152"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[196],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[3],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_25_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_25_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U153"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[204],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[11],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_26_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_26_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U154"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[212],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[19],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_27_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_27_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U155"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[220],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[27],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_28_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_28_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U156"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[228],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[35],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_29_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_29_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U157"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[236],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[43],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U130"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[209],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[16],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_30_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_30_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U158"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[244],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[51],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_31_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_31_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U159"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[252],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[59],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_32_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_32_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U160"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[197],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[4],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_33_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_33_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U161"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[205],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[12],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_34_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_34_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U162"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[213],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[20],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_35_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_35_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U163"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[221],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[28],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_36_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_36_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U164"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[229],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[36],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_37_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_37_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U165"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[237],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[44],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_38_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_38_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U166"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[245],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[52],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_39_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_39_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U167"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[253],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[60],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_3_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U131"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[217],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[24],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_40_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_40_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U168"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[198],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[5],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2309],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_41_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_41_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U169"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[206],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[13],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2309],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_42_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_42_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U170"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[214],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[21],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2309],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_43_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_43_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U171"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[222],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[29],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2309],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_44_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_44_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U172"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[230],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[37],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2309],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_45_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_45_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U173"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[238],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[45],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2309],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_46_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_46_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U174"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[246],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_47_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_47_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U175"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[254],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[61],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2309],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_48_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_48_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U176"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[199],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[6],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_49_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_49_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U177"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[207],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[14],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_4_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_4_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U132"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[225],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[32],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_50_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_50_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U178"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[215],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[22],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_51_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_51_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U179"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[223],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[30],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_52_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_52_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U180"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[231],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[38],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_53_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_53_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U181"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[239],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[46],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_54_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_54_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U182"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[247],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[54],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_55_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_55_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U183"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[255],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[62],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_56_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_56_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U184"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[200],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[7],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_57_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_57_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U185"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[208],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[15],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_58_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_58_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U186"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[216],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[23],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_59_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_59_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U187"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[224],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[31],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_5_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_5_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U133"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[233],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[40],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_60_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_60_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U188"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[232],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[39],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_61_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_61_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U189"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[240],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[47],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_62_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_62_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U190"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[248],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[55],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_63_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_63_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U191"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[256],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[63],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_6_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_6_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U134"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[241],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[48],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_7_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_7_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U135"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[249],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[56],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_8_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_8_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U136"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[194],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2309],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_9_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_9_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U137"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[202],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2309],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          }
        },
        "connections":[
          ["ub_kernel_cgra_stencil_BANK_0_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_10_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_11_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_12_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_13_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_14_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_15_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_16_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_17_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_18_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_19_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_1_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_20_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_21_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_22_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_23_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_24_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_25_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_26_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_27_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_28_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_29_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_2_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_30_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_31_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_32_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_33_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_34_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_35_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_36_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_37_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_38_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_39_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_3_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_40_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_41_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_42_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_43_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_44_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_45_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_46_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_47_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_48_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_49_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_4_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_50_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_51_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_52_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_53_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_54_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_55_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_56_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_57_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_58_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_59_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_5_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_60_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_61_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_62_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_63_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_6_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_7_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_8_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_9_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_0_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_10_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_11_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_12_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_13_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_14_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_15_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_16_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_17_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_18_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_19_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_1_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_20_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_21_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_22_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_23_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_24_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_25_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_26_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_27_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_28_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_29_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_2_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_30_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_31_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_32_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_33_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_34_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_35_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_36_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_37_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_38_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_39_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_3_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_40_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_41_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_42_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_43_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_44_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_45_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_46_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_47_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_48_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_49_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_4_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_50_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_51_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_52_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_53_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_54_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_55_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_56_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_57_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_58_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_59_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_5_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_60_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_61_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_62_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_63_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_6_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_7_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_8_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_9_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_2_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.0"],
          ["ub_kernel_cgra_stencil_BANK_10_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.1"],
          ["ub_kernel_cgra_stencil_BANK_18_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.2"],
          ["ub_kernel_cgra_stencil_BANK_26_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.3"],
          ["ub_kernel_cgra_stencil_BANK_34_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.4"],
          ["ub_kernel_cgra_stencil_BANK_42_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.5"],
          ["ub_kernel_cgra_stencil_BANK_58_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.6"],
          ["ub_kernel_cgra_stencil_BANK_50_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.7"],
          ["ub_kernel_cgra_stencil_BANK_3_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.0"],
          ["ub_kernel_cgra_stencil_BANK_11_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.1"],
          ["ub_kernel_cgra_stencil_BANK_19_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.2"],
          ["ub_kernel_cgra_stencil_BANK_27_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.3"],
          ["ub_kernel_cgra_stencil_BANK_35_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.4"],
          ["ub_kernel_cgra_stencil_BANK_43_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.5"],
          ["ub_kernel_cgra_stencil_BANK_59_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.6"],
          ["ub_kernel_cgra_stencil_BANK_51_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.7"],
          ["ub_kernel_cgra_stencil_BANK_4_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.0"],
          ["ub_kernel_cgra_stencil_BANK_12_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.1"],
          ["ub_kernel_cgra_stencil_BANK_20_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.2"],
          ["ub_kernel_cgra_stencil_BANK_28_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.3"],
          ["ub_kernel_cgra_stencil_BANK_36_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.4"],
          ["ub_kernel_cgra_stencil_BANK_44_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.5"],
          ["ub_kernel_cgra_stencil_BANK_60_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.6"],
          ["ub_kernel_cgra_stencil_BANK_52_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.7"],
          ["ub_kernel_cgra_stencil_BANK_5_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.0"],
          ["ub_kernel_cgra_stencil_BANK_13_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.1"],
          ["ub_kernel_cgra_stencil_BANK_21_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.2"],
          ["ub_kernel_cgra_stencil_BANK_29_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.3"],
          ["ub_kernel_cgra_stencil_BANK_37_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.4"],
          ["ub_kernel_cgra_stencil_BANK_45_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.5"],
          ["ub_kernel_cgra_stencil_BANK_61_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.6"],
          ["ub_kernel_cgra_stencil_BANK_53_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.7"],
          ["ub_kernel_cgra_stencil_BANK_6_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.0"],
          ["ub_kernel_cgra_stencil_BANK_14_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.1"],
          ["ub_kernel_cgra_stencil_BANK_22_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.2"],
          ["ub_kernel_cgra_stencil_BANK_30_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.3"],
          ["ub_kernel_cgra_stencil_BANK_38_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.4"],
          ["ub_kernel_cgra_stencil_BANK_46_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.5"],
          ["ub_kernel_cgra_stencil_BANK_62_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.6"],
          ["ub_kernel_cgra_stencil_BANK_54_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.7"],
          ["ub_kernel_cgra_stencil_BANK_7_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.0"],
          ["ub_kernel_cgra_stencil_BANK_15_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.1"],
          ["ub_kernel_cgra_stencil_BANK_23_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.2"],
          ["ub_kernel_cgra_stencil_BANK_31_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.3"],
          ["ub_kernel_cgra_stencil_BANK_39_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.4"],
          ["ub_kernel_cgra_stencil_BANK_47_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.5"],
          ["ub_kernel_cgra_stencil_BANK_63_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.6"],
          ["ub_kernel_cgra_stencil_BANK_55_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.7"],
          ["ub_kernel_cgra_stencil_BANK_0_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.0"],
          ["ub_kernel_cgra_stencil_BANK_8_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.1"],
          ["ub_kernel_cgra_stencil_BANK_16_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.2"],
          ["ub_kernel_cgra_stencil_BANK_24_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.3"],
          ["ub_kernel_cgra_stencil_BANK_32_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.4"],
          ["ub_kernel_cgra_stencil_BANK_40_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.5"],
          ["ub_kernel_cgra_stencil_BANK_56_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.6"],
          ["ub_kernel_cgra_stencil_BANK_48_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.7"],
          ["ub_kernel_cgra_stencil_BANK_9_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.0"],
          ["ub_kernel_cgra_stencil_BANK_17_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.1"],
          ["ub_kernel_cgra_stencil_BANK_25_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.2"],
          ["ub_kernel_cgra_stencil_BANK_33_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.3"],
          ["ub_kernel_cgra_stencil_BANK_41_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.4"],
          ["ub_kernel_cgra_stencil_BANK_57_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.5"],
          ["ub_kernel_cgra_stencil_BANK_49_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.6"],
          ["ub_kernel_cgra_stencil_BANK_1_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.7"],
          ["ub_kernel_cgra_stencil_BANK_0_garnet.clk_en","ub_kernel_cgra_stencil_BANK_0_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_10_garnet.clk_en","ub_kernel_cgra_stencil_BANK_10_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_11_garnet.clk_en","ub_kernel_cgra_stencil_BANK_11_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_12_garnet.clk_en","ub_kernel_cgra_stencil_BANK_12_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_13_garnet.clk_en","ub_kernel_cgra_stencil_BANK_13_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_14_garnet.clk_en","ub_kernel_cgra_stencil_BANK_14_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_15_garnet.clk_en","ub_kernel_cgra_stencil_BANK_15_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_16_garnet.clk_en","ub_kernel_cgra_stencil_BANK_16_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_17_garnet.clk_en","ub_kernel_cgra_stencil_BANK_17_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_18_garnet.clk_en","ub_kernel_cgra_stencil_BANK_18_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_19_garnet.clk_en","ub_kernel_cgra_stencil_BANK_19_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_1_garnet.clk_en","ub_kernel_cgra_stencil_BANK_1_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_20_garnet.clk_en","ub_kernel_cgra_stencil_BANK_20_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_21_garnet.clk_en","ub_kernel_cgra_stencil_BANK_21_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_22_garnet.clk_en","ub_kernel_cgra_stencil_BANK_22_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_23_garnet.clk_en","ub_kernel_cgra_stencil_BANK_23_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_24_garnet.clk_en","ub_kernel_cgra_stencil_BANK_24_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_25_garnet.clk_en","ub_kernel_cgra_stencil_BANK_25_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_26_garnet.clk_en","ub_kernel_cgra_stencil_BANK_26_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_27_garnet.clk_en","ub_kernel_cgra_stencil_BANK_27_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_28_garnet.clk_en","ub_kernel_cgra_stencil_BANK_28_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_29_garnet.clk_en","ub_kernel_cgra_stencil_BANK_29_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_2_garnet.clk_en","ub_kernel_cgra_stencil_BANK_2_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_30_garnet.clk_en","ub_kernel_cgra_stencil_BANK_30_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_31_garnet.clk_en","ub_kernel_cgra_stencil_BANK_31_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_32_garnet.clk_en","ub_kernel_cgra_stencil_BANK_32_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_33_garnet.clk_en","ub_kernel_cgra_stencil_BANK_33_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_34_garnet.clk_en","ub_kernel_cgra_stencil_BANK_34_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_35_garnet.clk_en","ub_kernel_cgra_stencil_BANK_35_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_36_garnet.clk_en","ub_kernel_cgra_stencil_BANK_36_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_37_garnet.clk_en","ub_kernel_cgra_stencil_BANK_37_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_38_garnet.clk_en","ub_kernel_cgra_stencil_BANK_38_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_39_garnet.clk_en","ub_kernel_cgra_stencil_BANK_39_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_3_garnet.clk_en","ub_kernel_cgra_stencil_BANK_3_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_40_garnet.clk_en","ub_kernel_cgra_stencil_BANK_40_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_41_garnet.clk_en","ub_kernel_cgra_stencil_BANK_41_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_42_garnet.clk_en","ub_kernel_cgra_stencil_BANK_42_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_43_garnet.clk_en","ub_kernel_cgra_stencil_BANK_43_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_44_garnet.clk_en","ub_kernel_cgra_stencil_BANK_44_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_45_garnet.clk_en","ub_kernel_cgra_stencil_BANK_45_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_46_garnet.clk_en","ub_kernel_cgra_stencil_BANK_46_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_47_garnet.clk_en","ub_kernel_cgra_stencil_BANK_47_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_48_garnet.clk_en","ub_kernel_cgra_stencil_BANK_48_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_49_garnet.clk_en","ub_kernel_cgra_stencil_BANK_49_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_4_garnet.clk_en","ub_kernel_cgra_stencil_BANK_4_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_50_garnet.clk_en","ub_kernel_cgra_stencil_BANK_50_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_51_garnet.clk_en","ub_kernel_cgra_stencil_BANK_51_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_52_garnet.clk_en","ub_kernel_cgra_stencil_BANK_52_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_53_garnet.clk_en","ub_kernel_cgra_stencil_BANK_53_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_54_garnet.clk_en","ub_kernel_cgra_stencil_BANK_54_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_55_garnet.clk_en","ub_kernel_cgra_stencil_BANK_55_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_56_garnet.clk_en","ub_kernel_cgra_stencil_BANK_56_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_57_garnet.clk_en","ub_kernel_cgra_stencil_BANK_57_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_58_garnet.clk_en","ub_kernel_cgra_stencil_BANK_58_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_59_garnet.clk_en","ub_kernel_cgra_stencil_BANK_59_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_5_garnet.clk_en","ub_kernel_cgra_stencil_BANK_5_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_60_garnet.clk_en","ub_kernel_cgra_stencil_BANK_60_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_61_garnet.clk_en","ub_kernel_cgra_stencil_BANK_61_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_62_garnet.clk_en","ub_kernel_cgra_stencil_BANK_62_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_63_garnet.clk_en","ub_kernel_cgra_stencil_BANK_63_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_6_garnet.clk_en","ub_kernel_cgra_stencil_BANK_6_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_7_garnet.clk_en","ub_kernel_cgra_stencil_BANK_7_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_8_garnet.clk_en","ub_kernel_cgra_stencil_BANK_8_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_9_garnet.clk_en","ub_kernel_cgra_stencil_BANK_9_clk_en_const_lutcnst.bit.out"]
        ]
      },
      "kernel_glb_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_kernel_cgra_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_kernel_cgra_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_kernel_glb_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_kernel_glb_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$_U320":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$_U323":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000120"]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$_U326":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001200"]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$_U329":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$_U332":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$_U335":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000048"]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$_U338":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000009"]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$_U341":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000240"]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U343":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U344":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U345":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U346":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U347":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U348":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U349":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U350":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$coeff_U319$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$coeff_U322$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$coeff_U325$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$coeff_U328$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$coeff_U331$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$coeff_U334$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$coeff_U337$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$coeff_U340$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$const_term_U342":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$mul_d0__U318":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$mul_d1__U321":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$mul_d2__U324":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$mul_d3__U327":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$mul_d4__U330":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$mul_d5__U333":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$mul_d6__U336":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$mul_d7__U339":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$_U231":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$_U234":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$_U237":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$_U240":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000009"]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$_U243":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000240"]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$add_all__U245":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$add_all__U246":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$add_all__U247":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$add_all__U248":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$add_all__U249":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$coeff_U230$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$coeff_U233$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$coeff_U236$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$coeff_U239$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$coeff_U242$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$const_term_U244":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$mul_d0__U229":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$mul_d1__U232":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$mul_d2__U235":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$mul_d3__U238":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$mul_d4__U241":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$coeff_U319$reg0.in","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$_U320.out"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$coeff_U322$reg0.in","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$_U323.out"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$coeff_U325$reg0.in","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$_U326.out"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$coeff_U328$reg0.in","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$_U329.out"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$coeff_U331$reg0.in","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$_U332.out"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$coeff_U334$reg0.in","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$_U335.out"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$coeff_U337$reg0.in","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$_U338.out"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$coeff_U340$reg0.in","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$_U341.out"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$mul_d0__U318.out","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U343.in0"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$mul_d1__U321.out","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U343.in1"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U344.in0","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U343.out"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$mul_d2__U324.out","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U344.in1"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U345.in0","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U344.out"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$mul_d3__U327.out","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U345.in1"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U346.in0","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U345.out"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$mul_d4__U330.out","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U346.in1"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U347.in0","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U346.out"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$mul_d5__U333.out","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U347.in1"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U348.in0","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U347.out"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$mul_d6__U336.out","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U348.in1"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U349.in0","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U348.out"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$mul_d7__U339.out","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U349.in1"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U350.in0","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U349.out"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$const_term_U342.out","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U350.in1"],
          ["self.clk","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$coeff_U319$reg0.clk"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$mul_d0__U318.in0","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$coeff_U319$reg0.out"],
          ["self.clk","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$coeff_U322$reg0.clk"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$mul_d1__U321.in0","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$coeff_U322$reg0.out"],
          ["self.clk","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$coeff_U325$reg0.clk"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$mul_d2__U324.in0","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$coeff_U325$reg0.out"],
          ["self.clk","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$coeff_U328$reg0.clk"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$mul_d3__U327.in0","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$coeff_U328$reg0.out"],
          ["self.clk","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$coeff_U331$reg0.clk"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$mul_d4__U330.in0","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$coeff_U331$reg0.out"],
          ["self.clk","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$coeff_U334$reg0.clk"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$mul_d5__U333.in0","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$coeff_U334$reg0.out"],
          ["self.clk","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$coeff_U337$reg0.clk"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$mul_d6__U336.in0","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$coeff_U337$reg0.out"],
          ["self.clk","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$coeff_U340$reg0.clk"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$mul_d7__U339.in0","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$coeff_U340$reg0.out"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$coeff_U230$reg0.in","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$_U231.out"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$coeff_U233$reg0.in","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$_U234.out"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$coeff_U236$reg0.in","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$_U237.out"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$coeff_U239$reg0.in","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$_U240.out"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$coeff_U242$reg0.in","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$_U243.out"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$mul_d0__U229.out","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$add_all__U245.in0"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$mul_d1__U232.out","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$add_all__U245.in1"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$add_all__U246.in0","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$add_all__U245.out"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$mul_d2__U235.out","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$add_all__U246.in1"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$add_all__U247.in0","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$add_all__U246.out"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$mul_d3__U238.out","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$add_all__U247.in1"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$add_all__U248.in0","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$add_all__U247.out"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$mul_d4__U241.out","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$add_all__U248.in1"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$add_all__U249.in0","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$add_all__U248.out"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$const_term_U244.out","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$add_all__U249.in1"],
          ["self.clk","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$coeff_U230$reg0.clk"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$mul_d0__U229.in0","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$coeff_U230$reg0.out"],
          ["self.clk","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$coeff_U233$reg0.clk"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$mul_d1__U232.in0","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$coeff_U233$reg0.out"],
          ["self.clk","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$coeff_U236$reg0.clk"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$mul_d2__U235.in0","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$coeff_U236$reg0.out"],
          ["self.clk","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$coeff_U239$reg0.clk"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$mul_d3__U238.in0","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$coeff_U239$reg0.out"],
          ["self.clk","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$coeff_U242$reg0.clk"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$mul_d4__U241.in0","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$coeff_U242$reg0.out"],
          ["self.op_hcompute_kernel_glb_stencil_write.0","self.op_hcompute_kernel_cgra_stencil_read.0"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U483":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U482":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U484":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_exe_start_pt__U492":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_read_start_pt__U491":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_write_start_pt__U493":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_exe_start_pt__U487":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_read_start_pt__U486":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_write_start_pt__U488":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "output_cgra_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_output_cgra_stencil_10_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_10_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_10_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_10_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_11_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_11_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_11_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_11_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_12_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_12_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_12_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_12_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_13_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_13_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_13_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_13_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_14_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_14_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_14_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_14_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_15_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_15_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_15_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_15_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_4_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_4_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_5_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_5_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_6_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_6_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_7_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_7_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_8_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_8_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_8_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_8_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_9_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_9_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_9_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_9_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_glb_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_glb_stencil_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "ub_output_cgra_stencil_BANK_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_output_cgra_stencil_BANK_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U353"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,56,16144],"delay":[0],"dimensionality":3,"extent":[14,14,2],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,196]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[2317],"cycle_stride":[4,64,896,8072,16144],"delay":[6],"dimensionality":5,"extent":[14,14,9,2,2],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,0,0,196]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,16144],"dimensionality":2,"extent":[784,2],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[2312],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,2],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072,16144],"dimensionality":6,"extent":[14,14,3,3,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,14,0,0,0,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[18436],"cycle_stride":[32,448,16144],"dimensionality":3,"extent":[14,14,2],"read_data_starting_addr":[0],"read_data_stride":[1,14,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0,0],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[18440],"cycle_stride":[8,32,448,16144],"dimensionality":4,"extent":[4,14,14,2],"read_data_starting_addr":[0],"read_data_stride":[1,4,8,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_output_cgra_stencil_BANK_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_output_cgra_stencil_BANK_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U354"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,56,16144],"delay":[0],"dimensionality":3,"extent":[14,14,2],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,196]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[2317],"cycle_stride":[4,64,896,8072,16144],"delay":[6],"dimensionality":5,"extent":[14,14,9,2,2],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,0,0,196]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,16144],"dimensionality":2,"extent":[784,2],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[2312],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,2],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072,16144],"dimensionality":6,"extent":[14,14,3,3,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,14,0,0,0,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[18439],"cycle_stride":[32,448,16144],"dimensionality":3,"extent":[14,14,2],"read_data_starting_addr":[0],"read_data_stride":[1,14,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0,0],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[18441],"cycle_stride":[8,32,448,16144],"dimensionality":4,"extent":[4,14,14,2],"read_data_starting_addr":[0],"read_data_stride":[1,4,8,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_output_cgra_stencil_BANK_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_output_cgra_stencil_BANK_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U355"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,56,16144],"delay":[0],"dimensionality":3,"extent":[14,14,2],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,196]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[2317],"cycle_stride":[4,64,896,8072,16144],"delay":[6],"dimensionality":5,"extent":[14,14,9,2,2],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,0,0,196]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,16144],"dimensionality":2,"extent":[784,2],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[2312],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,2],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072,16144],"dimensionality":6,"extent":[14,14,3,3,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,14,0,0,0,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[18440],"cycle_stride":[32,448,16144],"dimensionality":3,"extent":[14,14,2],"read_data_starting_addr":[0],"read_data_stride":[1,14,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0,0],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[18442],"cycle_stride":[8,32,448,16144],"dimensionality":4,"extent":[4,14,14,2],"read_data_starting_addr":[0],"read_data_stride":[1,4,8,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_output_cgra_stencil_BANK_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_output_cgra_stencil_BANK_3_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U356"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,56,16144],"delay":[0],"dimensionality":3,"extent":[14,14,2],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,196]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[2317],"cycle_stride":[4,64,896,8072,16144],"delay":[6],"dimensionality":5,"extent":[14,14,9,2,2],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,0,0,196]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,16144],"dimensionality":2,"extent":[784,2],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[2312],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,2],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072,16144],"dimensionality":6,"extent":[14,14,3,3,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,14,0,0,0,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[18440],"cycle_stride":[32,448,16144],"dimensionality":3,"extent":[14,14,2],"read_data_starting_addr":[0],"read_data_stride":[1,14,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0,0],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[18443],"cycle_stride":[8,32,448,16144],"dimensionality":4,"extent":[4,14,14,2],"read_data_starting_addr":[0],"read_data_stride":[1,4,8,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_output_cgra_stencil_BANK_4_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_output_cgra_stencil_BANK_4_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U357"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,56,16144],"delay":[0],"dimensionality":3,"extent":[14,14,2],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,196]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[2317],"cycle_stride":[4,64,896,8072,16144],"delay":[6],"dimensionality":5,"extent":[14,14,9,2,2],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,0,0,196]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,16144],"dimensionality":2,"extent":[784,2],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[2312],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,2],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072,16144],"dimensionality":6,"extent":[14,14,3,3,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,14,0,0,0,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[18440],"cycle_stride":[32,448,16144],"dimensionality":3,"extent":[14,14,2],"read_data_starting_addr":[0],"read_data_stride":[1,14,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0,0],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[18444],"cycle_stride":[8,32,448,16144],"dimensionality":4,"extent":[4,14,14,2],"read_data_starting_addr":[0],"read_data_stride":[1,4,8,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_output_cgra_stencil_BANK_5_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_output_cgra_stencil_BANK_5_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U358"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,56,16144],"delay":[0],"dimensionality":3,"extent":[14,14,2],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,196]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[2317],"cycle_stride":[4,64,896,8072,16144],"delay":[6],"dimensionality":5,"extent":[14,14,9,2,2],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,0,0,196]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,16144],"dimensionality":2,"extent":[784,2],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[2312],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,2],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072,16144],"dimensionality":6,"extent":[14,14,3,3,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,14,0,0,0,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[18443],"cycle_stride":[32,448,16144],"dimensionality":3,"extent":[14,14,2],"read_data_starting_addr":[0],"read_data_stride":[1,14,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0,0],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[18445],"cycle_stride":[8,32,448,16144],"dimensionality":4,"extent":[4,14,14,2],"read_data_starting_addr":[0],"read_data_stride":[1,4,8,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_output_cgra_stencil_BANK_6_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_output_cgra_stencil_BANK_6_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U359"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,56,16144],"delay":[0],"dimensionality":3,"extent":[14,14,2],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,196]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[2317],"cycle_stride":[4,64,896,8072,16144],"delay":[6],"dimensionality":5,"extent":[14,14,9,2,2],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,0,0,196]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,16144],"dimensionality":2,"extent":[784,2],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[2312],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,2],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072,16144],"dimensionality":6,"extent":[14,14,3,3,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,14,0,0,0,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[18444],"cycle_stride":[32,448,16144],"dimensionality":3,"extent":[14,14,2],"read_data_starting_addr":[0],"read_data_stride":[1,14,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0,0],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[18446],"cycle_stride":[8,32,448,16144],"dimensionality":4,"extent":[4,14,14,2],"read_data_starting_addr":[0],"read_data_stride":[1,4,8,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_output_cgra_stencil_BANK_7_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_output_cgra_stencil_BANK_7_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U360"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,56,16144],"delay":[0],"dimensionality":3,"extent":[14,14,2],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,196]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[2317],"cycle_stride":[4,64,896,8072,16144],"delay":[6],"dimensionality":5,"extent":[14,14,9,2,2],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,0,0,196]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,16144],"dimensionality":2,"extent":[784,2],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[2312],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,2],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072,16144],"dimensionality":6,"extent":[14,14,3,3,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,14,0,0,0,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[18444],"cycle_stride":[32,448,16144],"dimensionality":3,"extent":[14,14,2],"read_data_starting_addr":[0],"read_data_stride":[1,14,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0,0],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[18447],"cycle_stride":[8,32,448,16144],"dimensionality":4,"extent":[4,14,14,2],"read_data_starting_addr":[0],"read_data_stride":[1,4,8,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          }
        },
        "connections":[
          ["ub_output_cgra_stencil_BANK_0_garnet.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_1_garnet.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_2_garnet.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_3_garnet.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_4_garnet.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_5_garnet.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_6_garnet.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_7_garnet.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_2_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.0"],
          ["ub_output_cgra_stencil_BANK_2_garnet.data_in_1","self.op_hcompute_output_cgra_stencil_10_write.0"],
          ["ub_output_cgra_stencil_BANK_3_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.0"],
          ["ub_output_cgra_stencil_BANK_3_garnet.data_in_1","self.op_hcompute_output_cgra_stencil_11_write.0"],
          ["ub_output_cgra_stencil_BANK_4_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.0"],
          ["ub_output_cgra_stencil_BANK_4_garnet.data_in_1","self.op_hcompute_output_cgra_stencil_12_write.0"],
          ["ub_output_cgra_stencil_BANK_5_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.0"],
          ["ub_output_cgra_stencil_BANK_5_garnet.data_in_1","self.op_hcompute_output_cgra_stencil_13_write.0"],
          ["ub_output_cgra_stencil_BANK_6_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.0"],
          ["ub_output_cgra_stencil_BANK_6_garnet.data_in_1","self.op_hcompute_output_cgra_stencil_14_write.0"],
          ["ub_output_cgra_stencil_BANK_7_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.0"],
          ["ub_output_cgra_stencil_BANK_7_garnet.data_in_1","self.op_hcompute_output_cgra_stencil_15_write.0"],
          ["ub_output_cgra_stencil_BANK_1_garnet.data_in_0","self.op_hcompute_output_cgra_stencil_1_write.0"],
          ["ub_output_cgra_stencil_BANK_2_garnet.data_in_0","self.op_hcompute_output_cgra_stencil_2_write.0"],
          ["ub_output_cgra_stencil_BANK_3_garnet.data_in_0","self.op_hcompute_output_cgra_stencil_3_write.0"],
          ["ub_output_cgra_stencil_BANK_4_garnet.data_in_0","self.op_hcompute_output_cgra_stencil_4_write.0"],
          ["ub_output_cgra_stencil_BANK_5_garnet.data_in_0","self.op_hcompute_output_cgra_stencil_5_write.0"],
          ["ub_output_cgra_stencil_BANK_6_garnet.data_in_0","self.op_hcompute_output_cgra_stencil_6_write.0"],
          ["ub_output_cgra_stencil_BANK_7_garnet.data_in_0","self.op_hcompute_output_cgra_stencil_7_write.0"],
          ["ub_output_cgra_stencil_BANK_0_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.0"],
          ["ub_output_cgra_stencil_BANK_0_garnet.data_in_1","self.op_hcompute_output_cgra_stencil_8_write.0"],
          ["ub_output_cgra_stencil_BANK_1_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.0"],
          ["ub_output_cgra_stencil_BANK_1_garnet.data_in_1","self.op_hcompute_output_cgra_stencil_9_write.0"],
          ["ub_output_cgra_stencil_BANK_0_garnet.data_in_0","self.op_hcompute_output_cgra_stencil_write.0"],
          ["ub_output_cgra_stencil_BANK_0_garnet.data_out_1","self.op_hcompute_output_glb_stencil_read.0"],
          ["ub_output_cgra_stencil_BANK_0_garnet.clk_en","ub_output_cgra_stencil_BANK_0_clk_en_const_lutcnst.bit.out"],
          ["ub_output_cgra_stencil_BANK_1_garnet.data_out_1","ub_output_cgra_stencil_BANK_0_garnet.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_1_garnet.clk_en","ub_output_cgra_stencil_BANK_1_clk_en_const_lutcnst.bit.out"],
          ["ub_output_cgra_stencil_BANK_2_garnet.data_out_1","ub_output_cgra_stencil_BANK_1_garnet.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_2_garnet.clk_en","ub_output_cgra_stencil_BANK_2_clk_en_const_lutcnst.bit.out"],
          ["ub_output_cgra_stencil_BANK_3_garnet.data_out_1","ub_output_cgra_stencil_BANK_2_garnet.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_3_garnet.clk_en","ub_output_cgra_stencil_BANK_3_clk_en_const_lutcnst.bit.out"],
          ["ub_output_cgra_stencil_BANK_4_garnet.data_out_1","ub_output_cgra_stencil_BANK_3_garnet.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_4_garnet.clk_en","ub_output_cgra_stencil_BANK_4_clk_en_const_lutcnst.bit.out"],
          ["ub_output_cgra_stencil_BANK_5_garnet.data_out_1","ub_output_cgra_stencil_BANK_4_garnet.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_5_garnet.clk_en","ub_output_cgra_stencil_BANK_5_clk_en_const_lutcnst.bit.out"],
          ["ub_output_cgra_stencil_BANK_6_garnet.data_out_1","ub_output_cgra_stencil_BANK_5_garnet.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_6_garnet.clk_en","ub_output_cgra_stencil_BANK_6_clk_en_const_lutcnst.bit.out"],
          ["ub_output_cgra_stencil_BANK_7_garnet.data_out_1","ub_output_cgra_stencil_BANK_6_garnet.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_7_garnet.clk_en","ub_output_cgra_stencil_BANK_7_clk_en_const_lutcnst.bit.out"]
        ]
      },
      "output_glb_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_output_glb_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_glb_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$_U464":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$_U467":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$_U470":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000e"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$_U473":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000c4"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$add_all__U475":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$add_all__U476":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$add_all__U477":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$add_all__U478":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$coeff_U463$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$coeff_U466$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$coeff_U469$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$coeff_U472$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$const_term_U474":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$mul_d0__U462":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$mul_d1__U465":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$mul_d2__U468":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$mul_d3__U471":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$_U409":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$_U412":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001880"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$_U415":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$_U418":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000e"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$_U421":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000620"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$_U424":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000c4"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$add_all__U426":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$add_all__U427":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$add_all__U428":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$add_all__U429":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$add_all__U430":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$add_all__U431":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$coeff_U408$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$coeff_U411$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$coeff_U414$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$coeff_U417$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$coeff_U420$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$coeff_U423$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$const_term_U425":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$mul_d0__U407":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$mul_d1__U410":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$mul_d2__U413":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$mul_d3__U416":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$mul_d4__U419":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$mul_d5__U422":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$coeff_U463$reg0.in","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$_U464.out"],
          ["addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$coeff_U466$reg0.in","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$_U467.out"],
          ["addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$coeff_U469$reg0.in","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$_U470.out"],
          ["addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$coeff_U472$reg0.in","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$_U473.out"],
          ["addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$mul_d0__U462.out","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$add_all__U475.in0"],
          ["addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$mul_d1__U465.out","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$add_all__U475.in1"],
          ["addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$add_all__U476.in0","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$add_all__U475.out"],
          ["addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$mul_d2__U468.out","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$add_all__U476.in1"],
          ["addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$add_all__U477.in0","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$add_all__U476.out"],
          ["addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$mul_d3__U471.out","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$add_all__U477.in1"],
          ["addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$add_all__U478.in0","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$add_all__U477.out"],
          ["addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$const_term_U474.out","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$add_all__U478.in1"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$coeff_U463$reg0.clk"],
          ["addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$mul_d0__U462.in0","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$coeff_U463$reg0.out"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$coeff_U466$reg0.clk"],
          ["addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$mul_d1__U465.in0","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$coeff_U466$reg0.out"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$coeff_U469$reg0.clk"],
          ["addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$mul_d2__U468.in0","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$coeff_U469$reg0.out"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$coeff_U472$reg0.clk"],
          ["addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$mul_d3__U471.in0","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$coeff_U472$reg0.out"],
          ["addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$coeff_U408$reg0.in","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$_U409.out"],
          ["addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$coeff_U411$reg0.in","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$_U412.out"],
          ["addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$coeff_U414$reg0.in","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$_U415.out"],
          ["addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$coeff_U417$reg0.in","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$_U418.out"],
          ["addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$coeff_U420$reg0.in","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$_U421.out"],
          ["addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$coeff_U423$reg0.in","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$_U424.out"],
          ["addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$mul_d0__U407.out","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$add_all__U426.in0"],
          ["addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$mul_d1__U410.out","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$add_all__U426.in1"],
          ["addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$add_all__U427.in0","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$add_all__U426.out"],
          ["addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$mul_d2__U413.out","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$add_all__U427.in1"],
          ["addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$add_all__U428.in0","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$add_all__U427.out"],
          ["addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$mul_d3__U416.out","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$add_all__U428.in1"],
          ["addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$add_all__U429.in0","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$add_all__U428.out"],
          ["addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$mul_d4__U419.out","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$add_all__U429.in1"],
          ["addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$add_all__U430.in0","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$add_all__U429.out"],
          ["addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$mul_d5__U422.out","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$add_all__U430.in1"],
          ["addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$add_all__U431.in0","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$add_all__U430.out"],
          ["addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$const_term_U425.out","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$add_all__U431.in1"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$coeff_U408$reg0.clk"],
          ["addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$mul_d0__U407.in0","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$coeff_U408$reg0.out"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$coeff_U411$reg0.clk"],
          ["addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$mul_d1__U410.in0","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$coeff_U411$reg0.out"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$coeff_U414$reg0.clk"],
          ["addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$mul_d2__U413.in0","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$coeff_U414$reg0.out"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$coeff_U417$reg0.clk"],
          ["addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$mul_d3__U416.in0","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$coeff_U417$reg0.out"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$coeff_U420$reg0.clk"],
          ["addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$mul_d4__U419.in0","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$coeff_U420$reg0.out"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$coeff_U423$reg0.clk"],
          ["addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$mul_d5__U422.in0","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$coeff_U423$reg0.out"],
          ["self.op_hcompute_output_glb_stencil_write.0","self.op_hcompute_hw_output_stencil_read.0"]
        ]
      },
      "resnet4_x":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset","BitIn"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["input_host_stencil_op_hcompute_input_glb_stencil_read_en","Bit"],
          ["input_host_stencil_op_hcompute_input_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_en","Bit"],
          ["kernel_host_stencil_op_hcompute_kernel_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "PE_init_U545":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "PE_init_U548":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "PE_init_U551":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "PE_init_U554":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "PE_init_U557":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "PE_init_U560":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "PE_init_U563":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "PE_init_U566":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "_U543":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U544":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U546":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U547":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U549":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U550":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U552":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U553":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U555":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U556":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U558":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U559":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U561":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U562":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U564":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U565":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "input_cgra_stencil$ub_input_cgra_stencil_BANK_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "input_cgra_stencil$ub_input_cgra_stencil_BANK_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U0"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[25],"cycle_stride":[32,128,8072],"delay":[0],"dimensionality":3,"extent":[4,16,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,64]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[8,128,8072],"dimensionality":3,"extent":[16,16,4],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[2302],"cycle_stride":[16,64,896,2688,8072],"dimensionality":5,"extent":[4,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,4,64],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,1,0,1,0,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "input_cgra_stencil$ub_input_cgra_stencil_BANK_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "input_cgra_stencil$ub_input_cgra_stencil_BANK_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U1"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[26],"cycle_stride":[32,128,8072],"delay":[0],"dimensionality":3,"extent":[4,16,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,64]},"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[8,128,8072],"dimensionality":3,"extent":[16,16,4],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[2302],"cycle_stride":[16,64,896,2688,8072],"dimensionality":5,"extent":[4,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,4,64],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,1,0,1,0,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "input_cgra_stencil$ub_input_cgra_stencil_BANK_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "input_cgra_stencil$ub_input_cgra_stencil_BANK_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U2"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[27],"cycle_stride":[32,128,8072],"delay":[0],"dimensionality":3,"extent":[4,16,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,64]},"in2agg_0":{"cycle_starting_addr":[2],"cycle_stride":[8,128,8072],"dimensionality":3,"extent":[16,16,4],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[2302],"cycle_stride":[16,64,896,2688,8072],"dimensionality":5,"extent":[4,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,4,64],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,1,0,1,0,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "input_cgra_stencil$ub_input_cgra_stencil_BANK_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "input_cgra_stencil$ub_input_cgra_stencil_BANK_3_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U3"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[28],"cycle_stride":[32,128,8072],"delay":[0],"dimensionality":3,"extent":[4,16,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,64]},"in2agg_0":{"cycle_starting_addr":[3],"cycle_stride":[8,128,8072],"dimensionality":3,"extent":[16,16,4],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[2302],"cycle_stride":[16,64,896,2688,8072],"dimensionality":5,"extent":[4,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,4,64],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,1,0,1,0,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "input_cgra_stencil$ub_input_cgra_stencil_BANK_4_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "input_cgra_stencil$ub_input_cgra_stencil_BANK_4_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U4"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[29],"cycle_stride":[32,128,8072],"delay":[0],"dimensionality":3,"extent":[4,16,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,64]},"in2agg_0":{"cycle_starting_addr":[4],"cycle_stride":[8,128,8072],"dimensionality":3,"extent":[16,16,4],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[2302],"cycle_stride":[16,64,896,2688,8072],"dimensionality":5,"extent":[4,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,4,64],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,1,0,1,0,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "input_cgra_stencil$ub_input_cgra_stencil_BANK_5_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "input_cgra_stencil$ub_input_cgra_stencil_BANK_5_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U5"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[30],"cycle_stride":[32,128,8072],"delay":[0],"dimensionality":3,"extent":[4,16,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,64]},"in2agg_0":{"cycle_starting_addr":[5],"cycle_stride":[8,128,8072],"dimensionality":3,"extent":[16,16,4],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[2302],"cycle_stride":[16,64,896,2688,8072],"dimensionality":5,"extent":[4,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,4,64],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,1,0,1,0,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "input_cgra_stencil$ub_input_cgra_stencil_BANK_6_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "input_cgra_stencil$ub_input_cgra_stencil_BANK_6_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U6"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[31],"cycle_stride":[32,128,8072],"delay":[0],"dimensionality":3,"extent":[4,16,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,64]},"in2agg_0":{"cycle_starting_addr":[6],"cycle_stride":[8,128,8072],"dimensionality":3,"extent":[16,16,4],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[2302],"cycle_stride":[16,64,896,2688,8072],"dimensionality":5,"extent":[4,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,4,64],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,1,0,1,0,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "input_cgra_stencil$ub_input_cgra_stencil_BANK_7_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "input_cgra_stencil$ub_input_cgra_stencil_BANK_7_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U7"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[32],"cycle_stride":[32,128,8072],"delay":[0],"dimensionality":3,"extent":[4,16,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,64]},"in2agg_0":{"cycle_starting_addr":[7],"cycle_stride":[8,128,8072],"dimensionality":3,"extent":[16,16,4],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[2302],"cycle_stride":[16,64,896,2688,8072],"dimensionality":5,"extent":[4,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,4,64],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,1,0,1,0,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$_U103":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$_U106":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$_U109":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000800"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$_U112":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$_U115":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$_U118":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000100"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$add_all__U120":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$add_all__U121":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$add_all__U122":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$add_all__U123":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$add_all__U124":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$add_all__U125":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$coeff_U102$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$coeff_U105$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$coeff_U108$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$coeff_U111$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$coeff_U114$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$coeff_U117$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$const_term_U119":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$mul_d0__U101":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$mul_d1__U104":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$mul_d2__U107":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$mul_d3__U110":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$mul_d4__U113":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$mul_d5__U116":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$_U39":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$_U42":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$_U45":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$_U48":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000100"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$add_all__U50":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$add_all__U51":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$add_all__U52":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$add_all__U53":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$coeff_U38$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$coeff_U41$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$coeff_U44$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$coeff_U47$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$const_term_U49":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$mul_d0__U37":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$mul_d1__U40":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$mul_d2__U43":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$mul_d3__U46":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","out"]},
            "metadata":{"in2glb_0":{"cycle_starting_addr":[18440],"cycle_stride":[1,8,32,448,16144],"dimensionality":5,"extent":[8,4,14,14,2],"write_data_starting_addr":[0],"write_data_stride":[1,8,256,3584,32]}}
          },
          "io16in_input_host_stencil_op_hcompute_input_glb_stencil_read_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","in"]},
            "metadata":{"glb2out_0":{"cycle_starting_addr":[0],"cycle_stride":[1,8,128,8072,16144],"dimensionality":5,"extent":[8,16,16,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,16,256,8,0]}}
          },
          "io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","in"]},
            "metadata":{"glb2out_0":{"cycle_starting_addr":[0],"cycle_stride":[1,8,256,8072,16144],"dimensionality":5,"extent":[8,32,9,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,16,1024,8,512]}}
          },
          "io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid":{
            "modref":"cgralib.BitIO",
            "modargs":{"mode":["String","out"]}
          },
          "io1in_reset":{
            "modref":"cgralib.BitIO",
            "modargs":{"mode":["String","in"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U128"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[193],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_10_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_10_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U138"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[210],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[17],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2309],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_11_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_11_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U139"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[218],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[25],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2309],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_12_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_12_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U140"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[226],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[33],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2309],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_13_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_13_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U141"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[234],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[41],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2309],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_14_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_14_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U142"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[242],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[49],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2309],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_15_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_15_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U143"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[250],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[57],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_16_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_16_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U144"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[195],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[2],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_17_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_17_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U145"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[203],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[10],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_18_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_18_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U146"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[211],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[18],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_19_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_19_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U147"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[219],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[26],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U129"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[201],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[8],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_20_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_20_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U148"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[227],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[34],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_21_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_21_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U149"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[235],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[42],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_22_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_22_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U150"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[243],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[50],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_23_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_23_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U151"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[251],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[58],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_24_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_24_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U152"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[196],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[3],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_25_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_25_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U153"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[204],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[11],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_26_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_26_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U154"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[212],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[19],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_27_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_27_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U155"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[220],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[27],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_28_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_28_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U156"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[228],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[35],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_29_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_29_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U157"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[236],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[43],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U130"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[209],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[16],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_30_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_30_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U158"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[244],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[51],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_31_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_31_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U159"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[252],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[59],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_32_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_32_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U160"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[197],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[4],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_33_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_33_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U161"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[205],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[12],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_34_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_34_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U162"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[213],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[20],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_35_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_35_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U163"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[221],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[28],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_36_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_36_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U164"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[229],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[36],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_37_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_37_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U165"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[237],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[44],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_38_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_38_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U166"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[245],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[52],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_39_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_39_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U167"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[253],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[60],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_3_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U131"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[217],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[24],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_40_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_40_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U168"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[198],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[5],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2309],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_41_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_41_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U169"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[206],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[13],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2309],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_42_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_42_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U170"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[214],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[21],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2309],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_43_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_43_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U171"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[222],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[29],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2309],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_44_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_44_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U172"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[230],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[37],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2309],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_45_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_45_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U173"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[238],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[45],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2309],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_46_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_46_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U174"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[246],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_47_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_47_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U175"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[254],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[61],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2309],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_48_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_48_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U176"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[199],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[6],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_49_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_49_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U177"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[207],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[14],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_4_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_4_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U132"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[225],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[32],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_50_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_50_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U178"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[215],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[22],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_51_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_51_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U179"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[223],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[30],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_52_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_52_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U180"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[231],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[38],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_53_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_53_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U181"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[239],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[46],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_54_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_54_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U182"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[247],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[54],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_55_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_55_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U183"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[255],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[62],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_56_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_56_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U184"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[200],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[7],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_57_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_57_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U185"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[208],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[15],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_58_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_58_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U186"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[216],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[23],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_59_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_59_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U187"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[224],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[31],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_5_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_5_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U133"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[233],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[40],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_60_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_60_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U188"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[232],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[39],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_61_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_61_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U189"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[240],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[47],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_62_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_62_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U190"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[248],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[55],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_63_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_63_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U191"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[256],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[63],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_6_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_6_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U134"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[241],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[48],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_7_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_7_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U135"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[249],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[56],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_8_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_8_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U136"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[194],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2309],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_9_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_9_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U137"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[202],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[2309],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$_U320":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$_U323":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000120"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$_U326":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001200"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$_U329":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$_U332":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$_U335":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000048"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$_U338":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000009"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$_U341":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000240"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U343":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U344":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U345":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U346":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U347":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U348":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U349":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U350":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$coeff_U319$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$coeff_U322$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$coeff_U325$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$coeff_U328$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$coeff_U331$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$coeff_U334$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$coeff_U337$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$coeff_U340$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$const_term_U342":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$mul_d0__U318":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$mul_d1__U321":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$mul_d2__U324":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$mul_d3__U327":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$mul_d4__U330":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$mul_d5__U333":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$mul_d6__U336":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$mul_d7__U339":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$_U231":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$_U234":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$_U237":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$_U240":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000009"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$_U243":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000240"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$add_all__U245":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$add_all__U246":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$add_all__U247":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$add_all__U248":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$add_all__U249":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$coeff_U230$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$coeff_U233$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$coeff_U236$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$coeff_U239$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$coeff_U242$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$const_term_U244":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$mul_d0__U229":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$mul_d1__U232":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$mul_d2__U235":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$mul_d3__U238":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$mul_d4__U241":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "op_hcompute_hw_output_stencil_port_controller_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_hw_output_stencil_port_controller_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U481"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"stencil_valid":{"cycle_starting_addr":[40856],"cycle_stride":[1,256,3584],"dimensionality":3,"extent":[256,14,14]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "op_hcompute_output_cgra_stencil_10$inner_compute$add_957_971_972$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_10$inner_compute$add_958_969_970$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_10$inner_compute$add_959_968_969$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_10$inner_compute$add_960_967_968$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_10$inner_compute$add_961_966_967$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_10$inner_compute$add_962_965_966$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_10$inner_compute$add_963_964_965$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_10$inner_compute$add_output_cgra_stencil_3_970_971$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_17_input_cgra_stencil_17_957$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_18_input_cgra_stencil_18_958$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_19_input_cgra_stencil_19_959$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_20_input_cgra_stencil_20_960$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_21_input_cgra_stencil_21_961$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_22_input_cgra_stencil_22_962$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_23_input_cgra_stencil_23_963$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_24_input_cgra_stencil_24_964$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_11$inner_compute$add_1032_1046_1047$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_11$inner_compute$add_1033_1044_1045$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_11$inner_compute$add_1034_1043_1044$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_11$inner_compute$add_1035_1042_1043$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_11$inner_compute$add_1036_1041_1042$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_11$inner_compute$add_1037_1040_1041$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_11$inner_compute$add_1038_1039_1040$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_11$inner_compute$add_output_cgra_stencil_4_1045_1046$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1032$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1033$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1034$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1035$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1036$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1037$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1038$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1039$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_12$inner_compute$add_1107_1121_1122$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_12$inner_compute$add_1108_1119_1120$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_12$inner_compute$add_1109_1118_1119$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_12$inner_compute$add_1110_1117_1118$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_12$inner_compute$add_1111_1116_1117$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_12$inner_compute$add_1112_1115_1116$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_12$inner_compute$add_1113_1114_1115$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_12$inner_compute$add_output_cgra_stencil_5_1120_1121$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1107$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1108$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1109$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1110$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1111$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1112$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1113$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1114$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_13$inner_compute$add_1182_1196_1197$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_13$inner_compute$add_1183_1194_1195$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_13$inner_compute$add_1184_1193_1194$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_13$inner_compute$add_1185_1192_1193$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_13$inner_compute$add_1186_1191_1192$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_13$inner_compute$add_1187_1190_1191$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_13$inner_compute$add_1188_1189_1190$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_13$inner_compute$add_output_cgra_stencil_6_1195_1196$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1182$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1183$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1184$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1185$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1186$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1187$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1188$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1189$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_14$inner_compute$add_1257_1271_1272$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_14$inner_compute$add_1258_1269_1270$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_14$inner_compute$add_1259_1268_1269$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_14$inner_compute$add_1260_1267_1268$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_14$inner_compute$add_1261_1266_1267$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_14$inner_compute$add_1262_1265_1266$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_14$inner_compute$add_1263_1264_1265$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_14$inner_compute$add_output_cgra_stencil_7_1270_1271$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1257$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1258$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1259$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1260$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1261$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1262$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1263$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1264$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_15$inner_compute$add_1332_1346_1347$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_15$inner_compute$add_1333_1344_1345$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_15$inner_compute$add_1334_1343_1344$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_15$inner_compute$add_1335_1342_1343$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_15$inner_compute$add_1336_1341_1342$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_15$inner_compute$add_1337_1340_1341$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_15$inner_compute$add_1338_1339_1340$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_15$inner_compute$add_output_cgra_stencil_8_1345_1346$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1332$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1333$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1334$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1335$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1336$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1337$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1338$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1339$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_8$inner_compute$add_807_821_822$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_8$inner_compute$add_808_819_820$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_8$inner_compute$add_809_818_819$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_8$inner_compute$add_810_817_818$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_8$inner_compute$add_811_816_817$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_8$inner_compute$add_812_815_816$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_8$inner_compute$add_813_814_815$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_8$inner_compute$add_output_cgra_stencil_1_820_821$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_1_input_cgra_stencil_1_807$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_2_input_cgra_stencil_2_808$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_3_input_cgra_stencil_3_809$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_4_input_cgra_stencil_4_810$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_5_input_cgra_stencil_5_811$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_6_input_cgra_stencil_6_812$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_7_input_cgra_stencil_7_813$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_8_input_cgra_stencil_8_814$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_9$inner_compute$add_882_896_897$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_9$inner_compute$add_883_894_895$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_9$inner_compute$add_884_893_894$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_9$inner_compute$add_885_892_893$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_9$inner_compute$add_886_891_892$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_9$inner_compute$add_887_890_891$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_9$inner_compute$add_888_889_890$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_9$inner_compute$add_output_cgra_stencil_2_895_896$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_10_input_cgra_stencil_10_883$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_11_input_cgra_stencil_11_884$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_12_input_cgra_stencil_12_885$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_13_input_cgra_stencil_13_886$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_14_input_cgra_stencil_14_887$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_15_input_cgra_stencil_15_888$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_16_input_cgra_stencil_16_889$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_9_input_cgra_stencil_9_882$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "output_cgra_stencil$ub_output_cgra_stencil_BANK_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "output_cgra_stencil$ub_output_cgra_stencil_BANK_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U353"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,56,16144],"delay":[0],"dimensionality":3,"extent":[14,14,2],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,196]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[2317],"cycle_stride":[4,64,896,8072,16144],"delay":[6],"dimensionality":5,"extent":[14,14,9,2,2],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,0,0,196]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,16144],"dimensionality":2,"extent":[784,2],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[2312],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,2],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072,16144],"dimensionality":6,"extent":[14,14,3,3,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,14,0,0,0,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[18436],"cycle_stride":[32,448,16144],"dimensionality":3,"extent":[14,14,2],"read_data_starting_addr":[0],"read_data_stride":[1,14,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0,0],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[18440],"cycle_stride":[8,32,448,16144],"dimensionality":4,"extent":[4,14,14,2],"read_data_starting_addr":[0],"read_data_stride":[1,4,8,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "output_cgra_stencil$ub_output_cgra_stencil_BANK_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "output_cgra_stencil$ub_output_cgra_stencil_BANK_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U354"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,56,16144],"delay":[0],"dimensionality":3,"extent":[14,14,2],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,196]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[2317],"cycle_stride":[4,64,896,8072,16144],"delay":[6],"dimensionality":5,"extent":[14,14,9,2,2],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,0,0,196]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,16144],"dimensionality":2,"extent":[784,2],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[2312],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,2],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072,16144],"dimensionality":6,"extent":[14,14,3,3,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,14,0,0,0,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[18439],"cycle_stride":[32,448,16144],"dimensionality":3,"extent":[14,14,2],"read_data_starting_addr":[0],"read_data_stride":[1,14,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0,0],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[18441],"cycle_stride":[8,32,448,16144],"dimensionality":4,"extent":[4,14,14,2],"read_data_starting_addr":[0],"read_data_stride":[1,4,8,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "output_cgra_stencil$ub_output_cgra_stencil_BANK_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "output_cgra_stencil$ub_output_cgra_stencil_BANK_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U355"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,56,16144],"delay":[0],"dimensionality":3,"extent":[14,14,2],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,196]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[2317],"cycle_stride":[4,64,896,8072,16144],"delay":[6],"dimensionality":5,"extent":[14,14,9,2,2],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,0,0,196]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,16144],"dimensionality":2,"extent":[784,2],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[2312],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,2],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072,16144],"dimensionality":6,"extent":[14,14,3,3,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,14,0,0,0,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[18440],"cycle_stride":[32,448,16144],"dimensionality":3,"extent":[14,14,2],"read_data_starting_addr":[0],"read_data_stride":[1,14,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0,0],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[18442],"cycle_stride":[8,32,448,16144],"dimensionality":4,"extent":[4,14,14,2],"read_data_starting_addr":[0],"read_data_stride":[1,4,8,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "output_cgra_stencil$ub_output_cgra_stencil_BANK_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "output_cgra_stencil$ub_output_cgra_stencil_BANK_3_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U356"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,56,16144],"delay":[0],"dimensionality":3,"extent":[14,14,2],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,196]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[2317],"cycle_stride":[4,64,896,8072,16144],"delay":[6],"dimensionality":5,"extent":[14,14,9,2,2],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,0,0,196]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,16144],"dimensionality":2,"extent":[784,2],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[2312],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,2],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072,16144],"dimensionality":6,"extent":[14,14,3,3,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,14,0,0,0,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[18440],"cycle_stride":[32,448,16144],"dimensionality":3,"extent":[14,14,2],"read_data_starting_addr":[0],"read_data_stride":[1,14,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0,0],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[18443],"cycle_stride":[8,32,448,16144],"dimensionality":4,"extent":[4,14,14,2],"read_data_starting_addr":[0],"read_data_stride":[1,4,8,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "output_cgra_stencil$ub_output_cgra_stencil_BANK_4_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "output_cgra_stencil$ub_output_cgra_stencil_BANK_4_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U357"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,56,16144],"delay":[0],"dimensionality":3,"extent":[14,14,2],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,196]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[2317],"cycle_stride":[4,64,896,8072,16144],"delay":[6],"dimensionality":5,"extent":[14,14,9,2,2],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,0,0,196]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,16144],"dimensionality":2,"extent":[784,2],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[2312],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,2],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072,16144],"dimensionality":6,"extent":[14,14,3,3,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,14,0,0,0,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[18440],"cycle_stride":[32,448,16144],"dimensionality":3,"extent":[14,14,2],"read_data_starting_addr":[0],"read_data_stride":[1,14,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0,0],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[18444],"cycle_stride":[8,32,448,16144],"dimensionality":4,"extent":[4,14,14,2],"read_data_starting_addr":[0],"read_data_stride":[1,4,8,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "output_cgra_stencil$ub_output_cgra_stencil_BANK_5_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "output_cgra_stencil$ub_output_cgra_stencil_BANK_5_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U358"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,56,16144],"delay":[0],"dimensionality":3,"extent":[14,14,2],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,196]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[2317],"cycle_stride":[4,64,896,8072,16144],"delay":[6],"dimensionality":5,"extent":[14,14,9,2,2],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,0,0,196]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,16144],"dimensionality":2,"extent":[784,2],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[2312],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,2],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072,16144],"dimensionality":6,"extent":[14,14,3,3,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,14,0,0,0,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[18443],"cycle_stride":[32,448,16144],"dimensionality":3,"extent":[14,14,2],"read_data_starting_addr":[0],"read_data_stride":[1,14,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0,0],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[18445],"cycle_stride":[8,32,448,16144],"dimensionality":4,"extent":[4,14,14,2],"read_data_starting_addr":[0],"read_data_stride":[1,4,8,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "output_cgra_stencil$ub_output_cgra_stencil_BANK_6_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "output_cgra_stencil$ub_output_cgra_stencil_BANK_6_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U359"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,56,16144],"delay":[0],"dimensionality":3,"extent":[14,14,2],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,196]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[2317],"cycle_stride":[4,64,896,8072,16144],"delay":[6],"dimensionality":5,"extent":[14,14,9,2,2],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,0,0,196]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,16144],"dimensionality":2,"extent":[784,2],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[2312],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,2],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072,16144],"dimensionality":6,"extent":[14,14,3,3,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,14,0,0,0,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[18444],"cycle_stride":[32,448,16144],"dimensionality":3,"extent":[14,14,2],"read_data_starting_addr":[0],"read_data_stride":[1,14,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0,0],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[18446],"cycle_stride":[8,32,448,16144],"dimensionality":4,"extent":[4,14,14,2],"read_data_starting_addr":[0],"read_data_stride":[1,4,8,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "output_cgra_stencil$ub_output_cgra_stencil_BANK_7_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "output_cgra_stencil$ub_output_cgra_stencil_BANK_7_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U360"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,56,16144],"delay":[0],"dimensionality":3,"extent":[14,14,2],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,196]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[2317],"cycle_stride":[4,64,896,8072,16144],"delay":[6],"dimensionality":5,"extent":[14,14,9,2,2],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,0,0,196]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,16144],"dimensionality":2,"extent":[784,2],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[2312],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,2],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[2310],"cycle_stride":[4,64,896,2688,8072,16144],"dimensionality":6,"extent":[14,14,3,3,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,14,0,0,0,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[18444],"cycle_stride":[32,448,16144],"dimensionality":3,"extent":[14,14,2],"read_data_starting_addr":[0],"read_data_stride":[1,14,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[2312],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0,0],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[18447],"cycle_stride":[8,32,448,16144],"dimensionality":4,"extent":[4,14,14,2],"read_data_starting_addr":[0],"read_data_stride":[1,4,8,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$_U464":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$_U467":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$_U470":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000e"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$_U473":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000c4"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$add_all__U475":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$add_all__U476":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$add_all__U477":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$add_all__U478":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$coeff_U463$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$coeff_U466$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$coeff_U469$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$coeff_U472$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$const_term_U474":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$mul_d0__U462":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$mul_d1__U465":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$mul_d2__U468":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$mul_d3__U471":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$_U409":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$_U412":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001880"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$_U415":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$_U418":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000e"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$_U421":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000620"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$_U424":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000c4"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$add_all__U426":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$add_all__U427":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$add_all__U428":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$add_all__U429":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$add_all__U430":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$add_all__U431":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$coeff_U408$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$coeff_U411$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$coeff_U414$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$coeff_U417$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$coeff_U420$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$coeff_U423$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$const_term_U425":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$mul_d0__U407":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$mul_d1__U410":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$mul_d2__U413":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$mul_d3__U416":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$mul_d4__U419":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$mul_d5__U422":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["_U543.out","PE_init_U545.data.in.0"],
          ["_U544.out","PE_init_U545.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_0_garnet.data_in_0","PE_init_U545.data.out"],
          ["_U546.out","PE_init_U548.data.in.0"],
          ["_U547.out","PE_init_U548.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_1_garnet.data_in_0","PE_init_U548.data.out"],
          ["_U549.out","PE_init_U551.data.in.0"],
          ["_U550.out","PE_init_U551.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_2_garnet.data_in_0","PE_init_U551.data.out"],
          ["_U552.out","PE_init_U554.data.in.0"],
          ["_U553.out","PE_init_U554.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_3_garnet.data_in_0","PE_init_U554.data.out"],
          ["_U555.out","PE_init_U557.data.in.0"],
          ["_U556.out","PE_init_U557.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_4_garnet.data_in_0","PE_init_U557.data.out"],
          ["_U558.out","PE_init_U560.data.in.0"],
          ["_U559.out","PE_init_U560.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_5_garnet.data_in_0","PE_init_U560.data.out"],
          ["_U561.out","PE_init_U563.data.in.0"],
          ["_U562.out","PE_init_U563.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_6_garnet.data_in_0","PE_init_U563.data.out"],
          ["_U564.out","PE_init_U566.data.in.0"],
          ["_U565.out","PE_init_U566.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_7_garnet.data_in_0","PE_init_U566.data.out"],
          ["input_cgra_stencil$ub_input_cgra_stencil_BANK_0_garnet.clk_en","input_cgra_stencil$ub_input_cgra_stencil_BANK_0_clk_en_const_lutcnst.bit.out"],
          ["io16in_input_host_stencil_op_hcompute_input_glb_stencil_read_0.out","input_cgra_stencil$ub_input_cgra_stencil_BANK_0_garnet.data_in_0"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_17_input_cgra_stencil_17_957$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_0_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1032$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_0_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1107$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_0_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1182$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_0_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1257$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_0_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1332$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_0_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_1_input_cgra_stencil_1_807$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_0_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_9_input_cgra_stencil_9_882$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_0_garnet.data_out_0"],
          ["input_cgra_stencil$ub_input_cgra_stencil_BANK_1_garnet.clk_en","input_cgra_stencil$ub_input_cgra_stencil_BANK_1_clk_en_const_lutcnst.bit.out"],
          ["io16in_input_host_stencil_op_hcompute_input_glb_stencil_read_0.out","input_cgra_stencil$ub_input_cgra_stencil_BANK_1_garnet.data_in_0"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_18_input_cgra_stencil_18_958$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_1_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1033$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_1_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1108$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_1_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1183$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_1_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1258$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_1_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1333$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_1_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_2_input_cgra_stencil_2_808$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_1_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_10_input_cgra_stencil_10_883$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_1_garnet.data_out_0"],
          ["input_cgra_stencil$ub_input_cgra_stencil_BANK_2_garnet.clk_en","input_cgra_stencil$ub_input_cgra_stencil_BANK_2_clk_en_const_lutcnst.bit.out"],
          ["io16in_input_host_stencil_op_hcompute_input_glb_stencil_read_0.out","input_cgra_stencil$ub_input_cgra_stencil_BANK_2_garnet.data_in_0"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_19_input_cgra_stencil_19_959$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_2_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1034$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_2_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1109$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_2_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1184$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_2_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1259$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_2_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1334$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_2_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_3_input_cgra_stencil_3_809$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_2_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_11_input_cgra_stencil_11_884$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_2_garnet.data_out_0"],
          ["input_cgra_stencil$ub_input_cgra_stencil_BANK_3_garnet.clk_en","input_cgra_stencil$ub_input_cgra_stencil_BANK_3_clk_en_const_lutcnst.bit.out"],
          ["io16in_input_host_stencil_op_hcompute_input_glb_stencil_read_0.out","input_cgra_stencil$ub_input_cgra_stencil_BANK_3_garnet.data_in_0"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_20_input_cgra_stencil_20_960$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_3_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1035$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_3_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1110$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_3_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1185$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_3_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1260$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_3_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1335$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_3_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_4_input_cgra_stencil_4_810$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_3_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_12_input_cgra_stencil_12_885$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_3_garnet.data_out_0"],
          ["input_cgra_stencil$ub_input_cgra_stencil_BANK_4_garnet.clk_en","input_cgra_stencil$ub_input_cgra_stencil_BANK_4_clk_en_const_lutcnst.bit.out"],
          ["io16in_input_host_stencil_op_hcompute_input_glb_stencil_read_0.out","input_cgra_stencil$ub_input_cgra_stencil_BANK_4_garnet.data_in_0"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_21_input_cgra_stencil_21_961$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_4_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1036$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_4_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1111$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_4_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1186$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_4_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1261$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_4_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1336$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_4_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_5_input_cgra_stencil_5_811$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_4_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_13_input_cgra_stencil_13_886$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_4_garnet.data_out_0"],
          ["input_cgra_stencil$ub_input_cgra_stencil_BANK_5_garnet.clk_en","input_cgra_stencil$ub_input_cgra_stencil_BANK_5_clk_en_const_lutcnst.bit.out"],
          ["io16in_input_host_stencil_op_hcompute_input_glb_stencil_read_0.out","input_cgra_stencil$ub_input_cgra_stencil_BANK_5_garnet.data_in_0"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_22_input_cgra_stencil_22_962$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_5_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1037$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_5_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1112$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_5_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1187$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_5_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1262$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_5_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1337$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_5_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_6_input_cgra_stencil_6_812$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_5_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_14_input_cgra_stencil_14_887$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_5_garnet.data_out_0"],
          ["input_cgra_stencil$ub_input_cgra_stencil_BANK_6_garnet.clk_en","input_cgra_stencil$ub_input_cgra_stencil_BANK_6_clk_en_const_lutcnst.bit.out"],
          ["io16in_input_host_stencil_op_hcompute_input_glb_stencil_read_0.out","input_cgra_stencil$ub_input_cgra_stencil_BANK_6_garnet.data_in_0"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_24_input_cgra_stencil_24_964$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_6_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1039$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_6_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1114$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_6_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1189$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_6_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1264$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_6_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1339$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_6_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_8_input_cgra_stencil_8_814$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_6_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_16_input_cgra_stencil_16_889$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_6_garnet.data_out_0"],
          ["input_cgra_stencil$ub_input_cgra_stencil_BANK_7_garnet.clk_en","input_cgra_stencil$ub_input_cgra_stencil_BANK_7_clk_en_const_lutcnst.bit.out"],
          ["io16in_input_host_stencil_op_hcompute_input_glb_stencil_read_0.out","input_cgra_stencil$ub_input_cgra_stencil_BANK_7_garnet.data_in_0"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_23_input_cgra_stencil_23_963$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_7_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1038$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_7_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1113$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_7_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1188$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_7_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1263$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_7_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1338$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_7_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_7_input_cgra_stencil_7_813$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_7_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_15_input_cgra_stencil_15_888$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_7_garnet.data_out_0"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$coeff_U102$reg0.in","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$_U103.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$coeff_U105$reg0.in","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$_U106.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$coeff_U108$reg0.in","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$_U109.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$coeff_U111$reg0.in","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$_U112.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$coeff_U114$reg0.in","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$_U115.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$coeff_U117$reg0.in","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$_U118.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$mul_d0__U101.out","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$add_all__U120.in0"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$mul_d1__U104.out","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$add_all__U120.in1"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$add_all__U121.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$add_all__U120.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$mul_d2__U107.out","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$add_all__U121.in1"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$add_all__U122.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$add_all__U121.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$mul_d3__U110.out","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$add_all__U122.in1"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$add_all__U123.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$add_all__U122.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$mul_d4__U113.out","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$add_all__U123.in1"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$add_all__U124.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$add_all__U123.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$mul_d5__U116.out","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$add_all__U124.in1"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$add_all__U125.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$add_all__U124.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$const_term_U119.out","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$add_all__U125.in1"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$mul_d0__U101.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$coeff_U102$reg0.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$mul_d1__U104.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$coeff_U105$reg0.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$mul_d2__U107.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$coeff_U108$reg0.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$mul_d3__U110.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$coeff_U111$reg0.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$mul_d4__U113.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$coeff_U114$reg0.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$mul_d5__U116.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U126$coeff_U117$reg0.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$coeff_U38$reg0.in","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$_U39.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$coeff_U41$reg0.in","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$_U42.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$coeff_U44$reg0.in","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$_U45.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$coeff_U47$reg0.in","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$_U48.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$mul_d0__U37.out","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$add_all__U50.in0"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$mul_d1__U40.out","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$add_all__U50.in1"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$add_all__U51.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$add_all__U50.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$mul_d2__U43.out","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$add_all__U51.in1"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$add_all__U52.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$add_all__U51.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$mul_d3__U46.out","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$add_all__U52.in1"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$add_all__U53.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$add_all__U52.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$const_term_U49.out","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$add_all__U53.in1"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$mul_d0__U37.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$coeff_U38$reg0.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$mul_d1__U40.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$coeff_U41$reg0.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$mul_d2__U43.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$coeff_U44$reg0.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$mul_d3__U46.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$coeff_U47$reg0.out"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_0_garnet.data_out_1","io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0.in"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_0_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_10_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_11_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_12_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_13_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_14_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_15_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_16_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_17_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_18_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_19_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_1_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_20_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_21_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_22_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_23_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_24_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_25_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_26_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_27_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_28_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_29_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_2_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_30_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_31_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_32_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_33_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_34_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_35_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_36_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_37_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_38_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_39_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_3_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_40_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_41_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_42_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_43_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_44_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_45_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_46_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_47_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_48_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_49_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_4_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_50_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_51_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_52_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_53_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_54_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_55_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_56_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_57_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_58_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_59_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_5_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_60_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_61_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_62_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_63_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_6_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_7_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_8_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_9_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["op_hcompute_hw_output_stencil_port_controller_garnet.stencil_valid","io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid.in"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_0_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_0_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_1_input_cgra_stencil_1_807$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_0_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_10_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_10_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_18_input_cgra_stencil_18_958$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_10_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_11_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_11_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1033$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_11_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_12_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_12_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1108$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_12_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_13_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_13_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1183$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_13_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_14_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_14_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1258$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_14_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_15_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_15_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1333$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_15_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_16_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_16_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_3_input_cgra_stencil_3_809$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_16_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_17_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_17_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_11_input_cgra_stencil_11_884$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_17_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_18_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_18_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_19_input_cgra_stencil_19_959$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_18_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_19_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_19_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1034$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_19_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_1_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_1_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_9_input_cgra_stencil_9_882$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_1_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_20_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_20_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1109$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_20_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_21_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_21_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1184$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_21_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_22_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_22_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1259$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_22_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_23_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_23_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1334$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_23_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_24_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_24_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_4_input_cgra_stencil_4_810$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_24_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_25_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_25_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_12_input_cgra_stencil_12_885$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_25_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_26_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_26_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_20_input_cgra_stencil_20_960$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_26_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_27_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_27_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1035$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_27_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_28_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_28_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1110$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_28_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_29_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_29_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1185$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_29_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_2_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_2_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_17_input_cgra_stencil_17_957$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_2_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_30_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_30_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1260$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_30_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_31_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_31_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1335$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_31_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_32_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_32_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_5_input_cgra_stencil_5_811$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_32_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_33_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_33_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_13_input_cgra_stencil_13_886$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_33_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_34_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_34_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_21_input_cgra_stencil_21_961$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_34_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_35_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_35_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1036$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_35_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_36_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_36_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1111$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_36_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_37_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_37_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1186$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_37_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_38_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_38_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1261$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_38_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_39_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_39_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1336$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_39_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_3_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_3_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1032$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_3_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_40_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_40_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_6_input_cgra_stencil_6_812$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_40_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_41_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_41_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_14_input_cgra_stencil_14_887$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_41_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_42_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_42_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_22_input_cgra_stencil_22_962$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_42_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_43_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_43_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1037$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_43_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_44_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_44_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1112$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_44_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_45_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_45_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1187$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_45_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_46_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_46_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1262$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_46_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_47_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_47_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1337$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_47_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_48_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_48_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_8_input_cgra_stencil_8_814$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_48_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_49_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_49_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_16_input_cgra_stencil_16_889$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_49_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_4_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_4_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1107$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_4_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_50_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_50_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_24_input_cgra_stencil_24_964$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_50_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_51_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_51_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1039$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_51_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_52_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_52_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1114$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_52_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_53_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_53_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1189$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_53_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_54_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_54_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1264$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_54_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_55_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_55_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1339$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_55_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_56_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_56_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_7_input_cgra_stencil_7_813$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_56_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_57_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_57_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_15_input_cgra_stencil_15_888$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_57_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_58_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_58_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_23_input_cgra_stencil_23_963$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_58_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_59_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_59_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1038$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_59_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_5_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_5_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1182$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_5_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_60_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_60_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1113$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_60_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_61_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_61_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1188$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_61_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_62_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_62_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1263$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_62_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_63_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_63_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1338$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_63_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_6_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_6_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1257$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_6_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_7_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_7_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1332$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_7_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_8_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_8_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_2_input_cgra_stencil_2_808$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_8_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_9_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_9_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_10_input_cgra_stencil_10_883$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_9_garnet.data_out_0"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$coeff_U319$reg0.in","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$_U320.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$coeff_U322$reg0.in","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$_U323.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$coeff_U325$reg0.in","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$_U326.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$coeff_U328$reg0.in","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$_U329.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$coeff_U331$reg0.in","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$_U332.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$coeff_U334$reg0.in","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$_U335.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$coeff_U337$reg0.in","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$_U338.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$coeff_U340$reg0.in","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$_U341.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$mul_d0__U318.out","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U343.in0"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$mul_d1__U321.out","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U343.in1"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U344.in0","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U343.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$mul_d2__U324.out","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U344.in1"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U345.in0","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U344.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$mul_d3__U327.out","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U345.in1"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U346.in0","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U345.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$mul_d4__U330.out","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U346.in1"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U347.in0","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U346.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$mul_d5__U333.out","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U347.in1"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U348.in0","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U347.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$mul_d6__U336.out","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U348.in1"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U349.in0","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U348.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$mul_d7__U339.out","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U349.in1"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U350.in0","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U349.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$const_term_U342.out","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$add_all__U350.in1"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$mul_d0__U318.in0","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$coeff_U319$reg0.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$mul_d1__U321.in0","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$coeff_U322$reg0.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$mul_d2__U324.in0","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$coeff_U325$reg0.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$mul_d3__U327.in0","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$coeff_U328$reg0.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$mul_d4__U330.in0","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$coeff_U331$reg0.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$mul_d5__U333.in0","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$coeff_U334$reg0.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$mul_d6__U336.in0","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$coeff_U337$reg0.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$mul_d7__U339.in0","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U351$coeff_U340$reg0.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$coeff_U230$reg0.in","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$_U231.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$coeff_U233$reg0.in","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$_U234.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$coeff_U236$reg0.in","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$_U237.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$coeff_U239$reg0.in","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$_U240.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$coeff_U242$reg0.in","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$_U243.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$mul_d0__U229.out","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$add_all__U245.in0"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$mul_d1__U232.out","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$add_all__U245.in1"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$add_all__U246.in0","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$add_all__U245.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$mul_d2__U235.out","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$add_all__U246.in1"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$add_all__U247.in0","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$add_all__U246.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$mul_d3__U238.out","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$add_all__U247.in1"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$add_all__U248.in0","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$add_all__U247.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$mul_d4__U241.out","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$add_all__U248.in1"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$add_all__U249.in0","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$add_all__U248.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$const_term_U244.out","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$add_all__U249.in1"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$mul_d0__U229.in0","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$coeff_U230$reg0.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$mul_d1__U232.in0","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$coeff_U233$reg0.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$mul_d2__U235.in0","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$coeff_U236$reg0.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$mul_d3__U238.in0","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$coeff_U239$reg0.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$mul_d4__U241.in0","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U250$coeff_U242$reg0.out"],
          ["op_hcompute_hw_output_stencil_port_controller_garnet.clk_en","op_hcompute_hw_output_stencil_port_controller_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_17_input_cgra_stencil_17_957$binop.data.out","op_hcompute_output_cgra_stencil_10$inner_compute$add_957_971_972$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$add_output_cgra_stencil_3_970_971$binop.data.out","op_hcompute_output_cgra_stencil_10$inner_compute$add_957_971_972$binop.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_2_garnet.data_in_1","op_hcompute_output_cgra_stencil_10$inner_compute$add_957_971_972$binop.data.out"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_18_input_cgra_stencil_18_958$binop.data.out","op_hcompute_output_cgra_stencil_10$inner_compute$add_958_969_970$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$add_959_968_969$binop.data.out","op_hcompute_output_cgra_stencil_10$inner_compute$add_958_969_970$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$add_output_cgra_stencil_3_970_971$binop.data.in.1","op_hcompute_output_cgra_stencil_10$inner_compute$add_958_969_970$binop.data.out"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_19_input_cgra_stencil_19_959$binop.data.out","op_hcompute_output_cgra_stencil_10$inner_compute$add_959_968_969$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$add_960_967_968$binop.data.out","op_hcompute_output_cgra_stencil_10$inner_compute$add_959_968_969$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_20_input_cgra_stencil_20_960$binop.data.out","op_hcompute_output_cgra_stencil_10$inner_compute$add_960_967_968$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$add_961_966_967$binop.data.out","op_hcompute_output_cgra_stencil_10$inner_compute$add_960_967_968$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_21_input_cgra_stencil_21_961$binop.data.out","op_hcompute_output_cgra_stencil_10$inner_compute$add_961_966_967$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$add_962_965_966$binop.data.out","op_hcompute_output_cgra_stencil_10$inner_compute$add_961_966_967$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_22_input_cgra_stencil_22_962$binop.data.out","op_hcompute_output_cgra_stencil_10$inner_compute$add_962_965_966$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$add_963_964_965$binop.data.out","op_hcompute_output_cgra_stencil_10$inner_compute$add_962_965_966$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_23_input_cgra_stencil_23_963$binop.data.out","op_hcompute_output_cgra_stencil_10$inner_compute$add_963_964_965$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_24_input_cgra_stencil_24_964$binop.data.out","op_hcompute_output_cgra_stencil_10$inner_compute$add_963_964_965$binop.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_2_garnet.data_out_0","op_hcompute_output_cgra_stencil_10$inner_compute$add_output_cgra_stencil_3_970_971$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1032$binop.data.out","op_hcompute_output_cgra_stencil_11$inner_compute$add_1032_1046_1047$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$add_output_cgra_stencil_4_1045_1046$binop.data.out","op_hcompute_output_cgra_stencil_11$inner_compute$add_1032_1046_1047$binop.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_3_garnet.data_in_1","op_hcompute_output_cgra_stencil_11$inner_compute$add_1032_1046_1047$binop.data.out"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1033$binop.data.out","op_hcompute_output_cgra_stencil_11$inner_compute$add_1033_1044_1045$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$add_1034_1043_1044$binop.data.out","op_hcompute_output_cgra_stencil_11$inner_compute$add_1033_1044_1045$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$add_output_cgra_stencil_4_1045_1046$binop.data.in.1","op_hcompute_output_cgra_stencil_11$inner_compute$add_1033_1044_1045$binop.data.out"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1034$binop.data.out","op_hcompute_output_cgra_stencil_11$inner_compute$add_1034_1043_1044$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$add_1035_1042_1043$binop.data.out","op_hcompute_output_cgra_stencil_11$inner_compute$add_1034_1043_1044$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1035$binop.data.out","op_hcompute_output_cgra_stencil_11$inner_compute$add_1035_1042_1043$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$add_1036_1041_1042$binop.data.out","op_hcompute_output_cgra_stencil_11$inner_compute$add_1035_1042_1043$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1036$binop.data.out","op_hcompute_output_cgra_stencil_11$inner_compute$add_1036_1041_1042$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$add_1037_1040_1041$binop.data.out","op_hcompute_output_cgra_stencil_11$inner_compute$add_1036_1041_1042$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1037$binop.data.out","op_hcompute_output_cgra_stencil_11$inner_compute$add_1037_1040_1041$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$add_1038_1039_1040$binop.data.out","op_hcompute_output_cgra_stencil_11$inner_compute$add_1037_1040_1041$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1038$binop.data.out","op_hcompute_output_cgra_stencil_11$inner_compute$add_1038_1039_1040$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1039$binop.data.out","op_hcompute_output_cgra_stencil_11$inner_compute$add_1038_1039_1040$binop.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_3_garnet.data_out_0","op_hcompute_output_cgra_stencil_11$inner_compute$add_output_cgra_stencil_4_1045_1046$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1107$binop.data.out","op_hcompute_output_cgra_stencil_12$inner_compute$add_1107_1121_1122$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$add_output_cgra_stencil_5_1120_1121$binop.data.out","op_hcompute_output_cgra_stencil_12$inner_compute$add_1107_1121_1122$binop.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_4_garnet.data_in_1","op_hcompute_output_cgra_stencil_12$inner_compute$add_1107_1121_1122$binop.data.out"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1108$binop.data.out","op_hcompute_output_cgra_stencil_12$inner_compute$add_1108_1119_1120$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$add_1109_1118_1119$binop.data.out","op_hcompute_output_cgra_stencil_12$inner_compute$add_1108_1119_1120$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$add_output_cgra_stencil_5_1120_1121$binop.data.in.1","op_hcompute_output_cgra_stencil_12$inner_compute$add_1108_1119_1120$binop.data.out"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1109$binop.data.out","op_hcompute_output_cgra_stencil_12$inner_compute$add_1109_1118_1119$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$add_1110_1117_1118$binop.data.out","op_hcompute_output_cgra_stencil_12$inner_compute$add_1109_1118_1119$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1110$binop.data.out","op_hcompute_output_cgra_stencil_12$inner_compute$add_1110_1117_1118$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$add_1111_1116_1117$binop.data.out","op_hcompute_output_cgra_stencil_12$inner_compute$add_1110_1117_1118$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1111$binop.data.out","op_hcompute_output_cgra_stencil_12$inner_compute$add_1111_1116_1117$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$add_1112_1115_1116$binop.data.out","op_hcompute_output_cgra_stencil_12$inner_compute$add_1111_1116_1117$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1112$binop.data.out","op_hcompute_output_cgra_stencil_12$inner_compute$add_1112_1115_1116$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$add_1113_1114_1115$binop.data.out","op_hcompute_output_cgra_stencil_12$inner_compute$add_1112_1115_1116$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1113$binop.data.out","op_hcompute_output_cgra_stencil_12$inner_compute$add_1113_1114_1115$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1114$binop.data.out","op_hcompute_output_cgra_stencil_12$inner_compute$add_1113_1114_1115$binop.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_4_garnet.data_out_0","op_hcompute_output_cgra_stencil_12$inner_compute$add_output_cgra_stencil_5_1120_1121$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1182$binop.data.out","op_hcompute_output_cgra_stencil_13$inner_compute$add_1182_1196_1197$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$add_output_cgra_stencil_6_1195_1196$binop.data.out","op_hcompute_output_cgra_stencil_13$inner_compute$add_1182_1196_1197$binop.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_5_garnet.data_in_1","op_hcompute_output_cgra_stencil_13$inner_compute$add_1182_1196_1197$binop.data.out"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1183$binop.data.out","op_hcompute_output_cgra_stencil_13$inner_compute$add_1183_1194_1195$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$add_1184_1193_1194$binop.data.out","op_hcompute_output_cgra_stencil_13$inner_compute$add_1183_1194_1195$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$add_output_cgra_stencil_6_1195_1196$binop.data.in.1","op_hcompute_output_cgra_stencil_13$inner_compute$add_1183_1194_1195$binop.data.out"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1184$binop.data.out","op_hcompute_output_cgra_stencil_13$inner_compute$add_1184_1193_1194$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$add_1185_1192_1193$binop.data.out","op_hcompute_output_cgra_stencil_13$inner_compute$add_1184_1193_1194$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1185$binop.data.out","op_hcompute_output_cgra_stencil_13$inner_compute$add_1185_1192_1193$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$add_1186_1191_1192$binop.data.out","op_hcompute_output_cgra_stencil_13$inner_compute$add_1185_1192_1193$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1186$binop.data.out","op_hcompute_output_cgra_stencil_13$inner_compute$add_1186_1191_1192$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$add_1187_1190_1191$binop.data.out","op_hcompute_output_cgra_stencil_13$inner_compute$add_1186_1191_1192$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1187$binop.data.out","op_hcompute_output_cgra_stencil_13$inner_compute$add_1187_1190_1191$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$add_1188_1189_1190$binop.data.out","op_hcompute_output_cgra_stencil_13$inner_compute$add_1187_1190_1191$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1188$binop.data.out","op_hcompute_output_cgra_stencil_13$inner_compute$add_1188_1189_1190$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1189$binop.data.out","op_hcompute_output_cgra_stencil_13$inner_compute$add_1188_1189_1190$binop.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_5_garnet.data_out_0","op_hcompute_output_cgra_stencil_13$inner_compute$add_output_cgra_stencil_6_1195_1196$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1257$binop.data.out","op_hcompute_output_cgra_stencil_14$inner_compute$add_1257_1271_1272$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$add_output_cgra_stencil_7_1270_1271$binop.data.out","op_hcompute_output_cgra_stencil_14$inner_compute$add_1257_1271_1272$binop.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_6_garnet.data_in_1","op_hcompute_output_cgra_stencil_14$inner_compute$add_1257_1271_1272$binop.data.out"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1258$binop.data.out","op_hcompute_output_cgra_stencil_14$inner_compute$add_1258_1269_1270$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$add_1259_1268_1269$binop.data.out","op_hcompute_output_cgra_stencil_14$inner_compute$add_1258_1269_1270$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$add_output_cgra_stencil_7_1270_1271$binop.data.in.1","op_hcompute_output_cgra_stencil_14$inner_compute$add_1258_1269_1270$binop.data.out"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1259$binop.data.out","op_hcompute_output_cgra_stencil_14$inner_compute$add_1259_1268_1269$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$add_1260_1267_1268$binop.data.out","op_hcompute_output_cgra_stencil_14$inner_compute$add_1259_1268_1269$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1260$binop.data.out","op_hcompute_output_cgra_stencil_14$inner_compute$add_1260_1267_1268$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$add_1261_1266_1267$binop.data.out","op_hcompute_output_cgra_stencil_14$inner_compute$add_1260_1267_1268$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1261$binop.data.out","op_hcompute_output_cgra_stencil_14$inner_compute$add_1261_1266_1267$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$add_1262_1265_1266$binop.data.out","op_hcompute_output_cgra_stencil_14$inner_compute$add_1261_1266_1267$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1262$binop.data.out","op_hcompute_output_cgra_stencil_14$inner_compute$add_1262_1265_1266$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$add_1263_1264_1265$binop.data.out","op_hcompute_output_cgra_stencil_14$inner_compute$add_1262_1265_1266$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1263$binop.data.out","op_hcompute_output_cgra_stencil_14$inner_compute$add_1263_1264_1265$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1264$binop.data.out","op_hcompute_output_cgra_stencil_14$inner_compute$add_1263_1264_1265$binop.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_6_garnet.data_out_0","op_hcompute_output_cgra_stencil_14$inner_compute$add_output_cgra_stencil_7_1270_1271$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1332$binop.data.out","op_hcompute_output_cgra_stencil_15$inner_compute$add_1332_1346_1347$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$add_output_cgra_stencil_8_1345_1346$binop.data.out","op_hcompute_output_cgra_stencil_15$inner_compute$add_1332_1346_1347$binop.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_7_garnet.data_in_1","op_hcompute_output_cgra_stencil_15$inner_compute$add_1332_1346_1347$binop.data.out"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1333$binop.data.out","op_hcompute_output_cgra_stencil_15$inner_compute$add_1333_1344_1345$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$add_1334_1343_1344$binop.data.out","op_hcompute_output_cgra_stencil_15$inner_compute$add_1333_1344_1345$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$add_output_cgra_stencil_8_1345_1346$binop.data.in.1","op_hcompute_output_cgra_stencil_15$inner_compute$add_1333_1344_1345$binop.data.out"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1334$binop.data.out","op_hcompute_output_cgra_stencil_15$inner_compute$add_1334_1343_1344$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$add_1335_1342_1343$binop.data.out","op_hcompute_output_cgra_stencil_15$inner_compute$add_1334_1343_1344$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1335$binop.data.out","op_hcompute_output_cgra_stencil_15$inner_compute$add_1335_1342_1343$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$add_1336_1341_1342$binop.data.out","op_hcompute_output_cgra_stencil_15$inner_compute$add_1335_1342_1343$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1336$binop.data.out","op_hcompute_output_cgra_stencil_15$inner_compute$add_1336_1341_1342$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$add_1337_1340_1341$binop.data.out","op_hcompute_output_cgra_stencil_15$inner_compute$add_1336_1341_1342$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1337$binop.data.out","op_hcompute_output_cgra_stencil_15$inner_compute$add_1337_1340_1341$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$add_1338_1339_1340$binop.data.out","op_hcompute_output_cgra_stencil_15$inner_compute$add_1337_1340_1341$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1338$binop.data.out","op_hcompute_output_cgra_stencil_15$inner_compute$add_1338_1339_1340$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1339$binop.data.out","op_hcompute_output_cgra_stencil_15$inner_compute$add_1338_1339_1340$binop.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_7_garnet.data_out_0","op_hcompute_output_cgra_stencil_15$inner_compute$add_output_cgra_stencil_8_1345_1346$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_1_input_cgra_stencil_1_807$binop.data.out","op_hcompute_output_cgra_stencil_8$inner_compute$add_807_821_822$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$add_output_cgra_stencil_1_820_821$binop.data.out","op_hcompute_output_cgra_stencil_8$inner_compute$add_807_821_822$binop.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_0_garnet.data_in_1","op_hcompute_output_cgra_stencil_8$inner_compute$add_807_821_822$binop.data.out"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_2_input_cgra_stencil_2_808$binop.data.out","op_hcompute_output_cgra_stencil_8$inner_compute$add_808_819_820$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$add_809_818_819$binop.data.out","op_hcompute_output_cgra_stencil_8$inner_compute$add_808_819_820$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$add_output_cgra_stencil_1_820_821$binop.data.in.1","op_hcompute_output_cgra_stencil_8$inner_compute$add_808_819_820$binop.data.out"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_3_input_cgra_stencil_3_809$binop.data.out","op_hcompute_output_cgra_stencil_8$inner_compute$add_809_818_819$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$add_810_817_818$binop.data.out","op_hcompute_output_cgra_stencil_8$inner_compute$add_809_818_819$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_4_input_cgra_stencil_4_810$binop.data.out","op_hcompute_output_cgra_stencil_8$inner_compute$add_810_817_818$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$add_811_816_817$binop.data.out","op_hcompute_output_cgra_stencil_8$inner_compute$add_810_817_818$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_5_input_cgra_stencil_5_811$binop.data.out","op_hcompute_output_cgra_stencil_8$inner_compute$add_811_816_817$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$add_812_815_816$binop.data.out","op_hcompute_output_cgra_stencil_8$inner_compute$add_811_816_817$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_6_input_cgra_stencil_6_812$binop.data.out","op_hcompute_output_cgra_stencil_8$inner_compute$add_812_815_816$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$add_813_814_815$binop.data.out","op_hcompute_output_cgra_stencil_8$inner_compute$add_812_815_816$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_7_input_cgra_stencil_7_813$binop.data.out","op_hcompute_output_cgra_stencil_8$inner_compute$add_813_814_815$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_8_input_cgra_stencil_8_814$binop.data.out","op_hcompute_output_cgra_stencil_8$inner_compute$add_813_814_815$binop.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_0_garnet.data_out_0","op_hcompute_output_cgra_stencil_8$inner_compute$add_output_cgra_stencil_1_820_821$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_9_input_cgra_stencil_9_882$binop.data.out","op_hcompute_output_cgra_stencil_9$inner_compute$add_882_896_897$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$add_output_cgra_stencil_2_895_896$binop.data.out","op_hcompute_output_cgra_stencil_9$inner_compute$add_882_896_897$binop.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_1_garnet.data_in_1","op_hcompute_output_cgra_stencil_9$inner_compute$add_882_896_897$binop.data.out"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_10_input_cgra_stencil_10_883$binop.data.out","op_hcompute_output_cgra_stencil_9$inner_compute$add_883_894_895$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$add_884_893_894$binop.data.out","op_hcompute_output_cgra_stencil_9$inner_compute$add_883_894_895$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$add_output_cgra_stencil_2_895_896$binop.data.in.1","op_hcompute_output_cgra_stencil_9$inner_compute$add_883_894_895$binop.data.out"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_11_input_cgra_stencil_11_884$binop.data.out","op_hcompute_output_cgra_stencil_9$inner_compute$add_884_893_894$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$add_885_892_893$binop.data.out","op_hcompute_output_cgra_stencil_9$inner_compute$add_884_893_894$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_12_input_cgra_stencil_12_885$binop.data.out","op_hcompute_output_cgra_stencil_9$inner_compute$add_885_892_893$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$add_886_891_892$binop.data.out","op_hcompute_output_cgra_stencil_9$inner_compute$add_885_892_893$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_13_input_cgra_stencil_13_886$binop.data.out","op_hcompute_output_cgra_stencil_9$inner_compute$add_886_891_892$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$add_887_890_891$binop.data.out","op_hcompute_output_cgra_stencil_9$inner_compute$add_886_891_892$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_14_input_cgra_stencil_14_887$binop.data.out","op_hcompute_output_cgra_stencil_9$inner_compute$add_887_890_891$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$add_888_889_890$binop.data.out","op_hcompute_output_cgra_stencil_9$inner_compute$add_887_890_891$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_15_input_cgra_stencil_15_888$binop.data.out","op_hcompute_output_cgra_stencil_9$inner_compute$add_888_889_890$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_16_input_cgra_stencil_16_889$binop.data.out","op_hcompute_output_cgra_stencil_9$inner_compute$add_888_889_890$binop.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_1_garnet.data_out_0","op_hcompute_output_cgra_stencil_9$inner_compute$add_output_cgra_stencil_2_895_896$binop.data.in.0"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_0_garnet.clk_en","output_cgra_stencil$ub_output_cgra_stencil_BANK_0_clk_en_const_lutcnst.bit.out"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_1_garnet.data_out_1","output_cgra_stencil$ub_output_cgra_stencil_BANK_0_garnet.chain_data_in_1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_1_garnet.clk_en","output_cgra_stencil$ub_output_cgra_stencil_BANK_1_clk_en_const_lutcnst.bit.out"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_2_garnet.data_out_1","output_cgra_stencil$ub_output_cgra_stencil_BANK_1_garnet.chain_data_in_1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_2_garnet.clk_en","output_cgra_stencil$ub_output_cgra_stencil_BANK_2_clk_en_const_lutcnst.bit.out"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_3_garnet.data_out_1","output_cgra_stencil$ub_output_cgra_stencil_BANK_2_garnet.chain_data_in_1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_3_garnet.clk_en","output_cgra_stencil$ub_output_cgra_stencil_BANK_3_clk_en_const_lutcnst.bit.out"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_4_garnet.data_out_1","output_cgra_stencil$ub_output_cgra_stencil_BANK_3_garnet.chain_data_in_1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_4_garnet.clk_en","output_cgra_stencil$ub_output_cgra_stencil_BANK_4_clk_en_const_lutcnst.bit.out"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_5_garnet.data_out_1","output_cgra_stencil$ub_output_cgra_stencil_BANK_4_garnet.chain_data_in_1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_5_garnet.clk_en","output_cgra_stencil$ub_output_cgra_stencil_BANK_5_clk_en_const_lutcnst.bit.out"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_6_garnet.data_out_1","output_cgra_stencil$ub_output_cgra_stencil_BANK_5_garnet.chain_data_in_1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_6_garnet.clk_en","output_cgra_stencil$ub_output_cgra_stencil_BANK_6_clk_en_const_lutcnst.bit.out"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_7_garnet.data_out_1","output_cgra_stencil$ub_output_cgra_stencil_BANK_6_garnet.chain_data_in_1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_7_garnet.clk_en","output_cgra_stencil$ub_output_cgra_stencil_BANK_7_clk_en_const_lutcnst.bit.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$coeff_U463$reg0.in","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$_U464.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$coeff_U466$reg0.in","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$_U467.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$coeff_U469$reg0.in","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$_U470.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$coeff_U472$reg0.in","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$_U473.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$mul_d0__U462.out","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$add_all__U475.in0"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$mul_d1__U465.out","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$add_all__U475.in1"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$add_all__U476.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$add_all__U475.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$mul_d2__U468.out","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$add_all__U476.in1"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$add_all__U477.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$add_all__U476.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$mul_d3__U471.out","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$add_all__U477.in1"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$add_all__U478.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$add_all__U477.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$const_term_U474.out","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$add_all__U478.in1"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$mul_d0__U462.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$coeff_U463$reg0.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$mul_d1__U465.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$coeff_U466$reg0.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$mul_d2__U468.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$coeff_U469$reg0.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$mul_d3__U471.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U479$coeff_U472$reg0.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$coeff_U408$reg0.in","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$_U409.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$coeff_U411$reg0.in","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$_U412.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$coeff_U414$reg0.in","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$_U415.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$coeff_U417$reg0.in","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$_U418.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$coeff_U420$reg0.in","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$_U421.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$coeff_U423$reg0.in","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$_U424.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$mul_d0__U407.out","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$add_all__U426.in0"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$mul_d1__U410.out","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$add_all__U426.in1"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$add_all__U427.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$add_all__U426.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$mul_d2__U413.out","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$add_all__U427.in1"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$add_all__U428.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$add_all__U427.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$mul_d3__U416.out","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$add_all__U428.in1"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$add_all__U429.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$add_all__U428.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$mul_d4__U419.out","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$add_all__U429.in1"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$add_all__U430.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$add_all__U429.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$mul_d5__U422.out","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$add_all__U430.in1"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$add_all__U431.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$add_all__U430.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$const_term_U425.out","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$add_all__U431.in1"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$mul_d0__U407.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$coeff_U408$reg0.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$mul_d1__U410.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$coeff_U411$reg0.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$mul_d2__U413.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$coeff_U414$reg0.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$mul_d3__U416.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$coeff_U417$reg0.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$mul_d4__U419.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$coeff_U420$reg0.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$mul_d5__U422.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U432$coeff_U423$reg0.out"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  },
  "mantle":{
    "generators":{
      "add":{
        "typegen":"mantle.addType",
        "genparams":{"has_cin":"Bool", "has_cout":"Bool", "width":"Int"},
        "defaultgenargs":{"has_cin":["Bool",false], "has_cout":["Bool",false]}
      },
      "counter":{
        "typegen":"mantle.counter_type",
        "genparams":{"has_en":"Bool", "has_max":"Bool", "has_srst":"Bool", "width":"Int"},
        "defaultgenargs":{"has_en":["Bool",false], "has_max":["Bool",false], "has_srst":["Bool",false]}
      },
      "reg":{
        "typegen":"mantle.regType",
        "genparams":{"has_clr":"Bool", "has_en":"Bool", "has_rst":"Bool", "width":"Int"},
        "modules":[
          [{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},{
              "type":["Record",[
                ["in",["Array",16,"BitIn"]],
                ["clk",["Named","coreir.clkIn"]],
                ["out",["Array",16,"Bit"]]
              ]],
              "modparams":{"init":["BitVector",16]},
              "defaultmodargs":{"init":[["BitVector",16],"16'h0000"]},
              "instances":{
                "reg0":{
                  "genref":"coreir.reg",
                  "genargs":{"width":["Int",16]},
                  "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"Arg","init"]}
                }
              },
              "connections":[
                ["self.clk","reg0.clk"],
                ["self.in","reg0.in"],
                ["self.out","reg0.out"]
              ]
            }],
          [{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},{
              "type":["Record",[
                ["in",["Array",32,"BitIn"]],
                ["clk",["Named","coreir.clkIn"]],
                ["out",["Array",32,"Bit"]]
              ]],
              "modparams":{"init":["BitVector",32]},
              "defaultmodargs":{"init":[["BitVector",32],"32'h00000000"]},
              "instances":{
                "reg0":{
                  "genref":"coreir.reg",
                  "genargs":{"width":["Int",32]},
                  "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"Arg","init"]}
                }
              },
              "connections":[
                ["self.clk","reg0.clk"],
                ["self.in","reg0.in"],
                ["self.out","reg0.out"]
              ]
            }],
          [{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},{
              "type":["Record",[
                ["in",["Array",32,"BitIn"]],
                ["clk",["Named","coreir.clkIn"]],
                ["out",["Array",32,"Bit"]],
                ["en","BitIn"],
                ["clr","BitIn"]
              ]],
              "modparams":{"init":["BitVector",32]},
              "defaultmodargs":{"init":[["BitVector",32],"32'h00000000"]},
              "instances":{
                "c0":{
                  "genref":"coreir.const",
                  "genargs":{"width":["Int",32]},
                  "modargs":{"value":[["BitVector",32],"32'h00000000"]}
                },
                "clrMux":{
                  "genref":"coreir.mux",
                  "genargs":{"width":["Int",32]}
                },
                "enMux":{
                  "genref":"coreir.mux",
                  "genargs":{"width":["Int",32]}
                },
                "reg0":{
                  "genref":"coreir.reg",
                  "genargs":{"width":["Int",32]},
                  "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"Arg","init"]}
                }
              },
              "connections":[
                ["clrMux.in1","c0.out"],
                ["enMux.out","clrMux.in0"],
                ["reg0.in","clrMux.out"],
                ["self.clr","clrMux.sel"],
                ["reg0.out","enMux.in0"],
                ["self.in","enMux.in1"],
                ["self.en","enMux.sel"],
                ["self.clk","reg0.clk"],
                ["self.out","reg0.out"]
              ]
            }]
        ],
        "defaultgenargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false]}
      },
      "regCE":{
        "typegen":"mantle.regCEType",
        "genparams":{"width":"Int"},
        "metadata":{"verilog":{"definition":"  reg [width-1:0] value;\n  always @(posedge clk) begin\n    if (ce) begin\n      value <= in;\n    end\n  end\n  assign out = value;","interface":["input [width-1:0] in","input ce","output [width-1:0] out","input clk"]}}
      },
      "regCE_arst":{
        "typegen":"mantle.regCEArstType",
        "genparams":{"width":"Int"},
        "metadata":{"verilog":{"definition":"  reg [width-1:0] value;\n  always @(posedge clk, posedge arst) begin\n    if (arst) begin\n      value <= init;\n    end\n    else if (ce) begin\n      value <= in;\n    end\n  end\n  assign out = value;","interface":["input [width-1:0] in","input ce","output [width-1:0] out","input clk","input arst"],"parameters":["init"]}}
      },
      "sub":{
        "typegen":"mantle.addType",
        "genparams":{"has_cin":"Bool", "has_cout":"Bool", "width":"Int"},
        "defaultgenargs":{"has_cin":["Bool",false], "has_cout":["Bool",false]}
      },
      "wire":{
        "typegen":"mantle.wire",
        "genparams":{"type":"CoreIRType"}
      }
    },
    "typegens":{
      "addType":[{"has_cin":"Bool", "has_cout":"Bool", "width":"Int"},"implicit"],
      "counter_type":[{"has_en":"Bool", "has_max":"Bool", "has_srst":"Bool", "width":"Int"},"implicit"],
      "regCEArstType":[{"width":"Int"},"implicit"],
      "regCEType":[{"width":"Int"},"implicit"],
      "regType":[{"has_clr":"Bool", "has_en":"Bool", "has_rst":"Bool", "width":"Int"},"sparse",[
        [{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},["Record",[["in",["Array",16,"BitIn"]],["clk",["Named","coreir.clkIn"]],["out",["Array",16,"Bit"]]]]],
        [{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},["Record",[["in",["Array",32,"BitIn"]],["clk",["Named","coreir.clkIn"]],["out",["Array",32,"Bit"]]]]],
        [{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},["Record",[["in",["Array",32,"BitIn"]],["clk",["Named","coreir.clkIn"]],["out",["Array",32,"Bit"]],["en","BitIn"],["clr","BitIn"]]]]
      ]],
      "wire":[{"type":"CoreIRType"},"implicit"]
    }
  }
}
}
