Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (124.160.105.205:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 22 Nov 2018 00:35:15 -0000
Received: from icoremail.net (unknown [209.85.214.174])
	by mail-app4 (Coremail) with SMTP id cS_KCgBHtZxPr_Vbu4roAQ--.112S3;
	Thu, 22 Nov 2018 03:17:36 +0800 (CST)
Received: from mail-pl1-f174.google.com (unknown [209.85.214.174])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwCXcz9Kr_VbPe9kAA--.416S3;
	Thu, 22 Nov 2018 03:17:30 +0800 (CST)
Received: by mail-pl1-f174.google.com with SMTP id z23so6842099plo.0
        for <xuliker@zju.edu.cn>; Wed, 21 Nov 2018 11:17:30 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:delivered-to:dkim-signature:mime-version
         :content-transfer-encoding:to:from:in-reply-to:cc:references
         :message-id:user-agent:subject:date:sender:precedence:list-id;
        bh=uAyRJuyyWYo6w+MAbjpnLiTYMfpg8g0K0Io49074DH8=;
        b=NHnWX7gvPpfLJHYqSA5c3UNvTHOKLpXjdnLqtwNPIYOgOIe5Q+E3vdIZhqorfs+4f6
         +CSpJrJDrMahwj9Z4XXIosDe0b3oaxHRhTGT744Yw+zPISPG5x1iqwFq0yvCmaD4pROv
         cz61vim8N9bxIIeAhqpeAXUmhd93Ja58DoDT04wbYKn8o1ZGyFGK+IdljKifgPHE5nSv
         rUczdgCI951mIABBNlIhAMaBWQo1I7zIHTs+PiulyUga0GusXQ4f7JkfNvvmtuD4hBqr
         wF8AQipH+MwncnV0egmsRUMSPVAtHgOQzSvLF7Lrpp2xeeMWSMO3P+HlHl8Tqr3WxWhO
         cyPg==
X-Gm-Message-State: AGRZ1gIg1Lt57dFLLWxYogQAJgeYPP5Yz79LqdI2hU59PQgixmO1L6sl
	KlDcAGed18vRi19RgVL69WCVY26RD69IuDEnmA/GMK2sdd1vlsk=
X-Received: by 2002:a62:2b17:: with SMTP id r23-v6mr8288551pfr.251.1542827850075;
        Wed, 21 Nov 2018 11:17:30 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:d106:0:0:0:0 with SMTP id l6-v6csp2361738pju;
        Wed, 21 Nov 2018 11:17:26 -0800 (PST)
X-Google-Smtp-Source: AFSGD/WINt5rcIn9MaWs3rbhf32+DCYmIwYhdUZYPiozzKo7RNpwJS42cGGuhaObI0h8aA25EAvl
X-Received: by 2002:a17:902:a40f:: with SMTP id p15mr8236481plq.286.1542827846373;
        Wed, 21 Nov 2018 11:17:26 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542827846; cv=none;
        d=google.com; s=arc-20160816;
        b=dp+sdrY2z9qPQkoJx+Y07YAubeR20LHPsljAg/wjFFNSz3vG6Q4yCaABl9EdUenZ4r
         xgk6zyIOkTVboS55y0/v36X7+x9QZxeBIW8JjarnL3jT0wOWDgvlEQmyL2XrtJ97EGnr
         ZPM+egulg02aoddVPVIPpMbrSlX0tXImK5Zdq6ZdCFwWiN2jADiVNTAs5YeFrkEoN0oV
         i0sN9HspvzCXCClr9fbc35p0VIKsR7Lem3dj+n0tHEHGyXGKc4vDsjpmGM2xyb0MJ0eU
         CBQ+49rCkVkpYuT3OIdCbOaxNJHFOyer0Pu3toMV88L7IVza/Sj+pqZ7+2sU2bD14WYs
         AK5w==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:date:subject:user-agent:message-id
         :references:cc:in-reply-to:from:to:content-transfer-encoding
         :mime-version:dkim-signature;
        bh=uAyRJuyyWYo6w+MAbjpnLiTYMfpg8g0K0Io49074DH8=;
        b=Mwa1y0tw82yqv7a5DpSb19BA19X3vCdEFVnL/w5D9EgKNUCTKl7Xpu6dXX2732uWiS
         kZ1YCpDVPbVzY4lO1nx5bp9KrmIAlJLwNrTqDsadAu4yp7QAdJjdkaspfrFF3mzHACMf
         0Eg2TivB4k9GnfhcgJf7afjwaaQ9EjIC6QvZBA6wbb3dNbhOtjRNr5wWn2gkr2gIMnwZ
         bKKQ6xFbpnM+UY95wmGDOLQ3w1hcmQpEqZAAdE1SUulSWtk0gLJzLk6S1XPsQyRv1ivY
         i6E8O4btICxeMhNEJwwWu0w0/TxyQA5L3uKJm0j1a3dI0Ypx5i/ZdzfNb1kBJy26CE6O
         5Jpw==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@kernel.org header.s=default header.b=sMM4TgbB;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id q9si26580854pll.275.2018.11.21.11.17.01;
        Wed, 21 Nov 2018 11:17:26 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S2387937AbeKVFnM (ORCPT <rfc822;yv9200@gmail.com> + 99 others);
        Thu, 22 Nov 2018 00:43:12 -0500
Received: from mail.kernel.org ([198.145.29.99]:37846 "EHLO mail.kernel.org"
        rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP
        id S2387767AbeKVFnL (ORCPT <rfc822;linux-kernel@vger.kernel.org>);
        Thu, 22 Nov 2018 00:43:11 -0500
Received: from localhost (unknown [104.132.0.74])
        (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
        (No client certificate requested)
        by mail.kernel.org (Postfix) with ESMTPSA id 9A683206BB;
        Wed, 21 Nov 2018 19:07:37 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org;
        s=default; t=1542827257;
        bh=64ADs1xhzE1G4KDKq+8Ze7BVKXcIBJbu7a+tA+x6Swg=;
        h=To:From:In-Reply-To:Cc:References:Subject:Date:From;
        b=sMM4TgbBQa0ItcZPX+S4ZWb/hGldm5ZEmiYUcWF9udPFX0yLnzhHf3kCxe5mHTlfk
         4dWDg8TYrhhR2FUiwElG0PJooc9uDPw9h9MIzijiUVET8iqVEvL8DtG7zG54kscf3V
         TFJj2DzWeKipH2pinGsCeJS1o4g4+k+mypsJt3jU=
Content-Type: text/plain; charset="utf-8"
MIME-Version: 1.0
Content-Transfer-Encoding: quoted-printable
To: Michael Turquette <mturquette@baylibre.com>,
        Taniya Das <tdas@codeaurora.org>
From: Stephen Boyd <sboyd@kernel.org>
In-Reply-To: <1541814256-23254-3-git-send-email-tdas@codeaurora.org>
Cc: Andy Gross <andy.gross@linaro.org>,
        David Brown <david.brown@linaro.org>,
        Rajendra Nayak <rnayak@codeaurora.org>,
        linux-arm-msm@vger.kernel.org, linux-soc@vger.kernel.org,
        linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org,
        devicetree@vger.kernel.org, robh@kernel.org,
        Taniya Das <tdas@codeaurora.org>
References: <1541814256-23254-1-git-send-email-tdas@codeaurora.org>
 <1541814256-23254-3-git-send-email-tdas@codeaurora.org>
Message-ID: <154282725690.88331.797718066164707366@swboyd.mtv.corp.google.com>
User-Agent: alot/0.7
Subject: Re: [PATCH v9 2/2] clk: qcom: Add lpass clock controller driver for SDM845
Date: Wed, 21 Nov 2018 11:07:36 -0800
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwCXcz9Kr_VbPe9kAA--.416S3
Authentication-Results: mail-app4; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxWry5Xry8AF4xCFyUXF4Utwb_yoW5ur48pF
	WUJFZIkF4UuF9xWFy7Xrn8uF1Fyrs3Za4j9F1DG3sIv3ZIyr9FkF40kr909rn8WrWDur4S
	qFWF9ayxWa18GrUanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUPqb7Iv0xC_Cr1lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_tr0E3s1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Gr1j6F4UJwA2z4x0Y4vE
	x4A2jsIE14v26F4UJVW0owA2z4x0Y4vEx4A2jsIEc7CjxVAFwI0_Cr1j6rxdM2AIxVAIcx
	kEcVAq07x20xvEncxIr21l5I8CrVACY4xI64kE6c02F40Ex7xfMcIj6xIIjxv20xvE14v2
	6r126r1DMcIj6I8E87Iv67AKxVW8JVWxJwAm72CE4IkC6x0Yz7v_Jr0_Gr1lF7xvr2IY64
	vIr41l7I0Y6sxI4wCY1x0264kExVAvwVAq07x20xylc7Ca8VAvwVCFzxkY4VCF77xAMxkI
	ecxEwVCI4VWrMxkI7II2jI8vz4vEwIxGrwCYIxAIcVC0I7IYx2IY67AKxVWDJVCq3wCYIx
	AIcVC0I7IYx2IY6xkF7I0E14v26r4UJVWxJr1lcIIF0xvEx4A2jsIE14v26r4UJVWxJr1l
	cIIF0xvEx4A2jsIEc7CjxVAFwI0_Gr1j6F4UJwCF04k20xvY0x0EwIxGrwCF04k20xvEw4
	C26cxK6c8Ij28IcwCF72vE77IF4wCFx2IqxVCFs4IE7xkEbVWUJVW8JwC20s026c02F40E
	14v26r1j6r18MI8I3I0E7480Y4vE14v26r106r1rMI8E67AF67kF1VAFwI0_Jw0_GFylIx
	kGc2Ij64vIr41lIxAIcVCF04k26cxKx2IYs7xG6r1j6r1xYxBIdaVFxhVjvjDU0xZFpf9x
	07brdbbUUUUU=

Quoting Taniya Das (2018-11-09 17:44:16)
> diff --git a/drivers/clk/qcom/gcc-sdm845.c b/drivers/clk/qcom/gcc-sdm845.c
> index f133b7f..ba8ff99 100644
> --- a/drivers/clk/qcom/gcc-sdm845.c
> +++ b/drivers/clk/qcom/gcc-sdm845.c
> @@ -3153,6 +3153,34 @@ enum {
>         },
>  };
> =

> +static struct clk_branch gcc_lpass_q6_axi_clk =3D {
> +       .halt_reg =3D 0x47000,
> +       .halt_check =3D BRANCH_HALT,
> +       .clkr =3D {
> +               .enable_reg =3D 0x47000,
> +               .enable_mask =3D BIT(0),
> +               .hw.init =3D &(struct clk_init_data){
> +                       .name =3D "gcc_lpass_q6_axi_clk",
> +                       .flags =3D CLK_IS_CRITICAL,
> +                       .ops =3D &clk_branch2_ops,
> +               },
> +       },
> +};
> +
> +static struct clk_branch gcc_lpass_sway_clk =3D {
> +       .halt_reg =3D 0x47008,
> +       .halt_check =3D BRANCH_HALT,
> +       .clkr =3D {
> +               .enable_reg =3D 0x47008,
> +               .enable_mask =3D BIT(0),
> +               .hw.init =3D &(struct clk_init_data){
> +                       .name =3D "gcc_lpass_sway_clk",
> +                       .flags =3D CLK_IS_CRITICAL,
> +                       .ops =3D &clk_branch2_ops,
> +               },
> +       },
> +};
> +
>  static struct gdsc pcie_0_gdsc =3D {
>         .gdscr =3D 0x6b004,
>         .pd =3D {
> @@ -3453,6 +3481,8 @@ enum {
>         [GCC_QSPI_CORE_CLK_SRC] =3D &gcc_qspi_core_clk_src.clkr,
>         [GCC_QSPI_CORE_CLK] =3D &gcc_qspi_core_clk.clkr,
>         [GCC_QSPI_CNOC_PERIPH_AHB_CLK] =3D &gcc_qspi_cnoc_periph_ahb_clk.=
clkr,
> +       [GCC_LPASS_Q6_AXI_CLK] =3D &gcc_lpass_q6_axi_clk.clkr,
> +       [GCC_LPASS_SWAY_CLK] =3D &gcc_lpass_sway_clk.clkr,

Sigh, more coordination with sdm845 mtp problems here due to the
clks being protected by firmware. I guess I can just merge this and the
mtp dts bits will land in Andy's tree during the same merge window? Or I
may need to take the dts bits for this into clk tree so that the broken
time is only between two commits.

>  };
> =

>  static const struct qcom_reset_map gcc_sdm845_resets[] =3D {
> diff --git a/drivers/clk/qcom/lpasscc-sdm845.c b/drivers/clk/qcom/lpasscc=
-sdm845.c
> new file mode 100644
> index 0000000..2ef7f2a
> --- /dev/null
> +++ b/drivers/clk/qcom/lpasscc-sdm845.c
> @@ -0,0 +1,192 @@
[...]
> +
> +static const struct of_device_id lpass_cc_sdm845_match_table[] =3D {
> +       { .compatible =3D "qcom,sdm845-lpasscc" },
> +       { }
> +};
> +MODULE_DEVICE_TABLE(of, lpass_cc_sdm845_match_table);

Move this down to the before the driver structure please.

> +
> +static int lpass_cc_sdm845_probe(struct platform_device *pdev)
> +{
> +       const struct qcom_cc_desc *desc;
> +       int ret;
> +
> +       lpass_regmap_config.name =3D "cc";
> +       desc =3D &lpass_cc_sdm845_desc;
> +
> +       ret =3D lpass_clocks_sdm845_probe(pdev, 0, desc);
> +       if (ret)
> +               return ret;
> +
> +       lpass_regmap_config.name =3D "qdsp6ss";
> +       desc =3D &lpass_qdsp6ss_sdm845_desc;
> +
> +       return lpass_clocks_sdm845_probe(pdev, 1, desc);
> +}
> +
> +static struct platform_driver lpass_cc_sdm845_driver =3D {
> +       .probe          =3D lpass_cc_sdm845_probe,
> +       .driver         =3D {
> +               .name   =3D "sdm845-lpasscc",
> +               .of_match_table =3D lpass_cc_sdm845_match_table,
> +       },
> +};
> +
> +static int __init lpass_cc_sdm845_init(void)
> +{
> +       return platform_driver_register(&lpass_cc_sdm845_driver);
> +}
> +subsys_initcall(lpass_cc_sdm845_init);
> +
> +static void __exit lpass_cc_sdm845_exit(void)
> +{
> +       platform_driver_unregister(&lpass_cc_sdm845_driver);
> +}
> +module_exit(lpass_cc_sdm845_exit);
> +
> +MODULE_LICENSE("GPL v2");

MODULE_DESCRIPTION?
