{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733189313843 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733189313843 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 20:28:33 2024 " "Processing started: Mon Dec  2 20:28:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733189313843 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189313843 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189313843 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733189313950 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733189313950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clockdivider " "Found entity 1: Clockdivider" {  } { { "clockdivider.v" "" { Text "/eecs/home/ngurky/3201 Project/clockdivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733189317070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189317070 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "main.v(69) " "Verilog HDL information at main.v(69): always construct contains both blocking and non-blocking assignments" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1733189317071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733189317071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189317071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file Decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733189317071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189317071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countdown.v 1 1 " "Found 1 design units, including 1 entities, in source file countdown.v" { { "Info" "ISGN_ENTITY_NAME" "1 countdown " "Found entity 1: countdown" {  } { { "countdown.v" "" { Text "/eecs/home/ngurky/3201 Project/countdown.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733189317072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189317072 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "stopwatch.v(33) " "Verilog HDL Event Control warning at stopwatch.v(33): Event Control contains a complex event expression" {  } { { "stopwatch.v" "" { Text "/eecs/home/ngurky/3201 Project/stopwatch.v" 33 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1733189317072 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "stopwatch.v(33) " "Verilog HDL information at stopwatch.v(33): always construct contains both blocking and non-blocking assignments" {  } { { "stopwatch.v" "" { Text "/eecs/home/ngurky/3201 Project/stopwatch.v" 33 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1733189317072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch.v 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 stopwatch " "Found entity 1: stopwatch" {  } { { "stopwatch.v" "" { Text "/eecs/home/ngurky/3201 Project/stopwatch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733189317072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189317072 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "clock.v(31) " "Verilog HDL Event Control warning at clock.v(31): Event Control contains a complex event expression" {  } { { "clock.v" "" { Text "/eecs/home/ngurky/3201 Project/clock.v" 31 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1733189317072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.v" "" { Text "/eecs/home/ngurky/3201 Project/clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733189317072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189317072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdividersw.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdividersw.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockdividersw " "Found entity 1: clockdividersw" {  } { { "clockdividersw.v" "" { Text "/eecs/home/ngurky/3201 Project/clockdividersw.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733189317073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189317073 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733189317106 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sec1final main.v(69) " "Verilog HDL Always Construct warning at main.v(69): inferring latch(es) for variable \"sec1final\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 69 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733189317107 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sec2final main.v(69) " "Verilog HDL Always Construct warning at main.v(69): inferring latch(es) for variable \"sec2final\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 69 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733189317107 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "min1final main.v(69) " "Verilog HDL Always Construct warning at main.v(69): inferring latch(es) for variable \"min1final\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 69 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733189317107 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "min2final main.v(69) " "Verilog HDL Always Construct warning at main.v(69): inferring latch(es) for variable \"min2final\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 69 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733189317107 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hour1final main.v(69) " "Verilog HDL Always Construct warning at main.v(69): inferring latch(es) for variable \"hour1final\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 69 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733189317107 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hour2final main.v(69) " "Verilog HDL Always Construct warning at main.v(69): inferring latch(es) for variable \"hour2final\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 69 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733189317107 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour2final\[0\] main.v(76) " "Inferred latch for \"hour2final\[0\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189317107 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour2final\[1\] main.v(76) " "Inferred latch for \"hour2final\[1\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189317107 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour2final\[2\] main.v(76) " "Inferred latch for \"hour2final\[2\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189317107 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour2final\[3\] main.v(76) " "Inferred latch for \"hour2final\[3\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189317107 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour2final\[4\] main.v(76) " "Inferred latch for \"hour2final\[4\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189317107 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour2final\[5\] main.v(76) " "Inferred latch for \"hour2final\[5\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189317107 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour2final\[6\] main.v(76) " "Inferred latch for \"hour2final\[6\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189317107 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour1final\[0\] main.v(76) " "Inferred latch for \"hour1final\[0\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189317107 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour1final\[1\] main.v(76) " "Inferred latch for \"hour1final\[1\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189317107 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour1final\[2\] main.v(76) " "Inferred latch for \"hour1final\[2\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189317107 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour1final\[3\] main.v(76) " "Inferred latch for \"hour1final\[3\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189317107 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour1final\[4\] main.v(76) " "Inferred latch for \"hour1final\[4\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189317107 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour1final\[5\] main.v(76) " "Inferred latch for \"hour1final\[5\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189317107 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour1final\[6\] main.v(76) " "Inferred latch for \"hour1final\[6\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189317107 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min2final\[0\] main.v(76) " "Inferred latch for \"min2final\[0\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189317107 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min2final\[1\] main.v(76) " "Inferred latch for \"min2final\[1\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189317107 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min2final\[2\] main.v(76) " "Inferred latch for \"min2final\[2\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189317107 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min2final\[3\] main.v(76) " "Inferred latch for \"min2final\[3\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189317107 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min2final\[4\] main.v(76) " "Inferred latch for \"min2final\[4\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189317108 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min2final\[5\] main.v(76) " "Inferred latch for \"min2final\[5\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189317108 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min2final\[6\] main.v(76) " "Inferred latch for \"min2final\[6\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189317108 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min1final\[0\] main.v(76) " "Inferred latch for \"min1final\[0\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189317108 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min1final\[1\] main.v(76) " "Inferred latch for \"min1final\[1\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189317108 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min1final\[2\] main.v(76) " "Inferred latch for \"min1final\[2\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189317108 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min1final\[3\] main.v(76) " "Inferred latch for \"min1final\[3\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189317108 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min1final\[4\] main.v(76) " "Inferred latch for \"min1final\[4\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189317108 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min1final\[5\] main.v(76) " "Inferred latch for \"min1final\[5\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189317108 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min1final\[6\] main.v(76) " "Inferred latch for \"min1final\[6\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189317108 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec2final\[0\] main.v(76) " "Inferred latch for \"sec2final\[0\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189317108 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec2final\[1\] main.v(76) " "Inferred latch for \"sec2final\[1\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189317108 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec2final\[2\] main.v(76) " "Inferred latch for \"sec2final\[2\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189317108 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec2final\[3\] main.v(76) " "Inferred latch for \"sec2final\[3\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189317108 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec2final\[4\] main.v(76) " "Inferred latch for \"sec2final\[4\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189317108 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec2final\[5\] main.v(76) " "Inferred latch for \"sec2final\[5\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189317108 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec2final\[6\] main.v(76) " "Inferred latch for \"sec2final\[6\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189317108 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec1final\[0\] main.v(76) " "Inferred latch for \"sec1final\[0\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189317108 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec1final\[1\] main.v(76) " "Inferred latch for \"sec1final\[1\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189317108 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec1final\[2\] main.v(76) " "Inferred latch for \"sec1final\[2\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189317108 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec1final\[3\] main.v(76) " "Inferred latch for \"sec1final\[3\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189317108 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec1final\[4\] main.v(76) " "Inferred latch for \"sec1final\[4\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189317108 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec1final\[5\] main.v(76) " "Inferred latch for \"sec1final\[5\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189317108 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec1final\[6\] main.v(76) " "Inferred latch for \"sec1final\[6\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189317108 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:clk_inst " "Elaborating entity \"clock\" for hierarchy \"clock:clk_inst\"" {  } { { "main.v" "clk_inst" { Text "/eecs/home/ngurky/3201 Project/main.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733189317116 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(54) " "Verilog HDL assignment warning at clock.v(54): truncated value with size 32 to match size of target (4)" {  } { { "clock.v" "" { Text "/eecs/home/ngurky/3201 Project/clock.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733189317117 "|main|clock:clk_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(58) " "Verilog HDL assignment warning at clock.v(58): truncated value with size 32 to match size of target (4)" {  } { { "clock.v" "" { Text "/eecs/home/ngurky/3201 Project/clock.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733189317117 "|main|clock:clk_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(62) " "Verilog HDL assignment warning at clock.v(62): truncated value with size 32 to match size of target (4)" {  } { { "clock.v" "" { Text "/eecs/home/ngurky/3201 Project/clock.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733189317117 "|main|clock:clk_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(66) " "Verilog HDL assignment warning at clock.v(66): truncated value with size 32 to match size of target (4)" {  } { { "clock.v" "" { Text "/eecs/home/ngurky/3201 Project/clock.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733189317117 "|main|clock:clk_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(74) " "Verilog HDL assignment warning at clock.v(74): truncated value with size 32 to match size of target (4)" {  } { { "clock.v" "" { Text "/eecs/home/ngurky/3201 Project/clock.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733189317117 "|main|clock:clk_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(78) " "Verilog HDL assignment warning at clock.v(78): truncated value with size 32 to match size of target (4)" {  } { { "clock.v" "" { Text "/eecs/home/ngurky/3201 Project/clock.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733189317117 "|main|clock:clk_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clockdivider clock:clk_inst\|Clockdivider:clk_div " "Elaborating entity \"Clockdivider\" for hierarchy \"clock:clk_inst\|Clockdivider:clk_div\"" {  } { { "clock.v" "clk_div" { Text "/eecs/home/ngurky/3201 Project/clock.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733189317118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stopwatch stopwatch:sw_inst " "Elaborating entity \"stopwatch\" for hierarchy \"stopwatch:sw_inst\"" {  } { { "main.v" "sw_inst" { Text "/eecs/home/ngurky/3201 Project/main.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733189317119 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch.v(49) " "Verilog HDL assignment warning at stopwatch.v(49): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch.v" "" { Text "/eecs/home/ngurky/3201 Project/stopwatch.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733189317120 "|main|stopwatch:sw_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch.v(53) " "Verilog HDL assignment warning at stopwatch.v(53): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch.v" "" { Text "/eecs/home/ngurky/3201 Project/stopwatch.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733189317120 "|main|stopwatch:sw_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch.v(57) " "Verilog HDL assignment warning at stopwatch.v(57): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch.v" "" { Text "/eecs/home/ngurky/3201 Project/stopwatch.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733189317120 "|main|stopwatch:sw_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch.v(61) " "Verilog HDL assignment warning at stopwatch.v(61): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch.v" "" { Text "/eecs/home/ngurky/3201 Project/stopwatch.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733189317120 "|main|stopwatch:sw_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch.v(65) " "Verilog HDL assignment warning at stopwatch.v(65): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch.v" "" { Text "/eecs/home/ngurky/3201 Project/stopwatch.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733189317120 "|main|stopwatch:sw_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch.v(69) " "Verilog HDL assignment warning at stopwatch.v(69): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch.v" "" { Text "/eecs/home/ngurky/3201 Project/stopwatch.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733189317120 "|main|stopwatch:sw_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockdividersw stopwatch:sw_inst\|clockdividersw:clk_div " "Elaborating entity \"clockdividersw\" for hierarchy \"stopwatch:sw_inst\|clockdividersw:clk_div\"" {  } { { "stopwatch.v" "clk_div" { Text "/eecs/home/ngurky/3201 Project/stopwatch.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733189317120 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 clockdividersw.v(13) " "Verilog HDL assignment warning at clockdividersw.v(13): truncated value with size 32 to match size of target (16)" {  } { { "clockdividersw.v" "" { Text "/eecs/home/ngurky/3201 Project/clockdividersw.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733189317121 "|main|stopwatch:sw_inst|clockdividersw:clk_div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countdown countdown:cd_inst " "Elaborating entity \"countdown\" for hierarchy \"countdown:cd_inst\"" {  } { { "main.v" "cd_inst" { Text "/eecs/home/ngurky/3201 Project/main.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733189317122 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 countdown.v(41) " "Verilog HDL assignment warning at countdown.v(41): truncated value with size 32 to match size of target (4)" {  } { { "countdown.v" "" { Text "/eecs/home/ngurky/3201 Project/countdown.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733189317123 "|main|countdown:cd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 countdown.v(43) " "Verilog HDL assignment warning at countdown.v(43): truncated value with size 32 to match size of target (4)" {  } { { "countdown.v" "" { Text "/eecs/home/ngurky/3201 Project/countdown.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733189317123 "|main|countdown:cd_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:sec1_decoder " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:sec1_decoder\"" {  } { { "main.v" "sec1_decoder" { Text "/eecs/home/ngurky/3201 Project/main.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733189317123 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Decoder.v(8) " "Verilog HDL Case Statement warning at Decoder.v(8): incomplete case statement has no default case item" {  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1733189317125 "|main|Decoder:secli2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "index Decoder.v(8) " "Verilog HDL Always Construct warning at Decoder.v(8): inferring latch(es) for variable \"index\", which holds its previous value in one or more paths through the always construct" {  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733189317125 "|main|Decoder:secli2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index\[0\] Decoder.v(8) " "Inferred latch for \"index\[0\]\" at Decoder.v(8)" {  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189317125 "|main|Decoder:secli2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index\[1\] Decoder.v(8) " "Inferred latch for \"index\[1\]\" at Decoder.v(8)" {  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189317125 "|main|Decoder:secli2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index\[2\] Decoder.v(8) " "Inferred latch for \"index\[2\]\" at Decoder.v(8)" {  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189317125 "|main|Decoder:secli2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index\[3\] Decoder.v(8) " "Inferred latch for \"index\[3\]\" at Decoder.v(8)" {  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189317125 "|main|Decoder:secli2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index\[4\] Decoder.v(8) " "Inferred latch for \"index\[4\]\" at Decoder.v(8)" {  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189317125 "|main|Decoder:secli2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index\[5\] Decoder.v(8) " "Inferred latch for \"index\[5\]\" at Decoder.v(8)" {  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189317125 "|main|Decoder:secli2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index\[6\] Decoder.v(8) " "Inferred latch for \"index\[6\]\" at Decoder.v(8)" {  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189317125 "|main|Decoder:secli2"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1733189317309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:sec1_decoder\|index\[0\] " "Latch Decoder:sec1_decoder\|index\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sec1final\[1\] " "Ports D and ENA on the latch are fed by the same signal sec1final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317316 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:sec1_decoder\|index\[1\] " "Latch Decoder:sec1_decoder\|index\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sec1final\[1\] " "Ports D and ENA on the latch are fed by the same signal sec1final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317316 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:sec1_decoder\|index\[2\] " "Latch Decoder:sec1_decoder\|index\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sec1final\[1\] " "Ports D and ENA on the latch are fed by the same signal sec1final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317316 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:sec1_decoder\|index\[3\] " "Latch Decoder:sec1_decoder\|index\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sec1final\[1\] " "Ports D and ENA on the latch are fed by the same signal sec1final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317316 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:sec1_decoder\|index\[4\] " "Latch Decoder:sec1_decoder\|index\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sec1final\[1\] " "Ports D and ENA on the latch are fed by the same signal sec1final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317316 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:sec1_decoder\|index\[5\] " "Latch Decoder:sec1_decoder\|index\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sec1final\[2\] " "Ports D and ENA on the latch are fed by the same signal sec1final\[2\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317316 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:sec1_decoder\|index\[6\] " "Latch Decoder:sec1_decoder\|index\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sec1final\[1\] " "Ports D and ENA on the latch are fed by the same signal sec1final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317316 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:sec2_decoder\|index\[0\] " "Latch Decoder:sec2_decoder\|index\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sec2final\[1\] " "Ports D and ENA on the latch are fed by the same signal sec2final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317316 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:sec2_decoder\|index\[1\] " "Latch Decoder:sec2_decoder\|index\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sec2final\[1\] " "Ports D and ENA on the latch are fed by the same signal sec2final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317316 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:sec2_decoder\|index\[2\] " "Latch Decoder:sec2_decoder\|index\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sec2final\[1\] " "Ports D and ENA on the latch are fed by the same signal sec2final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317316 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:sec2_decoder\|index\[3\] " "Latch Decoder:sec2_decoder\|index\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sec2final\[1\] " "Ports D and ENA on the latch are fed by the same signal sec2final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317316 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:sec2_decoder\|index\[4\] " "Latch Decoder:sec2_decoder\|index\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sec2final\[1\] " "Ports D and ENA on the latch are fed by the same signal sec2final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317316 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:sec2_decoder\|index\[5\] " "Latch Decoder:sec2_decoder\|index\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sec2final\[2\] " "Ports D and ENA on the latch are fed by the same signal sec2final\[2\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317316 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:sec2_decoder\|index\[6\] " "Latch Decoder:sec2_decoder\|index\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sec2final\[1\] " "Ports D and ENA on the latch are fed by the same signal sec2final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317316 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:min1_decoder\|index\[0\] " "Latch Decoder:min1_decoder\|index\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA min1final\[1\] " "Ports D and ENA on the latch are fed by the same signal min1final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317316 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:min1_decoder\|index\[1\] " "Latch Decoder:min1_decoder\|index\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA min1final\[1\] " "Ports D and ENA on the latch are fed by the same signal min1final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317316 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:min1_decoder\|index\[2\] " "Latch Decoder:min1_decoder\|index\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA min1final\[1\] " "Ports D and ENA on the latch are fed by the same signal min1final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317316 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:min1_decoder\|index\[3\] " "Latch Decoder:min1_decoder\|index\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA min1final\[1\] " "Ports D and ENA on the latch are fed by the same signal min1final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317316 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:min1_decoder\|index\[4\] " "Latch Decoder:min1_decoder\|index\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA min1final\[1\] " "Ports D and ENA on the latch are fed by the same signal min1final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317316 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:min1_decoder\|index\[5\] " "Latch Decoder:min1_decoder\|index\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA min1final\[2\] " "Ports D and ENA on the latch are fed by the same signal min1final\[2\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317316 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:min1_decoder\|index\[6\] " "Latch Decoder:min1_decoder\|index\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA min1final\[1\] " "Ports D and ENA on the latch are fed by the same signal min1final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317316 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:min2_decoder\|index\[0\] " "Latch Decoder:min2_decoder\|index\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA min2final\[1\] " "Ports D and ENA on the latch are fed by the same signal min2final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317316 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:min2_decoder\|index\[1\] " "Latch Decoder:min2_decoder\|index\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA min2final\[1\] " "Ports D and ENA on the latch are fed by the same signal min2final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317316 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:min2_decoder\|index\[2\] " "Latch Decoder:min2_decoder\|index\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA min2final\[1\] " "Ports D and ENA on the latch are fed by the same signal min2final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317316 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:min2_decoder\|index\[3\] " "Latch Decoder:min2_decoder\|index\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA min2final\[1\] " "Ports D and ENA on the latch are fed by the same signal min2final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317316 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:min2_decoder\|index\[4\] " "Latch Decoder:min2_decoder\|index\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA min2final\[1\] " "Ports D and ENA on the latch are fed by the same signal min2final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317316 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:min2_decoder\|index\[5\] " "Latch Decoder:min2_decoder\|index\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA min2final\[2\] " "Ports D and ENA on the latch are fed by the same signal min2final\[2\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317316 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:min2_decoder\|index\[6\] " "Latch Decoder:min2_decoder\|index\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA min2final\[1\] " "Ports D and ENA on the latch are fed by the same signal min2final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317316 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:hour1_decoder\|index\[0\] " "Latch Decoder:hour1_decoder\|index\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hour1final\[1\] " "Ports D and ENA on the latch are fed by the same signal hour1final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317316 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:hour1_decoder\|index\[1\] " "Latch Decoder:hour1_decoder\|index\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hour1final\[1\] " "Ports D and ENA on the latch are fed by the same signal hour1final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317316 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:hour1_decoder\|index\[2\] " "Latch Decoder:hour1_decoder\|index\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hour1final\[1\] " "Ports D and ENA on the latch are fed by the same signal hour1final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317316 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:hour1_decoder\|index\[3\] " "Latch Decoder:hour1_decoder\|index\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hour1final\[1\] " "Ports D and ENA on the latch are fed by the same signal hour1final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317316 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:hour1_decoder\|index\[4\] " "Latch Decoder:hour1_decoder\|index\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hour1final\[1\] " "Ports D and ENA on the latch are fed by the same signal hour1final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317316 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:hour1_decoder\|index\[5\] " "Latch Decoder:hour1_decoder\|index\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hour1final\[2\] " "Ports D and ENA on the latch are fed by the same signal hour1final\[2\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317316 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:hour1_decoder\|index\[6\] " "Latch Decoder:hour1_decoder\|index\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hour1final\[1\] " "Ports D and ENA on the latch are fed by the same signal hour1final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317316 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:hour2_decoder\|index\[0\] " "Latch Decoder:hour2_decoder\|index\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hour2final\[1\] " "Ports D and ENA on the latch are fed by the same signal hour2final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317316 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:hour2_decoder\|index\[1\] " "Latch Decoder:hour2_decoder\|index\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hour2final\[1\] " "Ports D and ENA on the latch are fed by the same signal hour2final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317317 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:hour2_decoder\|index\[2\] " "Latch Decoder:hour2_decoder\|index\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hour2final\[1\] " "Ports D and ENA on the latch are fed by the same signal hour2final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317317 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:hour2_decoder\|index\[3\] " "Latch Decoder:hour2_decoder\|index\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hour2final\[1\] " "Ports D and ENA on the latch are fed by the same signal hour2final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317317 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:hour2_decoder\|index\[4\] " "Latch Decoder:hour2_decoder\|index\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hour2final\[1\] " "Ports D and ENA on the latch are fed by the same signal hour2final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317317 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:hour2_decoder\|index\[5\] " "Latch Decoder:hour2_decoder\|index\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hour2final\[2\] " "Ports D and ENA on the latch are fed by the same signal hour2final\[2\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317317 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:hour2_decoder\|index\[6\] " "Latch Decoder:hour2_decoder\|index\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hour2final\[1\] " "Ports D and ENA on the latch are fed by the same signal hour2final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317317 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sec1final\[0\] " "Latch sec1final\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317317 ""}  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sec1final\[1\] " "Latch sec1final\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317317 ""}  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sec1final\[2\] " "Latch sec1final\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317317 ""}  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sec1final\[3\] " "Latch sec1final\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317317 ""}  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sec2final\[0\] " "Latch sec2final\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317317 ""}  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sec2final\[1\] " "Latch sec2final\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317317 ""}  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sec2final\[2\] " "Latch sec2final\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317317 ""}  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sec2final\[3\] " "Latch sec2final\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317317 ""}  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "min1final\[0\] " "Latch min1final\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317317 ""}  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "min1final\[1\] " "Latch min1final\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317317 ""}  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "min1final\[2\] " "Latch min1final\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317317 ""}  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "min1final\[3\] " "Latch min1final\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317317 ""}  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "min2final\[0\] " "Latch min2final\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317317 ""}  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "min2final\[1\] " "Latch min2final\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317317 ""}  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "min2final\[2\] " "Latch min2final\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317317 ""}  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "min2final\[3\] " "Latch min2final\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317317 ""}  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hour1final\[0\] " "Latch hour1final\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317317 ""}  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hour1final\[1\] " "Latch hour1final\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317317 ""}  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hour1final\[2\] " "Latch hour1final\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317317 ""}  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hour1final\[3\] " "Latch hour1final\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317317 ""}  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hour2final\[0\] " "Latch hour2final\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317317 ""}  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hour2final\[1\] " "Latch hour2final\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317317 ""}  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hour2final\[2\] " "Latch hour2final\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317317 ""}  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hour2final\[3\] " "Latch hour2final\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189317317 ""}  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189317317 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1733189317384 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/eecs/home/ngurky/3201 Project/output_files/Project.map.smsg " "Generated suppressed messages file /eecs/home/ngurky/3201 Project/output_files/Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189317569 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733189317638 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733189317638 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "436 " "Implemented 436 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733189317682 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733189317682 ""} { "Info" "ICUT_CUT_TM_LCELLS" "382 " "Implemented 382 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733189317682 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733189317682 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 159 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 159 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "780 " "Peak virtual memory: 780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733189317695 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  2 20:28:37 2024 " "Processing ended: Mon Dec  2 20:28:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733189317695 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733189317695 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733189317695 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189317695 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1733189318129 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733189318130 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 20:28:37 2024 " "Processing started: Mon Dec  2 20:28:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733189318130 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1733189318130 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1733189318130 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1733189318144 ""}
{ "Info" "0" "" "Project  = Project" {  } {  } 0 0 "Project  = Project" 0 0 "Fitter" 0 0 1733189318144 ""}
{ "Info" "0" "" "Revision = Project" {  } {  } 0 0 "Revision = Project" 0 0 "Fitter" 0 0 1733189318144 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1733189318193 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1733189318194 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Project 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"Project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1733189318197 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733189318210 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733189318210 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1733189318322 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1733189318324 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1733189318350 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/eecs/home/ngurky/3201 Project/" { { 0 { 0 ""} 0 988 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733189318352 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/eecs/home/ngurky/3201 Project/" { { 0 { 0 ""} 0 990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733189318352 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/eecs/home/ngurky/3201 Project/" { { 0 { 0 ""} 0 992 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733189318352 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/eecs/home/ngurky/3201 Project/" { { 0 { 0 ""} 0 994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733189318352 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/eecs/home/ngurky/3201 Project/" { { 0 { 0 ""} 0 996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733189318352 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/eecs/home/ngurky/3201 Project/" { { 0 { 0 ""} 0 998 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733189318352 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/eecs/home/ngurky/3201 Project/" { { 0 { 0 ""} 0 1000 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733189318352 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/eecs/home/ngurky/3201 Project/" { { 0 { 0 ""} 0 1002 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733189318352 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1733189318352 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1733189318352 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1733189318352 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1733189318352 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1733189318352 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1733189318352 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "66 " "The Timing Analyzer is analyzing 66 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1733189318704 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Project.sdc " "Synopsys Design Constraints File file not found: 'Project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1733189318704 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1733189318704 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1733189318707 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1733189318707 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1733189318708 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1733189318725 ""}  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "/eecs/home/ngurky/3201 Project/" { { 0 { 0 ""} 0 982 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733189318725 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "stopwatch:sw_inst\|always1~0  " "Automatically promoted node stopwatch:sw_inst\|always1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1733189318725 ""}  } { { "temporary_test_loc" "" { Generic "/eecs/home/ngurky/3201 Project/" { { 0 { 0 ""} 0 605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733189318725 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock:clk_inst\|always1~0  " "Automatically promoted node clock:clk_inst\|always1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1733189318725 ""}  } { { "temporary_test_loc" "" { Generic "/eecs/home/ngurky/3201 Project/" { { 0 { 0 ""} 0 606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733189318725 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hour2final\[1\]~0  " "Automatically promoted node hour2final\[1\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1733189318725 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sec1final\[2\] " "Destination node sec1final\[2\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "/eecs/home/ngurky/3201 Project/" { { 0 { 0 ""} 0 521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733189318725 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sec1final\[3\] " "Destination node sec1final\[3\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "/eecs/home/ngurky/3201 Project/" { { 0 { 0 ""} 0 522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733189318725 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sec2final\[2\] " "Destination node sec2final\[2\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "/eecs/home/ngurky/3201 Project/" { { 0 { 0 ""} 0 517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733189318725 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sec2final\[3\] " "Destination node sec2final\[3\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "/eecs/home/ngurky/3201 Project/" { { 0 { 0 ""} 0 518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733189318725 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "min1final\[2\] " "Destination node min1final\[2\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "/eecs/home/ngurky/3201 Project/" { { 0 { 0 ""} 0 513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733189318725 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "min1final\[3\] " "Destination node min1final\[3\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "/eecs/home/ngurky/3201 Project/" { { 0 { 0 ""} 0 514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733189318725 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "min2final\[2\] " "Destination node min2final\[2\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "/eecs/home/ngurky/3201 Project/" { { 0 { 0 ""} 0 509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733189318725 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "min2final\[3\] " "Destination node min2final\[3\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "/eecs/home/ngurky/3201 Project/" { { 0 { 0 ""} 0 510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733189318725 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hour1final\[2\] " "Destination node hour1final\[2\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "/eecs/home/ngurky/3201 Project/" { { 0 { 0 ""} 0 505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733189318725 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hour1final\[3\] " "Destination node hour1final\[3\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "/eecs/home/ngurky/3201 Project/" { { 0 { 0 ""} 0 506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733189318725 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1733189318725 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1733189318725 ""}  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "/eecs/home/ngurky/3201 Project/" { { 0 { 0 ""} 0 658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733189318725 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "countdown:cd_inst\|Clockdivider:clk_divider\|cout  " "Automatically promoted node countdown:cd_inst\|Clockdivider:clk_divider\|cout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1733189318725 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "countdown:cd_inst\|Clockdivider:clk_divider\|cout~0 " "Destination node countdown:cd_inst\|Clockdivider:clk_divider\|cout~0" {  } { { "clockdivider.v" "" { Text "/eecs/home/ngurky/3201 Project/clockdivider.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "/eecs/home/ngurky/3201 Project/" { { 0 { 0 ""} 0 925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733189318725 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1733189318725 ""}  } { { "clockdivider.v" "" { Text "/eecs/home/ngurky/3201 Project/clockdivider.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "/eecs/home/ngurky/3201 Project/" { { 0 { 0 ""} 0 604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733189318725 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Decoder:hour1_decoder\|Mux7~0  " "Automatically promoted node Decoder:hour1_decoder\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1733189318725 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/eecs/home/ngurky/3201 Project/" { { 0 { 0 ""} 0 640 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733189318725 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Decoder:hour2_decoder\|Mux7~0  " "Automatically promoted node Decoder:hour2_decoder\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1733189318725 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/eecs/home/ngurky/3201 Project/" { { 0 { 0 ""} 0 648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733189318725 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Decoder:min1_decoder\|Mux7~0  " "Automatically promoted node Decoder:min1_decoder\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1733189318725 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/eecs/home/ngurky/3201 Project/" { { 0 { 0 ""} 0 624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733189318725 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Decoder:min2_decoder\|Mux7~0  " "Automatically promoted node Decoder:min2_decoder\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1733189318725 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/eecs/home/ngurky/3201 Project/" { { 0 { 0 ""} 0 632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733189318725 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Decoder:sec1_decoder\|Mux7~0  " "Automatically promoted node Decoder:sec1_decoder\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1733189318725 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/eecs/home/ngurky/3201 Project/" { { 0 { 0 ""} 0 608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733189318725 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Decoder:sec2_decoder\|Mux7~0  " "Automatically promoted node Decoder:sec2_decoder\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1733189318725 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/eecs/home/ngurky/3201 Project/" { { 0 { 0 ""} 0 616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733189318725 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1733189318969 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733189318970 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733189318970 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733189318970 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733189318971 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1733189318971 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1733189318971 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1733189318972 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1733189318972 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1733189318972 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1733189318972 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733189319010 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1733189319014 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1733189319683 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733189319755 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1733189319767 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1733189320534 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733189320534 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1733189320853 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X67_Y44 X78_Y54 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X67_Y44 to location X78_Y54" {  } { { "loc" "" { Generic "/eecs/home/ngurky/3201 Project/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X67_Y44 to location X78_Y54"} { { 12 { 0 ""} 67 44 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1733189321640 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1733189321640 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1733189322236 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1733189322236 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733189322237 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.19 " "Total time spent on timing analysis during the Fitter is 0.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1733189322363 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733189322367 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1733189322367 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733189322554 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733189322554 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1733189322554 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733189322742 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733189323104 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1733189323161 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2319 " "Peak virtual memory: 2319 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733189323437 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  2 20:28:43 2024 " "Processing ended: Mon Dec  2 20:28:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733189323437 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733189323437 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733189323437 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1733189323437 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1733189323816 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733189323816 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 20:28:43 2024 " "Processing started: Mon Dec  2 20:28:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733189323816 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1733189323816 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1733189323816 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1733189323918 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1733189324612 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1733189324641 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "615 " "Peak virtual memory: 615 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733189325184 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  2 20:28:45 2024 " "Processing ended: Mon Dec  2 20:28:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733189325184 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733189325184 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733189325184 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1733189325184 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1733189325255 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1733189325584 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733189325584 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 20:28:45 2024 " "Processing started: Mon Dec  2 20:28:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733189325584 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1733189325584 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Project -c Project " "Command: quartus_sta Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1733189325584 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1733189325599 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1733189325655 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1733189325655 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733189325669 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733189325669 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "66 " "The Timing Analyzer is analyzing 66 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1733189325807 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Project.sdc " "Synopsys Design Constraints File file not found: 'Project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1733189325827 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1733189325827 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733189325828 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733189325828 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock:clk_inst\|Clockdivider:clk_div\|cout clock:clk_inst\|Clockdivider:clk_div\|cout " "create_clock -period 1.000 -name clock:clk_inst\|Clockdivider:clk_div\|cout clock:clk_inst\|Clockdivider:clk_div\|cout" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733189325828 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pause pause " "create_clock -period 1.000 -name pause pause" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733189325828 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name countdown:cd_inst\|Clockdivider:clk_divider\|cout countdown:cd_inst\|Clockdivider:clk_divider\|cout " "create_clock -period 1.000 -name countdown:cd_inst\|Clockdivider:clk_divider\|cout countdown:cd_inst\|Clockdivider:clk_divider\|cout" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733189325828 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name stopwatch:sw_inst\|clockdividersw:clk_div\|cout stopwatch:sw_inst\|clockdividersw:clk_div\|cout " "create_clock -period 1.000 -name stopwatch:sw_inst\|clockdividersw:clk_div\|cout stopwatch:sw_inst\|clockdividersw:clk_div\|cout" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733189325828 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sec1final\[1\] sec1final\[1\] " "create_clock -period 1.000 -name sec1final\[1\] sec1final\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733189325828 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sec2final\[1\] sec2final\[1\] " "create_clock -period 1.000 -name sec2final\[1\] sec2final\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733189325828 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name min1final\[1\] min1final\[1\] " "create_clock -period 1.000 -name min1final\[1\] min1final\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733189325828 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name min2final\[1\] min2final\[1\] " "create_clock -period 1.000 -name min2final\[1\] min2final\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733189325828 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name hour1final\[1\] hour1final\[1\] " "create_clock -period 1.000 -name hour1final\[1\] hour1final\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733189325828 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name hour2final\[1\] hour2final\[1\] " "create_clock -period 1.000 -name hour2final\[1\] hour2final\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733189325828 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733189325828 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1733189325829 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733189325830 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1733189325830 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1733189325838 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1733189325842 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733189325843 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.163 " "Worst-case setup slack is -5.163" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189325845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189325845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.163             -35.268 min2final\[1\]  " "   -5.163             -35.268 min2final\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189325845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.835             -32.773 hour2final\[1\]  " "   -4.835             -32.773 hour2final\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189325845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.560             -31.117 hour1final\[1\]  " "   -4.560             -31.117 hour1final\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189325845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.547             -30.558 sec1final\[1\]  " "   -4.547             -30.558 sec1final\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189325845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.371             -29.458 sec2final\[1\]  " "   -4.371             -29.458 sec2final\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189325845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.208             -27.801 min1final\[1\]  " "   -4.208             -27.801 min1final\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189325845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.748             -66.119 clock  " "   -3.748             -66.119 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189325845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.393             -98.138 clk  " "   -3.393             -98.138 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189325845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.868             -51.184 stopwatch:sw_inst\|clockdividersw:clk_div\|cout  " "   -1.868             -51.184 stopwatch:sw_inst\|clockdividersw:clk_div\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189325845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.852             -40.777 clock:clk_inst\|Clockdivider:clk_div\|cout  " "   -1.852             -40.777 clock:clk_inst\|Clockdivider:clk_div\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189325845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.668             -12.095 countdown:cd_inst\|Clockdivider:clk_divider\|cout  " "   -1.668             -12.095 countdown:cd_inst\|Clockdivider:clk_divider\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189325845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 pause  " "    0.341               0.000 pause " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189325845 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733189325845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.183 " "Worst-case hold slack is -0.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189325848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189325848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.183              -0.396 clock  " "   -0.183              -0.396 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189325848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.315               0.000 stopwatch:sw_inst\|clockdividersw:clk_div\|cout  " "    0.315               0.000 stopwatch:sw_inst\|clockdividersw:clk_div\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189325848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.316               0.000 clock:clk_inst\|Clockdivider:clk_div\|cout  " "    0.316               0.000 clock:clk_inst\|Clockdivider:clk_div\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189325848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 countdown:cd_inst\|Clockdivider:clk_divider\|cout  " "    0.343               0.000 countdown:cd_inst\|Clockdivider:clk_divider\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189325848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371               0.000 pause  " "    0.371               0.000 pause " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189325848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.508               0.000 clk  " "    0.508               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189325848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.884               0.000 min2final\[1\]  " "    0.884               0.000 min2final\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189325848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.982               0.000 min1final\[1\]  " "    0.982               0.000 min1final\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189325848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.016               0.000 sec2final\[1\]  " "    1.016               0.000 sec2final\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189325848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.042               0.000 sec1final\[1\]  " "    1.042               0.000 sec1final\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189325848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.159               0.000 hour2final\[1\]  " "    1.159               0.000 hour2final\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189325848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.242               0.000 hour1final\[1\]  " "    1.242               0.000 hour1final\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189325848 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733189325848 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733189325850 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733189325852 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189325854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189325854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -65.322 clk  " "   -3.000             -65.322 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189325854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.666 pause  " "   -3.000              -6.666 pause " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189325854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 clock  " "   -3.000              -3.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189325854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222             -56.212 stopwatch:sw_inst\|clockdividersw:clk_div\|cout  " "   -1.222             -56.212 stopwatch:sw_inst\|clockdividersw:clk_div\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189325854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222             -48.880 clock:clk_inst\|Clockdivider:clk_div\|cout  " "   -1.222             -48.880 clock:clk_inst\|Clockdivider:clk_div\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189325854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -9.776 countdown:cd_inst\|Clockdivider:clk_divider\|cout  " "   -1.222              -9.776 countdown:cd_inst\|Clockdivider:clk_divider\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189325854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397               0.000 min1final\[1\]  " "    0.397               0.000 min1final\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189325854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 sec2final\[1\]  " "    0.421               0.000 sec2final\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189325854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.425               0.000 hour1final\[1\]  " "    0.425               0.000 hour1final\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189325854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438               0.000 sec1final\[1\]  " "    0.438               0.000 sec1final\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189325854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 min2final\[1\]  " "    0.445               0.000 min2final\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189325854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.446               0.000 hour2final\[1\]  " "    0.446               0.000 hour2final\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189325854 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733189325854 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1733189325860 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1733189325869 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1733189325869 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1733189326059 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733189326089 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733189326093 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.692 " "Worst-case setup slack is -4.692" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.692             -32.017 min2final\[1\]  " "   -4.692             -32.017 min2final\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.417             -29.885 hour2final\[1\]  " "   -4.417             -29.885 hour2final\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.156             -28.118 hour1final\[1\]  " "   -4.156             -28.118 hour1final\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.131             -27.718 sec1final\[1\]  " "   -4.131             -27.718 sec1final\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.970             -26.734 sec2final\[1\]  " "   -3.970             -26.734 sec2final\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.761             -25.121 min1final\[1\]  " "   -3.761             -25.121 min1final\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.331             -59.020 clock  " "   -3.331             -59.020 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.025             -85.985 clk  " "   -3.025             -85.985 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.652             -43.249 stopwatch:sw_inst\|clockdividersw:clk_div\|cout  " "   -1.652             -43.249 stopwatch:sw_inst\|clockdividersw:clk_div\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.625             -34.002 clock:clk_inst\|Clockdivider:clk_div\|cout  " "   -1.625             -34.002 clock:clk_inst\|Clockdivider:clk_div\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.427             -10.471 countdown:cd_inst\|Clockdivider:clk_divider\|cout  " "   -1.427             -10.471 countdown:cd_inst\|Clockdivider:clk_divider\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397               0.000 pause  " "    0.397               0.000 pause " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326096 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733189326096 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.135 " "Worst-case hold slack is -0.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.135              -0.267 clock  " "   -0.135              -0.267 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.286               0.000 clock:clk_inst\|Clockdivider:clk_div\|cout  " "    0.286               0.000 clock:clk_inst\|Clockdivider:clk_div\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.286               0.000 stopwatch:sw_inst\|clockdividersw:clk_div\|cout  " "    0.286               0.000 stopwatch:sw_inst\|clockdividersw:clk_div\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 countdown:cd_inst\|Clockdivider:clk_divider\|cout  " "    0.313               0.000 countdown:cd_inst\|Clockdivider:clk_divider\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 pause  " "    0.337               0.000 pause " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.464               0.000 clk  " "    0.464               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.847               0.000 min2final\[1\]  " "    0.847               0.000 min2final\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.964               0.000 sec2final\[1\]  " "    0.964               0.000 sec2final\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.967               0.000 min1final\[1\]  " "    0.967               0.000 min1final\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.997               0.000 sec1final\[1\]  " "    0.997               0.000 sec1final\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.125               0.000 hour2final\[1\]  " "    1.125               0.000 hour2final\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.245               0.000 hour1final\[1\]  " "    1.245               0.000 hour1final\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733189326099 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733189326101 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733189326103 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -65.322 clk  " "   -3.000             -65.322 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.666 pause  " "   -3.000              -6.666 pause " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 clock  " "   -3.000              -3.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222             -56.212 stopwatch:sw_inst\|clockdividersw:clk_div\|cout  " "   -1.222             -56.212 stopwatch:sw_inst\|clockdividersw:clk_div\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222             -48.880 clock:clk_inst\|Clockdivider:clk_div\|cout  " "   -1.222             -48.880 clock:clk_inst\|Clockdivider:clk_div\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -9.776 countdown:cd_inst\|Clockdivider:clk_divider\|cout  " "   -1.222              -9.776 countdown:cd_inst\|Clockdivider:clk_divider\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422               0.000 min1final\[1\]  " "    0.422               0.000 min1final\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 sec2final\[1\]  " "    0.445               0.000 sec2final\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.447               0.000 hour1final\[1\]  " "    0.447               0.000 hour1final\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 min2final\[1\]  " "    0.455               0.000 min2final\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456               0.000 hour2final\[1\]  " "    0.456               0.000 hour2final\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.461               0.000 sec1final\[1\]  " "    0.461               0.000 sec1final\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326105 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733189326105 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1733189326111 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733189326181 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733189326182 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.557 " "Worst-case setup slack is -2.557" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.557             -17.474 min2final\[1\]  " "   -2.557             -17.474 min2final\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.408             -16.198 hour2final\[1\]  " "   -2.408             -16.198 hour2final\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.268             -15.472 hour1final\[1\]  " "   -2.268             -15.472 hour1final\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.248             -15.217 sec1final\[1\]  " "   -2.248             -15.217 sec1final\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.166             -14.716 sec2final\[1\]  " "   -2.166             -14.716 sec2final\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.165             -14.198 min1final\[1\]  " "   -2.165             -14.198 min1final\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.437             -21.913 clock  " "   -1.437             -21.913 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.176             -22.060 clk  " "   -1.176             -22.060 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.615              -4.582 countdown:cd_inst\|Clockdivider:clk_divider\|cout  " "   -0.615              -4.582 countdown:cd_inst\|Clockdivider:clk_divider\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.577              -8.719 clock:clk_inst\|Clockdivider:clk_div\|cout  " "   -0.577              -8.719 clock:clk_inst\|Clockdivider:clk_div\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.352              -5.522 stopwatch:sw_inst\|clockdividersw:clk_div\|cout  " "   -0.352              -5.522 stopwatch:sw_inst\|clockdividersw:clk_div\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.693               0.000 pause  " "    0.693               0.000 pause " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326184 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733189326184 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.268 " "Worst-case hold slack is -0.268" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.268              -1.801 clock  " "   -0.268              -1.801 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 clock:clk_inst\|Clockdivider:clk_div\|cout  " "    0.145               0.000 clock:clk_inst\|Clockdivider:clk_div\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 stopwatch:sw_inst\|clockdividersw:clk_div\|cout  " "    0.145               0.000 stopwatch:sw_inst\|clockdividersw:clk_div\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 countdown:cd_inst\|Clockdivider:clk_divider\|cout  " "    0.156               0.000 countdown:cd_inst\|Clockdivider:clk_divider\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 pause  " "    0.169               0.000 pause " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.225               0.000 clk  " "    0.225               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.283               0.000 min2final\[1\]  " "    0.283               0.000 min2final\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 sec1final\[1\]  " "    0.342               0.000 sec1final\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 sec2final\[1\]  " "    0.349               0.000 sec2final\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 min1final\[1\]  " "    0.361               0.000 min1final\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 hour1final\[1\]  " "    0.399               0.000 hour1final\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 hour2final\[1\]  " "    0.400               0.000 hour2final\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326187 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733189326187 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733189326189 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733189326191 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -55.826 clk  " "   -3.000             -55.826 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.391 pause  " "   -3.000              -6.391 pause " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.102 clock  " "   -3.000              -3.102 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -46.000 stopwatch:sw_inst\|clockdividersw:clk_div\|cout  " "   -1.000             -46.000 stopwatch:sw_inst\|clockdividersw:clk_div\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -40.000 clock:clk_inst\|Clockdivider:clk_div\|cout  " "   -1.000             -40.000 clock:clk_inst\|Clockdivider:clk_div\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 countdown:cd_inst\|Clockdivider:clk_divider\|cout  " "   -1.000              -8.000 countdown:cd_inst\|Clockdivider:clk_divider\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389               0.000 hour2final\[1\]  " "    0.389               0.000 hour2final\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 min2final\[1\]  " "    0.403               0.000 min2final\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419               0.000 sec1final\[1\]  " "    0.419               0.000 sec1final\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 hour1final\[1\]  " "    0.421               0.000 hour1final\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 min1final\[1\]  " "    0.421               0.000 min1final\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 sec2final\[1\]  " "    0.435               0.000 sec2final\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733189326193 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733189326193 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733189326705 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733189326706 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "924 " "Peak virtual memory: 924 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733189326740 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  2 20:28:46 2024 " "Processing ended: Mon Dec  2 20:28:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733189326740 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733189326740 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733189326740 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1733189326740 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1733189327122 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733189327122 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 20:28:47 2024 " "Processing started: Mon Dec  2 20:28:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733189327122 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1733189327122 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1733189327123 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1733189327239 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project.vo /eecs/home/ngurky/3201 Project/simulation/modelsim/ simulation " "Generated file Project.vo in folder \"/eecs/home/ngurky/3201 Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1733189327287 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "860 " "Peak virtual memory: 860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733189327308 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  2 20:28:47 2024 " "Processing ended: Mon Dec  2 20:28:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733189327308 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733189327308 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733189327308 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1733189327308 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 176 s " "Quartus Prime Full Compilation was successful. 0 errors, 176 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1733189327378 ""}
