INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Fri Aug  2 17:41:40 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : iir
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.066ns  (required time - arrival time)
  Source:                 tehb4/full_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mem_controller1/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        4.731ns  (logic 1.263ns (26.696%)  route 3.468ns (73.304%))
  Logic Levels:           14  (CARRY4=8 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 6.510 - 6.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=874, unset)          0.537     0.537    tehb4/clk
                         FDCE                                         r  tehb4/full_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.175     0.712 r  tehb4/full_reg_reg/Q
                         net (fo=49, unplaced)        0.498     1.210    tehb4/full_reg
                         LUT5 (Prop_lut5_I2_O)        0.123     1.333 f  tehb4/end_valid_INST_0_i_18/O
                         net (fo=1, unplaced)         0.742     2.075    tehb4/end_valid_INST_0_i_18_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     2.118 f  tehb4/end_valid_INST_0_i_9/O
                         net (fo=17, unplaced)        0.326     2.444    control_merge2/oehb1/cmpi1_dataOutArray_0
                         LUT6 (Prop_lut6_I5_O)        0.043     2.487 r  control_merge2/oehb1/full_reg_i_3__2/O
                         net (fo=17, unplaced)        0.463     2.950    control_merge2/oehb1/data_reg_reg[0]_0
                         LUT4 (Prop_lut4_I0_O)        0.043     2.993 f  control_merge2/oehb1/x_address1[10]_INST_0_i_3/O
                         net (fo=30, unplaced)        0.312     3.305    control_merge2/oehb1/reg_value_reg
                         LUT6 (Prop_lut6_I2_O)        0.043     3.348 f  control_merge2/oehb1/y_we0_INST_0_i_1/O
                         net (fo=9, unplaced)         0.311     3.659    control_merge2/oehb1/mc_store0_pValidArray_1
                         LUT6 (Prop_lut6_I3_O)        0.043     3.702 r  control_merge2/oehb1/minusOp__0_carry_i_1/O
                         net (fo=1, unplaced)         0.497     4.199    mem_controller1/DI[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     4.452 r  mem_controller1/minusOp__0_carry/CO[3]
                         net (fo=1, unplaced)         0.007     4.459    mem_controller1/minusOp__0_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.513 r  mem_controller1/minusOp__0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.513    mem_controller1/minusOp__0_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.567 r  mem_controller1/minusOp__0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.567    mem_controller1/minusOp__0_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.621 r  mem_controller1/minusOp__0_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.621    mem_controller1/minusOp__0_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.675 r  mem_controller1/minusOp__0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     4.675    mem_controller1/minusOp__0_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.729 r  mem_controller1/minusOp__0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     4.729    mem_controller1/minusOp__0_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.783 r  mem_controller1/minusOp__0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     4.783    mem_controller1/minusOp__0_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     4.956 r  mem_controller1/minusOp__0_carry__6/O[1]
                         net (fo=2, unplaced)         0.312     5.268    mem_controller1/minusOp__0_carry__6_n_6
                         FDCE                                         r  mem_controller1/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=874, unset)          0.510     6.510    mem_controller1/clk
                         FDCE                                         r  mem_controller1/counter_reg[29]/C
                         clock pessimism              0.000     6.510    
                         clock uncertainty           -0.035     6.475    
                         FDCE (Setup_fdce_C_D)       -0.141     6.334    mem_controller1/counter_reg[29]
  -------------------------------------------------------------------
                         required time                          6.334    
                         arrival time                          -5.268    
  -------------------------------------------------------------------
                         slack                                  1.066    




report_timing: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2496.723 ; gain = 234.887 ; free physical = 188261 ; free virtual = 249618
