$date
	Wed Apr 26 18:34:03 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module demux_7_tb $end
$var wire 8 ! out [7:0] $end
$var reg 13 " A [12:0] $end
$var reg 3 # select [2:0] $end
$scope module demux_test $end
$var wire 13 $ A [12:0] $end
$var wire 3 % select [2:0] $end
$var wire 8 & out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bxz &
bx %
bx $
bx #
bx "
bxz !
$end
#1000
b1z !
b1z &
b1 #
b1 %
b1000100011 "
b1000100011 $
#2000
b0z !
b0z &
b10 #
b10 %
b1000100010 "
b1000100010 $
#3000
b100z !
b100z &
b11 #
b11 %
b1 "
b1 $
#4000
b10000z !
b10000z &
b101 #
b101 %
b1000000000001 "
b1000000000001 $
#5000
