Fitter report for de0_tutorial
Wed Feb 22 12:49:20 2012
Quartus II 32-bit Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. |de0_tutorial|nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_l872:auto_generated|ALTSYNCRAM
 29. |de0_tutorial|nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_9ef1:auto_generated|ALTSYNCRAM
 30. |de0_tutorial|nios_system:NiosII|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_o6c1:auto_generated|ALTSYNCRAM
 31. |de0_tutorial|nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_8ef1:auto_generated|ALTSYNCRAM
 32. Interconnect Usage Summary
 33. LAB Logic Elements
 34. LAB-wide Signals
 35. LAB Signals Sourced
 36. LAB Signals Sourced Out
 37. LAB Distinct Inputs
 38. I/O Rules Summary
 39. I/O Rules Details
 40. I/O Rules Matrix
 41. Fitter Device Options
 42. Operating Settings and Conditions
 43. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Fitter Summary                                                                     ;
+------------------------------------+-----------------------------------------------+
; Fitter Status                      ; Successful - Wed Feb 22 12:49:20 2012         ;
; Quartus II 32-bit Version          ; 11.1 Build 216 11/23/2011 SP 1 SJ Web Edition ;
; Revision Name                      ; de0_tutorial                                  ;
; Top-level Entity Name              ; de0_tutorial                                  ;
; Family                             ; Cyclone III                                   ;
; Device                             ; EP3C16F484C6                                  ;
; Timing Models                      ; Final                                         ;
; Total logic elements               ; 2,069 / 15,408 ( 13 % )                       ;
;     Total combinational functions  ; 1,916 / 15,408 ( 12 % )                       ;
;     Dedicated logic registers      ; 1,136 / 15,408 ( 7 % )                        ;
; Total registers                    ; 1136                                          ;
; Total pins                         ; 18 / 347 ( 5 % )                              ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 44,032 / 516,096 ( 9 % )                      ;
; Embedded Multiplier 9-bit elements ; 0 / 112 ( 0 % )                               ;
; Total PLLs                         ; 1 / 4 ( 25 % )                                ;
+------------------------------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP3C16F484C6                          ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; Off                                   ; Off                                   ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; RAM Bit Reservation (Cyclone III)                                          ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------+
; I/O Assignment Warnings                         ;
+----------+--------------------------------------+
; Pin Name ; Reason                               ;
+----------+--------------------------------------+
; LEDG[0]  ; Missing drive strength and slew rate ;
; LEDG[1]  ; Missing drive strength and slew rate ;
; LEDG[2]  ; Missing drive strength and slew rate ;
; LEDG[3]  ; Missing drive strength and slew rate ;
; LEDG[4]  ; Missing drive strength and slew rate ;
; LEDG[5]  ; Missing drive strength and slew rate ;
; LEDG[6]  ; Missing drive strength and slew rate ;
; LEDG[7]  ; Missing drive strength and slew rate ;
+----------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                    ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                ; Destination Port ; Destination Port Name ;
+---------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[0] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|q_b[0] ; PORTBDATAOUT     ;                       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[1] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|q_b[1] ; PORTBDATAOUT     ;                       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[2] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|q_b[2] ; PORTBDATAOUT     ;                       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[3] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|q_b[3] ; PORTBDATAOUT     ;                       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[4] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|q_b[4] ; PORTBDATAOUT     ;                       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[5] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|q_b[5] ; PORTBDATAOUT     ;                       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[6] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|q_b[6] ; PORTBDATAOUT     ;                       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[7] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|q_b[7] ; PORTBDATAOUT     ;                       ;
+---------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                         ;
+-----------------------------+----------------+--------------+------------------+---------------+----------------------------+
; Name                        ; Ignored Entity ; Ignored From ; Ignored To       ; Ignored Value ; Ignored Source             ;
+-----------------------------+----------------+--------------+------------------+---------------+----------------------------+
; Fast Input Register         ; sdram_0        ;              ; za_data[0]       ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_0        ;              ; za_data[0]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_0        ;              ; za_data[10]      ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_0        ;              ; za_data[10]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_0        ;              ; za_data[11]      ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_0        ;              ; za_data[11]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_0        ;              ; za_data[12]      ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_0        ;              ; za_data[12]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_0        ;              ; za_data[13]      ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_0        ;              ; za_data[13]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_0        ;              ; za_data[14]      ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_0        ;              ; za_data[14]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_0        ;              ; za_data[15]      ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_0        ;              ; za_data[15]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_0        ;              ; za_data[1]       ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_0        ;              ; za_data[1]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_0        ;              ; za_data[2]       ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_0        ;              ; za_data[2]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_0        ;              ; za_data[3]       ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_0        ;              ; za_data[3]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_0        ;              ; za_data[4]       ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_0        ;              ; za_data[4]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_0        ;              ; za_data[5]       ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_0        ;              ; za_data[5]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_0        ;              ; za_data[6]       ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_0        ;              ; za_data[6]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_0        ;              ; za_data[7]       ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_0        ;              ; za_data[7]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_0        ;              ; za_data[8]       ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_0        ;              ; za_data[8]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_0        ;              ; za_data[9]       ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_0        ;              ; za_data[9]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_addr[0]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_addr[10]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_addr[11]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_addr[1]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_addr[2]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_addr[3]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_addr[4]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_addr[5]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_addr[6]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_addr[7]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_addr[8]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_addr[9]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_bank[0]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_bank[1]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_cmd[0]         ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_cmd[1]         ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_cmd[2]         ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_cmd[3]         ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_data[0]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_data[10]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_data[11]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_data[12]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_data[13]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_data[14]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_data[15]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_data[1]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_data[2]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_data[3]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_data[4]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_data[5]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_data[6]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_data[7]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_data[8]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_data[9]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_dqm[0]         ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_dqm[1]         ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[0]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[10]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[11]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[12]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[13]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[14]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[15]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[1]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[2]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[3]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[4]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[5]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[6]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[7]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[8]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[9]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; oe               ; ON            ; Compiler or HDL Assignment ;
+-----------------------------+----------------+--------------+------------------+---------------+----------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 3262 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 3262 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 3052    ; 0                 ; N/A                     ; Source File       ;
; sld_hub:auto_hub               ; 198     ; 0                 ; N/A                     ; Post-Synthesis    ;
; hard_block:auto_generated_inst ; 12      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/quartus_workspace/de0_tutorial/de0_tutorial.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 2,069 / 15,408 ( 13 % )   ;
;     -- Combinational with no register       ; 933                       ;
;     -- Register only                        ; 153                       ;
;     -- Combinational with a register        ; 983                       ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 987                       ;
;     -- 3 input functions                    ; 634                       ;
;     -- <=2 input functions                  ; 295                       ;
;     -- Register only                        ; 153                       ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 1723                      ;
;     -- arithmetic mode                      ; 193                       ;
;                                             ;                           ;
; Total registers*                            ; 1,136 / 17,068 ( 7 % )    ;
;     -- Dedicated logic registers            ; 1,136 / 15,408 ( 7 % )    ;
;     -- I/O registers                        ; 0 / 1,660 ( 0 % )         ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 163 / 963 ( 17 % )        ;
; User inserted logic elements                ; 0                         ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 18 / 347 ( 5 % )          ;
;     -- Clock pins                           ; 1 / 8 ( 13 % )            ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )            ;
; Global signals                              ; 5                         ;
; M9Ks                                        ; 10 / 56 ( 18 % )          ;
; Total block memory bits                     ; 44,032 / 516,096 ( 9 % )  ;
; Total block memory implementation bits      ; 92,160 / 516,096 ( 18 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 112 ( 0 % )           ;
; PLLs                                        ; 1 / 4 ( 25 % )            ;
; Global clocks                               ; 5 / 20 ( 25 % )           ;
; JTAGs                                       ; 1 / 1 ( 100 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 6% / 6% / 6%              ;
; Peak interconnect usage (total/H/V)         ; 20% / 20% / 21%           ;
; Maximum fan-out node                        ; CLOCK_50~inputclkctrl     ;
; Maximum fan-out                             ; 986                       ;
; Highest non-global fan-out signal           ; sld_hub:auto_hub|clr_reg  ;
; Highest non-global fan-out                  ; 71                        ;
; Total fan-out                               ; 11065                     ;
; Average fan-out                             ; 3.43                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                  ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                   ; Low                            ;
;                                             ;                       ;                       ;                                ;
; Total logic elements                        ; 1939 / 15408 ( 12 % ) ; 130 / 15408 ( < 1 % ) ; 0 / 15408 ( 0 % )              ;
;     -- Combinational with no register       ; 879                   ; 54                    ; 0                              ;
;     -- Register only                        ; 145                   ; 8                     ; 0                              ;
;     -- Combinational with a register        ; 915                   ; 68                    ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                       ;                                ;
;     -- 4 input functions                    ; 936                   ; 51                    ; 0                              ;
;     -- 3 input functions                    ; 588                   ; 46                    ; 0                              ;
;     -- <=2 input functions                  ; 270                   ; 25                    ; 0                              ;
;     -- Register only                        ; 145                   ; 8                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Logic elements by mode                      ;                       ;                       ;                                ;
;     -- normal mode                          ; 1605                  ; 118                   ; 0                              ;
;     -- arithmetic mode                      ; 189                   ; 4                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Total registers                             ; 1060                  ; 76                    ; 0                              ;
;     -- Dedicated logic registers            ; 1060 / 15408 ( 6 % )  ; 76 / 15408 ( < 1 % )  ; 0 / 15408 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Total LABs:  partially or completely used   ; 153 / 963 ( 15 % )    ; 13 / 963 ( 1 % )      ; 0 / 963 ( 0 % )                ;
;                                             ;                       ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                     ; 0                              ;
; I/O pins                                    ; 18                    ; 0                     ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 112 ( 0 % )       ; 0 / 112 ( 0 % )       ; 0 / 112 ( 0 % )                ;
; Total memory bits                           ; 44032                 ; 0                     ; 0                              ;
; Total RAM block bits                        ; 92160                 ; 0                     ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; PLL                                         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ;
; M9K                                         ; 10 / 56 ( 17 % )      ; 0 / 56 ( 0 % )        ; 0 / 56 ( 0 % )                 ;
; Clock control block                         ; 4 / 24 ( 16 % )       ; 0 / 24 ( 0 % )        ; 1 / 24 ( 4 % )                 ;
;                                             ;                       ;                       ;                                ;
; Connections                                 ;                       ;                       ;                                ;
;     -- Input Connections                    ; 266                   ; 117                   ; 1                              ;
;     -- Registered Input Connections         ; 131                   ; 84                    ; 0                              ;
;     -- Output Connections                   ; 213                   ; 169                   ; 2                              ;
;     -- Registered Output Connections        ; 4                     ; 168                   ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Internal Connections                        ;                       ;                       ;                                ;
;     -- Total Connections                    ; 10542                 ; 824                   ; 10                             ;
;     -- Registered Connections               ; 3869                  ; 591                   ; 0                              ;
;                                             ;                       ;                       ;                                ;
; External Connections                        ;                       ;                       ;                                ;
;     -- Top                                  ; 192                   ; 284                   ; 3                              ;
;     -- sld_hub:auto_hub                     ; 284                   ; 2                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 3                     ; 0                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Partition Interface                         ;                       ;                       ;                                ;
;     -- Input Ports                          ; 50                    ; 22                    ; 1                              ;
;     -- Output Ports                         ; 15                    ; 39                    ; 2                              ;
;     -- Bidir Ports                          ; 0                     ; 0                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Registered Ports                            ;                       ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 3                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 29                    ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Port Connectivity                           ;                       ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 9                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 1                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 25                    ; 0                              ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                    ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; CLOCK_50 ; G21   ; 6        ; 41           ; 15           ; 0            ; 987                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; KEY[0]   ; D2    ; 1        ; 0            ; 25           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[0]    ; J6    ; 1        ; 0            ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[1]    ; H5    ; 1        ; 0            ; 27           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[2]    ; H6    ; 1        ; 0            ; 25           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[3]    ; G4    ; 1        ; 0            ; 23           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[4]    ; G5    ; 1        ; 0            ; 27           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[5]    ; J7    ; 1        ; 0            ; 22           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[6]    ; H7    ; 1        ; 0            ; 25           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[7]    ; E3    ; 1        ; 0            ; 26           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; LEDG[0] ; J1    ; 1        ; 0            ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[1] ; J2    ; 1        ; 0            ; 20           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[2] ; J3    ; 1        ; 0            ; 21           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[3] ; H1    ; 1        ; 0            ; 21           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[4] ; F2    ; 1        ; 0            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[5] ; E1    ; 1        ; 0            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[6] ; C1    ; 1        ; 0            ; 26           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[7] ; C2    ; 1        ; 0            ; 26           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; D1       ; DIFFIO_L4n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; E2       ; DIFFIO_L6p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; K6       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; K2       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; K1       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; K5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; L5       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; L2       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; L1       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; L4       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; L3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; M18      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; M17      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; L18      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; L17      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; K20      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; K22      ; DIFFIO_R16n, nCEO           ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 21 / 33 ( 64 % ) ; 2.5V          ; --           ;
; 2        ; 0 / 48 ( 0 % )   ; 2.5V          ; --           ;
; 3        ; 0 / 46 ( 0 % )   ; 2.5V          ; --           ;
; 4        ; 0 / 41 ( 0 % )   ; 2.5V          ; --           ;
; 5        ; 0 / 46 ( 0 % )   ; 2.5V          ; --           ;
; 6        ; 2 / 43 ( 5 % )   ; 2.5V          ; --           ;
; 7        ; 0 / 47 ( 0 % )   ; 2.5V          ; --           ;
; 8        ; 0 / 43 ( 0 % )   ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A3       ; 354        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 350        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 345        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 336        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 334        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 332        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 328        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 326        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 321        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A12      ; 319        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A13      ; 314        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 312        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 307        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ; 298        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A17      ; 296        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A18      ; 291        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A19      ; 290        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A20      ; 284        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A21      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A22      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA2      ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA3      ; 102        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA4      ; 106        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA5      ; 108        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA6      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA7      ; 115        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA8      ; 123        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ; 126        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA10     ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ; 134        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA12     ; 136        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA13     ; 138        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA14     ; 140        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA15     ; 145        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA16     ; 149        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA17     ; 151        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA18     ; 163        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA19     ; 164        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA20     ; 169        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA21     ; 179        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA22     ; 178        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB2      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB3      ; 103        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB4      ; 107        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB5      ; 109        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB6      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB7      ; 116        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 124        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 127        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ; 133        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB11     ; 135        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB12     ; 137        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB13     ; 139        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB14     ; 141        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 146        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB16     ; 150        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB17     ; 152        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB18     ; 162        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ; 165        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB20     ; 170        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB21     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB22     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B3       ; 355        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 351        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 346        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 337        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 335        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 333        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 329        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B10      ; 327        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 322        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B12      ; 320        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B13      ; 315        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 313        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ; 308        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B16      ; 299        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B17      ; 297        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B18      ; 292        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B19      ; 289        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B20      ; 285        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B21      ; 269        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B22      ; 268        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 7          ; 1        ; LEDG[6]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C2       ; 6          ; 1        ; LEDG[7]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 358        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 359        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 349        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 340        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 339        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C10      ; 330        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ; 309        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C15      ; 300        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C17      ; 286        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C19      ; 282        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 270        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C21      ; 267        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C22      ; 266        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 9          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D2       ; 8          ; 1        ; KEY[0]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D5       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D6       ; 356        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D10      ; 324        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D12      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D13      ; 310        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D14      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D15      ; 293        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D17      ; 281        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D18      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D19      ; 283        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D20      ; 271        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D21      ; 261        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D22      ; 260        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 14         ; 1        ; LEDG[5]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ; 13         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; E3       ; 5          ; 1        ; SW[7]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E4       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E5       ; 363        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E6       ; 362        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 357        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E9       ; 338        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 325        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 317        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ; 316        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ; 311        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E14      ; 301        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E15      ; 294        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E16      ; 275        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E17      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E18      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E21      ; 256        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E22      ; 255        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 15         ; 1        ; LEDG[4]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F7       ; 360        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 352        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 347        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 348        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 318        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ; 302        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F13      ; 306        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F14      ; 279        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F15      ; 276        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F16      ; 274        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F17      ; 272        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F18      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F19      ; 263        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F20      ; 262        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F21      ; 251        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F22      ; 250        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 39         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G2       ; 38         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G3       ; 18         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 17         ; 1        ; SW[3]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G5       ; 3          ; 1        ; SW[4]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G6       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G7       ; 361        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G8       ; 353        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G9       ; 342        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G10      ; 341        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G11      ; 331        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G12      ; 305        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G13      ; 295        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G14      ; 280        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G15      ; 278        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G16      ; 277        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G17      ; 273        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G18      ; 264        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G21      ; 226        ; 6        ; CLOCK_50                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G22      ; 225        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H1       ; 26         ; 1        ; LEDG[3]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H2       ; 25         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H5       ; 0          ; 1        ; SW[1]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H6       ; 11         ; 1        ; SW[2]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H7       ; 10         ; 1        ; SW[6]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ; 344        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H10      ; 343        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H11      ; 323        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H12      ; 304        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H13      ; 303        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H14      ; 288        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ; 287        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H16      ; 259        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H17      ; 265        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H18      ; 257        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H19      ; 254        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H20      ; 253        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H21      ; 246        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H22      ; 245        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J1       ; 29         ; 1        ; LEDG[0]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 28         ; 1        ; LEDG[1]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ; 27         ; 1        ; LEDG[2]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J4       ; 24         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 12         ; 1        ; SW[0]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J7       ; 22         ; 1        ; SW[5]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J15      ; 238        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 243        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J17      ; 258        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J18      ; 249        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J20      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J21      ; 242        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J22      ; 241        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 31         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; K2       ; 30         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; K3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K5       ; 32         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K6       ; 19         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ; 23         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K8       ; 21         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ; 236        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 244        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K17      ; 247        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K18      ; 248        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K19      ; 237        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K20      ; 231        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 240        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 239        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L1       ; 35         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; L2       ; 34         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; L3       ; 37         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L4       ; 36         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; L5       ; 33         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; L6       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 50         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L8       ; 20         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ; 233        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 232        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L17      ; 230        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ; 229        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L21      ; 235        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L22      ; 234        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M3       ; 47         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 46         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M6       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M7       ; 65         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M8       ; 66         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M15      ; 195        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M16      ; 222        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M17      ; 228        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M18      ; 227        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M19      ; 221        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M20      ; 220        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M21      ; 219        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M22      ; 218        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 48         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N5       ; 56         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N6       ; 64         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N7       ; 73         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N8       ; 67         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ; 189        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 196        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 205        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N17      ; 214        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N18      ; 215        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N19      ; 213        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N20      ; 212        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N21      ; 217        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N22      ; 216        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 53         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 52         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 58         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P4       ; 57         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P5       ; 63         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P6       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P7       ; 74         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P8       ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ; 180        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P15      ; 192        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 193        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P17      ; 197        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P18      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P20      ; 208        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P21      ; 211        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P22      ; 210        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 55         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 54         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; R5       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R7       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ; 87         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R9       ; 88         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 90         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 97         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 98         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 153        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 175        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ; 176        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R16      ; 172        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R17      ; 194        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R18      ; 203        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R19      ; 204        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R20      ; 200        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R21      ; 207        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R22      ; 206        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ; 41         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T2       ; 40         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T3       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T4       ; 81         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T5       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T6       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T7       ; 85         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T8       ; 89         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 91         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 121        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 125        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 148        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T14      ; 160        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 161        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ; 171        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T17      ; 181        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T18      ; 182        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 224        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T22      ; 223        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U1       ; 60         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 59         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U6       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U7       ; 94         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U8       ; 95         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U9       ; 112        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U10      ; 122        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U11      ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U12      ; 147        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U13      ; 156        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U14      ; 174        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U15      ; 173        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U18      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U19      ; 188        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U20      ; 187        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U21      ; 202        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U22      ; 201        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V1       ; 62         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V2       ; 61         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V3       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V4       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V5       ; 93         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V6       ; 92         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V7       ; 105        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V8       ; 113        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V9       ; 119        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V10      ; 120        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V11      ; 129        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V12      ; 142        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V13      ; 154        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V14      ; 157        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V15      ; 158        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V16      ; 168        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V17      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 199        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V22      ; 198        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ; 69         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W2       ; 68         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W5       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W6       ; 104        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W7       ; 110        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W8       ; 114        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W9       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W10      ; 130        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W11      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W12      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W13      ; 143        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W14      ; 155        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W15      ; 159        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W17      ; 166        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W18      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W19      ; 184        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W20      ; 183        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W21      ; 191        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W22      ; 190        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 71         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y2       ; 70         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y3       ; 99         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y4       ; 96         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y6       ; 101        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y7       ; 111        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y8       ; 117        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 131        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 144        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y14      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y17      ; 167        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y21      ; 186        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y22      ; 185        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                               ;
+-------------------------------+-----------------------------------------------------------------------------------------------------------+
; Name                          ; nios_system:NiosII|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|altpll_psb2:auto_generated|pll1 ;
+-------------------------------+-----------------------------------------------------------------------------------------------------------+
; SDC pin name                  ; NiosII|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1                                         ;
; PLL mode                      ; Normal                                                                                                    ;
; Compensate clock              ; clock0                                                                                                    ;
; Compensated input/output pins ; --                                                                                                        ;
; Switchover type               ; --                                                                                                        ;
; Input frequency 0             ; 50.0 MHz                                                                                                  ;
; Input frequency 1             ; --                                                                                                        ;
; Nominal PFD frequency         ; 50.0 MHz                                                                                                  ;
; Nominal VCO frequency         ; 599.9 MHz                                                                                                 ;
; VCO post scale                ; 2                                                                                                         ;
; VCO frequency control         ; Auto                                                                                                      ;
; VCO phase shift step          ; 208 ps                                                                                                    ;
; VCO multiply                  ; --                                                                                                        ;
; VCO divide                    ; --                                                                                                        ;
; Freq min lock                 ; 25.0 MHz                                                                                                  ;
; Freq max lock                 ; 54.18 MHz                                                                                                 ;
; M VCO Tap                     ; 0                                                                                                         ;
; M Initial                     ; 1                                                                                                         ;
; M value                       ; 12                                                                                                        ;
; N value                       ; 1                                                                                                         ;
; Charge pump current           ; setting 1                                                                                                 ;
; Loop filter resistance        ; setting 27                                                                                                ;
; Loop filter capacitance       ; setting 0                                                                                                 ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                                                        ;
; Bandwidth type                ; Medium                                                                                                    ;
; Real time reconfigurable      ; Off                                                                                                       ;
; Scan chain MIF file           ; --                                                                                                        ;
; Preserve PLL counter order    ; Off                                                                                                       ;
; PLL location                  ; PLL_2                                                                                                     ;
; Inclk0 signal                 ; CLOCK_50                                                                                                  ;
; Inclk1 signal                 ; --                                                                                                        ;
; Inclk0 signal type            ; Dedicated Pin                                                                                             ;
; Inclk1 signal type            ; --                                                                                                        ;
+-------------------------------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------------------------------------------------------+
; Name                                                                                                        ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                                             ;
+-------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------------------------------------------------------+
; nios_system:NiosII|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|altpll_psb2:auto_generated|clk[0] ; clock0       ; 1    ; 1   ; 50.0 MHz         ; 0 (0 ps)    ; 3.75 (208 ps)    ; 50/50      ; C0      ; 12            ; 6/6 Even   ; --            ; 1       ; 0       ; NiosII|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+-------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                             ; Library Name ;
+---------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |de0_tutorial                                                                                                             ; 2069 (1)    ; 1136 (0)                  ; 0 (0)         ; 44032       ; 10   ; 0            ; 0       ; 0         ; 18   ; 0            ; 933 (1)      ; 153 (0)           ; 983 (0)          ; |de0_tutorial                                                                                                                                                                                                                                                                   ;              ;
;    |nios_system:NiosII|                                                                                                   ; 1938 (1)    ; 1060 (0)                  ; 0 (0)         ; 44032       ; 10   ; 0            ; 0       ; 0         ; 0    ; 0            ; 878 (1)      ; 145 (0)           ; 915 (0)          ; |de0_tutorial|nios_system:NiosII                                                                                                                                                                                                                                                ;              ;
;       |Switches_s1_arbitrator:the_Switches_s1|                                                                            ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |de0_tutorial|nios_system:NiosII|Switches_s1_arbitrator:the_Switches_s1                                                                                                                                                                                                         ;              ;
;       |clocks_0:the_clocks_0|                                                                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |de0_tutorial|nios_system:NiosII|clocks_0:the_clocks_0                                                                                                                                                                                                                          ;              ;
;          |altpll:DE_Clock_Generator_System|                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_tutorial|nios_system:NiosII|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System                                                                                                                                                                                         ;              ;
;             |altpll_psb2:auto_generated|                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_tutorial|nios_system:NiosII|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|altpll_psb2:auto_generated                                                                                                                                                              ;              ;
;       |clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|                                          ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |de0_tutorial|nios_system:NiosII|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave                                                                                                                                                                       ;              ;
;       |cpu_0:the_cpu_0|                                                                                                   ; 978 (709)   ; 498 (314)                 ; 0 (0)         ; 10240       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 462 (377)    ; 58 (16)           ; 458 (317)        ; |de0_tutorial|nios_system:NiosII|cpu_0:the_cpu_0                                                                                                                                                                                                                                ;              ;
;          |cpu_0_nios2_oci:the_cpu_0_nios2_oci|                                                                            ; 268 (32)    ; 183 (0)                   ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 85 (32)      ; 42 (0)            ; 141 (0)          ; |de0_tutorial|nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci                                                                                                                                                                                            ;              ;
;             |cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|                                         ; 137 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (0)       ; 42 (0)            ; 54 (0)           ; |de0_tutorial|nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper                                                                                                                        ;              ;
;                |cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|                                        ; 49 (45)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 38 (36)           ; 11 (9)           ; |de0_tutorial|nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk                                                      ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |de0_tutorial|nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |de0_tutorial|nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;              ;
;                |cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|                                              ; 86 (82)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (39)      ; 4 (0)             ; 43 (43)          ; |de0_tutorial|nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck                                                            ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |de0_tutorial|nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |de0_tutorial|nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer        ;              ;
;                |sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|                                                       ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |de0_tutorial|nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy                                                                     ;              ;
;             |cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|                                                           ; 9 (9)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 4 (4)            ; |de0_tutorial|nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg                                                                                                                                          ;              ;
;             |cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|                                                             ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |de0_tutorial|nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break                                                                                                                                            ;              ;
;             |cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|                                                             ; 9 (9)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |de0_tutorial|nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug                                                                                                                                            ;              ;
;             |cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|                                                                   ; 53 (53)     ; 44 (44)                   ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 46 (46)          ; |de0_tutorial|nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem                                                                                                                                                  ;              ;
;                |cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_tutorial|nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component                                                                   ;              ;
;                   |altsyncram:the_altsyncram|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_tutorial|nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                         ;              ;
;                      |altsyncram_l872:auto_generated|                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_tutorial|nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_l872:auto_generated          ;              ;
;          |cpu_0_register_bank_a_module:cpu_0_register_bank_a|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_tutorial|nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a                                                                                                                                                                             ;              ;
;             |altsyncram:the_altsyncram|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_tutorial|nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                   ;              ;
;                |altsyncram_8ef1:auto_generated|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_tutorial|nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_8ef1:auto_generated                                                                                                                    ;              ;
;          |cpu_0_register_bank_b_module:cpu_0_register_bank_b|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_tutorial|nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b                                                                                                                                                                             ;              ;
;             |altsyncram:the_altsyncram|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_tutorial|nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                   ;              ;
;                |altsyncram_9ef1:auto_generated|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_tutorial|nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_9ef1:auto_generated                                                                                                                    ;              ;
;          |cpu_0_test_bench:the_cpu_0_test_bench|                                                                          ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |de0_tutorial|nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench                                                                                                                                                                                          ;              ;
;       |cpu_0_data_master_arbitrator:the_cpu_0_data_master|                                                                ; 171 (171)   ; 55 (55)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 97 (97)      ; 16 (16)           ; 58 (58)          ; |de0_tutorial|nios_system:NiosII|cpu_0_data_master_arbitrator:the_cpu_0_data_master                                                                                                                                                                                             ;              ;
;       |cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|                                                  ; 34 (34)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 27 (27)          ; |de0_tutorial|nios_system:NiosII|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master                                                                                                                                                                               ;              ;
;       |cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|                                                    ; 43 (43)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 11 (11)          ; |de0_tutorial|nios_system:NiosII|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module                                                                                                                                                                                 ;              ;
;       |greenLEDS:the_greenLEDS|                                                                                           ; 10 (10)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 8 (8)            ; |de0_tutorial|nios_system:NiosII|greenLEDS:the_greenLEDS                                                                                                                                                                                                                        ;              ;
;       |greenLEDS_s1_arbitrator:the_greenLEDS_s1|                                                                          ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |de0_tutorial|nios_system:NiosII|greenLEDS_s1_arbitrator:the_greenLEDS_s1                                                                                                                                                                                                       ;              ;
;       |jtag_uart_0:the_jtag_uart_0|                                                                                       ; 161 (42)    ; 105 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (29)      ; 15 (0)            ; 90 (12)          ; |de0_tutorial|nios_system:NiosII|jtag_uart_0:the_jtag_uart_0                                                                                                                                                                                                                    ;              ;
;          |alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|                                                                ; 69 (69)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 15 (15)           ; 38 (38)          ; |de0_tutorial|nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                    ;              ;
;          |jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|                                                                  ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |de0_tutorial|nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r                                                                                                                                                                      ;              ;
;             |scfifo:rfifo|                                                                                                ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |de0_tutorial|nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                         ;              ;
;                |scfifo_aq21:auto_generated|                                                                               ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |de0_tutorial|nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated                                                                                                                              ;              ;
;                   |a_dpfifo_h031:dpfifo|                                                                                  ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |de0_tutorial|nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo                                                                                                         ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                            ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (2)            ; |de0_tutorial|nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state                                                                                 ;              ;
;                         |cntr_4n7:count_usedw|                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |de0_tutorial|nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw                                                            ;              ;
;                      |cntr_omb:rd_ptr_count|                                                                              ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |de0_tutorial|nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count                                                                                   ;              ;
;                      |cntr_omb:wr_ptr|                                                                                    ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |de0_tutorial|nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr                                                                                         ;              ;
;                      |dpram_ek21:FIFOram|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_tutorial|nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram                                                                                      ;              ;
;                         |altsyncram_i0m1:altsyncram1|                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_tutorial|nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1                                                          ;              ;
;          |jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|                                                                  ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |de0_tutorial|nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w                                                                                                                                                                      ;              ;
;             |scfifo:wfifo|                                                                                                ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |de0_tutorial|nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                         ;              ;
;                |scfifo_aq21:auto_generated|                                                                               ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |de0_tutorial|nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated                                                                                                                              ;              ;
;                   |a_dpfifo_h031:dpfifo|                                                                                  ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |de0_tutorial|nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo                                                                                                         ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                            ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; |de0_tutorial|nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state                                                                                 ;              ;
;                         |cntr_4n7:count_usedw|                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |de0_tutorial|nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw                                                            ;              ;
;                      |cntr_omb:rd_ptr_count|                                                                              ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |de0_tutorial|nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count                                                                                   ;              ;
;                      |cntr_omb:wr_ptr|                                                                                    ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |de0_tutorial|nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr                                                                                         ;              ;
;                      |dpram_ek21:FIFOram|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_tutorial|nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram                                                                                      ;              ;
;                         |altsyncram_i0m1:altsyncram1|                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_tutorial|nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1                                                          ;              ;
;       |jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave|                                        ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |de0_tutorial|nios_system:NiosII|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave                                                                                                                                                                     ;              ;
;       |nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|                                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |de0_tutorial|nios_system:NiosII|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch                                                                                                                                                               ;              ;
;       |onchip_memory2_0:the_onchip_memory2_0|                                                                             ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |de0_tutorial|nios_system:NiosII|onchip_memory2_0:the_onchip_memory2_0                                                                                                                                                                                                          ;              ;
;          |altsyncram:the_altsyncram|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_tutorial|nios_system:NiosII|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                ;              ;
;             |altsyncram_o6c1:auto_generated|                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_tutorial|nios_system:NiosII|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_o6c1:auto_generated                                                                                                                                                 ;              ;
;       |onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|                                                            ; 47 (47)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (36)      ; 0 (0)             ; 11 (11)          ; |de0_tutorial|nios_system:NiosII|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1                                                                                                                                                                                         ;              ;
;       |sdram_0:the_sdram_0|                                                                                               ; 281 (195)   ; 188 (122)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 92 (88)      ; 33 (2)            ; 156 (90)         ; |de0_tutorial|nios_system:NiosII|sdram_0:the_sdram_0                                                                                                                                                                                                                            ;              ;
;          |sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|                                                      ; 101 (101)   ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 31 (31)           ; 66 (66)          ; |de0_tutorial|nios_system:NiosII|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module                                                                                                                                                                  ;              ;
;       |sdram_0_s1_arbitrator:the_sdram_0_s1|                                                                              ; 108 (56)    ; 43 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 50 (30)      ; 2 (0)             ; 56 (26)          ; |de0_tutorial|nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1                                                                                                                                                                                                           ;              ;
;          |rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|               ; 27 (27)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 1 (1)             ; 18 (18)          ; |de0_tutorial|nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1                                                                                                          ;              ;
;          |rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1| ; 25 (25)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 1 (1)             ; 12 (12)          ; |de0_tutorial|nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1                                                                                            ;              ;
;       |timer_0:the_timer_0|                                                                                               ; 150 (150)   ; 120 (120)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (30)      ; 21 (21)           ; 99 (99)          ; |de0_tutorial|nios_system:NiosII|timer_0:the_timer_0                                                                                                                                                                                                                            ;              ;
;       |timer_0_s1_arbitrator:the_timer_0_s1|                                                                              ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |de0_tutorial|nios_system:NiosII|timer_0_s1_arbitrator:the_timer_0_s1                                                                                                                                                                                                           ;              ;
;    |sld_hub:auto_hub|                                                                                                     ; 130 (86)    ; 76 (48)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (38)      ; 8 (8)             ; 68 (43)          ; |de0_tutorial|sld_hub:auto_hub                                                                                                                                                                                                                                                  ;              ;
;       |sld_rom_sr:hub_info_reg|                                                                                           ; 24 (24)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 9 (9)            ; |de0_tutorial|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                          ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                                                         ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |de0_tutorial|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                        ;              ;
+---------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                      ;
+----------+----------+---------------+---------------+-----------------------+-----+------+
; Name     ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------+----------+---------------+---------------+-----------------------+-----+------+
; SW[1]    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[2]    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[3]    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[4]    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[5]    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[6]    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[7]    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; KEY[0]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CLOCK_50 ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; SW[0]    ; Input    ; (6) 2223 ps   ; --            ; --                    ; --  ; --   ;
+----------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                            ;
+---------------------------------------------+-------------------+---------+
; Source Pin / Fanout                         ; Pad To Core Index ; Setting ;
+---------------------------------------------+-------------------+---------+
; SW[1]                                       ;                   ;         ;
; SW[2]                                       ;                   ;         ;
; SW[3]                                       ;                   ;         ;
; SW[4]                                       ;                   ;         ;
; SW[5]                                       ;                   ;         ;
; SW[6]                                       ;                   ;         ;
; SW[7]                                       ;                   ;         ;
; KEY[0]                                      ;                   ;         ;
; CLOCK_50                                    ;                   ;         ;
; SW[0]                                       ;                   ;         ;
;      - nios_system:NiosII|reset_n_sources~0 ; 0                 ; 6       ;
+---------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                  ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                              ; PIN_G21            ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; CLOCK_50                                                                                                                                                                                                                              ; PIN_G21            ; 984     ; Clock                      ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                          ; JTAG_X1_Y15_N0     ; 162     ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                          ; JTAG_X1_Y15_N0     ; 21      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|cpu_0:the_cpu_0|D_iw[4]                                                                                                                                                                                            ; FF_X23_Y20_N1      ; 40      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_alu_result~14                                                                                                                                                                                    ; LCCOMB_X24_Y21_N10 ; 55      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_new_inst                                                                                                                                                                                         ; FF_X22_Y22_N19     ; 42      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_valid                                                                                                                                                                                            ; FF_X22_Y22_N29     ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|cpu_0:the_cpu_0|F_pc_sel_nxt.10~0                                                                                                                                                                                  ; LCCOMB_X26_Y22_N18 ; 22      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|cpu_0:the_cpu_0|F_valid                                                                                                                                                                                            ; LCCOMB_X21_Y20_N26 ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|cpu_0:the_cpu_0|R_ctrl_hi_imm16                                                                                                                                                                                    ; FF_X17_Y22_N23     ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|cpu_0:the_cpu_0|R_ctrl_shift_rot                                                                                                                                                                                   ; FF_X24_Y22_N11     ; 28      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|cpu_0:the_cpu_0|R_src1~19                                                                                                                                                                                          ; LCCOMB_X22_Y22_N24 ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|cpu_0:the_cpu_0|R_src2_hi~0                                                                                                                                                                                        ; LCCOMB_X17_Y22_N20 ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_ienable_reg_nxt~1                                                                                                                                                                                ; LCCOMB_X26_Y19_N0  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_rf_wren                                                                                                                                                                                          ; LCCOMB_X21_Y20_N2  ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_status_reg_pie_inst_nxt~0                                                                                                                                                                        ; LCCOMB_X26_Y22_N4  ; 19      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_valid                                                                                                                                                                                            ; FF_X22_Y22_N23     ; 26      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|cpu_0:the_cpu_0|av_ld_byte0_data[1]~0                                                                                                                                                                              ; LCCOMB_X23_Y20_N2  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|cpu_0:the_cpu_0|av_ld_byte1_data_en~0                                                                                                                                                                              ; LCCOMB_X24_Y18_N30 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|cpu_0:the_cpu_0|av_ld_rshift8~1                                                                                                                                                                                    ; LCCOMB_X24_Y19_N14 ; 25      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|jxuir                    ; FF_X17_Y17_N13     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a     ; LCCOMB_X16_Y15_N6  ; 15      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0   ; LCCOMB_X16_Y17_N20 ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b     ; LCCOMB_X17_Y17_N2  ; 34      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0 ; LCCOMB_X16_Y17_N18 ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe        ; FF_X17_Y17_N23     ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[22]~30                      ; LCCOMB_X15_Y16_N4  ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[36]~21                      ; LCCOMB_X15_Y16_N0  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[4]~13                       ; LCCOMB_X29_Y18_N22 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|virtual_state_sdr~0                     ; LCCOMB_X29_Y18_N24 ; 39      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|virtual_state_uir~0                     ; LCCOMB_X17_Y17_N28 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                              ; LCCOMB_X22_Y16_N26 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[0]~10                                                                                                        ; LCCOMB_X16_Y15_N10 ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[23]~18                                                                                                       ; LCCOMB_X17_Y17_N8  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonWr                                                                                                                ; FF_X17_Y17_N27     ; 3       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|comb~3                                                                                                               ; LCCOMB_X21_Y14_N10 ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|cpu_0_data_master_arbitrator:the_cpu_0_data_master|always7~0                                                                                                                                                       ; LCCOMB_X17_Y18_N30 ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|always0~1                                                                                                                                         ; LCCOMB_X14_Y20_N30 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_counter_enable~0                                                                                                        ; LCCOMB_X23_Y14_N14 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_winner~2                                                                                                                ; LCCOMB_X22_Y14_N20 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|greenLEDS:the_greenLEDS|always0~2                                                                                                                                                                                  ; LCCOMB_X21_Y17_N6  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|r_ena~0                                                                                                                                ; LCCOMB_X28_Y16_N20 ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4                                                                                                                          ; LCCOMB_X28_Y18_N2  ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled~1                                                                                                                        ; LCCOMB_X28_Y18_N26 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write~0                                                                                                                                ; LCCOMB_X28_Y18_N12 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|fifo_wr                                                                                                                                                                                ; FF_X24_Y14_N29     ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|ien_AE~0                                                                                                                                                                               ; LCCOMB_X24_Y14_N22 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                 ; LCCOMB_X27_Y17_N4  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                 ; LCCOMB_X26_Y14_N0  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|r_val~0                                                                                                                                                                                ; LCCOMB_X28_Y16_N22 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|rvalid~0                                                                                                                                                                               ; LCCOMB_X24_Y14_N18 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|wr_rfifo                                                                                                                                                                               ; LCCOMB_X27_Y17_N26 ; 13      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                                                                                                                          ; FF_X12_Y19_N9      ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                                                                                                                          ; FF_X12_Y19_N9      ; 743     ; Async. clear               ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; nios_system:NiosII|onchip_memory2_0:the_onchip_memory2_0|wren~0                                                                                                                                                                       ; LCCOMB_X20_Y17_N26 ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_counter_enable                                                                                                                      ; LCCOMB_X20_Y14_N6  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_winner~0                                                                                                                            ; LCCOMB_X20_Y14_N4  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|reset_n_sources~0                                                                                                                                                                                                  ; LCCOMB_X21_Y20_N28 ; 2       ; Async. clear               ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; nios_system:NiosII|sdram_0:the_sdram_0|Selector27~3                                                                                                                                                                                   ; LCCOMB_X12_Y19_N24 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|sdram_0:the_sdram_0|Selector34~6                                                                                                                                                                                   ; LCCOMB_X14_Y19_N24 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|sdram_0:the_sdram_0|WideOr17~0                                                                                                                                                                                     ; LCCOMB_X20_Y19_N24 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|sdram_0:the_sdram_0|active_rnw~1                                                                                                                                                                                   ; LCCOMB_X15_Y19_N10 ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[40]~2                                                                                                                        ; LCCOMB_X17_Y18_N22 ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[40]~2                                                                                                                        ; LCCOMB_X17_Y18_N20 ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|always15~0                                                                   ; LCCOMB_X14_Y23_N26 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|always1~0                                                                    ; LCCOMB_X14_Y23_N20 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|always0~0                                                      ; LCCOMB_X14_Y20_N12 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|always10~0                                                     ; LCCOMB_X14_Y23_N18 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|always12~0                                                     ; LCCOMB_X14_Y23_N28 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|always2~0                                                      ; LCCOMB_X14_Y23_N4  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|always4~0                                                      ; LCCOMB_X14_Y23_N2  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|always6~0                                                      ; LCCOMB_X14_Y23_N6  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|always8~0                                                      ; LCCOMB_X14_Y23_N24 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_counter_enable~0                                                                                                                                               ; LCCOMB_X15_Y18_N16 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_winner~1                                                                                                                                                       ; LCCOMB_X14_Y18_N0  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|timer_0:the_timer_0|always0~0                                                                                                                                                                                      ; LCCOMB_X17_Y13_N2  ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|timer_0:the_timer_0|always0~1                                                                                                                                                                                      ; LCCOMB_X17_Y13_N30 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|timer_0:the_timer_0|control_wr_strobe                                                                                                                                                                              ; LCCOMB_X17_Y13_N14 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|timer_0:the_timer_0|period_h_wr_strobe                                                                                                                                                                             ; LCCOMB_X15_Y14_N4  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|timer_0:the_timer_0|period_l_wr_strobe                                                                                                                                                                             ; LCCOMB_X15_Y14_N30 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|timer_0:the_timer_0|snap_strobe~0                                                                                                                                                                                  ; LCCOMB_X17_Y13_N8  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                              ; FF_X31_Y19_N17     ; 71      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|irf_reg[1][0]~5                                                                                                                                                                                                      ; LCCOMB_X30_Y18_N14 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|irf_reg[2][0]~12                                                                                                                                                                                                     ; LCCOMB_X30_Y18_N2  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|irsr_reg[2]~3                                                                                                                                                                                                        ; LCCOMB_X30_Y19_N20 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|node_ena~3                                                                                                                                                                                                           ; LCCOMB_X30_Y18_N20 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|shadow_irf_reg[1][0]~2                                                                                                                                                                                               ; LCCOMB_X30_Y18_N18 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|shadow_irf_reg[2][0]~9                                                                                                                                                                                               ; LCCOMB_X30_Y18_N6  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~7                                                                                                                                                                                 ; LCCOMB_X26_Y20_N30 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]~10                                                                                                                                                                           ; LCCOMB_X17_Y17_N18 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]~19                                                                                                                                                                           ; LCCOMB_X26_Y20_N22 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; FF_X29_Y20_N15     ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; FF_X28_Y20_N3      ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; FF_X29_Y20_N25     ; 34      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; FF_X29_Y19_N27     ; 41      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                   ; FF_X29_Y19_N1      ; 11      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|virtual_ir_dr_scan_proc~0                                                                                                                                                                                            ; LCCOMB_X29_Y20_N22 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                  ; FF_X29_Y20_N13     ; 27      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                         ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                     ; PIN_G21            ; 984     ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                 ; JTAG_X1_Y15_N0     ; 162     ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; nios_system:NiosII|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|altpll_psb2:auto_generated|clk[0]  ; PLL_2              ; 1       ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; nios_system:NiosII|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; FF_X12_Y19_N9      ; 743     ; 0                                    ; Global Clock         ; GCLK13           ; --                        ;
; nios_system:NiosII|reset_n_sources~0                                                                         ; LCCOMB_X21_Y20_N28 ; 2       ; 0                                    ; Global Clock         ; GCLK14           ; --                        ;
+--------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                  ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                              ; 71      ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|cpu_0_data_master_requests_sdram_0_s1~0                                                                                                                                       ; 69      ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0 ; 64      ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_alu_result~14                                                                                                                                                                                    ; 55      ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_alu_result[3]                                                                                                                                                                                    ; 55      ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_new_inst                                                                                                                                                                                         ; 42      ;
; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                        ; 41      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; 41      ;
; nios_system:NiosII|cpu_0:the_cpu_0|D_iw[4]                                                                                                                                                                                            ; 40      ;
; nios_system:NiosII|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|cpu_0_instruction_master_requests_onchip_memory2_0_s1~4                                                                                                     ; 39      ;
; nios_system:NiosII|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~1                                                                                         ; 39      ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe        ; 39      ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|virtual_state_sdr~0                     ; 39      ;
; nios_system:NiosII|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~0                                                                                                           ; 38      ;
; nios_system:NiosII|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave                                                                                ; 37      ;
; nios_system:NiosII|cpu_0:the_cpu_0|av_ld_aligning_data                                                                                                                                                                                ; 35      ;
; nios_system:NiosII|cpu_0:the_cpu_0|R_ctrl_ld                                                                                                                                                                                          ; 35      ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_alu_result[2]                                                                                                                                                                                    ; 35      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; 34      ;
; nios_system:NiosII|cpu_0:the_cpu_0|F_valid                                                                                                                                                                                            ; 34      ;
; nios_system:NiosII|cpu_0:the_cpu_0|D_iw[2]~0                                                                                                                                                                                          ; 34      ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b     ; 34      ;
; nios_system:NiosII|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1                                                                                                              ; 33      ;
; nios_system:NiosII|cpu_0:the_cpu_0|R_logic_op[0]                                                                                                                                                                                      ; 33      ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[10]                                                                                                          ; 33      ;
; nios_system:NiosII|timer_0:the_timer_0|snap_strobe~0                                                                                                                                                                                  ; 32      ;
; nios_system:NiosII|timer_0:the_timer_0|always0~1                                                                                                                                                                                      ; 32      ;
; nios_system:NiosII|timer_0:the_timer_0|always0~0                                                                                                                                                                                      ; 32      ;
; nios_system:NiosII|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                                                           ; 32      ;
; nios_system:NiosII|cpu_0:the_cpu_0|R_ctrl_shift_rot_right                                                                                                                                                                             ; 32      ;
; nios_system:NiosII|cpu_0:the_cpu_0|R_src1~19                                                                                                                                                                                          ; 32      ;
; nios_system:NiosII|cpu_0:the_cpu_0|R_src2_use_imm                                                                                                                                                                                     ; 32      ;
; nios_system:NiosII|cpu_0:the_cpu_0|R_logic_op[1]                                                                                                                                                                                      ; 32      ;
; nios_system:NiosII|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module                                                                                                  ; 32      ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|jdo[36]                  ; 32      ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|jdo[37]                  ; 32      ;
; nios_system:NiosII|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[40]~2                                                                                                                        ; 31      ;
; nios_system:NiosII|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[40]~2                                                                                                                        ; 31      ;
; nios_system:NiosII|sdram_0:the_sdram_0|active_rnw~1                                                                                                                                                                                   ; 31      ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[0]~10                                                                                                        ; 30      ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|cpu_0_data_master_granted_sdram_0_s1~2                                                                                                                                        ; 29      ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_alu_result[4]                                                                                                                                                                                    ; 29      ;
; nios_system:NiosII|cpu_0:the_cpu_0|R_ctrl_shift_rot                                                                                                                                                                                   ; 28      ;
; nios_system:NiosII|cpu_0:the_cpu_0|d_read                                                                                                                                                                                             ; 28      ;
; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                  ; 27      ;
; nios_system:NiosII|cpu_0:the_cpu_0|R_ctrl_logic                                                                                                                                                                                       ; 27      ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_alu_sub                                                                                                                                                                                          ; 27      ;
; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                        ; 26      ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_valid                                                                                                                                                                                            ; 26      ;
; nios_system:NiosII|cpu_0:the_cpu_0|i_read                                                                                                                                                                                             ; 26      ;
; nios_system:NiosII|cpu_0:the_cpu_0|av_ld_rshift8~1                                                                                                                                                                                    ; 25      ;
; nios_system:NiosII|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                                                                                                                ; 25      ;
; nios_system:NiosII|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~1                                                                              ; 24      ;
; nios_system:NiosII|sdram_0:the_sdram_0|za_valid                                                                                                                                                                                       ; 24      ;
; nios_system:NiosII|cpu_0:the_cpu_0|D_iw[15]                                                                                                                                                                                           ; 24      ;
; nios_system:NiosII|cpu_0:the_cpu_0|D_iw[14]                                                                                                                                                                                           ; 24      ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|d_write                                                                                                                                                      ; 24      ;
; nios_system:NiosII|cpu_0:the_cpu_0|R_src1~18                                                                                                                                                                                          ; 23      ;
; nios_system:NiosII|cpu_0:the_cpu_0|F_pc[21]                                                                                                                                                                                           ; 23      ;
; nios_system:NiosII|cpu_0:the_cpu_0|F_pc[22]                                                                                                                                                                                           ; 23      ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_alu_result[10]                                                                                                                                                                                   ; 23      ;
; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                      ; 22      ;
; nios_system:NiosII|sdram_0:the_sdram_0|refresh_request                                                                                                                                                                                ; 22      ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|readdata[16]~14                                                                                                                                                ; 22      ;
; nios_system:NiosII|cpu_0:the_cpu_0|F_pc_sel_nxt.10~0                                                                                                                                                                                  ; 22      ;
; nios_system:NiosII|cpu_0:the_cpu_0|D_iw[2]                                                                                                                                                                                            ; 22      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                          ; 21      ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4                                                                                                                          ; 21      ;
; nios_system:NiosII|cpu_0:the_cpu_0|F_pc[8]                                                                                                                                                                                            ; 21      ;
; nios_system:NiosII|cpu_0:the_cpu_0|D_iw[3]                                                                                                                                                                                            ; 20      ;
; nios_system:NiosII|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~8                                                                                                                ; 20      ;
; nios_system:NiosII|sdram_0:the_sdram_0|m_state.000000001                                                                                                                                                                              ; 19      ;
; nios_system:NiosII|cpu_0:the_cpu_0|D_iw[21]                                                                                                                                                                                           ; 19      ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|readdata[1]~0                                                                                                                                                  ; 19      ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_status_reg_pie_inst_nxt~0                                                                                                                                                                        ; 19      ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|cpu_0_instruction_master_requests_sdram_0_s1~0                                                                                                                                ; 19      ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_valid                                                                                                                                                                                            ; 19      ;
; nios_system:NiosII|cpu_0_data_master_arbitrator:the_cpu_0_data_master|always7~0                                                                                                                                                       ; 18      ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[22]~30                      ; 18      ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[31]                                                                                              ; 18      ;
; nios_system:NiosII|cpu_0:the_cpu_0|D_iw[1]                                                                                                                                                                                            ; 18      ;
; nios_system:NiosII|cpu_0:the_cpu_0|D_iw[16]                                                                                                                                                                                           ; 18      ;
; nios_system:NiosII|timer_0:the_timer_0|Equal6~2                                                                                                                                                                                       ; 17      ;
; nios_system:NiosII|timer_0:the_timer_0|Equal6~1                                                                                                                                                                                       ; 17      ;
; nios_system:NiosII|cpu_0:the_cpu_0|R_ctrl_hi_imm16                                                                                                                                                                                    ; 17      ;
; nios_system:NiosII|cpu_0:the_cpu_0|D_iw[13]                                                                                                                                                                                           ; 17      ;
; nios_system:NiosII|cpu_0:the_cpu_0|D_iw[0]                                                                                                                                                                                            ; 17      ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_alu_result[5]                                                                                                                                                                                    ; 17      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                          ; 16      ;
; nios_system:NiosII|timer_0:the_timer_0|period_l_wr_strobe                                                                                                                                                                             ; 16      ;
; nios_system:NiosII|timer_0:the_timer_0|period_h_wr_strobe                                                                                                                                                                             ; 16      ;
; nios_system:NiosII|timer_0:the_timer_0|Equal6~3                                                                                                                                                                                       ; 16      ;
; nios_system:NiosII|cpu_0:the_cpu_0|av_fill_bit~1                                                                                                                                                                                      ; 16      ;
; nios_system:NiosII|sdram_0:the_sdram_0|WideOr17~0                                                                                                                                                                                     ; 16      ;
; nios_system:NiosII|sdram_0:the_sdram_0|m_data[6]~0                                                                                                                                                                                    ; 16      ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|read_0                                                                                                                                                                                 ; 16      ;
; nios_system:NiosII|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|always0~1                                                                                                                                         ; 16      ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr~28                          ; 16      ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|comb~0                                                                                                                                                                        ; 16      ;
; nios_system:NiosII|cpu_0:the_cpu_0|R_src2_lo~0                                                                                                                                                                                        ; 16      ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|fifo_wr                                                                                                                                                                                ; 16      ;
; nios_system:NiosII|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0]                                                                                                                           ; 16      ;
; nios_system:NiosII|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1]                                                                                                                           ; 16      ;
; nios_system:NiosII|cpu_0:the_cpu_0|D_iw[5]                                                                                                                                                                                            ; 16      ;
; nios_system:NiosII|cpu_0:the_cpu_0|D_iw[11]                                                                                                                                                                                           ; 16      ;
; nios_system:NiosII|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_waitrequest                                                                                                                                   ; 16      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; 15      ;
; nios_system:NiosII|timer_0_s1_arbitrator:the_timer_0_s1|cpu_0_data_master_requests_timer_0_s1                                                                                                                                         ; 15      ;
; nios_system:NiosII|sdram_0:the_sdram_0|init_done                                                                                                                                                                                      ; 15      ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|cpu_0_instruction_master_granted_sdram_0_s1~0                                                                                                                                 ; 15      ;
; nios_system:NiosII|cpu_0:the_cpu_0|R_src2_hi~0                                                                                                                                                                                        ; 15      ;
; nios_system:NiosII|cpu_0:the_cpu_0|D_iw[12]                                                                                                                                                                                           ; 15      ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a     ; 15      ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0   ; 15      ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|wr_rfifo                                                                                                                                                                               ; 14      ;
; nios_system:NiosII|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~0                                                                                                                       ; 14      ;
; nios_system:NiosII|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~2                                                                                                   ; 14      ;
; nios_system:NiosII|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|cpu_0_instruction_master_qualified_request_onchip_memory2_0_s1~0                                                                                            ; 14      ;
; nios_system:NiosII|sdram_0:the_sdram_0|i_state.011                                                                                                                                                                                    ; 13      ;
; nios_system:NiosII|sdram_0:the_sdram_0|pending~11                                                                                                                                                                                     ; 13      ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[4]~13                       ; 13      ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_alu_result[6]                                                                                                                                                                                    ; 13      ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_alu_result[13]                                                                                                                                                                                   ; 13      ;
; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                          ; 12      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; 12      ;
; nios_system:NiosII|sdram_0:the_sdram_0|i_state.000                                                                                                                                                                                    ; 12      ;
; nios_system:NiosII|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[10]~23                                                                                                                               ; 12      ;
; nios_system:NiosII|cpu_0:the_cpu_0|av_ld_rshift8~0                                                                                                                                                                                    ; 12      ;
; nios_system:NiosII|sdram_0:the_sdram_0|m_state.100000000                                                                                                                                                                              ; 12      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                   ; 11      ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_alu_result[25]~25                                                                                                                                                                                ; 11      ;
; nios_system:NiosII|sdram_0:the_sdram_0|Equal0~3                                                                                                                                                                                       ; 11      ;
; nios_system:NiosII|greenLEDS_s1_arbitrator:the_greenLEDS_s1|cpu_0_data_master_requests_greenLEDS_s1                                                                                                                                   ; 11      ;
; nios_system:NiosII|cpu_0:the_cpu_0|D_iw[7]                                                                                                                                                                                            ; 11      ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|r_val~0                                                                                                                                                                                ; 11      ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|rvalid~0                                                                                                                                                                               ; 11      ;
; nios_system:NiosII|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]                                                                                                                           ; 11      ;
; nios_system:NiosII|cpu_0:the_cpu_0|R_ctrl_br_cmp                                                                                                                                                                                      ; 11      ;
; nios_system:NiosII|cpu_0:the_cpu_0|d_writedata[1]                                                                                                                                                                                     ; 11      ;
; nios_system:NiosII|cpu_0:the_cpu_0|Equal2~1                                                                                                                                                                                           ; 11      ;
; nios_system:NiosII|cpu_0:the_cpu_0|d_writedata[0]                                                                                                                                                                                     ; 11      ;
; nios_system:NiosII|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~3                                                                                                            ; 11      ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                               ; 11      ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_alu_result[12]                                                                                                                                                                                   ; 11      ;
; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                        ; 10      ;
; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                          ; 10      ;
; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                          ; 10      ;
; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                          ; 10      ;
; nios_system:NiosII|sdram_0:the_sdram_0|i_state.010                                                                                                                                                                                    ; 10      ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_alu_result[25]~26                                                                                                                                                                                ; 10      ;
; nios_system:NiosII|sdram_0:the_sdram_0|i_state.101                                                                                                                                                                                    ; 10      ;
; nios_system:NiosII|sdram_0:the_sdram_0|m_state.000010000                                                                                                                                                                              ; 10      ;
; nios_system:NiosII|cpu_0:the_cpu_0|d_writedata[3]                                                                                                                                                                                     ; 10      ;
; nios_system:NiosII|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|Equal1~0                                                                                                                             ; 10      ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|always15~0                                                                   ; 10      ;
; nios_system:NiosII|cpu_0:the_cpu_0|D_iw[6]                                                                                                                                                                                            ; 10      ;
; nios_system:NiosII|cpu_0:the_cpu_0|D_iw[8]                                                                                                                                                                                            ; 10      ;
; nios_system:NiosII|cpu_0:the_cpu_0|R_ctrl_jmp_direct                                                                                                                                                                                  ; 10      ;
; nios_system:NiosII|cpu_0:the_cpu_0|Equal132~0                                                                                                                                                                                         ; 10      ;
; nios_system:NiosII|cpu_0:the_cpu_0|R_ctrl_exception                                                                                                                                                                                   ; 10      ;
; nios_system:NiosII|cpu_0:the_cpu_0|R_ctrl_rdctl_inst                                                                                                                                                                                  ; 10      ;
; nios_system:NiosII|cpu_0:the_cpu_0|R_ctrl_break                                                                                                                                                                                       ; 10      ;
; nios_system:NiosII|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~0                                                                                ; 10      ;
; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                          ; 9       ;
; ~GND                                                                                                                                                                                                                                  ; 9       ;
; nios_system:NiosII|sdram_0:the_sdram_0|m_count[1]                                                                                                                                                                                     ; 9       ;
; nios_system:NiosII|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata~45                                                                                                                                   ; 9       ;
; nios_system:NiosII|timer_0_s1_arbitrator:the_timer_0_s1|cpu_0_data_master_requests_timer_0_s1~2                                                                                                                                       ; 9       ;
; nios_system:NiosII|cpu_0:the_cpu_0|d_writedata[2]                                                                                                                                                                                     ; 9       ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|cpu_0_data_master_qualified_request_sdram_0_s1~2                                                                                                                              ; 9       ;
; nios_system:NiosII|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|cpu_0_data_master_requests_clocks_0_avalon_clocks_slave~0                                                                                 ; 9       ;
; nios_system:NiosII|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0                                                                                       ; 9       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                  ; 9       ;
; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                          ; 8       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                              ; 8       ;
; nios_system:NiosII|greenLEDS:the_greenLEDS|always0~2                                                                                                                                                                                  ; 8       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write~0                                                                                                                                ; 8       ;
; nios_system:NiosII|sdram_0:the_sdram_0|m_state.000000100                                                                                                                                                                              ; 8       ;
; nios_system:NiosII|cpu_0:the_cpu_0|av_ld_byte3_data_nxt~0                                                                                                                                                                             ; 8       ;
; nios_system:NiosII|cpu_0:the_cpu_0|av_ld_byte1_data_en~0                                                                                                                                                                              ; 8       ;
; nios_system:NiosII|cpu_0:the_cpu_0|av_ld_byte0_data[1]~0                                                                                                                                                                              ; 8       ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_share_counter_next_value[0]~0                                                                                                                                  ; 8       ;
; nios_system:NiosII|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[0]                                                                                                                                ; 8       ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|cpu_0_instruction_master_qualified_request_sdram_0_s1~0                                                                                                                       ; 8       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src1[0]                                                                                                                                                                                          ; 8       ;
; nios_system:NiosII|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                                                                                                                          ; 8       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[4]                                                                                                           ; 8       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[3]                                                                                                           ; 8       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[2]                                                                                                           ; 8       ;
; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                     ; 7       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                              ; 7       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                              ; 7       ;
; nios_system:NiosII|sdram_0:the_sdram_0|i_count[1]                                                                                                                                                                                     ; 7       ;
; nios_system:NiosII|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[23]~53                                                                                                                               ; 7       ;
; nios_system:NiosII|cpu_0:the_cpu_0|d_writedata[6]                                                                                                                                                                                     ; 7       ;
; nios_system:NiosII|cpu_0:the_cpu_0|av_ld_byte0_data_nxt[2]~15                                                                                                                                                                         ; 7       ;
; nios_system:NiosII|sdram_0:the_sdram_0|m_state.000001000                                                                                                                                                                              ; 7       ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|always1~0                                                                    ; 7       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|b_full                                              ; 7       ;
; nios_system:NiosII|cpu_0:the_cpu_0|d_writedata[5]                                                                                                                                                                                     ; 7       ;
; nios_system:NiosII|cpu_0:the_cpu_0|d_writedata[4]                                                                                                                                                                                     ; 7       ;
; nios_system:NiosII|cpu_0:the_cpu_0|d_writedata[7]                                                                                                                                                                                     ; 7       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|always2~0                                                                                                                                                                              ; 7       ;
; nios_system:NiosII|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_chipselect~0                                                                                                                ; 7       ;
; nios_system:NiosII|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_waits_for_read~0                                                                                                            ; 7       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|b_full                                              ; 7       ;
; nios_system:NiosII|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[0]~0                                                                                                                ; 7       ;
; nios_system:NiosII|cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                                                                     ; 7       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|virtual_state_cdr                       ; 7       ;
; sld_hub:auto_hub|node_ena_proc~1                                                                                                                                                                                                      ; 6       ;
; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                          ; 6       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                 ; 6       ;
; nios_system:NiosII|sdram_0:the_sdram_0|m_state.000100000                                                                                                                                                                              ; 6       ;
; nios_system:NiosII|cpu_0:the_cpu_0|av_ld_byte3_data_nxt~9                                                                                                                                                                             ; 6       ;
; nios_system:NiosII|sdram_0:the_sdram_0|m_state.010000000                                                                                                                                                                              ; 6       ;
; nios_system:NiosII|sdram_0:the_sdram_0|WideOr9~0                                                                                                                                                                                      ; 6       ;
; nios_system:NiosII|cpu_0:the_cpu_0|d_writedata[10]                                                                                                                                                                                    ; 6       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                 ; 6       ;
; nios_system:NiosII|cpu_0:the_cpu_0|D_dst_regnum[4]~0                                                                                                                                                                                  ; 6       ;
; nios_system:NiosII|cpu_0:the_cpu_0|D_ctrl_b_is_dst~1                                                                                                                                                                                  ; 6       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[0]             ; 6       ;
; nios_system:NiosII|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_winner~0                                                                                                                            ; 6       ;
; nios_system:NiosII|sdram_0:the_sdram_0|comb~0                                                                                                                                                                                         ; 6       ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arbitration_holdoff_internal~1                                                                                                                                     ; 6       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                             ; 6       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[0]             ; 6       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                         ; 6       ;
; nios_system:NiosII|cpu_0:the_cpu_0|R_valid                                                                                                                                                                                            ; 6       ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_status_reg_pie                                                                                                                                                                                   ; 6       ;
; nios_system:NiosII|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_winner~0                                                                                                                ; 6       ;
; nios_system:NiosII|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]                                                                                                               ; 6       ;
; nios_system:NiosII|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[1]                                                                                                               ; 6       ;
; nios_system:NiosII|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable                                                                                                      ; 6       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|Equal0~0                                                                                                             ; 6       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]~19                                                                                                                                                                           ; 5       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]~10                                                                                                                                                                           ; 5       ;
; sld_hub:auto_hub|shadow_irf_reg[2][0]~9                                                                                                                                                                                               ; 5       ;
; sld_hub:auto_hub|shadow_irf_reg[1][0]~2                                                                                                                                                                                               ; 5       ;
; sld_hub:auto_hub|irsr_reg[2]~3                                                                                                                                                                                                        ; 5       ;
; sld_hub:auto_hub|irsr_reg[2]~0                                                                                                                                                                                                        ; 5       ;
; sld_hub:auto_hub|irf_reg[2][0]~12                                                                                                                                                                                                     ; 5       ;
; sld_hub:auto_hub|irf_reg[1][0]~5                                                                                                                                                                                                      ; 5       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                              ; 5       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                              ; 5       ;
; nios_system:NiosII|timer_0:the_timer_0|control_wr_strobe                                                                                                                                                                              ; 5       ;
; nios_system:NiosII|sdram_0:the_sdram_0|pending                                                                                                                                                                                        ; 5       ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_end_xfer~2                                                                                                                                                         ; 5       ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|updated_one_count~4                                            ; 5       ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_5                                                                       ; 5       ;
; nios_system:NiosII|sdram_0:the_sdram_0|i_count[2]                                                                                                                                                                                     ; 5       ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_4                                                                       ; 5       ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_3                                                                       ; 5       ;
; nios_system:NiosII|cpu_0:the_cpu_0|d_writedata[8]                                                                                                                                                                                     ; 5       ;
; nios_system:NiosII|cpu_0:the_cpu_0|d_writedata[9]                                                                                                                                                                                     ; 5       ;
; nios_system:NiosII|timer_0_s1_arbitrator:the_timer_0_s1|cpu_0_data_master_requests_timer_0_s1~3                                                                                                                                       ; 5       ;
; nios_system:NiosII|greenLEDS:the_greenLEDS|Equal0~0                                                                                                                                                                                   ; 5       ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_2                                                                       ; 5       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[3]             ; 5       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[4]             ; 5       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[5]             ; 5       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[1]             ; 5       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[2]             ; 5       ;
; nios_system:NiosII|cpu_0:the_cpu_0|d_writedata[15]                                                                                                                                                                                    ; 5       ;
; nios_system:NiosII|cpu_0:the_cpu_0|d_writedata[13]                                                                                                                                                                                    ; 5       ;
; nios_system:NiosII|cpu_0:the_cpu_0|d_writedata[14]                                                                                                                                                                                    ; 5       ;
; nios_system:NiosII|cpu_0:the_cpu_0|d_writedata[12]                                                                                                                                                                                    ; 5       ;
; nios_system:NiosII|cpu_0:the_cpu_0|d_writedata[11]                                                                                                                                                                                    ; 5       ;
; nios_system:NiosII|sdram_0:the_sdram_0|f_pop                                                                                                                                                                                          ; 5       ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|updated_one_count~0                                                          ; 5       ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_1                                                                       ; 5       ;
; nios_system:NiosII|cpu_0:the_cpu_0|D_ctrl_shift_logical~0                                                                                                                                                                             ; 5       ;
; nios_system:NiosII|cpu_0:the_cpu_0|D_ctrl_crst~0                                                                                                                                                                                      ; 5       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[1]             ; 5       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[2]             ; 5       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[3]             ; 5       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[4]             ; 5       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[5]             ; 5       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_arith_result[0]~6                                                                                                                                                                                ; 5       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_arith_result[1]~5                                                                                                                                                                                ; 5       ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_addend[0]                                                                                                                                                      ; 5       ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_addend[1]                                                                                                                                                      ; 5       ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|stage_0                                                        ; 5       ;
; nios_system:NiosII|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_instruction_master_granted_cpu_0_jtag_debug_module~0                                                                                          ; 5       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src1[1]                                                                                                                                                                                          ; 5       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled~1                                                                                                                        ; 5       ;
; nios_system:NiosII|cpu_0:the_cpu_0|Equal2~0                                                                                                                                                                                           ; 5       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate~0                                                                                                                              ; 5       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift~6                                                                                                                             ; 5       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|jdo[35]                  ; 5       ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_alu_result[9]                                                                                                                                                                                    ; 5       ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_alu_result[11]                                                                                                                                                                                   ; 5       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                            ; 5       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~7                                                                                                                                                                                 ; 4       ;
; sld_hub:auto_hub|node_ena_proc~0                                                                                                                                                                                                      ; 4       ;
; sld_hub:auto_hub|irf_proc~0                                                                                                                                                                                                           ; 4       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                  ; 4       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; 4       ;
; nios_system:NiosII|sdram_0:the_sdram_0|m_next~19                                                                                                                                                                                      ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|Equal101~12                                                                                                                                                                                        ; 4       ;
; nios_system:NiosII|sdram_0:the_sdram_0|i_refs[0]                                                                                                                                                                                      ; 4       ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_6                                                                       ; 4       ;
; nios_system:NiosII|sdram_0:the_sdram_0|i_count[0]                                                                                                                                                                                     ; 4       ;
; nios_system:NiosII|sdram_0:the_sdram_0|i_count[0]~0                                                                                                                                                                                   ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|av_ld_byte3_data_nxt~5                                                                                                                                                                             ; 4       ;
; nios_system:NiosII|timer_0:the_timer_0|Equal6~4                                                                                                                                                                                       ; 4       ;
; nios_system:NiosII|sdram_0:the_sdram_0|m_state.001000000                                                                                                                                                                              ; 4       ;
; nios_system:NiosII|clocks_0:the_clocks_0|readdata[0]                                                                                                                                                                                  ; 4       ;
; nios_system:NiosII|sdram_0:the_sdram_0|m_state.000000010                                                                                                                                                                              ; 4       ;
; nios_system:NiosII|timer_0:the_timer_0|period_l_wr_strobe~0                                                                                                                                                                           ; 4       ;
; nios_system:NiosII|timer_0:the_timer_0|Equal0~10                                                                                                                                                                                      ; 4       ;
; nios_system:NiosII|Switches_s1_arbitrator:the_Switches_s1|cpu_0_data_master_requests_Switches_s1~0                                                                                                                                    ; 4       ;
; nios_system:NiosII|sdram_0:the_sdram_0|Selector41~4                                                                                                                                                                                   ; 4       ;
; nios_system:NiosII|sdram_0:the_sdram_0|za_data[6]                                                                                                                                                                                     ; 4       ;
; nios_system:NiosII|sdram_0:the_sdram_0|za_data[7]                                                                                                                                                                                     ; 4       ;
; nios_system:NiosII|sdram_0:the_sdram_0|za_data[8]                                                                                                                                                                                     ; 4       ;
; nios_system:NiosII|sdram_0:the_sdram_0|za_data[9]                                                                                                                                                                                     ; 4       ;
; nios_system:NiosII|sdram_0:the_sdram_0|za_data[10]                                                                                                                                                                                    ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|D_ctrl_implicit_dst_retaddr~0                                                                                                                                                                      ; 4       ;
; nios_system:NiosII|sdram_0:the_sdram_0|za_data[15]                                                                                                                                                                                    ; 4       ;
; nios_system:NiosII|sdram_0:the_sdram_0|za_data[13]                                                                                                                                                                                    ; 4       ;
; nios_system:NiosII|sdram_0:the_sdram_0|za_data[14]                                                                                                                                                                                    ; 4       ;
; nios_system:NiosII|sdram_0:the_sdram_0|za_data[12]                                                                                                                                                                                    ; 4       ;
; nios_system:NiosII|sdram_0:the_sdram_0|za_data[2]                                                                                                                                                                                     ; 4       ;
; nios_system:NiosII|sdram_0:the_sdram_0|za_data[5]                                                                                                                                                                                     ; 4       ;
; nios_system:NiosII|sdram_0:the_sdram_0|za_data[3]                                                                                                                                                                                     ; 4       ;
; nios_system:NiosII|sdram_0:the_sdram_0|za_data[4]                                                                                                                                                                                     ; 4       ;
; nios_system:NiosII|sdram_0:the_sdram_0|za_data[1]                                                                                                                                                                                     ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|R_ctrl_wrctl_inst                                                                                                                                                                                  ; 4       ;
; nios_system:NiosII|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[9]~9                                                                                                                            ; 4       ;
; nios_system:NiosII|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[8]~8                                                                                                                            ; 4       ;
; nios_system:NiosII|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[7]~7                                                                                                                            ; 4       ;
; nios_system:NiosII|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[6]~6                                                                                                                            ; 4       ;
; nios_system:NiosII|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[5]~5                                                                                                                            ; 4       ;
; nios_system:NiosII|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[4]~4                                                                                                                            ; 4       ;
; nios_system:NiosII|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[3]~3                                                                                                                            ; 4       ;
; nios_system:NiosII|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[2]~2                                                                                                                            ; 4       ;
; nios_system:NiosII|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[1]~1                                                                                                                            ; 4       ;
; nios_system:NiosII|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[0]~0                                                                                                                            ; 4       ;
; nios_system:NiosII|onchip_memory2_0:the_onchip_memory2_0|wren~0                                                                                                                                                                       ; 4       ;
; nios_system:NiosII|sdram_0:the_sdram_0|za_data[11]                                                                                                                                                                                    ; 4       ;
; nios_system:NiosII|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|cpu_0_instruction_master_granted_onchip_memory2_0_s1~1                                                                                                      ; 4       ;
; nios_system:NiosII|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_data[40]~1                                                                                                                        ; 4       ;
; nios_system:NiosII|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_count_enable~2                                                                                                                                              ; 4       ;
; nios_system:NiosII|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_firsttransfer~0                                                                                                                         ; 4       ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arbitration_holdoff_internal~0                                                                                                                                     ; 4       ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_firsttransfer~0                                                                                                                                                    ; 4       ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_share_counter[0]                                                                                                                                               ; 4       ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_share_counter[1]                                                                                                                                               ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src1[25]                                                                                                                                                                                         ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src1[26]                                                                                                                                                                                         ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src1[27]                                                                                                                                                                                         ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src1[28]                                                                                                                                                                                         ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src1[29]                                                                                                                                                                                         ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src1[30]                                                                                                                                                                                         ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|D_iw[20]                                                                                                                                                                                           ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|R_ctrl_br_nxt~0                                                                                                                                                                                    ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|D_iw[18]                                                                                                                                                                                           ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|D_iw[17]                                                                                                                                                                                           ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|D_iw[19]                                                                                                                                                                                           ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|Equal2~4                                                                                                                                                                                           ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|Equal2~2                                                                                                                                                                                           ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|av_ld_align_cycle[0]                                                                                                                                                                               ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|readdata[2]~4                                                                                                                                                  ; 4       ;
; nios_system:NiosII|sdram_0:the_sdram_0|za_data[0]                                                                                                                                                                                     ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|hbreak_req~1                                                                                                                                                                                       ; 4       ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|WideNor0~1                                                                                                                                                                    ; 4       ;
; nios_system:NiosII|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_slavearbiterlockenable                                                                                                                  ; 4       ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_slavearbiterlockenable                                                                                                                                             ; 4       ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|fifo_contains_ones_n                                           ; 4       ;
; nios_system:NiosII|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|d1_reasons_to_wait                                                                                                                                  ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src2[0]                                                                                                                                                                                          ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src2[1]                                                                                                                                                                                          ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src2[2]                                                                                                                                                                                          ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src2[3]                                                                                                                                                                                          ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src2[4]                                                                                                                                                                                          ; 4       ;
; nios_system:NiosII|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module                                                                                  ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|F_pc[9]                                                                                                                                                                                            ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|F_pc[11]                                                                                                                                                                                           ; 4       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                           ; 4       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                          ; 4       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                               ; 4       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                        ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|virtual_state_uir~0                     ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|Mux37~0                        ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[31]                         ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_9ef1:auto_generated|q_b[1]                                                                                 ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_9ef1:auto_generated|q_b[2]                                                                                 ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_9ef1:auto_generated|q_b[3]                                                                                 ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_9ef1:auto_generated|q_b[4]                                                                                 ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_9ef1:auto_generated|q_b[5]                                                                                 ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_9ef1:auto_generated|q_b[6]                                                                                 ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_9ef1:auto_generated|q_b[7]                                                                                 ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_9ef1:auto_generated|q_b[0]                                                                                 ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src1[14]                                                                                                                                                                                         ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src1[15]                                                                                                                                                                                         ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src1[16]                                                                                                                                                                                         ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src1[17]                                                                                                                                                                                         ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src1[18]                                                                                                                                                                                         ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src1[19]                                                                                                                                                                                         ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src1[20]                                                                                                                                                                                         ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src1[21]                                                                                                                                                                                         ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src1[22]                                                                                                                                                                                         ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src1[23]                                                                                                                                                                                         ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src1[24]                                                                                                                                                                                         ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src1[2]                                                                                                                                                                                          ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src1[3]                                                                                                                                                                                          ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src1[4]                                                                                                                                                                                          ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src1[5]                                                                                                                                                                                          ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src1[6]                                                                                                                                                                                          ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src1[7]                                                                                                                                                                                          ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src1[8]                                                                                                                                                                                          ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src1[9]                                                                                                                                                                                          ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src1[10]                                                                                                                                                                                         ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src1[11]                                                                                                                                                                                         ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src1[12]                                                                                                                                                                                         ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src1[13]                                                                                                                                                                                         ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|F_pc[7]                                                                                                                                                                                            ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_alu_result[8]                                                                                                                                                                                    ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_alu_result[7]                                                                                                                                                                                    ; 4       ;
; nios_system:NiosII|cpu_0:the_cpu_0|F_pc[10]                                                                                                                                                                                           ; 4       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; 3       ;
; sld_hub:auto_hub|reset_ena_reg_proc~0                                                                                                                                                                                                 ; 3       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                                                                 ; 3       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR~5                                                                                                                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR~3                                                                                                                                                                                    ; 3       ;
; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                      ; 3       ;
; sld_hub:auto_hub|virtual_ir_dr_scan_proc~0                                                                                                                                                                                            ; 3       ;
; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                       ; 3       ;
; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                  ; 3       ;
; sld_hub:auto_hub|irf_reg[2][0]~11                                                                                                                                                                                                     ; 3       ;
; sld_hub:auto_hub|irf_reg[1][0]~4                                                                                                                                                                                                      ; 3       ;
; sld_hub:auto_hub|Equal3~0                                                                                                                                                                                                             ; 3       ;
; sld_hub:auto_hub|Equal9~0                                                                                                                                                                                                             ; 3       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                   ; 3       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                   ; 3       ;
; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                     ; 3       ;
; nios_system:NiosII|sdram_0:the_sdram_0|i_refs[1]                                                                                                                                                                                      ; 3       ;
; nios_system:NiosII|sdram_0:the_sdram_0|i_refs[2]                                                                                                                                                                                      ; 3       ;
; nios_system:NiosII|sdram_0:the_sdram_0|i_count[0]~1                                                                                                                                                                                   ; 3       ;
; nios_system:NiosII|sdram_0:the_sdram_0|i_state.001                                                                                                                                                                                    ; 3       ;
; nios_system:NiosII|sdram_0:the_sdram_0|i_state.111                                                                                                                                                                                    ; 3       ;
; nios_system:NiosII|sdram_0:the_sdram_0|m_count[0]                                                                                                                                                                                     ; 3       ;
; nios_system:NiosII|timer_0:the_timer_0|counter_is_running                                                                                                                                                                             ; 3       ;
; nios_system:NiosII|timer_0:the_timer_0|force_reload                                                                                                                                                                                   ; 3       ;
; nios_system:NiosII|sdram_0:the_sdram_0|WideOr8~0                                                                                                                                                                                      ; 3       ;
; nios_system:NiosII|sdram_0:the_sdram_0|Selector31~0                                                                                                                                                                                   ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|d_writedata[20]                                                                                                                                                                                    ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|d_writedata[22]                                                                                                                                                                                    ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|d_writedata[23]                                                                                                                                                                                    ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|d_writedata[21]                                                                                                                                                                                    ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|d_writedata[18]                                                                                                                                                                                    ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|d_writedata[17]                                                                                                                                                                                    ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|d_writedata[19]                                                                                                                                                                                    ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|jdo[18]                  ; 3       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|ien_AE~0                                                                                                                                                                               ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|jdo[24]                  ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|jdo[19]                  ; 3       ;
; nios_system:NiosII|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|wr_address                                                                                                                           ; 3       ;
; nios_system:NiosII|sdram_0:the_sdram_0|Selector41~5                                                                                                                                                                                   ; 3       ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_counter_enable~0                                                                                                                                               ; 3       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write1                                                                                                                                 ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|jdo[23]                  ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|d_writedata[16]                                                                                                                                                                                    ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|jdo[20]                  ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|jdo[21]                  ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_estatus_reg                                                                                                                                                                                      ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_bstatus_reg                                                                                                                                                                                      ; 3       ;
; nios_system:NiosII|timer_0:the_timer_0|timeout_occurred                                                                                                                                                                               ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                              ; 3       ;
; nios_system:NiosII|sdram_0:the_sdram_0|active_rnw                                                                                                                                                                                     ; 3       ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_winner[0]~0                                                                                                                                                    ; 3       ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|updated_one_count~1                                                          ; 3       ;
; nios_system:NiosII|cpu_0_data_master_arbitrator:the_cpu_0_data_master|pre_dbs_count_enable~2                                                                                                                                          ; 3       ;
; nios_system:NiosII|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_share_counter[1]                                                                                                                    ; 3       ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_0                                                                       ; 3       ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_share_counter_next_value[1]~3                                                                                                                                  ; 3       ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_firsttransfer~1                                                                                                                                                    ; 3       ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_share_counter[2]                                                                                                                                               ; 3       ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|updated_one_count~2                                            ; 3       ;
; nios_system:NiosII|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|Equal0~0                                                                                                                             ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|D_ctrl_exception~4                                                                                                                                                                                 ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src1[31]                                                                                                                                                                                         ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|D_iw[22]                                                                                                                                                                                           ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|D_iw[23]                                                                                                                                                                                           ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|D_iw[24]                                                                                                                                                                                           ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|D_iw[25]                                                                                                                                                                                           ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|D_iw[26]                                                                                                                                                                                           ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|Equal2~5                                                                                                                                                                                           ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|D_iw[9]                                                                                                                                                                                            ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|D_iw[10]                                                                                                                                                                                           ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|R_ctrl_force_src2_zero                                                                                                                                                                             ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|Equal2~3                                                                                                                                                                                           ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|Equal101~4                                                                                                                                                                                         ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|jdo[22]                  ; 3       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                         ; 3       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift~11                                                                                                                            ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|av_ld_align_cycle[1]                                                                                                                                                                               ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|D_ctrl_retaddr~0                                                                                                                                                                                   ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_single_step_mode                                                                                         ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_error                                                                                                  ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_ipending_reg[0]                                                                                                                                                                                  ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_ipending_reg[1]                                                                                                                                                                                  ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|jdo[31]                  ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|jdo[30]                  ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|jdo[29]                  ; 3       ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|stage_0                                                                      ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|d_byteenable[2]                                                                                                                                                                                    ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|d_byteenable[3]                                                                                                                                                                                    ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|d_byteenable[1]                                                                                                                                                                                    ; 3       ;
; nios_system:NiosII|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|cpu_0_data_master_read_data_valid_clocks_0_avalon_clocks_slave_shift_register                                                             ; 3       ;
; nios_system:NiosII|cpu_0_data_master_arbitrator:the_cpu_0_data_master|Add0~0                                                                                                                                                          ; 3       ;
; nios_system:NiosII|timer_0_s1_arbitrator:the_timer_0_s1|cpu_0_data_master_requests_timer_0_s1~1                                                                                                                                       ; 3       ;
; nios_system:NiosII|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_winner[0]~1                                                                                                             ; 3       ;
; nios_system:NiosII|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|last_cycle_cpu_0_data_master_granted_slave_onchip_memory2_0_s1                                                                                              ; 3       ;
; nios_system:NiosII|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_address[1]                                                                                                           ; 3       ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|last_cycle_cpu_0_data_master_granted_slave_sdram_0_s1                                                                                                                         ; 3       ;
; nios_system:NiosII|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1_shift_register                                                                                 ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|F_pc_sel_nxt~0                                                                                                                                                                                     ; 3       ;
; nios_system:NiosII|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_firsttransfer~0                                                                                                             ; 3       ;
; nios_system:NiosII|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_begintransfer~0                                                                                                             ; 3       ;
; nios_system:NiosII|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter[1]                                                                                                        ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src2[14]                                                                                                                                                                                         ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src2[15]                                                                                                                                                                                         ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src2[5]                                                                                                                                                                                          ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src2[6]                                                                                                                                                                                          ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src2[7]                                                                                                                                                                                          ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src2[8]                                                                                                                                                                                          ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src2[9]                                                                                                                                                                                          ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src2[10]                                                                                                                                                                                         ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src2[11]                                                                                                                                                                                         ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src2[12]                                                                                                                                                                                         ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src2[13]                                                                                                                                                                                         ; 3       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                   ; 3       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                                 ; 3       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|r_val                                                                                                                                                                                  ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|jdo[25]                  ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|take_action_ocireg~0                                                                                         ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|Equal0~2                                                                                                     ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|Equal0~1                                                                                                     ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|Equal0~0                                                                                                     ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|jdo[17]                  ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|jdo[28]                  ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|jdo[27]                  ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|jdo[34]                  ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|jdo[26]                  ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|d_byteenable[0]                                                                                                                                                                                    ; 3       ;
; nios_system:NiosII|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[7]~7                                                                                                                ; 3       ;
; nios_system:NiosII|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[6]~6                                                                                                                ; 3       ;
; nios_system:NiosII|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[5]~5                                                                                                                ; 3       ;
; nios_system:NiosII|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[4]~4                                                                                                                ; 3       ;
; nios_system:NiosII|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[3]~3                                                                                                                ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|F_pc[3]                                                                                                                                                                                            ; 3       ;
; nios_system:NiosII|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[2]~2                                                                                                                ; 3       ;
; nios_system:NiosII|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[1]~1                                                                                                                ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonWr                                                                                                                ; 3       ;
; nios_system:NiosII|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module                                                                           ; 3       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rvalid0                                                                                                                                ; 3       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|t_dav                                                                                                                                                                                  ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_ready                                                                                                  ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|ir[0]                    ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|enable_action_strobe     ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|ir[1]                    ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_shift_rot_result[29]                                                                                                                                                                             ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_shift_rot_result[30]                                                                                                                                                                             ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_shift_rot_result[28]                                                                                                                                                                             ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|d_writedata[31]                                                                                                                                                                                    ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|d_writedata[30]                                                                                                                                                                                    ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|d_writedata[29]                                                                                                                                                                                    ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[15]                         ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_shift_rot_result[31]                                                                                                                                                                             ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_shift_rot_result[27]                                                                                                                                                                             ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|d_writedata[24]                                                                                                                                                                                    ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|d_writedata[25]                                                                                                                                                                                    ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|d_writedata[26]                                                                                                                                                                                    ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|d_writedata[27]                                                                                                                                                                                    ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|d_writedata[28]                                                                                                                                                                                    ; 3       ;
; nios_system:NiosII|timer_0:the_timer_0|internal_counter[31]                                                                                                                                                                           ; 3       ;
; nios_system:NiosII|timer_0:the_timer_0|internal_counter[30]                                                                                                                                                                           ; 3       ;
; nios_system:NiosII|timer_0:the_timer_0|internal_counter[29]                                                                                                                                                                           ; 3       ;
; nios_system:NiosII|timer_0:the_timer_0|internal_counter[28]                                                                                                                                                                           ; 3       ;
; nios_system:NiosII|timer_0:the_timer_0|internal_counter[27]                                                                                                                                                                           ; 3       ;
; nios_system:NiosII|timer_0:the_timer_0|internal_counter[26]                                                                                                                                                                           ; 3       ;
; nios_system:NiosII|timer_0:the_timer_0|internal_counter[25]                                                                                                                                                                           ; 3       ;
; nios_system:NiosII|timer_0:the_timer_0|internal_counter[24]                                                                                                                                                                           ; 3       ;
; nios_system:NiosII|timer_0:the_timer_0|internal_counter[23]                                                                                                                                                                           ; 3       ;
; nios_system:NiosII|timer_0:the_timer_0|internal_counter[22]                                                                                                                                                                           ; 3       ;
; nios_system:NiosII|timer_0:the_timer_0|internal_counter[21]                                                                                                                                                                           ; 3       ;
; nios_system:NiosII|timer_0:the_timer_0|internal_counter[20]                                                                                                                                                                           ; 3       ;
; nios_system:NiosII|timer_0:the_timer_0|internal_counter[19]                                                                                                                                                                           ; 3       ;
; nios_system:NiosII|timer_0:the_timer_0|internal_counter[18]                                                                                                                                                                           ; 3       ;
; nios_system:NiosII|timer_0:the_timer_0|internal_counter[17]                                                                                                                                                                           ; 3       ;
; nios_system:NiosII|timer_0:the_timer_0|internal_counter[16]                                                                                                                                                                           ; 3       ;
; nios_system:NiosII|timer_0:the_timer_0|internal_counter[13]                                                                                                                                                                           ; 3       ;
; nios_system:NiosII|timer_0:the_timer_0|internal_counter[12]                                                                                                                                                                           ; 3       ;
; nios_system:NiosII|timer_0:the_timer_0|internal_counter[15]                                                                                                                                                                           ; 3       ;
; nios_system:NiosII|timer_0:the_timer_0|internal_counter[14]                                                                                                                                                                           ; 3       ;
; nios_system:NiosII|timer_0:the_timer_0|internal_counter[11]                                                                                                                                                                           ; 3       ;
; nios_system:NiosII|timer_0:the_timer_0|internal_counter[10]                                                                                                                                                                           ; 3       ;
; nios_system:NiosII|timer_0:the_timer_0|internal_counter[9]                                                                                                                                                                            ; 3       ;
; nios_system:NiosII|timer_0:the_timer_0|internal_counter[8]                                                                                                                                                                            ; 3       ;
; nios_system:NiosII|timer_0:the_timer_0|internal_counter[7]                                                                                                                                                                            ; 3       ;
; nios_system:NiosII|timer_0:the_timer_0|internal_counter[5]                                                                                                                                                                            ; 3       ;
; nios_system:NiosII|timer_0:the_timer_0|internal_counter[4]                                                                                                                                                                            ; 3       ;
; nios_system:NiosII|timer_0:the_timer_0|internal_counter[6]                                                                                                                                                                            ; 3       ;
; nios_system:NiosII|timer_0:the_timer_0|internal_counter[3]                                                                                                                                                                            ; 3       ;
; nios_system:NiosII|timer_0:the_timer_0|internal_counter[2]                                                                                                                                                                            ; 3       ;
; nios_system:NiosII|timer_0:the_timer_0|internal_counter[1]                                                                                                                                                                            ; 3       ;
; nios_system:NiosII|timer_0:the_timer_0|internal_counter[0]                                                                                                                                                                            ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_shift_rot_result[0]                                                                                                                                                                              ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_shift_rot_result[26]                                                                                                                                                                             ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|av_ld_byte1_data[7]                                                                                                                                                                                ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[7]                          ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_shift_rot_result[1]                                                                                                                                                                              ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src2[25]                                                                                                                                                                                         ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src2[26]                                                                                                                                                                                         ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src2[27]                                                                                                                                                                                         ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src2[28]                                                                                                                                                                                         ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src2[29]                                                                                                                                                                                         ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src2[30]                                                                                                                                                                                         ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_shift_rot_result[25]                                                                                                                                                                             ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_shift_rot_result[9]                                                                                                                                                                              ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_shift_rot_result[8]                                                                                                                                                                              ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_shift_rot_result[7]                                                                                                                                                                              ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_shift_rot_result[6]                                                                                                                                                                              ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_shift_rot_result[5]                                                                                                                                                                              ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_shift_rot_result[4]                                                                                                                                                                              ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_shift_rot_result[3]                                                                                                                                                                              ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_shift_rot_result[2]                                                                                                                                                                              ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_shift_rot_result[10]                                                                                                                                                                             ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_alu_result[1]                                                                                                                                                                                    ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_shift_rot_result[12]                                                                                                                                                                             ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_shift_rot_result[11]                                                                                                                                                                             ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_shift_rot_result[14]                                                                                                                                                                             ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_shift_rot_result[15]                                                                                                                                                                             ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_shift_rot_result[16]                                                                                                                                                                             ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_shift_rot_result[17]                                                                                                                                                                             ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_shift_rot_result[18]                                                                                                                                                                             ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_shift_rot_result[19]                                                                                                                                                                             ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_shift_rot_result[20]                                                                                                                                                                             ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_shift_rot_result[21]                                                                                                                                                                             ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_shift_rot_result[22]                                                                                                                                                                             ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_shift_rot_result[23]                                                                                                                                                                             ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_shift_rot_result[24]                                                                                                                                                                             ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src2[16]                                                                                                                                                                                         ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src2[17]                                                                                                                                                                                         ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src2[18]                                                                                                                                                                                         ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src2[19]                                                                                                                                                                                         ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src2[20]                                                                                                                                                                                         ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src2[21]                                                                                                                                                                                         ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src2[22]                                                                                                                                                                                         ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src2[23]                                                                                                                                                                                         ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_src2[24]                                                                                                                                                                                         ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_shift_rot_result[13]                                                                                                                                                                             ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[35]                         ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[9]                                                                                                           ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[8]                                                                                                           ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[7]                                                                                                           ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[6]                                                                                                           ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[5]                                                                                                           ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|F_pc[6]                                                                                                                                                                                            ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|F_pc[5]                                                                                                                                                                                            ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|F_pc[4]                                                                                                                                                                                            ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|F_pc[2]                                                                                                                                                                                            ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|F_pc[1]                                                                                                                                                                                            ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|F_pc[0]                                                                                                                                                                                            ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|F_pc[12]                                                                                                                                                                                           ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|F_pc[13]                                                                                                                                                                                           ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|F_pc[14]                                                                                                                                                                                           ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|F_pc[15]                                                                                                                                                                                           ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|F_pc[16]                                                                                                                                                                                           ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|F_pc[17]                                                                                                                                                                                           ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|F_pc[18]                                                                                                                                                                                           ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|F_pc[19]                                                                                                                                                                                           ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|F_pc[20]                                                                                                                                                                                           ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_alu_result[14]                                                                                                                                                                                   ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_alu_result[15]                                                                                                                                                                                   ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_alu_result[16]                                                                                                                                                                                   ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_alu_result[17]                                                                                                                                                                                   ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_alu_result[18]                                                                                                                                                                                   ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_alu_result[19]                                                                                                                                                                                   ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_alu_result[20]                                                                                                                                                                                   ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_alu_result[21]                                                                                                                                                                                   ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_alu_result[22]                                                                                                                                                                                   ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_alu_result[23]                                                                                                                                                                                   ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_alu_result[24]                                                                                                                                                                                   ; 3       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[0]                          ; 3       ;
; sld_hub:auto_hub|hub_mode_reg[2]~2                                                                                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|Equal3~1                                                                                                                                                                                                             ; 2       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR~1                                                                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|irsr_reg[2]~6                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|Equal0~1                                                                                                                                                                                                             ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|Equal0~0                                                                                                                                                                                                             ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|node_ena~3                                                                                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|irf_reg[1][0]~3                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|irf_reg[1][0]~2                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|tdo                                                                                                                                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|D_wr_dst_reg~2                                                                                                                                                                                     ; 2       ;
; nios_system:NiosII|sdram_0:the_sdram_0|Selector34~8                                                                                                                                                                                   ; 2       ;
; nios_system:NiosII|sdram_0:the_sdram_0|f_select                                                                                                                                                                                       ; 2       ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|Add0~6                                                                                                                                                                        ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|comb~3                                                                                                               ; 2       ;
; nios_system:NiosII|sdram_0:the_sdram_0|Selector18~1                                                                                                                                                                                   ; 2       ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|always0~0                                                      ; 2       ;
; nios_system:NiosII|sdram_0:the_sdram_0|i_next.010                                                                                                                                                                                     ; 2       ;
; nios_system:NiosII|sdram_0:the_sdram_0|i_next.000                                                                                                                                                                                     ; 2       ;
; nios_system:NiosII|sdram_0:the_sdram_0|i_next.111                                                                                                                                                                                     ; 2       ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|always2~0                                                      ; 2       ;
; nios_system:NiosII|sdram_0:the_sdram_0|WideOr6~0                                                                                                                                                                                      ; 2       ;
; nios_system:NiosII|sdram_0:the_sdram_0|i_cmd[0]                                                                                                                                                                                       ; 2       ;
; nios_system:NiosII|sdram_0:the_sdram_0|i_cmd[2]                                                                                                                                                                                       ; 2       ;
; nios_system:NiosII|sdram_0:the_sdram_0|i_cmd[1]                                                                                                                                                                                       ; 2       ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|always4~0                                                      ; 2       ;
; nios_system:NiosII|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[6]~15                                                                                                                            ; 2       ;
; nios_system:NiosII|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[7]~14                                                                                                                            ; 2       ;
; nios_system:NiosII|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[8]~13                                                                                                                            ; 2       ;
; nios_system:NiosII|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[9]~12                                                                                                                            ; 2       ;
; nios_system:NiosII|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[10]~11                                                                                                                           ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[11]                         ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[12]                         ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[13]                         ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[10]                         ; 2       ;
; nios_system:NiosII|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[15]~10                                                                                                                           ; 2       ;
; nios_system:NiosII|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[13]~9                                                                                                                            ; 2       ;
; nios_system:NiosII|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[14]~8                                                                                                                            ; 2       ;
; nios_system:NiosII|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[12]~7                                                                                                                            ; 2       ;
; nios_system:NiosII|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[2]~6                                                                                                                             ; 2       ;
; nios_system:NiosII|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[5]~5                                                                                                                             ; 2       ;
; nios_system:NiosII|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[3]~4                                                                                                                             ; 2       ;
; nios_system:NiosII|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[4]~3                                                                                                                             ; 2       ;
; nios_system:NiosII|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[1]~2                                                                                                                             ; 2       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                ; 2       ;
; nios_system:NiosII|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[11]~1                                                                                                                            ; 2       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count|counter_reg_bit[5]                                    ; 2       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count|counter_reg_bit[4]                                    ; 2       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count|counter_reg_bit[3]                                    ; 2       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count|counter_reg_bit[2]                                    ; 2       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count|counter_reg_bit[1]                                    ; 2       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count|counter_reg_bit[0]                                    ; 2       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr|counter_reg_bit[5]                                          ; 2       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr|counter_reg_bit[4]                                          ; 2       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr|counter_reg_bit[3]                                          ; 2       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr|counter_reg_bit[2]                                          ; 2       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr|counter_reg_bit[1]                                          ; 2       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr|counter_reg_bit[0]                                          ; 2       ;
; nios_system:NiosII|sdram_0:the_sdram_0|m_next.010000000                                                                                                                                                                               ; 2       ;
; nios_system:NiosII|sdram_0:the_sdram_0|Selector34~6                                                                                                                                                                                   ; 2       ;
; nios_system:NiosII|sdram_0:the_sdram_0|Selector34~4                                                                                                                                                                                   ; 2       ;
; nios_system:NiosII|sdram_0:the_sdram_0|Selector33~3                                                                                                                                                                                   ; 2       ;
; nios_system:NiosII|sdram_0:the_sdram_0|Selector33~1                                                                                                                                                                                   ; 2       ;
; nios_system:NiosII|sdram_0:the_sdram_0|Selector38~4                                                                                                                                                                                   ; 2       ;
; nios_system:NiosII|sdram_0:the_sdram_0|Selector38~2                                                                                                                                                                                   ; 2       ;
; nios_system:NiosII|sdram_0:the_sdram_0|Selector38~1                                                                                                                                                                                   ; 2       ;
; nios_system:NiosII|sdram_0:the_sdram_0|m_state~22                                                                                                                                                                                     ; 2       ;
; nios_system:NiosII|sdram_0:the_sdram_0|i_next.101                                                                                                                                                                                     ; 2       ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|always6~0                                                      ; 2       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|woverflow                                                                                                                                                                              ; 2       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|rvalid                                                                                                                                                                                 ; 2       ;
; nios_system:NiosII|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_data[6]~30                                                                                                                        ; 2       ;
; nios_system:NiosII|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_data[7]~29                                                                                                                        ; 2       ;
; nios_system:NiosII|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_data[8]~28                                                                                                                        ; 2       ;
; nios_system:NiosII|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_data[9]~27                                                                                                                        ; 2       ;
; nios_system:NiosII|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_data[10]~26                                                                                                                       ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|jdo[10]                  ; 2       ;
; nios_system:NiosII|timer_0:the_timer_0|Equal6~5                                                                                                                                                                                       ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|jdo[11]                  ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|jdo[12]                  ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|jdo[13]                  ; 2       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|ac                                                                                                                                                                                     ; 2       ;
; nios_system:NiosII|timer_0:the_timer_0|control_register[1]                                                                                                                                                                            ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[9]                          ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|jdo[9]                   ; 2       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                            ; 2       ;
; nios_system:NiosII|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_data[15]~25                                                                                                                       ; 2       ;
; nios_system:NiosII|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_data[13]~24                                                                                                                       ; 2       ;
; nios_system:NiosII|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_data[14]~23                                                                                                                       ; 2       ;
; nios_system:NiosII|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_data[12]~22                                                                                                                       ; 2       ;
; nios_system:NiosII|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_data[2]~21                                                                                                                        ; 2       ;
; nios_system:NiosII|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_data[5]~20                                                                                                                        ; 2       ;
; nios_system:NiosII|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_data[3]~19                                                                                                                        ; 2       ;
; nios_system:NiosII|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_data[4]~18                                                                                                                        ; 2       ;
; nios_system:NiosII|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_data[1]~17                                                                                                                        ; 2       ;
; nios_system:NiosII|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[0]~0                                                                                                                             ; 2       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|fifo_rd~0                                                                                                                                                                              ; 2       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate1                                                                                                                               ; 2       ;
; nios_system:NiosII|timer_0:the_timer_0|period_h_register[15]                                                                                                                                                                          ; 2       ;
; nios_system:NiosII|timer_0:the_timer_0|period_h_register[14]                                                                                                                                                                          ; 2       ;
; nios_system:NiosII|timer_0:the_timer_0|period_h_register[13]                                                                                                                                                                          ; 2       ;
; nios_system:NiosII|timer_0:the_timer_0|period_h_register[12]                                                                                                                                                                          ; 2       ;
; nios_system:NiosII|timer_0:the_timer_0|period_h_register[11]                                                                                                                                                                          ; 2       ;
; nios_system:NiosII|timer_0:the_timer_0|period_h_register[10]                                                                                                                                                                          ; 2       ;
; nios_system:NiosII|timer_0:the_timer_0|period_h_register[9]                                                                                                                                                                           ; 2       ;
; nios_system:NiosII|timer_0:the_timer_0|period_h_register[8]                                                                                                                                                                           ; 2       ;
; nios_system:NiosII|timer_0:the_timer_0|period_h_register[7]                                                                                                                                                                           ; 2       ;
; nios_system:NiosII|timer_0:the_timer_0|period_h_register[6]                                                                                                                                                                           ; 2       ;
; nios_system:NiosII|timer_0:the_timer_0|period_h_register[5]                                                                                                                                                                           ; 2       ;
; nios_system:NiosII|timer_0:the_timer_0|period_h_register[4]                                                                                                                                                                           ; 2       ;
; nios_system:NiosII|timer_0:the_timer_0|period_h_register[3]                                                                                                                                                                           ; 2       ;
; nios_system:NiosII|timer_0:the_timer_0|period_h_register[2]                                                                                                                                                                           ; 2       ;
; nios_system:NiosII|timer_0:the_timer_0|period_h_register[1]                                                                                                                                                                           ; 2       ;
; nios_system:NiosII|timer_0:the_timer_0|period_l_register[13]                                                                                                                                                                          ; 2       ;
; nios_system:NiosII|timer_0:the_timer_0|period_l_register[12]                                                                                                                                                                          ; 2       ;
; nios_system:NiosII|timer_0:the_timer_0|period_l_register[15]                                                                                                                                                                          ; 2       ;
; nios_system:NiosII|timer_0:the_timer_0|period_l_register[14]                                                                                                                                                                          ; 2       ;
; nios_system:NiosII|timer_0:the_timer_0|period_l_register[11]                                                                                                                                                                          ; 2       ;
; nios_system:NiosII|timer_0:the_timer_0|period_l_register[10]                                                                                                                                                                          ; 2       ;
; nios_system:NiosII|timer_0:the_timer_0|period_l_register[9]                                                                                                                                                                           ; 2       ;
; nios_system:NiosII|timer_0:the_timer_0|period_l_register[8]                                                                                                                                                                           ; 2       ;
; nios_system:NiosII|timer_0:the_timer_0|period_l_register[7]                                                                                                                                                                           ; 2       ;
; nios_system:NiosII|timer_0:the_timer_0|period_l_register[5]                                                                                                                                                                           ; 2       ;
; nios_system:NiosII|timer_0:the_timer_0|period_l_register[4]                                                                                                                                                                           ; 2       ;
; nios_system:NiosII|timer_0:the_timer_0|period_l_register[6]                                                                                                                                                                           ; 2       ;
; nios_system:NiosII|timer_0:the_timer_0|period_l_register[3]                                                                                                                                                                           ; 2       ;
; nios_system:NiosII|timer_0:the_timer_0|period_l_register[2]                                                                                                                                                                           ; 2       ;
; nios_system:NiosII|timer_0:the_timer_0|period_l_register[1]                                                                                                                                                                           ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[14]                         ; 2       ;
; nios_system:NiosII|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_data[11]~16                                                                                                                       ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[24]                         ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[16]                         ; 2       ;
; nios_system:NiosII|timer_0:the_timer_0|period_l_register[0]                                                                                                                                                                           ; 2       ;
; nios_system:NiosII|timer_0:the_timer_0|period_h_register[0]                                                                                                                                                                           ; 2       ;
; nios_system:NiosII|sdram_0:the_sdram_0|Selector27~3                                                                                                                                                                                   ; 2       ;
; nios_system:NiosII|sdram_0:the_sdram_0|Selector28~1                                                                                                                                                                                   ; 2       ;
; nios_system:NiosII|sdram_0:the_sdram_0|Selector28~0                                                                                                                                                                                   ; 2       ;
; nios_system:NiosII|sdram_0:the_sdram_0|m_next.000000001                                                                                                                                                                               ; 2       ;
; nios_system:NiosII|sdram_0:the_sdram_0|ack_refresh_request                                                                                                                                                                            ; 2       ;
; nios_system:NiosII|sdram_0:the_sdram_0|refresh_counter[0]                                                                                                                                                                             ; 2       ;
; nios_system:NiosII|sdram_0:the_sdram_0|refresh_counter[1]                                                                                                                                                                             ; 2       ;
; nios_system:NiosII|sdram_0:the_sdram_0|refresh_counter[2]                                                                                                                                                                             ; 2       ;
; nios_system:NiosII|sdram_0:the_sdram_0|refresh_counter[4]                                                                                                                                                                             ; 2       ;
; nios_system:NiosII|sdram_0:the_sdram_0|refresh_counter[3]                                                                                                                                                                             ; 2       ;
; nios_system:NiosII|sdram_0:the_sdram_0|refresh_counter[5]                                                                                                                                                                             ; 2       ;
; nios_system:NiosII|sdram_0:the_sdram_0|refresh_counter[6]                                                                                                                                                                             ; 2       ;
; nios_system:NiosII|sdram_0:the_sdram_0|refresh_counter[7]                                                                                                                                                                             ; 2       ;
; nios_system:NiosII|sdram_0:the_sdram_0|refresh_counter[8]                                                                                                                                                                             ; 2       ;
; nios_system:NiosII|sdram_0:the_sdram_0|refresh_counter[10]                                                                                                                                                                            ; 2       ;
; nios_system:NiosII|sdram_0:the_sdram_0|refresh_counter[11]                                                                                                                                                                            ; 2       ;
; nios_system:NiosII|sdram_0:the_sdram_0|refresh_counter[9]                                                                                                                                                                             ; 2       ;
; nios_system:NiosII|sdram_0:the_sdram_0|refresh_counter[12]                                                                                                                                                                            ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_shift_rot_fill_bit~0                                                                                                                                                                             ; 2       ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|always8~0                                                      ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_rf_wr_data[25]~34                                                                                                                                                                                ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_rf_wr_data[26]~33                                                                                                                                                                                ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_rf_wr_data[27]~32                                                                                                                                                                                ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_rf_wr_data[28]~31                                                                                                                                                                                ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_rf_wr_data[29]~30                                                                                                                                                                                ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_rf_wr_data[30]~29                                                                                                                                                                                ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_rf_wr_data[31]~28                                                                                                                                                                                ; 2       ;
; nios_system:NiosII|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[14]                                                                                                                       ; 2       ;
; nios_system:NiosII|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[15]                                                                                                                       ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[20]                                                                                                          ; 2       ;
; nios_system:NiosII|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_2[0]                                                                                                                                          ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|av_ld_byte3_data[1]                                                                                                                                                                                ; 2       ;
; nios_system:NiosII|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[17]                                                                                                                       ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[22]                                                                                                          ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|av_ld_byte3_data[2]                                                                                                                                                                                ; 2       ;
; nios_system:NiosII|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[18]                                                                                                                       ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|av_ld_byte3_data[3]                                                                                                                                                                                ; 2       ;
; nios_system:NiosII|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[19]                                                                                                                       ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|av_ld_byte3_data[4]                                                                                                                                                                                ; 2       ;
; nios_system:NiosII|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[20]                                                                                                                       ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|av_ld_byte3_data[5]                                                                                                                                                                                ; 2       ;
; nios_system:NiosII|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[21]                                                                                                                       ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|av_ld_byte3_data[6]                                                                                                                                                                                ; 2       ;
; nios_system:NiosII|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[22]                                                                                                                       ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|av_ld_byte3_data[7]                                                                                                                                                                                ; 2       ;
; nios_system:NiosII|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[23]                                                                                                                       ; 2       ;
; nios_system:NiosII|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[24]                                                                                                                       ; 2       ;
; nios_system:NiosII|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[16]~51                                                                                                                               ; 2       ;
; nios_system:NiosII|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[2]                                                                                                                        ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[7]                                                                                                           ; 2       ;
; nios_system:NiosII|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[4]                                                                                                                        ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[9]                                                                                                           ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[10]                                                                                                          ; 2       ;
; nios_system:NiosII|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[8]                                                                                                                        ; 2       ;
; nios_system:NiosII|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_1[0]                                                                                                                                          ; 2       ;
; nios_system:NiosII|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[9]                                                                                                                        ; 2       ;
; nios_system:NiosII|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[10]                                                                                                                       ; 2       ;
; nios_system:NiosII|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[11]                                                                                                                       ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|F_iw[31]~73                                                                                                                                                                                        ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|F_iw[30]~70                                                                                                                                                                                        ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|F_iw[29]~67                                                                                                                                                                                        ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|av_fill_bit~0                                                                                                                                                                                      ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|R_ctrl_ld_signed                                                                                                                                                                                   ; 2       ;
; nios_system:NiosII|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[13]                                                                                                                       ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[19]                                                                                                          ; 2       ;
; nios_system:NiosII|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[1]                                                                                                                        ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[8]                          ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[6]                                                                                                           ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[21]                                                                                                          ; 2       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                            ; 2       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                  ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|jdo[15]                  ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[23]                         ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[23]~18                                                                                                       ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|jdo[8]                   ; 2       ;
; nios_system:NiosII|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_data[0]~15                                                                                                                        ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[20]                         ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[21]                         ; 2       ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|t_pause~reg0                                                                                                                           ; 2       ;
; nios_system:NiosII|timer_0:the_timer_0|Equal6~0                                                                                                                                                                                       ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_ienable_reg_nxt~1                                                                                                                                                                                ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|jdo[14]                  ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|jdo[16]                  ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[17]                                                                                                          ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[19]                         ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetlatch                                                                                                     ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[31]                                                                                                          ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[30]                                                                                                          ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[28]                                                                                                          ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|E_control_rd_data[0]~0                                                                                                                                                                             ; 2       ;
; nios_system:NiosII|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[0]                                                                                                                                          ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|D_dst_regnum[2]~5                                                                                                                                                                                  ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|D_dst_regnum[0]~4                                                                                                                                                                                  ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|D_dst_regnum[3]~3                                                                                                                                                                                  ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|D_dst_regnum[4]~2                                                                                                                                                                                  ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|D_dst_regnum[1]~1                                                                                                                                                                                  ; 2       ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_address[20]~13                                                                                                                                                     ; 2       ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_address[18]~12                                                                                                                                                     ; 2       ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_address[19]~11                                                                                                                                                     ; 2       ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_address[16]~10                                                                                                                                                     ; 2       ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_address[17]~9                                                                                                                                                      ; 2       ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_address[14]~8                                                                                                                                                      ; 2       ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_address[15]~7                                                                                                                                                      ; 2       ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_address[12]~6                                                                                                                                                      ; 2       ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_address[13]~5                                                                                                                                                      ; 2       ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_address[10]~4                                                                                                                                                      ; 2       ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_address[11]~3                                                                                                                                                      ; 2       ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_address[21]~2                                                                                                                                                      ; 2       ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_address[9]~1                                                                                                                                                       ; 2       ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_address[8]~0                                                                                                                                                       ; 2       ;
; nios_system:NiosII|sdram_0:the_sdram_0|Selector41~6                                                                                                                                                                                   ; 2       ;
; nios_system:NiosII|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_counter_enable                                                                                                                      ; 2       ;
; nios_system:NiosII|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_share_counter[0]                                                                                                                    ; 2       ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|always10~0                                                     ; 2       ;
; nios_system:NiosII|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_winner~1                                                                                                                                                       ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_rf_wr_data[14]~27                                                                                                                                                                                ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_rf_wr_data[15]~26                                                                                                                                                                                ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|readdata[20]~31                                                                                                                                                ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_rf_wr_data[16]~25                                                                                                                                                                                ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_rf_wr_data[17]~24                                                                                                                                                                                ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|readdata[22]~30                                                                                                                                                ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_rf_wr_data[18]~23                                                                                                                                                                                ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|readdata[23]~29                                                                                                                                                ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_rf_wr_data[19]~22                                                                                                                                                                                ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|readdata[24]~28                                                                                                                                                ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_rf_wr_data[20]~21                                                                                                                                                                                ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|F_iw[25]~56                                                                                                                                                                                        ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_rf_wr_data[21]~20                                                                                                                                                                                ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|F_iw[26]~53                                                                                                                                                                                        ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_rf_wr_data[22]~19                                                                                                                                                                                ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|F_iw[27]~50                                                                                                                                                                                        ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_rf_wr_data[23]~18                                                                                                                                                                                ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|readdata[21]~27                                                                                                                                                ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_rf_wr_data[24]~17                                                                                                                                                                                ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|av_ld_byte3_data[0]                                                                                                                                                                                ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|F_iw[28]~45                                                                                                                                                                                        ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|readdata[6]~26                                                                                                                                                 ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_rf_wr_data[2]~16                                                                                                                                                                                 ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|readdata[7]~25                                                                                                                                                 ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_rf_wr_data[3]~15                                                                                                                                                                                 ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_rf_wr_data[4]~14                                                                                                                                                                                 ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|readdata[9]~23                                                                                                                                                 ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_rf_wr_data[5]~13                                                                                                                                                                                 ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|readdata[10]~22                                                                                                                                                ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_rf_wr_data[6]~12                                                                                                                                                                                 ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_rf_wr_data[7]~11                                                                                                                                                                                 ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|av_ld_byte0_data[7]                                                                                                                                                                                ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_rf_wr_data[8]~10                                                                                                                                                                                 ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_rf_wr_data[9]~9                                                                                                                                                                                  ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_rf_wr_data[10]~8                                                                                                                                                                                 ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_rf_wr_data[11]~7                                                                                                                                                                                 ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_rf_wr_data[12]~6                                                                                                                                                                                 ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|readdata[18]~21                                                                                                                                                ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|F_iw[18]~31                                                                                                                                                                                        ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|readdata[17]~20                                                                                                                                                ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|F_iw[17]~28                                                                                                                                                                                        ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|D_ctrl_retaddr~2                                                                                                                                                                                   ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_rf_wr_data[13]~5                                                                                                                                                                                 ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|readdata[19]~19                                                                                                                                                ; 2       ;
; nios_system:NiosII|cpu_0:the_cpu_0|W_rf_wr_data[1]~4                                                                                                                                                                                  ; 2       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------------------+----------------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                               ; Location                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------------------+----------------------------------------------------------------+
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_l872:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; Single Clock ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 8192  ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 2    ; cpu_0_ociram_default_contents.mif ; M9K_X13_Y16_N0, M9K_X25_Y16_N0                                 ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_8ef1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; cpu_0_rf_ram_a.mif                ; M9K_X25_Y22_N0                                                 ;
; nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_9ef1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; cpu_0_rf_ram_b.mif                ; M9K_X25_Y23_N0                                                 ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                              ; M9K_X25_Y15_N0                                                 ;
; nios_system:NiosII|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                              ; M9K_X25_Y14_N0                                                 ;
; nios_system:NiosII|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_o6c1:auto_generated|ALTSYNCRAM                                                                                                                                        ; AUTO ; Single Port      ; Single Clock ; 1024         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 32768 ; 1024                        ; 32                          ; --                          ; --                          ; 32768               ; 4    ; onchip_memory2_0.hex              ; M9K_X25_Y18_N0, M9K_X25_Y19_N0, M9K_X25_Y20_N0, M9K_X25_Y17_N0 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------------------+----------------------------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |de0_tutorial|nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_l872:auto_generated|ALTSYNCRAM ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000100000000000000000100000) (40000040) (8388640) (800020)    ;(00000000000000000001100100011001) (14431) (6425) (1919)   ;(00000000000001000000000000000000) (1000000) (262144) (40000)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00100000000000000000000000000000) (-294967296) (536870912) (20000000)   ;(00000000100000000000000000000000) (40000000) (8388608) (800000)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8;(00000000001100101110000000111010) (14560072) (3334202) (32E03A)    ;(11001000000000000110000000111010) (1812216886) (-939499462) (-3-7-15-15-9-15-12-6)   ;(00000000000000000000000000000110) (6) (6) (06)   ;(00000000001111111111110000000110) (17776006) (4193286) (3FFC06)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;16;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;24;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;32;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;40;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;48;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;56;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;64;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;72;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;80;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;88;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;96;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;104;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;112;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;120;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;128;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;136;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;144;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;152;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;160;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;168;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;176;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;184;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;192;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;200;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;208;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;216;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;224;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;232;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;240;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;248;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;




RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |de0_tutorial|nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_9ef1:auto_generated|ALTSYNCRAM                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;8;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;16;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;24;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;




RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |de0_tutorial|nios_system:NiosII|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_o6c1:auto_generated|ALTSYNCRAM                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;16;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;24;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;32;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;40;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;48;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;56;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;64;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;72;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;80;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;88;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;96;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;




RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |de0_tutorial|nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_8ef1:auto_generated|ALTSYNCRAM                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;8;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;16;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;24;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;




+-----------------------------------------------------+
; Interconnect Usage Summary                          ;
+----------------------------+------------------------+
; Interconnect Resource Type ; Usage                  ;
+----------------------------+------------------------+
; Block interconnects        ; 3,424 / 47,787 ( 7 % ) ;
; C16 interconnects          ; 8 / 1,804 ( < 1 % )    ;
; C4 interconnects           ; 2,022 / 31,272 ( 6 % ) ;
; Direct links               ; 353 / 47,787 ( < 1 % ) ;
; Global clocks              ; 5 / 20 ( 25 % )        ;
; Local interconnects        ; 944 / 15,408 ( 6 % )   ;
; R24 interconnects          ; 31 / 1,775 ( 2 % )     ;
; R4 interconnects           ; 2,686 / 41,310 ( 7 % ) ;
+----------------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.69) ; Number of LABs  (Total = 163) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 13                            ;
; 2                                           ; 6                             ;
; 3                                           ; 6                             ;
; 4                                           ; 4                             ;
; 5                                           ; 3                             ;
; 6                                           ; 3                             ;
; 7                                           ; 0                             ;
; 8                                           ; 0                             ;
; 9                                           ; 1                             ;
; 10                                          ; 6                             ;
; 11                                          ; 0                             ;
; 12                                          ; 1                             ;
; 13                                          ; 5                             ;
; 14                                          ; 1                             ;
; 15                                          ; 7                             ;
; 16                                          ; 107                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.50) ; Number of LABs  (Total = 163) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 116                           ;
; 1 Clock                            ; 147                           ;
; 1 Clock enable                     ; 54                            ;
; 1 Sync. clear                      ; 14                            ;
; 1 Sync. load                       ; 34                            ;
; 2 Async. clears                    ; 4                             ;
; 2 Clock enables                    ; 32                            ;
; 2 Clocks                           ; 7                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 19.32) ; Number of LABs  (Total = 163) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 2                             ;
; 2                                            ; 13                            ;
; 3                                            ; 0                             ;
; 4                                            ; 4                             ;
; 5                                            ; 2                             ;
; 6                                            ; 5                             ;
; 7                                            ; 2                             ;
; 8                                            ; 2                             ;
; 9                                            ; 1                             ;
; 10                                           ; 2                             ;
; 11                                           ; 1                             ;
; 12                                           ; 1                             ;
; 13                                           ; 0                             ;
; 14                                           ; 0                             ;
; 15                                           ; 0                             ;
; 16                                           ; 6                             ;
; 17                                           ; 8                             ;
; 18                                           ; 6                             ;
; 19                                           ; 11                            ;
; 20                                           ; 11                            ;
; 21                                           ; 8                             ;
; 22                                           ; 11                            ;
; 23                                           ; 9                             ;
; 24                                           ; 6                             ;
; 25                                           ; 12                            ;
; 26                                           ; 9                             ;
; 27                                           ; 6                             ;
; 28                                           ; 6                             ;
; 29                                           ; 2                             ;
; 30                                           ; 5                             ;
; 31                                           ; 3                             ;
; 32                                           ; 9                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 9.86) ; Number of LABs  (Total = 163) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 14                            ;
; 2                                               ; 9                             ;
; 3                                               ; 7                             ;
; 4                                               ; 3                             ;
; 5                                               ; 5                             ;
; 6                                               ; 10                            ;
; 7                                               ; 6                             ;
; 8                                               ; 7                             ;
; 9                                               ; 12                            ;
; 10                                              ; 10                            ;
; 11                                              ; 9                             ;
; 12                                              ; 12                            ;
; 13                                              ; 15                            ;
; 14                                              ; 7                             ;
; 15                                              ; 7                             ;
; 16                                              ; 22                            ;
; 17                                              ; 2                             ;
; 18                                              ; 2                             ;
; 19                                              ; 0                             ;
; 20                                              ; 2                             ;
; 21                                              ; 0                             ;
; 22                                              ; 0                             ;
; 23                                              ; 1                             ;
; 24                                              ; 0                             ;
; 25                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 19.31) ; Number of LABs  (Total = 163) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 2                             ;
; 3                                            ; 5                             ;
; 4                                            ; 5                             ;
; 5                                            ; 5                             ;
; 6                                            ; 4                             ;
; 7                                            ; 3                             ;
; 8                                            ; 6                             ;
; 9                                            ; 2                             ;
; 10                                           ; 4                             ;
; 11                                           ; 2                             ;
; 12                                           ; 3                             ;
; 13                                           ; 7                             ;
; 14                                           ; 3                             ;
; 15                                           ; 6                             ;
; 16                                           ; 3                             ;
; 17                                           ; 6                             ;
; 18                                           ; 8                             ;
; 19                                           ; 2                             ;
; 20                                           ; 5                             ;
; 21                                           ; 5                             ;
; 22                                           ; 8                             ;
; 23                                           ; 8                             ;
; 24                                           ; 7                             ;
; 25                                           ; 7                             ;
; 26                                           ; 3                             ;
; 27                                           ; 4                             ;
; 28                                           ; 8                             ;
; 29                                           ; 4                             ;
; 30                                           ; 1                             ;
; 31                                           ; 4                             ;
; 32                                           ; 4                             ;
; 33                                           ; 9                             ;
; 34                                           ; 9                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 18           ; 0            ; 18           ; 0            ; 0            ; 22        ; 18           ; 0            ; 22        ; 22        ; 0            ; 8            ; 0            ; 0            ; 10           ; 0            ; 8            ; 10           ; 0            ; 0            ; 0            ; 8            ; 0            ; 0            ; 0            ; 0            ; 0            ; 22        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 22           ; 4            ; 22           ; 22           ; 0         ; 4            ; 22           ; 0         ; 0         ; 22           ; 14           ; 22           ; 22           ; 12           ; 22           ; 14           ; 12           ; 22           ; 22           ; 22           ; 14           ; 22           ; 22           ; 22           ; 22           ; 22           ; 0         ; 22           ; 22           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[4]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[5]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[6]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[7]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Fitter
    Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Feb 22 12:49:00 2012
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off de0_tutorial -c de0_tutorial
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP3C16F484C6 for design "de0_tutorial"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "nios_system:NiosII|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|altpll_psb2:auto_generated|pll1" as Cyclone III PLL type
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for nios_system:NiosII|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|altpll_psb2:auto_generated|clk[0] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP3C40F484C6 is compatible
    Info (176445): Device EP3C55F484C6 is compatible
    Info (176445): Device EP3C80F484C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location K2
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location K1
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location K22
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'cpu_0.sdc'
Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: NiosII|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node CLOCK_50~input (placed in PIN G21 (CLK4, DIFFCLK_2p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
Info (176353): Automatically promoted node nios_system:NiosII|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|altpll_psb2:auto_generated|clk[0] (placed in counter C0 of PLL_2)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node nios_system:NiosII|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node nios_system:NiosII|cpu_0:the_cpu_0|W_rf_wren
        Info (176357): Destination node nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|jtag_break~1
        Info (176357): Destination node nios_system:NiosII|sdram_0:the_sdram_0|active_rnw~1
        Info (176357): Destination node nios_system:NiosII|sdram_0:the_sdram_0|active_cs_n~0
        Info (176357): Destination node nios_system:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetlatch~0
        Info (176357): Destination node nios_system:NiosII|sdram_0:the_sdram_0|i_refs[0]
        Info (176357): Destination node nios_system:NiosII|sdram_0:the_sdram_0|i_refs[2]
        Info (176357): Destination node nios_system:NiosII|sdram_0:the_sdram_0|i_refs[1]
Info (176353): Automatically promoted node nios_system:NiosII|reset_n_sources~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Extra Info (176273): Performing register packing on registers with non-logic cell location assignments
Extra Info (176274): Completed register packing on registers with non-logic cell location assignments
Extra Info (176236): Started Fast Input/Output/OE register processing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Extra Info (176237): Finished Fast Input/Output/OE register processing
Extra Info (176248): Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density
Extra Info (176249): Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks
Info (176235): Finished register packing
    Extra Info (176218): Packed 8 registers into blocks of type EC
Warning (15058): PLL "nios_system:NiosII|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|altpll_psb2:auto_generated|pll1" is in normal or source synchronous mode with output clock "compensate_clock" set to clk[0] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins
Warning (15064): PLL "nios_system:NiosII|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|altpll_psb2:auto_generated|pll1" output port clk[0] feeds output pin "LEDG[0]~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:04
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:03
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 5% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19
Info (170194): Fitter routing operations ending: elapsed time is 00:00:05
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info: Quartus II 32-bit Fitter was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 406 megabytes
    Info: Processing ended: Wed Feb 22 12:49:22 2012
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:22


