Synthesizing design: aes_encryption.sv
dc_shell-t -x "source -echo do_mapping.tcl"
                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
               Version K-2015.06-SP1 for linux64 - Jul 21, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/ecegrid/a/mg85/.synopsys_dv_prefs.tcl
# Step 1:  Read in the source file
analyze -format sverilog -lib WORK { aes_encryption.sv}
Running PRESTO HDLC
Compiling source file ./source/aes_encryption.sv
Presto compilation completed successfully.
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/dw_foundation.sldb'
elaborate aes_encryption -lib WORK
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/gtech.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/standard.sldb'
  Loading link library 'osu05_stdcells'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine aes_encryption line 131 in file
		'./source/aes_encryption.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     block_C_reg     | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
|     block_A_reg     | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
|     block_B_reg     | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_encryption line 153 in file
		'./source/aes_encryption.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     state_C_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|     state_A_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|     state_B_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Warning:  ./source/aes_encryption.sv:81: Netlist for always_ff block is empty. (ELAB-984)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'aes_encryption'.
Information: Building the design 'data_block_select'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'xor_init'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'sub_bytes'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'shift_rows'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mix_columns'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'round_key_adder'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'incriment_state'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mix_columns_byte'. (HDL-193)
Presto compilation completed successfully.
uniquify
Information: Uniquified 16 instances of design 'mix_columns_byte'. (OPT-1056)
# Step 2: Set design constraints
# Uncomment below to set timing, area, power, etc. constraints
# set_max_delay <delay> -from "<input>" -to "<output>"
# set_max_area <area>
# set_max_total_power <power> mW
create_clock "clk" -name "clk" -period 5.0
# Step 3: Compile the design
#compile -map_effort high -incremental_mapping
compile -map_effort medium
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.1 |     *     |
| Licensed DW Building Blocks        | K-2015.06-DWBB_201506.1 |     *     |
============================================================================


Information: There are 418 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'incriment_state'
Information: Added key list 'DesignWare' to design 'incriment_state'. (DDB-72)
  Processing 'round_key_adder'
  Processing 'mix_columns_byte_0'
  Processing 'mix_columns'
  Processing 'shift_rows'
  Processing 'sub_bytes'
  Processing 'xor_init'
  Processing 'data_block_select'
  Processing 'aes_encryption'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:18 5212809.0      9.80    2244.9      26.7                          
    0:00:18 5212809.0      9.80    2244.9      26.7                          
    0:00:21 5515029.0      0.89      97.9       4.7                          
    0:00:21 5515029.0      0.89      97.9       4.7                          
    0:00:21 5515029.0      0.89      97.9       4.7                          
    0:00:21 5514813.0      0.89      97.9       4.7                          
    0:00:21 5514813.0      0.89      97.9       4.7                          
    0:00:23 5310765.0      1.68     162.8       4.7                          
    0:00:23 5322429.0      1.29     114.3       4.7                          
    0:00:24 5321133.0      1.30     116.8       4.7                          
    0:00:24 5322573.0      1.25     119.2       4.7                          
    0:00:25 5320485.0      1.14     120.8       4.7                          
    0:00:25 5323005.0      1.12     109.2       4.7                          
    0:00:25 5323725.0      1.11     108.6       4.7                          
    0:00:26 5325741.0      1.07     110.8       4.7                          
    0:00:26 5326038.0      0.99     102.1       4.7                          
    0:00:27 5327838.0      0.96      96.9       4.7                          
    0:00:27 5330718.0      0.94      92.5       4.7                          
    0:00:27 5332311.0      0.90      88.9       4.7                          
    0:00:28 5333607.0      0.86      87.8       4.7                          
    0:00:28 5334831.0      0.80      82.6       4.7                          
    0:00:28 5336271.0      0.76      80.7       4.7                          
    0:00:29 5338935.0      0.77      79.4       4.7                          
    0:00:29 5340087.0      0.86      79.6       4.7                          
    0:00:29 5340663.0      0.75      78.7       4.7                          
    0:00:29 5342391.0      0.73      76.5       4.7                          
    0:00:30 5342391.0      0.73      76.5       4.7                          
    0:00:30 5342391.0      0.73      76.5       4.7                          
    0:00:30 5351031.0      0.73      72.1       0.3                          
    0:00:30 5354487.0      0.73      71.4       0.0                          
    0:00:30 5354487.0      0.73      71.4       0.0                          
    0:00:30 5354487.0      0.73      71.4       0.0                          
    0:00:30 5354487.0      0.73      71.4       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:30 5354487.0      0.73      71.4       0.0                          
    0:00:30 5359248.0      0.68      69.2       0.0 block_A_reg[50]/D        
    0:00:30 5362281.0      0.66      67.9       0.0 block_A_reg[67]/D        
    0:00:30 5362569.0      0.65      66.2       0.0 block_A_reg[42]/D        
    0:00:31 5364009.0      0.63      64.1       0.0 block_A_reg[67]/D        
    0:00:31 5366025.0      0.62      63.1       0.0 block_A_reg[10]/D        
    0:00:31 5368590.0      0.60      61.9       0.0 block_A_reg[19]/D        
    0:00:31 5370543.0      0.59      61.0       0.0 block_A_reg[51]/D        
    0:00:31 5373702.0      0.58      59.0       0.0 block_A_reg[19]/D        
    0:00:31 5376015.0      0.56      58.3       0.0 block_A_reg[25]/D        
    0:00:31 5377635.0      0.55      57.8       0.0 block_A_reg[109]/D       
    0:00:31 5379723.0      0.55      57.2       0.0 block_A_reg[91]/D        
    0:00:31 5379363.0      0.55      56.4       0.0 block_A_reg[65]/D        
    0:00:32 5380380.0      0.54      55.0       0.0 block_A_reg[124]/D       
    0:00:32 5381541.0      0.53      53.5       0.0 block_A_reg[45]/D        
    0:00:32 5381541.0      0.52      52.7       0.0 block_A_reg[37]/D        
    0:00:32 5384061.0      0.51      51.6       0.0 block_A_reg[116]/D       
    0:00:32 5384862.0      0.50      50.9       0.0 block_A_reg[124]/D       
    0:00:32 5386599.0      0.49      50.1       0.0 block_A_reg[69]/D        
    0:00:32 5386887.0      0.48      49.8       0.0 block_A_reg[10]/D        
    0:00:32 5387688.0      0.48      49.0       0.0 block_A_reg[100]/D       
    0:00:32 5389344.0      0.47      48.1       0.0 block_A_reg[74]/D        
    0:00:33 5390937.0      0.46      47.3       0.0 block_A_reg[19]/D        
    0:00:33 5392962.0      0.45      46.5       0.0 block_A_reg[18]/D        
    0:00:33 5394294.0      0.44      46.0       0.0 block_A_reg[69]/D        
    0:00:33 5396463.0      0.44      45.7       0.0 block_A_reg[67]/D        
    0:00:33 5398569.0      0.44      45.3       0.0 block_A_reg[108]/D       
    0:00:33 5398830.0      0.43      44.8       0.0 block_A_reg[81]/D        
    0:00:33 5401314.0      0.43      44.1       0.0 block_A_reg[81]/D        
    0:00:33 5403258.0      0.42      43.6       0.0 block_A_reg[67]/D        
    0:00:33 5404779.0      0.42      43.2       0.0 block_A_reg[43]/D        
    0:00:33 5407308.0      0.41      42.8       0.0 block_A_reg[35]/D        
    0:00:33 5409846.0      0.41      42.3       0.0 block_A_reg[125]/D       
    0:00:33 5410494.0      0.41      42.1       0.0 block_A_reg[83]/D        
    0:00:34 5411394.0      0.40      41.7       0.0 block_A_reg[91]/D        
    0:00:34 5413842.0      0.40      41.2       0.0 block_A_reg[123]/D       
    0:00:34 5414490.0      0.39      40.9       0.0 block_A_reg[75]/D        
    0:00:34 5420043.0      0.39      40.5       0.0 block_A_reg[82]/D        
    0:00:34 5422140.0      0.38      40.5       0.0 block_A_reg[49]/D        
    0:00:34 5422212.0      0.38      39.6       0.0 block_A_reg[26]/D        
    0:00:34 5423913.0      0.38      39.5       0.0 block_A_reg[50]/D        
    0:00:34 5425938.0      0.37      39.1       0.1 block_A_reg[77]/D        
    0:00:34 5427270.0      0.37      38.7       0.1 block_A_reg[42]/D        
    0:00:34 5428503.0      0.37      38.6       0.1 block_A_reg[45]/D        
    0:00:35 5429439.0      0.37      38.2       0.1 block_A_reg[85]/D        
    0:00:35 5431392.0      0.36      37.5       0.1 block_A_reg[105]/D       
    0:00:35 5433417.0      0.36      37.0       0.1 block_A_reg[93]/D        
    0:00:35 5434353.0      0.35      35.8       0.1 block_A_reg[49]/D        
    0:00:35 5436297.0      0.35      35.4       0.1 block_A_reg[106]/D       
    0:00:35 5438682.0      0.34      34.6       0.1 block_A_reg[97]/D        
    0:00:35 5439078.0      0.34      34.4       0.1 block_A_reg[10]/D        
    0:00:35 5440770.0      0.34      34.4       0.1 block_A_reg[27]/D        
    0:00:35 5440770.0      0.33      33.5       0.1 block_A_reg[15]/D        
    0:00:35 5441598.0      0.33      33.2       0.1 block_A_reg[74]/D        
    0:00:35 5443479.0      0.33      32.5       0.1 block_A_reg[46]/D        
    0:00:36 5444415.0      0.32      32.4       0.1 block_A_reg[123]/D       
    0:00:36 5445675.0      0.32      31.9       0.1 block_A_reg[66]/D        
    0:00:36 5447799.0      0.31      31.1       0.1 block_A_reg[114]/D       
    0:00:36 5448159.0      0.31      30.7       0.1 block_A_reg[96]/D        
    0:00:36 5450328.0      0.31      30.2       0.1 block_A_reg[5]/D         
    0:00:36 5451372.0      0.31      30.0       0.1 block_A_reg[66]/D        
    0:00:36 5452848.0      0.30      29.7       0.1 block_A_reg[27]/D        
    0:00:36 5453865.0      0.30      29.3       0.1 block_A_reg[109]/D       
    0:00:36 5454837.0      0.30      29.0       0.1 block_A_reg[106]/D       
    0:00:36 5456169.0      0.29      29.1       0.1 block_A_reg[5]/D         
    0:00:36 5457429.0      0.29      28.8       0.1 block_A_reg[91]/D        
    0:00:37 5458077.0      0.29      28.6       0.1 block_A_reg[93]/D        
    0:00:37 5457393.0      0.28      27.9       0.1 block_A_reg[3]/D         
    0:00:37 5457969.0      0.28      27.5       0.1 block_A_reg[12]/D        
    0:00:37 5458041.0      0.28      27.1       0.1 block_A_reg[59]/D        
    0:00:37 5462604.0      0.27      26.6       0.1 block_A_reg[11]/D        
    0:00:37 5463288.0      0.27      26.7       0.1 block_A_reg[91]/D        
    0:00:37 5464044.0      0.26      26.2       0.1 block_A_reg[93]/D        
    0:00:37 5465196.0      0.26      25.6       0.1 block_A_reg[91]/D        
    0:00:37 5466150.0      0.25      25.2       0.1 block_A_reg[12]/D        
    0:00:37 5471802.0      0.25      24.9       0.1 block_A_reg[13]/D        
    0:00:38 5472378.0      0.25      24.6       0.1 block_A_reg[27]/D        
    0:00:38 5472675.0      0.25      24.1       0.1 block_A_reg[29]/D        
    0:00:38 5474331.0      0.24      23.7       0.1 block_A_reg[125]/D       
    0:00:38 5475672.0      0.24      23.1       0.2 block_A_reg[59]/D        
    0:00:38 5476248.0      0.24      22.8       0.2 block_A_reg[25]/D        
    0:00:38 5476581.0      0.23      22.1       0.2 block_A_reg[85]/D        
    0:00:38 5476653.0      0.23      21.9       0.2 block_A_reg[123]/D       
    0:00:38 5480487.0      0.23      21.8       0.3 block_A_reg[84]/D        
    0:00:38 5481063.0      0.23      21.7       0.3 block_A_reg[29]/D        
    0:00:39 5482827.0      0.22      21.5       0.3 block_A_reg[75]/D        
    0:00:39 5483655.0      0.22      21.3       0.3 block_A_reg[99]/D        
    0:00:39 5483727.0      0.22      20.8       0.3 block_A_reg[3]/D         
    0:00:39 5484447.0      0.22      20.5       0.3 block_A_reg[122]/D       
    0:00:39 5485887.0      0.21      19.6       0.3 block_A_reg[51]/D        
    0:00:39 5485887.0      0.21      19.6       0.3 block_A_reg[58]/D        
    0:00:39 5486607.0      0.21      19.0       0.3 block_A_reg[68]/D        
    0:00:39 5487894.0      0.21      18.8       0.3 block_A_reg[123]/D       
    0:00:39 5489127.0      0.20      18.5       0.3 block_A_reg[3]/D         
    0:00:39 5491260.0      0.20      18.3       0.3 block_A_reg[82]/D        
    0:00:39 5491188.0      0.20      18.1       0.3 block_A_reg[18]/D        
    0:00:39 5493132.0      0.20      17.7       0.3 block_A_reg[67]/D        
    0:00:40 5493708.0      0.19      17.7       0.4 block_A_reg[91]/D        
    0:00:40 5494572.0      0.19      17.4       0.4 block_A_reg[108]/D       
    0:00:40 5495805.0      0.19      17.1       0.6 block_A_reg[106]/D       
    0:00:40 5495661.0      0.18      16.9       0.7 block_A_reg[107]/D       
    0:00:40 5495949.0      0.18      17.0       0.7 block_A_reg[21]/D        
    0:00:40 5496093.0      0.18      16.9       0.7 block_A_reg[100]/D       
    0:00:40 5497461.0      0.18      16.6       0.7 block_A_reg[85]/D        
    0:00:40 5497389.0      0.18      16.2       0.7 block_A_reg[19]/D        
    0:00:40 5497821.0      0.17      15.9       0.7 block_A_reg[91]/D        
    0:00:40 5499765.0      0.17      15.9       0.7 block_A_reg[93]/D        
    0:00:40 5500458.0      0.17      15.7       0.7 block_A_reg[101]/D       
    0:00:40 5502411.0      0.17      14.8       0.7 block_A_reg[21]/D        
    0:00:40 5503311.0      0.16      14.5       0.7 block_A_reg[116]/D       
    0:00:41 5504040.0      0.16      14.3       0.8 block_A_reg[115]/D       
    0:00:41 5504400.0      0.16      13.5       0.8 block_A_reg[3]/D         
    0:00:41 5505516.0      0.16      13.3       0.8 block_A_reg[106]/D       
    0:00:41 5506893.0      0.15      13.3       0.8 block_A_reg[97]/D        
    0:00:41 5507037.0      0.15      13.2       0.9 block_A_reg[34]/D        
    0:00:41 5508369.0      0.15      12.8       0.9 block_A_reg[33]/D        
    0:00:41 5509170.0      0.15      12.2       0.9 block_A_reg[98]/D        
    0:00:41 5509242.0      0.14      11.9       0.9 block_A_reg[59]/D        
    0:00:41 5509611.0      0.14      11.6       0.9 block_A_reg[45]/D        
    0:00:41 5511843.0      0.14      11.3       0.9 block_A_reg[34]/D        
    0:00:41 5514291.0      0.13      10.8       0.9 block_A_reg[85]/D        
    0:00:42 5515236.0      0.13      10.6       0.9 block_A_reg[27]/D        
    0:00:42 5517468.0      0.13       9.9       0.9 block_A_reg[43]/D        
    0:00:42 5518188.0      0.12       9.8       1.0 block_A_reg[113]/D       
    0:00:42 5519016.0      0.12       9.6       1.0 block_A_reg[90]/D        
    0:00:42 5519376.0      0.12       9.5       1.0 block_A_reg[65]/D        
    0:00:42 5520321.0      0.12       9.0       1.0 block_A_reg[43]/D        
    0:00:42 5521869.0      0.12       8.7       1.0 block_A_reg[19]/D        
    0:00:42 5521509.0      0.11       8.6       1.0 block_A_reg[66]/D        
    0:00:42 5521545.0      0.11       8.2       1.0 block_A_reg[13]/D        
    0:00:42 5523282.0      0.11       8.0       1.0 block_A_reg[9]/D         
    0:00:42 5523939.0      0.11       7.9       1.0 block_A_reg[50]/D        
    0:00:42 5524623.0      0.11       7.8       1.0 block_A_reg[11]/D        
    0:00:42 5525784.0      0.11       7.6       1.0 block_A_reg[73]/D        
    0:00:42 5527728.0      0.10       7.4       1.0 block_A_reg[17]/D        
    0:00:43 5528097.0      0.10       7.3       1.0 block_A_reg[75]/D        
    0:00:43 5528970.0      0.10       6.9       1.0 block_A_reg[51]/D        
    0:00:43 5530644.0      0.09       6.7       1.0 block_A_reg[91]/D        
    0:00:43 5531580.0      0.09       6.5       1.0 block_A_reg[15]/D        
    0:00:43 5533101.0      0.09       6.4       1.0 block_A_reg[75]/D        
    0:00:43 5533398.0      0.09       6.3       1.0 block_A_reg[12]/D        
    0:00:43 5533974.0      0.09       6.3       1.0 block_A_reg[123]/D       
    0:00:43 5534919.0      0.08       6.2       1.0 block_A_reg[107]/D       
    0:00:43 5536215.0      0.08       6.0       1.0 block_A_reg[34]/D        
    0:00:43 5536287.0      0.08       5.8       1.0 block_A_reg[123]/D       
    0:00:43 5537232.0      0.08       5.6       1.0 block_A_reg[29]/D        
    0:00:43 5538897.0      0.08       5.6       1.0 block_A_reg[89]/D        
    0:00:43 5539905.0      0.08       5.5       1.0 block_A_reg[83]/D        
    0:00:43 5540697.0      0.07       5.4       1.0 block_A_reg[123]/D       
    0:00:44 5541633.0      0.07       5.3       1.1 block_A_reg[75]/D        
    0:00:44 5543433.0      0.07       5.0       1.1 block_A_reg[15]/D        
    0:00:44 5543838.0      0.07       4.7       1.1 block_A_reg[102]/D       
    0:00:44 5545998.0      0.07       4.5       1.1 block_A_reg[124]/D       
    0:00:44 5545566.0      0.07       4.3       1.1 block_A_reg[36]/D        
    0:00:44 5546214.0      0.06       4.1       1.1 block_A_reg[91]/D        
    0:00:44 5547483.0      0.06       4.0       1.1 block_A_reg[85]/D        
    0:00:44 5548248.0      0.06       4.0       1.1 block_A_reg[45]/D        
    0:00:44 5548986.0      0.06       3.9       1.1 block_A_reg[17]/D        
    0:00:44 5550651.0      0.06       3.7       1.1 block_A_reg[51]/D        
    0:00:44 5550975.0      0.05       3.4       1.1 block_A_reg[34]/D        
    0:00:44 5551119.0      0.05       3.3       1.1 block_A_reg[18]/D        
    0:00:44 5553189.0      0.05       3.1       1.2 block_A_reg[45]/D        
    0:00:45 5554737.0      0.05       2.9       1.3 block_A_reg[43]/D        
    0:00:45 5555169.0      0.05       2.8       1.3 block_A_reg[50]/D        
    0:00:45 5555313.0      0.04       2.8       1.3 block_A_reg[107]/D       
    0:00:45 5555682.0      0.04       2.6       1.3 block_A_reg[109]/D       
    0:00:45 5556114.0      0.04       2.5       1.3 block_A_reg[18]/D        
    0:00:45 5557923.0      0.04       2.4       1.3 block_A_reg[85]/D        
    0:00:45 5558571.0      0.04       2.1       1.4 block_A_reg[5]/D         
    0:00:45 5559147.0      0.04       2.0       1.4 block_A_reg[60]/D        
    0:00:45 5560119.0      0.03       1.8       1.4 block_A_reg[26]/D        
    0:00:45 5560191.0      0.03       1.7       1.5 block_A_reg[51]/D        
    0:00:45 5561676.0      0.03       1.4       1.5 block_A_reg[43]/D        
    0:00:45 5561748.0      0.03       1.3       1.5 block_A_reg[10]/D        
    0:00:46 5562684.0      0.03       1.2       1.5 block_A_reg[106]/D       
    0:00:46 5562909.0      0.02       1.0       1.5 block_A_reg[27]/D        
    0:00:46 5563773.0      0.02       0.9       1.5 block_A_reg[89]/D        
    0:00:46 5564133.0      0.02       0.8       1.5 block_A_reg[125]/D       
    0:00:46 5564493.0      0.02       0.7       1.5 block_A_reg[75]/D        
    0:00:46 5564277.0      0.02       0.6       1.5 block_A_reg[75]/D        
    0:00:46 5564673.0      0.02       0.5       1.5 block_A_reg[83]/D        
    0:00:46 5565249.0      0.02       0.5       1.5 block_A_reg[35]/D        
    0:00:46 5566041.0      0.01       0.4       1.5 block_A_reg[4]/D         
    0:00:46 5566185.0      0.01       0.4       1.5 block_A_reg[60]/D        
    0:00:46 5566473.0      0.01       0.3       1.5 block_A_reg[35]/D        
    0:00:46 5566365.0      0.01       0.2       1.5 block_A_reg[29]/D        
    0:00:46 5566815.0      0.01       0.2       1.5 block_A_reg[58]/D        
    0:00:46 5567355.0      0.01       0.1       1.5 block_A_reg[27]/D        
    0:00:47 5568300.0      0.01       0.1       1.5 block_A_reg[59]/D        
    0:00:47 5568237.0      0.00       0.0       1.5 block_A_reg[75]/D        
    0:00:47 5567805.0      0.00       0.0       1.5 block_A_reg[61]/D        
    0:00:47 5567841.0      0.00       0.0       1.5 block_A_reg[92]/D        
    0:00:47 5567841.0      0.00       0.0       1.5 block_A_reg[122]/D       
    0:00:47 5567769.0      0.00       0.0       1.5 block_A_reg[93]/D        
    0:00:47 5568129.0      0.00       0.0       1.6                          
    0:00:47 5568129.0      0.00       0.0       1.6                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:47 5568129.0      0.00       0.0       1.6                          
    0:00:47 5564025.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:47 5564025.0      0.00       0.0       0.0                          
    0:00:47 5564025.0      0.00       0.0       0.0                          
    0:00:48 5499585.0      0.11       2.0       0.0                          
    0:00:49 5479281.0      0.12       2.2       0.0                          
    0:00:49 5474025.0      0.12       2.2       0.0                          
    0:00:49 5471721.0      0.12       2.2       0.0                          
    0:00:49 5470353.0      0.12       2.3       0.0                          
    0:00:49 5469057.0      0.12       2.3       0.0                          
    0:00:49 5467833.0      0.12       2.3       0.0                          
    0:00:49 5466969.0      0.12       2.3       0.0                          
    0:00:49 5466105.0      0.12       2.3       0.0                          
    0:00:49 5466105.0      0.12       2.3       0.0                          
    0:00:49 5467365.0      0.05       1.4       0.0 block_A_reg[103]/D       
    0:00:50 5467509.0      0.05       1.1       0.0 block_A_reg[123]/D       
    0:00:50 5467833.0      0.03       0.7       0.0 block_A_reg[109]/D       
    0:00:50 5468913.0      0.02       0.4       0.0 block_A_reg[118]/D       
    0:00:50 5468922.0      0.02       0.2       0.0 block_A_reg[3]/D         
    0:00:50 5469651.0      0.01       0.1       0.0 block_A_reg[21]/D        
    0:00:50 5469363.0      0.00       0.1       0.0                          
    0:00:51 5469795.0      0.00       0.0       0.0                          
    0:00:51 5470011.0      0.00       0.0       0.0                          
    0:00:51 5470371.0      0.00       0.0       0.0                          
    0:00:51 5442003.0      0.35       5.3       0.0                          
    0:00:51 5437467.0      0.35       5.4       0.0                          
    0:00:51 5437467.0      0.35       5.4       0.0                          
    0:00:51 5437467.0      0.35       5.4       0.0                          
    0:00:51 5437467.0      0.35       5.4       0.0                          
    0:00:51 5437467.0      0.35       5.4       0.0                          
    0:00:51 5437467.0      0.35       5.4       0.0                          
    0:00:51 5440419.0      0.04       1.3       0.0 block_A_reg[67]/D        
    0:00:52 5441859.0      0.03       0.7       0.0 block_A_reg[100]/D       
    0:00:52 5443371.0      0.02       0.4       0.0                          
    0:00:52 5444739.0      0.01       0.2       0.0                          
    0:00:52 5445603.0      0.01       0.1       0.0                          
    0:00:52 5445963.0      0.00       0.0       0.0                          
    0:00:52 5446467.0      0.00       0.0       0.0                          
    0:00:52 5446755.0      0.00       0.0       0.0                          
    0:00:52 5446611.0      0.00       0.0       0.0                          
    0:00:52 5446827.0      0.00       0.0       0.0                          
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'aes_encryption' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'MIX_COLUMNS/MC_B1/i_coeff[1]': 1336 load(s), 1 driver(s)
# Step 4: Output reports
report_timing -path full -delay max -max_paths 1 -nworst 1 > reports/aes_encryption.rep
report_area >> reports/aes_encryption.rep
report_power -hier >> reports/aes_encryption.rep
# Step 5: Output final VHDL and Verilog files
write_file -format verilog -hierarchy -output "mapped/aes_encryption.v"
Writing verilog file '/home/ecegrid/a/mg85/ece337/337Project/mapped/aes_encryption.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
echo "\nScript Done\n"

Script Done

echo "\nChecking Design\n"

Checking Design

check_design
 
****************************************
check_design summary:
Version:     K-2015.06-SP1
Date:        Tue Apr 25 17:48:35 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    130
    Unconnected ports (LINT-28)                                     2
    Feedthrough (LINT-29)                                         128

Cells                                                             288
    Connected to power or ground (LINT-32)                        256
    Nets connected to multiple pins on same cell (LINT-33)         32
--------------------------------------------------------------------------------

Warning: In design 'xor_init', port 'i_round_state[4]' is not connected to any nets. (LINT-28)
Warning: In design 'mix_columns', port 'i_state[4]' is not connected to any nets. (LINT-28)
Warning: In design 'shift_rows', input port 'i_data[127]' is connected directly to output port 'o_data[127]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[126]' is connected directly to output port 'o_data[126]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[125]' is connected directly to output port 'o_data[125]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[124]' is connected directly to output port 'o_data[124]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[123]' is connected directly to output port 'o_data[123]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[122]' is connected directly to output port 'o_data[122]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[121]' is connected directly to output port 'o_data[121]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[120]' is connected directly to output port 'o_data[120]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[119]' is connected directly to output port 'o_data[23]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[118]' is connected directly to output port 'o_data[22]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[117]' is connected directly to output port 'o_data[21]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[116]' is connected directly to output port 'o_data[20]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[115]' is connected directly to output port 'o_data[19]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[114]' is connected directly to output port 'o_data[18]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[113]' is connected directly to output port 'o_data[17]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[112]' is connected directly to output port 'o_data[16]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[111]' is connected directly to output port 'o_data[47]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[110]' is connected directly to output port 'o_data[46]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[109]' is connected directly to output port 'o_data[45]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[108]' is connected directly to output port 'o_data[44]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[107]' is connected directly to output port 'o_data[43]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[106]' is connected directly to output port 'o_data[42]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[105]' is connected directly to output port 'o_data[41]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[104]' is connected directly to output port 'o_data[40]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[103]' is connected directly to output port 'o_data[71]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[102]' is connected directly to output port 'o_data[70]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[101]' is connected directly to output port 'o_data[69]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[100]' is connected directly to output port 'o_data[68]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[99]' is connected directly to output port 'o_data[67]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[98]' is connected directly to output port 'o_data[66]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[97]' is connected directly to output port 'o_data[65]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[96]' is connected directly to output port 'o_data[64]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[95]' is connected directly to output port 'o_data[95]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[94]' is connected directly to output port 'o_data[94]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[93]' is connected directly to output port 'o_data[93]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[92]' is connected directly to output port 'o_data[92]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[91]' is connected directly to output port 'o_data[91]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[90]' is connected directly to output port 'o_data[90]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[89]' is connected directly to output port 'o_data[89]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[88]' is connected directly to output port 'o_data[88]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[87]' is connected directly to output port 'o_data[119]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[86]' is connected directly to output port 'o_data[118]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[85]' is connected directly to output port 'o_data[117]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[84]' is connected directly to output port 'o_data[116]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[83]' is connected directly to output port 'o_data[115]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[82]' is connected directly to output port 'o_data[114]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[81]' is connected directly to output port 'o_data[113]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[80]' is connected directly to output port 'o_data[112]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[79]' is connected directly to output port 'o_data[15]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[78]' is connected directly to output port 'o_data[14]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[77]' is connected directly to output port 'o_data[13]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[76]' is connected directly to output port 'o_data[12]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[75]' is connected directly to output port 'o_data[11]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[74]' is connected directly to output port 'o_data[10]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[73]' is connected directly to output port 'o_data[9]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[72]' is connected directly to output port 'o_data[8]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[71]' is connected directly to output port 'o_data[39]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[70]' is connected directly to output port 'o_data[38]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[69]' is connected directly to output port 'o_data[37]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[68]' is connected directly to output port 'o_data[36]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[67]' is connected directly to output port 'o_data[35]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[66]' is connected directly to output port 'o_data[34]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[65]' is connected directly to output port 'o_data[33]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[64]' is connected directly to output port 'o_data[32]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[63]' is connected directly to output port 'o_data[63]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[62]' is connected directly to output port 'o_data[62]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[61]' is connected directly to output port 'o_data[61]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[60]' is connected directly to output port 'o_data[60]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[59]' is connected directly to output port 'o_data[59]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[58]' is connected directly to output port 'o_data[58]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[57]' is connected directly to output port 'o_data[57]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[56]' is connected directly to output port 'o_data[56]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[55]' is connected directly to output port 'o_data[87]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[54]' is connected directly to output port 'o_data[86]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[53]' is connected directly to output port 'o_data[85]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[52]' is connected directly to output port 'o_data[84]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[51]' is connected directly to output port 'o_data[83]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[50]' is connected directly to output port 'o_data[82]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[49]' is connected directly to output port 'o_data[81]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[48]' is connected directly to output port 'o_data[80]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[47]' is connected directly to output port 'o_data[111]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[46]' is connected directly to output port 'o_data[110]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[45]' is connected directly to output port 'o_data[109]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[44]' is connected directly to output port 'o_data[108]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[43]' is connected directly to output port 'o_data[107]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[42]' is connected directly to output port 'o_data[106]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[41]' is connected directly to output port 'o_data[105]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[40]' is connected directly to output port 'o_data[104]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[39]' is connected directly to output port 'o_data[7]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[38]' is connected directly to output port 'o_data[6]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[37]' is connected directly to output port 'o_data[5]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[36]' is connected directly to output port 'o_data[4]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[35]' is connected directly to output port 'o_data[3]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[34]' is connected directly to output port 'o_data[2]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[33]' is connected directly to output port 'o_data[1]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[32]' is connected directly to output port 'o_data[0]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[31]' is connected directly to output port 'o_data[31]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[30]' is connected directly to output port 'o_data[30]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[29]' is connected directly to output port 'o_data[29]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[28]' is connected directly to output port 'o_data[28]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[27]' is connected directly to output port 'o_data[27]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[26]' is connected directly to output port 'o_data[26]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[25]' is connected directly to output port 'o_data[25]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[24]' is connected directly to output port 'o_data[24]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[23]' is connected directly to output port 'o_data[55]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[22]' is connected directly to output port 'o_data[54]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[21]' is connected directly to output port 'o_data[53]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[20]' is connected directly to output port 'o_data[52]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[19]' is connected directly to output port 'o_data[51]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[18]' is connected directly to output port 'o_data[50]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[17]' is connected directly to output port 'o_data[49]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[16]' is connected directly to output port 'o_data[48]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[15]' is connected directly to output port 'o_data[79]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[14]' is connected directly to output port 'o_data[78]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[13]' is connected directly to output port 'o_data[77]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[12]' is connected directly to output port 'o_data[76]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[11]' is connected directly to output port 'o_data[75]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[10]' is connected directly to output port 'o_data[74]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[9]' is connected directly to output port 'o_data[73]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[8]' is connected directly to output port 'o_data[72]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[7]' is connected directly to output port 'o_data[103]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[6]' is connected directly to output port 'o_data[102]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[5]' is connected directly to output port 'o_data[101]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[4]' is connected directly to output port 'o_data[100]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[3]' is connected directly to output port 'o_data[99]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[2]' is connected directly to output port 'o_data[98]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[1]' is connected directly to output port 'o_data[97]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[0]' is connected directly to output port 'o_data[96]'. (LINT-29)
Warning: In design 'mix_columns', a pin on submodule 'MC_B0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[15]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[14]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[13]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[12]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[11]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[10]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[9]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[8]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[7]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[6]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[5]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[4]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[3]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[2]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[1]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[0]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[15]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[14]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[13]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[12]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[11]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[10]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[9]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[8]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[7]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[6]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[5]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[4]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[3]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[2]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[1]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[0]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[15]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[14]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[13]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[12]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[11]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[10]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[9]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[8]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[7]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[6]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[5]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[4]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[3]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[2]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[1]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[0]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[15]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[14]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[13]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[12]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[11]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[10]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[9]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[8]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[7]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[6]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[5]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[4]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[3]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[2]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[1]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[0]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[15]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[14]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[13]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[12]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[11]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[10]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[9]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[8]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[7]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[6]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[5]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[4]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[3]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[2]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[1]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[0]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[15]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[14]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[13]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[12]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[11]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[10]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[9]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[8]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[7]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[6]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[5]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[4]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[3]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[2]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[1]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[0]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B6' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[15]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B6' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[14]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B6' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[13]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B6' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[12]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B6' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[11]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B6' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[10]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B6' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[9]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B6' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[8]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B6' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[7]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B6' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[6]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B6' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[5]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B6' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[4]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B6' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[3]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B6' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[2]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B6' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[1]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B6' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[0]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[15]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[14]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[13]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[12]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[11]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[10]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[9]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[8]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[7]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[6]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[5]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[4]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[3]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[2]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[1]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[0]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B8' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[15]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B8' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[14]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B8' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[13]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B8' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[12]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B8' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[11]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B8' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[10]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B8' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[9]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B8' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[8]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B8' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[7]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B8' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[6]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B8' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[5]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B8' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[4]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B8' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[3]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B8' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[2]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B8' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[1]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B8' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[0]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B9' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[15]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B9' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[14]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B9' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[13]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B9' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[12]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B9' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[11]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B9' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[10]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B9' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[9]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B9' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[8]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B9' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[7]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B9' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[6]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B9' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[5]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B9' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[4]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B9' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[3]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B9' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[2]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B9' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[1]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B9' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[0]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[15]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[14]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[13]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[12]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[11]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[10]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[9]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[8]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[7]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[6]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[5]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[4]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[3]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[2]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[1]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[0]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[15]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[14]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[13]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[12]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[11]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[10]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[9]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[8]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[7]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[6]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[5]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[4]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[3]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[2]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[1]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[0]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B12' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[15]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B12' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[14]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B12' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[13]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B12' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[12]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B12' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[11]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B12' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[10]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B12' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[9]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B12' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[8]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B12' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[7]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B12' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[6]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B12' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[5]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B12' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[4]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B12' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[3]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B12' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[2]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B12' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[1]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B12' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[0]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B13' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[15]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B13' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[14]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B13' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[13]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B13' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[12]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B13' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[11]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B13' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[10]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B13' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[9]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B13' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[8]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B13' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[7]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B13' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[6]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B13' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[5]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B13' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[4]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B13' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[3]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B13' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[2]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B13' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[1]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B13' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[0]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B14' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[15]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B14' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[14]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B14' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[13]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B14' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[12]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B14' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[11]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B14' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[10]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B14' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[9]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B14' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[8]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B14' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[7]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B14' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[6]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B14' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[5]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B14' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[4]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B14' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[3]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B14' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[2]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B14' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[1]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B14' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[0]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B15' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[15]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B15' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[14]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B15' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[13]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B15' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[12]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B15' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[11]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B15' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[10]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B15' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[9]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B15' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[8]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B15' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[7]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B15' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[6]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B15' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[5]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B15' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[4]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B15' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[3]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B15' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[2]' is connected to logic 0. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B15' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[1]' is connected to logic 1. 
Warning: In design 'mix_columns', a pin on submodule 'MC_B15' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_coeff[0]' is connected to logic 0. 
Warning: In design 'mix_columns', the same net is connected to more than one pin on submodule 'MC_B0'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_coeff[15]', 'i_coeff[14]'', 'i_coeff[12]', 'i_coeff[11]', 'i_coeff[10]', 'i_coeff[7]', 'i_coeff[6]', 'i_coeff[5]', 'i_coeff[3]', 'i_coeff[2]', 'i_coeff[1]'.
Warning: In design 'mix_columns', the same net is connected to more than one pin on submodule 'MC_B0'. (LINT-33)
   Net '*Logic1*' is connected to pins 'i_coeff[13]', 'i_coeff[9]'', 'i_coeff[8]', 'i_coeff[4]', 'i_coeff[0]'.
Warning: In design 'mix_columns', the same net is connected to more than one pin on submodule 'MC_B1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_coeff[15]', 'i_coeff[14]'', 'i_coeff[12]', 'i_coeff[11]', 'i_coeff[10]', 'i_coeff[7]', 'i_coeff[6]', 'i_coeff[5]', 'i_coeff[3]', 'i_coeff[2]', 'i_coeff[1]'.
Warning: In design 'mix_columns', the same net is connected to more than one pin on submodule 'MC_B1'. (LINT-33)
   Net '*Logic1*' is connected to pins 'i_coeff[13]', 'i_coeff[9]'', 'i_coeff[8]', 'i_coeff[4]', 'i_coeff[0]'.
Warning: In design 'mix_columns', the same net is connected to more than one pin on submodule 'MC_B2'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_coeff[15]', 'i_coeff[14]'', 'i_coeff[12]', 'i_coeff[11]', 'i_coeff[10]', 'i_coeff[7]', 'i_coeff[6]', 'i_coeff[5]', 'i_coeff[3]', 'i_coeff[2]', 'i_coeff[1]'.
Warning: In design 'mix_columns', the same net is connected to more than one pin on submodule 'MC_B2'. (LINT-33)
   Net '*Logic1*' is connected to pins 'i_coeff[13]', 'i_coeff[9]'', 'i_coeff[8]', 'i_coeff[4]', 'i_coeff[0]'.
Warning: In design 'mix_columns', the same net is connected to more than one pin on submodule 'MC_B3'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_coeff[15]', 'i_coeff[14]'', 'i_coeff[12]', 'i_coeff[11]', 'i_coeff[10]', 'i_coeff[7]', 'i_coeff[6]', 'i_coeff[5]', 'i_coeff[3]', 'i_coeff[2]', 'i_coeff[1]'.
Warning: In design 'mix_columns', the same net is connected to more than one pin on submodule 'MC_B3'. (LINT-33)
   Net '*Logic1*' is connected to pins 'i_coeff[13]', 'i_coeff[9]'', 'i_coeff[8]', 'i_coeff[4]', 'i_coeff[0]'.
Warning: In design 'mix_columns', the same net is connected to more than one pin on submodule 'MC_B4'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_coeff[15]', 'i_coeff[14]'', 'i_coeff[13]', 'i_coeff[11]', 'i_coeff[10]', 'i_coeff[8]', 'i_coeff[7]', 'i_coeff[6]', 'i_coeff[3]', 'i_coeff[2]', 'i_coeff[1]'.
Warning: In design 'mix_columns', the same net is connected to more than one pin on submodule 'MC_B4'. (LINT-33)
   Net '*Logic1*' is connected to pins 'i_coeff[12]', 'i_coeff[9]'', 'i_coeff[5]', 'i_coeff[4]', 'i_coeff[0]'.
Warning: In design 'mix_columns', the same net is connected to more than one pin on submodule 'MC_B5'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_coeff[15]', 'i_coeff[14]'', 'i_coeff[13]', 'i_coeff[11]', 'i_coeff[10]', 'i_coeff[8]', 'i_coeff[7]', 'i_coeff[6]', 'i_coeff[3]', 'i_coeff[2]', 'i_coeff[1]'.
Warning: In design 'mix_columns', the same net is connected to more than one pin on submodule 'MC_B5'. (LINT-33)
   Net '*Logic1*' is connected to pins 'i_coeff[12]', 'i_coeff[9]'', 'i_coeff[5]', 'i_coeff[4]', 'i_coeff[0]'.
Warning: In design 'mix_columns', the same net is connected to more than one pin on submodule 'MC_B6'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_coeff[15]', 'i_coeff[14]'', 'i_coeff[13]', 'i_coeff[11]', 'i_coeff[10]', 'i_coeff[8]', 'i_coeff[7]', 'i_coeff[6]', 'i_coeff[3]', 'i_coeff[2]', 'i_coeff[1]'.
Warning: In design 'mix_columns', the same net is connected to more than one pin on submodule 'MC_B6'. (LINT-33)
   Net '*Logic1*' is connected to pins 'i_coeff[12]', 'i_coeff[9]'', 'i_coeff[5]', 'i_coeff[4]', 'i_coeff[0]'.
Warning: In design 'mix_columns', the same net is connected to more than one pin on submodule 'MC_B7'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_coeff[15]', 'i_coeff[14]'', 'i_coeff[13]', 'i_coeff[11]', 'i_coeff[10]', 'i_coeff[8]', 'i_coeff[7]', 'i_coeff[6]', 'i_coeff[3]', 'i_coeff[2]', 'i_coeff[1]'.
Warning: In design 'mix_columns', the same net is connected to more than one pin on submodule 'MC_B7'. (LINT-33)
   Net '*Logic1*' is connected to pins 'i_coeff[12]', 'i_coeff[9]'', 'i_coeff[5]', 'i_coeff[4]', 'i_coeff[0]'.
Warning: In design 'mix_columns', the same net is connected to more than one pin on submodule 'MC_B8'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_coeff[15]', 'i_coeff[14]'', 'i_coeff[13]', 'i_coeff[11]', 'i_coeff[10]', 'i_coeff[9]', 'i_coeff[7]', 'i_coeff[6]', 'i_coeff[4]', 'i_coeff[3]', 'i_coeff[2]'.
Warning: In design 'mix_columns', the same net is connected to more than one pin on submodule 'MC_B8'. (LINT-33)
   Net '*Logic1*' is connected to pins 'i_coeff[12]', 'i_coeff[8]'', 'i_coeff[5]', 'i_coeff[1]', 'i_coeff[0]'.
Warning: In design 'mix_columns', the same net is connected to more than one pin on submodule 'MC_B9'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_coeff[15]', 'i_coeff[14]'', 'i_coeff[13]', 'i_coeff[11]', 'i_coeff[10]', 'i_coeff[9]', 'i_coeff[7]', 'i_coeff[6]', 'i_coeff[4]', 'i_coeff[3]', 'i_coeff[2]'.
Warning: In design 'mix_columns', the same net is connected to more than one pin on submodule 'MC_B9'. (LINT-33)
   Net '*Logic1*' is connected to pins 'i_coeff[12]', 'i_coeff[8]'', 'i_coeff[5]', 'i_coeff[1]', 'i_coeff[0]'.
Warning: In design 'mix_columns', the same net is connected to more than one pin on submodule 'MC_B10'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_coeff[15]', 'i_coeff[14]'', 'i_coeff[13]', 'i_coeff[11]', 'i_coeff[10]', 'i_coeff[9]', 'i_coeff[7]', 'i_coeff[6]', 'i_coeff[4]', 'i_coeff[3]', 'i_coeff[2]'.
Warning: In design 'mix_columns', the same net is connected to more than one pin on submodule 'MC_B10'. (LINT-33)
   Net '*Logic1*' is connected to pins 'i_coeff[12]', 'i_coeff[8]'', 'i_coeff[5]', 'i_coeff[1]', 'i_coeff[0]'.
Warning: In design 'mix_columns', the same net is connected to more than one pin on submodule 'MC_B11'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_coeff[15]', 'i_coeff[14]'', 'i_coeff[13]', 'i_coeff[11]', 'i_coeff[10]', 'i_coeff[9]', 'i_coeff[7]', 'i_coeff[6]', 'i_coeff[4]', 'i_coeff[3]', 'i_coeff[2]'.
Warning: In design 'mix_columns', the same net is connected to more than one pin on submodule 'MC_B11'. (LINT-33)
   Net '*Logic1*' is connected to pins 'i_coeff[12]', 'i_coeff[8]'', 'i_coeff[5]', 'i_coeff[1]', 'i_coeff[0]'.
Warning: In design 'mix_columns', the same net is connected to more than one pin on submodule 'MC_B12'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_coeff[15]', 'i_coeff[14]'', 'i_coeff[11]', 'i_coeff[10]', 'i_coeff[9]', 'i_coeff[7]', 'i_coeff[6]', 'i_coeff[5]', 'i_coeff[3]', 'i_coeff[2]', 'i_coeff[0]'.
Warning: In design 'mix_columns', the same net is connected to more than one pin on submodule 'MC_B12'. (LINT-33)
   Net '*Logic1*' is connected to pins 'i_coeff[13]', 'i_coeff[12]'', 'i_coeff[8]', 'i_coeff[4]', 'i_coeff[1]'.
Warning: In design 'mix_columns', the same net is connected to more than one pin on submodule 'MC_B13'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_coeff[15]', 'i_coeff[14]'', 'i_coeff[11]', 'i_coeff[10]', 'i_coeff[9]', 'i_coeff[7]', 'i_coeff[6]', 'i_coeff[5]', 'i_coeff[3]', 'i_coeff[2]', 'i_coeff[0]'.
Warning: In design 'mix_columns', the same net is connected to more than one pin on submodule 'MC_B13'. (LINT-33)
   Net '*Logic1*' is connected to pins 'i_coeff[13]', 'i_coeff[12]'', 'i_coeff[8]', 'i_coeff[4]', 'i_coeff[1]'.
Warning: In design 'mix_columns', the same net is connected to more than one pin on submodule 'MC_B14'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_coeff[15]', 'i_coeff[14]'', 'i_coeff[11]', 'i_coeff[10]', 'i_coeff[9]', 'i_coeff[7]', 'i_coeff[6]', 'i_coeff[5]', 'i_coeff[3]', 'i_coeff[2]', 'i_coeff[0]'.
Warning: In design 'mix_columns', the same net is connected to more than one pin on submodule 'MC_B14'. (LINT-33)
   Net '*Logic1*' is connected to pins 'i_coeff[13]', 'i_coeff[12]'', 'i_coeff[8]', 'i_coeff[4]', 'i_coeff[1]'.
Warning: In design 'mix_columns', the same net is connected to more than one pin on submodule 'MC_B15'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_coeff[15]', 'i_coeff[14]'', 'i_coeff[11]', 'i_coeff[10]', 'i_coeff[9]', 'i_coeff[7]', 'i_coeff[6]', 'i_coeff[5]', 'i_coeff[3]', 'i_coeff[2]', 'i_coeff[0]'.
Warning: In design 'mix_columns', the same net is connected to more than one pin on submodule 'MC_B15'. (LINT-33)
   Net '*Logic1*' is connected to pins 'i_coeff[13]', 'i_coeff[12]'', 'i_coeff[8]', 'i_coeff[4]', 'i_coeff[1]'.
quit

Thank you...
Done


