

================================================================
== Vivado HLS Report for 'toThreshold_borderInterpolate'
================================================================
* Date:           Fri Jun 26 18:10:52 2015

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        threshold_IP
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.25|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    377|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|     130|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     130|    377|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |p_assign_2_fu_201_p2          |     +    |      0|  0|  15|          15|          15|
    |tmp_17_fu_227_p2              |     +    |      0|  0|  14|          14|           3|
    |tmp_4_fu_139_p2               |     +    |      0|  0|  13|          13|           2|
    |p_assign_3_fu_207_p2          |     -    |      0|  0|  13|           1|          13|
    |p_assign_4_fu_233_p2          |     -    |      0|  0|  14|          14|          14|
    |ap_return                     |  Select  |      0|  0|  15|           1|          15|
    |p_assign_fu_144_p3            |  Select  |      0|  0|  13|           1|           1|
    |p_p2_fu_212_p3                |  Select  |      0|  0|  13|           1|          13|
    |p_p3_fu_170_p3                |  Select  |      0|  0|  13|           1|           2|
    |p_p_fu_160_p3                 |  Select  |      0|  0|  13|           1|          13|
    |sel_tmp11_fu_294_p3           |  Select  |      0|  0|  15|           1|          15|
    |sel_tmp19_fu_365_p3           |  Select  |      0|  0|  15|           1|          15|
    |sel_tmp20_fu_371_p3           |  Select  |      0|  0|  15|           1|          15|
    |sel_tmp26_fu_378_p3           |  Select  |      0|  0|  15|           1|           1|
    |sel_tmp2_fu_243_p3            |  Select  |      0|  0|  14|           1|          14|
    |sel_tmp34_fu_385_p3           |  Select  |      0|  0|  15|           1|          15|
    |sel_tmp42_fu_392_p3           |  Select  |      0|  0|  15|           1|           1|
    |or_cond_fu_83_p2              |    and   |      0|  0|   1|           1|           1|
    |sel_tmp10_fu_288_p2           |    and   |      0|  0|   1|           1|           1|
    |sel_tmp1_fu_239_p2            |    and   |      0|  0|   1|           1|           1|
    |sel_tmp25_fu_312_p2           |    and   |      0|  0|   1|           1|           1|
    |sel_tmp33_fu_318_p2           |    and   |      0|  0|   1|           1|           1|
    |sel_tmp40_fu_330_p2           |    and   |      0|  0|   1|           1|           1|
    |sel_tmp41_fu_335_p2           |    and   |      0|  0|   1|           1|           1|
    |sel_tmp51_fu_347_p2           |    and   |      0|  0|   1|           1|           1|
    |sel_tmp6_fu_265_p2            |    and   |      0|  0|   1|           1|           1|
    |sel_tmp8_fu_276_p2            |    and   |      0|  0|   1|           1|           1|
    |tmp53_fu_341_p2               |    and   |      0|  0|   1|           1|           1|
    |tmp_11_fu_121_p2              |   icmp   |      0|  0|   4|           4|           1|
    |tmp_15_fu_222_p2              |   icmp   |      0|  0|  16|          13|          13|
    |tmp_1_fu_77_p2                |   icmp   |      0|  0|  16|          13|          13|
    |tmp_2_fu_89_p2                |   icmp   |      0|  0|   4|           4|           1|
    |tmp_5_fu_103_p2               |   icmp   |      0|  0|   4|           4|           2|
    |tmp_6_fu_155_p2               |   icmp   |      0|  0|  14|          12|           1|
    |tmp_7_fu_109_p2               |   icmp   |      0|  0|   4|           4|           3|
    |tmp_9_fu_165_p2               |   icmp   |      0|  0|  16|          13|          13|
    |sel_tmp16_demorgan_fu_302_p2  |    or    |      0|  0|   1|           1|           1|
    |sel_tmp18_demorgan_fu_307_p2  |    or    |      0|  0|   1|           1|           1|
    |sel_tmp5_demorgan_fu_255_p2   |    or    |      0|  0|   1|           1|           1|
    |sel_tmp_fu_133_p2             |    or    |      0|  0|   1|           1|           1|
    |p_assign_1_fu_115_p2          |    xor   |      0|  0|  16|          13|           2|
    |rev_fu_67_p2                  |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp39_fu_324_p2           |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp5_fu_259_p2            |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp7_fu_270_p2            |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp9_fu_282_p2            |    xor   |      0|  0|   2|           1|           2|
    |tmp_13_fu_191_p2              |    xor   |      0|  0|  16|          13|           2|
    |tmp_1_not_fu_127_p2           |    xor   |      0|  0|   2|           1|           2|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0| 377|         183|         245|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_reg_ppstg_or_cond_reg_428_pp0_it1  |   1|   0|    1|          0|
    |ap_reg_ppstg_p_read_reg_412_pp0_it1   |  13|   0|   13|          0|
    |len_cast1_cast_reg_421                |  12|   0|   13|          1|
    |len_read_reg_406                      |  12|   0|   12|          0|
    |or_cond_reg_428                       |   1|   0|    1|          0|
    |p_assign_1_reg_459                    |  13|   0|   13|          0|
    |p_p2_reg_484                          |  13|   0|   13|          0|
    |p_p3_reg_479                          |  13|   0|   13|          0|
    |p_p_reg_474                           |  13|   0|   13|          0|
    |p_read_reg_412                        |  13|   0|   13|          0|
    |sel_tmp11_reg_489                     |  15|   0|   15|          0|
    |sel_tmp18_demorgan_reg_494            |   1|   0|    1|          0|
    |sel_tmp25_reg_499                     |   1|   0|    1|          0|
    |sel_tmp33_reg_504                     |   1|   0|    1|          0|
    |sel_tmp41_reg_509                     |   1|   0|    1|          0|
    |sel_tmp51_reg_514                     |   1|   0|    1|          0|
    |sel_tmp_reg_469                       |   1|   0|    1|          0|
    |tmp_11_reg_464                        |   1|   0|    1|          0|
    |tmp_151_reg_440                       |   1|   0|    1|          0|
    |tmp_2_reg_434                         |   1|   0|    1|          0|
    |tmp_5_reg_447                         |   1|   0|    1|          0|
    |tmp_7_reg_453                         |   1|   0|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 130|   0|  131|          1|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+-------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | toThreshold_borderInterpolate | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | toThreshold_borderInterpolate | return value |
|ap_return   | out |   15| ap_ctrl_hs | toThreshold_borderInterpolate | return value |
|ap_ce       |  in |    1| ap_ctrl_hs | toThreshold_borderInterpolate | return value |
|p           |  in |   13|   ap_none  |               p               |    scalar    |
|len         |  in |   12|   ap_none  |              len              |    scalar    |
|borderType  |  in |    4|   ap_none  |           borderType          |    scalar    |
+------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
* FSM state operations: 

 <State 1>: 6.20ns
ST_1: borderType_read [1/1] 1.28ns
._crit_edge_ifconv:0  %borderType_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %borderType)

ST_1: len_read [1/1] 1.28ns
._crit_edge_ifconv:1  %len_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %len)

ST_1: p_read [1/1] 1.28ns
._crit_edge_ifconv:2  %p_read = call i13 @_ssdm_op_Read.ap_auto.i13(i13 %p)

ST_1: tmp [1/1] 0.00ns
._crit_edge_ifconv:3  %tmp = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %p_read, i32 12)

ST_1: rev [1/1] 1.37ns
._crit_edge_ifconv:4  %rev = xor i1 %tmp, true

ST_1: len_cast1_cast [1/1] 0.00ns
._crit_edge_ifconv:5  %len_cast1_cast = zext i12 %len_read to i13

ST_1: tmp_1 [1/1] 2.18ns
._crit_edge_ifconv:6  %tmp_1 = icmp sgt i13 %len_cast1_cast, %p_read

ST_1: or_cond [1/1] 1.37ns
._crit_edge_ifconv:7  %or_cond = and i1 %tmp_1, %rev

ST_1: tmp_2 [1/1] 1.88ns
._crit_edge_ifconv:9  %tmp_2 = icmp eq i4 %borderType_read, 1

ST_1: tmp_151 [1/1] 0.00ns
._crit_edge_ifconv:10  %tmp_151 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %p_read, i32 12)

ST_1: tmp_5 [1/1] 1.88ns
._crit_edge_ifconv:14  %tmp_5 = icmp eq i4 %borderType_read, 2

ST_1: tmp_7 [1/1] 1.88ns
._crit_edge_ifconv:16  %tmp_7 = icmp eq i4 %borderType_read, 4

ST_1: p_assign_1 [1/1] 1.37ns
._crit_edge_ifconv:17  %p_assign_1 = xor i13 %p_read, -1

ST_1: tmp_11 [1/1] 1.88ns
._crit_edge_ifconv:21  %tmp_11 = icmp eq i4 %borderType_read, 0

ST_1: tmp_1_not [1/1] 1.37ns
._crit_edge_ifconv:37  %tmp_1_not = xor i1 %tmp_1, true

ST_1: sel_tmp [1/1] 1.37ns
._crit_edge_ifconv:38  %sel_tmp = or i1 %tmp, %tmp_1_not


 <State 2>: 8.25ns
ST_2: tmp_4 [1/1] 1.84ns
._crit_edge_ifconv:11  %tmp_4 = add i13 %len_cast1_cast, -1

ST_2: p_assign [1/1] 1.37ns
._crit_edge_ifconv:12  %p_assign = select i1 %tmp_151, i13 0, i13 %tmp_4

ST_2: p_assign_cast [1/1] 0.00ns
._crit_edge_ifconv:13  %p_assign_cast = sext i13 %p_assign to i14

ST_2: tmp_6 [1/1] 2.14ns
._crit_edge_ifconv:15  %tmp_6 = icmp eq i12 %len_read, 1

ST_2: p_p [1/1] 1.37ns
._crit_edge_ifconv:18  %p_p = select i1 %tmp_151, i13 %p_assign_1, i13 %p_read

ST_2: tmp_9 [1/1] 2.18ns
._crit_edge_ifconv:20  %tmp_9 = icmp slt i13 %p_p, %len_cast1_cast

ST_2: p_p3 [1/1] 1.37ns
._crit_edge_ifconv:22  %p_p3 = select i1 %tmp_11, i13 -1, i13 %p_read

ST_2: tmp_12 [1/1] 0.00ns
._crit_edge_ifconv:24  %tmp_12 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %len_read, i1 false)

ST_2: tmp_73_cast [1/1] 0.00ns
._crit_edge_ifconv:25  %tmp_73_cast = zext i13 %tmp_12 to i15

ST_2: tmp_73_cast_cast [1/1] 0.00ns
._crit_edge_ifconv:26  %tmp_73_cast_cast = zext i13 %tmp_12 to i14

ST_2: tmp_13 [1/1] 1.37ns
._crit_edge_ifconv:27  %tmp_13 = xor i13 %p_p, -1

ST_2: tmp_74_cast [1/1] 0.00ns
._crit_edge_ifconv:28  %tmp_74_cast = sext i13 %tmp_13 to i15

ST_2: p_assign_2 [1/1] 1.96ns
._crit_edge_ifconv:29  %p_assign_2 = add i15 %tmp_73_cast, %tmp_74_cast

ST_2: p_assign_3 [1/1] 1.96ns
._crit_edge_ifconv:30  %p_assign_3 = sub i13 0, %p_read

ST_2: p_p2 [1/1] 1.37ns
._crit_edge_ifconv:31  %p_p2 = select i1 %tmp_151, i13 %p_assign_3, i13 %p_read

ST_2: p_p2_cast_cast [1/1] 0.00ns
._crit_edge_ifconv:33  %p_p2_cast_cast = zext i13 %p_p2 to i14

ST_2: tmp_15 [1/1] 2.18ns
._crit_edge_ifconv:34  %tmp_15 = icmp ult i13 %p_p2, %len_cast1_cast

ST_2: tmp_17 [1/1] 1.96ns
._crit_edge_ifconv:35  %tmp_17 = add i14 %tmp_73_cast_cast, -2

ST_2: p_assign_4 [1/1] 1.96ns
._crit_edge_ifconv:36  %p_assign_4 = sub i14 %tmp_17, %p_p2_cast_cast

ST_2: sel_tmp1 [1/1] 1.37ns
._crit_edge_ifconv:39  %sel_tmp1 = and i1 %tmp_2, %sel_tmp

ST_2: sel_tmp2 [1/1] 1.37ns
._crit_edge_ifconv:40  %sel_tmp2 = select i1 %sel_tmp1, i14 %p_assign_cast, i14 %p_assign_4

ST_2: sel_tmp2_cast [1/1] 0.00ns
._crit_edge_ifconv:41  %sel_tmp2_cast = sext i14 %sel_tmp2 to i15

ST_2: sel_tmp5_demorgan [1/1] 1.37ns
._crit_edge_ifconv:42  %sel_tmp5_demorgan = or i1 %or_cond, %tmp_2

ST_2: sel_tmp5 [1/1] 1.37ns
._crit_edge_ifconv:43  %sel_tmp5 = xor i1 %sel_tmp5_demorgan, true

ST_2: sel_tmp6 [1/1] 1.37ns
._crit_edge_ifconv:44  %sel_tmp6 = and i1 %tmp_5, %sel_tmp5

ST_2: sel_tmp7 [1/1] 1.37ns
._crit_edge_ifconv:45  %sel_tmp7 = xor i1 %tmp_6, true

ST_2: sel_tmp8 [1/1] 1.37ns
._crit_edge_ifconv:46  %sel_tmp8 = and i1 %sel_tmp6, %sel_tmp7

ST_2: sel_tmp9 [1/1] 1.37ns
._crit_edge_ifconv:47  %sel_tmp9 = xor i1 %tmp_9, true

ST_2: sel_tmp10 [1/1] 1.37ns
._crit_edge_ifconv:48  %sel_tmp10 = and i1 %sel_tmp8, %sel_tmp9

ST_2: sel_tmp11 [1/1] 1.37ns
._crit_edge_ifconv:49  %sel_tmp11 = select i1 %sel_tmp10, i15 %p_assign_2, i15 %sel_tmp2_cast

ST_2: sel_tmp16_demorgan [1/1] 1.37ns
._crit_edge_ifconv:50  %sel_tmp16_demorgan = or i1 %sel_tmp5_demorgan, %tmp_5

ST_2: sel_tmp18_demorgan [1/1] 1.37ns
._crit_edge_ifconv:51  %sel_tmp18_demorgan = or i1 %sel_tmp16_demorgan, %tmp_7

ST_2: sel_tmp25 [1/1] 1.37ns
._crit_edge_ifconv:54  %sel_tmp25 = and i1 %sel_tmp6, %tmp_6

ST_2: sel_tmp33 [1/1] 1.37ns
._crit_edge_ifconv:56  %sel_tmp33 = and i1 %sel_tmp8, %tmp_9

ST_2: sel_tmp39 [1/1] 1.37ns
._crit_edge_ifconv:58  %sel_tmp39 = xor i1 %sel_tmp16_demorgan, true

ST_2: sel_tmp40 [1/1] 1.37ns
._crit_edge_ifconv:59  %sel_tmp40 = and i1 %tmp_7, %sel_tmp39

ST_2: sel_tmp41 [1/1] 1.37ns
._crit_edge_ifconv:60  %sel_tmp41 = and i1 %sel_tmp40, %tmp_6

ST_2: tmp53 [1/1] 1.37ns
._crit_edge_ifconv:62  %tmp53 = and i1 %tmp_15, %sel_tmp7

ST_2: sel_tmp51 [1/1] 1.37ns
._crit_edge_ifconv:63  %sel_tmp51 = and i1 %tmp53, %sel_tmp40


 <State 3>: 8.22ns
ST_3: p_cast1_cast [1/1] 0.00ns
._crit_edge_ifconv:8  %p_cast1_cast = sext i13 %p_read to i15

ST_3: p_p_cast2_cast [1/1] 0.00ns
._crit_edge_ifconv:19  %p_p_cast2_cast = sext i13 %p_p to i15

ST_3: p_p3_cast_cast [1/1] 0.00ns
._crit_edge_ifconv:23  %p_p3_cast_cast = sext i13 %p_p3 to i15

ST_3: p_p2_cast [1/1] 0.00ns
._crit_edge_ifconv:32  %p_p2_cast = zext i13 %p_p2 to i15

ST_3: sel_tmp19 [1/1] 1.37ns
._crit_edge_ifconv:52  %sel_tmp19 = select i1 %sel_tmp18_demorgan, i15 %sel_tmp11, i15 %p_p3_cast_cast

ST_3: sel_tmp20 [1/1] 1.37ns
._crit_edge_ifconv:53  %sel_tmp20 = select i1 %or_cond, i15 %p_cast1_cast, i15 %sel_tmp19

ST_3: sel_tmp26 [1/1] 1.37ns
._crit_edge_ifconv:55  %sel_tmp26 = select i1 %sel_tmp25, i15 0, i15 %sel_tmp20

ST_3: sel_tmp34 [1/1] 1.37ns
._crit_edge_ifconv:57  %sel_tmp34 = select i1 %sel_tmp33, i15 %p_p_cast2_cast, i15 %sel_tmp26

ST_3: sel_tmp42 [1/1] 1.37ns
._crit_edge_ifconv:61  %sel_tmp42 = select i1 %sel_tmp41, i15 0, i15 %sel_tmp34

ST_3: p_assign_5 [1/1] 1.37ns
._crit_edge_ifconv:64  %p_assign_5 = select i1 %sel_tmp51, i15 %p_p2_cast, i15 %sel_tmp42

ST_3: stg_69 [1/1] 0.00ns
._crit_edge_ifconv:65  ret i15 %p_assign_5



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is clock enabled: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x111cc780; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ len]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x111cc930; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ borderType]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x111a0aa0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
borderType_read    (read          ) [ 0000]
len_read           (read          ) [ 0110]
p_read             (read          ) [ 0111]
tmp                (bitselect     ) [ 0000]
rev                (xor           ) [ 0000]
len_cast1_cast     (zext          ) [ 0110]
tmp_1              (icmp          ) [ 0000]
or_cond            (and           ) [ 0111]
tmp_2              (icmp          ) [ 0110]
tmp_151            (bitselect     ) [ 0110]
tmp_5              (icmp          ) [ 0110]
tmp_7              (icmp          ) [ 0110]
p_assign_1         (xor           ) [ 0110]
tmp_11             (icmp          ) [ 0110]
tmp_1_not          (xor           ) [ 0000]
sel_tmp            (or            ) [ 0110]
tmp_4              (add           ) [ 0000]
p_assign           (select        ) [ 0000]
p_assign_cast      (sext          ) [ 0000]
tmp_6              (icmp          ) [ 0000]
p_p                (select        ) [ 0101]
tmp_9              (icmp          ) [ 0000]
p_p3               (select        ) [ 0101]
tmp_12             (bitconcatenate) [ 0000]
tmp_73_cast        (zext          ) [ 0000]
tmp_73_cast_cast   (zext          ) [ 0000]
tmp_13             (xor           ) [ 0000]
tmp_74_cast        (sext          ) [ 0000]
p_assign_2         (add           ) [ 0000]
p_assign_3         (sub           ) [ 0000]
p_p2               (select        ) [ 0101]
p_p2_cast_cast     (zext          ) [ 0000]
tmp_15             (icmp          ) [ 0000]
tmp_17             (add           ) [ 0000]
p_assign_4         (sub           ) [ 0000]
sel_tmp1           (and           ) [ 0000]
sel_tmp2           (select        ) [ 0000]
sel_tmp2_cast      (sext          ) [ 0000]
sel_tmp5_demorgan  (or            ) [ 0000]
sel_tmp5           (xor           ) [ 0000]
sel_tmp6           (and           ) [ 0000]
sel_tmp7           (xor           ) [ 0000]
sel_tmp8           (and           ) [ 0000]
sel_tmp9           (xor           ) [ 0000]
sel_tmp10          (and           ) [ 0000]
sel_tmp11          (select        ) [ 0101]
sel_tmp16_demorgan (or            ) [ 0000]
sel_tmp18_demorgan (or            ) [ 0101]
sel_tmp25          (and           ) [ 0101]
sel_tmp33          (and           ) [ 0101]
sel_tmp39          (xor           ) [ 0000]
sel_tmp40          (and           ) [ 0000]
sel_tmp41          (and           ) [ 0101]
tmp53              (and           ) [ 0000]
sel_tmp51          (and           ) [ 0101]
p_cast1_cast       (sext          ) [ 0000]
p_p_cast2_cast     (sext          ) [ 0000]
p_p3_cast_cast     (sext          ) [ 0000]
p_p2_cast          (zext          ) [ 0000]
sel_tmp19          (select        ) [ 0000]
sel_tmp20          (select        ) [ 0000]
sel_tmp26          (select        ) [ 0000]
sel_tmp34          (select        ) [ 0000]
sel_tmp42          (select        ) [ 0000]
p_assign_5         (select        ) [ 0000]
stg_69             (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="len">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="len"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="borderType">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="borderType"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i13"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i13.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i12.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="borderType_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="4" slack="0"/>
<pin id="42" dir="0" index="1" bw="4" slack="0"/>
<pin id="43" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="borderType_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="len_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="12" slack="0"/>
<pin id="48" dir="0" index="1" bw="12" slack="0"/>
<pin id="49" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="len_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="p_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="13" slack="0"/>
<pin id="54" dir="0" index="1" bw="13" slack="0"/>
<pin id="55" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="tmp_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="1" slack="0"/>
<pin id="61" dir="0" index="1" bw="13" slack="0"/>
<pin id="62" dir="0" index="2" bw="5" slack="0"/>
<pin id="63" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="rev_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="1" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="len_cast1_cast_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="12" slack="0"/>
<pin id="75" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="len_cast1_cast/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="tmp_1_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="13" slack="0"/>
<pin id="79" dir="0" index="1" bw="13" slack="0"/>
<pin id="80" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="or_cond_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="tmp_2_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="4" slack="0"/>
<pin id="91" dir="0" index="1" bw="4" slack="0"/>
<pin id="92" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="tmp_151_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="13" slack="0"/>
<pin id="98" dir="0" index="2" bw="5" slack="0"/>
<pin id="99" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_151/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="tmp_5_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="4" slack="0"/>
<pin id="105" dir="0" index="1" bw="4" slack="0"/>
<pin id="106" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="tmp_7_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="4" slack="0"/>
<pin id="111" dir="0" index="1" bw="4" slack="0"/>
<pin id="112" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="p_assign_1_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="13" slack="0"/>
<pin id="117" dir="0" index="1" bw="13" slack="0"/>
<pin id="118" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_assign_1/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="tmp_11_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="4" slack="0"/>
<pin id="123" dir="0" index="1" bw="4" slack="0"/>
<pin id="124" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="tmp_1_not_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_1_not/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="sel_tmp_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="tmp_4_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="12" slack="1"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="p_assign_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="1"/>
<pin id="146" dir="0" index="1" bw="13" slack="0"/>
<pin id="147" dir="0" index="2" bw="13" slack="0"/>
<pin id="148" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="p_assign_cast_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="13" slack="0"/>
<pin id="153" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_assign_cast/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp_6_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="12" slack="1"/>
<pin id="157" dir="0" index="1" bw="12" slack="0"/>
<pin id="158" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="p_p_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="0" index="1" bw="13" slack="1"/>
<pin id="163" dir="0" index="2" bw="13" slack="1"/>
<pin id="164" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="tmp_9_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="13" slack="0"/>
<pin id="167" dir="0" index="1" bw="13" slack="1"/>
<pin id="168" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="p_p3_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="1"/>
<pin id="172" dir="0" index="1" bw="13" slack="0"/>
<pin id="173" dir="0" index="2" bw="13" slack="1"/>
<pin id="174" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p3/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_12_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="13" slack="0"/>
<pin id="178" dir="0" index="1" bw="12" slack="1"/>
<pin id="179" dir="0" index="2" bw="1" slack="0"/>
<pin id="180" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_73_cast_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="13" slack="0"/>
<pin id="185" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_73_cast/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_73_cast_cast_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="13" slack="0"/>
<pin id="189" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_73_cast_cast/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_13_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="13" slack="0"/>
<pin id="193" dir="0" index="1" bw="13" slack="0"/>
<pin id="194" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_74_cast_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="13" slack="0"/>
<pin id="199" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_74_cast/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="p_assign_2_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="13" slack="0"/>
<pin id="203" dir="0" index="1" bw="13" slack="0"/>
<pin id="204" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_2/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="p_assign_3_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="13" slack="1"/>
<pin id="210" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_3/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="p_p2_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="1"/>
<pin id="214" dir="0" index="1" bw="13" slack="0"/>
<pin id="215" dir="0" index="2" bw="13" slack="1"/>
<pin id="216" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="p_p2_cast_cast_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="13" slack="0"/>
<pin id="220" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_p2_cast_cast/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_15_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="13" slack="0"/>
<pin id="224" dir="0" index="1" bw="13" slack="1"/>
<pin id="225" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_15/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_17_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="13" slack="0"/>
<pin id="229" dir="0" index="1" bw="2" slack="0"/>
<pin id="230" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="p_assign_4_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="14" slack="0"/>
<pin id="235" dir="0" index="1" bw="13" slack="0"/>
<pin id="236" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_4/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="sel_tmp1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="0" index="1" bw="1" slack="1"/>
<pin id="242" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp1/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="sel_tmp2_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="14" slack="0"/>
<pin id="246" dir="0" index="2" bw="14" slack="0"/>
<pin id="247" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp2/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="sel_tmp2_cast_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="14" slack="0"/>
<pin id="253" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sel_tmp2_cast/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="sel_tmp5_demorgan_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="1"/>
<pin id="257" dir="0" index="1" bw="1" slack="1"/>
<pin id="258" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp5_demorgan/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="sel_tmp5_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp5/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="sel_tmp6_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp6/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="sel_tmp7_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp7/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="sel_tmp8_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp8/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="sel_tmp9_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp9/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="sel_tmp10_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp10/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="sel_tmp11_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="15" slack="0"/>
<pin id="297" dir="0" index="2" bw="15" slack="0"/>
<pin id="298" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp11/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="sel_tmp16_demorgan_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="1"/>
<pin id="305" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp16_demorgan/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="sel_tmp18_demorgan_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="1"/>
<pin id="310" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp18_demorgan/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="sel_tmp25_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp25/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="sel_tmp33_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp33/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="sel_tmp39_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp39/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="sel_tmp40_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="1"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp40/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="sel_tmp41_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp41/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp53_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp53/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="sel_tmp51_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp51/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="p_cast1_cast_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="13" slack="2"/>
<pin id="355" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast1_cast/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="p_p_cast2_cast_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="13" slack="1"/>
<pin id="358" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_p_cast2_cast/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="p_p3_cast_cast_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="13" slack="1"/>
<pin id="361" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_p3_cast_cast/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="p_p2_cast_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="13" slack="1"/>
<pin id="364" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_p2_cast/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="sel_tmp19_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="1"/>
<pin id="367" dir="0" index="1" bw="15" slack="1"/>
<pin id="368" dir="0" index="2" bw="15" slack="0"/>
<pin id="369" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp19/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="sel_tmp20_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="2"/>
<pin id="373" dir="0" index="1" bw="15" slack="0"/>
<pin id="374" dir="0" index="2" bw="15" slack="0"/>
<pin id="375" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp20/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="sel_tmp26_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="1"/>
<pin id="380" dir="0" index="1" bw="15" slack="0"/>
<pin id="381" dir="0" index="2" bw="15" slack="0"/>
<pin id="382" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp26/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="sel_tmp34_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="1"/>
<pin id="387" dir="0" index="1" bw="15" slack="0"/>
<pin id="388" dir="0" index="2" bw="15" slack="0"/>
<pin id="389" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp34/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="sel_tmp42_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="1"/>
<pin id="394" dir="0" index="1" bw="15" slack="0"/>
<pin id="395" dir="0" index="2" bw="15" slack="0"/>
<pin id="396" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp42/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="p_assign_5_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="1"/>
<pin id="401" dir="0" index="1" bw="15" slack="0"/>
<pin id="402" dir="0" index="2" bw="15" slack="0"/>
<pin id="403" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign_5/3 "/>
</bind>
</comp>

<comp id="406" class="1005" name="len_read_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="12" slack="1"/>
<pin id="408" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="len_read "/>
</bind>
</comp>

<comp id="412" class="1005" name="p_read_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="13" slack="1"/>
<pin id="414" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="421" class="1005" name="len_cast1_cast_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="13" slack="1"/>
<pin id="423" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="len_cast1_cast "/>
</bind>
</comp>

<comp id="428" class="1005" name="or_cond_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="1"/>
<pin id="430" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="434" class="1005" name="tmp_2_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="1"/>
<pin id="436" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="440" class="1005" name="tmp_151_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="1"/>
<pin id="442" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_151 "/>
</bind>
</comp>

<comp id="447" class="1005" name="tmp_5_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="1"/>
<pin id="449" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="453" class="1005" name="tmp_7_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="1"/>
<pin id="455" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="459" class="1005" name="p_assign_1_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="13" slack="1"/>
<pin id="461" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="p_assign_1 "/>
</bind>
</comp>

<comp id="464" class="1005" name="tmp_11_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="1"/>
<pin id="466" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="469" class="1005" name="sel_tmp_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="1"/>
<pin id="471" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp "/>
</bind>
</comp>

<comp id="474" class="1005" name="p_p_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="13" slack="1"/>
<pin id="476" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="p_p "/>
</bind>
</comp>

<comp id="479" class="1005" name="p_p3_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="13" slack="1"/>
<pin id="481" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="p_p3 "/>
</bind>
</comp>

<comp id="484" class="1005" name="p_p2_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="13" slack="1"/>
<pin id="486" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="p_p2 "/>
</bind>
</comp>

<comp id="489" class="1005" name="sel_tmp11_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="15" slack="1"/>
<pin id="491" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp11 "/>
</bind>
</comp>

<comp id="494" class="1005" name="sel_tmp18_demorgan_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="1"/>
<pin id="496" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp18_demorgan "/>
</bind>
</comp>

<comp id="499" class="1005" name="sel_tmp25_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="1"/>
<pin id="501" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp25 "/>
</bind>
</comp>

<comp id="504" class="1005" name="sel_tmp33_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="1"/>
<pin id="506" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp33 "/>
</bind>
</comp>

<comp id="509" class="1005" name="sel_tmp41_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="1"/>
<pin id="511" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp41 "/>
</bind>
</comp>

<comp id="514" class="1005" name="sel_tmp51_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="1"/>
<pin id="516" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp51 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="44"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="4" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="12" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="52" pin="2"/><net_sink comp="59" pin=1"/></net>

<net id="66"><net_src comp="14" pin="0"/><net_sink comp="59" pin=2"/></net>

<net id="71"><net_src comp="59" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="72"><net_src comp="16" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="76"><net_src comp="46" pin="2"/><net_sink comp="73" pin=0"/></net>

<net id="81"><net_src comp="73" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="82"><net_src comp="52" pin="2"/><net_sink comp="77" pin=1"/></net>

<net id="87"><net_src comp="77" pin="2"/><net_sink comp="83" pin=0"/></net>

<net id="88"><net_src comp="67" pin="2"/><net_sink comp="83" pin=1"/></net>

<net id="93"><net_src comp="40" pin="2"/><net_sink comp="89" pin=0"/></net>

<net id="94"><net_src comp="18" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="100"><net_src comp="12" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="52" pin="2"/><net_sink comp="95" pin=1"/></net>

<net id="102"><net_src comp="14" pin="0"/><net_sink comp="95" pin=2"/></net>

<net id="107"><net_src comp="40" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="20" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="113"><net_src comp="40" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="22" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="119"><net_src comp="52" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="24" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="40" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="26" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="77" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="16" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="59" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="127" pin="2"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="24" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="28" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="150"><net_src comp="139" pin="2"/><net_sink comp="144" pin=2"/></net>

<net id="154"><net_src comp="144" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="159"><net_src comp="30" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="169"><net_src comp="160" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="24" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="32" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="34" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="186"><net_src comp="176" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="176" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="160" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="24" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="200"><net_src comp="191" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="205"><net_src comp="183" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="197" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="28" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="221"><net_src comp="212" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="212" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="187" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="36" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="227" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="218" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="248"><net_src comp="239" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="151" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="233" pin="2"/><net_sink comp="243" pin=2"/></net>

<net id="254"><net_src comp="243" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="263"><net_src comp="255" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="16" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="259" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="274"><net_src comp="155" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="16" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="265" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="270" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="165" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="16" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="276" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="282" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="299"><net_src comp="288" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="201" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="251" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="306"><net_src comp="255" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="302" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="316"><net_src comp="265" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="155" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="276" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="165" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="302" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="16" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="324" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="339"><net_src comp="330" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="155" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="222" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="270" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="341" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="330" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="370"><net_src comp="359" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="376"><net_src comp="353" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="377"><net_src comp="365" pin="3"/><net_sink comp="371" pin=2"/></net>

<net id="383"><net_src comp="38" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="384"><net_src comp="371" pin="3"/><net_sink comp="378" pin=2"/></net>

<net id="390"><net_src comp="356" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="391"><net_src comp="378" pin="3"/><net_sink comp="385" pin=2"/></net>

<net id="397"><net_src comp="38" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="398"><net_src comp="385" pin="3"/><net_sink comp="392" pin=2"/></net>

<net id="404"><net_src comp="362" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="405"><net_src comp="392" pin="3"/><net_sink comp="399" pin=2"/></net>

<net id="409"><net_src comp="46" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="411"><net_src comp="406" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="415"><net_src comp="52" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="417"><net_src comp="412" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="418"><net_src comp="412" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="419"><net_src comp="412" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="420"><net_src comp="412" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="424"><net_src comp="73" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="426"><net_src comp="421" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="427"><net_src comp="421" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="431"><net_src comp="83" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="433"><net_src comp="428" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="437"><net_src comp="89" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="439"><net_src comp="434" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="443"><net_src comp="95" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="445"><net_src comp="440" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="446"><net_src comp="440" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="450"><net_src comp="103" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="452"><net_src comp="447" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="456"><net_src comp="109" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="458"><net_src comp="453" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="462"><net_src comp="115" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="467"><net_src comp="121" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="472"><net_src comp="133" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="477"><net_src comp="160" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="482"><net_src comp="170" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="487"><net_src comp="212" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="492"><net_src comp="294" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="497"><net_src comp="307" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="502"><net_src comp="312" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="507"><net_src comp="318" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="512"><net_src comp="335" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="517"><net_src comp="347" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="399" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p | {}
	Port: len | {}
  - Chain level:
	State 1
		rev : 1
		tmp_1 : 1
		or_cond : 1
		tmp_1_not : 2
		sel_tmp : 2
	State 2
		p_assign : 1
		p_assign_cast : 2
		tmp_9 : 1
		tmp_73_cast : 1
		tmp_73_cast_cast : 1
		tmp_13 : 1
		tmp_74_cast : 1
		p_assign_2 : 2
		p_p2 : 1
		p_p2_cast_cast : 2
		tmp_15 : 2
		tmp_17 : 2
		p_assign_4 : 3
		sel_tmp2 : 4
		sel_tmp2_cast : 5
		sel_tmp7 : 1
		sel_tmp9 : 2
		sel_tmp11 : 6
		tmp53 : 3
	State 3
		sel_tmp19 : 1
		sel_tmp20 : 2
		sel_tmp26 : 3
		sel_tmp34 : 4
		sel_tmp42 : 5
		p_assign_5 : 6
		stg_69 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |       p_assign_fu_144      |    0    |    13   |
|          |         p_p_fu_160         |    0    |    13   |
|          |         p_p3_fu_170        |    0    |    13   |
|          |         p_p2_fu_212        |    0    |    13   |
|          |       sel_tmp2_fu_243      |    0    |    14   |
|  select  |      sel_tmp11_fu_294      |    0    |    15   |
|          |      sel_tmp19_fu_365      |    0    |    15   |
|          |      sel_tmp20_fu_371      |    0    |    15   |
|          |      sel_tmp26_fu_378      |    0    |    15   |
|          |      sel_tmp34_fu_385      |    0    |    15   |
|          |      sel_tmp42_fu_392      |    0    |    15   |
|          |      p_assign_5_fu_399     |    0    |    15   |
|----------|----------------------------|---------|---------|
|          |         tmp_1_fu_77        |    0    |    16   |
|          |         tmp_2_fu_89        |    0    |    4    |
|          |        tmp_5_fu_103        |    0    |    4    |
|   icmp   |        tmp_7_fu_109        |    0    |    4    |
|          |        tmp_11_fu_121       |    0    |    4    |
|          |        tmp_6_fu_155        |    0    |    14   |
|          |        tmp_9_fu_165        |    0    |    16   |
|          |        tmp_15_fu_222       |    0    |    16   |
|----------|----------------------------|---------|---------|
|          |          rev_fu_67         |    0    |    1    |
|          |      p_assign_1_fu_115     |    0    |    16   |
|          |      tmp_1_not_fu_127      |    0    |    1    |
|    xor   |        tmp_13_fu_191       |    0    |    16   |
|          |       sel_tmp5_fu_259      |    0    |    1    |
|          |       sel_tmp7_fu_270      |    0    |    1    |
|          |       sel_tmp9_fu_282      |    0    |    1    |
|          |      sel_tmp39_fu_324      |    0    |    1    |
|----------|----------------------------|---------|---------|
|          |        tmp_4_fu_139        |    0    |    12   |
|    add   |      p_assign_2_fu_201     |    0    |    13   |
|          |        tmp_17_fu_227       |    0    |    13   |
|----------|----------------------------|---------|---------|
|    sub   |      p_assign_3_fu_207     |    0    |    13   |
|          |      p_assign_4_fu_233     |    0    |    14   |
|----------|----------------------------|---------|---------|
|          |        or_cond_fu_83       |    0    |    1    |
|          |       sel_tmp1_fu_239      |    0    |    1    |
|          |       sel_tmp6_fu_265      |    0    |    1    |
|          |       sel_tmp8_fu_276      |    0    |    1    |
|          |      sel_tmp10_fu_288      |    0    |    1    |
|    and   |      sel_tmp25_fu_312      |    0    |    1    |
|          |      sel_tmp33_fu_318      |    0    |    1    |
|          |      sel_tmp40_fu_330      |    0    |    1    |
|          |      sel_tmp41_fu_335      |    0    |    1    |
|          |        tmp53_fu_341        |    0    |    1    |
|          |      sel_tmp51_fu_347      |    0    |    1    |
|----------|----------------------------|---------|---------|
|          |       sel_tmp_fu_133       |    0    |    1    |
|    or    |  sel_tmp5_demorgan_fu_255  |    0    |    1    |
|          |  sel_tmp16_demorgan_fu_302 |    0    |    1    |
|          |  sel_tmp18_demorgan_fu_307 |    0    |    1    |
|----------|----------------------------|---------|---------|
|          | borderType_read_read_fu_40 |    0    |    0    |
|   read   |     len_read_read_fu_46    |    0    |    0    |
|          |      p_read_read_fu_52     |    0    |    0    |
|----------|----------------------------|---------|---------|
| bitselect|          tmp_fu_59         |    0    |    0    |
|          |        tmp_151_fu_95       |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |    len_cast1_cast_fu_73    |    0    |    0    |
|          |     tmp_73_cast_fu_183     |    0    |    0    |
|   zext   |   tmp_73_cast_cast_fu_187  |    0    |    0    |
|          |    p_p2_cast_cast_fu_218   |    0    |    0    |
|          |      p_p2_cast_fu_362      |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |    p_assign_cast_fu_151    |    0    |    0    |
|          |     tmp_74_cast_fu_197     |    0    |    0    |
|   sext   |    sel_tmp2_cast_fu_251    |    0    |    0    |
|          |     p_cast1_cast_fu_353    |    0    |    0    |
|          |    p_p_cast2_cast_fu_356   |    0    |    0    |
|          |    p_p3_cast_cast_fu_359   |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|        tmp_12_fu_176       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   367   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|  len_cast1_cast_reg_421  |   13   |
|     len_read_reg_406     |   12   |
|      or_cond_reg_428     |    1   |
|    p_assign_1_reg_459    |   13   |
|       p_p2_reg_484       |   13   |
|       p_p3_reg_479       |   13   |
|        p_p_reg_474       |   13   |
|      p_read_reg_412      |   13   |
|     sel_tmp11_reg_489    |   15   |
|sel_tmp18_demorgan_reg_494|    1   |
|     sel_tmp25_reg_499    |    1   |
|     sel_tmp33_reg_504    |    1   |
|     sel_tmp41_reg_509    |    1   |
|     sel_tmp51_reg_514    |    1   |
|      sel_tmp_reg_469     |    1   |
|      tmp_11_reg_464      |    1   |
|      tmp_151_reg_440     |    1   |
|       tmp_2_reg_434      |    1   |
|       tmp_5_reg_447      |    1   |
|       tmp_7_reg_453      |    1   |
+--------------------------+--------+
|           Total          |   117  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   367  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   117  |    -   |
+-----------+--------+--------+
|   Total   |   117  |   367  |
+-----------+--------+--------+
