INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'IP_IM_uartplus' already exists in the project.
   Output products for this core may be overwritten.
Resolving generics for 'IP_IM_uartplus'...
WARNING:sim - A core named 'IP_IM_uartplus' already exists in the project.
   Output products for this core may be overwritten.
Applying external generics to 'IP_IM_uartplus'...
Delivering associated files for 'IP_IM_uartplus'...
Delivering EJava files for 'IP_IM_uartplus'...
Generating implementation netlist for 'IP_IM_uartplus'...
INFO:sim - Pre-processing HDL files for 'IP_IM_uartplus'...
Running synthesis for 'IP_IM_uartplus'
Running ngcbuild...
Writing VEO instantiation template for 'IP_IM_uartplus'...
Writing Verilog behavioral simulation model for 'IP_IM_uartplus'...
WARNING:sim - Overwriting existing file
   D:/ise_project/P8new/ipcore_dir/tmp/_cg/IP_IM_uartplus/doc/blk_mem_gen_v7_3_v
   info.html with file from view xilinx_documentation
Delivered 1 file into directory
D:/ise_project/P8new/ipcore_dir/tmp/_cg/IP_IM_uartplus
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'IP_IM_uartplus'...
Generating metadata file...
Regenerating ISE project file for 'IP_IM_uartplus'...
Generating ISE project...
XCO file found: IP_IM_uartplus.xco
XMDF file found: IP_IM_uartplus_xmdf.tcl
Adding D:/ise_project/P8new/ipcore_dir/tmp/_cg/IP_IM_uartplus.asy -view all
-origin_type imported
Adding D:/ise_project/P8new/ipcore_dir/tmp/_cg/IP_IM_uartplus.ngc -view all
-origin_type created
Checking file "D:/ise_project/P8new/ipcore_dir/tmp/_cg/IP_IM_uartplus.ngc" for
project device match ...
File "D:/ise_project/P8new/ipcore_dir/tmp/_cg/IP_IM_uartplus.ngc" device
information matches project device.
Adding D:/ise_project/P8new/ipcore_dir/tmp/_cg/IP_IM_uartplus.sym -view all
-origin_type imported
Adding D:/ise_project/P8new/ipcore_dir/tmp/_cg/IP_IM_uartplus.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "D:/ise_project/P8new/ipcore_dir/tmp/_cg/IP_IM_uartplus.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding D:/ise_project/P8new/ipcore_dir/tmp/_cg/IP_IM_uartplus.veo -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/IP_IM_uartplus"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'IP_IM_uartplus'.
