// Seed: 4127856074
module module_0 #(
    parameter id_32 = 32'd21
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  output wire id_27;
  inout wire id_26;
  input wire id_25;
  inout wire id_24;
  inout wire id_23;
  inout wire id_22;
  output wire id_21;
  inout wire id_20;
  inout wire id_19;
  input wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_11 = id_5 == 1'b0;
  supply1 id_28 = 1;
  wire id_29;
  wire id_30;
  wire id_31;
  defparam id_32 = -1;
  wire id_33;
  localparam id_34 = -1;
  wire id_35, id_36;
  assign id_31 = ~~&1;
  tri0 id_37 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  if (-1 ? id_2 : 1) assign id_2 = -1;
  else begin : LABEL_0
    wire id_9;
    wire id_10;
  end
  module_0 modCall_1 (
      id_2,
      id_2,
      id_10,
      id_9,
      id_5,
      id_6,
      id_10,
      id_10,
      id_2,
      id_10,
      id_10,
      id_3,
      id_6,
      id_10,
      id_9,
      id_4,
      id_6,
      id_3,
      id_4,
      id_2,
      id_4,
      id_2,
      id_10,
      id_1,
      id_9,
      id_9,
      id_1
  );
endmodule
