<?xml version="1.0" encoding="UTF-8" standalone="no" ?><TCML xmlns="tcml"><Scenario Id="Primary"/><Scenario Id="place_and_route"><clock Id="1"><name>oscToCcc</name><period>20</period><waveform>0 10</waveform><source><type>CLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { oscInst/osc1_0/I_RCOSC_25_50MHZ/CLKOUT }]</orig_string><macro><type>PIN</type><pattern>oscInst/osc1_0/I_RCOSC_25_50MHZ:CLKOUT</pattern></macro></source><comment/><origin><file>D:/pro/hdl/riscvSoftcoreContest/hardware/synthesis/igloo2PerfCreative/libero/designer/Igloo2PerfCreative/place_route.sdc</file><line>7</line></origin></clock><clock Id="2"><name>systemClk</name><period>7</period><waveform>0 3.5</waveform><source><type>CLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { cccInst/ccc1_0/CCC_INST/GL0 }]</orig_string><macro><type>PIN</type><pattern>cccInst/ccc1_0/CCC_INST/INST_CCC_IP:GL0</pattern></macro></source><comment/><origin><file>D:/pro/hdl/riscvSoftcoreContest/hardware/synthesis/igloo2PerfCreative/libero/designer/Igloo2PerfCreative/place_route.sdc</file><line>9</line></origin></clock></Scenario><Scenario Id="timing_analysis"><clock Id="5"><name>oscToCcc</name><period>20</period><waveform>0 10</waveform><source><type>CLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { oscInst/osc1_0/I_RCOSC_25_50MHZ/CLKOUT }]</orig_string><macro><type>PIN</type><pattern>oscInst/osc1_0/I_RCOSC_25_50MHZ:CLKOUT</pattern></macro></source><comment/><origin><file>D:/pro/hdl/riscvSoftcoreContest/hardware/synthesis/igloo2PerfCreative/libero/designer/Igloo2PerfCreative/timing_analysis.sdc</file><line>7</line></origin></clock><generated_clock Id="6"><name>cccGL0</name><source><type>GENCLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { cccInst/ccc1_0/CCC_INST/GL0 }]</orig_string><macro><type>PIN</type><pattern>cccInst/ccc1_0/CCC_INST/INST_CCC_IP:GL0</pattern></macro></source><master><type>CLOCK_REF</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { cccInst/ccc1_0/CCC_INST/RCOSC_25_50MHZ }]</orig_string><macro><type>PIN</type><pattern>cccInst/ccc1_0/CCC_INST/INST_CCC_IP:RCOSC_25_50MHZ</pattern></macro></master><mult_factor>57</mult_factor><div_factor>25</div_factor><comment/><origin><file>D:/pro/hdl/riscvSoftcoreContest/hardware/synthesis/igloo2PerfCreative/libero/designer/Igloo2PerfCreative/timing_analysis.sdc</file><line>8</line></origin></generated_clock></Scenario></TCML>