<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix Kernel: CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix Kernel
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Kernel Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:af15a39e54d1b2ca7c70d779f214700db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/de6/include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#af15a39e54d1b2ca7c70d779f214700db">Get</a> ()</td></tr>
<tr class="separator:af15a39e54d1b2ca7c70d779f214700db"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:af866bd8190b5523de529cc998a28824e"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a15a278c81502f90916e933b75218fd18"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ac11a7d7d26e186270dcd90957bd4e24a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="separator:ac11a7d7d26e186270dcd90957bd4e24a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15a278c81502f90916e933b75218fd18"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a15a278c81502f90916e933b75218fd18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cd70df292d297f4066596d12dd7593a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a8cd70df292d297f4066596d12dd7593a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af866bd8190b5523de529cc998a28824e"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#af866bd8190b5523de529cc998a28824e">EAX</a></td></tr>
<tr class="separator:af866bd8190b5523de529cc998a28824e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b03e50d30275c9891a401831093c96c"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a5eb052bbeed12fb893b8a0385d12b15a"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:afee6fdc6a6484e65516b7c82eed94037"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSGSBase</b>: 1</td></tr>
<tr class="memdesc:afee6fdc6a6484e65516b7c82eed94037"><td class="mdescLeft">&#160;</td><td class="mdescRight">Access to base of fs and gs.  <a href="../../dc/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d237.html#afee6fdc6a6484e65516b7c82eed94037">More...</a><br /></td></tr>
<tr class="separator:afee6fdc6a6484e65516b7c82eed94037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4e3ba4c12921482556496181a231352"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IA32TSCAdjust</b>: 1</td></tr>
<tr class="memdesc:ad4e3ba4c12921482556496181a231352"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TSC_ADJUST MSR.  <a href="../../dc/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d237.html#ad4e3ba4c12921482556496181a231352">More...</a><br /></td></tr>
<tr class="separator:ad4e3ba4c12921482556496181a231352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae67e58e5da16081569ef412b3de32363"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX</b>: 1</td></tr>
<tr class="memdesc:ae67e58e5da16081569ef412b3de32363"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software Guard Extensions.  <a href="../../dc/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d237.html#ae67e58e5da16081569ef412b3de32363">More...</a><br /></td></tr>
<tr class="separator:ae67e58e5da16081569ef412b3de32363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41ab407b5e2646333503de9c2de786d2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI1</b>: 1</td></tr>
<tr class="memdesc:a41ab407b5e2646333503de9c2de786d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 1.  <a href="../../dc/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d237.html#a41ab407b5e2646333503de9c2de786d2">More...</a><br /></td></tr>
<tr class="separator:a41ab407b5e2646333503de9c2de786d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d83bff838ec8dafca9f80e72a73f621"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HLE</b>: 1</td></tr>
<tr class="memdesc:a1d83bff838ec8dafca9f80e72a73f621"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX Hardware Lock Elision.  <a href="../../dc/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d237.html#a1d83bff838ec8dafca9f80e72a73f621">More...</a><br /></td></tr>
<tr class="separator:a1d83bff838ec8dafca9f80e72a73f621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae32811d212cd9cc4aeba0e94ec3baf1f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX2</b>: 1</td></tr>
<tr class="memdesc:ae32811d212cd9cc4aeba0e94ec3baf1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Advanced Vector Extensions 2.  <a href="../../dc/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d237.html#ae32811d212cd9cc4aeba0e94ec3baf1f">More...</a><br /></td></tr>
<tr class="separator:ae32811d212cd9cc4aeba0e94ec3baf1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a271f8429634342698d156d4d1238cced"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FDPExcptonOnly</b>: 1</td></tr>
<tr class="memdesc:a271f8429634342698d156d4d1238cced"><td class="mdescLeft">&#160;</td><td class="mdescRight">FDP_EXCPTN_ONLY.  <a href="../../dc/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d237.html#a271f8429634342698d156d4d1238cced">More...</a><br /></td></tr>
<tr class="separator:a271f8429634342698d156d4d1238cced"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca20dc7da77ae91b7661f7ae172da2c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMEP</b>: 1</td></tr>
<tr class="memdesc:aca20dc7da77ae91b7661f7ae172da2c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor Mode Execution Protection.  <a href="../../dc/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d237.html#aca20dc7da77ae91b7661f7ae172da2c4">More...</a><br /></td></tr>
<tr class="separator:aca20dc7da77ae91b7661f7ae172da2c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89085e80acc081ccb93bcbbf9a4026c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI2</b>: 1</td></tr>
<tr class="memdesc:a89085e80acc081ccb93bcbbf9a4026c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 2.  <a href="../../dc/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d237.html#a89085e80acc081ccb93bcbbf9a4026c0">More...</a><br /></td></tr>
<tr class="separator:a89085e80acc081ccb93bcbbf9a4026c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3071e40d61ff3f42bf51baf9bdbfeedb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ERMS</b>: 1</td></tr>
<tr class="memdesc:a3071e40d61ff3f42bf51baf9bdbfeedb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enhanced REP MOVSB/STOSB.  <a href="../../dc/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d237.html#a3071e40d61ff3f42bf51baf9bdbfeedb">More...</a><br /></td></tr>
<tr class="separator:a3071e40d61ff3f42bf51baf9bdbfeedb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23c3cff51a7de3d4e1cd041b2f3b7658"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>INVPCID</b>: 1</td></tr>
<tr class="memdesc:a23c3cff51a7de3d4e1cd041b2f3b7658"><td class="mdescLeft">&#160;</td><td class="mdescRight">INVPCID.  <a href="../../dc/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d237.html#a23c3cff51a7de3d4e1cd041b2f3b7658">More...</a><br /></td></tr>
<tr class="separator:a23c3cff51a7de3d4e1cd041b2f3b7658"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af12944c115bb636eca5ac8256a8c36d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RTM</b>: 1</td></tr>
<tr class="memdesc:af12944c115bb636eca5ac8256a8c36d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTM.  <a href="../../dc/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d237.html#af12944c115bb636eca5ac8256a8c36d8">More...</a><br /></td></tr>
<tr class="separator:af12944c115bb636eca5ac8256a8c36d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a0b00edcf23edc114defde285b12d48"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_M</b>: 1</td></tr>
<tr class="memdesc:a1a0b00edcf23edc114defde285b12d48"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Monitoring.  <a href="../../dc/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d237.html#a1a0b00edcf23edc114defde285b12d48">More...</a><br /></td></tr>
<tr class="separator:a1a0b00edcf23edc114defde285b12d48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a067455bf29859800787cafdec0a87a58"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DeprecatesFPU</b>: 1</td></tr>
<tr class="memdesc:a067455bf29859800787cafdec0a87a58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecates FPU CS and DS values.  <a href="../../dc/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d237.html#a067455bf29859800787cafdec0a87a58">More...</a><br /></td></tr>
<tr class="separator:a067455bf29859800787cafdec0a87a58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7333e37c80be6ce93ef0e8e24edf4e2d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MPX</b>: 1</td></tr>
<tr class="memdesc:a7333e37c80be6ce93ef0e8e24edf4e2d"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Extensions.  <a href="../../dc/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d237.html#a7333e37c80be6ce93ef0e8e24edf4e2d">More...</a><br /></td></tr>
<tr class="separator:a7333e37c80be6ce93ef0e8e24edf4e2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaee192484e815d5c26eb157e6e4955b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_A</b>: 1</td></tr>
<tr class="memdesc:aaee192484e815d5c26eb157e6e4955b3"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Allocation.  <a href="../../dc/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d237.html#aaee192484e815d5c26eb157e6e4955b3">More...</a><br /></td></tr>
<tr class="separator:aaee192484e815d5c26eb157e6e4955b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae89213ec116e4efb9adc29fc849c2a24"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512F</b>: 1</td></tr>
<tr class="memdesc:ae89213ec116e4efb9adc29fc849c2a24"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Foundation.  <a href="../../dc/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d237.html#ae89213ec116e4efb9adc29fc849c2a24">More...</a><br /></td></tr>
<tr class="separator:ae89213ec116e4efb9adc29fc849c2a24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acef9da386aad870caa2b700309fd2d57"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512DQ</b>: 1</td></tr>
<tr class="memdesc:acef9da386aad870caa2b700309fd2d57"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Doubleword and Quadword Instructions.  <a href="../../dc/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d237.html#acef9da386aad870caa2b700309fd2d57">More...</a><br /></td></tr>
<tr class="separator:acef9da386aad870caa2b700309fd2d57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95a0994c3124e37c6ae9473461e12ae6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDSEED</b>: 1</td></tr>
<tr class="memdesc:a95a0994c3124e37c6ae9473461e12ae6"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDSEED.  <a href="../../dc/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d237.html#a95a0994c3124e37c6ae9473461e12ae6">More...</a><br /></td></tr>
<tr class="separator:a95a0994c3124e37c6ae9473461e12ae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac79e826c9ba6e7e50c6d157add79c2e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ADX</b>: 1</td></tr>
<tr class="memdesc:aac79e826c9ba6e7e50c6d157add79c2e"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Multi-Precision Add-Carry Instruction Extensions.  <a href="../../dc/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d237.html#aac79e826c9ba6e7e50c6d157add79c2e">More...</a><br /></td></tr>
<tr class="separator:aac79e826c9ba6e7e50c6d157add79c2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abead31d448860d445def427c7257032d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMAP</b>: 1</td></tr>
<tr class="memdesc:abead31d448860d445def427c7257032d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor Mode Access Prevention.  <a href="../../dc/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d237.html#abead31d448860d445def427c7257032d">More...</a><br /></td></tr>
<tr class="separator:abead31d448860d445def427c7257032d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add86d728f11466735d8ec2dd5faca907"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512IFMA</b>: 1</td></tr>
<tr class="memdesc:add86d728f11466735d8ec2dd5faca907"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Integer Fused Multiply-Add Instructions.  <a href="../../dc/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d237.html#add86d728f11466735d8ec2dd5faca907">More...</a><br /></td></tr>
<tr class="separator:add86d728f11466735d8ec2dd5faca907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24cb5a025edf13beaea516fe6616665b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 1</td></tr>
<tr class="memdesc:a24cb5a025edf13beaea516fe6616665b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../dc/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d237.html#a24cb5a025edf13beaea516fe6616665b">More...</a><br /></td></tr>
<tr class="separator:a24cb5a025edf13beaea516fe6616665b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3984bb69079591ea3284d6c1ab792ef6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLFLUSHOPT</b>: 1</td></tr>
<tr class="memdesc:a3984bb69079591ea3284d6c1ab792ef6"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLFLUSHOPT.  <a href="../../dc/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d237.html#a3984bb69079591ea3284d6c1ab792ef6">More...</a><br /></td></tr>
<tr class="separator:a3984bb69079591ea3284d6c1ab792ef6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b5cf941641fc25dccd1f6dbd6267455"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLWB</b>: 1</td></tr>
<tr class="memdesc:a5b5cf941641fc25dccd1f6dbd6267455"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLWB.  <a href="../../dc/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d237.html#a5b5cf941641fc25dccd1f6dbd6267455">More...</a><br /></td></tr>
<tr class="separator:a5b5cf941641fc25dccd1f6dbd6267455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b9c8b94542ff4a00f0d15746f227f9a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IntelProcessorTrace</b>: 1</td></tr>
<tr class="memdesc:a8b9c8b94542ff4a00f0d15746f227f9a"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Processor Trace.  <a href="../../dc/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d237.html#a8b9c8b94542ff4a00f0d15746f227f9a">More...</a><br /></td></tr>
<tr class="separator:a8b9c8b94542ff4a00f0d15746f227f9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6a8fabff50510bb878bb9db3d44e62c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512PF</b>: 1</td></tr>
<tr class="memdesc:ad6a8fabff50510bb878bb9db3d44e62c"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Prefetch Instructions.  <a href="../../dc/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d237.html#ad6a8fabff50510bb878bb9db3d44e62c">More...</a><br /></td></tr>
<tr class="separator:ad6a8fabff50510bb878bb9db3d44e62c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76c31118c7b46708b53ce56a5df63723"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512ER</b>: 1</td></tr>
<tr class="memdesc:a76c31118c7b46708b53ce56a5df63723"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Exponential and Reciprocal Instructions.  <a href="../../dc/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d237.html#a76c31118c7b46708b53ce56a5df63723">More...</a><br /></td></tr>
<tr class="separator:a76c31118c7b46708b53ce56a5df63723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6371d4a657d6d8a6ea20866479027b20"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512CD</b>: 1</td></tr>
<tr class="memdesc:a6371d4a657d6d8a6ea20866479027b20"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Conflict Detection Instructions.  <a href="../../dc/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d237.html#a6371d4a657d6d8a6ea20866479027b20">More...</a><br /></td></tr>
<tr class="separator:a6371d4a657d6d8a6ea20866479027b20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17ff0561420b43a958febc913af1d151"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SHA</b>: 1</td></tr>
<tr class="memdesc:a17ff0561420b43a958febc913af1d151"><td class="mdescLeft">&#160;</td><td class="mdescRight">SHA Extensions.  <a href="../../dc/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d237.html#a17ff0561420b43a958febc913af1d151">More...</a><br /></td></tr>
<tr class="separator:a17ff0561420b43a958febc913af1d151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04e2935b1ec7fca36fd10c871cab66aa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BW</b>: 1</td></tr>
<tr class="memdesc:a04e2935b1ec7fca36fd10c871cab66aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Byte and Word Instructions.  <a href="../../dc/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d237.html#a04e2935b1ec7fca36fd10c871cab66aa">More...</a><br /></td></tr>
<tr class="separator:a04e2935b1ec7fca36fd10c871cab66aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7faaaf82e88a4c0550ae1968bfd21df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VL</b>: 1</td></tr>
<tr class="memdesc:aa7faaaf82e88a4c0550ae1968bfd21df"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Length Extensions.  <a href="../../dc/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d237.html#aa7faaaf82e88a4c0550ae1968bfd21df">More...</a><br /></td></tr>
<tr class="separator:aa7faaaf82e88a4c0550ae1968bfd21df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5eb052bbeed12fb893b8a0385d12b15a"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a5eb052bbeed12fb893b8a0385d12b15a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adca58542bbb9033653fa194df201bb9a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:adca58542bbb9033653fa194df201bb9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b03e50d30275c9891a401831093c96c"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a1b03e50d30275c9891a401831093c96c">EBX</a></td></tr>
<tr class="separator:a1b03e50d30275c9891a401831093c96c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6189c5eeb37da1c1c6d22079e83a5ac1"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a5ffa35019a9e093aeb9fad8afab61c33"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a54da6f5e30d15b3499d87b2fa27a26c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHWT1</b>: 1</td></tr>
<tr class="memdesc:a54da6f5e30d15b3499d87b2fa27a26c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHWT1.  <a href="../../d6/d62/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d265.html#a54da6f5e30d15b3499d87b2fa27a26c7">More...</a><br /></td></tr>
<tr class="separator:a54da6f5e30d15b3499d87b2fa27a26c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a208df55e0242798b5c22d38e9b3a8ab2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI</b>: 1</td></tr>
<tr class="memdesc:a208df55e0242798b5c22d38e9b3a8ab2"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions.  <a href="../../d6/d62/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d265.html#a208df55e0242798b5c22d38e9b3a8ab2">More...</a><br /></td></tr>
<tr class="separator:a208df55e0242798b5c22d38e9b3a8ab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aceeee186fe14bd0ad90136de3078bdb3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UMIP</b>: 1</td></tr>
<tr class="memdesc:aceeee186fe14bd0ad90136de3078bdb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Mode Instruction Prevention.  <a href="../../d6/d62/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d265.html#aceeee186fe14bd0ad90136de3078bdb3">More...</a><br /></td></tr>
<tr class="separator:aceeee186fe14bd0ad90136de3078bdb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6a6a409d31ef7296fbfd6136fe8e3c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKU</b>: 1</td></tr>
<tr class="memdesc:ab6a6a409d31ef7296fbfd6136fe8e3c9"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Keys for User-mode pages.  <a href="../../d6/d62/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d265.html#ab6a6a409d31ef7296fbfd6136fe8e3c9">More...</a><br /></td></tr>
<tr class="separator:ab6a6a409d31ef7296fbfd6136fe8e3c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a947c35151ac7497930d0c7746a55d97e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>OSPKE</b>: 1</td></tr>
<tr class="memdesc:a947c35151ac7497930d0c7746a55d97e"><td class="mdescLeft">&#160;</td><td class="mdescRight">PKU enabled by OS.  <a href="../../d6/d62/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d265.html#a947c35151ac7497930d0c7746a55d97e">More...</a><br /></td></tr>
<tr class="separator:a947c35151ac7497930d0c7746a55d97e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b484c80f9fe40055d5bb2a0cc2416ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WaitPKG</b>: 1</td></tr>
<tr class="memdesc:a1b484c80f9fe40055d5bb2a0cc2416ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timed pause and user-level monitor/wait.  <a href="../../d6/d62/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d265.html#a1b484c80f9fe40055d5bb2a0cc2416ca">More...</a><br /></td></tr>
<tr class="separator:a1b484c80f9fe40055d5bb2a0cc2416ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad35a6b66c82fa23bcda04102d074118a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI2</b>: 1</td></tr>
<tr class="memdesc:ad35a6b66c82fa23bcda04102d074118a"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions 2.  <a href="../../d6/d62/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d265.html#ad35a6b66c82fa23bcda04102d074118a">More...</a><br /></td></tr>
<tr class="separator:ad35a6b66c82fa23bcda04102d074118a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6f000786c9920c3c29c0cdca35d1917"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_SS</b>: 1</td></tr>
<tr class="memdesc:ac6f000786c9920c3c29c0cdca35d1917"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) shadow stack.  <a href="../../d6/d62/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d265.html#ac6f000786c9920c3c29c0cdca35d1917">More...</a><br /></td></tr>
<tr class="separator:ac6f000786c9920c3c29c0cdca35d1917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d3f19b842737109c60b1dbc02c9ce48"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>GFNI</b>: 1</td></tr>
<tr class="memdesc:a6d3f19b842737109c60b1dbc02c9ce48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Galois Field instructions.  <a href="../../d6/d62/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d265.html#a6d3f19b842737109c60b1dbc02c9ce48">More...</a><br /></td></tr>
<tr class="separator:a6d3f19b842737109c60b1dbc02c9ce48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a848a551c49e19d5d0be8ae491300501a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VAES</b>: 1</td></tr>
<tr class="memdesc:a848a551c49e19d5d0be8ae491300501a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector AES instruction set (VEX-256/EVEX)  <a href="../../d6/d62/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d265.html#a848a551c49e19d5d0be8ae491300501a">More...</a><br /></td></tr>
<tr class="separator:a848a551c49e19d5d0be8ae491300501a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a482ebc2fc7ae1787e7d945d5a2d8aa33"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VPCLMULQDQ</b>: 1</td></tr>
<tr class="memdesc:a482ebc2fc7ae1787e7d945d5a2d8aa33"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLMUL instruction set (VEX-256/EVEX)  <a href="../../d6/d62/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d265.html#a482ebc2fc7ae1787e7d945d5a2d8aa33">More...</a><br /></td></tr>
<tr class="separator:a482ebc2fc7ae1787e7d945d5a2d8aa33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ebcb21bca476edf126e7b76188d8673"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VNNI</b>: 1</td></tr>
<tr class="memdesc:a5ebcb21bca476edf126e7b76188d8673"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Neural Network Instructions.  <a href="../../d6/d62/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d265.html#a5ebcb21bca476edf126e7b76188d8673">More...</a><br /></td></tr>
<tr class="separator:a5ebcb21bca476edf126e7b76188d8673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04d7aeeb1340d8859fe7d4107b239b54"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BITALG</b>: 1</td></tr>
<tr class="memdesc:a04d7aeeb1340d8859fe7d4107b239b54"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Bit Algorithms Instructions.  <a href="../../d6/d62/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d265.html#a04d7aeeb1340d8859fe7d4107b239b54">More...</a><br /></td></tr>
<tr class="separator:a04d7aeeb1340d8859fe7d4107b239b54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a340157e859bf628a1a78dfc072b149ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TME</b>: 1</td></tr>
<tr class="memdesc:a340157e859bf628a1a78dfc072b149ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TME related MSRs <br  />
  <a href="../../d6/d62/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d265.html#a340157e859bf628a1a78dfc072b149ab">More...</a><br /></td></tr>
<tr class="separator:a340157e859bf628a1a78dfc072b149ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41b74afb459dbac6aab9435391dbf104"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VPOPCNTDQ</b>: 1</td></tr>
<tr class="memdesc:a41b74afb459dbac6aab9435391dbf104"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Population Count Double and Quad-word.  <a href="../../d6/d62/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d265.html#a41b74afb459dbac6aab9435391dbf104">More...</a><br /></td></tr>
<tr class="separator:a41b74afb459dbac6aab9435391dbf104"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4898875253427da12ccc9e98595ac261"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 1</td></tr>
<tr class="memdesc:a4898875253427da12ccc9e98595ac261"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/d62/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d265.html#a4898875253427da12ccc9e98595ac261">More...</a><br /></td></tr>
<tr class="separator:a4898875253427da12ccc9e98595ac261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1bc6057783e88fe8dcf97201153cc57"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LA57</b>: 1</td></tr>
<tr class="memdesc:ab1bc6057783e88fe8dcf97201153cc57"><td class="mdescLeft">&#160;</td><td class="mdescRight">5-level paging (57 address bits)  <a href="../../d6/d62/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d265.html#ab1bc6057783e88fe8dcf97201153cc57">More...</a><br /></td></tr>
<tr class="separator:ab1bc6057783e88fe8dcf97201153cc57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a262af6ee4cf43fab773e17de15a33f60"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MAWAU</b>: 5</td></tr>
<tr class="memdesc:a262af6ee4cf43fab773e17de15a33f60"><td class="mdescLeft">&#160;</td><td class="mdescRight">The value of userspace MPX Address-Width Adjust used by the BNDLDX and BNDSTX <a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> MPX instructions in 64-bit mode.  <a href="../../d6/d62/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d265.html#a262af6ee4cf43fab773e17de15a33f60">More...</a><br /></td></tr>
<tr class="separator:a262af6ee4cf43fab773e17de15a33f60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a8942702fe998be672916cf4e8cd949"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDPID</b>: 1</td></tr>
<tr class="memdesc:a3a8942702fe998be672916cf4e8cd949"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Processor ID and IA32_TSC_AUX <br  />
  <a href="../../d6/d62/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d265.html#a3a8942702fe998be672916cf4e8cd949">More...</a><br /></td></tr>
<tr class="separator:a3a8942702fe998be672916cf4e8cd949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72fcfb7586a419ef26eb3b39b1890230"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>KL</b>: 1</td></tr>
<tr class="memdesc:a72fcfb7586a419ef26eb3b39b1890230"><td class="mdescLeft">&#160;</td><td class="mdescRight">Key Locker.  <a href="../../d6/d62/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d265.html#a72fcfb7586a419ef26eb3b39b1890230">More...</a><br /></td></tr>
<tr class="separator:a72fcfb7586a419ef26eb3b39b1890230"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36de1932bcee2b960774dd70bcdacfc9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BusLockDetect</b>: 1</td></tr>
<tr class="memdesc:a36de1932bcee2b960774dd70bcdacfc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">BUS_LOCK_DETECT.  <a href="../../d6/d62/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d265.html#a36de1932bcee2b960774dd70bcdacfc9">More...</a><br /></td></tr>
<tr class="separator:a36de1932bcee2b960774dd70bcdacfc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64edbe2ff7ffcde3680dcbc52c70c566"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLDEMOTE</b>: 1</td></tr>
<tr class="memdesc:a64edbe2ff7ffcde3680dcbc52c70c566"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache line demote.  <a href="../../d6/d62/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d265.html#a64edbe2ff7ffcde3680dcbc52c70c566">More...</a><br /></td></tr>
<tr class="separator:a64edbe2ff7ffcde3680dcbc52c70c566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf219613a37a71adc044c7cc687c3985"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:abf219613a37a71adc044c7cc687c3985"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/d62/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d265.html#abf219613a37a71adc044c7cc687c3985">More...</a><br /></td></tr>
<tr class="separator:abf219613a37a71adc044c7cc687c3985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a21fc104a5557dc5f059d1dba1b0d8a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIRI</b>: 1</td></tr>
<tr class="memdesc:a8a21fc104a5557dc5f059d1dba1b0d8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIRI.  <a href="../../d6/d62/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d265.html#a8a21fc104a5557dc5f059d1dba1b0d8a">More...</a><br /></td></tr>
<tr class="separator:a8a21fc104a5557dc5f059d1dba1b0d8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b0b1a72bef74b44fca00352df366823"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIR64B</b>: 1</td></tr>
<tr class="memdesc:a7b0b1a72bef74b44fca00352df366823"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIR64B.  <a href="../../d6/d62/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d265.html#a7b0b1a72bef74b44fca00352df366823">More...</a><br /></td></tr>
<tr class="separator:a7b0b1a72bef74b44fca00352df366823"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2849ccc8393fe5379c83cda2d173240"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX_LC</b>: 1</td></tr>
<tr class="memdesc:ad2849ccc8393fe5379c83cda2d173240"><td class="mdescLeft">&#160;</td><td class="mdescRight">SGX Launch Configuration.  <a href="../../d6/d62/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d265.html#ad2849ccc8393fe5379c83cda2d173240">More...</a><br /></td></tr>
<tr class="separator:ad2849ccc8393fe5379c83cda2d173240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb078bf9e3c2ea7ad5bf743e75904634"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKS</b>: 1</td></tr>
<tr class="memdesc:afb078bf9e3c2ea7ad5bf743e75904634"><td class="mdescLeft">&#160;</td><td class="mdescRight">Protection Keys for Supervisor-mode pages.  <a href="../../d6/d62/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d265.html#afb078bf9e3c2ea7ad5bf743e75904634">More...</a><br /></td></tr>
<tr class="separator:afb078bf9e3c2ea7ad5bf743e75904634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ffa35019a9e093aeb9fad8afab61c33"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a5ffa35019a9e093aeb9fad8afab61c33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8c6b8554b66294b231c0d00d83e8843"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:ae8c6b8554b66294b231c0d00d83e8843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6189c5eeb37da1c1c6d22079e83a5ac1"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a6189c5eeb37da1c1c6d22079e83a5ac1">ECX</a></td></tr>
<tr class="separator:a6189c5eeb37da1c1c6d22079e83a5ac1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a084719b301871322c613872f1d4e02ff"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a0992d86c8b1c96075ddc29175760dd88"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a8e266fd12495868a40b1cc6b58774f3b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 2</td></tr>
<tr class="memdesc:a8e266fd12495868a40b1cc6b58774f3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../dc/dfb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d232_1_1_0d289.html#a8e266fd12495868a40b1cc6b58774f3b">More...</a><br /></td></tr>
<tr class="separator:a8e266fd12495868a40b1cc6b58774f3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a790479f08647c82f325324b9611e0b9e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4VNNIW</b>: 1</td></tr>
<tr class="memdesc:a790479f08647c82f325324b9611e0b9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Neural Network Instructions.  <a href="../../dc/dfb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d232_1_1_0d289.html#a790479f08647c82f325324b9611e0b9e">More...</a><br /></td></tr>
<tr class="separator:a790479f08647c82f325324b9611e0b9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae068100e7bfa0c9cfead11e84e2f36a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4FMAPS</b>: 1</td></tr>
<tr class="memdesc:ae068100e7bfa0c9cfead11e84e2f36a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Multiply Accumulation Single Precision.  <a href="../../dc/dfb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d232_1_1_0d289.html#ae068100e7bfa0c9cfead11e84e2f36a1">More...</a><br /></td></tr>
<tr class="separator:ae068100e7bfa0c9cfead11e84e2f36a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bc288477e3da496f7ff435e4024b92d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSRM</b>: 1</td></tr>
<tr class="memdesc:a7bc288477e3da496f7ff435e4024b92d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Short REP MOVSB/STOSB.  <a href="../../dc/dfb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d232_1_1_0d289.html#a7bc288477e3da496f7ff435e4024b92d">More...</a><br /></td></tr>
<tr class="separator:a7bc288477e3da496f7ff435e4024b92d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe6125e7cfef81a808d0161bb217d32e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UINTR</b>: 1</td></tr>
<tr class="memdesc:abe6125e7cfef81a808d0161bb217d32e"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Inter-Processor <a class="el" href="../../d3/dc3/namespaceInterrupts.html">Interrupts</a>.  <a href="../../dc/dfb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d232_1_1_0d289.html#abe6125e7cfef81a808d0161bb217d32e">More...</a><br /></td></tr>
<tr class="separator:abe6125e7cfef81a808d0161bb217d32e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca5528e1ac1b5fe32d689d45690bcd29"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 2</td></tr>
<tr class="memdesc:aca5528e1ac1b5fe32d689d45690bcd29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../dc/dfb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d232_1_1_0d289.html#aca5528e1ac1b5fe32d689d45690bcd29">More...</a><br /></td></tr>
<tr class="separator:aca5528e1ac1b5fe32d689d45690bcd29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2b7b5576d72851d6e433b2f92b81e0c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_VP2INTERSECT</b>: 1</td></tr>
<tr class="memdesc:ad2b7b5576d72851d6e433b2f92b81e0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 VP2INTERSECT Doubleword and Quadword Instructions.  <a href="../../dc/dfb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d232_1_1_0d289.html#ad2b7b5576d72851d6e433b2f92b81e0c">More...</a><br /></td></tr>
<tr class="separator:ad2b7b5576d72851d6e433b2f92b81e0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f45bcbede0c93e36e526a8669b57b1b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SRBDS_CTRL</b>: 1</td></tr>
<tr class="memdesc:a8f45bcbede0c93e36e526a8669b57b1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Special Register Buffer Data Sampling Mitigations.  <a href="../../dc/dfb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d232_1_1_0d289.html#a8f45bcbede0c93e36e526a8669b57b1b">More...</a><br /></td></tr>
<tr class="separator:a8f45bcbede0c93e36e526a8669b57b1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba0dd2789a1f7298846f88742eafc689"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MC_CLEAR</b>: 1</td></tr>
<tr class="memdesc:aba0dd2789a1f7298846f88742eafc689"><td class="mdescLeft">&#160;</td><td class="mdescRight">VERW instruction clears <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> buffers.  <a href="../../dc/dfb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d232_1_1_0d289.html#aba0dd2789a1f7298846f88742eafc689">More...</a><br /></td></tr>
<tr class="separator:aba0dd2789a1f7298846f88742eafc689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5117a94aa2457ed79c715b6ff9b7b30c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSX_FORCE_ABORT</b>: 1</td></tr>
<tr class="memdesc:a5117a94aa2457ed79c715b6ff9b7b30c"><td class="mdescLeft">&#160;</td><td class="mdescRight">All TSX transactions are aborted.  <a href="../../dc/dfb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d232_1_1_0d289.html#a5117a94aa2457ed79c715b6ff9b7b30c">More...</a><br /></td></tr>
<tr class="separator:a5117a94aa2457ed79c715b6ff9b7b30c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ce84adbc93b28ab90a6f1af5ab38f2d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:a0ce84adbc93b28ab90a6f1af5ab38f2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../dc/dfb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d232_1_1_0d289.html#a0ce84adbc93b28ab90a6f1af5ab38f2d">More...</a><br /></td></tr>
<tr class="separator:a0ce84adbc93b28ab90a6f1af5ab38f2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e7ff025ff35e70167b5cf8c103712a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TsxForceAbortMsr</b>: 1</td></tr>
<tr class="memdesc:a9e7ff025ff35e70167b5cf8c103712a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX_FORCE_ABORT MSR is available.  <a href="../../dc/dfb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d232_1_1_0d289.html#a9e7ff025ff35e70167b5cf8c103712a5">More...</a><br /></td></tr>
<tr class="separator:a9e7ff025ff35e70167b5cf8c103712a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a775f0912077629d06aeda712f20753d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SERIALIZE</b>: 1</td></tr>
<tr class="memdesc:a775f0912077629d06aeda712f20753d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERIALIZE.  <a href="../../dc/dfb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d232_1_1_0d289.html#a775f0912077629d06aeda712f20753d1">More...</a><br /></td></tr>
<tr class="separator:a775f0912077629d06aeda712f20753d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc2b50033defe9c312061ad93959d6f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HYBRID</b>: 1</td></tr>
<tr class="memdesc:acc2b50033defe9c312061ad93959d6f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mixture of <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> types in processor topology.  <a href="../../dc/dfb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d232_1_1_0d289.html#acc2b50033defe9c312061ad93959d6f2">More...</a><br /></td></tr>
<tr class="separator:acc2b50033defe9c312061ad93959d6f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acecd6fd239f48a77e27f475895abf5a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSXLDTRK</b>: 1</td></tr>
<tr class="memdesc:acecd6fd239f48a77e27f475895abf5a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSXLDTRK.  <a href="../../dc/dfb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d232_1_1_0d289.html#acecd6fd239f48a77e27f475895abf5a0">More...</a><br /></td></tr>
<tr class="separator:acecd6fd239f48a77e27f475895abf5a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a4e1910d82df799a7fbc45622b2169c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 1</td></tr>
<tr class="memdesc:a6a4e1910d82df799a7fbc45622b2169c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../dc/dfb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d232_1_1_0d289.html#a6a4e1910d82df799a7fbc45622b2169c">More...</a><br /></td></tr>
<tr class="separator:a6a4e1910d82df799a7fbc45622b2169c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e444343ea863becced4e659c764e180"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PCONFIG</b>: 1</td></tr>
<tr class="memdesc:a9e444343ea863becced4e659c764e180"><td class="mdescLeft">&#160;</td><td class="mdescRight">Platform configuration for <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Encryption Technologies Instrctuions.  <a href="../../dc/dfb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d232_1_1_0d289.html#a9e444343ea863becced4e659c764e180">More...</a><br /></td></tr>
<tr class="separator:a9e444343ea863becced4e659c764e180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa7236a8b9c942d5ded938be4962b91b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LBR</b>: 1</td></tr>
<tr class="memdesc:afa7236a8b9c942d5ded938be4962b91b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Last Branch Records.  <a href="../../dc/dfb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d232_1_1_0d289.html#afa7236a8b9c942d5ded938be4962b91b">More...</a><br /></td></tr>
<tr class="separator:afa7236a8b9c942d5ded938be4962b91b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a519edb3e60ee6b1b5cf651af79c50c1a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_IBT</b>: 1</td></tr>
<tr class="memdesc:a519edb3e60ee6b1b5cf651af79c50c1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) indirect branch tracking.  <a href="../../dc/dfb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d232_1_1_0d289.html#a519edb3e60ee6b1b5cf651af79c50c1a">More...</a><br /></td></tr>
<tr class="separator:a519edb3e60ee6b1b5cf651af79c50c1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a088cea4faad9b139e68cc89a096dcc36"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:a088cea4faad9b139e68cc89a096dcc36"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../dc/dfb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d232_1_1_0d289.html#a088cea4faad9b139e68cc89a096dcc36">More...</a><br /></td></tr>
<tr class="separator:a088cea4faad9b139e68cc89a096dcc36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7310b3f57f1060927b15eabe5493b9ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_BF16</b>: 1</td></tr>
<tr class="memdesc:a7310b3f57f1060927b15eabe5493b9ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on bfloat16 numbers.  <a href="../../dc/dfb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d232_1_1_0d289.html#a7310b3f57f1060927b15eabe5493b9ea">More...</a><br /></td></tr>
<tr class="separator:a7310b3f57f1060927b15eabe5493b9ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a920fa833c44eafc714e9fa9da2fa2973"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_FP16</b>: 1</td></tr>
<tr class="memdesc:a920fa833c44eafc714e9fa9da2fa2973"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX512-FP16 half-precision floating-point instructions.  <a href="../../dc/dfb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d232_1_1_0d289.html#a920fa833c44eafc714e9fa9da2fa2973">More...</a><br /></td></tr>
<tr class="separator:a920fa833c44eafc714e9fa9da2fa2973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22c4535796abad13e1ac83d8b07e7c1d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_TILE</b>: 1</td></tr>
<tr class="memdesc:a22c4535796abad13e1ac83d8b07e7c1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile architecture.  <a href="../../dc/dfb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d232_1_1_0d289.html#a22c4535796abad13e1ac83d8b07e7c1d">More...</a><br /></td></tr>
<tr class="separator:a22c4535796abad13e1ac83d8b07e7c1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a622d22a088a5d8061b1b94c8e39253"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_INT8</b>: 1</td></tr>
<tr class="memdesc:a9a622d22a088a5d8061b1b94c8e39253"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on 8-bit integers.  <a href="../../dc/dfb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d232_1_1_0d289.html#a9a622d22a088a5d8061b1b94c8e39253">More...</a><br /></td></tr>
<tr class="separator:a9a622d22a088a5d8061b1b94c8e39253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cd2dec808f53d2c1c958d5ce27f0010"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SPEC_CTRL</b>: 1</td></tr>
<tr class="memdesc:a4cd2dec808f53d2c1c958d5ce27f0010"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculation Control, part of Indirect Branch Control (IBC): Indirect Branch Restricted Speculation (IBRS) and Indirect Branch Prediction Barrier (IBPB)  <a href="../../dc/dfb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d232_1_1_0d289.html#a4cd2dec808f53d2c1c958d5ce27f0010">More...</a><br /></td></tr>
<tr class="separator:a4cd2dec808f53d2c1c958d5ce27f0010"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84fd24e6502bce3e1b78141a7f85a6c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>STIBP</b>: 1</td></tr>
<tr class="memdesc:a84fd24e6502bce3e1b78141a7f85a6c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single Thread Indirect Branch Predictor, part of IBC.  <a href="../../dc/dfb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d232_1_1_0d289.html#a84fd24e6502bce3e1b78141a7f85a6c4">More...</a><br /></td></tr>
<tr class="separator:a84fd24e6502bce3e1b78141a7f85a6c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a328fb2c32666749432ff588ea3509141"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>L1D_FLUSH</b>: 1</td></tr>
<tr class="memdesc:a328fb2c32666749432ff588ea3509141"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_FLUSH_CMD MSR.  <a href="../../dc/dfb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d232_1_1_0d289.html#a328fb2c32666749432ff588ea3509141">More...</a><br /></td></tr>
<tr class="separator:a328fb2c32666749432ff588ea3509141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad0dcbe04a663a63e6de8229b79a793e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ArchCapabilities</b>: 1</td></tr>
<tr class="memdesc:aad0dcbe04a663a63e6de8229b79a793e"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_ARCH_CAPABILITIES (lists speculative side channel mitigations.  <a href="../../dc/dfb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d232_1_1_0d289.html#aad0dcbe04a663a63e6de8229b79a793e">More...</a><br /></td></tr>
<tr class="separator:aad0dcbe04a663a63e6de8229b79a793e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4ed406e939dae374fb262fefb5e9cc7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CoreCapabilities</b>: 1</td></tr>
<tr class="memdesc:ac4ed406e939dae374fb262fefb5e9cc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_CORE_CAPABILITIES MSR (lists model-specific core capabilities)  <a href="../../dc/dfb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d232_1_1_0d289.html#ac4ed406e939dae374fb262fefb5e9cc7">More...</a><br /></td></tr>
<tr class="separator:ac4ed406e939dae374fb262fefb5e9cc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5ebb6232dc7210d95924b46be6c9e27"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SSBD</b>: 1</td></tr>
<tr class="memdesc:ab5ebb6232dc7210d95924b46be6c9e27"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculative Store Bypass Disable, as mitigation for Speculative Store Bypass (IA32_SPEC_CTRL)  <a href="../../dc/dfb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d232_1_1_0d289.html#ab5ebb6232dc7210d95924b46be6c9e27">More...</a><br /></td></tr>
<tr class="separator:ab5ebb6232dc7210d95924b46be6c9e27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0992d86c8b1c96075ddc29175760dd88"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a0992d86c8b1c96075ddc29175760dd88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac3b5a742baa6d9b9c57c5912df8641d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:aac3b5a742baa6d9b9c57c5912df8641d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a084719b301871322c613872f1d4e02ff"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a084719b301871322c613872f1d4e02ff">EDX</a></td></tr>
<tr class="separator:a084719b301871322c613872f1d4e02ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00495">495</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="af15a39e54d1b2ca7c70d779f214700db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af15a39e54d1b2ca7c70d779f214700db">&#9670;&nbsp;</a></span>Get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/de6/include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void CPU::x86::Intel::CPUID0x00000007_0::Get </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">497</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;                {</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#if defined(a86)</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;                    <a class="code" href="../../d9/def/mb__64bit__map_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a>(<span class="stringliteral">&quot;cpuid&quot;</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;                         : <span class="stringliteral">&quot;=a&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#af866bd8190b5523de529cc998a28824e">EAX</a>.raw), <span class="stringliteral">&quot;=b&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a1b03e50d30275c9891a401831093c96c">EBX</a>.raw), <span class="stringliteral">&quot;=c&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a6189c5eeb37da1c1c6d22079e83a5ac1">ECX</a>.raw), <span class="stringliteral">&quot;=d&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a084719b301871322c613872f1d4e02ff">EDX</a>.raw)</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;                         : <span class="stringliteral">&quot;a&quot;</span>(0x7), <span class="stringliteral">&quot;c&quot;</span>(0x0)); <span class="comment">/* FIXME */</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// a64 || a32</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;                }</div>
<div class="ttc" id="amb__64bit__map_8cpp_html_ab17ab6407b8950c89ba3ff3b4919200b"><div class="ttname"><a href="../../d9/def/mb__64bit__map_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a></div><div class="ttdeci">asmv(&quot;invlpg (%0)&quot; ::&quot;r&quot;(VirtualAddress) :&quot;memory&quot;)</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a084719b301871322c613872f1d4e02ff"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a084719b301871322c613872f1d4e02ff">CPU::x86::Intel::CPUID0x00000007_0::EDX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@232 EDX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a1b03e50d30275c9891a401831093c96c"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a1b03e50d30275c9891a401831093c96c">CPU::x86::Intel::CPUID0x00000007_0::EBX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@227 EBX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a6189c5eeb37da1c1c6d22079e83a5ac1"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a6189c5eeb37da1c1c6d22079e83a5ac1">CPU::x86::Intel::CPUID0x00000007_0::ECX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@229 ECX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_af866bd8190b5523de529cc998a28824e"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#af866bd8190b5523de529cc998a28824e">CPU::x86::Intel::CPUID0x00000007_0::EAX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@225 EAX</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d9/def/mb__64bit__map_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv()</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#af866bd8190b5523de529cc998a28824e">EAX</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a1b03e50d30275c9891a401831093c96c">EBX</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a6189c5eeb37da1c1c6d22079e83a5ac1">ECX</a>, and <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a084719b301871322c613872f1d4e02ff">EDX</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d7/dfc/cpu_8cpp_source.html#l00246">CPU::GetCPUFeat()</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="af866bd8190b5523de529cc998a28824e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af866bd8190b5523de529cc998a28824e">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>.</p>

</div>
</div>
<a id="a1b03e50d30275c9891a401831093c96c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b03e50d30275c9891a401831093c96c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>, and <a class="el" href="../../d7/dfc/cpu_8cpp_source.html#l00246">CPU::GetCPUFeat()</a>.</p>

</div>
</div>
<a id="a6189c5eeb37da1c1c6d22079e83a5ac1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6189c5eeb37da1c1c6d22079e83a5ac1">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>, and <a class="el" href="../../d7/dfc/cpu_8cpp_source.html#l00246">CPU::GetCPUFeat()</a>.</p>

</div>
</div>
<a id="a084719b301871322c613872f1d4e02ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a084719b301871322c613872f1d4e02ff">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html">CPUID0x00000007_0</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
