Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 6293767A66
	for <lists+qemu-devel@lfdr.de>; Sat, 13 Jul 2019 16:18:31 +0200 (CEST)
Received: from localhost ([::1]:56502 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.86_2)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1hmIr8-0001zv-Ad
	for lists+qemu-devel@lfdr.de; Sat, 13 Jul 2019 10:18:30 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10]:42117)
 by lists.gnu.org with esmtp (Exim 4.86_2)
 (envelope-from <tao3.xu@intel.com>) id 1hmIqt-0001bn-Hq
 for qemu-devel@nongnu.org; Sat, 13 Jul 2019 10:18:16 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
 (envelope-from <tao3.xu@intel.com>) id 1hmIqs-0000aC-6v
 for qemu-devel@nongnu.org; Sat, 13 Jul 2019 10:18:15 -0400
Received: from mga05.intel.com ([192.55.52.43]:40925)
 by eggs.gnu.org with esmtps (TLS1.0:DHE_RSA_AES_256_CBC_SHA1:32)
 (Exim 4.71) (envelope-from <tao3.xu@intel.com>) id 1hmIqr-0000RY-TH
 for qemu-devel@nongnu.org; Sat, 13 Jul 2019 10:18:14 -0400
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from fmsmga003.fm.intel.com ([10.253.24.29])
 by fmsmga105.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384;
 13 Jul 2019 07:18:06 -0700
X-ExtLoop1: 1
X-IronPort-AV: E=Sophos;i="5.63,486,1557212400"; d="scan'208";a="174700763"
Received: from txu2-mobl.ccr.corp.intel.com (HELO [10.255.30.205])
 ([10.255.30.205])
 by FMSMGA003.fm.intel.com with ESMTP; 13 Jul 2019 07:18:05 -0700
To: Xiaoyao Li <xiaoyao.li@linux.intel.com>,
 "ehabkost@redhat.com" <ehabkost@redhat.com>,
 "rth@twiddle.net" <rth@twiddle.net>,
 "pbonzini@redhat.com" <pbonzini@redhat.com>
References: <20190709044420.14525-1-tao3.xu@intel.com>
 <8ac04db5-0a69-c74e-dab4-14159b8d22b6@linux.intel.com>
 <4c09858a-1bb3-13d3-333a-07639db9a03d@intel.com>
 <636bad06254a55eacc4b33c72d48c419271e3833.camel@linux.intel.com>
From: Tao Xu <tao3.xu@intel.com>
Message-ID: <cc9dc853-0bce-e00f-56b4-f43227a8c097@intel.com>
Date: Sat, 13 Jul 2019 22:18:04 +0800
User-Agent: Mozilla/5.0 (Windows NT 10.0; WOW64; rv:60.0) Gecko/20100101
 Thunderbird/60.7.2
MIME-Version: 1.0
In-Reply-To: <636bad06254a55eacc4b33c72d48c419271e3833.camel@linux.intel.com>
Content-Type: text/plain; charset=utf-8; format=flowed
Content-Language: en-US
Content-Transfer-Encoding: 7bit
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
 recognized.
X-Received-From: 192.55.52.43
Subject: Re: [Qemu-devel] [PATCH] target/i386: Introduce Denverton CPU model
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: "qemu-devel@nongnu.org" <qemu-devel@nongnu.org>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

On 7/10/2019 12:20 AM, Xiaoyao Li wrote:
> On Tue, 2019-07-09 at 22:27 +0800, Tao Xu wrote:
>> On 7/9/2019 4:39 PM, Xiaoyao Li wrote:
>>> On 7/9/2019 12:44 PM, Tao Xu wrote:
>>>> Denverton-Server is the Atom Processor of Intel Harrisonville platform.
>>>>
>>>> For more information:
>>>> https://ark.intel.com/content/www/us/en/ark/products/\
>>>> codename/63508/denverton.html
>>>>
>>>> Signed-off-by: Tao Xu <tao3.xu@intel.com>
>>>> ---
>>>>    target/i386/cpu.c | 45 +++++++++++++++++++++++++++++++++++++++++++++
>>>>    1 file changed, 45 insertions(+)
>>>>
>>>> diff --git a/target/i386/cpu.c b/target/i386/cpu.c
>>>> index 805ce95247..4efaff9918 100644
>>>> --- a/target/i386/cpu.c
>>>> +++ b/target/i386/cpu.c
>>>> @@ -2471,6 +2471,51 @@ static X86CPUDefinition builtin_x86_defs[] = {
>>>>            .xlevel = 0x80000008,
>>>>            .model_id = "Intel Xeon Processor (Icelake)",
>>>>        },
>>>> +    {
>>>> +        .name = "Denverton-Server",
>>>> +        .level = 21,
>>>> +        .vendor = CPUID_VENDOR_INTEL,
>>>> +        .family = 6,
>>>> +        .model = 95,
>>>> +        .stepping = 1,
>>>> +        .features[FEAT_1_EDX] =
>>>> +            CPUID_FP87 | CPUID_VME | CPUID_DE | CPUID_PSE | CPUID_TSC |
>>>> +            CPUID_MSR | CPUID_PAE | CPUID_MCE | CPUID_CX8 | CPUID_APIC |
>>>> +            CPUID_SEP | CPUID_MTRR | CPUID_PGE | CPUID_MCA |
>>>> CPUID_CMOV |
>>>> +            CPUID_PAT | CPUID_PSE36 | CPUID_CLFLUSH | CPUID_MMX |
>>>> CPUID_FXSR |
>>>> +            CPUID_SSE | CPUID_SSE2,
>>>> +        .features[FEAT_1_ECX] =
>>>> +            CPUID_EXT_SSE3 | CPUID_EXT_PCLMULQDQ | CPUID_EXT_MONITOR |
>>>> +            CPUID_EXT_VMX | CPUID_EXT_SSSE3 | CPUID_EXT_CX16 |
>>>> +            CPUID_EXT_SSE41 | CPUID_EXT_SSE42 | CPUID_EXT_X2APIC |
>>>> +            CPUID_EXT_MOVBE | CPUID_EXT_POPCNT |
>>>> CPUID_EXT_TSC_DEADLINE_TIMER |
>>>> +            CPUID_EXT_AES | CPUID_EXT_XSAVE | CPUID_EXT_RDRAND,
>>>> +        .features[FEAT_8000_0001_EDX] =
>>>> +            CPUID_EXT2_SYSCALL | CPUID_EXT2_NX | CPUID_EXT2_PDPE1GB |
>>>> +            CPUID_EXT2_RDTSCP | CPUID_EXT2_LM,
>>>> +        .features[FEAT_8000_0001_ECX] =
>>>> +            CPUID_EXT3_LAHF_LM | CPUID_EXT3_3DNOWPREFETCH,
>>>> +        .features[FEAT_7_0_EBX] =
>>>> +            CPUID_7_0_EBX_FSGSBASE | CPUID_7_0_EBX_SMEP |
>>>> CPUID_7_0_EBX_ERMS |
>>>> +            CPUID_7_0_EBX_MPX | CPUID_7_0_EBX_RDSEED |
>>>> CPUID_7_0_EBX_SMAP |
>>>> +            CPUID_7_0_EBX_CLFLUSHOPT | CPUID_7_0_EBX_SHA_NI,
>>>> +        .features[FEAT_7_0_EDX] =
>>>> +            CPUID_7_0_EDX_SPEC_CTRL | CPUID_7_0_EDX_ARCH_CAPABILITIES |
>>>> +            CPUID_7_0_EDX_SPEC_CTRL_SSBD,
>>>
>>> The output of CPUID_7_0:EDX is 0 in my Denverton machine, of which the
>>> stepping is 0 and microcode is 0xe.
>>>
>>> Maybe we need to remove these 3 flag in the initial Denverton cpu model
>>> and add these features as 2nd version alias as Denverton-Server-IBRS? (I
>>> don't if SPEC_CTRL_SSBD and ARCH_CAPABILITIES belong to IBRS, may be we
>>> need 3rd version for these?)
>>>
>>
>> I am wondering if we cover all the stepping of CPU, all existing CPU
>> model should be add initial stepping cpu model. The same circumstance
>> occurred before because Cascadelake CPU stepping 5 haven't AVX512_VNNI,
>> then updated to stepping 6. Denverton has been released in Q3'2017, the
>> customer may not use the early stepping machine.
>>
> Focusing on spec_ctrl, my question is: Does Denverton with stepping 1 have this
> feature regardless of microcode.
> 

OK I will check Denverton is affected and if it is the microcode to fix 
or hardware.

