#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2380d60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2380ef0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x238ce60 .functor NOT 1, L_0x23b7ff0, C4<0>, C4<0>, C4<0>;
L_0x23b7d50 .functor XOR 1, L_0x23b7bf0, L_0x23b7cb0, C4<0>, C4<0>;
L_0x23b7ee0 .functor XOR 1, L_0x23b7d50, L_0x23b7e10, C4<0>, C4<0>;
v0x23b3b50_0 .net *"_ivl_10", 0 0, L_0x23b7e10;  1 drivers
v0x23b3c50_0 .net *"_ivl_12", 0 0, L_0x23b7ee0;  1 drivers
v0x23b3d30_0 .net *"_ivl_2", 0 0, L_0x23b5a30;  1 drivers
v0x23b3df0_0 .net *"_ivl_4", 0 0, L_0x23b7bf0;  1 drivers
v0x23b3ed0_0 .net *"_ivl_6", 0 0, L_0x23b7cb0;  1 drivers
v0x23b4000_0 .net *"_ivl_8", 0 0, L_0x23b7d50;  1 drivers
v0x23b40e0_0 .net "a", 0 0, v0x23b0690_0;  1 drivers
v0x23b4180_0 .net "b", 0 0, v0x23b0730_0;  1 drivers
v0x23b4220_0 .net "c", 0 0, v0x23b07d0_0;  1 drivers
v0x23b42c0_0 .var "clk", 0 0;
v0x23b4360_0 .net "d", 0 0, v0x23b0910_0;  1 drivers
v0x23b4400_0 .net "q_dut", 0 0, L_0x23b7a90;  1 drivers
v0x23b44a0_0 .net "q_ref", 0 0, L_0x238ced0;  1 drivers
v0x23b4540_0 .var/2u "stats1", 159 0;
v0x23b45e0_0 .var/2u "strobe", 0 0;
v0x23b4680_0 .net "tb_match", 0 0, L_0x23b7ff0;  1 drivers
v0x23b4740_0 .net "tb_mismatch", 0 0, L_0x238ce60;  1 drivers
v0x23b4800_0 .net "wavedrom_enable", 0 0, v0x23b0a00_0;  1 drivers
v0x23b48a0_0 .net "wavedrom_title", 511 0, v0x23b0aa0_0;  1 drivers
L_0x23b5a30 .concat [ 1 0 0 0], L_0x238ced0;
L_0x23b7bf0 .concat [ 1 0 0 0], L_0x238ced0;
L_0x23b7cb0 .concat [ 1 0 0 0], L_0x23b7a90;
L_0x23b7e10 .concat [ 1 0 0 0], L_0x238ced0;
L_0x23b7ff0 .cmp/eeq 1, L_0x23b5a30, L_0x23b7ee0;
S_0x2381080 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x2380ef0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x236cea0 .functor OR 1, v0x23b0690_0, v0x23b0730_0, C4<0>, C4<0>;
L_0x23817e0 .functor OR 1, v0x23b07d0_0, v0x23b0910_0, C4<0>, C4<0>;
L_0x238ced0 .functor AND 1, L_0x236cea0, L_0x23817e0, C4<1>, C4<1>;
v0x238d0d0_0 .net *"_ivl_0", 0 0, L_0x236cea0;  1 drivers
v0x238d170_0 .net *"_ivl_2", 0 0, L_0x23817e0;  1 drivers
v0x236cff0_0 .net "a", 0 0, v0x23b0690_0;  alias, 1 drivers
v0x236d090_0 .net "b", 0 0, v0x23b0730_0;  alias, 1 drivers
v0x23afb10_0 .net "c", 0 0, v0x23b07d0_0;  alias, 1 drivers
v0x23afc20_0 .net "d", 0 0, v0x23b0910_0;  alias, 1 drivers
v0x23afce0_0 .net "q", 0 0, L_0x238ced0;  alias, 1 drivers
S_0x23afe40 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x2380ef0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x23b0690_0 .var "a", 0 0;
v0x23b0730_0 .var "b", 0 0;
v0x23b07d0_0 .var "c", 0 0;
v0x23b0870_0 .net "clk", 0 0, v0x23b42c0_0;  1 drivers
v0x23b0910_0 .var "d", 0 0;
v0x23b0a00_0 .var "wavedrom_enable", 0 0;
v0x23b0aa0_0 .var "wavedrom_title", 511 0;
E_0x237bc70/0 .event negedge, v0x23b0870_0;
E_0x237bc70/1 .event posedge, v0x23b0870_0;
E_0x237bc70 .event/or E_0x237bc70/0, E_0x237bc70/1;
E_0x237bec0 .event posedge, v0x23b0870_0;
E_0x23659f0 .event negedge, v0x23b0870_0;
S_0x23b0190 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x23afe40;
 .timescale -12 -12;
v0x23b0390_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x23b0490 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x23afe40;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x23b0c00 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x2380ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x23b4bd0 .functor NOT 1, v0x23b0690_0, C4<0>, C4<0>, C4<0>;
L_0x23b4c60 .functor NOT 1, v0x23b0730_0, C4<0>, C4<0>, C4<0>;
L_0x23b4cf0 .functor AND 1, L_0x23b4bd0, L_0x23b4c60, C4<1>, C4<1>;
L_0x23b4d60 .functor NOT 1, v0x23b07d0_0, C4<0>, C4<0>, C4<0>;
L_0x23b4e00 .functor AND 1, L_0x23b4cf0, L_0x23b4d60, C4<1>, C4<1>;
L_0x23b4f10 .functor NOT 1, v0x23b0910_0, C4<0>, C4<0>, C4<0>;
L_0x23b4fc0 .functor AND 1, L_0x23b4e00, L_0x23b4f10, C4<1>, C4<1>;
L_0x23b50d0 .functor NOT 1, v0x23b0690_0, C4<0>, C4<0>, C4<0>;
L_0x23b5190 .functor NOT 1, v0x23b0730_0, C4<0>, C4<0>, C4<0>;
L_0x23b5200 .functor AND 1, L_0x23b50d0, L_0x23b5190, C4<1>, C4<1>;
L_0x23b5370 .functor AND 1, L_0x23b5200, v0x23b07d0_0, C4<1>, C4<1>;
L_0x23b53e0 .functor NOT 1, v0x23b0910_0, C4<0>, C4<0>, C4<0>;
L_0x23b54c0 .functor AND 1, L_0x23b5370, L_0x23b53e0, C4<1>, C4<1>;
L_0x23b55d0 .functor OR 1, L_0x23b4fc0, L_0x23b54c0, C4<0>, C4<0>;
L_0x23b5450 .functor NOT 1, v0x23b0690_0, C4<0>, C4<0>, C4<0>;
L_0x23b5760 .functor NOT 1, v0x23b0730_0, C4<0>, C4<0>, C4<0>;
L_0x23b5860 .functor AND 1, L_0x23b5450, L_0x23b5760, C4<1>, C4<1>;
L_0x23b5970 .functor AND 1, L_0x23b5860, v0x23b07d0_0, C4<1>, C4<1>;
L_0x23b5ad0 .functor AND 1, L_0x23b5970, v0x23b0910_0, C4<1>, C4<1>;
L_0x23b5b90 .functor OR 1, L_0x23b55d0, L_0x23b5ad0, C4<0>, C4<0>;
L_0x23b5d50 .functor NOT 1, v0x23b0690_0, C4<0>, C4<0>, C4<0>;
L_0x23b5ed0 .functor AND 1, L_0x23b5d50, v0x23b0730_0, C4<1>, C4<1>;
L_0x23b6160 .functor NOT 1, v0x23b07d0_0, C4<0>, C4<0>, C4<0>;
L_0x23b62e0 .functor AND 1, L_0x23b5ed0, L_0x23b6160, C4<1>, C4<1>;
L_0x23b64c0 .functor NOT 1, v0x23b0910_0, C4<0>, C4<0>, C4<0>;
L_0x23b6640 .functor AND 1, L_0x23b62e0, L_0x23b64c0, C4<1>, C4<1>;
L_0x23b6830 .functor OR 1, L_0x23b5b90, L_0x23b6640, C4<0>, C4<0>;
L_0x23b6940 .functor AND 1, v0x23b0690_0, v0x23b0730_0, C4<1>, C4<1>;
L_0x23b6aa0 .functor NOT 1, v0x23b07d0_0, C4<0>, C4<0>, C4<0>;
L_0x23b6b10 .functor AND 1, L_0x23b6940, L_0x23b6aa0, C4<1>, C4<1>;
L_0x23b6d20 .functor AND 1, L_0x23b6b10, v0x23b0910_0, C4<1>, C4<1>;
L_0x23b6de0 .functor OR 1, L_0x23b6830, L_0x23b6d20, C4<0>, C4<0>;
L_0x23b7000 .functor AND 1, v0x23b0690_0, v0x23b0730_0, C4<1>, C4<1>;
L_0x23b7070 .functor AND 1, L_0x23b7000, v0x23b07d0_0, C4<1>, C4<1>;
L_0x23b7250 .functor NOT 1, v0x23b0910_0, C4<0>, C4<0>, C4<0>;
L_0x23b72c0 .functor AND 1, L_0x23b7070, L_0x23b7250, C4<1>, C4<1>;
L_0x23b7500 .functor OR 1, L_0x23b6de0, L_0x23b72c0, C4<0>, C4<0>;
L_0x23b7610 .functor AND 1, v0x23b0690_0, v0x23b0730_0, C4<1>, C4<1>;
L_0x23b77c0 .functor AND 1, L_0x23b7610, v0x23b07d0_0, C4<1>, C4<1>;
L_0x23b7880 .functor AND 1, L_0x23b77c0, v0x23b0910_0, C4<1>, C4<1>;
L_0x23b7a90 .functor OR 1, L_0x23b7500, L_0x23b7880, C4<0>, C4<0>;
v0x23b0ef0_0 .net *"_ivl_0", 0 0, L_0x23b4bd0;  1 drivers
v0x23b0fd0_0 .net *"_ivl_10", 0 0, L_0x23b4f10;  1 drivers
v0x23b10b0_0 .net *"_ivl_12", 0 0, L_0x23b4fc0;  1 drivers
v0x23b11a0_0 .net *"_ivl_14", 0 0, L_0x23b50d0;  1 drivers
v0x23b1280_0 .net *"_ivl_16", 0 0, L_0x23b5190;  1 drivers
v0x23b13b0_0 .net *"_ivl_18", 0 0, L_0x23b5200;  1 drivers
v0x23b1490_0 .net *"_ivl_2", 0 0, L_0x23b4c60;  1 drivers
v0x23b1570_0 .net *"_ivl_20", 0 0, L_0x23b5370;  1 drivers
v0x23b1650_0 .net *"_ivl_22", 0 0, L_0x23b53e0;  1 drivers
v0x23b1730_0 .net *"_ivl_24", 0 0, L_0x23b54c0;  1 drivers
v0x23b1810_0 .net *"_ivl_26", 0 0, L_0x23b55d0;  1 drivers
v0x23b18f0_0 .net *"_ivl_28", 0 0, L_0x23b5450;  1 drivers
v0x23b19d0_0 .net *"_ivl_30", 0 0, L_0x23b5760;  1 drivers
v0x23b1ab0_0 .net *"_ivl_32", 0 0, L_0x23b5860;  1 drivers
v0x23b1b90_0 .net *"_ivl_34", 0 0, L_0x23b5970;  1 drivers
v0x23b1c70_0 .net *"_ivl_36", 0 0, L_0x23b5ad0;  1 drivers
v0x23b1d50_0 .net *"_ivl_38", 0 0, L_0x23b5b90;  1 drivers
v0x23b1e30_0 .net *"_ivl_4", 0 0, L_0x23b4cf0;  1 drivers
v0x23b1f10_0 .net *"_ivl_40", 0 0, L_0x23b5d50;  1 drivers
v0x23b1ff0_0 .net *"_ivl_42", 0 0, L_0x23b5ed0;  1 drivers
v0x23b20d0_0 .net *"_ivl_44", 0 0, L_0x23b6160;  1 drivers
v0x23b21b0_0 .net *"_ivl_46", 0 0, L_0x23b62e0;  1 drivers
v0x23b2290_0 .net *"_ivl_48", 0 0, L_0x23b64c0;  1 drivers
v0x23b2370_0 .net *"_ivl_50", 0 0, L_0x23b6640;  1 drivers
v0x23b2450_0 .net *"_ivl_52", 0 0, L_0x23b6830;  1 drivers
v0x23b2530_0 .net *"_ivl_54", 0 0, L_0x23b6940;  1 drivers
v0x23b2610_0 .net *"_ivl_56", 0 0, L_0x23b6aa0;  1 drivers
v0x23b26f0_0 .net *"_ivl_58", 0 0, L_0x23b6b10;  1 drivers
v0x23b27d0_0 .net *"_ivl_6", 0 0, L_0x23b4d60;  1 drivers
v0x23b28b0_0 .net *"_ivl_60", 0 0, L_0x23b6d20;  1 drivers
v0x23b2990_0 .net *"_ivl_62", 0 0, L_0x23b6de0;  1 drivers
v0x23b2a70_0 .net *"_ivl_64", 0 0, L_0x23b7000;  1 drivers
v0x23b2b50_0 .net *"_ivl_66", 0 0, L_0x23b7070;  1 drivers
v0x23b2e40_0 .net *"_ivl_68", 0 0, L_0x23b7250;  1 drivers
v0x23b2f20_0 .net *"_ivl_70", 0 0, L_0x23b72c0;  1 drivers
v0x23b3000_0 .net *"_ivl_72", 0 0, L_0x23b7500;  1 drivers
v0x23b30e0_0 .net *"_ivl_74", 0 0, L_0x23b7610;  1 drivers
v0x23b31c0_0 .net *"_ivl_76", 0 0, L_0x23b77c0;  1 drivers
v0x23b32a0_0 .net *"_ivl_78", 0 0, L_0x23b7880;  1 drivers
v0x23b3380_0 .net *"_ivl_8", 0 0, L_0x23b4e00;  1 drivers
v0x23b3460_0 .net "a", 0 0, v0x23b0690_0;  alias, 1 drivers
v0x23b3500_0 .net "b", 0 0, v0x23b0730_0;  alias, 1 drivers
v0x23b35f0_0 .net "c", 0 0, v0x23b07d0_0;  alias, 1 drivers
v0x23b36e0_0 .net "d", 0 0, v0x23b0910_0;  alias, 1 drivers
v0x23b37d0_0 .net "q", 0 0, L_0x23b7a90;  alias, 1 drivers
S_0x23b3930 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x2380ef0;
 .timescale -12 -12;
E_0x237ba10 .event anyedge, v0x23b45e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x23b45e0_0;
    %nor/r;
    %assign/vec4 v0x23b45e0_0, 0;
    %wait E_0x237ba10;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x23afe40;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23b0910_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23b07d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23b0730_0, 0;
    %assign/vec4 v0x23b0690_0, 0;
    %wait E_0x23659f0;
    %wait E_0x237bec0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23b0910_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23b07d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23b0730_0, 0;
    %assign/vec4 v0x23b0690_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x237bc70;
    %load/vec4 v0x23b0690_0;
    %load/vec4 v0x23b0730_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x23b07d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x23b0910_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23b0910_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23b07d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23b0730_0, 0;
    %assign/vec4 v0x23b0690_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x23b0490;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x237bc70;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x23b0910_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23b07d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23b0730_0, 0;
    %assign/vec4 v0x23b0690_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x2380ef0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23b42c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23b45e0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x2380ef0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x23b42c0_0;
    %inv;
    %store/vec4 v0x23b42c0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x2380ef0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x23b0870_0, v0x23b4740_0, v0x23b40e0_0, v0x23b4180_0, v0x23b4220_0, v0x23b4360_0, v0x23b44a0_0, v0x23b4400_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x2380ef0;
T_7 ;
    %load/vec4 v0x23b4540_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x23b4540_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x23b4540_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x23b4540_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x23b4540_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x23b4540_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x23b4540_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x2380ef0;
T_8 ;
    %wait E_0x237bc70;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23b4540_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23b4540_0, 4, 32;
    %load/vec4 v0x23b4680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x23b4540_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23b4540_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23b4540_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23b4540_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x23b44a0_0;
    %load/vec4 v0x23b44a0_0;
    %load/vec4 v0x23b4400_0;
    %xor;
    %load/vec4 v0x23b44a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x23b4540_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23b4540_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x23b4540_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23b4540_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth1/human/circuit3/iter0/response0/top_module.sv";
