$comment
	File created using the following command:
		vcd file mic1.msim.vcd -direction
$end
$date
	Mon May 26 17:43:35 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ULA_1bit_vlg_vec_tst $end
$var reg 1 ! A $end
$var reg 1 " B $end
$var reg 1 # CIN $end
$var reg 1 $ ENA $end
$var reg 1 % ENB $end
$var reg 1 & F0 $end
$var reg 1 ' F1 $end
$var reg 1 ( INVA $end
$var wire 1 ) COUT $end
$var wire 1 * S $end
$var wire 1 + sampler $end
$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 B~combout $end
$var wire 1 3 ENB~combout $end
$var wire 1 4 CIN~combout $end
$var wire 1 5 INVA~combout $end
$var wire 1 6 A~combout $end
$var wire 1 7 ENA~combout $end
$var wire 1 8 inst5~combout $end
$var wire 1 9 inst|inst2~0_combout $end
$var wire 1 : F1~combout $end
$var wire 1 ; inst4~combout $end
$var wire 1 < F0~combout $end
$var wire 1 = inst15~0_combout $end
$var wire 1 > inst15~1_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
1$
1%
1&
1'
1(
0)
1*
x+
0,
1-
x.
1/
10
11
02
13
04
15
06
17
18
09
1:
0;
1<
1=
1>
$end
#250000
1"
12
0+
1;
19
0>
1)
0*
#500000
0"
02
1+
0;
09
1>
0)
1*
#750000
1"
12
0+
1;
19
0>
1)
0*
#1000000
