# ASIC and FPGA Development

Welcome to the repository of codes and resources related to ASIC and FPGA development.

## ğŸš€ Introduction

This repository contains:

- **Source codes** for ASICs and FPGAs.
- **Testbenches** for validation.
- **Documentation** and tutorials for tools like ModelSim, Quartus, Xilinx Vivado, and more.

## ğŸ“‚ Repository Structure

- **`docs/`**: Detailed documentation.
- **`src/`**: HDL codes for ASIC and FPGA.
- **`examples/`**: Practical project examples.

## ğŸ“˜ Documentation

Access the [full documentation](docs/intro/README.md) to get started.

## ğŸ› ï¸ Tools Used

- **Xcelium**
- **Genus**
- **Innovus**
- **ModelSim**
- **Quartus Prime**
- **Xilinx Vivado**

## ğŸ¤ Contributing

Contributions are welcome! Check out the [contribution guidelines](CONTRIBUTING.md).

## ğŸ“„ License

This project is licensed under the [MIT License](LICENSE).
