\hypertarget{_m_k_l25_z4_8h_source}{}\doxysection{MKL25\+Z4.\+h}
\label{_m_k_l25_z4_8h_source}\index{sqrt\_approx/mbed/TARGET\_KL25Z/MKL25Z4.h@{sqrt\_approx/mbed/TARGET\_KL25Z/MKL25Z4.h}}
\mbox{\hyperlink{_m_k_l25_z4_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00001}00001 \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00002}00002 \textcolor{comment}{** \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00003}00003 \textcolor{comment}{**     Processor:           MKL25Z128VLK4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00004}00004 \textcolor{comment}{**     Compilers:           ARM Compiler}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00005}00005 \textcolor{comment}{**                          Freescale C/C++ for Embedded ARM}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00006}00006 \textcolor{comment}{**                          GNU C Compiler}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00007}00007 \textcolor{comment}{**                          IAR ANSI C/C++ Compiler for ARM}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00008}00008 \textcolor{comment}{**}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00009}00009 \textcolor{comment}{**     Reference manual:    KL25RM, Rev.1, Jun 2012}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00010}00010 \textcolor{comment}{**     Version:             rev. 1.1, 2012-\/06-\/21}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00011}00011 \textcolor{comment}{**}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00012}00012 \textcolor{comment}{**     Abstract:}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00013}00013 \textcolor{comment}{**         CMSIS Peripheral Access Layer for MKL25Z4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00014}00014 \textcolor{comment}{**}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00015}00015 \textcolor{comment}{**     Copyright: 1997 -\/ 2012 Freescale Semiconductor, Inc. All Rights Reserved.}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00016}00016 \textcolor{comment}{**}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00017}00017 \textcolor{comment}{**     http:                 www.freescale.com}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00018}00018 \textcolor{comment}{**     mail:                 support@freescale.com}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00019}00019 \textcolor{comment}{**}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00020}00020 \textcolor{comment}{**     Revisions:}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00021}00021 \textcolor{comment}{**     -\/ rev. 1.0 (2012-\/06-\/13)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00022}00022 \textcolor{comment}{**         Initial version.}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00023}00023 \textcolor{comment}{**     -\/ rev. 1.1 (2012-\/06-\/21)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00024}00024 \textcolor{comment}{**         Update according to reference manual rev. 1.}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00025}00025 \textcolor{comment}{**}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00026}00026 \textcolor{comment}{** \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00027}00027 \textcolor{comment}{*/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00028}00028 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00038}00038 \textcolor{preprocessor}{\#if !defined(MKL25Z4\_H\_)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00039}\mbox{\hyperlink{_m_k_l25_z4_8h_a59e3dbbb38d36eda3ed7c0f050338900}{00039}} \textcolor{preprocessor}{\#define MKL25Z4\_H\_                               }}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00043}\mbox{\hyperlink{_m_k_l25_z4_8h_acb0f54172ffa1052aec8b964bf7642d6}{00043}} \textcolor{preprocessor}{\#define MCU\_MEM\_MAP\_VERSION 0x0100u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00045}\mbox{\hyperlink{_m_k_l25_z4_8h_a548743cf2764e560797b15c2a8b82e59}{00045}} \textcolor{preprocessor}{\#define MCU\_MEM\_MAP\_VERSION\_MINOR 0x0001u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00046}00046 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00047}00047 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00048}00048 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00049}00049 \textcolor{comment}{   -\/-\/ Interrupt vector numbers}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00050}00050 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00051}00051 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00058}\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{00058}} \textcolor{keyword}{typedef} \textcolor{keyword}{enum} \mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}} \{}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00059}00059   \textcolor{comment}{/* Core interrupts */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00060}\mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}{00060}}   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}{NonMaskableInt\_IRQn}}          = -\/14,              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00061}\mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}{00061}}   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}{HardFault\_IRQn}}               = -\/13,              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00062}\mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}{00062}}   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}{SVCall\_IRQn}}                  = -\/5,               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00063}\mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}{00063}}   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}{PendSV\_IRQn}}                  = -\/2,               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00064}\mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}{00064}}   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}{SysTick\_IRQn}}                 = -\/1,               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00066}00066   \textcolor{comment}{/* Device specific interrupts */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00067}\mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a54cf3bb3d65007c25a2a97568a355e09}{00067}}   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a54cf3bb3d65007c25a2a97568a355e09}{DMA0\_IRQn}}                    = 0,                }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00068}\mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a57600b87fbb88dd15a08ff990bcf6f28}{00068}}   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a57600b87fbb88dd15a08ff990bcf6f28}{DMA1\_IRQn}}                    = 1,                }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00069}\mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a203b0e7d071d7b0e275eec1d73e99d88}{00069}}   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a203b0e7d071d7b0e275eec1d73e99d88}{DMA2\_IRQn}}                    = 2,                }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00070}\mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a34ecc6303d93b420da12f2e5c2c8366c}{00070}}   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a34ecc6303d93b420da12f2e5c2c8366c}{DMA3\_IRQn}}                    = 3,                }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00071}\mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a27f066d0d5e08aec8376efcc66a77af1}{00071}}   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a27f066d0d5e08aec8376efcc66a77af1}{Reserved20\_IRQn}}              = 4,                }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00072}\mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a48ae373dabf0b833defec3f0c5f0e029}{00072}}   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a48ae373dabf0b833defec3f0c5f0e029}{FTFA\_IRQn}}                    = 5,                }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00073}\mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083aa4897ad7f6f60bb37f339af7cc9c4477}{00073}}   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083aa4897ad7f6f60bb37f339af7cc9c4477}{LVD\_LVW\_IRQn}}                 = 6,                }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00074}\mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a072e6f3fb1f5403cfb71eeaefe647a50}{00074}}   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a072e6f3fb1f5403cfb71eeaefe647a50}{LLW\_IRQn}}                     = 7,                }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00075}\mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a}{00075}}   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a}{I2C0\_IRQn}}                    = 8,                }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00076}\mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398}{00076}}   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398}{I2C1\_IRQn}}                    = 9,                }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00077}\mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}{00077}}   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}{SPI0\_IRQn}}                    = 10,               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00078}\mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}{00078}}   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}{SPI1\_IRQn}}                    = 11,               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00079}\mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}{00079}}   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}{UART0\_IRQn}}                   = 12,               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00080}\mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}{00080}}   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}{UART1\_IRQn}}                   = 13,               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00081}\mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}{00081}}   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}{UART2\_IRQn}}                   = 14,               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00082}\mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a08b6c660bfe015ac0842ca95510420eb}{00082}}   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a08b6c660bfe015ac0842ca95510420eb}{ADC0\_IRQn}}                    = 15,               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00083}\mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a869842c366512b0bc4c29e77e8b32217}{00083}}   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a869842c366512b0bc4c29e77e8b32217}{CMP0\_IRQn}}                    = 16,               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00084}\mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a8272b49ef18300d267156bac2c81f9c7}{00084}}   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a8272b49ef18300d267156bac2c81f9c7}{TPM0\_IRQn}}                    = 17,               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00085}\mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a2d109efab0332c2f73d46d5ed65995a8}{00085}}   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a2d109efab0332c2f73d46d5ed65995a8}{TPM1\_IRQn}}                    = 18,               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00086}\mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083aaf0e306be85f7d3cce57dbbba5e648cf}{00086}}   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083aaf0e306be85f7d3cce57dbbba5e648cf}{TPM2\_IRQn}}                    = 19,               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00087}\mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}{00087}}   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}{RTC\_IRQn}}                     = 20,               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00088}\mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a2212c7b8ea636a7df0c31f21556e4fae}{00088}}   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a2212c7b8ea636a7df0c31f21556e4fae}{RTC\_Seconds\_IRQn}}             = 21,               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00089}\mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083abbb108c2729a964669d647df5c52b357}{00089}}   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083abbb108c2729a964669d647df5c52b357}{PIT\_IRQn}}                     = 22,               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00090}\mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a90e384732cd8a5ea37e04672d27e821e}{00090}}   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a90e384732cd8a5ea37e04672d27e821e}{Reserved39\_IRQn}}              = 23,               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00091}\mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083ad85ea858fda8e15398b5aa74c019cb7a}{00091}}   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083ad85ea858fda8e15398b5aa74c019cb7a}{USB0\_IRQn}}                    = 24,               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00092}\mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a6029e7bffa10f584e060a5448a456927}{00092}}   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a6029e7bffa10f584e060a5448a456927}{DAC0\_IRQn}}                    = 25,               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00093}\mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a3d247e82572f60c60c5972ea5e8f7994}{00093}}   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a3d247e82572f60c60c5972ea5e8f7994}{TSI0\_IRQn}}                    = 26,               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00094}\mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a13cd3ae44eb3c9ea266a5ea80113618d}{00094}}   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a13cd3ae44eb3c9ea266a5ea80113618d}{MCG\_IRQn}}                     = 27,               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00095}\mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083acf59a0816d3c5ff26328c886c9d3af34}{00095}}   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083acf59a0816d3c5ff26328c886c9d3af34}{LPTimer\_IRQn}}                 = 28,               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00096}\mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a917165eb46d551a993ecba21b275d2c2}{00096}}   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a917165eb46d551a993ecba21b275d2c2}{Reserved45\_IRQn}}              = 29,               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00097}\mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083ab9d085b02f1b3c2ed7b0b7fe6ae4c947}{00097}}   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083ab9d085b02f1b3c2ed7b0b7fe6ae4c947}{PORTA\_IRQn}}                   = 30,               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00098}00098   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a2ea8b825cd02e7a878084df883934487}{PORTD\_IRQn}}                   = 31                }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00099}\mbox{\hyperlink{group___interrupt__vector__numbers_ga4a0206df9604302e0741c1aa4ca1ded3}{00099}} \} \mbox{\hyperlink{group___interrupt__vector__numbers_ga4a0206df9604302e0741c1aa4ca1ded3}{IRQn\_Type}};}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00100}00100  \textcolor{comment}{/* end of group Interrupt\_vector\_numbers */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00104}00104 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00105}00105 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00106}00106 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00107}00107 \textcolor{comment}{   -\/-\/ Cortex M0 Core Configuration}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00108}00108 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00109}00109 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00115}\mbox{\hyperlink{group___cortex___core___configuration_ga2b7180ed347a0e902c5765deb46e650e}{00115}} \textcolor{preprocessor}{\#define \_\_CM0PLUS\_REV                  0x0000    }}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00116}\mbox{\hyperlink{group___cortex___core___configuration_ga4127d1b31aaf336fab3d7329d117f448}{00116}} \textcolor{preprocessor}{\#define \_\_MPU\_PRESENT                  0         }}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00117}\mbox{\hyperlink{group___cortex___core___configuration_gaddbae1a1b57539f398eb5546a17de8f6}{00117}} \textcolor{preprocessor}{\#define \_\_VTOR\_PRESENT                 1         }}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00118}\mbox{\hyperlink{group___cortex___core___configuration_gae3fe3587d5100c787e02102ce3944460}{00118}} \textcolor{preprocessor}{\#define \_\_NVIC\_PRIO\_BITS               2         }}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00119}\mbox{\hyperlink{group___cortex___core___configuration_gab58771b4ec03f9bdddc84770f7c95c68}{00119}} \textcolor{preprocessor}{\#define \_\_Vendor\_SysTickConfig         0         }}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00121}00121 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{core__cm0plus_8h}{core\_cm0plus.h}}"{}}              \textcolor{comment}{/* Core Peripheral Access Layer */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00122}00122 \textcolor{preprocessor}{\#include "{}system\_MKL25Z4.h"{}}            \textcolor{comment}{/* Device specific configuration file */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00123}00123  \textcolor{comment}{/* end of group Cortex\_Core\_Configuration */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00127}00127 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00128}00128 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00129}00129 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00130}00130 \textcolor{comment}{   -\/-\/ Device Peripheral Access Layer}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00131}00131 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00132}00132 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00139}00139 \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00140}00140 \textcolor{comment}{** Start of section using anonymous unions}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00141}00141 \textcolor{comment}{*/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00142}00142 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00143}00143 \textcolor{preprocessor}{\#if defined(\_\_ARMCC\_VERSION)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00144}00144 \textcolor{preprocessor}{  \#pragma push}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00145}00145 \textcolor{preprocessor}{  \#pragma anon\_unions}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00146}00146 \textcolor{preprocessor}{\#elif defined(\_\_CWCC\_\_)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00147}00147 \textcolor{preprocessor}{  \#pragma push}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00148}00148 \textcolor{preprocessor}{  \#pragma cpp\_extensions on}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00149}00149 \textcolor{preprocessor}{\#elif defined(\_\_GNUC\_\_)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00150}00150   \textcolor{comment}{/* anonymous unions are enabled by default */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00151}00151 \textcolor{preprocessor}{\#elif defined(\_\_IAR\_SYSTEMS\_ICC\_\_)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00152}00152 \textcolor{preprocessor}{  \#pragma language=extended}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00153}00153 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00154}00154 \textcolor{preprocessor}{  \#error Not supported compiler type}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00155}00155 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00156}00156 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00157}00157 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00158}00158 \textcolor{comment}{   -\/-\/ ADC Peripheral Access Layer}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00159}00159 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00160}00160 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00167}\mbox{\hyperlink{struct_a_d_c___type}{00167}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00168}\mbox{\hyperlink{struct_a_d_c___type_a2d8e01822be6de68dbf4718196f1d83d}{00168}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t SC1[2];                            }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00169}\mbox{\hyperlink{struct_a_d_c___type_a440cce9a58e10f21220241a51442b71c}{00169}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_a440cce9a58e10f21220241a51442b71c}{CFG1}};                              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00170}\mbox{\hyperlink{struct_a_d_c___type_a089c1cc67b67d8cc7ac213a28d317bf8}{00170}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_a089c1cc67b67d8cc7ac213a28d317bf8}{CFG2}};                              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00171}\mbox{\hyperlink{struct_a_d_c___type_a790459a24adcd854e7d01d2ff34b57f9}{00171}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t R[2];                              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00172}\mbox{\hyperlink{struct_a_d_c___type_ac8a4d66d82362aab14f46b3a2947a7b7}{00172}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_ac8a4d66d82362aab14f46b3a2947a7b7}{CV1}};                               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00173}\mbox{\hyperlink{struct_a_d_c___type_aca49bcd5d7bc64184e106decf4e7f750}{00173}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_aca49bcd5d7bc64184e106decf4e7f750}{CV2}};                               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00174}\mbox{\hyperlink{struct_a_d_c___type_a7397e1ccace879809b64c8b689a13418}{00174}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_a7397e1ccace879809b64c8b689a13418}{SC2}};                               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00175}\mbox{\hyperlink{struct_a_d_c___type_af69704301d23c620abacbbdfa7caa05e}{00175}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_af69704301d23c620abacbbdfa7caa05e}{SC3}};                               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00176}\mbox{\hyperlink{struct_a_d_c___type_a1081f8facbb93133c09e83ef18b90b10}{00176}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_a1081f8facbb93133c09e83ef18b90b10}{OFS}};                               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00177}\mbox{\hyperlink{struct_a_d_c___type_a3c2b3bd7317c8347410247700bff991f}{00177}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_a3c2b3bd7317c8347410247700bff991f}{PG}};                                }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00178}\mbox{\hyperlink{struct_a_d_c___type_a2487601e623b6a7c31149b068d9aefca}{00178}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_a2487601e623b6a7c31149b068d9aefca}{MG}};                                }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00179}\mbox{\hyperlink{struct_a_d_c___type_af713fff7638ff0895a2f3096c292380b}{00179}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_af713fff7638ff0895a2f3096c292380b}{CLPD}};                              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00180}\mbox{\hyperlink{struct_a_d_c___type_a7bac5a0a1385b76292e97a48d04448bb}{00180}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_a7bac5a0a1385b76292e97a48d04448bb}{CLPS}};                              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00181}\mbox{\hyperlink{struct_a_d_c___type_a3b8cdaa5f3bc728ac9ade1e50a536b18}{00181}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_a3b8cdaa5f3bc728ac9ade1e50a536b18}{CLP4}};                              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00182}\mbox{\hyperlink{struct_a_d_c___type_a1452eb8d202a03a390a021a8ed791698}{00182}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_a1452eb8d202a03a390a021a8ed791698}{CLP3}};                              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00183}\mbox{\hyperlink{struct_a_d_c___type_a57aa0df779b5b476d8b4cd498e11a07d}{00183}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_a57aa0df779b5b476d8b4cd498e11a07d}{CLP2}};                              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00184}\mbox{\hyperlink{struct_a_d_c___type_a4d46f571d82c5c84402ed9df3ebf0f2d}{00184}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_a4d46f571d82c5c84402ed9df3ebf0f2d}{CLP1}};                              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00185}\mbox{\hyperlink{struct_a_d_c___type_a18689175e64a715367784c7c84c0200d}{00185}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_a18689175e64a715367784c7c84c0200d}{CLP0}};                              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00186}00186        uint8\_t RESERVED\_0[4];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00187}\mbox{\hyperlink{struct_a_d_c___type_a7354e8844f8eabbe072fd015e5f321a6}{00187}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_a7354e8844f8eabbe072fd015e5f321a6}{CLMD}};                              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00188}\mbox{\hyperlink{struct_a_d_c___type_aaf8e34a694e7cefc2f3f750ec6947658}{00188}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_aaf8e34a694e7cefc2f3f750ec6947658}{CLMS}};                              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00189}\mbox{\hyperlink{struct_a_d_c___type_ae5a5b0377261f6593f1ad3f51a4681ad}{00189}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_ae5a5b0377261f6593f1ad3f51a4681ad}{CLM4}};                              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00190}\mbox{\hyperlink{struct_a_d_c___type_a8c1d865925f38226c6c93f502abfc32d}{00190}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_a8c1d865925f38226c6c93f502abfc32d}{CLM3}};                              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00191}\mbox{\hyperlink{struct_a_d_c___type_a2c52931453e9fab0bd1fa24a5e771a8c}{00191}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_a2c52931453e9fab0bd1fa24a5e771a8c}{CLM2}};                              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00192}\mbox{\hyperlink{struct_a_d_c___type_a87b7c165ef9dc4d4b5db9a15ff39b3f1}{00192}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_a87b7c165ef9dc4d4b5db9a15ff39b3f1}{CLM1}};                              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00193}\mbox{\hyperlink{struct_a_d_c___type_a8700ba0357efc8ee2066ff4906a196b2}{00193}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_a8700ba0357efc8ee2066ff4906a196b2}{CLM0}};                              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00194}00194 \} \mbox{\hyperlink{struct_a_d_c___type}{ADC\_Type}};}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00195}00195 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00196}00196 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00197}00197 \textcolor{comment}{   -\/-\/ ADC Register Masks}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00198}00198 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00199}00199 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00205}00205 \textcolor{comment}{/* SC1 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00206}00206 \textcolor{preprocessor}{\#define ADC\_SC1\_ADCH\_MASK                        0x1Fu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00207}00207 \textcolor{preprocessor}{\#define ADC\_SC1\_ADCH\_SHIFT                       0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00208}00208 \textcolor{preprocessor}{\#define ADC\_SC1\_ADCH(x)                          (((uint32\_t)(((uint32\_t)(x))<<ADC\_SC1\_ADCH\_SHIFT))\&ADC\_SC1\_ADCH\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00209}00209 \textcolor{preprocessor}{\#define ADC\_SC1\_DIFF\_MASK                        0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00210}00210 \textcolor{preprocessor}{\#define ADC\_SC1\_DIFF\_SHIFT                       5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00211}00211 \textcolor{preprocessor}{\#define ADC\_SC1\_AIEN\_MASK                        0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00212}00212 \textcolor{preprocessor}{\#define ADC\_SC1\_AIEN\_SHIFT                       6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00213}00213 \textcolor{preprocessor}{\#define ADC\_SC1\_COCO\_MASK                        0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00214}00214 \textcolor{preprocessor}{\#define ADC\_SC1\_COCO\_SHIFT                       7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00215}00215 \textcolor{comment}{/* CFG1 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00216}00216 \textcolor{preprocessor}{\#define ADC\_CFG1\_ADICLK\_MASK                     0x3u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00217}00217 \textcolor{preprocessor}{\#define ADC\_CFG1\_ADICLK\_SHIFT                    0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00218}00218 \textcolor{preprocessor}{\#define ADC\_CFG1\_ADICLK(x)                       (((uint32\_t)(((uint32\_t)(x))<<ADC\_CFG1\_ADICLK\_SHIFT))\&ADC\_CFG1\_ADICLK\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00219}00219 \textcolor{preprocessor}{\#define ADC\_CFG1\_MODE\_MASK                       0xCu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00220}00220 \textcolor{preprocessor}{\#define ADC\_CFG1\_MODE\_SHIFT                      2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00221}00221 \textcolor{preprocessor}{\#define ADC\_CFG1\_MODE(x)                         (((uint32\_t)(((uint32\_t)(x))<<ADC\_CFG1\_MODE\_SHIFT))\&ADC\_CFG1\_MODE\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00222}00222 \textcolor{preprocessor}{\#define ADC\_CFG1\_ADLSMP\_MASK                     0x10u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00223}00223 \textcolor{preprocessor}{\#define ADC\_CFG1\_ADLSMP\_SHIFT                    4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00224}00224 \textcolor{preprocessor}{\#define ADC\_CFG1\_ADIV\_MASK                       0x60u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00225}00225 \textcolor{preprocessor}{\#define ADC\_CFG1\_ADIV\_SHIFT                      5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00226}00226 \textcolor{preprocessor}{\#define ADC\_CFG1\_ADIV(x)                         (((uint32\_t)(((uint32\_t)(x))<<ADC\_CFG1\_ADIV\_SHIFT))\&ADC\_CFG1\_ADIV\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00227}00227 \textcolor{preprocessor}{\#define ADC\_CFG1\_ADLPC\_MASK                      0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00228}00228 \textcolor{preprocessor}{\#define ADC\_CFG1\_ADLPC\_SHIFT                     7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00229}00229 \textcolor{comment}{/* CFG2 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00230}00230 \textcolor{preprocessor}{\#define ADC\_CFG2\_ADLSTS\_MASK                     0x3u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00231}00231 \textcolor{preprocessor}{\#define ADC\_CFG2\_ADLSTS\_SHIFT                    0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00232}00232 \textcolor{preprocessor}{\#define ADC\_CFG2\_ADLSTS(x)                       (((uint32\_t)(((uint32\_t)(x))<<ADC\_CFG2\_ADLSTS\_SHIFT))\&ADC\_CFG2\_ADLSTS\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00233}00233 \textcolor{preprocessor}{\#define ADC\_CFG2\_ADHSC\_MASK                      0x4u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00234}00234 \textcolor{preprocessor}{\#define ADC\_CFG2\_ADHSC\_SHIFT                     2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00235}00235 \textcolor{preprocessor}{\#define ADC\_CFG2\_ADACKEN\_MASK                    0x8u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00236}00236 \textcolor{preprocessor}{\#define ADC\_CFG2\_ADACKEN\_SHIFT                   3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00237}00237 \textcolor{preprocessor}{\#define ADC\_CFG2\_MUXSEL\_MASK                     0x10u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00238}00238 \textcolor{preprocessor}{\#define ADC\_CFG2\_MUXSEL\_SHIFT                    4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00239}00239 \textcolor{comment}{/* R Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00240}00240 \textcolor{preprocessor}{\#define ADC\_R\_D\_MASK                             0xFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00241}00241 \textcolor{preprocessor}{\#define ADC\_R\_D\_SHIFT                            0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00242}00242 \textcolor{preprocessor}{\#define ADC\_R\_D(x)                               (((uint32\_t)(((uint32\_t)(x))<<ADC\_R\_D\_SHIFT))\&ADC\_R\_D\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00243}00243 \textcolor{comment}{/* CV1 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00244}00244 \textcolor{preprocessor}{\#define ADC\_CV1\_CV\_MASK                          0xFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00245}00245 \textcolor{preprocessor}{\#define ADC\_CV1\_CV\_SHIFT                         0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00246}00246 \textcolor{preprocessor}{\#define ADC\_CV1\_CV(x)                            (((uint32\_t)(((uint32\_t)(x))<<ADC\_CV1\_CV\_SHIFT))\&ADC\_CV1\_CV\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00247}00247 \textcolor{comment}{/* CV2 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00248}00248 \textcolor{preprocessor}{\#define ADC\_CV2\_CV\_MASK                          0xFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00249}00249 \textcolor{preprocessor}{\#define ADC\_CV2\_CV\_SHIFT                         0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00250}00250 \textcolor{preprocessor}{\#define ADC\_CV2\_CV(x)                            (((uint32\_t)(((uint32\_t)(x))<<ADC\_CV2\_CV\_SHIFT))\&ADC\_CV2\_CV\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00251}00251 \textcolor{comment}{/* SC2 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00252}00252 \textcolor{preprocessor}{\#define ADC\_SC2\_REFSEL\_MASK                      0x3u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00253}00253 \textcolor{preprocessor}{\#define ADC\_SC2\_REFSEL\_SHIFT                     0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00254}00254 \textcolor{preprocessor}{\#define ADC\_SC2\_REFSEL(x)                        (((uint32\_t)(((uint32\_t)(x))<<ADC\_SC2\_REFSEL\_SHIFT))\&ADC\_SC2\_REFSEL\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00255}00255 \textcolor{preprocessor}{\#define ADC\_SC2\_DMAEN\_MASK                       0x4u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00256}00256 \textcolor{preprocessor}{\#define ADC\_SC2\_DMAEN\_SHIFT                      2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00257}00257 \textcolor{preprocessor}{\#define ADC\_SC2\_ACREN\_MASK                       0x8u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00258}00258 \textcolor{preprocessor}{\#define ADC\_SC2\_ACREN\_SHIFT                      3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00259}00259 \textcolor{preprocessor}{\#define ADC\_SC2\_ACFGT\_MASK                       0x10u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00260}00260 \textcolor{preprocessor}{\#define ADC\_SC2\_ACFGT\_SHIFT                      4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00261}00261 \textcolor{preprocessor}{\#define ADC\_SC2\_ACFE\_MASK                        0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00262}00262 \textcolor{preprocessor}{\#define ADC\_SC2\_ACFE\_SHIFT                       5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00263}00263 \textcolor{preprocessor}{\#define ADC\_SC2\_ADTRG\_MASK                       0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00264}00264 \textcolor{preprocessor}{\#define ADC\_SC2\_ADTRG\_SHIFT                      6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00265}00265 \textcolor{preprocessor}{\#define ADC\_SC2\_ADACT\_MASK                       0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00266}00266 \textcolor{preprocessor}{\#define ADC\_SC2\_ADACT\_SHIFT                      7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00267}00267 \textcolor{comment}{/* SC3 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00268}00268 \textcolor{preprocessor}{\#define ADC\_SC3\_AVGS\_MASK                        0x3u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00269}00269 \textcolor{preprocessor}{\#define ADC\_SC3\_AVGS\_SHIFT                       0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00270}00270 \textcolor{preprocessor}{\#define ADC\_SC3\_AVGS(x)                          (((uint32\_t)(((uint32\_t)(x))<<ADC\_SC3\_AVGS\_SHIFT))\&ADC\_SC3\_AVGS\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00271}00271 \textcolor{preprocessor}{\#define ADC\_SC3\_AVGE\_MASK                        0x4u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00272}00272 \textcolor{preprocessor}{\#define ADC\_SC3\_AVGE\_SHIFT                       2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00273}00273 \textcolor{preprocessor}{\#define ADC\_SC3\_ADCO\_MASK                        0x8u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00274}00274 \textcolor{preprocessor}{\#define ADC\_SC3\_ADCO\_SHIFT                       3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00275}00275 \textcolor{preprocessor}{\#define ADC\_SC3\_CALF\_MASK                        0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00276}00276 \textcolor{preprocessor}{\#define ADC\_SC3\_CALF\_SHIFT                       6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00277}00277 \textcolor{preprocessor}{\#define ADC\_SC3\_CAL\_MASK                         0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00278}00278 \textcolor{preprocessor}{\#define ADC\_SC3\_CAL\_SHIFT                        7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00279}00279 \textcolor{comment}{/* OFS Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00280}00280 \textcolor{preprocessor}{\#define ADC\_OFS\_OFS\_MASK                         0xFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00281}00281 \textcolor{preprocessor}{\#define ADC\_OFS\_OFS\_SHIFT                        0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00282}00282 \textcolor{preprocessor}{\#define ADC\_OFS\_OFS(x)                           (((uint32\_t)(((uint32\_t)(x))<<ADC\_OFS\_OFS\_SHIFT))\&ADC\_OFS\_OFS\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00283}00283 \textcolor{comment}{/* PG Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00284}00284 \textcolor{preprocessor}{\#define ADC\_PG\_PG\_MASK                           0xFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00285}00285 \textcolor{preprocessor}{\#define ADC\_PG\_PG\_SHIFT                          0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00286}00286 \textcolor{preprocessor}{\#define ADC\_PG\_PG(x)                             (((uint32\_t)(((uint32\_t)(x))<<ADC\_PG\_PG\_SHIFT))\&ADC\_PG\_PG\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00287}00287 \textcolor{comment}{/* MG Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00288}00288 \textcolor{preprocessor}{\#define ADC\_MG\_MG\_MASK                           0xFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00289}00289 \textcolor{preprocessor}{\#define ADC\_MG\_MG\_SHIFT                          0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00290}00290 \textcolor{preprocessor}{\#define ADC\_MG\_MG(x)                             (((uint32\_t)(((uint32\_t)(x))<<ADC\_MG\_MG\_SHIFT))\&ADC\_MG\_MG\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00291}00291 \textcolor{comment}{/* CLPD Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00292}00292 \textcolor{preprocessor}{\#define ADC\_CLPD\_CLPD\_MASK                       0x3Fu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00293}00293 \textcolor{preprocessor}{\#define ADC\_CLPD\_CLPD\_SHIFT                      0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00294}00294 \textcolor{preprocessor}{\#define ADC\_CLPD\_CLPD(x)                         (((uint32\_t)(((uint32\_t)(x))<<ADC\_CLPD\_CLPD\_SHIFT))\&ADC\_CLPD\_CLPD\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00295}00295 \textcolor{comment}{/* CLPS Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00296}00296 \textcolor{preprocessor}{\#define ADC\_CLPS\_CLPS\_MASK                       0x3Fu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00297}00297 \textcolor{preprocessor}{\#define ADC\_CLPS\_CLPS\_SHIFT                      0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00298}00298 \textcolor{preprocessor}{\#define ADC\_CLPS\_CLPS(x)                         (((uint32\_t)(((uint32\_t)(x))<<ADC\_CLPS\_CLPS\_SHIFT))\&ADC\_CLPS\_CLPS\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00299}00299 \textcolor{comment}{/* CLP4 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00300}00300 \textcolor{preprocessor}{\#define ADC\_CLP4\_CLP4\_MASK                       0x3FFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00301}00301 \textcolor{preprocessor}{\#define ADC\_CLP4\_CLP4\_SHIFT                      0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00302}00302 \textcolor{preprocessor}{\#define ADC\_CLP4\_CLP4(x)                         (((uint32\_t)(((uint32\_t)(x))<<ADC\_CLP4\_CLP4\_SHIFT))\&ADC\_CLP4\_CLP4\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00303}00303 \textcolor{comment}{/* CLP3 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00304}00304 \textcolor{preprocessor}{\#define ADC\_CLP3\_CLP3\_MASK                       0x1FFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00305}00305 \textcolor{preprocessor}{\#define ADC\_CLP3\_CLP3\_SHIFT                      0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00306}00306 \textcolor{preprocessor}{\#define ADC\_CLP3\_CLP3(x)                         (((uint32\_t)(((uint32\_t)(x))<<ADC\_CLP3\_CLP3\_SHIFT))\&ADC\_CLP3\_CLP3\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00307}00307 \textcolor{comment}{/* CLP2 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00308}00308 \textcolor{preprocessor}{\#define ADC\_CLP2\_CLP2\_MASK                       0xFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00309}00309 \textcolor{preprocessor}{\#define ADC\_CLP2\_CLP2\_SHIFT                      0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00310}00310 \textcolor{preprocessor}{\#define ADC\_CLP2\_CLP2(x)                         (((uint32\_t)(((uint32\_t)(x))<<ADC\_CLP2\_CLP2\_SHIFT))\&ADC\_CLP2\_CLP2\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00311}00311 \textcolor{comment}{/* CLP1 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00312}00312 \textcolor{preprocessor}{\#define ADC\_CLP1\_CLP1\_MASK                       0x7Fu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00313}00313 \textcolor{preprocessor}{\#define ADC\_CLP1\_CLP1\_SHIFT                      0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00314}00314 \textcolor{preprocessor}{\#define ADC\_CLP1\_CLP1(x)                         (((uint32\_t)(((uint32\_t)(x))<<ADC\_CLP1\_CLP1\_SHIFT))\&ADC\_CLP1\_CLP1\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00315}00315 \textcolor{comment}{/* CLP0 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00316}00316 \textcolor{preprocessor}{\#define ADC\_CLP0\_CLP0\_MASK                       0x3Fu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00317}00317 \textcolor{preprocessor}{\#define ADC\_CLP0\_CLP0\_SHIFT                      0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00318}00318 \textcolor{preprocessor}{\#define ADC\_CLP0\_CLP0(x)                         (((uint32\_t)(((uint32\_t)(x))<<ADC\_CLP0\_CLP0\_SHIFT))\&ADC\_CLP0\_CLP0\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00319}00319 \textcolor{comment}{/* CLMD Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00320}00320 \textcolor{preprocessor}{\#define ADC\_CLMD\_CLMD\_MASK                       0x3Fu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00321}00321 \textcolor{preprocessor}{\#define ADC\_CLMD\_CLMD\_SHIFT                      0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00322}00322 \textcolor{preprocessor}{\#define ADC\_CLMD\_CLMD(x)                         (((uint32\_t)(((uint32\_t)(x))<<ADC\_CLMD\_CLMD\_SHIFT))\&ADC\_CLMD\_CLMD\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00323}00323 \textcolor{comment}{/* CLMS Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00324}00324 \textcolor{preprocessor}{\#define ADC\_CLMS\_CLMS\_MASK                       0x3Fu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00325}00325 \textcolor{preprocessor}{\#define ADC\_CLMS\_CLMS\_SHIFT                      0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00326}00326 \textcolor{preprocessor}{\#define ADC\_CLMS\_CLMS(x)                         (((uint32\_t)(((uint32\_t)(x))<<ADC\_CLMS\_CLMS\_SHIFT))\&ADC\_CLMS\_CLMS\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00327}00327 \textcolor{comment}{/* CLM4 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00328}00328 \textcolor{preprocessor}{\#define ADC\_CLM4\_CLM4\_MASK                       0x3FFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00329}00329 \textcolor{preprocessor}{\#define ADC\_CLM4\_CLM4\_SHIFT                      0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00330}00330 \textcolor{preprocessor}{\#define ADC\_CLM4\_CLM4(x)                         (((uint32\_t)(((uint32\_t)(x))<<ADC\_CLM4\_CLM4\_SHIFT))\&ADC\_CLM4\_CLM4\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00331}00331 \textcolor{comment}{/* CLM3 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00332}00332 \textcolor{preprocessor}{\#define ADC\_CLM3\_CLM3\_MASK                       0x1FFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00333}00333 \textcolor{preprocessor}{\#define ADC\_CLM3\_CLM3\_SHIFT                      0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00334}00334 \textcolor{preprocessor}{\#define ADC\_CLM3\_CLM3(x)                         (((uint32\_t)(((uint32\_t)(x))<<ADC\_CLM3\_CLM3\_SHIFT))\&ADC\_CLM3\_CLM3\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00335}00335 \textcolor{comment}{/* CLM2 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00336}00336 \textcolor{preprocessor}{\#define ADC\_CLM2\_CLM2\_MASK                       0xFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00337}00337 \textcolor{preprocessor}{\#define ADC\_CLM2\_CLM2\_SHIFT                      0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00338}00338 \textcolor{preprocessor}{\#define ADC\_CLM2\_CLM2(x)                         (((uint32\_t)(((uint32\_t)(x))<<ADC\_CLM2\_CLM2\_SHIFT))\&ADC\_CLM2\_CLM2\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00339}00339 \textcolor{comment}{/* CLM1 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00340}00340 \textcolor{preprocessor}{\#define ADC\_CLM1\_CLM1\_MASK                       0x7Fu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00341}00341 \textcolor{preprocessor}{\#define ADC\_CLM1\_CLM1\_SHIFT                      0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00342}00342 \textcolor{preprocessor}{\#define ADC\_CLM1\_CLM1(x)                         (((uint32\_t)(((uint32\_t)(x))<<ADC\_CLM1\_CLM1\_SHIFT))\&ADC\_CLM1\_CLM1\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00343}00343 \textcolor{comment}{/* CLM0 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00344}00344 \textcolor{preprocessor}{\#define ADC\_CLM0\_CLM0\_MASK                       0x3Fu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00345}00345 \textcolor{preprocessor}{\#define ADC\_CLM0\_CLM0\_SHIFT                      0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00346}00346 \textcolor{preprocessor}{\#define ADC\_CLM0\_CLM0(x)                         (((uint32\_t)(((uint32\_t)(x))<<ADC\_CLM0\_CLM0\_SHIFT))\&ADC\_CLM0\_CLM0\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00347}00347  \textcolor{comment}{/* end of group ADC\_Register\_Masks */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00351}00351 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00352}00352 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00353}00353 \textcolor{comment}{/* ADC -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00355}\mbox{\hyperlink{group___a_d_c___peripheral___access___layer_ga0aa6c0c068af7a61c770bc6d4322d63e}{00355}} \textcolor{preprocessor}{\#define ADC0\_BASE                                (0x4003B000u)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00357}\mbox{\hyperlink{group___a_d_c___peripheral___access___layer_ga0d2ea0f4a8dd17bf08e69d05deacbcb5}{00357}} \textcolor{preprocessor}{\#define ADC0                                     ((ADC\_Type *)ADC0\_BASE)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00359}\mbox{\hyperlink{group___a_d_c___peripheral___access___layer_gae0bfd3c32654e1c2ef2188474f7d7d07}{00359}} \textcolor{preprocessor}{\#define ADC\_BASES                                \{ ADC0 \}}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00360}00360  \textcolor{comment}{/* end of group ADC\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00364}00364 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00365}00365 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00366}00366 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00367}00367 \textcolor{comment}{   -\/-\/ CMP Peripheral Access Layer}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00368}00368 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00369}00369 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00376}\mbox{\hyperlink{struct_c_m_p___type}{00376}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00377}\mbox{\hyperlink{struct_c_m_p___type_ad84d485b61d0a301e766a2b58e0c2b39}{00377}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_c_m_p___type_ad84d485b61d0a301e766a2b58e0c2b39}{CR0}};                                }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00378}\mbox{\hyperlink{struct_c_m_p___type_a47763017202bec732ed0b9fe089f0820}{00378}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_c_m_p___type_a47763017202bec732ed0b9fe089f0820}{CR1}};                                }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00379}\mbox{\hyperlink{struct_c_m_p___type_a47d6d877c8d3ddc7febc7314cf1a0376}{00379}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_c_m_p___type_a47d6d877c8d3ddc7febc7314cf1a0376}{FPR}};                                }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00380}\mbox{\hyperlink{struct_c_m_p___type_a5ba1232e4d84912b6f6110d2b3194cb8}{00380}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_c_m_p___type_a5ba1232e4d84912b6f6110d2b3194cb8}{SCR}};                                }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00381}\mbox{\hyperlink{struct_c_m_p___type_a13eed556a0b4ba771dbe4cf5ff71d156}{00381}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_c_m_p___type_a13eed556a0b4ba771dbe4cf5ff71d156}{DACCR}};                              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00382}\mbox{\hyperlink{struct_c_m_p___type_a6d02ec6f721c03aadaab1c0555cd9fdd}{00382}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_c_m_p___type_a6d02ec6f721c03aadaab1c0555cd9fdd}{MUXCR}};                              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00383}00383 \} \mbox{\hyperlink{struct_c_m_p___type}{CMP\_Type}};}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00384}00384 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00385}00385 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00386}00386 \textcolor{comment}{   -\/-\/ CMP Register Masks}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00387}00387 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00388}00388 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00394}00394 \textcolor{comment}{/* CR0 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00395}00395 \textcolor{preprocessor}{\#define CMP\_CR0\_HYSTCTR\_MASK                     0x3u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00396}00396 \textcolor{preprocessor}{\#define CMP\_CR0\_HYSTCTR\_SHIFT                    0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00397}00397 \textcolor{preprocessor}{\#define CMP\_CR0\_HYSTCTR(x)                       (((uint8\_t)(((uint8\_t)(x))<<CMP\_CR0\_HYSTCTR\_SHIFT))\&CMP\_CR0\_HYSTCTR\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00398}00398 \textcolor{preprocessor}{\#define CMP\_CR0\_FILTER\_CNT\_MASK                  0x70u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00399}00399 \textcolor{preprocessor}{\#define CMP\_CR0\_FILTER\_CNT\_SHIFT                 4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00400}00400 \textcolor{preprocessor}{\#define CMP\_CR0\_FILTER\_CNT(x)                    (((uint8\_t)(((uint8\_t)(x))<<CMP\_CR0\_FILTER\_CNT\_SHIFT))\&CMP\_CR0\_FILTER\_CNT\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00401}00401 \textcolor{comment}{/* CR1 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00402}00402 \textcolor{preprocessor}{\#define CMP\_CR1\_EN\_MASK                          0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00403}00403 \textcolor{preprocessor}{\#define CMP\_CR1\_EN\_SHIFT                         0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00404}00404 \textcolor{preprocessor}{\#define CMP\_CR1\_OPE\_MASK                         0x2u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00405}00405 \textcolor{preprocessor}{\#define CMP\_CR1\_OPE\_SHIFT                        1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00406}00406 \textcolor{preprocessor}{\#define CMP\_CR1\_COS\_MASK                         0x4u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00407}00407 \textcolor{preprocessor}{\#define CMP\_CR1\_COS\_SHIFT                        2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00408}00408 \textcolor{preprocessor}{\#define CMP\_CR1\_INV\_MASK                         0x8u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00409}00409 \textcolor{preprocessor}{\#define CMP\_CR1\_INV\_SHIFT                        3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00410}00410 \textcolor{preprocessor}{\#define CMP\_CR1\_PMODE\_MASK                       0x10u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00411}00411 \textcolor{preprocessor}{\#define CMP\_CR1\_PMODE\_SHIFT                      4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00412}00412 \textcolor{preprocessor}{\#define CMP\_CR1\_TRIGM\_MASK                       0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00413}00413 \textcolor{preprocessor}{\#define CMP\_CR1\_TRIGM\_SHIFT                      5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00414}00414 \textcolor{preprocessor}{\#define CMP\_CR1\_WE\_MASK                          0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00415}00415 \textcolor{preprocessor}{\#define CMP\_CR1\_WE\_SHIFT                         6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00416}00416 \textcolor{preprocessor}{\#define CMP\_CR1\_SE\_MASK                          0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00417}00417 \textcolor{preprocessor}{\#define CMP\_CR1\_SE\_SHIFT                         7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00418}00418 \textcolor{comment}{/* FPR Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00419}00419 \textcolor{preprocessor}{\#define CMP\_FPR\_FILT\_PER\_MASK                    0xFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00420}00420 \textcolor{preprocessor}{\#define CMP\_FPR\_FILT\_PER\_SHIFT                   0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00421}00421 \textcolor{preprocessor}{\#define CMP\_FPR\_FILT\_PER(x)                      (((uint8\_t)(((uint8\_t)(x))<<CMP\_FPR\_FILT\_PER\_SHIFT))\&CMP\_FPR\_FILT\_PER\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00422}00422 \textcolor{comment}{/* SCR Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00423}00423 \textcolor{preprocessor}{\#define CMP\_SCR\_COUT\_MASK                        0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00424}00424 \textcolor{preprocessor}{\#define CMP\_SCR\_COUT\_SHIFT                       0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00425}00425 \textcolor{preprocessor}{\#define CMP\_SCR\_CFF\_MASK                         0x2u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00426}00426 \textcolor{preprocessor}{\#define CMP\_SCR\_CFF\_SHIFT                        1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00427}00427 \textcolor{preprocessor}{\#define CMP\_SCR\_CFR\_MASK                         0x4u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00428}00428 \textcolor{preprocessor}{\#define CMP\_SCR\_CFR\_SHIFT                        2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00429}00429 \textcolor{preprocessor}{\#define CMP\_SCR\_IEF\_MASK                         0x8u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00430}00430 \textcolor{preprocessor}{\#define CMP\_SCR\_IEF\_SHIFT                        3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00431}00431 \textcolor{preprocessor}{\#define CMP\_SCR\_IER\_MASK                         0x10u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00432}00432 \textcolor{preprocessor}{\#define CMP\_SCR\_IER\_SHIFT                        4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00433}00433 \textcolor{preprocessor}{\#define CMP\_SCR\_DMAEN\_MASK                       0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00434}00434 \textcolor{preprocessor}{\#define CMP\_SCR\_DMAEN\_SHIFT                      6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00435}00435 \textcolor{comment}{/* DACCR Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00436}00436 \textcolor{preprocessor}{\#define CMP\_DACCR\_VOSEL\_MASK                     0x3Fu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00437}00437 \textcolor{preprocessor}{\#define CMP\_DACCR\_VOSEL\_SHIFT                    0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00438}00438 \textcolor{preprocessor}{\#define CMP\_DACCR\_VOSEL(x)                       (((uint8\_t)(((uint8\_t)(x))<<CMP\_DACCR\_VOSEL\_SHIFT))\&CMP\_DACCR\_VOSEL\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00439}00439 \textcolor{preprocessor}{\#define CMP\_DACCR\_VRSEL\_MASK                     0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00440}00440 \textcolor{preprocessor}{\#define CMP\_DACCR\_VRSEL\_SHIFT                    6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00441}00441 \textcolor{preprocessor}{\#define CMP\_DACCR\_DACEN\_MASK                     0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00442}00442 \textcolor{preprocessor}{\#define CMP\_DACCR\_DACEN\_SHIFT                    7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00443}00443 \textcolor{comment}{/* MUXCR Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00444}00444 \textcolor{preprocessor}{\#define CMP\_MUXCR\_MSEL\_MASK                      0x7u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00445}00445 \textcolor{preprocessor}{\#define CMP\_MUXCR\_MSEL\_SHIFT                     0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00446}00446 \textcolor{preprocessor}{\#define CMP\_MUXCR\_MSEL(x)                        (((uint8\_t)(((uint8\_t)(x))<<CMP\_MUXCR\_MSEL\_SHIFT))\&CMP\_MUXCR\_MSEL\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00447}00447 \textcolor{preprocessor}{\#define CMP\_MUXCR\_PSEL\_MASK                      0x38u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00448}00448 \textcolor{preprocessor}{\#define CMP\_MUXCR\_PSEL\_SHIFT                     3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00449}00449 \textcolor{preprocessor}{\#define CMP\_MUXCR\_PSEL(x)                        (((uint8\_t)(((uint8\_t)(x))<<CMP\_MUXCR\_PSEL\_SHIFT))\&CMP\_MUXCR\_PSEL\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00450}00450 \textcolor{preprocessor}{\#define CMP\_MUXCR\_PSTM\_MASK                      0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00451}00451 \textcolor{preprocessor}{\#define CMP\_MUXCR\_PSTM\_SHIFT                     6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00452}00452  \textcolor{comment}{/* end of group CMP\_Register\_Masks */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00456}00456 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00457}00457 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00458}00458 \textcolor{comment}{/* CMP -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00460}\mbox{\hyperlink{group___c_m_p___peripheral___access___layer_gaa174cde56b35e3d6a74b2a752296c268}{00460}} \textcolor{preprocessor}{\#define CMP0\_BASE                                (0x40073000u)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00462}\mbox{\hyperlink{group___c_m_p___peripheral___access___layer_ga2cf98276319113bb5d9ece4d7d7ed09d}{00462}} \textcolor{preprocessor}{\#define CMP0                                     ((CMP\_Type *)CMP0\_BASE)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00464}\mbox{\hyperlink{group___c_m_p___peripheral___access___layer_gabf206bc1e82fe1a9dea1ccedaf253afb}{00464}} \textcolor{preprocessor}{\#define CMP\_BASES                                \{ CMP0 \}}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00465}00465  \textcolor{comment}{/* end of group CMP\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00469}00469 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00470}00470 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00471}00471 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00472}00472 \textcolor{comment}{   -\/-\/ DAC Peripheral Access Layer}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00473}00473 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00474}00474 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00481}\mbox{\hyperlink{struct_d_a_c___type}{00481}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00482}00482   \textcolor{keyword}{struct }\{                                         \textcolor{comment}{/* offset: 0x0, array step: 0x2 */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00483}\mbox{\hyperlink{struct_d_a_c___type_a0f61f3cd5d904066d9050e97aab24734}{00483}}     \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_d_a_c___type_a0f61f3cd5d904066d9050e97aab24734}{DATL}};                               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00484}\mbox{\hyperlink{struct_d_a_c___type_ad8322a8c7a81901521c43219cb6fbca6}{00484}}     \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_d_a_c___type_ad8322a8c7a81901521c43219cb6fbca6}{DATH}};                               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00485}00485   \} DAT[2];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00486}00486        uint8\_t RESERVED\_0[28];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00487}\mbox{\hyperlink{struct_d_a_c___type_acee3e246d2964c0a7165755319ad8d72}{00487}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_d_a_c___type_acee3e246d2964c0a7165755319ad8d72}{SR}};                                 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00488}\mbox{\hyperlink{struct_d_a_c___type_a49f8406d0fa0efc705eb2c0c43ecf30c}{00488}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_d_a_c___type_a49f8406d0fa0efc705eb2c0c43ecf30c}{C0}};                                 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00489}\mbox{\hyperlink{struct_d_a_c___type_afb00f6857479eca5081afacc76b9b621}{00489}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_d_a_c___type_afb00f6857479eca5081afacc76b9b621}{C1}};                                 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00490}\mbox{\hyperlink{struct_d_a_c___type_a4128157a759ed11a7ac5b3daf56cd7d2}{00490}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_d_a_c___type_a4128157a759ed11a7ac5b3daf56cd7d2}{C2}};                                 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00491}00491 \} \mbox{\hyperlink{struct_d_a_c___type}{DAC\_Type}};}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00492}00492 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00493}00493 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00494}00494 \textcolor{comment}{   -\/-\/ DAC Register Masks}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00495}00495 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00496}00496 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00502}00502 \textcolor{comment}{/* DATL Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00503}00503 \textcolor{preprocessor}{\#define DAC\_DATL\_DATA0\_MASK                      0xFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00504}00504 \textcolor{preprocessor}{\#define DAC\_DATL\_DATA0\_SHIFT                     0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00505}00505 \textcolor{preprocessor}{\#define DAC\_DATL\_DATA0(x)                        (((uint8\_t)(((uint8\_t)(x))<<DAC\_DATL\_DATA0\_SHIFT))\&DAC\_DATL\_DATA0\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00506}00506 \textcolor{comment}{/* DATH Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00507}00507 \textcolor{preprocessor}{\#define DAC\_DATH\_DATA1\_MASK                      0xFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00508}00508 \textcolor{preprocessor}{\#define DAC\_DATH\_DATA1\_SHIFT                     0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00509}00509 \textcolor{preprocessor}{\#define DAC\_DATH\_DATA1(x)                        (((uint8\_t)(((uint8\_t)(x))<<DAC\_DATH\_DATA1\_SHIFT))\&DAC\_DATH\_DATA1\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00510}00510 \textcolor{comment}{/* SR Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00511}00511 \textcolor{preprocessor}{\#define DAC\_SR\_DACBFRPBF\_MASK                    0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00512}00512 \textcolor{preprocessor}{\#define DAC\_SR\_DACBFRPBF\_SHIFT                   0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00513}00513 \textcolor{preprocessor}{\#define DAC\_SR\_DACBFRPTF\_MASK                    0x2u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00514}00514 \textcolor{preprocessor}{\#define DAC\_SR\_DACBFRPTF\_SHIFT                   1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00515}00515 \textcolor{comment}{/* C0 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00516}00516 \textcolor{preprocessor}{\#define DAC\_C0\_DACBBIEN\_MASK                     0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00517}00517 \textcolor{preprocessor}{\#define DAC\_C0\_DACBBIEN\_SHIFT                    0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00518}00518 \textcolor{preprocessor}{\#define DAC\_C0\_DACBTIEN\_MASK                     0x2u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00519}00519 \textcolor{preprocessor}{\#define DAC\_C0\_DACBTIEN\_SHIFT                    1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00520}00520 \textcolor{preprocessor}{\#define DAC\_C0\_LPEN\_MASK                         0x8u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00521}00521 \textcolor{preprocessor}{\#define DAC\_C0\_LPEN\_SHIFT                        3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00522}00522 \textcolor{preprocessor}{\#define DAC\_C0\_DACSWTRG\_MASK                     0x10u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00523}00523 \textcolor{preprocessor}{\#define DAC\_C0\_DACSWTRG\_SHIFT                    4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00524}00524 \textcolor{preprocessor}{\#define DAC\_C0\_DACTRGSEL\_MASK                    0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00525}00525 \textcolor{preprocessor}{\#define DAC\_C0\_DACTRGSEL\_SHIFT                   5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00526}00526 \textcolor{preprocessor}{\#define DAC\_C0\_DACRFS\_MASK                       0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00527}00527 \textcolor{preprocessor}{\#define DAC\_C0\_DACRFS\_SHIFT                      6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00528}00528 \textcolor{preprocessor}{\#define DAC\_C0\_DACEN\_MASK                        0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00529}00529 \textcolor{preprocessor}{\#define DAC\_C0\_DACEN\_SHIFT                       7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00530}00530 \textcolor{comment}{/* C1 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00531}00531 \textcolor{preprocessor}{\#define DAC\_C1\_DACBFEN\_MASK                      0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00532}00532 \textcolor{preprocessor}{\#define DAC\_C1\_DACBFEN\_SHIFT                     0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00533}00533 \textcolor{preprocessor}{\#define DAC\_C1\_DACBFMD\_MASK                      0x4u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00534}00534 \textcolor{preprocessor}{\#define DAC\_C1\_DACBFMD\_SHIFT                     2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00535}00535 \textcolor{preprocessor}{\#define DAC\_C1\_DMAEN\_MASK                        0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00536}00536 \textcolor{preprocessor}{\#define DAC\_C1\_DMAEN\_SHIFT                       7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00537}00537 \textcolor{comment}{/* C2 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00538}00538 \textcolor{preprocessor}{\#define DAC\_C2\_DACBFUP\_MASK                      0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00539}00539 \textcolor{preprocessor}{\#define DAC\_C2\_DACBFUP\_SHIFT                     0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00540}00540 \textcolor{preprocessor}{\#define DAC\_C2\_DACBFRP\_MASK                      0x10u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00541}00541 \textcolor{preprocessor}{\#define DAC\_C2\_DACBFRP\_SHIFT                     4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00542}00542  \textcolor{comment}{/* end of group DAC\_Register\_Masks */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00546}00546 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00547}00547 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00548}00548 \textcolor{comment}{/* DAC -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00550}\mbox{\hyperlink{group___d_a_c___peripheral___access___layer_gada12ca8452e773fd8f38041872934efc}{00550}} \textcolor{preprocessor}{\#define DAC0\_BASE                                (0x4003F000u)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00552}\mbox{\hyperlink{group___d_a_c___peripheral___access___layer_gadfe0025fe66918c644e110c3b055c955}{00552}} \textcolor{preprocessor}{\#define DAC0                                     ((DAC\_Type *)DAC0\_BASE)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00554}\mbox{\hyperlink{group___d_a_c___peripheral___access___layer_gaad3bd138b185ee4a6897c8e0e39373be}{00554}} \textcolor{preprocessor}{\#define DAC\_BASES                                \{ DAC0 \}}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00555}00555  \textcolor{comment}{/* end of group DAC\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00559}00559 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00560}00560 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00561}00561 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00562}00562 \textcolor{comment}{   -\/-\/ DMA Peripheral Access Layer}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00563}00563 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00564}00564 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00571}\mbox{\hyperlink{struct_d_m_a___type}{00571}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00572}00572   \textcolor{keyword}{union }\{                                          \textcolor{comment}{/* offset: 0x0 */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00573}\mbox{\hyperlink{struct_d_m_a___type_a7ac091b9fdd1549241f15ca387b1025e}{00573}}     \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t REQC\_ARR[4];                        }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00574}00574   \};}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00575}00575        uint8\_t RESERVED\_0[252];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00576}00576   \textcolor{keyword}{struct }\{                                         \textcolor{comment}{/* offset: 0x100, array step: 0x10 */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00577}\mbox{\hyperlink{struct_d_m_a___type_af772e8c5ccda72b23f6460494c12857a}{00577}}     \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___type_af772e8c5ccda72b23f6460494c12857a}{SAR}};                               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00578}\mbox{\hyperlink{struct_d_m_a___type_adbc7cbe9425704ce98e9d8485ff2a555}{00578}}     \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___type_adbc7cbe9425704ce98e9d8485ff2a555}{DAR}};                               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00579}00579     \textcolor{keyword}{union }\{                                          \textcolor{comment}{/* offset: 0x108, array step: 0x10 */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00580}\mbox{\hyperlink{struct_d_m_a___type_af4baee4fdddfd3bea47a776541500832}{00580}}       \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___type_af4baee4fdddfd3bea47a776541500832}{DSR\_BCR}};                           }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00581}00581       \textcolor{keyword}{struct }\{                                         \textcolor{comment}{/* offset: 0x108, array step: 0x10 */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00582}00582              uint8\_t RESERVED\_0[3];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00583}\mbox{\hyperlink{struct_d_m_a___type_a7e5029eae45531c7e4f42c65fb3eb823}{00583}}         \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_d_m_a___type_a7e5029eae45531c7e4f42c65fb3eb823}{DSR}};                                }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00584}00584       \} DMA\_DSR\_ACCESS8BIT;}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00585}00585     \};}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00586}\mbox{\hyperlink{struct_d_m_a___type_afa67688eee65935f79df815d47c7e400}{00586}}     \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___type_afa67688eee65935f79df815d47c7e400}{DCR}};                               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00587}00587   \} DMA[4];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00588}00588 \} \mbox{\hyperlink{struct_d_m_a___type}{DMA\_Type}};}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00589}00589 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00590}00590 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00591}00591 \textcolor{comment}{   -\/-\/ DMA Register Masks}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00592}00592 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00593}00593 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00599}00599 \textcolor{comment}{/* REQC\_ARR Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00600}00600 \textcolor{preprocessor}{\#define DMA\_REQC\_ARR\_DMAC\_MASK                   0xFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00601}00601 \textcolor{preprocessor}{\#define DMA\_REQC\_ARR\_DMAC\_SHIFT                  0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00602}00602 \textcolor{preprocessor}{\#define DMA\_REQC\_ARR\_DMAC(x)                     (((uint8\_t)(((uint8\_t)(x))<<DMA\_REQC\_ARR\_DMAC\_SHIFT))\&DMA\_REQC\_ARR\_DMAC\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00603}00603 \textcolor{preprocessor}{\#define DMA\_REQC\_ARR\_CFSM\_MASK                   0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00604}00604 \textcolor{preprocessor}{\#define DMA\_REQC\_ARR\_CFSM\_SHIFT                  7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00605}00605 \textcolor{comment}{/* SAR Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00606}00606 \textcolor{preprocessor}{\#define DMA\_SAR\_SAR\_MASK                         0xFFFFFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00607}00607 \textcolor{preprocessor}{\#define DMA\_SAR\_SAR\_SHIFT                        0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00608}00608 \textcolor{preprocessor}{\#define DMA\_SAR\_SAR(x)                           (((uint32\_t)(((uint32\_t)(x))<<DMA\_SAR\_SAR\_SHIFT))\&DMA\_SAR\_SAR\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00609}00609 \textcolor{comment}{/* DAR Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00610}00610 \textcolor{preprocessor}{\#define DMA\_DAR\_DAR\_MASK                         0xFFFFFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00611}00611 \textcolor{preprocessor}{\#define DMA\_DAR\_DAR\_SHIFT                        0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00612}00612 \textcolor{preprocessor}{\#define DMA\_DAR\_DAR(x)                           (((uint32\_t)(((uint32\_t)(x))<<DMA\_DAR\_DAR\_SHIFT))\&DMA\_DAR\_DAR\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00613}00613 \textcolor{comment}{/* DSR\_BCR Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00614}00614 \textcolor{preprocessor}{\#define DMA\_DSR\_BCR\_BCR\_MASK                     0xFFFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00615}00615 \textcolor{preprocessor}{\#define DMA\_DSR\_BCR\_BCR\_SHIFT                    0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00616}00616 \textcolor{preprocessor}{\#define DMA\_DSR\_BCR\_BCR(x)                       (((uint32\_t)(((uint32\_t)(x))<<DMA\_DSR\_BCR\_BCR\_SHIFT))\&DMA\_DSR\_BCR\_BCR\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00617}00617 \textcolor{preprocessor}{\#define DMA\_DSR\_BCR\_DONE\_MASK                    0x1000000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00618}00618 \textcolor{preprocessor}{\#define DMA\_DSR\_BCR\_DONE\_SHIFT                   24}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00619}00619 \textcolor{preprocessor}{\#define DMA\_DSR\_BCR\_BSY\_MASK                     0x2000000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00620}00620 \textcolor{preprocessor}{\#define DMA\_DSR\_BCR\_BSY\_SHIFT                    25}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00621}00621 \textcolor{preprocessor}{\#define DMA\_DSR\_BCR\_REQ\_MASK                     0x4000000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00622}00622 \textcolor{preprocessor}{\#define DMA\_DSR\_BCR\_REQ\_SHIFT                    26}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00623}00623 \textcolor{preprocessor}{\#define DMA\_DSR\_BCR\_BED\_MASK                     0x10000000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00624}00624 \textcolor{preprocessor}{\#define DMA\_DSR\_BCR\_BED\_SHIFT                    28}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00625}00625 \textcolor{preprocessor}{\#define DMA\_DSR\_BCR\_BES\_MASK                     0x20000000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00626}00626 \textcolor{preprocessor}{\#define DMA\_DSR\_BCR\_BES\_SHIFT                    29}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00627}00627 \textcolor{preprocessor}{\#define DMA\_DSR\_BCR\_CE\_MASK                      0x40000000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00628}00628 \textcolor{preprocessor}{\#define DMA\_DSR\_BCR\_CE\_SHIFT                     30}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00629}00629 \textcolor{comment}{/* DCR Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00630}00630 \textcolor{preprocessor}{\#define DMA\_DCR\_LCH2\_MASK                        0x3u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00631}00631 \textcolor{preprocessor}{\#define DMA\_DCR\_LCH2\_SHIFT                       0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00632}00632 \textcolor{preprocessor}{\#define DMA\_DCR\_LCH2(x)                          (((uint32\_t)(((uint32\_t)(x))<<DMA\_DCR\_LCH2\_SHIFT))\&DMA\_DCR\_LCH2\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00633}00633 \textcolor{preprocessor}{\#define DMA\_DCR\_LCH1\_MASK                        0xCu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00634}00634 \textcolor{preprocessor}{\#define DMA\_DCR\_LCH1\_SHIFT                       2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00635}00635 \textcolor{preprocessor}{\#define DMA\_DCR\_LCH1(x)                          (((uint32\_t)(((uint32\_t)(x))<<DMA\_DCR\_LCH1\_SHIFT))\&DMA\_DCR\_LCH1\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00636}00636 \textcolor{preprocessor}{\#define DMA\_DCR\_LINKCC\_MASK                      0x30u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00637}00637 \textcolor{preprocessor}{\#define DMA\_DCR\_LINKCC\_SHIFT                     4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00638}00638 \textcolor{preprocessor}{\#define DMA\_DCR\_LINKCC(x)                        (((uint32\_t)(((uint32\_t)(x))<<DMA\_DCR\_LINKCC\_SHIFT))\&DMA\_DCR\_LINKCC\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00639}00639 \textcolor{preprocessor}{\#define DMA\_DCR\_D\_REQ\_MASK                       0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00640}00640 \textcolor{preprocessor}{\#define DMA\_DCR\_D\_REQ\_SHIFT                      7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00641}00641 \textcolor{preprocessor}{\#define DMA\_DCR\_DMOD\_MASK                        0xF00u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00642}00642 \textcolor{preprocessor}{\#define DMA\_DCR\_DMOD\_SHIFT                       8}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00643}00643 \textcolor{preprocessor}{\#define DMA\_DCR\_DMOD(x)                          (((uint32\_t)(((uint32\_t)(x))<<DMA\_DCR\_DMOD\_SHIFT))\&DMA\_DCR\_DMOD\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00644}00644 \textcolor{preprocessor}{\#define DMA\_DCR\_SMOD\_MASK                        0xF000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00645}00645 \textcolor{preprocessor}{\#define DMA\_DCR\_SMOD\_SHIFT                       12}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00646}00646 \textcolor{preprocessor}{\#define DMA\_DCR\_SMOD(x)                          (((uint32\_t)(((uint32\_t)(x))<<DMA\_DCR\_SMOD\_SHIFT))\&DMA\_DCR\_SMOD\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00647}00647 \textcolor{preprocessor}{\#define DMA\_DCR\_START\_MASK                       0x10000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00648}00648 \textcolor{preprocessor}{\#define DMA\_DCR\_START\_SHIFT                      16}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00649}00649 \textcolor{preprocessor}{\#define DMA\_DCR\_DSIZE\_MASK                       0x60000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00650}00650 \textcolor{preprocessor}{\#define DMA\_DCR\_DSIZE\_SHIFT                      17}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00651}00651 \textcolor{preprocessor}{\#define DMA\_DCR\_DSIZE(x)                         (((uint32\_t)(((uint32\_t)(x))<<DMA\_DCR\_DSIZE\_SHIFT))\&DMA\_DCR\_DSIZE\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00652}00652 \textcolor{preprocessor}{\#define DMA\_DCR\_DINC\_MASK                        0x80000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00653}00653 \textcolor{preprocessor}{\#define DMA\_DCR\_DINC\_SHIFT                       19}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00654}00654 \textcolor{preprocessor}{\#define DMA\_DCR\_SSIZE\_MASK                       0x300000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00655}00655 \textcolor{preprocessor}{\#define DMA\_DCR\_SSIZE\_SHIFT                      20}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00656}00656 \textcolor{preprocessor}{\#define DMA\_DCR\_SSIZE(x)                         (((uint32\_t)(((uint32\_t)(x))<<DMA\_DCR\_SSIZE\_SHIFT))\&DMA\_DCR\_SSIZE\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00657}00657 \textcolor{preprocessor}{\#define DMA\_DCR\_SINC\_MASK                        0x400000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00658}00658 \textcolor{preprocessor}{\#define DMA\_DCR\_SINC\_SHIFT                       22}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00659}00659 \textcolor{preprocessor}{\#define DMA\_DCR\_EADREQ\_MASK                      0x800000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00660}00660 \textcolor{preprocessor}{\#define DMA\_DCR\_EADREQ\_SHIFT                     23}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00661}00661 \textcolor{preprocessor}{\#define DMA\_DCR\_AA\_MASK                          0x10000000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00662}00662 \textcolor{preprocessor}{\#define DMA\_DCR\_AA\_SHIFT                         28}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00663}00663 \textcolor{preprocessor}{\#define DMA\_DCR\_CS\_MASK                          0x20000000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00664}00664 \textcolor{preprocessor}{\#define DMA\_DCR\_CS\_SHIFT                         29}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00665}00665 \textcolor{preprocessor}{\#define DMA\_DCR\_ERQ\_MASK                         0x40000000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00666}00666 \textcolor{preprocessor}{\#define DMA\_DCR\_ERQ\_SHIFT                        30}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00667}00667 \textcolor{preprocessor}{\#define DMA\_DCR\_EINT\_MASK                        0x80000000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00668}00668 \textcolor{preprocessor}{\#define DMA\_DCR\_EINT\_SHIFT                       31}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00669}00669  \textcolor{comment}{/* end of group DMA\_Register\_Masks */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00673}00673 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00674}00674 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00675}00675 \textcolor{comment}{/* DMA -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00677}\mbox{\hyperlink{group___d_m_a___peripheral___access___layer_gab04dd812f37907dc8bd6ed82e346b563}{00677}} \textcolor{preprocessor}{\#define DMA\_BASE                                 (0x40008000u)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00679}\mbox{\hyperlink{group___d_m_a___peripheral___access___layer_ga4103044f9ca209772f513dc694513ffb}{00679}} \textcolor{preprocessor}{\#define DMA0                                     ((DMA\_Type *)DMA\_BASE)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00681}\mbox{\hyperlink{group___d_m_a___peripheral___access___layer_gafbca71aaa985f4b626c194c6323deafd}{00681}} \textcolor{preprocessor}{\#define DMA\_BASES                                \{ DMA0 \}}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00682}00682  \textcolor{comment}{/* end of group DMA\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00686}00686 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00687}00687 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00688}00688 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00689}00689 \textcolor{comment}{   -\/-\/ DMAMUX Peripheral Access Layer}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00690}00690 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00691}00691 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00698}\mbox{\hyperlink{struct_d_m_a_m_u_x___type}{00698}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00699}\mbox{\hyperlink{struct_d_m_a_m_u_x___type_a0279b54399dafc0d96252883dff6ec33}{00699}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t CHCFG[4];                           }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00700}00700 \} \mbox{\hyperlink{struct_d_m_a_m_u_x___type}{DMAMUX\_Type}};}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00701}00701 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00702}00702 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00703}00703 \textcolor{comment}{   -\/-\/ DMAMUX Register Masks}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00704}00704 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00705}00705 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00711}00711 \textcolor{comment}{/* CHCFG Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00712}00712 \textcolor{preprocessor}{\#define DMAMUX\_CHCFG\_SOURCE\_MASK                 0x3Fu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00713}00713 \textcolor{preprocessor}{\#define DMAMUX\_CHCFG\_SOURCE\_SHIFT                0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00714}00714 \textcolor{preprocessor}{\#define DMAMUX\_CHCFG\_SOURCE(x)                   (((uint8\_t)(((uint8\_t)(x))<<DMAMUX\_CHCFG\_SOURCE\_SHIFT))\&DMAMUX\_CHCFG\_SOURCE\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00715}00715 \textcolor{preprocessor}{\#define DMAMUX\_CHCFG\_TRIG\_MASK                   0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00716}00716 \textcolor{preprocessor}{\#define DMAMUX\_CHCFG\_TRIG\_SHIFT                  6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00717}00717 \textcolor{preprocessor}{\#define DMAMUX\_CHCFG\_ENBL\_MASK                   0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00718}00718 \textcolor{preprocessor}{\#define DMAMUX\_CHCFG\_ENBL\_SHIFT                  7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00719}00719  \textcolor{comment}{/* end of group DMAMUX\_Register\_Masks */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00723}00723 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00724}00724 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00725}00725 \textcolor{comment}{/* DMAMUX -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00727}\mbox{\hyperlink{group___d_m_a_m_u_x___peripheral___access___layer_ga53dad94854927e3f0d04159ddae91b12}{00727}} \textcolor{preprocessor}{\#define DMAMUX0\_BASE                             (0x40021000u)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00729}\mbox{\hyperlink{group___d_m_a_m_u_x___peripheral___access___layer_gab65f26d32cad2fbb14838d5c831203ec}{00729}} \textcolor{preprocessor}{\#define DMAMUX0                                  ((DMAMUX\_Type *)DMAMUX0\_BASE)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00731}\mbox{\hyperlink{group___d_m_a_m_u_x___peripheral___access___layer_gab9b186d6c6fff122d6e6403194dcc914}{00731}} \textcolor{preprocessor}{\#define DMAMUX\_BASES                             \{ DMAMUX0 \}}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00732}00732  \textcolor{comment}{/* end of group DMAMUX\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00736}00736 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00737}00737 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00738}00738 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00739}00739 \textcolor{comment}{   -\/-\/ FGPIO Peripheral Access Layer}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00740}00740 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00741}00741 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00748}\mbox{\hyperlink{struct_f_g_p_i_o___type}{00748}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00749}\mbox{\hyperlink{struct_f_g_p_i_o___type_a7687ed151bb22b61df62c1161a7ea041}{00749}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_g_p_i_o___type_a7687ed151bb22b61df62c1161a7ea041}{PDOR}};                              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00750}\mbox{\hyperlink{struct_f_g_p_i_o___type_a51987694e33ef0a0d79e45f27621767c}{00750}}   \mbox{\hyperlink{core__cm0_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint32\_t \mbox{\hyperlink{struct_f_g_p_i_o___type_a51987694e33ef0a0d79e45f27621767c}{PSOR}};                              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00751}\mbox{\hyperlink{struct_f_g_p_i_o___type_a34fb9ec4faa6844853bcf05c48cceb4a}{00751}}   \mbox{\hyperlink{core__cm0_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint32\_t \mbox{\hyperlink{struct_f_g_p_i_o___type_a34fb9ec4faa6844853bcf05c48cceb4a}{PCOR}};                              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00752}\mbox{\hyperlink{struct_f_g_p_i_o___type_ac4d469435865de374da0405520c9f524}{00752}}   \mbox{\hyperlink{core__cm0_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint32\_t \mbox{\hyperlink{struct_f_g_p_i_o___type_ac4d469435865de374da0405520c9f524}{PTOR}};                              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00753}\mbox{\hyperlink{struct_f_g_p_i_o___type_a3ee5e535bc4b3d1bd61cd9a853173d60}{00753}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{struct_f_g_p_i_o___type_a3ee5e535bc4b3d1bd61cd9a853173d60}{PDIR}};                              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00754}\mbox{\hyperlink{struct_f_g_p_i_o___type_ad3b41ef02e6bfbe52a8459b45c3e3559}{00754}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_g_p_i_o___type_ad3b41ef02e6bfbe52a8459b45c3e3559}{PDDR}};                              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00755}00755 \} \mbox{\hyperlink{struct_f_g_p_i_o___type}{FGPIO\_Type}};}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00756}00756 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00757}00757 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00758}00758 \textcolor{comment}{   -\/-\/ FGPIO Register Masks}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00759}00759 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00760}00760 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00766}00766 \textcolor{comment}{/* PDOR Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00767}00767 \textcolor{preprocessor}{\#define FGPIO\_PDOR\_PDO\_MASK                      0xFFFFFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00768}00768 \textcolor{preprocessor}{\#define FGPIO\_PDOR\_PDO\_SHIFT                     0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00769}00769 \textcolor{preprocessor}{\#define FGPIO\_PDOR\_PDO(x)                        (((uint32\_t)(((uint32\_t)(x))<<FGPIO\_PDOR\_PDO\_SHIFT))\&FGPIO\_PDOR\_PDO\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00770}00770 \textcolor{comment}{/* PSOR Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00771}00771 \textcolor{preprocessor}{\#define FGPIO\_PSOR\_PTSO\_MASK                     0xFFFFFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00772}00772 \textcolor{preprocessor}{\#define FGPIO\_PSOR\_PTSO\_SHIFT                    0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00773}00773 \textcolor{preprocessor}{\#define FGPIO\_PSOR\_PTSO(x)                       (((uint32\_t)(((uint32\_t)(x))<<FGPIO\_PSOR\_PTSO\_SHIFT))\&FGPIO\_PSOR\_PTSO\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00774}00774 \textcolor{comment}{/* PCOR Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00775}00775 \textcolor{preprocessor}{\#define FGPIO\_PCOR\_PTCO\_MASK                     0xFFFFFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00776}00776 \textcolor{preprocessor}{\#define FGPIO\_PCOR\_PTCO\_SHIFT                    0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00777}00777 \textcolor{preprocessor}{\#define FGPIO\_PCOR\_PTCO(x)                       (((uint32\_t)(((uint32\_t)(x))<<FGPIO\_PCOR\_PTCO\_SHIFT))\&FGPIO\_PCOR\_PTCO\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00778}00778 \textcolor{comment}{/* PTOR Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00779}00779 \textcolor{preprocessor}{\#define FGPIO\_PTOR\_PTTO\_MASK                     0xFFFFFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00780}00780 \textcolor{preprocessor}{\#define FGPIO\_PTOR\_PTTO\_SHIFT                    0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00781}00781 \textcolor{preprocessor}{\#define FGPIO\_PTOR\_PTTO(x)                       (((uint32\_t)(((uint32\_t)(x))<<FGPIO\_PTOR\_PTTO\_SHIFT))\&FGPIO\_PTOR\_PTTO\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00782}00782 \textcolor{comment}{/* PDIR Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00783}00783 \textcolor{preprocessor}{\#define FGPIO\_PDIR\_PDI\_MASK                      0xFFFFFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00784}00784 \textcolor{preprocessor}{\#define FGPIO\_PDIR\_PDI\_SHIFT                     0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00785}00785 \textcolor{preprocessor}{\#define FGPIO\_PDIR\_PDI(x)                        (((uint32\_t)(((uint32\_t)(x))<<FGPIO\_PDIR\_PDI\_SHIFT))\&FGPIO\_PDIR\_PDI\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00786}00786 \textcolor{comment}{/* PDDR Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00787}00787 \textcolor{preprocessor}{\#define FGPIO\_PDDR\_PDD\_MASK                      0xFFFFFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00788}00788 \textcolor{preprocessor}{\#define FGPIO\_PDDR\_PDD\_SHIFT                     0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00789}00789 \textcolor{preprocessor}{\#define FGPIO\_PDDR\_PDD(x)                        (((uint32\_t)(((uint32\_t)(x))<<FGPIO\_PDDR\_PDD\_SHIFT))\&FGPIO\_PDDR\_PDD\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00790}00790  \textcolor{comment}{/* end of group FGPIO\_Register\_Masks */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00794}00794 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00795}00795 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00796}00796 \textcolor{comment}{/* FGPIO -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00798}\mbox{\hyperlink{group___f_g_p_i_o___peripheral___access___layer_ga0d3a308bab6801f3fdef9192b57f5073}{00798}} \textcolor{preprocessor}{\#define FPTA\_BASE                                (0xF80FF000u)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00800}\mbox{\hyperlink{group___f_g_p_i_o___peripheral___access___layer_ga9c9845eecb47533d43682c76b647a418}{00800}} \textcolor{preprocessor}{\#define FPTA                                     ((FGPIO\_Type *)FPTA\_BASE)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00802}\mbox{\hyperlink{group___f_g_p_i_o___peripheral___access___layer_ga3c0b29d6098de5c320e08fa1cc178c74}{00802}} \textcolor{preprocessor}{\#define FPTB\_BASE                                (0xF80FF040u)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00804}\mbox{\hyperlink{group___f_g_p_i_o___peripheral___access___layer_ga4ce99ecbb3628d6acd2dbf0be768fee6}{00804}} \textcolor{preprocessor}{\#define FPTB                                     ((FGPIO\_Type *)FPTB\_BASE)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00806}\mbox{\hyperlink{group___f_g_p_i_o___peripheral___access___layer_ga66ece72cf9789384e7e4135fcf987e87}{00806}} \textcolor{preprocessor}{\#define FPTC\_BASE                                (0xF80FF080u)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00808}\mbox{\hyperlink{group___f_g_p_i_o___peripheral___access___layer_gaf6fba694d82dbc936746eb6bf6ae8a2b}{00808}} \textcolor{preprocessor}{\#define FPTC                                     ((FGPIO\_Type *)FPTC\_BASE)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00810}\mbox{\hyperlink{group___f_g_p_i_o___peripheral___access___layer_ga51f70becd3123ee39b30c6c8abd28c8a}{00810}} \textcolor{preprocessor}{\#define FPTD\_BASE                                (0xF80FF0C0u)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00812}\mbox{\hyperlink{group___f_g_p_i_o___peripheral___access___layer_ga324d413a64bf1fc77a63a5df818d0517}{00812}} \textcolor{preprocessor}{\#define FPTD                                     ((FGPIO\_Type *)FPTD\_BASE)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00814}\mbox{\hyperlink{group___f_g_p_i_o___peripheral___access___layer_ga7d979b981b5cd0b8d5d0249418393291}{00814}} \textcolor{preprocessor}{\#define FPTE\_BASE                                (0xF80FF100u)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00816}\mbox{\hyperlink{group___f_g_p_i_o___peripheral___access___layer_ga25f3a2d3ce42f955528e5cbbf5db412c}{00816}} \textcolor{preprocessor}{\#define FPTE                                     ((FGPIO\_Type *)FPTE\_BASE)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00818}\mbox{\hyperlink{group___f_g_p_i_o___peripheral___access___layer_ga78cacc38400726346777c7d28fc637ab}{00818}} \textcolor{preprocessor}{\#define FGPIO\_BASES                              \{ FPTA, FPTB, FPTC, FPTD, FPTE \}}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00819}00819  \textcolor{comment}{/* end of group FGPIO\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00823}00823 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00824}00824 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00825}00825 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00826}00826 \textcolor{comment}{   -\/-\/ FTFA Peripheral Access Layer}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00827}00827 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00828}00828 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00835}\mbox{\hyperlink{struct_f_t_f_a___type}{00835}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00836}\mbox{\hyperlink{struct_f_t_f_a___type_a19703688796e1c98616467f1f90fb1a4}{00836}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_f_t_f_a___type_a19703688796e1c98616467f1f90fb1a4}{FSTAT}};                              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00837}\mbox{\hyperlink{struct_f_t_f_a___type_acf3c819c9e0411d97ea828a9bf8388f0}{00837}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_f_t_f_a___type_acf3c819c9e0411d97ea828a9bf8388f0}{FCNFG}};                              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00838}\mbox{\hyperlink{struct_f_t_f_a___type_ab8de577023c8314308dd2cf65e1a7e9c}{00838}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{struct_f_t_f_a___type_ab8de577023c8314308dd2cf65e1a7e9c}{FSEC}};                               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00839}\mbox{\hyperlink{struct_f_t_f_a___type_ac379c70ba07274b40a71e94e3ac1e55e}{00839}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{struct_f_t_f_a___type_ac379c70ba07274b40a71e94e3ac1e55e}{FOPT}};                               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00840}\mbox{\hyperlink{struct_f_t_f_a___type_ad1270c76643ff1fe21d13af680be7cb3}{00840}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_f_t_f_a___type_ad1270c76643ff1fe21d13af680be7cb3}{FCCOB3}};                             }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00841}\mbox{\hyperlink{struct_f_t_f_a___type_a43869c36c7138f235ddd9613abdbdba9}{00841}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_f_t_f_a___type_a43869c36c7138f235ddd9613abdbdba9}{FCCOB2}};                             }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00842}\mbox{\hyperlink{struct_f_t_f_a___type_a4614ee4350368662de4415d1ec90f2ee}{00842}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_f_t_f_a___type_a4614ee4350368662de4415d1ec90f2ee}{FCCOB1}};                             }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00843}\mbox{\hyperlink{struct_f_t_f_a___type_a068a3cf336bf35add39a93447b9ba980}{00843}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_f_t_f_a___type_a068a3cf336bf35add39a93447b9ba980}{FCCOB0}};                             }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00844}\mbox{\hyperlink{struct_f_t_f_a___type_af158ac4151cbcc7b9b0747775d44ad6d}{00844}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_f_t_f_a___type_af158ac4151cbcc7b9b0747775d44ad6d}{FCCOB7}};                             }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00845}\mbox{\hyperlink{struct_f_t_f_a___type_a7855fccacbda9c6b44aab9545c080458}{00845}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_f_t_f_a___type_a7855fccacbda9c6b44aab9545c080458}{FCCOB6}};                             }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00846}\mbox{\hyperlink{struct_f_t_f_a___type_a5f70bda0833af6097b825af5867a35b8}{00846}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_f_t_f_a___type_a5f70bda0833af6097b825af5867a35b8}{FCCOB5}};                             }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00847}\mbox{\hyperlink{struct_f_t_f_a___type_a55cdb59f7fc85152196f0dcb1bd67835}{00847}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_f_t_f_a___type_a55cdb59f7fc85152196f0dcb1bd67835}{FCCOB4}};                             }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00848}\mbox{\hyperlink{struct_f_t_f_a___type_aba427ecdff61ac2f17df50b49bbdaaf7}{00848}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_f_t_f_a___type_aba427ecdff61ac2f17df50b49bbdaaf7}{FCCOBB}};                             }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00849}\mbox{\hyperlink{struct_f_t_f_a___type_a13dfc5d9fbdc00a935502a4bbc74d702}{00849}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_f_t_f_a___type_a13dfc5d9fbdc00a935502a4bbc74d702}{FCCOBA}};                             }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00850}\mbox{\hyperlink{struct_f_t_f_a___type_a6c06d0f41da108444a527e8ce5783559}{00850}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_f_t_f_a___type_a6c06d0f41da108444a527e8ce5783559}{FCCOB9}};                             }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00851}\mbox{\hyperlink{struct_f_t_f_a___type_a8ffb86dab507f41246546f88dd3b0951}{00851}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_f_t_f_a___type_a8ffb86dab507f41246546f88dd3b0951}{FCCOB8}};                             }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00852}\mbox{\hyperlink{struct_f_t_f_a___type_ad7fc425f1a2a58455a2ad575749d44a5}{00852}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_f_t_f_a___type_ad7fc425f1a2a58455a2ad575749d44a5}{FPROT3}};                             }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00853}\mbox{\hyperlink{struct_f_t_f_a___type_a458ad3a0f0a3672e6083fd68ded6c357}{00853}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_f_t_f_a___type_a458ad3a0f0a3672e6083fd68ded6c357}{FPROT2}};                             }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00854}\mbox{\hyperlink{struct_f_t_f_a___type_a8874f5653f83f5f1b0fdbf0b7caf28d2}{00854}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_f_t_f_a___type_a8874f5653f83f5f1b0fdbf0b7caf28d2}{FPROT1}};                             }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00855}\mbox{\hyperlink{struct_f_t_f_a___type_a64796b7af780e1c18ad1e1d3142b46cf}{00855}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_f_t_f_a___type_a64796b7af780e1c18ad1e1d3142b46cf}{FPROT0}};                             }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00856}00856 \} \mbox{\hyperlink{struct_f_t_f_a___type}{FTFA\_Type}};}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00857}00857 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00858}00858 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00859}00859 \textcolor{comment}{   -\/-\/ FTFA Register Masks}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00860}00860 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00861}00861 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00867}00867 \textcolor{comment}{/* FSTAT Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00868}00868 \textcolor{preprocessor}{\#define FTFA\_FSTAT\_MGSTAT0\_MASK                  0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00869}00869 \textcolor{preprocessor}{\#define FTFA\_FSTAT\_MGSTAT0\_SHIFT                 0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00870}00870 \textcolor{preprocessor}{\#define FTFA\_FSTAT\_FPVIOL\_MASK                   0x10u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00871}00871 \textcolor{preprocessor}{\#define FTFA\_FSTAT\_FPVIOL\_SHIFT                  4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00872}00872 \textcolor{preprocessor}{\#define FTFA\_FSTAT\_ACCERR\_MASK                   0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00873}00873 \textcolor{preprocessor}{\#define FTFA\_FSTAT\_ACCERR\_SHIFT                  5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00874}00874 \textcolor{preprocessor}{\#define FTFA\_FSTAT\_RDCOLERR\_MASK                 0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00875}00875 \textcolor{preprocessor}{\#define FTFA\_FSTAT\_RDCOLERR\_SHIFT                6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00876}00876 \textcolor{preprocessor}{\#define FTFA\_FSTAT\_CCIF\_MASK                     0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00877}00877 \textcolor{preprocessor}{\#define FTFA\_FSTAT\_CCIF\_SHIFT                    7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00878}00878 \textcolor{comment}{/* FCNFG Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00879}00879 \textcolor{preprocessor}{\#define FTFA\_FCNFG\_ERSSUSP\_MASK                  0x10u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00880}00880 \textcolor{preprocessor}{\#define FTFA\_FCNFG\_ERSSUSP\_SHIFT                 4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00881}00881 \textcolor{preprocessor}{\#define FTFA\_FCNFG\_ERSAREQ\_MASK                  0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00882}00882 \textcolor{preprocessor}{\#define FTFA\_FCNFG\_ERSAREQ\_SHIFT                 5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00883}00883 \textcolor{preprocessor}{\#define FTFA\_FCNFG\_RDCOLLIE\_MASK                 0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00884}00884 \textcolor{preprocessor}{\#define FTFA\_FCNFG\_RDCOLLIE\_SHIFT                6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00885}00885 \textcolor{preprocessor}{\#define FTFA\_FCNFG\_CCIE\_MASK                     0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00886}00886 \textcolor{preprocessor}{\#define FTFA\_FCNFG\_CCIE\_SHIFT                    7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00887}00887 \textcolor{comment}{/* FSEC Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00888}00888 \textcolor{preprocessor}{\#define FTFA\_FSEC\_SEC\_MASK                       0x3u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00889}00889 \textcolor{preprocessor}{\#define FTFA\_FSEC\_SEC\_SHIFT                      0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00890}00890 \textcolor{preprocessor}{\#define FTFA\_FSEC\_SEC(x)                         (((uint8\_t)(((uint8\_t)(x))<<FTFA\_FSEC\_SEC\_SHIFT))\&FTFA\_FSEC\_SEC\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00891}00891 \textcolor{preprocessor}{\#define FTFA\_FSEC\_FSLACC\_MASK                    0xCu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00892}00892 \textcolor{preprocessor}{\#define FTFA\_FSEC\_FSLACC\_SHIFT                   2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00893}00893 \textcolor{preprocessor}{\#define FTFA\_FSEC\_FSLACC(x)                      (((uint8\_t)(((uint8\_t)(x))<<FTFA\_FSEC\_FSLACC\_SHIFT))\&FTFA\_FSEC\_FSLACC\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00894}00894 \textcolor{preprocessor}{\#define FTFA\_FSEC\_MEEN\_MASK                      0x30u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00895}00895 \textcolor{preprocessor}{\#define FTFA\_FSEC\_MEEN\_SHIFT                     4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00896}00896 \textcolor{preprocessor}{\#define FTFA\_FSEC\_MEEN(x)                        (((uint8\_t)(((uint8\_t)(x))<<FTFA\_FSEC\_MEEN\_SHIFT))\&FTFA\_FSEC\_MEEN\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00897}00897 \textcolor{preprocessor}{\#define FTFA\_FSEC\_KEYEN\_MASK                     0xC0u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00898}00898 \textcolor{preprocessor}{\#define FTFA\_FSEC\_KEYEN\_SHIFT                    6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00899}00899 \textcolor{preprocessor}{\#define FTFA\_FSEC\_KEYEN(x)                       (((uint8\_t)(((uint8\_t)(x))<<FTFA\_FSEC\_KEYEN\_SHIFT))\&FTFA\_FSEC\_KEYEN\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00900}00900 \textcolor{comment}{/* FOPT Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00901}00901 \textcolor{preprocessor}{\#define FTFA\_FOPT\_OPT\_MASK                       0xFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00902}00902 \textcolor{preprocessor}{\#define FTFA\_FOPT\_OPT\_SHIFT                      0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00903}00903 \textcolor{preprocessor}{\#define FTFA\_FOPT\_OPT(x)                         (((uint8\_t)(((uint8\_t)(x))<<FTFA\_FOPT\_OPT\_SHIFT))\&FTFA\_FOPT\_OPT\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00904}00904 \textcolor{comment}{/* FCCOB3 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00905}00905 \textcolor{preprocessor}{\#define FTFA\_FCCOB3\_CCOBn\_MASK                   0xFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00906}00906 \textcolor{preprocessor}{\#define FTFA\_FCCOB3\_CCOBn\_SHIFT                  0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00907}00907 \textcolor{preprocessor}{\#define FTFA\_FCCOB3\_CCOBn(x)                     (((uint8\_t)(((uint8\_t)(x))<<FTFA\_FCCOB3\_CCOBn\_SHIFT))\&FTFA\_FCCOB3\_CCOBn\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00908}00908 \textcolor{comment}{/* FCCOB2 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00909}00909 \textcolor{preprocessor}{\#define FTFA\_FCCOB2\_CCOBn\_MASK                   0xFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00910}00910 \textcolor{preprocessor}{\#define FTFA\_FCCOB2\_CCOBn\_SHIFT                  0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00911}00911 \textcolor{preprocessor}{\#define FTFA\_FCCOB2\_CCOBn(x)                     (((uint8\_t)(((uint8\_t)(x))<<FTFA\_FCCOB2\_CCOBn\_SHIFT))\&FTFA\_FCCOB2\_CCOBn\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00912}00912 \textcolor{comment}{/* FCCOB1 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00913}00913 \textcolor{preprocessor}{\#define FTFA\_FCCOB1\_CCOBn\_MASK                   0xFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00914}00914 \textcolor{preprocessor}{\#define FTFA\_FCCOB1\_CCOBn\_SHIFT                  0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00915}00915 \textcolor{preprocessor}{\#define FTFA\_FCCOB1\_CCOBn(x)                     (((uint8\_t)(((uint8\_t)(x))<<FTFA\_FCCOB1\_CCOBn\_SHIFT))\&FTFA\_FCCOB1\_CCOBn\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00916}00916 \textcolor{comment}{/* FCCOB0 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00917}00917 \textcolor{preprocessor}{\#define FTFA\_FCCOB0\_CCOBn\_MASK                   0xFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00918}00918 \textcolor{preprocessor}{\#define FTFA\_FCCOB0\_CCOBn\_SHIFT                  0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00919}00919 \textcolor{preprocessor}{\#define FTFA\_FCCOB0\_CCOBn(x)                     (((uint8\_t)(((uint8\_t)(x))<<FTFA\_FCCOB0\_CCOBn\_SHIFT))\&FTFA\_FCCOB0\_CCOBn\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00920}00920 \textcolor{comment}{/* FCCOB7 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00921}00921 \textcolor{preprocessor}{\#define FTFA\_FCCOB7\_CCOBn\_MASK                   0xFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00922}00922 \textcolor{preprocessor}{\#define FTFA\_FCCOB7\_CCOBn\_SHIFT                  0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00923}00923 \textcolor{preprocessor}{\#define FTFA\_FCCOB7\_CCOBn(x)                     (((uint8\_t)(((uint8\_t)(x))<<FTFA\_FCCOB7\_CCOBn\_SHIFT))\&FTFA\_FCCOB7\_CCOBn\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00924}00924 \textcolor{comment}{/* FCCOB6 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00925}00925 \textcolor{preprocessor}{\#define FTFA\_FCCOB6\_CCOBn\_MASK                   0xFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00926}00926 \textcolor{preprocessor}{\#define FTFA\_FCCOB6\_CCOBn\_SHIFT                  0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00927}00927 \textcolor{preprocessor}{\#define FTFA\_FCCOB6\_CCOBn(x)                     (((uint8\_t)(((uint8\_t)(x))<<FTFA\_FCCOB6\_CCOBn\_SHIFT))\&FTFA\_FCCOB6\_CCOBn\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00928}00928 \textcolor{comment}{/* FCCOB5 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00929}00929 \textcolor{preprocessor}{\#define FTFA\_FCCOB5\_CCOBn\_MASK                   0xFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00930}00930 \textcolor{preprocessor}{\#define FTFA\_FCCOB5\_CCOBn\_SHIFT                  0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00931}00931 \textcolor{preprocessor}{\#define FTFA\_FCCOB5\_CCOBn(x)                     (((uint8\_t)(((uint8\_t)(x))<<FTFA\_FCCOB5\_CCOBn\_SHIFT))\&FTFA\_FCCOB5\_CCOBn\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00932}00932 \textcolor{comment}{/* FCCOB4 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00933}00933 \textcolor{preprocessor}{\#define FTFA\_FCCOB4\_CCOBn\_MASK                   0xFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00934}00934 \textcolor{preprocessor}{\#define FTFA\_FCCOB4\_CCOBn\_SHIFT                  0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00935}00935 \textcolor{preprocessor}{\#define FTFA\_FCCOB4\_CCOBn(x)                     (((uint8\_t)(((uint8\_t)(x))<<FTFA\_FCCOB4\_CCOBn\_SHIFT))\&FTFA\_FCCOB4\_CCOBn\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00936}00936 \textcolor{comment}{/* FCCOBB Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00937}00937 \textcolor{preprocessor}{\#define FTFA\_FCCOBB\_CCOBn\_MASK                   0xFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00938}00938 \textcolor{preprocessor}{\#define FTFA\_FCCOBB\_CCOBn\_SHIFT                  0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00939}00939 \textcolor{preprocessor}{\#define FTFA\_FCCOBB\_CCOBn(x)                     (((uint8\_t)(((uint8\_t)(x))<<FTFA\_FCCOBB\_CCOBn\_SHIFT))\&FTFA\_FCCOBB\_CCOBn\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00940}00940 \textcolor{comment}{/* FCCOBA Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00941}00941 \textcolor{preprocessor}{\#define FTFA\_FCCOBA\_CCOBn\_MASK                   0xFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00942}00942 \textcolor{preprocessor}{\#define FTFA\_FCCOBA\_CCOBn\_SHIFT                  0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00943}00943 \textcolor{preprocessor}{\#define FTFA\_FCCOBA\_CCOBn(x)                     (((uint8\_t)(((uint8\_t)(x))<<FTFA\_FCCOBA\_CCOBn\_SHIFT))\&FTFA\_FCCOBA\_CCOBn\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00944}00944 \textcolor{comment}{/* FCCOB9 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00945}00945 \textcolor{preprocessor}{\#define FTFA\_FCCOB9\_CCOBn\_MASK                   0xFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00946}00946 \textcolor{preprocessor}{\#define FTFA\_FCCOB9\_CCOBn\_SHIFT                  0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00947}00947 \textcolor{preprocessor}{\#define FTFA\_FCCOB9\_CCOBn(x)                     (((uint8\_t)(((uint8\_t)(x))<<FTFA\_FCCOB9\_CCOBn\_SHIFT))\&FTFA\_FCCOB9\_CCOBn\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00948}00948 \textcolor{comment}{/* FCCOB8 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00949}00949 \textcolor{preprocessor}{\#define FTFA\_FCCOB8\_CCOBn\_MASK                   0xFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00950}00950 \textcolor{preprocessor}{\#define FTFA\_FCCOB8\_CCOBn\_SHIFT                  0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00951}00951 \textcolor{preprocessor}{\#define FTFA\_FCCOB8\_CCOBn(x)                     (((uint8\_t)(((uint8\_t)(x))<<FTFA\_FCCOB8\_CCOBn\_SHIFT))\&FTFA\_FCCOB8\_CCOBn\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00952}00952 \textcolor{comment}{/* FPROT3 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00953}00953 \textcolor{preprocessor}{\#define FTFA\_FPROT3\_PROT\_MASK                    0xFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00954}00954 \textcolor{preprocessor}{\#define FTFA\_FPROT3\_PROT\_SHIFT                   0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00955}00955 \textcolor{preprocessor}{\#define FTFA\_FPROT3\_PROT(x)                      (((uint8\_t)(((uint8\_t)(x))<<FTFA\_FPROT3\_PROT\_SHIFT))\&FTFA\_FPROT3\_PROT\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00956}00956 \textcolor{comment}{/* FPROT2 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00957}00957 \textcolor{preprocessor}{\#define FTFA\_FPROT2\_PROT\_MASK                    0xFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00958}00958 \textcolor{preprocessor}{\#define FTFA\_FPROT2\_PROT\_SHIFT                   0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00959}00959 \textcolor{preprocessor}{\#define FTFA\_FPROT2\_PROT(x)                      (((uint8\_t)(((uint8\_t)(x))<<FTFA\_FPROT2\_PROT\_SHIFT))\&FTFA\_FPROT2\_PROT\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00960}00960 \textcolor{comment}{/* FPROT1 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00961}00961 \textcolor{preprocessor}{\#define FTFA\_FPROT1\_PROT\_MASK                    0xFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00962}00962 \textcolor{preprocessor}{\#define FTFA\_FPROT1\_PROT\_SHIFT                   0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00963}00963 \textcolor{preprocessor}{\#define FTFA\_FPROT1\_PROT(x)                      (((uint8\_t)(((uint8\_t)(x))<<FTFA\_FPROT1\_PROT\_SHIFT))\&FTFA\_FPROT1\_PROT\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00964}00964 \textcolor{comment}{/* FPROT0 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00965}00965 \textcolor{preprocessor}{\#define FTFA\_FPROT0\_PROT\_MASK                    0xFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00966}00966 \textcolor{preprocessor}{\#define FTFA\_FPROT0\_PROT\_SHIFT                   0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00967}00967 \textcolor{preprocessor}{\#define FTFA\_FPROT0\_PROT(x)                      (((uint8\_t)(((uint8\_t)(x))<<FTFA\_FPROT0\_PROT\_SHIFT))\&FTFA\_FPROT0\_PROT\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00968}00968  \textcolor{comment}{/* end of group FTFA\_Register\_Masks */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00972}00972 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00973}00973 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00974}00974 \textcolor{comment}{/* FTFA -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00976}\mbox{\hyperlink{group___f_t_f_a___peripheral___access___layer_gaa2b2cdc953f8c4bfc44977ac97c1ca3a}{00976}} \textcolor{preprocessor}{\#define FTFA\_BASE                                (0x40020000u)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00978}\mbox{\hyperlink{group___f_t_f_a___peripheral___access___layer_ga51932e698139405f75ed323a8bc0bbb8}{00978}} \textcolor{preprocessor}{\#define FTFA                                     ((FTFA\_Type *)FTFA\_BASE)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00980}\mbox{\hyperlink{group___f_t_f_a___peripheral___access___layer_ga46969e3bf286d79fa9fb05d9cfebe439}{00980}} \textcolor{preprocessor}{\#define FTFA\_BASES                               \{ FTFA \}}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00981}00981  \textcolor{comment}{/* end of group FTFA\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00985}00985 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00986}00986 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00987}00987 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00988}00988 \textcolor{comment}{   -\/-\/ GPIO Peripheral Access Layer}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00989}00989 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00990}00990 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00997}\mbox{\hyperlink{struct_g_p_i_o___type}{00997}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00998}\mbox{\hyperlink{struct_g_p_i_o___type_a361aec1ddf4e89774ea1d4a0fddd6ef4}{00998}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_a361aec1ddf4e89774ea1d4a0fddd6ef4}{PDOR}};                              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l00999}\mbox{\hyperlink{struct_g_p_i_o___type_a669ea2d1371abbcd552de208ea9230bc}{00999}}   \mbox{\hyperlink{core__cm0_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_a669ea2d1371abbcd552de208ea9230bc}{PSOR}};                              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01000}\mbox{\hyperlink{struct_g_p_i_o___type_a6c70e08238cd1fda316a11095b493719}{01000}}   \mbox{\hyperlink{core__cm0_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_a6c70e08238cd1fda316a11095b493719}{PCOR}};                              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01001}\mbox{\hyperlink{struct_g_p_i_o___type_aec9404442ba35916e2a747d2d0bf73de}{01001}}   \mbox{\hyperlink{core__cm0_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_aec9404442ba35916e2a747d2d0bf73de}{PTOR}};                              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01002}\mbox{\hyperlink{struct_g_p_i_o___type_a269fc0ec9450f3e86b2acddef2db7999}{01002}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_a269fc0ec9450f3e86b2acddef2db7999}{PDIR}};                              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01003}\mbox{\hyperlink{struct_g_p_i_o___type_a45c27e8ed0373953904b073c03bd1de5}{01003}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_a45c27e8ed0373953904b073c03bd1de5}{PDDR}};                              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01004}01004 \} \mbox{\hyperlink{struct_g_p_i_o___type}{GPIO\_Type}};}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01005}01005 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01006}01006 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01007}01007 \textcolor{comment}{   -\/-\/ GPIO Register Masks}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01008}01008 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01009}01009 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01015}01015 \textcolor{comment}{/* PDOR Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01016}01016 \textcolor{preprocessor}{\#define GPIO\_PDOR\_PDO\_MASK                       0xFFFFFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01017}01017 \textcolor{preprocessor}{\#define GPIO\_PDOR\_PDO\_SHIFT                      0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01018}01018 \textcolor{preprocessor}{\#define GPIO\_PDOR\_PDO(x)                         (((uint32\_t)(((uint32\_t)(x))<<GPIO\_PDOR\_PDO\_SHIFT))\&GPIO\_PDOR\_PDO\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01019}01019 \textcolor{comment}{/* PSOR Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01020}01020 \textcolor{preprocessor}{\#define GPIO\_PSOR\_PTSO\_MASK                      0xFFFFFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01021}01021 \textcolor{preprocessor}{\#define GPIO\_PSOR\_PTSO\_SHIFT                     0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01022}01022 \textcolor{preprocessor}{\#define GPIO\_PSOR\_PTSO(x)                        (((uint32\_t)(((uint32\_t)(x))<<GPIO\_PSOR\_PTSO\_SHIFT))\&GPIO\_PSOR\_PTSO\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01023}01023 \textcolor{comment}{/* PCOR Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01024}01024 \textcolor{preprocessor}{\#define GPIO\_PCOR\_PTCO\_MASK                      0xFFFFFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01025}01025 \textcolor{preprocessor}{\#define GPIO\_PCOR\_PTCO\_SHIFT                     0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01026}01026 \textcolor{preprocessor}{\#define GPIO\_PCOR\_PTCO(x)                        (((uint32\_t)(((uint32\_t)(x))<<GPIO\_PCOR\_PTCO\_SHIFT))\&GPIO\_PCOR\_PTCO\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01027}01027 \textcolor{comment}{/* PTOR Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01028}01028 \textcolor{preprocessor}{\#define GPIO\_PTOR\_PTTO\_MASK                      0xFFFFFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01029}01029 \textcolor{preprocessor}{\#define GPIO\_PTOR\_PTTO\_SHIFT                     0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01030}01030 \textcolor{preprocessor}{\#define GPIO\_PTOR\_PTTO(x)                        (((uint32\_t)(((uint32\_t)(x))<<GPIO\_PTOR\_PTTO\_SHIFT))\&GPIO\_PTOR\_PTTO\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01031}01031 \textcolor{comment}{/* PDIR Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01032}01032 \textcolor{preprocessor}{\#define GPIO\_PDIR\_PDI\_MASK                       0xFFFFFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01033}01033 \textcolor{preprocessor}{\#define GPIO\_PDIR\_PDI\_SHIFT                      0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01034}01034 \textcolor{preprocessor}{\#define GPIO\_PDIR\_PDI(x)                         (((uint32\_t)(((uint32\_t)(x))<<GPIO\_PDIR\_PDI\_SHIFT))\&GPIO\_PDIR\_PDI\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01035}01035 \textcolor{comment}{/* PDDR Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01036}01036 \textcolor{preprocessor}{\#define GPIO\_PDDR\_PDD\_MASK                       0xFFFFFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01037}01037 \textcolor{preprocessor}{\#define GPIO\_PDDR\_PDD\_SHIFT                      0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01038}01038 \textcolor{preprocessor}{\#define GPIO\_PDDR\_PDD(x)                         (((uint32\_t)(((uint32\_t)(x))<<GPIO\_PDDR\_PDD\_SHIFT))\&GPIO\_PDDR\_PDD\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01039}01039  \textcolor{comment}{/* end of group GPIO\_Register\_Masks */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01043}01043 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01044}01044 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01045}01045 \textcolor{comment}{/* GPIO -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01047}\mbox{\hyperlink{group___g_p_i_o___peripheral___access___layer_ga6e3037b53880ddd4072d88ed493e6581}{01047}} \textcolor{preprocessor}{\#define PTA\_BASE                                 (0x400FF000u)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01049}\mbox{\hyperlink{group___g_p_i_o___peripheral___access___layer_ga953adcb40e14085a9ffd1aa0ae40084b}{01049}} \textcolor{preprocessor}{\#define PTA                                      ((GPIO\_Type *)PTA\_BASE)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01051}\mbox{\hyperlink{group___g_p_i_o___peripheral___access___layer_ga8cd67de0ed62c0fe8395cc6e40af2451}{01051}} \textcolor{preprocessor}{\#define PTB\_BASE                                 (0x400FF040u)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01053}\mbox{\hyperlink{group___g_p_i_o___peripheral___access___layer_gab245b794143f5d4aea6d1a5336b8b33e}{01053}} \textcolor{preprocessor}{\#define PTB                                      ((GPIO\_Type *)PTB\_BASE)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01055}\mbox{\hyperlink{group___g_p_i_o___peripheral___access___layer_gafee763d072e472e36b335f8944b5de96}{01055}} \textcolor{preprocessor}{\#define PTC\_BASE                                 (0x400FF080u)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01057}\mbox{\hyperlink{group___g_p_i_o___peripheral___access___layer_ga7deefa3e1c7e45e4ccb31a8117bc181f}{01057}} \textcolor{preprocessor}{\#define PTC                                      ((GPIO\_Type *)PTC\_BASE)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01059}\mbox{\hyperlink{group___g_p_i_o___peripheral___access___layer_gaa002f1a0c5f963f8d162916b91e21bf0}{01059}} \textcolor{preprocessor}{\#define PTD\_BASE                                 (0x400FF0C0u)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01061}\mbox{\hyperlink{group___g_p_i_o___peripheral___access___layer_gacee2910b398755be94f612b243052efe}{01061}} \textcolor{preprocessor}{\#define PTD                                      ((GPIO\_Type *)PTD\_BASE)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01063}\mbox{\hyperlink{group___g_p_i_o___peripheral___access___layer_gaac65442c7407ccb219eea68a45c2bdc6}{01063}} \textcolor{preprocessor}{\#define PTE\_BASE                                 (0x400FF100u)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01065}\mbox{\hyperlink{group___g_p_i_o___peripheral___access___layer_ga074482d761e5bcd022a14aa7b8c294d7}{01065}} \textcolor{preprocessor}{\#define PTE                                      ((GPIO\_Type *)PTE\_BASE)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01067}\mbox{\hyperlink{group___g_p_i_o___peripheral___access___layer_ga6dcb35020dceb1c58b30c07906840780}{01067}} \textcolor{preprocessor}{\#define GPIO\_BASES                               \{ PTA, PTB, PTC, PTD, PTE \}}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01068}01068  \textcolor{comment}{/* end of group GPIO\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01072}01072 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01073}01073 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01074}01074 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01075}01075 \textcolor{comment}{   -\/-\/ I2C Peripheral Access Layer}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01076}01076 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01077}01077 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01084}\mbox{\hyperlink{struct_i2_c___type}{01084}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01085}\mbox{\hyperlink{struct_i2_c___type_a5f4adcc09ad475b811d37f1462e82c74}{01085}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_i2_c___type_a5f4adcc09ad475b811d37f1462e82c74}{A1}};                                 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01086}\mbox{\hyperlink{struct_i2_c___type_a4b1063d3e6b714b02cbcbf2e51a51f20}{01086}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_i2_c___type_a4b1063d3e6b714b02cbcbf2e51a51f20}{F}};                                  }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01087}\mbox{\hyperlink{struct_i2_c___type_a8dc1b42eab0063baa1ddb76888a51bd3}{01087}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_i2_c___type_a8dc1b42eab0063baa1ddb76888a51bd3}{C1}};                                 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01088}\mbox{\hyperlink{struct_i2_c___type_a162318256d0b1b10410f02ffee1faeb3}{01088}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_i2_c___type_a162318256d0b1b10410f02ffee1faeb3}{S}};                                  }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01089}\mbox{\hyperlink{struct_i2_c___type_a545035e76e1c914229d2a60cce227fa0}{01089}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_i2_c___type_a545035e76e1c914229d2a60cce227fa0}{D}};                                  }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01090}\mbox{\hyperlink{struct_i2_c___type_a1cc523ad84714ff9fe3f28a9b2edccf7}{01090}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_i2_c___type_a1cc523ad84714ff9fe3f28a9b2edccf7}{C2}};                                 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01091}\mbox{\hyperlink{struct_i2_c___type_ad1329971804f2071ee4684b0513b7cfc}{01091}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_i2_c___type_ad1329971804f2071ee4684b0513b7cfc}{FLT}};                                }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01092}\mbox{\hyperlink{struct_i2_c___type_a6e1b24826eb462af336d49e3a1b9f8db}{01092}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_i2_c___type_a6e1b24826eb462af336d49e3a1b9f8db}{RA}};                                 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01093}\mbox{\hyperlink{struct_i2_c___type_a148222c48ca2815cfe85c68a6cff61a7}{01093}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_i2_c___type_a148222c48ca2815cfe85c68a6cff61a7}{SMB}};                                }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01094}\mbox{\hyperlink{struct_i2_c___type_a25bd966a745df11edd849836e17a2457}{01094}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_i2_c___type_a25bd966a745df11edd849836e17a2457}{A2}};                                 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01095}\mbox{\hyperlink{struct_i2_c___type_a4296f35ffa40f96e2695a8ab22177be6}{01095}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_i2_c___type_a4296f35ffa40f96e2695a8ab22177be6}{SLTH}};                               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01096}\mbox{\hyperlink{struct_i2_c___type_a7e601051f907649a091973dd0ab2ea27}{01096}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_i2_c___type_a7e601051f907649a091973dd0ab2ea27}{SLTL}};                               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01097}01097 \} \mbox{\hyperlink{struct_i2_c___type}{I2C\_Type}};}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01098}01098 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01099}01099 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01100}01100 \textcolor{comment}{   -\/-\/ I2C Register Masks}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01101}01101 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01102}01102 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01108}01108 \textcolor{comment}{/* A1 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01109}01109 \textcolor{preprocessor}{\#define I2C\_A1\_AD\_MASK                           0xFEu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01110}01110 \textcolor{preprocessor}{\#define I2C\_A1\_AD\_SHIFT                          1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01111}01111 \textcolor{preprocessor}{\#define I2C\_A1\_AD(x)                             (((uint8\_t)(((uint8\_t)(x))<<I2C\_A1\_AD\_SHIFT))\&I2C\_A1\_AD\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01112}01112 \textcolor{comment}{/* F Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01113}01113 \textcolor{preprocessor}{\#define I2C\_F\_ICR\_MASK                           0x3Fu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01114}01114 \textcolor{preprocessor}{\#define I2C\_F\_ICR\_SHIFT                          0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01115}01115 \textcolor{preprocessor}{\#define I2C\_F\_ICR(x)                             (((uint8\_t)(((uint8\_t)(x))<<I2C\_F\_ICR\_SHIFT))\&I2C\_F\_ICR\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01116}01116 \textcolor{preprocessor}{\#define I2C\_F\_MULT\_MASK                          0xC0u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01117}01117 \textcolor{preprocessor}{\#define I2C\_F\_MULT\_SHIFT                         6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01118}01118 \textcolor{preprocessor}{\#define I2C\_F\_MULT(x)                            (((uint8\_t)(((uint8\_t)(x))<<I2C\_F\_MULT\_SHIFT))\&I2C\_F\_MULT\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01119}01119 \textcolor{comment}{/* C1 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01120}01120 \textcolor{preprocessor}{\#define I2C\_C1\_DMAEN\_MASK                        0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01121}01121 \textcolor{preprocessor}{\#define I2C\_C1\_DMAEN\_SHIFT                       0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01122}01122 \textcolor{preprocessor}{\#define I2C\_C1\_WUEN\_MASK                         0x2u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01123}01123 \textcolor{preprocessor}{\#define I2C\_C1\_WUEN\_SHIFT                        1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01124}01124 \textcolor{preprocessor}{\#define I2C\_C1\_RSTA\_MASK                         0x4u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01125}01125 \textcolor{preprocessor}{\#define I2C\_C1\_RSTA\_SHIFT                        2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01126}01126 \textcolor{preprocessor}{\#define I2C\_C1\_TXAK\_MASK                         0x8u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01127}01127 \textcolor{preprocessor}{\#define I2C\_C1\_TXAK\_SHIFT                        3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01128}01128 \textcolor{preprocessor}{\#define I2C\_C1\_TX\_MASK                           0x10u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01129}01129 \textcolor{preprocessor}{\#define I2C\_C1\_TX\_SHIFT                          4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01130}01130 \textcolor{preprocessor}{\#define I2C\_C1\_MST\_MASK                          0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01131}01131 \textcolor{preprocessor}{\#define I2C\_C1\_MST\_SHIFT                         5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01132}01132 \textcolor{preprocessor}{\#define I2C\_C1\_IICIE\_MASK                        0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01133}01133 \textcolor{preprocessor}{\#define I2C\_C1\_IICIE\_SHIFT                       6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01134}01134 \textcolor{preprocessor}{\#define I2C\_C1\_IICEN\_MASK                        0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01135}01135 \textcolor{preprocessor}{\#define I2C\_C1\_IICEN\_SHIFT                       7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01136}01136 \textcolor{comment}{/* S Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01137}01137 \textcolor{preprocessor}{\#define I2C\_S\_RXAK\_MASK                          0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01138}01138 \textcolor{preprocessor}{\#define I2C\_S\_RXAK\_SHIFT                         0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01139}01139 \textcolor{preprocessor}{\#define I2C\_S\_IICIF\_MASK                         0x2u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01140}01140 \textcolor{preprocessor}{\#define I2C\_S\_IICIF\_SHIFT                        1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01141}01141 \textcolor{preprocessor}{\#define I2C\_S\_SRW\_MASK                           0x4u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01142}01142 \textcolor{preprocessor}{\#define I2C\_S\_SRW\_SHIFT                          2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01143}01143 \textcolor{preprocessor}{\#define I2C\_S\_RAM\_MASK                           0x8u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01144}01144 \textcolor{preprocessor}{\#define I2C\_S\_RAM\_SHIFT                          3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01145}01145 \textcolor{preprocessor}{\#define I2C\_S\_ARBL\_MASK                          0x10u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01146}01146 \textcolor{preprocessor}{\#define I2C\_S\_ARBL\_SHIFT                         4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01147}01147 \textcolor{preprocessor}{\#define I2C\_S\_BUSY\_MASK                          0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01148}01148 \textcolor{preprocessor}{\#define I2C\_S\_BUSY\_SHIFT                         5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01149}01149 \textcolor{preprocessor}{\#define I2C\_S\_IAAS\_MASK                          0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01150}01150 \textcolor{preprocessor}{\#define I2C\_S\_IAAS\_SHIFT                         6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01151}01151 \textcolor{preprocessor}{\#define I2C\_S\_TCF\_MASK                           0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01152}01152 \textcolor{preprocessor}{\#define I2C\_S\_TCF\_SHIFT                          7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01153}01153 \textcolor{comment}{/* D Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01154}01154 \textcolor{preprocessor}{\#define I2C\_D\_DATA\_MASK                          0xFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01155}01155 \textcolor{preprocessor}{\#define I2C\_D\_DATA\_SHIFT                         0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01156}01156 \textcolor{preprocessor}{\#define I2C\_D\_DATA(x)                            (((uint8\_t)(((uint8\_t)(x))<<I2C\_D\_DATA\_SHIFT))\&I2C\_D\_DATA\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01157}01157 \textcolor{comment}{/* C2 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01158}01158 \textcolor{preprocessor}{\#define I2C\_C2\_AD\_MASK                           0x7u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01159}01159 \textcolor{preprocessor}{\#define I2C\_C2\_AD\_SHIFT                          0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01160}01160 \textcolor{preprocessor}{\#define I2C\_C2\_AD(x)                             (((uint8\_t)(((uint8\_t)(x))<<I2C\_C2\_AD\_SHIFT))\&I2C\_C2\_AD\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01161}01161 \textcolor{preprocessor}{\#define I2C\_C2\_RMEN\_MASK                         0x8u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01162}01162 \textcolor{preprocessor}{\#define I2C\_C2\_RMEN\_SHIFT                        3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01163}01163 \textcolor{preprocessor}{\#define I2C\_C2\_SBRC\_MASK                         0x10u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01164}01164 \textcolor{preprocessor}{\#define I2C\_C2\_SBRC\_SHIFT                        4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01165}01165 \textcolor{preprocessor}{\#define I2C\_C2\_HDRS\_MASK                         0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01166}01166 \textcolor{preprocessor}{\#define I2C\_C2\_HDRS\_SHIFT                        5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01167}01167 \textcolor{preprocessor}{\#define I2C\_C2\_ADEXT\_MASK                        0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01168}01168 \textcolor{preprocessor}{\#define I2C\_C2\_ADEXT\_SHIFT                       6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01169}01169 \textcolor{preprocessor}{\#define I2C\_C2\_GCAEN\_MASK                        0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01170}01170 \textcolor{preprocessor}{\#define I2C\_C2\_GCAEN\_SHIFT                       7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01171}01171 \textcolor{comment}{/* FLT Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01172}01172 \textcolor{preprocessor}{\#define I2C\_FLT\_FLT\_MASK                         0x1Fu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01173}01173 \textcolor{preprocessor}{\#define I2C\_FLT\_FLT\_SHIFT                        0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01174}01174 \textcolor{preprocessor}{\#define I2C\_FLT\_FLT(x)                           (((uint8\_t)(((uint8\_t)(x))<<I2C\_FLT\_FLT\_SHIFT))\&I2C\_FLT\_FLT\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01175}01175 \textcolor{preprocessor}{\#define I2C\_FLT\_STOPIE\_MASK                      0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01176}01176 \textcolor{preprocessor}{\#define I2C\_FLT\_STOPIE\_SHIFT                     5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01177}01177 \textcolor{preprocessor}{\#define I2C\_FLT\_STOPF\_MASK                       0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01178}01178 \textcolor{preprocessor}{\#define I2C\_FLT\_STOPF\_SHIFT                      6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01179}01179 \textcolor{preprocessor}{\#define I2C\_FLT\_SHEN\_MASK                        0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01180}01180 \textcolor{preprocessor}{\#define I2C\_FLT\_SHEN\_SHIFT                       7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01181}01181 \textcolor{comment}{/* RA Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01182}01182 \textcolor{preprocessor}{\#define I2C\_RA\_RAD\_MASK                          0xFEu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01183}01183 \textcolor{preprocessor}{\#define I2C\_RA\_RAD\_SHIFT                         1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01184}01184 \textcolor{preprocessor}{\#define I2C\_RA\_RAD(x)                            (((uint8\_t)(((uint8\_t)(x))<<I2C\_RA\_RAD\_SHIFT))\&I2C\_RA\_RAD\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01185}01185 \textcolor{comment}{/* SMB Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01186}01186 \textcolor{preprocessor}{\#define I2C\_SMB\_SHTF2IE\_MASK                     0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01187}01187 \textcolor{preprocessor}{\#define I2C\_SMB\_SHTF2IE\_SHIFT                    0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01188}01188 \textcolor{preprocessor}{\#define I2C\_SMB\_SHTF2\_MASK                       0x2u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01189}01189 \textcolor{preprocessor}{\#define I2C\_SMB\_SHTF2\_SHIFT                      1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01190}01190 \textcolor{preprocessor}{\#define I2C\_SMB\_SHTF1\_MASK                       0x4u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01191}01191 \textcolor{preprocessor}{\#define I2C\_SMB\_SHTF1\_SHIFT                      2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01192}01192 \textcolor{preprocessor}{\#define I2C\_SMB\_SLTF\_MASK                        0x8u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01193}01193 \textcolor{preprocessor}{\#define I2C\_SMB\_SLTF\_SHIFT                       3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01194}01194 \textcolor{preprocessor}{\#define I2C\_SMB\_TCKSEL\_MASK                      0x10u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01195}01195 \textcolor{preprocessor}{\#define I2C\_SMB\_TCKSEL\_SHIFT                     4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01196}01196 \textcolor{preprocessor}{\#define I2C\_SMB\_SIICAEN\_MASK                     0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01197}01197 \textcolor{preprocessor}{\#define I2C\_SMB\_SIICAEN\_SHIFT                    5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01198}01198 \textcolor{preprocessor}{\#define I2C\_SMB\_ALERTEN\_MASK                     0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01199}01199 \textcolor{preprocessor}{\#define I2C\_SMB\_ALERTEN\_SHIFT                    6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01200}01200 \textcolor{preprocessor}{\#define I2C\_SMB\_FACK\_MASK                        0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01201}01201 \textcolor{preprocessor}{\#define I2C\_SMB\_FACK\_SHIFT                       7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01202}01202 \textcolor{comment}{/* A2 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01203}01203 \textcolor{preprocessor}{\#define I2C\_A2\_SAD\_MASK                          0xFEu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01204}01204 \textcolor{preprocessor}{\#define I2C\_A2\_SAD\_SHIFT                         1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01205}01205 \textcolor{preprocessor}{\#define I2C\_A2\_SAD(x)                            (((uint8\_t)(((uint8\_t)(x))<<I2C\_A2\_SAD\_SHIFT))\&I2C\_A2\_SAD\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01206}01206 \textcolor{comment}{/* SLTH Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01207}01207 \textcolor{preprocessor}{\#define I2C\_SLTH\_SSLT\_MASK                       0xFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01208}01208 \textcolor{preprocessor}{\#define I2C\_SLTH\_SSLT\_SHIFT                      0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01209}01209 \textcolor{preprocessor}{\#define I2C\_SLTH\_SSLT(x)                         (((uint8\_t)(((uint8\_t)(x))<<I2C\_SLTH\_SSLT\_SHIFT))\&I2C\_SLTH\_SSLT\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01210}01210 \textcolor{comment}{/* SLTL Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01211}01211 \textcolor{preprocessor}{\#define I2C\_SLTL\_SSLT\_MASK                       0xFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01212}01212 \textcolor{preprocessor}{\#define I2C\_SLTL\_SSLT\_SHIFT                      0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01213}01213 \textcolor{preprocessor}{\#define I2C\_SLTL\_SSLT(x)                         (((uint8\_t)(((uint8\_t)(x))<<I2C\_SLTL\_SSLT\_SHIFT))\&I2C\_SLTL\_SSLT\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01214}01214  \textcolor{comment}{/* end of group I2C\_Register\_Masks */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01218}01218 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01219}01219 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01220}01220 \textcolor{comment}{/* I2C -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01222}\mbox{\hyperlink{group___i2_c___peripheral___access___layer_gabf0928baf4e4350633ca9050b65d1939}{01222}} \textcolor{preprocessor}{\#define I2C0\_BASE                                (0x40066000u)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01224}\mbox{\hyperlink{group___i2_c___peripheral___access___layer_ga86abb2e8858d177c04e60c41e9242045}{01224}} \textcolor{preprocessor}{\#define I2C0                                     ((I2C\_Type *)I2C0\_BASE)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01226}\mbox{\hyperlink{group___i2_c___peripheral___access___layer_gacd72dbffb1738ca87c838545c4eb85a3}{01226}} \textcolor{preprocessor}{\#define I2C1\_BASE                                (0x40067000u)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01228}\mbox{\hyperlink{group___i2_c___peripheral___access___layer_gab45d257574da6fe1f091cc45b7eda6cc}{01228}} \textcolor{preprocessor}{\#define I2C1                                     ((I2C\_Type *)I2C1\_BASE)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01230}\mbox{\hyperlink{group___i2_c___peripheral___access___layer_gacc84a3926704813743d5f61d19ba0779}{01230}} \textcolor{preprocessor}{\#define I2C\_BASES                                \{ I2C0, I2C1 \}}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01231}01231  \textcolor{comment}{/* end of group I2C\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01235}01235 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01236}01236 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01237}01237 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01238}01238 \textcolor{comment}{   -\/-\/ LLWU Peripheral Access Layer}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01239}01239 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01240}01240 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01247}\mbox{\hyperlink{struct_l_l_w_u___type}{01247}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01248}\mbox{\hyperlink{struct_l_l_w_u___type_af4e20147909cf3d6a8ec04750fc36833}{01248}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_l_l_w_u___type_af4e20147909cf3d6a8ec04750fc36833}{PE1}};                                }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01249}\mbox{\hyperlink{struct_l_l_w_u___type_a95ff50f29c9dd8bb33ab20a0cbb24a67}{01249}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_l_l_w_u___type_a95ff50f29c9dd8bb33ab20a0cbb24a67}{PE2}};                                }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01250}\mbox{\hyperlink{struct_l_l_w_u___type_aea83255d229cf9f16973c2e2c289d084}{01250}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_l_l_w_u___type_aea83255d229cf9f16973c2e2c289d084}{PE3}};                                }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01251}\mbox{\hyperlink{struct_l_l_w_u___type_a3e7dd04bfade7dc646336a69827f8d8f}{01251}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_l_l_w_u___type_a3e7dd04bfade7dc646336a69827f8d8f}{PE4}};                                }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01252}\mbox{\hyperlink{struct_l_l_w_u___type_aded2b9c734957e9882cefccb5029c51f}{01252}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_l_l_w_u___type_aded2b9c734957e9882cefccb5029c51f}{ME}};                                 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01253}\mbox{\hyperlink{struct_l_l_w_u___type_a7a06923d73cbfb32196f92cec9832679}{01253}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_l_l_w_u___type_a7a06923d73cbfb32196f92cec9832679}{F1}};                                 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01254}\mbox{\hyperlink{struct_l_l_w_u___type_a2e0cf4aaae8993a69589806facbdb943}{01254}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_l_l_w_u___type_a2e0cf4aaae8993a69589806facbdb943}{F2}};                                 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01255}\mbox{\hyperlink{struct_l_l_w_u___type_a3c0a1985283644dfd4d68600e899b55f}{01255}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{struct_l_l_w_u___type_a3c0a1985283644dfd4d68600e899b55f}{F3}};                                 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01256}\mbox{\hyperlink{struct_l_l_w_u___type_aa94a3a9f881724ef6ed7658e387aa159}{01256}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_l_l_w_u___type_aa94a3a9f881724ef6ed7658e387aa159}{FILT1}};                              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01257}\mbox{\hyperlink{struct_l_l_w_u___type_a5736205996ff7fc8e4eba49f8f0e44ea}{01257}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_l_l_w_u___type_a5736205996ff7fc8e4eba49f8f0e44ea}{FILT2}};                              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01258}01258 \} \mbox{\hyperlink{struct_l_l_w_u___type}{LLWU\_Type}};}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01259}01259 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01260}01260 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01261}01261 \textcolor{comment}{   -\/-\/ LLWU Register Masks}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01262}01262 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01263}01263 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01269}01269 \textcolor{comment}{/* PE1 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01270}01270 \textcolor{preprocessor}{\#define LLWU\_PE1\_WUPE0\_MASK                      0x3u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01271}01271 \textcolor{preprocessor}{\#define LLWU\_PE1\_WUPE0\_SHIFT                     0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01272}01272 \textcolor{preprocessor}{\#define LLWU\_PE1\_WUPE0(x)                        (((uint8\_t)(((uint8\_t)(x))<<LLWU\_PE1\_WUPE0\_SHIFT))\&LLWU\_PE1\_WUPE0\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01273}01273 \textcolor{preprocessor}{\#define LLWU\_PE1\_WUPE1\_MASK                      0xCu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01274}01274 \textcolor{preprocessor}{\#define LLWU\_PE1\_WUPE1\_SHIFT                     2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01275}01275 \textcolor{preprocessor}{\#define LLWU\_PE1\_WUPE1(x)                        (((uint8\_t)(((uint8\_t)(x))<<LLWU\_PE1\_WUPE1\_SHIFT))\&LLWU\_PE1\_WUPE1\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01276}01276 \textcolor{preprocessor}{\#define LLWU\_PE1\_WUPE2\_MASK                      0x30u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01277}01277 \textcolor{preprocessor}{\#define LLWU\_PE1\_WUPE2\_SHIFT                     4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01278}01278 \textcolor{preprocessor}{\#define LLWU\_PE1\_WUPE2(x)                        (((uint8\_t)(((uint8\_t)(x))<<LLWU\_PE1\_WUPE2\_SHIFT))\&LLWU\_PE1\_WUPE2\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01279}01279 \textcolor{preprocessor}{\#define LLWU\_PE1\_WUPE3\_MASK                      0xC0u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01280}01280 \textcolor{preprocessor}{\#define LLWU\_PE1\_WUPE3\_SHIFT                     6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01281}01281 \textcolor{preprocessor}{\#define LLWU\_PE1\_WUPE3(x)                        (((uint8\_t)(((uint8\_t)(x))<<LLWU\_PE1\_WUPE3\_SHIFT))\&LLWU\_PE1\_WUPE3\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01282}01282 \textcolor{comment}{/* PE2 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01283}01283 \textcolor{preprocessor}{\#define LLWU\_PE2\_WUPE4\_MASK                      0x3u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01284}01284 \textcolor{preprocessor}{\#define LLWU\_PE2\_WUPE4\_SHIFT                     0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01285}01285 \textcolor{preprocessor}{\#define LLWU\_PE2\_WUPE4(x)                        (((uint8\_t)(((uint8\_t)(x))<<LLWU\_PE2\_WUPE4\_SHIFT))\&LLWU\_PE2\_WUPE4\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01286}01286 \textcolor{preprocessor}{\#define LLWU\_PE2\_WUPE5\_MASK                      0xCu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01287}01287 \textcolor{preprocessor}{\#define LLWU\_PE2\_WUPE5\_SHIFT                     2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01288}01288 \textcolor{preprocessor}{\#define LLWU\_PE2\_WUPE5(x)                        (((uint8\_t)(((uint8\_t)(x))<<LLWU\_PE2\_WUPE5\_SHIFT))\&LLWU\_PE2\_WUPE5\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01289}01289 \textcolor{preprocessor}{\#define LLWU\_PE2\_WUPE6\_MASK                      0x30u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01290}01290 \textcolor{preprocessor}{\#define LLWU\_PE2\_WUPE6\_SHIFT                     4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01291}01291 \textcolor{preprocessor}{\#define LLWU\_PE2\_WUPE6(x)                        (((uint8\_t)(((uint8\_t)(x))<<LLWU\_PE2\_WUPE6\_SHIFT))\&LLWU\_PE2\_WUPE6\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01292}01292 \textcolor{preprocessor}{\#define LLWU\_PE2\_WUPE7\_MASK                      0xC0u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01293}01293 \textcolor{preprocessor}{\#define LLWU\_PE2\_WUPE7\_SHIFT                     6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01294}01294 \textcolor{preprocessor}{\#define LLWU\_PE2\_WUPE7(x)                        (((uint8\_t)(((uint8\_t)(x))<<LLWU\_PE2\_WUPE7\_SHIFT))\&LLWU\_PE2\_WUPE7\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01295}01295 \textcolor{comment}{/* PE3 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01296}01296 \textcolor{preprocessor}{\#define LLWU\_PE3\_WUPE8\_MASK                      0x3u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01297}01297 \textcolor{preprocessor}{\#define LLWU\_PE3\_WUPE8\_SHIFT                     0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01298}01298 \textcolor{preprocessor}{\#define LLWU\_PE3\_WUPE8(x)                        (((uint8\_t)(((uint8\_t)(x))<<LLWU\_PE3\_WUPE8\_SHIFT))\&LLWU\_PE3\_WUPE8\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01299}01299 \textcolor{preprocessor}{\#define LLWU\_PE3\_WUPE9\_MASK                      0xCu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01300}01300 \textcolor{preprocessor}{\#define LLWU\_PE3\_WUPE9\_SHIFT                     2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01301}01301 \textcolor{preprocessor}{\#define LLWU\_PE3\_WUPE9(x)                        (((uint8\_t)(((uint8\_t)(x))<<LLWU\_PE3\_WUPE9\_SHIFT))\&LLWU\_PE3\_WUPE9\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01302}01302 \textcolor{preprocessor}{\#define LLWU\_PE3\_WUPE10\_MASK                     0x30u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01303}01303 \textcolor{preprocessor}{\#define LLWU\_PE3\_WUPE10\_SHIFT                    4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01304}01304 \textcolor{preprocessor}{\#define LLWU\_PE3\_WUPE10(x)                       (((uint8\_t)(((uint8\_t)(x))<<LLWU\_PE3\_WUPE10\_SHIFT))\&LLWU\_PE3\_WUPE10\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01305}01305 \textcolor{preprocessor}{\#define LLWU\_PE3\_WUPE11\_MASK                     0xC0u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01306}01306 \textcolor{preprocessor}{\#define LLWU\_PE3\_WUPE11\_SHIFT                    6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01307}01307 \textcolor{preprocessor}{\#define LLWU\_PE3\_WUPE11(x)                       (((uint8\_t)(((uint8\_t)(x))<<LLWU\_PE3\_WUPE11\_SHIFT))\&LLWU\_PE3\_WUPE11\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01308}01308 \textcolor{comment}{/* PE4 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01309}01309 \textcolor{preprocessor}{\#define LLWU\_PE4\_WUPE12\_MASK                     0x3u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01310}01310 \textcolor{preprocessor}{\#define LLWU\_PE4\_WUPE12\_SHIFT                    0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01311}01311 \textcolor{preprocessor}{\#define LLWU\_PE4\_WUPE12(x)                       (((uint8\_t)(((uint8\_t)(x))<<LLWU\_PE4\_WUPE12\_SHIFT))\&LLWU\_PE4\_WUPE12\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01312}01312 \textcolor{preprocessor}{\#define LLWU\_PE4\_WUPE13\_MASK                     0xCu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01313}01313 \textcolor{preprocessor}{\#define LLWU\_PE4\_WUPE13\_SHIFT                    2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01314}01314 \textcolor{preprocessor}{\#define LLWU\_PE4\_WUPE13(x)                       (((uint8\_t)(((uint8\_t)(x))<<LLWU\_PE4\_WUPE13\_SHIFT))\&LLWU\_PE4\_WUPE13\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01315}01315 \textcolor{preprocessor}{\#define LLWU\_PE4\_WUPE14\_MASK                     0x30u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01316}01316 \textcolor{preprocessor}{\#define LLWU\_PE4\_WUPE14\_SHIFT                    4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01317}01317 \textcolor{preprocessor}{\#define LLWU\_PE4\_WUPE14(x)                       (((uint8\_t)(((uint8\_t)(x))<<LLWU\_PE4\_WUPE14\_SHIFT))\&LLWU\_PE4\_WUPE14\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01318}01318 \textcolor{preprocessor}{\#define LLWU\_PE4\_WUPE15\_MASK                     0xC0u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01319}01319 \textcolor{preprocessor}{\#define LLWU\_PE4\_WUPE15\_SHIFT                    6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01320}01320 \textcolor{preprocessor}{\#define LLWU\_PE4\_WUPE15(x)                       (((uint8\_t)(((uint8\_t)(x))<<LLWU\_PE4\_WUPE15\_SHIFT))\&LLWU\_PE4\_WUPE15\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01321}01321 \textcolor{comment}{/* ME Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01322}01322 \textcolor{preprocessor}{\#define LLWU\_ME\_WUME0\_MASK                       0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01323}01323 \textcolor{preprocessor}{\#define LLWU\_ME\_WUME0\_SHIFT                      0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01324}01324 \textcolor{preprocessor}{\#define LLWU\_ME\_WUME1\_MASK                       0x2u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01325}01325 \textcolor{preprocessor}{\#define LLWU\_ME\_WUME1\_SHIFT                      1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01326}01326 \textcolor{preprocessor}{\#define LLWU\_ME\_WUME2\_MASK                       0x4u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01327}01327 \textcolor{preprocessor}{\#define LLWU\_ME\_WUME2\_SHIFT                      2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01328}01328 \textcolor{preprocessor}{\#define LLWU\_ME\_WUME3\_MASK                       0x8u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01329}01329 \textcolor{preprocessor}{\#define LLWU\_ME\_WUME3\_SHIFT                      3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01330}01330 \textcolor{preprocessor}{\#define LLWU\_ME\_WUME4\_MASK                       0x10u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01331}01331 \textcolor{preprocessor}{\#define LLWU\_ME\_WUME4\_SHIFT                      4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01332}01332 \textcolor{preprocessor}{\#define LLWU\_ME\_WUME5\_MASK                       0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01333}01333 \textcolor{preprocessor}{\#define LLWU\_ME\_WUME5\_SHIFT                      5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01334}01334 \textcolor{preprocessor}{\#define LLWU\_ME\_WUME6\_MASK                       0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01335}01335 \textcolor{preprocessor}{\#define LLWU\_ME\_WUME6\_SHIFT                      6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01336}01336 \textcolor{preprocessor}{\#define LLWU\_ME\_WUME7\_MASK                       0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01337}01337 \textcolor{preprocessor}{\#define LLWU\_ME\_WUME7\_SHIFT                      7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01338}01338 \textcolor{comment}{/* F1 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01339}01339 \textcolor{preprocessor}{\#define LLWU\_F1\_WUF0\_MASK                        0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01340}01340 \textcolor{preprocessor}{\#define LLWU\_F1\_WUF0\_SHIFT                       0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01341}01341 \textcolor{preprocessor}{\#define LLWU\_F1\_WUF1\_MASK                        0x2u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01342}01342 \textcolor{preprocessor}{\#define LLWU\_F1\_WUF1\_SHIFT                       1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01343}01343 \textcolor{preprocessor}{\#define LLWU\_F1\_WUF2\_MASK                        0x4u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01344}01344 \textcolor{preprocessor}{\#define LLWU\_F1\_WUF2\_SHIFT                       2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01345}01345 \textcolor{preprocessor}{\#define LLWU\_F1\_WUF3\_MASK                        0x8u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01346}01346 \textcolor{preprocessor}{\#define LLWU\_F1\_WUF3\_SHIFT                       3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01347}01347 \textcolor{preprocessor}{\#define LLWU\_F1\_WUF4\_MASK                        0x10u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01348}01348 \textcolor{preprocessor}{\#define LLWU\_F1\_WUF4\_SHIFT                       4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01349}01349 \textcolor{preprocessor}{\#define LLWU\_F1\_WUF5\_MASK                        0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01350}01350 \textcolor{preprocessor}{\#define LLWU\_F1\_WUF5\_SHIFT                       5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01351}01351 \textcolor{preprocessor}{\#define LLWU\_F1\_WUF6\_MASK                        0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01352}01352 \textcolor{preprocessor}{\#define LLWU\_F1\_WUF6\_SHIFT                       6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01353}01353 \textcolor{preprocessor}{\#define LLWU\_F1\_WUF7\_MASK                        0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01354}01354 \textcolor{preprocessor}{\#define LLWU\_F1\_WUF7\_SHIFT                       7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01355}01355 \textcolor{comment}{/* F2 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01356}01356 \textcolor{preprocessor}{\#define LLWU\_F2\_WUF8\_MASK                        0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01357}01357 \textcolor{preprocessor}{\#define LLWU\_F2\_WUF8\_SHIFT                       0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01358}01358 \textcolor{preprocessor}{\#define LLWU\_F2\_WUF9\_MASK                        0x2u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01359}01359 \textcolor{preprocessor}{\#define LLWU\_F2\_WUF9\_SHIFT                       1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01360}01360 \textcolor{preprocessor}{\#define LLWU\_F2\_WUF10\_MASK                       0x4u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01361}01361 \textcolor{preprocessor}{\#define LLWU\_F2\_WUF10\_SHIFT                      2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01362}01362 \textcolor{preprocessor}{\#define LLWU\_F2\_WUF11\_MASK                       0x8u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01363}01363 \textcolor{preprocessor}{\#define LLWU\_F2\_WUF11\_SHIFT                      3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01364}01364 \textcolor{preprocessor}{\#define LLWU\_F2\_WUF12\_MASK                       0x10u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01365}01365 \textcolor{preprocessor}{\#define LLWU\_F2\_WUF12\_SHIFT                      4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01366}01366 \textcolor{preprocessor}{\#define LLWU\_F2\_WUF13\_MASK                       0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01367}01367 \textcolor{preprocessor}{\#define LLWU\_F2\_WUF13\_SHIFT                      5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01368}01368 \textcolor{preprocessor}{\#define LLWU\_F2\_WUF14\_MASK                       0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01369}01369 \textcolor{preprocessor}{\#define LLWU\_F2\_WUF14\_SHIFT                      6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01370}01370 \textcolor{preprocessor}{\#define LLWU\_F2\_WUF15\_MASK                       0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01371}01371 \textcolor{preprocessor}{\#define LLWU\_F2\_WUF15\_SHIFT                      7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01372}01372 \textcolor{comment}{/* F3 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01373}01373 \textcolor{preprocessor}{\#define LLWU\_F3\_MWUF0\_MASK                       0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01374}01374 \textcolor{preprocessor}{\#define LLWU\_F3\_MWUF0\_SHIFT                      0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01375}01375 \textcolor{preprocessor}{\#define LLWU\_F3\_MWUF1\_MASK                       0x2u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01376}01376 \textcolor{preprocessor}{\#define LLWU\_F3\_MWUF1\_SHIFT                      1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01377}01377 \textcolor{preprocessor}{\#define LLWU\_F3\_MWUF2\_MASK                       0x4u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01378}01378 \textcolor{preprocessor}{\#define LLWU\_F3\_MWUF2\_SHIFT                      2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01379}01379 \textcolor{preprocessor}{\#define LLWU\_F3\_MWUF3\_MASK                       0x8u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01380}01380 \textcolor{preprocessor}{\#define LLWU\_F3\_MWUF3\_SHIFT                      3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01381}01381 \textcolor{preprocessor}{\#define LLWU\_F3\_MWUF4\_MASK                       0x10u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01382}01382 \textcolor{preprocessor}{\#define LLWU\_F3\_MWUF4\_SHIFT                      4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01383}01383 \textcolor{preprocessor}{\#define LLWU\_F3\_MWUF5\_MASK                       0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01384}01384 \textcolor{preprocessor}{\#define LLWU\_F3\_MWUF5\_SHIFT                      5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01385}01385 \textcolor{preprocessor}{\#define LLWU\_F3\_MWUF6\_MASK                       0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01386}01386 \textcolor{preprocessor}{\#define LLWU\_F3\_MWUF6\_SHIFT                      6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01387}01387 \textcolor{preprocessor}{\#define LLWU\_F3\_MWUF7\_MASK                       0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01388}01388 \textcolor{preprocessor}{\#define LLWU\_F3\_MWUF7\_SHIFT                      7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01389}01389 \textcolor{comment}{/* FILT1 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01390}01390 \textcolor{preprocessor}{\#define LLWU\_FILT1\_FILTSEL\_MASK                  0xFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01391}01391 \textcolor{preprocessor}{\#define LLWU\_FILT1\_FILTSEL\_SHIFT                 0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01392}01392 \textcolor{preprocessor}{\#define LLWU\_FILT1\_FILTSEL(x)                    (((uint8\_t)(((uint8\_t)(x))<<LLWU\_FILT1\_FILTSEL\_SHIFT))\&LLWU\_FILT1\_FILTSEL\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01393}01393 \textcolor{preprocessor}{\#define LLWU\_FILT1\_FILTE\_MASK                    0x60u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01394}01394 \textcolor{preprocessor}{\#define LLWU\_FILT1\_FILTE\_SHIFT                   5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01395}01395 \textcolor{preprocessor}{\#define LLWU\_FILT1\_FILTE(x)                      (((uint8\_t)(((uint8\_t)(x))<<LLWU\_FILT1\_FILTE\_SHIFT))\&LLWU\_FILT1\_FILTE\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01396}01396 \textcolor{preprocessor}{\#define LLWU\_FILT1\_FILTF\_MASK                    0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01397}01397 \textcolor{preprocessor}{\#define LLWU\_FILT1\_FILTF\_SHIFT                   7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01398}01398 \textcolor{comment}{/* FILT2 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01399}01399 \textcolor{preprocessor}{\#define LLWU\_FILT2\_FILTSEL\_MASK                  0xFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01400}01400 \textcolor{preprocessor}{\#define LLWU\_FILT2\_FILTSEL\_SHIFT                 0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01401}01401 \textcolor{preprocessor}{\#define LLWU\_FILT2\_FILTSEL(x)                    (((uint8\_t)(((uint8\_t)(x))<<LLWU\_FILT2\_FILTSEL\_SHIFT))\&LLWU\_FILT2\_FILTSEL\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01402}01402 \textcolor{preprocessor}{\#define LLWU\_FILT2\_FILTE\_MASK                    0x60u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01403}01403 \textcolor{preprocessor}{\#define LLWU\_FILT2\_FILTE\_SHIFT                   5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01404}01404 \textcolor{preprocessor}{\#define LLWU\_FILT2\_FILTE(x)                      (((uint8\_t)(((uint8\_t)(x))<<LLWU\_FILT2\_FILTE\_SHIFT))\&LLWU\_FILT2\_FILTE\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01405}01405 \textcolor{preprocessor}{\#define LLWU\_FILT2\_FILTF\_MASK                    0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01406}01406 \textcolor{preprocessor}{\#define LLWU\_FILT2\_FILTF\_SHIFT                   7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01407}01407  \textcolor{comment}{/* end of group LLWU\_Register\_Masks */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01411}01411 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01412}01412 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01413}01413 \textcolor{comment}{/* LLWU -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01415}\mbox{\hyperlink{group___l_l_w_u___peripheral___access___layer_ga5596067d46debe317ac368bfc5db21f8}{01415}} \textcolor{preprocessor}{\#define LLWU\_BASE                                (0x4007C000u)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01417}\mbox{\hyperlink{group___l_l_w_u___peripheral___access___layer_gaed2d6ced03dff7739533096e53983dbe}{01417}} \textcolor{preprocessor}{\#define LLWU                                     ((LLWU\_Type *)LLWU\_BASE)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01419}\mbox{\hyperlink{group___l_l_w_u___peripheral___access___layer_ga466e35ad6d2ba38c48fbfc6b7f3888be}{01419}} \textcolor{preprocessor}{\#define LLWU\_BASES                               \{ LLWU \}}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01420}01420  \textcolor{comment}{/* end of group LLWU\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01424}01424 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01425}01425 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01426}01426 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01427}01427 \textcolor{comment}{   -\/-\/ LPTMR Peripheral Access Layer}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01428}01428 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01429}01429 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01436}\mbox{\hyperlink{struct_l_p_t_m_r___type}{01436}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01437}\mbox{\hyperlink{struct_l_p_t_m_r___type_a429aba6c7571f26fdc0c6315c0f920a7}{01437}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_p_t_m_r___type_a429aba6c7571f26fdc0c6315c0f920a7}{CSR}};                               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01438}\mbox{\hyperlink{struct_l_p_t_m_r___type_a762750e61f8a71eae4ee81d9cc02fc51}{01438}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_p_t_m_r___type_a762750e61f8a71eae4ee81d9cc02fc51}{PSR}};                               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01439}\mbox{\hyperlink{struct_l_p_t_m_r___type_aa5b60a4852b1f75b35ac4535ec8fde47}{01439}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_p_t_m_r___type_aa5b60a4852b1f75b35ac4535ec8fde47}{CMR}};                               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01440}\mbox{\hyperlink{struct_l_p_t_m_r___type_a3a78ce6eb96610b773e9683eb31eb56f}{01440}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{struct_l_p_t_m_r___type_a3a78ce6eb96610b773e9683eb31eb56f}{CNR}};                               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01441}01441 \} \mbox{\hyperlink{struct_l_p_t_m_r___type}{LPTMR\_Type}};}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01442}01442 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01443}01443 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01444}01444 \textcolor{comment}{   -\/-\/ LPTMR Register Masks}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01445}01445 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01446}01446 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01452}01452 \textcolor{comment}{/* CSR Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01453}01453 \textcolor{preprocessor}{\#define LPTMR\_CSR\_TEN\_MASK                       0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01454}01454 \textcolor{preprocessor}{\#define LPTMR\_CSR\_TEN\_SHIFT                      0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01455}01455 \textcolor{preprocessor}{\#define LPTMR\_CSR\_TMS\_MASK                       0x2u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01456}01456 \textcolor{preprocessor}{\#define LPTMR\_CSR\_TMS\_SHIFT                      1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01457}01457 \textcolor{preprocessor}{\#define LPTMR\_CSR\_TFC\_MASK                       0x4u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01458}01458 \textcolor{preprocessor}{\#define LPTMR\_CSR\_TFC\_SHIFT                      2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01459}01459 \textcolor{preprocessor}{\#define LPTMR\_CSR\_TPP\_MASK                       0x8u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01460}01460 \textcolor{preprocessor}{\#define LPTMR\_CSR\_TPP\_SHIFT                      3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01461}01461 \textcolor{preprocessor}{\#define LPTMR\_CSR\_TPS\_MASK                       0x30u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01462}01462 \textcolor{preprocessor}{\#define LPTMR\_CSR\_TPS\_SHIFT                      4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01463}01463 \textcolor{preprocessor}{\#define LPTMR\_CSR\_TPS(x)                         (((uint32\_t)(((uint32\_t)(x))<<LPTMR\_CSR\_TPS\_SHIFT))\&LPTMR\_CSR\_TPS\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01464}01464 \textcolor{preprocessor}{\#define LPTMR\_CSR\_TIE\_MASK                       0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01465}01465 \textcolor{preprocessor}{\#define LPTMR\_CSR\_TIE\_SHIFT                      6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01466}01466 \textcolor{preprocessor}{\#define LPTMR\_CSR\_TCF\_MASK                       0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01467}01467 \textcolor{preprocessor}{\#define LPTMR\_CSR\_TCF\_SHIFT                      7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01468}01468 \textcolor{comment}{/* PSR Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01469}01469 \textcolor{preprocessor}{\#define LPTMR\_PSR\_PCS\_MASK                       0x3u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01470}01470 \textcolor{preprocessor}{\#define LPTMR\_PSR\_PCS\_SHIFT                      0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01471}01471 \textcolor{preprocessor}{\#define LPTMR\_PSR\_PCS(x)                         (((uint32\_t)(((uint32\_t)(x))<<LPTMR\_PSR\_PCS\_SHIFT))\&LPTMR\_PSR\_PCS\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01472}01472 \textcolor{preprocessor}{\#define LPTMR\_PSR\_PBYP\_MASK                      0x4u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01473}01473 \textcolor{preprocessor}{\#define LPTMR\_PSR\_PBYP\_SHIFT                     2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01474}01474 \textcolor{preprocessor}{\#define LPTMR\_PSR\_PRESCALE\_MASK                  0x78u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01475}01475 \textcolor{preprocessor}{\#define LPTMR\_PSR\_PRESCALE\_SHIFT                 3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01476}01476 \textcolor{preprocessor}{\#define LPTMR\_PSR\_PRESCALE(x)                    (((uint32\_t)(((uint32\_t)(x))<<LPTMR\_PSR\_PRESCALE\_SHIFT))\&LPTMR\_PSR\_PRESCALE\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01477}01477 \textcolor{comment}{/* CMR Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01478}01478 \textcolor{preprocessor}{\#define LPTMR\_CMR\_COMPARE\_MASK                   0xFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01479}01479 \textcolor{preprocessor}{\#define LPTMR\_CMR\_COMPARE\_SHIFT                  0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01480}01480 \textcolor{preprocessor}{\#define LPTMR\_CMR\_COMPARE(x)                     (((uint32\_t)(((uint32\_t)(x))<<LPTMR\_CMR\_COMPARE\_SHIFT))\&LPTMR\_CMR\_COMPARE\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01481}01481 \textcolor{comment}{/* CNR Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01482}01482 \textcolor{preprocessor}{\#define LPTMR\_CNR\_COUNTER\_MASK                   0xFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01483}01483 \textcolor{preprocessor}{\#define LPTMR\_CNR\_COUNTER\_SHIFT                  0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01484}01484 \textcolor{preprocessor}{\#define LPTMR\_CNR\_COUNTER(x)                     (((uint32\_t)(((uint32\_t)(x))<<LPTMR\_CNR\_COUNTER\_SHIFT))\&LPTMR\_CNR\_COUNTER\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01485}01485  \textcolor{comment}{/* end of group LPTMR\_Register\_Masks */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01489}01489 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01490}01490 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01491}01491 \textcolor{comment}{/* LPTMR -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01493}\mbox{\hyperlink{group___l_p_t_m_r___peripheral___access___layer_ga024f362857a8b928d96cf3b3f5106793}{01493}} \textcolor{preprocessor}{\#define LPTMR0\_BASE                              (0x40040000u)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01495}\mbox{\hyperlink{group___l_p_t_m_r___peripheral___access___layer_gaba0c3bc8a32ad5a884c99e019dbdef85}{01495}} \textcolor{preprocessor}{\#define LPTMR0                                   ((LPTMR\_Type *)LPTMR0\_BASE)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01497}\mbox{\hyperlink{group___l_p_t_m_r___peripheral___access___layer_ga6268765a66cbad770c74b5db8f2171c0}{01497}} \textcolor{preprocessor}{\#define LPTMR\_BASES                              \{ LPTMR0 \}}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01498}01498  \textcolor{comment}{/* end of group LPTMR\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01502}01502 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01503}01503 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01504}01504 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01505}01505 \textcolor{comment}{   -\/-\/ MCG Peripheral Access Layer}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01506}01506 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01507}01507 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01514}\mbox{\hyperlink{struct_m_c_g___type}{01514}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01515}\mbox{\hyperlink{struct_m_c_g___type_a72de946c106d741e2e5f21c35988a7a1}{01515}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_m_c_g___type_a72de946c106d741e2e5f21c35988a7a1}{C1}};                                 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01516}\mbox{\hyperlink{struct_m_c_g___type_a2a7672cdea44c417e9eaddd438fb3609}{01516}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_m_c_g___type_a2a7672cdea44c417e9eaddd438fb3609}{C2}};                                 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01517}\mbox{\hyperlink{struct_m_c_g___type_a0c45cd85b1baf3e6a0a3a802e26cbe38}{01517}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_m_c_g___type_a0c45cd85b1baf3e6a0a3a802e26cbe38}{C3}};                                 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01518}\mbox{\hyperlink{struct_m_c_g___type_ae8c2ac6766d7888e745befae1e0b39db}{01518}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_m_c_g___type_ae8c2ac6766d7888e745befae1e0b39db}{C4}};                                 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01519}\mbox{\hyperlink{struct_m_c_g___type_ab94b0f073b5f69bc2cdfa61f7fd0a992}{01519}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_m_c_g___type_ab94b0f073b5f69bc2cdfa61f7fd0a992}{C5}};                                 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01520}\mbox{\hyperlink{struct_m_c_g___type_a3739313253d53250920a429e3d9f8c9b}{01520}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_m_c_g___type_a3739313253d53250920a429e3d9f8c9b}{C6}};                                 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01521}\mbox{\hyperlink{struct_m_c_g___type_a663dcf8aee5c9dbe5ae363de6fc8d768}{01521}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{struct_m_c_g___type_a663dcf8aee5c9dbe5ae363de6fc8d768}{S}};                                  }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01522}01522        uint8\_t RESERVED\_0[1];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01523}\mbox{\hyperlink{struct_m_c_g___type_a7fd146380faf9dd7da4763f061b26564}{01523}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_m_c_g___type_a7fd146380faf9dd7da4763f061b26564}{SC}};                                 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01524}01524        uint8\_t RESERVED\_1[1];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01525}\mbox{\hyperlink{struct_m_c_g___type_a57e6ec0cad8ae0e723d21531a184b6e7}{01525}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_m_c_g___type_a57e6ec0cad8ae0e723d21531a184b6e7}{ATCVH}};                              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01526}\mbox{\hyperlink{struct_m_c_g___type_ae8fea9d52f23143b72c9916e66b252d3}{01526}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_m_c_g___type_ae8fea9d52f23143b72c9916e66b252d3}{ATCVL}};                              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01527}\mbox{\hyperlink{struct_m_c_g___type_a817afb6d00c67e342392f52248389360}{01527}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{struct_m_c_g___type_a817afb6d00c67e342392f52248389360}{C7}};                                 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01528}\mbox{\hyperlink{struct_m_c_g___type_ade4cb987285cb3307821b43d904adcb6}{01528}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_m_c_g___type_ade4cb987285cb3307821b43d904adcb6}{C8}};                                 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01529}\mbox{\hyperlink{struct_m_c_g___type_a741d9e828690788987ec4ea87e5d77a6}{01529}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{struct_m_c_g___type_a741d9e828690788987ec4ea87e5d77a6}{C9}};                                 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01530}\mbox{\hyperlink{struct_m_c_g___type_a011911d042745a9660fde078b5fa954f}{01530}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{struct_m_c_g___type_a011911d042745a9660fde078b5fa954f}{C10}};                                }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01531}01531 \} \mbox{\hyperlink{struct_m_c_g___type}{MCG\_Type}};}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01532}01532 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01533}01533 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01534}01534 \textcolor{comment}{   -\/-\/ MCG Register Masks}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01535}01535 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01536}01536 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01542}01542 \textcolor{comment}{/* C1 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01543}01543 \textcolor{preprocessor}{\#define MCG\_C1\_IREFSTEN\_MASK                     0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01544}01544 \textcolor{preprocessor}{\#define MCG\_C1\_IREFSTEN\_SHIFT                    0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01545}01545 \textcolor{preprocessor}{\#define MCG\_C1\_IRCLKEN\_MASK                      0x2u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01546}01546 \textcolor{preprocessor}{\#define MCG\_C1\_IRCLKEN\_SHIFT                     1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01547}01547 \textcolor{preprocessor}{\#define MCG\_C1\_IREFS\_MASK                        0x4u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01548}01548 \textcolor{preprocessor}{\#define MCG\_C1\_IREFS\_SHIFT                       2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01549}01549 \textcolor{preprocessor}{\#define MCG\_C1\_FRDIV\_MASK                        0x38u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01550}01550 \textcolor{preprocessor}{\#define MCG\_C1\_FRDIV\_SHIFT                       3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01551}01551 \textcolor{preprocessor}{\#define MCG\_C1\_FRDIV(x)                          (((uint8\_t)(((uint8\_t)(x))<<MCG\_C1\_FRDIV\_SHIFT))\&MCG\_C1\_FRDIV\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01552}01552 \textcolor{preprocessor}{\#define MCG\_C1\_CLKS\_MASK                         0xC0u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01553}01553 \textcolor{preprocessor}{\#define MCG\_C1\_CLKS\_SHIFT                        6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01554}01554 \textcolor{preprocessor}{\#define MCG\_C1\_CLKS(x)                           (((uint8\_t)(((uint8\_t)(x))<<MCG\_C1\_CLKS\_SHIFT))\&MCG\_C1\_CLKS\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01555}01555 \textcolor{comment}{/* C2 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01556}01556 \textcolor{preprocessor}{\#define MCG\_C2\_IRCS\_MASK                         0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01557}01557 \textcolor{preprocessor}{\#define MCG\_C2\_IRCS\_SHIFT                        0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01558}01558 \textcolor{preprocessor}{\#define MCG\_C2\_LP\_MASK                           0x2u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01559}01559 \textcolor{preprocessor}{\#define MCG\_C2\_LP\_SHIFT                          1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01560}01560 \textcolor{preprocessor}{\#define MCG\_C2\_EREFS0\_MASK                       0x4u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01561}01561 \textcolor{preprocessor}{\#define MCG\_C2\_EREFS0\_SHIFT                      2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01562}01562 \textcolor{preprocessor}{\#define MCG\_C2\_HGO0\_MASK                         0x8u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01563}01563 \textcolor{preprocessor}{\#define MCG\_C2\_HGO0\_SHIFT                        3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01564}01564 \textcolor{preprocessor}{\#define MCG\_C2\_RANGE0\_MASK                       0x30u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01565}01565 \textcolor{preprocessor}{\#define MCG\_C2\_RANGE0\_SHIFT                      4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01566}01566 \textcolor{preprocessor}{\#define MCG\_C2\_RANGE0(x)                         (((uint8\_t)(((uint8\_t)(x))<<MCG\_C2\_RANGE0\_SHIFT))\&MCG\_C2\_RANGE0\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01567}01567 \textcolor{preprocessor}{\#define MCG\_C2\_LOCRE0\_MASK                       0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01568}01568 \textcolor{preprocessor}{\#define MCG\_C2\_LOCRE0\_SHIFT                      7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01569}01569 \textcolor{comment}{/* C3 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01570}01570 \textcolor{preprocessor}{\#define MCG\_C3\_SCTRIM\_MASK                       0xFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01571}01571 \textcolor{preprocessor}{\#define MCG\_C3\_SCTRIM\_SHIFT                      0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01572}01572 \textcolor{preprocessor}{\#define MCG\_C3\_SCTRIM(x)                         (((uint8\_t)(((uint8\_t)(x))<<MCG\_C3\_SCTRIM\_SHIFT))\&MCG\_C3\_SCTRIM\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01573}01573 \textcolor{comment}{/* C4 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01574}01574 \textcolor{preprocessor}{\#define MCG\_C4\_SCFTRIM\_MASK                      0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01575}01575 \textcolor{preprocessor}{\#define MCG\_C4\_SCFTRIM\_SHIFT                     0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01576}01576 \textcolor{preprocessor}{\#define MCG\_C4\_FCTRIM\_MASK                       0x1Eu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01577}01577 \textcolor{preprocessor}{\#define MCG\_C4\_FCTRIM\_SHIFT                      1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01578}01578 \textcolor{preprocessor}{\#define MCG\_C4\_FCTRIM(x)                         (((uint8\_t)(((uint8\_t)(x))<<MCG\_C4\_FCTRIM\_SHIFT))\&MCG\_C4\_FCTRIM\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01579}01579 \textcolor{preprocessor}{\#define MCG\_C4\_DRST\_DRS\_MASK                     0x60u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01580}01580 \textcolor{preprocessor}{\#define MCG\_C4\_DRST\_DRS\_SHIFT                    5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01581}01581 \textcolor{preprocessor}{\#define MCG\_C4\_DRST\_DRS(x)                       (((uint8\_t)(((uint8\_t)(x))<<MCG\_C4\_DRST\_DRS\_SHIFT))\&MCG\_C4\_DRST\_DRS\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01582}01582 \textcolor{preprocessor}{\#define MCG\_C4\_DMX32\_MASK                        0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01583}01583 \textcolor{preprocessor}{\#define MCG\_C4\_DMX32\_SHIFT                       7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01584}01584 \textcolor{comment}{/* C5 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01585}01585 \textcolor{preprocessor}{\#define MCG\_C5\_PRDIV0\_MASK                       0x1Fu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01586}01586 \textcolor{preprocessor}{\#define MCG\_C5\_PRDIV0\_SHIFT                      0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01587}01587 \textcolor{preprocessor}{\#define MCG\_C5\_PRDIV0(x)                         (((uint8\_t)(((uint8\_t)(x))<<MCG\_C5\_PRDIV0\_SHIFT))\&MCG\_C5\_PRDIV0\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01588}01588 \textcolor{preprocessor}{\#define MCG\_C5\_PLLSTEN0\_MASK                     0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01589}01589 \textcolor{preprocessor}{\#define MCG\_C5\_PLLSTEN0\_SHIFT                    5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01590}01590 \textcolor{preprocessor}{\#define MCG\_C5\_PLLCLKEN0\_MASK                    0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01591}01591 \textcolor{preprocessor}{\#define MCG\_C5\_PLLCLKEN0\_SHIFT                   6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01592}01592 \textcolor{comment}{/* C6 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01593}01593 \textcolor{preprocessor}{\#define MCG\_C6\_VDIV0\_MASK                        0x1Fu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01594}01594 \textcolor{preprocessor}{\#define MCG\_C6\_VDIV0\_SHIFT                       0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01595}01595 \textcolor{preprocessor}{\#define MCG\_C6\_VDIV0(x)                          (((uint8\_t)(((uint8\_t)(x))<<MCG\_C6\_VDIV0\_SHIFT))\&MCG\_C6\_VDIV0\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01596}01596 \textcolor{preprocessor}{\#define MCG\_C6\_CME0\_MASK                         0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01597}01597 \textcolor{preprocessor}{\#define MCG\_C6\_CME0\_SHIFT                        5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01598}01598 \textcolor{preprocessor}{\#define MCG\_C6\_PLLS\_MASK                         0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01599}01599 \textcolor{preprocessor}{\#define MCG\_C6\_PLLS\_SHIFT                        6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01600}01600 \textcolor{preprocessor}{\#define MCG\_C6\_LOLIE0\_MASK                       0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01601}01601 \textcolor{preprocessor}{\#define MCG\_C6\_LOLIE0\_SHIFT                      7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01602}01602 \textcolor{comment}{/* S Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01603}01603 \textcolor{preprocessor}{\#define MCG\_S\_IRCST\_MASK                         0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01604}01604 \textcolor{preprocessor}{\#define MCG\_S\_IRCST\_SHIFT                        0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01605}01605 \textcolor{preprocessor}{\#define MCG\_S\_OSCINIT0\_MASK                      0x2u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01606}01606 \textcolor{preprocessor}{\#define MCG\_S\_OSCINIT0\_SHIFT                     1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01607}01607 \textcolor{preprocessor}{\#define MCG\_S\_CLKST\_MASK                         0xCu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01608}01608 \textcolor{preprocessor}{\#define MCG\_S\_CLKST\_SHIFT                        2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01609}01609 \textcolor{preprocessor}{\#define MCG\_S\_CLKST(x)                           (((uint8\_t)(((uint8\_t)(x))<<MCG\_S\_CLKST\_SHIFT))\&MCG\_S\_CLKST\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01610}01610 \textcolor{preprocessor}{\#define MCG\_S\_IREFST\_MASK                        0x10u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01611}01611 \textcolor{preprocessor}{\#define MCG\_S\_IREFST\_SHIFT                       4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01612}01612 \textcolor{preprocessor}{\#define MCG\_S\_PLLST\_MASK                         0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01613}01613 \textcolor{preprocessor}{\#define MCG\_S\_PLLST\_SHIFT                        5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01614}01614 \textcolor{preprocessor}{\#define MCG\_S\_LOCK0\_MASK                         0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01615}01615 \textcolor{preprocessor}{\#define MCG\_S\_LOCK0\_SHIFT                        6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01616}01616 \textcolor{preprocessor}{\#define MCG\_S\_LOLS\_MASK                          0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01617}01617 \textcolor{preprocessor}{\#define MCG\_S\_LOLS\_SHIFT                         7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01618}01618 \textcolor{comment}{/* SC Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01619}01619 \textcolor{preprocessor}{\#define MCG\_SC\_LOCS0\_MASK                        0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01620}01620 \textcolor{preprocessor}{\#define MCG\_SC\_LOCS0\_SHIFT                       0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01621}01621 \textcolor{preprocessor}{\#define MCG\_SC\_FCRDIV\_MASK                       0xEu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01622}01622 \textcolor{preprocessor}{\#define MCG\_SC\_FCRDIV\_SHIFT                      1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01623}01623 \textcolor{preprocessor}{\#define MCG\_SC\_FCRDIV(x)                         (((uint8\_t)(((uint8\_t)(x))<<MCG\_SC\_FCRDIV\_SHIFT))\&MCG\_SC\_FCRDIV\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01624}01624 \textcolor{preprocessor}{\#define MCG\_SC\_FLTPRSRV\_MASK                     0x10u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01625}01625 \textcolor{preprocessor}{\#define MCG\_SC\_FLTPRSRV\_SHIFT                    4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01626}01626 \textcolor{preprocessor}{\#define MCG\_SC\_ATMF\_MASK                         0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01627}01627 \textcolor{preprocessor}{\#define MCG\_SC\_ATMF\_SHIFT                        5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01628}01628 \textcolor{preprocessor}{\#define MCG\_SC\_ATMS\_MASK                         0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01629}01629 \textcolor{preprocessor}{\#define MCG\_SC\_ATMS\_SHIFT                        6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01630}01630 \textcolor{preprocessor}{\#define MCG\_SC\_ATME\_MASK                         0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01631}01631 \textcolor{preprocessor}{\#define MCG\_SC\_ATME\_SHIFT                        7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01632}01632 \textcolor{comment}{/* ATCVH Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01633}01633 \textcolor{preprocessor}{\#define MCG\_ATCVH\_ATCVH\_MASK                     0xFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01634}01634 \textcolor{preprocessor}{\#define MCG\_ATCVH\_ATCVH\_SHIFT                    0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01635}01635 \textcolor{preprocessor}{\#define MCG\_ATCVH\_ATCVH(x)                       (((uint8\_t)(((uint8\_t)(x))<<MCG\_ATCVH\_ATCVH\_SHIFT))\&MCG\_ATCVH\_ATCVH\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01636}01636 \textcolor{comment}{/* ATCVL Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01637}01637 \textcolor{preprocessor}{\#define MCG\_ATCVL\_ATCVL\_MASK                     0xFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01638}01638 \textcolor{preprocessor}{\#define MCG\_ATCVL\_ATCVL\_SHIFT                    0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01639}01639 \textcolor{preprocessor}{\#define MCG\_ATCVL\_ATCVL(x)                       (((uint8\_t)(((uint8\_t)(x))<<MCG\_ATCVL\_ATCVL\_SHIFT))\&MCG\_ATCVL\_ATCVL\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01640}01640 \textcolor{comment}{/* C8 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01641}01641 \textcolor{preprocessor}{\#define MCG\_C8\_LOLRE\_MASK                        0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01642}01642 \textcolor{preprocessor}{\#define MCG\_C8\_LOLRE\_SHIFT                       6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01643}01643  \textcolor{comment}{/* end of group MCG\_Register\_Masks */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01647}01647 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01648}01648 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01649}01649 \textcolor{comment}{/* MCG -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01651}\mbox{\hyperlink{group___m_c_g___peripheral___access___layer_gaad20a4618a24bbbb2edab9643eb6db29}{01651}} \textcolor{preprocessor}{\#define MCG\_BASE                                 (0x40064000u)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01653}\mbox{\hyperlink{group___m_c_g___peripheral___access___layer_gad7ea2d93cafdbe9298ef1dd52be44f88}{01653}} \textcolor{preprocessor}{\#define MCG                                      ((MCG\_Type *)MCG\_BASE)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01655}\mbox{\hyperlink{group___m_c_g___peripheral___access___layer_ga462bc560fe3a4fcc406c2a65cdb0da19}{01655}} \textcolor{preprocessor}{\#define MCG\_BASES                                \{ MCG \}}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01656}01656  \textcolor{comment}{/* end of group MCG\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01660}01660 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01661}01661 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01662}01662 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01663}01663 \textcolor{comment}{   -\/-\/ MCM Peripheral Access Layer}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01664}01664 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01665}01665 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01672}\mbox{\hyperlink{struct_m_c_m___type}{01672}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01673}01673        uint8\_t RESERVED\_0[8];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01674}\mbox{\hyperlink{struct_m_c_m___type_a7e83a4220c2fc40542aa700b6a98df41}{01674}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint16\_t \mbox{\hyperlink{struct_m_c_m___type_a7e83a4220c2fc40542aa700b6a98df41}{PLASC}};                             }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01675}\mbox{\hyperlink{struct_m_c_m___type_a21b4db9fd3a7335e135c8bf0be800b92}{01675}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint16\_t \mbox{\hyperlink{struct_m_c_m___type_a21b4db9fd3a7335e135c8bf0be800b92}{PLAMC}};                             }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01676}\mbox{\hyperlink{struct_m_c_m___type_a2c3bc7398673a5943ed0b834dae36881}{01676}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_m_c_m___type_a2c3bc7398673a5943ed0b834dae36881}{PLACR}};                             }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01677}01677        uint8\_t RESERVED\_1[48];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01678}\mbox{\hyperlink{struct_m_c_m___type_ab348a25b07589bffba2e65b94448a0fd}{01678}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_m_c_m___type_ab348a25b07589bffba2e65b94448a0fd}{CPO}};                               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01679}01679 \} \mbox{\hyperlink{struct_m_c_m___type}{MCM\_Type}};}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01680}01680 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01681}01681 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01682}01682 \textcolor{comment}{   -\/-\/ MCM Register Masks}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01683}01683 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01684}01684 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01690}01690 \textcolor{comment}{/* PLASC Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01691}01691 \textcolor{preprocessor}{\#define MCM\_PLASC\_ASC\_MASK                       0xFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01692}01692 \textcolor{preprocessor}{\#define MCM\_PLASC\_ASC\_SHIFT                      0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01693}01693 \textcolor{preprocessor}{\#define MCM\_PLASC\_ASC(x)                         (((uint16\_t)(((uint16\_t)(x))<<MCM\_PLASC\_ASC\_SHIFT))\&MCM\_PLASC\_ASC\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01694}01694 \textcolor{comment}{/* PLAMC Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01695}01695 \textcolor{preprocessor}{\#define MCM\_PLAMC\_AMC\_MASK                       0xFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01696}01696 \textcolor{preprocessor}{\#define MCM\_PLAMC\_AMC\_SHIFT                      0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01697}01697 \textcolor{preprocessor}{\#define MCM\_PLAMC\_AMC(x)                         (((uint16\_t)(((uint16\_t)(x))<<MCM\_PLAMC\_AMC\_SHIFT))\&MCM\_PLAMC\_AMC\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01698}01698 \textcolor{comment}{/* PLACR Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01699}01699 \textcolor{preprocessor}{\#define MCM\_PLACR\_ARB\_MASK                       0x200u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01700}01700 \textcolor{preprocessor}{\#define MCM\_PLACR\_ARB\_SHIFT                      9}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01701}01701 \textcolor{preprocessor}{\#define MCM\_PLACR\_CFCC\_MASK                      0x400u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01702}01702 \textcolor{preprocessor}{\#define MCM\_PLACR\_CFCC\_SHIFT                     10}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01703}01703 \textcolor{preprocessor}{\#define MCM\_PLACR\_DFCDA\_MASK                     0x800u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01704}01704 \textcolor{preprocessor}{\#define MCM\_PLACR\_DFCDA\_SHIFT                    11}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01705}01705 \textcolor{preprocessor}{\#define MCM\_PLACR\_DFCIC\_MASK                     0x1000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01706}01706 \textcolor{preprocessor}{\#define MCM\_PLACR\_DFCIC\_SHIFT                    12}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01707}01707 \textcolor{preprocessor}{\#define MCM\_PLACR\_DFCC\_MASK                      0x2000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01708}01708 \textcolor{preprocessor}{\#define MCM\_PLACR\_DFCC\_SHIFT                     13}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01709}01709 \textcolor{preprocessor}{\#define MCM\_PLACR\_EFDS\_MASK                      0x4000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01710}01710 \textcolor{preprocessor}{\#define MCM\_PLACR\_EFDS\_SHIFT                     14}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01711}01711 \textcolor{preprocessor}{\#define MCM\_PLACR\_DFCS\_MASK                      0x8000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01712}01712 \textcolor{preprocessor}{\#define MCM\_PLACR\_DFCS\_SHIFT                     15}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01713}01713 \textcolor{preprocessor}{\#define MCM\_PLACR\_ESFC\_MASK                      0x10000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01714}01714 \textcolor{preprocessor}{\#define MCM\_PLACR\_ESFC\_SHIFT                     16}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01715}01715 \textcolor{comment}{/* CPO Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01716}01716 \textcolor{preprocessor}{\#define MCM\_CPO\_CPOREQ\_MASK                      0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01717}01717 \textcolor{preprocessor}{\#define MCM\_CPO\_CPOREQ\_SHIFT                     0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01718}01718 \textcolor{preprocessor}{\#define MCM\_CPO\_CPOACK\_MASK                      0x2u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01719}01719 \textcolor{preprocessor}{\#define MCM\_CPO\_CPOACK\_SHIFT                     1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01720}01720 \textcolor{preprocessor}{\#define MCM\_CPO\_CPOWOI\_MASK                      0x4u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01721}01721 \textcolor{preprocessor}{\#define MCM\_CPO\_CPOWOI\_SHIFT                     2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01722}01722  \textcolor{comment}{/* end of group MCM\_Register\_Masks */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01726}01726 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01727}01727 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01728}01728 \textcolor{comment}{/* MCM -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01730}\mbox{\hyperlink{group___m_c_m___peripheral___access___layer_ga84250d5694181f040a437d9125af3fac}{01730}} \textcolor{preprocessor}{\#define MCM\_BASE                                 (0xF0003000u)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01732}\mbox{\hyperlink{group___m_c_m___peripheral___access___layer_ga4cd2dcee5e786e36844ed653cfa40096}{01732}} \textcolor{preprocessor}{\#define MCM                                      ((MCM\_Type *)MCM\_BASE)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01734}\mbox{\hyperlink{group___m_c_m___peripheral___access___layer_gae039f166cb08b579c33af9badf297578}{01734}} \textcolor{preprocessor}{\#define MCM\_BASES                                \{ MCM \}}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01735}01735  \textcolor{comment}{/* end of group MCM\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01739}01739 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01740}01740 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01741}01741 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01742}01742 \textcolor{comment}{   -\/-\/ MTB Peripheral Access Layer}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01743}01743 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01744}01744 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01751}\mbox{\hyperlink{struct_m_t_b___type}{01751}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01752}\mbox{\hyperlink{struct_m_t_b___type_a7724cb1bd3cd8f4c9c7923592eef2621}{01752}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_m_t_b___type_a7724cb1bd3cd8f4c9c7923592eef2621}{POSITION}};                          }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01753}\mbox{\hyperlink{struct_m_t_b___type_a0e2e66f23af5bab0a706c769ae32a296}{01753}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_m_t_b___type_a0e2e66f23af5bab0a706c769ae32a296}{MASTER}};                            }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01754}\mbox{\hyperlink{struct_m_t_b___type_ac67af627ea8267fe3b9cc6d3f052f06e}{01754}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_m_t_b___type_ac67af627ea8267fe3b9cc6d3f052f06e}{FLOW}};                              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01755}\mbox{\hyperlink{struct_m_t_b___type_a38c78b00a36beca209818b64977139dd}{01755}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{struct_m_t_b___type_a38c78b00a36beca209818b64977139dd}{BASE}};                              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01756}01756        uint8\_t RESERVED\_0[3824];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01757}\mbox{\hyperlink{struct_m_t_b___type_a8154e4b234b2abfc630cc6c141a9b83e}{01757}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{struct_m_t_b___type_a8154e4b234b2abfc630cc6c141a9b83e}{MODECTRL}};                          }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01758}01758        uint8\_t RESERVED\_1[156];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01759}\mbox{\hyperlink{struct_m_t_b___type_a3aff94600213596777c73f98a5937695}{01759}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{struct_m_t_b___type_a3aff94600213596777c73f98a5937695}{TAGSET}};                            }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01760}\mbox{\hyperlink{struct_m_t_b___type_ac865168ba21f8b07bc1b89711e31162c}{01760}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{struct_m_t_b___type_ac865168ba21f8b07bc1b89711e31162c}{TAGCLEAR}};                          }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01761}01761        uint8\_t RESERVED\_2[8];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01762}\mbox{\hyperlink{struct_m_t_b___type_a23b4bdeea8d376228577c482c7876705}{01762}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{struct_m_t_b___type_a23b4bdeea8d376228577c482c7876705}{LOCKACCESS}};                        }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01763}\mbox{\hyperlink{struct_m_t_b___type_a4ebd8e379186d10e7c7afc3fbc5a2586}{01763}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{struct_m_t_b___type_a4ebd8e379186d10e7c7afc3fbc5a2586}{LOCKSTAT}};                          }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01764}\mbox{\hyperlink{struct_m_t_b___type_a42fdb6887fa68d8210e845e35dd2a3f1}{01764}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{struct_m_t_b___type_a42fdb6887fa68d8210e845e35dd2a3f1}{AUTHSTAT}};                          }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01765}\mbox{\hyperlink{struct_m_t_b___type_a6b4d2cfa69e811091662ca2130eaada8}{01765}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{struct_m_t_b___type_a6b4d2cfa69e811091662ca2130eaada8}{DEVICEARCH}};                        }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01766}01766        uint8\_t RESERVED\_3[8];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01767}\mbox{\hyperlink{struct_m_t_b___type_ac85f7345e54aeacd03e3c5ad6c1530d1}{01767}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{struct_m_t_b___type_ac85f7345e54aeacd03e3c5ad6c1530d1}{DEVICECFG}};                         }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01768}\mbox{\hyperlink{struct_m_t_b___type_a3a234e91bd3ead336096d430edb11b97}{01768}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{struct_m_t_b___type_a3a234e91bd3ead336096d430edb11b97}{DEVICETYPID}};                       }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01769}\mbox{\hyperlink{struct_m_t_b___type_a0c410e74055ad153703a80b7acc8511f}{01769}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t PERIPHID[8];                       }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01770}\mbox{\hyperlink{struct_m_t_b___type_af6e5d12df255a8b88055571b48829b5f}{01770}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t COMPID[4];                         }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01771}01771 \} \mbox{\hyperlink{struct_m_t_b___type}{MTB\_Type}};}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01772}01772 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01773}01773 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01774}01774 \textcolor{comment}{   -\/-\/ MTB Register Masks}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01775}01775 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01776}01776 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01782}01782 \textcolor{comment}{/* POSITION Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01783}01783 \textcolor{preprocessor}{\#define MTB\_POSITION\_WRAP\_MASK                   0x4u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01784}01784 \textcolor{preprocessor}{\#define MTB\_POSITION\_WRAP\_SHIFT                  2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01785}01785 \textcolor{preprocessor}{\#define MTB\_POSITION\_POINTER\_MASK                0xFFFFFFF8u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01786}01786 \textcolor{preprocessor}{\#define MTB\_POSITION\_POINTER\_SHIFT               3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01787}01787 \textcolor{preprocessor}{\#define MTB\_POSITION\_POINTER(x)                  (((uint32\_t)(((uint32\_t)(x))<<MTB\_POSITION\_POINTER\_SHIFT))\&MTB\_POSITION\_POINTER\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01788}01788 \textcolor{comment}{/* MASTER Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01789}01789 \textcolor{preprocessor}{\#define MTB\_MASTER\_MASK\_MASK                     0x1Fu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01790}01790 \textcolor{preprocessor}{\#define MTB\_MASTER\_MASK\_SHIFT                    0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01791}01791 \textcolor{preprocessor}{\#define MTB\_MASTER\_MASK(x)                       (((uint32\_t)(((uint32\_t)(x))<<MTB\_MASTER\_MASK\_SHIFT))\&MTB\_MASTER\_MASK\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01792}01792 \textcolor{preprocessor}{\#define MTB\_MASTER\_TSTARTEN\_MASK                 0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01793}01793 \textcolor{preprocessor}{\#define MTB\_MASTER\_TSTARTEN\_SHIFT                5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01794}01794 \textcolor{preprocessor}{\#define MTB\_MASTER\_TSTOPEN\_MASK                  0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01795}01795 \textcolor{preprocessor}{\#define MTB\_MASTER\_TSTOPEN\_SHIFT                 6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01796}01796 \textcolor{preprocessor}{\#define MTB\_MASTER\_SFRWPRIV\_MASK                 0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01797}01797 \textcolor{preprocessor}{\#define MTB\_MASTER\_SFRWPRIV\_SHIFT                7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01798}01798 \textcolor{preprocessor}{\#define MTB\_MASTER\_RAMPRIV\_MASK                  0x100u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01799}01799 \textcolor{preprocessor}{\#define MTB\_MASTER\_RAMPRIV\_SHIFT                 8}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01800}01800 \textcolor{preprocessor}{\#define MTB\_MASTER\_HALTREQ\_MASK                  0x200u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01801}01801 \textcolor{preprocessor}{\#define MTB\_MASTER\_HALTREQ\_SHIFT                 9}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01802}01802 \textcolor{preprocessor}{\#define MTB\_MASTER\_EN\_MASK                       0x80000000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01803}01803 \textcolor{preprocessor}{\#define MTB\_MASTER\_EN\_SHIFT                      31}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01804}01804 \textcolor{comment}{/* FLOW Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01805}01805 \textcolor{preprocessor}{\#define MTB\_FLOW\_AUTOSTOP\_MASK                   0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01806}01806 \textcolor{preprocessor}{\#define MTB\_FLOW\_AUTOSTOP\_SHIFT                  0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01807}01807 \textcolor{preprocessor}{\#define MTB\_FLOW\_AUTOHALT\_MASK                   0x2u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01808}01808 \textcolor{preprocessor}{\#define MTB\_FLOW\_AUTOHALT\_SHIFT                  1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01809}01809 \textcolor{preprocessor}{\#define MTB\_FLOW\_WATERMARK\_MASK                  0xFFFFFFF8u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01810}01810 \textcolor{preprocessor}{\#define MTB\_FLOW\_WATERMARK\_SHIFT                 3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01811}01811 \textcolor{preprocessor}{\#define MTB\_FLOW\_WATERMARK(x)                    (((uint32\_t)(((uint32\_t)(x))<<MTB\_FLOW\_WATERMARK\_SHIFT))\&MTB\_FLOW\_WATERMARK\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01812}01812 \textcolor{comment}{/* BASE Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01813}01813 \textcolor{preprocessor}{\#define MTB\_BASE\_BASEADDR\_MASK                   0xFFFFFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01814}01814 \textcolor{preprocessor}{\#define MTB\_BASE\_BASEADDR\_SHIFT                  0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01815}01815 \textcolor{preprocessor}{\#define MTB\_BASE\_BASEADDR(x)                     (((uint32\_t)(((uint32\_t)(x))<<MTB\_BASE\_BASEADDR\_SHIFT))\&MTB\_BASE\_BASEADDR\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01816}01816 \textcolor{comment}{/* MODECTRL Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01817}01817 \textcolor{preprocessor}{\#define MTB\_MODECTRL\_MODECTRL\_MASK               0xFFFFFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01818}01818 \textcolor{preprocessor}{\#define MTB\_MODECTRL\_MODECTRL\_SHIFT              0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01819}01819 \textcolor{preprocessor}{\#define MTB\_MODECTRL\_MODECTRL(x)                 (((uint32\_t)(((uint32\_t)(x))<<MTB\_MODECTRL\_MODECTRL\_SHIFT))\&MTB\_MODECTRL\_MODECTRL\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01820}01820 \textcolor{comment}{/* TAGSET Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01821}01821 \textcolor{preprocessor}{\#define MTB\_TAGSET\_TAGSET\_MASK                   0xFFFFFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01822}01822 \textcolor{preprocessor}{\#define MTB\_TAGSET\_TAGSET\_SHIFT                  0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01823}01823 \textcolor{preprocessor}{\#define MTB\_TAGSET\_TAGSET(x)                     (((uint32\_t)(((uint32\_t)(x))<<MTB\_TAGSET\_TAGSET\_SHIFT))\&MTB\_TAGSET\_TAGSET\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01824}01824 \textcolor{comment}{/* TAGCLEAR Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01825}01825 \textcolor{preprocessor}{\#define MTB\_TAGCLEAR\_TAGCLEAR\_MASK               0xFFFFFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01826}01826 \textcolor{preprocessor}{\#define MTB\_TAGCLEAR\_TAGCLEAR\_SHIFT              0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01827}01827 \textcolor{preprocessor}{\#define MTB\_TAGCLEAR\_TAGCLEAR(x)                 (((uint32\_t)(((uint32\_t)(x))<<MTB\_TAGCLEAR\_TAGCLEAR\_SHIFT))\&MTB\_TAGCLEAR\_TAGCLEAR\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01828}01828 \textcolor{comment}{/* LOCKACCESS Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01829}01829 \textcolor{preprocessor}{\#define MTB\_LOCKACCESS\_LOCKACCESS\_MASK           0xFFFFFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01830}01830 \textcolor{preprocessor}{\#define MTB\_LOCKACCESS\_LOCKACCESS\_SHIFT          0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01831}01831 \textcolor{preprocessor}{\#define MTB\_LOCKACCESS\_LOCKACCESS(x)             (((uint32\_t)(((uint32\_t)(x))<<MTB\_LOCKACCESS\_LOCKACCESS\_SHIFT))\&MTB\_LOCKACCESS\_LOCKACCESS\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01832}01832 \textcolor{comment}{/* LOCKSTAT Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01833}01833 \textcolor{preprocessor}{\#define MTB\_LOCKSTAT\_LOCKSTAT\_MASK               0xFFFFFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01834}01834 \textcolor{preprocessor}{\#define MTB\_LOCKSTAT\_LOCKSTAT\_SHIFT              0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01835}01835 \textcolor{preprocessor}{\#define MTB\_LOCKSTAT\_LOCKSTAT(x)                 (((uint32\_t)(((uint32\_t)(x))<<MTB\_LOCKSTAT\_LOCKSTAT\_SHIFT))\&MTB\_LOCKSTAT\_LOCKSTAT\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01836}01836 \textcolor{comment}{/* AUTHSTAT Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01837}01837 \textcolor{preprocessor}{\#define MTB\_AUTHSTAT\_BIT0\_MASK                   0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01838}01838 \textcolor{preprocessor}{\#define MTB\_AUTHSTAT\_BIT0\_SHIFT                  0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01839}01839 \textcolor{preprocessor}{\#define MTB\_AUTHSTAT\_BIT1\_MASK                   0x2u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01840}01840 \textcolor{preprocessor}{\#define MTB\_AUTHSTAT\_BIT1\_SHIFT                  1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01841}01841 \textcolor{preprocessor}{\#define MTB\_AUTHSTAT\_BIT2\_MASK                   0x4u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01842}01842 \textcolor{preprocessor}{\#define MTB\_AUTHSTAT\_BIT2\_SHIFT                  2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01843}01843 \textcolor{preprocessor}{\#define MTB\_AUTHSTAT\_BIT3\_MASK                   0x8u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01844}01844 \textcolor{preprocessor}{\#define MTB\_AUTHSTAT\_BIT3\_SHIFT                  3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01845}01845 \textcolor{comment}{/* DEVICEARCH Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01846}01846 \textcolor{preprocessor}{\#define MTB\_DEVICEARCH\_DEVICEARCH\_MASK           0xFFFFFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01847}01847 \textcolor{preprocessor}{\#define MTB\_DEVICEARCH\_DEVICEARCH\_SHIFT          0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01848}01848 \textcolor{preprocessor}{\#define MTB\_DEVICEARCH\_DEVICEARCH(x)             (((uint32\_t)(((uint32\_t)(x))<<MTB\_DEVICEARCH\_DEVICEARCH\_SHIFT))\&MTB\_DEVICEARCH\_DEVICEARCH\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01849}01849 \textcolor{comment}{/* DEVICECFG Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01850}01850 \textcolor{preprocessor}{\#define MTB\_DEVICECFG\_DEVICECFG\_MASK             0xFFFFFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01851}01851 \textcolor{preprocessor}{\#define MTB\_DEVICECFG\_DEVICECFG\_SHIFT            0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01852}01852 \textcolor{preprocessor}{\#define MTB\_DEVICECFG\_DEVICECFG(x)               (((uint32\_t)(((uint32\_t)(x))<<MTB\_DEVICECFG\_DEVICECFG\_SHIFT))\&MTB\_DEVICECFG\_DEVICECFG\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01853}01853 \textcolor{comment}{/* DEVICETYPID Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01854}01854 \textcolor{preprocessor}{\#define MTB\_DEVICETYPID\_DEVICETYPID\_MASK         0xFFFFFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01855}01855 \textcolor{preprocessor}{\#define MTB\_DEVICETYPID\_DEVICETYPID\_SHIFT        0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01856}01856 \textcolor{preprocessor}{\#define MTB\_DEVICETYPID\_DEVICETYPID(x)           (((uint32\_t)(((uint32\_t)(x))<<MTB\_DEVICETYPID\_DEVICETYPID\_SHIFT))\&MTB\_DEVICETYPID\_DEVICETYPID\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01857}01857 \textcolor{comment}{/* PERIPHID Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01858}01858 \textcolor{preprocessor}{\#define MTB\_PERIPHID\_PERIPHID\_MASK               0xFFFFFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01859}01859 \textcolor{preprocessor}{\#define MTB\_PERIPHID\_PERIPHID\_SHIFT              0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01860}01860 \textcolor{preprocessor}{\#define MTB\_PERIPHID\_PERIPHID(x)                 (((uint32\_t)(((uint32\_t)(x))<<MTB\_PERIPHID\_PERIPHID\_SHIFT))\&MTB\_PERIPHID\_PERIPHID\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01861}01861 \textcolor{comment}{/* COMPID Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01862}01862 \textcolor{preprocessor}{\#define MTB\_COMPID\_COMPID\_MASK                   0xFFFFFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01863}01863 \textcolor{preprocessor}{\#define MTB\_COMPID\_COMPID\_SHIFT                  0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01864}01864 \textcolor{preprocessor}{\#define MTB\_COMPID\_COMPID(x)                     (((uint32\_t)(((uint32\_t)(x))<<MTB\_COMPID\_COMPID\_SHIFT))\&MTB\_COMPID\_COMPID\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01865}01865  \textcolor{comment}{/* end of group MTB\_Register\_Masks */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01869}01869 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01870}01870 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01871}01871 \textcolor{comment}{/* MTB -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01873}\mbox{\hyperlink{group___m_t_b___peripheral___access___layer_ga64ea285c9775d03c2ab9d9194ad9c65c}{01873}} \textcolor{preprocessor}{\#define MTB\_BASE                                 (0xF0000000u)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01875}\mbox{\hyperlink{group___m_t_b___peripheral___access___layer_ga09636f7f0071f50666d5747d44c6b94e}{01875}} \textcolor{preprocessor}{\#define MTB                                      ((MTB\_Type *)MTB\_BASE)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01877}\mbox{\hyperlink{group___m_t_b___peripheral___access___layer_ga0724568d844bb0d51997938f5e951e4b}{01877}} \textcolor{preprocessor}{\#define MTB\_BASES                                \{ MTB \}}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01878}01878  \textcolor{comment}{/* end of group MTB\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01882}01882 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01883}01883 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01884}01884 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01885}01885 \textcolor{comment}{   -\/-\/ MTBDWT Peripheral Access Layer}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01886}01886 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01887}01887 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01894}\mbox{\hyperlink{struct_m_t_b_d_w_t___type}{01894}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01895}\mbox{\hyperlink{struct_m_t_b_d_w_t___type_a944b36ca890ba583beaef371a6de59d0}{01895}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{struct_m_t_b_d_w_t___type_a944b36ca890ba583beaef371a6de59d0}{CTRL}};                              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01896}01896        uint8\_t RESERVED\_0[28];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01897}01897   \textcolor{keyword}{struct }\{                                         \textcolor{comment}{/* offset: 0x20, array step: 0x10 */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01898}\mbox{\hyperlink{struct_m_t_b_d_w_t___type_a606a1dfbfff74854ed6d652a221a3fbb}{01898}}     \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_m_t_b_d_w_t___type_a606a1dfbfff74854ed6d652a221a3fbb}{COMP}};                              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01899}\mbox{\hyperlink{struct_m_t_b_d_w_t___type_a2f83ce3789ccc050807d9591035ca622}{01899}}     \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_m_t_b_d_w_t___type_a2f83ce3789ccc050807d9591035ca622}{MASK}};                              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01900}\mbox{\hyperlink{struct_m_t_b_d_w_t___type_a9ded7fd61aa303451e9e9ebbb9b714f8}{01900}}     \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_m_t_b_d_w_t___type_a9ded7fd61aa303451e9e9ebbb9b714f8}{FCT}};                               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01901}01901          uint8\_t RESERVED\_0[4];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01902}01902   \} COMPARATOR[2];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01903}01903        uint8\_t RESERVED\_1[448];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01904}\mbox{\hyperlink{struct_m_t_b_d_w_t___type_ac25ffbac07979e47c70c23e9ef41a0a7}{01904}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_m_t_b_d_w_t___type_ac25ffbac07979e47c70c23e9ef41a0a7}{TBCTRL}};                            }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01905}01905        uint8\_t RESERVED\_2[3524];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01906}\mbox{\hyperlink{struct_m_t_b_d_w_t___type_a8e1fa8c8e1f8e07b41ca20b51f164daa}{01906}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{struct_m_t_b_d_w_t___type_a8e1fa8c8e1f8e07b41ca20b51f164daa}{DEVICECFG}};                         }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01907}\mbox{\hyperlink{struct_m_t_b_d_w_t___type_aa9e474c83dfadd1926f68f4fbdb8def3}{01907}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{struct_m_t_b_d_w_t___type_aa9e474c83dfadd1926f68f4fbdb8def3}{DEVICETYPID}};                       }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01908}\mbox{\hyperlink{struct_m_t_b_d_w_t___type_a9a6614b460e543f6fe752e4b82b68127}{01908}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t PERIPHID[8];                       }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01909}\mbox{\hyperlink{struct_m_t_b_d_w_t___type_a81223eba8521f8e75c46e7774cc2648f}{01909}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t COMPID[4];                         }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01910}01910 \} \mbox{\hyperlink{struct_m_t_b_d_w_t___type}{MTBDWT\_Type}};}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01911}01911 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01912}01912 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01913}01913 \textcolor{comment}{   -\/-\/ MTBDWT Register Masks}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01914}01914 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01915}01915 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01921}01921 \textcolor{comment}{/* CTRL Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01922}01922 \textcolor{preprocessor}{\#define MTBDWT\_CTRL\_DWTCFGCTRL\_MASK              0xFFFFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01923}01923 \textcolor{preprocessor}{\#define MTBDWT\_CTRL\_DWTCFGCTRL\_SHIFT             0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01924}01924 \textcolor{preprocessor}{\#define MTBDWT\_CTRL\_DWTCFGCTRL(x)                (((uint32\_t)(((uint32\_t)(x))<<MTBDWT\_CTRL\_DWTCFGCTRL\_SHIFT))\&MTBDWT\_CTRL\_DWTCFGCTRL\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01925}01925 \textcolor{preprocessor}{\#define MTBDWT\_CTRL\_NUMCMP\_MASK                  0xF0000000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01926}01926 \textcolor{preprocessor}{\#define MTBDWT\_CTRL\_NUMCMP\_SHIFT                 28}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01927}01927 \textcolor{preprocessor}{\#define MTBDWT\_CTRL\_NUMCMP(x)                    (((uint32\_t)(((uint32\_t)(x))<<MTBDWT\_CTRL\_NUMCMP\_SHIFT))\&MTBDWT\_CTRL\_NUMCMP\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01928}01928 \textcolor{comment}{/* COMP Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01929}01929 \textcolor{preprocessor}{\#define MTBDWT\_COMP\_COMP\_MASK                    0xFFFFFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01930}01930 \textcolor{preprocessor}{\#define MTBDWT\_COMP\_COMP\_SHIFT                   0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01931}01931 \textcolor{preprocessor}{\#define MTBDWT\_COMP\_COMP(x)                      (((uint32\_t)(((uint32\_t)(x))<<MTBDWT\_COMP\_COMP\_SHIFT))\&MTBDWT\_COMP\_COMP\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01932}01932 \textcolor{comment}{/* MASK Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01933}01933 \textcolor{preprocessor}{\#define MTBDWT\_MASK\_MASK\_MASK                    0x1Fu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01934}01934 \textcolor{preprocessor}{\#define MTBDWT\_MASK\_MASK\_SHIFT                   0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01935}01935 \textcolor{preprocessor}{\#define MTBDWT\_MASK\_MASK(x)                      (((uint32\_t)(((uint32\_t)(x))<<MTBDWT\_MASK\_MASK\_SHIFT))\&MTBDWT\_MASK\_MASK\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01936}01936 \textcolor{comment}{/* FCT Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01937}01937 \textcolor{preprocessor}{\#define MTBDWT\_FCT\_FUNCTION\_MASK                 0xFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01938}01938 \textcolor{preprocessor}{\#define MTBDWT\_FCT\_FUNCTION\_SHIFT                0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01939}01939 \textcolor{preprocessor}{\#define MTBDWT\_FCT\_FUNCTION(x)                   (((uint32\_t)(((uint32\_t)(x))<<MTBDWT\_FCT\_FUNCTION\_SHIFT))\&MTBDWT\_FCT\_FUNCTION\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01940}01940 \textcolor{preprocessor}{\#define MTBDWT\_FCT\_DATAVMATCH\_MASK               0x100u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01941}01941 \textcolor{preprocessor}{\#define MTBDWT\_FCT\_DATAVMATCH\_SHIFT              8}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01942}01942 \textcolor{preprocessor}{\#define MTBDWT\_FCT\_DATAVSIZE\_MASK                0xC00u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01943}01943 \textcolor{preprocessor}{\#define MTBDWT\_FCT\_DATAVSIZE\_SHIFT               10}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01944}01944 \textcolor{preprocessor}{\#define MTBDWT\_FCT\_DATAVSIZE(x)                  (((uint32\_t)(((uint32\_t)(x))<<MTBDWT\_FCT\_DATAVSIZE\_SHIFT))\&MTBDWT\_FCT\_DATAVSIZE\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01945}01945 \textcolor{preprocessor}{\#define MTBDWT\_FCT\_DATAVADDR0\_MASK               0xF000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01946}01946 \textcolor{preprocessor}{\#define MTBDWT\_FCT\_DATAVADDR0\_SHIFT              12}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01947}01947 \textcolor{preprocessor}{\#define MTBDWT\_FCT\_DATAVADDR0(x)                 (((uint32\_t)(((uint32\_t)(x))<<MTBDWT\_FCT\_DATAVADDR0\_SHIFT))\&MTBDWT\_FCT\_DATAVADDR0\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01948}01948 \textcolor{preprocessor}{\#define MTBDWT\_FCT\_MATCHED\_MASK                  0x1000000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01949}01949 \textcolor{preprocessor}{\#define MTBDWT\_FCT\_MATCHED\_SHIFT                 24}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01950}01950 \textcolor{comment}{/* TBCTRL Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01951}01951 \textcolor{preprocessor}{\#define MTBDWT\_TBCTRL\_ACOMP0\_MASK                0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01952}01952 \textcolor{preprocessor}{\#define MTBDWT\_TBCTRL\_ACOMP0\_SHIFT               0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01953}01953 \textcolor{preprocessor}{\#define MTBDWT\_TBCTRL\_ACOMP1\_MASK                0x2u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01954}01954 \textcolor{preprocessor}{\#define MTBDWT\_TBCTRL\_ACOMP1\_SHIFT               1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01955}01955 \textcolor{preprocessor}{\#define MTBDWT\_TBCTRL\_NUMCOMP\_MASK               0xF0000000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01956}01956 \textcolor{preprocessor}{\#define MTBDWT\_TBCTRL\_NUMCOMP\_SHIFT              28}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01957}01957 \textcolor{preprocessor}{\#define MTBDWT\_TBCTRL\_NUMCOMP(x)                 (((uint32\_t)(((uint32\_t)(x))<<MTBDWT\_TBCTRL\_NUMCOMP\_SHIFT))\&MTBDWT\_TBCTRL\_NUMCOMP\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01958}01958 \textcolor{comment}{/* DEVICECFG Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01959}01959 \textcolor{preprocessor}{\#define MTBDWT\_DEVICECFG\_DEVICECFG\_MASK          0xFFFFFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01960}01960 \textcolor{preprocessor}{\#define MTBDWT\_DEVICECFG\_DEVICECFG\_SHIFT         0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01961}01961 \textcolor{preprocessor}{\#define MTBDWT\_DEVICECFG\_DEVICECFG(x)            (((uint32\_t)(((uint32\_t)(x))<<MTBDWT\_DEVICECFG\_DEVICECFG\_SHIFT))\&MTBDWT\_DEVICECFG\_DEVICECFG\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01962}01962 \textcolor{comment}{/* DEVICETYPID Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01963}01963 \textcolor{preprocessor}{\#define MTBDWT\_DEVICETYPID\_DEVICETYPID\_MASK      0xFFFFFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01964}01964 \textcolor{preprocessor}{\#define MTBDWT\_DEVICETYPID\_DEVICETYPID\_SHIFT     0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01965}01965 \textcolor{preprocessor}{\#define MTBDWT\_DEVICETYPID\_DEVICETYPID(x)        (((uint32\_t)(((uint32\_t)(x))<<MTBDWT\_DEVICETYPID\_DEVICETYPID\_SHIFT))\&MTBDWT\_DEVICETYPID\_DEVICETYPID\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01966}01966 \textcolor{comment}{/* PERIPHID Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01967}01967 \textcolor{preprocessor}{\#define MTBDWT\_PERIPHID\_PERIPHID\_MASK            0xFFFFFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01968}01968 \textcolor{preprocessor}{\#define MTBDWT\_PERIPHID\_PERIPHID\_SHIFT           0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01969}01969 \textcolor{preprocessor}{\#define MTBDWT\_PERIPHID\_PERIPHID(x)              (((uint32\_t)(((uint32\_t)(x))<<MTBDWT\_PERIPHID\_PERIPHID\_SHIFT))\&MTBDWT\_PERIPHID\_PERIPHID\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01970}01970 \textcolor{comment}{/* COMPID Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01971}01971 \textcolor{preprocessor}{\#define MTBDWT\_COMPID\_COMPID\_MASK                0xFFFFFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01972}01972 \textcolor{preprocessor}{\#define MTBDWT\_COMPID\_COMPID\_SHIFT               0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01973}01973 \textcolor{preprocessor}{\#define MTBDWT\_COMPID\_COMPID(x)                  (((uint32\_t)(((uint32\_t)(x))<<MTBDWT\_COMPID\_COMPID\_SHIFT))\&MTBDWT\_COMPID\_COMPID\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01974}01974  \textcolor{comment}{/* end of group MTBDWT\_Register\_Masks */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01978}01978 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01979}01979 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01980}01980 \textcolor{comment}{/* MTBDWT -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01982}\mbox{\hyperlink{group___m_t_b_d_w_t___peripheral___access___layer_ga35706ac7f77d2b8bad31f491675b3f31}{01982}} \textcolor{preprocessor}{\#define MTBDWT\_BASE                              (0xF0001000u)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01984}\mbox{\hyperlink{group___m_t_b_d_w_t___peripheral___access___layer_ga9727da650f73f6eee83b3886f78b8b7a}{01984}} \textcolor{preprocessor}{\#define MTBDWT                                   ((MTBDWT\_Type *)MTBDWT\_BASE)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01986}\mbox{\hyperlink{group___m_t_b_d_w_t___peripheral___access___layer_gac369c79ac18c4ad1a6f6c20bb163e9a1}{01986}} \textcolor{preprocessor}{\#define MTBDWT\_BASES                             \{ MTBDWT \}}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01987}01987  \textcolor{comment}{/* end of group MTBDWT\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01991}01991 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01992}01992 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01993}01993 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01994}01994 \textcolor{comment}{   -\/-\/ NV Peripheral Access Layer}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01995}01995 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l01996}01996 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02003}\mbox{\hyperlink{struct_n_v___type}{02003}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02004}\mbox{\hyperlink{struct_n_v___type_a99c28a1d24b507ca392b62abd7326c22}{02004}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{struct_n_v___type_a99c28a1d24b507ca392b62abd7326c22}{BACKKEY3}};                           }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02005}\mbox{\hyperlink{struct_n_v___type_ab01f94708b68f34fd5b40a18b21c6d76}{02005}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{struct_n_v___type_ab01f94708b68f34fd5b40a18b21c6d76}{BACKKEY2}};                           }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02006}\mbox{\hyperlink{struct_n_v___type_ad90570e3331407893b892cd722c8566c}{02006}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{struct_n_v___type_ad90570e3331407893b892cd722c8566c}{BACKKEY1}};                           }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02007}\mbox{\hyperlink{struct_n_v___type_a84e62b140feac9fcae8b251607c814e7}{02007}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{struct_n_v___type_a84e62b140feac9fcae8b251607c814e7}{BACKKEY0}};                           }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02008}\mbox{\hyperlink{struct_n_v___type_ade5b560a7ad515e084070fde57ea32d7}{02008}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{struct_n_v___type_ade5b560a7ad515e084070fde57ea32d7}{BACKKEY7}};                           }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02009}\mbox{\hyperlink{struct_n_v___type_a39aa00a01f54dd8348854da97790e930}{02009}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{struct_n_v___type_a39aa00a01f54dd8348854da97790e930}{BACKKEY6}};                           }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02010}\mbox{\hyperlink{struct_n_v___type_ae2121000a273d32aeeaf2f4100ea3471}{02010}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{struct_n_v___type_ae2121000a273d32aeeaf2f4100ea3471}{BACKKEY5}};                           }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02011}\mbox{\hyperlink{struct_n_v___type_a0bc51ff64f2fe752028b0cf769f95f66}{02011}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{struct_n_v___type_a0bc51ff64f2fe752028b0cf769f95f66}{BACKKEY4}};                           }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02012}\mbox{\hyperlink{struct_n_v___type_a681eb6e0560291b4c2e83e4e85923347}{02012}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{struct_n_v___type_a681eb6e0560291b4c2e83e4e85923347}{FPROT3}};                             }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02013}\mbox{\hyperlink{struct_n_v___type_a4d8b08ba5cfdb89cf82724db412bc041}{02013}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{struct_n_v___type_a4d8b08ba5cfdb89cf82724db412bc041}{FPROT2}};                             }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02014}\mbox{\hyperlink{struct_n_v___type_a4e85ed3eff018d579013a9e26e987f35}{02014}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{struct_n_v___type_a4e85ed3eff018d579013a9e26e987f35}{FPROT1}};                             }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02015}\mbox{\hyperlink{struct_n_v___type_a0a1513e86bf3647e0179fc0f547a9b1e}{02015}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{struct_n_v___type_a0a1513e86bf3647e0179fc0f547a9b1e}{FPROT0}};                             }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02016}\mbox{\hyperlink{struct_n_v___type_afb5e12b7f518197a87e81432749ba73d}{02016}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{struct_n_v___type_afb5e12b7f518197a87e81432749ba73d}{FSEC}};                               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02017}\mbox{\hyperlink{struct_n_v___type_aaabff2875971400e0975d365fd8bdd30}{02017}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{struct_n_v___type_aaabff2875971400e0975d365fd8bdd30}{FOPT}};                               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02018}02018 \} \mbox{\hyperlink{struct_n_v___type}{NV\_Type}};}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02019}02019 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02020}02020 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02021}02021 \textcolor{comment}{   -\/-\/ NV Register Masks}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02022}02022 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02023}02023 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02029}02029 \textcolor{comment}{/* BACKKEY3 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02030}02030 \textcolor{preprocessor}{\#define NV\_BACKKEY3\_KEY\_MASK                     0xFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02031}02031 \textcolor{preprocessor}{\#define NV\_BACKKEY3\_KEY\_SHIFT                    0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02032}02032 \textcolor{preprocessor}{\#define NV\_BACKKEY3\_KEY(x)                       (((uint8\_t)(((uint8\_t)(x))<<NV\_BACKKEY3\_KEY\_SHIFT))\&NV\_BACKKEY3\_KEY\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02033}02033 \textcolor{comment}{/* BACKKEY2 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02034}02034 \textcolor{preprocessor}{\#define NV\_BACKKEY2\_KEY\_MASK                     0xFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02035}02035 \textcolor{preprocessor}{\#define NV\_BACKKEY2\_KEY\_SHIFT                    0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02036}02036 \textcolor{preprocessor}{\#define NV\_BACKKEY2\_KEY(x)                       (((uint8\_t)(((uint8\_t)(x))<<NV\_BACKKEY2\_KEY\_SHIFT))\&NV\_BACKKEY2\_KEY\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02037}02037 \textcolor{comment}{/* BACKKEY1 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02038}02038 \textcolor{preprocessor}{\#define NV\_BACKKEY1\_KEY\_MASK                     0xFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02039}02039 \textcolor{preprocessor}{\#define NV\_BACKKEY1\_KEY\_SHIFT                    0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02040}02040 \textcolor{preprocessor}{\#define NV\_BACKKEY1\_KEY(x)                       (((uint8\_t)(((uint8\_t)(x))<<NV\_BACKKEY1\_KEY\_SHIFT))\&NV\_BACKKEY1\_KEY\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02041}02041 \textcolor{comment}{/* BACKKEY0 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02042}02042 \textcolor{preprocessor}{\#define NV\_BACKKEY0\_KEY\_MASK                     0xFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02043}02043 \textcolor{preprocessor}{\#define NV\_BACKKEY0\_KEY\_SHIFT                    0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02044}02044 \textcolor{preprocessor}{\#define NV\_BACKKEY0\_KEY(x)                       (((uint8\_t)(((uint8\_t)(x))<<NV\_BACKKEY0\_KEY\_SHIFT))\&NV\_BACKKEY0\_KEY\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02045}02045 \textcolor{comment}{/* BACKKEY7 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02046}02046 \textcolor{preprocessor}{\#define NV\_BACKKEY7\_KEY\_MASK                     0xFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02047}02047 \textcolor{preprocessor}{\#define NV\_BACKKEY7\_KEY\_SHIFT                    0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02048}02048 \textcolor{preprocessor}{\#define NV\_BACKKEY7\_KEY(x)                       (((uint8\_t)(((uint8\_t)(x))<<NV\_BACKKEY7\_KEY\_SHIFT))\&NV\_BACKKEY7\_KEY\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02049}02049 \textcolor{comment}{/* BACKKEY6 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02050}02050 \textcolor{preprocessor}{\#define NV\_BACKKEY6\_KEY\_MASK                     0xFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02051}02051 \textcolor{preprocessor}{\#define NV\_BACKKEY6\_KEY\_SHIFT                    0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02052}02052 \textcolor{preprocessor}{\#define NV\_BACKKEY6\_KEY(x)                       (((uint8\_t)(((uint8\_t)(x))<<NV\_BACKKEY6\_KEY\_SHIFT))\&NV\_BACKKEY6\_KEY\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02053}02053 \textcolor{comment}{/* BACKKEY5 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02054}02054 \textcolor{preprocessor}{\#define NV\_BACKKEY5\_KEY\_MASK                     0xFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02055}02055 \textcolor{preprocessor}{\#define NV\_BACKKEY5\_KEY\_SHIFT                    0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02056}02056 \textcolor{preprocessor}{\#define NV\_BACKKEY5\_KEY(x)                       (((uint8\_t)(((uint8\_t)(x))<<NV\_BACKKEY5\_KEY\_SHIFT))\&NV\_BACKKEY5\_KEY\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02057}02057 \textcolor{comment}{/* BACKKEY4 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02058}02058 \textcolor{preprocessor}{\#define NV\_BACKKEY4\_KEY\_MASK                     0xFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02059}02059 \textcolor{preprocessor}{\#define NV\_BACKKEY4\_KEY\_SHIFT                    0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02060}02060 \textcolor{preprocessor}{\#define NV\_BACKKEY4\_KEY(x)                       (((uint8\_t)(((uint8\_t)(x))<<NV\_BACKKEY4\_KEY\_SHIFT))\&NV\_BACKKEY4\_KEY\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02061}02061 \textcolor{comment}{/* FPROT3 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02062}02062 \textcolor{preprocessor}{\#define NV\_FPROT3\_PROT\_MASK                      0xFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02063}02063 \textcolor{preprocessor}{\#define NV\_FPROT3\_PROT\_SHIFT                     0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02064}02064 \textcolor{preprocessor}{\#define NV\_FPROT3\_PROT(x)                        (((uint8\_t)(((uint8\_t)(x))<<NV\_FPROT3\_PROT\_SHIFT))\&NV\_FPROT3\_PROT\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02065}02065 \textcolor{comment}{/* FPROT2 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02066}02066 \textcolor{preprocessor}{\#define NV\_FPROT2\_PROT\_MASK                      0xFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02067}02067 \textcolor{preprocessor}{\#define NV\_FPROT2\_PROT\_SHIFT                     0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02068}02068 \textcolor{preprocessor}{\#define NV\_FPROT2\_PROT(x)                        (((uint8\_t)(((uint8\_t)(x))<<NV\_FPROT2\_PROT\_SHIFT))\&NV\_FPROT2\_PROT\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02069}02069 \textcolor{comment}{/* FPROT1 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02070}02070 \textcolor{preprocessor}{\#define NV\_FPROT1\_PROT\_MASK                      0xFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02071}02071 \textcolor{preprocessor}{\#define NV\_FPROT1\_PROT\_SHIFT                     0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02072}02072 \textcolor{preprocessor}{\#define NV\_FPROT1\_PROT(x)                        (((uint8\_t)(((uint8\_t)(x))<<NV\_FPROT1\_PROT\_SHIFT))\&NV\_FPROT1\_PROT\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02073}02073 \textcolor{comment}{/* FPROT0 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02074}02074 \textcolor{preprocessor}{\#define NV\_FPROT0\_PROT\_MASK                      0xFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02075}02075 \textcolor{preprocessor}{\#define NV\_FPROT0\_PROT\_SHIFT                     0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02076}02076 \textcolor{preprocessor}{\#define NV\_FPROT0\_PROT(x)                        (((uint8\_t)(((uint8\_t)(x))<<NV\_FPROT0\_PROT\_SHIFT))\&NV\_FPROT0\_PROT\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02077}02077 \textcolor{comment}{/* FSEC Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02078}02078 \textcolor{preprocessor}{\#define NV\_FSEC\_SEC\_MASK                         0x3u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02079}02079 \textcolor{preprocessor}{\#define NV\_FSEC\_SEC\_SHIFT                        0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02080}02080 \textcolor{preprocessor}{\#define NV\_FSEC\_SEC(x)                           (((uint8\_t)(((uint8\_t)(x))<<NV\_FSEC\_SEC\_SHIFT))\&NV\_FSEC\_SEC\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02081}02081 \textcolor{preprocessor}{\#define NV\_FSEC\_FSLACC\_MASK                      0xCu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02082}02082 \textcolor{preprocessor}{\#define NV\_FSEC\_FSLACC\_SHIFT                     2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02083}02083 \textcolor{preprocessor}{\#define NV\_FSEC\_FSLACC(x)                        (((uint8\_t)(((uint8\_t)(x))<<NV\_FSEC\_FSLACC\_SHIFT))\&NV\_FSEC\_FSLACC\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02084}02084 \textcolor{preprocessor}{\#define NV\_FSEC\_MEEN\_MASK                        0x30u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02085}02085 \textcolor{preprocessor}{\#define NV\_FSEC\_MEEN\_SHIFT                       4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02086}02086 \textcolor{preprocessor}{\#define NV\_FSEC\_MEEN(x)                          (((uint8\_t)(((uint8\_t)(x))<<NV\_FSEC\_MEEN\_SHIFT))\&NV\_FSEC\_MEEN\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02087}02087 \textcolor{preprocessor}{\#define NV\_FSEC\_KEYEN\_MASK                       0xC0u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02088}02088 \textcolor{preprocessor}{\#define NV\_FSEC\_KEYEN\_SHIFT                      6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02089}02089 \textcolor{preprocessor}{\#define NV\_FSEC\_KEYEN(x)                         (((uint8\_t)(((uint8\_t)(x))<<NV\_FSEC\_KEYEN\_SHIFT))\&NV\_FSEC\_KEYEN\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02090}02090 \textcolor{comment}{/* FOPT Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02091}02091 \textcolor{preprocessor}{\#define NV\_FOPT\_LPBOOT0\_MASK                     0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02092}02092 \textcolor{preprocessor}{\#define NV\_FOPT\_LPBOOT0\_SHIFT                    0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02093}02093 \textcolor{preprocessor}{\#define NV\_FOPT\_NMI\_DIS\_MASK                     0x4u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02094}02094 \textcolor{preprocessor}{\#define NV\_FOPT\_NMI\_DIS\_SHIFT                    2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02095}02095 \textcolor{preprocessor}{\#define NV\_FOPT\_RESET\_PIN\_CFG\_MASK               0x8u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02096}02096 \textcolor{preprocessor}{\#define NV\_FOPT\_RESET\_PIN\_CFG\_SHIFT              3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02097}02097 \textcolor{preprocessor}{\#define NV\_FOPT\_LPBOOT1\_MASK                     0x10u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02098}02098 \textcolor{preprocessor}{\#define NV\_FOPT\_LPBOOT1\_SHIFT                    4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02099}02099 \textcolor{preprocessor}{\#define NV\_FOPT\_FAST\_INIT\_MASK                   0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02100}02100 \textcolor{preprocessor}{\#define NV\_FOPT\_FAST\_INIT\_SHIFT                  5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02101}02101  \textcolor{comment}{/* end of group NV\_Register\_Masks */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02105}02105 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02106}02106 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02107}02107 \textcolor{comment}{/* NV -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02109}\mbox{\hyperlink{group___n_v___peripheral___access___layer_ga1e6dbd99b75dd6c501dddbdbc8141ea7}{02109}} \textcolor{preprocessor}{\#define FTFA\_FlashConfig\_BASE                    (0x400u)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02111}\mbox{\hyperlink{group___n_v___peripheral___access___layer_gaf75019f28fbe0be805db316ab76bda45}{02111}} \textcolor{preprocessor}{\#define FTFA\_FlashConfig                         ((NV\_Type *)FTFA\_FlashConfig\_BASE)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02113}\mbox{\hyperlink{group___n_v___peripheral___access___layer_ga23e4e2db513617e5cf3f40bb5191058c}{02113}} \textcolor{preprocessor}{\#define NV\_BASES                                 \{ FTFA\_FlashConfig \}}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02114}02114  \textcolor{comment}{/* end of group NV\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02118}02118 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02119}02119 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02120}02120 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02121}02121 \textcolor{comment}{   -\/-\/ OSC Peripheral Access Layer}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02122}02122 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02123}02123 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02130}\mbox{\hyperlink{struct_o_s_c___type}{02130}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02131}\mbox{\hyperlink{struct_o_s_c___type_afb099b77ea7a74fe342d9bf1335b86a6}{02131}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_o_s_c___type_afb099b77ea7a74fe342d9bf1335b86a6}{CR}};                                 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02132}02132 \} \mbox{\hyperlink{struct_o_s_c___type}{OSC\_Type}};}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02133}02133 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02134}02134 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02135}02135 \textcolor{comment}{   -\/-\/ OSC Register Masks}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02136}02136 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02137}02137 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02143}02143 \textcolor{comment}{/* CR Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02144}02144 \textcolor{preprocessor}{\#define OSC\_CR\_SC16P\_MASK                        0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02145}02145 \textcolor{preprocessor}{\#define OSC\_CR\_SC16P\_SHIFT                       0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02146}02146 \textcolor{preprocessor}{\#define OSC\_CR\_SC8P\_MASK                         0x2u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02147}02147 \textcolor{preprocessor}{\#define OSC\_CR\_SC8P\_SHIFT                        1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02148}02148 \textcolor{preprocessor}{\#define OSC\_CR\_SC4P\_MASK                         0x4u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02149}02149 \textcolor{preprocessor}{\#define OSC\_CR\_SC4P\_SHIFT                        2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02150}02150 \textcolor{preprocessor}{\#define OSC\_CR\_SC2P\_MASK                         0x8u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02151}02151 \textcolor{preprocessor}{\#define OSC\_CR\_SC2P\_SHIFT                        3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02152}02152 \textcolor{preprocessor}{\#define OSC\_CR\_EREFSTEN\_MASK                     0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02153}02153 \textcolor{preprocessor}{\#define OSC\_CR\_EREFSTEN\_SHIFT                    5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02154}02154 \textcolor{preprocessor}{\#define OSC\_CR\_ERCLKEN\_MASK                      0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02155}02155 \textcolor{preprocessor}{\#define OSC\_CR\_ERCLKEN\_SHIFT                     7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02156}02156  \textcolor{comment}{/* end of group OSC\_Register\_Masks */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02160}02160 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02161}02161 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02162}02162 \textcolor{comment}{/* OSC -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02164}\mbox{\hyperlink{group___o_s_c___peripheral___access___layer_ga66f87e82bb3e71235bf89df7149e7be7}{02164}} \textcolor{preprocessor}{\#define OSC0\_BASE                                (0x40065000u)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02166}\mbox{\hyperlink{group___o_s_c___peripheral___access___layer_gafcf06a8b76107b94e802b4db254e8bbc}{02166}} \textcolor{preprocessor}{\#define OSC0                                     ((OSC\_Type *)OSC0\_BASE)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02168}\mbox{\hyperlink{group___o_s_c___peripheral___access___layer_gac0832d577b8c96bb29c48e05c5f136a3}{02168}} \textcolor{preprocessor}{\#define OSC\_BASES                                \{ OSC0 \}}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02169}02169  \textcolor{comment}{/* end of group OSC\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02173}02173 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02174}02174 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02175}02175 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02176}02176 \textcolor{comment}{   -\/-\/ PIT Peripheral Access Layer}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02177}02177 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02178}02178 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02185}\mbox{\hyperlink{struct_p_i_t___type}{02185}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02186}\mbox{\hyperlink{struct_p_i_t___type_ac2befe5f01ae11bccda33a84cff453b0}{02186}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_i_t___type_ac2befe5f01ae11bccda33a84cff453b0}{MCR}};                               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02187}02187        uint8\_t RESERVED\_0[220];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02188}\mbox{\hyperlink{struct_p_i_t___type_ae9ce421fcde49cce87a5aa9982a8515b}{02188}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{struct_p_i_t___type_ae9ce421fcde49cce87a5aa9982a8515b}{LTMR64H}};                           }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02189}\mbox{\hyperlink{struct_p_i_t___type_a2dee532f44b3946ac4239fe524fdb17a}{02189}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{struct_p_i_t___type_a2dee532f44b3946ac4239fe524fdb17a}{LTMR64L}};                           }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02190}02190        uint8\_t RESERVED\_1[24];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02191}02191   \textcolor{keyword}{struct }\{                                         \textcolor{comment}{/* offset: 0x100, array step: 0x10 */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02192}\mbox{\hyperlink{struct_p_i_t___type_a6880c80d3b65e0e5831b72371f607224}{02192}}     \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_i_t___type_a6880c80d3b65e0e5831b72371f607224}{LDVAL}};                             }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02193}\mbox{\hyperlink{struct_p_i_t___type_af98efdc8f0866cbaa72e83cfa391cac9}{02193}}     \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{struct_p_i_t___type_af98efdc8f0866cbaa72e83cfa391cac9}{CVAL}};                              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02194}\mbox{\hyperlink{struct_p_i_t___type_a1efb9476e302dfe00faf684173c5b6ea}{02194}}     \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_i_t___type_a1efb9476e302dfe00faf684173c5b6ea}{TCTRL}};                             }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02195}\mbox{\hyperlink{struct_p_i_t___type_af54765dd193a93cd7bddf1eb6b0c30fa}{02195}}     \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_i_t___type_af54765dd193a93cd7bddf1eb6b0c30fa}{TFLG}};                              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02196}02196   \} CHANNEL[2];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02197}02197 \} \mbox{\hyperlink{struct_p_i_t___type}{PIT\_Type}};}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02198}02198 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02199}02199 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02200}02200 \textcolor{comment}{   -\/-\/ PIT Register Masks}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02201}02201 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02202}02202 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02208}02208 \textcolor{comment}{/* MCR Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02209}02209 \textcolor{preprocessor}{\#define PIT\_MCR\_FRZ\_MASK                         0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02210}02210 \textcolor{preprocessor}{\#define PIT\_MCR\_FRZ\_SHIFT                        0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02211}02211 \textcolor{preprocessor}{\#define PIT\_MCR\_MDIS\_MASK                        0x2u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02212}02212 \textcolor{preprocessor}{\#define PIT\_MCR\_MDIS\_SHIFT                       1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02213}02213 \textcolor{comment}{/* LTMR64H Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02214}02214 \textcolor{preprocessor}{\#define PIT\_LTMR64H\_LTH\_MASK                     0xFFFFFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02215}02215 \textcolor{preprocessor}{\#define PIT\_LTMR64H\_LTH\_SHIFT                    0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02216}02216 \textcolor{preprocessor}{\#define PIT\_LTMR64H\_LTH(x)                       (((uint32\_t)(((uint32\_t)(x))<<PIT\_LTMR64H\_LTH\_SHIFT))\&PIT\_LTMR64H\_LTH\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02217}02217 \textcolor{comment}{/* LTMR64L Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02218}02218 \textcolor{preprocessor}{\#define PIT\_LTMR64L\_LTL\_MASK                     0xFFFFFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02219}02219 \textcolor{preprocessor}{\#define PIT\_LTMR64L\_LTL\_SHIFT                    0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02220}02220 \textcolor{preprocessor}{\#define PIT\_LTMR64L\_LTL(x)                       (((uint32\_t)(((uint32\_t)(x))<<PIT\_LTMR64L\_LTL\_SHIFT))\&PIT\_LTMR64L\_LTL\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02221}02221 \textcolor{comment}{/* LDVAL Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02222}02222 \textcolor{preprocessor}{\#define PIT\_LDVAL\_TSV\_MASK                       0xFFFFFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02223}02223 \textcolor{preprocessor}{\#define PIT\_LDVAL\_TSV\_SHIFT                      0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02224}02224 \textcolor{preprocessor}{\#define PIT\_LDVAL\_TSV(x)                         (((uint32\_t)(((uint32\_t)(x))<<PIT\_LDVAL\_TSV\_SHIFT))\&PIT\_LDVAL\_TSV\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02225}02225 \textcolor{comment}{/* CVAL Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02226}02226 \textcolor{preprocessor}{\#define PIT\_CVAL\_TVL\_MASK                        0xFFFFFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02227}02227 \textcolor{preprocessor}{\#define PIT\_CVAL\_TVL\_SHIFT                       0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02228}02228 \textcolor{preprocessor}{\#define PIT\_CVAL\_TVL(x)                          (((uint32\_t)(((uint32\_t)(x))<<PIT\_CVAL\_TVL\_SHIFT))\&PIT\_CVAL\_TVL\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02229}02229 \textcolor{comment}{/* TCTRL Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02230}02230 \textcolor{preprocessor}{\#define PIT\_TCTRL\_TEN\_MASK                       0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02231}02231 \textcolor{preprocessor}{\#define PIT\_TCTRL\_TEN\_SHIFT                      0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02232}02232 \textcolor{preprocessor}{\#define PIT\_TCTRL\_TIE\_MASK                       0x2u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02233}02233 \textcolor{preprocessor}{\#define PIT\_TCTRL\_TIE\_SHIFT                      1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02234}02234 \textcolor{preprocessor}{\#define PIT\_TCTRL\_CHN\_MASK                       0x4u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02235}02235 \textcolor{preprocessor}{\#define PIT\_TCTRL\_CHN\_SHIFT                      2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02236}02236 \textcolor{comment}{/* TFLG Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02237}02237 \textcolor{preprocessor}{\#define PIT\_TFLG\_TIF\_MASK                        0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02238}02238 \textcolor{preprocessor}{\#define PIT\_TFLG\_TIF\_SHIFT                       0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02239}02239  \textcolor{comment}{/* end of group PIT\_Register\_Masks */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02243}02243 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02244}02244 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02245}02245 \textcolor{comment}{/* PIT -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02247}\mbox{\hyperlink{group___p_i_t___peripheral___access___layer_gaf00b86ba33a2cfe7bb100b4f01905f41}{02247}} \textcolor{preprocessor}{\#define PIT\_BASE                                 (0x40037000u)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02249}\mbox{\hyperlink{group___p_i_t___peripheral___access___layer_gaf181c9e6602b6432a0bf1a9243808968}{02249}} \textcolor{preprocessor}{\#define PIT                                      ((PIT\_Type *)PIT\_BASE)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02251}\mbox{\hyperlink{group___p_i_t___peripheral___access___layer_ga0de78c2bccafb17d6b1d1fdad387f4c7}{02251}} \textcolor{preprocessor}{\#define PIT\_BASES                                \{ PIT \}}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02252}02252  \textcolor{comment}{/* end of group PIT\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02256}02256 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02257}02257 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02258}02258 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02259}02259 \textcolor{comment}{   -\/-\/ PMC Peripheral Access Layer}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02260}02260 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02261}02261 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02268}\mbox{\hyperlink{struct_p_m_c___type}{02268}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02269}\mbox{\hyperlink{struct_p_m_c___type_a2aa5e7cebe52d9d7fbe071a4751b2a6c}{02269}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_p_m_c___type_a2aa5e7cebe52d9d7fbe071a4751b2a6c}{LVDSC1}};                             }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02270}\mbox{\hyperlink{struct_p_m_c___type_abc2abe9e83245fcd84da5a78bbea23ea}{02270}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_p_m_c___type_abc2abe9e83245fcd84da5a78bbea23ea}{LVDSC2}};                             }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02271}\mbox{\hyperlink{struct_p_m_c___type_a23fa3c271bf9f25b06221b037553f936}{02271}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_p_m_c___type_a23fa3c271bf9f25b06221b037553f936}{REGSC}};                              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02272}02272 \} \mbox{\hyperlink{struct_p_m_c___type}{PMC\_Type}};}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02273}02273 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02274}02274 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02275}02275 \textcolor{comment}{   -\/-\/ PMC Register Masks}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02276}02276 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02277}02277 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02283}02283 \textcolor{comment}{/* LVDSC1 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02284}02284 \textcolor{preprocessor}{\#define PMC\_LVDSC1\_LVDV\_MASK                     0x3u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02285}02285 \textcolor{preprocessor}{\#define PMC\_LVDSC1\_LVDV\_SHIFT                    0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02286}02286 \textcolor{preprocessor}{\#define PMC\_LVDSC1\_LVDV(x)                       (((uint8\_t)(((uint8\_t)(x))<<PMC\_LVDSC1\_LVDV\_SHIFT))\&PMC\_LVDSC1\_LVDV\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02287}02287 \textcolor{preprocessor}{\#define PMC\_LVDSC1\_LVDRE\_MASK                    0x10u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02288}02288 \textcolor{preprocessor}{\#define PMC\_LVDSC1\_LVDRE\_SHIFT                   4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02289}02289 \textcolor{preprocessor}{\#define PMC\_LVDSC1\_LVDIE\_MASK                    0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02290}02290 \textcolor{preprocessor}{\#define PMC\_LVDSC1\_LVDIE\_SHIFT                   5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02291}02291 \textcolor{preprocessor}{\#define PMC\_LVDSC1\_LVDACK\_MASK                   0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02292}02292 \textcolor{preprocessor}{\#define PMC\_LVDSC1\_LVDACK\_SHIFT                  6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02293}02293 \textcolor{preprocessor}{\#define PMC\_LVDSC1\_LVDF\_MASK                     0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02294}02294 \textcolor{preprocessor}{\#define PMC\_LVDSC1\_LVDF\_SHIFT                    7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02295}02295 \textcolor{comment}{/* LVDSC2 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02296}02296 \textcolor{preprocessor}{\#define PMC\_LVDSC2\_LVWV\_MASK                     0x3u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02297}02297 \textcolor{preprocessor}{\#define PMC\_LVDSC2\_LVWV\_SHIFT                    0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02298}02298 \textcolor{preprocessor}{\#define PMC\_LVDSC2\_LVWV(x)                       (((uint8\_t)(((uint8\_t)(x))<<PMC\_LVDSC2\_LVWV\_SHIFT))\&PMC\_LVDSC2\_LVWV\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02299}02299 \textcolor{preprocessor}{\#define PMC\_LVDSC2\_LVWIE\_MASK                    0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02300}02300 \textcolor{preprocessor}{\#define PMC\_LVDSC2\_LVWIE\_SHIFT                   5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02301}02301 \textcolor{preprocessor}{\#define PMC\_LVDSC2\_LVWACK\_MASK                   0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02302}02302 \textcolor{preprocessor}{\#define PMC\_LVDSC2\_LVWACK\_SHIFT                  6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02303}02303 \textcolor{preprocessor}{\#define PMC\_LVDSC2\_LVWF\_MASK                     0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02304}02304 \textcolor{preprocessor}{\#define PMC\_LVDSC2\_LVWF\_SHIFT                    7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02305}02305 \textcolor{comment}{/* REGSC Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02306}02306 \textcolor{preprocessor}{\#define PMC\_REGSC\_BGBE\_MASK                      0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02307}02307 \textcolor{preprocessor}{\#define PMC\_REGSC\_BGBE\_SHIFT                     0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02308}02308 \textcolor{preprocessor}{\#define PMC\_REGSC\_REGONS\_MASK                    0x4u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02309}02309 \textcolor{preprocessor}{\#define PMC\_REGSC\_REGONS\_SHIFT                   2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02310}02310 \textcolor{preprocessor}{\#define PMC\_REGSC\_ACKISO\_MASK                    0x8u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02311}02311 \textcolor{preprocessor}{\#define PMC\_REGSC\_ACKISO\_SHIFT                   3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02312}02312 \textcolor{preprocessor}{\#define PMC\_REGSC\_BGEN\_MASK                      0x10u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02313}02313 \textcolor{preprocessor}{\#define PMC\_REGSC\_BGEN\_SHIFT                     4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02314}02314  \textcolor{comment}{/* end of group PMC\_Register\_Masks */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02318}02318 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02319}02319 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02320}02320 \textcolor{comment}{/* PMC -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02322}\mbox{\hyperlink{group___p_m_c___peripheral___access___layer_ga4e92bd47dc68cc81e62c344586a4cdfa}{02322}} \textcolor{preprocessor}{\#define PMC\_BASE                                 (0x4007D000u)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02324}\mbox{\hyperlink{group___p_m_c___peripheral___access___layer_ga979c6d379c67bc2f3e8eb6efcb509f69}{02324}} \textcolor{preprocessor}{\#define PMC                                      ((PMC\_Type *)PMC\_BASE)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02326}\mbox{\hyperlink{group___p_m_c___peripheral___access___layer_gab60c4d50378b9e17b781670c6c0def9b}{02326}} \textcolor{preprocessor}{\#define PMC\_BASES                                \{ PMC \}}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02327}02327  \textcolor{comment}{/* end of group PMC\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02331}02331 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02332}02332 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02333}02333 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02334}02334 \textcolor{comment}{   -\/-\/ PORT Peripheral Access Layer}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02335}02335 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02336}02336 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02343}\mbox{\hyperlink{struct_p_o_r_t___type}{02343}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02344}\mbox{\hyperlink{struct_p_o_r_t___type_a1ff5dc350e7bf1f89668d15e100f1dc5}{02344}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t PCR[32];                           }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02345}\mbox{\hyperlink{struct_p_o_r_t___type_ab4eae4ee06e554db6797dbbcf67f9655}{02345}}   \mbox{\hyperlink{core__cm0_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint32\_t \mbox{\hyperlink{struct_p_o_r_t___type_ab4eae4ee06e554db6797dbbcf67f9655}{GPCLR}};                             }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02346}\mbox{\hyperlink{struct_p_o_r_t___type_adb92b388adf5799a5a59817ae6cbf7d1}{02346}}   \mbox{\hyperlink{core__cm0_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint32\_t \mbox{\hyperlink{struct_p_o_r_t___type_adb92b388adf5799a5a59817ae6cbf7d1}{GPCHR}};                             }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02347}02347        uint8\_t RESERVED\_0[24];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02348}\mbox{\hyperlink{struct_p_o_r_t___type_a20069f4ac88fc12066ba90eea8fcbb58}{02348}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_o_r_t___type_a20069f4ac88fc12066ba90eea8fcbb58}{ISFR}};                              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02349}02349 \} \mbox{\hyperlink{struct_p_o_r_t___type}{PORT\_Type}};}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02350}02350 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02351}02351 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02352}02352 \textcolor{comment}{   -\/-\/ PORT Register Masks}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02353}02353 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02354}02354 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02360}02360 \textcolor{comment}{/* PCR Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02361}02361 \textcolor{preprocessor}{\#define PORT\_PCR\_PS\_MASK                         0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02362}02362 \textcolor{preprocessor}{\#define PORT\_PCR\_PS\_SHIFT                        0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02363}02363 \textcolor{preprocessor}{\#define PORT\_PCR\_PE\_MASK                         0x2u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02364}02364 \textcolor{preprocessor}{\#define PORT\_PCR\_PE\_SHIFT                        1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02365}02365 \textcolor{preprocessor}{\#define PORT\_PCR\_SRE\_MASK                        0x4u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02366}02366 \textcolor{preprocessor}{\#define PORT\_PCR\_SRE\_SHIFT                       2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02367}02367 \textcolor{preprocessor}{\#define PORT\_PCR\_PFE\_MASK                        0x10u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02368}02368 \textcolor{preprocessor}{\#define PORT\_PCR\_PFE\_SHIFT                       4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02369}02369 \textcolor{preprocessor}{\#define PORT\_PCR\_DSE\_MASK                        0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02370}02370 \textcolor{preprocessor}{\#define PORT\_PCR\_DSE\_SHIFT                       6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02371}02371 \textcolor{preprocessor}{\#define PORT\_PCR\_MUX\_MASK                        0x700u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02372}02372 \textcolor{preprocessor}{\#define PORT\_PCR\_MUX\_SHIFT                       8}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02373}02373 \textcolor{preprocessor}{\#define PORT\_PCR\_MUX(x)                          (((uint32\_t)(((uint32\_t)(x))<<PORT\_PCR\_MUX\_SHIFT))\&PORT\_PCR\_MUX\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02374}02374 \textcolor{preprocessor}{\#define PORT\_PCR\_IRQC\_MASK                       0xF0000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02375}02375 \textcolor{preprocessor}{\#define PORT\_PCR\_IRQC\_SHIFT                      16}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02376}02376 \textcolor{preprocessor}{\#define PORT\_PCR\_IRQC(x)                         (((uint32\_t)(((uint32\_t)(x))<<PORT\_PCR\_IRQC\_SHIFT))\&PORT\_PCR\_IRQC\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02377}02377 \textcolor{preprocessor}{\#define PORT\_PCR\_ISF\_MASK                        0x1000000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02378}02378 \textcolor{preprocessor}{\#define PORT\_PCR\_ISF\_SHIFT                       24}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02379}02379 \textcolor{comment}{/* GPCLR Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02380}02380 \textcolor{preprocessor}{\#define PORT\_GPCLR\_GPWD\_MASK                     0xFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02381}02381 \textcolor{preprocessor}{\#define PORT\_GPCLR\_GPWD\_SHIFT                    0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02382}02382 \textcolor{preprocessor}{\#define PORT\_GPCLR\_GPWD(x)                       (((uint32\_t)(((uint32\_t)(x))<<PORT\_GPCLR\_GPWD\_SHIFT))\&PORT\_GPCLR\_GPWD\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02383}02383 \textcolor{preprocessor}{\#define PORT\_GPCLR\_GPWE\_MASK                     0xFFFF0000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02384}02384 \textcolor{preprocessor}{\#define PORT\_GPCLR\_GPWE\_SHIFT                    16}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02385}02385 \textcolor{preprocessor}{\#define PORT\_GPCLR\_GPWE(x)                       (((uint32\_t)(((uint32\_t)(x))<<PORT\_GPCLR\_GPWE\_SHIFT))\&PORT\_GPCLR\_GPWE\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02386}02386 \textcolor{comment}{/* GPCHR Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02387}02387 \textcolor{preprocessor}{\#define PORT\_GPCHR\_GPWD\_MASK                     0xFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02388}02388 \textcolor{preprocessor}{\#define PORT\_GPCHR\_GPWD\_SHIFT                    0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02389}02389 \textcolor{preprocessor}{\#define PORT\_GPCHR\_GPWD(x)                       (((uint32\_t)(((uint32\_t)(x))<<PORT\_GPCHR\_GPWD\_SHIFT))\&PORT\_GPCHR\_GPWD\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02390}02390 \textcolor{preprocessor}{\#define PORT\_GPCHR\_GPWE\_MASK                     0xFFFF0000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02391}02391 \textcolor{preprocessor}{\#define PORT\_GPCHR\_GPWE\_SHIFT                    16}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02392}02392 \textcolor{preprocessor}{\#define PORT\_GPCHR\_GPWE(x)                       (((uint32\_t)(((uint32\_t)(x))<<PORT\_GPCHR\_GPWE\_SHIFT))\&PORT\_GPCHR\_GPWE\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02393}02393 \textcolor{comment}{/* ISFR Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02394}02394 \textcolor{preprocessor}{\#define PORT\_ISFR\_ISF\_MASK                       0xFFFFFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02395}02395 \textcolor{preprocessor}{\#define PORT\_ISFR\_ISF\_SHIFT                      0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02396}02396 \textcolor{preprocessor}{\#define PORT\_ISFR\_ISF(x)                         (((uint32\_t)(((uint32\_t)(x))<<PORT\_ISFR\_ISF\_SHIFT))\&PORT\_ISFR\_ISF\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02397}02397  \textcolor{comment}{/* end of group PORT\_Register\_Masks */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02401}02401 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02402}02402 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02403}02403 \textcolor{comment}{/* PORT -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02405}\mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_gae3d20f730f9619aabbf94e2efd1de34c}{02405}} \textcolor{preprocessor}{\#define PORTA\_BASE                               (0x40049000u)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02407}\mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga7c8a7f98a98d8cb125dd57a66720ab30}{02407}} \textcolor{preprocessor}{\#define PORTA                                    ((PORT\_Type *)PORTA\_BASE)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02409}\mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga2a668049a5e6c09cf6a7164ffca38a7e}{02409}} \textcolor{preprocessor}{\#define PORTB\_BASE                               (0x4004A000u)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02411}\mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga09a0c85cd3da09d9cdf63a5ac4c39f77}{02411}} \textcolor{preprocessor}{\#define PORTB                                    ((PORT\_Type *)PORTB\_BASE)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02413}\mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga0018f0edf7f8030868f9cc791275378d}{02413}} \textcolor{preprocessor}{\#define PORTC\_BASE                               (0x4004B000u)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02415}\mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga68fea88642279a70246e026e7221b0a5}{02415}} \textcolor{preprocessor}{\#define PORTC                                    ((PORT\_Type *)PORTC\_BASE)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02417}\mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_gab88c980d0129f396683260eb978daf15}{02417}} \textcolor{preprocessor}{\#define PORTD\_BASE                               (0x4004C000u)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02419}\mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga3e6a2517db4f9cb7c9037adf0aefe79b}{02419}} \textcolor{preprocessor}{\#define PORTD                                    ((PORT\_Type *)PORTD\_BASE)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02421}\mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga72d490d67d751071845b3532193b4b93}{02421}} \textcolor{preprocessor}{\#define PORTE\_BASE                               (0x4004D000u)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02423}\mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga7e2386d3b1084b5b875ae3696f550ba9}{02423}} \textcolor{preprocessor}{\#define PORTE                                    ((PORT\_Type *)PORTE\_BASE)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02425}\mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_gad4b98e503f54129f95278e86852e7782}{02425}} \textcolor{preprocessor}{\#define PORT\_BASES                               \{ PORTA, PORTB, PORTC, PORTD, PORTE \}}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02426}02426  \textcolor{comment}{/* end of group PORT\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02430}02430 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02431}02431 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02432}02432 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02433}02433 \textcolor{comment}{   -\/-\/ RCM Peripheral Access Layer}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02434}02434 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02435}02435 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02442}\mbox{\hyperlink{struct_r_c_m___type}{02442}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02443}\mbox{\hyperlink{struct_r_c_m___type_a9e4e331c458808ec57a393932bf91e65}{02443}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{struct_r_c_m___type_a9e4e331c458808ec57a393932bf91e65}{SRS0}};                               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02444}\mbox{\hyperlink{struct_r_c_m___type_a44780e402b18ebbbaec13d5a3694e523}{02444}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{struct_r_c_m___type_a44780e402b18ebbbaec13d5a3694e523}{SRS1}};                               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02445}02445        uint8\_t RESERVED\_0[2];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02446}\mbox{\hyperlink{struct_r_c_m___type_ad0261f1d5010d46de000a3a9714b4c6d}{02446}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_r_c_m___type_ad0261f1d5010d46de000a3a9714b4c6d}{RPFC}};                               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02447}\mbox{\hyperlink{struct_r_c_m___type_a449e78f6ff13d0f186b722a140027d6b}{02447}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_r_c_m___type_a449e78f6ff13d0f186b722a140027d6b}{RPFW}};                               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02448}02448 \} \mbox{\hyperlink{struct_r_c_m___type}{RCM\_Type}};}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02449}02449 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02450}02450 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02451}02451 \textcolor{comment}{   -\/-\/ RCM Register Masks}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02452}02452 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02453}02453 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02459}02459 \textcolor{comment}{/* SRS0 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02460}02460 \textcolor{preprocessor}{\#define RCM\_SRS0\_WAKEUP\_MASK                     0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02461}02461 \textcolor{preprocessor}{\#define RCM\_SRS0\_WAKEUP\_SHIFT                    0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02462}02462 \textcolor{preprocessor}{\#define RCM\_SRS0\_LVD\_MASK                        0x2u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02463}02463 \textcolor{preprocessor}{\#define RCM\_SRS0\_LVD\_SHIFT                       1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02464}02464 \textcolor{preprocessor}{\#define RCM\_SRS0\_LOC\_MASK                        0x4u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02465}02465 \textcolor{preprocessor}{\#define RCM\_SRS0\_LOC\_SHIFT                       2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02466}02466 \textcolor{preprocessor}{\#define RCM\_SRS0\_LOL\_MASK                        0x8u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02467}02467 \textcolor{preprocessor}{\#define RCM\_SRS0\_LOL\_SHIFT                       3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02468}02468 \textcolor{preprocessor}{\#define RCM\_SRS0\_WDOG\_MASK                       0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02469}02469 \textcolor{preprocessor}{\#define RCM\_SRS0\_WDOG\_SHIFT                      5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02470}02470 \textcolor{preprocessor}{\#define RCM\_SRS0\_PIN\_MASK                        0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02471}02471 \textcolor{preprocessor}{\#define RCM\_SRS0\_PIN\_SHIFT                       6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02472}02472 \textcolor{preprocessor}{\#define RCM\_SRS0\_POR\_MASK                        0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02473}02473 \textcolor{preprocessor}{\#define RCM\_SRS0\_POR\_SHIFT                       7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02474}02474 \textcolor{comment}{/* SRS1 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02475}02475 \textcolor{preprocessor}{\#define RCM\_SRS1\_LOCKUP\_MASK                     0x2u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02476}02476 \textcolor{preprocessor}{\#define RCM\_SRS1\_LOCKUP\_SHIFT                    1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02477}02477 \textcolor{preprocessor}{\#define RCM\_SRS1\_SW\_MASK                         0x4u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02478}02478 \textcolor{preprocessor}{\#define RCM\_SRS1\_SW\_SHIFT                        2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02479}02479 \textcolor{preprocessor}{\#define RCM\_SRS1\_MDM\_AP\_MASK                     0x8u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02480}02480 \textcolor{preprocessor}{\#define RCM\_SRS1\_MDM\_AP\_SHIFT                    3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02481}02481 \textcolor{preprocessor}{\#define RCM\_SRS1\_SACKERR\_MASK                    0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02482}02482 \textcolor{preprocessor}{\#define RCM\_SRS1\_SACKERR\_SHIFT                   5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02483}02483 \textcolor{comment}{/* RPFC Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02484}02484 \textcolor{preprocessor}{\#define RCM\_RPFC\_RSTFLTSRW\_MASK                  0x3u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02485}02485 \textcolor{preprocessor}{\#define RCM\_RPFC\_RSTFLTSRW\_SHIFT                 0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02486}02486 \textcolor{preprocessor}{\#define RCM\_RPFC\_RSTFLTSRW(x)                    (((uint8\_t)(((uint8\_t)(x))<<RCM\_RPFC\_RSTFLTSRW\_SHIFT))\&RCM\_RPFC\_RSTFLTSRW\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02487}02487 \textcolor{preprocessor}{\#define RCM\_RPFC\_RSTFLTSS\_MASK                   0x4u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02488}02488 \textcolor{preprocessor}{\#define RCM\_RPFC\_RSTFLTSS\_SHIFT                  2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02489}02489 \textcolor{comment}{/* RPFW Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02490}02490 \textcolor{preprocessor}{\#define RCM\_RPFW\_RSTFLTSEL\_MASK                  0x1Fu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02491}02491 \textcolor{preprocessor}{\#define RCM\_RPFW\_RSTFLTSEL\_SHIFT                 0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02492}02492 \textcolor{preprocessor}{\#define RCM\_RPFW\_RSTFLTSEL(x)                    (((uint8\_t)(((uint8\_t)(x))<<RCM\_RPFW\_RSTFLTSEL\_SHIFT))\&RCM\_RPFW\_RSTFLTSEL\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02493}02493  \textcolor{comment}{/* end of group RCM\_Register\_Masks */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02497}02497 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02498}02498 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02499}02499 \textcolor{comment}{/* RCM -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02501}\mbox{\hyperlink{group___r_c_m___peripheral___access___layer_ga0f155ee1b03b8a20749da74c4f19d34d}{02501}} \textcolor{preprocessor}{\#define RCM\_BASE                                 (0x4007F000u)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02503}\mbox{\hyperlink{group___r_c_m___peripheral___access___layer_gaa5c5e6af3b266654facbd52caa0b8874}{02503}} \textcolor{preprocessor}{\#define RCM                                      ((RCM\_Type *)RCM\_BASE)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02505}\mbox{\hyperlink{group___r_c_m___peripheral___access___layer_ga24bd9f9577aab68de7b0228b74bd5520}{02505}} \textcolor{preprocessor}{\#define RCM\_BASES                                \{ RCM \}}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02506}02506  \textcolor{comment}{/* end of group RCM\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02510}02510 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02511}02511 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02512}02512 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02513}02513 \textcolor{comment}{   -\/-\/ ROM Peripheral Access Layer}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02514}02514 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02515}02515 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02522}\mbox{\hyperlink{struct_r_o_m___type}{02522}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02523}\mbox{\hyperlink{struct_r_o_m___type_a5989ed4bd007dd1cbdc1e2b60b7e4b6c}{02523}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t ENTRY[3];                          }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02524}\mbox{\hyperlink{struct_r_o_m___type_a4f154ffd079958033b8aba9bff12d5c9}{02524}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{struct_r_o_m___type_a4f154ffd079958033b8aba9bff12d5c9}{TABLEMARK}};                         }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02525}02525        uint8\_t RESERVED\_0[4028];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02526}\mbox{\hyperlink{struct_r_o_m___type_a851ad5e20cdeaac40c36ba02bef85a7b}{02526}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{struct_r_o_m___type_a851ad5e20cdeaac40c36ba02bef85a7b}{SYSACCESS}};                         }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02527}\mbox{\hyperlink{struct_r_o_m___type_aaec55198466664fa61b28364e5c48ffc}{02527}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{struct_r_o_m___type_aaec55198466664fa61b28364e5c48ffc}{PERIPHID4}};                         }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02528}\mbox{\hyperlink{struct_r_o_m___type_a9aeb5c5840a95f1a33696f2f72786c19}{02528}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{struct_r_o_m___type_a9aeb5c5840a95f1a33696f2f72786c19}{PERIPHID5}};                         }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02529}\mbox{\hyperlink{struct_r_o_m___type_a1636c5dcfb4d992339f7b89a4669106a}{02529}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{struct_r_o_m___type_a1636c5dcfb4d992339f7b89a4669106a}{PERIPHID6}};                         }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02530}\mbox{\hyperlink{struct_r_o_m___type_a1f090571c050a9c39871c4ecd72fa867}{02530}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{struct_r_o_m___type_a1f090571c050a9c39871c4ecd72fa867}{PERIPHID7}};                         }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02531}\mbox{\hyperlink{struct_r_o_m___type_aee418d504db9fdd71aa4d1bb05677eeb}{02531}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{struct_r_o_m___type_aee418d504db9fdd71aa4d1bb05677eeb}{PERIPHID0}};                         }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02532}\mbox{\hyperlink{struct_r_o_m___type_a235e8c943594532e8e0a5bbb97b4e7e5}{02532}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{struct_r_o_m___type_a235e8c943594532e8e0a5bbb97b4e7e5}{PERIPHID1}};                         }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02533}\mbox{\hyperlink{struct_r_o_m___type_a43f035bc086a6c9959dde3e943d9c71c}{02533}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{struct_r_o_m___type_a43f035bc086a6c9959dde3e943d9c71c}{PERIPHID2}};                         }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02534}\mbox{\hyperlink{struct_r_o_m___type_a9b3bf99f08b8f7b357493c0743cc0ce2}{02534}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{struct_r_o_m___type_a9b3bf99f08b8f7b357493c0743cc0ce2}{PERIPHID3}};                         }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02535}\mbox{\hyperlink{struct_r_o_m___type_a29c79dc5608f079e4e9c92f29ee268ea}{02535}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t COMPID[4];                         }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02536}02536 \} \mbox{\hyperlink{struct_r_o_m___type}{ROM\_Type}};}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02537}02537 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02538}02538 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02539}02539 \textcolor{comment}{   -\/-\/ ROM Register Masks}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02540}02540 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02541}02541 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02547}02547 \textcolor{comment}{/* ENTRY Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02548}02548 \textcolor{preprocessor}{\#define ROM\_ENTRY\_ENTRY\_MASK                     0xFFFFFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02549}02549 \textcolor{preprocessor}{\#define ROM\_ENTRY\_ENTRY\_SHIFT                    0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02550}02550 \textcolor{preprocessor}{\#define ROM\_ENTRY\_ENTRY(x)                       (((uint32\_t)(((uint32\_t)(x))<<ROM\_ENTRY\_ENTRY\_SHIFT))\&ROM\_ENTRY\_ENTRY\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02551}02551 \textcolor{comment}{/* TABLEMARK Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02552}02552 \textcolor{preprocessor}{\#define ROM\_TABLEMARK\_MARK\_MASK                  0xFFFFFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02553}02553 \textcolor{preprocessor}{\#define ROM\_TABLEMARK\_MARK\_SHIFT                 0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02554}02554 \textcolor{preprocessor}{\#define ROM\_TABLEMARK\_MARK(x)                    (((uint32\_t)(((uint32\_t)(x))<<ROM\_TABLEMARK\_MARK\_SHIFT))\&ROM\_TABLEMARK\_MARK\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02555}02555 \textcolor{comment}{/* SYSACCESS Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02556}02556 \textcolor{preprocessor}{\#define ROM\_SYSACCESS\_SYSACCESS\_MASK             0xFFFFFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02557}02557 \textcolor{preprocessor}{\#define ROM\_SYSACCESS\_SYSACCESS\_SHIFT            0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02558}02558 \textcolor{preprocessor}{\#define ROM\_SYSACCESS\_SYSACCESS(x)               (((uint32\_t)(((uint32\_t)(x))<<ROM\_SYSACCESS\_SYSACCESS\_SHIFT))\&ROM\_SYSACCESS\_SYSACCESS\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02559}02559 \textcolor{comment}{/* PERIPHID4 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02560}02560 \textcolor{preprocessor}{\#define ROM\_PERIPHID4\_PERIPHID\_MASK              0xFFFFFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02561}02561 \textcolor{preprocessor}{\#define ROM\_PERIPHID4\_PERIPHID\_SHIFT             0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02562}02562 \textcolor{preprocessor}{\#define ROM\_PERIPHID4\_PERIPHID(x)                (((uint32\_t)(((uint32\_t)(x))<<ROM\_PERIPHID4\_PERIPHID\_SHIFT))\&ROM\_PERIPHID4\_PERIPHID\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02563}02563 \textcolor{comment}{/* PERIPHID5 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02564}02564 \textcolor{preprocessor}{\#define ROM\_PERIPHID5\_PERIPHID\_MASK              0xFFFFFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02565}02565 \textcolor{preprocessor}{\#define ROM\_PERIPHID5\_PERIPHID\_SHIFT             0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02566}02566 \textcolor{preprocessor}{\#define ROM\_PERIPHID5\_PERIPHID(x)                (((uint32\_t)(((uint32\_t)(x))<<ROM\_PERIPHID5\_PERIPHID\_SHIFT))\&ROM\_PERIPHID5\_PERIPHID\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02567}02567 \textcolor{comment}{/* PERIPHID6 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02568}02568 \textcolor{preprocessor}{\#define ROM\_PERIPHID6\_PERIPHID\_MASK              0xFFFFFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02569}02569 \textcolor{preprocessor}{\#define ROM\_PERIPHID6\_PERIPHID\_SHIFT             0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02570}02570 \textcolor{preprocessor}{\#define ROM\_PERIPHID6\_PERIPHID(x)                (((uint32\_t)(((uint32\_t)(x))<<ROM\_PERIPHID6\_PERIPHID\_SHIFT))\&ROM\_PERIPHID6\_PERIPHID\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02571}02571 \textcolor{comment}{/* PERIPHID7 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02572}02572 \textcolor{preprocessor}{\#define ROM\_PERIPHID7\_PERIPHID\_MASK              0xFFFFFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02573}02573 \textcolor{preprocessor}{\#define ROM\_PERIPHID7\_PERIPHID\_SHIFT             0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02574}02574 \textcolor{preprocessor}{\#define ROM\_PERIPHID7\_PERIPHID(x)                (((uint32\_t)(((uint32\_t)(x))<<ROM\_PERIPHID7\_PERIPHID\_SHIFT))\&ROM\_PERIPHID7\_PERIPHID\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02575}02575 \textcolor{comment}{/* PERIPHID0 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02576}02576 \textcolor{preprocessor}{\#define ROM\_PERIPHID0\_PERIPHID\_MASK              0xFFFFFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02577}02577 \textcolor{preprocessor}{\#define ROM\_PERIPHID0\_PERIPHID\_SHIFT             0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02578}02578 \textcolor{preprocessor}{\#define ROM\_PERIPHID0\_PERIPHID(x)                (((uint32\_t)(((uint32\_t)(x))<<ROM\_PERIPHID0\_PERIPHID\_SHIFT))\&ROM\_PERIPHID0\_PERIPHID\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02579}02579 \textcolor{comment}{/* PERIPHID1 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02580}02580 \textcolor{preprocessor}{\#define ROM\_PERIPHID1\_PERIPHID\_MASK              0xFFFFFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02581}02581 \textcolor{preprocessor}{\#define ROM\_PERIPHID1\_PERIPHID\_SHIFT             0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02582}02582 \textcolor{preprocessor}{\#define ROM\_PERIPHID1\_PERIPHID(x)                (((uint32\_t)(((uint32\_t)(x))<<ROM\_PERIPHID1\_PERIPHID\_SHIFT))\&ROM\_PERIPHID1\_PERIPHID\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02583}02583 \textcolor{comment}{/* PERIPHID2 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02584}02584 \textcolor{preprocessor}{\#define ROM\_PERIPHID2\_PERIPHID\_MASK              0xFFFFFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02585}02585 \textcolor{preprocessor}{\#define ROM\_PERIPHID2\_PERIPHID\_SHIFT             0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02586}02586 \textcolor{preprocessor}{\#define ROM\_PERIPHID2\_PERIPHID(x)                (((uint32\_t)(((uint32\_t)(x))<<ROM\_PERIPHID2\_PERIPHID\_SHIFT))\&ROM\_PERIPHID2\_PERIPHID\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02587}02587 \textcolor{comment}{/* PERIPHID3 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02588}02588 \textcolor{preprocessor}{\#define ROM\_PERIPHID3\_PERIPHID\_MASK              0xFFFFFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02589}02589 \textcolor{preprocessor}{\#define ROM\_PERIPHID3\_PERIPHID\_SHIFT             0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02590}02590 \textcolor{preprocessor}{\#define ROM\_PERIPHID3\_PERIPHID(x)                (((uint32\_t)(((uint32\_t)(x))<<ROM\_PERIPHID3\_PERIPHID\_SHIFT))\&ROM\_PERIPHID3\_PERIPHID\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02591}02591 \textcolor{comment}{/* COMPID Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02592}02592 \textcolor{preprocessor}{\#define ROM\_COMPID\_COMPID\_MASK                   0xFFFFFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02593}02593 \textcolor{preprocessor}{\#define ROM\_COMPID\_COMPID\_SHIFT                  0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02594}02594 \textcolor{preprocessor}{\#define ROM\_COMPID\_COMPID(x)                     (((uint32\_t)(((uint32\_t)(x))<<ROM\_COMPID\_COMPID\_SHIFT))\&ROM\_COMPID\_COMPID\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02595}02595  \textcolor{comment}{/* end of group ROM\_Register\_Masks */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02599}02599 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02600}02600 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02601}02601 \textcolor{comment}{/* ROM -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02603}\mbox{\hyperlink{group___r_o_m___peripheral___access___layer_ga8a652cff0033969443cc2f6f5389fbd9}{02603}} \textcolor{preprocessor}{\#define ROM\_BASE                                 (0xF0002000u)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02605}\mbox{\hyperlink{group___r_o_m___peripheral___access___layer_ga408c4c066164afa1b6aa3f804c3d3528}{02605}} \textcolor{preprocessor}{\#define ROM                                      ((ROM\_Type *)ROM\_BASE)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02607}\mbox{\hyperlink{group___r_o_m___peripheral___access___layer_gad92229cd1552dd4cb65cf0aea570b3a6}{02607}} \textcolor{preprocessor}{\#define ROM\_BASES                                \{ ROM \}}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02608}02608  \textcolor{comment}{/* end of group ROM\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02612}02612 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02613}02613 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02614}02614 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02615}02615 \textcolor{comment}{   -\/-\/ RTC Peripheral Access Layer}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02616}02616 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02617}02617 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02624}\mbox{\hyperlink{struct_r_t_c___type}{02624}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02625}\mbox{\hyperlink{struct_r_t_c___type_a5c8182569d4fb9aa8403e3f5933058a6}{02625}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_a5c8182569d4fb9aa8403e3f5933058a6}{TSR}};                               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02626}\mbox{\hyperlink{struct_r_t_c___type_ab718ffaf4897a4eec35a15790bae8806}{02626}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_ab718ffaf4897a4eec35a15790bae8806}{TPR}};                               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02627}\mbox{\hyperlink{struct_r_t_c___type_ac67e5fa23e338883e5efd5b036164f26}{02627}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_ac67e5fa23e338883e5efd5b036164f26}{TAR}};                               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02628}\mbox{\hyperlink{struct_r_t_c___type_a576676dbe6140e6ac08dfbf9a54aea17}{02628}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_a576676dbe6140e6ac08dfbf9a54aea17}{TCR}};                               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02629}\mbox{\hyperlink{struct_r_t_c___type_ac5ff2c2ef6d58e8826deb51d8604c01e}{02629}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_ac5ff2c2ef6d58e8826deb51d8604c01e}{CR}};                                }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02630}\mbox{\hyperlink{struct_r_t_c___type_ae12dc1e198cb7aa7602e59e36bbf43b6}{02630}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_ae12dc1e198cb7aa7602e59e36bbf43b6}{SR}};                                }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02631}\mbox{\hyperlink{struct_r_t_c___type_ac72766ca7476a2a74bd14042bc88aa05}{02631}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_ac72766ca7476a2a74bd14042bc88aa05}{LR}};                                }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02632}\mbox{\hyperlink{struct_r_t_c___type_a80ed5731d6b625b56c6bbeedd8f9bcb8}{02632}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_a80ed5731d6b625b56c6bbeedd8f9bcb8}{IER}};                               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02633}02633 \} \mbox{\hyperlink{struct_r_t_c___type}{RTC\_Type}};}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02634}02634 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02635}02635 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02636}02636 \textcolor{comment}{   -\/-\/ RTC Register Masks}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02637}02637 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02638}02638 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02644}02644 \textcolor{comment}{/* TSR Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02645}02645 \textcolor{preprocessor}{\#define RTC\_TSR\_TSR\_MASK                         0xFFFFFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02646}02646 \textcolor{preprocessor}{\#define RTC\_TSR\_TSR\_SHIFT                        0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02647}02647 \textcolor{preprocessor}{\#define RTC\_TSR\_TSR(x)                           (((uint32\_t)(((uint32\_t)(x))<<RTC\_TSR\_TSR\_SHIFT))\&RTC\_TSR\_TSR\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02648}02648 \textcolor{comment}{/* TPR Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02649}02649 \textcolor{preprocessor}{\#define RTC\_TPR\_TPR\_MASK                         0xFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02650}02650 \textcolor{preprocessor}{\#define RTC\_TPR\_TPR\_SHIFT                        0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02651}02651 \textcolor{preprocessor}{\#define RTC\_TPR\_TPR(x)                           (((uint32\_t)(((uint32\_t)(x))<<RTC\_TPR\_TPR\_SHIFT))\&RTC\_TPR\_TPR\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02652}02652 \textcolor{comment}{/* TAR Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02653}02653 \textcolor{preprocessor}{\#define RTC\_TAR\_TAR\_MASK                         0xFFFFFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02654}02654 \textcolor{preprocessor}{\#define RTC\_TAR\_TAR\_SHIFT                        0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02655}02655 \textcolor{preprocessor}{\#define RTC\_TAR\_TAR(x)                           (((uint32\_t)(((uint32\_t)(x))<<RTC\_TAR\_TAR\_SHIFT))\&RTC\_TAR\_TAR\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02656}02656 \textcolor{comment}{/* TCR Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02657}02657 \textcolor{preprocessor}{\#define RTC\_TCR\_TCR\_MASK                         0xFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02658}02658 \textcolor{preprocessor}{\#define RTC\_TCR\_TCR\_SHIFT                        0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02659}02659 \textcolor{preprocessor}{\#define RTC\_TCR\_TCR(x)                           (((uint32\_t)(((uint32\_t)(x))<<RTC\_TCR\_TCR\_SHIFT))\&RTC\_TCR\_TCR\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02660}02660 \textcolor{preprocessor}{\#define RTC\_TCR\_CIR\_MASK                         0xFF00u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02661}02661 \textcolor{preprocessor}{\#define RTC\_TCR\_CIR\_SHIFT                        8}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02662}02662 \textcolor{preprocessor}{\#define RTC\_TCR\_CIR(x)                           (((uint32\_t)(((uint32\_t)(x))<<RTC\_TCR\_CIR\_SHIFT))\&RTC\_TCR\_CIR\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02663}02663 \textcolor{preprocessor}{\#define RTC\_TCR\_TCV\_MASK                         0xFF0000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02664}02664 \textcolor{preprocessor}{\#define RTC\_TCR\_TCV\_SHIFT                        16}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02665}02665 \textcolor{preprocessor}{\#define RTC\_TCR\_TCV(x)                           (((uint32\_t)(((uint32\_t)(x))<<RTC\_TCR\_TCV\_SHIFT))\&RTC\_TCR\_TCV\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02666}02666 \textcolor{preprocessor}{\#define RTC\_TCR\_CIC\_MASK                         0xFF000000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02667}02667 \textcolor{preprocessor}{\#define RTC\_TCR\_CIC\_SHIFT                        24}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02668}02668 \textcolor{preprocessor}{\#define RTC\_TCR\_CIC(x)                           (((uint32\_t)(((uint32\_t)(x))<<RTC\_TCR\_CIC\_SHIFT))\&RTC\_TCR\_CIC\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02669}02669 \textcolor{comment}{/* CR Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02670}02670 \textcolor{preprocessor}{\#define RTC\_CR\_SWR\_MASK                          0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02671}02671 \textcolor{preprocessor}{\#define RTC\_CR\_SWR\_SHIFT                         0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02672}02672 \textcolor{preprocessor}{\#define RTC\_CR\_WPE\_MASK                          0x2u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02673}02673 \textcolor{preprocessor}{\#define RTC\_CR\_WPE\_SHIFT                         1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02674}02674 \textcolor{preprocessor}{\#define RTC\_CR\_SUP\_MASK                          0x4u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02675}02675 \textcolor{preprocessor}{\#define RTC\_CR\_SUP\_SHIFT                         2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02676}02676 \textcolor{preprocessor}{\#define RTC\_CR\_UM\_MASK                           0x8u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02677}02677 \textcolor{preprocessor}{\#define RTC\_CR\_UM\_SHIFT                          3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02678}02678 \textcolor{preprocessor}{\#define RTC\_CR\_OSCE\_MASK                         0x100u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02679}02679 \textcolor{preprocessor}{\#define RTC\_CR\_OSCE\_SHIFT                        8}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02680}02680 \textcolor{preprocessor}{\#define RTC\_CR\_CLKO\_MASK                         0x200u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02681}02681 \textcolor{preprocessor}{\#define RTC\_CR\_CLKO\_SHIFT                        9}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02682}02682 \textcolor{preprocessor}{\#define RTC\_CR\_SC16P\_MASK                        0x400u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02683}02683 \textcolor{preprocessor}{\#define RTC\_CR\_SC16P\_SHIFT                       10}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02684}02684 \textcolor{preprocessor}{\#define RTC\_CR\_SC8P\_MASK                         0x800u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02685}02685 \textcolor{preprocessor}{\#define RTC\_CR\_SC8P\_SHIFT                        11}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02686}02686 \textcolor{preprocessor}{\#define RTC\_CR\_SC4P\_MASK                         0x1000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02687}02687 \textcolor{preprocessor}{\#define RTC\_CR\_SC4P\_SHIFT                        12}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02688}02688 \textcolor{preprocessor}{\#define RTC\_CR\_SC2P\_MASK                         0x2000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02689}02689 \textcolor{preprocessor}{\#define RTC\_CR\_SC2P\_SHIFT                        13}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02690}02690 \textcolor{comment}{/* SR Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02691}02691 \textcolor{preprocessor}{\#define RTC\_SR\_TIF\_MASK                          0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02692}02692 \textcolor{preprocessor}{\#define RTC\_SR\_TIF\_SHIFT                         0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02693}02693 \textcolor{preprocessor}{\#define RTC\_SR\_TOF\_MASK                          0x2u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02694}02694 \textcolor{preprocessor}{\#define RTC\_SR\_TOF\_SHIFT                         1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02695}02695 \textcolor{preprocessor}{\#define RTC\_SR\_TAF\_MASK                          0x4u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02696}02696 \textcolor{preprocessor}{\#define RTC\_SR\_TAF\_SHIFT                         2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02697}02697 \textcolor{preprocessor}{\#define RTC\_SR\_TCE\_MASK                          0x10u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02698}02698 \textcolor{preprocessor}{\#define RTC\_SR\_TCE\_SHIFT                         4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02699}02699 \textcolor{comment}{/* LR Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02700}02700 \textcolor{preprocessor}{\#define RTC\_LR\_TCL\_MASK                          0x8u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02701}02701 \textcolor{preprocessor}{\#define RTC\_LR\_TCL\_SHIFT                         3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02702}02702 \textcolor{preprocessor}{\#define RTC\_LR\_CRL\_MASK                          0x10u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02703}02703 \textcolor{preprocessor}{\#define RTC\_LR\_CRL\_SHIFT                         4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02704}02704 \textcolor{preprocessor}{\#define RTC\_LR\_SRL\_MASK                          0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02705}02705 \textcolor{preprocessor}{\#define RTC\_LR\_SRL\_SHIFT                         5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02706}02706 \textcolor{preprocessor}{\#define RTC\_LR\_LRL\_MASK                          0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02707}02707 \textcolor{preprocessor}{\#define RTC\_LR\_LRL\_SHIFT                         6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02708}02708 \textcolor{comment}{/* IER Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02709}02709 \textcolor{preprocessor}{\#define RTC\_IER\_TIIE\_MASK                        0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02710}02710 \textcolor{preprocessor}{\#define RTC\_IER\_TIIE\_SHIFT                       0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02711}02711 \textcolor{preprocessor}{\#define RTC\_IER\_TOIE\_MASK                        0x2u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02712}02712 \textcolor{preprocessor}{\#define RTC\_IER\_TOIE\_SHIFT                       1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02713}02713 \textcolor{preprocessor}{\#define RTC\_IER\_TAIE\_MASK                        0x4u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02714}02714 \textcolor{preprocessor}{\#define RTC\_IER\_TAIE\_SHIFT                       2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02715}02715 \textcolor{preprocessor}{\#define RTC\_IER\_TSIE\_MASK                        0x10u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02716}02716 \textcolor{preprocessor}{\#define RTC\_IER\_TSIE\_SHIFT                       4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02717}02717 \textcolor{preprocessor}{\#define RTC\_IER\_WPON\_MASK                        0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02718}02718 \textcolor{preprocessor}{\#define RTC\_IER\_WPON\_SHIFT                       7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02719}02719  \textcolor{comment}{/* end of group RTC\_Register\_Masks */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02723}02723 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02724}02724 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02725}02725 \textcolor{comment}{/* RTC -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02727}\mbox{\hyperlink{group___r_t_c___peripheral___access___layer_ga4265e665d56225412e57a61d87417022}{02727}} \textcolor{preprocessor}{\#define RTC\_BASE                                 (0x4003D000u)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02729}\mbox{\hyperlink{group___r_t_c___peripheral___access___layer_ga5359a088f5d8b20ce74d920e46059304}{02729}} \textcolor{preprocessor}{\#define RTC                                      ((RTC\_Type *)RTC\_BASE)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02731}\mbox{\hyperlink{group___r_t_c___peripheral___access___layer_ga738e3debaa10128244df5d47fb7634d4}{02731}} \textcolor{preprocessor}{\#define RTC\_BASES                                \{ RTC \}}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02732}02732  \textcolor{comment}{/* end of group RTC\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02736}02736 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02737}02737 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02738}02738 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02739}02739 \textcolor{comment}{   -\/-\/ SIM Peripheral Access Layer}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02740}02740 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02741}02741 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02748}\mbox{\hyperlink{struct_s_i_m___type}{02748}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02749}\mbox{\hyperlink{struct_s_i_m___type_a71da199104a0c6df7a9b6ef58c5e4edb}{02749}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_i_m___type_a71da199104a0c6df7a9b6ef58c5e4edb}{SOPT1}};                             }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02750}\mbox{\hyperlink{struct_s_i_m___type_a5dcd927f581c0770092bd59289fe7145}{02750}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_i_m___type_a5dcd927f581c0770092bd59289fe7145}{SOPT1CFG}};                          }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02751}02751        uint8\_t RESERVED\_0[4092];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02752}\mbox{\hyperlink{struct_s_i_m___type_a42567e1697afc977709f14fe6d9f96a8}{02752}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_i_m___type_a42567e1697afc977709f14fe6d9f96a8}{SOPT2}};                             }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02753}02753        uint8\_t RESERVED\_1[4];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02754}\mbox{\hyperlink{struct_s_i_m___type_a44b7f87f2a822cb3f8f1275f478e485d}{02754}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_i_m___type_a44b7f87f2a822cb3f8f1275f478e485d}{SOPT4}};                             }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02755}\mbox{\hyperlink{struct_s_i_m___type_a29d8c8ea1f1cd3f4f1b34b4a48066b63}{02755}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_i_m___type_a29d8c8ea1f1cd3f4f1b34b4a48066b63}{SOPT5}};                             }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02756}02756        uint8\_t RESERVED\_2[4];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02757}\mbox{\hyperlink{struct_s_i_m___type_acf5d10bb5b9bcea4c60a1b30b7499f2e}{02757}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_i_m___type_acf5d10bb5b9bcea4c60a1b30b7499f2e}{SOPT7}};                             }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02758}02758        uint8\_t RESERVED\_3[8];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02759}\mbox{\hyperlink{struct_s_i_m___type_ada1141c7fe188d49a47eeeabc068dfce}{02759}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{struct_s_i_m___type_ada1141c7fe188d49a47eeeabc068dfce}{SDID}};                              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02760}02760        uint8\_t RESERVED\_4[12];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02761}\mbox{\hyperlink{struct_s_i_m___type_ab35fe0b2593c29a2fd320cf4a667094c}{02761}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_i_m___type_ab35fe0b2593c29a2fd320cf4a667094c}{SCGC4}};                             }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02762}\mbox{\hyperlink{struct_s_i_m___type_a139bbc6054a970f8ed4bfddaf5a97dd2}{02762}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_i_m___type_a139bbc6054a970f8ed4bfddaf5a97dd2}{SCGC5}};                             }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02763}\mbox{\hyperlink{struct_s_i_m___type_ae14fa2f76246338c738acd9a19e5e2f0}{02763}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_i_m___type_ae14fa2f76246338c738acd9a19e5e2f0}{SCGC6}};                             }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02764}\mbox{\hyperlink{struct_s_i_m___type_a53e80dc738a9dceaaa230afd667e3fd2}{02764}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_i_m___type_a53e80dc738a9dceaaa230afd667e3fd2}{SCGC7}};                             }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02765}\mbox{\hyperlink{struct_s_i_m___type_a3427fbd07b693e2c8d95a79d481b694d}{02765}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_i_m___type_a3427fbd07b693e2c8d95a79d481b694d}{CLKDIV1}};                           }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02766}02766        uint8\_t RESERVED\_5[4];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02767}\mbox{\hyperlink{struct_s_i_m___type_ad08521bc1b834684ec167d3df1ca795d}{02767}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_i_m___type_ad08521bc1b834684ec167d3df1ca795d}{FCFG1}};                             }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02768}\mbox{\hyperlink{struct_s_i_m___type_a6a16a2d49b11f46bd5874de212f1899e}{02768}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{struct_s_i_m___type_a6a16a2d49b11f46bd5874de212f1899e}{FCFG2}};                             }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02769}02769        uint8\_t RESERVED\_6[4];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02770}\mbox{\hyperlink{struct_s_i_m___type_a3673a8cdd4cf80d15491e56214ee3124}{02770}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{struct_s_i_m___type_a3673a8cdd4cf80d15491e56214ee3124}{UIDMH}};                             }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02771}\mbox{\hyperlink{struct_s_i_m___type_a1995ae7c6cbcede0825d67e2fc3505ca}{02771}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{struct_s_i_m___type_a1995ae7c6cbcede0825d67e2fc3505ca}{UIDML}};                             }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02772}\mbox{\hyperlink{struct_s_i_m___type_a7e55725c1aeddef811d669f56c978529}{02772}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{struct_s_i_m___type_a7e55725c1aeddef811d669f56c978529}{UIDL}};                              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02773}02773        uint8\_t RESERVED\_7[156];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02774}\mbox{\hyperlink{struct_s_i_m___type_afe7bedcfac80b29f0b39bbdb79b4d1ef}{02774}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_i_m___type_afe7bedcfac80b29f0b39bbdb79b4d1ef}{COPC}};                              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02775}\mbox{\hyperlink{struct_s_i_m___type_aa0b1c0ff4681995d0d16f98b1008da72}{02775}}   \mbox{\hyperlink{core__cm0_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint32\_t \mbox{\hyperlink{struct_s_i_m___type_aa0b1c0ff4681995d0d16f98b1008da72}{SRVCOP}};                            }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02776}02776 \} \mbox{\hyperlink{struct_s_i_m___type}{SIM\_Type}};}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02777}02777 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02778}02778 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02779}02779 \textcolor{comment}{   -\/-\/ SIM Register Masks}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02780}02780 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02781}02781 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02787}02787 \textcolor{comment}{/* SOPT1 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02788}02788 \textcolor{preprocessor}{\#define SIM\_SOPT1\_OSC32KSEL\_MASK                 0xC0000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02789}02789 \textcolor{preprocessor}{\#define SIM\_SOPT1\_OSC32KSEL\_SHIFT                18}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02790}02790 \textcolor{preprocessor}{\#define SIM\_SOPT1\_OSC32KSEL(x)                   (((uint32\_t)(((uint32\_t)(x))<<SIM\_SOPT1\_OSC32KSEL\_SHIFT))\&SIM\_SOPT1\_OSC32KSEL\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02791}02791 \textcolor{preprocessor}{\#define SIM\_SOPT1\_USBVSTBY\_MASK                  0x20000000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02792}02792 \textcolor{preprocessor}{\#define SIM\_SOPT1\_USBVSTBY\_SHIFT                 29}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02793}02793 \textcolor{preprocessor}{\#define SIM\_SOPT1\_USBSSTBY\_MASK                  0x40000000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02794}02794 \textcolor{preprocessor}{\#define SIM\_SOPT1\_USBSSTBY\_SHIFT                 30}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02795}02795 \textcolor{preprocessor}{\#define SIM\_SOPT1\_USBREGEN\_MASK                  0x80000000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02796}02796 \textcolor{preprocessor}{\#define SIM\_SOPT1\_USBREGEN\_SHIFT                 31}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02797}02797 \textcolor{comment}{/* SOPT1CFG Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02798}02798 \textcolor{preprocessor}{\#define SIM\_SOPT1CFG\_URWE\_MASK                   0x1000000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02799}02799 \textcolor{preprocessor}{\#define SIM\_SOPT1CFG\_URWE\_SHIFT                  24}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02800}02800 \textcolor{preprocessor}{\#define SIM\_SOPT1CFG\_UVSWE\_MASK                  0x2000000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02801}02801 \textcolor{preprocessor}{\#define SIM\_SOPT1CFG\_UVSWE\_SHIFT                 25}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02802}02802 \textcolor{preprocessor}{\#define SIM\_SOPT1CFG\_USSWE\_MASK                  0x4000000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02803}02803 \textcolor{preprocessor}{\#define SIM\_SOPT1CFG\_USSWE\_SHIFT                 26}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02804}02804 \textcolor{comment}{/* SOPT2 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02805}02805 \textcolor{preprocessor}{\#define SIM\_SOPT2\_RTCCLKOUTSEL\_MASK              0x10u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02806}02806 \textcolor{preprocessor}{\#define SIM\_SOPT2\_RTCCLKOUTSEL\_SHIFT             4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02807}02807 \textcolor{preprocessor}{\#define SIM\_SOPT2\_CLKOUTSEL\_MASK                 0xE0u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02808}02808 \textcolor{preprocessor}{\#define SIM\_SOPT2\_CLKOUTSEL\_SHIFT                5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02809}02809 \textcolor{preprocessor}{\#define SIM\_SOPT2\_CLKOUTSEL(x)                   (((uint32\_t)(((uint32\_t)(x))<<SIM\_SOPT2\_CLKOUTSEL\_SHIFT))\&SIM\_SOPT2\_CLKOUTSEL\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02810}02810 \textcolor{preprocessor}{\#define SIM\_SOPT2\_PLLFLLSEL\_MASK                 0x10000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02811}02811 \textcolor{preprocessor}{\#define SIM\_SOPT2\_PLLFLLSEL\_SHIFT                16}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02812}02812 \textcolor{preprocessor}{\#define SIM\_SOPT2\_USBSRC\_MASK                    0x40000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02813}02813 \textcolor{preprocessor}{\#define SIM\_SOPT2\_USBSRC\_SHIFT                   18}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02814}02814 \textcolor{preprocessor}{\#define SIM\_SOPT2\_TPMSRC\_MASK                    0x3000000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02815}02815 \textcolor{preprocessor}{\#define SIM\_SOPT2\_TPMSRC\_SHIFT                   24}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02816}02816 \textcolor{preprocessor}{\#define SIM\_SOPT2\_TPMSRC(x)                      (((uint32\_t)(((uint32\_t)(x))<<SIM\_SOPT2\_TPMSRC\_SHIFT))\&SIM\_SOPT2\_TPMSRC\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02817}02817 \textcolor{preprocessor}{\#define SIM\_SOPT2\_UART0SRC\_MASK                  0xC000000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02818}02818 \textcolor{preprocessor}{\#define SIM\_SOPT2\_UART0SRC\_SHIFT                 26}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02819}02819 \textcolor{preprocessor}{\#define SIM\_SOPT2\_UART0SRC(x)                    (((uint32\_t)(((uint32\_t)(x))<<SIM\_SOPT2\_UART0SRC\_SHIFT))\&SIM\_SOPT2\_UART0SRC\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02820}02820 \textcolor{comment}{/* SOPT4 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02821}02821 \textcolor{preprocessor}{\#define SIM\_SOPT4\_TPM1CH0SRC\_MASK                0x40000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02822}02822 \textcolor{preprocessor}{\#define SIM\_SOPT4\_TPM1CH0SRC\_SHIFT               18}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02823}02823 \textcolor{preprocessor}{\#define SIM\_SOPT4\_TPM2CH0SRC\_MASK                0x100000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02824}02824 \textcolor{preprocessor}{\#define SIM\_SOPT4\_TPM2CH0SRC\_SHIFT               20}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02825}02825 \textcolor{preprocessor}{\#define SIM\_SOPT4\_TPM0CLKSEL\_MASK                0x1000000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02826}02826 \textcolor{preprocessor}{\#define SIM\_SOPT4\_TPM0CLKSEL\_SHIFT               24}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02827}02827 \textcolor{preprocessor}{\#define SIM\_SOPT4\_TPM1CLKSEL\_MASK                0x2000000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02828}02828 \textcolor{preprocessor}{\#define SIM\_SOPT4\_TPM1CLKSEL\_SHIFT               25}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02829}02829 \textcolor{preprocessor}{\#define SIM\_SOPT4\_TPM2CLKSEL\_MASK                0x4000000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02830}02830 \textcolor{preprocessor}{\#define SIM\_SOPT4\_TPM2CLKSEL\_SHIFT               26}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02831}02831 \textcolor{comment}{/* SOPT5 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02832}02832 \textcolor{preprocessor}{\#define SIM\_SOPT5\_UART0TXSRC\_MASK                0x3u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02833}02833 \textcolor{preprocessor}{\#define SIM\_SOPT5\_UART0TXSRC\_SHIFT               0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02834}02834 \textcolor{preprocessor}{\#define SIM\_SOPT5\_UART0TXSRC(x)                  (((uint32\_t)(((uint32\_t)(x))<<SIM\_SOPT5\_UART0TXSRC\_SHIFT))\&SIM\_SOPT5\_UART0TXSRC\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02835}02835 \textcolor{preprocessor}{\#define SIM\_SOPT5\_UART0RXSRC\_MASK                0x4u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02836}02836 \textcolor{preprocessor}{\#define SIM\_SOPT5\_UART0RXSRC\_SHIFT               2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02837}02837 \textcolor{preprocessor}{\#define SIM\_SOPT5\_UART1TXSRC\_MASK                0x30u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02838}02838 \textcolor{preprocessor}{\#define SIM\_SOPT5\_UART1TXSRC\_SHIFT               4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02839}02839 \textcolor{preprocessor}{\#define SIM\_SOPT5\_UART1TXSRC(x)                  (((uint32\_t)(((uint32\_t)(x))<<SIM\_SOPT5\_UART1TXSRC\_SHIFT))\&SIM\_SOPT5\_UART1TXSRC\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02840}02840 \textcolor{preprocessor}{\#define SIM\_SOPT5\_UART1RXSRC\_MASK                0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02841}02841 \textcolor{preprocessor}{\#define SIM\_SOPT5\_UART1RXSRC\_SHIFT               6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02842}02842 \textcolor{preprocessor}{\#define SIM\_SOPT5\_UART0ODE\_MASK                  0x10000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02843}02843 \textcolor{preprocessor}{\#define SIM\_SOPT5\_UART0ODE\_SHIFT                 16}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02844}02844 \textcolor{preprocessor}{\#define SIM\_SOPT5\_UART1ODE\_MASK                  0x20000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02845}02845 \textcolor{preprocessor}{\#define SIM\_SOPT5\_UART1ODE\_SHIFT                 17}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02846}02846 \textcolor{preprocessor}{\#define SIM\_SOPT5\_UART2ODE\_MASK                  0x40000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02847}02847 \textcolor{preprocessor}{\#define SIM\_SOPT5\_UART2ODE\_SHIFT                 18}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02848}02848 \textcolor{comment}{/* SOPT7 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02849}02849 \textcolor{preprocessor}{\#define SIM\_SOPT7\_ADC0TRGSEL\_MASK                0xFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02850}02850 \textcolor{preprocessor}{\#define SIM\_SOPT7\_ADC0TRGSEL\_SHIFT               0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02851}02851 \textcolor{preprocessor}{\#define SIM\_SOPT7\_ADC0TRGSEL(x)                  (((uint32\_t)(((uint32\_t)(x))<<SIM\_SOPT7\_ADC0TRGSEL\_SHIFT))\&SIM\_SOPT7\_ADC0TRGSEL\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02852}02852 \textcolor{preprocessor}{\#define SIM\_SOPT7\_ADC0PRETRGSEL\_MASK             0x10u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02853}02853 \textcolor{preprocessor}{\#define SIM\_SOPT7\_ADC0PRETRGSEL\_SHIFT            4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02854}02854 \textcolor{preprocessor}{\#define SIM\_SOPT7\_ADC0ALTTRGEN\_MASK              0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02855}02855 \textcolor{preprocessor}{\#define SIM\_SOPT7\_ADC0ALTTRGEN\_SHIFT             7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02856}02856 \textcolor{comment}{/* SDID Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02857}02857 \textcolor{preprocessor}{\#define SIM\_SDID\_PINID\_MASK                      0xFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02858}02858 \textcolor{preprocessor}{\#define SIM\_SDID\_PINID\_SHIFT                     0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02859}02859 \textcolor{preprocessor}{\#define SIM\_SDID\_PINID(x)                        (((uint32\_t)(((uint32\_t)(x))<<SIM\_SDID\_PINID\_SHIFT))\&SIM\_SDID\_PINID\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02860}02860 \textcolor{preprocessor}{\#define SIM\_SDID\_DIEID\_MASK                      0xF80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02861}02861 \textcolor{preprocessor}{\#define SIM\_SDID\_DIEID\_SHIFT                     7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02862}02862 \textcolor{preprocessor}{\#define SIM\_SDID\_DIEID(x)                        (((uint32\_t)(((uint32\_t)(x))<<SIM\_SDID\_DIEID\_SHIFT))\&SIM\_SDID\_DIEID\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02863}02863 \textcolor{preprocessor}{\#define SIM\_SDID\_REVID\_MASK                      0xF000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02864}02864 \textcolor{preprocessor}{\#define SIM\_SDID\_REVID\_SHIFT                     12}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02865}02865 \textcolor{preprocessor}{\#define SIM\_SDID\_REVID(x)                        (((uint32\_t)(((uint32\_t)(x))<<SIM\_SDID\_REVID\_SHIFT))\&SIM\_SDID\_REVID\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02866}02866 \textcolor{preprocessor}{\#define SIM\_SDID\_SRAMSIZE\_MASK                   0xF0000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02867}02867 \textcolor{preprocessor}{\#define SIM\_SDID\_SRAMSIZE\_SHIFT                  16}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02868}02868 \textcolor{preprocessor}{\#define SIM\_SDID\_SRAMSIZE(x)                     (((uint32\_t)(((uint32\_t)(x))<<SIM\_SDID\_SRAMSIZE\_SHIFT))\&SIM\_SDID\_SRAMSIZE\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02869}02869 \textcolor{preprocessor}{\#define SIM\_SDID\_SERIESID\_MASK                   0xF00000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02870}02870 \textcolor{preprocessor}{\#define SIM\_SDID\_SERIESID\_SHIFT                  20}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02871}02871 \textcolor{preprocessor}{\#define SIM\_SDID\_SERIESID(x)                     (((uint32\_t)(((uint32\_t)(x))<<SIM\_SDID\_SERIESID\_SHIFT))\&SIM\_SDID\_SERIESID\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02872}02872 \textcolor{preprocessor}{\#define SIM\_SDID\_SUBFAMID\_MASK                   0xF000000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02873}02873 \textcolor{preprocessor}{\#define SIM\_SDID\_SUBFAMID\_SHIFT                  24}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02874}02874 \textcolor{preprocessor}{\#define SIM\_SDID\_SUBFAMID(x)                     (((uint32\_t)(((uint32\_t)(x))<<SIM\_SDID\_SUBFAMID\_SHIFT))\&SIM\_SDID\_SUBFAMID\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02875}02875 \textcolor{preprocessor}{\#define SIM\_SDID\_FAMID\_MASK                      0xF0000000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02876}02876 \textcolor{preprocessor}{\#define SIM\_SDID\_FAMID\_SHIFT                     28}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02877}02877 \textcolor{preprocessor}{\#define SIM\_SDID\_FAMID(x)                        (((uint32\_t)(((uint32\_t)(x))<<SIM\_SDID\_FAMID\_SHIFT))\&SIM\_SDID\_FAMID\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02878}02878 \textcolor{comment}{/* SCGC4 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02879}02879 \textcolor{preprocessor}{\#define SIM\_SCGC4\_I2C0\_MASK                      0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02880}02880 \textcolor{preprocessor}{\#define SIM\_SCGC4\_I2C0\_SHIFT                     6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02881}02881 \textcolor{preprocessor}{\#define SIM\_SCGC4\_I2C1\_MASK                      0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02882}02882 \textcolor{preprocessor}{\#define SIM\_SCGC4\_I2C1\_SHIFT                     7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02883}02883 \textcolor{preprocessor}{\#define SIM\_SCGC4\_UART0\_MASK                     0x400u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02884}02884 \textcolor{preprocessor}{\#define SIM\_SCGC4\_UART0\_SHIFT                    10}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02885}02885 \textcolor{preprocessor}{\#define SIM\_SCGC4\_UART1\_MASK                     0x800u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02886}02886 \textcolor{preprocessor}{\#define SIM\_SCGC4\_UART1\_SHIFT                    11}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02887}02887 \textcolor{preprocessor}{\#define SIM\_SCGC4\_UART2\_MASK                     0x1000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02888}02888 \textcolor{preprocessor}{\#define SIM\_SCGC4\_UART2\_SHIFT                    12}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02889}02889 \textcolor{preprocessor}{\#define SIM\_SCGC4\_USBOTG\_MASK                    0x40000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02890}02890 \textcolor{preprocessor}{\#define SIM\_SCGC4\_USBOTG\_SHIFT                   18}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02891}02891 \textcolor{preprocessor}{\#define SIM\_SCGC4\_CMP\_MASK                       0x80000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02892}02892 \textcolor{preprocessor}{\#define SIM\_SCGC4\_CMP\_SHIFT                      19}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02893}02893 \textcolor{preprocessor}{\#define SIM\_SCGC4\_SPI0\_MASK                      0x400000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02894}02894 \textcolor{preprocessor}{\#define SIM\_SCGC4\_SPI0\_SHIFT                     22}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02895}02895 \textcolor{preprocessor}{\#define SIM\_SCGC4\_SPI1\_MASK                      0x800000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02896}02896 \textcolor{preprocessor}{\#define SIM\_SCGC4\_SPI1\_SHIFT                     23}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02897}02897 \textcolor{comment}{/* SCGC5 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02898}02898 \textcolor{preprocessor}{\#define SIM\_SCGC5\_LPTMR\_MASK                     0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02899}02899 \textcolor{preprocessor}{\#define SIM\_SCGC5\_LPTMR\_SHIFT                    0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02900}02900 \textcolor{preprocessor}{\#define SIM\_SCGC5\_TSI\_MASK                       0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02901}02901 \textcolor{preprocessor}{\#define SIM\_SCGC5\_TSI\_SHIFT                      5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02902}02902 \textcolor{preprocessor}{\#define SIM\_SCGC5\_PORTA\_MASK                     0x200u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02903}02903 \textcolor{preprocessor}{\#define SIM\_SCGC5\_PORTA\_SHIFT                    9}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02904}02904 \textcolor{preprocessor}{\#define SIM\_SCGC5\_PORTB\_MASK                     0x400u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02905}02905 \textcolor{preprocessor}{\#define SIM\_SCGC5\_PORTB\_SHIFT                    10}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02906}02906 \textcolor{preprocessor}{\#define SIM\_SCGC5\_PORTC\_MASK                     0x800u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02907}02907 \textcolor{preprocessor}{\#define SIM\_SCGC5\_PORTC\_SHIFT                    11}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02908}02908 \textcolor{preprocessor}{\#define SIM\_SCGC5\_PORTD\_MASK                     0x1000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02909}02909 \textcolor{preprocessor}{\#define SIM\_SCGC5\_PORTD\_SHIFT                    12}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02910}02910 \textcolor{preprocessor}{\#define SIM\_SCGC5\_PORTE\_MASK                     0x2000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02911}02911 \textcolor{preprocessor}{\#define SIM\_SCGC5\_PORTE\_SHIFT                    13}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02912}02912 \textcolor{comment}{/* SCGC6 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02913}02913 \textcolor{preprocessor}{\#define SIM\_SCGC6\_FTF\_MASK                       0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02914}02914 \textcolor{preprocessor}{\#define SIM\_SCGC6\_FTF\_SHIFT                      0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02915}02915 \textcolor{preprocessor}{\#define SIM\_SCGC6\_DMAMUX\_MASK                    0x2u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02916}02916 \textcolor{preprocessor}{\#define SIM\_SCGC6\_DMAMUX\_SHIFT                   1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02917}02917 \textcolor{preprocessor}{\#define SIM\_SCGC6\_PIT\_MASK                       0x800000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02918}02918 \textcolor{preprocessor}{\#define SIM\_SCGC6\_PIT\_SHIFT                      23}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02919}02919 \textcolor{preprocessor}{\#define SIM\_SCGC6\_TPM0\_MASK                      0x1000000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02920}02920 \textcolor{preprocessor}{\#define SIM\_SCGC6\_TPM0\_SHIFT                     24}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02921}02921 \textcolor{preprocessor}{\#define SIM\_SCGC6\_TPM1\_MASK                      0x2000000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02922}02922 \textcolor{preprocessor}{\#define SIM\_SCGC6\_TPM1\_SHIFT                     25}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02923}02923 \textcolor{preprocessor}{\#define SIM\_SCGC6\_TPM2\_MASK                      0x4000000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02924}02924 \textcolor{preprocessor}{\#define SIM\_SCGC6\_TPM2\_SHIFT                     26}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02925}02925 \textcolor{preprocessor}{\#define SIM\_SCGC6\_ADC0\_MASK                      0x8000000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02926}02926 \textcolor{preprocessor}{\#define SIM\_SCGC6\_ADC0\_SHIFT                     27}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02927}02927 \textcolor{preprocessor}{\#define SIM\_SCGC6\_RTC\_MASK                       0x20000000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02928}02928 \textcolor{preprocessor}{\#define SIM\_SCGC6\_RTC\_SHIFT                      29}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02929}02929 \textcolor{preprocessor}{\#define SIM\_SCGC6\_DAC0\_MASK                      0x80000000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02930}02930 \textcolor{preprocessor}{\#define SIM\_SCGC6\_DAC0\_SHIFT                     31}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02931}02931 \textcolor{comment}{/* SCGC7 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02932}02932 \textcolor{preprocessor}{\#define SIM\_SCGC7\_DMA\_MASK                       0x100u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02933}02933 \textcolor{preprocessor}{\#define SIM\_SCGC7\_DMA\_SHIFT                      8}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02934}02934 \textcolor{comment}{/* CLKDIV1 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02935}02935 \textcolor{preprocessor}{\#define SIM\_CLKDIV1\_OUTDIV4\_MASK                 0x70000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02936}02936 \textcolor{preprocessor}{\#define SIM\_CLKDIV1\_OUTDIV4\_SHIFT                16}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02937}02937 \textcolor{preprocessor}{\#define SIM\_CLKDIV1\_OUTDIV4(x)                   (((uint32\_t)(((uint32\_t)(x))<<SIM\_CLKDIV1\_OUTDIV4\_SHIFT))\&SIM\_CLKDIV1\_OUTDIV4\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02938}02938 \textcolor{preprocessor}{\#define SIM\_CLKDIV1\_OUTDIV1\_MASK                 0xF0000000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02939}02939 \textcolor{preprocessor}{\#define SIM\_CLKDIV1\_OUTDIV1\_SHIFT                28}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02940}02940 \textcolor{preprocessor}{\#define SIM\_CLKDIV1\_OUTDIV1(x)                   (((uint32\_t)(((uint32\_t)(x))<<SIM\_CLKDIV1\_OUTDIV1\_SHIFT))\&SIM\_CLKDIV1\_OUTDIV1\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02941}02941 \textcolor{comment}{/* FCFG1 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02942}02942 \textcolor{preprocessor}{\#define SIM\_FCFG1\_FLASHDIS\_MASK                  0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02943}02943 \textcolor{preprocessor}{\#define SIM\_FCFG1\_FLASHDIS\_SHIFT                 0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02944}02944 \textcolor{preprocessor}{\#define SIM\_FCFG1\_FLASHDOZE\_MASK                 0x2u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02945}02945 \textcolor{preprocessor}{\#define SIM\_FCFG1\_FLASHDOZE\_SHIFT                1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02946}02946 \textcolor{preprocessor}{\#define SIM\_FCFG1\_PFSIZE\_MASK                    0xF000000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02947}02947 \textcolor{preprocessor}{\#define SIM\_FCFG1\_PFSIZE\_SHIFT                   24}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02948}02948 \textcolor{preprocessor}{\#define SIM\_FCFG1\_PFSIZE(x)                      (((uint32\_t)(((uint32\_t)(x))<<SIM\_FCFG1\_PFSIZE\_SHIFT))\&SIM\_FCFG1\_PFSIZE\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02949}02949 \textcolor{comment}{/* FCFG2 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02950}02950 \textcolor{preprocessor}{\#define SIM\_FCFG2\_MAXADDR\_MASK                   0x7F000000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02951}02951 \textcolor{preprocessor}{\#define SIM\_FCFG2\_MAXADDR\_SHIFT                  24}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02952}02952 \textcolor{preprocessor}{\#define SIM\_FCFG2\_MAXADDR(x)                     (((uint32\_t)(((uint32\_t)(x))<<SIM\_FCFG2\_MAXADDR\_SHIFT))\&SIM\_FCFG2\_MAXADDR\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02953}02953 \textcolor{comment}{/* UIDMH Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02954}02954 \textcolor{preprocessor}{\#define SIM\_UIDMH\_UID\_MASK                       0xFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02955}02955 \textcolor{preprocessor}{\#define SIM\_UIDMH\_UID\_SHIFT                      0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02956}02956 \textcolor{preprocessor}{\#define SIM\_UIDMH\_UID(x)                         (((uint32\_t)(((uint32\_t)(x))<<SIM\_UIDMH\_UID\_SHIFT))\&SIM\_UIDMH\_UID\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02957}02957 \textcolor{comment}{/* UIDML Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02958}02958 \textcolor{preprocessor}{\#define SIM\_UIDML\_UID\_MASK                       0xFFFFFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02959}02959 \textcolor{preprocessor}{\#define SIM\_UIDML\_UID\_SHIFT                      0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02960}02960 \textcolor{preprocessor}{\#define SIM\_UIDML\_UID(x)                         (((uint32\_t)(((uint32\_t)(x))<<SIM\_UIDML\_UID\_SHIFT))\&SIM\_UIDML\_UID\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02961}02961 \textcolor{comment}{/* UIDL Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02962}02962 \textcolor{preprocessor}{\#define SIM\_UIDL\_UID\_MASK                        0xFFFFFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02963}02963 \textcolor{preprocessor}{\#define SIM\_UIDL\_UID\_SHIFT                       0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02964}02964 \textcolor{preprocessor}{\#define SIM\_UIDL\_UID(x)                          (((uint32\_t)(((uint32\_t)(x))<<SIM\_UIDL\_UID\_SHIFT))\&SIM\_UIDL\_UID\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02965}02965 \textcolor{comment}{/* COPC Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02966}02966 \textcolor{preprocessor}{\#define SIM\_COPC\_COPW\_MASK                       0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02967}02967 \textcolor{preprocessor}{\#define SIM\_COPC\_COPW\_SHIFT                      0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02968}02968 \textcolor{preprocessor}{\#define SIM\_COPC\_COPCLKS\_MASK                    0x2u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02969}02969 \textcolor{preprocessor}{\#define SIM\_COPC\_COPCLKS\_SHIFT                   1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02970}02970 \textcolor{preprocessor}{\#define SIM\_COPC\_COPT\_MASK                       0xCu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02971}02971 \textcolor{preprocessor}{\#define SIM\_COPC\_COPT\_SHIFT                      2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02972}02972 \textcolor{preprocessor}{\#define SIM\_COPC\_COPT(x)                         (((uint32\_t)(((uint32\_t)(x))<<SIM\_COPC\_COPT\_SHIFT))\&SIM\_COPC\_COPT\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02973}02973 \textcolor{comment}{/* SRVCOP Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02974}02974 \textcolor{preprocessor}{\#define SIM\_SRVCOP\_SRVCOP\_MASK                   0xFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02975}02975 \textcolor{preprocessor}{\#define SIM\_SRVCOP\_SRVCOP\_SHIFT                  0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02976}02976 \textcolor{preprocessor}{\#define SIM\_SRVCOP\_SRVCOP(x)                     (((uint32\_t)(((uint32\_t)(x))<<SIM\_SRVCOP\_SRVCOP\_SHIFT))\&SIM\_SRVCOP\_SRVCOP\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02977}02977  \textcolor{comment}{/* end of group SIM\_Register\_Masks */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02981}02981 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02982}02982 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02983}02983 \textcolor{comment}{/* SIM -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02985}\mbox{\hyperlink{group___s_i_m___peripheral___access___layer_gace1d6947a3e5c9530f00f8c22adcd700}{02985}} \textcolor{preprocessor}{\#define SIM\_BASE                                 (0x40047000u)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02987}\mbox{\hyperlink{group___s_i_m___peripheral___access___layer_ga3dd2f4c4bfb41778902b4b5350143d9e}{02987}} \textcolor{preprocessor}{\#define SIM                                      ((SIM\_Type *)SIM\_BASE)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02989}\mbox{\hyperlink{group___s_i_m___peripheral___access___layer_gada0163d04c53251fcb36d06c0cc5fab9}{02989}} \textcolor{preprocessor}{\#define SIM\_BASES                                \{ SIM \}}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02990}02990  \textcolor{comment}{/* end of group SIM\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02994}02994 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02995}02995 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02996}02996 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02997}02997 \textcolor{comment}{   -\/-\/ SMC Peripheral Access Layer}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02998}02998 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l02999}02999 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03006}\mbox{\hyperlink{struct_s_m_c___type}{03006}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03007}\mbox{\hyperlink{struct_s_m_c___type_aeb1160606f3387d12dadc263eec7b749}{03007}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_s_m_c___type_aeb1160606f3387d12dadc263eec7b749}{PMPROT}};                             }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03008}\mbox{\hyperlink{struct_s_m_c___type_ab8623b594bbc8c61e5d223101fc90d97}{03008}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_s_m_c___type_ab8623b594bbc8c61e5d223101fc90d97}{PMCTRL}};                             }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03009}\mbox{\hyperlink{struct_s_m_c___type_aae7ce3860f0e8c664e2e345e8936dbdc}{03009}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_s_m_c___type_aae7ce3860f0e8c664e2e345e8936dbdc}{STOPCTRL}};                           }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03010}\mbox{\hyperlink{struct_s_m_c___type_af4f12c170087f5adb138c07010fc7027}{03010}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{struct_s_m_c___type_af4f12c170087f5adb138c07010fc7027}{PMSTAT}};                             }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03011}03011 \} \mbox{\hyperlink{struct_s_m_c___type}{SMC\_Type}};}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03012}03012 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03013}03013 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03014}03014 \textcolor{comment}{   -\/-\/ SMC Register Masks}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03015}03015 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03016}03016 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03022}03022 \textcolor{comment}{/* PMPROT Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03023}03023 \textcolor{preprocessor}{\#define SMC\_PMPROT\_AVLLS\_MASK                    0x2u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03024}03024 \textcolor{preprocessor}{\#define SMC\_PMPROT\_AVLLS\_SHIFT                   1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03025}03025 \textcolor{preprocessor}{\#define SMC\_PMPROT\_ALLS\_MASK                     0x8u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03026}03026 \textcolor{preprocessor}{\#define SMC\_PMPROT\_ALLS\_SHIFT                    3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03027}03027 \textcolor{preprocessor}{\#define SMC\_PMPROT\_AVLP\_MASK                     0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03028}03028 \textcolor{preprocessor}{\#define SMC\_PMPROT\_AVLP\_SHIFT                    5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03029}03029 \textcolor{comment}{/* PMCTRL Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03030}03030 \textcolor{preprocessor}{\#define SMC\_PMCTRL\_STOPM\_MASK                    0x7u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03031}03031 \textcolor{preprocessor}{\#define SMC\_PMCTRL\_STOPM\_SHIFT                   0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03032}03032 \textcolor{preprocessor}{\#define SMC\_PMCTRL\_STOPM(x)                      (((uint8\_t)(((uint8\_t)(x))<<SMC\_PMCTRL\_STOPM\_SHIFT))\&SMC\_PMCTRL\_STOPM\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03033}03033 \textcolor{preprocessor}{\#define SMC\_PMCTRL\_STOPA\_MASK                    0x8u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03034}03034 \textcolor{preprocessor}{\#define SMC\_PMCTRL\_STOPA\_SHIFT                   3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03035}03035 \textcolor{preprocessor}{\#define SMC\_PMCTRL\_RUNM\_MASK                     0x60u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03036}03036 \textcolor{preprocessor}{\#define SMC\_PMCTRL\_RUNM\_SHIFT                    5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03037}03037 \textcolor{preprocessor}{\#define SMC\_PMCTRL\_RUNM(x)                       (((uint8\_t)(((uint8\_t)(x))<<SMC\_PMCTRL\_RUNM\_SHIFT))\&SMC\_PMCTRL\_RUNM\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03038}03038 \textcolor{comment}{/* STOPCTRL Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03039}03039 \textcolor{preprocessor}{\#define SMC\_STOPCTRL\_VLLSM\_MASK                  0x7u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03040}03040 \textcolor{preprocessor}{\#define SMC\_STOPCTRL\_VLLSM\_SHIFT                 0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03041}03041 \textcolor{preprocessor}{\#define SMC\_STOPCTRL\_VLLSM(x)                    (((uint8\_t)(((uint8\_t)(x))<<SMC\_STOPCTRL\_VLLSM\_SHIFT))\&SMC\_STOPCTRL\_VLLSM\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03042}03042 \textcolor{preprocessor}{\#define SMC\_STOPCTRL\_PORPO\_MASK                  0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03043}03043 \textcolor{preprocessor}{\#define SMC\_STOPCTRL\_PORPO\_SHIFT                 5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03044}03044 \textcolor{preprocessor}{\#define SMC\_STOPCTRL\_PSTOPO\_MASK                 0xC0u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03045}03045 \textcolor{preprocessor}{\#define SMC\_STOPCTRL\_PSTOPO\_SHIFT                6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03046}03046 \textcolor{preprocessor}{\#define SMC\_STOPCTRL\_PSTOPO(x)                   (((uint8\_t)(((uint8\_t)(x))<<SMC\_STOPCTRL\_PSTOPO\_SHIFT))\&SMC\_STOPCTRL\_PSTOPO\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03047}03047 \textcolor{comment}{/* PMSTAT Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03048}03048 \textcolor{preprocessor}{\#define SMC\_PMSTAT\_PMSTAT\_MASK                   0x7Fu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03049}03049 \textcolor{preprocessor}{\#define SMC\_PMSTAT\_PMSTAT\_SHIFT                  0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03050}03050 \textcolor{preprocessor}{\#define SMC\_PMSTAT\_PMSTAT(x)                     (((uint8\_t)(((uint8\_t)(x))<<SMC\_PMSTAT\_PMSTAT\_SHIFT))\&SMC\_PMSTAT\_PMSTAT\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03051}03051  \textcolor{comment}{/* end of group SMC\_Register\_Masks */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03055}03055 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03056}03056 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03057}03057 \textcolor{comment}{/* SMC -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03059}\mbox{\hyperlink{group___s_m_c___peripheral___access___layer_ga683c9b3b5d9d94fb1ac7c4c18f5aff44}{03059}} \textcolor{preprocessor}{\#define SMC\_BASE                                 (0x4007E000u)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03061}\mbox{\hyperlink{group___s_m_c___peripheral___access___layer_ga6667e81e5b32250febd3d46511d9309d}{03061}} \textcolor{preprocessor}{\#define SMC                                      ((SMC\_Type *)SMC\_BASE)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03063}\mbox{\hyperlink{group___s_m_c___peripheral___access___layer_ga3c3dac14aea70e071c763a0fd836963b}{03063}} \textcolor{preprocessor}{\#define SMC\_BASES                                \{ SMC \}}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03064}03064  \textcolor{comment}{/* end of group SMC\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03068}03068 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03069}03069 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03070}03070 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03071}03071 \textcolor{comment}{   -\/-\/ SPI Peripheral Access Layer}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03072}03072 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03073}03073 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03080}\mbox{\hyperlink{struct_s_p_i___type}{03080}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03081}\mbox{\hyperlink{struct_s_p_i___type_a04efcea84d844fdf789652bd42165da8}{03081}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_s_p_i___type_a04efcea84d844fdf789652bd42165da8}{C1}};                                 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03082}\mbox{\hyperlink{struct_s_p_i___type_ab6c4f843fc2730530f66b1c6ce835fbc}{03082}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_s_p_i___type_ab6c4f843fc2730530f66b1c6ce835fbc}{C2}};                                 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03083}\mbox{\hyperlink{struct_s_p_i___type_aa2adfd805d46b25e2cc5291efbfd03cb}{03083}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_s_p_i___type_aa2adfd805d46b25e2cc5291efbfd03cb}{BR}};                                 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03084}\mbox{\hyperlink{struct_s_p_i___type_a10981f13e616303d353622ca3d6a4142}{03084}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{struct_s_p_i___type_a10981f13e616303d353622ca3d6a4142}{S}};                                  }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03085}03085        uint8\_t RESERVED\_0[1];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03086}\mbox{\hyperlink{struct_s_p_i___type_af2a907ad002724647e95d1665f492ee9}{03086}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_s_p_i___type_af2a907ad002724647e95d1665f492ee9}{D}};                                  }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03087}03087        uint8\_t RESERVED\_1[1];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03088}\mbox{\hyperlink{struct_s_p_i___type_ad7892aac9a5a6b2723d34c8cdfc714d2}{03088}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_s_p_i___type_ad7892aac9a5a6b2723d34c8cdfc714d2}{M}};                                  }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03089}03089 \} \mbox{\hyperlink{struct_s_p_i___type}{SPI\_Type}};}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03090}03090 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03091}03091 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03092}03092 \textcolor{comment}{   -\/-\/ SPI Register Masks}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03093}03093 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03094}03094 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03100}03100 \textcolor{comment}{/* C1 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03101}03101 \textcolor{preprocessor}{\#define SPI\_C1\_LSBFE\_MASK                        0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03102}03102 \textcolor{preprocessor}{\#define SPI\_C1\_LSBFE\_SHIFT                       0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03103}03103 \textcolor{preprocessor}{\#define SPI\_C1\_SSOE\_MASK                         0x2u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03104}03104 \textcolor{preprocessor}{\#define SPI\_C1\_SSOE\_SHIFT                        1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03105}03105 \textcolor{preprocessor}{\#define SPI\_C1\_CPHA\_MASK                         0x4u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03106}03106 \textcolor{preprocessor}{\#define SPI\_C1\_CPHA\_SHIFT                        2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03107}03107 \textcolor{preprocessor}{\#define SPI\_C1\_CPOL\_MASK                         0x8u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03108}03108 \textcolor{preprocessor}{\#define SPI\_C1\_CPOL\_SHIFT                        3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03109}03109 \textcolor{preprocessor}{\#define SPI\_C1\_MSTR\_MASK                         0x10u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03110}03110 \textcolor{preprocessor}{\#define SPI\_C1\_MSTR\_SHIFT                        4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03111}03111 \textcolor{preprocessor}{\#define SPI\_C1\_SPTIE\_MASK                        0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03112}03112 \textcolor{preprocessor}{\#define SPI\_C1\_SPTIE\_SHIFT                       5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03113}03113 \textcolor{preprocessor}{\#define SPI\_C1\_SPE\_MASK                          0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03114}03114 \textcolor{preprocessor}{\#define SPI\_C1\_SPE\_SHIFT                         6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03115}03115 \textcolor{preprocessor}{\#define SPI\_C1\_SPIE\_MASK                         0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03116}03116 \textcolor{preprocessor}{\#define SPI\_C1\_SPIE\_SHIFT                        7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03117}03117 \textcolor{comment}{/* C2 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03118}03118 \textcolor{preprocessor}{\#define SPI\_C2\_SPC0\_MASK                         0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03119}03119 \textcolor{preprocessor}{\#define SPI\_C2\_SPC0\_SHIFT                        0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03120}03120 \textcolor{preprocessor}{\#define SPI\_C2\_SPISWAI\_MASK                      0x2u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03121}03121 \textcolor{preprocessor}{\#define SPI\_C2\_SPISWAI\_SHIFT                     1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03122}03122 \textcolor{preprocessor}{\#define SPI\_C2\_RXDMAE\_MASK                       0x4u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03123}03123 \textcolor{preprocessor}{\#define SPI\_C2\_RXDMAE\_SHIFT                      2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03124}03124 \textcolor{preprocessor}{\#define SPI\_C2\_BIDIROE\_MASK                      0x8u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03125}03125 \textcolor{preprocessor}{\#define SPI\_C2\_BIDIROE\_SHIFT                     3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03126}03126 \textcolor{preprocessor}{\#define SPI\_C2\_MODFEN\_MASK                       0x10u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03127}03127 \textcolor{preprocessor}{\#define SPI\_C2\_MODFEN\_SHIFT                      4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03128}03128 \textcolor{preprocessor}{\#define SPI\_C2\_TXDMAE\_MASK                       0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03129}03129 \textcolor{preprocessor}{\#define SPI\_C2\_TXDMAE\_SHIFT                      5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03130}03130 \textcolor{preprocessor}{\#define SPI\_C2\_SPLPIE\_MASK                       0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03131}03131 \textcolor{preprocessor}{\#define SPI\_C2\_SPLPIE\_SHIFT                      6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03132}03132 \textcolor{preprocessor}{\#define SPI\_C2\_SPMIE\_MASK                        0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03133}03133 \textcolor{preprocessor}{\#define SPI\_C2\_SPMIE\_SHIFT                       7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03134}03134 \textcolor{comment}{/* BR Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03135}03135 \textcolor{preprocessor}{\#define SPI\_BR\_SPR\_MASK                          0xFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03136}03136 \textcolor{preprocessor}{\#define SPI\_BR\_SPR\_SHIFT                         0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03137}03137 \textcolor{preprocessor}{\#define SPI\_BR\_SPR(x)                            (((uint8\_t)(((uint8\_t)(x))<<SPI\_BR\_SPR\_SHIFT))\&SPI\_BR\_SPR\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03138}03138 \textcolor{preprocessor}{\#define SPI\_BR\_SPPR\_MASK                         0x70u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03139}03139 \textcolor{preprocessor}{\#define SPI\_BR\_SPPR\_SHIFT                        4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03140}03140 \textcolor{preprocessor}{\#define SPI\_BR\_SPPR(x)                           (((uint8\_t)(((uint8\_t)(x))<<SPI\_BR\_SPPR\_SHIFT))\&SPI\_BR\_SPPR\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03141}03141 \textcolor{comment}{/* S Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03142}03142 \textcolor{preprocessor}{\#define SPI\_S\_MODF\_MASK                          0x10u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03143}03143 \textcolor{preprocessor}{\#define SPI\_S\_MODF\_SHIFT                         4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03144}03144 \textcolor{preprocessor}{\#define SPI\_S\_SPTEF\_MASK                         0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03145}03145 \textcolor{preprocessor}{\#define SPI\_S\_SPTEF\_SHIFT                        5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03146}03146 \textcolor{preprocessor}{\#define SPI\_S\_SPMF\_MASK                          0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03147}03147 \textcolor{preprocessor}{\#define SPI\_S\_SPMF\_SHIFT                         6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03148}03148 \textcolor{preprocessor}{\#define SPI\_S\_SPRF\_MASK                          0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03149}03149 \textcolor{preprocessor}{\#define SPI\_S\_SPRF\_SHIFT                         7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03150}03150 \textcolor{comment}{/* D Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03151}03151 \textcolor{preprocessor}{\#define SPI\_D\_Bits\_MASK                          0xFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03152}03152 \textcolor{preprocessor}{\#define SPI\_D\_Bits\_SHIFT                         0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03153}03153 \textcolor{preprocessor}{\#define SPI\_D\_Bits(x)                            (((uint8\_t)(((uint8\_t)(x))<<SPI\_D\_Bits\_SHIFT))\&SPI\_D\_Bits\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03154}03154 \textcolor{comment}{/* M Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03155}03155 \textcolor{preprocessor}{\#define SPI\_M\_Bits\_MASK                          0xFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03156}03156 \textcolor{preprocessor}{\#define SPI\_M\_Bits\_SHIFT                         0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03157}03157 \textcolor{preprocessor}{\#define SPI\_M\_Bits(x)                            (((uint8\_t)(((uint8\_t)(x))<<SPI\_M\_Bits\_SHIFT))\&SPI\_M\_Bits\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03158}03158  \textcolor{comment}{/* end of group SPI\_Register\_Masks */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03162}03162 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03163}03163 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03164}03164 \textcolor{comment}{/* SPI -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03166}\mbox{\hyperlink{group___s_p_i___peripheral___access___layer_gadeaa49ab944c7dcae2a868b0450232c8}{03166}} \textcolor{preprocessor}{\#define SPI0\_BASE                                (0x40076000u)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03168}\mbox{\hyperlink{group___s_p_i___peripheral___access___layer_gaf26e39c91b262cc480085abcc450d3d5}{03168}} \textcolor{preprocessor}{\#define SPI0                                     ((SPI\_Type *)SPI0\_BASE)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03170}\mbox{\hyperlink{group___s_p_i___peripheral___access___layer_ga50cd8b47929f18b05efbd0f41253bf8d}{03170}} \textcolor{preprocessor}{\#define SPI1\_BASE                                (0x40077000u)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03172}\mbox{\hyperlink{group___s_p_i___peripheral___access___layer_gad483be344a28ac800be8f03654a9612f}{03172}} \textcolor{preprocessor}{\#define SPI1                                     ((SPI\_Type *)SPI1\_BASE)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03174}\mbox{\hyperlink{group___s_p_i___peripheral___access___layer_ga10a4758c2218025a1cafc4ab139d074a}{03174}} \textcolor{preprocessor}{\#define SPI\_BASES                                \{ SPI0, SPI1 \}}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03175}03175  \textcolor{comment}{/* end of group SPI\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03179}03179 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03180}03180 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03181}03181 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03182}03182 \textcolor{comment}{   -\/-\/ TPM Peripheral Access Layer}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03183}03183 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03184}03184 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03191}\mbox{\hyperlink{struct_t_p_m___type}{03191}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03192}\mbox{\hyperlink{struct_t_p_m___type_a6b39b132b13eaba36b30afc619637992}{03192}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_p_m___type_a6b39b132b13eaba36b30afc619637992}{SC}};                                }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03193}\mbox{\hyperlink{struct_t_p_m___type_a896df1de7ef2d6f21b14125801930b18}{03193}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_p_m___type_a896df1de7ef2d6f21b14125801930b18}{CNT}};                               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03194}\mbox{\hyperlink{struct_t_p_m___type_a5568adb87a9f1410b3d003f8dc94f36c}{03194}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_p_m___type_a5568adb87a9f1410b3d003f8dc94f36c}{MOD}};                               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03195}03195   \textcolor{keyword}{struct }\{                                         \textcolor{comment}{/* offset: 0xC, array step: 0x8 */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03196}\mbox{\hyperlink{struct_t_p_m___type_a3fbf98cd4ed535962519dd5014a37a5b}{03196}}     \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_p_m___type_a3fbf98cd4ed535962519dd5014a37a5b}{CnSC}};                              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03197}\mbox{\hyperlink{struct_t_p_m___type_ab8cfe6651f0ed5a39fa66ae9748046f9}{03197}}     \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_p_m___type_ab8cfe6651f0ed5a39fa66ae9748046f9}{CnV}};                               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03198}03198   \} CONTROLS[6];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03199}03199        uint8\_t RESERVED\_0[20];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03200}\mbox{\hyperlink{struct_t_p_m___type_af139e79fdb6db938e7dee9d61b763755}{03200}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_p_m___type_af139e79fdb6db938e7dee9d61b763755}{STATUS}};                            }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03201}03201        uint8\_t RESERVED\_1[48];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03202}\mbox{\hyperlink{struct_t_p_m___type_a6670b1d4c867e10492d42f2dff4c80b9}{03202}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_p_m___type_a6670b1d4c867e10492d42f2dff4c80b9}{CONF}};                              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03203}03203 \} \mbox{\hyperlink{struct_t_p_m___type}{TPM\_Type}};}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03204}03204 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03205}03205 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03206}03206 \textcolor{comment}{   -\/-\/ TPM Register Masks}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03207}03207 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03208}03208 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03214}03214 \textcolor{comment}{/* SC Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03215}03215 \textcolor{preprocessor}{\#define TPM\_SC\_PS\_MASK                           0x7u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03216}03216 \textcolor{preprocessor}{\#define TPM\_SC\_PS\_SHIFT                          0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03217}03217 \textcolor{preprocessor}{\#define TPM\_SC\_PS(x)                             (((uint32\_t)(((uint32\_t)(x))<<TPM\_SC\_PS\_SHIFT))\&TPM\_SC\_PS\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03218}03218 \textcolor{preprocessor}{\#define TPM\_SC\_CMOD\_MASK                         0x18u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03219}03219 \textcolor{preprocessor}{\#define TPM\_SC\_CMOD\_SHIFT                        3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03220}03220 \textcolor{preprocessor}{\#define TPM\_SC\_CMOD(x)                           (((uint32\_t)(((uint32\_t)(x))<<TPM\_SC\_CMOD\_SHIFT))\&TPM\_SC\_CMOD\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03221}03221 \textcolor{preprocessor}{\#define TPM\_SC\_CPWMS\_MASK                        0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03222}03222 \textcolor{preprocessor}{\#define TPM\_SC\_CPWMS\_SHIFT                       5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03223}03223 \textcolor{preprocessor}{\#define TPM\_SC\_TOIE\_MASK                         0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03224}03224 \textcolor{preprocessor}{\#define TPM\_SC\_TOIE\_SHIFT                        6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03225}03225 \textcolor{preprocessor}{\#define TPM\_SC\_TOF\_MASK                          0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03226}03226 \textcolor{preprocessor}{\#define TPM\_SC\_TOF\_SHIFT                         7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03227}03227 \textcolor{preprocessor}{\#define TPM\_SC\_DMA\_MASK                          0x100u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03228}03228 \textcolor{preprocessor}{\#define TPM\_SC\_DMA\_SHIFT                         8}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03229}03229 \textcolor{comment}{/* CNT Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03230}03230 \textcolor{preprocessor}{\#define TPM\_CNT\_COUNT\_MASK                       0xFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03231}03231 \textcolor{preprocessor}{\#define TPM\_CNT\_COUNT\_SHIFT                      0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03232}03232 \textcolor{preprocessor}{\#define TPM\_CNT\_COUNT(x)                         (((uint32\_t)(((uint32\_t)(x))<<TPM\_CNT\_COUNT\_SHIFT))\&TPM\_CNT\_COUNT\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03233}03233 \textcolor{comment}{/* MOD Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03234}03234 \textcolor{preprocessor}{\#define TPM\_MOD\_MOD\_MASK                         0xFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03235}03235 \textcolor{preprocessor}{\#define TPM\_MOD\_MOD\_SHIFT                        0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03236}03236 \textcolor{preprocessor}{\#define TPM\_MOD\_MOD(x)                           (((uint32\_t)(((uint32\_t)(x))<<TPM\_MOD\_MOD\_SHIFT))\&TPM\_MOD\_MOD\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03237}03237 \textcolor{comment}{/* CnSC Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03238}03238 \textcolor{preprocessor}{\#define TPM\_CnSC\_DMA\_MASK                        0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03239}03239 \textcolor{preprocessor}{\#define TPM\_CnSC\_DMA\_SHIFT                       0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03240}03240 \textcolor{preprocessor}{\#define TPM\_CnSC\_ELSA\_MASK                       0x4u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03241}03241 \textcolor{preprocessor}{\#define TPM\_CnSC\_ELSA\_SHIFT                      2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03242}03242 \textcolor{preprocessor}{\#define TPM\_CnSC\_ELSB\_MASK                       0x8u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03243}03243 \textcolor{preprocessor}{\#define TPM\_CnSC\_ELSB\_SHIFT                      3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03244}03244 \textcolor{preprocessor}{\#define TPM\_CnSC\_MSA\_MASK                        0x10u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03245}03245 \textcolor{preprocessor}{\#define TPM\_CnSC\_MSA\_SHIFT                       4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03246}03246 \textcolor{preprocessor}{\#define TPM\_CnSC\_MSB\_MASK                        0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03247}03247 \textcolor{preprocessor}{\#define TPM\_CnSC\_MSB\_SHIFT                       5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03248}03248 \textcolor{preprocessor}{\#define TPM\_CnSC\_CHIE\_MASK                       0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03249}03249 \textcolor{preprocessor}{\#define TPM\_CnSC\_CHIE\_SHIFT                      6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03250}03250 \textcolor{preprocessor}{\#define TPM\_CnSC\_CHF\_MASK                        0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03251}03251 \textcolor{preprocessor}{\#define TPM\_CnSC\_CHF\_SHIFT                       7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03252}03252 \textcolor{comment}{/* CnV Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03253}03253 \textcolor{preprocessor}{\#define TPM\_CnV\_VAL\_MASK                         0xFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03254}03254 \textcolor{preprocessor}{\#define TPM\_CnV\_VAL\_SHIFT                        0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03255}03255 \textcolor{preprocessor}{\#define TPM\_CnV\_VAL(x)                           (((uint32\_t)(((uint32\_t)(x))<<TPM\_CnV\_VAL\_SHIFT))\&TPM\_CnV\_VAL\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03256}03256 \textcolor{comment}{/* STATUS Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03257}03257 \textcolor{preprocessor}{\#define TPM\_STATUS\_CH0F\_MASK                     0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03258}03258 \textcolor{preprocessor}{\#define TPM\_STATUS\_CH0F\_SHIFT                    0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03259}03259 \textcolor{preprocessor}{\#define TPM\_STATUS\_CH1F\_MASK                     0x2u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03260}03260 \textcolor{preprocessor}{\#define TPM\_STATUS\_CH1F\_SHIFT                    1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03261}03261 \textcolor{preprocessor}{\#define TPM\_STATUS\_CH2F\_MASK                     0x4u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03262}03262 \textcolor{preprocessor}{\#define TPM\_STATUS\_CH2F\_SHIFT                    2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03263}03263 \textcolor{preprocessor}{\#define TPM\_STATUS\_CH3F\_MASK                     0x8u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03264}03264 \textcolor{preprocessor}{\#define TPM\_STATUS\_CH3F\_SHIFT                    3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03265}03265 \textcolor{preprocessor}{\#define TPM\_STATUS\_CH4F\_MASK                     0x10u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03266}03266 \textcolor{preprocessor}{\#define TPM\_STATUS\_CH4F\_SHIFT                    4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03267}03267 \textcolor{preprocessor}{\#define TPM\_STATUS\_CH5F\_MASK                     0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03268}03268 \textcolor{preprocessor}{\#define TPM\_STATUS\_CH5F\_SHIFT                    5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03269}03269 \textcolor{preprocessor}{\#define TPM\_STATUS\_TOF\_MASK                      0x100u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03270}03270 \textcolor{preprocessor}{\#define TPM\_STATUS\_TOF\_SHIFT                     8}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03271}03271 \textcolor{comment}{/* CONF Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03272}03272 \textcolor{preprocessor}{\#define TPM\_CONF\_DOZEEN\_MASK                     0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03273}03273 \textcolor{preprocessor}{\#define TPM\_CONF\_DOZEEN\_SHIFT                    5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03274}03274 \textcolor{preprocessor}{\#define TPM\_CONF\_DBGMODE\_MASK                    0xC0u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03275}03275 \textcolor{preprocessor}{\#define TPM\_CONF\_DBGMODE\_SHIFT                   6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03276}03276 \textcolor{preprocessor}{\#define TPM\_CONF\_DBGMODE(x)                      (((uint32\_t)(((uint32\_t)(x))<<TPM\_CONF\_DBGMODE\_SHIFT))\&TPM\_CONF\_DBGMODE\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03277}03277 \textcolor{preprocessor}{\#define TPM\_CONF\_GTBEEN\_MASK                     0x200u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03278}03278 \textcolor{preprocessor}{\#define TPM\_CONF\_GTBEEN\_SHIFT                    9}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03279}03279 \textcolor{preprocessor}{\#define TPM\_CONF\_CSOT\_MASK                       0x10000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03280}03280 \textcolor{preprocessor}{\#define TPM\_CONF\_CSOT\_SHIFT                      16}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03281}03281 \textcolor{preprocessor}{\#define TPM\_CONF\_CSOO\_MASK                       0x20000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03282}03282 \textcolor{preprocessor}{\#define TPM\_CONF\_CSOO\_SHIFT                      17}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03283}03283 \textcolor{preprocessor}{\#define TPM\_CONF\_CROT\_MASK                       0x40000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03284}03284 \textcolor{preprocessor}{\#define TPM\_CONF\_CROT\_SHIFT                      18}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03285}03285 \textcolor{preprocessor}{\#define TPM\_CONF\_TRGSEL\_MASK                     0xF000000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03286}03286 \textcolor{preprocessor}{\#define TPM\_CONF\_TRGSEL\_SHIFT                    24}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03287}03287 \textcolor{preprocessor}{\#define TPM\_CONF\_TRGSEL(x)                       (((uint32\_t)(((uint32\_t)(x))<<TPM\_CONF\_TRGSEL\_SHIFT))\&TPM\_CONF\_TRGSEL\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03288}03288  \textcolor{comment}{/* end of group TPM\_Register\_Masks */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03292}03292 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03293}03293 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03294}03294 \textcolor{comment}{/* TPM -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03296}\mbox{\hyperlink{group___t_p_m___peripheral___access___layer_gafce6fdf5fb48d6c6b77a8c5a86ae50c2}{03296}} \textcolor{preprocessor}{\#define TPM0\_BASE                                (0x40038000u)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03298}\mbox{\hyperlink{group___t_p_m___peripheral___access___layer_ga255cfcfa3e71e5e8bc0f8eb3272de220}{03298}} \textcolor{preprocessor}{\#define TPM0                                     ((TPM\_Type *)TPM0\_BASE)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03300}\mbox{\hyperlink{group___t_p_m___peripheral___access___layer_ga563e0e90d795a6083656fd2d61c0f694}{03300}} \textcolor{preprocessor}{\#define TPM1\_BASE                                (0x40039000u)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03302}\mbox{\hyperlink{group___t_p_m___peripheral___access___layer_ga2e4965bffa80b3aab662e2d60096ae53}{03302}} \textcolor{preprocessor}{\#define TPM1                                     ((TPM\_Type *)TPM1\_BASE)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03304}\mbox{\hyperlink{group___t_p_m___peripheral___access___layer_gac3255fe3941602acc3b942bb6d885611}{03304}} \textcolor{preprocessor}{\#define TPM2\_BASE                                (0x4003A000u)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03306}\mbox{\hyperlink{group___t_p_m___peripheral___access___layer_ga833a0146c6466718ff4e2ffa215355ea}{03306}} \textcolor{preprocessor}{\#define TPM2                                     ((TPM\_Type *)TPM2\_BASE)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03308}\mbox{\hyperlink{group___t_p_m___peripheral___access___layer_gaeb746a3b5c47063cb64409cc6f0ba715}{03308}} \textcolor{preprocessor}{\#define TPM\_BASES                                \{ TPM0, TPM1, TPM2 \}}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03309}03309  \textcolor{comment}{/* end of group TPM\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03313}03313 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03314}03314 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03315}03315 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03316}03316 \textcolor{comment}{   -\/-\/ TSI Peripheral Access Layer}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03317}03317 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03318}03318 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03325}\mbox{\hyperlink{struct_t_s_i___type}{03325}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03326}\mbox{\hyperlink{struct_t_s_i___type_a80787b87ff094252f51f10fb1bba3ee5}{03326}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_s_i___type_a80787b87ff094252f51f10fb1bba3ee5}{GENCS}};                             }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03327}\mbox{\hyperlink{struct_t_s_i___type_a72534b6801402c0bd164b303a6c62915}{03327}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_s_i___type_a72534b6801402c0bd164b303a6c62915}{DATA}};                              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03328}\mbox{\hyperlink{struct_t_s_i___type_a0c186c2b608af571b13010c5cb4cb91d}{03328}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_s_i___type_a0c186c2b608af571b13010c5cb4cb91d}{TSHD}};                              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03329}03329 \} \mbox{\hyperlink{struct_t_s_i___type}{TSI\_Type}};}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03330}03330 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03331}03331 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03332}03332 \textcolor{comment}{   -\/-\/ TSI Register Masks}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03333}03333 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03334}03334 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03340}03340 \textcolor{comment}{/* GENCS Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03341}03341 \textcolor{preprocessor}{\#define TSI\_GENCS\_CURSW\_MASK                     0x2u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03342}03342 \textcolor{preprocessor}{\#define TSI\_GENCS\_CURSW\_SHIFT                    1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03343}03343 \textcolor{preprocessor}{\#define TSI\_GENCS\_EOSF\_MASK                      0x4u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03344}03344 \textcolor{preprocessor}{\#define TSI\_GENCS\_EOSF\_SHIFT                     2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03345}03345 \textcolor{preprocessor}{\#define TSI\_GENCS\_SCNIP\_MASK                     0x8u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03346}03346 \textcolor{preprocessor}{\#define TSI\_GENCS\_SCNIP\_SHIFT                    3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03347}03347 \textcolor{preprocessor}{\#define TSI\_GENCS\_STM\_MASK                       0x10u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03348}03348 \textcolor{preprocessor}{\#define TSI\_GENCS\_STM\_SHIFT                      4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03349}03349 \textcolor{preprocessor}{\#define TSI\_GENCS\_STPE\_MASK                      0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03350}03350 \textcolor{preprocessor}{\#define TSI\_GENCS\_STPE\_SHIFT                     5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03351}03351 \textcolor{preprocessor}{\#define TSI\_GENCS\_TSIIEN\_MASK                    0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03352}03352 \textcolor{preprocessor}{\#define TSI\_GENCS\_TSIIEN\_SHIFT                   6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03353}03353 \textcolor{preprocessor}{\#define TSI\_GENCS\_TSIEN\_MASK                     0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03354}03354 \textcolor{preprocessor}{\#define TSI\_GENCS\_TSIEN\_SHIFT                    7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03355}03355 \textcolor{preprocessor}{\#define TSI\_GENCS\_NSCN\_MASK                      0x1F00u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03356}03356 \textcolor{preprocessor}{\#define TSI\_GENCS\_NSCN\_SHIFT                     8}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03357}03357 \textcolor{preprocessor}{\#define TSI\_GENCS\_NSCN(x)                        (((uint32\_t)(((uint32\_t)(x))<<TSI\_GENCS\_NSCN\_SHIFT))\&TSI\_GENCS\_NSCN\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03358}03358 \textcolor{preprocessor}{\#define TSI\_GENCS\_PS\_MASK                        0xE000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03359}03359 \textcolor{preprocessor}{\#define TSI\_GENCS\_PS\_SHIFT                       13}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03360}03360 \textcolor{preprocessor}{\#define TSI\_GENCS\_PS(x)                          (((uint32\_t)(((uint32\_t)(x))<<TSI\_GENCS\_PS\_SHIFT))\&TSI\_GENCS\_PS\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03361}03361 \textcolor{preprocessor}{\#define TSI\_GENCS\_EXTCHRG\_MASK                   0x70000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03362}03362 \textcolor{preprocessor}{\#define TSI\_GENCS\_EXTCHRG\_SHIFT                  16}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03363}03363 \textcolor{preprocessor}{\#define TSI\_GENCS\_EXTCHRG(x)                     (((uint32\_t)(((uint32\_t)(x))<<TSI\_GENCS\_EXTCHRG\_SHIFT))\&TSI\_GENCS\_EXTCHRG\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03364}03364 \textcolor{preprocessor}{\#define TSI\_GENCS\_DVOLT\_MASK                     0x180000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03365}03365 \textcolor{preprocessor}{\#define TSI\_GENCS\_DVOLT\_SHIFT                    19}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03366}03366 \textcolor{preprocessor}{\#define TSI\_GENCS\_DVOLT(x)                       (((uint32\_t)(((uint32\_t)(x))<<TSI\_GENCS\_DVOLT\_SHIFT))\&TSI\_GENCS\_DVOLT\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03367}03367 \textcolor{preprocessor}{\#define TSI\_GENCS\_REFCHRG\_MASK                   0xE00000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03368}03368 \textcolor{preprocessor}{\#define TSI\_GENCS\_REFCHRG\_SHIFT                  21}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03369}03369 \textcolor{preprocessor}{\#define TSI\_GENCS\_REFCHRG(x)                     (((uint32\_t)(((uint32\_t)(x))<<TSI\_GENCS\_REFCHRG\_SHIFT))\&TSI\_GENCS\_REFCHRG\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03370}03370 \textcolor{preprocessor}{\#define TSI\_GENCS\_MODE\_MASK                      0xF000000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03371}03371 \textcolor{preprocessor}{\#define TSI\_GENCS\_MODE\_SHIFT                     24}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03372}03372 \textcolor{preprocessor}{\#define TSI\_GENCS\_MODE(x)                        (((uint32\_t)(((uint32\_t)(x))<<TSI\_GENCS\_MODE\_SHIFT))\&TSI\_GENCS\_MODE\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03373}03373 \textcolor{preprocessor}{\#define TSI\_GENCS\_ESOR\_MASK                      0x10000000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03374}03374 \textcolor{preprocessor}{\#define TSI\_GENCS\_ESOR\_SHIFT                     28}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03375}03375 \textcolor{preprocessor}{\#define TSI\_GENCS\_OUTRGF\_MASK                    0x80000000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03376}03376 \textcolor{preprocessor}{\#define TSI\_GENCS\_OUTRGF\_SHIFT                   31}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03377}03377 \textcolor{comment}{/* DATA Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03378}03378 \textcolor{preprocessor}{\#define TSI\_DATA\_TSICNT\_MASK                     0xFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03379}03379 \textcolor{preprocessor}{\#define TSI\_DATA\_TSICNT\_SHIFT                    0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03380}03380 \textcolor{preprocessor}{\#define TSI\_DATA\_TSICNT(x)                       (((uint32\_t)(((uint32\_t)(x))<<TSI\_DATA\_TSICNT\_SHIFT))\&TSI\_DATA\_TSICNT\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03381}03381 \textcolor{preprocessor}{\#define TSI\_DATA\_SWTS\_MASK                       0x400000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03382}03382 \textcolor{preprocessor}{\#define TSI\_DATA\_SWTS\_SHIFT                      22}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03383}03383 \textcolor{preprocessor}{\#define TSI\_DATA\_DMAEN\_MASK                      0x800000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03384}03384 \textcolor{preprocessor}{\#define TSI\_DATA\_DMAEN\_SHIFT                     23}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03385}03385 \textcolor{preprocessor}{\#define TSI\_DATA\_TSICH\_MASK                      0xF0000000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03386}03386 \textcolor{preprocessor}{\#define TSI\_DATA\_TSICH\_SHIFT                     28}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03387}03387 \textcolor{preprocessor}{\#define TSI\_DATA\_TSICH(x)                        (((uint32\_t)(((uint32\_t)(x))<<TSI\_DATA\_TSICH\_SHIFT))\&TSI\_DATA\_TSICH\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03388}03388 \textcolor{comment}{/* TSHD Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03389}03389 \textcolor{preprocessor}{\#define TSI\_TSHD\_THRESL\_MASK                     0xFFFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03390}03390 \textcolor{preprocessor}{\#define TSI\_TSHD\_THRESL\_SHIFT                    0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03391}03391 \textcolor{preprocessor}{\#define TSI\_TSHD\_THRESL(x)                       (((uint32\_t)(((uint32\_t)(x))<<TSI\_TSHD\_THRESL\_SHIFT))\&TSI\_TSHD\_THRESL\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03392}03392 \textcolor{preprocessor}{\#define TSI\_TSHD\_THRESH\_MASK                     0xFFFF0000u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03393}03393 \textcolor{preprocessor}{\#define TSI\_TSHD\_THRESH\_SHIFT                    16}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03394}03394 \textcolor{preprocessor}{\#define TSI\_TSHD\_THRESH(x)                       (((uint32\_t)(((uint32\_t)(x))<<TSI\_TSHD\_THRESH\_SHIFT))\&TSI\_TSHD\_THRESH\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03395}03395  \textcolor{comment}{/* end of group TSI\_Register\_Masks */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03399}03399 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03400}03400 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03401}03401 \textcolor{comment}{/* TSI -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03403}\mbox{\hyperlink{group___t_s_i___peripheral___access___layer_ga4f4029c5109ad3bccf1575309f9dbc51}{03403}} \textcolor{preprocessor}{\#define TSI0\_BASE                                (0x40045000u)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03405}\mbox{\hyperlink{group___t_s_i___peripheral___access___layer_ga2c7d71b60c1e9a79fb1f5a0f966b5e82}{03405}} \textcolor{preprocessor}{\#define TSI0                                     ((TSI\_Type *)TSI0\_BASE)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03407}\mbox{\hyperlink{group___t_s_i___peripheral___access___layer_gab3df93f976cb67ed5e3c7c67507a7dd7}{03407}} \textcolor{preprocessor}{\#define TSI\_BASES                                \{ TSI0 \}}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03408}03408  \textcolor{comment}{/* end of group TSI\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03412}03412 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03413}03413 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03414}03414 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03415}03415 \textcolor{comment}{   -\/-\/ UART Peripheral Access Layer}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03416}03416 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03417}03417 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03424}\mbox{\hyperlink{struct_u_a_r_t___type}{03424}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03425}\mbox{\hyperlink{struct_u_a_r_t___type_a64b68e0c2e2c00962c1f6ff05768a247}{03425}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_u_a_r_t___type_a64b68e0c2e2c00962c1f6ff05768a247}{BDH}};                                }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03426}\mbox{\hyperlink{struct_u_a_r_t___type_a82d811085ff9f014e2412f0306ca99cc}{03426}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_u_a_r_t___type_a82d811085ff9f014e2412f0306ca99cc}{BDL}};                                }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03427}\mbox{\hyperlink{struct_u_a_r_t___type_a7d2060193a370f0e9a31ccbcc18324af}{03427}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_u_a_r_t___type_a7d2060193a370f0e9a31ccbcc18324af}{C1}};                                 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03428}\mbox{\hyperlink{struct_u_a_r_t___type_a4050bfe335adcde0e5b87823ea26bc28}{03428}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_u_a_r_t___type_a4050bfe335adcde0e5b87823ea26bc28}{C2}};                                 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03429}\mbox{\hyperlink{struct_u_a_r_t___type_ab085fb9bbfccce5ace6b752d9784ee26}{03429}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{struct_u_a_r_t___type_ab085fb9bbfccce5ace6b752d9784ee26}{S1}};                                 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03430}\mbox{\hyperlink{struct_u_a_r_t___type_ad9178df20b457eace88576a7cb26d75d}{03430}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_u_a_r_t___type_ad9178df20b457eace88576a7cb26d75d}{S2}};                                 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03431}\mbox{\hyperlink{struct_u_a_r_t___type_a23270f53f190afb3fe05203af6bc0059}{03431}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_u_a_r_t___type_a23270f53f190afb3fe05203af6bc0059}{C3}};                                 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03432}\mbox{\hyperlink{struct_u_a_r_t___type_af5e2df4671867807c472469a394c0619}{03432}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_u_a_r_t___type_af5e2df4671867807c472469a394c0619}{D}};                                  }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03433}\mbox{\hyperlink{struct_u_a_r_t___type_aaefdf66d5b1fa972353e74c01dbbfa95}{03433}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_u_a_r_t___type_aaefdf66d5b1fa972353e74c01dbbfa95}{C4}};                                 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03434}03434 \} \mbox{\hyperlink{struct_u_a_r_t___type}{UART\_Type}};}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03435}03435 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03436}03436 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03437}03437 \textcolor{comment}{   -\/-\/ UART Register Masks}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03438}03438 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03439}03439 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03445}03445 \textcolor{comment}{/* BDH Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03446}03446 \textcolor{preprocessor}{\#define UART\_BDH\_SBR\_MASK                        0x1Fu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03447}03447 \textcolor{preprocessor}{\#define UART\_BDH\_SBR\_SHIFT                       0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03448}03448 \textcolor{preprocessor}{\#define UART\_BDH\_SBR(x)                          (((uint8\_t)(((uint8\_t)(x))<<UART\_BDH\_SBR\_SHIFT))\&UART\_BDH\_SBR\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03449}03449 \textcolor{preprocessor}{\#define UART\_BDH\_SBNS\_MASK                       0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03450}03450 \textcolor{preprocessor}{\#define UART\_BDH\_SBNS\_SHIFT                      5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03451}03451 \textcolor{preprocessor}{\#define UART\_BDH\_RXEDGIE\_MASK                    0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03452}03452 \textcolor{preprocessor}{\#define UART\_BDH\_RXEDGIE\_SHIFT                   6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03453}03453 \textcolor{preprocessor}{\#define UART\_BDH\_LBKDIE\_MASK                     0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03454}03454 \textcolor{preprocessor}{\#define UART\_BDH\_LBKDIE\_SHIFT                    7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03455}03455 \textcolor{comment}{/* BDL Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03456}03456 \textcolor{preprocessor}{\#define UART\_BDL\_SBR\_MASK                        0xFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03457}03457 \textcolor{preprocessor}{\#define UART\_BDL\_SBR\_SHIFT                       0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03458}03458 \textcolor{preprocessor}{\#define UART\_BDL\_SBR(x)                          (((uint8\_t)(((uint8\_t)(x))<<UART\_BDL\_SBR\_SHIFT))\&UART\_BDL\_SBR\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03459}03459 \textcolor{comment}{/* C1 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03460}03460 \textcolor{preprocessor}{\#define UART\_C1\_PT\_MASK                          0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03461}03461 \textcolor{preprocessor}{\#define UART\_C1\_PT\_SHIFT                         0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03462}03462 \textcolor{preprocessor}{\#define UART\_C1\_PE\_MASK                          0x2u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03463}03463 \textcolor{preprocessor}{\#define UART\_C1\_PE\_SHIFT                         1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03464}03464 \textcolor{preprocessor}{\#define UART\_C1\_ILT\_MASK                         0x4u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03465}03465 \textcolor{preprocessor}{\#define UART\_C1\_ILT\_SHIFT                        2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03466}03466 \textcolor{preprocessor}{\#define UART\_C1\_WAKE\_MASK                        0x8u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03467}03467 \textcolor{preprocessor}{\#define UART\_C1\_WAKE\_SHIFT                       3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03468}03468 \textcolor{preprocessor}{\#define UART\_C1\_M\_MASK                           0x10u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03469}03469 \textcolor{preprocessor}{\#define UART\_C1\_M\_SHIFT                          4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03470}03470 \textcolor{preprocessor}{\#define UART\_C1\_RSRC\_MASK                        0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03471}03471 \textcolor{preprocessor}{\#define UART\_C1\_RSRC\_SHIFT                       5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03472}03472 \textcolor{preprocessor}{\#define UART\_C1\_UARTSWAI\_MASK                    0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03473}03473 \textcolor{preprocessor}{\#define UART\_C1\_UARTSWAI\_SHIFT                   6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03474}03474 \textcolor{preprocessor}{\#define UART\_C1\_LOOPS\_MASK                       0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03475}03475 \textcolor{preprocessor}{\#define UART\_C1\_LOOPS\_SHIFT                      7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03476}03476 \textcolor{comment}{/* C2 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03477}03477 \textcolor{preprocessor}{\#define UART\_C2\_SBK\_MASK                         0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03478}03478 \textcolor{preprocessor}{\#define UART\_C2\_SBK\_SHIFT                        0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03479}03479 \textcolor{preprocessor}{\#define UART\_C2\_RWU\_MASK                         0x2u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03480}03480 \textcolor{preprocessor}{\#define UART\_C2\_RWU\_SHIFT                        1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03481}03481 \textcolor{preprocessor}{\#define UART\_C2\_RE\_MASK                          0x4u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03482}03482 \textcolor{preprocessor}{\#define UART\_C2\_RE\_SHIFT                         2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03483}03483 \textcolor{preprocessor}{\#define UART\_C2\_TE\_MASK                          0x8u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03484}03484 \textcolor{preprocessor}{\#define UART\_C2\_TE\_SHIFT                         3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03485}03485 \textcolor{preprocessor}{\#define UART\_C2\_ILIE\_MASK                        0x10u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03486}03486 \textcolor{preprocessor}{\#define UART\_C2\_ILIE\_SHIFT                       4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03487}03487 \textcolor{preprocessor}{\#define UART\_C2\_RIE\_MASK                         0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03488}03488 \textcolor{preprocessor}{\#define UART\_C2\_RIE\_SHIFT                        5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03489}03489 \textcolor{preprocessor}{\#define UART\_C2\_TCIE\_MASK                        0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03490}03490 \textcolor{preprocessor}{\#define UART\_C2\_TCIE\_SHIFT                       6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03491}03491 \textcolor{preprocessor}{\#define UART\_C2\_TIE\_MASK                         0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03492}03492 \textcolor{preprocessor}{\#define UART\_C2\_TIE\_SHIFT                        7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03493}03493 \textcolor{comment}{/* S1 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03494}03494 \textcolor{preprocessor}{\#define UART\_S1\_PF\_MASK                          0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03495}03495 \textcolor{preprocessor}{\#define UART\_S1\_PF\_SHIFT                         0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03496}03496 \textcolor{preprocessor}{\#define UART\_S1\_FE\_MASK                          0x2u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03497}03497 \textcolor{preprocessor}{\#define UART\_S1\_FE\_SHIFT                         1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03498}03498 \textcolor{preprocessor}{\#define UART\_S1\_NF\_MASK                          0x4u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03499}03499 \textcolor{preprocessor}{\#define UART\_S1\_NF\_SHIFT                         2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03500}03500 \textcolor{preprocessor}{\#define UART\_S1\_OR\_MASK                          0x8u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03501}03501 \textcolor{preprocessor}{\#define UART\_S1\_OR\_SHIFT                         3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03502}03502 \textcolor{preprocessor}{\#define UART\_S1\_IDLE\_MASK                        0x10u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03503}03503 \textcolor{preprocessor}{\#define UART\_S1\_IDLE\_SHIFT                       4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03504}03504 \textcolor{preprocessor}{\#define UART\_S1\_RDRF\_MASK                        0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03505}03505 \textcolor{preprocessor}{\#define UART\_S1\_RDRF\_SHIFT                       5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03506}03506 \textcolor{preprocessor}{\#define UART\_S1\_TC\_MASK                          0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03507}03507 \textcolor{preprocessor}{\#define UART\_S1\_TC\_SHIFT                         6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03508}03508 \textcolor{preprocessor}{\#define UART\_S1\_TDRE\_MASK                        0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03509}03509 \textcolor{preprocessor}{\#define UART\_S1\_TDRE\_SHIFT                       7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03510}03510 \textcolor{comment}{/* S2 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03511}03511 \textcolor{preprocessor}{\#define UART\_S2\_RAF\_MASK                         0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03512}03512 \textcolor{preprocessor}{\#define UART\_S2\_RAF\_SHIFT                        0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03513}03513 \textcolor{preprocessor}{\#define UART\_S2\_LBKDE\_MASK                       0x2u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03514}03514 \textcolor{preprocessor}{\#define UART\_S2\_LBKDE\_SHIFT                      1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03515}03515 \textcolor{preprocessor}{\#define UART\_S2\_BRK13\_MASK                       0x4u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03516}03516 \textcolor{preprocessor}{\#define UART\_S2\_BRK13\_SHIFT                      2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03517}03517 \textcolor{preprocessor}{\#define UART\_S2\_RWUID\_MASK                       0x8u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03518}03518 \textcolor{preprocessor}{\#define UART\_S2\_RWUID\_SHIFT                      3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03519}03519 \textcolor{preprocessor}{\#define UART\_S2\_RXINV\_MASK                       0x10u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03520}03520 \textcolor{preprocessor}{\#define UART\_S2\_RXINV\_SHIFT                      4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03521}03521 \textcolor{preprocessor}{\#define UART\_S2\_RXEDGIF\_MASK                     0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03522}03522 \textcolor{preprocessor}{\#define UART\_S2\_RXEDGIF\_SHIFT                    6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03523}03523 \textcolor{preprocessor}{\#define UART\_S2\_LBKDIF\_MASK                      0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03524}03524 \textcolor{preprocessor}{\#define UART\_S2\_LBKDIF\_SHIFT                     7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03525}03525 \textcolor{comment}{/* C3 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03526}03526 \textcolor{preprocessor}{\#define UART\_C3\_PEIE\_MASK                        0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03527}03527 \textcolor{preprocessor}{\#define UART\_C3\_PEIE\_SHIFT                       0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03528}03528 \textcolor{preprocessor}{\#define UART\_C3\_FEIE\_MASK                        0x2u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03529}03529 \textcolor{preprocessor}{\#define UART\_C3\_FEIE\_SHIFT                       1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03530}03530 \textcolor{preprocessor}{\#define UART\_C3\_NEIE\_MASK                        0x4u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03531}03531 \textcolor{preprocessor}{\#define UART\_C3\_NEIE\_SHIFT                       2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03532}03532 \textcolor{preprocessor}{\#define UART\_C3\_ORIE\_MASK                        0x8u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03533}03533 \textcolor{preprocessor}{\#define UART\_C3\_ORIE\_SHIFT                       3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03534}03534 \textcolor{preprocessor}{\#define UART\_C3\_TXINV\_MASK                       0x10u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03535}03535 \textcolor{preprocessor}{\#define UART\_C3\_TXINV\_SHIFT                      4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03536}03536 \textcolor{preprocessor}{\#define UART\_C3\_TXDIR\_MASK                       0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03537}03537 \textcolor{preprocessor}{\#define UART\_C3\_TXDIR\_SHIFT                      5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03538}03538 \textcolor{preprocessor}{\#define UART\_C3\_T8\_MASK                          0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03539}03539 \textcolor{preprocessor}{\#define UART\_C3\_T8\_SHIFT                         6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03540}03540 \textcolor{preprocessor}{\#define UART\_C3\_R8\_MASK                          0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03541}03541 \textcolor{preprocessor}{\#define UART\_C3\_R8\_SHIFT                         7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03542}03542 \textcolor{comment}{/* D Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03543}03543 \textcolor{preprocessor}{\#define UART\_D\_R0T0\_MASK                         0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03544}03544 \textcolor{preprocessor}{\#define UART\_D\_R0T0\_SHIFT                        0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03545}03545 \textcolor{preprocessor}{\#define UART\_D\_R1T1\_MASK                         0x2u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03546}03546 \textcolor{preprocessor}{\#define UART\_D\_R1T1\_SHIFT                        1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03547}03547 \textcolor{preprocessor}{\#define UART\_D\_R2T2\_MASK                         0x4u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03548}03548 \textcolor{preprocessor}{\#define UART\_D\_R2T2\_SHIFT                        2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03549}03549 \textcolor{preprocessor}{\#define UART\_D\_R3T3\_MASK                         0x8u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03550}03550 \textcolor{preprocessor}{\#define UART\_D\_R3T3\_SHIFT                        3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03551}03551 \textcolor{preprocessor}{\#define UART\_D\_R4T4\_MASK                         0x10u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03552}03552 \textcolor{preprocessor}{\#define UART\_D\_R4T4\_SHIFT                        4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03553}03553 \textcolor{preprocessor}{\#define UART\_D\_R5T5\_MASK                         0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03554}03554 \textcolor{preprocessor}{\#define UART\_D\_R5T5\_SHIFT                        5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03555}03555 \textcolor{preprocessor}{\#define UART\_D\_R6T6\_MASK                         0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03556}03556 \textcolor{preprocessor}{\#define UART\_D\_R6T6\_SHIFT                        6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03557}03557 \textcolor{preprocessor}{\#define UART\_D\_R7T7\_MASK                         0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03558}03558 \textcolor{preprocessor}{\#define UART\_D\_R7T7\_SHIFT                        7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03559}03559 \textcolor{comment}{/* C4 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03560}03560 \textcolor{preprocessor}{\#define UART\_C4\_LBKDDMAS\_MASK                    0x8u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03561}03561 \textcolor{preprocessor}{\#define UART\_C4\_LBKDDMAS\_SHIFT                   3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03562}03562 \textcolor{preprocessor}{\#define UART\_C4\_ILDMAS\_MASK                      0x10u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03563}03563 \textcolor{preprocessor}{\#define UART\_C4\_ILDMAS\_SHIFT                     4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03564}03564 \textcolor{preprocessor}{\#define UART\_C4\_RDMAS\_MASK                       0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03565}03565 \textcolor{preprocessor}{\#define UART\_C4\_RDMAS\_SHIFT                      5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03566}03566 \textcolor{preprocessor}{\#define UART\_C4\_TCDMAS\_MASK                      0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03567}03567 \textcolor{preprocessor}{\#define UART\_C4\_TCDMAS\_SHIFT                     6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03568}03568 \textcolor{preprocessor}{\#define UART\_C4\_TDMAS\_MASK                       0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03569}03569 \textcolor{preprocessor}{\#define UART\_C4\_TDMAS\_SHIFT                      7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03570}03570  \textcolor{comment}{/* end of group UART\_Register\_Masks */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03574}03574 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03575}03575 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03576}03576 \textcolor{comment}{/* UART -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03578}\mbox{\hyperlink{group___u_a_r_t___peripheral___access___layer_ga383bf0c4670c3a7fa72df80f66331a46}{03578}} \textcolor{preprocessor}{\#define UART1\_BASE                               (0x4006B000u)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03580}\mbox{\hyperlink{group___u_a_r_t___peripheral___access___layer_ga8d69bf04d07af4fbbab5a8bd291f65ff}{03580}} \textcolor{preprocessor}{\#define UART1                                    ((UART\_Type *)UART1\_BASE)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03582}\mbox{\hyperlink{group___u_a_r_t___peripheral___access___layer_gac9998d643534960b684d45a60b998421}{03582}} \textcolor{preprocessor}{\#define UART2\_BASE                               (0x4006C000u)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03584}\mbox{\hyperlink{group___u_a_r_t___peripheral___access___layer_ga7f6bd6eb89ae2eeae97af4207ebe3cde}{03584}} \textcolor{preprocessor}{\#define UART2                                    ((UART\_Type *)UART2\_BASE)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03586}\mbox{\hyperlink{group___u_a_r_t___peripheral___access___layer_ga96431c7046bbe06c387d7c8452f7f86d}{03586}} \textcolor{preprocessor}{\#define UART\_BASES                               \{ UART1, UART2 \}}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03587}03587  \textcolor{comment}{/* end of group UART\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03591}03591 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03592}03592 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03593}03593 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03594}03594 \textcolor{comment}{   -\/-\/ UARTLP Peripheral Access Layer}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03595}03595 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03596}03596 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03603}\mbox{\hyperlink{struct_u_a_r_t_l_p___type}{03603}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03604}\mbox{\hyperlink{struct_u_a_r_t_l_p___type_a00cf89bb50838dfbac777721562e02be}{03604}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_u_a_r_t_l_p___type_a00cf89bb50838dfbac777721562e02be}{BDH}};                                }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03605}\mbox{\hyperlink{struct_u_a_r_t_l_p___type_abdcaf7fe92163e0ee7876eda7ab84faf}{03605}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_u_a_r_t_l_p___type_abdcaf7fe92163e0ee7876eda7ab84faf}{BDL}};                                }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03606}\mbox{\hyperlink{struct_u_a_r_t_l_p___type_a154392a6bbebced7f80a09e16cd72c9a}{03606}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_u_a_r_t_l_p___type_a154392a6bbebced7f80a09e16cd72c9a}{C1}};                                 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03607}\mbox{\hyperlink{struct_u_a_r_t_l_p___type_aa997e2bcc73218e96bcce2246b5c3a38}{03607}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_u_a_r_t_l_p___type_aa997e2bcc73218e96bcce2246b5c3a38}{C2}};                                 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03608}\mbox{\hyperlink{struct_u_a_r_t_l_p___type_a935beb0ba8c81b2d55ffb4a6b149aaa3}{03608}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_u_a_r_t_l_p___type_a935beb0ba8c81b2d55ffb4a6b149aaa3}{S1}};                                 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03609}\mbox{\hyperlink{struct_u_a_r_t_l_p___type_a10dca2429881261862838b7e601056f2}{03609}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_u_a_r_t_l_p___type_a10dca2429881261862838b7e601056f2}{S2}};                                 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03610}\mbox{\hyperlink{struct_u_a_r_t_l_p___type_a406e36248f503b48ec07302c41b5019f}{03610}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_u_a_r_t_l_p___type_a406e36248f503b48ec07302c41b5019f}{C3}};                                 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03611}\mbox{\hyperlink{struct_u_a_r_t_l_p___type_a418d5ac5686f13351bb3c7ba4bf1105a}{03611}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_u_a_r_t_l_p___type_a418d5ac5686f13351bb3c7ba4bf1105a}{D}};                                  }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03612}\mbox{\hyperlink{struct_u_a_r_t_l_p___type_a2fc9fc768871d3e341a417a19234342e}{03612}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_u_a_r_t_l_p___type_a2fc9fc768871d3e341a417a19234342e}{MA1}};                                }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03613}\mbox{\hyperlink{struct_u_a_r_t_l_p___type_ab92d03613419f266297cdc10c8a5713a}{03613}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_u_a_r_t_l_p___type_ab92d03613419f266297cdc10c8a5713a}{MA2}};                                }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03614}\mbox{\hyperlink{struct_u_a_r_t_l_p___type_ac0740ab3ab1ff81bed3ba87b9675ef19}{03614}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_u_a_r_t_l_p___type_ac0740ab3ab1ff81bed3ba87b9675ef19}{C4}};                                 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03615}\mbox{\hyperlink{struct_u_a_r_t_l_p___type_ac5fa982841e476235a54c0e66361ee2f}{03615}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_u_a_r_t_l_p___type_ac5fa982841e476235a54c0e66361ee2f}{C5}};                                 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03616}03616 \} \mbox{\hyperlink{struct_u_a_r_t_l_p___type}{UARTLP\_Type}};}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03617}03617 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03618}03618 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03619}03619 \textcolor{comment}{   -\/-\/ UARTLP Register Masks}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03620}03620 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03621}03621 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03627}03627 \textcolor{comment}{/* BDH Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03628}03628 \textcolor{preprocessor}{\#define UARTLP\_BDH\_SBR\_MASK                      0x1Fu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03629}03629 \textcolor{preprocessor}{\#define UARTLP\_BDH\_SBR\_SHIFT                     0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03630}03630 \textcolor{preprocessor}{\#define UARTLP\_BDH\_SBR(x)                        (((uint8\_t)(((uint8\_t)(x))<<UARTLP\_BDH\_SBR\_SHIFT))\&UARTLP\_BDH\_SBR\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03631}03631 \textcolor{preprocessor}{\#define UARTLP\_BDH\_SBNS\_MASK                     0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03632}03632 \textcolor{preprocessor}{\#define UARTLP\_BDH\_SBNS\_SHIFT                    5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03633}03633 \textcolor{preprocessor}{\#define UARTLP\_BDH\_RXEDGIE\_MASK                  0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03634}03634 \textcolor{preprocessor}{\#define UARTLP\_BDH\_RXEDGIE\_SHIFT                 6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03635}03635 \textcolor{preprocessor}{\#define UARTLP\_BDH\_LBKDIE\_MASK                   0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03636}03636 \textcolor{preprocessor}{\#define UARTLP\_BDH\_LBKDIE\_SHIFT                  7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03637}03637 \textcolor{comment}{/* BDL Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03638}03638 \textcolor{preprocessor}{\#define UARTLP\_BDL\_SBR\_MASK                      0xFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03639}03639 \textcolor{preprocessor}{\#define UARTLP\_BDL\_SBR\_SHIFT                     0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03640}03640 \textcolor{preprocessor}{\#define UARTLP\_BDL\_SBR(x)                        (((uint8\_t)(((uint8\_t)(x))<<UARTLP\_BDL\_SBR\_SHIFT))\&UARTLP\_BDL\_SBR\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03641}03641 \textcolor{comment}{/* C1 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03642}03642 \textcolor{preprocessor}{\#define UARTLP\_C1\_PT\_MASK                        0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03643}03643 \textcolor{preprocessor}{\#define UARTLP\_C1\_PT\_SHIFT                       0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03644}03644 \textcolor{preprocessor}{\#define UARTLP\_C1\_PE\_MASK                        0x2u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03645}03645 \textcolor{preprocessor}{\#define UARTLP\_C1\_PE\_SHIFT                       1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03646}03646 \textcolor{preprocessor}{\#define UARTLP\_C1\_ILT\_MASK                       0x4u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03647}03647 \textcolor{preprocessor}{\#define UARTLP\_C1\_ILT\_SHIFT                      2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03648}03648 \textcolor{preprocessor}{\#define UARTLP\_C1\_WAKE\_MASK                      0x8u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03649}03649 \textcolor{preprocessor}{\#define UARTLP\_C1\_WAKE\_SHIFT                     3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03650}03650 \textcolor{preprocessor}{\#define UARTLP\_C1\_M\_MASK                         0x10u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03651}03651 \textcolor{preprocessor}{\#define UARTLP\_C1\_M\_SHIFT                        4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03652}03652 \textcolor{preprocessor}{\#define UARTLP\_C1\_RSRC\_MASK                      0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03653}03653 \textcolor{preprocessor}{\#define UARTLP\_C1\_RSRC\_SHIFT                     5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03654}03654 \textcolor{preprocessor}{\#define UARTLP\_C1\_DOZEEN\_MASK                    0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03655}03655 \textcolor{preprocessor}{\#define UARTLP\_C1\_DOZEEN\_SHIFT                   6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03656}03656 \textcolor{preprocessor}{\#define UARTLP\_C1\_LOOPS\_MASK                     0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03657}03657 \textcolor{preprocessor}{\#define UARTLP\_C1\_LOOPS\_SHIFT                    7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03658}03658 \textcolor{comment}{/* C2 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03659}03659 \textcolor{preprocessor}{\#define UARTLP\_C2\_SBK\_MASK                       0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03660}03660 \textcolor{preprocessor}{\#define UARTLP\_C2\_SBK\_SHIFT                      0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03661}03661 \textcolor{preprocessor}{\#define UARTLP\_C2\_RWU\_MASK                       0x2u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03662}03662 \textcolor{preprocessor}{\#define UARTLP\_C2\_RWU\_SHIFT                      1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03663}03663 \textcolor{preprocessor}{\#define UARTLP\_C2\_RE\_MASK                        0x4u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03664}03664 \textcolor{preprocessor}{\#define UARTLP\_C2\_RE\_SHIFT                       2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03665}03665 \textcolor{preprocessor}{\#define UARTLP\_C2\_TE\_MASK                        0x8u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03666}03666 \textcolor{preprocessor}{\#define UARTLP\_C2\_TE\_SHIFT                       3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03667}03667 \textcolor{preprocessor}{\#define UARTLP\_C2\_ILIE\_MASK                      0x10u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03668}03668 \textcolor{preprocessor}{\#define UARTLP\_C2\_ILIE\_SHIFT                     4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03669}03669 \textcolor{preprocessor}{\#define UARTLP\_C2\_RIE\_MASK                       0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03670}03670 \textcolor{preprocessor}{\#define UARTLP\_C2\_RIE\_SHIFT                      5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03671}03671 \textcolor{preprocessor}{\#define UARTLP\_C2\_TCIE\_MASK                      0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03672}03672 \textcolor{preprocessor}{\#define UARTLP\_C2\_TCIE\_SHIFT                     6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03673}03673 \textcolor{preprocessor}{\#define UARTLP\_C2\_TIE\_MASK                       0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03674}03674 \textcolor{preprocessor}{\#define UARTLP\_C2\_TIE\_SHIFT                      7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03675}03675 \textcolor{comment}{/* S1 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03676}03676 \textcolor{preprocessor}{\#define UARTLP\_S1\_PF\_MASK                        0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03677}03677 \textcolor{preprocessor}{\#define UARTLP\_S1\_PF\_SHIFT                       0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03678}03678 \textcolor{preprocessor}{\#define UARTLP\_S1\_FE\_MASK                        0x2u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03679}03679 \textcolor{preprocessor}{\#define UARTLP\_S1\_FE\_SHIFT                       1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03680}03680 \textcolor{preprocessor}{\#define UARTLP\_S1\_NF\_MASK                        0x4u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03681}03681 \textcolor{preprocessor}{\#define UARTLP\_S1\_NF\_SHIFT                       2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03682}03682 \textcolor{preprocessor}{\#define UARTLP\_S1\_OR\_MASK                        0x8u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03683}03683 \textcolor{preprocessor}{\#define UARTLP\_S1\_OR\_SHIFT                       3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03684}03684 \textcolor{preprocessor}{\#define UARTLP\_S1\_IDLE\_MASK                      0x10u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03685}03685 \textcolor{preprocessor}{\#define UARTLP\_S1\_IDLE\_SHIFT                     4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03686}03686 \textcolor{preprocessor}{\#define UARTLP\_S1\_RDRF\_MASK                      0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03687}03687 \textcolor{preprocessor}{\#define UARTLP\_S1\_RDRF\_SHIFT                     5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03688}03688 \textcolor{preprocessor}{\#define UARTLP\_S1\_TC\_MASK                        0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03689}03689 \textcolor{preprocessor}{\#define UARTLP\_S1\_TC\_SHIFT                       6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03690}03690 \textcolor{preprocessor}{\#define UARTLP\_S1\_TDRE\_MASK                      0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03691}03691 \textcolor{preprocessor}{\#define UARTLP\_S1\_TDRE\_SHIFT                     7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03692}03692 \textcolor{comment}{/* S2 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03693}03693 \textcolor{preprocessor}{\#define UARTLP\_S2\_RAF\_MASK                       0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03694}03694 \textcolor{preprocessor}{\#define UARTLP\_S2\_RAF\_SHIFT                      0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03695}03695 \textcolor{preprocessor}{\#define UARTLP\_S2\_LBKDE\_MASK                     0x2u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03696}03696 \textcolor{preprocessor}{\#define UARTLP\_S2\_LBKDE\_SHIFT                    1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03697}03697 \textcolor{preprocessor}{\#define UARTLP\_S2\_BRK13\_MASK                     0x4u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03698}03698 \textcolor{preprocessor}{\#define UARTLP\_S2\_BRK13\_SHIFT                    2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03699}03699 \textcolor{preprocessor}{\#define UARTLP\_S2\_RWUID\_MASK                     0x8u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03700}03700 \textcolor{preprocessor}{\#define UARTLP\_S2\_RWUID\_SHIFT                    3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03701}03701 \textcolor{preprocessor}{\#define UARTLP\_S2\_RXINV\_MASK                     0x10u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03702}03702 \textcolor{preprocessor}{\#define UARTLP\_S2\_RXINV\_SHIFT                    4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03703}03703 \textcolor{preprocessor}{\#define UARTLP\_S2\_MSBF\_MASK                      0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03704}03704 \textcolor{preprocessor}{\#define UARTLP\_S2\_MSBF\_SHIFT                     5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03705}03705 \textcolor{preprocessor}{\#define UARTLP\_S2\_RXEDGIF\_MASK                   0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03706}03706 \textcolor{preprocessor}{\#define UARTLP\_S2\_RXEDGIF\_SHIFT                  6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03707}03707 \textcolor{preprocessor}{\#define UARTLP\_S2\_LBKDIF\_MASK                    0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03708}03708 \textcolor{preprocessor}{\#define UARTLP\_S2\_LBKDIF\_SHIFT                   7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03709}03709 \textcolor{comment}{/* C3 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03710}03710 \textcolor{preprocessor}{\#define UARTLP\_C3\_PEIE\_MASK                      0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03711}03711 \textcolor{preprocessor}{\#define UARTLP\_C3\_PEIE\_SHIFT                     0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03712}03712 \textcolor{preprocessor}{\#define UARTLP\_C3\_FEIE\_MASK                      0x2u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03713}03713 \textcolor{preprocessor}{\#define UARTLP\_C3\_FEIE\_SHIFT                     1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03714}03714 \textcolor{preprocessor}{\#define UARTLP\_C3\_NEIE\_MASK                      0x4u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03715}03715 \textcolor{preprocessor}{\#define UARTLP\_C3\_NEIE\_SHIFT                     2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03716}03716 \textcolor{preprocessor}{\#define UARTLP\_C3\_ORIE\_MASK                      0x8u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03717}03717 \textcolor{preprocessor}{\#define UARTLP\_C3\_ORIE\_SHIFT                     3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03718}03718 \textcolor{preprocessor}{\#define UARTLP\_C3\_TXINV\_MASK                     0x10u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03719}03719 \textcolor{preprocessor}{\#define UARTLP\_C3\_TXINV\_SHIFT                    4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03720}03720 \textcolor{preprocessor}{\#define UARTLP\_C3\_TXDIR\_MASK                     0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03721}03721 \textcolor{preprocessor}{\#define UARTLP\_C3\_TXDIR\_SHIFT                    5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03722}03722 \textcolor{preprocessor}{\#define UARTLP\_C3\_R9T8\_MASK                      0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03723}03723 \textcolor{preprocessor}{\#define UARTLP\_C3\_R9T8\_SHIFT                     6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03724}03724 \textcolor{preprocessor}{\#define UARTLP\_C3\_R8T9\_MASK                      0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03725}03725 \textcolor{preprocessor}{\#define UARTLP\_C3\_R8T9\_SHIFT                     7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03726}03726 \textcolor{comment}{/* D Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03727}03727 \textcolor{preprocessor}{\#define UARTLP\_D\_R0T0\_MASK                       0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03728}03728 \textcolor{preprocessor}{\#define UARTLP\_D\_R0T0\_SHIFT                      0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03729}03729 \textcolor{preprocessor}{\#define UARTLP\_D\_R1T1\_MASK                       0x2u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03730}03730 \textcolor{preprocessor}{\#define UARTLP\_D\_R1T1\_SHIFT                      1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03731}03731 \textcolor{preprocessor}{\#define UARTLP\_D\_R2T2\_MASK                       0x4u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03732}03732 \textcolor{preprocessor}{\#define UARTLP\_D\_R2T2\_SHIFT                      2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03733}03733 \textcolor{preprocessor}{\#define UARTLP\_D\_R3T3\_MASK                       0x8u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03734}03734 \textcolor{preprocessor}{\#define UARTLP\_D\_R3T3\_SHIFT                      3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03735}03735 \textcolor{preprocessor}{\#define UARTLP\_D\_R4T4\_MASK                       0x10u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03736}03736 \textcolor{preprocessor}{\#define UARTLP\_D\_R4T4\_SHIFT                      4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03737}03737 \textcolor{preprocessor}{\#define UARTLP\_D\_R5T5\_MASK                       0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03738}03738 \textcolor{preprocessor}{\#define UARTLP\_D\_R5T5\_SHIFT                      5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03739}03739 \textcolor{preprocessor}{\#define UARTLP\_D\_R6T6\_MASK                       0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03740}03740 \textcolor{preprocessor}{\#define UARTLP\_D\_R6T6\_SHIFT                      6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03741}03741 \textcolor{preprocessor}{\#define UARTLP\_D\_R7T7\_MASK                       0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03742}03742 \textcolor{preprocessor}{\#define UARTLP\_D\_R7T7\_SHIFT                      7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03743}03743 \textcolor{comment}{/* MA1 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03744}03744 \textcolor{preprocessor}{\#define UARTLP\_MA1\_MA\_MASK                       0xFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03745}03745 \textcolor{preprocessor}{\#define UARTLP\_MA1\_MA\_SHIFT                      0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03746}03746 \textcolor{preprocessor}{\#define UARTLP\_MA1\_MA(x)                         (((uint8\_t)(((uint8\_t)(x))<<UARTLP\_MA1\_MA\_SHIFT))\&UARTLP\_MA1\_MA\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03747}03747 \textcolor{comment}{/* MA2 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03748}03748 \textcolor{preprocessor}{\#define UARTLP\_MA2\_MA\_MASK                       0xFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03749}03749 \textcolor{preprocessor}{\#define UARTLP\_MA2\_MA\_SHIFT                      0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03750}03750 \textcolor{preprocessor}{\#define UARTLP\_MA2\_MA(x)                         (((uint8\_t)(((uint8\_t)(x))<<UARTLP\_MA2\_MA\_SHIFT))\&UARTLP\_MA2\_MA\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03751}03751 \textcolor{comment}{/* C4 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03752}03752 \textcolor{preprocessor}{\#define UARTLP\_C4\_OSR\_MASK                       0x1Fu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03753}03753 \textcolor{preprocessor}{\#define UARTLP\_C4\_OSR\_SHIFT                      0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03754}03754 \textcolor{preprocessor}{\#define UARTLP\_C4\_OSR(x)                         (((uint8\_t)(((uint8\_t)(x))<<UARTLP\_C4\_OSR\_SHIFT))\&UARTLP\_C4\_OSR\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03755}03755 \textcolor{preprocessor}{\#define UARTLP\_C4\_M10\_MASK                       0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03756}03756 \textcolor{preprocessor}{\#define UARTLP\_C4\_M10\_SHIFT                      5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03757}03757 \textcolor{preprocessor}{\#define UARTLP\_C4\_MAEN2\_MASK                     0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03758}03758 \textcolor{preprocessor}{\#define UARTLP\_C4\_MAEN2\_SHIFT                    6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03759}03759 \textcolor{preprocessor}{\#define UARTLP\_C4\_MAEN1\_MASK                     0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03760}03760 \textcolor{preprocessor}{\#define UARTLP\_C4\_MAEN1\_SHIFT                    7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03761}03761 \textcolor{comment}{/* C5 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03762}03762 \textcolor{preprocessor}{\#define UARTLP\_C5\_RESYNCDIS\_MASK                 0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03763}03763 \textcolor{preprocessor}{\#define UARTLP\_C5\_RESYNCDIS\_SHIFT                0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03764}03764 \textcolor{preprocessor}{\#define UARTLP\_C5\_BOTHEDGE\_MASK                  0x2u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03765}03765 \textcolor{preprocessor}{\#define UARTLP\_C5\_BOTHEDGE\_SHIFT                 1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03766}03766 \textcolor{preprocessor}{\#define UARTLP\_C5\_RDMAE\_MASK                     0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03767}03767 \textcolor{preprocessor}{\#define UARTLP\_C5\_RDMAE\_SHIFT                    5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03768}03768 \textcolor{preprocessor}{\#define UARTLP\_C5\_TDMAE\_MASK                     0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03769}03769 \textcolor{preprocessor}{\#define UARTLP\_C5\_TDMAE\_SHIFT                    7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03770}03770  \textcolor{comment}{/* end of group UARTLP\_Register\_Masks */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03774}03774 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03775}03775 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03776}03776 \textcolor{comment}{/* UARTLP -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03778}\mbox{\hyperlink{group___u_a_r_t_l_p___peripheral___access___layer_ga7a07348b4332ff6b88abf6092347deba}{03778}} \textcolor{preprocessor}{\#define UART0\_BASE                               (0x4006A000u)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03780}\mbox{\hyperlink{group___u_a_r_t_l_p___peripheral___access___layer_ga0508661f121639ffdee7de2353a0def2}{03780}} \textcolor{preprocessor}{\#define UART0                                    ((UARTLP\_Type *)UART0\_BASE)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03782}\mbox{\hyperlink{group___u_a_r_t_l_p___peripheral___access___layer_ga8baa6a63a7e8753ff353c34e890c23f4}{03782}} \textcolor{preprocessor}{\#define UARTLP\_BASES                             \{ UART0 \}}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03783}03783  \textcolor{comment}{/* end of group UARTLP\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03787}03787 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03788}03788 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03789}03789 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03790}03790 \textcolor{comment}{   -\/-\/ USB Peripheral Access Layer}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03791}03791 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03792}03792 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03799}\mbox{\hyperlink{struct_u_s_b___type}{03799}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03800}\mbox{\hyperlink{struct_u_s_b___type_a2e5e3896393e567c46fbcfe1ea92bade}{03800}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{struct_u_s_b___type_a2e5e3896393e567c46fbcfe1ea92bade}{PERID}};                              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03801}03801        uint8\_t RESERVED\_0[3];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03802}\mbox{\hyperlink{struct_u_s_b___type_afff047b66a448cfa17baf6acf33fd58a}{03802}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{struct_u_s_b___type_afff047b66a448cfa17baf6acf33fd58a}{IDCOMP}};                             }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03803}03803        uint8\_t RESERVED\_1[3];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03804}\mbox{\hyperlink{struct_u_s_b___type_aebfcc05a57aa51e7cdeb38d058ccd5f1}{03804}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{struct_u_s_b___type_aebfcc05a57aa51e7cdeb38d058ccd5f1}{REV}};                                }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03805}03805        uint8\_t RESERVED\_2[3];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03806}\mbox{\hyperlink{struct_u_s_b___type_a7271c06f949d448fa10196e2bb10bd93}{03806}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{struct_u_s_b___type_a7271c06f949d448fa10196e2bb10bd93}{ADDINFO}};                            }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03807}03807        uint8\_t RESERVED\_3[3];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03808}\mbox{\hyperlink{struct_u_s_b___type_a33ddb4989093727ebbeaabdcbb30a9be}{03808}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_u_s_b___type_a33ddb4989093727ebbeaabdcbb30a9be}{OTGISTAT}};                           }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03809}03809        uint8\_t RESERVED\_4[3];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03810}\mbox{\hyperlink{struct_u_s_b___type_ac63531ec3a52f634997a5f27a938232e}{03810}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_u_s_b___type_ac63531ec3a52f634997a5f27a938232e}{OTGICR}};                             }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03811}03811        uint8\_t RESERVED\_5[3];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03812}\mbox{\hyperlink{struct_u_s_b___type_adb73c0ed8ec05b05499d164fee6a6d9c}{03812}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_u_s_b___type_adb73c0ed8ec05b05499d164fee6a6d9c}{OTGSTAT}};                            }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03813}03813        uint8\_t RESERVED\_6[3];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03814}\mbox{\hyperlink{struct_u_s_b___type_a29fdcad4635573158769b379244874c6}{03814}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_u_s_b___type_a29fdcad4635573158769b379244874c6}{OTGCTL}};                             }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03815}03815        uint8\_t RESERVED\_7[99];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03816}\mbox{\hyperlink{struct_u_s_b___type_aaea8dad14f2d470b66a880384aef09d8}{03816}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_u_s_b___type_aaea8dad14f2d470b66a880384aef09d8}{ISTAT}};                              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03817}03817        uint8\_t RESERVED\_8[3];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03818}\mbox{\hyperlink{struct_u_s_b___type_afbe12dd614f13edb2741464672b0d411}{03818}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_u_s_b___type_afbe12dd614f13edb2741464672b0d411}{INTEN}};                              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03819}03819        uint8\_t RESERVED\_9[3];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03820}\mbox{\hyperlink{struct_u_s_b___type_af3e1c49392d797dfdc81155e0b37a80b}{03820}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_u_s_b___type_af3e1c49392d797dfdc81155e0b37a80b}{ERRSTAT}};                            }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03821}03821        uint8\_t RESERVED\_10[3];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03822}\mbox{\hyperlink{struct_u_s_b___type_a29f6538d60be550166683242c93649a7}{03822}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_u_s_b___type_a29f6538d60be550166683242c93649a7}{ERREN}};                              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03823}03823        uint8\_t RESERVED\_11[3];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03824}\mbox{\hyperlink{struct_u_s_b___type_a54025377f3daec606230cd235bd81916}{03824}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{struct_u_s_b___type_a54025377f3daec606230cd235bd81916}{STAT}};                               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03825}03825        uint8\_t RESERVED\_12[3];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03826}\mbox{\hyperlink{struct_u_s_b___type_ad66155614624c6dbd95f696e1a9f0f35}{03826}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_u_s_b___type_ad66155614624c6dbd95f696e1a9f0f35}{CTL}};                                }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03827}03827        uint8\_t RESERVED\_13[3];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03828}\mbox{\hyperlink{struct_u_s_b___type_a8705f1ca0cd919f17cdd610a401de206}{03828}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_u_s_b___type_a8705f1ca0cd919f17cdd610a401de206}{ADDR}};                               }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03829}03829        uint8\_t RESERVED\_14[3];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03830}\mbox{\hyperlink{struct_u_s_b___type_ae38659ba2c226f6bbe8618f9a2437ba3}{03830}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_u_s_b___type_ae38659ba2c226f6bbe8618f9a2437ba3}{BDTPAGE1}};                           }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03831}03831        uint8\_t RESERVED\_15[3];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03832}\mbox{\hyperlink{struct_u_s_b___type_af0454bfe2e97064f2b6bd616350ec802}{03832}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_u_s_b___type_af0454bfe2e97064f2b6bd616350ec802}{FRMNUML}};                            }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03833}03833        uint8\_t RESERVED\_16[3];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03834}\mbox{\hyperlink{struct_u_s_b___type_a5d81326ef75b015cfa68f73b9c8434bf}{03834}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_u_s_b___type_a5d81326ef75b015cfa68f73b9c8434bf}{FRMNUMH}};                            }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03835}03835        uint8\_t RESERVED\_17[3];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03836}\mbox{\hyperlink{struct_u_s_b___type_a58b9187d7f4a00613210eae025612065}{03836}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_u_s_b___type_a58b9187d7f4a00613210eae025612065}{TOKEN}};                              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03837}03837        uint8\_t RESERVED\_18[3];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03838}\mbox{\hyperlink{struct_u_s_b___type_a5567027779ec927376c0d8a60d53fb24}{03838}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_u_s_b___type_a5567027779ec927376c0d8a60d53fb24}{SOFTHLD}};                            }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03839}03839        uint8\_t RESERVED\_19[3];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03840}\mbox{\hyperlink{struct_u_s_b___type_af2c91cae21a7dc71675b828c242ff14a}{03840}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_u_s_b___type_af2c91cae21a7dc71675b828c242ff14a}{BDTPAGE2}};                           }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03841}03841        uint8\_t RESERVED\_20[3];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03842}\mbox{\hyperlink{struct_u_s_b___type_a37e2eedfdddb0094778c619167cac252}{03842}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_u_s_b___type_a37e2eedfdddb0094778c619167cac252}{BDTPAGE3}};                           }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03843}03843        uint8\_t RESERVED\_21[11];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03844}03844   \textcolor{keyword}{struct }\{                                         \textcolor{comment}{/* offset: 0xC0, array step: 0x4 */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03845}\mbox{\hyperlink{struct_u_s_b___type_ae31e5076afa4cee3a94c6b57b374426a}{03845}}     \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_u_s_b___type_ae31e5076afa4cee3a94c6b57b374426a}{ENDPT}};                              }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03846}03846          uint8\_t RESERVED\_0[3];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03847}03847   \} ENDPOINT[16];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03848}\mbox{\hyperlink{struct_u_s_b___type_a7d0fdec2bab11d450d49677fc0bf729c}{03848}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_u_s_b___type_a7d0fdec2bab11d450d49677fc0bf729c}{USBCTRL}};                            }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03849}03849        uint8\_t RESERVED\_22[3];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03850}\mbox{\hyperlink{struct_u_s_b___type_aa8cbc53b1ddc255d7be917ba3fc6b1f1}{03850}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{struct_u_s_b___type_aa8cbc53b1ddc255d7be917ba3fc6b1f1}{OBSERVE}};                            }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03851}03851        uint8\_t RESERVED\_23[3];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03852}\mbox{\hyperlink{struct_u_s_b___type_a093d9b4052a399ff21b6694034333f08}{03852}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_u_s_b___type_a093d9b4052a399ff21b6694034333f08}{CONTROL}};                            }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03853}03853        uint8\_t RESERVED\_24[3];}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03854}\mbox{\hyperlink{struct_u_s_b___type_a0381c5afae0f997f54326c00e494d71c}{03854}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_u_s_b___type_a0381c5afae0f997f54326c00e494d71c}{USBTRC0}};                            }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03855}03855 \} \mbox{\hyperlink{struct_u_s_b___type}{USB\_Type}};}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03856}03856 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03857}03857 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03858}03858 \textcolor{comment}{   -\/-\/ USB Register Masks}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03859}03859 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03860}03860 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03866}03866 \textcolor{comment}{/* PERID Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03867}03867 \textcolor{preprocessor}{\#define USB\_PERID\_ID\_MASK                        0x3Fu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03868}03868 \textcolor{preprocessor}{\#define USB\_PERID\_ID\_SHIFT                       0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03869}03869 \textcolor{preprocessor}{\#define USB\_PERID\_ID(x)                          (((uint8\_t)(((uint8\_t)(x))<<USB\_PERID\_ID\_SHIFT))\&USB\_PERID\_ID\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03870}03870 \textcolor{comment}{/* IDCOMP Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03871}03871 \textcolor{preprocessor}{\#define USB\_IDCOMP\_NID\_MASK                      0x3Fu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03872}03872 \textcolor{preprocessor}{\#define USB\_IDCOMP\_NID\_SHIFT                     0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03873}03873 \textcolor{preprocessor}{\#define USB\_IDCOMP\_NID(x)                        (((uint8\_t)(((uint8\_t)(x))<<USB\_IDCOMP\_NID\_SHIFT))\&USB\_IDCOMP\_NID\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03874}03874 \textcolor{comment}{/* REV Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03875}03875 \textcolor{preprocessor}{\#define USB\_REV\_REV\_MASK                         0xFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03876}03876 \textcolor{preprocessor}{\#define USB\_REV\_REV\_SHIFT                        0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03877}03877 \textcolor{preprocessor}{\#define USB\_REV\_REV(x)                           (((uint8\_t)(((uint8\_t)(x))<<USB\_REV\_REV\_SHIFT))\&USB\_REV\_REV\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03878}03878 \textcolor{comment}{/* ADDINFO Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03879}03879 \textcolor{preprocessor}{\#define USB\_ADDINFO\_IEHOST\_MASK                  0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03880}03880 \textcolor{preprocessor}{\#define USB\_ADDINFO\_IEHOST\_SHIFT                 0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03881}03881 \textcolor{preprocessor}{\#define USB\_ADDINFO\_IRQNUM\_MASK                  0xF8u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03882}03882 \textcolor{preprocessor}{\#define USB\_ADDINFO\_IRQNUM\_SHIFT                 3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03883}03883 \textcolor{preprocessor}{\#define USB\_ADDINFO\_IRQNUM(x)                    (((uint8\_t)(((uint8\_t)(x))<<USB\_ADDINFO\_IRQNUM\_SHIFT))\&USB\_ADDINFO\_IRQNUM\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03884}03884 \textcolor{comment}{/* OTGISTAT Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03885}03885 \textcolor{preprocessor}{\#define USB\_OTGISTAT\_AVBUSCHG\_MASK               0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03886}03886 \textcolor{preprocessor}{\#define USB\_OTGISTAT\_AVBUSCHG\_SHIFT              0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03887}03887 \textcolor{preprocessor}{\#define USB\_OTGISTAT\_B\_SESS\_CHG\_MASK             0x4u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03888}03888 \textcolor{preprocessor}{\#define USB\_OTGISTAT\_B\_SESS\_CHG\_SHIFT            2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03889}03889 \textcolor{preprocessor}{\#define USB\_OTGISTAT\_SESSVLDCHG\_MASK             0x8u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03890}03890 \textcolor{preprocessor}{\#define USB\_OTGISTAT\_SESSVLDCHG\_SHIFT            3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03891}03891 \textcolor{preprocessor}{\#define USB\_OTGISTAT\_LINE\_STATE\_CHG\_MASK         0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03892}03892 \textcolor{preprocessor}{\#define USB\_OTGISTAT\_LINE\_STATE\_CHG\_SHIFT        5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03893}03893 \textcolor{preprocessor}{\#define USB\_OTGISTAT\_ONEMSEC\_MASK                0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03894}03894 \textcolor{preprocessor}{\#define USB\_OTGISTAT\_ONEMSEC\_SHIFT               6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03895}03895 \textcolor{preprocessor}{\#define USB\_OTGISTAT\_IDCHG\_MASK                  0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03896}03896 \textcolor{preprocessor}{\#define USB\_OTGISTAT\_IDCHG\_SHIFT                 7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03897}03897 \textcolor{comment}{/* OTGICR Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03898}03898 \textcolor{preprocessor}{\#define USB\_OTGICR\_AVBUSEN\_MASK                  0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03899}03899 \textcolor{preprocessor}{\#define USB\_OTGICR\_AVBUSEN\_SHIFT                 0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03900}03900 \textcolor{preprocessor}{\#define USB\_OTGICR\_BSESSEN\_MASK                  0x4u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03901}03901 \textcolor{preprocessor}{\#define USB\_OTGICR\_BSESSEN\_SHIFT                 2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03902}03902 \textcolor{preprocessor}{\#define USB\_OTGICR\_SESSVLDEN\_MASK                0x8u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03903}03903 \textcolor{preprocessor}{\#define USB\_OTGICR\_SESSVLDEN\_SHIFT               3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03904}03904 \textcolor{preprocessor}{\#define USB\_OTGICR\_LINESTATEEN\_MASK              0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03905}03905 \textcolor{preprocessor}{\#define USB\_OTGICR\_LINESTATEEN\_SHIFT             5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03906}03906 \textcolor{preprocessor}{\#define USB\_OTGICR\_ONEMSECEN\_MASK                0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03907}03907 \textcolor{preprocessor}{\#define USB\_OTGICR\_ONEMSECEN\_SHIFT               6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03908}03908 \textcolor{preprocessor}{\#define USB\_OTGICR\_IDEN\_MASK                     0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03909}03909 \textcolor{preprocessor}{\#define USB\_OTGICR\_IDEN\_SHIFT                    7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03910}03910 \textcolor{comment}{/* OTGSTAT Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03911}03911 \textcolor{preprocessor}{\#define USB\_OTGSTAT\_AVBUSVLD\_MASK                0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03912}03912 \textcolor{preprocessor}{\#define USB\_OTGSTAT\_AVBUSVLD\_SHIFT               0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03913}03913 \textcolor{preprocessor}{\#define USB\_OTGSTAT\_BSESSEND\_MASK                0x4u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03914}03914 \textcolor{preprocessor}{\#define USB\_OTGSTAT\_BSESSEND\_SHIFT               2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03915}03915 \textcolor{preprocessor}{\#define USB\_OTGSTAT\_SESS\_VLD\_MASK                0x8u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03916}03916 \textcolor{preprocessor}{\#define USB\_OTGSTAT\_SESS\_VLD\_SHIFT               3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03917}03917 \textcolor{preprocessor}{\#define USB\_OTGSTAT\_LINESTATESTABLE\_MASK         0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03918}03918 \textcolor{preprocessor}{\#define USB\_OTGSTAT\_LINESTATESTABLE\_SHIFT        5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03919}03919 \textcolor{preprocessor}{\#define USB\_OTGSTAT\_ONEMSECEN\_MASK               0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03920}03920 \textcolor{preprocessor}{\#define USB\_OTGSTAT\_ONEMSECEN\_SHIFT              6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03921}03921 \textcolor{preprocessor}{\#define USB\_OTGSTAT\_ID\_MASK                      0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03922}03922 \textcolor{preprocessor}{\#define USB\_OTGSTAT\_ID\_SHIFT                     7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03923}03923 \textcolor{comment}{/* OTGCTL Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03924}03924 \textcolor{preprocessor}{\#define USB\_OTGCTL\_OTGEN\_MASK                    0x4u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03925}03925 \textcolor{preprocessor}{\#define USB\_OTGCTL\_OTGEN\_SHIFT                   2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03926}03926 \textcolor{preprocessor}{\#define USB\_OTGCTL\_DMLOW\_MASK                    0x10u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03927}03927 \textcolor{preprocessor}{\#define USB\_OTGCTL\_DMLOW\_SHIFT                   4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03928}03928 \textcolor{preprocessor}{\#define USB\_OTGCTL\_DPLOW\_MASK                    0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03929}03929 \textcolor{preprocessor}{\#define USB\_OTGCTL\_DPLOW\_SHIFT                   5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03930}03930 \textcolor{preprocessor}{\#define USB\_OTGCTL\_DPHIGH\_MASK                   0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03931}03931 \textcolor{preprocessor}{\#define USB\_OTGCTL\_DPHIGH\_SHIFT                  7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03932}03932 \textcolor{comment}{/* ISTAT Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03933}03933 \textcolor{preprocessor}{\#define USB\_ISTAT\_USBRST\_MASK                    0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03934}03934 \textcolor{preprocessor}{\#define USB\_ISTAT\_USBRST\_SHIFT                   0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03935}03935 \textcolor{preprocessor}{\#define USB\_ISTAT\_ERROR\_MASK                     0x2u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03936}03936 \textcolor{preprocessor}{\#define USB\_ISTAT\_ERROR\_SHIFT                    1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03937}03937 \textcolor{preprocessor}{\#define USB\_ISTAT\_SOFTOK\_MASK                    0x4u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03938}03938 \textcolor{preprocessor}{\#define USB\_ISTAT\_SOFTOK\_SHIFT                   2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03939}03939 \textcolor{preprocessor}{\#define USB\_ISTAT\_TOKDNE\_MASK                    0x8u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03940}03940 \textcolor{preprocessor}{\#define USB\_ISTAT\_TOKDNE\_SHIFT                   3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03941}03941 \textcolor{preprocessor}{\#define USB\_ISTAT\_SLEEP\_MASK                     0x10u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03942}03942 \textcolor{preprocessor}{\#define USB\_ISTAT\_SLEEP\_SHIFT                    4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03943}03943 \textcolor{preprocessor}{\#define USB\_ISTAT\_RESUME\_MASK                    0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03944}03944 \textcolor{preprocessor}{\#define USB\_ISTAT\_RESUME\_SHIFT                   5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03945}03945 \textcolor{preprocessor}{\#define USB\_ISTAT\_ATTACH\_MASK                    0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03946}03946 \textcolor{preprocessor}{\#define USB\_ISTAT\_ATTACH\_SHIFT                   6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03947}03947 \textcolor{preprocessor}{\#define USB\_ISTAT\_STALL\_MASK                     0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03948}03948 \textcolor{preprocessor}{\#define USB\_ISTAT\_STALL\_SHIFT                    7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03949}03949 \textcolor{comment}{/* INTEN Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03950}03950 \textcolor{preprocessor}{\#define USB\_INTEN\_USBRSTEN\_MASK                  0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03951}03951 \textcolor{preprocessor}{\#define USB\_INTEN\_USBRSTEN\_SHIFT                 0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03952}03952 \textcolor{preprocessor}{\#define USB\_INTEN\_ERROREN\_MASK                   0x2u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03953}03953 \textcolor{preprocessor}{\#define USB\_INTEN\_ERROREN\_SHIFT                  1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03954}03954 \textcolor{preprocessor}{\#define USB\_INTEN\_SOFTOKEN\_MASK                  0x4u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03955}03955 \textcolor{preprocessor}{\#define USB\_INTEN\_SOFTOKEN\_SHIFT                 2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03956}03956 \textcolor{preprocessor}{\#define USB\_INTEN\_TOKDNEEN\_MASK                  0x8u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03957}03957 \textcolor{preprocessor}{\#define USB\_INTEN\_TOKDNEEN\_SHIFT                 3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03958}03958 \textcolor{preprocessor}{\#define USB\_INTEN\_SLEEPEN\_MASK                   0x10u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03959}03959 \textcolor{preprocessor}{\#define USB\_INTEN\_SLEEPEN\_SHIFT                  4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03960}03960 \textcolor{preprocessor}{\#define USB\_INTEN\_RESUMEEN\_MASK                  0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03961}03961 \textcolor{preprocessor}{\#define USB\_INTEN\_RESUMEEN\_SHIFT                 5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03962}03962 \textcolor{preprocessor}{\#define USB\_INTEN\_ATTACHEN\_MASK                  0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03963}03963 \textcolor{preprocessor}{\#define USB\_INTEN\_ATTACHEN\_SHIFT                 6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03964}03964 \textcolor{preprocessor}{\#define USB\_INTEN\_STALLEN\_MASK                   0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03965}03965 \textcolor{preprocessor}{\#define USB\_INTEN\_STALLEN\_SHIFT                  7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03966}03966 \textcolor{comment}{/* ERRSTAT Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03967}03967 \textcolor{preprocessor}{\#define USB\_ERRSTAT\_PIDERR\_MASK                  0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03968}03968 \textcolor{preprocessor}{\#define USB\_ERRSTAT\_PIDERR\_SHIFT                 0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03969}03969 \textcolor{preprocessor}{\#define USB\_ERRSTAT\_CRC5EOF\_MASK                 0x2u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03970}03970 \textcolor{preprocessor}{\#define USB\_ERRSTAT\_CRC5EOF\_SHIFT                1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03971}03971 \textcolor{preprocessor}{\#define USB\_ERRSTAT\_CRC16\_MASK                   0x4u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03972}03972 \textcolor{preprocessor}{\#define USB\_ERRSTAT\_CRC16\_SHIFT                  2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03973}03973 \textcolor{preprocessor}{\#define USB\_ERRSTAT\_DFN8\_MASK                    0x8u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03974}03974 \textcolor{preprocessor}{\#define USB\_ERRSTAT\_DFN8\_SHIFT                   3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03975}03975 \textcolor{preprocessor}{\#define USB\_ERRSTAT\_BTOERR\_MASK                  0x10u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03976}03976 \textcolor{preprocessor}{\#define USB\_ERRSTAT\_BTOERR\_SHIFT                 4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03977}03977 \textcolor{preprocessor}{\#define USB\_ERRSTAT\_DMAERR\_MASK                  0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03978}03978 \textcolor{preprocessor}{\#define USB\_ERRSTAT\_DMAERR\_SHIFT                 5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03979}03979 \textcolor{preprocessor}{\#define USB\_ERRSTAT\_BTSERR\_MASK                  0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03980}03980 \textcolor{preprocessor}{\#define USB\_ERRSTAT\_BTSERR\_SHIFT                 7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03981}03981 \textcolor{comment}{/* ERREN Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03982}03982 \textcolor{preprocessor}{\#define USB\_ERREN\_PIDERREN\_MASK                  0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03983}03983 \textcolor{preprocessor}{\#define USB\_ERREN\_PIDERREN\_SHIFT                 0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03984}03984 \textcolor{preprocessor}{\#define USB\_ERREN\_CRC5EOFEN\_MASK                 0x2u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03985}03985 \textcolor{preprocessor}{\#define USB\_ERREN\_CRC5EOFEN\_SHIFT                1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03986}03986 \textcolor{preprocessor}{\#define USB\_ERREN\_CRC16EN\_MASK                   0x4u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03987}03987 \textcolor{preprocessor}{\#define USB\_ERREN\_CRC16EN\_SHIFT                  2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03988}03988 \textcolor{preprocessor}{\#define USB\_ERREN\_DFN8EN\_MASK                    0x8u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03989}03989 \textcolor{preprocessor}{\#define USB\_ERREN\_DFN8EN\_SHIFT                   3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03990}03990 \textcolor{preprocessor}{\#define USB\_ERREN\_BTOERREN\_MASK                  0x10u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03991}03991 \textcolor{preprocessor}{\#define USB\_ERREN\_BTOERREN\_SHIFT                 4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03992}03992 \textcolor{preprocessor}{\#define USB\_ERREN\_DMAERREN\_MASK                  0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03993}03993 \textcolor{preprocessor}{\#define USB\_ERREN\_DMAERREN\_SHIFT                 5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03994}03994 \textcolor{preprocessor}{\#define USB\_ERREN\_BTSERREN\_MASK                  0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03995}03995 \textcolor{preprocessor}{\#define USB\_ERREN\_BTSERREN\_SHIFT                 7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03996}03996 \textcolor{comment}{/* STAT Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03997}03997 \textcolor{preprocessor}{\#define USB\_STAT\_ODD\_MASK                        0x4u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03998}03998 \textcolor{preprocessor}{\#define USB\_STAT\_ODD\_SHIFT                       2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l03999}03999 \textcolor{preprocessor}{\#define USB\_STAT\_TX\_MASK                         0x8u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04000}04000 \textcolor{preprocessor}{\#define USB\_STAT\_TX\_SHIFT                        3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04001}04001 \textcolor{preprocessor}{\#define USB\_STAT\_ENDP\_MASK                       0xF0u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04002}04002 \textcolor{preprocessor}{\#define USB\_STAT\_ENDP\_SHIFT                      4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04003}04003 \textcolor{preprocessor}{\#define USB\_STAT\_ENDP(x)                         (((uint8\_t)(((uint8\_t)(x))<<USB\_STAT\_ENDP\_SHIFT))\&USB\_STAT\_ENDP\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04004}04004 \textcolor{comment}{/* CTL Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04005}04005 \textcolor{preprocessor}{\#define USB\_CTL\_USBENSOFEN\_MASK                  0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04006}04006 \textcolor{preprocessor}{\#define USB\_CTL\_USBENSOFEN\_SHIFT                 0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04007}04007 \textcolor{preprocessor}{\#define USB\_CTL\_ODDRST\_MASK                      0x2u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04008}04008 \textcolor{preprocessor}{\#define USB\_CTL\_ODDRST\_SHIFT                     1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04009}04009 \textcolor{preprocessor}{\#define USB\_CTL\_RESUME\_MASK                      0x4u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04010}04010 \textcolor{preprocessor}{\#define USB\_CTL\_RESUME\_SHIFT                     2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04011}04011 \textcolor{preprocessor}{\#define USB\_CTL\_HOSTMODEEN\_MASK                  0x8u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04012}04012 \textcolor{preprocessor}{\#define USB\_CTL\_HOSTMODEEN\_SHIFT                 3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04013}04013 \textcolor{preprocessor}{\#define USB\_CTL\_RESET\_MASK                       0x10u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04014}04014 \textcolor{preprocessor}{\#define USB\_CTL\_RESET\_SHIFT                      4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04015}04015 \textcolor{preprocessor}{\#define USB\_CTL\_TXSUSPENDTOKENBUSY\_MASK          0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04016}04016 \textcolor{preprocessor}{\#define USB\_CTL\_TXSUSPENDTOKENBUSY\_SHIFT         5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04017}04017 \textcolor{preprocessor}{\#define USB\_CTL\_SE0\_MASK                         0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04018}04018 \textcolor{preprocessor}{\#define USB\_CTL\_SE0\_SHIFT                        6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04019}04019 \textcolor{preprocessor}{\#define USB\_CTL\_JSTATE\_MASK                      0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04020}04020 \textcolor{preprocessor}{\#define USB\_CTL\_JSTATE\_SHIFT                     7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04021}04021 \textcolor{comment}{/* ADDR Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04022}04022 \textcolor{preprocessor}{\#define USB\_ADDR\_ADDR\_MASK                       0x7Fu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04023}04023 \textcolor{preprocessor}{\#define USB\_ADDR\_ADDR\_SHIFT                      0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04024}04024 \textcolor{preprocessor}{\#define USB\_ADDR\_ADDR(x)                         (((uint8\_t)(((uint8\_t)(x))<<USB\_ADDR\_ADDR\_SHIFT))\&USB\_ADDR\_ADDR\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04025}04025 \textcolor{preprocessor}{\#define USB\_ADDR\_LSEN\_MASK                       0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04026}04026 \textcolor{preprocessor}{\#define USB\_ADDR\_LSEN\_SHIFT                      7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04027}04027 \textcolor{comment}{/* BDTPAGE1 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04028}04028 \textcolor{preprocessor}{\#define USB\_BDTPAGE1\_BDTBA\_MASK                  0xFEu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04029}04029 \textcolor{preprocessor}{\#define USB\_BDTPAGE1\_BDTBA\_SHIFT                 1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04030}04030 \textcolor{preprocessor}{\#define USB\_BDTPAGE1\_BDTBA(x)                    (((uint8\_t)(((uint8\_t)(x))<<USB\_BDTPAGE1\_BDTBA\_SHIFT))\&USB\_BDTPAGE1\_BDTBA\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04031}04031 \textcolor{comment}{/* FRMNUML Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04032}04032 \textcolor{preprocessor}{\#define USB\_FRMNUML\_FRM\_MASK                     0xFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04033}04033 \textcolor{preprocessor}{\#define USB\_FRMNUML\_FRM\_SHIFT                    0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04034}04034 \textcolor{preprocessor}{\#define USB\_FRMNUML\_FRM(x)                       (((uint8\_t)(((uint8\_t)(x))<<USB\_FRMNUML\_FRM\_SHIFT))\&USB\_FRMNUML\_FRM\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04035}04035 \textcolor{comment}{/* FRMNUMH Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04036}04036 \textcolor{preprocessor}{\#define USB\_FRMNUMH\_FRM\_MASK                     0x7u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04037}04037 \textcolor{preprocessor}{\#define USB\_FRMNUMH\_FRM\_SHIFT                    0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04038}04038 \textcolor{preprocessor}{\#define USB\_FRMNUMH\_FRM(x)                       (((uint8\_t)(((uint8\_t)(x))<<USB\_FRMNUMH\_FRM\_SHIFT))\&USB\_FRMNUMH\_FRM\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04039}04039 \textcolor{comment}{/* TOKEN Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04040}04040 \textcolor{preprocessor}{\#define USB\_TOKEN\_TOKENENDPT\_MASK                0xFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04041}04041 \textcolor{preprocessor}{\#define USB\_TOKEN\_TOKENENDPT\_SHIFT               0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04042}04042 \textcolor{preprocessor}{\#define USB\_TOKEN\_TOKENENDPT(x)                  (((uint8\_t)(((uint8\_t)(x))<<USB\_TOKEN\_TOKENENDPT\_SHIFT))\&USB\_TOKEN\_TOKENENDPT\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04043}04043 \textcolor{preprocessor}{\#define USB\_TOKEN\_TOKENPID\_MASK                  0xF0u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04044}04044 \textcolor{preprocessor}{\#define USB\_TOKEN\_TOKENPID\_SHIFT                 4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04045}04045 \textcolor{preprocessor}{\#define USB\_TOKEN\_TOKENPID(x)                    (((uint8\_t)(((uint8\_t)(x))<<USB\_TOKEN\_TOKENPID\_SHIFT))\&USB\_TOKEN\_TOKENPID\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04046}04046 \textcolor{comment}{/* SOFTHLD Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04047}04047 \textcolor{preprocessor}{\#define USB\_SOFTHLD\_CNT\_MASK                     0xFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04048}04048 \textcolor{preprocessor}{\#define USB\_SOFTHLD\_CNT\_SHIFT                    0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04049}04049 \textcolor{preprocessor}{\#define USB\_SOFTHLD\_CNT(x)                       (((uint8\_t)(((uint8\_t)(x))<<USB\_SOFTHLD\_CNT\_SHIFT))\&USB\_SOFTHLD\_CNT\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04050}04050 \textcolor{comment}{/* BDTPAGE2 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04051}04051 \textcolor{preprocessor}{\#define USB\_BDTPAGE2\_BDTBA\_MASK                  0xFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04052}04052 \textcolor{preprocessor}{\#define USB\_BDTPAGE2\_BDTBA\_SHIFT                 0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04053}04053 \textcolor{preprocessor}{\#define USB\_BDTPAGE2\_BDTBA(x)                    (((uint8\_t)(((uint8\_t)(x))<<USB\_BDTPAGE2\_BDTBA\_SHIFT))\&USB\_BDTPAGE2\_BDTBA\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04054}04054 \textcolor{comment}{/* BDTPAGE3 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04055}04055 \textcolor{preprocessor}{\#define USB\_BDTPAGE3\_BDTBA\_MASK                  0xFFu}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04056}04056 \textcolor{preprocessor}{\#define USB\_BDTPAGE3\_BDTBA\_SHIFT                 0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04057}04057 \textcolor{preprocessor}{\#define USB\_BDTPAGE3\_BDTBA(x)                    (((uint8\_t)(((uint8\_t)(x))<<USB\_BDTPAGE3\_BDTBA\_SHIFT))\&USB\_BDTPAGE3\_BDTBA\_MASK)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04058}04058 \textcolor{comment}{/* ENDPT Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04059}04059 \textcolor{preprocessor}{\#define USB\_ENDPT\_EPHSHK\_MASK                    0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04060}04060 \textcolor{preprocessor}{\#define USB\_ENDPT\_EPHSHK\_SHIFT                   0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04061}04061 \textcolor{preprocessor}{\#define USB\_ENDPT\_EPSTALL\_MASK                   0x2u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04062}04062 \textcolor{preprocessor}{\#define USB\_ENDPT\_EPSTALL\_SHIFT                  1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04063}04063 \textcolor{preprocessor}{\#define USB\_ENDPT\_EPTXEN\_MASK                    0x4u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04064}04064 \textcolor{preprocessor}{\#define USB\_ENDPT\_EPTXEN\_SHIFT                   2}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04065}04065 \textcolor{preprocessor}{\#define USB\_ENDPT\_EPRXEN\_MASK                    0x8u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04066}04066 \textcolor{preprocessor}{\#define USB\_ENDPT\_EPRXEN\_SHIFT                   3}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04067}04067 \textcolor{preprocessor}{\#define USB\_ENDPT\_EPCTLDIS\_MASK                  0x10u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04068}04068 \textcolor{preprocessor}{\#define USB\_ENDPT\_EPCTLDIS\_SHIFT                 4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04069}04069 \textcolor{preprocessor}{\#define USB\_ENDPT\_RETRYDIS\_MASK                  0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04070}04070 \textcolor{preprocessor}{\#define USB\_ENDPT\_RETRYDIS\_SHIFT                 6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04071}04071 \textcolor{preprocessor}{\#define USB\_ENDPT\_HOSTWOHUB\_MASK                 0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04072}04072 \textcolor{preprocessor}{\#define USB\_ENDPT\_HOSTWOHUB\_SHIFT                7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04073}04073 \textcolor{comment}{/* USBCTRL Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04074}04074 \textcolor{preprocessor}{\#define USB\_USBCTRL\_PDE\_MASK                     0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04075}04075 \textcolor{preprocessor}{\#define USB\_USBCTRL\_PDE\_SHIFT                    6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04076}04076 \textcolor{preprocessor}{\#define USB\_USBCTRL\_SUSP\_MASK                    0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04077}04077 \textcolor{preprocessor}{\#define USB\_USBCTRL\_SUSP\_SHIFT                   7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04078}04078 \textcolor{comment}{/* OBSERVE Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04079}04079 \textcolor{preprocessor}{\#define USB\_OBSERVE\_DMPD\_MASK                    0x10u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04080}04080 \textcolor{preprocessor}{\#define USB\_OBSERVE\_DMPD\_SHIFT                   4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04081}04081 \textcolor{preprocessor}{\#define USB\_OBSERVE\_DPPD\_MASK                    0x40u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04082}04082 \textcolor{preprocessor}{\#define USB\_OBSERVE\_DPPD\_SHIFT                   6}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04083}04083 \textcolor{preprocessor}{\#define USB\_OBSERVE\_DPPU\_MASK                    0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04084}04084 \textcolor{preprocessor}{\#define USB\_OBSERVE\_DPPU\_SHIFT                   7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04085}04085 \textcolor{comment}{/* CONTROL Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04086}04086 \textcolor{preprocessor}{\#define USB\_CONTROL\_DPPULLUPNONOTG\_MASK          0x10u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04087}04087 \textcolor{preprocessor}{\#define USB\_CONTROL\_DPPULLUPNONOTG\_SHIFT         4}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04088}04088 \textcolor{comment}{/* USBTRC0 Bit Fields */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04089}04089 \textcolor{preprocessor}{\#define USB\_USBTRC0\_USB\_RESUME\_INT\_MASK          0x1u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04090}04090 \textcolor{preprocessor}{\#define USB\_USBTRC0\_USB\_RESUME\_INT\_SHIFT         0}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04091}04091 \textcolor{preprocessor}{\#define USB\_USBTRC0\_SYNC\_DET\_MASK                0x2u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04092}04092 \textcolor{preprocessor}{\#define USB\_USBTRC0\_SYNC\_DET\_SHIFT               1}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04093}04093 \textcolor{preprocessor}{\#define USB\_USBTRC0\_USBRESMEN\_MASK               0x20u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04094}04094 \textcolor{preprocessor}{\#define USB\_USBTRC0\_USBRESMEN\_SHIFT              5}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04095}04095 \textcolor{preprocessor}{\#define USB\_USBTRC0\_USBRESET\_MASK                0x80u}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04096}04096 \textcolor{preprocessor}{\#define USB\_USBTRC0\_USBRESET\_SHIFT               7}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04097}04097  \textcolor{comment}{/* end of group USB\_Register\_Masks */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04101}04101 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04102}04102 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04103}04103 \textcolor{comment}{/* USB -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04105}\mbox{\hyperlink{group___u_s_b___peripheral___access___layer_gaa47acf4992407a85e79d911ca1055d17}{04105}} \textcolor{preprocessor}{\#define USB0\_BASE                                (0x40072000u)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04107}\mbox{\hyperlink{group___u_s_b___peripheral___access___layer_gaea56c015ce8ad0cc88464060fde6d87c}{04107}} \textcolor{preprocessor}{\#define USB0                                     ((USB\_Type *)USB0\_BASE)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04109}\mbox{\hyperlink{group___u_s_b___peripheral___access___layer_ga6deffe292fb1e6e508badb0ab4cd4e5f}{04109}} \textcolor{preprocessor}{\#define USB\_BASES                                \{ USB0 \}}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04110}04110  \textcolor{comment}{/* end of group USB\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04114}04114 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04115}04115 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04116}04116 \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04117}04117 \textcolor{comment}{** End of section using anonymous unions}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04118}04118 \textcolor{comment}{*/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04119}04119 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04120}04120 \textcolor{preprocessor}{\#if defined(\_\_ARMCC\_VERSION)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04121}04121 \textcolor{preprocessor}{  \#pragma pop}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04122}04122 \textcolor{preprocessor}{\#elif defined(\_\_CWCC\_\_)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04123}04123 \textcolor{preprocessor}{  \#pragma pop}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04124}04124 \textcolor{preprocessor}{\#elif defined(\_\_GNUC\_\_)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04125}04125   \textcolor{comment}{/* leave anonymous unions enabled */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04126}04126 \textcolor{preprocessor}{\#elif defined(\_\_IAR\_SYSTEMS\_ICC\_\_)}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04127}04127 \textcolor{preprocessor}{  \#pragma language=default}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04128}04128 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04129}04129 \textcolor{preprocessor}{  \#error Not supported compiler type}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04130}04130 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04131}04131  \textcolor{comment}{/* end of group Peripheral\_access\_layer */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04135}04135 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04136}04136 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04137}04137 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04138}04138 \textcolor{comment}{   -\/-\/ Backward Compatibility}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04139}04139 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04140}04140 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04146}04146 \textcolor{comment}{/* No backward compatibility issues. */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04147}04147  \textcolor{comment}{/* end of group Backward\_Compatibility\_Symbols */}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04151}04151 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04152}04152 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04153}04153 \textcolor{preprocessor}{\#endif  }\textcolor{comment}{/* \#if !defined(MKL25Z4\_H\_) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04154}04154 }
\DoxyCodeLine{\Hypertarget{_m_k_l25_z4_8h_source_l04155}04155 \textcolor{comment}{/* MKL25Z4.h, eof. */}}

\end{DoxyCode}
