// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "11/18/2022 18:56:10"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module cpu (
	clk,
	rst_n,
	load,
	start,
	instr,
	waiting,
	out,
	N,
	V,
	Z);
input 	clk;
input 	rst_n;
input 	load;
input 	start;
input 	[15:0] instr;
output 	waiting;
output 	[15:0] out;
output 	N;
output 	V;
output 	Z;

// Design Ports Information
// waiting	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[0]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[1]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[2]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[3]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[4]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[5]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[6]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[7]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[8]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[9]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[10]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[11]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[12]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[13]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[14]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[15]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// N	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Z	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_n	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[13]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// load	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[14]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[15]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[11]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[4]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[3]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[12]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[10]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[7]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[1]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[9]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[6]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[0]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[8]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[5]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \rst_n~input_o ;
wire \instr[11]~input_o ;
wire \instr_reg[11]~feeder_combout ;
wire \load~input_o ;
wire \instr[15]~input_o ;
wire \start~input_o ;
wire \instr[14]~input_o ;
wire \instr_reg[14]~feeder_combout ;
wire \instr[13]~input_o ;
wire \controller|always0~0_combout ;
wire \instr[12]~input_o ;
wire \instr_reg[12]~feeder_combout ;
wire \controller|state~46_combout ;
wire \controller|state.10000~q ;
wire \controller|state~45_combout ;
wire \controller|state.10001~q ;
wire \controller|state~39_combout ;
wire \controller|state.10010~q ;
wire \controller|state~35_combout ;
wire \controller|state.10011~q ;
wire \controller|state~42_combout ;
wire \controller|state.00101~q ;
wire \controller|state~37_combout ;
wire \controller|state.00110~q ;
wire \controller|state~33_combout ;
wire \controller|state.00111~q ;
wire \controller|state~47_combout ;
wire \controller|state.01000~q ;
wire \controller|state~43_combout ;
wire \controller|state.01001~q ;
wire \controller|state~38_combout ;
wire \controller|state.01010~q ;
wire \controller|state~34_combout ;
wire \controller|state.01011~q ;
wire \controller|state~30_combout ;
wire \controller|state~41_combout ;
wire \controller|state.00010~q ;
wire \controller|state~36_combout ;
wire \controller|state.00011~q ;
wire \controller|state~32_combout ;
wire \controller|state.00100~q ;
wire \controller|state~31_combout ;
wire \controller|state.00001~q ;
wire \idecoder|Mux5~0_combout ;
wire \controller|state~48_combout ;
wire \controller|state.01100~q ;
wire \controller|state~44_combout ;
wire \controller|state.01101~q ;
wire \controller|state~40_combout ;
wire \controller|state.01110~feeder_combout ;
wire \controller|state.01110~q ;
wire \controller|state~29_combout ;
wire \controller|state.01111~q ;
wire \controller|state~27_combout ;
wire \controller|state~28_combout ;
wire \controller|state.00000~q ;
wire \instr[1]~input_o ;
wire \idecoder|Mux5~1_combout ;
wire \controller|WideOr4~0_combout ;
wire \instr[2]~input_o ;
wire \idecoder|Mux5~2_combout ;
wire \instr[7]~input_o ;
wire \instr[10]~input_o ;
wire \idecoder|Mux3~0_combout ;
wire \instr[5]~input_o ;
wire \instr[0]~input_o ;
wire \instr[8]~input_o ;
wire \idecoder|Mux5~3_combout ;
wire \datapath|Mux15~0_combout ;
wire \instr[6]~input_o ;
wire \instr[9]~input_o ;
wire \idecoder|Mux4~0_combout ;
wire \datapath|regfile|m~261_combout ;
wire \datapath|regfile|m~48_q ;
wire \datapath|regfile|m~263_combout ;
wire \datapath|regfile|m~32_q ;
wire \datapath|regfile|m~16feeder_combout ;
wire \datapath|regfile|m~260_combout ;
wire \datapath|regfile|m~16_q ;
wire \datapath|regfile|m~0feeder_combout ;
wire \datapath|regfile|m~262_combout ;
wire \datapath|regfile|m~0_q ;
wire \datapath|regfile|m~196_combout ;
wire \datapath|regfile|m~96feeder_combout ;
wire \datapath|regfile|m~259_combout ;
wire \datapath|regfile|m~96_q ;
wire \datapath|regfile|m~256_combout ;
wire \datapath|regfile|m~80_q ;
wire \datapath|regfile|m~112feeder_combout ;
wire \datapath|regfile|m~257_combout ;
wire \datapath|regfile|m~112_q ;
wire \datapath|regfile|m~258_combout ;
wire \datapath|regfile|m~64_q ;
wire \datapath|regfile|m~132_combout ;
wire \controller|WideOr3~combout ;
wire \instr[3]~input_o ;
wire \instr[4]~input_o ;
wire \datapath|A[13]~feeder_combout ;
wire \datapath|A[13]~DUPLICATE_q ;
wire \datapath|val_A[15]~0_combout ;
wire \datapath|shifter|Mux0~0_combout ;
wire \datapath|A[14]~feeder_combout ;
wire \datapath|A[14]~DUPLICATE_q ;
wire \datapath|A[11]~feeder_combout ;
wire \datapath|A[10]~feeder_combout ;
wire \datapath|A[2]~feeder_combout ;
wire \datapath|A[2]~DUPLICATE_q ;
wire \datapath|alu|Add1~66_cout ;
wire \datapath|alu|Add1~2 ;
wire \datapath|alu|Add1~6 ;
wire \datapath|alu|Add1~10 ;
wire \datapath|alu|Add1~14 ;
wire \datapath|alu|Add1~18 ;
wire \datapath|alu|Add1~22 ;
wire \datapath|alu|Add1~26 ;
wire \datapath|alu|Add1~30 ;
wire \datapath|alu|Add1~34 ;
wire \datapath|alu|Add1~38 ;
wire \datapath|alu|Add1~42 ;
wire \datapath|alu|Add1~46 ;
wire \datapath|alu|Add1~50 ;
wire \datapath|alu|Add1~54 ;
wire \datapath|alu|Add1~58 ;
wire \datapath|alu|Add1~61_sumout ;
wire \datapath|shifter|Mux1~1_combout ;
wire \datapath|alu|Add0~2 ;
wire \datapath|alu|Add0~6 ;
wire \datapath|alu|Add0~10 ;
wire \datapath|alu|Add0~14 ;
wire \datapath|alu|Add0~18 ;
wire \datapath|alu|Add0~22 ;
wire \datapath|alu|Add0~26 ;
wire \datapath|alu|Add0~30 ;
wire \datapath|alu|Add0~34 ;
wire \datapath|alu|Add0~38 ;
wire \datapath|alu|Add0~42 ;
wire \datapath|alu|Add0~46 ;
wire \datapath|alu|Add0~50 ;
wire \datapath|alu|Add0~54 ;
wire \datapath|alu|Add0~58 ;
wire \datapath|alu|Add0~61_sumout ;
wire \datapath|alu|Mux0~0_combout ;
wire \controller|WideOr4~combout ;
wire \datapath|Mux0~0_combout ;
wire \datapath|regfile|m~95_q ;
wire \datapath|regfile|m~127feeder_combout ;
wire \datapath|regfile|m~127_q ;
wire \datapath|regfile|m~111feeder_combout ;
wire \datapath|regfile|m~111_q ;
wire \datapath|regfile|m~31feeder_combout ;
wire \datapath|regfile|m~31_q ;
wire \datapath|regfile|m~63_q ;
wire \datapath|regfile|m~47_q ;
wire \datapath|regfile|m~15feeder_combout ;
wire \datapath|regfile|m~15_q ;
wire \datapath|regfile|m~252_combout ;
wire \datapath|regfile|m~79_q ;
wire \datapath|regfile|m~188_combout ;
wire \datapath|shifter|Mux1~0_combout ;
wire \datapath|alu|Add1~57_sumout ;
wire \datapath|alu|Add0~57_sumout ;
wire \datapath|alu|Mux1~0_combout ;
wire \datapath|Mux1~0_combout ;
wire \datapath|regfile|m~94feeder_combout ;
wire \datapath|regfile|m~94_q ;
wire \datapath|regfile|m~126feeder_combout ;
wire \datapath|regfile|m~126_q ;
wire \datapath|regfile|m~110_q ;
wire \datapath|regfile|m~30feeder_combout ;
wire \datapath|regfile|m~30_q ;
wire \datapath|regfile|m~62_q ;
wire \datapath|regfile|m~46feeder_combout ;
wire \datapath|regfile|m~46_q ;
wire \datapath|regfile|m~14_q ;
wire \datapath|regfile|m~248_combout ;
wire \datapath|regfile|m~78feeder_combout ;
wire \datapath|regfile|m~78_q ;
wire \datapath|regfile|m~184_combout ;
wire \datapath|shift_in[14]~DUPLICATE_q ;
wire \datapath|shifter|Mux2~0_combout ;
wire \datapath|alu|Add1~53_sumout ;
wire \datapath|alu|Add0~53_sumout ;
wire \datapath|alu|Mux2~0_combout ;
wire \datapath|Mux2~0_combout ;
wire \datapath|regfile|m~93_q ;
wire \datapath|regfile|m~125feeder_combout ;
wire \datapath|regfile|m~125_q ;
wire \datapath|regfile|m~109feeder_combout ;
wire \datapath|regfile|m~109_q ;
wire \datapath|regfile|m~29_q ;
wire \datapath|regfile|m~45_q ;
wire \datapath|regfile|m~61_q ;
wire \datapath|regfile|m~13_q ;
wire \datapath|regfile|m~244_combout ;
wire \datapath|regfile|m~77feeder_combout ;
wire \datapath|regfile|m~77_q ;
wire \datapath|regfile|m~180_combout ;
wire \datapath|shifter|Mux3~0_combout ;
wire \datapath|alu|Add1~49_sumout ;
wire \datapath|alu|Add0~49_sumout ;
wire \datapath|alu|Mux3~0_combout ;
wire \datapath|Mux3~0_combout ;
wire \datapath|regfile|m~124feeder_combout ;
wire \datapath|regfile|m~124_q ;
wire \datapath|regfile|m~108feeder_combout ;
wire \datapath|regfile|m~108_q ;
wire \datapath|regfile|m~92feeder_combout ;
wire \datapath|regfile|m~92_q ;
wire \datapath|regfile|m~60_q ;
wire \datapath|regfile|m~28feeder_combout ;
wire \datapath|regfile|m~28_q ;
wire \datapath|regfile|m~44feeder_combout ;
wire \datapath|regfile|m~44_q ;
wire \datapath|regfile|m~12feeder_combout ;
wire \datapath|regfile|m~12_q ;
wire \datapath|regfile|m~240_combout ;
wire \datapath|regfile|m~76feeder_combout ;
wire \datapath|regfile|m~76_q ;
wire \datapath|regfile|m~176_combout ;
wire \datapath|shifter|Mux4~0_combout ;
wire \datapath|alu|Add1~45_sumout ;
wire \datapath|alu|Add0~45_sumout ;
wire \datapath|alu|Mux4~0_combout ;
wire \datapath|Mux4~0_combout ;
wire \datapath|regfile|m~91_q ;
wire \datapath|regfile|m~123feeder_combout ;
wire \datapath|regfile|m~123_q ;
wire \datapath|regfile|m~107feeder_combout ;
wire \datapath|regfile|m~107_q ;
wire \datapath|regfile|m~59_q ;
wire \datapath|regfile|m~43_q ;
wire \datapath|regfile|m~27feeder_combout ;
wire \datapath|regfile|m~27_q ;
wire \datapath|regfile|m~11_q ;
wire \datapath|regfile|m~236_combout ;
wire \datapath|regfile|m~75feeder_combout ;
wire \datapath|regfile|m~75_q ;
wire \datapath|regfile|m~172_combout ;
wire \datapath|shifter|Mux5~0_combout ;
wire \datapath|alu|Add1~41_sumout ;
wire \datapath|alu|Add0~41_sumout ;
wire \datapath|alu|Mux5~0_combout ;
wire \datapath|Mux5~0_combout ;
wire \datapath|regfile|m~90_q ;
wire \datapath|regfile|m~106feeder_combout ;
wire \datapath|regfile|m~106_q ;
wire \datapath|regfile|m~122feeder_combout ;
wire \datapath|regfile|m~122_q ;
wire \datapath|regfile|m~58_q ;
wire \datapath|regfile|m~42feeder_combout ;
wire \datapath|regfile|m~42_q ;
wire \datapath|regfile|m~26feeder_combout ;
wire \datapath|regfile|m~26_q ;
wire \datapath|regfile|m~10feeder_combout ;
wire \datapath|regfile|m~10_q ;
wire \datapath|regfile|m~232_combout ;
wire \datapath|regfile|m~74feeder_combout ;
wire \datapath|regfile|m~74_q ;
wire \datapath|regfile|m~168_combout ;
wire \datapath|shifter|Mux6~0_combout ;
wire \datapath|alu|Add1~37_sumout ;
wire \datapath|alu|Add0~37_sumout ;
wire \datapath|alu|Mux6~0_combout ;
wire \datapath|Mux6~0_combout ;
wire \datapath|regfile|m~57_q ;
wire \datapath|regfile|m~25_q ;
wire \datapath|regfile|m~41_q ;
wire \datapath|regfile|m~9feeder_combout ;
wire \datapath|regfile|m~9_q ;
wire \datapath|regfile|m~228_combout ;
wire \datapath|regfile|m~105feeder_combout ;
wire \datapath|regfile|m~105_q ;
wire \datapath|regfile|m~89feeder_combout ;
wire \datapath|regfile|m~89_q ;
wire \datapath|regfile|m~121feeder_combout ;
wire \datapath|regfile|m~121_q ;
wire \datapath|regfile|m~73feeder_combout ;
wire \datapath|regfile|m~73_q ;
wire \datapath|regfile|m~164_combout ;
wire \datapath|shifter|Mux7~0_combout ;
wire \datapath|alu|Add1~33_sumout ;
wire \datapath|alu|Add0~33_sumout ;
wire \datapath|alu|Mux7~0_combout ;
wire \datapath|Mux7~0_combout ;
wire \datapath|regfile|m~88_q ;
wire \datapath|regfile|m~104feeder_combout ;
wire \datapath|regfile|m~104_q ;
wire \datapath|regfile|m~56_q ;
wire \datapath|regfile|m~24feeder_combout ;
wire \datapath|regfile|m~24_q ;
wire \datapath|regfile|m~40_q ;
wire \datapath|regfile|m~8feeder_combout ;
wire \datapath|regfile|m~8_q ;
wire \datapath|regfile|m~224_combout ;
wire \datapath|regfile|m~120_q ;
wire \datapath|regfile|m~72_q ;
wire \datapath|regfile|m~160_combout ;
wire \datapath|shifter|Mux8~0_combout ;
wire \datapath|alu|Add1~29_sumout ;
wire \datapath|alu|Add0~29_sumout ;
wire \datapath|alu|Mux8~0_combout ;
wire \datapath|Mux8~0_combout ;
wire \datapath|regfile|m~55_q ;
wire \datapath|regfile|m~23_q ;
wire \datapath|regfile|m~39_q ;
wire \datapath|regfile|m~7feeder_combout ;
wire \datapath|regfile|m~7_q ;
wire \datapath|regfile|m~220_combout ;
wire \datapath|regfile|m~103feeder_combout ;
wire \datapath|regfile|m~103_q ;
wire \datapath|regfile|m~87_q ;
wire \datapath|regfile|m~119_q ;
wire \datapath|regfile|m~71_q ;
wire \datapath|regfile|m~156_combout ;
wire \datapath|shifter|Mux9~0_combout ;
wire \datapath|alu|Add1~25_sumout ;
wire \datapath|alu|Add0~25_sumout ;
wire \datapath|alu|Mux9~0_combout ;
wire \datapath|Mux9~0_combout ;
wire \datapath|regfile|m~22_q ;
wire \datapath|regfile|m~54_q ;
wire \datapath|regfile|m~38_q ;
wire \datapath|regfile|m~6feeder_combout ;
wire \datapath|regfile|m~6_q ;
wire \datapath|regfile|m~216_combout ;
wire \datapath|regfile|m~102_q ;
wire \datapath|regfile|m~86feeder_combout ;
wire \datapath|regfile|m~86_q ;
wire \datapath|regfile|m~118feeder_combout ;
wire \datapath|regfile|m~118_q ;
wire \datapath|regfile|m~70_q ;
wire \datapath|regfile|m~152_combout ;
wire \datapath|shifter|Mux10~0_combout ;
wire \datapath|alu|Add1~21_sumout ;
wire \datapath|alu|Add0~21_sumout ;
wire \datapath|alu|Mux10~0_combout ;
wire \datapath|Mux10~0_combout ;
wire \datapath|regfile|m~117feeder_combout ;
wire \datapath|regfile|m~117_q ;
wire \datapath|regfile|m~85_q ;
wire \datapath|regfile|m~101_q ;
wire \datapath|regfile|m~21feeder_combout ;
wire \datapath|regfile|m~21_q ;
wire \datapath|regfile|m~53_q ;
wire \datapath|regfile|m~37feeder_combout ;
wire \datapath|regfile|m~37_q ;
wire \datapath|regfile|m~5feeder_combout ;
wire \datapath|regfile|m~5_q ;
wire \datapath|regfile|m~212_combout ;
wire \datapath|regfile|m~69feeder_combout ;
wire \datapath|regfile|m~69_q ;
wire \datapath|regfile|m~148_combout ;
wire \datapath|shifter|Mux11~0_combout ;
wire \datapath|alu|Add1~17_sumout ;
wire \datapath|alu|Add0~17_sumout ;
wire \datapath|alu|Mux11~0_combout ;
wire \datapath|Mux11~0_combout ;
wire \datapath|regfile|m~116_q ;
wire \datapath|regfile|m~84_q ;
wire \datapath|regfile|m~100_q ;
wire \datapath|regfile|m~52_q ;
wire \datapath|regfile|m~36feeder_combout ;
wire \datapath|regfile|m~36_q ;
wire \datapath|regfile|m~20_q ;
wire \datapath|regfile|m~4_q ;
wire \datapath|regfile|m~208_combout ;
wire \datapath|regfile|m~68_q ;
wire \datapath|regfile|m~144_combout ;
wire \datapath|shift_in[4]~DUPLICATE_q ;
wire \datapath|shifter|Mux12~0_combout ;
wire \datapath|alu|Add1~13_sumout ;
wire \datapath|alu|Add0~13_sumout ;
wire \datapath|alu|Mux12~0_combout ;
wire \datapath|Mux12~0_combout ;
wire \datapath|regfile|m~83_q ;
wire \datapath|regfile|m~99_q ;
wire \datapath|regfile|m~115_q ;
wire \datapath|regfile|m~19_q ;
wire \datapath|regfile|m~51_q ;
wire \datapath|regfile|m~35_q ;
wire \datapath|regfile|m~3_q ;
wire \datapath|regfile|m~204_combout ;
wire \datapath|regfile|m~67feeder_combout ;
wire \datapath|regfile|m~67_q ;
wire \datapath|regfile|m~140_combout ;
wire \datapath|shift_in[3]~DUPLICATE_q ;
wire \datapath|shifter|Mux13~0_combout ;
wire \datapath|alu|Add1~9_sumout ;
wire \datapath|alu|Add0~9_sumout ;
wire \datapath|alu|Mux13~0_combout ;
wire \datapath|Mux13~0_combout ;
wire \datapath|regfile|m~82feeder_combout ;
wire \datapath|regfile|m~82_q ;
wire \datapath|regfile|m~114feeder_combout ;
wire \datapath|regfile|m~114_q ;
wire \datapath|regfile|m~98_q ;
wire \datapath|regfile|m~18_q ;
wire \datapath|regfile|m~34_q ;
wire \datapath|regfile|m~50_q ;
wire \datapath|regfile|m~2_q ;
wire \datapath|regfile|m~200_combout ;
wire \datapath|regfile|m~66feeder_combout ;
wire \datapath|regfile|m~66_q ;
wire \datapath|regfile|m~136_combout ;
wire \datapath|shifter|Mux14~0_combout ;
wire \datapath|alu|Add1~5_sumout ;
wire \datapath|alu|Add0~5_sumout ;
wire \datapath|alu|Mux14~0_combout ;
wire \datapath|Mux14~0_combout ;
wire \datapath|regfile|m~81_q ;
wire \datapath|regfile|m~49_q ;
wire \datapath|regfile|m~17feeder_combout ;
wire \datapath|regfile|m~17_q ;
wire \datapath|regfile|m~33feeder_combout ;
wire \datapath|regfile|m~33_q ;
wire \datapath|regfile|m~1feeder_combout ;
wire \datapath|regfile|m~1_q ;
wire \datapath|regfile|m~192_combout ;
wire \datapath|regfile|m~97_q ;
wire \datapath|regfile|m~113feeder_combout ;
wire \datapath|regfile|m~113_q ;
wire \datapath|regfile|m~65_q ;
wire \datapath|regfile|m~128_combout ;
wire \datapath|shifter|Mux15~0_combout ;
wire \datapath|alu|Add1~1_sumout ;
wire \datapath|alu|Add0~1_sumout ;
wire \datapath|alu|Mux15~0_combout ;
wire \datapath|alu|Mux16~0_combout ;
wire \datapath|alu|Equal0~0_combout ;
wire \datapath|alu|Equal0~2_combout ;
wire \datapath|alu|Equal0~3_combout ;
wire \datapath|alu|Equal0~1_combout ;
wire [2:0] \datapath|status ;
wire [15:0] instr_reg;
wire [15:0] \datapath|C ;
wire [15:0] \datapath|shift_in ;
wire [15:0] \datapath|A ;


// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \waiting~output (
	.i(!\controller|state.00000~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(waiting),
	.obar());
// synopsys translate_off
defparam \waiting~output .bus_hold = "false";
defparam \waiting~output .open_drain_output = "false";
defparam \waiting~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \out[0]~output (
	.i(\datapath|C [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[0]),
	.obar());
// synopsys translate_off
defparam \out[0]~output .bus_hold = "false";
defparam \out[0]~output .open_drain_output = "false";
defparam \out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \out[1]~output (
	.i(\datapath|C [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[1]),
	.obar());
// synopsys translate_off
defparam \out[1]~output .bus_hold = "false";
defparam \out[1]~output .open_drain_output = "false";
defparam \out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \out[2]~output (
	.i(\datapath|C [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[2]),
	.obar());
// synopsys translate_off
defparam \out[2]~output .bus_hold = "false";
defparam \out[2]~output .open_drain_output = "false";
defparam \out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \out[3]~output (
	.i(\datapath|C [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[3]),
	.obar());
// synopsys translate_off
defparam \out[3]~output .bus_hold = "false";
defparam \out[3]~output .open_drain_output = "false";
defparam \out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \out[4]~output (
	.i(\datapath|C [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[4]),
	.obar());
// synopsys translate_off
defparam \out[4]~output .bus_hold = "false";
defparam \out[4]~output .open_drain_output = "false";
defparam \out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \out[5]~output (
	.i(\datapath|C [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[5]),
	.obar());
// synopsys translate_off
defparam \out[5]~output .bus_hold = "false";
defparam \out[5]~output .open_drain_output = "false";
defparam \out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \out[6]~output (
	.i(\datapath|C [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[6]),
	.obar());
// synopsys translate_off
defparam \out[6]~output .bus_hold = "false";
defparam \out[6]~output .open_drain_output = "false";
defparam \out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \out[7]~output (
	.i(\datapath|C [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[7]),
	.obar());
// synopsys translate_off
defparam \out[7]~output .bus_hold = "false";
defparam \out[7]~output .open_drain_output = "false";
defparam \out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \out[8]~output (
	.i(\datapath|C [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[8]),
	.obar());
// synopsys translate_off
defparam \out[8]~output .bus_hold = "false";
defparam \out[8]~output .open_drain_output = "false";
defparam \out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \out[9]~output (
	.i(\datapath|C [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[9]),
	.obar());
// synopsys translate_off
defparam \out[9]~output .bus_hold = "false";
defparam \out[9]~output .open_drain_output = "false";
defparam \out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \out[10]~output (
	.i(\datapath|C [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[10]),
	.obar());
// synopsys translate_off
defparam \out[10]~output .bus_hold = "false";
defparam \out[10]~output .open_drain_output = "false";
defparam \out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \out[11]~output (
	.i(\datapath|C [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[11]),
	.obar());
// synopsys translate_off
defparam \out[11]~output .bus_hold = "false";
defparam \out[11]~output .open_drain_output = "false";
defparam \out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \out[12]~output (
	.i(\datapath|C [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[12]),
	.obar());
// synopsys translate_off
defparam \out[12]~output .bus_hold = "false";
defparam \out[12]~output .open_drain_output = "false";
defparam \out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \out[13]~output (
	.i(\datapath|C [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[13]),
	.obar());
// synopsys translate_off
defparam \out[13]~output .bus_hold = "false";
defparam \out[13]~output .open_drain_output = "false";
defparam \out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \out[14]~output (
	.i(\datapath|C [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[14]),
	.obar());
// synopsys translate_off
defparam \out[14]~output .bus_hold = "false";
defparam \out[14]~output .open_drain_output = "false";
defparam \out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \out[15]~output (
	.i(\datapath|C [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[15]),
	.obar());
// synopsys translate_off
defparam \out[15]~output .bus_hold = "false";
defparam \out[15]~output .open_drain_output = "false";
defparam \out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \N~output (
	.i(\datapath|status [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(N),
	.obar());
// synopsys translate_off
defparam \N~output .bus_hold = "false";
defparam \N~output .open_drain_output = "false";
defparam \N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \V~output (
	.i(\datapath|status [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V),
	.obar());
// synopsys translate_off
defparam \V~output .bus_hold = "false";
defparam \V~output .open_drain_output = "false";
defparam \V~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \Z~output (
	.i(\datapath|status [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Z),
	.obar());
// synopsys translate_off
defparam \Z~output .bus_hold = "false";
defparam \Z~output .open_drain_output = "false";
defparam \Z~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N1
cyclonev_io_ibuf \rst_n~input (
	.i(rst_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst_n~input_o ));
// synopsys translate_off
defparam \rst_n~input .bus_hold = "false";
defparam \rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N35
cyclonev_io_ibuf \instr[11]~input (
	.i(instr[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instr[11]~input_o ));
// synopsys translate_off
defparam \instr[11]~input .bus_hold = "false";
defparam \instr[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N15
cyclonev_lcell_comb \instr_reg[11]~feeder (
// Equation(s):
// \instr_reg[11]~feeder_combout  = ( \instr[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instr[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instr_reg[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instr_reg[11]~feeder .extended_lut = "off";
defparam \instr_reg[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \instr_reg[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N52
cyclonev_io_ibuf \load~input (
	.i(load),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\load~input_o ));
// synopsys translate_off
defparam \load~input .bus_hold = "false";
defparam \load~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X63_Y1_N17
dffeas \instr_reg[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instr_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg[11]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg[11] .is_wysiwyg = "true";
defparam \instr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N1
cyclonev_io_ibuf \instr[15]~input (
	.i(instr[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instr[15]~input_o ));
// synopsys translate_off
defparam \instr[15]~input .bus_hold = "false";
defparam \instr[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X61_Y4_N59
dffeas \instr_reg[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\instr[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\load~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg[15]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg[15] .is_wysiwyg = "true";
defparam \instr_reg[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N52
cyclonev_io_ibuf \start~input (
	.i(start),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\start~input_o ));
// synopsys translate_off
defparam \start~input .bus_hold = "false";
defparam \start~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N52
cyclonev_io_ibuf \instr[14]~input (
	.i(instr[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instr[14]~input_o ));
// synopsys translate_off
defparam \instr[14]~input .bus_hold = "false";
defparam \instr[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N54
cyclonev_lcell_comb \instr_reg[14]~feeder (
// Equation(s):
// \instr_reg[14]~feeder_combout  = ( \instr[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instr[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instr_reg[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instr_reg[14]~feeder .extended_lut = "off";
defparam \instr_reg[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \instr_reg[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y4_N56
dffeas \instr_reg[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instr_reg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg[14]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg[14] .is_wysiwyg = "true";
defparam \instr_reg[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y81_N1
cyclonev_io_ibuf \instr[13]~input (
	.i(instr[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instr[13]~input_o ));
// synopsys translate_off
defparam \instr[13]~input .bus_hold = "false";
defparam \instr[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X61_Y4_N8
dffeas \instr_reg[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\instr[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\load~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg[13]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg[13] .is_wysiwyg = "true";
defparam \instr_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N45
cyclonev_lcell_comb \controller|always0~0 (
// Equation(s):
// \controller|always0~0_combout  = ( instr_reg[13] & ( (instr_reg[15] & (\start~input_o  & !instr_reg[14])) ) )

	.dataa(gnd),
	.datab(!instr_reg[15]),
	.datac(!\start~input_o ),
	.datad(!instr_reg[14]),
	.datae(gnd),
	.dataf(!instr_reg[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|always0~0 .extended_lut = "off";
defparam \controller|always0~0 .lut_mask = 64'h0000000003000300;
defparam \controller|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N52
cyclonev_io_ibuf \instr[12]~input (
	.i(instr[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instr[12]~input_o ));
// synopsys translate_off
defparam \instr[12]~input .bus_hold = "false";
defparam \instr[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N42
cyclonev_lcell_comb \instr_reg[12]~feeder (
// Equation(s):
// \instr_reg[12]~feeder_combout  = ( \instr[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instr[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instr_reg[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instr_reg[12]~feeder .extended_lut = "off";
defparam \instr_reg[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \instr_reg[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y1_N44
dffeas \instr_reg[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instr_reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg[12]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg[12] .is_wysiwyg = "true";
defparam \instr_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N51
cyclonev_lcell_comb \controller|state~46 (
// Equation(s):
// \controller|state~46_combout  = ( instr_reg[12] & ( (!instr_reg[11] & (!\controller|state.00000~q  & (\rst_n~input_o  & \controller|always0~0_combout ))) ) )

	.dataa(!instr_reg[11]),
	.datab(!\controller|state.00000~q ),
	.datac(!\rst_n~input_o ),
	.datad(!\controller|always0~0_combout ),
	.datae(gnd),
	.dataf(!instr_reg[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|state~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|state~46 .extended_lut = "off";
defparam \controller|state~46 .lut_mask = 64'h0000000000080008;
defparam \controller|state~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y3_N53
dffeas \controller|state.10000 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller|state~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.10000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.10000 .is_wysiwyg = "true";
defparam \controller|state.10000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N39
cyclonev_lcell_comb \controller|state~45 (
// Equation(s):
// \controller|state~45_combout  = ( \controller|state.10000~q  & ( \rst_n~input_o  ) )

	.dataa(gnd),
	.datab(!\rst_n~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|state.10000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|state~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|state~45 .extended_lut = "off";
defparam \controller|state~45 .lut_mask = 64'h0000000033333333;
defparam \controller|state~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y3_N41
dffeas \controller|state.10001 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller|state~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.10001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.10001 .is_wysiwyg = "true";
defparam \controller|state.10001 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N36
cyclonev_lcell_comb \controller|state~39 (
// Equation(s):
// \controller|state~39_combout  = ( \controller|state.10001~q  & ( \rst_n~input_o  ) )

	.dataa(gnd),
	.datab(!\rst_n~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|state.10001~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|state~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|state~39 .extended_lut = "off";
defparam \controller|state~39 .lut_mask = 64'h0000000033333333;
defparam \controller|state~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y3_N38
dffeas \controller|state.10010 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller|state~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.10010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.10010 .is_wysiwyg = "true";
defparam \controller|state.10010 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N15
cyclonev_lcell_comb \controller|state~35 (
// Equation(s):
// \controller|state~35_combout  = (\rst_n~input_o  & \controller|state.10010~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst_n~input_o ),
	.datad(!\controller|state.10010~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|state~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|state~35 .extended_lut = "off";
defparam \controller|state~35 .lut_mask = 64'h000F000F000F000F;
defparam \controller|state~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y3_N17
dffeas \controller|state.10011 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller|state~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.10011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.10011 .is_wysiwyg = "true";
defparam \controller|state.10011 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N48
cyclonev_lcell_comb \controller|state~42 (
// Equation(s):
// \controller|state~42_combout  = ( instr_reg[12] & ( (instr_reg[11] & (!\controller|state.00000~q  & (\rst_n~input_o  & \controller|always0~0_combout ))) ) )

	.dataa(!instr_reg[11]),
	.datab(!\controller|state.00000~q ),
	.datac(!\rst_n~input_o ),
	.datad(!\controller|always0~0_combout ),
	.datae(gnd),
	.dataf(!instr_reg[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|state~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|state~42 .extended_lut = "off";
defparam \controller|state~42 .lut_mask = 64'h0000000000040004;
defparam \controller|state~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y3_N50
dffeas \controller|state.00101 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller|state~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.00101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.00101 .is_wysiwyg = "true";
defparam \controller|state.00101 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N57
cyclonev_lcell_comb \controller|state~37 (
// Equation(s):
// \controller|state~37_combout  = ( \controller|state.00101~q  & ( \rst_n~input_o  ) )

	.dataa(!\rst_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|state.00101~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|state~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|state~37 .extended_lut = "off";
defparam \controller|state~37 .lut_mask = 64'h0000000055555555;
defparam \controller|state~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N59
dffeas \controller|state.00110 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller|state~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.00110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.00110 .is_wysiwyg = "true";
defparam \controller|state.00110 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N3
cyclonev_lcell_comb \controller|state~33 (
// Equation(s):
// \controller|state~33_combout  = ( \controller|state.00110~q  & ( \rst_n~input_o  ) )

	.dataa(!\rst_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|state.00110~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|state~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|state~33 .extended_lut = "off";
defparam \controller|state~33 .lut_mask = 64'h0000000055555555;
defparam \controller|state~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y3_N5
dffeas \controller|state.00111 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller|state~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.00111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.00111 .is_wysiwyg = "true";
defparam \controller|state.00111 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N0
cyclonev_lcell_comb \controller|state~47 (
// Equation(s):
// \controller|state~47_combout  = ( !instr_reg[12] & ( (\rst_n~input_o  & (!\controller|state.00000~q  & (!instr_reg[11] & \controller|always0~0_combout ))) ) )

	.dataa(!\rst_n~input_o ),
	.datab(!\controller|state.00000~q ),
	.datac(!instr_reg[11]),
	.datad(!\controller|always0~0_combout ),
	.datae(gnd),
	.dataf(!instr_reg[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|state~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|state~47 .extended_lut = "off";
defparam \controller|state~47 .lut_mask = 64'h0040004000000000;
defparam \controller|state~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y3_N2
dffeas \controller|state.01000 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller|state~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.01000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.01000 .is_wysiwyg = "true";
defparam \controller|state.01000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N6
cyclonev_lcell_comb \controller|state~43 (
// Equation(s):
// \controller|state~43_combout  = ( \rst_n~input_o  & ( \controller|state.01000~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|state.01000~q ),
	.datad(gnd),
	.datae(!\rst_n~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|state~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|state~43 .extended_lut = "off";
defparam \controller|state~43 .lut_mask = 64'h00000F0F00000F0F;
defparam \controller|state~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y3_N8
dffeas \controller|state.01001 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller|state~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.01001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.01001 .is_wysiwyg = "true";
defparam \controller|state.01001 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N0
cyclonev_lcell_comb \controller|state~38 (
// Equation(s):
// \controller|state~38_combout  = ( \rst_n~input_o  & ( \controller|state.01001~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\rst_n~input_o ),
	.dataf(!\controller|state.01001~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|state~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|state~38 .extended_lut = "off";
defparam \controller|state~38 .lut_mask = 64'h000000000000FFFF;
defparam \controller|state~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y3_N2
dffeas \controller|state.01010 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller|state~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.01010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.01010 .is_wysiwyg = "true";
defparam \controller|state.01010 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N30
cyclonev_lcell_comb \controller|state~34 (
// Equation(s):
// \controller|state~34_combout  = ( \controller|state.01010~q  & ( \rst_n~input_o  ) )

	.dataa(gnd),
	.datab(!\rst_n~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|state.01010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|state~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|state~34 .extended_lut = "off";
defparam \controller|state~34 .lut_mask = 64'h0000000033333333;
defparam \controller|state~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y3_N32
dffeas \controller|state.01011 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller|state~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.01011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.01011 .is_wysiwyg = "true";
defparam \controller|state.01011 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N24
cyclonev_lcell_comb \controller|state~30 (
// Equation(s):
// \controller|state~30_combout  = ( !instr_reg[11] & ( (!instr_reg[13] & instr_reg[14]) ) )

	.dataa(gnd),
	.datab(!instr_reg[13]),
	.datac(!instr_reg[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!instr_reg[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|state~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|state~30 .extended_lut = "off";
defparam \controller|state~30 .lut_mask = 64'h0C0C0C0C00000000;
defparam \controller|state~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N12
cyclonev_lcell_comb \controller|state~41 (
// Equation(s):
// \controller|state~41_combout  = ( instr_reg[15] & ( !\controller|state.00000~q  & ( (\rst_n~input_o  & (\start~input_o  & (\controller|state~30_combout  & !instr_reg[12]))) ) ) )

	.dataa(!\rst_n~input_o ),
	.datab(!\start~input_o ),
	.datac(!\controller|state~30_combout ),
	.datad(!instr_reg[12]),
	.datae(!instr_reg[15]),
	.dataf(!\controller|state.00000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|state~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|state~41 .extended_lut = "off";
defparam \controller|state~41 .lut_mask = 64'h0000010000000000;
defparam \controller|state~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y4_N14
dffeas \controller|state.00010 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller|state~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.00010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.00010 .is_wysiwyg = "true";
defparam \controller|state.00010 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N54
cyclonev_lcell_comb \controller|state~36 (
// Equation(s):
// \controller|state~36_combout  = ( \controller|state.00010~q  & ( \rst_n~input_o  ) )

	.dataa(!\rst_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|state.00010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|state~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|state~36 .extended_lut = "off";
defparam \controller|state~36 .lut_mask = 64'h0000000055555555;
defparam \controller|state~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N56
dffeas \controller|state.00011 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller|state~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.00011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.00011 .is_wysiwyg = "true";
defparam \controller|state.00011 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N9
cyclonev_lcell_comb \controller|state~32 (
// Equation(s):
// \controller|state~32_combout  = ( \controller|state.00011~q  & ( \rst_n~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst_n~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|state.00011~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|state~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|state~32 .extended_lut = "off";
defparam \controller|state~32 .lut_mask = 64'h000000000F0F0F0F;
defparam \controller|state~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y3_N23
dffeas \controller|state.00100 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller|state~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.00100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.00100 .is_wysiwyg = "true";
defparam \controller|state.00100 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N33
cyclonev_lcell_comb \controller|state~31 (
// Equation(s):
// \controller|state~31_combout  = ( instr_reg[12] & ( \controller|state~30_combout  & ( (\rst_n~input_o  & (\start~input_o  & (instr_reg[15] & !\controller|state.00000~q ))) ) ) )

	.dataa(!\rst_n~input_o ),
	.datab(!\start~input_o ),
	.datac(!instr_reg[15]),
	.datad(!\controller|state.00000~q ),
	.datae(!instr_reg[12]),
	.dataf(!\controller|state~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|state~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|state~31 .extended_lut = "off";
defparam \controller|state~31 .lut_mask = 64'h0000000000000100;
defparam \controller|state~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y3_N14
dffeas \controller|state.00001 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller|state~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.00001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.00001 .is_wysiwyg = "true";
defparam \controller|state.00001 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N18
cyclonev_lcell_comb \idecoder|Mux5~0 (
// Equation(s):
// \idecoder|Mux5~0_combout  = ( !\controller|state.00100~q  & ( !\controller|state.00001~q  & ( (!\controller|state.10011~q  & (!\controller|state.00111~q  & !\controller|state.01011~q )) ) ) )

	.dataa(gnd),
	.datab(!\controller|state.10011~q ),
	.datac(!\controller|state.00111~q ),
	.datad(!\controller|state.01011~q ),
	.datae(!\controller|state.00100~q ),
	.dataf(!\controller|state.00001~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idecoder|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idecoder|Mux5~0 .extended_lut = "off";
defparam \idecoder|Mux5~0 .lut_mask = 64'hC000000000000000;
defparam \idecoder|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N33
cyclonev_lcell_comb \controller|state~48 (
// Equation(s):
// \controller|state~48_combout  = ( !instr_reg[12] & ( (instr_reg[11] & (\rst_n~input_o  & (!\controller|state.00000~q  & \controller|always0~0_combout ))) ) )

	.dataa(!instr_reg[11]),
	.datab(!\rst_n~input_o ),
	.datac(!\controller|state.00000~q ),
	.datad(!\controller|always0~0_combout ),
	.datae(gnd),
	.dataf(!instr_reg[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|state~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|state~48 .extended_lut = "off";
defparam \controller|state~48 .lut_mask = 64'h0010001000000000;
defparam \controller|state~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y3_N35
dffeas \controller|state.01100 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller|state~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.01100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.01100 .is_wysiwyg = "true";
defparam \controller|state.01100 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N24
cyclonev_lcell_comb \controller|state~44 (
// Equation(s):
// \controller|state~44_combout  = ( \rst_n~input_o  & ( \controller|state.01100~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\rst_n~input_o ),
	.dataf(!\controller|state.01100~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|state~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|state~44 .extended_lut = "off";
defparam \controller|state~44 .lut_mask = 64'h000000000000FFFF;
defparam \controller|state~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y3_N26
dffeas \controller|state.01101 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller|state~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.01101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.01101 .is_wysiwyg = "true";
defparam \controller|state.01101 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N21
cyclonev_lcell_comb \controller|state~40 (
// Equation(s):
// \controller|state~40_combout  = ( \controller|state.01101~q  & ( \rst_n~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst_n~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|state.01101~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|state~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|state~40 .extended_lut = "off";
defparam \controller|state~40 .lut_mask = 64'h000000000F0F0F0F;
defparam \controller|state~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N0
cyclonev_lcell_comb \controller|state.01110~feeder (
// Equation(s):
// \controller|state.01110~feeder_combout  = ( \controller|state~40_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|state~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|state.01110~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|state.01110~feeder .extended_lut = "off";
defparam \controller|state.01110~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|state.01110~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N1
dffeas \controller|state.01110 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller|state.01110~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.01110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.01110 .is_wysiwyg = "true";
defparam \controller|state.01110 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N42
cyclonev_lcell_comb \controller|state~29 (
// Equation(s):
// \controller|state~29_combout  = ( \controller|state.01110~q  & ( \rst_n~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst_n~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|state.01110~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|state~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|state~29 .extended_lut = "off";
defparam \controller|state~29 .lut_mask = 64'h000000000F0F0F0F;
defparam \controller|state~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y4_N44
dffeas \controller|state.01111 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller|state~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.01111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.01111 .is_wysiwyg = "true";
defparam \controller|state.01111 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N18
cyclonev_lcell_comb \controller|state~27 (
// Equation(s):
// \controller|state~27_combout  = ( instr_reg[15] & ( instr_reg[11] & ( (!instr_reg[14] & (instr_reg[13] & \start~input_o )) ) ) ) # ( instr_reg[15] & ( !instr_reg[11] & ( (\start~input_o  & (!instr_reg[14] $ (!instr_reg[13]))) ) ) )

	.dataa(!instr_reg[14]),
	.datab(!instr_reg[13]),
	.datac(gnd),
	.datad(!\start~input_o ),
	.datae(!instr_reg[15]),
	.dataf(!instr_reg[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|state~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|state~27 .extended_lut = "off";
defparam \controller|state~27 .lut_mask = 64'h0000006600000022;
defparam \controller|state~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N39
cyclonev_lcell_comb \controller|state~28 (
// Equation(s):
// \controller|state~28_combout  = ( \controller|state.00000~q  & ( \controller|state~27_combout  & ( (\rst_n~input_o  & (\idecoder|Mux5~0_combout  & !\controller|state.01111~q )) ) ) ) # ( !\controller|state.00000~q  & ( \controller|state~27_combout  & ( 
// (\rst_n~input_o  & (\idecoder|Mux5~0_combout  & !\controller|state.01111~q )) ) ) ) # ( \controller|state.00000~q  & ( !\controller|state~27_combout  & ( (\rst_n~input_o  & (\idecoder|Mux5~0_combout  & !\controller|state.01111~q )) ) ) )

	.dataa(!\rst_n~input_o ),
	.datab(!\idecoder|Mux5~0_combout ),
	.datac(!\controller|state.01111~q ),
	.datad(gnd),
	.datae(!\controller|state.00000~q ),
	.dataf(!\controller|state~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|state~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|state~28 .extended_lut = "off";
defparam \controller|state~28 .lut_mask = 64'h0000101010101010;
defparam \controller|state~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y4_N41
dffeas \controller|state.00000 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller|state~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.00000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.00000 .is_wysiwyg = "true";
defparam \controller|state.00000 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N52
cyclonev_io_ibuf \instr[1]~input (
	.i(instr[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instr[1]~input_o ));
// synopsys translate_off
defparam \instr[1]~input .bus_hold = "false";
defparam \instr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X60_Y3_N11
dffeas \instr_reg[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\instr[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\load~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg[1] .is_wysiwyg = "true";
defparam \instr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N39
cyclonev_lcell_comb \idecoder|Mux5~1 (
// Equation(s):
// \idecoder|Mux5~1_combout  = ( \controller|state.01100~q  ) # ( !\controller|state.01100~q  & ( (\controller|state.01000~q ) # (\controller|state.10000~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|state.10000~q ),
	.datad(!\controller|state.01000~q ),
	.datae(gnd),
	.dataf(!\controller|state.01100~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idecoder|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idecoder|Mux5~1 .extended_lut = "off";
defparam \idecoder|Mux5~1 .lut_mask = 64'h0FFF0FFFFFFFFFFF;
defparam \idecoder|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N32
dffeas \datapath|A[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~128_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\idecoder|Mux5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|A [1]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|A[1] .is_wysiwyg = "true";
defparam \datapath|A[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N51
cyclonev_lcell_comb \controller|WideOr4~0 (
// Equation(s):
// \controller|WideOr4~0_combout  = ( !\controller|state.00110~q  & ( !\controller|state.00011~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\controller|state.00110~q ),
	.dataf(!\controller|state.00011~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr4~0 .extended_lut = "off";
defparam \controller|WideOr4~0 .lut_mask = 64'hFFFF000000000000;
defparam \controller|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N1
cyclonev_io_ibuf \instr[2]~input (
	.i(instr[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instr[2]~input_o ));
// synopsys translate_off
defparam \instr[2]~input .bus_hold = "false";
defparam \instr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X60_Y3_N59
dffeas \instr_reg[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\instr[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\load~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg[2] .is_wysiwyg = "true";
defparam \instr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N6
cyclonev_lcell_comb \idecoder|Mux5~2 (
// Equation(s):
// \idecoder|Mux5~2_combout  = ( !\controller|state.10011~q  & ( (!\controller|state.01011~q  & (!\controller|state.00100~q  & !\controller|state.00111~q )) ) )

	.dataa(gnd),
	.datab(!\controller|state.01011~q ),
	.datac(!\controller|state.00100~q ),
	.datad(!\controller|state.00111~q ),
	.datae(gnd),
	.dataf(!\controller|state.10011~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idecoder|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idecoder|Mux5~2 .extended_lut = "off";
defparam \idecoder|Mux5~2 .lut_mask = 64'hC000C00000000000;
defparam \idecoder|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N35
cyclonev_io_ibuf \instr[7]~input (
	.i(instr[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instr[7]~input_o ));
// synopsys translate_off
defparam \instr[7]~input .bus_hold = "false";
defparam \instr[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X63_Y3_N17
dffeas \instr_reg[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\instr[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\load~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg[7] .is_wysiwyg = "true";
defparam \instr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cyclonev_io_ibuf \instr[10]~input (
	.i(instr[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instr[10]~input_o ));
// synopsys translate_off
defparam \instr[10]~input .bus_hold = "false";
defparam \instr[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X60_Y3_N26
dffeas \instr_reg[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\instr[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\load~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg[10]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg[10] .is_wysiwyg = "true";
defparam \instr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N24
cyclonev_lcell_comb \idecoder|Mux3~0 (
// Equation(s):
// \idecoder|Mux3~0_combout  = ( instr_reg[10] & ( \idecoder|Mux5~1_combout  & ( (instr_reg[7]) # (\idecoder|Mux5~2_combout ) ) ) ) # ( !instr_reg[10] & ( \idecoder|Mux5~1_combout  & ( (!\idecoder|Mux5~2_combout  & instr_reg[7]) ) ) ) # ( instr_reg[10] & ( 
// !\idecoder|Mux5~1_combout  & ( (!\idecoder|Mux5~2_combout  & (((instr_reg[7])))) # (\idecoder|Mux5~2_combout  & (((\controller|state.00001~q )) # (instr_reg[2]))) ) ) ) # ( !instr_reg[10] & ( !\idecoder|Mux5~1_combout  & ( (!\idecoder|Mux5~2_combout  & 
// (((instr_reg[7])))) # (\idecoder|Mux5~2_combout  & (instr_reg[2] & ((!\controller|state.00001~q )))) ) ) )

	.dataa(!instr_reg[2]),
	.datab(!\idecoder|Mux5~2_combout ),
	.datac(!instr_reg[7]),
	.datad(!\controller|state.00001~q ),
	.datae(!instr_reg[10]),
	.dataf(!\idecoder|Mux5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idecoder|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idecoder|Mux3~0 .extended_lut = "off";
defparam \idecoder|Mux3~0 .lut_mask = 64'h1D0C1D3F0C0C3F3F;
defparam \idecoder|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N35
cyclonev_io_ibuf \instr[5]~input (
	.i(instr[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instr[5]~input_o ));
// synopsys translate_off
defparam \instr[5]~input .bus_hold = "false";
defparam \instr[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X60_Y3_N38
dffeas \instr_reg[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\instr[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\load~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg[5] .is_wysiwyg = "true";
defparam \instr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N18
cyclonev_io_ibuf \instr[0]~input (
	.i(instr[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instr[0]~input_o ));
// synopsys translate_off
defparam \instr[0]~input .bus_hold = "false";
defparam \instr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X60_Y3_N47
dffeas \instr_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\instr[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\load~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg[0] .is_wysiwyg = "true";
defparam \instr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N35
cyclonev_io_ibuf \instr[8]~input (
	.i(instr[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instr[8]~input_o ));
// synopsys translate_off
defparam \instr[8]~input .bus_hold = "false";
defparam \instr[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X60_Y3_N56
dffeas \instr_reg[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\instr[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\load~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg[8]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg[8] .is_wysiwyg = "true";
defparam \instr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N54
cyclonev_lcell_comb \idecoder|Mux5~3 (
// Equation(s):
// \idecoder|Mux5~3_combout  = ( instr_reg[8] & ( \idecoder|Mux5~1_combout  & ( (\idecoder|Mux5~2_combout ) # (instr_reg[5]) ) ) ) # ( !instr_reg[8] & ( \idecoder|Mux5~1_combout  & ( (instr_reg[5] & !\idecoder|Mux5~2_combout ) ) ) ) # ( instr_reg[8] & ( 
// !\idecoder|Mux5~1_combout  & ( (!\idecoder|Mux5~2_combout  & (instr_reg[5])) # (\idecoder|Mux5~2_combout  & (((\controller|state.00001~q ) # (instr_reg[0])))) ) ) ) # ( !instr_reg[8] & ( !\idecoder|Mux5~1_combout  & ( (!\idecoder|Mux5~2_combout  & 
// (instr_reg[5])) # (\idecoder|Mux5~2_combout  & (((instr_reg[0] & !\controller|state.00001~q )))) ) ) )

	.dataa(!instr_reg[5]),
	.datab(!\idecoder|Mux5~2_combout ),
	.datac(!instr_reg[0]),
	.datad(!\controller|state.00001~q ),
	.datae(!instr_reg[8]),
	.dataf(!\idecoder|Mux5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idecoder|Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idecoder|Mux5~3 .extended_lut = "off";
defparam \idecoder|Mux5~3 .lut_mask = 64'h4744477744447777;
defparam \idecoder|Mux5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N54
cyclonev_lcell_comb \datapath|Mux15~0 (
// Equation(s):
// \datapath|Mux15~0_combout  = ( \controller|state.00001~q  & ( instr_reg[0] ) ) # ( !\controller|state.00001~q  & ( \datapath|C [0] ) )

	.dataa(!\datapath|C [0]),
	.datab(gnd),
	.datac(!instr_reg[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|state.00001~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|Mux15~0 .extended_lut = "off";
defparam \datapath|Mux15~0 .lut_mask = 64'h555555550F0F0F0F;
defparam \datapath|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \instr[6]~input (
	.i(instr[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instr[6]~input_o ));
// synopsys translate_off
defparam \instr[6]~input .bus_hold = "false";
defparam \instr[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X60_Y3_N29
dffeas \instr_reg[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\instr[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\load~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg[6] .is_wysiwyg = "true";
defparam \instr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N35
cyclonev_io_ibuf \instr[9]~input (
	.i(instr[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instr[9]~input_o ));
// synopsys translate_off
defparam \instr[9]~input .bus_hold = "false";
defparam \instr[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X60_Y3_N44
dffeas \instr_reg[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\instr[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\load~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg[9]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg[9] .is_wysiwyg = "true";
defparam \instr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N42
cyclonev_lcell_comb \idecoder|Mux4~0 (
// Equation(s):
// \idecoder|Mux4~0_combout  = ( instr_reg[9] & ( \idecoder|Mux5~1_combout  & ( (instr_reg[6]) # (\idecoder|Mux5~2_combout ) ) ) ) # ( !instr_reg[9] & ( \idecoder|Mux5~1_combout  & ( (!\idecoder|Mux5~2_combout  & instr_reg[6]) ) ) ) # ( instr_reg[9] & ( 
// !\idecoder|Mux5~1_combout  & ( (!\idecoder|Mux5~2_combout  & (((instr_reg[6])))) # (\idecoder|Mux5~2_combout  & (((\controller|state.00001~q )) # (instr_reg[1]))) ) ) ) # ( !instr_reg[9] & ( !\idecoder|Mux5~1_combout  & ( (!\idecoder|Mux5~2_combout  & 
// (((instr_reg[6])))) # (\idecoder|Mux5~2_combout  & (instr_reg[1] & ((!\controller|state.00001~q )))) ) ) )

	.dataa(!instr_reg[1]),
	.datab(!\idecoder|Mux5~2_combout ),
	.datac(!instr_reg[6]),
	.datad(!\controller|state.00001~q ),
	.datae(!instr_reg[9]),
	.dataf(!\idecoder|Mux5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idecoder|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idecoder|Mux4~0 .extended_lut = "off";
defparam \idecoder|Mux4~0 .lut_mask = 64'h1D0C1D3F0C0C3F3F;
defparam \idecoder|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N0
cyclonev_lcell_comb \datapath|regfile|m~261 (
// Equation(s):
// \datapath|regfile|m~261_combout  = ( !\idecoder|Mux3~0_combout  & ( (!\idecoder|Mux5~0_combout  & (\idecoder|Mux5~3_combout  & \idecoder|Mux4~0_combout )) ) )

	.dataa(!\idecoder|Mux5~0_combout ),
	.datab(gnd),
	.datac(!\idecoder|Mux5~3_combout ),
	.datad(!\idecoder|Mux4~0_combout ),
	.datae(gnd),
	.dataf(!\idecoder|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~261_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~261 .extended_lut = "off";
defparam \datapath|regfile|m~261 .lut_mask = 64'h000A000A00000000;
defparam \datapath|regfile|m~261 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y2_N14
dffeas \datapath|regfile|m~48 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~48 .is_wysiwyg = "true";
defparam \datapath|regfile|m~48 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N12
cyclonev_lcell_comb \datapath|regfile|m~263 (
// Equation(s):
// \datapath|regfile|m~263_combout  = ( \idecoder|Mux4~0_combout  & ( (!\idecoder|Mux3~0_combout  & (!\idecoder|Mux5~0_combout  & !\idecoder|Mux5~3_combout )) ) )

	.dataa(!\idecoder|Mux3~0_combout ),
	.datab(gnd),
	.datac(!\idecoder|Mux5~0_combout ),
	.datad(!\idecoder|Mux5~3_combout ),
	.datae(gnd),
	.dataf(!\idecoder|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~263_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~263 .extended_lut = "off";
defparam \datapath|regfile|m~263 .lut_mask = 64'h00000000A000A000;
defparam \datapath|regfile|m~263 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y2_N17
dffeas \datapath|regfile|m~32 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~32 .is_wysiwyg = "true";
defparam \datapath|regfile|m~32 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N21
cyclonev_lcell_comb \datapath|regfile|m~16feeder (
// Equation(s):
// \datapath|regfile|m~16feeder_combout  = ( \datapath|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~16feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~16feeder .extended_lut = "off";
defparam \datapath|regfile|m~16feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|regfile|m~16feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N48
cyclonev_lcell_comb \datapath|regfile|m~260 (
// Equation(s):
// \datapath|regfile|m~260_combout  = ( !\idecoder|Mux4~0_combout  & ( !\idecoder|Mux3~0_combout  & ( (!\idecoder|Mux5~0_combout  & \idecoder|Mux5~3_combout ) ) ) )

	.dataa(!\idecoder|Mux5~0_combout ),
	.datab(gnd),
	.datac(!\idecoder|Mux5~3_combout ),
	.datad(gnd),
	.datae(!\idecoder|Mux4~0_combout ),
	.dataf(!\idecoder|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~260 .extended_lut = "off";
defparam \datapath|regfile|m~260 .lut_mask = 64'h0A0A000000000000;
defparam \datapath|regfile|m~260 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N22
dffeas \datapath|regfile|m~16 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~16feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~16 .is_wysiwyg = "true";
defparam \datapath|regfile|m~16 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N54
cyclonev_lcell_comb \datapath|regfile|m~0feeder (
// Equation(s):
// \datapath|regfile|m~0feeder_combout  = ( \datapath|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~0feeder .extended_lut = "off";
defparam \datapath|regfile|m~0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|regfile|m~0feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N48
cyclonev_lcell_comb \datapath|regfile|m~262 (
// Equation(s):
// \datapath|regfile|m~262_combout  = ( !\idecoder|Mux3~0_combout  & ( (!\idecoder|Mux4~0_combout  & (!\idecoder|Mux5~3_combout  & !\idecoder|Mux5~0_combout )) ) )

	.dataa(gnd),
	.datab(!\idecoder|Mux4~0_combout ),
	.datac(!\idecoder|Mux5~3_combout ),
	.datad(!\idecoder|Mux5~0_combout ),
	.datae(gnd),
	.dataf(!\idecoder|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~262_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~262 .extended_lut = "off";
defparam \datapath|regfile|m~262 .lut_mask = 64'hC000C00000000000;
defparam \datapath|regfile|m~262 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y2_N56
dffeas \datapath|regfile|m~0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~0 .is_wysiwyg = "true";
defparam \datapath|regfile|m~0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N12
cyclonev_lcell_comb \datapath|regfile|m~196 (
// Equation(s):
// \datapath|regfile|m~196_combout  = ( !\idecoder|Mux4~0_combout  & ( (!\idecoder|Mux5~3_combout  & (((\datapath|regfile|m~0_q  & ((!\idecoder|Mux3~0_combout )))))) # (\idecoder|Mux5~3_combout  & ((((\idecoder|Mux3~0_combout ) # (\datapath|regfile|m~16_q 
// ))))) ) ) # ( \idecoder|Mux4~0_combout  & ( (!\idecoder|Mux5~3_combout  & (((\datapath|regfile|m~32_q  & ((!\idecoder|Mux3~0_combout )))))) # (\idecoder|Mux5~3_combout  & ((((\idecoder|Mux3~0_combout ))) # (\datapath|regfile|m~48_q ))) ) )

	.dataa(!\idecoder|Mux5~3_combout ),
	.datab(!\datapath|regfile|m~48_q ),
	.datac(!\datapath|regfile|m~32_q ),
	.datad(!\datapath|regfile|m~16_q ),
	.datae(!\idecoder|Mux4~0_combout ),
	.dataf(!\idecoder|Mux3~0_combout ),
	.datag(!\datapath|regfile|m~0_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~196 .extended_lut = "on";
defparam \datapath|regfile|m~196 .lut_mask = 64'h0A5F1B1B55555555;
defparam \datapath|regfile|m~196 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N21
cyclonev_lcell_comb \datapath|regfile|m~96feeder (
// Equation(s):
// \datapath|regfile|m~96feeder_combout  = ( \datapath|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~96feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~96feeder .extended_lut = "off";
defparam \datapath|regfile|m~96feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|regfile|m~96feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N24
cyclonev_lcell_comb \datapath|regfile|m~259 (
// Equation(s):
// \datapath|regfile|m~259_combout  = ( \idecoder|Mux4~0_combout  & ( (!\idecoder|Mux5~3_combout  & (!\idecoder|Mux5~0_combout  & \idecoder|Mux3~0_combout )) ) )

	.dataa(!\idecoder|Mux5~3_combout ),
	.datab(gnd),
	.datac(!\idecoder|Mux5~0_combout ),
	.datad(!\idecoder|Mux3~0_combout ),
	.datae(!\idecoder|Mux4~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~259_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~259 .extended_lut = "off";
defparam \datapath|regfile|m~259 .lut_mask = 64'h000000A0000000A0;
defparam \datapath|regfile|m~259 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y2_N22
dffeas \datapath|regfile|m~96 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~96feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~96 .is_wysiwyg = "true";
defparam \datapath|regfile|m~96 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N54
cyclonev_lcell_comb \datapath|regfile|m~256 (
// Equation(s):
// \datapath|regfile|m~256_combout  = ( !\idecoder|Mux5~0_combout  & ( \idecoder|Mux3~0_combout  & ( (!\idecoder|Mux4~0_combout  & \idecoder|Mux5~3_combout ) ) ) )

	.dataa(gnd),
	.datab(!\idecoder|Mux4~0_combout ),
	.datac(!\idecoder|Mux5~3_combout ),
	.datad(gnd),
	.datae(!\idecoder|Mux5~0_combout ),
	.dataf(!\idecoder|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~256 .extended_lut = "off";
defparam \datapath|regfile|m~256 .lut_mask = 64'h000000000C0C0000;
defparam \datapath|regfile|m~256 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N44
dffeas \datapath|regfile|m~80 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~80 .is_wysiwyg = "true";
defparam \datapath|regfile|m~80 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N57
cyclonev_lcell_comb \datapath|regfile|m~112feeder (
// Equation(s):
// \datapath|regfile|m~112feeder_combout  = ( \datapath|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~112feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~112feeder .extended_lut = "off";
defparam \datapath|regfile|m~112feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|regfile|m~112feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N18
cyclonev_lcell_comb \datapath|regfile|m~257 (
// Equation(s):
// \datapath|regfile|m~257_combout  = ( \idecoder|Mux3~0_combout  & ( (\idecoder|Mux5~3_combout  & (!\idecoder|Mux5~0_combout  & \idecoder|Mux4~0_combout )) ) )

	.dataa(!\idecoder|Mux5~3_combout ),
	.datab(gnd),
	.datac(!\idecoder|Mux5~0_combout ),
	.datad(!\idecoder|Mux4~0_combout ),
	.datae(gnd),
	.dataf(!\idecoder|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~257_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~257 .extended_lut = "off";
defparam \datapath|regfile|m~257 .lut_mask = 64'h0000000000500050;
defparam \datapath|regfile|m~257 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N58
dffeas \datapath|regfile|m~112 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~112feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~112 .is_wysiwyg = "true";
defparam \datapath|regfile|m~112 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N3
cyclonev_lcell_comb \datapath|regfile|m~258 (
// Equation(s):
// \datapath|regfile|m~258_combout  = ( !\idecoder|Mux5~3_combout  & ( (!\idecoder|Mux5~0_combout  & (\idecoder|Mux3~0_combout  & !\idecoder|Mux4~0_combout )) ) )

	.dataa(!\idecoder|Mux5~0_combout ),
	.datab(!\idecoder|Mux3~0_combout ),
	.datac(gnd),
	.datad(!\idecoder|Mux4~0_combout ),
	.datae(gnd),
	.dataf(!\idecoder|Mux5~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~258_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~258 .extended_lut = "off";
defparam \datapath|regfile|m~258 .lut_mask = 64'h2200220000000000;
defparam \datapath|regfile|m~258 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N50
dffeas \datapath|regfile|m~64 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~64 .is_wysiwyg = "true";
defparam \datapath|regfile|m~64 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N24
cyclonev_lcell_comb \datapath|regfile|m~132 (
// Equation(s):
// \datapath|regfile|m~132_combout  = ( !\idecoder|Mux4~0_combout  & ( (!\idecoder|Mux3~0_combout  & (\datapath|regfile|m~196_combout )) # (\idecoder|Mux3~0_combout  & ((!\datapath|regfile|m~196_combout  & (\datapath|regfile|m~64_q )) # 
// (\datapath|regfile|m~196_combout  & (((\datapath|regfile|m~80_q )))))) ) ) # ( \idecoder|Mux4~0_combout  & ( (!\idecoder|Mux3~0_combout  & (\datapath|regfile|m~196_combout )) # (\idecoder|Mux3~0_combout  & ((!\datapath|regfile|m~196_combout  & 
// (\datapath|regfile|m~96_q )) # (\datapath|regfile|m~196_combout  & (((\datapath|regfile|m~112_q )))))) ) )

	.dataa(!\idecoder|Mux3~0_combout ),
	.datab(!\datapath|regfile|m~196_combout ),
	.datac(!\datapath|regfile|m~96_q ),
	.datad(!\datapath|regfile|m~80_q ),
	.datae(!\idecoder|Mux4~0_combout ),
	.dataf(!\datapath|regfile|m~112_q ),
	.datag(!\datapath|regfile|m~64_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~132 .extended_lut = "on";
defparam \datapath|regfile|m~132 .lut_mask = 64'h2637262626373737;
defparam \datapath|regfile|m~132 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N42
cyclonev_lcell_comb \controller|WideOr3 (
// Equation(s):
// \controller|WideOr3~combout  = ( \controller|state.00010~q  & ( \controller|state.00101~q  ) ) # ( !\controller|state.00010~q  & ( \controller|state.00101~q  ) ) # ( \controller|state.00010~q  & ( !\controller|state.00101~q  ) ) # ( 
// !\controller|state.00010~q  & ( !\controller|state.00101~q  & ( ((\controller|state.01101~q ) # (\controller|state.01001~q )) # (\controller|state.10001~q ) ) ) )

	.dataa(!\controller|state.10001~q ),
	.datab(!\controller|state.01001~q ),
	.datac(!\controller|state.01101~q ),
	.datad(gnd),
	.datae(!\controller|state.00010~q ),
	.dataf(!\controller|state.00101~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr3 .extended_lut = "off";
defparam \controller|WideOr3 .lut_mask = 64'h7F7FFFFFFFFFFFFF;
defparam \controller|WideOr3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N20
dffeas \datapath|shift_in[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|regfile|m~132_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|shift_in [0]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|shift_in[0] .is_wysiwyg = "true";
defparam \datapath|shift_in[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cyclonev_io_ibuf \instr[3]~input (
	.i(instr[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instr[3]~input_o ));
// synopsys translate_off
defparam \instr[3]~input .bus_hold = "false";
defparam \instr[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X63_Y3_N38
dffeas \instr_reg[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\instr[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\load~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg[3] .is_wysiwyg = "true";
defparam \instr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N35
cyclonev_io_ibuf \instr[4]~input (
	.i(instr[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instr[4]~input_o ));
// synopsys translate_off
defparam \instr[4]~input .bus_hold = "false";
defparam \instr[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X63_Y3_N14
dffeas \instr_reg[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\instr[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\load~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg[4] .is_wysiwyg = "true";
defparam \instr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y2_N56
dffeas \datapath|A[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~152_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\idecoder|Mux5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|A [6]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|A[6] .is_wysiwyg = "true";
defparam \datapath|A[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y2_N20
dffeas \datapath|A[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~160_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\idecoder|Mux5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|A [8]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|A[8] .is_wysiwyg = "true";
defparam \datapath|A[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N24
cyclonev_lcell_comb \datapath|A[13]~feeder (
// Equation(s):
// \datapath|A[13]~feeder_combout  = ( \datapath|regfile|m~180_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|regfile|m~180_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|A[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|A[13]~feeder .extended_lut = "off";
defparam \datapath|A[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|A[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N26
dffeas \datapath|A[13]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|A[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\idecoder|Mux5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|A[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|A[13]~DUPLICATE .is_wysiwyg = "true";
defparam \datapath|A[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y2_N19
dffeas \datapath|A[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|regfile|m~188_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\idecoder|Mux5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|A [15]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|A[15] .is_wysiwyg = "true";
defparam \datapath|A[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N54
cyclonev_lcell_comb \datapath|val_A[15]~0 (
// Equation(s):
// \datapath|val_A[15]~0_combout  = ( \datapath|A [15] & ( !\controller|state.00011~q  & ( !\controller|state.00110~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|state.00110~q ),
	.datad(gnd),
	.datae(!\datapath|A [15]),
	.dataf(!\controller|state.00011~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|val_A[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|val_A[15]~0 .extended_lut = "off";
defparam \datapath|val_A[15]~0 .lut_mask = 64'h0000F0F000000000;
defparam \datapath|val_A[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N25
dffeas \datapath|shift_in[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|regfile|m~184_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|shift_in [14]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|shift_in[14] .is_wysiwyg = "true";
defparam \datapath|shift_in[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N3
cyclonev_lcell_comb \datapath|shifter|Mux0~0 (
// Equation(s):
// \datapath|shifter|Mux0~0_combout  = ( instr_reg[4] & ( \datapath|shift_in [14] & ( (\datapath|shift_in [15] & instr_reg[3]) ) ) ) # ( !instr_reg[4] & ( \datapath|shift_in [14] & ( (instr_reg[3]) # (\datapath|shift_in [15]) ) ) ) # ( instr_reg[4] & ( 
// !\datapath|shift_in [14] & ( (\datapath|shift_in [15] & instr_reg[3]) ) ) ) # ( !instr_reg[4] & ( !\datapath|shift_in [14] & ( (\datapath|shift_in [15] & !instr_reg[3]) ) ) )

	.dataa(!\datapath|shift_in [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(!instr_reg[3]),
	.datae(!instr_reg[4]),
	.dataf(!\datapath|shift_in [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|shifter|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|shifter|Mux0~0 .extended_lut = "off";
defparam \datapath|shifter|Mux0~0 .lut_mask = 64'h5500005555FF0055;
defparam \datapath|shifter|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N24
cyclonev_lcell_comb \datapath|A[14]~feeder (
// Equation(s):
// \datapath|A[14]~feeder_combout  = ( \datapath|regfile|m~184_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|regfile|m~184_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|A[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|A[14]~feeder .extended_lut = "off";
defparam \datapath|A[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|A[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y1_N25
dffeas \datapath|A[14]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|A[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\idecoder|Mux5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|A[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|A[14]~DUPLICATE .is_wysiwyg = "true";
defparam \datapath|A[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y1_N25
dffeas \datapath|A[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|A[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\idecoder|Mux5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|A [13]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|A[13] .is_wysiwyg = "true";
defparam \datapath|A[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y1_N19
dffeas \datapath|A[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|regfile|m~176_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\idecoder|Mux5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|A [12]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|A[12] .is_wysiwyg = "true";
defparam \datapath|A[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N42
cyclonev_lcell_comb \datapath|A[11]~feeder (
// Equation(s):
// \datapath|A[11]~feeder_combout  = ( \datapath|regfile|m~172_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|regfile|m~172_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|A[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|A[11]~feeder .extended_lut = "off";
defparam \datapath|A[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|A[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N44
dffeas \datapath|A[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|A[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\idecoder|Mux5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|A [11]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|A[11] .is_wysiwyg = "true";
defparam \datapath|A[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N36
cyclonev_lcell_comb \datapath|A[10]~feeder (
// Equation(s):
// \datapath|A[10]~feeder_combout  = ( \datapath|regfile|m~168_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|regfile|m~168_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|A[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|A[10]~feeder .extended_lut = "off";
defparam \datapath|A[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|A[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N38
dffeas \datapath|A[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|A[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\idecoder|Mux5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|A [10]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|A[10] .is_wysiwyg = "true";
defparam \datapath|A[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y2_N38
dffeas \datapath|A[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~164_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\idecoder|Mux5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|A [9]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|A[9] .is_wysiwyg = "true";
defparam \datapath|A[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y2_N14
dffeas \datapath|A[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~156_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\idecoder|Mux5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|A [7]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|A[7] .is_wysiwyg = "true";
defparam \datapath|A[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N56
dffeas \datapath|A[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~148_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\idecoder|Mux5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|A [5]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|A[5] .is_wysiwyg = "true";
defparam \datapath|A[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y2_N31
dffeas \datapath|A[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|regfile|m~144_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\idecoder|Mux5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|A [4]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|A[4] .is_wysiwyg = "true";
defparam \datapath|A[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y2_N8
dffeas \datapath|A[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|regfile|m~140_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\idecoder|Mux5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|A [3]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|A[3] .is_wysiwyg = "true";
defparam \datapath|A[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N12
cyclonev_lcell_comb \datapath|A[2]~feeder (
// Equation(s):
// \datapath|A[2]~feeder_combout  = ( \datapath|regfile|m~136_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|regfile|m~136_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|A[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|A[2]~feeder .extended_lut = "off";
defparam \datapath|A[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|A[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y2_N13
dffeas \datapath|A[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|A[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\idecoder|Mux5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|A[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|A[2]~DUPLICATE .is_wysiwyg = "true";
defparam \datapath|A[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y2_N26
dffeas \datapath|A[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~132_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\idecoder|Mux5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|A [0]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|A[0] .is_wysiwyg = "true";
defparam \datapath|A[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N0
cyclonev_lcell_comb \datapath|alu|Add1~66 (
// Equation(s):
// \datapath|alu|Add1~66_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\datapath|alu|Add1~66_cout ),
	.shareout());
// synopsys translate_off
defparam \datapath|alu|Add1~66 .extended_lut = "off";
defparam \datapath|alu|Add1~66 .lut_mask = 64'h000000000000FFFF;
defparam \datapath|alu|Add1~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N3
cyclonev_lcell_comb \datapath|alu|Add1~1 (
// Equation(s):
// \datapath|alu|Add1~1_sumout  = SUM(( !\datapath|shifter|Mux15~0_combout  ) + ( (!\controller|state.00011~q  & (!\controller|state.00110~q  & \datapath|A [0])) ) + ( \datapath|alu|Add1~66_cout  ))
// \datapath|alu|Add1~2  = CARRY(( !\datapath|shifter|Mux15~0_combout  ) + ( (!\controller|state.00011~q  & (!\controller|state.00110~q  & \datapath|A [0])) ) + ( \datapath|alu|Add1~66_cout  ))

	.dataa(!\controller|state.00011~q ),
	.datab(!\controller|state.00110~q ),
	.datac(!\datapath|A [0]),
	.datad(!\datapath|shifter|Mux15~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\datapath|alu|Add1~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath|alu|Add1~1_sumout ),
	.cout(\datapath|alu|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \datapath|alu|Add1~1 .extended_lut = "off";
defparam \datapath|alu|Add1~1 .lut_mask = 64'h0000F7F70000FF00;
defparam \datapath|alu|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N6
cyclonev_lcell_comb \datapath|alu|Add1~5 (
// Equation(s):
// \datapath|alu|Add1~5_sumout  = SUM(( !\datapath|shifter|Mux14~0_combout  ) + ( (!\controller|state.00011~q  & (!\controller|state.00110~q  & \datapath|A [1])) ) + ( \datapath|alu|Add1~2  ))
// \datapath|alu|Add1~6  = CARRY(( !\datapath|shifter|Mux14~0_combout  ) + ( (!\controller|state.00011~q  & (!\controller|state.00110~q  & \datapath|A [1])) ) + ( \datapath|alu|Add1~2  ))

	.dataa(!\controller|state.00011~q ),
	.datab(!\controller|state.00110~q ),
	.datac(!\datapath|A [1]),
	.datad(!\datapath|shifter|Mux14~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\datapath|alu|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath|alu|Add1~5_sumout ),
	.cout(\datapath|alu|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \datapath|alu|Add1~5 .extended_lut = "off";
defparam \datapath|alu|Add1~5 .lut_mask = 64'h0000F7F70000FF00;
defparam \datapath|alu|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N9
cyclonev_lcell_comb \datapath|alu|Add1~9 (
// Equation(s):
// \datapath|alu|Add1~9_sumout  = SUM(( !\datapath|shifter|Mux13~0_combout  ) + ( (!\controller|state.00011~q  & (!\controller|state.00110~q  & \datapath|A[2]~DUPLICATE_q )) ) + ( \datapath|alu|Add1~6  ))
// \datapath|alu|Add1~10  = CARRY(( !\datapath|shifter|Mux13~0_combout  ) + ( (!\controller|state.00011~q  & (!\controller|state.00110~q  & \datapath|A[2]~DUPLICATE_q )) ) + ( \datapath|alu|Add1~6  ))

	.dataa(!\controller|state.00011~q ),
	.datab(!\controller|state.00110~q ),
	.datac(!\datapath|shifter|Mux13~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|A[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\datapath|alu|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath|alu|Add1~9_sumout ),
	.cout(\datapath|alu|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \datapath|alu|Add1~9 .extended_lut = "off";
defparam \datapath|alu|Add1~9 .lut_mask = 64'h0000FF770000F0F0;
defparam \datapath|alu|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N12
cyclonev_lcell_comb \datapath|alu|Add1~13 (
// Equation(s):
// \datapath|alu|Add1~13_sumout  = SUM(( (!\controller|state.00011~q  & (!\controller|state.00110~q  & \datapath|A [3])) ) + ( !\datapath|shifter|Mux12~0_combout  ) + ( \datapath|alu|Add1~10  ))
// \datapath|alu|Add1~14  = CARRY(( (!\controller|state.00011~q  & (!\controller|state.00110~q  & \datapath|A [3])) ) + ( !\datapath|shifter|Mux12~0_combout  ) + ( \datapath|alu|Add1~10  ))

	.dataa(!\controller|state.00011~q ),
	.datab(!\controller|state.00110~q ),
	.datac(!\datapath|shifter|Mux12~0_combout ),
	.datad(!\datapath|A [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\datapath|alu|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath|alu|Add1~13_sumout ),
	.cout(\datapath|alu|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \datapath|alu|Add1~13 .extended_lut = "off";
defparam \datapath|alu|Add1~13 .lut_mask = 64'h00000F0F00000088;
defparam \datapath|alu|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N15
cyclonev_lcell_comb \datapath|alu|Add1~17 (
// Equation(s):
// \datapath|alu|Add1~17_sumout  = SUM(( (!\controller|state.00011~q  & (!\controller|state.00110~q  & \datapath|A [4])) ) + ( !\datapath|shifter|Mux11~0_combout  ) + ( \datapath|alu|Add1~14  ))
// \datapath|alu|Add1~18  = CARRY(( (!\controller|state.00011~q  & (!\controller|state.00110~q  & \datapath|A [4])) ) + ( !\datapath|shifter|Mux11~0_combout  ) + ( \datapath|alu|Add1~14  ))

	.dataa(!\controller|state.00011~q ),
	.datab(!\controller|state.00110~q ),
	.datac(!\datapath|shifter|Mux11~0_combout ),
	.datad(!\datapath|A [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\datapath|alu|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath|alu|Add1~17_sumout ),
	.cout(\datapath|alu|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \datapath|alu|Add1~17 .extended_lut = "off";
defparam \datapath|alu|Add1~17 .lut_mask = 64'h00000F0F00000088;
defparam \datapath|alu|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N18
cyclonev_lcell_comb \datapath|alu|Add1~21 (
// Equation(s):
// \datapath|alu|Add1~21_sumout  = SUM(( (!\controller|state.00011~q  & (!\controller|state.00110~q  & \datapath|A [5])) ) + ( !\datapath|shifter|Mux10~0_combout  ) + ( \datapath|alu|Add1~18  ))
// \datapath|alu|Add1~22  = CARRY(( (!\controller|state.00011~q  & (!\controller|state.00110~q  & \datapath|A [5])) ) + ( !\datapath|shifter|Mux10~0_combout  ) + ( \datapath|alu|Add1~18  ))

	.dataa(!\controller|state.00011~q ),
	.datab(!\controller|state.00110~q ),
	.datac(!\datapath|shifter|Mux10~0_combout ),
	.datad(!\datapath|A [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\datapath|alu|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath|alu|Add1~21_sumout ),
	.cout(\datapath|alu|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \datapath|alu|Add1~21 .extended_lut = "off";
defparam \datapath|alu|Add1~21 .lut_mask = 64'h00000F0F00000088;
defparam \datapath|alu|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N21
cyclonev_lcell_comb \datapath|alu|Add1~25 (
// Equation(s):
// \datapath|alu|Add1~25_sumout  = SUM(( !\datapath|shifter|Mux9~0_combout  ) + ( (!\controller|state.00011~q  & (!\controller|state.00110~q  & \datapath|A [6])) ) + ( \datapath|alu|Add1~22  ))
// \datapath|alu|Add1~26  = CARRY(( !\datapath|shifter|Mux9~0_combout  ) + ( (!\controller|state.00011~q  & (!\controller|state.00110~q  & \datapath|A [6])) ) + ( \datapath|alu|Add1~22  ))

	.dataa(!\controller|state.00011~q ),
	.datab(!\controller|state.00110~q ),
	.datac(!\datapath|A [6]),
	.datad(!\datapath|shifter|Mux9~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\datapath|alu|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath|alu|Add1~25_sumout ),
	.cout(\datapath|alu|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \datapath|alu|Add1~25 .extended_lut = "off";
defparam \datapath|alu|Add1~25 .lut_mask = 64'h0000F7F70000FF00;
defparam \datapath|alu|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N24
cyclonev_lcell_comb \datapath|alu|Add1~29 (
// Equation(s):
// \datapath|alu|Add1~29_sumout  = SUM(( !\datapath|shifter|Mux8~0_combout  ) + ( (!\controller|state.00011~q  & (!\controller|state.00110~q  & \datapath|A [7])) ) + ( \datapath|alu|Add1~26  ))
// \datapath|alu|Add1~30  = CARRY(( !\datapath|shifter|Mux8~0_combout  ) + ( (!\controller|state.00011~q  & (!\controller|state.00110~q  & \datapath|A [7])) ) + ( \datapath|alu|Add1~26  ))

	.dataa(!\controller|state.00011~q ),
	.datab(!\controller|state.00110~q ),
	.datac(!\datapath|shifter|Mux8~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|A [7]),
	.datag(gnd),
	.cin(\datapath|alu|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath|alu|Add1~29_sumout ),
	.cout(\datapath|alu|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \datapath|alu|Add1~29 .extended_lut = "off";
defparam \datapath|alu|Add1~29 .lut_mask = 64'h0000FF770000F0F0;
defparam \datapath|alu|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N27
cyclonev_lcell_comb \datapath|alu|Add1~33 (
// Equation(s):
// \datapath|alu|Add1~33_sumout  = SUM(( (!\controller|state.00011~q  & (!\controller|state.00110~q  & \datapath|A [8])) ) + ( !\datapath|shifter|Mux7~0_combout  ) + ( \datapath|alu|Add1~30  ))
// \datapath|alu|Add1~34  = CARRY(( (!\controller|state.00011~q  & (!\controller|state.00110~q  & \datapath|A [8])) ) + ( !\datapath|shifter|Mux7~0_combout  ) + ( \datapath|alu|Add1~30  ))

	.dataa(!\controller|state.00011~q ),
	.datab(!\controller|state.00110~q ),
	.datac(!\datapath|A [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|shifter|Mux7~0_combout ),
	.datag(gnd),
	.cin(\datapath|alu|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath|alu|Add1~33_sumout ),
	.cout(\datapath|alu|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \datapath|alu|Add1~33 .extended_lut = "off";
defparam \datapath|alu|Add1~33 .lut_mask = 64'h000000FF00000808;
defparam \datapath|alu|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N30
cyclonev_lcell_comb \datapath|alu|Add1~37 (
// Equation(s):
// \datapath|alu|Add1~37_sumout  = SUM(( (!\controller|state.00011~q  & (!\controller|state.00110~q  & \datapath|A [9])) ) + ( !\datapath|shifter|Mux6~0_combout  ) + ( \datapath|alu|Add1~34  ))
// \datapath|alu|Add1~38  = CARRY(( (!\controller|state.00011~q  & (!\controller|state.00110~q  & \datapath|A [9])) ) + ( !\datapath|shifter|Mux6~0_combout  ) + ( \datapath|alu|Add1~34  ))

	.dataa(!\controller|state.00011~q ),
	.datab(!\controller|state.00110~q ),
	.datac(!\datapath|A [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|shifter|Mux6~0_combout ),
	.datag(gnd),
	.cin(\datapath|alu|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath|alu|Add1~37_sumout ),
	.cout(\datapath|alu|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \datapath|alu|Add1~37 .extended_lut = "off";
defparam \datapath|alu|Add1~37 .lut_mask = 64'h000000FF00000808;
defparam \datapath|alu|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N33
cyclonev_lcell_comb \datapath|alu|Add1~41 (
// Equation(s):
// \datapath|alu|Add1~41_sumout  = SUM(( (!\controller|state.00011~q  & (!\controller|state.00110~q  & \datapath|A [10])) ) + ( !\datapath|shifter|Mux5~0_combout  ) + ( \datapath|alu|Add1~38  ))
// \datapath|alu|Add1~42  = CARRY(( (!\controller|state.00011~q  & (!\controller|state.00110~q  & \datapath|A [10])) ) + ( !\datapath|shifter|Mux5~0_combout  ) + ( \datapath|alu|Add1~38  ))

	.dataa(!\controller|state.00011~q ),
	.datab(!\controller|state.00110~q ),
	.datac(!\datapath|shifter|Mux5~0_combout ),
	.datad(!\datapath|A [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\datapath|alu|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath|alu|Add1~41_sumout ),
	.cout(\datapath|alu|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \datapath|alu|Add1~41 .extended_lut = "off";
defparam \datapath|alu|Add1~41 .lut_mask = 64'h00000F0F00000088;
defparam \datapath|alu|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N36
cyclonev_lcell_comb \datapath|alu|Add1~45 (
// Equation(s):
// \datapath|alu|Add1~45_sumout  = SUM(( !\datapath|shifter|Mux4~0_combout  ) + ( (!\controller|state.00011~q  & (!\controller|state.00110~q  & \datapath|A [11])) ) + ( \datapath|alu|Add1~42  ))
// \datapath|alu|Add1~46  = CARRY(( !\datapath|shifter|Mux4~0_combout  ) + ( (!\controller|state.00011~q  & (!\controller|state.00110~q  & \datapath|A [11])) ) + ( \datapath|alu|Add1~42  ))

	.dataa(!\controller|state.00011~q ),
	.datab(!\controller|state.00110~q ),
	.datac(gnd),
	.datad(!\datapath|shifter|Mux4~0_combout ),
	.datae(gnd),
	.dataf(!\datapath|A [11]),
	.datag(gnd),
	.cin(\datapath|alu|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath|alu|Add1~45_sumout ),
	.cout(\datapath|alu|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \datapath|alu|Add1~45 .extended_lut = "off";
defparam \datapath|alu|Add1~45 .lut_mask = 64'h0000FF770000FF00;
defparam \datapath|alu|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N39
cyclonev_lcell_comb \datapath|alu|Add1~49 (
// Equation(s):
// \datapath|alu|Add1~49_sumout  = SUM(( !\datapath|shifter|Mux3~0_combout  ) + ( (!\controller|state.00011~q  & (!\controller|state.00110~q  & \datapath|A [12])) ) + ( \datapath|alu|Add1~46  ))
// \datapath|alu|Add1~50  = CARRY(( !\datapath|shifter|Mux3~0_combout  ) + ( (!\controller|state.00011~q  & (!\controller|state.00110~q  & \datapath|A [12])) ) + ( \datapath|alu|Add1~46  ))

	.dataa(!\controller|state.00011~q ),
	.datab(!\controller|state.00110~q ),
	.datac(!\datapath|A [12]),
	.datad(!\datapath|shifter|Mux3~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\datapath|alu|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath|alu|Add1~49_sumout ),
	.cout(\datapath|alu|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \datapath|alu|Add1~49 .extended_lut = "off";
defparam \datapath|alu|Add1~49 .lut_mask = 64'h0000F7F70000FF00;
defparam \datapath|alu|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N42
cyclonev_lcell_comb \datapath|alu|Add1~53 (
// Equation(s):
// \datapath|alu|Add1~53_sumout  = SUM(( (!\controller|state.00011~q  & (!\controller|state.00110~q  & \datapath|A [13])) ) + ( !\datapath|shifter|Mux2~0_combout  ) + ( \datapath|alu|Add1~50  ))
// \datapath|alu|Add1~54  = CARRY(( (!\controller|state.00011~q  & (!\controller|state.00110~q  & \datapath|A [13])) ) + ( !\datapath|shifter|Mux2~0_combout  ) + ( \datapath|alu|Add1~50  ))

	.dataa(!\controller|state.00011~q ),
	.datab(!\controller|state.00110~q ),
	.datac(!\datapath|shifter|Mux2~0_combout ),
	.datad(!\datapath|A [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\datapath|alu|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath|alu|Add1~53_sumout ),
	.cout(\datapath|alu|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \datapath|alu|Add1~53 .extended_lut = "off";
defparam \datapath|alu|Add1~53 .lut_mask = 64'h00000F0F00000088;
defparam \datapath|alu|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N45
cyclonev_lcell_comb \datapath|alu|Add1~57 (
// Equation(s):
// \datapath|alu|Add1~57_sumout  = SUM(( (!\controller|state.00011~q  & (!\controller|state.00110~q  & \datapath|A[14]~DUPLICATE_q )) ) + ( !\datapath|shifter|Mux1~0_combout  ) + ( \datapath|alu|Add1~54  ))
// \datapath|alu|Add1~58  = CARRY(( (!\controller|state.00011~q  & (!\controller|state.00110~q  & \datapath|A[14]~DUPLICATE_q )) ) + ( !\datapath|shifter|Mux1~0_combout  ) + ( \datapath|alu|Add1~54  ))

	.dataa(!\controller|state.00011~q ),
	.datab(!\controller|state.00110~q ),
	.datac(!\datapath|shifter|Mux1~0_combout ),
	.datad(!\datapath|A[14]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\datapath|alu|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath|alu|Add1~57_sumout ),
	.cout(\datapath|alu|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \datapath|alu|Add1~57 .extended_lut = "off";
defparam \datapath|alu|Add1~57 .lut_mask = 64'h00000F0F00000088;
defparam \datapath|alu|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N48
cyclonev_lcell_comb \datapath|alu|Add1~61 (
// Equation(s):
// \datapath|alu|Add1~61_sumout  = SUM(( \datapath|val_A[15]~0_combout  ) + ( (!instr_reg[3] & (((!\datapath|shift_in [15])) # (instr_reg[4]))) # (instr_reg[3] & ((!instr_reg[4] & (!\datapath|shift_in [14])) # (instr_reg[4] & ((!\datapath|shift_in [15]))))) 
// ) + ( \datapath|alu|Add1~58  ))

	.dataa(!instr_reg[3]),
	.datab(!instr_reg[4]),
	.datac(!\datapath|shift_in [14]),
	.datad(!\datapath|val_A[15]~0_combout ),
	.datae(gnd),
	.dataf(!\datapath|shift_in [15]),
	.datag(gnd),
	.cin(\datapath|alu|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath|alu|Add1~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|alu|Add1~61 .extended_lut = "off";
defparam \datapath|alu|Add1~61 .lut_mask = 64'h0000049D000000FF;
defparam \datapath|alu|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N36
cyclonev_lcell_comb \datapath|shifter|Mux1~1 (
// Equation(s):
// \datapath|shifter|Mux1~1_combout  = ( \datapath|shift_in[14]~DUPLICATE_q  & ( (!instr_reg[3]) # (\datapath|shift_in [13]) ) ) # ( !\datapath|shift_in[14]~DUPLICATE_q  & ( (\datapath|shift_in [13] & instr_reg[3]) ) )

	.dataa(gnd),
	.datab(!\datapath|shift_in [13]),
	.datac(gnd),
	.datad(!instr_reg[3]),
	.datae(gnd),
	.dataf(!\datapath|shift_in[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|shifter|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|shifter|Mux1~1 .extended_lut = "off";
defparam \datapath|shifter|Mux1~1 .lut_mask = 64'h00330033FF33FF33;
defparam \datapath|shifter|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y1_N26
dffeas \datapath|A[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|A[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\idecoder|Mux5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|A [14]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|A[14] .is_wysiwyg = "true";
defparam \datapath|A[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y2_N14
dffeas \datapath|A[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|A[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\idecoder|Mux5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|A [2]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|A[2] .is_wysiwyg = "true";
defparam \datapath|A[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N0
cyclonev_lcell_comb \datapath|alu|Add0~1 (
// Equation(s):
// \datapath|alu|Add0~1_sumout  = SUM(( \datapath|shifter|Mux15~0_combout  ) + ( (!\controller|state.00110~q  & (!\controller|state.00011~q  & \datapath|A [0])) ) + ( !VCC ))
// \datapath|alu|Add0~2  = CARRY(( \datapath|shifter|Mux15~0_combout  ) + ( (!\controller|state.00110~q  & (!\controller|state.00011~q  & \datapath|A [0])) ) + ( !VCC ))

	.dataa(!\controller|state.00110~q ),
	.datab(gnd),
	.datac(!\controller|state.00011~q ),
	.datad(!\datapath|shifter|Mux15~0_combout ),
	.datae(gnd),
	.dataf(!\datapath|A [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath|alu|Add0~1_sumout ),
	.cout(\datapath|alu|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \datapath|alu|Add0~1 .extended_lut = "off";
defparam \datapath|alu|Add0~1 .lut_mask = 64'h0000FF5F000000FF;
defparam \datapath|alu|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N3
cyclonev_lcell_comb \datapath|alu|Add0~5 (
// Equation(s):
// \datapath|alu|Add0~5_sumout  = SUM(( \datapath|shifter|Mux14~0_combout  ) + ( (!\controller|state.00110~q  & (!\controller|state.00011~q  & \datapath|A [1])) ) + ( \datapath|alu|Add0~2  ))
// \datapath|alu|Add0~6  = CARRY(( \datapath|shifter|Mux14~0_combout  ) + ( (!\controller|state.00110~q  & (!\controller|state.00011~q  & \datapath|A [1])) ) + ( \datapath|alu|Add0~2  ))

	.dataa(!\controller|state.00110~q ),
	.datab(!\controller|state.00011~q ),
	.datac(!\datapath|A [1]),
	.datad(!\datapath|shifter|Mux14~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\datapath|alu|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath|alu|Add0~5_sumout ),
	.cout(\datapath|alu|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \datapath|alu|Add0~5 .extended_lut = "off";
defparam \datapath|alu|Add0~5 .lut_mask = 64'h0000F7F7000000FF;
defparam \datapath|alu|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N6
cyclonev_lcell_comb \datapath|alu|Add0~9 (
// Equation(s):
// \datapath|alu|Add0~9_sumout  = SUM(( \datapath|shifter|Mux13~0_combout  ) + ( (!\controller|state.00110~q  & (!\controller|state.00011~q  & \datapath|A [2])) ) + ( \datapath|alu|Add0~6  ))
// \datapath|alu|Add0~10  = CARRY(( \datapath|shifter|Mux13~0_combout  ) + ( (!\controller|state.00110~q  & (!\controller|state.00011~q  & \datapath|A [2])) ) + ( \datapath|alu|Add0~6  ))

	.dataa(!\controller|state.00110~q ),
	.datab(!\controller|state.00011~q ),
	.datac(!\datapath|A [2]),
	.datad(!\datapath|shifter|Mux13~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\datapath|alu|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath|alu|Add0~9_sumout ),
	.cout(\datapath|alu|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \datapath|alu|Add0~9 .extended_lut = "off";
defparam \datapath|alu|Add0~9 .lut_mask = 64'h0000F7F7000000FF;
defparam \datapath|alu|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N9
cyclonev_lcell_comb \datapath|alu|Add0~13 (
// Equation(s):
// \datapath|alu|Add0~13_sumout  = SUM(( \datapath|shifter|Mux12~0_combout  ) + ( (!\controller|state.00110~q  & (!\controller|state.00011~q  & \datapath|A [3])) ) + ( \datapath|alu|Add0~10  ))
// \datapath|alu|Add0~14  = CARRY(( \datapath|shifter|Mux12~0_combout  ) + ( (!\controller|state.00110~q  & (!\controller|state.00011~q  & \datapath|A [3])) ) + ( \datapath|alu|Add0~10  ))

	.dataa(!\controller|state.00110~q ),
	.datab(!\controller|state.00011~q ),
	.datac(!\datapath|A [3]),
	.datad(!\datapath|shifter|Mux12~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\datapath|alu|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath|alu|Add0~13_sumout ),
	.cout(\datapath|alu|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \datapath|alu|Add0~13 .extended_lut = "off";
defparam \datapath|alu|Add0~13 .lut_mask = 64'h0000F7F7000000FF;
defparam \datapath|alu|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N12
cyclonev_lcell_comb \datapath|alu|Add0~17 (
// Equation(s):
// \datapath|alu|Add0~17_sumout  = SUM(( \datapath|shifter|Mux11~0_combout  ) + ( (!\controller|state.00110~q  & (!\controller|state.00011~q  & \datapath|A [4])) ) + ( \datapath|alu|Add0~14  ))
// \datapath|alu|Add0~18  = CARRY(( \datapath|shifter|Mux11~0_combout  ) + ( (!\controller|state.00110~q  & (!\controller|state.00011~q  & \datapath|A [4])) ) + ( \datapath|alu|Add0~14  ))

	.dataa(!\controller|state.00110~q ),
	.datab(!\controller|state.00011~q ),
	.datac(!\datapath|A [4]),
	.datad(!\datapath|shifter|Mux11~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\datapath|alu|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath|alu|Add0~17_sumout ),
	.cout(\datapath|alu|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \datapath|alu|Add0~17 .extended_lut = "off";
defparam \datapath|alu|Add0~17 .lut_mask = 64'h0000F7F7000000FF;
defparam \datapath|alu|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N15
cyclonev_lcell_comb \datapath|alu|Add0~21 (
// Equation(s):
// \datapath|alu|Add0~21_sumout  = SUM(( (!\controller|state.00110~q  & (!\controller|state.00011~q  & \datapath|A [5])) ) + ( \datapath|shifter|Mux10~0_combout  ) + ( \datapath|alu|Add0~18  ))
// \datapath|alu|Add0~22  = CARRY(( (!\controller|state.00110~q  & (!\controller|state.00011~q  & \datapath|A [5])) ) + ( \datapath|shifter|Mux10~0_combout  ) + ( \datapath|alu|Add0~18  ))

	.dataa(!\controller|state.00110~q ),
	.datab(!\controller|state.00011~q ),
	.datac(!\datapath|shifter|Mux10~0_combout ),
	.datad(!\datapath|A [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\datapath|alu|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath|alu|Add0~21_sumout ),
	.cout(\datapath|alu|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \datapath|alu|Add0~21 .extended_lut = "off";
defparam \datapath|alu|Add0~21 .lut_mask = 64'h0000F0F000000088;
defparam \datapath|alu|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N18
cyclonev_lcell_comb \datapath|alu|Add0~25 (
// Equation(s):
// \datapath|alu|Add0~25_sumout  = SUM(( (!\controller|state.00110~q  & (!\controller|state.00011~q  & \datapath|A [6])) ) + ( \datapath|shifter|Mux9~0_combout  ) + ( \datapath|alu|Add0~22  ))
// \datapath|alu|Add0~26  = CARRY(( (!\controller|state.00110~q  & (!\controller|state.00011~q  & \datapath|A [6])) ) + ( \datapath|shifter|Mux9~0_combout  ) + ( \datapath|alu|Add0~22  ))

	.dataa(!\controller|state.00110~q ),
	.datab(!\controller|state.00011~q ),
	.datac(!\datapath|shifter|Mux9~0_combout ),
	.datad(!\datapath|A [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\datapath|alu|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath|alu|Add0~25_sumout ),
	.cout(\datapath|alu|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \datapath|alu|Add0~25 .extended_lut = "off";
defparam \datapath|alu|Add0~25 .lut_mask = 64'h0000F0F000000088;
defparam \datapath|alu|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N21
cyclonev_lcell_comb \datapath|alu|Add0~29 (
// Equation(s):
// \datapath|alu|Add0~29_sumout  = SUM(( \datapath|shifter|Mux8~0_combout  ) + ( (!\controller|state.00110~q  & (!\controller|state.00011~q  & \datapath|A [7])) ) + ( \datapath|alu|Add0~26  ))
// \datapath|alu|Add0~30  = CARRY(( \datapath|shifter|Mux8~0_combout  ) + ( (!\controller|state.00110~q  & (!\controller|state.00011~q  & \datapath|A [7])) ) + ( \datapath|alu|Add0~26  ))

	.dataa(!\controller|state.00110~q ),
	.datab(!\controller|state.00011~q ),
	.datac(!\datapath|A [7]),
	.datad(!\datapath|shifter|Mux8~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\datapath|alu|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath|alu|Add0~29_sumout ),
	.cout(\datapath|alu|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \datapath|alu|Add0~29 .extended_lut = "off";
defparam \datapath|alu|Add0~29 .lut_mask = 64'h0000F7F7000000FF;
defparam \datapath|alu|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N24
cyclonev_lcell_comb \datapath|alu|Add0~33 (
// Equation(s):
// \datapath|alu|Add0~33_sumout  = SUM(( \datapath|shifter|Mux7~0_combout  ) + ( (!\controller|state.00110~q  & (!\controller|state.00011~q  & \datapath|A [8])) ) + ( \datapath|alu|Add0~30  ))
// \datapath|alu|Add0~34  = CARRY(( \datapath|shifter|Mux7~0_combout  ) + ( (!\controller|state.00110~q  & (!\controller|state.00011~q  & \datapath|A [8])) ) + ( \datapath|alu|Add0~30  ))

	.dataa(!\controller|state.00110~q ),
	.datab(!\controller|state.00011~q ),
	.datac(!\datapath|A [8]),
	.datad(!\datapath|shifter|Mux7~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\datapath|alu|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath|alu|Add0~33_sumout ),
	.cout(\datapath|alu|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \datapath|alu|Add0~33 .extended_lut = "off";
defparam \datapath|alu|Add0~33 .lut_mask = 64'h0000F7F7000000FF;
defparam \datapath|alu|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N27
cyclonev_lcell_comb \datapath|alu|Add0~37 (
// Equation(s):
// \datapath|alu|Add0~37_sumout  = SUM(( (!\controller|state.00110~q  & (!\controller|state.00011~q  & \datapath|A [9])) ) + ( \datapath|shifter|Mux6~0_combout  ) + ( \datapath|alu|Add0~34  ))
// \datapath|alu|Add0~38  = CARRY(( (!\controller|state.00110~q  & (!\controller|state.00011~q  & \datapath|A [9])) ) + ( \datapath|shifter|Mux6~0_combout  ) + ( \datapath|alu|Add0~34  ))

	.dataa(!\controller|state.00110~q ),
	.datab(!\controller|state.00011~q ),
	.datac(!\datapath|shifter|Mux6~0_combout ),
	.datad(!\datapath|A [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\datapath|alu|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath|alu|Add0~37_sumout ),
	.cout(\datapath|alu|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \datapath|alu|Add0~37 .extended_lut = "off";
defparam \datapath|alu|Add0~37 .lut_mask = 64'h0000F0F000000088;
defparam \datapath|alu|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N30
cyclonev_lcell_comb \datapath|alu|Add0~41 (
// Equation(s):
// \datapath|alu|Add0~41_sumout  = SUM(( \datapath|shifter|Mux5~0_combout  ) + ( (!\controller|state.00110~q  & (!\controller|state.00011~q  & \datapath|A [10])) ) + ( \datapath|alu|Add0~38  ))
// \datapath|alu|Add0~42  = CARRY(( \datapath|shifter|Mux5~0_combout  ) + ( (!\controller|state.00110~q  & (!\controller|state.00011~q  & \datapath|A [10])) ) + ( \datapath|alu|Add0~38  ))

	.dataa(!\controller|state.00110~q ),
	.datab(!\controller|state.00011~q ),
	.datac(!\datapath|A [10]),
	.datad(!\datapath|shifter|Mux5~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\datapath|alu|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath|alu|Add0~41_sumout ),
	.cout(\datapath|alu|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \datapath|alu|Add0~41 .extended_lut = "off";
defparam \datapath|alu|Add0~41 .lut_mask = 64'h0000F7F7000000FF;
defparam \datapath|alu|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N33
cyclonev_lcell_comb \datapath|alu|Add0~45 (
// Equation(s):
// \datapath|alu|Add0~45_sumout  = SUM(( (!\controller|state.00110~q  & (!\controller|state.00011~q  & \datapath|A [11])) ) + ( \datapath|shifter|Mux4~0_combout  ) + ( \datapath|alu|Add0~42  ))
// \datapath|alu|Add0~46  = CARRY(( (!\controller|state.00110~q  & (!\controller|state.00011~q  & \datapath|A [11])) ) + ( \datapath|shifter|Mux4~0_combout  ) + ( \datapath|alu|Add0~42  ))

	.dataa(!\controller|state.00110~q ),
	.datab(!\controller|state.00011~q ),
	.datac(!\datapath|shifter|Mux4~0_combout ),
	.datad(!\datapath|A [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\datapath|alu|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath|alu|Add0~45_sumout ),
	.cout(\datapath|alu|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \datapath|alu|Add0~45 .extended_lut = "off";
defparam \datapath|alu|Add0~45 .lut_mask = 64'h0000F0F000000088;
defparam \datapath|alu|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N36
cyclonev_lcell_comb \datapath|alu|Add0~49 (
// Equation(s):
// \datapath|alu|Add0~49_sumout  = SUM(( \datapath|shifter|Mux3~0_combout  ) + ( (!\controller|state.00110~q  & (!\controller|state.00011~q  & \datapath|A [12])) ) + ( \datapath|alu|Add0~46  ))
// \datapath|alu|Add0~50  = CARRY(( \datapath|shifter|Mux3~0_combout  ) + ( (!\controller|state.00110~q  & (!\controller|state.00011~q  & \datapath|A [12])) ) + ( \datapath|alu|Add0~46  ))

	.dataa(!\controller|state.00110~q ),
	.datab(gnd),
	.datac(!\controller|state.00011~q ),
	.datad(!\datapath|shifter|Mux3~0_combout ),
	.datae(gnd),
	.dataf(!\datapath|A [12]),
	.datag(gnd),
	.cin(\datapath|alu|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath|alu|Add0~49_sumout ),
	.cout(\datapath|alu|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \datapath|alu|Add0~49 .extended_lut = "off";
defparam \datapath|alu|Add0~49 .lut_mask = 64'h0000FF5F000000FF;
defparam \datapath|alu|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N39
cyclonev_lcell_comb \datapath|alu|Add0~53 (
// Equation(s):
// \datapath|alu|Add0~53_sumout  = SUM(( (!\controller|state.00110~q  & (!\controller|state.00011~q  & \datapath|A[13]~DUPLICATE_q )) ) + ( \datapath|shifter|Mux2~0_combout  ) + ( \datapath|alu|Add0~50  ))
// \datapath|alu|Add0~54  = CARRY(( (!\controller|state.00110~q  & (!\controller|state.00011~q  & \datapath|A[13]~DUPLICATE_q )) ) + ( \datapath|shifter|Mux2~0_combout  ) + ( \datapath|alu|Add0~50  ))

	.dataa(!\controller|state.00110~q ),
	.datab(!\controller|state.00011~q ),
	.datac(!\datapath|shifter|Mux2~0_combout ),
	.datad(!\datapath|A[13]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\datapath|alu|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath|alu|Add0~53_sumout ),
	.cout(\datapath|alu|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \datapath|alu|Add0~53 .extended_lut = "off";
defparam \datapath|alu|Add0~53 .lut_mask = 64'h0000F0F000000088;
defparam \datapath|alu|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N42
cyclonev_lcell_comb \datapath|alu|Add0~57 (
// Equation(s):
// \datapath|alu|Add0~57_sumout  = SUM(( (!instr_reg[4] & ((\datapath|shifter|Mux1~1_combout ))) # (instr_reg[4] & (\datapath|shift_in [15])) ) + ( (\controller|WideOr4~0_combout  & \datapath|A [14]) ) + ( \datapath|alu|Add0~54  ))
// \datapath|alu|Add0~58  = CARRY(( (!instr_reg[4] & ((\datapath|shifter|Mux1~1_combout ))) # (instr_reg[4] & (\datapath|shift_in [15])) ) + ( (\controller|WideOr4~0_combout  & \datapath|A [14]) ) + ( \datapath|alu|Add0~54  ))

	.dataa(!instr_reg[4]),
	.datab(!\datapath|shift_in [15]),
	.datac(!\controller|WideOr4~0_combout ),
	.datad(!\datapath|shifter|Mux1~1_combout ),
	.datae(gnd),
	.dataf(!\datapath|A [14]),
	.datag(gnd),
	.cin(\datapath|alu|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath|alu|Add0~57_sumout ),
	.cout(\datapath|alu|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \datapath|alu|Add0~57 .extended_lut = "off";
defparam \datapath|alu|Add0~57 .lut_mask = 64'h0000FFF0000011BB;
defparam \datapath|alu|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N45
cyclonev_lcell_comb \datapath|alu|Add0~61 (
// Equation(s):
// \datapath|alu|Add0~61_sumout  = SUM(( \datapath|val_A[15]~0_combout  ) + ( (!instr_reg[4] & ((!instr_reg[3] & (\datapath|shift_in [15])) # (instr_reg[3] & ((\datapath|shift_in[14]~DUPLICATE_q ))))) # (instr_reg[4] & (\datapath|shift_in [15] & 
// ((instr_reg[3])))) ) + ( \datapath|alu|Add0~58  ))

	.dataa(!instr_reg[4]),
	.datab(!\datapath|shift_in [15]),
	.datac(!\datapath|shift_in[14]~DUPLICATE_q ),
	.datad(!\datapath|val_A[15]~0_combout ),
	.datae(gnd),
	.dataf(!instr_reg[3]),
	.datag(gnd),
	.cin(\datapath|alu|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath|alu|Add0~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|alu|Add0~61 .extended_lut = "off";
defparam \datapath|alu|Add0~61 .lut_mask = 64'h0000DDE4000000FF;
defparam \datapath|alu|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N36
cyclonev_lcell_comb \datapath|alu|Mux0~0 (
// Equation(s):
// \datapath|alu|Mux0~0_combout  = ( \datapath|alu|Add1~61_sumout  & ( \datapath|alu|Add0~61_sumout  & ( (!instr_reg[12]) # ((!\datapath|shifter|Mux0~0_combout  & ((instr_reg[11]))) # (\datapath|shifter|Mux0~0_combout  & (\datapath|val_A[15]~0_combout  & 
// !instr_reg[11]))) ) ) ) # ( !\datapath|alu|Add1~61_sumout  & ( \datapath|alu|Add0~61_sumout  & ( (!\datapath|shifter|Mux0~0_combout  & ((!instr_reg[11] $ (instr_reg[12])))) # (\datapath|shifter|Mux0~0_combout  & (!instr_reg[11] & ((!instr_reg[12]) # 
// (\datapath|val_A[15]~0_combout )))) ) ) ) # ( \datapath|alu|Add1~61_sumout  & ( !\datapath|alu|Add0~61_sumout  & ( (!\datapath|shifter|Mux0~0_combout  & (((instr_reg[11])))) # (\datapath|shifter|Mux0~0_combout  & ((!instr_reg[11] & 
// (\datapath|val_A[15]~0_combout  & instr_reg[12])) # (instr_reg[11] & ((!instr_reg[12]))))) ) ) ) # ( !\datapath|alu|Add1~61_sumout  & ( !\datapath|alu|Add0~61_sumout  & ( (instr_reg[12] & ((!\datapath|shifter|Mux0~0_combout  & ((instr_reg[11]))) # 
// (\datapath|shifter|Mux0~0_combout  & (\datapath|val_A[15]~0_combout  & !instr_reg[11])))) ) ) )

	.dataa(!\datapath|val_A[15]~0_combout ),
	.datab(!\datapath|shifter|Mux0~0_combout ),
	.datac(!instr_reg[11]),
	.datad(!instr_reg[12]),
	.datae(!\datapath|alu|Add1~61_sumout ),
	.dataf(!\datapath|alu|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|alu|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|alu|Mux0~0 .extended_lut = "off";
defparam \datapath|alu|Mux0~0 .lut_mask = 64'h001C0F1CF01CFF1C;
defparam \datapath|alu|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N36
cyclonev_lcell_comb \controller|WideOr4 (
// Equation(s):
// \controller|WideOr4~combout  = ( \controller|state.00011~q  ) # ( !\controller|state.00011~q  & ( ((\controller|state.10010~q ) # (\controller|state.01010~q )) # (\controller|state.00110~q ) ) )

	.dataa(!\controller|state.00110~q ),
	.datab(!\controller|state.01010~q ),
	.datac(!\controller|state.10010~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|state.00011~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr4~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr4 .extended_lut = "off";
defparam \controller|WideOr4 .lut_mask = 64'h7F7F7F7FFFFFFFFF;
defparam \controller|WideOr4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y4_N28
dffeas \datapath|C[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|alu|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|WideOr4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|C [15]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|C[15] .is_wysiwyg = "true";
defparam \datapath|C[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N0
cyclonev_lcell_comb \datapath|Mux0~0 (
// Equation(s):
// \datapath|Mux0~0_combout  = ( \datapath|C [15] & ( (!\controller|state.00001~q ) # (instr_reg[7]) ) ) # ( !\datapath|C [15] & ( (instr_reg[7] & \controller|state.00001~q ) ) )

	.dataa(gnd),
	.datab(!instr_reg[7]),
	.datac(!\controller|state.00001~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|C [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|Mux0~0 .extended_lut = "off";
defparam \datapath|Mux0~0 .lut_mask = 64'h03030303F3F3F3F3;
defparam \datapath|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y2_N4
dffeas \datapath|regfile|m~95 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~95 .is_wysiwyg = "true";
defparam \datapath|regfile|m~95 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N36
cyclonev_lcell_comb \datapath|regfile|m~127feeder (
// Equation(s):
// \datapath|regfile|m~127feeder_combout  = ( \datapath|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~127feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~127feeder .extended_lut = "off";
defparam \datapath|regfile|m~127feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|regfile|m~127feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N37
dffeas \datapath|regfile|m~127 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~127feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~127 .is_wysiwyg = "true";
defparam \datapath|regfile|m~127 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N0
cyclonev_lcell_comb \datapath|regfile|m~111feeder (
// Equation(s):
// \datapath|regfile|m~111feeder_combout  = ( \datapath|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~111feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~111feeder .extended_lut = "off";
defparam \datapath|regfile|m~111feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|regfile|m~111feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y2_N2
dffeas \datapath|regfile|m~111 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~111feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~111 .is_wysiwyg = "true";
defparam \datapath|regfile|m~111 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N6
cyclonev_lcell_comb \datapath|regfile|m~31feeder (
// Equation(s):
// \datapath|regfile|m~31feeder_combout  = ( \datapath|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~31feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~31feeder .extended_lut = "off";
defparam \datapath|regfile|m~31feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|regfile|m~31feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N7
dffeas \datapath|regfile|m~31 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~31feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~31 .is_wysiwyg = "true";
defparam \datapath|regfile|m~31 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N8
dffeas \datapath|regfile|m~63 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~63 .is_wysiwyg = "true";
defparam \datapath|regfile|m~63 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y3_N52
dffeas \datapath|regfile|m~47 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~47 .is_wysiwyg = "true";
defparam \datapath|regfile|m~47 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y3_N45
cyclonev_lcell_comb \datapath|regfile|m~15feeder (
// Equation(s):
// \datapath|regfile|m~15feeder_combout  = ( \datapath|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~15feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~15feeder .extended_lut = "off";
defparam \datapath|regfile|m~15feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|regfile|m~15feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y3_N46
dffeas \datapath|regfile|m~15 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~15feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~15 .is_wysiwyg = "true";
defparam \datapath|regfile|m~15 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N6
cyclonev_lcell_comb \datapath|regfile|m~252 (
// Equation(s):
// \datapath|regfile|m~252_combout  = ( !\idecoder|Mux4~0_combout  & ( ((!\idecoder|Mux3~0_combout  & ((!\idecoder|Mux5~3_combout  & ((\datapath|regfile|m~15_q ))) # (\idecoder|Mux5~3_combout  & (\datapath|regfile|m~31_q )))) # (\idecoder|Mux3~0_combout  & 
// (((\idecoder|Mux5~3_combout ))))) ) ) # ( \idecoder|Mux4~0_combout  & ( ((!\idecoder|Mux3~0_combout  & ((!\idecoder|Mux5~3_combout  & ((\datapath|regfile|m~47_q ))) # (\idecoder|Mux5~3_combout  & (\datapath|regfile|m~63_q )))) # (\idecoder|Mux3~0_combout  
// & (((\idecoder|Mux5~3_combout ))))) ) )

	.dataa(!\datapath|regfile|m~31_q ),
	.datab(!\datapath|regfile|m~63_q ),
	.datac(!\datapath|regfile|m~47_q ),
	.datad(!\idecoder|Mux3~0_combout ),
	.datae(!\idecoder|Mux4~0_combout ),
	.dataf(!\idecoder|Mux5~3_combout ),
	.datag(!\datapath|regfile|m~15_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~252 .extended_lut = "on";
defparam \datapath|regfile|m~252 .lut_mask = 64'h0F000F0055FF33FF;
defparam \datapath|regfile|m~252 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y2_N37
dffeas \datapath|regfile|m~79 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~79 .is_wysiwyg = "true";
defparam \datapath|regfile|m~79 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N6
cyclonev_lcell_comb \datapath|regfile|m~188 (
// Equation(s):
// \datapath|regfile|m~188_combout  = ( !\idecoder|Mux4~0_combout  & ( ((!\idecoder|Mux3~0_combout  & (((\datapath|regfile|m~252_combout )))) # (\idecoder|Mux3~0_combout  & ((!\datapath|regfile|m~252_combout  & ((\datapath|regfile|m~79_q ))) # 
// (\datapath|regfile|m~252_combout  & (\datapath|regfile|m~95_q ))))) ) ) # ( \idecoder|Mux4~0_combout  & ( ((!\idecoder|Mux3~0_combout  & (((\datapath|regfile|m~252_combout )))) # (\idecoder|Mux3~0_combout  & ((!\datapath|regfile|m~252_combout  & 
// ((\datapath|regfile|m~111_q ))) # (\datapath|regfile|m~252_combout  & (\datapath|regfile|m~127_q ))))) ) )

	.dataa(!\datapath|regfile|m~95_q ),
	.datab(!\datapath|regfile|m~127_q ),
	.datac(!\datapath|regfile|m~111_q ),
	.datad(!\idecoder|Mux3~0_combout ),
	.datae(!\idecoder|Mux4~0_combout ),
	.dataf(!\datapath|regfile|m~252_combout ),
	.datag(!\datapath|regfile|m~79_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~188 .extended_lut = "on";
defparam \datapath|regfile|m~188 .lut_mask = 64'h000F000FFF55FF33;
defparam \datapath|regfile|m~188 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N49
dffeas \datapath|shift_in[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|regfile|m~188_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|shift_in [15]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|shift_in[15] .is_wysiwyg = "true";
defparam \datapath|shift_in[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N57
cyclonev_lcell_comb \datapath|shifter|Mux1~0 (
// Equation(s):
// \datapath|shifter|Mux1~0_combout  = ( \datapath|shift_in [13] & ( \datapath|shift_in [15] & ( ((instr_reg[3]) # (instr_reg[4])) # (\datapath|shift_in[14]~DUPLICATE_q ) ) ) ) # ( !\datapath|shift_in [13] & ( \datapath|shift_in [15] & ( 
// ((\datapath|shift_in[14]~DUPLICATE_q  & !instr_reg[3])) # (instr_reg[4]) ) ) ) # ( \datapath|shift_in [13] & ( !\datapath|shift_in [15] & ( (!instr_reg[4] & ((instr_reg[3]) # (\datapath|shift_in[14]~DUPLICATE_q ))) ) ) ) # ( !\datapath|shift_in [13] & ( 
// !\datapath|shift_in [15] & ( (\datapath|shift_in[14]~DUPLICATE_q  & (!instr_reg[4] & !instr_reg[3])) ) ) )

	.dataa(gnd),
	.datab(!\datapath|shift_in[14]~DUPLICATE_q ),
	.datac(!instr_reg[4]),
	.datad(!instr_reg[3]),
	.datae(!\datapath|shift_in [13]),
	.dataf(!\datapath|shift_in [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|shifter|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|shifter|Mux1~0 .extended_lut = "off";
defparam \datapath|shifter|Mux1~0 .lut_mask = 64'h300030F03F0F3FFF;
defparam \datapath|shifter|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N42
cyclonev_lcell_comb \datapath|alu|Mux1~0 (
// Equation(s):
// \datapath|alu|Mux1~0_combout  = ( !instr_reg[12] & ( ((!instr_reg[11] & (\datapath|alu|Add0~57_sumout )) # (instr_reg[11] & (((\datapath|alu|Add1~57_sumout ))))) ) ) # ( instr_reg[12] & ( (!\datapath|shifter|Mux1~0_combout  & (instr_reg[11])) # 
// (\datapath|shifter|Mux1~0_combout  & (!instr_reg[11] & (\controller|WideOr4~0_combout  & (\datapath|A [14])))) ) )

	.dataa(!\datapath|shifter|Mux1~0_combout ),
	.datab(!instr_reg[11]),
	.datac(!\controller|WideOr4~0_combout ),
	.datad(!\datapath|A [14]),
	.datae(!instr_reg[12]),
	.dataf(!\datapath|alu|Add1~57_sumout ),
	.datag(!\datapath|alu|Add0~57_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|alu|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|alu|Mux1~0 .extended_lut = "on";
defparam \datapath|alu|Mux1~0 .lut_mask = 64'h0C0C22263F3F2226;
defparam \datapath|alu|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N44
dffeas \datapath|C[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|alu|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|WideOr4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|C [14]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|C[14] .is_wysiwyg = "true";
defparam \datapath|C[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N42
cyclonev_lcell_comb \datapath|Mux1~0 (
// Equation(s):
// \datapath|Mux1~0_combout  = ( instr_reg[7] & ( (\datapath|C [14]) # (\controller|state.00001~q ) ) ) # ( !instr_reg[7] & ( (!\controller|state.00001~q  & \datapath|C [14]) ) )

	.dataa(!\controller|state.00001~q ),
	.datab(gnd),
	.datac(!\datapath|C [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!instr_reg[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|Mux1~0 .extended_lut = "off";
defparam \datapath|Mux1~0 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \datapath|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N33
cyclonev_lcell_comb \datapath|regfile|m~94feeder (
// Equation(s):
// \datapath|regfile|m~94feeder_combout  = ( \datapath|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~94feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~94feeder .extended_lut = "off";
defparam \datapath|regfile|m~94feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|regfile|m~94feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y1_N35
dffeas \datapath|regfile|m~94 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~94feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~94 .is_wysiwyg = "true";
defparam \datapath|regfile|m~94 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N57
cyclonev_lcell_comb \datapath|regfile|m~126feeder (
// Equation(s):
// \datapath|regfile|m~126feeder_combout  = ( \datapath|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~126feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~126feeder .extended_lut = "off";
defparam \datapath|regfile|m~126feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|regfile|m~126feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y1_N58
dffeas \datapath|regfile|m~126 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~126feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~126 .is_wysiwyg = "true";
defparam \datapath|regfile|m~126 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y1_N2
dffeas \datapath|regfile|m~110 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~110 .is_wysiwyg = "true";
defparam \datapath|regfile|m~110 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y1_N39
cyclonev_lcell_comb \datapath|regfile|m~30feeder (
// Equation(s):
// \datapath|regfile|m~30feeder_combout  = ( \datapath|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~30feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~30feeder .extended_lut = "off";
defparam \datapath|regfile|m~30feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|regfile|m~30feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y1_N40
dffeas \datapath|regfile|m~30 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~30feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~30 .is_wysiwyg = "true";
defparam \datapath|regfile|m~30 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y1_N49
dffeas \datapath|regfile|m~62 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~62 .is_wysiwyg = "true";
defparam \datapath|regfile|m~62 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y1_N18
cyclonev_lcell_comb \datapath|regfile|m~46feeder (
// Equation(s):
// \datapath|regfile|m~46feeder_combout  = ( \datapath|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~46feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~46feeder .extended_lut = "off";
defparam \datapath|regfile|m~46feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|regfile|m~46feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y1_N19
dffeas \datapath|regfile|m~46 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~46feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~46 .is_wysiwyg = "true";
defparam \datapath|regfile|m~46 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y1_N43
dffeas \datapath|regfile|m~14 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~14 .is_wysiwyg = "true";
defparam \datapath|regfile|m~14 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N12
cyclonev_lcell_comb \datapath|regfile|m~248 (
// Equation(s):
// \datapath|regfile|m~248_combout  = ( !\idecoder|Mux4~0_combout  & ( ((!\idecoder|Mux5~3_combout  & (((\datapath|regfile|m~14_q  & !\idecoder|Mux3~0_combout )))) # (\idecoder|Mux5~3_combout  & (((\idecoder|Mux3~0_combout )) # (\datapath|regfile|m~30_q )))) 
// ) ) # ( \idecoder|Mux4~0_combout  & ( ((!\idecoder|Mux5~3_combout  & (((\datapath|regfile|m~46_q  & !\idecoder|Mux3~0_combout )))) # (\idecoder|Mux5~3_combout  & (((\idecoder|Mux3~0_combout )) # (\datapath|regfile|m~62_q )))) ) )

	.dataa(!\datapath|regfile|m~30_q ),
	.datab(!\datapath|regfile|m~62_q ),
	.datac(!\datapath|regfile|m~46_q ),
	.datad(!\idecoder|Mux5~3_combout ),
	.datae(!\idecoder|Mux4~0_combout ),
	.dataf(!\idecoder|Mux3~0_combout ),
	.datag(!\datapath|regfile|m~14_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~248 .extended_lut = "on";
defparam \datapath|regfile|m~248 .lut_mask = 64'h0F550F3300FF00FF;
defparam \datapath|regfile|m~248 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N15
cyclonev_lcell_comb \datapath|regfile|m~78feeder (
// Equation(s):
// \datapath|regfile|m~78feeder_combout  = ( \datapath|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~78feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~78feeder .extended_lut = "off";
defparam \datapath|regfile|m~78feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|regfile|m~78feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y1_N17
dffeas \datapath|regfile|m~78 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~78feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~78 .is_wysiwyg = "true";
defparam \datapath|regfile|m~78 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N6
cyclonev_lcell_comb \datapath|regfile|m~184 (
// Equation(s):
// \datapath|regfile|m~184_combout  = ( !\idecoder|Mux4~0_combout  & ( ((!\idecoder|Mux3~0_combout  & (((\datapath|regfile|m~248_combout )))) # (\idecoder|Mux3~0_combout  & ((!\datapath|regfile|m~248_combout  & ((\datapath|regfile|m~78_q ))) # 
// (\datapath|regfile|m~248_combout  & (\datapath|regfile|m~94_q ))))) ) ) # ( \idecoder|Mux4~0_combout  & ( ((!\idecoder|Mux3~0_combout  & (((\datapath|regfile|m~248_combout )))) # (\idecoder|Mux3~0_combout  & ((!\datapath|regfile|m~248_combout  & 
// ((\datapath|regfile|m~110_q ))) # (\datapath|regfile|m~248_combout  & (\datapath|regfile|m~126_q ))))) ) )

	.dataa(!\datapath|regfile|m~94_q ),
	.datab(!\datapath|regfile|m~126_q ),
	.datac(!\datapath|regfile|m~110_q ),
	.datad(!\idecoder|Mux3~0_combout ),
	.datae(!\idecoder|Mux4~0_combout ),
	.dataf(!\datapath|regfile|m~248_combout ),
	.datag(!\datapath|regfile|m~78_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~184 .extended_lut = "on";
defparam \datapath|regfile|m~184 .lut_mask = 64'h000F000FFF55FF33;
defparam \datapath|regfile|m~184 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N26
dffeas \datapath|shift_in[14]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|regfile|m~184_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|shift_in[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|shift_in[14]~DUPLICATE .is_wysiwyg = "true";
defparam \datapath|shift_in[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N45
cyclonev_lcell_comb \datapath|shifter|Mux2~0 (
// Equation(s):
// \datapath|shifter|Mux2~0_combout  = ( \datapath|shift_in [12] & ( (!instr_reg[4] & (((\datapath|shift_in [13])) # (instr_reg[3]))) # (instr_reg[4] & (((\datapath|shift_in[14]~DUPLICATE_q )))) ) ) # ( !\datapath|shift_in [12] & ( (!instr_reg[4] & 
// (!instr_reg[3] & ((\datapath|shift_in [13])))) # (instr_reg[4] & (((\datapath|shift_in[14]~DUPLICATE_q )))) ) )

	.dataa(!instr_reg[3]),
	.datab(!instr_reg[4]),
	.datac(!\datapath|shift_in[14]~DUPLICATE_q ),
	.datad(!\datapath|shift_in [13]),
	.datae(gnd),
	.dataf(!\datapath|shift_in [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|shifter|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|shifter|Mux2~0 .extended_lut = "off";
defparam \datapath|shifter|Mux2~0 .lut_mask = 64'h038B038B47CF47CF;
defparam \datapath|shifter|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N48
cyclonev_lcell_comb \datapath|alu|Mux2~0 (
// Equation(s):
// \datapath|alu|Mux2~0_combout  = ( !instr_reg[12] & ( (!instr_reg[11] & (((\datapath|alu|Add0~53_sumout )))) # (instr_reg[11] & ((((\datapath|alu|Add1~53_sumout ))))) ) ) # ( instr_reg[12] & ( (!instr_reg[11] & (\datapath|A[13]~DUPLICATE_q  & 
// (\controller|WideOr4~0_combout  & (\datapath|shifter|Mux2~0_combout )))) # (instr_reg[11] & ((((!\datapath|shifter|Mux2~0_combout ))))) ) )

	.dataa(!instr_reg[11]),
	.datab(!\datapath|A[13]~DUPLICATE_q ),
	.datac(!\controller|WideOr4~0_combout ),
	.datad(!\datapath|shifter|Mux2~0_combout ),
	.datae(!instr_reg[12]),
	.dataf(!\datapath|alu|Add1~53_sumout ),
	.datag(!\datapath|alu|Add0~53_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|alu|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|alu|Mux2~0 .extended_lut = "on";
defparam \datapath|alu|Mux2~0 .lut_mask = 64'h0A0A55025F5F5502;
defparam \datapath|alu|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y4_N50
dffeas \datapath|C[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|alu|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|WideOr4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|C [13]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|C[13] .is_wysiwyg = "true";
defparam \datapath|C[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N33
cyclonev_lcell_comb \datapath|Mux2~0 (
// Equation(s):
// \datapath|Mux2~0_combout  = ( \datapath|C [13] & ( (!\controller|state.00001~q ) # (instr_reg[7]) ) ) # ( !\datapath|C [13] & ( (\controller|state.00001~q  & instr_reg[7]) ) )

	.dataa(!\controller|state.00001~q ),
	.datab(gnd),
	.datac(!instr_reg[7]),
	.datad(gnd),
	.datae(!\datapath|C [13]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|Mux2~0 .extended_lut = "off";
defparam \datapath|Mux2~0 .lut_mask = 64'h0505AFAF0505AFAF;
defparam \datapath|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N56
dffeas \datapath|regfile|m~93 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~93 .is_wysiwyg = "true";
defparam \datapath|regfile|m~93 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N42
cyclonev_lcell_comb \datapath|regfile|m~125feeder (
// Equation(s):
// \datapath|regfile|m~125feeder_combout  = ( \datapath|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~125feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~125feeder .extended_lut = "off";
defparam \datapath|regfile|m~125feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|regfile|m~125feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y1_N43
dffeas \datapath|regfile|m~125 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~125feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~125 .is_wysiwyg = "true";
defparam \datapath|regfile|m~125 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N39
cyclonev_lcell_comb \datapath|regfile|m~109feeder (
// Equation(s):
// \datapath|regfile|m~109feeder_combout  = ( \datapath|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~109feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~109feeder .extended_lut = "off";
defparam \datapath|regfile|m~109feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|regfile|m~109feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y1_N40
dffeas \datapath|regfile|m~109 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~109feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~109 .is_wysiwyg = "true";
defparam \datapath|regfile|m~109 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y1_N58
dffeas \datapath|regfile|m~29 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~29 .is_wysiwyg = "true";
defparam \datapath|regfile|m~29 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y2_N31
dffeas \datapath|regfile|m~45 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~45 .is_wysiwyg = "true";
defparam \datapath|regfile|m~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y1_N19
dffeas \datapath|regfile|m~61 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~61 .is_wysiwyg = "true";
defparam \datapath|regfile|m~61 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y1_N22
dffeas \datapath|regfile|m~13 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~13 .is_wysiwyg = "true";
defparam \datapath|regfile|m~13 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N18
cyclonev_lcell_comb \datapath|regfile|m~244 (
// Equation(s):
// \datapath|regfile|m~244_combout  = ( !\idecoder|Mux4~0_combout  & ( (!\idecoder|Mux5~3_combout  & (((\datapath|regfile|m~13_q  & ((!\idecoder|Mux3~0_combout )))))) # (\idecoder|Mux5~3_combout  & ((((\idecoder|Mux3~0_combout ))) # (\datapath|regfile|m~29_q 
// ))) ) ) # ( \idecoder|Mux4~0_combout  & ( (!\idecoder|Mux5~3_combout  & (((\datapath|regfile|m~45_q  & ((!\idecoder|Mux3~0_combout )))))) # (\idecoder|Mux5~3_combout  & ((((\idecoder|Mux3~0_combout ) # (\datapath|regfile|m~61_q ))))) ) )

	.dataa(!\idecoder|Mux5~3_combout ),
	.datab(!\datapath|regfile|m~29_q ),
	.datac(!\datapath|regfile|m~45_q ),
	.datad(!\datapath|regfile|m~61_q ),
	.datae(!\idecoder|Mux4~0_combout ),
	.dataf(!\idecoder|Mux3~0_combout ),
	.datag(!\datapath|regfile|m~13_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~244 .extended_lut = "on";
defparam \datapath|regfile|m~244 .lut_mask = 64'h1B1B0A5F55555555;
defparam \datapath|regfile|m~244 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N27
cyclonev_lcell_comb \datapath|regfile|m~77feeder (
// Equation(s):
// \datapath|regfile|m~77feeder_combout  = ( \datapath|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~77feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~77feeder .extended_lut = "off";
defparam \datapath|regfile|m~77feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|regfile|m~77feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y1_N29
dffeas \datapath|regfile|m~77 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~77feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~77 .is_wysiwyg = "true";
defparam \datapath|regfile|m~77 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N30
cyclonev_lcell_comb \datapath|regfile|m~180 (
// Equation(s):
// \datapath|regfile|m~180_combout  = ( !\idecoder|Mux4~0_combout  & ( ((!\idecoder|Mux3~0_combout  & (((\datapath|regfile|m~244_combout )))) # (\idecoder|Mux3~0_combout  & ((!\datapath|regfile|m~244_combout  & ((\datapath|regfile|m~77_q ))) # 
// (\datapath|regfile|m~244_combout  & (\datapath|regfile|m~93_q ))))) ) ) # ( \idecoder|Mux4~0_combout  & ( ((!\idecoder|Mux3~0_combout  & (((\datapath|regfile|m~244_combout )))) # (\idecoder|Mux3~0_combout  & ((!\datapath|regfile|m~244_combout  & 
// ((\datapath|regfile|m~109_q ))) # (\datapath|regfile|m~244_combout  & (\datapath|regfile|m~125_q ))))) ) )

	.dataa(!\datapath|regfile|m~93_q ),
	.datab(!\datapath|regfile|m~125_q ),
	.datac(!\datapath|regfile|m~109_q ),
	.datad(!\idecoder|Mux3~0_combout ),
	.datae(!\idecoder|Mux4~0_combout ),
	.dataf(!\datapath|regfile|m~244_combout ),
	.datag(!\datapath|regfile|m~77_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~180 .extended_lut = "on";
defparam \datapath|regfile|m~180 .lut_mask = 64'h000F000FFF55FF33;
defparam \datapath|regfile|m~180 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N47
dffeas \datapath|shift_in[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|regfile|m~180_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|shift_in [13]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|shift_in[13] .is_wysiwyg = "true";
defparam \datapath|shift_in[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N0
cyclonev_lcell_comb \datapath|shifter|Mux3~0 (
// Equation(s):
// \datapath|shifter|Mux3~0_combout  = ( \datapath|shift_in [11] & ( (!instr_reg[4] & (((\datapath|shift_in [12])) # (instr_reg[3]))) # (instr_reg[4] & (((\datapath|shift_in [13])))) ) ) # ( !\datapath|shift_in [11] & ( (!instr_reg[4] & (!instr_reg[3] & 
// ((\datapath|shift_in [12])))) # (instr_reg[4] & (((\datapath|shift_in [13])))) ) )

	.dataa(!instr_reg[3]),
	.datab(!instr_reg[4]),
	.datac(!\datapath|shift_in [13]),
	.datad(!\datapath|shift_in [12]),
	.datae(gnd),
	.dataf(!\datapath|shift_in [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|shifter|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|shifter|Mux3~0 .extended_lut = "off";
defparam \datapath|shifter|Mux3~0 .lut_mask = 64'h038B038B47CF47CF;
defparam \datapath|shifter|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N48
cyclonev_lcell_comb \datapath|alu|Mux3~0 (
// Equation(s):
// \datapath|alu|Mux3~0_combout  = ( !instr_reg[12] & ( (((!instr_reg[11] & (\datapath|alu|Add0~49_sumout )) # (instr_reg[11] & ((\datapath|alu|Add1~49_sumout ))))) ) ) # ( instr_reg[12] & ( (!\datapath|shifter|Mux3~0_combout  & ((((instr_reg[11]))))) # 
// (\datapath|shifter|Mux3~0_combout  & (\datapath|A [12] & (\controller|WideOr4~0_combout  & (!instr_reg[11])))) ) )

	.dataa(!\datapath|shifter|Mux3~0_combout ),
	.datab(!\datapath|A [12]),
	.datac(!\controller|WideOr4~0_combout ),
	.datad(!instr_reg[11]),
	.datae(!instr_reg[12]),
	.dataf(!\datapath|alu|Add1~49_sumout ),
	.datag(!\datapath|alu|Add0~49_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|alu|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|alu|Mux3~0 .extended_lut = "on";
defparam \datapath|alu|Mux3~0 .lut_mask = 64'h0F0001AA0FFF01AA;
defparam \datapath|alu|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y4_N50
dffeas \datapath|C[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|alu|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|WideOr4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|C [12]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|C[12] .is_wysiwyg = "true";
defparam \datapath|C[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N51
cyclonev_lcell_comb \datapath|Mux3~0 (
// Equation(s):
// \datapath|Mux3~0_combout  = ( \datapath|C [12] & ( (!\controller|state.00001~q ) # (instr_reg[7]) ) ) # ( !\datapath|C [12] & ( (\controller|state.00001~q  & instr_reg[7]) ) )

	.dataa(!\controller|state.00001~q ),
	.datab(!instr_reg[7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|C [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|Mux3~0 .extended_lut = "off";
defparam \datapath|Mux3~0 .lut_mask = 64'h11111111BBBBBBBB;
defparam \datapath|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y1_N15
cyclonev_lcell_comb \datapath|regfile|m~124feeder (
// Equation(s):
// \datapath|regfile|m~124feeder_combout  = ( \datapath|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~124feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~124feeder .extended_lut = "off";
defparam \datapath|regfile|m~124feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|regfile|m~124feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y1_N16
dffeas \datapath|regfile|m~124 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~124feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~124 .is_wysiwyg = "true";
defparam \datapath|regfile|m~124 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N51
cyclonev_lcell_comb \datapath|regfile|m~108feeder (
// Equation(s):
// \datapath|regfile|m~108feeder_combout  = ( \datapath|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~108feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~108feeder .extended_lut = "off";
defparam \datapath|regfile|m~108feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|regfile|m~108feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y1_N53
dffeas \datapath|regfile|m~108 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~108feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~108 .is_wysiwyg = "true";
defparam \datapath|regfile|m~108 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N57
cyclonev_lcell_comb \datapath|regfile|m~92feeder (
// Equation(s):
// \datapath|regfile|m~92feeder_combout  = ( \datapath|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~92feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~92feeder .extended_lut = "off";
defparam \datapath|regfile|m~92feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|regfile|m~92feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y1_N59
dffeas \datapath|regfile|m~92 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~92feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~92 .is_wysiwyg = "true";
defparam \datapath|regfile|m~92 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y1_N2
dffeas \datapath|regfile|m~60 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~60 .is_wysiwyg = "true";
defparam \datapath|regfile|m~60 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N54
cyclonev_lcell_comb \datapath|regfile|m~28feeder (
// Equation(s):
// \datapath|regfile|m~28feeder_combout  = ( \datapath|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~28feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~28feeder .extended_lut = "off";
defparam \datapath|regfile|m~28feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|regfile|m~28feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y1_N55
dffeas \datapath|regfile|m~28 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~28feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~28 .is_wysiwyg = "true";
defparam \datapath|regfile|m~28 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N6
cyclonev_lcell_comb \datapath|regfile|m~44feeder (
// Equation(s):
// \datapath|regfile|m~44feeder_combout  = ( \datapath|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~44feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~44feeder .extended_lut = "off";
defparam \datapath|regfile|m~44feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|regfile|m~44feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y1_N7
dffeas \datapath|regfile|m~44 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~44feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~44 .is_wysiwyg = "true";
defparam \datapath|regfile|m~44 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N36
cyclonev_lcell_comb \datapath|regfile|m~12feeder (
// Equation(s):
// \datapath|regfile|m~12feeder_combout  = ( \datapath|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~12feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~12feeder .extended_lut = "off";
defparam \datapath|regfile|m~12feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|regfile|m~12feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y1_N38
dffeas \datapath|regfile|m~12 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~12feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~12 .is_wysiwyg = "true";
defparam \datapath|regfile|m~12 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N0
cyclonev_lcell_comb \datapath|regfile|m~240 (
// Equation(s):
// \datapath|regfile|m~240_combout  = ( !\idecoder|Mux4~0_combout  & ( ((!\idecoder|Mux5~3_combout  & (((\datapath|regfile|m~12_q  & !\idecoder|Mux3~0_combout )))) # (\idecoder|Mux5~3_combout  & (((\idecoder|Mux3~0_combout )) # (\datapath|regfile|m~28_q )))) 
// ) ) # ( \idecoder|Mux4~0_combout  & ( ((!\idecoder|Mux5~3_combout  & (((\datapath|regfile|m~44_q  & !\idecoder|Mux3~0_combout )))) # (\idecoder|Mux5~3_combout  & (((\idecoder|Mux3~0_combout )) # (\datapath|regfile|m~60_q )))) ) )

	.dataa(!\datapath|regfile|m~60_q ),
	.datab(!\datapath|regfile|m~28_q ),
	.datac(!\datapath|regfile|m~44_q ),
	.datad(!\idecoder|Mux5~3_combout ),
	.datae(!\idecoder|Mux4~0_combout ),
	.dataf(!\idecoder|Mux3~0_combout ),
	.datag(!\datapath|regfile|m~12_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~240 .extended_lut = "on";
defparam \datapath|regfile|m~240 .lut_mask = 64'h0F330F5500FF00FF;
defparam \datapath|regfile|m~240 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N51
cyclonev_lcell_comb \datapath|regfile|m~76feeder (
// Equation(s):
// \datapath|regfile|m~76feeder_combout  = ( \datapath|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~76feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~76feeder .extended_lut = "off";
defparam \datapath|regfile|m~76feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|regfile|m~76feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y1_N53
dffeas \datapath|regfile|m~76 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~76feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~76 .is_wysiwyg = "true";
defparam \datapath|regfile|m~76 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N0
cyclonev_lcell_comb \datapath|regfile|m~176 (
// Equation(s):
// \datapath|regfile|m~176_combout  = ( !\idecoder|Mux4~0_combout  & ( (!\idecoder|Mux3~0_combout  & ((((\datapath|regfile|m~240_combout ))))) # (\idecoder|Mux3~0_combout  & (((!\datapath|regfile|m~240_combout  & (\datapath|regfile|m~76_q )) # 
// (\datapath|regfile|m~240_combout  & ((\datapath|regfile|m~92_q )))))) ) ) # ( \idecoder|Mux4~0_combout  & ( (!\idecoder|Mux3~0_combout  & ((((\datapath|regfile|m~240_combout ))))) # (\idecoder|Mux3~0_combout  & (((!\datapath|regfile|m~240_combout  & 
// ((\datapath|regfile|m~108_q ))) # (\datapath|regfile|m~240_combout  & (\datapath|regfile|m~124_q ))))) ) )

	.dataa(!\idecoder|Mux3~0_combout ),
	.datab(!\datapath|regfile|m~124_q ),
	.datac(!\datapath|regfile|m~108_q ),
	.datad(!\datapath|regfile|m~92_q ),
	.datae(!\idecoder|Mux4~0_combout ),
	.dataf(!\datapath|regfile|m~240_combout ),
	.datag(!\datapath|regfile|m~76_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~176 .extended_lut = "on";
defparam \datapath|regfile|m~176 .lut_mask = 64'h05050505AAFFBBBB;
defparam \datapath|regfile|m~176 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N2
dffeas \datapath|shift_in[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|regfile|m~176_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|shift_in [12]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|shift_in[12] .is_wysiwyg = "true";
defparam \datapath|shift_in[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N9
cyclonev_lcell_comb \datapath|shifter|Mux4~0 (
// Equation(s):
// \datapath|shifter|Mux4~0_combout  = ( \datapath|shift_in [10] & ( (!instr_reg[4] & (((\datapath|shift_in [11])) # (instr_reg[3]))) # (instr_reg[4] & (((\datapath|shift_in [12])))) ) ) # ( !\datapath|shift_in [10] & ( (!instr_reg[4] & (!instr_reg[3] & 
// ((\datapath|shift_in [11])))) # (instr_reg[4] & (((\datapath|shift_in [12])))) ) )

	.dataa(!instr_reg[3]),
	.datab(!instr_reg[4]),
	.datac(!\datapath|shift_in [12]),
	.datad(!\datapath|shift_in [11]),
	.datae(gnd),
	.dataf(!\datapath|shift_in [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|shifter|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|shifter|Mux4~0 .extended_lut = "off";
defparam \datapath|shifter|Mux4~0 .lut_mask = 64'h038B038B47CF47CF;
defparam \datapath|shifter|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N24
cyclonev_lcell_comb \datapath|alu|Mux4~0 (
// Equation(s):
// \datapath|alu|Mux4~0_combout  = ( !instr_reg[12] & ( (!instr_reg[11] & (((\datapath|alu|Add0~45_sumout )))) # (instr_reg[11] & ((((\datapath|alu|Add1~45_sumout ))))) ) ) # ( instr_reg[12] & ( (!instr_reg[11] & (\datapath|shifter|Mux4~0_combout  & 
// (\controller|WideOr4~0_combout  & (\datapath|A [11])))) # (instr_reg[11] & (!\datapath|shifter|Mux4~0_combout )) ) )

	.dataa(!instr_reg[11]),
	.datab(!\datapath|shifter|Mux4~0_combout ),
	.datac(!\controller|WideOr4~0_combout ),
	.datad(!\datapath|A [11]),
	.datae(!instr_reg[12]),
	.dataf(!\datapath|alu|Add1~45_sumout ),
	.datag(!\datapath|alu|Add0~45_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|alu|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|alu|Mux4~0 .extended_lut = "on";
defparam \datapath|alu|Mux4~0 .lut_mask = 64'h0A0A44465F5F4446;
defparam \datapath|alu|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N26
dffeas \datapath|C[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|alu|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|WideOr4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|C [11]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|C[11] .is_wysiwyg = "true";
defparam \datapath|C[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N24
cyclonev_lcell_comb \datapath|Mux4~0 (
// Equation(s):
// \datapath|Mux4~0_combout  = ( \datapath|C [11] & ( \controller|state.00001~q  & ( instr_reg[7] ) ) ) # ( !\datapath|C [11] & ( \controller|state.00001~q  & ( instr_reg[7] ) ) ) # ( \datapath|C [11] & ( !\controller|state.00001~q  ) )

	.dataa(gnd),
	.datab(!instr_reg[7]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\datapath|C [11]),
	.dataf(!\controller|state.00001~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|Mux4~0 .extended_lut = "off";
defparam \datapath|Mux4~0 .lut_mask = 64'h0000FFFF33333333;
defparam \datapath|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y1_N8
dffeas \datapath|regfile|m~91 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~91 .is_wysiwyg = "true";
defparam \datapath|regfile|m~91 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N3
cyclonev_lcell_comb \datapath|regfile|m~123feeder (
// Equation(s):
// \datapath|regfile|m~123feeder_combout  = ( \datapath|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~123feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~123feeder .extended_lut = "off";
defparam \datapath|regfile|m~123feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|regfile|m~123feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y1_N4
dffeas \datapath|regfile|m~123 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~123feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~123 .is_wysiwyg = "true";
defparam \datapath|regfile|m~123 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N48
cyclonev_lcell_comb \datapath|regfile|m~107feeder (
// Equation(s):
// \datapath|regfile|m~107feeder_combout  = ( \datapath|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~107feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~107feeder .extended_lut = "off";
defparam \datapath|regfile|m~107feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|regfile|m~107feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y1_N50
dffeas \datapath|regfile|m~107 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~107feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~107 .is_wysiwyg = "true";
defparam \datapath|regfile|m~107 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y1_N31
dffeas \datapath|regfile|m~59 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~59 .is_wysiwyg = "true";
defparam \datapath|regfile|m~59 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y1_N22
dffeas \datapath|regfile|m~43 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~43 .is_wysiwyg = "true";
defparam \datapath|regfile|m~43 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N12
cyclonev_lcell_comb \datapath|regfile|m~27feeder (
// Equation(s):
// \datapath|regfile|m~27feeder_combout  = ( \datapath|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~27feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~27feeder .extended_lut = "off";
defparam \datapath|regfile|m~27feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|regfile|m~27feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y1_N14
dffeas \datapath|regfile|m~27 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~27feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~27 .is_wysiwyg = "true";
defparam \datapath|regfile|m~27 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y1_N29
dffeas \datapath|regfile|m~11 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~11 .is_wysiwyg = "true";
defparam \datapath|regfile|m~11 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N30
cyclonev_lcell_comb \datapath|regfile|m~236 (
// Equation(s):
// \datapath|regfile|m~236_combout  = ( !\idecoder|Mux4~0_combout  & ( ((!\idecoder|Mux5~3_combout  & (\datapath|regfile|m~11_q  & ((!\idecoder|Mux3~0_combout )))) # (\idecoder|Mux5~3_combout  & (((\idecoder|Mux3~0_combout ) # (\datapath|regfile|m~27_q ))))) 
// ) ) # ( \idecoder|Mux4~0_combout  & ( (!\idecoder|Mux5~3_combout  & (((\datapath|regfile|m~43_q  & ((!\idecoder|Mux3~0_combout )))))) # (\idecoder|Mux5~3_combout  & ((((\idecoder|Mux3~0_combout ))) # (\datapath|regfile|m~59_q ))) ) )

	.dataa(!\datapath|regfile|m~59_q ),
	.datab(!\idecoder|Mux5~3_combout ),
	.datac(!\datapath|regfile|m~43_q ),
	.datad(!\datapath|regfile|m~27_q ),
	.datae(!\idecoder|Mux4~0_combout ),
	.dataf(!\idecoder|Mux3~0_combout ),
	.datag(!\datapath|regfile|m~11_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~236 .extended_lut = "on";
defparam \datapath|regfile|m~236 .lut_mask = 64'h0C3F1D1D33333333;
defparam \datapath|regfile|m~236 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N18
cyclonev_lcell_comb \datapath|regfile|m~75feeder (
// Equation(s):
// \datapath|regfile|m~75feeder_combout  = ( \datapath|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~75feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~75feeder .extended_lut = "off";
defparam \datapath|regfile|m~75feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|regfile|m~75feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y1_N19
dffeas \datapath|regfile|m~75 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~75feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~75 .is_wysiwyg = "true";
defparam \datapath|regfile|m~75 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N27
cyclonev_lcell_comb \datapath|regfile|m~172 (
// Equation(s):
// \datapath|regfile|m~172_combout  = ( !\idecoder|Mux4~0_combout  & ( ((!\idecoder|Mux3~0_combout  & (((\datapath|regfile|m~236_combout )))) # (\idecoder|Mux3~0_combout  & ((!\datapath|regfile|m~236_combout  & ((\datapath|regfile|m~75_q ))) # 
// (\datapath|regfile|m~236_combout  & (\datapath|regfile|m~91_q ))))) ) ) # ( \idecoder|Mux4~0_combout  & ( ((!\idecoder|Mux3~0_combout  & (((\datapath|regfile|m~236_combout )))) # (\idecoder|Mux3~0_combout  & ((!\datapath|regfile|m~236_combout  & 
// ((\datapath|regfile|m~107_q ))) # (\datapath|regfile|m~236_combout  & (\datapath|regfile|m~123_q ))))) ) )

	.dataa(!\datapath|regfile|m~91_q ),
	.datab(!\datapath|regfile|m~123_q ),
	.datac(!\datapath|regfile|m~107_q ),
	.datad(!\idecoder|Mux3~0_combout ),
	.datae(!\idecoder|Mux4~0_combout ),
	.dataf(!\datapath|regfile|m~236_combout ),
	.datag(!\datapath|regfile|m~75_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~172 .extended_lut = "on";
defparam \datapath|regfile|m~172 .lut_mask = 64'h000F000FFF55FF33;
defparam \datapath|regfile|m~172 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N11
dffeas \datapath|shift_in[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|regfile|m~172_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|shift_in [11]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|shift_in[11] .is_wysiwyg = "true";
defparam \datapath|shift_in[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N48
cyclonev_lcell_comb \datapath|shifter|Mux5~0 (
// Equation(s):
// \datapath|shifter|Mux5~0_combout  = ( \datapath|shift_in [11] & ( ((!instr_reg[3] & ((\datapath|shift_in [10]))) # (instr_reg[3] & (\datapath|shift_in [9]))) # (instr_reg[4]) ) ) # ( !\datapath|shift_in [11] & ( (!instr_reg[4] & ((!instr_reg[3] & 
// ((\datapath|shift_in [10]))) # (instr_reg[3] & (\datapath|shift_in [9])))) ) )

	.dataa(!instr_reg[3]),
	.datab(!instr_reg[4]),
	.datac(!\datapath|shift_in [9]),
	.datad(!\datapath|shift_in [10]),
	.datae(gnd),
	.dataf(!\datapath|shift_in [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|shifter|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|shifter|Mux5~0 .extended_lut = "off";
defparam \datapath|shifter|Mux5~0 .lut_mask = 64'h048C048C37BF37BF;
defparam \datapath|shifter|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N18
cyclonev_lcell_comb \datapath|alu|Mux5~0 (
// Equation(s):
// \datapath|alu|Mux5~0_combout  = ( !instr_reg[12] & ( (!instr_reg[11] & (((\datapath|alu|Add0~41_sumout )))) # (instr_reg[11] & ((((\datapath|alu|Add1~41_sumout ))))) ) ) # ( instr_reg[12] & ( (!instr_reg[11] & (\datapath|shifter|Mux5~0_combout  & 
// (\controller|WideOr4~0_combout  & (\datapath|A [10])))) # (instr_reg[11] & (!\datapath|shifter|Mux5~0_combout )) ) )

	.dataa(!instr_reg[11]),
	.datab(!\datapath|shifter|Mux5~0_combout ),
	.datac(!\controller|WideOr4~0_combout ),
	.datad(!\datapath|A [10]),
	.datae(!instr_reg[12]),
	.dataf(!\datapath|alu|Add1~41_sumout ),
	.datag(!\datapath|alu|Add0~41_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|alu|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|alu|Mux5~0 .extended_lut = "on";
defparam \datapath|alu|Mux5~0 .lut_mask = 64'h0A0A44465F5F4446;
defparam \datapath|alu|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y4_N20
dffeas \datapath|C[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|alu|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|WideOr4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|C [10]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|C[10] .is_wysiwyg = "true";
defparam \datapath|C[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N48
cyclonev_lcell_comb \datapath|Mux5~0 (
// Equation(s):
// \datapath|Mux5~0_combout  = ( instr_reg[7] & ( (\datapath|C [10]) # (\controller|state.00001~q ) ) ) # ( !instr_reg[7] & ( (!\controller|state.00001~q  & \datapath|C [10]) ) )

	.dataa(!\controller|state.00001~q ),
	.datab(gnd),
	.datac(!\datapath|C [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!instr_reg[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|Mux5~0 .extended_lut = "off";
defparam \datapath|Mux5~0 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \datapath|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N59
dffeas \datapath|regfile|m~90 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~90 .is_wysiwyg = "true";
defparam \datapath|regfile|m~90 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N45
cyclonev_lcell_comb \datapath|regfile|m~106feeder (
// Equation(s):
// \datapath|regfile|m~106feeder_combout  = ( \datapath|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~106feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~106feeder .extended_lut = "off";
defparam \datapath|regfile|m~106feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|regfile|m~106feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y1_N46
dffeas \datapath|regfile|m~106 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~106feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~106 .is_wysiwyg = "true";
defparam \datapath|regfile|m~106 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N39
cyclonev_lcell_comb \datapath|regfile|m~122feeder (
// Equation(s):
// \datapath|regfile|m~122feeder_combout  = ( \datapath|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~122feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~122feeder .extended_lut = "off";
defparam \datapath|regfile|m~122feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|regfile|m~122feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y1_N40
dffeas \datapath|regfile|m~122 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~122feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~122 .is_wysiwyg = "true";
defparam \datapath|regfile|m~122 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y1_N13
dffeas \datapath|regfile|m~58 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~58 .is_wysiwyg = "true";
defparam \datapath|regfile|m~58 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y1_N51
cyclonev_lcell_comb \datapath|regfile|m~42feeder (
// Equation(s):
// \datapath|regfile|m~42feeder_combout  = ( \datapath|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~42feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~42feeder .extended_lut = "off";
defparam \datapath|regfile|m~42feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|regfile|m~42feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y1_N52
dffeas \datapath|regfile|m~42 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~42feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~42 .is_wysiwyg = "true";
defparam \datapath|regfile|m~42 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y1_N33
cyclonev_lcell_comb \datapath|regfile|m~26feeder (
// Equation(s):
// \datapath|regfile|m~26feeder_combout  = ( \datapath|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~26feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~26feeder .extended_lut = "off";
defparam \datapath|regfile|m~26feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|regfile|m~26feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y1_N34
dffeas \datapath|regfile|m~26 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~26feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~26 .is_wysiwyg = "true";
defparam \datapath|regfile|m~26 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N6
cyclonev_lcell_comb \datapath|regfile|m~10feeder (
// Equation(s):
// \datapath|regfile|m~10feeder_combout  = ( \datapath|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~10feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~10feeder .extended_lut = "off";
defparam \datapath|regfile|m~10feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|regfile|m~10feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y1_N7
dffeas \datapath|regfile|m~10 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~10feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~10 .is_wysiwyg = "true";
defparam \datapath|regfile|m~10 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N12
cyclonev_lcell_comb \datapath|regfile|m~232 (
// Equation(s):
// \datapath|regfile|m~232_combout  = ( !\idecoder|Mux4~0_combout  & ( (!\idecoder|Mux5~3_combout  & (((\datapath|regfile|m~10_q  & ((!\idecoder|Mux3~0_combout )))))) # (\idecoder|Mux5~3_combout  & ((((\idecoder|Mux3~0_combout ) # (\datapath|regfile|m~26_q 
// ))))) ) ) # ( \idecoder|Mux4~0_combout  & ( (!\idecoder|Mux5~3_combout  & (((\datapath|regfile|m~42_q  & ((!\idecoder|Mux3~0_combout )))))) # (\idecoder|Mux5~3_combout  & ((((\idecoder|Mux3~0_combout ))) # (\datapath|regfile|m~58_q ))) ) )

	.dataa(!\idecoder|Mux5~3_combout ),
	.datab(!\datapath|regfile|m~58_q ),
	.datac(!\datapath|regfile|m~42_q ),
	.datad(!\datapath|regfile|m~26_q ),
	.datae(!\idecoder|Mux4~0_combout ),
	.dataf(!\idecoder|Mux3~0_combout ),
	.datag(!\datapath|regfile|m~10_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~232 .extended_lut = "on";
defparam \datapath|regfile|m~232 .lut_mask = 64'h0A5F1B1B55555555;
defparam \datapath|regfile|m~232 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N33
cyclonev_lcell_comb \datapath|regfile|m~74feeder (
// Equation(s):
// \datapath|regfile|m~74feeder_combout  = ( \datapath|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~74feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~74feeder .extended_lut = "off";
defparam \datapath|regfile|m~74feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|regfile|m~74feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y1_N35
dffeas \datapath|regfile|m~74 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~74feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~74 .is_wysiwyg = "true";
defparam \datapath|regfile|m~74 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N48
cyclonev_lcell_comb \datapath|regfile|m~168 (
// Equation(s):
// \datapath|regfile|m~168_combout  = ( !\idecoder|Mux4~0_combout  & ( (!\idecoder|Mux3~0_combout  & ((((\datapath|regfile|m~232_combout ))))) # (\idecoder|Mux3~0_combout  & (((!\datapath|regfile|m~232_combout  & ((\datapath|regfile|m~74_q ))) # 
// (\datapath|regfile|m~232_combout  & (\datapath|regfile|m~90_q ))))) ) ) # ( \idecoder|Mux4~0_combout  & ( (!\idecoder|Mux3~0_combout  & ((((\datapath|regfile|m~232_combout ))))) # (\idecoder|Mux3~0_combout  & (((!\datapath|regfile|m~232_combout  & 
// (\datapath|regfile|m~106_q )) # (\datapath|regfile|m~232_combout  & ((\datapath|regfile|m~122_q )))))) ) )

	.dataa(!\idecoder|Mux3~0_combout ),
	.datab(!\datapath|regfile|m~90_q ),
	.datac(!\datapath|regfile|m~106_q ),
	.datad(!\datapath|regfile|m~122_q ),
	.datae(!\idecoder|Mux4~0_combout ),
	.dataf(!\datapath|regfile|m~232_combout ),
	.datag(!\datapath|regfile|m~74_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~168 .extended_lut = "on";
defparam \datapath|regfile|m~168 .lut_mask = 64'h05050505BBBBAAFF;
defparam \datapath|regfile|m~168 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N50
dffeas \datapath|shift_in[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|regfile|m~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|shift_in [10]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|shift_in[10] .is_wysiwyg = "true";
defparam \datapath|shift_in[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N33
cyclonev_lcell_comb \datapath|shifter|Mux6~0 (
// Equation(s):
// \datapath|shifter|Mux6~0_combout  = ( \datapath|shift_in [10] & ( ((!instr_reg[3] & ((\datapath|shift_in [9]))) # (instr_reg[3] & (\datapath|shift_in [8]))) # (instr_reg[4]) ) ) # ( !\datapath|shift_in [10] & ( (!instr_reg[4] & ((!instr_reg[3] & 
// ((\datapath|shift_in [9]))) # (instr_reg[3] & (\datapath|shift_in [8])))) ) )

	.dataa(!instr_reg[3]),
	.datab(!instr_reg[4]),
	.datac(!\datapath|shift_in [8]),
	.datad(!\datapath|shift_in [9]),
	.datae(gnd),
	.dataf(!\datapath|shift_in [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|shifter|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|shifter|Mux6~0 .extended_lut = "off";
defparam \datapath|shifter|Mux6~0 .lut_mask = 64'h048C048C37BF37BF;
defparam \datapath|shifter|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N0
cyclonev_lcell_comb \datapath|alu|Mux6~0 (
// Equation(s):
// \datapath|alu|Mux6~0_combout  = ( !instr_reg[12] & ( (((!instr_reg[11] & (\datapath|alu|Add0~37_sumout )) # (instr_reg[11] & ((\datapath|alu|Add1~37_sumout ))))) ) ) # ( instr_reg[12] & ( (!\datapath|shifter|Mux6~0_combout  & ((((instr_reg[11]))))) # 
// (\datapath|shifter|Mux6~0_combout  & (\datapath|A [9] & (\controller|WideOr4~0_combout  & (!instr_reg[11])))) ) )

	.dataa(!\datapath|shifter|Mux6~0_combout ),
	.datab(!\datapath|A [9]),
	.datac(!\controller|WideOr4~0_combout ),
	.datad(!instr_reg[11]),
	.datae(!instr_reg[12]),
	.dataf(!\datapath|alu|Add1~37_sumout ),
	.datag(!\datapath|alu|Add0~37_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|alu|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|alu|Mux6~0 .extended_lut = "on";
defparam \datapath|alu|Mux6~0 .lut_mask = 64'h0F0001AA0FFF01AA;
defparam \datapath|alu|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N2
dffeas \datapath|C[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|alu|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|WideOr4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|C [9]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|C[9] .is_wysiwyg = "true";
defparam \datapath|C[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N36
cyclonev_lcell_comb \datapath|Mux6~0 (
// Equation(s):
// \datapath|Mux6~0_combout  = ( \datapath|C [9] & ( \controller|state.00001~q  & ( instr_reg[7] ) ) ) # ( !\datapath|C [9] & ( \controller|state.00001~q  & ( instr_reg[7] ) ) ) # ( \datapath|C [9] & ( !\controller|state.00001~q  ) )

	.dataa(gnd),
	.datab(!instr_reg[7]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\datapath|C [9]),
	.dataf(!\controller|state.00001~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|Mux6~0 .extended_lut = "off";
defparam \datapath|Mux6~0 .lut_mask = 64'h0000FFFF33333333;
defparam \datapath|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y2_N53
dffeas \datapath|regfile|m~57 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~57 .is_wysiwyg = "true";
defparam \datapath|regfile|m~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y2_N22
dffeas \datapath|regfile|m~25 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~25 .is_wysiwyg = "true";
defparam \datapath|regfile|m~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y2_N59
dffeas \datapath|regfile|m~41 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~41 .is_wysiwyg = "true";
defparam \datapath|regfile|m~41 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N9
cyclonev_lcell_comb \datapath|regfile|m~9feeder (
// Equation(s):
// \datapath|regfile|m~9feeder_combout  = ( \datapath|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~9feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~9feeder .extended_lut = "off";
defparam \datapath|regfile|m~9feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|regfile|m~9feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y2_N11
dffeas \datapath|regfile|m~9 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~9feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~9 .is_wysiwyg = "true";
defparam \datapath|regfile|m~9 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N51
cyclonev_lcell_comb \datapath|regfile|m~228 (
// Equation(s):
// \datapath|regfile|m~228_combout  = ( !\idecoder|Mux4~0_combout  & ( ((!\idecoder|Mux5~3_combout  & (((\datapath|regfile|m~9_q  & !\idecoder|Mux3~0_combout )))) # (\idecoder|Mux5~3_combout  & (((\idecoder|Mux3~0_combout )) # (\datapath|regfile|m~25_q )))) 
// ) ) # ( \idecoder|Mux4~0_combout  & ( ((!\idecoder|Mux5~3_combout  & (((\datapath|regfile|m~41_q  & !\idecoder|Mux3~0_combout )))) # (\idecoder|Mux5~3_combout  & (((\idecoder|Mux3~0_combout )) # (\datapath|regfile|m~57_q )))) ) )

	.dataa(!\datapath|regfile|m~57_q ),
	.datab(!\datapath|regfile|m~25_q ),
	.datac(!\datapath|regfile|m~41_q ),
	.datad(!\idecoder|Mux5~3_combout ),
	.datae(!\idecoder|Mux4~0_combout ),
	.dataf(!\idecoder|Mux3~0_combout ),
	.datag(!\datapath|regfile|m~9_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~228 .extended_lut = "on";
defparam \datapath|regfile|m~228 .lut_mask = 64'h0F330F5500FF00FF;
defparam \datapath|regfile|m~228 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N3
cyclonev_lcell_comb \datapath|regfile|m~105feeder (
// Equation(s):
// \datapath|regfile|m~105feeder_combout  = ( \datapath|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~105feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~105feeder .extended_lut = "off";
defparam \datapath|regfile|m~105feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|regfile|m~105feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y2_N5
dffeas \datapath|regfile|m~105 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~105feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~105 .is_wysiwyg = "true";
defparam \datapath|regfile|m~105 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N42
cyclonev_lcell_comb \datapath|regfile|m~89feeder (
// Equation(s):
// \datapath|regfile|m~89feeder_combout  = ( \datapath|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~89feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~89feeder .extended_lut = "off";
defparam \datapath|regfile|m~89feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|regfile|m~89feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N43
dffeas \datapath|regfile|m~89 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~89feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~89 .is_wysiwyg = "true";
defparam \datapath|regfile|m~89 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N6
cyclonev_lcell_comb \datapath|regfile|m~121feeder (
// Equation(s):
// \datapath|regfile|m~121feeder_combout  = ( \datapath|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~121feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~121feeder .extended_lut = "off";
defparam \datapath|regfile|m~121feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|regfile|m~121feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N7
dffeas \datapath|regfile|m~121 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~121feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~121 .is_wysiwyg = "true";
defparam \datapath|regfile|m~121 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N0
cyclonev_lcell_comb \datapath|regfile|m~73feeder (
// Equation(s):
// \datapath|regfile|m~73feeder_combout  = ( \datapath|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~73feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~73feeder .extended_lut = "off";
defparam \datapath|regfile|m~73feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|regfile|m~73feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N2
dffeas \datapath|regfile|m~73 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~73feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~73 .is_wysiwyg = "true";
defparam \datapath|regfile|m~73 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N36
cyclonev_lcell_comb \datapath|regfile|m~164 (
// Equation(s):
// \datapath|regfile|m~164_combout  = ( !\idecoder|Mux4~0_combout  & ( (!\datapath|regfile|m~228_combout  & (\idecoder|Mux3~0_combout  & (\datapath|regfile|m~73_q ))) # (\datapath|regfile|m~228_combout  & ((!\idecoder|Mux3~0_combout ) # 
// (((\datapath|regfile|m~89_q ))))) ) ) # ( \idecoder|Mux4~0_combout  & ( (!\datapath|regfile|m~228_combout  & (\idecoder|Mux3~0_combout  & (\datapath|regfile|m~105_q ))) # (\datapath|regfile|m~228_combout  & ((!\idecoder|Mux3~0_combout ) # 
// (((\datapath|regfile|m~121_q ))))) ) )

	.dataa(!\datapath|regfile|m~228_combout ),
	.datab(!\idecoder|Mux3~0_combout ),
	.datac(!\datapath|regfile|m~105_q ),
	.datad(!\datapath|regfile|m~89_q ),
	.datae(!\idecoder|Mux4~0_combout ),
	.dataf(!\datapath|regfile|m~121_q ),
	.datag(!\datapath|regfile|m~73_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~164 .extended_lut = "on";
defparam \datapath|regfile|m~164 .lut_mask = 64'h4657464646575757;
defparam \datapath|regfile|m~164 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N35
dffeas \datapath|shift_in[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|regfile|m~164_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|shift_in [9]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|shift_in[9] .is_wysiwyg = "true";
defparam \datapath|shift_in[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N30
cyclonev_lcell_comb \datapath|shifter|Mux7~0 (
// Equation(s):
// \datapath|shifter|Mux7~0_combout  = ( \datapath|shift_in [7] & ( (!instr_reg[4] & (((\datapath|shift_in [8])) # (instr_reg[3]))) # (instr_reg[4] & (((\datapath|shift_in [9])))) ) ) # ( !\datapath|shift_in [7] & ( (!instr_reg[4] & (!instr_reg[3] & 
// ((\datapath|shift_in [8])))) # (instr_reg[4] & (((\datapath|shift_in [9])))) ) )

	.dataa(!instr_reg[3]),
	.datab(!instr_reg[4]),
	.datac(!\datapath|shift_in [9]),
	.datad(!\datapath|shift_in [8]),
	.datae(gnd),
	.dataf(!\datapath|shift_in [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|shifter|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|shifter|Mux7~0 .extended_lut = "off";
defparam \datapath|shifter|Mux7~0 .lut_mask = 64'h038B038B47CF47CF;
defparam \datapath|shifter|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N0
cyclonev_lcell_comb \datapath|alu|Mux7~0 (
// Equation(s):
// \datapath|alu|Mux7~0_combout  = ( !instr_reg[12] & ( (((!instr_reg[11] & (\datapath|alu|Add0~33_sumout )) # (instr_reg[11] & ((\datapath|alu|Add1~33_sumout ))))) ) ) # ( instr_reg[12] & ( (!\datapath|shifter|Mux7~0_combout  & ((((instr_reg[11]))))) # 
// (\datapath|shifter|Mux7~0_combout  & (\datapath|A [8] & (\controller|WideOr4~0_combout  & (!instr_reg[11])))) ) )

	.dataa(!\datapath|A [8]),
	.datab(!\datapath|shifter|Mux7~0_combout ),
	.datac(!\controller|WideOr4~0_combout ),
	.datad(!instr_reg[11]),
	.datae(!instr_reg[12]),
	.dataf(!\datapath|alu|Add1~33_sumout ),
	.datag(!\datapath|alu|Add0~33_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|alu|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|alu|Mux7~0 .extended_lut = "on";
defparam \datapath|alu|Mux7~0 .lut_mask = 64'h0F0001CC0FFF01CC;
defparam \datapath|alu|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y4_N2
dffeas \datapath|C[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|alu|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|WideOr4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|C [8]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|C[8] .is_wysiwyg = "true";
defparam \datapath|C[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N9
cyclonev_lcell_comb \datapath|Mux7~0 (
// Equation(s):
// \datapath|Mux7~0_combout  = ( \controller|state.00001~q  & ( instr_reg[7] ) ) # ( !\controller|state.00001~q  & ( \datapath|C [8] ) )

	.dataa(!\datapath|C [8]),
	.datab(gnd),
	.datac(!instr_reg[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|state.00001~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|Mux7~0 .extended_lut = "off";
defparam \datapath|Mux7~0 .lut_mask = 64'h555555550F0F0F0F;
defparam \datapath|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N35
dffeas \datapath|regfile|m~88 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~88 .is_wysiwyg = "true";
defparam \datapath|regfile|m~88 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N45
cyclonev_lcell_comb \datapath|regfile|m~104feeder (
// Equation(s):
// \datapath|regfile|m~104feeder_combout  = ( \datapath|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~104feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~104feeder .extended_lut = "off";
defparam \datapath|regfile|m~104feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|regfile|m~104feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y2_N46
dffeas \datapath|regfile|m~104 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~104feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~104 .is_wysiwyg = "true";
defparam \datapath|regfile|m~104 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y2_N35
dffeas \datapath|regfile|m~56 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~56 .is_wysiwyg = "true";
defparam \datapath|regfile|m~56 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N15
cyclonev_lcell_comb \datapath|regfile|m~24feeder (
// Equation(s):
// \datapath|regfile|m~24feeder_combout  = ( \datapath|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~24feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~24feeder .extended_lut = "off";
defparam \datapath|regfile|m~24feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|regfile|m~24feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y2_N16
dffeas \datapath|regfile|m~24 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~24feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~24 .is_wysiwyg = "true";
defparam \datapath|regfile|m~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y2_N11
dffeas \datapath|regfile|m~40 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~40 .is_wysiwyg = "true";
defparam \datapath|regfile|m~40 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N33
cyclonev_lcell_comb \datapath|regfile|m~8feeder (
// Equation(s):
// \datapath|regfile|m~8feeder_combout  = ( \datapath|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~8feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~8feeder .extended_lut = "off";
defparam \datapath|regfile|m~8feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|regfile|m~8feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y2_N34
dffeas \datapath|regfile|m~8 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~8feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~8 .is_wysiwyg = "true";
defparam \datapath|regfile|m~8 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N33
cyclonev_lcell_comb \datapath|regfile|m~224 (
// Equation(s):
// \datapath|regfile|m~224_combout  = ( !\idecoder|Mux4~0_combout  & ( ((!\idecoder|Mux5~3_combout  & (((\datapath|regfile|m~8_q  & !\idecoder|Mux3~0_combout )))) # (\idecoder|Mux5~3_combout  & (((\idecoder|Mux3~0_combout )) # (\datapath|regfile|m~24_q )))) 
// ) ) # ( \idecoder|Mux4~0_combout  & ( ((!\idecoder|Mux5~3_combout  & (((\datapath|regfile|m~40_q  & !\idecoder|Mux3~0_combout )))) # (\idecoder|Mux5~3_combout  & (((\idecoder|Mux3~0_combout )) # (\datapath|regfile|m~56_q )))) ) )

	.dataa(!\datapath|regfile|m~56_q ),
	.datab(!\datapath|regfile|m~24_q ),
	.datac(!\datapath|regfile|m~40_q ),
	.datad(!\idecoder|Mux5~3_combout ),
	.datae(!\idecoder|Mux4~0_combout ),
	.dataf(!\idecoder|Mux3~0_combout ),
	.datag(!\datapath|regfile|m~8_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~224 .extended_lut = "on";
defparam \datapath|regfile|m~224 .lut_mask = 64'h0F330F5500FF00FF;
defparam \datapath|regfile|m~224 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N14
dffeas \datapath|regfile|m~120 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~120 .is_wysiwyg = "true";
defparam \datapath|regfile|m~120 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y2_N10
dffeas \datapath|regfile|m~72 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~72 .is_wysiwyg = "true";
defparam \datapath|regfile|m~72 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N18
cyclonev_lcell_comb \datapath|regfile|m~160 (
// Equation(s):
// \datapath|regfile|m~160_combout  = ( !\idecoder|Mux4~0_combout  & ( (!\idecoder|Mux3~0_combout  & ((((\datapath|regfile|m~224_combout ))))) # (\idecoder|Mux3~0_combout  & ((!\datapath|regfile|m~224_combout  & (((\datapath|regfile|m~72_q )))) # 
// (\datapath|regfile|m~224_combout  & (\datapath|regfile|m~88_q )))) ) ) # ( \idecoder|Mux4~0_combout  & ( ((!\idecoder|Mux3~0_combout  & (((\datapath|regfile|m~224_combout )))) # (\idecoder|Mux3~0_combout  & ((!\datapath|regfile|m~224_combout  & 
// (\datapath|regfile|m~104_q )) # (\datapath|regfile|m~224_combout  & ((\datapath|regfile|m~120_q )))))) ) )

	.dataa(!\datapath|regfile|m~88_q ),
	.datab(!\idecoder|Mux3~0_combout ),
	.datac(!\datapath|regfile|m~104_q ),
	.datad(!\datapath|regfile|m~224_combout ),
	.datae(!\idecoder|Mux4~0_combout ),
	.dataf(!\datapath|regfile|m~120_q ),
	.datag(!\datapath|regfile|m~72_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~160 .extended_lut = "on";
defparam \datapath|regfile|m~160 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \datapath|regfile|m~160 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N32
dffeas \datapath|shift_in[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|regfile|m~160_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|shift_in [8]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|shift_in[8] .is_wysiwyg = "true";
defparam \datapath|shift_in[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N51
cyclonev_lcell_comb \datapath|shifter|Mux8~0 (
// Equation(s):
// \datapath|shifter|Mux8~0_combout  = ( \datapath|shift_in [8] & ( ((!instr_reg[3] & ((\datapath|shift_in [7]))) # (instr_reg[3] & (\datapath|shift_in [6]))) # (instr_reg[4]) ) ) # ( !\datapath|shift_in [8] & ( (!instr_reg[4] & ((!instr_reg[3] & 
// ((\datapath|shift_in [7]))) # (instr_reg[3] & (\datapath|shift_in [6])))) ) )

	.dataa(!instr_reg[3]),
	.datab(!instr_reg[4]),
	.datac(!\datapath|shift_in [6]),
	.datad(!\datapath|shift_in [7]),
	.datae(gnd),
	.dataf(!\datapath|shift_in [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|shifter|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|shifter|Mux8~0 .extended_lut = "off";
defparam \datapath|shifter|Mux8~0 .lut_mask = 64'h048C048C37BF37BF;
defparam \datapath|shifter|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N54
cyclonev_lcell_comb \datapath|alu|Mux8~0 (
// Equation(s):
// \datapath|alu|Mux8~0_combout  = ( !instr_reg[12] & ( (!instr_reg[11] & (((\datapath|alu|Add0~29_sumout )))) # (instr_reg[11] & ((((\datapath|alu|Add1~29_sumout ))))) ) ) # ( instr_reg[12] & ( (!instr_reg[11] & (\datapath|shifter|Mux8~0_combout  & 
// (\controller|WideOr4~0_combout  & (\datapath|A [7])))) # (instr_reg[11] & (!\datapath|shifter|Mux8~0_combout )) ) )

	.dataa(!instr_reg[11]),
	.datab(!\datapath|shifter|Mux8~0_combout ),
	.datac(!\controller|WideOr4~0_combout ),
	.datad(!\datapath|A [7]),
	.datae(!instr_reg[12]),
	.dataf(!\datapath|alu|Add1~29_sumout ),
	.datag(!\datapath|alu|Add0~29_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|alu|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|alu|Mux8~0 .extended_lut = "on";
defparam \datapath|alu|Mux8~0 .lut_mask = 64'h0A0A44465F5F4446;
defparam \datapath|alu|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N56
dffeas \datapath|C[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|alu|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|WideOr4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|C [7]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|C[7] .is_wysiwyg = "true";
defparam \datapath|C[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N3
cyclonev_lcell_comb \datapath|Mux8~0 (
// Equation(s):
// \datapath|Mux8~0_combout  = ( \datapath|C [7] & ( (!\controller|state.00001~q ) # (instr_reg[7]) ) ) # ( !\datapath|C [7] & ( (\controller|state.00001~q  & instr_reg[7]) ) )

	.dataa(!\controller|state.00001~q ),
	.datab(!instr_reg[7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|C [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|Mux8~0 .extended_lut = "off";
defparam \datapath|Mux8~0 .lut_mask = 64'h11111111BBBBBBBB;
defparam \datapath|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y2_N26
dffeas \datapath|regfile|m~55 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~55 .is_wysiwyg = "true";
defparam \datapath|regfile|m~55 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y2_N40
dffeas \datapath|regfile|m~23 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~23 .is_wysiwyg = "true";
defparam \datapath|regfile|m~23 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y2_N8
dffeas \datapath|regfile|m~39 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~39 .is_wysiwyg = "true";
defparam \datapath|regfile|m~39 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N36
cyclonev_lcell_comb \datapath|regfile|m~7feeder (
// Equation(s):
// \datapath|regfile|m~7feeder_combout  = ( \datapath|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~7feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~7feeder .extended_lut = "off";
defparam \datapath|regfile|m~7feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|regfile|m~7feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y2_N38
dffeas \datapath|regfile|m~7 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~7feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~7 .is_wysiwyg = "true";
defparam \datapath|regfile|m~7 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N24
cyclonev_lcell_comb \datapath|regfile|m~220 (
// Equation(s):
// \datapath|regfile|m~220_combout  = ( !\idecoder|Mux4~0_combout  & ( ((!\idecoder|Mux5~3_combout  & (((\datapath|regfile|m~7_q  & !\idecoder|Mux3~0_combout )))) # (\idecoder|Mux5~3_combout  & (((\idecoder|Mux3~0_combout )) # (\datapath|regfile|m~23_q )))) 
// ) ) # ( \idecoder|Mux4~0_combout  & ( ((!\idecoder|Mux5~3_combout  & (((\datapath|regfile|m~39_q  & !\idecoder|Mux3~0_combout )))) # (\idecoder|Mux5~3_combout  & (((\idecoder|Mux3~0_combout )) # (\datapath|regfile|m~55_q )))) ) )

	.dataa(!\datapath|regfile|m~55_q ),
	.datab(!\datapath|regfile|m~23_q ),
	.datac(!\datapath|regfile|m~39_q ),
	.datad(!\idecoder|Mux5~3_combout ),
	.datae(!\idecoder|Mux4~0_combout ),
	.dataf(!\idecoder|Mux3~0_combout ),
	.datag(!\datapath|regfile|m~7_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~220 .extended_lut = "on";
defparam \datapath|regfile|m~220 .lut_mask = 64'h0F330F5500FF00FF;
defparam \datapath|regfile|m~220 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N42
cyclonev_lcell_comb \datapath|regfile|m~103feeder (
// Equation(s):
// \datapath|regfile|m~103feeder_combout  = ( \datapath|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~103feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~103feeder .extended_lut = "off";
defparam \datapath|regfile|m~103feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|regfile|m~103feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y2_N44
dffeas \datapath|regfile|m~103 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~103feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~103 .is_wysiwyg = "true";
defparam \datapath|regfile|m~103 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y2_N32
dffeas \datapath|regfile|m~87 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~87 .is_wysiwyg = "true";
defparam \datapath|regfile|m~87 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N32
dffeas \datapath|regfile|m~119 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~119 .is_wysiwyg = "true";
defparam \datapath|regfile|m~119 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y2_N7
dffeas \datapath|regfile|m~71 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~71 .is_wysiwyg = "true";
defparam \datapath|regfile|m~71 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N12
cyclonev_lcell_comb \datapath|regfile|m~156 (
// Equation(s):
// \datapath|regfile|m~156_combout  = ( !\idecoder|Mux4~0_combout  & ( (!\datapath|regfile|m~220_combout  & (\idecoder|Mux3~0_combout  & (\datapath|regfile|m~71_q ))) # (\datapath|regfile|m~220_combout  & ((!\idecoder|Mux3~0_combout ) # 
// (((\datapath|regfile|m~87_q ))))) ) ) # ( \idecoder|Mux4~0_combout  & ( (!\datapath|regfile|m~220_combout  & (\idecoder|Mux3~0_combout  & (\datapath|regfile|m~103_q ))) # (\datapath|regfile|m~220_combout  & ((!\idecoder|Mux3~0_combout ) # 
// (((\datapath|regfile|m~119_q ))))) ) )

	.dataa(!\datapath|regfile|m~220_combout ),
	.datab(!\idecoder|Mux3~0_combout ),
	.datac(!\datapath|regfile|m~103_q ),
	.datad(!\datapath|regfile|m~87_q ),
	.datae(!\idecoder|Mux4~0_combout ),
	.dataf(!\datapath|regfile|m~119_q ),
	.datag(!\datapath|regfile|m~71_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~156 .extended_lut = "on";
defparam \datapath|regfile|m~156 .lut_mask = 64'h4657464646575757;
defparam \datapath|regfile|m~156 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N53
dffeas \datapath|shift_in[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|regfile|m~156_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|shift_in [7]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|shift_in[7] .is_wysiwyg = "true";
defparam \datapath|shift_in[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N42
cyclonev_lcell_comb \datapath|shifter|Mux9~0 (
// Equation(s):
// \datapath|shifter|Mux9~0_combout  = ( \datapath|shift_in [7] & ( ((!instr_reg[3] & ((\datapath|shift_in [6]))) # (instr_reg[3] & (\datapath|shift_in [5]))) # (instr_reg[4]) ) ) # ( !\datapath|shift_in [7] & ( (!instr_reg[4] & ((!instr_reg[3] & 
// ((\datapath|shift_in [6]))) # (instr_reg[3] & (\datapath|shift_in [5])))) ) )

	.dataa(!instr_reg[3]),
	.datab(!instr_reg[4]),
	.datac(!\datapath|shift_in [5]),
	.datad(!\datapath|shift_in [6]),
	.datae(gnd),
	.dataf(!\datapath|shift_in [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|shifter|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|shifter|Mux9~0 .extended_lut = "off";
defparam \datapath|shifter|Mux9~0 .lut_mask = 64'h048C048C37BF37BF;
defparam \datapath|shifter|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N42
cyclonev_lcell_comb \datapath|alu|Mux9~0 (
// Equation(s):
// \datapath|alu|Mux9~0_combout  = ( !instr_reg[12] & ( (!instr_reg[11] & (((\datapath|alu|Add0~25_sumout )))) # (instr_reg[11] & ((((\datapath|alu|Add1~25_sumout ))))) ) ) # ( instr_reg[12] & ( (!instr_reg[11] & (\datapath|A [6] & 
// (\controller|WideOr4~0_combout  & (\datapath|shifter|Mux9~0_combout )))) # (instr_reg[11] & ((((!\datapath|shifter|Mux9~0_combout ))))) ) )

	.dataa(!instr_reg[11]),
	.datab(!\datapath|A [6]),
	.datac(!\controller|WideOr4~0_combout ),
	.datad(!\datapath|shifter|Mux9~0_combout ),
	.datae(!instr_reg[12]),
	.dataf(!\datapath|alu|Add1~25_sumout ),
	.datag(!\datapath|alu|Add0~25_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|alu|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|alu|Mux9~0 .extended_lut = "on";
defparam \datapath|alu|Mux9~0 .lut_mask = 64'h0A0A55025F5F5502;
defparam \datapath|alu|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y4_N44
dffeas \datapath|C[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|alu|Mux9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|WideOr4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|C [6]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|C[6] .is_wysiwyg = "true";
defparam \datapath|C[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N45
cyclonev_lcell_comb \datapath|Mux9~0 (
// Equation(s):
// \datapath|Mux9~0_combout  = ( \datapath|C [6] & ( (!\controller|state.00001~q ) # (instr_reg[6]) ) ) # ( !\datapath|C [6] & ( (\controller|state.00001~q  & instr_reg[6]) ) )

	.dataa(!\controller|state.00001~q ),
	.datab(gnd),
	.datac(!instr_reg[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|C [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|Mux9~0 .extended_lut = "off";
defparam \datapath|Mux9~0 .lut_mask = 64'h05050505AFAFAFAF;
defparam \datapath|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y2_N40
dffeas \datapath|regfile|m~22 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~22 .is_wysiwyg = "true";
defparam \datapath|regfile|m~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y2_N44
dffeas \datapath|regfile|m~54 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~54 .is_wysiwyg = "true";
defparam \datapath|regfile|m~54 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y2_N47
dffeas \datapath|regfile|m~38 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|Mux9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~38 .is_wysiwyg = "true";
defparam \datapath|regfile|m~38 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N39
cyclonev_lcell_comb \datapath|regfile|m~6feeder (
// Equation(s):
// \datapath|regfile|m~6feeder_combout  = ( \datapath|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~6feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~6feeder .extended_lut = "off";
defparam \datapath|regfile|m~6feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|regfile|m~6feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y2_N40
dffeas \datapath|regfile|m~6 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~6feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~6 .is_wysiwyg = "true";
defparam \datapath|regfile|m~6 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N42
cyclonev_lcell_comb \datapath|regfile|m~216 (
// Equation(s):
// \datapath|regfile|m~216_combout  = ( !\idecoder|Mux4~0_combout  & ( ((!\idecoder|Mux5~3_combout  & (((\datapath|regfile|m~6_q  & !\idecoder|Mux3~0_combout )))) # (\idecoder|Mux5~3_combout  & (((\idecoder|Mux3~0_combout )) # (\datapath|regfile|m~22_q )))) 
// ) ) # ( \idecoder|Mux4~0_combout  & ( ((!\idecoder|Mux5~3_combout  & (((\datapath|regfile|m~38_q  & !\idecoder|Mux3~0_combout )))) # (\idecoder|Mux5~3_combout  & (((\idecoder|Mux3~0_combout )) # (\datapath|regfile|m~54_q )))) ) )

	.dataa(!\datapath|regfile|m~22_q ),
	.datab(!\datapath|regfile|m~54_q ),
	.datac(!\datapath|regfile|m~38_q ),
	.datad(!\idecoder|Mux5~3_combout ),
	.datae(!\idecoder|Mux4~0_combout ),
	.dataf(!\idecoder|Mux3~0_combout ),
	.datag(!\datapath|regfile|m~6_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~216 .extended_lut = "on";
defparam \datapath|regfile|m~216 .lut_mask = 64'h0F550F3300FF00FF;
defparam \datapath|regfile|m~216 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y2_N4
dffeas \datapath|regfile|m~102 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~102 .is_wysiwyg = "true";
defparam \datapath|regfile|m~102 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N45
cyclonev_lcell_comb \datapath|regfile|m~86feeder (
// Equation(s):
// \datapath|regfile|m~86feeder_combout  = \datapath|Mux9~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datapath|Mux9~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~86feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~86feeder .extended_lut = "off";
defparam \datapath|regfile|m~86feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \datapath|regfile|m~86feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N47
dffeas \datapath|regfile|m~86 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~86feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~86 .is_wysiwyg = "true";
defparam \datapath|regfile|m~86 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N27
cyclonev_lcell_comb \datapath|regfile|m~118feeder (
// Equation(s):
// \datapath|regfile|m~118feeder_combout  = ( \datapath|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~118feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~118feeder .extended_lut = "off";
defparam \datapath|regfile|m~118feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|regfile|m~118feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N28
dffeas \datapath|regfile|m~118 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~118feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~118 .is_wysiwyg = "true";
defparam \datapath|regfile|m~118 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y2_N52
dffeas \datapath|regfile|m~70 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~70 .is_wysiwyg = "true";
defparam \datapath|regfile|m~70 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N54
cyclonev_lcell_comb \datapath|regfile|m~152 (
// Equation(s):
// \datapath|regfile|m~152_combout  = ( !\idecoder|Mux4~0_combout  & ( (!\datapath|regfile|m~216_combout  & (\idecoder|Mux3~0_combout  & (\datapath|regfile|m~70_q ))) # (\datapath|regfile|m~216_combout  & ((!\idecoder|Mux3~0_combout ) # 
// (((\datapath|regfile|m~86_q ))))) ) ) # ( \idecoder|Mux4~0_combout  & ( (!\datapath|regfile|m~216_combout  & (\idecoder|Mux3~0_combout  & (\datapath|regfile|m~102_q ))) # (\datapath|regfile|m~216_combout  & ((!\idecoder|Mux3~0_combout ) # 
// (((\datapath|regfile|m~118_q ))))) ) )

	.dataa(!\datapath|regfile|m~216_combout ),
	.datab(!\idecoder|Mux3~0_combout ),
	.datac(!\datapath|regfile|m~102_q ),
	.datad(!\datapath|regfile|m~86_q ),
	.datae(!\idecoder|Mux4~0_combout ),
	.dataf(!\datapath|regfile|m~118_q ),
	.datag(!\datapath|regfile|m~70_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~152 .extended_lut = "on";
defparam \datapath|regfile|m~152 .lut_mask = 64'h4657464646575757;
defparam \datapath|regfile|m~152 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N44
dffeas \datapath|shift_in[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|regfile|m~152_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|shift_in [6]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|shift_in[6] .is_wysiwyg = "true";
defparam \datapath|shift_in[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N22
dffeas \datapath|shift_in[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|regfile|m~144_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|shift_in [4]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|shift_in[4] .is_wysiwyg = "true";
defparam \datapath|shift_in[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N3
cyclonev_lcell_comb \datapath|shifter|Mux10~0 (
// Equation(s):
// \datapath|shifter|Mux10~0_combout  = ( \datapath|shift_in [4] & ( (!instr_reg[4] & (((\datapath|shift_in [5])) # (instr_reg[3]))) # (instr_reg[4] & (((\datapath|shift_in [6])))) ) ) # ( !\datapath|shift_in [4] & ( (!instr_reg[4] & (!instr_reg[3] & 
// ((\datapath|shift_in [5])))) # (instr_reg[4] & (((\datapath|shift_in [6])))) ) )

	.dataa(!instr_reg[3]),
	.datab(!instr_reg[4]),
	.datac(!\datapath|shift_in [6]),
	.datad(!\datapath|shift_in [5]),
	.datae(gnd),
	.dataf(!\datapath|shift_in [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|shifter|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|shifter|Mux10~0 .extended_lut = "off";
defparam \datapath|shifter|Mux10~0 .lut_mask = 64'h038B038B47CF47CF;
defparam \datapath|shifter|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N30
cyclonev_lcell_comb \datapath|alu|Mux10~0 (
// Equation(s):
// \datapath|alu|Mux10~0_combout  = ( !instr_reg[12] & ( (!instr_reg[11] & (((\datapath|alu|Add0~21_sumout )))) # (instr_reg[11] & ((((\datapath|alu|Add1~21_sumout ))))) ) ) # ( instr_reg[12] & ( (!instr_reg[11] & (\datapath|shifter|Mux10~0_combout  & 
// (\controller|WideOr4~0_combout  & (\datapath|A [5])))) # (instr_reg[11] & (!\datapath|shifter|Mux10~0_combout )) ) )

	.dataa(!instr_reg[11]),
	.datab(!\datapath|shifter|Mux10~0_combout ),
	.datac(!\controller|WideOr4~0_combout ),
	.datad(!\datapath|A [5]),
	.datae(!instr_reg[12]),
	.dataf(!\datapath|alu|Add1~21_sumout ),
	.datag(!\datapath|alu|Add0~21_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|alu|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|alu|Mux10~0 .extended_lut = "on";
defparam \datapath|alu|Mux10~0 .lut_mask = 64'h0A0A44465F5F4446;
defparam \datapath|alu|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N32
dffeas \datapath|C[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|alu|Mux10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|WideOr4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|C [5]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|C[5] .is_wysiwyg = "true";
defparam \datapath|C[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N18
cyclonev_lcell_comb \datapath|Mux10~0 (
// Equation(s):
// \datapath|Mux10~0_combout  = ( \datapath|C [5] & ( (!\controller|state.00001~q ) # (instr_reg[5]) ) ) # ( !\datapath|C [5] & ( (\controller|state.00001~q  & instr_reg[5]) ) )

	.dataa(gnd),
	.datab(!\controller|state.00001~q ),
	.datac(!instr_reg[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|C [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|Mux10~0 .extended_lut = "off";
defparam \datapath|Mux10~0 .lut_mask = 64'h03030303CFCFCFCF;
defparam \datapath|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y3_N36
cyclonev_lcell_comb \datapath|regfile|m~117feeder (
// Equation(s):
// \datapath|regfile|m~117feeder_combout  = ( \datapath|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~117feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~117feeder .extended_lut = "off";
defparam \datapath|regfile|m~117feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|regfile|m~117feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y3_N37
dffeas \datapath|regfile|m~117 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~117feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~117 .is_wysiwyg = "true";
defparam \datapath|regfile|m~117 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y3_N58
dffeas \datapath|regfile|m~85 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~85 .is_wysiwyg = "true";
defparam \datapath|regfile|m~85 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N53
dffeas \datapath|regfile|m~101 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~101 .is_wysiwyg = "true";
defparam \datapath|regfile|m~101 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N36
cyclonev_lcell_comb \datapath|regfile|m~21feeder (
// Equation(s):
// \datapath|regfile|m~21feeder_combout  = ( \datapath|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~21feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~21feeder .extended_lut = "off";
defparam \datapath|regfile|m~21feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|regfile|m~21feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N38
dffeas \datapath|regfile|m~21 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~21feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~21 .is_wysiwyg = "true";
defparam \datapath|regfile|m~21 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N13
dffeas \datapath|regfile|m~53 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~53 .is_wysiwyg = "true";
defparam \datapath|regfile|m~53 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N33
cyclonev_lcell_comb \datapath|regfile|m~37feeder (
// Equation(s):
// \datapath|regfile|m~37feeder_combout  = ( \datapath|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~37feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~37feeder .extended_lut = "off";
defparam \datapath|regfile|m~37feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|regfile|m~37feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N35
dffeas \datapath|regfile|m~37 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~37feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~37 .is_wysiwyg = "true";
defparam \datapath|regfile|m~37 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y3_N48
cyclonev_lcell_comb \datapath|regfile|m~5feeder (
// Equation(s):
// \datapath|regfile|m~5feeder_combout  = ( \datapath|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~5feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~5feeder .extended_lut = "off";
defparam \datapath|regfile|m~5feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|regfile|m~5feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y3_N49
dffeas \datapath|regfile|m~5 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~5feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~5 .is_wysiwyg = "true";
defparam \datapath|regfile|m~5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N12
cyclonev_lcell_comb \datapath|regfile|m~212 (
// Equation(s):
// \datapath|regfile|m~212_combout  = ( !\idecoder|Mux4~0_combout  & ( ((!\idecoder|Mux3~0_combout  & ((!\idecoder|Mux5~3_combout  & ((\datapath|regfile|m~5_q ))) # (\idecoder|Mux5~3_combout  & (\datapath|regfile|m~21_q )))) # (\idecoder|Mux3~0_combout  & 
// (((\idecoder|Mux5~3_combout ))))) ) ) # ( \idecoder|Mux4~0_combout  & ( ((!\idecoder|Mux3~0_combout  & ((!\idecoder|Mux5~3_combout  & ((\datapath|regfile|m~37_q ))) # (\idecoder|Mux5~3_combout  & (\datapath|regfile|m~53_q )))) # (\idecoder|Mux3~0_combout  
// & (((\idecoder|Mux5~3_combout ))))) ) )

	.dataa(!\datapath|regfile|m~21_q ),
	.datab(!\datapath|regfile|m~53_q ),
	.datac(!\datapath|regfile|m~37_q ),
	.datad(!\idecoder|Mux3~0_combout ),
	.datae(!\idecoder|Mux4~0_combout ),
	.dataf(!\idecoder|Mux5~3_combout ),
	.datag(!\datapath|regfile|m~5_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~212 .extended_lut = "on";
defparam \datapath|regfile|m~212 .lut_mask = 64'h0F000F0055FF33FF;
defparam \datapath|regfile|m~212 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y3_N30
cyclonev_lcell_comb \datapath|regfile|m~69feeder (
// Equation(s):
// \datapath|regfile|m~69feeder_combout  = ( \datapath|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~69feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~69feeder .extended_lut = "off";
defparam \datapath|regfile|m~69feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|regfile|m~69feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y3_N31
dffeas \datapath|regfile|m~69 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~69feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~69 .is_wysiwyg = "true";
defparam \datapath|regfile|m~69 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N54
cyclonev_lcell_comb \datapath|regfile|m~148 (
// Equation(s):
// \datapath|regfile|m~148_combout  = ( !\idecoder|Mux4~0_combout  & ( ((!\datapath|regfile|m~212_combout  & (((\datapath|regfile|m~69_q  & \idecoder|Mux3~0_combout )))) # (\datapath|regfile|m~212_combout  & (((!\idecoder|Mux3~0_combout )) # 
// (\datapath|regfile|m~85_q )))) ) ) # ( \idecoder|Mux4~0_combout  & ( ((!\datapath|regfile|m~212_combout  & (((\datapath|regfile|m~101_q  & \idecoder|Mux3~0_combout )))) # (\datapath|regfile|m~212_combout  & (((!\idecoder|Mux3~0_combout )) # 
// (\datapath|regfile|m~117_q )))) ) )

	.dataa(!\datapath|regfile|m~117_q ),
	.datab(!\datapath|regfile|m~85_q ),
	.datac(!\datapath|regfile|m~101_q ),
	.datad(!\datapath|regfile|m~212_combout ),
	.datae(!\idecoder|Mux4~0_combout ),
	.dataf(!\idecoder|Mux3~0_combout ),
	.datag(!\datapath|regfile|m~69_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~148 .extended_lut = "on";
defparam \datapath|regfile|m~148 .lut_mask = 64'h00FF00FF0F330F55;
defparam \datapath|regfile|m~148 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N5
dffeas \datapath|shift_in[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|regfile|m~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|shift_in [5]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|shift_in[5] .is_wysiwyg = "true";
defparam \datapath|shift_in[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N28
dffeas \datapath|shift_in[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|regfile|m~140_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|shift_in [3]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|shift_in[3] .is_wysiwyg = "true";
defparam \datapath|shift_in[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N18
cyclonev_lcell_comb \datapath|shifter|Mux11~0 (
// Equation(s):
// \datapath|shifter|Mux11~0_combout  = ( instr_reg[3] & ( instr_reg[4] & ( \datapath|shift_in [5] ) ) ) # ( !instr_reg[3] & ( instr_reg[4] & ( \datapath|shift_in [5] ) ) ) # ( instr_reg[3] & ( !instr_reg[4] & ( \datapath|shift_in [3] ) ) ) # ( !instr_reg[3] 
// & ( !instr_reg[4] & ( \datapath|shift_in[4]~DUPLICATE_q  ) ) )

	.dataa(!\datapath|shift_in [5]),
	.datab(gnd),
	.datac(!\datapath|shift_in[4]~DUPLICATE_q ),
	.datad(!\datapath|shift_in [3]),
	.datae(!instr_reg[3]),
	.dataf(!instr_reg[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|shifter|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|shifter|Mux11~0 .extended_lut = "off";
defparam \datapath|shifter|Mux11~0 .lut_mask = 64'h0F0F00FF55555555;
defparam \datapath|shifter|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N6
cyclonev_lcell_comb \datapath|alu|Mux11~0 (
// Equation(s):
// \datapath|alu|Mux11~0_combout  = ( !instr_reg[12] & ( (!instr_reg[11] & (((\datapath|alu|Add0~17_sumout )))) # (instr_reg[11] & ((((\datapath|alu|Add1~17_sumout ))))) ) ) # ( instr_reg[12] & ( (!instr_reg[11] & (\datapath|shifter|Mux11~0_combout  & 
// (\controller|WideOr4~0_combout  & (\datapath|A [4])))) # (instr_reg[11] & (!\datapath|shifter|Mux11~0_combout )) ) )

	.dataa(!instr_reg[11]),
	.datab(!\datapath|shifter|Mux11~0_combout ),
	.datac(!\controller|WideOr4~0_combout ),
	.datad(!\datapath|A [4]),
	.datae(!instr_reg[12]),
	.dataf(!\datapath|alu|Add1~17_sumout ),
	.datag(!\datapath|alu|Add0~17_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|alu|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|alu|Mux11~0 .extended_lut = "on";
defparam \datapath|alu|Mux11~0 .lut_mask = 64'h0A0A44465F5F4446;
defparam \datapath|alu|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y4_N8
dffeas \datapath|C[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|alu|Mux11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|WideOr4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|C [4]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|C[4] .is_wysiwyg = "true";
defparam \datapath|C[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N24
cyclonev_lcell_comb \datapath|Mux11~0 (
// Equation(s):
// \datapath|Mux11~0_combout  = ( \datapath|C [4] & ( instr_reg[4] ) ) # ( !\datapath|C [4] & ( instr_reg[4] & ( \controller|state.00001~q  ) ) ) # ( \datapath|C [4] & ( !instr_reg[4] & ( !\controller|state.00001~q  ) ) )

	.dataa(gnd),
	.datab(!\controller|state.00001~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\datapath|C [4]),
	.dataf(!instr_reg[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|Mux11~0 .extended_lut = "off";
defparam \datapath|Mux11~0 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \datapath|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N43
dffeas \datapath|regfile|m~116 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~116 .is_wysiwyg = "true";
defparam \datapath|regfile|m~116 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y2_N31
dffeas \datapath|regfile|m~84 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~84 .is_wysiwyg = "true";
defparam \datapath|regfile|m~84 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y2_N49
dffeas \datapath|regfile|m~100 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~100 .is_wysiwyg = "true";
defparam \datapath|regfile|m~100 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y2_N25
dffeas \datapath|regfile|m~52 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~52 .is_wysiwyg = "true";
defparam \datapath|regfile|m~52 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N12
cyclonev_lcell_comb \datapath|regfile|m~36feeder (
// Equation(s):
// \datapath|regfile|m~36feeder_combout  = ( \datapath|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~36feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~36feeder .extended_lut = "off";
defparam \datapath|regfile|m~36feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|regfile|m~36feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y2_N13
dffeas \datapath|regfile|m~36 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~36feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~36 .is_wysiwyg = "true";
defparam \datapath|regfile|m~36 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y2_N37
dffeas \datapath|regfile|m~20 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~20 .is_wysiwyg = "true";
defparam \datapath|regfile|m~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y2_N22
dffeas \datapath|regfile|m~4 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~4 .is_wysiwyg = "true";
defparam \datapath|regfile|m~4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N18
cyclonev_lcell_comb \datapath|regfile|m~208 (
// Equation(s):
// \datapath|regfile|m~208_combout  = ( !\idecoder|Mux4~0_combout  & ( (!\idecoder|Mux5~3_combout  & (((\datapath|regfile|m~4_q  & ((!\idecoder|Mux3~0_combout )))))) # (\idecoder|Mux5~3_combout  & ((((\idecoder|Mux3~0_combout ) # (\datapath|regfile|m~20_q 
// ))))) ) ) # ( \idecoder|Mux4~0_combout  & ( (!\idecoder|Mux5~3_combout  & (((\datapath|regfile|m~36_q  & ((!\idecoder|Mux3~0_combout )))))) # (\idecoder|Mux5~3_combout  & ((((\idecoder|Mux3~0_combout ))) # (\datapath|regfile|m~52_q ))) ) )

	.dataa(!\idecoder|Mux5~3_combout ),
	.datab(!\datapath|regfile|m~52_q ),
	.datac(!\datapath|regfile|m~36_q ),
	.datad(!\datapath|regfile|m~20_q ),
	.datae(!\idecoder|Mux4~0_combout ),
	.dataf(!\idecoder|Mux3~0_combout ),
	.datag(!\datapath|regfile|m~4_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~208 .extended_lut = "on";
defparam \datapath|regfile|m~208 .lut_mask = 64'h0A5F1B1B55555555;
defparam \datapath|regfile|m~208 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N4
dffeas \datapath|regfile|m~68 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~68 .is_wysiwyg = "true";
defparam \datapath|regfile|m~68 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N36
cyclonev_lcell_comb \datapath|regfile|m~144 (
// Equation(s):
// \datapath|regfile|m~144_combout  = ( !\idecoder|Mux4~0_combout  & ( ((!\idecoder|Mux3~0_combout  & (((\datapath|regfile|m~208_combout )))) # (\idecoder|Mux3~0_combout  & ((!\datapath|regfile|m~208_combout  & ((\datapath|regfile|m~68_q ))) # 
// (\datapath|regfile|m~208_combout  & (\datapath|regfile|m~84_q ))))) ) ) # ( \idecoder|Mux4~0_combout  & ( ((!\idecoder|Mux3~0_combout  & (((\datapath|regfile|m~208_combout )))) # (\idecoder|Mux3~0_combout  & ((!\datapath|regfile|m~208_combout  & 
// ((\datapath|regfile|m~100_q ))) # (\datapath|regfile|m~208_combout  & (\datapath|regfile|m~116_q ))))) ) )

	.dataa(!\datapath|regfile|m~116_q ),
	.datab(!\datapath|regfile|m~84_q ),
	.datac(!\datapath|regfile|m~100_q ),
	.datad(!\idecoder|Mux3~0_combout ),
	.datae(!\idecoder|Mux4~0_combout ),
	.dataf(!\datapath|regfile|m~208_combout ),
	.datag(!\datapath|regfile|m~68_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~144 .extended_lut = "on";
defparam \datapath|regfile|m~144 .lut_mask = 64'h000F000FFF33FF55;
defparam \datapath|regfile|m~144 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N23
dffeas \datapath|shift_in[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|regfile|m~144_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|shift_in[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|shift_in[4]~DUPLICATE .is_wysiwyg = "true";
defparam \datapath|shift_in[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N6
cyclonev_lcell_comb \datapath|shifter|Mux12~0 (
// Equation(s):
// \datapath|shifter|Mux12~0_combout  = ( \datapath|shift_in [3] & ( (!instr_reg[4] & ((!instr_reg[3]) # ((\datapath|shift_in [2])))) # (instr_reg[4] & (((\datapath|shift_in[4]~DUPLICATE_q )))) ) ) # ( !\datapath|shift_in [3] & ( (!instr_reg[4] & 
// (instr_reg[3] & ((\datapath|shift_in [2])))) # (instr_reg[4] & (((\datapath|shift_in[4]~DUPLICATE_q )))) ) )

	.dataa(!instr_reg[3]),
	.datab(!instr_reg[4]),
	.datac(!\datapath|shift_in[4]~DUPLICATE_q ),
	.datad(!\datapath|shift_in [2]),
	.datae(gnd),
	.dataf(!\datapath|shift_in [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|shifter|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|shifter|Mux12~0 .extended_lut = "off";
defparam \datapath|shifter|Mux12~0 .lut_mask = 64'h034703478BCF8BCF;
defparam \datapath|shifter|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N30
cyclonev_lcell_comb \datapath|alu|Mux12~0 (
// Equation(s):
// \datapath|alu|Mux12~0_combout  = ( !instr_reg[12] & ( (!instr_reg[11] & (((\datapath|alu|Add0~13_sumout )))) # (instr_reg[11] & ((((\datapath|alu|Add1~13_sumout ))))) ) ) # ( instr_reg[12] & ( (!instr_reg[11] & (\datapath|shifter|Mux12~0_combout  & 
// (\controller|WideOr4~0_combout  & (\datapath|A [3])))) # (instr_reg[11] & (!\datapath|shifter|Mux12~0_combout )) ) )

	.dataa(!instr_reg[11]),
	.datab(!\datapath|shifter|Mux12~0_combout ),
	.datac(!\controller|WideOr4~0_combout ),
	.datad(!\datapath|A [3]),
	.datae(!instr_reg[12]),
	.dataf(!\datapath|alu|Add1~13_sumout ),
	.datag(!\datapath|alu|Add0~13_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|alu|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|alu|Mux12~0 .extended_lut = "on";
defparam \datapath|alu|Mux12~0 .lut_mask = 64'h0A0A44465F5F4446;
defparam \datapath|alu|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y4_N32
dffeas \datapath|C[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|alu|Mux12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|WideOr4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|C [3]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|C[3] .is_wysiwyg = "true";
defparam \datapath|C[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N21
cyclonev_lcell_comb \datapath|Mux12~0 (
// Equation(s):
// \datapath|Mux12~0_combout  = ( \datapath|C [3] & ( (!\controller|state.00001~q ) # (instr_reg[3]) ) ) # ( !\datapath|C [3] & ( (instr_reg[3] & \controller|state.00001~q ) ) )

	.dataa(gnd),
	.datab(!instr_reg[3]),
	.datac(gnd),
	.datad(!\controller|state.00001~q ),
	.datae(gnd),
	.dataf(!\datapath|C [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|Mux12~0 .extended_lut = "off";
defparam \datapath|Mux12~0 .lut_mask = 64'h00330033FF33FF33;
defparam \datapath|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N4
dffeas \datapath|regfile|m~83 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~83 .is_wysiwyg = "true";
defparam \datapath|regfile|m~83 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N25
dffeas \datapath|regfile|m~99 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~99 .is_wysiwyg = "true";
defparam \datapath|regfile|m~99 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y3_N7
dffeas \datapath|regfile|m~115 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~115 .is_wysiwyg = "true";
defparam \datapath|regfile|m~115 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y3_N43
dffeas \datapath|regfile|m~19 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~19 .is_wysiwyg = "true";
defparam \datapath|regfile|m~19 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N44
dffeas \datapath|regfile|m~51 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~51 .is_wysiwyg = "true";
defparam \datapath|regfile|m~51 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y3_N28
dffeas \datapath|regfile|m~35 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~35 .is_wysiwyg = "true";
defparam \datapath|regfile|m~35 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y3_N19
dffeas \datapath|regfile|m~3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~3 .is_wysiwyg = "true";
defparam \datapath|regfile|m~3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N42
cyclonev_lcell_comb \datapath|regfile|m~204 (
// Equation(s):
// \datapath|regfile|m~204_combout  = ( !\idecoder|Mux4~0_combout  & ( ((!\idecoder|Mux3~0_combout  & ((!\idecoder|Mux5~3_combout  & ((\datapath|regfile|m~3_q ))) # (\idecoder|Mux5~3_combout  & (\datapath|regfile|m~19_q )))) # (\idecoder|Mux3~0_combout  & 
// (((\idecoder|Mux5~3_combout ))))) ) ) # ( \idecoder|Mux4~0_combout  & ( ((!\idecoder|Mux3~0_combout  & ((!\idecoder|Mux5~3_combout  & ((\datapath|regfile|m~35_q ))) # (\idecoder|Mux5~3_combout  & (\datapath|regfile|m~51_q )))) # (\idecoder|Mux3~0_combout  
// & (((\idecoder|Mux5~3_combout ))))) ) )

	.dataa(!\datapath|regfile|m~19_q ),
	.datab(!\datapath|regfile|m~51_q ),
	.datac(!\datapath|regfile|m~35_q ),
	.datad(!\idecoder|Mux3~0_combout ),
	.datae(!\idecoder|Mux4~0_combout ),
	.dataf(!\idecoder|Mux5~3_combout ),
	.datag(!\datapath|regfile|m~3_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~204 .extended_lut = "on";
defparam \datapath|regfile|m~204 .lut_mask = 64'h0F000F0055FF33FF;
defparam \datapath|regfile|m~204 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N0
cyclonev_lcell_comb \datapath|regfile|m~67feeder (
// Equation(s):
// \datapath|regfile|m~67feeder_combout  = ( \datapath|Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~67feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~67feeder .extended_lut = "off";
defparam \datapath|regfile|m~67feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|regfile|m~67feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y3_N1
dffeas \datapath|regfile|m~67 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~67feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~67 .is_wysiwyg = "true";
defparam \datapath|regfile|m~67 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N57
cyclonev_lcell_comb \datapath|regfile|m~140 (
// Equation(s):
// \datapath|regfile|m~140_combout  = ( !\idecoder|Mux4~0_combout  & ( (!\idecoder|Mux3~0_combout  & ((((\datapath|regfile|m~204_combout ))))) # (\idecoder|Mux3~0_combout  & (((!\datapath|regfile|m~204_combout  & ((\datapath|regfile|m~67_q ))) # 
// (\datapath|regfile|m~204_combout  & (\datapath|regfile|m~83_q ))))) ) ) # ( \idecoder|Mux4~0_combout  & ( ((!\idecoder|Mux3~0_combout  & (((\datapath|regfile|m~204_combout )))) # (\idecoder|Mux3~0_combout  & ((!\datapath|regfile|m~204_combout  & 
// (\datapath|regfile|m~99_q )) # (\datapath|regfile|m~204_combout  & ((\datapath|regfile|m~115_q )))))) ) )

	.dataa(!\datapath|regfile|m~83_q ),
	.datab(!\idecoder|Mux3~0_combout ),
	.datac(!\datapath|regfile|m~99_q ),
	.datad(!\datapath|regfile|m~115_q ),
	.datae(!\idecoder|Mux4~0_combout ),
	.dataf(!\datapath|regfile|m~204_combout ),
	.datag(!\datapath|regfile|m~67_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~140 .extended_lut = "on";
defparam \datapath|regfile|m~140 .lut_mask = 64'h03030303DDDDCCFF;
defparam \datapath|regfile|m~140 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N29
dffeas \datapath|shift_in[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|regfile|m~140_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|shift_in[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|shift_in[3]~DUPLICATE .is_wysiwyg = "true";
defparam \datapath|shift_in[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N24
cyclonev_lcell_comb \datapath|shifter|Mux13~0 (
// Equation(s):
// \datapath|shifter|Mux13~0_combout  = ( instr_reg[3] & ( instr_reg[4] & ( \datapath|shift_in[3]~DUPLICATE_q  ) ) ) # ( !instr_reg[3] & ( instr_reg[4] & ( \datapath|shift_in[3]~DUPLICATE_q  ) ) ) # ( instr_reg[3] & ( !instr_reg[4] & ( \datapath|shift_in [1] 
// ) ) ) # ( !instr_reg[3] & ( !instr_reg[4] & ( \datapath|shift_in [2] ) ) )

	.dataa(!\datapath|shift_in[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\datapath|shift_in [1]),
	.datad(!\datapath|shift_in [2]),
	.datae(!instr_reg[3]),
	.dataf(!instr_reg[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|shifter|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|shifter|Mux13~0 .extended_lut = "off";
defparam \datapath|shifter|Mux13~0 .lut_mask = 64'h00FF0F0F55555555;
defparam \datapath|shifter|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N21
cyclonev_lcell_comb \datapath|alu|Mux13~0 (
// Equation(s):
// \datapath|alu|Mux13~0_combout  = ( !instr_reg[12] & ( ((!instr_reg[11] & (\datapath|alu|Add0~9_sumout )) # (instr_reg[11] & (((\datapath|alu|Add1~9_sumout ))))) ) ) # ( instr_reg[12] & ( (!\datapath|shifter|Mux13~0_combout  & (instr_reg[11])) # 
// (\datapath|shifter|Mux13~0_combout  & (!instr_reg[11] & (\controller|WideOr4~0_combout  & (\datapath|A[2]~DUPLICATE_q )))) ) )

	.dataa(!\datapath|shifter|Mux13~0_combout ),
	.datab(!instr_reg[11]),
	.datac(!\controller|WideOr4~0_combout ),
	.datad(!\datapath|A[2]~DUPLICATE_q ),
	.datae(!instr_reg[12]),
	.dataf(!\datapath|alu|Add1~9_sumout ),
	.datag(!\datapath|alu|Add0~9_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|alu|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|alu|Mux13~0 .extended_lut = "on";
defparam \datapath|alu|Mux13~0 .lut_mask = 64'h0C0C22263F3F2226;
defparam \datapath|alu|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N23
dffeas \datapath|C[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|alu|Mux13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|WideOr4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|C [2]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|C[2] .is_wysiwyg = "true";
defparam \datapath|C[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N54
cyclonev_lcell_comb \datapath|Mux13~0 (
// Equation(s):
// \datapath|Mux13~0_combout  = (!\controller|state.00001~q  & (\datapath|C [2])) # (\controller|state.00001~q  & ((instr_reg[2])))

	.dataa(gnd),
	.datab(!\controller|state.00001~q ),
	.datac(!\datapath|C [2]),
	.datad(!instr_reg[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|Mux13~0 .extended_lut = "off";
defparam \datapath|Mux13~0 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \datapath|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N30
cyclonev_lcell_comb \datapath|regfile|m~82feeder (
// Equation(s):
// \datapath|regfile|m~82feeder_combout  = ( \datapath|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~82feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~82feeder .extended_lut = "off";
defparam \datapath|regfile|m~82feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|regfile|m~82feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N31
dffeas \datapath|regfile|m~82 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~82feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~82 .is_wysiwyg = "true";
defparam \datapath|regfile|m~82 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N51
cyclonev_lcell_comb \datapath|regfile|m~114feeder (
// Equation(s):
// \datapath|regfile|m~114feeder_combout  = ( \datapath|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~114feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~114feeder .extended_lut = "off";
defparam \datapath|regfile|m~114feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|regfile|m~114feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N52
dffeas \datapath|regfile|m~114 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~114feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~114 .is_wysiwyg = "true";
defparam \datapath|regfile|m~114 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y2_N58
dffeas \datapath|regfile|m~98 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~98 .is_wysiwyg = "true";
defparam \datapath|regfile|m~98 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y2_N19
dffeas \datapath|regfile|m~18 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~18 .is_wysiwyg = "true";
defparam \datapath|regfile|m~18 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y2_N28
dffeas \datapath|regfile|m~34 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~34 .is_wysiwyg = "true";
defparam \datapath|regfile|m~34 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y2_N37
dffeas \datapath|regfile|m~50 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~50 .is_wysiwyg = "true";
defparam \datapath|regfile|m~50 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y2_N59
dffeas \datapath|regfile|m~2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~2 .is_wysiwyg = "true";
defparam \datapath|regfile|m~2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N48
cyclonev_lcell_comb \datapath|regfile|m~200 (
// Equation(s):
// \datapath|regfile|m~200_combout  = ( !\idecoder|Mux4~0_combout  & ( (!\idecoder|Mux5~3_combout  & (((\datapath|regfile|m~2_q  & ((!\idecoder|Mux3~0_combout )))))) # (\idecoder|Mux5~3_combout  & ((((\idecoder|Mux3~0_combout ))) # (\datapath|regfile|m~18_q 
// ))) ) ) # ( \idecoder|Mux4~0_combout  & ( (!\idecoder|Mux5~3_combout  & (((\datapath|regfile|m~34_q  & ((!\idecoder|Mux3~0_combout )))))) # (\idecoder|Mux5~3_combout  & ((((\idecoder|Mux3~0_combout ) # (\datapath|regfile|m~50_q ))))) ) )

	.dataa(!\idecoder|Mux5~3_combout ),
	.datab(!\datapath|regfile|m~18_q ),
	.datac(!\datapath|regfile|m~34_q ),
	.datad(!\datapath|regfile|m~50_q ),
	.datae(!\idecoder|Mux4~0_combout ),
	.dataf(!\idecoder|Mux3~0_combout ),
	.datag(!\datapath|regfile|m~2_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~200 .extended_lut = "on";
defparam \datapath|regfile|m~200 .lut_mask = 64'h1B1B0A5F55555555;
defparam \datapath|regfile|m~200 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N48
cyclonev_lcell_comb \datapath|regfile|m~66feeder (
// Equation(s):
// \datapath|regfile|m~66feeder_combout  = ( \datapath|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~66feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~66feeder .extended_lut = "off";
defparam \datapath|regfile|m~66feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|regfile|m~66feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N49
dffeas \datapath|regfile|m~66 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~66feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~66 .is_wysiwyg = "true";
defparam \datapath|regfile|m~66 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N24
cyclonev_lcell_comb \datapath|regfile|m~136 (
// Equation(s):
// \datapath|regfile|m~136_combout  = ( !\idecoder|Mux4~0_combout  & ( ((!\idecoder|Mux3~0_combout  & (((\datapath|regfile|m~200_combout )))) # (\idecoder|Mux3~0_combout  & ((!\datapath|regfile|m~200_combout  & ((\datapath|regfile|m~66_q ))) # 
// (\datapath|regfile|m~200_combout  & (\datapath|regfile|m~82_q ))))) ) ) # ( \idecoder|Mux4~0_combout  & ( ((!\idecoder|Mux3~0_combout  & (((\datapath|regfile|m~200_combout )))) # (\idecoder|Mux3~0_combout  & ((!\datapath|regfile|m~200_combout  & 
// ((\datapath|regfile|m~98_q ))) # (\datapath|regfile|m~200_combout  & (\datapath|regfile|m~114_q ))))) ) )

	.dataa(!\datapath|regfile|m~82_q ),
	.datab(!\datapath|regfile|m~114_q ),
	.datac(!\datapath|regfile|m~98_q ),
	.datad(!\idecoder|Mux3~0_combout ),
	.datae(!\idecoder|Mux4~0_combout ),
	.dataf(!\datapath|regfile|m~200_combout ),
	.datag(!\datapath|regfile|m~66_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~136 .extended_lut = "on";
defparam \datapath|regfile|m~136 .lut_mask = 64'h000F000FFF55FF33;
defparam \datapath|regfile|m~136 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N59
dffeas \datapath|shift_in[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|regfile|m~136_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|shift_in [2]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|shift_in[2] .is_wysiwyg = "true";
defparam \datapath|shift_in[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N15
cyclonev_lcell_comb \datapath|shifter|Mux14~0 (
// Equation(s):
// \datapath|shifter|Mux14~0_combout  = ( instr_reg[3] & ( instr_reg[4] & ( \datapath|shift_in [2] ) ) ) # ( !instr_reg[3] & ( instr_reg[4] & ( \datapath|shift_in [2] ) ) ) # ( instr_reg[3] & ( !instr_reg[4] & ( \datapath|shift_in [0] ) ) ) # ( !instr_reg[3] 
// & ( !instr_reg[4] & ( \datapath|shift_in [1] ) ) )

	.dataa(!\datapath|shift_in [0]),
	.datab(gnd),
	.datac(!\datapath|shift_in [2]),
	.datad(!\datapath|shift_in [1]),
	.datae(!instr_reg[3]),
	.dataf(!instr_reg[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|shifter|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|shifter|Mux14~0 .extended_lut = "off";
defparam \datapath|shifter|Mux14~0 .lut_mask = 64'h00FF55550F0F0F0F;
defparam \datapath|shifter|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N12
cyclonev_lcell_comb \datapath|alu|Mux14~0 (
// Equation(s):
// \datapath|alu|Mux14~0_combout  = ( !instr_reg[12] & ( (!instr_reg[11] & (((\datapath|alu|Add0~5_sumout )))) # (instr_reg[11] & ((((\datapath|alu|Add1~5_sumout ))))) ) ) # ( instr_reg[12] & ( (!instr_reg[11] & (\datapath|A [1] & 
// (\controller|WideOr4~0_combout  & (\datapath|shifter|Mux14~0_combout )))) # (instr_reg[11] & ((((!\datapath|shifter|Mux14~0_combout ))))) ) )

	.dataa(!instr_reg[11]),
	.datab(!\datapath|A [1]),
	.datac(!\controller|WideOr4~0_combout ),
	.datad(!\datapath|shifter|Mux14~0_combout ),
	.datae(!instr_reg[12]),
	.dataf(!\datapath|alu|Add1~5_sumout ),
	.datag(!\datapath|alu|Add0~5_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|alu|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|alu|Mux14~0 .extended_lut = "on";
defparam \datapath|alu|Mux14~0 .lut_mask = 64'h0A0A55025F5F5502;
defparam \datapath|alu|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y4_N14
dffeas \datapath|C[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|alu|Mux14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|WideOr4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|C [1]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|C[1] .is_wysiwyg = "true";
defparam \datapath|C[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N39
cyclonev_lcell_comb \datapath|Mux14~0 (
// Equation(s):
// \datapath|Mux14~0_combout  = ( instr_reg[1] & ( \datapath|C [1] ) ) # ( !instr_reg[1] & ( \datapath|C [1] & ( !\controller|state.00001~q  ) ) ) # ( instr_reg[1] & ( !\datapath|C [1] & ( \controller|state.00001~q  ) ) )

	.dataa(!\controller|state.00001~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!instr_reg[1]),
	.dataf(!\datapath|C [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|Mux14~0 .extended_lut = "off";
defparam \datapath|Mux14~0 .lut_mask = 64'h00005555AAAAFFFF;
defparam \datapath|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N46
dffeas \datapath|regfile|m~81 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~81 .is_wysiwyg = "true";
defparam \datapath|regfile|m~81 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N38
dffeas \datapath|regfile|m~49 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~49 .is_wysiwyg = "true";
defparam \datapath|regfile|m~49 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N15
cyclonev_lcell_comb \datapath|regfile|m~17feeder (
// Equation(s):
// \datapath|regfile|m~17feeder_combout  = ( \datapath|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~17feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~17feeder .extended_lut = "off";
defparam \datapath|regfile|m~17feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|regfile|m~17feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N16
dffeas \datapath|regfile|m~17 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~17feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~17 .is_wysiwyg = "true";
defparam \datapath|regfile|m~17 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N30
cyclonev_lcell_comb \datapath|regfile|m~33feeder (
// Equation(s):
// \datapath|regfile|m~33feeder_combout  = ( \datapath|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~33feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~33feeder .extended_lut = "off";
defparam \datapath|regfile|m~33feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|regfile|m~33feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y3_N31
dffeas \datapath|regfile|m~33 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~33feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~33 .is_wysiwyg = "true";
defparam \datapath|regfile|m~33 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y3_N0
cyclonev_lcell_comb \datapath|regfile|m~1feeder (
// Equation(s):
// \datapath|regfile|m~1feeder_combout  = ( \datapath|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~1feeder .extended_lut = "off";
defparam \datapath|regfile|m~1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|regfile|m~1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y3_N1
dffeas \datapath|regfile|m~1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~1 .is_wysiwyg = "true";
defparam \datapath|regfile|m~1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N36
cyclonev_lcell_comb \datapath|regfile|m~192 (
// Equation(s):
// \datapath|regfile|m~192_combout  = ( !\idecoder|Mux4~0_combout  & ( ((!\idecoder|Mux3~0_combout  & ((!\idecoder|Mux5~3_combout  & ((\datapath|regfile|m~1_q ))) # (\idecoder|Mux5~3_combout  & (\datapath|regfile|m~17_q )))) # (\idecoder|Mux3~0_combout  & 
// (((\idecoder|Mux5~3_combout ))))) ) ) # ( \idecoder|Mux4~0_combout  & ( ((!\idecoder|Mux3~0_combout  & ((!\idecoder|Mux5~3_combout  & ((\datapath|regfile|m~33_q ))) # (\idecoder|Mux5~3_combout  & (\datapath|regfile|m~49_q )))) # (\idecoder|Mux3~0_combout  
// & (((\idecoder|Mux5~3_combout ))))) ) )

	.dataa(!\datapath|regfile|m~49_q ),
	.datab(!\datapath|regfile|m~17_q ),
	.datac(!\datapath|regfile|m~33_q ),
	.datad(!\idecoder|Mux3~0_combout ),
	.datae(!\idecoder|Mux4~0_combout ),
	.dataf(!\idecoder|Mux5~3_combout ),
	.datag(!\datapath|regfile|m~1_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~192 .extended_lut = "on";
defparam \datapath|regfile|m~192 .lut_mask = 64'h0F000F0033FF55FF;
defparam \datapath|regfile|m~192 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N29
dffeas \datapath|regfile|m~97 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~97 .is_wysiwyg = "true";
defparam \datapath|regfile|m~97 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y3_N24
cyclonev_lcell_comb \datapath|regfile|m~113feeder (
// Equation(s):
// \datapath|regfile|m~113feeder_combout  = ( \datapath|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~113feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~113feeder .extended_lut = "off";
defparam \datapath|regfile|m~113feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath|regfile|m~113feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y3_N25
dffeas \datapath|regfile|m~113 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|regfile|m~113feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|regfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~113 .is_wysiwyg = "true";
defparam \datapath|regfile|m~113 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y2_N16
dffeas \datapath|regfile|m~65 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|regfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|regfile|m~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|regfile|m~65 .is_wysiwyg = "true";
defparam \datapath|regfile|m~65 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N30
cyclonev_lcell_comb \datapath|regfile|m~128 (
// Equation(s):
// \datapath|regfile|m~128_combout  = ( !\idecoder|Mux4~0_combout  & ( (!\datapath|regfile|m~192_combout  & (((\datapath|regfile|m~65_q  & ((\idecoder|Mux3~0_combout )))))) # (\datapath|regfile|m~192_combout  & ((((!\idecoder|Mux3~0_combout ))) # 
// (\datapath|regfile|m~81_q ))) ) ) # ( \idecoder|Mux4~0_combout  & ( ((!\datapath|regfile|m~192_combout  & (\datapath|regfile|m~97_q  & ((\idecoder|Mux3~0_combout )))) # (\datapath|regfile|m~192_combout  & (((!\idecoder|Mux3~0_combout ) # 
// (\datapath|regfile|m~113_q ))))) ) )

	.dataa(!\datapath|regfile|m~81_q ),
	.datab(!\datapath|regfile|m~192_combout ),
	.datac(!\datapath|regfile|m~97_q ),
	.datad(!\datapath|regfile|m~113_q ),
	.datae(!\idecoder|Mux4~0_combout ),
	.dataf(!\idecoder|Mux3~0_combout ),
	.datag(!\datapath|regfile|m~65_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|regfile|m~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|regfile|m~128 .extended_lut = "on";
defparam \datapath|regfile|m~128 .lut_mask = 64'h333333331D1D0C3F;
defparam \datapath|regfile|m~128 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N56
dffeas \datapath|shift_in[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapath|regfile|m~128_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|shift_in [1]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|shift_in[1] .is_wysiwyg = "true";
defparam \datapath|shift_in[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N39
cyclonev_lcell_comb \datapath|shifter|Mux15~0 (
// Equation(s):
// \datapath|shifter|Mux15~0_combout  = ( \datapath|shift_in [0] & ( (!instr_reg[4] & ((!instr_reg[3]))) # (instr_reg[4] & (\datapath|shift_in [1])) ) ) # ( !\datapath|shift_in [0] & ( (\datapath|shift_in [1] & instr_reg[4]) ) )

	.dataa(!\datapath|shift_in [1]),
	.datab(gnd),
	.datac(!instr_reg[4]),
	.datad(!instr_reg[3]),
	.datae(gnd),
	.dataf(!\datapath|shift_in [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|shifter|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|shifter|Mux15~0 .extended_lut = "off";
defparam \datapath|shifter|Mux15~0 .lut_mask = 64'h05050505F505F505;
defparam \datapath|shifter|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N54
cyclonev_lcell_comb \datapath|alu|Mux15~0 (
// Equation(s):
// \datapath|alu|Mux15~0_combout  = ( !instr_reg[12] & ( (!instr_reg[11] & (((\datapath|alu|Add0~1_sumout )))) # (instr_reg[11] & ((((\datapath|alu|Add1~1_sumout ))))) ) ) # ( instr_reg[12] & ( (!instr_reg[11] & (\datapath|shifter|Mux15~0_combout  & 
// (\datapath|A [0] & (\controller|WideOr4~0_combout )))) # (instr_reg[11] & (!\datapath|shifter|Mux15~0_combout )) ) )

	.dataa(!instr_reg[11]),
	.datab(!\datapath|shifter|Mux15~0_combout ),
	.datac(!\datapath|A [0]),
	.datad(!\controller|WideOr4~0_combout ),
	.datae(!instr_reg[12]),
	.dataf(!\datapath|alu|Add1~1_sumout ),
	.datag(!\datapath|alu|Add0~1_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|alu|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|alu|Mux15~0 .extended_lut = "on";
defparam \datapath|alu|Mux15~0 .lut_mask = 64'h0A0A44465F5F4446;
defparam \datapath|alu|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y4_N56
dffeas \datapath|C[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|alu|Mux15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|WideOr4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|C [0]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|C[0] .is_wysiwyg = "true";
defparam \datapath|C[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N37
dffeas \datapath|status[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|alu|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|state.01111~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|status [1]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|status[1] .is_wysiwyg = "true";
defparam \datapath|status[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N3
cyclonev_lcell_comb \datapath|alu|Mux16~0 (
// Equation(s):
// \datapath|alu|Mux16~0_combout  = ( \datapath|alu|Add1~61_sumout  & ( \datapath|alu|Add0~61_sumout  & ( (!\datapath|val_A[15]~0_combout  & (!instr_reg[11] $ (\datapath|shifter|Mux0~0_combout ))) ) ) ) # ( !\datapath|alu|Add1~61_sumout  & ( 
// \datapath|alu|Add0~61_sumout  & ( (!\datapath|shifter|Mux0~0_combout  & (!instr_reg[11] $ (\datapath|val_A[15]~0_combout ))) ) ) ) # ( \datapath|alu|Add1~61_sumout  & ( !\datapath|alu|Add0~61_sumout  & ( (\datapath|shifter|Mux0~0_combout  & 
// (!instr_reg[11] $ (!\datapath|val_A[15]~0_combout ))) ) ) ) # ( !\datapath|alu|Add1~61_sumout  & ( !\datapath|alu|Add0~61_sumout  & ( (\datapath|val_A[15]~0_combout  & (!instr_reg[11] $ (!\datapath|shifter|Mux0~0_combout ))) ) ) )

	.dataa(!instr_reg[11]),
	.datab(gnd),
	.datac(!\datapath|shifter|Mux0~0_combout ),
	.datad(!\datapath|val_A[15]~0_combout ),
	.datae(!\datapath|alu|Add1~61_sumout ),
	.dataf(!\datapath|alu|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|alu|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|alu|Mux16~0 .extended_lut = "off";
defparam \datapath|alu|Mux16~0 .lut_mask = 64'h005A050AA050A500;
defparam \datapath|alu|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y4_N4
dffeas \datapath|status[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|alu|Mux16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(instr_reg[12]),
	.sload(gnd),
	.ena(\controller|state.01111~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|status [0]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|status[0] .is_wysiwyg = "true";
defparam \datapath|status[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N24
cyclonev_lcell_comb \datapath|alu|Equal0~0 (
// Equation(s):
// \datapath|alu|Equal0~0_combout  = ( !\datapath|alu|Mux15~0_combout  & ( !\datapath|alu|Mux14~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\datapath|alu|Mux15~0_combout ),
	.dataf(!\datapath|alu|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|alu|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|alu|Equal0~0 .extended_lut = "off";
defparam \datapath|alu|Equal0~0 .lut_mask = 64'hFFFF000000000000;
defparam \datapath|alu|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N36
cyclonev_lcell_comb \datapath|alu|Equal0~2 (
// Equation(s):
// \datapath|alu|Equal0~2_combout  = ( !\datapath|alu|Mux11~0_combout  & ( !\datapath|alu|Mux7~0_combout  & ( (!\datapath|alu|Mux8~0_combout  & (!\datapath|alu|Mux10~0_combout  & (!\datapath|alu|Mux9~0_combout  & !\datapath|alu|Mux12~0_combout ))) ) ) )

	.dataa(!\datapath|alu|Mux8~0_combout ),
	.datab(!\datapath|alu|Mux10~0_combout ),
	.datac(!\datapath|alu|Mux9~0_combout ),
	.datad(!\datapath|alu|Mux12~0_combout ),
	.datae(!\datapath|alu|Mux11~0_combout ),
	.dataf(!\datapath|alu|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|alu|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|alu|Equal0~2 .extended_lut = "off";
defparam \datapath|alu|Equal0~2 .lut_mask = 64'h8000000000000000;
defparam \datapath|alu|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N6
cyclonev_lcell_comb \datapath|alu|Equal0~3 (
// Equation(s):
// \datapath|alu|Equal0~3_combout  = ( !\datapath|alu|Mux5~0_combout  & ( !\datapath|alu|Mux1~0_combout  & ( (!\datapath|alu|Mux6~0_combout  & (!\datapath|alu|Mux4~0_combout  & !\datapath|alu|Mux13~0_combout )) ) ) )

	.dataa(!\datapath|alu|Mux6~0_combout ),
	.datab(gnd),
	.datac(!\datapath|alu|Mux4~0_combout ),
	.datad(!\datapath|alu|Mux13~0_combout ),
	.datae(!\datapath|alu|Mux5~0_combout ),
	.dataf(!\datapath|alu|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|alu|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|alu|Equal0~3 .extended_lut = "off";
defparam \datapath|alu|Equal0~3 .lut_mask = 64'hA000000000000000;
defparam \datapath|alu|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N48
cyclonev_lcell_comb \datapath|alu|Equal0~1 (
// Equation(s):
// \datapath|alu|Equal0~1_combout  = ( \datapath|alu|Equal0~2_combout  & ( \datapath|alu|Equal0~3_combout  & ( (\datapath|alu|Equal0~0_combout  & (!\datapath|alu|Mux0~0_combout  & (!\datapath|alu|Mux2~0_combout  & !\datapath|alu|Mux3~0_combout ))) ) ) )

	.dataa(!\datapath|alu|Equal0~0_combout ),
	.datab(!\datapath|alu|Mux0~0_combout ),
	.datac(!\datapath|alu|Mux2~0_combout ),
	.datad(!\datapath|alu|Mux3~0_combout ),
	.datae(!\datapath|alu|Equal0~2_combout ),
	.dataf(!\datapath|alu|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|alu|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|alu|Equal0~1 .extended_lut = "off";
defparam \datapath|alu|Equal0~1 .lut_mask = 64'h0000000000004000;
defparam \datapath|alu|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N49
dffeas \datapath|status[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath|alu|Equal0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|state.01111~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|status [2]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|status[2] .is_wysiwyg = "true";
defparam \datapath|status[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y25_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
