// Seed: 698922086
module module_0 (
    output supply0 id_0,
    input tri0 id_1,
    output wire id_2,
    input supply1 id_3,
    output wire id_4,
    input wand id_5,
    output tri0 id_6
);
  assign id_0 = id_1 - 1'h0;
  assign id_2 = 1;
  wor  id_8 = id_1;
  wire id_9;
  assign id_0 = id_3;
  supply0 id_10;
  assign id_10 = id_8 - (1'd0 - id_8);
  assign id_10 = 1;
  id_11(
      .id_0(""), .id_1(id_1), .id_2(id_12)
  );
  wire id_13;
  assign id_6 = id_8;
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    input wor id_2,
    output wand id_3,
    input uwire id_4,
    output wand id_5,
    input wand id_6,
    input wire id_7,
    input tri0 id_8,
    output wand id_9,
    input uwire id_10,
    input uwire id_11
    , id_15,
    input wor id_12,
    output tri id_13
);
  always @(id_8 - id_10 or negedge !id_4) release id_5;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_9,
      id_4,
      id_9,
      id_4,
      id_0
  );
  assign modCall_1.type_4 = 0;
endmodule
