# Reading D:/intelFPGA/18.1A/modelsim_ase/tcl/vsim/pref.tcl
# do decoder_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA/18.1A/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/FPGA_project/decoder/rtl {E:/FPGA_project/decoder/rtl/decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:19 on Aug 29,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA_project/decoder/rtl" E:/FPGA_project/decoder/rtl/decoder.v 
# -- Compiling module decoder
# 
# Top level modules:
# 	decoder
# End time: 16:15:19 on Aug 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/FPGA_project/decoder/prj/../tb {E:/FPGA_project/decoder/prj/../tb/decoder_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:19 on Aug 29,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA_project/decoder/prj/../tb" E:/FPGA_project/decoder/prj/../tb/decoder_tb.v 
# -- Compiling module decoder_tb
# 
# Top level modules:
# 	decoder_tb
# End time: 16:15:19 on Aug 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  decoder_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" decoder_tb 
# Start time: 16:15:20 on Aug 29,2023
# Loading work.decoder_tb
# Loading work.decoder
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : E:/FPGA_project/decoder/prj/../tb/decoder_tb.v(35)
#    Time: 450 ns  Iteration: 0  Instance: /decoder_tb
# Break in Module decoder_tb at E:/FPGA_project/decoder/prj/../tb/decoder_tb.v line 35
add wave -position insertpoint sim:/decoder_tb/inst_decoder/*
restart
run -all
# ** Note: $stop    : E:/FPGA_project/decoder/prj/../tb/decoder_tb.v(35)
#    Time: 450 ns  Iteration: 0  Instance: /decoder_tb
# Break in Module decoder_tb at E:/FPGA_project/decoder/prj/../tb/decoder_tb.v line 35
# End time: 18:29:26 on Aug 29,2023, Elapsed time: 2:14:06
# Errors: 0, Warnings: 0
