// Initial wiring: [0 1 2 4 7 3 6 8 5]
// Resulting wiring: [0 1 2 4 7 3 6 8 5]
OPENQASM 2.0;
include "qelib1.inc";
qreg q[9];
cx q[4], q[1];
cx q[5], q[0];
cx q[4], q[5];
