#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Jun  7 11:09:59 2019
# Process ID: 25016
# Current directory: /home/jonas/Documentos/universidade/S5/SD/1_processador /processador/processador_2.runs/design_1_terminal_vga_0_0_synth_1
# Command line: vivado -log design_1_terminal_vga_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_terminal_vga_0_0.tcl
# Log file: /home/jonas/Documentos/universidade/S5/SD/1_processador /processador/processador_2.runs/design_1_terminal_vga_0_0_synth_1/design_1_terminal_vga_0_0.vds
# Journal file: /home/jonas/Documentos/universidade/S5/SD/1_processador /processador/processador_2.runs/design_1_terminal_vga_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_terminal_vga_0_0.tcl -notrace
Command: synth_design -top design_1_terminal_vga_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25064 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1260.488 ; gain = 81.996 ; free physical = 126 ; free virtual = 12722
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_terminal_vga_0_0' [/home/jonas/Documentos/universidade/S5/SD/1_processador /processador/processador_2.srcs/sources_1/bd/design_1/ip/design_1_terminal_vga_0_0/synth/design_1_terminal_vga_0_0.vhd:71]
INFO: [Synth 8-3491] module 'terminal_vga' declared at '/home/jonas/Documentos/universidade/S5/SD/1_processador /processador/processador_2.srcs/sources_1/imports/arqs_processador/terminal_vga.vhd:14' bound to instance 'U0' of component 'terminal_vga' [/home/jonas/Documentos/universidade/S5/SD/1_processador /processador/processador_2.srcs/sources_1/bd/design_1/ip/design_1_terminal_vga_0_0/synth/design_1_terminal_vga_0_0.vhd:99]
INFO: [Synth 8-638] synthesizing module 'terminal_vga' [/home/jonas/Documentos/universidade/S5/SD/1_processador /processador/processador_2.srcs/sources_1/imports/arqs_processador/terminal_vga.vhd:28]
INFO: [Synth 8-3491] module 'char_mem' declared at '/home/jonas/Documentos/universidade/S5/SD/1_processador /processador/processador_2.srcs/sources_1/imports/arqs_processador/char_mem.vhd:13' bound to instance 'char_mem_0' of component 'char_mem' [/home/jonas/Documentos/universidade/S5/SD/1_processador /processador/processador_2.srcs/sources_1/imports/arqs_processador/terminal_vga.vhd:295]
INFO: [Synth 8-638] synthesizing module 'char_mem' [/home/jonas/Documentos/universidade/S5/SD/1_processador /processador/processador_2.srcs/sources_1/imports/arqs_processador/char_mem.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'char_mem' (1#1) [/home/jonas/Documentos/universidade/S5/SD/1_processador /processador/processador_2.srcs/sources_1/imports/arqs_processador/char_mem.vhd:24]
INFO: [Synth 8-3491] module 'font_rom' declared at '/home/jonas/Documentos/universidade/S5/SD/1_processador /processador/processador_2.srcs/sources_1/imports/arqs_processador/font_rom.vhd:12' bound to instance 'font_rom_0' of component 'font_rom' [/home/jonas/Documentos/universidade/S5/SD/1_processador /processador/processador_2.srcs/sources_1/imports/arqs_processador/terminal_vga.vhd:306]
INFO: [Synth 8-638] synthesizing module 'font_rom' [/home/jonas/Documentos/universidade/S5/SD/1_processador /processador/processador_2.srcs/sources_1/imports/arqs_processador/font_rom.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'font_rom' (2#1) [/home/jonas/Documentos/universidade/S5/SD/1_processador /processador/processador_2.srcs/sources_1/imports/arqs_processador/font_rom.vhd:20]
	Parameter RATIO bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'freq_divider' declared at '/home/jonas/Documentos/universidade/S5/SD/1_processador /processador/processador_2.srcs/sources_1/imports/arqs_processador/freq_divider.vhd:25' bound to instance 'freq_div0' of component 'freq_divider' [/home/jonas/Documentos/universidade/S5/SD/1_processador /processador/processador_2.srcs/sources_1/imports/arqs_processador/terminal_vga.vhd:313]
INFO: [Synth 8-638] synthesizing module 'freq_divider' [/home/jonas/Documentos/universidade/S5/SD/1_processador /processador/processador_2.srcs/sources_1/imports/arqs_processador/freq_divider.vhd:32]
	Parameter RATIO bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'freq_divider' (3#1) [/home/jonas/Documentos/universidade/S5/SD/1_processador /processador/processador_2.srcs/sources_1/imports/arqs_processador/freq_divider.vhd:32]
INFO: [Synth 8-638] synthesizing module 'mux8x1' [/home/jonas/Documentos/universidade/S5/SD/1_processador /processador/processador_2.srcs/sources_1/imports/arqs_processador/mux.vhd:68]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux8x1' (4#1) [/home/jonas/Documentos/universidade/S5/SD/1_processador /processador/processador_2.srcs/sources_1/imports/arqs_processador/mux.vhd:68]
	Parameter bits bound to: 3 - type: integer 
	Parameter delay bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'delay' declared at '/home/jonas/Documentos/universidade/S5/SD/1_processador /processador/processador_2.srcs/sources_1/imports/arqs_processador/delay.vhd:35' bound to instance 'pixel_dly' of component 'delay' [/home/jonas/Documentos/universidade/S5/SD/1_processador /processador/processador_2.srcs/sources_1/imports/arqs_processador/terminal_vga.vhd:334]
INFO: [Synth 8-638] synthesizing module 'delay' [/home/jonas/Documentos/universidade/S5/SD/1_processador /processador/processador_2.srcs/sources_1/imports/arqs_processador/delay.vhd:49]
	Parameter bits bound to: 3 - type: integer 
	Parameter delay bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay' (5#1) [/home/jonas/Documentos/universidade/S5/SD/1_processador /processador/processador_2.srcs/sources_1/imports/arqs_processador/delay.vhd:49]
WARNING: [Synth 8-6014] Unused sequential element box_x_dir_reg was removed.  [/home/jonas/Documentos/universidade/S5/SD/1_processador /processador/processador_2.srcs/sources_1/imports/arqs_processador/terminal_vga.vhd:192]
WARNING: [Synth 8-6014] Unused sequential element box_y_dir_reg was removed.  [/home/jonas/Documentos/universidade/S5/SD/1_processador /processador/processador_2.srcs/sources_1/imports/arqs_processador/terminal_vga.vhd:195]
WARNING: [Synth 8-6014] Unused sequential element box_cntr_reg_reg was removed.  [/home/jonas/Documentos/universidade/S5/SD/1_processador /processador/processador_2.srcs/sources_1/imports/arqs_processador/terminal_vga.vhd:205]
INFO: [Synth 8-4471] merging register 'vga_blue_reg_reg[4:0]' into 'vga_red_reg_reg[4:0]' [/home/jonas/Documentos/universidade/S5/SD/1_processador /processador/processador_2.srcs/sources_1/imports/arqs_processador/terminal_vga.vhd:288]
WARNING: [Synth 8-6014] Unused sequential element vga_blue_reg_reg was removed.  [/home/jonas/Documentos/universidade/S5/SD/1_processador /processador/processador_2.srcs/sources_1/imports/arqs_processador/terminal_vga.vhd:288]
INFO: [Synth 8-256] done synthesizing module 'terminal_vga' (6#1) [/home/jonas/Documentos/universidade/S5/SD/1_processador /processador/processador_2.srcs/sources_1/imports/arqs_processador/terminal_vga.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'design_1_terminal_vga_0_0' (7#1) [/home/jonas/Documentos/universidade/S5/SD/1_processador /processador/processador_2.srcs/sources_1/bd/design_1/ip/design_1_terminal_vga_0_0/synth/design_1_terminal_vga_0_0.vhd:71]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1303.020 ; gain = 124.527 ; free physical = 158 ; free virtual = 12647
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1303.020 ; gain = 124.527 ; free physical = 148 ; free virtual = 12637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1311.023 ; gain = 132.531 ; free physical = 148 ; free virtual = 12637
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
WARNING: [Synth 8-6014] Unused sequential element addr_reg_reg was removed.  [/home/jonas/Documentos/universidade/S5/SD/1_processador /processador/processador_2.srcs/sources_1/imports/arqs_processador/font_rom.vhd:2210]
INFO: [Synth 8-5544] ROM "temporal" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element h_cntr_reg_reg was removed.  [/home/jonas/Documentos/universidade/S5/SD/1_processador /processador/processador_2.srcs/sources_1/imports/arqs_processador/terminal_vga.vhd:232]
WARNING: [Synth 8-6014] Unused sequential element v_cntr_reg_reg was removed.  [/home/jonas/Documentos/universidade/S5/SD/1_processador /processador/processador_2.srcs/sources_1/imports/arqs_processador/terminal_vga.vhd:245]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1327.039 ; gain = 148.547 ; free physical = 245 ; free virtual = 12744
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module char_mem 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module font_rom 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module freq_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module delay 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module terminal_vga 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element U0/font_rom_0/addr_reg_reg was removed.  [/home/jonas/Documentos/universidade/S5/SD/1_processador /processador/processador_2.srcs/sources_1/imports/arqs_processador/font_rom.vhd:2210]
WARNING: [Synth 8-6014] Unused sequential element U0/h_cntr_reg_reg was removed.  [/home/jonas/Documentos/universidade/S5/SD/1_processador /processador/processador_2.srcs/sources_1/imports/arqs_processador/terminal_vga.vhd:232]
WARNING: [Synth 8-6014] Unused sequential element U0/v_cntr_reg_reg was removed.  [/home/jonas/Documentos/universidade/S5/SD/1_processador /processador/processador_2.srcs/sources_1/imports/arqs_processador/terminal_vga.vhd:245]
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM U0/char_mem_0/char_ram_reg to conserve power
RAM Pipeline Warning: Read Address Register Found For RAM U0/char_mem_0/char_ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3886] merging instance 'U0/vga_green_reg_reg[0]' (FD) to 'U0/vga_green_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/vga_green_reg_reg[1]' (FD) to 'U0/vga_green_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/vga_green_reg_reg[2]' (FD) to 'U0/vga_green_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/vga_green_reg_reg[3]' (FD) to 'U0/vga_green_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/vga_green_reg_reg[4]' (FD) to 'U0/vga_green_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/vga_red_reg_reg[0]' (FD) to 'U0/vga_red_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/vga_red_reg_reg[1]' (FD) to 'U0/vga_red_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/vga_red_reg_reg[2]' (FD) to 'U0/vga_red_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/vga_red_reg_reg[3]' (FD) to 'U0/vga_red_reg_reg[4]'
INFO: [Synth 8-3332] Sequential element (U0/freq_div0/counter_reg[1]) is unused and will be removed from module design_1_terminal_vga_0_0.
INFO: [Synth 8-3886] merging instance 'U0/vga_green_reg_reg[5]' (FD) to 'U0/vga_red_reg_reg[4]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:58 . Memory (MB): peak = 1447.414 ; gain = 268.922 ; free physical = 526 ; free virtual = 13056
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------------------+----------------------------+---------------+----------------+
|Module Name               | RTL Object                 | Depth x Width | Implemented As | 
+--------------------------+----------------------------+---------------+----------------+
|font_rom                  | addr_reg_reg               | 2048x8        | Block RAM      | 
|design_1_terminal_vga_0_0 | U0/font_rom_0/addr_reg_reg | 2048x8        | Block RAM      | 
+--------------------------+----------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|char_mem:   | char_ram_reg | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:59 . Memory (MB): peak = 1447.414 ; gain = 268.922 ; free physical = 526 ; free virtual = 13057
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|char_mem:   | char_ram_reg | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U0/char_mem_0/char_ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/font_rom_0/addr_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:59 . Memory (MB): peak = 1447.414 ; gain = 268.922 ; free physical = 526 ; free virtual = 13056
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:01:00 . Memory (MB): peak = 1447.414 ; gain = 268.922 ; free physical = 526 ; free virtual = 13056
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:01:00 . Memory (MB): peak = 1447.414 ; gain = 268.922 ; free physical = 526 ; free virtual = 13056
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:01:00 . Memory (MB): peak = 1447.414 ; gain = 268.922 ; free physical = 526 ; free virtual = 13056
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:01:00 . Memory (MB): peak = 1447.414 ; gain = 268.922 ; free physical = 526 ; free virtual = 13056
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:01:00 . Memory (MB): peak = 1447.414 ; gain = 268.922 ; free physical = 526 ; free virtual = 13056
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:01:00 . Memory (MB): peak = 1447.414 ; gain = 268.922 ; free physical = 526 ; free virtual = 13056
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    16|
|2     |LUT1     |    10|
|3     |LUT2     |    50|
|4     |LUT4     |     1|
|5     |LUT5     |     2|
|6     |LUT6     |     5|
|7     |RAMB18E1 |     1|
|8     |RAMB36E1 |     1|
|9     |FDCE     |     2|
|10    |FDRE     |    35|
+------+---------+------+

Report Instance Areas: 
+------+---------------+-------------+------+
|      |Instance       |Module       |Cells |
+------+---------------+-------------+------+
|1     |top            |             |   123|
|2     |  U0           |terminal_vga |   123|
|3     |    char_mem_0 |char_mem     |     1|
|4     |    font_rom_0 |font_rom     |     4|
|5     |    freq_div0  |freq_divider |     4|
|6     |    pixel_dly  |delay        |     6|
+------+---------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:01:00 . Memory (MB): peak = 1447.414 ; gain = 268.922 ; free physical = 526 ; free virtual = 13056
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:01:00 . Memory (MB): peak = 1447.414 ; gain = 268.922 ; free physical = 527 ; free virtual = 13057
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:01:00 . Memory (MB): peak = 1447.422 ; gain = 268.922 ; free physical = 527 ; free virtual = 13057
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:01:04 . Memory (MB): peak = 1541.426 ; gain = 376.297 ; free physical = 480 ; free virtual = 13027
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/jonas/Documentos/universidade/S5/SD/1_processador /processador/processador_2.runs/design_1_terminal_vga_0_0_synth_1/design_1_terminal_vga_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:38 . Memory (MB): peak = 1945.945 ; gain = 404.520 ; free physical = 137 ; free virtual = 12663
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/jonas/Documentos/universidade/S5/SD/1_processador /processador/processador_2.runs/design_1_terminal_vga_0_0_synth_1/design_1_terminal_vga_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_terminal_vga_0_0_utilization_synth.rpt -pb design_1_terminal_vga_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1945.945 ; gain = 0.000 ; free physical = 135 ; free virtual = 12661
INFO: [Common 17-206] Exiting Vivado at Fri Jun  7 11:12:15 2019...
