# Sync_fifo
** Implemented a First-In-First-Out(FIFO) memory in Verilog.

** Size of memory: 16 rows, each of size 8 bits.
