
Controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009ea4  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003b4  08009fb8  08009fb8  0000afb8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a36c  0800a36c  0000c1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a36c  0800a36c  0000b36c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a374  0800a374  0000c1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a374  0800a374  0000b374  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a378  0800a378  0000b378  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800a37c  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000077c  200001d8  0800a554  0000c1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000954  0800a554  0000c954  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015770  00000000  00000000  0000c201  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000356e  00000000  00000000  00021971  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001558  00000000  00000000  00024ee0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010ab  00000000  00000000  00026438  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000436c  00000000  00000000  000274e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019e30  00000000  00000000  0002b84f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00097919  00000000  00000000  0004567f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000dcf98  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006ae8  00000000  00000000  000dcfdc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007d  00000000  00000000  000e3ac4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d8 	.word	0x200001d8
 800012c:	00000000 	.word	0x00000000
 8000130:	08009f9c 	.word	0x08009f9c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001dc 	.word	0x200001dc
 800014c:	08009f9c 	.word	0x08009f9c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	@ 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	3a01      	subs	r2, #1
 8000b42:	bf28      	it	cs
 8000b44:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b48:	d2ed      	bcs.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <__aeabi_fmul>:
 8000ca4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ca8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cac:	bf1e      	ittt	ne
 8000cae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cb2:	ea92 0f0c 	teqne	r2, ip
 8000cb6:	ea93 0f0c 	teqne	r3, ip
 8000cba:	d06f      	beq.n	8000d9c <__aeabi_fmul+0xf8>
 8000cbc:	441a      	add	r2, r3
 8000cbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000cc2:	0240      	lsls	r0, r0, #9
 8000cc4:	bf18      	it	ne
 8000cc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cca:	d01e      	beq.n	8000d0a <__aeabi_fmul+0x66>
 8000ccc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000cd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000cdc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ce0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000ce4:	bf3e      	ittt	cc
 8000ce6:	0049      	lslcc	r1, r1, #1
 8000ce8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cec:	005b      	lslcc	r3, r3, #1
 8000cee:	ea40 0001 	orr.w	r0, r0, r1
 8000cf2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000cf6:	2afd      	cmp	r2, #253	@ 0xfd
 8000cf8:	d81d      	bhi.n	8000d36 <__aeabi_fmul+0x92>
 8000cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000cfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d02:	bf08      	it	eq
 8000d04:	f020 0001 	biceq.w	r0, r0, #1
 8000d08:	4770      	bx	lr
 8000d0a:	f090 0f00 	teq	r0, #0
 8000d0e:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d12:	bf08      	it	eq
 8000d14:	0249      	lsleq	r1, r1, #9
 8000d16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d1e:	3a7f      	subs	r2, #127	@ 0x7f
 8000d20:	bfc2      	ittt	gt
 8000d22:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d2a:	4770      	bxgt	lr
 8000d2c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	3a01      	subs	r2, #1
 8000d36:	dc5d      	bgt.n	8000df4 <__aeabi_fmul+0x150>
 8000d38:	f112 0f19 	cmn.w	r2, #25
 8000d3c:	bfdc      	itt	le
 8000d3e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000d42:	4770      	bxle	lr
 8000d44:	f1c2 0200 	rsb	r2, r2, #0
 8000d48:	0041      	lsls	r1, r0, #1
 8000d4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d4e:	f1c2 0220 	rsb	r2, r2, #32
 8000d52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d5a:	f140 0000 	adc.w	r0, r0, #0
 8000d5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d62:	bf08      	it	eq
 8000d64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d68:	4770      	bx	lr
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000d72:	bf02      	ittt	eq
 8000d74:	0040      	lsleq	r0, r0, #1
 8000d76:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000d7a:	3a01      	subeq	r2, #1
 8000d7c:	d0f9      	beq.n	8000d72 <__aeabi_fmul+0xce>
 8000d7e:	ea40 000c 	orr.w	r0, r0, ip
 8000d82:	f093 0f00 	teq	r3, #0
 8000d86:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000d8a:	bf02      	ittt	eq
 8000d8c:	0049      	lsleq	r1, r1, #1
 8000d8e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000d92:	3b01      	subeq	r3, #1
 8000d94:	d0f9      	beq.n	8000d8a <__aeabi_fmul+0xe6>
 8000d96:	ea41 010c 	orr.w	r1, r1, ip
 8000d9a:	e78f      	b.n	8000cbc <__aeabi_fmul+0x18>
 8000d9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000da0:	ea92 0f0c 	teq	r2, ip
 8000da4:	bf18      	it	ne
 8000da6:	ea93 0f0c 	teqne	r3, ip
 8000daa:	d00a      	beq.n	8000dc2 <__aeabi_fmul+0x11e>
 8000dac:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000db0:	bf18      	it	ne
 8000db2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000db6:	d1d8      	bne.n	8000d6a <__aeabi_fmul+0xc6>
 8000db8:	ea80 0001 	eor.w	r0, r0, r1
 8000dbc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000dc0:	4770      	bx	lr
 8000dc2:	f090 0f00 	teq	r0, #0
 8000dc6:	bf17      	itett	ne
 8000dc8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000dcc:	4608      	moveq	r0, r1
 8000dce:	f091 0f00 	teqne	r1, #0
 8000dd2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000dd6:	d014      	beq.n	8000e02 <__aeabi_fmul+0x15e>
 8000dd8:	ea92 0f0c 	teq	r2, ip
 8000ddc:	d101      	bne.n	8000de2 <__aeabi_fmul+0x13e>
 8000dde:	0242      	lsls	r2, r0, #9
 8000de0:	d10f      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000de2:	ea93 0f0c 	teq	r3, ip
 8000de6:	d103      	bne.n	8000df0 <__aeabi_fmul+0x14c>
 8000de8:	024b      	lsls	r3, r1, #9
 8000dea:	bf18      	it	ne
 8000dec:	4608      	movne	r0, r1
 8000dee:	d108      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000df0:	ea80 0001 	eor.w	r0, r0, r1
 8000df4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000df8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e00:	4770      	bx	lr
 8000e02:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e06:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_fdiv>:
 8000e0c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e14:	bf1e      	ittt	ne
 8000e16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e1a:	ea92 0f0c 	teqne	r2, ip
 8000e1e:	ea93 0f0c 	teqne	r3, ip
 8000e22:	d069      	beq.n	8000ef8 <__aeabi_fdiv+0xec>
 8000e24:	eba2 0203 	sub.w	r2, r2, r3
 8000e28:	ea80 0c01 	eor.w	ip, r0, r1
 8000e2c:	0249      	lsls	r1, r1, #9
 8000e2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e32:	d037      	beq.n	8000ea4 <__aeabi_fdiv+0x98>
 8000e34:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e40:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e44:	428b      	cmp	r3, r1
 8000e46:	bf38      	it	cc
 8000e48:	005b      	lslcc	r3, r3, #1
 8000e4a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000e4e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000e52:	428b      	cmp	r3, r1
 8000e54:	bf24      	itt	cs
 8000e56:	1a5b      	subcs	r3, r3, r1
 8000e58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e6e:	bf24      	itt	cs
 8000e70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e7c:	bf24      	itt	cs
 8000e7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e86:	011b      	lsls	r3, r3, #4
 8000e88:	bf18      	it	ne
 8000e8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e8e:	d1e0      	bne.n	8000e52 <__aeabi_fdiv+0x46>
 8000e90:	2afd      	cmp	r2, #253	@ 0xfd
 8000e92:	f63f af50 	bhi.w	8000d36 <__aeabi_fmul+0x92>
 8000e96:	428b      	cmp	r3, r1
 8000e98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ea8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eac:	327f      	adds	r2, #127	@ 0x7f
 8000eae:	bfc2      	ittt	gt
 8000eb0:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000eb4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eb8:	4770      	bxgt	lr
 8000eba:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ebe:	f04f 0300 	mov.w	r3, #0
 8000ec2:	3a01      	subs	r2, #1
 8000ec4:	e737      	b.n	8000d36 <__aeabi_fmul+0x92>
 8000ec6:	f092 0f00 	teq	r2, #0
 8000eca:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000ece:	bf02      	ittt	eq
 8000ed0:	0040      	lsleq	r0, r0, #1
 8000ed2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000ed6:	3a01      	subeq	r2, #1
 8000ed8:	d0f9      	beq.n	8000ece <__aeabi_fdiv+0xc2>
 8000eda:	ea40 000c 	orr.w	r0, r0, ip
 8000ede:	f093 0f00 	teq	r3, #0
 8000ee2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ee6:	bf02      	ittt	eq
 8000ee8:	0049      	lsleq	r1, r1, #1
 8000eea:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000eee:	3b01      	subeq	r3, #1
 8000ef0:	d0f9      	beq.n	8000ee6 <__aeabi_fdiv+0xda>
 8000ef2:	ea41 010c 	orr.w	r1, r1, ip
 8000ef6:	e795      	b.n	8000e24 <__aeabi_fdiv+0x18>
 8000ef8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000efc:	ea92 0f0c 	teq	r2, ip
 8000f00:	d108      	bne.n	8000f14 <__aeabi_fdiv+0x108>
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	f47f af7d 	bne.w	8000e02 <__aeabi_fmul+0x15e>
 8000f08:	ea93 0f0c 	teq	r3, ip
 8000f0c:	f47f af70 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f10:	4608      	mov	r0, r1
 8000f12:	e776      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f14:	ea93 0f0c 	teq	r3, ip
 8000f18:	d104      	bne.n	8000f24 <__aeabi_fdiv+0x118>
 8000f1a:	024b      	lsls	r3, r1, #9
 8000f1c:	f43f af4c 	beq.w	8000db8 <__aeabi_fmul+0x114>
 8000f20:	4608      	mov	r0, r1
 8000f22:	e76e      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f2e:	d1ca      	bne.n	8000ec6 <__aeabi_fdiv+0xba>
 8000f30:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000f34:	f47f af5c 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f38:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000f3c:	f47f af3c 	bne.w	8000db8 <__aeabi_fmul+0x114>
 8000f40:	e75f      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f42:	bf00      	nop

08000f44 <__gesf2>:
 8000f44:	f04f 3cff 	mov.w	ip, #4294967295
 8000f48:	e006      	b.n	8000f58 <__cmpsf2+0x4>
 8000f4a:	bf00      	nop

08000f4c <__lesf2>:
 8000f4c:	f04f 0c01 	mov.w	ip, #1
 8000f50:	e002      	b.n	8000f58 <__cmpsf2+0x4>
 8000f52:	bf00      	nop

08000f54 <__cmpsf2>:
 8000f54:	f04f 0c01 	mov.w	ip, #1
 8000f58:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f5c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f68:	bf18      	it	ne
 8000f6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f6e:	d011      	beq.n	8000f94 <__cmpsf2+0x40>
 8000f70:	b001      	add	sp, #4
 8000f72:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f76:	bf18      	it	ne
 8000f78:	ea90 0f01 	teqne	r0, r1
 8000f7c:	bf58      	it	pl
 8000f7e:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f82:	bf88      	it	hi
 8000f84:	17c8      	asrhi	r0, r1, #31
 8000f86:	bf38      	it	cc
 8000f88:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000f8c:	bf18      	it	ne
 8000f8e:	f040 0001 	orrne.w	r0, r0, #1
 8000f92:	4770      	bx	lr
 8000f94:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f98:	d102      	bne.n	8000fa0 <__cmpsf2+0x4c>
 8000f9a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000f9e:	d105      	bne.n	8000fac <__cmpsf2+0x58>
 8000fa0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fa4:	d1e4      	bne.n	8000f70 <__cmpsf2+0x1c>
 8000fa6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000faa:	d0e1      	beq.n	8000f70 <__cmpsf2+0x1c>
 8000fac:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop

08000fb4 <__aeabi_cfrcmple>:
 8000fb4:	4684      	mov	ip, r0
 8000fb6:	4608      	mov	r0, r1
 8000fb8:	4661      	mov	r1, ip
 8000fba:	e7ff      	b.n	8000fbc <__aeabi_cfcmpeq>

08000fbc <__aeabi_cfcmpeq>:
 8000fbc:	b50f      	push	{r0, r1, r2, r3, lr}
 8000fbe:	f7ff ffc9 	bl	8000f54 <__cmpsf2>
 8000fc2:	2800      	cmp	r0, #0
 8000fc4:	bf48      	it	mi
 8000fc6:	f110 0f00 	cmnmi.w	r0, #0
 8000fca:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000fcc <__aeabi_fcmpeq>:
 8000fcc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fd0:	f7ff fff4 	bl	8000fbc <__aeabi_cfcmpeq>
 8000fd4:	bf0c      	ite	eq
 8000fd6:	2001      	moveq	r0, #1
 8000fd8:	2000      	movne	r0, #0
 8000fda:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fde:	bf00      	nop

08000fe0 <__aeabi_fcmplt>:
 8000fe0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fe4:	f7ff ffea 	bl	8000fbc <__aeabi_cfcmpeq>
 8000fe8:	bf34      	ite	cc
 8000fea:	2001      	movcc	r0, #1
 8000fec:	2000      	movcs	r0, #0
 8000fee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ff2:	bf00      	nop

08000ff4 <__aeabi_fcmple>:
 8000ff4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ff8:	f7ff ffe0 	bl	8000fbc <__aeabi_cfcmpeq>
 8000ffc:	bf94      	ite	ls
 8000ffe:	2001      	movls	r0, #1
 8001000:	2000      	movhi	r0, #0
 8001002:	f85d fb08 	ldr.w	pc, [sp], #8
 8001006:	bf00      	nop

08001008 <__aeabi_fcmpge>:
 8001008:	f84d ed08 	str.w	lr, [sp, #-8]!
 800100c:	f7ff ffd2 	bl	8000fb4 <__aeabi_cfrcmple>
 8001010:	bf94      	ite	ls
 8001012:	2001      	movls	r0, #1
 8001014:	2000      	movhi	r0, #0
 8001016:	f85d fb08 	ldr.w	pc, [sp], #8
 800101a:	bf00      	nop

0800101c <__aeabi_fcmpgt>:
 800101c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001020:	f7ff ffc8 	bl	8000fb4 <__aeabi_cfrcmple>
 8001024:	bf34      	ite	cc
 8001026:	2001      	movcc	r0, #1
 8001028:	2000      	movcs	r0, #0
 800102a:	f85d fb08 	ldr.w	pc, [sp], #8
 800102e:	bf00      	nop

08001030 <__aeabi_f2uiz>:
 8001030:	0042      	lsls	r2, r0, #1
 8001032:	d20e      	bcs.n	8001052 <__aeabi_f2uiz+0x22>
 8001034:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001038:	d30b      	bcc.n	8001052 <__aeabi_f2uiz+0x22>
 800103a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800103e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001042:	d409      	bmi.n	8001058 <__aeabi_f2uiz+0x28>
 8001044:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001048:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800104c:	fa23 f002 	lsr.w	r0, r3, r2
 8001050:	4770      	bx	lr
 8001052:	f04f 0000 	mov.w	r0, #0
 8001056:	4770      	bx	lr
 8001058:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 800105c:	d101      	bne.n	8001062 <__aeabi_f2uiz+0x32>
 800105e:	0242      	lsls	r2, r0, #9
 8001060:	d102      	bne.n	8001068 <__aeabi_f2uiz+0x38>
 8001062:	f04f 30ff 	mov.w	r0, #4294967295
 8001066:	4770      	bx	lr
 8001068:	f04f 0000 	mov.w	r0, #0
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop

08001070 <Set_RTC>:
#include "main.h"
extern RTC_AlarmTypeDef sAlarm;
extern RTC_TimeTypeDef sTime;
extern RTC_HandleTypeDef hrtc;

uint8_t Set_RTC(uint8_t Hours, uint8_t Minutes, uint8_t Seconds){
 8001070:	b580      	push	{r7, lr}
 8001072:	b082      	sub	sp, #8
 8001074:	af00      	add	r7, sp, #0
 8001076:	4603      	mov	r3, r0
 8001078:	71fb      	strb	r3, [r7, #7]
 800107a:	460b      	mov	r3, r1
 800107c:	71bb      	strb	r3, [r7, #6]
 800107e:	4613      	mov	r3, r2
 8001080:	717b      	strb	r3, [r7, #5]
	sTime.Hours = Hours;
 8001082:	4a09      	ldr	r2, [pc, #36]	@ (80010a8 <Set_RTC+0x38>)
 8001084:	79fb      	ldrb	r3, [r7, #7]
 8001086:	7013      	strb	r3, [r2, #0]
	sTime.Minutes = Minutes;
 8001088:	4a07      	ldr	r2, [pc, #28]	@ (80010a8 <Set_RTC+0x38>)
 800108a:	79bb      	ldrb	r3, [r7, #6]
 800108c:	7053      	strb	r3, [r2, #1]
	sTime.Seconds = Seconds;
 800108e:	4a06      	ldr	r2, [pc, #24]	@ (80010a8 <Set_RTC+0x38>)
 8001090:	797b      	ldrb	r3, [r7, #5]
 8001092:	7093      	strb	r3, [r2, #2]
	return HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8001094:	2200      	movs	r2, #0
 8001096:	4904      	ldr	r1, [pc, #16]	@ (80010a8 <Set_RTC+0x38>)
 8001098:	4804      	ldr	r0, [pc, #16]	@ (80010ac <Set_RTC+0x3c>)
 800109a:	f004 fc7b 	bl	8005994 <HAL_RTC_SetTime>
 800109e:	4603      	mov	r3, r0
}
 80010a0:	4618      	mov	r0, r3
 80010a2:	3708      	adds	r7, #8
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}
 80010a8:	20000464 	.word	0x20000464
 80010ac:	20000714 	.word	0x20000714

080010b0 <VL53L0X_OFFSET>:
void VL53L0X_SetI2cHandler(I2C_HandleTypeDef *hi2c) {
    memcpy(&VL53L0X_I2C_Handler, hi2c, sizeof(I2C_HandleTypeDef));
}

// Calculate offset
float VL53L0X_OFFSET(statInfo_t_VL53L0X *extraStats){
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b084      	sub	sp, #16
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
	uint16_t sum = 0;
 80010b8:	2300      	movs	r3, #0
 80010ba:	81fb      	strh	r3, [r7, #14]
	uint16_t temp;
	for(uint8_t i = 0; i < 100; i++){
 80010bc:	2300      	movs	r3, #0
 80010be:	737b      	strb	r3, [r7, #13]
 80010c0:	e012      	b.n	80010e8 <VL53L0X_OFFSET+0x38>
		temp = readRangeSingleMillimeters(extraStats);
 80010c2:	6878      	ldr	r0, [r7, #4]
 80010c4:	f000 fd5e 	bl	8001b84 <readRangeSingleMillimeters>
 80010c8:	4603      	mov	r3, r0
 80010ca:	817b      	strh	r3, [r7, #10]
		if (temp == 65535){
 80010cc:	897b      	ldrh	r3, [r7, #10]
 80010ce:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80010d2:	4293      	cmp	r3, r2
 80010d4:	d101      	bne.n	80010da <VL53L0X_OFFSET+0x2a>
			return -1.0f;
 80010d6:	4b0d      	ldr	r3, [pc, #52]	@ (800110c <VL53L0X_OFFSET+0x5c>)
 80010d8:	e014      	b.n	8001104 <VL53L0X_OFFSET+0x54>
		}
		sum += temp;
 80010da:	89fa      	ldrh	r2, [r7, #14]
 80010dc:	897b      	ldrh	r3, [r7, #10]
 80010de:	4413      	add	r3, r2
 80010e0:	81fb      	strh	r3, [r7, #14]
	for(uint8_t i = 0; i < 100; i++){
 80010e2:	7b7b      	ldrb	r3, [r7, #13]
 80010e4:	3301      	adds	r3, #1
 80010e6:	737b      	strb	r3, [r7, #13]
 80010e8:	7b7b      	ldrb	r3, [r7, #13]
 80010ea:	2b63      	cmp	r3, #99	@ 0x63
 80010ec:	d9e9      	bls.n	80010c2 <VL53L0X_OFFSET+0x12>
	}
	return (sum/100) - 150; //15cm
 80010ee:	89fb      	ldrh	r3, [r7, #14]
 80010f0:	4a07      	ldr	r2, [pc, #28]	@ (8001110 <VL53L0X_OFFSET+0x60>)
 80010f2:	fba2 2303 	umull	r2, r3, r2, r3
 80010f6:	095b      	lsrs	r3, r3, #5
 80010f8:	b29b      	uxth	r3, r3
 80010fa:	3b96      	subs	r3, #150	@ 0x96
 80010fc:	4618      	mov	r0, r3
 80010fe:	f7ff fd7d 	bl	8000bfc <__aeabi_i2f>
 8001102:	4603      	mov	r3, r0
}
 8001104:	4618      	mov	r0, r3
 8001106:	3710      	adds	r7, #16
 8001108:	46bd      	mov	sp, r7
 800110a:	bd80      	pop	{r7, pc}
 800110c:	bf800000 	.word	0xbf800000
 8001110:	51eb851f 	.word	0x51eb851f

08001114 <writeReg>:
	}
	return (sum/100) + 34; //15cm
}
/////////////////////////////////////////////////////////

void writeReg(uint8_t reg, uint8_t value) {
 8001114:	b580      	push	{r7, lr}
 8001116:	b086      	sub	sp, #24
 8001118:	af04      	add	r7, sp, #16
 800111a:	4603      	mov	r3, r0
 800111c:	460a      	mov	r2, r1
 800111e:	71fb      	strb	r3, [r7, #7]
 8001120:	4613      	mov	r3, r2
 8001122:	71bb      	strb	r3, [r7, #6]

  msgBuffer[0] = value; // Assign the value to the buffer.
 8001124:	4a0c      	ldr	r2, [pc, #48]	@ (8001158 <writeReg+0x44>)
 8001126:	79bb      	ldrb	r3, [r7, #6]
 8001128:	7013      	strb	r3, [r2, #0]
  i2cStat = HAL_I2C_Mem_Write(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_WRITE, reg, 1, msgBuffer, 1, I2C_TIMEOUT);
 800112a:	4b0c      	ldr	r3, [pc, #48]	@ (800115c <writeReg+0x48>)
 800112c:	781b      	ldrb	r3, [r3, #0]
 800112e:	4619      	mov	r1, r3
 8001130:	79fb      	ldrb	r3, [r7, #7]
 8001132:	b29a      	uxth	r2, r3
 8001134:	2364      	movs	r3, #100	@ 0x64
 8001136:	9302      	str	r3, [sp, #8]
 8001138:	2301      	movs	r3, #1
 800113a:	9301      	str	r3, [sp, #4]
 800113c:	4b06      	ldr	r3, [pc, #24]	@ (8001158 <writeReg+0x44>)
 800113e:	9300      	str	r3, [sp, #0]
 8001140:	2301      	movs	r3, #1
 8001142:	4807      	ldr	r0, [pc, #28]	@ (8001160 <writeReg+0x4c>)
 8001144:	f002 fef0 	bl	8003f28 <HAL_I2C_Mem_Write>
 8001148:	4603      	mov	r3, r0
 800114a:	461a      	mov	r2, r3
 800114c:	4b05      	ldr	r3, [pc, #20]	@ (8001164 <writeReg+0x50>)
 800114e:	701a      	strb	r2, [r3, #0]
}
 8001150:	bf00      	nop
 8001152:	3708      	adds	r7, #8
 8001154:	46bd      	mov	sp, r7
 8001156:	bd80      	pop	{r7, pc}
 8001158:	2000044c 	.word	0x2000044c
 800115c:	20000000 	.word	0x20000000
 8001160:	200003f8 	.word	0x200003f8
 8001164:	20000450 	.word	0x20000450

08001168 <writeReg16Bit>:

// Write a 16-bit register
void writeReg16Bit(uint8_t reg, uint16_t value){
 8001168:	b580      	push	{r7, lr}
 800116a:	b086      	sub	sp, #24
 800116c:	af04      	add	r7, sp, #16
 800116e:	4603      	mov	r3, r0
 8001170:	460a      	mov	r2, r1
 8001172:	71fb      	strb	r3, [r7, #7]
 8001174:	4613      	mov	r3, r2
 8001176:	80bb      	strh	r3, [r7, #4]

  memcpy(msgBuffer, &value, 2); // Assign the value to the buffer.
 8001178:	88ba      	ldrh	r2, [r7, #4]
 800117a:	4b0c      	ldr	r3, [pc, #48]	@ (80011ac <writeReg16Bit+0x44>)
 800117c:	801a      	strh	r2, [r3, #0]
  i2cStat = HAL_I2C_Mem_Write(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_WRITE, reg, 1, msgBuffer, 2, I2C_TIMEOUT);
 800117e:	4b0c      	ldr	r3, [pc, #48]	@ (80011b0 <writeReg16Bit+0x48>)
 8001180:	781b      	ldrb	r3, [r3, #0]
 8001182:	4619      	mov	r1, r3
 8001184:	79fb      	ldrb	r3, [r7, #7]
 8001186:	b29a      	uxth	r2, r3
 8001188:	2364      	movs	r3, #100	@ 0x64
 800118a:	9302      	str	r3, [sp, #8]
 800118c:	2302      	movs	r3, #2
 800118e:	9301      	str	r3, [sp, #4]
 8001190:	4b06      	ldr	r3, [pc, #24]	@ (80011ac <writeReg16Bit+0x44>)
 8001192:	9300      	str	r3, [sp, #0]
 8001194:	2301      	movs	r3, #1
 8001196:	4807      	ldr	r0, [pc, #28]	@ (80011b4 <writeReg16Bit+0x4c>)
 8001198:	f002 fec6 	bl	8003f28 <HAL_I2C_Mem_Write>
 800119c:	4603      	mov	r3, r0
 800119e:	461a      	mov	r2, r3
 80011a0:	4b05      	ldr	r3, [pc, #20]	@ (80011b8 <writeReg16Bit+0x50>)
 80011a2:	701a      	strb	r2, [r3, #0]
}
 80011a4:	bf00      	nop
 80011a6:	3708      	adds	r7, #8
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}
 80011ac:	2000044c 	.word	0x2000044c
 80011b0:	20000000 	.word	0x20000000
 80011b4:	200003f8 	.word	0x200003f8
 80011b8:	20000450 	.word	0x20000450

080011bc <readReg>:
  memcpy(msgBuffer, &value, 4); // Assign the value to the buffer.
  i2cStat = HAL_I2C_Mem_Write(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_WRITE, reg, 1, msgBuffer, 4, I2C_TIMEOUT);
}

// Read an 8-bit register
uint8_t readReg(uint8_t reg) {
 80011bc:	b580      	push	{r7, lr}
 80011be:	b088      	sub	sp, #32
 80011c0:	af04      	add	r7, sp, #16
 80011c2:	4603      	mov	r3, r0
 80011c4:	71fb      	strb	r3, [r7, #7]
  uint8_t value;

  i2cStat = HAL_I2C_Mem_Read(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_READ, reg, 1, msgBuffer, 1, I2C_TIMEOUT);
 80011c6:	4b0f      	ldr	r3, [pc, #60]	@ (8001204 <readReg+0x48>)
 80011c8:	781b      	ldrb	r3, [r3, #0]
 80011ca:	f043 0301 	orr.w	r3, r3, #1
 80011ce:	b2db      	uxtb	r3, r3
 80011d0:	4619      	mov	r1, r3
 80011d2:	79fb      	ldrb	r3, [r7, #7]
 80011d4:	b29a      	uxth	r2, r3
 80011d6:	2364      	movs	r3, #100	@ 0x64
 80011d8:	9302      	str	r3, [sp, #8]
 80011da:	2301      	movs	r3, #1
 80011dc:	9301      	str	r3, [sp, #4]
 80011de:	4b0a      	ldr	r3, [pc, #40]	@ (8001208 <readReg+0x4c>)
 80011e0:	9300      	str	r3, [sp, #0]
 80011e2:	2301      	movs	r3, #1
 80011e4:	4809      	ldr	r0, [pc, #36]	@ (800120c <readReg+0x50>)
 80011e6:	f002 ff99 	bl	800411c <HAL_I2C_Mem_Read>
 80011ea:	4603      	mov	r3, r0
 80011ec:	461a      	mov	r2, r3
 80011ee:	4b08      	ldr	r3, [pc, #32]	@ (8001210 <readReg+0x54>)
 80011f0:	701a      	strb	r2, [r3, #0]
  value = msgBuffer[0];
 80011f2:	4b05      	ldr	r3, [pc, #20]	@ (8001208 <readReg+0x4c>)
 80011f4:	781b      	ldrb	r3, [r3, #0]
 80011f6:	73fb      	strb	r3, [r7, #15]

  return value;
 80011f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80011fa:	4618      	mov	r0, r3
 80011fc:	3710      	adds	r7, #16
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	20000000 	.word	0x20000000
 8001208:	2000044c 	.word	0x2000044c
 800120c:	200003f8 	.word	0x200003f8
 8001210:	20000450 	.word	0x20000450

08001214 <readReg16Bit>:

// Read a 16-bit register
uint16_t readReg16Bit(uint8_t reg) {
 8001214:	b580      	push	{r7, lr}
 8001216:	b088      	sub	sp, #32
 8001218:	af04      	add	r7, sp, #16
 800121a:	4603      	mov	r3, r0
 800121c:	71fb      	strb	r3, [r7, #7]
  uint16_t value;

  i2cStat = HAL_I2C_Mem_Read(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_READ, reg, 1, msgBuffer, 2, I2C_TIMEOUT);
 800121e:	4b0f      	ldr	r3, [pc, #60]	@ (800125c <readReg16Bit+0x48>)
 8001220:	781b      	ldrb	r3, [r3, #0]
 8001222:	f043 0301 	orr.w	r3, r3, #1
 8001226:	b2db      	uxtb	r3, r3
 8001228:	4619      	mov	r1, r3
 800122a:	79fb      	ldrb	r3, [r7, #7]
 800122c:	b29a      	uxth	r2, r3
 800122e:	2364      	movs	r3, #100	@ 0x64
 8001230:	9302      	str	r3, [sp, #8]
 8001232:	2302      	movs	r3, #2
 8001234:	9301      	str	r3, [sp, #4]
 8001236:	4b0a      	ldr	r3, [pc, #40]	@ (8001260 <readReg16Bit+0x4c>)
 8001238:	9300      	str	r3, [sp, #0]
 800123a:	2301      	movs	r3, #1
 800123c:	4809      	ldr	r0, [pc, #36]	@ (8001264 <readReg16Bit+0x50>)
 800123e:	f002 ff6d 	bl	800411c <HAL_I2C_Mem_Read>
 8001242:	4603      	mov	r3, r0
 8001244:	461a      	mov	r2, r3
 8001246:	4b08      	ldr	r3, [pc, #32]	@ (8001268 <readReg16Bit+0x54>)
 8001248:	701a      	strb	r2, [r3, #0]
  memcpy(&value, msgBuffer, 2);
 800124a:	4b05      	ldr	r3, [pc, #20]	@ (8001260 <readReg16Bit+0x4c>)
 800124c:	881b      	ldrh	r3, [r3, #0]
 800124e:	81fb      	strh	r3, [r7, #14]

  return value;
 8001250:	89fb      	ldrh	r3, [r7, #14]
}
 8001252:	4618      	mov	r0, r3
 8001254:	3710      	adds	r7, #16
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	20000000 	.word	0x20000000
 8001260:	2000044c 	.word	0x2000044c
 8001264:	200003f8 	.word	0x200003f8
 8001268:	20000450 	.word	0x20000450

0800126c <writeMulti>:
  return value;
}

// Write an arbitrary number of bytes from the given array to the sensor,
// starting at the given register
void writeMulti(uint8_t reg, uint8_t const *src, uint8_t count){
 800126c:	b580      	push	{r7, lr}
 800126e:	b086      	sub	sp, #24
 8001270:	af04      	add	r7, sp, #16
 8001272:	4603      	mov	r3, r0
 8001274:	6039      	str	r1, [r7, #0]
 8001276:	71fb      	strb	r3, [r7, #7]
 8001278:	4613      	mov	r3, r2
 800127a:	71bb      	strb	r3, [r7, #6]

  memcpy(msgBuffer, src, 4);
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	461a      	mov	r2, r3
 8001282:	4b0d      	ldr	r3, [pc, #52]	@ (80012b8 <writeMulti+0x4c>)
 8001284:	601a      	str	r2, [r3, #0]
  i2cStat = HAL_I2C_Mem_Write(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_WRITE, reg, 1, msgBuffer, count, I2C_TIMEOUT);
 8001286:	4b0d      	ldr	r3, [pc, #52]	@ (80012bc <writeMulti+0x50>)
 8001288:	781b      	ldrb	r3, [r3, #0]
 800128a:	4618      	mov	r0, r3
 800128c:	79fb      	ldrb	r3, [r7, #7]
 800128e:	b29a      	uxth	r2, r3
 8001290:	79bb      	ldrb	r3, [r7, #6]
 8001292:	b29b      	uxth	r3, r3
 8001294:	2164      	movs	r1, #100	@ 0x64
 8001296:	9102      	str	r1, [sp, #8]
 8001298:	9301      	str	r3, [sp, #4]
 800129a:	4b07      	ldr	r3, [pc, #28]	@ (80012b8 <writeMulti+0x4c>)
 800129c:	9300      	str	r3, [sp, #0]
 800129e:	2301      	movs	r3, #1
 80012a0:	4601      	mov	r1, r0
 80012a2:	4807      	ldr	r0, [pc, #28]	@ (80012c0 <writeMulti+0x54>)
 80012a4:	f002 fe40 	bl	8003f28 <HAL_I2C_Mem_Write>
 80012a8:	4603      	mov	r3, r0
 80012aa:	461a      	mov	r2, r3
 80012ac:	4b05      	ldr	r3, [pc, #20]	@ (80012c4 <writeMulti+0x58>)
 80012ae:	701a      	strb	r2, [r3, #0]
}
 80012b0:	bf00      	nop
 80012b2:	3708      	adds	r7, #8
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bd80      	pop	{r7, pc}
 80012b8:	2000044c 	.word	0x2000044c
 80012bc:	20000000 	.word	0x20000000
 80012c0:	200003f8 	.word	0x200003f8
 80012c4:	20000450 	.word	0x20000450

080012c8 <readMulti>:

// Read an arbitrary number of bytes from the sensor, starting at the given
// register, into the given array
void readMulti(uint8_t reg, uint8_t * dst, uint8_t count) {
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b086      	sub	sp, #24
 80012cc:	af04      	add	r7, sp, #16
 80012ce:	4603      	mov	r3, r0
 80012d0:	6039      	str	r1, [r7, #0]
 80012d2:	71fb      	strb	r3, [r7, #7]
 80012d4:	4613      	mov	r3, r2
 80012d6:	71bb      	strb	r3, [r7, #6]

	i2cStat = HAL_I2C_Mem_Read(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_READ, reg, 1, dst, count, I2C_TIMEOUT);
 80012d8:	4b0d      	ldr	r3, [pc, #52]	@ (8001310 <readMulti+0x48>)
 80012da:	781b      	ldrb	r3, [r3, #0]
 80012dc:	f043 0301 	orr.w	r3, r3, #1
 80012e0:	b2db      	uxtb	r3, r3
 80012e2:	4618      	mov	r0, r3
 80012e4:	79fb      	ldrb	r3, [r7, #7]
 80012e6:	b29a      	uxth	r2, r3
 80012e8:	79bb      	ldrb	r3, [r7, #6]
 80012ea:	b29b      	uxth	r3, r3
 80012ec:	2164      	movs	r1, #100	@ 0x64
 80012ee:	9102      	str	r1, [sp, #8]
 80012f0:	9301      	str	r3, [sp, #4]
 80012f2:	683b      	ldr	r3, [r7, #0]
 80012f4:	9300      	str	r3, [sp, #0]
 80012f6:	2301      	movs	r3, #1
 80012f8:	4601      	mov	r1, r0
 80012fa:	4806      	ldr	r0, [pc, #24]	@ (8001314 <readMulti+0x4c>)
 80012fc:	f002 ff0e 	bl	800411c <HAL_I2C_Mem_Read>
 8001300:	4603      	mov	r3, r0
 8001302:	461a      	mov	r2, r3
 8001304:	4b04      	ldr	r3, [pc, #16]	@ (8001318 <readMulti+0x50>)
 8001306:	701a      	strb	r2, [r3, #0]
}
 8001308:	bf00      	nop
 800130a:	3708      	adds	r7, #8
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}
 8001310:	20000000 	.word	0x20000000
 8001314:	200003f8 	.word	0x200003f8
 8001318:	20000450 	.word	0x20000450

0800131c <initVL53L0X>:
// (VL53L0X_PerformRefSpadManagement()), since the API user manual says that it
// is performed by ST on the bare modules; it seems like that should work well
// enough unless a cover glass is added.
// If io_2v8 (optional) is true or not given, the sensor is configured for 2V8
// mode.
bool initVL53L0X(bool io_2v8, I2C_HandleTypeDef *handler){
 800131c:	b580      	push	{r7, lr}
 800131e:	b086      	sub	sp, #24
 8001320:	af00      	add	r7, sp, #0
 8001322:	4603      	mov	r3, r0
 8001324:	6039      	str	r1, [r7, #0]
 8001326:	71fb      	strb	r3, [r7, #7]
  // VL53L0X_DataInit() begin

  // Handler
  memcpy(&VL53L0X_I2C_Handler, handler, sizeof(*handler));
 8001328:	2254      	movs	r2, #84	@ 0x54
 800132a:	6839      	ldr	r1, [r7, #0]
 800132c:	4856      	ldr	r0, [pc, #344]	@ (8001488 <initVL53L0X+0x16c>)
 800132e:	f006 ff92 	bl	8008256 <memcpy>

  // Reset the message buffer.
  msgBuffer[0] = 0;
 8001332:	4b56      	ldr	r3, [pc, #344]	@ (800148c <initVL53L0X+0x170>)
 8001334:	2200      	movs	r2, #0
 8001336:	701a      	strb	r2, [r3, #0]
  msgBuffer[1] = 0;
 8001338:	4b54      	ldr	r3, [pc, #336]	@ (800148c <initVL53L0X+0x170>)
 800133a:	2200      	movs	r2, #0
 800133c:	705a      	strb	r2, [r3, #1]
  msgBuffer[2] = 0;
 800133e:	4b53      	ldr	r3, [pc, #332]	@ (800148c <initVL53L0X+0x170>)
 8001340:	2200      	movs	r2, #0
 8001342:	709a      	strb	r2, [r3, #2]
  msgBuffer[3] = 0;
 8001344:	4b51      	ldr	r3, [pc, #324]	@ (800148c <initVL53L0X+0x170>)
 8001346:	2200      	movs	r2, #0
 8001348:	70da      	strb	r2, [r3, #3]

  // sensor uses 1V8 mode for I/O by default; switch to 2V8 mode if necessary
  if (io_2v8)
 800134a:	79fb      	ldrb	r3, [r7, #7]
 800134c:	2b00      	cmp	r3, #0
 800134e:	d00a      	beq.n	8001366 <initVL53L0X+0x4a>
  {
    writeReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV,
      readReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV) | 0x01); // set bit 0
 8001350:	2089      	movs	r0, #137	@ 0x89
 8001352:	f7ff ff33 	bl	80011bc <readReg>
 8001356:	4603      	mov	r3, r0
    writeReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV,
 8001358:	f043 0301 	orr.w	r3, r3, #1
 800135c:	b2db      	uxtb	r3, r3
 800135e:	4619      	mov	r1, r3
 8001360:	2089      	movs	r0, #137	@ 0x89
 8001362:	f7ff fed7 	bl	8001114 <writeReg>
  }

  // "Set I2C standard mode"
  writeReg(0x88, 0x00);
 8001366:	2100      	movs	r1, #0
 8001368:	2088      	movs	r0, #136	@ 0x88
 800136a:	f7ff fed3 	bl	8001114 <writeReg>

  writeReg(0x80, 0x01);
 800136e:	2101      	movs	r1, #1
 8001370:	2080      	movs	r0, #128	@ 0x80
 8001372:	f7ff fecf 	bl	8001114 <writeReg>
  writeReg(0xFF, 0x01);
 8001376:	2101      	movs	r1, #1
 8001378:	20ff      	movs	r0, #255	@ 0xff
 800137a:	f7ff fecb 	bl	8001114 <writeReg>
  writeReg(0x00, 0x00);
 800137e:	2100      	movs	r1, #0
 8001380:	2000      	movs	r0, #0
 8001382:	f7ff fec7 	bl	8001114 <writeReg>
  g_stopVariable = readReg(0x91);
 8001386:	2091      	movs	r0, #145	@ 0x91
 8001388:	f7ff ff18 	bl	80011bc <readReg>
 800138c:	4603      	mov	r3, r0
 800138e:	461a      	mov	r2, r3
 8001390:	4b3f      	ldr	r3, [pc, #252]	@ (8001490 <initVL53L0X+0x174>)
 8001392:	701a      	strb	r2, [r3, #0]
  writeReg(0x00, 0x01);
 8001394:	2101      	movs	r1, #1
 8001396:	2000      	movs	r0, #0
 8001398:	f7ff febc 	bl	8001114 <writeReg>
  writeReg(0xFF, 0x00);
 800139c:	2100      	movs	r1, #0
 800139e:	20ff      	movs	r0, #255	@ 0xff
 80013a0:	f7ff feb8 	bl	8001114 <writeReg>
  writeReg(0x80, 0x00);
 80013a4:	2100      	movs	r1, #0
 80013a6:	2080      	movs	r0, #128	@ 0x80
 80013a8:	f7ff feb4 	bl	8001114 <writeReg>

  // disable SIGNAL_RATE_MSRC (bit 1) and SIGNAL_RATE_PRE_RANGE (bit 4) limit checks
  writeReg(MSRC_CONFIG_CONTROL, readReg(MSRC_CONFIG_CONTROL) | 0x12);
 80013ac:	2060      	movs	r0, #96	@ 0x60
 80013ae:	f7ff ff05 	bl	80011bc <readReg>
 80013b2:	4603      	mov	r3, r0
 80013b4:	f043 0312 	orr.w	r3, r3, #18
 80013b8:	b2db      	uxtb	r3, r3
 80013ba:	4619      	mov	r1, r3
 80013bc:	2060      	movs	r0, #96	@ 0x60
 80013be:	f7ff fea9 	bl	8001114 <writeReg>

  // set final range signal rate limit to 0.25 MCPS (million counts per second)
  setSignalRateLimit(0.25);
 80013c2:	f04f 507a 	mov.w	r0, #1048576000	@ 0x3e800000
 80013c6:	f000 fa13 	bl	80017f0 <setSignalRateLimit>

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xFF);
 80013ca:	21ff      	movs	r1, #255	@ 0xff
 80013cc:	2001      	movs	r0, #1
 80013ce:	f7ff fea1 	bl	8001114 <writeReg>

  // VL53L0X_StaticInit() begin

  uint8_t spad_count;
  bool spad_type_is_aperture;
  if (!getSpadInfo(&spad_count, &spad_type_is_aperture)) { return false; }
 80013d2:	f107 0213 	add.w	r2, r7, #19
 80013d6:	f107 0314 	add.w	r3, r7, #20
 80013da:	4611      	mov	r1, r2
 80013dc:	4618      	mov	r0, r3
 80013de:	f000 fc2d 	bl	8001c3c <getSpadInfo>
 80013e2:	4603      	mov	r3, r0
 80013e4:	f083 0301 	eor.w	r3, r3, #1
 80013e8:	b2db      	uxtb	r3, r3
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d001      	beq.n	80013f2 <initVL53L0X+0xd6>
 80013ee:	2300      	movs	r3, #0
 80013f0:	e1f5      	b.n	80017de <initVL53L0X+0x4c2>

  // The SPAD map (RefGoodSpadMap) is read by VL53L0X_get_info_from_device() in
  // the API, but the same data seems to be more easily readable from
  // GLOBAL_CONFIG_SPAD_ENABLES_REF_0 through _6, so read it from there
  uint8_t ref_spad_map[6];
  readMulti(GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
 80013f2:	f107 030c 	add.w	r3, r7, #12
 80013f6:	2206      	movs	r2, #6
 80013f8:	4619      	mov	r1, r3
 80013fa:	20b0      	movs	r0, #176	@ 0xb0
 80013fc:	f7ff ff64 	bl	80012c8 <readMulti>

  // -- VL53L0X_set_reference_spads() begin (assume NVM values are valid)

  writeReg(0xFF, 0x01);
 8001400:	2101      	movs	r1, #1
 8001402:	20ff      	movs	r0, #255	@ 0xff
 8001404:	f7ff fe86 	bl	8001114 <writeReg>
  writeReg(DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);
 8001408:	2100      	movs	r1, #0
 800140a:	204f      	movs	r0, #79	@ 0x4f
 800140c:	f7ff fe82 	bl	8001114 <writeReg>
  writeReg(DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);
 8001410:	212c      	movs	r1, #44	@ 0x2c
 8001412:	204e      	movs	r0, #78	@ 0x4e
 8001414:	f7ff fe7e 	bl	8001114 <writeReg>
  writeReg(0xFF, 0x00);
 8001418:	2100      	movs	r1, #0
 800141a:	20ff      	movs	r0, #255	@ 0xff
 800141c:	f7ff fe7a 	bl	8001114 <writeReg>
  writeReg(GLOBAL_CONFIG_REF_EN_START_SELECT, 0xB4);
 8001420:	21b4      	movs	r1, #180	@ 0xb4
 8001422:	20b6      	movs	r0, #182	@ 0xb6
 8001424:	f7ff fe76 	bl	8001114 <writeReg>

  uint8_t first_spad_to_enable = spad_type_is_aperture ? 12 : 0; // 12 is the first aperture spad
 8001428:	7cfb      	ldrb	r3, [r7, #19]
 800142a:	2b00      	cmp	r3, #0
 800142c:	d001      	beq.n	8001432 <initVL53L0X+0x116>
 800142e:	230c      	movs	r3, #12
 8001430:	e000      	b.n	8001434 <initVL53L0X+0x118>
 8001432:	2300      	movs	r3, #0
 8001434:	757b      	strb	r3, [r7, #21]
  uint8_t spads_enabled = 0;
 8001436:	2300      	movs	r3, #0
 8001438:	75fb      	strb	r3, [r7, #23]

  for (uint8_t i = 0; i < 48; i++)
 800143a:	2300      	movs	r3, #0
 800143c:	75bb      	strb	r3, [r7, #22]
 800143e:	e040      	b.n	80014c2 <initVL53L0X+0x1a6>
  {
    if (i < first_spad_to_enable || spads_enabled == spad_count)
 8001440:	7dba      	ldrb	r2, [r7, #22]
 8001442:	7d7b      	ldrb	r3, [r7, #21]
 8001444:	429a      	cmp	r2, r3
 8001446:	d303      	bcc.n	8001450 <initVL53L0X+0x134>
 8001448:	7d3b      	ldrb	r3, [r7, #20]
 800144a:	7dfa      	ldrb	r2, [r7, #23]
 800144c:	429a      	cmp	r2, r3
 800144e:	d121      	bne.n	8001494 <initVL53L0X+0x178>
    {
      // This bit is lower than the first one that should be enabled, or
      // (reference_spad_count) bits have already been enabled, so zero this bit
      ref_spad_map[i / 8] &= ~(1 << (i % 8));
 8001450:	7dbb      	ldrb	r3, [r7, #22]
 8001452:	08db      	lsrs	r3, r3, #3
 8001454:	b2d8      	uxtb	r0, r3
 8001456:	4603      	mov	r3, r0
 8001458:	3318      	adds	r3, #24
 800145a:	443b      	add	r3, r7
 800145c:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8001460:	b25a      	sxtb	r2, r3
 8001462:	7dbb      	ldrb	r3, [r7, #22]
 8001464:	f003 0307 	and.w	r3, r3, #7
 8001468:	2101      	movs	r1, #1
 800146a:	fa01 f303 	lsl.w	r3, r1, r3
 800146e:	b25b      	sxtb	r3, r3
 8001470:	43db      	mvns	r3, r3
 8001472:	b25b      	sxtb	r3, r3
 8001474:	4013      	ands	r3, r2
 8001476:	b25a      	sxtb	r2, r3
 8001478:	4603      	mov	r3, r0
 800147a:	b2d2      	uxtb	r2, r2
 800147c:	3318      	adds	r3, #24
 800147e:	443b      	add	r3, r7
 8001480:	f803 2c0c 	strb.w	r2, [r3, #-12]
 8001484:	e01a      	b.n	80014bc <initVL53L0X+0x1a0>
 8001486:	bf00      	nop
 8001488:	200003f8 	.word	0x200003f8
 800148c:	2000044c 	.word	0x2000044c
 8001490:	200003f0 	.word	0x200003f0
    }
    else if ((ref_spad_map[i / 8] >> (i % 8)) & 0x1)
 8001494:	7dbb      	ldrb	r3, [r7, #22]
 8001496:	08db      	lsrs	r3, r3, #3
 8001498:	b2db      	uxtb	r3, r3
 800149a:	3318      	adds	r3, #24
 800149c:	443b      	add	r3, r7
 800149e:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80014a2:	461a      	mov	r2, r3
 80014a4:	7dbb      	ldrb	r3, [r7, #22]
 80014a6:	f003 0307 	and.w	r3, r3, #7
 80014aa:	fa42 f303 	asr.w	r3, r2, r3
 80014ae:	f003 0301 	and.w	r3, r3, #1
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d002      	beq.n	80014bc <initVL53L0X+0x1a0>
    {
      spads_enabled++;
 80014b6:	7dfb      	ldrb	r3, [r7, #23]
 80014b8:	3301      	adds	r3, #1
 80014ba:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < 48; i++)
 80014bc:	7dbb      	ldrb	r3, [r7, #22]
 80014be:	3301      	adds	r3, #1
 80014c0:	75bb      	strb	r3, [r7, #22]
 80014c2:	7dbb      	ldrb	r3, [r7, #22]
 80014c4:	2b2f      	cmp	r3, #47	@ 0x2f
 80014c6:	d9bb      	bls.n	8001440 <initVL53L0X+0x124>
    }
  }

  writeMulti(GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
 80014c8:	f107 030c 	add.w	r3, r7, #12
 80014cc:	2206      	movs	r2, #6
 80014ce:	4619      	mov	r1, r3
 80014d0:	20b0      	movs	r0, #176	@ 0xb0
 80014d2:	f7ff fecb 	bl	800126c <writeMulti>
  // -- VL53L0X_set_reference_spads() end

  // -- VL53L0X_load_tuning_settings() begin
  // DefaultTuningSettings from vl53l0x_tuning.h

  writeReg(0xFF, 0x01);
 80014d6:	2101      	movs	r1, #1
 80014d8:	20ff      	movs	r0, #255	@ 0xff
 80014da:	f7ff fe1b 	bl	8001114 <writeReg>
  writeReg(0x00, 0x00);
 80014de:	2100      	movs	r1, #0
 80014e0:	2000      	movs	r0, #0
 80014e2:	f7ff fe17 	bl	8001114 <writeReg>

  writeReg(0xFF, 0x00);
 80014e6:	2100      	movs	r1, #0
 80014e8:	20ff      	movs	r0, #255	@ 0xff
 80014ea:	f7ff fe13 	bl	8001114 <writeReg>
  writeReg(0x09, 0x00);
 80014ee:	2100      	movs	r1, #0
 80014f0:	2009      	movs	r0, #9
 80014f2:	f7ff fe0f 	bl	8001114 <writeReg>
  writeReg(0x10, 0x00);
 80014f6:	2100      	movs	r1, #0
 80014f8:	2010      	movs	r0, #16
 80014fa:	f7ff fe0b 	bl	8001114 <writeReg>
  writeReg(0x11, 0x00);
 80014fe:	2100      	movs	r1, #0
 8001500:	2011      	movs	r0, #17
 8001502:	f7ff fe07 	bl	8001114 <writeReg>

  writeReg(0x24, 0x01);
 8001506:	2101      	movs	r1, #1
 8001508:	2024      	movs	r0, #36	@ 0x24
 800150a:	f7ff fe03 	bl	8001114 <writeReg>
  writeReg(0x25, 0xFF);
 800150e:	21ff      	movs	r1, #255	@ 0xff
 8001510:	2025      	movs	r0, #37	@ 0x25
 8001512:	f7ff fdff 	bl	8001114 <writeReg>
  writeReg(0x75, 0x00);
 8001516:	2100      	movs	r1, #0
 8001518:	2075      	movs	r0, #117	@ 0x75
 800151a:	f7ff fdfb 	bl	8001114 <writeReg>

  writeReg(0xFF, 0x01);
 800151e:	2101      	movs	r1, #1
 8001520:	20ff      	movs	r0, #255	@ 0xff
 8001522:	f7ff fdf7 	bl	8001114 <writeReg>
  writeReg(0x4E, 0x2C);
 8001526:	212c      	movs	r1, #44	@ 0x2c
 8001528:	204e      	movs	r0, #78	@ 0x4e
 800152a:	f7ff fdf3 	bl	8001114 <writeReg>
  writeReg(0x48, 0x00);
 800152e:	2100      	movs	r1, #0
 8001530:	2048      	movs	r0, #72	@ 0x48
 8001532:	f7ff fdef 	bl	8001114 <writeReg>
  writeReg(0x30, 0x20);
 8001536:	2120      	movs	r1, #32
 8001538:	2030      	movs	r0, #48	@ 0x30
 800153a:	f7ff fdeb 	bl	8001114 <writeReg>

  writeReg(0xFF, 0x00);
 800153e:	2100      	movs	r1, #0
 8001540:	20ff      	movs	r0, #255	@ 0xff
 8001542:	f7ff fde7 	bl	8001114 <writeReg>
  writeReg(0x30, 0x09);
 8001546:	2109      	movs	r1, #9
 8001548:	2030      	movs	r0, #48	@ 0x30
 800154a:	f7ff fde3 	bl	8001114 <writeReg>
  writeReg(0x54, 0x00);
 800154e:	2100      	movs	r1, #0
 8001550:	2054      	movs	r0, #84	@ 0x54
 8001552:	f7ff fddf 	bl	8001114 <writeReg>
  writeReg(0x31, 0x04);
 8001556:	2104      	movs	r1, #4
 8001558:	2031      	movs	r0, #49	@ 0x31
 800155a:	f7ff fddb 	bl	8001114 <writeReg>
  writeReg(0x32, 0x03);
 800155e:	2103      	movs	r1, #3
 8001560:	2032      	movs	r0, #50	@ 0x32
 8001562:	f7ff fdd7 	bl	8001114 <writeReg>
  writeReg(0x40, 0x83);
 8001566:	2183      	movs	r1, #131	@ 0x83
 8001568:	2040      	movs	r0, #64	@ 0x40
 800156a:	f7ff fdd3 	bl	8001114 <writeReg>
  writeReg(0x46, 0x25);
 800156e:	2125      	movs	r1, #37	@ 0x25
 8001570:	2046      	movs	r0, #70	@ 0x46
 8001572:	f7ff fdcf 	bl	8001114 <writeReg>
  writeReg(0x60, 0x00);
 8001576:	2100      	movs	r1, #0
 8001578:	2060      	movs	r0, #96	@ 0x60
 800157a:	f7ff fdcb 	bl	8001114 <writeReg>
  writeReg(0x27, 0x00);
 800157e:	2100      	movs	r1, #0
 8001580:	2027      	movs	r0, #39	@ 0x27
 8001582:	f7ff fdc7 	bl	8001114 <writeReg>
  writeReg(0x50, 0x06);
 8001586:	2106      	movs	r1, #6
 8001588:	2050      	movs	r0, #80	@ 0x50
 800158a:	f7ff fdc3 	bl	8001114 <writeReg>
  writeReg(0x51, 0x00);
 800158e:	2100      	movs	r1, #0
 8001590:	2051      	movs	r0, #81	@ 0x51
 8001592:	f7ff fdbf 	bl	8001114 <writeReg>
  writeReg(0x52, 0x96);
 8001596:	2196      	movs	r1, #150	@ 0x96
 8001598:	2052      	movs	r0, #82	@ 0x52
 800159a:	f7ff fdbb 	bl	8001114 <writeReg>
  writeReg(0x56, 0x08);
 800159e:	2108      	movs	r1, #8
 80015a0:	2056      	movs	r0, #86	@ 0x56
 80015a2:	f7ff fdb7 	bl	8001114 <writeReg>
  writeReg(0x57, 0x30);
 80015a6:	2130      	movs	r1, #48	@ 0x30
 80015a8:	2057      	movs	r0, #87	@ 0x57
 80015aa:	f7ff fdb3 	bl	8001114 <writeReg>
  writeReg(0x61, 0x00);
 80015ae:	2100      	movs	r1, #0
 80015b0:	2061      	movs	r0, #97	@ 0x61
 80015b2:	f7ff fdaf 	bl	8001114 <writeReg>
  writeReg(0x62, 0x00);
 80015b6:	2100      	movs	r1, #0
 80015b8:	2062      	movs	r0, #98	@ 0x62
 80015ba:	f7ff fdab 	bl	8001114 <writeReg>
  writeReg(0x64, 0x00);
 80015be:	2100      	movs	r1, #0
 80015c0:	2064      	movs	r0, #100	@ 0x64
 80015c2:	f7ff fda7 	bl	8001114 <writeReg>
  writeReg(0x65, 0x00);
 80015c6:	2100      	movs	r1, #0
 80015c8:	2065      	movs	r0, #101	@ 0x65
 80015ca:	f7ff fda3 	bl	8001114 <writeReg>
  writeReg(0x66, 0xA0);
 80015ce:	21a0      	movs	r1, #160	@ 0xa0
 80015d0:	2066      	movs	r0, #102	@ 0x66
 80015d2:	f7ff fd9f 	bl	8001114 <writeReg>

  writeReg(0xFF, 0x01);
 80015d6:	2101      	movs	r1, #1
 80015d8:	20ff      	movs	r0, #255	@ 0xff
 80015da:	f7ff fd9b 	bl	8001114 <writeReg>
  writeReg(0x22, 0x32);
 80015de:	2132      	movs	r1, #50	@ 0x32
 80015e0:	2022      	movs	r0, #34	@ 0x22
 80015e2:	f7ff fd97 	bl	8001114 <writeReg>
  writeReg(0x47, 0x14);
 80015e6:	2114      	movs	r1, #20
 80015e8:	2047      	movs	r0, #71	@ 0x47
 80015ea:	f7ff fd93 	bl	8001114 <writeReg>
  writeReg(0x49, 0xFF);
 80015ee:	21ff      	movs	r1, #255	@ 0xff
 80015f0:	2049      	movs	r0, #73	@ 0x49
 80015f2:	f7ff fd8f 	bl	8001114 <writeReg>
  writeReg(0x4A, 0x00);
 80015f6:	2100      	movs	r1, #0
 80015f8:	204a      	movs	r0, #74	@ 0x4a
 80015fa:	f7ff fd8b 	bl	8001114 <writeReg>

  writeReg(0xFF, 0x00);
 80015fe:	2100      	movs	r1, #0
 8001600:	20ff      	movs	r0, #255	@ 0xff
 8001602:	f7ff fd87 	bl	8001114 <writeReg>
  writeReg(0x7A, 0x0A);
 8001606:	210a      	movs	r1, #10
 8001608:	207a      	movs	r0, #122	@ 0x7a
 800160a:	f7ff fd83 	bl	8001114 <writeReg>
  writeReg(0x7B, 0x00);
 800160e:	2100      	movs	r1, #0
 8001610:	207b      	movs	r0, #123	@ 0x7b
 8001612:	f7ff fd7f 	bl	8001114 <writeReg>
  writeReg(0x78, 0x21);
 8001616:	2121      	movs	r1, #33	@ 0x21
 8001618:	2078      	movs	r0, #120	@ 0x78
 800161a:	f7ff fd7b 	bl	8001114 <writeReg>

  writeReg(0xFF, 0x01);
 800161e:	2101      	movs	r1, #1
 8001620:	20ff      	movs	r0, #255	@ 0xff
 8001622:	f7ff fd77 	bl	8001114 <writeReg>
  writeReg(0x23, 0x34);
 8001626:	2134      	movs	r1, #52	@ 0x34
 8001628:	2023      	movs	r0, #35	@ 0x23
 800162a:	f7ff fd73 	bl	8001114 <writeReg>
  writeReg(0x42, 0x00);
 800162e:	2100      	movs	r1, #0
 8001630:	2042      	movs	r0, #66	@ 0x42
 8001632:	f7ff fd6f 	bl	8001114 <writeReg>
  writeReg(0x44, 0xFF);
 8001636:	21ff      	movs	r1, #255	@ 0xff
 8001638:	2044      	movs	r0, #68	@ 0x44
 800163a:	f7ff fd6b 	bl	8001114 <writeReg>
  writeReg(0x45, 0x26);
 800163e:	2126      	movs	r1, #38	@ 0x26
 8001640:	2045      	movs	r0, #69	@ 0x45
 8001642:	f7ff fd67 	bl	8001114 <writeReg>
  writeReg(0x46, 0x05);
 8001646:	2105      	movs	r1, #5
 8001648:	2046      	movs	r0, #70	@ 0x46
 800164a:	f7ff fd63 	bl	8001114 <writeReg>
  writeReg(0x40, 0x40);
 800164e:	2140      	movs	r1, #64	@ 0x40
 8001650:	2040      	movs	r0, #64	@ 0x40
 8001652:	f7ff fd5f 	bl	8001114 <writeReg>
  writeReg(0x0E, 0x06);
 8001656:	2106      	movs	r1, #6
 8001658:	200e      	movs	r0, #14
 800165a:	f7ff fd5b 	bl	8001114 <writeReg>
  writeReg(0x20, 0x1A);
 800165e:	211a      	movs	r1, #26
 8001660:	2020      	movs	r0, #32
 8001662:	f7ff fd57 	bl	8001114 <writeReg>
  writeReg(0x43, 0x40);
 8001666:	2140      	movs	r1, #64	@ 0x40
 8001668:	2043      	movs	r0, #67	@ 0x43
 800166a:	f7ff fd53 	bl	8001114 <writeReg>

  writeReg(0xFF, 0x00);
 800166e:	2100      	movs	r1, #0
 8001670:	20ff      	movs	r0, #255	@ 0xff
 8001672:	f7ff fd4f 	bl	8001114 <writeReg>
  writeReg(0x34, 0x03);
 8001676:	2103      	movs	r1, #3
 8001678:	2034      	movs	r0, #52	@ 0x34
 800167a:	f7ff fd4b 	bl	8001114 <writeReg>
  writeReg(0x35, 0x44);
 800167e:	2144      	movs	r1, #68	@ 0x44
 8001680:	2035      	movs	r0, #53	@ 0x35
 8001682:	f7ff fd47 	bl	8001114 <writeReg>

  writeReg(0xFF, 0x01);
 8001686:	2101      	movs	r1, #1
 8001688:	20ff      	movs	r0, #255	@ 0xff
 800168a:	f7ff fd43 	bl	8001114 <writeReg>
  writeReg(0x31, 0x04);
 800168e:	2104      	movs	r1, #4
 8001690:	2031      	movs	r0, #49	@ 0x31
 8001692:	f7ff fd3f 	bl	8001114 <writeReg>
  writeReg(0x4B, 0x09);
 8001696:	2109      	movs	r1, #9
 8001698:	204b      	movs	r0, #75	@ 0x4b
 800169a:	f7ff fd3b 	bl	8001114 <writeReg>
  writeReg(0x4C, 0x05);
 800169e:	2105      	movs	r1, #5
 80016a0:	204c      	movs	r0, #76	@ 0x4c
 80016a2:	f7ff fd37 	bl	8001114 <writeReg>
  writeReg(0x4D, 0x04);
 80016a6:	2104      	movs	r1, #4
 80016a8:	204d      	movs	r0, #77	@ 0x4d
 80016aa:	f7ff fd33 	bl	8001114 <writeReg>

  writeReg(0xFF, 0x00);
 80016ae:	2100      	movs	r1, #0
 80016b0:	20ff      	movs	r0, #255	@ 0xff
 80016b2:	f7ff fd2f 	bl	8001114 <writeReg>
  writeReg(0x44, 0x00);
 80016b6:	2100      	movs	r1, #0
 80016b8:	2044      	movs	r0, #68	@ 0x44
 80016ba:	f7ff fd2b 	bl	8001114 <writeReg>
  writeReg(0x45, 0x20);
 80016be:	2120      	movs	r1, #32
 80016c0:	2045      	movs	r0, #69	@ 0x45
 80016c2:	f7ff fd27 	bl	8001114 <writeReg>
  writeReg(0x47, 0x08);
 80016c6:	2108      	movs	r1, #8
 80016c8:	2047      	movs	r0, #71	@ 0x47
 80016ca:	f7ff fd23 	bl	8001114 <writeReg>
  writeReg(0x48, 0x28);
 80016ce:	2128      	movs	r1, #40	@ 0x28
 80016d0:	2048      	movs	r0, #72	@ 0x48
 80016d2:	f7ff fd1f 	bl	8001114 <writeReg>
  writeReg(0x67, 0x00);
 80016d6:	2100      	movs	r1, #0
 80016d8:	2067      	movs	r0, #103	@ 0x67
 80016da:	f7ff fd1b 	bl	8001114 <writeReg>
  writeReg(0x70, 0x04);
 80016de:	2104      	movs	r1, #4
 80016e0:	2070      	movs	r0, #112	@ 0x70
 80016e2:	f7ff fd17 	bl	8001114 <writeReg>
  writeReg(0x71, 0x01);
 80016e6:	2101      	movs	r1, #1
 80016e8:	2071      	movs	r0, #113	@ 0x71
 80016ea:	f7ff fd13 	bl	8001114 <writeReg>
  writeReg(0x72, 0xFE);
 80016ee:	21fe      	movs	r1, #254	@ 0xfe
 80016f0:	2072      	movs	r0, #114	@ 0x72
 80016f2:	f7ff fd0f 	bl	8001114 <writeReg>
  writeReg(0x76, 0x00);
 80016f6:	2100      	movs	r1, #0
 80016f8:	2076      	movs	r0, #118	@ 0x76
 80016fa:	f7ff fd0b 	bl	8001114 <writeReg>
  writeReg(0x77, 0x00);
 80016fe:	2100      	movs	r1, #0
 8001700:	2077      	movs	r0, #119	@ 0x77
 8001702:	f7ff fd07 	bl	8001114 <writeReg>

  writeReg(0xFF, 0x01);
 8001706:	2101      	movs	r1, #1
 8001708:	20ff      	movs	r0, #255	@ 0xff
 800170a:	f7ff fd03 	bl	8001114 <writeReg>
  writeReg(0x0D, 0x01);
 800170e:	2101      	movs	r1, #1
 8001710:	200d      	movs	r0, #13
 8001712:	f7ff fcff 	bl	8001114 <writeReg>

  writeReg(0xFF, 0x00);
 8001716:	2100      	movs	r1, #0
 8001718:	20ff      	movs	r0, #255	@ 0xff
 800171a:	f7ff fcfb 	bl	8001114 <writeReg>
  writeReg(0x80, 0x01);
 800171e:	2101      	movs	r1, #1
 8001720:	2080      	movs	r0, #128	@ 0x80
 8001722:	f7ff fcf7 	bl	8001114 <writeReg>
  writeReg(0x01, 0xF8);
 8001726:	21f8      	movs	r1, #248	@ 0xf8
 8001728:	2001      	movs	r0, #1
 800172a:	f7ff fcf3 	bl	8001114 <writeReg>

  writeReg(0xFF, 0x01);
 800172e:	2101      	movs	r1, #1
 8001730:	20ff      	movs	r0, #255	@ 0xff
 8001732:	f7ff fcef 	bl	8001114 <writeReg>
  writeReg(0x8E, 0x01);
 8001736:	2101      	movs	r1, #1
 8001738:	208e      	movs	r0, #142	@ 0x8e
 800173a:	f7ff fceb 	bl	8001114 <writeReg>
  writeReg(0x00, 0x01);
 800173e:	2101      	movs	r1, #1
 8001740:	2000      	movs	r0, #0
 8001742:	f7ff fce7 	bl	8001114 <writeReg>
  writeReg(0xFF, 0x00);
 8001746:	2100      	movs	r1, #0
 8001748:	20ff      	movs	r0, #255	@ 0xff
 800174a:	f7ff fce3 	bl	8001114 <writeReg>
  writeReg(0x80, 0x00);
 800174e:	2100      	movs	r1, #0
 8001750:	2080      	movs	r0, #128	@ 0x80
 8001752:	f7ff fcdf 	bl	8001114 <writeReg>
  // -- VL53L0X_load_tuning_settings() end

  // "Set interrupt config to new sample ready"
  // -- VL53L0X_SetGpioConfig() begin

  writeReg(SYSTEM_INTERRUPT_CONFIG_GPIO, 0x04);
 8001756:	2104      	movs	r1, #4
 8001758:	200a      	movs	r0, #10
 800175a:	f7ff fcdb 	bl	8001114 <writeReg>
  writeReg(GPIO_HV_MUX_ACTIVE_HIGH, readReg(GPIO_HV_MUX_ACTIVE_HIGH) & ~0x10); // active low
 800175e:	2084      	movs	r0, #132	@ 0x84
 8001760:	f7ff fd2c 	bl	80011bc <readReg>
 8001764:	4603      	mov	r3, r0
 8001766:	f023 0310 	bic.w	r3, r3, #16
 800176a:	b2db      	uxtb	r3, r3
 800176c:	4619      	mov	r1, r3
 800176e:	2084      	movs	r0, #132	@ 0x84
 8001770:	f7ff fcd0 	bl	8001114 <writeReg>
  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 8001774:	2101      	movs	r1, #1
 8001776:	200b      	movs	r0, #11
 8001778:	f7ff fccc 	bl	8001114 <writeReg>

  // -- VL53L0X_SetGpioConfig() end

  g_measTimBudUs = getMeasurementTimingBudget();
 800177c:	f000 f904 	bl	8001988 <getMeasurementTimingBudget>
 8001780:	4603      	mov	r3, r0
 8001782:	4a19      	ldr	r2, [pc, #100]	@ (80017e8 <initVL53L0X+0x4cc>)
 8001784:	6013      	str	r3, [r2, #0]
  // "Disable MSRC and TCC by default"
  // MSRC = Minimum Signal Rate Check
  // TCC = Target CentreCheck
  // -- VL53L0X_SetSequenceStepEnable() begin

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xE8);
 8001786:	21e8      	movs	r1, #232	@ 0xe8
 8001788:	2001      	movs	r0, #1
 800178a:	f7ff fcc3 	bl	8001114 <writeReg>

  // -- VL53L0X_SetSequenceStepEnable() end

  // "Recalculate timing budget"
  setMeasurementTimingBudget(g_measTimBudUs);
 800178e:	4b16      	ldr	r3, [pc, #88]	@ (80017e8 <initVL53L0X+0x4cc>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	4618      	mov	r0, r3
 8001794:	f000 f860 	bl	8001858 <setMeasurementTimingBudget>

  // VL53L0X_PerformRefCalibration() begin (VL53L0X_perform_ref_calibration())

  // -- VL53L0X_perform_vhv_calibration() begin

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0x01);
 8001798:	2101      	movs	r1, #1
 800179a:	2001      	movs	r0, #1
 800179c:	f7ff fcba 	bl	8001114 <writeReg>
  if (!performSingleRefCalibration(0x40)) { return false; }
 80017a0:	2040      	movs	r0, #64	@ 0x40
 80017a2:	f000 fc07 	bl	8001fb4 <performSingleRefCalibration>
 80017a6:	4603      	mov	r3, r0
 80017a8:	f083 0301 	eor.w	r3, r3, #1
 80017ac:	b2db      	uxtb	r3, r3
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d001      	beq.n	80017b6 <initVL53L0X+0x49a>
 80017b2:	2300      	movs	r3, #0
 80017b4:	e013      	b.n	80017de <initVL53L0X+0x4c2>

  // -- VL53L0X_perform_vhv_calibration() end

  // -- VL53L0X_perform_phase_calibration() begin

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0x02);
 80017b6:	2102      	movs	r1, #2
 80017b8:	2001      	movs	r0, #1
 80017ba:	f7ff fcab 	bl	8001114 <writeReg>
  if (!performSingleRefCalibration(0x00)) { return false; }
 80017be:	2000      	movs	r0, #0
 80017c0:	f000 fbf8 	bl	8001fb4 <performSingleRefCalibration>
 80017c4:	4603      	mov	r3, r0
 80017c6:	f083 0301 	eor.w	r3, r3, #1
 80017ca:	b2db      	uxtb	r3, r3
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d001      	beq.n	80017d4 <initVL53L0X+0x4b8>
 80017d0:	2300      	movs	r3, #0
 80017d2:	e004      	b.n	80017de <initVL53L0X+0x4c2>

  // -- VL53L0X_perform_phase_calibration() end

  // "restore the previous Sequence Config"
  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xE8);
 80017d4:	21e8      	movs	r1, #232	@ 0xe8
 80017d6:	2001      	movs	r0, #1
 80017d8:	f7ff fc9c 	bl	8001114 <writeReg>

  // VL53L0X_PerformRefCalibration() end

  return true;
 80017dc:	2301      	movs	r3, #1
}
 80017de:	4618      	mov	r0, r3
 80017e0:	3718      	adds	r7, #24
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bd80      	pop	{r7, pc}
 80017e6:	bf00      	nop
 80017e8:	200003f4 	.word	0x200003f4
 80017ec:	00000000 	.word	0x00000000

080017f0 <setSignalRateLimit>:
// Setting a lower limit increases the potential range of the sensor but also
// seems to increase the likelihood of getting an inaccurate reading because of
// unwanted reflections from objects other than the intended target.
// Defaults to 0.25 MCPS as initialized by the ST API and this library.
bool setSignalRateLimit(float limit_Mcps)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b082      	sub	sp, #8
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
  if (limit_Mcps < 0 || limit_Mcps > 511.99) { return false; }
 80017f8:	f04f 0100 	mov.w	r1, #0
 80017fc:	6878      	ldr	r0, [r7, #4]
 80017fe:	f7ff fbef 	bl	8000fe0 <__aeabi_fcmplt>
 8001802:	4603      	mov	r3, r0
 8001804:	2b00      	cmp	r3, #0
 8001806:	d10a      	bne.n	800181e <setSignalRateLimit+0x2e>
 8001808:	6878      	ldr	r0, [r7, #4]
 800180a:	f7fe fe0d 	bl	8000428 <__aeabi_f2d>
 800180e:	a310      	add	r3, pc, #64	@ (adr r3, 8001850 <setSignalRateLimit+0x60>)
 8001810:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001814:	f7ff f8f0 	bl	80009f8 <__aeabi_dcmpgt>
 8001818:	4603      	mov	r3, r0
 800181a:	2b00      	cmp	r3, #0
 800181c:	d001      	beq.n	8001822 <setSignalRateLimit+0x32>
 800181e:	2300      	movs	r3, #0
 8001820:	e00f      	b.n	8001842 <setSignalRateLimit+0x52>

  // Q9.7 fixed point format (9 integer bits, 7 fractional bits)
  writeReg16Bit(FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT, limit_Mcps * (1 << 7));
 8001822:	f04f 4186 	mov.w	r1, #1124073472	@ 0x43000000
 8001826:	6878      	ldr	r0, [r7, #4]
 8001828:	f7ff fa3c 	bl	8000ca4 <__aeabi_fmul>
 800182c:	4603      	mov	r3, r0
 800182e:	4618      	mov	r0, r3
 8001830:	f7ff fbfe 	bl	8001030 <__aeabi_f2uiz>
 8001834:	4603      	mov	r3, r0
 8001836:	b29b      	uxth	r3, r3
 8001838:	4619      	mov	r1, r3
 800183a:	2044      	movs	r0, #68	@ 0x44
 800183c:	f7ff fc94 	bl	8001168 <writeReg16Bit>
  return true;
 8001840:	2301      	movs	r3, #1
}
 8001842:	4618      	mov	r0, r3
 8001844:	3708      	adds	r7, #8
 8001846:	46bd      	mov	sp, r7
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop
 800184c:	f3af 8000 	nop.w
 8001850:	0a3d70a4 	.word	0x0a3d70a4
 8001854:	407fffd7 	.word	0x407fffd7

08001858 <setMeasurementTimingBudget>:
// budget allows for more accurate measurements. Increasing the budget by a
// factor of N decreases the range measurement standard deviation by a factor of
// sqrt(N). Defaults to about 33 milliseconds; the minimum is 20 ms.
// based on VL53L0X_set_measurement_timing_budget_micro_seconds()
bool setMeasurementTimingBudget(uint32_t budget_us)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b092      	sub	sp, #72	@ 0x48
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  uint16_t const StartOverhead      = 1320; // note that this is different than the value in get_
 8001860:	f44f 63a5 	mov.w	r3, #1320	@ 0x528
 8001864:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  uint16_t const EndOverhead        = 960;
 8001868:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 800186c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  uint16_t const MsrcOverhead       = 660;
 800186e:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8001872:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  uint16_t const TccOverhead        = 590;
 8001874:	f240 234e 	movw	r3, #590	@ 0x24e
 8001878:	877b      	strh	r3, [r7, #58]	@ 0x3a
  uint16_t const DssOverhead        = 690;
 800187a:	f240 23b2 	movw	r3, #690	@ 0x2b2
 800187e:	873b      	strh	r3, [r7, #56]	@ 0x38
  uint16_t const PreRangeOverhead   = 660;
 8001880:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8001884:	86fb      	strh	r3, [r7, #54]	@ 0x36
  uint16_t const FinalRangeOverhead = 550;
 8001886:	f240 2326 	movw	r3, #550	@ 0x226
 800188a:	86bb      	strh	r3, [r7, #52]	@ 0x34

  uint32_t const MinTimingBudget = 20000;
 800188c:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8001890:	633b      	str	r3, [r7, #48]	@ 0x30

  if (budget_us < MinTimingBudget) { return false; }
 8001892:	687a      	ldr	r2, [r7, #4]
 8001894:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001896:	429a      	cmp	r2, r3
 8001898:	d201      	bcs.n	800189e <setMeasurementTimingBudget+0x46>
 800189a:	2300      	movs	r3, #0
 800189c:	e06e      	b.n	800197c <setMeasurementTimingBudget+0x124>

  uint32_t used_budget_us = StartOverhead + EndOverhead;
 800189e:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 80018a2:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80018a4:	4413      	add	r3, r2
 80018a6:	647b      	str	r3, [r7, #68]	@ 0x44

  getSequenceStepEnables(&enables);
 80018a8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018ac:	4618      	mov	r0, r3
 80018ae:	f000 fa5f 	bl	8001d70 <getSequenceStepEnables>
  getSequenceStepTimeouts(&enables, &timeouts);
 80018b2:	f107 020c 	add.w	r2, r7, #12
 80018b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018ba:	4611      	mov	r1, r2
 80018bc:	4618      	mov	r0, r3
 80018be:	f000 fa89 	bl	8001dd4 <getSequenceStepTimeouts>

  if (enables.tcc)
 80018c2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d005      	beq.n	80018d6 <setMeasurementTimingBudget+0x7e>
  {
    used_budget_us += (timeouts.msrc_dss_tcc_us + TccOverhead);
 80018ca:	69ba      	ldr	r2, [r7, #24]
 80018cc:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80018ce:	4413      	add	r3, r2
 80018d0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80018d2:	4413      	add	r3, r2
 80018d4:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  if (enables.dss)
 80018d6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d007      	beq.n	80018ee <setMeasurementTimingBudget+0x96>
  {
    used_budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead);
 80018de:	69ba      	ldr	r2, [r7, #24]
 80018e0:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80018e2:	4413      	add	r3, r2
 80018e4:	005b      	lsls	r3, r3, #1
 80018e6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80018e8:	4413      	add	r3, r2
 80018ea:	647b      	str	r3, [r7, #68]	@ 0x44
 80018ec:	e009      	b.n	8001902 <setMeasurementTimingBudget+0xaa>
  }
  else if (enables.msrc)
 80018ee:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d005      	beq.n	8001902 <setMeasurementTimingBudget+0xaa>
  {
    used_budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead);
 80018f6:	69ba      	ldr	r2, [r7, #24]
 80018f8:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80018fa:	4413      	add	r3, r2
 80018fc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80018fe:	4413      	add	r3, r2
 8001900:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  if (enables.pre_range)
 8001902:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001906:	2b00      	cmp	r3, #0
 8001908:	d005      	beq.n	8001916 <setMeasurementTimingBudget+0xbe>
  {
    used_budget_us += (timeouts.pre_range_us + PreRangeOverhead);
 800190a:	69fa      	ldr	r2, [r7, #28]
 800190c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800190e:	4413      	add	r3, r2
 8001910:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001912:	4413      	add	r3, r2
 8001914:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  if (enables.final_range)
 8001916:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800191a:	2b00      	cmp	r3, #0
 800191c:	d02d      	beq.n	800197a <setMeasurementTimingBudget+0x122>
  {
    used_budget_us += FinalRangeOverhead;
 800191e:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8001920:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001922:	4413      	add	r3, r2
 8001924:	647b      	str	r3, [r7, #68]	@ 0x44
    // budget and the sum of all other timeouts within the sequence.
    // If there is no room for the final range timeout, then an error
    // will be set. Otherwise the remaining time will be applied to
    // the final range."

    if (used_budget_us > budget_us)
 8001926:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	429a      	cmp	r2, r3
 800192c:	d901      	bls.n	8001932 <setMeasurementTimingBudget+0xda>
    {
      // "Requested timeout too big."
      return false;
 800192e:	2300      	movs	r3, #0
 8001930:	e024      	b.n	800197c <setMeasurementTimingBudget+0x124>
    }

    uint32_t final_range_timeout_us = budget_us - used_budget_us;
 8001932:	687a      	ldr	r2, [r7, #4]
 8001934:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001936:	1ad3      	subs	r3, r2, r3
 8001938:	62fb      	str	r3, [r7, #44]	@ 0x2c
    //  timeouts must be expressed in macro periods MClks
    //  because they have different vcsel periods."

    uint16_t final_range_timeout_mclks =
      timeoutMicrosecondsToMclks(final_range_timeout_us,
                                 timeouts.final_range_vcsel_period_pclks);
 800193a:	89fb      	ldrh	r3, [r7, #14]
      timeoutMicrosecondsToMclks(final_range_timeout_us,
 800193c:	b2db      	uxtb	r3, r3
 800193e:	4619      	mov	r1, r3
 8001940:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001942:	f000 fb11 	bl	8001f68 <timeoutMicrosecondsToMclks>
 8001946:	4603      	mov	r3, r0
    uint16_t final_range_timeout_mclks =
 8001948:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

    if (enables.pre_range)
 800194c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001950:	2b00      	cmp	r3, #0
 8001952:	d005      	beq.n	8001960 <setMeasurementTimingBudget+0x108>
    {
      final_range_timeout_mclks += timeouts.pre_range_mclks;
 8001954:	8a7a      	ldrh	r2, [r7, #18]
 8001956:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800195a:	4413      	add	r3, r2
 800195c:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    }

    writeReg16Bit(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 8001960:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8001964:	4618      	mov	r0, r3
 8001966:	f000 faad 	bl	8001ec4 <encodeTimeout>
 800196a:	4603      	mov	r3, r0
 800196c:	4619      	mov	r1, r3
 800196e:	2071      	movs	r0, #113	@ 0x71
 8001970:	f7ff fbfa 	bl	8001168 <writeReg16Bit>
      encodeTimeout(final_range_timeout_mclks));

    // set_sequence_step_timeout() end

    g_measTimBudUs = budget_us; // store for internal reuse
 8001974:	4a03      	ldr	r2, [pc, #12]	@ (8001984 <setMeasurementTimingBudget+0x12c>)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	6013      	str	r3, [r2, #0]
  }
  return true;
 800197a:	2301      	movs	r3, #1
}
 800197c:	4618      	mov	r0, r3
 800197e:	3748      	adds	r7, #72	@ 0x48
 8001980:	46bd      	mov	sp, r7
 8001982:	bd80      	pop	{r7, pc}
 8001984:	200003f4 	.word	0x200003f4

08001988 <getMeasurementTimingBudget>:

// Get the measurement timing budget in microseconds
// based on VL53L0X_get_measurement_timing_budget_micro_seconds()
// in us
uint32_t getMeasurementTimingBudget(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b08c      	sub	sp, #48	@ 0x30
 800198c:	af00      	add	r7, sp, #0
  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  uint16_t const StartOverhead     = 1910; // note that this is different than the value in set_
 800198e:	f240 7376 	movw	r3, #1910	@ 0x776
 8001992:	857b      	strh	r3, [r7, #42]	@ 0x2a
  uint16_t const EndOverhead        = 960;
 8001994:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8001998:	853b      	strh	r3, [r7, #40]	@ 0x28
  uint16_t const MsrcOverhead       = 660;
 800199a:	f44f 7325 	mov.w	r3, #660	@ 0x294
 800199e:	84fb      	strh	r3, [r7, #38]	@ 0x26
  uint16_t const TccOverhead        = 590;
 80019a0:	f240 234e 	movw	r3, #590	@ 0x24e
 80019a4:	84bb      	strh	r3, [r7, #36]	@ 0x24
  uint16_t const DssOverhead        = 690;
 80019a6:	f240 23b2 	movw	r3, #690	@ 0x2b2
 80019aa:	847b      	strh	r3, [r7, #34]	@ 0x22
  uint16_t const PreRangeOverhead   = 660;
 80019ac:	f44f 7325 	mov.w	r3, #660	@ 0x294
 80019b0:	843b      	strh	r3, [r7, #32]
  uint16_t const FinalRangeOverhead = 550;
 80019b2:	f240 2326 	movw	r3, #550	@ 0x226
 80019b6:	83fb      	strh	r3, [r7, #30]

  // "Start and end overhead times always present"
  uint32_t budget_us = StartOverhead + EndOverhead;
 80019b8:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 80019ba:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80019bc:	4413      	add	r3, r2
 80019be:	62fb      	str	r3, [r7, #44]	@ 0x2c

  getSequenceStepEnables(&enables);
 80019c0:	f107 0318 	add.w	r3, r7, #24
 80019c4:	4618      	mov	r0, r3
 80019c6:	f000 f9d3 	bl	8001d70 <getSequenceStepEnables>
  getSequenceStepTimeouts(&enables, &timeouts);
 80019ca:	463a      	mov	r2, r7
 80019cc:	f107 0318 	add.w	r3, r7, #24
 80019d0:	4611      	mov	r1, r2
 80019d2:	4618      	mov	r0, r3
 80019d4:	f000 f9fe 	bl	8001dd4 <getSequenceStepTimeouts>

  if (enables.tcc)
 80019d8:	7e3b      	ldrb	r3, [r7, #24]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d005      	beq.n	80019ea <getMeasurementTimingBudget+0x62>
  {
    budget_us += (timeouts.msrc_dss_tcc_us + TccOverhead);
 80019de:	68fa      	ldr	r2, [r7, #12]
 80019e0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80019e2:	4413      	add	r3, r2
 80019e4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80019e6:	4413      	add	r3, r2
 80019e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  if (enables.dss)
 80019ea:	7ebb      	ldrb	r3, [r7, #26]
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d007      	beq.n	8001a00 <getMeasurementTimingBudget+0x78>
  {
    budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead);
 80019f0:	68fa      	ldr	r2, [r7, #12]
 80019f2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80019f4:	4413      	add	r3, r2
 80019f6:	005b      	lsls	r3, r3, #1
 80019f8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80019fa:	4413      	add	r3, r2
 80019fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80019fe:	e008      	b.n	8001a12 <getMeasurementTimingBudget+0x8a>
  }
  else if (enables.msrc)
 8001a00:	7e7b      	ldrb	r3, [r7, #25]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d005      	beq.n	8001a12 <getMeasurementTimingBudget+0x8a>
  {
    budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead);
 8001a06:	68fa      	ldr	r2, [r7, #12]
 8001a08:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001a0a:	4413      	add	r3, r2
 8001a0c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001a0e:	4413      	add	r3, r2
 8001a10:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  if (enables.pre_range)
 8001a12:	7efb      	ldrb	r3, [r7, #27]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d005      	beq.n	8001a24 <getMeasurementTimingBudget+0x9c>
  {
    budget_us += (timeouts.pre_range_us + PreRangeOverhead);
 8001a18:	693a      	ldr	r2, [r7, #16]
 8001a1a:	8c3b      	ldrh	r3, [r7, #32]
 8001a1c:	4413      	add	r3, r2
 8001a1e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001a20:	4413      	add	r3, r2
 8001a22:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  if (enables.final_range)
 8001a24:	7f3b      	ldrb	r3, [r7, #28]
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d005      	beq.n	8001a36 <getMeasurementTimingBudget+0xae>
  {
    budget_us += (timeouts.final_range_us + FinalRangeOverhead);
 8001a2a:	697a      	ldr	r2, [r7, #20]
 8001a2c:	8bfb      	ldrh	r3, [r7, #30]
 8001a2e:	4413      	add	r3, r2
 8001a30:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001a32:	4413      	add	r3, r2
 8001a34:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  g_measTimBudUs = budget_us; // store for internal reuse
 8001a36:	4a04      	ldr	r2, [pc, #16]	@ (8001a48 <getMeasurementTimingBudget+0xc0>)
 8001a38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a3a:	6013      	str	r3, [r2, #0]
  return budget_us;
 8001a3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8001a3e:	4618      	mov	r0, r3
 8001a40:	3730      	adds	r7, #48	@ 0x30
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	200003f4 	.word	0x200003f4

08001a4c <getVcselPulsePeriod>:
}

// Get the VCSEL pulse period in PCLKs for the given period type.
// based on VL53L0X_get_vcsel_pulse_period()
uint8_t getVcselPulsePeriod(vcselPeriodType type)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b082      	sub	sp, #8
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	4603      	mov	r3, r0
 8001a54:	71fb      	strb	r3, [r7, #7]
  if (type == VcselPeriodPreRange)
 8001a56:	79fb      	ldrb	r3, [r7, #7]
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d108      	bne.n	8001a6e <getVcselPulsePeriod+0x22>
  {
    return decodeVcselPeriod(readReg(PRE_RANGE_CONFIG_VCSEL_PERIOD));
 8001a5c:	2050      	movs	r0, #80	@ 0x50
 8001a5e:	f7ff fbad 	bl	80011bc <readReg>
 8001a62:	4603      	mov	r3, r0
 8001a64:	3301      	adds	r3, #1
 8001a66:	b2db      	uxtb	r3, r3
 8001a68:	005b      	lsls	r3, r3, #1
 8001a6a:	b2db      	uxtb	r3, r3
 8001a6c:	e00c      	b.n	8001a88 <getVcselPulsePeriod+0x3c>
  }
  else if (type == VcselPeriodFinalRange)
 8001a6e:	79fb      	ldrb	r3, [r7, #7]
 8001a70:	2b01      	cmp	r3, #1
 8001a72:	d108      	bne.n	8001a86 <getVcselPulsePeriod+0x3a>
  {
    return decodeVcselPeriod(readReg(FINAL_RANGE_CONFIG_VCSEL_PERIOD));
 8001a74:	2070      	movs	r0, #112	@ 0x70
 8001a76:	f7ff fba1 	bl	80011bc <readReg>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	3301      	adds	r3, #1
 8001a7e:	b2db      	uxtb	r3, r3
 8001a80:	005b      	lsls	r3, r3, #1
 8001a82:	b2db      	uxtb	r3, r3
 8001a84:	e000      	b.n	8001a88 <getVcselPulsePeriod+0x3c>
  }
  else { return 255; }
 8001a86:	23ff      	movs	r3, #255	@ 0xff
}
 8001a88:	4618      	mov	r0, r3
 8001a8a:	3708      	adds	r7, #8
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bd80      	pop	{r7, pc}

08001a90 <readRangeContinuousMillimeters>:

// Returns a range reading in millimeters when continuous mode is active
// (readRangeSingleMillimeters() also calls this function after starting a
// single-shot range measurement)
// extraStats provides additional info for this measurment. Set to 0 if not needed.
uint16_t readRangeContinuousMillimeters( statInfo_t_VL53L0X *extraStats ) {
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b086      	sub	sp, #24
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  uint8_t tempBuffer[12];
  uint16_t temp;
  startTimeout();
 8001a98:	f001 fa2c 	bl	8002ef4 <HAL_GetTick>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	b29a      	uxth	r2, r3
 8001aa0:	4b35      	ldr	r3, [pc, #212]	@ (8001b78 <readRangeContinuousMillimeters+0xe8>)
 8001aa2:	801a      	strh	r2, [r3, #0]
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0) {
 8001aa4:	e015      	b.n	8001ad2 <readRangeContinuousMillimeters+0x42>
    if (checkTimeoutExpired())
 8001aa6:	4b35      	ldr	r3, [pc, #212]	@ (8001b7c <readRangeContinuousMillimeters+0xec>)
 8001aa8:	881b      	ldrh	r3, [r3, #0]
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d011      	beq.n	8001ad2 <readRangeContinuousMillimeters+0x42>
 8001aae:	f001 fa21 	bl	8002ef4 <HAL_GetTick>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	b29b      	uxth	r3, r3
 8001ab6:	461a      	mov	r2, r3
 8001ab8:	4b2f      	ldr	r3, [pc, #188]	@ (8001b78 <readRangeContinuousMillimeters+0xe8>)
 8001aba:	881b      	ldrh	r3, [r3, #0]
 8001abc:	1ad3      	subs	r3, r2, r3
 8001abe:	4a2f      	ldr	r2, [pc, #188]	@ (8001b7c <readRangeContinuousMillimeters+0xec>)
 8001ac0:	8812      	ldrh	r2, [r2, #0]
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	dd05      	ble.n	8001ad2 <readRangeContinuousMillimeters+0x42>
    {
      g_isTimeout = true;
 8001ac6:	4b2e      	ldr	r3, [pc, #184]	@ (8001b80 <readRangeContinuousMillimeters+0xf0>)
 8001ac8:	2201      	movs	r2, #1
 8001aca:	701a      	strb	r2, [r3, #0]
      return 65535;
 8001acc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001ad0:	e04e      	b.n	8001b70 <readRangeContinuousMillimeters+0xe0>
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0) {
 8001ad2:	2013      	movs	r0, #19
 8001ad4:	f7ff fb72 	bl	80011bc <readReg>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	f003 0307 	and.w	r3, r3, #7
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d0e1      	beq.n	8001aa6 <readRangeContinuousMillimeters+0x16>
    }
  }
  if( extraStats == 0 ){
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d105      	bne.n	8001af4 <readRangeContinuousMillimeters+0x64>
    // assumptions: Linearity Corrective Gain is 1000 (default);
    // fractional ranging is not enabled
    temp = readReg16Bit(RESULT_RANGE_STATUS + 10);
 8001ae8:	201e      	movs	r0, #30
 8001aea:	f7ff fb93 	bl	8001214 <readReg16Bit>
 8001aee:	4603      	mov	r3, r0
 8001af0:	82fb      	strh	r3, [r7, #22]
 8001af2:	e038      	b.n	8001b66 <readRangeContinuousMillimeters+0xd6>
    //   4: 0 ?
    //   5: ???
    // 6,7: signal count rate [mcps], uint16_t, fixpoint9.7
    // 9,8: AmbientRateRtnMegaCps  [mcps], uint16_t, fixpoimt9.7
    // A,B: uncorrected distance [mm], uint16_t
    readMulti(0x14, tempBuffer, 12);
 8001af4:	f107 0308 	add.w	r3, r7, #8
 8001af8:	220c      	movs	r2, #12
 8001afa:	4619      	mov	r1, r3
 8001afc:	2014      	movs	r0, #20
 8001afe:	f7ff fbe3 	bl	80012c8 <readMulti>
    extraStats->rangeStatus =  tempBuffer[0x00]>>3;
 8001b02:	7a3b      	ldrb	r3, [r7, #8]
 8001b04:	08db      	lsrs	r3, r3, #3
 8001b06:	b2da      	uxtb	r2, r3
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	721a      	strb	r2, [r3, #8]
    extraStats->spadCnt     = (tempBuffer[0x02]<<8) | tempBuffer[0x03];
 8001b0c:	7abb      	ldrb	r3, [r7, #10]
 8001b0e:	b21b      	sxth	r3, r3
 8001b10:	021b      	lsls	r3, r3, #8
 8001b12:	b21a      	sxth	r2, r3
 8001b14:	7afb      	ldrb	r3, [r7, #11]
 8001b16:	b21b      	sxth	r3, r3
 8001b18:	4313      	orrs	r3, r2
 8001b1a:	b21b      	sxth	r3, r3
 8001b1c:	b29a      	uxth	r2, r3
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	80da      	strh	r2, [r3, #6]
    extraStats->signalCnt   = (tempBuffer[0x06]<<8) | tempBuffer[0x07];
 8001b22:	7bbb      	ldrb	r3, [r7, #14]
 8001b24:	b21b      	sxth	r3, r3
 8001b26:	021b      	lsls	r3, r3, #8
 8001b28:	b21a      	sxth	r2, r3
 8001b2a:	7bfb      	ldrb	r3, [r7, #15]
 8001b2c:	b21b      	sxth	r3, r3
 8001b2e:	4313      	orrs	r3, r2
 8001b30:	b21b      	sxth	r3, r3
 8001b32:	b29a      	uxth	r2, r3
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	805a      	strh	r2, [r3, #2]
    extraStats->ambientCnt  = (tempBuffer[0x08]<<8) | tempBuffer[0x09];    
 8001b38:	7c3b      	ldrb	r3, [r7, #16]
 8001b3a:	b21b      	sxth	r3, r3
 8001b3c:	021b      	lsls	r3, r3, #8
 8001b3e:	b21a      	sxth	r2, r3
 8001b40:	7c7b      	ldrb	r3, [r7, #17]
 8001b42:	b21b      	sxth	r3, r3
 8001b44:	4313      	orrs	r3, r2
 8001b46:	b21b      	sxth	r3, r3
 8001b48:	b29a      	uxth	r2, r3
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	809a      	strh	r2, [r3, #4]
    temp                    = (tempBuffer[0x0A]<<8) | tempBuffer[0x0B];
 8001b4e:	7cbb      	ldrb	r3, [r7, #18]
 8001b50:	b21b      	sxth	r3, r3
 8001b52:	021b      	lsls	r3, r3, #8
 8001b54:	b21a      	sxth	r2, r3
 8001b56:	7cfb      	ldrb	r3, [r7, #19]
 8001b58:	b21b      	sxth	r3, r3
 8001b5a:	4313      	orrs	r3, r2
 8001b5c:	b21b      	sxth	r3, r3
 8001b5e:	82fb      	strh	r3, [r7, #22]
    extraStats->rawDistance = temp;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	8afa      	ldrh	r2, [r7, #22]
 8001b64:	801a      	strh	r2, [r3, #0]
  }
  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 8001b66:	2101      	movs	r1, #1
 8001b68:	200b      	movs	r0, #11
 8001b6a:	f7ff fad3 	bl	8001114 <writeReg>
  return temp;
 8001b6e:	8afb      	ldrh	r3, [r7, #22]
}
 8001b70:	4618      	mov	r0, r3
 8001b72:	3718      	adds	r7, #24
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bd80      	pop	{r7, pc}
 8001b78:	200003ee 	.word	0x200003ee
 8001b7c:	20000002 	.word	0x20000002
 8001b80:	200003ec 	.word	0x200003ec

08001b84 <readRangeSingleMillimeters>:

// Performs a single-shot range measurement and returns the reading in
// millimeters
// based on VL53L0X_PerformSingleRangingMeasurement()
// extraStats provides additional info for this measurment. Set to 0 if not needed.
uint16_t readRangeSingleMillimeters( statInfo_t_VL53L0X *extraStats ) {
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b082      	sub	sp, #8
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  writeReg(0x80, 0x01);
 8001b8c:	2101      	movs	r1, #1
 8001b8e:	2080      	movs	r0, #128	@ 0x80
 8001b90:	f7ff fac0 	bl	8001114 <writeReg>
  writeReg(0xFF, 0x01);
 8001b94:	2101      	movs	r1, #1
 8001b96:	20ff      	movs	r0, #255	@ 0xff
 8001b98:	f7ff fabc 	bl	8001114 <writeReg>
  writeReg(0x00, 0x00);
 8001b9c:	2100      	movs	r1, #0
 8001b9e:	2000      	movs	r0, #0
 8001ba0:	f7ff fab8 	bl	8001114 <writeReg>
  writeReg(0x91, g_stopVariable);
 8001ba4:	4b21      	ldr	r3, [pc, #132]	@ (8001c2c <readRangeSingleMillimeters+0xa8>)
 8001ba6:	781b      	ldrb	r3, [r3, #0]
 8001ba8:	4619      	mov	r1, r3
 8001baa:	2091      	movs	r0, #145	@ 0x91
 8001bac:	f7ff fab2 	bl	8001114 <writeReg>
  writeReg(0x00, 0x01);
 8001bb0:	2101      	movs	r1, #1
 8001bb2:	2000      	movs	r0, #0
 8001bb4:	f7ff faae 	bl	8001114 <writeReg>
  writeReg(0xFF, 0x00);
 8001bb8:	2100      	movs	r1, #0
 8001bba:	20ff      	movs	r0, #255	@ 0xff
 8001bbc:	f7ff faaa 	bl	8001114 <writeReg>
  writeReg(0x80, 0x00);
 8001bc0:	2100      	movs	r1, #0
 8001bc2:	2080      	movs	r0, #128	@ 0x80
 8001bc4:	f7ff faa6 	bl	8001114 <writeReg>
  writeReg(SYSRANGE_START, 0x01);
 8001bc8:	2101      	movs	r1, #1
 8001bca:	2000      	movs	r0, #0
 8001bcc:	f7ff faa2 	bl	8001114 <writeReg>
  // "Wait until start bit has been cleared"
  startTimeout();
 8001bd0:	f001 f990 	bl	8002ef4 <HAL_GetTick>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	b29a      	uxth	r2, r3
 8001bd8:	4b15      	ldr	r3, [pc, #84]	@ (8001c30 <readRangeSingleMillimeters+0xac>)
 8001bda:	801a      	strh	r2, [r3, #0]
  while (readReg(SYSRANGE_START) & 0x01){
 8001bdc:	e015      	b.n	8001c0a <readRangeSingleMillimeters+0x86>
    if (checkTimeoutExpired()){
 8001bde:	4b15      	ldr	r3, [pc, #84]	@ (8001c34 <readRangeSingleMillimeters+0xb0>)
 8001be0:	881b      	ldrh	r3, [r3, #0]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d011      	beq.n	8001c0a <readRangeSingleMillimeters+0x86>
 8001be6:	f001 f985 	bl	8002ef4 <HAL_GetTick>
 8001bea:	4603      	mov	r3, r0
 8001bec:	b29b      	uxth	r3, r3
 8001bee:	461a      	mov	r2, r3
 8001bf0:	4b0f      	ldr	r3, [pc, #60]	@ (8001c30 <readRangeSingleMillimeters+0xac>)
 8001bf2:	881b      	ldrh	r3, [r3, #0]
 8001bf4:	1ad3      	subs	r3, r2, r3
 8001bf6:	4a0f      	ldr	r2, [pc, #60]	@ (8001c34 <readRangeSingleMillimeters+0xb0>)
 8001bf8:	8812      	ldrh	r2, [r2, #0]
 8001bfa:	4293      	cmp	r3, r2
 8001bfc:	dd05      	ble.n	8001c0a <readRangeSingleMillimeters+0x86>
      g_isTimeout = true;
 8001bfe:	4b0e      	ldr	r3, [pc, #56]	@ (8001c38 <readRangeSingleMillimeters+0xb4>)
 8001c00:	2201      	movs	r2, #1
 8001c02:	701a      	strb	r2, [r3, #0]
      return 65535;
 8001c04:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001c08:	e00b      	b.n	8001c22 <readRangeSingleMillimeters+0x9e>
  while (readReg(SYSRANGE_START) & 0x01){
 8001c0a:	2000      	movs	r0, #0
 8001c0c:	f7ff fad6 	bl	80011bc <readReg>
 8001c10:	4603      	mov	r3, r0
 8001c12:	f003 0301 	and.w	r3, r3, #1
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d1e1      	bne.n	8001bde <readRangeSingleMillimeters+0x5a>
    }
  }
  return readRangeContinuousMillimeters( extraStats );
 8001c1a:	6878      	ldr	r0, [r7, #4]
 8001c1c:	f7ff ff38 	bl	8001a90 <readRangeContinuousMillimeters>
 8001c20:	4603      	mov	r3, r0
}
 8001c22:	4618      	mov	r0, r3
 8001c24:	3708      	adds	r7, #8
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}
 8001c2a:	bf00      	nop
 8001c2c:	200003f0 	.word	0x200003f0
 8001c30:	200003ee 	.word	0x200003ee
 8001c34:	20000002 	.word	0x20000002
 8001c38:	200003ec 	.word	0x200003ec

08001c3c <getSpadInfo>:

// Get reference SPAD (single photon avalanche diode) count and type
// based on VL53L0X_get_info_from_device(),
// but only gets reference SPAD count and type
bool getSpadInfo(uint8_t * count, bool * type_is_aperture)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b084      	sub	sp, #16
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
 8001c44:	6039      	str	r1, [r7, #0]
  uint8_t tmp;

  writeReg(0x80, 0x01);
 8001c46:	2101      	movs	r1, #1
 8001c48:	2080      	movs	r0, #128	@ 0x80
 8001c4a:	f7ff fa63 	bl	8001114 <writeReg>
  writeReg(0xFF, 0x01);
 8001c4e:	2101      	movs	r1, #1
 8001c50:	20ff      	movs	r0, #255	@ 0xff
 8001c52:	f7ff fa5f 	bl	8001114 <writeReg>
  writeReg(0x00, 0x00);
 8001c56:	2100      	movs	r1, #0
 8001c58:	2000      	movs	r0, #0
 8001c5a:	f7ff fa5b 	bl	8001114 <writeReg>

  writeReg(0xFF, 0x06);
 8001c5e:	2106      	movs	r1, #6
 8001c60:	20ff      	movs	r0, #255	@ 0xff
 8001c62:	f7ff fa57 	bl	8001114 <writeReg>
  writeReg(0x83, readReg(0x83) | 0x04);
 8001c66:	2083      	movs	r0, #131	@ 0x83
 8001c68:	f7ff faa8 	bl	80011bc <readReg>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	f043 0304 	orr.w	r3, r3, #4
 8001c72:	b2db      	uxtb	r3, r3
 8001c74:	4619      	mov	r1, r3
 8001c76:	2083      	movs	r0, #131	@ 0x83
 8001c78:	f7ff fa4c 	bl	8001114 <writeReg>
  writeReg(0xFF, 0x07);
 8001c7c:	2107      	movs	r1, #7
 8001c7e:	20ff      	movs	r0, #255	@ 0xff
 8001c80:	f7ff fa48 	bl	8001114 <writeReg>
  writeReg(0x81, 0x01);
 8001c84:	2101      	movs	r1, #1
 8001c86:	2081      	movs	r0, #129	@ 0x81
 8001c88:	f7ff fa44 	bl	8001114 <writeReg>

  writeReg(0x80, 0x01);
 8001c8c:	2101      	movs	r1, #1
 8001c8e:	2080      	movs	r0, #128	@ 0x80
 8001c90:	f7ff fa40 	bl	8001114 <writeReg>

  writeReg(0x94, 0x6b);
 8001c94:	216b      	movs	r1, #107	@ 0x6b
 8001c96:	2094      	movs	r0, #148	@ 0x94
 8001c98:	f7ff fa3c 	bl	8001114 <writeReg>
  writeReg(0x83, 0x00);
 8001c9c:	2100      	movs	r1, #0
 8001c9e:	2083      	movs	r0, #131	@ 0x83
 8001ca0:	f7ff fa38 	bl	8001114 <writeReg>
  startTimeout();
 8001ca4:	f001 f926 	bl	8002ef4 <HAL_GetTick>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	b29a      	uxth	r2, r3
 8001cac:	4b2e      	ldr	r3, [pc, #184]	@ (8001d68 <getSpadInfo+0x12c>)
 8001cae:	801a      	strh	r2, [r3, #0]
  while (readReg(0x83) == 0x00)
 8001cb0:	e011      	b.n	8001cd6 <getSpadInfo+0x9a>
  {
    if (checkTimeoutExpired()) { return false; }
 8001cb2:	4b2e      	ldr	r3, [pc, #184]	@ (8001d6c <getSpadInfo+0x130>)
 8001cb4:	881b      	ldrh	r3, [r3, #0]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d00d      	beq.n	8001cd6 <getSpadInfo+0x9a>
 8001cba:	f001 f91b 	bl	8002ef4 <HAL_GetTick>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	b29b      	uxth	r3, r3
 8001cc2:	461a      	mov	r2, r3
 8001cc4:	4b28      	ldr	r3, [pc, #160]	@ (8001d68 <getSpadInfo+0x12c>)
 8001cc6:	881b      	ldrh	r3, [r3, #0]
 8001cc8:	1ad3      	subs	r3, r2, r3
 8001cca:	4a28      	ldr	r2, [pc, #160]	@ (8001d6c <getSpadInfo+0x130>)
 8001ccc:	8812      	ldrh	r2, [r2, #0]
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	dd01      	ble.n	8001cd6 <getSpadInfo+0x9a>
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	e044      	b.n	8001d60 <getSpadInfo+0x124>
  while (readReg(0x83) == 0x00)
 8001cd6:	2083      	movs	r0, #131	@ 0x83
 8001cd8:	f7ff fa70 	bl	80011bc <readReg>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d0e7      	beq.n	8001cb2 <getSpadInfo+0x76>
  }
  writeReg(0x83, 0x01);
 8001ce2:	2101      	movs	r1, #1
 8001ce4:	2083      	movs	r0, #131	@ 0x83
 8001ce6:	f7ff fa15 	bl	8001114 <writeReg>
  tmp = readReg(0x92);
 8001cea:	2092      	movs	r0, #146	@ 0x92
 8001cec:	f7ff fa66 	bl	80011bc <readReg>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	73fb      	strb	r3, [r7, #15]

  *count = tmp & 0x7f;
 8001cf4:	7bfb      	ldrb	r3, [r7, #15]
 8001cf6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001cfa:	b2da      	uxtb	r2, r3
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	701a      	strb	r2, [r3, #0]
  *type_is_aperture = (tmp >> 7) & 0x01;
 8001d00:	7bfb      	ldrb	r3, [r7, #15]
 8001d02:	09db      	lsrs	r3, r3, #7
 8001d04:	b2db      	uxtb	r3, r3
 8001d06:	f003 0301 	and.w	r3, r3, #1
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	bf14      	ite	ne
 8001d0e:	2301      	movne	r3, #1
 8001d10:	2300      	moveq	r3, #0
 8001d12:	b2da      	uxtb	r2, r3
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	701a      	strb	r2, [r3, #0]

  writeReg(0x81, 0x00);
 8001d18:	2100      	movs	r1, #0
 8001d1a:	2081      	movs	r0, #129	@ 0x81
 8001d1c:	f7ff f9fa 	bl	8001114 <writeReg>
  writeReg(0xFF, 0x06);
 8001d20:	2106      	movs	r1, #6
 8001d22:	20ff      	movs	r0, #255	@ 0xff
 8001d24:	f7ff f9f6 	bl	8001114 <writeReg>
  writeReg(0x83, readReg(0x83)  & ~0x04);
 8001d28:	2083      	movs	r0, #131	@ 0x83
 8001d2a:	f7ff fa47 	bl	80011bc <readReg>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	f023 0304 	bic.w	r3, r3, #4
 8001d34:	b2db      	uxtb	r3, r3
 8001d36:	4619      	mov	r1, r3
 8001d38:	2083      	movs	r0, #131	@ 0x83
 8001d3a:	f7ff f9eb 	bl	8001114 <writeReg>
  writeReg(0xFF, 0x01);
 8001d3e:	2101      	movs	r1, #1
 8001d40:	20ff      	movs	r0, #255	@ 0xff
 8001d42:	f7ff f9e7 	bl	8001114 <writeReg>
  writeReg(0x00, 0x01);
 8001d46:	2101      	movs	r1, #1
 8001d48:	2000      	movs	r0, #0
 8001d4a:	f7ff f9e3 	bl	8001114 <writeReg>

  writeReg(0xFF, 0x00);
 8001d4e:	2100      	movs	r1, #0
 8001d50:	20ff      	movs	r0, #255	@ 0xff
 8001d52:	f7ff f9df 	bl	8001114 <writeReg>
  writeReg(0x80, 0x00);
 8001d56:	2100      	movs	r1, #0
 8001d58:	2080      	movs	r0, #128	@ 0x80
 8001d5a:	f7ff f9db 	bl	8001114 <writeReg>

  return true;
 8001d5e:	2301      	movs	r3, #1
}
 8001d60:	4618      	mov	r0, r3
 8001d62:	3710      	adds	r7, #16
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bd80      	pop	{r7, pc}
 8001d68:	200003ee 	.word	0x200003ee
 8001d6c:	20000002 	.word	0x20000002

08001d70 <getSequenceStepEnables>:

// Get sequence step enables
// based on VL53L0X_GetSequenceStepEnables()
void getSequenceStepEnables(SequenceStepEnables * enables)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b084      	sub	sp, #16
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  uint8_t sequence_config = readReg(SYSTEM_SEQUENCE_CONFIG);
 8001d78:	2001      	movs	r0, #1
 8001d7a:	f7ff fa1f 	bl	80011bc <readReg>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	73fb      	strb	r3, [r7, #15]

  enables->tcc          = (sequence_config >> 4) & 0x1;
 8001d82:	7bfb      	ldrb	r3, [r7, #15]
 8001d84:	091b      	lsrs	r3, r3, #4
 8001d86:	b2db      	uxtb	r3, r3
 8001d88:	f003 0301 	and.w	r3, r3, #1
 8001d8c:	b2da      	uxtb	r2, r3
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	701a      	strb	r2, [r3, #0]
  enables->dss          = (sequence_config >> 3) & 0x1;
 8001d92:	7bfb      	ldrb	r3, [r7, #15]
 8001d94:	08db      	lsrs	r3, r3, #3
 8001d96:	b2db      	uxtb	r3, r3
 8001d98:	f003 0301 	and.w	r3, r3, #1
 8001d9c:	b2da      	uxtb	r2, r3
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	709a      	strb	r2, [r3, #2]
  enables->msrc         = (sequence_config >> 2) & 0x1;
 8001da2:	7bfb      	ldrb	r3, [r7, #15]
 8001da4:	089b      	lsrs	r3, r3, #2
 8001da6:	b2db      	uxtb	r3, r3
 8001da8:	f003 0301 	and.w	r3, r3, #1
 8001dac:	b2da      	uxtb	r2, r3
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	705a      	strb	r2, [r3, #1]
  enables->pre_range    = (sequence_config >> 6) & 0x1;
 8001db2:	7bfb      	ldrb	r3, [r7, #15]
 8001db4:	099b      	lsrs	r3, r3, #6
 8001db6:	b2db      	uxtb	r3, r3
 8001db8:	f003 0301 	and.w	r3, r3, #1
 8001dbc:	b2da      	uxtb	r2, r3
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	70da      	strb	r2, [r3, #3]
  enables->final_range  = (sequence_config >> 7) & 0x1;
 8001dc2:	7bfb      	ldrb	r3, [r7, #15]
 8001dc4:	09db      	lsrs	r3, r3, #7
 8001dc6:	b2da      	uxtb	r2, r3
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	711a      	strb	r2, [r3, #4]
}
 8001dcc:	bf00      	nop
 8001dce:	3710      	adds	r7, #16
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bd80      	pop	{r7, pc}

08001dd4 <getSequenceStepTimeouts>:
// Get sequence step timeouts
// based on get_sequence_step_timeout(),
// but gets all timeouts instead of just the requested one, and also stores
// intermediate values
void getSequenceStepTimeouts(SequenceStepEnables const * enables, SequenceStepTimeouts * timeouts)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b082      	sub	sp, #8
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
 8001ddc:	6039      	str	r1, [r7, #0]
  timeouts->pre_range_vcsel_period_pclks = getVcselPulsePeriod(VcselPeriodPreRange);
 8001dde:	2000      	movs	r0, #0
 8001de0:	f7ff fe34 	bl	8001a4c <getVcselPulsePeriod>
 8001de4:	4603      	mov	r3, r0
 8001de6:	461a      	mov	r2, r3
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	801a      	strh	r2, [r3, #0]

  timeouts->msrc_dss_tcc_mclks = readReg(MSRC_CONFIG_TIMEOUT_MACROP) + 1;
 8001dec:	2046      	movs	r0, #70	@ 0x46
 8001dee:	f7ff f9e5 	bl	80011bc <readReg>
 8001df2:	4603      	mov	r3, r0
 8001df4:	3301      	adds	r3, #1
 8001df6:	b29a      	uxth	r2, r3
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	809a      	strh	r2, [r3, #4]
  timeouts->msrc_dss_tcc_us =
    timeoutMclksToMicroseconds(timeouts->msrc_dss_tcc_mclks,
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	889a      	ldrh	r2, [r3, #4]
                               timeouts->pre_range_vcsel_period_pclks);
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	881b      	ldrh	r3, [r3, #0]
    timeoutMclksToMicroseconds(timeouts->msrc_dss_tcc_mclks,
 8001e04:	b2db      	uxtb	r3, r3
 8001e06:	4619      	mov	r1, r3
 8001e08:	4610      	mov	r0, r2
 8001e0a:	f000 f885 	bl	8001f18 <timeoutMclksToMicroseconds>
 8001e0e:	4602      	mov	r2, r0
  timeouts->msrc_dss_tcc_us =
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	60da      	str	r2, [r3, #12]

  timeouts->pre_range_mclks =
    decodeTimeout(readReg16Bit(PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI));
 8001e14:	2051      	movs	r0, #81	@ 0x51
 8001e16:	f7ff f9fd 	bl	8001214 <readReg16Bit>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f000 f83e 	bl	8001e9e <decodeTimeout>
 8001e22:	4603      	mov	r3, r0
 8001e24:	461a      	mov	r2, r3
  timeouts->pre_range_mclks =
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	80da      	strh	r2, [r3, #6]
  timeouts->pre_range_us =
    timeoutMclksToMicroseconds(timeouts->pre_range_mclks,
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	88da      	ldrh	r2, [r3, #6]
                               timeouts->pre_range_vcsel_period_pclks);
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	881b      	ldrh	r3, [r3, #0]
    timeoutMclksToMicroseconds(timeouts->pre_range_mclks,
 8001e32:	b2db      	uxtb	r3, r3
 8001e34:	4619      	mov	r1, r3
 8001e36:	4610      	mov	r0, r2
 8001e38:	f000 f86e 	bl	8001f18 <timeoutMclksToMicroseconds>
 8001e3c:	4602      	mov	r2, r0
  timeouts->pre_range_us =
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	611a      	str	r2, [r3, #16]

  timeouts->final_range_vcsel_period_pclks = getVcselPulsePeriod(VcselPeriodFinalRange);
 8001e42:	2001      	movs	r0, #1
 8001e44:	f7ff fe02 	bl	8001a4c <getVcselPulsePeriod>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	461a      	mov	r2, r3
 8001e4c:	683b      	ldr	r3, [r7, #0]
 8001e4e:	805a      	strh	r2, [r3, #2]

  timeouts->final_range_mclks =
    decodeTimeout(readReg16Bit(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI));
 8001e50:	2071      	movs	r0, #113	@ 0x71
 8001e52:	f7ff f9df 	bl	8001214 <readReg16Bit>
 8001e56:	4603      	mov	r3, r0
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f000 f820 	bl	8001e9e <decodeTimeout>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	461a      	mov	r2, r3
  timeouts->final_range_mclks =
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	811a      	strh	r2, [r3, #8]

  if (enables->pre_range)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	78db      	ldrb	r3, [r3, #3]
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d007      	beq.n	8001e7e <getSequenceStepTimeouts+0xaa>
  {
    timeouts->final_range_mclks -= timeouts->pre_range_mclks;
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	891a      	ldrh	r2, [r3, #8]
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	88db      	ldrh	r3, [r3, #6]
 8001e76:	1ad3      	subs	r3, r2, r3
 8001e78:	b29a      	uxth	r2, r3
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	811a      	strh	r2, [r3, #8]
  }

  timeouts->final_range_us =
    timeoutMclksToMicroseconds(timeouts->final_range_mclks,
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	891a      	ldrh	r2, [r3, #8]
                               timeouts->final_range_vcsel_period_pclks);
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	885b      	ldrh	r3, [r3, #2]
    timeoutMclksToMicroseconds(timeouts->final_range_mclks,
 8001e86:	b2db      	uxtb	r3, r3
 8001e88:	4619      	mov	r1, r3
 8001e8a:	4610      	mov	r0, r2
 8001e8c:	f000 f844 	bl	8001f18 <timeoutMclksToMicroseconds>
 8001e90:	4602      	mov	r2, r0
  timeouts->final_range_us =
 8001e92:	683b      	ldr	r3, [r7, #0]
 8001e94:	615a      	str	r2, [r3, #20]
}
 8001e96:	bf00      	nop
 8001e98:	3708      	adds	r7, #8
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}

08001e9e <decodeTimeout>:
// Decode sequence step timeout in MCLKs from register value
// based on VL53L0X_decode_timeout()
// Note: the original function returned a uint32_t, but the return value is
// always stored in a uint16_t.
uint16_t decodeTimeout(uint16_t reg_val)
{
 8001e9e:	b480      	push	{r7}
 8001ea0:	b083      	sub	sp, #12
 8001ea2:	af00      	add	r7, sp, #0
 8001ea4:	4603      	mov	r3, r0
 8001ea6:	80fb      	strh	r3, [r7, #6]
  // format: "(LSByte * 2^MSByte) + 1"
  return (uint16_t)((reg_val & 0x00FF) <<
 8001ea8:	88fb      	ldrh	r3, [r7, #6]
 8001eaa:	b2db      	uxtb	r3, r3
         (uint16_t)((reg_val & 0xFF00) >> 8)) + 1;
 8001eac:	88fa      	ldrh	r2, [r7, #6]
 8001eae:	0a12      	lsrs	r2, r2, #8
 8001eb0:	b292      	uxth	r2, r2
  return (uint16_t)((reg_val & 0x00FF) <<
 8001eb2:	4093      	lsls	r3, r2
 8001eb4:	b29b      	uxth	r3, r3
         (uint16_t)((reg_val & 0xFF00) >> 8)) + 1;
 8001eb6:	3301      	adds	r3, #1
 8001eb8:	b29b      	uxth	r3, r3
}
 8001eba:	4618      	mov	r0, r3
 8001ebc:	370c      	adds	r7, #12
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bc80      	pop	{r7}
 8001ec2:	4770      	bx	lr

08001ec4 <encodeTimeout>:
// Encode sequence step timeout register value from timeout in MCLKs
// based on VL53L0X_encode_timeout()
// Note: the original function took a uint16_t, but the argument passed to it
// is always a uint16_t.
uint16_t encodeTimeout(uint16_t timeout_mclks)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b085      	sub	sp, #20
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	4603      	mov	r3, r0
 8001ecc:	80fb      	strh	r3, [r7, #6]
  // format: "(LSByte * 2^MSByte) + 1"

  uint32_t ls_byte = 0;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	60fb      	str	r3, [r7, #12]
  uint16_t ms_byte = 0;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	817b      	strh	r3, [r7, #10]

  if (timeout_mclks > 0)
 8001ed6:	88fb      	ldrh	r3, [r7, #6]
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d016      	beq.n	8001f0a <encodeTimeout+0x46>
  {
    ls_byte = timeout_mclks - 1;
 8001edc:	88fb      	ldrh	r3, [r7, #6]
 8001ede:	3b01      	subs	r3, #1
 8001ee0:	60fb      	str	r3, [r7, #12]

    while ((ls_byte & 0xFFFFFF00) > 0)
 8001ee2:	e005      	b.n	8001ef0 <encodeTimeout+0x2c>
    {
      ls_byte >>= 1;
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	085b      	lsrs	r3, r3, #1
 8001ee8:	60fb      	str	r3, [r7, #12]
      ms_byte++;
 8001eea:	897b      	ldrh	r3, [r7, #10]
 8001eec:	3301      	adds	r3, #1
 8001eee:	817b      	strh	r3, [r7, #10]
    while ((ls_byte & 0xFFFFFF00) > 0)
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	2bff      	cmp	r3, #255	@ 0xff
 8001ef4:	d8f6      	bhi.n	8001ee4 <encodeTimeout+0x20>
    }

    return (ms_byte << 8) | (ls_byte & 0xFF);
 8001ef6:	897b      	ldrh	r3, [r7, #10]
 8001ef8:	021b      	lsls	r3, r3, #8
 8001efa:	b29a      	uxth	r2, r3
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	b29b      	uxth	r3, r3
 8001f00:	b2db      	uxtb	r3, r3
 8001f02:	b29b      	uxth	r3, r3
 8001f04:	4313      	orrs	r3, r2
 8001f06:	b29b      	uxth	r3, r3
 8001f08:	e000      	b.n	8001f0c <encodeTimeout+0x48>
  }
  else { return 0; }
 8001f0a:	2300      	movs	r3, #0
}
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	3714      	adds	r7, #20
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bc80      	pop	{r7}
 8001f14:	4770      	bx	lr
	...

08001f18 <timeoutMclksToMicroseconds>:

// Convert sequence step timeout from MCLKs to microseconds with given VCSEL period in PCLKs
// based on VL53L0X_calc_timeout_us()
uint32_t timeoutMclksToMicroseconds(uint16_t timeout_period_mclks, uint8_t vcsel_period_pclks)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	b085      	sub	sp, #20
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	4603      	mov	r3, r0
 8001f20:	460a      	mov	r2, r1
 8001f22:	80fb      	strh	r3, [r7, #6]
 8001f24:	4613      	mov	r3, r2
 8001f26:	717b      	strb	r3, [r7, #5]
  uint32_t macro_period_ns = calcMacroPeriod(vcsel_period_pclks);
 8001f28:	797b      	ldrb	r3, [r7, #5]
 8001f2a:	4a0d      	ldr	r2, [pc, #52]	@ (8001f60 <timeoutMclksToMicroseconds+0x48>)
 8001f2c:	fb02 f303 	mul.w	r3, r2, r3
 8001f30:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8001f34:	4a0b      	ldr	r2, [pc, #44]	@ (8001f64 <timeoutMclksToMicroseconds+0x4c>)
 8001f36:	fba2 2303 	umull	r2, r3, r2, r3
 8001f3a:	099b      	lsrs	r3, r3, #6
 8001f3c:	60fb      	str	r3, [r7, #12]

  return ((timeout_period_mclks * macro_period_ns) + (macro_period_ns / 2)) / 1000;
 8001f3e:	88fb      	ldrh	r3, [r7, #6]
 8001f40:	68fa      	ldr	r2, [r7, #12]
 8001f42:	fb03 f202 	mul.w	r2, r3, r2
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	085b      	lsrs	r3, r3, #1
 8001f4a:	4413      	add	r3, r2
 8001f4c:	4a05      	ldr	r2, [pc, #20]	@ (8001f64 <timeoutMclksToMicroseconds+0x4c>)
 8001f4e:	fba2 2303 	umull	r2, r3, r2, r3
 8001f52:	099b      	lsrs	r3, r3, #6
}
 8001f54:	4618      	mov	r0, r3
 8001f56:	3714      	adds	r7, #20
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	bc80      	pop	{r7}
 8001f5c:	4770      	bx	lr
 8001f5e:	bf00      	nop
 8001f60:	003a2f00 	.word	0x003a2f00
 8001f64:	10624dd3 	.word	0x10624dd3

08001f68 <timeoutMicrosecondsToMclks>:

// Convert sequence step timeout from microseconds to MCLKs with given VCSEL period in PCLKs
// based on VL53L0X_calc_timeout_mclks()
uint32_t timeoutMicrosecondsToMclks(uint32_t timeout_period_us, uint8_t vcsel_period_pclks)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	b085      	sub	sp, #20
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
 8001f70:	460b      	mov	r3, r1
 8001f72:	70fb      	strb	r3, [r7, #3]
  uint32_t macro_period_ns = calcMacroPeriod(vcsel_period_pclks);
 8001f74:	78fb      	ldrb	r3, [r7, #3]
 8001f76:	4a0d      	ldr	r2, [pc, #52]	@ (8001fac <timeoutMicrosecondsToMclks+0x44>)
 8001f78:	fb02 f303 	mul.w	r3, r2, r3
 8001f7c:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8001f80:	4a0b      	ldr	r2, [pc, #44]	@ (8001fb0 <timeoutMicrosecondsToMclks+0x48>)
 8001f82:	fba2 2303 	umull	r2, r3, r2, r3
 8001f86:	099b      	lsrs	r3, r3, #6
 8001f88:	60fb      	str	r3, [r7, #12]

  return (((timeout_period_us * 1000) + (macro_period_ns / 2)) / macro_period_ns);
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001f90:	fb03 f202 	mul.w	r2, r3, r2
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	085b      	lsrs	r3, r3, #1
 8001f98:	441a      	add	r2, r3
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	3714      	adds	r7, #20
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bc80      	pop	{r7}
 8001fa8:	4770      	bx	lr
 8001faa:	bf00      	nop
 8001fac:	003a2f00 	.word	0x003a2f00
 8001fb0:	10624dd3 	.word	0x10624dd3

08001fb4 <performSingleRefCalibration>:


// based on VL53L0X_perform_single_ref_calibration()
bool performSingleRefCalibration(uint8_t vhv_init_byte)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b082      	sub	sp, #8
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	4603      	mov	r3, r0
 8001fbc:	71fb      	strb	r3, [r7, #7]
  writeReg(SYSRANGE_START, 0x01 | vhv_init_byte); // VL53L0X_REG_SYSRANGE_MODE_START_STOP
 8001fbe:	79fb      	ldrb	r3, [r7, #7]
 8001fc0:	f043 0301 	orr.w	r3, r3, #1
 8001fc4:	b2db      	uxtb	r3, r3
 8001fc6:	4619      	mov	r1, r3
 8001fc8:	2000      	movs	r0, #0
 8001fca:	f7ff f8a3 	bl	8001114 <writeReg>

  startTimeout();
 8001fce:	f000 ff91 	bl	8002ef4 <HAL_GetTick>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	b29a      	uxth	r2, r3
 8001fd6:	4b15      	ldr	r3, [pc, #84]	@ (800202c <performSingleRefCalibration+0x78>)
 8001fd8:	801a      	strh	r2, [r3, #0]
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0)
 8001fda:	e011      	b.n	8002000 <performSingleRefCalibration+0x4c>
  {
    if (checkTimeoutExpired()) { return false; }
 8001fdc:	4b14      	ldr	r3, [pc, #80]	@ (8002030 <performSingleRefCalibration+0x7c>)
 8001fde:	881b      	ldrh	r3, [r3, #0]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d00d      	beq.n	8002000 <performSingleRefCalibration+0x4c>
 8001fe4:	f000 ff86 	bl	8002ef4 <HAL_GetTick>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	b29b      	uxth	r3, r3
 8001fec:	461a      	mov	r2, r3
 8001fee:	4b0f      	ldr	r3, [pc, #60]	@ (800202c <performSingleRefCalibration+0x78>)
 8001ff0:	881b      	ldrh	r3, [r3, #0]
 8001ff2:	1ad3      	subs	r3, r2, r3
 8001ff4:	4a0e      	ldr	r2, [pc, #56]	@ (8002030 <performSingleRefCalibration+0x7c>)
 8001ff6:	8812      	ldrh	r2, [r2, #0]
 8001ff8:	4293      	cmp	r3, r2
 8001ffa:	dd01      	ble.n	8002000 <performSingleRefCalibration+0x4c>
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	e010      	b.n	8002022 <performSingleRefCalibration+0x6e>
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0)
 8002000:	2013      	movs	r0, #19
 8002002:	f7ff f8db 	bl	80011bc <readReg>
 8002006:	4603      	mov	r3, r0
 8002008:	f003 0307 	and.w	r3, r3, #7
 800200c:	2b00      	cmp	r3, #0
 800200e:	d0e5      	beq.n	8001fdc <performSingleRefCalibration+0x28>
  }

  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 8002010:	2101      	movs	r1, #1
 8002012:	200b      	movs	r0, #11
 8002014:	f7ff f87e 	bl	8001114 <writeReg>

  writeReg(SYSRANGE_START, 0x00);
 8002018:	2100      	movs	r1, #0
 800201a:	2000      	movs	r0, #0
 800201c:	f7ff f87a 	bl	8001114 <writeReg>

  return true;
 8002020:	2301      	movs	r3, #1
}
 8002022:	4618      	mov	r0, r3
 8002024:	3708      	adds	r7, #8
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}
 800202a:	bf00      	nop
 800202c:	200003ee 	.word	0x200003ee
 8002030:	20000002 	.word	0x20000002

08002034 <WATER_Init>:
                I2C_HandleTypeDef *i2c,
                uint8_t addr_low7,
                uint8_t addr_high7,
                uint8_t default_threshold,
                uint32_t timeout_ms)
{
 8002034:	b480      	push	{r7}
 8002036:	b085      	sub	sp, #20
 8002038:	af00      	add	r7, sp, #0
 800203a:	60f8      	str	r0, [r7, #12]
 800203c:	60b9      	str	r1, [r7, #8]
 800203e:	4611      	mov	r1, r2
 8002040:	461a      	mov	r2, r3
 8002042:	460b      	mov	r3, r1
 8002044:	71fb      	strb	r3, [r7, #7]
 8002046:	4613      	mov	r3, r2
 8002048:	71bb      	strb	r3, [r7, #6]
    if (!hws) return;
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	2b00      	cmp	r3, #0
 800204e:	d021      	beq.n	8002094 <WATER_Init+0x60>

    hws->i2c        = i2c;
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	68ba      	ldr	r2, [r7, #8]
 8002054:	601a      	str	r2, [r3, #0]
    hws->addr_low   = addr_low7   ? addr_low7   : WATER_ADDR_LOW_DEF;
 8002056:	79fb      	ldrb	r3, [r7, #7]
 8002058:	2b00      	cmp	r3, #0
 800205a:	d001      	beq.n	8002060 <WATER_Init+0x2c>
 800205c:	79fa      	ldrb	r2, [r7, #7]
 800205e:	e000      	b.n	8002062 <WATER_Init+0x2e>
 8002060:	2277      	movs	r2, #119	@ 0x77
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	711a      	strb	r2, [r3, #4]
    hws->addr_high  = addr_high7  ? addr_high7  : WATER_ADDR_HIGH_DEF;
 8002066:	79bb      	ldrb	r3, [r7, #6]
 8002068:	2b00      	cmp	r3, #0
 800206a:	d001      	beq.n	8002070 <WATER_Init+0x3c>
 800206c:	79ba      	ldrb	r2, [r7, #6]
 800206e:	e000      	b.n	8002072 <WATER_Init+0x3e>
 8002070:	2278      	movs	r2, #120	@ 0x78
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	715a      	strb	r2, [r3, #5]
    hws->threshold  = default_threshold;                /* can be 0; Quick calls pass threshold anyway */
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	7e3a      	ldrb	r2, [r7, #24]
 800207a:	719a      	strb	r2, [r3, #6]
    hws->timeout_ms = timeout_ms  ? timeout_ms  : WATER_TIMEOUT_DEF;
 800207c:	69fb      	ldr	r3, [r7, #28]
 800207e:	2b00      	cmp	r3, #0
 8002080:	d001      	beq.n	8002086 <WATER_Init+0x52>
 8002082:	69fb      	ldr	r3, [r7, #28]
 8002084:	e000      	b.n	8002088 <WATER_Init+0x54>
 8002086:	2332      	movs	r3, #50	@ 0x32
 8002088:	68fa      	ldr	r2, [r7, #12]
 800208a:	6093      	str	r3, [r2, #8]

    /* Register as the active handle by default */
    g_active_hws = hws;
 800208c:	4a04      	ldr	r2, [pc, #16]	@ (80020a0 <WATER_Init+0x6c>)
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	6013      	str	r3, [r2, #0]
 8002092:	e000      	b.n	8002096 <WATER_Init+0x62>
    if (!hws) return;
 8002094:	bf00      	nop
}
 8002096:	3714      	adds	r7, #20
 8002098:	46bd      	mov	sp, r7
 800209a:	bc80      	pop	{r7}
 800209c:	4770      	bx	lr
 800209e:	bf00      	nop
 80020a0:	20000454 	.word	0x20000454

080020a4 <WATER_InitDefault>:
}

/* Initialize with built-in defaults and set as active.
 * You still need to provide the I2C handle once from your app. */
void WATER_InitDefault(I2C_HandleTypeDef *i2c)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b084      	sub	sp, #16
 80020a8:	af02      	add	r7, sp, #8
 80020aa:	6078      	str	r0, [r7, #4]
    static WATER_HandleTypeDef s_hws; /* kept internal to this module */
    WATER_Init(&s_hws, i2c, WATER_ADDR_LOW_DEF, WATER_ADDR_HIGH_DEF, 0 /*default thres*/, WATER_TIMEOUT_DEF);
 80020ac:	2332      	movs	r3, #50	@ 0x32
 80020ae:	9301      	str	r3, [sp, #4]
 80020b0:	2300      	movs	r3, #0
 80020b2:	9300      	str	r3, [sp, #0]
 80020b4:	2378      	movs	r3, #120	@ 0x78
 80020b6:	2277      	movs	r2, #119	@ 0x77
 80020b8:	6879      	ldr	r1, [r7, #4]
 80020ba:	4803      	ldr	r0, [pc, #12]	@ (80020c8 <WATER_InitDefault+0x24>)
 80020bc:	f7ff ffba 	bl	8002034 <WATER_Init>
}
 80020c0:	bf00      	nop
 80020c2:	3708      	adds	r7, #8
 80020c4:	46bd      	mov	sp, r7
 80020c6:	bd80      	pop	{r7, pc}
 80020c8:	20000458 	.word	0x20000458

080020cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b0a2      	sub	sp, #136	@ 0x88
 80020d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80020d2:	f000 f865 	bl	80021a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80020d6:	f000 fa75 	bl	80025c4 <MX_GPIO_Init>
  MX_I2C1_Init();
 80020da:	f000 f93d 	bl	8002358 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80020de:	f000 fa1d 	bl	800251c <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80020e2:	f000 fa45 	bl	8002570 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 80020e6:	f000 f9c9 	bl	800247c <MX_TIM1_Init>
  MX_ADC1_Init();
 80020ea:	f000 f8b9 	bl	8002260 <MX_ADC1_Init>
  MX_ADC2_Init();
 80020ee:	f000 f8f5 	bl	80022dc <MX_ADC2_Init>
  MX_RTC_Init();
 80020f2:	f000 f95f 	bl	80023b4 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  HAL_UARTEx_ReceiveToIdle_IT(&huart1, LOG_buffer, UART_RX_BUFFER_SIZE);
 80020f6:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80020fa:	491e      	ldr	r1, [pc, #120]	@ (8002174 <main+0xa8>)
 80020fc:	481e      	ldr	r0, [pc, #120]	@ (8002178 <main+0xac>)
 80020fe:	f004 fd4f 	bl	8006ba0 <HAL_UARTEx_ReceiveToIdle_IT>
  HAL_UARTEx_ReceiveToIdle_IT(&huart2, SIM_buffer, UART_RX_BUFFER_SIZE);
 8002102:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8002106:	491d      	ldr	r1, [pc, #116]	@ (800217c <main+0xb0>)
 8002108:	481d      	ldr	r0, [pc, #116]	@ (8002180 <main+0xb4>)
 800210a:	f004 fd49 	bl	8006ba0 <HAL_UARTEx_ReceiveToIdle_IT>
  WATER_InitDefault(&hi2c1);     // Water sensor driver init
 800210e:	481d      	ldr	r0, [pc, #116]	@ (8002184 <main+0xb8>)
 8002110:	f7ff ffc8 	bl	80020a4 <WATER_InitDefault>
  //TOF SENSOR
  statInfo_t_VL53L0X distanceStr;
  initVL53L0X(1, &hi2c1);
 8002114:	491b      	ldr	r1, [pc, #108]	@ (8002184 <main+0xb8>)
 8002116:	2001      	movs	r0, #1
 8002118:	f7ff f900 	bl	800131c <initVL53L0X>
  uint16_t offset_DistanceTof = VL53L0X_OFFSET(&distanceStr);
 800211c:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8002120:	4618      	mov	r0, r3
 8002122:	f7fe ffc5 	bl	80010b0 <VL53L0X_OFFSET>
 8002126:	4603      	mov	r3, r0
 8002128:	4618      	mov	r0, r3
 800212a:	f7fe ff81 	bl	8001030 <__aeabi_f2uiz>
 800212e:	4603      	mov	r3, r0
 8002130:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

  //Ultrasonic
  HAL_TIM_Base_Start(&htim1);
 8002134:	4814      	ldr	r0, [pc, #80]	@ (8002188 <main+0xbc>)
 8002136:	f004 fa6f 	bl	8006618 <HAL_TIM_Base_Start>

  // Load cellHA
  HX711_t scale1;
  HX711_t scale2;
  float calibration_factor = 200.0f;
 800213a:	4b14      	ldr	r3, [pc, #80]	@ (800218c <main+0xc0>)
 800213c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

  //Voltage
  HAL_ADC_Start(&hadc1);
 8002140:	4813      	ldr	r0, [pc, #76]	@ (8002190 <main+0xc4>)
 8002142:	f000 ffdd 	bl	8003100 <HAL_ADC_Start>
  HAL_ADC_Start(&hadc2);
 8002146:	4813      	ldr	r0, [pc, #76]	@ (8002194 <main+0xc8>)
 8002148:	f000 ffda 	bl	8003100 <HAL_ADC_Start>

  //Setup
  FUNCTION = SPACE;
 800214c:	4b12      	ldr	r3, [pc, #72]	@ (8002198 <main+0xcc>)
 800214e:	2211      	movs	r2, #17
 8002150:	701a      	strb	r2, [r3, #0]
//  HAL_Delay(3000);

  HAL_Init();
 8002152:	f000 fe77 	bl	8002e44 <HAL_Init>
  SystemClock_Config();
 8002156:	f000 f823 	bl	80021a0 <SystemClock_Config>
  MX_GPIO_Init();
 800215a:	f000 fa33 	bl	80025c4 <MX_GPIO_Init>

  void SystemClock_Config(void);

	while(1) {
	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13); //Turn on led
 800215e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002162:	480e      	ldr	r0, [pc, #56]	@ (800219c <main+0xd0>)
 8002164:	f001 fd6a 	bl	8003c3c <HAL_GPIO_TogglePin>
	  HAL_Delay(200);
 8002168:	20c8      	movs	r0, #200	@ 0xc8
 800216a:	f000 fecd 	bl	8002f08 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13); //Turn on led
 800216e:	bf00      	nop
 8002170:	e7f5      	b.n	800215e <main+0x92>
 8002172:	bf00      	nop
 8002174:	20000468 	.word	0x20000468
 8002178:	20000770 	.word	0x20000770
 800217c:	200001f8 	.word	0x200001f8
 8002180:	200007b8 	.word	0x200007b8
 8002184:	200006c0 	.word	0x200006c0
 8002188:	20000728 	.word	0x20000728
 800218c:	43480000 	.word	0x43480000
 8002190:	20000660 	.word	0x20000660
 8002194:	20000690 	.word	0x20000690
 8002198:	2000065e 	.word	0x2000065e
 800219c:	40011000 	.word	0x40011000

080021a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b094      	sub	sp, #80	@ 0x50
 80021a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80021a6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80021aa:	2228      	movs	r2, #40	@ 0x28
 80021ac:	2100      	movs	r1, #0
 80021ae:	4618      	mov	r0, r3
 80021b0:	f005 ffc3 	bl	800813a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80021b4:	f107 0314 	add.w	r3, r7, #20
 80021b8:	2200      	movs	r2, #0
 80021ba:	601a      	str	r2, [r3, #0]
 80021bc:	605a      	str	r2, [r3, #4]
 80021be:	609a      	str	r2, [r3, #8]
 80021c0:	60da      	str	r2, [r3, #12]
 80021c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80021c4:	1d3b      	adds	r3, r7, #4
 80021c6:	2200      	movs	r2, #0
 80021c8:	601a      	str	r2, [r3, #0]
 80021ca:	605a      	str	r2, [r3, #4]
 80021cc:	609a      	str	r2, [r3, #8]
 80021ce:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 80021d0:	2305      	movs	r3, #5
 80021d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80021d4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80021d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80021da:	2300      	movs	r3, #0
 80021dc:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80021de:	2301      	movs	r3, #1
 80021e0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80021e2:	2301      	movs	r3, #1
 80021e4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80021e6:	2302      	movs	r3, #2
 80021e8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80021ea:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80021ee:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80021f0:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80021f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80021f6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80021fa:	4618      	mov	r0, r3
 80021fc:	f002 fdc2 	bl	8004d84 <HAL_RCC_OscConfig>
 8002200:	4603      	mov	r3, r0
 8002202:	2b00      	cmp	r3, #0
 8002204:	d001      	beq.n	800220a <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8002206:	f000 fb11 	bl	800282c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800220a:	230f      	movs	r3, #15
 800220c:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800220e:	2302      	movs	r3, #2
 8002210:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002212:	2300      	movs	r3, #0
 8002214:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002216:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800221a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800221c:	2300      	movs	r3, #0
 800221e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002220:	f107 0314 	add.w	r3, r7, #20
 8002224:	2102      	movs	r1, #2
 8002226:	4618      	mov	r0, r3
 8002228:	f003 f82e 	bl	8005288 <HAL_RCC_ClockConfig>
 800222c:	4603      	mov	r3, r0
 800222e:	2b00      	cmp	r3, #0
 8002230:	d001      	beq.n	8002236 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8002232:	f000 fafb 	bl	800282c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_ADC;
 8002236:	2303      	movs	r3, #3
 8002238:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800223a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800223e:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8002240:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002244:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002246:	1d3b      	adds	r3, r7, #4
 8002248:	4618      	mov	r0, r3
 800224a:	f003 f9ab 	bl	80055a4 <HAL_RCCEx_PeriphCLKConfig>
 800224e:	4603      	mov	r3, r0
 8002250:	2b00      	cmp	r3, #0
 8002252:	d001      	beq.n	8002258 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8002254:	f000 faea 	bl	800282c <Error_Handler>
  }
}
 8002258:	bf00      	nop
 800225a:	3750      	adds	r7, #80	@ 0x50
 800225c:	46bd      	mov	sp, r7
 800225e:	bd80      	pop	{r7, pc}

08002260 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b084      	sub	sp, #16
 8002264:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002266:	1d3b      	adds	r3, r7, #4
 8002268:	2200      	movs	r2, #0
 800226a:	601a      	str	r2, [r3, #0]
 800226c:	605a      	str	r2, [r3, #4]
 800226e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8002270:	4b18      	ldr	r3, [pc, #96]	@ (80022d4 <MX_ADC1_Init+0x74>)
 8002272:	4a19      	ldr	r2, [pc, #100]	@ (80022d8 <MX_ADC1_Init+0x78>)
 8002274:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002276:	4b17      	ldr	r3, [pc, #92]	@ (80022d4 <MX_ADC1_Init+0x74>)
 8002278:	2200      	movs	r2, #0
 800227a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800227c:	4b15      	ldr	r3, [pc, #84]	@ (80022d4 <MX_ADC1_Init+0x74>)
 800227e:	2200      	movs	r2, #0
 8002280:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002282:	4b14      	ldr	r3, [pc, #80]	@ (80022d4 <MX_ADC1_Init+0x74>)
 8002284:	2200      	movs	r2, #0
 8002286:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002288:	4b12      	ldr	r3, [pc, #72]	@ (80022d4 <MX_ADC1_Init+0x74>)
 800228a:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 800228e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002290:	4b10      	ldr	r3, [pc, #64]	@ (80022d4 <MX_ADC1_Init+0x74>)
 8002292:	2200      	movs	r2, #0
 8002294:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8002296:	4b0f      	ldr	r3, [pc, #60]	@ (80022d4 <MX_ADC1_Init+0x74>)
 8002298:	2201      	movs	r2, #1
 800229a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800229c:	480d      	ldr	r0, [pc, #52]	@ (80022d4 <MX_ADC1_Init+0x74>)
 800229e:	f000 fe57 	bl	8002f50 <HAL_ADC_Init>
 80022a2:	4603      	mov	r3, r0
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d001      	beq.n	80022ac <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80022a8:	f000 fac0 	bl	800282c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80022ac:	2300      	movs	r3, #0
 80022ae:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80022b0:	2301      	movs	r3, #1
 80022b2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80022b4:	2300      	movs	r3, #0
 80022b6:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80022b8:	1d3b      	adds	r3, r7, #4
 80022ba:	4619      	mov	r1, r3
 80022bc:	4805      	ldr	r0, [pc, #20]	@ (80022d4 <MX_ADC1_Init+0x74>)
 80022be:	f000 ffcd 	bl	800325c <HAL_ADC_ConfigChannel>
 80022c2:	4603      	mov	r3, r0
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d001      	beq.n	80022cc <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80022c8:	f000 fab0 	bl	800282c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80022cc:	bf00      	nop
 80022ce:	3710      	adds	r7, #16
 80022d0:	46bd      	mov	sp, r7
 80022d2:	bd80      	pop	{r7, pc}
 80022d4:	20000660 	.word	0x20000660
 80022d8:	40012400 	.word	0x40012400

080022dc <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b084      	sub	sp, #16
 80022e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80022e2:	1d3b      	adds	r3, r7, #4
 80022e4:	2200      	movs	r2, #0
 80022e6:	601a      	str	r2, [r3, #0]
 80022e8:	605a      	str	r2, [r3, #4]
 80022ea:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80022ec:	4b18      	ldr	r3, [pc, #96]	@ (8002350 <MX_ADC2_Init+0x74>)
 80022ee:	4a19      	ldr	r2, [pc, #100]	@ (8002354 <MX_ADC2_Init+0x78>)
 80022f0:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80022f2:	4b17      	ldr	r3, [pc, #92]	@ (8002350 <MX_ADC2_Init+0x74>)
 80022f4:	2200      	movs	r2, #0
 80022f6:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80022f8:	4b15      	ldr	r3, [pc, #84]	@ (8002350 <MX_ADC2_Init+0x74>)
 80022fa:	2200      	movs	r2, #0
 80022fc:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80022fe:	4b14      	ldr	r3, [pc, #80]	@ (8002350 <MX_ADC2_Init+0x74>)
 8002300:	2200      	movs	r2, #0
 8002302:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002304:	4b12      	ldr	r3, [pc, #72]	@ (8002350 <MX_ADC2_Init+0x74>)
 8002306:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 800230a:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800230c:	4b10      	ldr	r3, [pc, #64]	@ (8002350 <MX_ADC2_Init+0x74>)
 800230e:	2200      	movs	r2, #0
 8002310:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 8002312:	4b0f      	ldr	r3, [pc, #60]	@ (8002350 <MX_ADC2_Init+0x74>)
 8002314:	2201      	movs	r2, #1
 8002316:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8002318:	480d      	ldr	r0, [pc, #52]	@ (8002350 <MX_ADC2_Init+0x74>)
 800231a:	f000 fe19 	bl	8002f50 <HAL_ADC_Init>
 800231e:	4603      	mov	r3, r0
 8002320:	2b00      	cmp	r3, #0
 8002322:	d001      	beq.n	8002328 <MX_ADC2_Init+0x4c>
  {
    Error_Handler();
 8002324:	f000 fa82 	bl	800282c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002328:	2301      	movs	r3, #1
 800232a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800232c:	2301      	movs	r3, #1
 800232e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8002330:	2300      	movs	r3, #0
 8002332:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002334:	1d3b      	adds	r3, r7, #4
 8002336:	4619      	mov	r1, r3
 8002338:	4805      	ldr	r0, [pc, #20]	@ (8002350 <MX_ADC2_Init+0x74>)
 800233a:	f000 ff8f 	bl	800325c <HAL_ADC_ConfigChannel>
 800233e:	4603      	mov	r3, r0
 8002340:	2b00      	cmp	r3, #0
 8002342:	d001      	beq.n	8002348 <MX_ADC2_Init+0x6c>
  {
    Error_Handler();
 8002344:	f000 fa72 	bl	800282c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8002348:	bf00      	nop
 800234a:	3710      	adds	r7, #16
 800234c:	46bd      	mov	sp, r7
 800234e:	bd80      	pop	{r7, pc}
 8002350:	20000690 	.word	0x20000690
 8002354:	40012800 	.word	0x40012800

08002358 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800235c:	4b12      	ldr	r3, [pc, #72]	@ (80023a8 <MX_I2C1_Init+0x50>)
 800235e:	4a13      	ldr	r2, [pc, #76]	@ (80023ac <MX_I2C1_Init+0x54>)
 8002360:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8002362:	4b11      	ldr	r3, [pc, #68]	@ (80023a8 <MX_I2C1_Init+0x50>)
 8002364:	4a12      	ldr	r2, [pc, #72]	@ (80023b0 <MX_I2C1_Init+0x58>)
 8002366:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002368:	4b0f      	ldr	r3, [pc, #60]	@ (80023a8 <MX_I2C1_Init+0x50>)
 800236a:	2200      	movs	r2, #0
 800236c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800236e:	4b0e      	ldr	r3, [pc, #56]	@ (80023a8 <MX_I2C1_Init+0x50>)
 8002370:	2200      	movs	r2, #0
 8002372:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002374:	4b0c      	ldr	r3, [pc, #48]	@ (80023a8 <MX_I2C1_Init+0x50>)
 8002376:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800237a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800237c:	4b0a      	ldr	r3, [pc, #40]	@ (80023a8 <MX_I2C1_Init+0x50>)
 800237e:	2200      	movs	r2, #0
 8002380:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002382:	4b09      	ldr	r3, [pc, #36]	@ (80023a8 <MX_I2C1_Init+0x50>)
 8002384:	2200      	movs	r2, #0
 8002386:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002388:	4b07      	ldr	r3, [pc, #28]	@ (80023a8 <MX_I2C1_Init+0x50>)
 800238a:	2200      	movs	r2, #0
 800238c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800238e:	4b06      	ldr	r3, [pc, #24]	@ (80023a8 <MX_I2C1_Init+0x50>)
 8002390:	2200      	movs	r2, #0
 8002392:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002394:	4804      	ldr	r0, [pc, #16]	@ (80023a8 <MX_I2C1_Init+0x50>)
 8002396:	f001 fc83 	bl	8003ca0 <HAL_I2C_Init>
 800239a:	4603      	mov	r3, r0
 800239c:	2b00      	cmp	r3, #0
 800239e:	d001      	beq.n	80023a4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80023a0:	f000 fa44 	bl	800282c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80023a4:	bf00      	nop
 80023a6:	bd80      	pop	{r7, pc}
 80023a8:	200006c0 	.word	0x200006c0
 80023ac:	40005400 	.word	0x40005400
 80023b0:	00061a80 	.word	0x00061a80

080023b4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b084      	sub	sp, #16
 80023b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80023ba:	f107 030c 	add.w	r3, r7, #12
 80023be:	2100      	movs	r1, #0
 80023c0:	460a      	mov	r2, r1
 80023c2:	801a      	strh	r2, [r3, #0]
 80023c4:	460a      	mov	r2, r1
 80023c6:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 80023c8:	2300      	movs	r3, #0
 80023ca:	60bb      	str	r3, [r7, #8]
  RTC_AlarmTypeDef sAlarm = {0};
 80023cc:	463b      	mov	r3, r7
 80023ce:	2200      	movs	r2, #0
 80023d0:	601a      	str	r2, [r3, #0]
 80023d2:	605a      	str	r2, [r3, #4]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80023d4:	4b27      	ldr	r3, [pc, #156]	@ (8002474 <MX_RTC_Init+0xc0>)
 80023d6:	4a28      	ldr	r2, [pc, #160]	@ (8002478 <MX_RTC_Init+0xc4>)
 80023d8:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 80023da:	4b26      	ldr	r3, [pc, #152]	@ (8002474 <MX_RTC_Init+0xc0>)
 80023dc:	f04f 32ff 	mov.w	r2, #4294967295
 80023e0:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 80023e2:	4b24      	ldr	r3, [pc, #144]	@ (8002474 <MX_RTC_Init+0xc0>)
 80023e4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80023e8:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80023ea:	4822      	ldr	r0, [pc, #136]	@ (8002474 <MX_RTC_Init+0xc0>)
 80023ec:	f003 fa46 	bl	800587c <HAL_RTC_Init>
 80023f0:	4603      	mov	r3, r0
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d001      	beq.n	80023fa <MX_RTC_Init+0x46>
  {
    Error_Handler();
 80023f6:	f000 fa19 	bl	800282c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0;
 80023fa:	2300      	movs	r3, #0
 80023fc:	733b      	strb	r3, [r7, #12]
  sTime.Minutes = 0;
 80023fe:	2300      	movs	r3, #0
 8002400:	737b      	strb	r3, [r7, #13]
  sTime.Seconds = 0;
 8002402:	2300      	movs	r3, #0
 8002404:	73bb      	strb	r3, [r7, #14]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8002406:	f107 030c 	add.w	r3, r7, #12
 800240a:	2200      	movs	r2, #0
 800240c:	4619      	mov	r1, r3
 800240e:	4819      	ldr	r0, [pc, #100]	@ (8002474 <MX_RTC_Init+0xc0>)
 8002410:	f003 fac0 	bl	8005994 <HAL_RTC_SetTime>
 8002414:	4603      	mov	r3, r0
 8002416:	2b00      	cmp	r3, #0
 8002418:	d001      	beq.n	800241e <MX_RTC_Init+0x6a>
  {
    Error_Handler();
 800241a:	f000 fa07 	bl	800282c <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 800241e:	2301      	movs	r3, #1
 8002420:	723b      	strb	r3, [r7, #8]
  DateToUpdate.Month = RTC_MONTH_JANUARY;
 8002422:	2301      	movs	r3, #1
 8002424:	727b      	strb	r3, [r7, #9]
  DateToUpdate.Date = 1;
 8002426:	2301      	movs	r3, #1
 8002428:	72bb      	strb	r3, [r7, #10]
  DateToUpdate.Year = 0;
 800242a:	2300      	movs	r3, #0
 800242c:	72fb      	strb	r3, [r7, #11]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BIN) != HAL_OK)
 800242e:	f107 0308 	add.w	r3, r7, #8
 8002432:	2200      	movs	r2, #0
 8002434:	4619      	mov	r1, r3
 8002436:	480f      	ldr	r0, [pc, #60]	@ (8002474 <MX_RTC_Init+0xc0>)
 8002438:	f003 fc1c 	bl	8005c74 <HAL_RTC_SetDate>
 800243c:	4603      	mov	r3, r0
 800243e:	2b00      	cmp	r3, #0
 8002440:	d001      	beq.n	8002446 <MX_RTC_Init+0x92>
  {
    Error_Handler();
 8002442:	f000 f9f3 	bl	800282c <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 12;
 8002446:	230c      	movs	r3, #12
 8002448:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0;
 800244a:	2300      	movs	r3, #0
 800244c:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0;
 800244e:	2300      	movs	r3, #0
 8002450:	70bb      	strb	r3, [r7, #2]
  sAlarm.Alarm = RTC_ALARM_A;
 8002452:	2300      	movs	r3, #0
 8002454:	607b      	str	r3, [r7, #4]
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 8002456:	463b      	mov	r3, r7
 8002458:	2200      	movs	r2, #0
 800245a:	4619      	mov	r1, r3
 800245c:	4805      	ldr	r0, [pc, #20]	@ (8002474 <MX_RTC_Init+0xc0>)
 800245e:	f003 fcbf 	bl	8005de0 <HAL_RTC_SetAlarm_IT>
 8002462:	4603      	mov	r3, r0
 8002464:	2b00      	cmp	r3, #0
 8002466:	d001      	beq.n	800246c <MX_RTC_Init+0xb8>
  {
    Error_Handler();
 8002468:	f000 f9e0 	bl	800282c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800246c:	bf00      	nop
 800246e:	3710      	adds	r7, #16
 8002470:	46bd      	mov	sp, r7
 8002472:	bd80      	pop	{r7, pc}
 8002474:	20000714 	.word	0x20000714
 8002478:	40002800 	.word	0x40002800

0800247c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b086      	sub	sp, #24
 8002480:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002482:	f107 0308 	add.w	r3, r7, #8
 8002486:	2200      	movs	r2, #0
 8002488:	601a      	str	r2, [r3, #0]
 800248a:	605a      	str	r2, [r3, #4]
 800248c:	609a      	str	r2, [r3, #8]
 800248e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002490:	463b      	mov	r3, r7
 8002492:	2200      	movs	r2, #0
 8002494:	601a      	str	r2, [r3, #0]
 8002496:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002498:	4b1e      	ldr	r3, [pc, #120]	@ (8002514 <MX_TIM1_Init+0x98>)
 800249a:	4a1f      	ldr	r2, [pc, #124]	@ (8002518 <MX_TIM1_Init+0x9c>)
 800249c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 800249e:	4b1d      	ldr	r3, [pc, #116]	@ (8002514 <MX_TIM1_Init+0x98>)
 80024a0:	2247      	movs	r2, #71	@ 0x47
 80024a2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024a4:	4b1b      	ldr	r3, [pc, #108]	@ (8002514 <MX_TIM1_Init+0x98>)
 80024a6:	2200      	movs	r2, #0
 80024a8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535-1;
 80024aa:	4b1a      	ldr	r3, [pc, #104]	@ (8002514 <MX_TIM1_Init+0x98>)
 80024ac:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80024b0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024b2:	4b18      	ldr	r3, [pc, #96]	@ (8002514 <MX_TIM1_Init+0x98>)
 80024b4:	2200      	movs	r2, #0
 80024b6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80024b8:	4b16      	ldr	r3, [pc, #88]	@ (8002514 <MX_TIM1_Init+0x98>)
 80024ba:	2200      	movs	r2, #0
 80024bc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024be:	4b15      	ldr	r3, [pc, #84]	@ (8002514 <MX_TIM1_Init+0x98>)
 80024c0:	2200      	movs	r2, #0
 80024c2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80024c4:	4813      	ldr	r0, [pc, #76]	@ (8002514 <MX_TIM1_Init+0x98>)
 80024c6:	f004 f858 	bl	800657a <HAL_TIM_Base_Init>
 80024ca:	4603      	mov	r3, r0
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d001      	beq.n	80024d4 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80024d0:	f000 f9ac 	bl	800282c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80024d4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80024d8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80024da:	f107 0308 	add.w	r3, r7, #8
 80024de:	4619      	mov	r1, r3
 80024e0:	480c      	ldr	r0, [pc, #48]	@ (8002514 <MX_TIM1_Init+0x98>)
 80024e2:	f004 f8e3 	bl	80066ac <HAL_TIM_ConfigClockSource>
 80024e6:	4603      	mov	r3, r0
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d001      	beq.n	80024f0 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80024ec:	f000 f99e 	bl	800282c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024f0:	2300      	movs	r3, #0
 80024f2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024f4:	2300      	movs	r3, #0
 80024f6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80024f8:	463b      	mov	r3, r7
 80024fa:	4619      	mov	r1, r3
 80024fc:	4805      	ldr	r0, [pc, #20]	@ (8002514 <MX_TIM1_Init+0x98>)
 80024fe:	f004 faa1 	bl	8006a44 <HAL_TIMEx_MasterConfigSynchronization>
 8002502:	4603      	mov	r3, r0
 8002504:	2b00      	cmp	r3, #0
 8002506:	d001      	beq.n	800250c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8002508:	f000 f990 	bl	800282c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800250c:	bf00      	nop
 800250e:	3718      	adds	r7, #24
 8002510:	46bd      	mov	sp, r7
 8002512:	bd80      	pop	{r7, pc}
 8002514:	20000728 	.word	0x20000728
 8002518:	40012c00 	.word	0x40012c00

0800251c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002520:	4b11      	ldr	r3, [pc, #68]	@ (8002568 <MX_USART1_UART_Init+0x4c>)
 8002522:	4a12      	ldr	r2, [pc, #72]	@ (800256c <MX_USART1_UART_Init+0x50>)
 8002524:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002526:	4b10      	ldr	r3, [pc, #64]	@ (8002568 <MX_USART1_UART_Init+0x4c>)
 8002528:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800252c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800252e:	4b0e      	ldr	r3, [pc, #56]	@ (8002568 <MX_USART1_UART_Init+0x4c>)
 8002530:	2200      	movs	r2, #0
 8002532:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002534:	4b0c      	ldr	r3, [pc, #48]	@ (8002568 <MX_USART1_UART_Init+0x4c>)
 8002536:	2200      	movs	r2, #0
 8002538:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800253a:	4b0b      	ldr	r3, [pc, #44]	@ (8002568 <MX_USART1_UART_Init+0x4c>)
 800253c:	2200      	movs	r2, #0
 800253e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002540:	4b09      	ldr	r3, [pc, #36]	@ (8002568 <MX_USART1_UART_Init+0x4c>)
 8002542:	220c      	movs	r2, #12
 8002544:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002546:	4b08      	ldr	r3, [pc, #32]	@ (8002568 <MX_USART1_UART_Init+0x4c>)
 8002548:	2200      	movs	r2, #0
 800254a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800254c:	4b06      	ldr	r3, [pc, #24]	@ (8002568 <MX_USART1_UART_Init+0x4c>)
 800254e:	2200      	movs	r2, #0
 8002550:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002552:	4805      	ldr	r0, [pc, #20]	@ (8002568 <MX_USART1_UART_Init+0x4c>)
 8002554:	f004 fad4 	bl	8006b00 <HAL_UART_Init>
 8002558:	4603      	mov	r3, r0
 800255a:	2b00      	cmp	r3, #0
 800255c:	d001      	beq.n	8002562 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800255e:	f000 f965 	bl	800282c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002562:	bf00      	nop
 8002564:	bd80      	pop	{r7, pc}
 8002566:	bf00      	nop
 8002568:	20000770 	.word	0x20000770
 800256c:	40013800 	.word	0x40013800

08002570 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002574:	4b11      	ldr	r3, [pc, #68]	@ (80025bc <MX_USART2_UART_Init+0x4c>)
 8002576:	4a12      	ldr	r2, [pc, #72]	@ (80025c0 <MX_USART2_UART_Init+0x50>)
 8002578:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800257a:	4b10      	ldr	r3, [pc, #64]	@ (80025bc <MX_USART2_UART_Init+0x4c>)
 800257c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002580:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002582:	4b0e      	ldr	r3, [pc, #56]	@ (80025bc <MX_USART2_UART_Init+0x4c>)
 8002584:	2200      	movs	r2, #0
 8002586:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002588:	4b0c      	ldr	r3, [pc, #48]	@ (80025bc <MX_USART2_UART_Init+0x4c>)
 800258a:	2200      	movs	r2, #0
 800258c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800258e:	4b0b      	ldr	r3, [pc, #44]	@ (80025bc <MX_USART2_UART_Init+0x4c>)
 8002590:	2200      	movs	r2, #0
 8002592:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002594:	4b09      	ldr	r3, [pc, #36]	@ (80025bc <MX_USART2_UART_Init+0x4c>)
 8002596:	220c      	movs	r2, #12
 8002598:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800259a:	4b08      	ldr	r3, [pc, #32]	@ (80025bc <MX_USART2_UART_Init+0x4c>)
 800259c:	2200      	movs	r2, #0
 800259e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80025a0:	4b06      	ldr	r3, [pc, #24]	@ (80025bc <MX_USART2_UART_Init+0x4c>)
 80025a2:	2200      	movs	r2, #0
 80025a4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80025a6:	4805      	ldr	r0, [pc, #20]	@ (80025bc <MX_USART2_UART_Init+0x4c>)
 80025a8:	f004 faaa 	bl	8006b00 <HAL_UART_Init>
 80025ac:	4603      	mov	r3, r0
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d001      	beq.n	80025b6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80025b2:	f000 f93b 	bl	800282c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80025b6:	bf00      	nop
 80025b8:	bd80      	pop	{r7, pc}
 80025ba:	bf00      	nop
 80025bc:	200007b8 	.word	0x200007b8
 80025c0:	40004400 	.word	0x40004400

080025c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b088      	sub	sp, #32
 80025c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025ca:	f107 0310 	add.w	r3, r7, #16
 80025ce:	2200      	movs	r2, #0
 80025d0:	601a      	str	r2, [r3, #0]
 80025d2:	605a      	str	r2, [r3, #4]
 80025d4:	609a      	str	r2, [r3, #8]
 80025d6:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80025d8:	4b55      	ldr	r3, [pc, #340]	@ (8002730 <MX_GPIO_Init+0x16c>)
 80025da:	699b      	ldr	r3, [r3, #24]
 80025dc:	4a54      	ldr	r2, [pc, #336]	@ (8002730 <MX_GPIO_Init+0x16c>)
 80025de:	f043 0310 	orr.w	r3, r3, #16
 80025e2:	6193      	str	r3, [r2, #24]
 80025e4:	4b52      	ldr	r3, [pc, #328]	@ (8002730 <MX_GPIO_Init+0x16c>)
 80025e6:	699b      	ldr	r3, [r3, #24]
 80025e8:	f003 0310 	and.w	r3, r3, #16
 80025ec:	60fb      	str	r3, [r7, #12]
 80025ee:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80025f0:	4b4f      	ldr	r3, [pc, #316]	@ (8002730 <MX_GPIO_Init+0x16c>)
 80025f2:	699b      	ldr	r3, [r3, #24]
 80025f4:	4a4e      	ldr	r2, [pc, #312]	@ (8002730 <MX_GPIO_Init+0x16c>)
 80025f6:	f043 0320 	orr.w	r3, r3, #32
 80025fa:	6193      	str	r3, [r2, #24]
 80025fc:	4b4c      	ldr	r3, [pc, #304]	@ (8002730 <MX_GPIO_Init+0x16c>)
 80025fe:	699b      	ldr	r3, [r3, #24]
 8002600:	f003 0320 	and.w	r3, r3, #32
 8002604:	60bb      	str	r3, [r7, #8]
 8002606:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002608:	4b49      	ldr	r3, [pc, #292]	@ (8002730 <MX_GPIO_Init+0x16c>)
 800260a:	699b      	ldr	r3, [r3, #24]
 800260c:	4a48      	ldr	r2, [pc, #288]	@ (8002730 <MX_GPIO_Init+0x16c>)
 800260e:	f043 0304 	orr.w	r3, r3, #4
 8002612:	6193      	str	r3, [r2, #24]
 8002614:	4b46      	ldr	r3, [pc, #280]	@ (8002730 <MX_GPIO_Init+0x16c>)
 8002616:	699b      	ldr	r3, [r3, #24]
 8002618:	f003 0304 	and.w	r3, r3, #4
 800261c:	607b      	str	r3, [r7, #4]
 800261e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002620:	4b43      	ldr	r3, [pc, #268]	@ (8002730 <MX_GPIO_Init+0x16c>)
 8002622:	699b      	ldr	r3, [r3, #24]
 8002624:	4a42      	ldr	r2, [pc, #264]	@ (8002730 <MX_GPIO_Init+0x16c>)
 8002626:	f043 0308 	orr.w	r3, r3, #8
 800262a:	6193      	str	r3, [r2, #24]
 800262c:	4b40      	ldr	r3, [pc, #256]	@ (8002730 <MX_GPIO_Init+0x16c>)
 800262e:	699b      	ldr	r3, [r3, #24]
 8002630:	f003 0308 	and.w	r3, r3, #8
 8002634:	603b      	str	r3, [r7, #0]
 8002636:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LOCK_Pin|VALVE_Pin, GPIO_PIN_RESET);
 8002638:	2200      	movs	r2, #0
 800263a:	21c0      	movs	r1, #192	@ 0xc0
 800263c:	483d      	ldr	r0, [pc, #244]	@ (8002734 <MX_GPIO_Init+0x170>)
 800263e:	f001 fae5 	bl	8003c0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DAEGUN_LOAD_GPIO_Port, DAEGUN_LOAD_Pin, GPIO_PIN_SET);
 8002642:	2201      	movs	r2, #1
 8002644:	2101      	movs	r1, #1
 8002646:	483c      	ldr	r0, [pc, #240]	@ (8002738 <MX_GPIO_Init+0x174>)
 8002648:	f001 fae0 	bl	8003c0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DEVICE_Pin|LED_Pin|Door_IN1_Pin|Door_IN2_Pin
 800264c:	2200      	movs	r2, #0
 800264e:	f24d 012a 	movw	r1, #53290	@ 0xd02a
 8002652:	4839      	ldr	r0, [pc, #228]	@ (8002738 <MX_GPIO_Init+0x174>)
 8002654:	f001 fada 	bl	8003c0c <HAL_GPIO_WritePin>
                          |U_Trig_Pin|LC_SCK_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LOCK_Pin VALVE_Pin */
  GPIO_InitStruct.Pin = LOCK_Pin|VALVE_Pin;
 8002658:	23c0      	movs	r3, #192	@ 0xc0
 800265a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800265c:	2301      	movs	r3, #1
 800265e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002660:	2300      	movs	r3, #0
 8002662:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002664:	2302      	movs	r3, #2
 8002666:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002668:	f107 0310 	add.w	r3, r7, #16
 800266c:	4619      	mov	r1, r3
 800266e:	4831      	ldr	r0, [pc, #196]	@ (8002734 <MX_GPIO_Init+0x170>)
 8002670:	f001 f948 	bl	8003904 <HAL_GPIO_Init>

  /*Configure GPIO pin : DAEGUN_LOAD_Pin */
  GPIO_InitStruct.Pin = DAEGUN_LOAD_Pin;
 8002674:	2301      	movs	r3, #1
 8002676:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002678:	2311      	movs	r3, #17
 800267a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800267c:	2300      	movs	r3, #0
 800267e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002680:	2302      	movs	r3, #2
 8002682:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DAEGUN_LOAD_GPIO_Port, &GPIO_InitStruct);
 8002684:	f107 0310 	add.w	r3, r7, #16
 8002688:	4619      	mov	r1, r3
 800268a:	482b      	ldr	r0, [pc, #172]	@ (8002738 <MX_GPIO_Init+0x174>)
 800268c:	f001 f93a 	bl	8003904 <HAL_GPIO_Init>

  /*Configure GPIO pin : DEVICE_Pin */
  GPIO_InitStruct.Pin = DEVICE_Pin;
 8002690:	2302      	movs	r3, #2
 8002692:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002694:	2311      	movs	r3, #17
 8002696:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002698:	2301      	movs	r3, #1
 800269a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800269c:	2302      	movs	r3, #2
 800269e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DEVICE_GPIO_Port, &GPIO_InitStruct);
 80026a0:	f107 0310 	add.w	r3, r7, #16
 80026a4:	4619      	mov	r1, r3
 80026a6:	4824      	ldr	r0, [pc, #144]	@ (8002738 <MX_GPIO_Init+0x174>)
 80026a8:	f001 f92c 	bl	8003904 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_Pin Door_IN1_Pin Door_IN2_Pin U_Trig_Pin
                           LC_SCK_Pin */
  GPIO_InitStruct.Pin = LED_Pin|Door_IN1_Pin|Door_IN2_Pin|U_Trig_Pin
 80026ac:	f24d 0328 	movw	r3, #53288	@ 0xd028
 80026b0:	613b      	str	r3, [r7, #16]
                          |LC_SCK_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026b2:	2301      	movs	r3, #1
 80026b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026b6:	2300      	movs	r3, #0
 80026b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026ba:	2302      	movs	r3, #2
 80026bc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026be:	f107 0310 	add.w	r3, r7, #16
 80026c2:	4619      	mov	r1, r3
 80026c4:	481c      	ldr	r0, [pc, #112]	@ (8002738 <MX_GPIO_Init+0x174>)
 80026c6:	f001 f91d 	bl	8003904 <HAL_GPIO_Init>

  /*Configure GPIO pin : EXTI_Wakeup_Pin */
  GPIO_InitStruct.Pin = EXTI_Wakeup_Pin;
 80026ca:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80026ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80026d0:	4b1a      	ldr	r3, [pc, #104]	@ (800273c <MX_GPIO_Init+0x178>)
 80026d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026d4:	2300      	movs	r3, #0
 80026d6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(EXTI_Wakeup_GPIO_Port, &GPIO_InitStruct);
 80026d8:	f107 0310 	add.w	r3, r7, #16
 80026dc:	4619      	mov	r1, r3
 80026de:	4815      	ldr	r0, [pc, #84]	@ (8002734 <MX_GPIO_Init+0x170>)
 80026e0:	f001 f910 	bl	8003904 <HAL_GPIO_Init>

  /*Configure GPIO pin : U_Echo_Pin */
  GPIO_InitStruct.Pin = U_Echo_Pin;
 80026e4:	2310      	movs	r3, #16
 80026e6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80026e8:	2300      	movs	r3, #0
 80026ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80026ec:	2302      	movs	r3, #2
 80026ee:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(U_Echo_GPIO_Port, &GPIO_InitStruct);
 80026f0:	f107 0310 	add.w	r3, r7, #16
 80026f4:	4619      	mov	r1, r3
 80026f6:	4810      	ldr	r0, [pc, #64]	@ (8002738 <MX_GPIO_Init+0x174>)
 80026f8:	f001 f904 	bl	8003904 <HAL_GPIO_Init>

  /*Configure GPIO pins : LC_Data1_Pin LC_Data2_Pin */
  GPIO_InitStruct.Pin = LC_Data1_Pin|LC_Data2_Pin;
 80026fc:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002700:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002702:	2300      	movs	r3, #0
 8002704:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002706:	2301      	movs	r3, #1
 8002708:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800270a:	f107 0310 	add.w	r3, r7, #16
 800270e:	4619      	mov	r1, r3
 8002710:	4809      	ldr	r0, [pc, #36]	@ (8002738 <MX_GPIO_Init+0x174>)
 8002712:	f001 f8f7 	bl	8003904 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8002716:	2200      	movs	r2, #0
 8002718:	2100      	movs	r1, #0
 800271a:	2017      	movs	r0, #23
 800271c:	f001 f809 	bl	8003732 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002720:	2017      	movs	r0, #23
 8002722:	f001 f822 	bl	800376a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002726:	bf00      	nop
 8002728:	3720      	adds	r7, #32
 800272a:	46bd      	mov	sp, r7
 800272c:	bd80      	pop	{r7, pc}
 800272e:	bf00      	nop
 8002730:	40021000 	.word	0x40021000
 8002734:	40010800 	.word	0x40010800
 8002738:	40010c00 	.word	0x40010c00
 800273c:	10110000 	.word	0x10110000

08002740 <HAL_UARTEx_RxEventCallback>:

/* USER CODE BEGIN 4 */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size){
 8002740:	b580      	push	{r7, lr}
 8002742:	b082      	sub	sp, #8
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
 8002748:	460b      	mov	r3, r1
 800274a:	807b      	strh	r3, [r7, #2]
	// LOG UART Handle
	if (huart->Instance == USART1) {
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	4a0e      	ldr	r2, [pc, #56]	@ (800278c <HAL_UARTEx_RxEventCallback+0x4c>)
 8002752:	4293      	cmp	r3, r2
 8002754:	d108      	bne.n	8002768 <HAL_UARTEx_RxEventCallback+0x28>
		LOG_DataValid = true;
 8002756:	4b0e      	ldr	r3, [pc, #56]	@ (8002790 <HAL_UARTEx_RxEventCallback+0x50>)
 8002758:	2201      	movs	r2, #1
 800275a:	701a      	strb	r2, [r3, #0]
		HAL_UARTEx_ReceiveToIdle_IT(&huart1, LOG_buffer, UART_RX_BUFFER_SIZE);
 800275c:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8002760:	490c      	ldr	r1, [pc, #48]	@ (8002794 <HAL_UARTEx_RxEventCallback+0x54>)
 8002762:	480d      	ldr	r0, [pc, #52]	@ (8002798 <HAL_UARTEx_RxEventCallback+0x58>)
 8002764:	f004 fa1c 	bl	8006ba0 <HAL_UARTEx_ReceiveToIdle_IT>
	}
	// SIMCom UART Handle
	if (huart->Instance == USART2) {
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a0b      	ldr	r2, [pc, #44]	@ (800279c <HAL_UARTEx_RxEventCallback+0x5c>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d108      	bne.n	8002784 <HAL_UARTEx_RxEventCallback+0x44>
		SIM_DataValid = true; // Set the flag to indicate valid SIM data
 8002772:	4b0b      	ldr	r3, [pc, #44]	@ (80027a0 <HAL_UARTEx_RxEventCallback+0x60>)
 8002774:	2201      	movs	r2, #1
 8002776:	701a      	strb	r2, [r3, #0]
		HAL_UARTEx_ReceiveToIdle_IT(&huart2, SIM_buffer, UART_RX_BUFFER_SIZE);
 8002778:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800277c:	4909      	ldr	r1, [pc, #36]	@ (80027a4 <HAL_UARTEx_RxEventCallback+0x64>)
 800277e:	480a      	ldr	r0, [pc, #40]	@ (80027a8 <HAL_UARTEx_RxEventCallback+0x68>)
 8002780:	f004 fa0e 	bl	8006ba0 <HAL_UARTEx_ReceiveToIdle_IT>
	}
}
 8002784:	bf00      	nop
 8002786:	3708      	adds	r7, #8
 8002788:	46bd      	mov	sp, r7
 800278a:	bd80      	pop	{r7, pc}
 800278c:	40013800 	.word	0x40013800
 8002790:	2000065c 	.word	0x2000065c
 8002794:	20000468 	.word	0x20000468
 8002798:	20000770 	.word	0x20000770
 800279c:	40004400 	.word	0x40004400
 80027a0:	200001f4 	.word	0x200001f4
 80027a4:	200001f8 	.word	0x200001f8
 80027a8:	200007b8 	.word	0x200007b8

080027ac <HAL_GPIO_EXTI_Callback>:
// 	LOG_DataValid = true;
// 	memcpy(LOG_buffer, Buf, Len);
// }

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b082      	sub	sp, #8
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	4603      	mov	r3, r0
 80027b4:	80fb      	strh	r3, [r7, #6]
	if((GPIO_Pin == GPIO_PIN_8) && flag_EXTI)
 80027b6:	88fb      	ldrh	r3, [r7, #6]
 80027b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80027bc:	d110      	bne.n	80027e0 <HAL_GPIO_EXTI_Callback+0x34>
 80027be:	4b0a      	ldr	r3, [pc, #40]	@ (80027e8 <HAL_GPIO_EXTI_Callback+0x3c>)
 80027c0:	781b      	ldrb	r3, [r3, #0]
 80027c2:	b2db      	uxtb	r3, r3
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d00b      	beq.n	80027e0 <HAL_GPIO_EXTI_Callback+0x34>
	{
		HAL_UARTEx_ReceiveToIdle_IT(&huart1, LOG_buffer, UART_RX_BUFFER_SIZE);
 80027c8:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80027cc:	4907      	ldr	r1, [pc, #28]	@ (80027ec <HAL_GPIO_EXTI_Callback+0x40>)
 80027ce:	4808      	ldr	r0, [pc, #32]	@ (80027f0 <HAL_GPIO_EXTI_Callback+0x44>)
 80027d0:	f004 f9e6 	bl	8006ba0 <HAL_UARTEx_ReceiveToIdle_IT>
		LOG_DataValid = true;
 80027d4:	4b07      	ldr	r3, [pc, #28]	@ (80027f4 <HAL_GPIO_EXTI_Callback+0x48>)
 80027d6:	2201      	movs	r2, #1
 80027d8:	701a      	strb	r2, [r3, #0]
		FUNCTION = EXTI_WAKEUP;
 80027da:	4b07      	ldr	r3, [pc, #28]	@ (80027f8 <HAL_GPIO_EXTI_Callback+0x4c>)
 80027dc:	2209      	movs	r2, #9
 80027de:	701a      	strb	r2, [r3, #0]
	}
}
 80027e0:	bf00      	nop
 80027e2:	3708      	adds	r7, #8
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bd80      	pop	{r7, pc}
 80027e8:	2000065d 	.word	0x2000065d
 80027ec:	20000468 	.word	0x20000468
 80027f0:	20000770 	.word	0x20000770
 80027f4:	2000065c 	.word	0x2000065c
 80027f8:	2000065e 	.word	0x2000065e

080027fc <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b082      	sub	sp, #8
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
	LOG_DataValid = true;
 8002804:	4b07      	ldr	r3, [pc, #28]	@ (8002824 <HAL_RTC_AlarmAEventCallback+0x28>)
 8002806:	2201      	movs	r2, #1
 8002808:	701a      	strb	r2, [r3, #0]
	FUNCTION = ALARM_WAKEUP;
 800280a:	4b07      	ldr	r3, [pc, #28]	@ (8002828 <HAL_RTC_AlarmAEventCallback+0x2c>)
 800280c:	2208      	movs	r2, #8
 800280e:	701a      	strb	r2, [r3, #0]
	Set_RTC(0, 0, 0); //(Hour, Minute, Second)
 8002810:	2200      	movs	r2, #0
 8002812:	2100      	movs	r1, #0
 8002814:	2000      	movs	r0, #0
 8002816:	f7fe fc2b 	bl	8001070 <Set_RTC>
}
 800281a:	bf00      	nop
 800281c:	3708      	adds	r7, #8
 800281e:	46bd      	mov	sp, r7
 8002820:	bd80      	pop	{r7, pc}
 8002822:	bf00      	nop
 8002824:	2000065c 	.word	0x2000065c
 8002828:	2000065e 	.word	0x2000065e

0800282c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800282c:	b480      	push	{r7}
 800282e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002830:	b672      	cpsid	i
}
 8002832:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002834:	bf00      	nop
 8002836:	e7fd      	b.n	8002834 <Error_Handler+0x8>

08002838 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002838:	b480      	push	{r7}
 800283a:	b085      	sub	sp, #20
 800283c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800283e:	4b15      	ldr	r3, [pc, #84]	@ (8002894 <HAL_MspInit+0x5c>)
 8002840:	699b      	ldr	r3, [r3, #24]
 8002842:	4a14      	ldr	r2, [pc, #80]	@ (8002894 <HAL_MspInit+0x5c>)
 8002844:	f043 0301 	orr.w	r3, r3, #1
 8002848:	6193      	str	r3, [r2, #24]
 800284a:	4b12      	ldr	r3, [pc, #72]	@ (8002894 <HAL_MspInit+0x5c>)
 800284c:	699b      	ldr	r3, [r3, #24]
 800284e:	f003 0301 	and.w	r3, r3, #1
 8002852:	60bb      	str	r3, [r7, #8]
 8002854:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002856:	4b0f      	ldr	r3, [pc, #60]	@ (8002894 <HAL_MspInit+0x5c>)
 8002858:	69db      	ldr	r3, [r3, #28]
 800285a:	4a0e      	ldr	r2, [pc, #56]	@ (8002894 <HAL_MspInit+0x5c>)
 800285c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002860:	61d3      	str	r3, [r2, #28]
 8002862:	4b0c      	ldr	r3, [pc, #48]	@ (8002894 <HAL_MspInit+0x5c>)
 8002864:	69db      	ldr	r3, [r3, #28]
 8002866:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800286a:	607b      	str	r3, [r7, #4]
 800286c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800286e:	4b0a      	ldr	r3, [pc, #40]	@ (8002898 <HAL_MspInit+0x60>)
 8002870:	685b      	ldr	r3, [r3, #4]
 8002872:	60fb      	str	r3, [r7, #12]
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800287a:	60fb      	str	r3, [r7, #12]
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002882:	60fb      	str	r3, [r7, #12]
 8002884:	4a04      	ldr	r2, [pc, #16]	@ (8002898 <HAL_MspInit+0x60>)
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800288a:	bf00      	nop
 800288c:	3714      	adds	r7, #20
 800288e:	46bd      	mov	sp, r7
 8002890:	bc80      	pop	{r7}
 8002892:	4770      	bx	lr
 8002894:	40021000 	.word	0x40021000
 8002898:	40010000 	.word	0x40010000

0800289c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b08a      	sub	sp, #40	@ 0x28
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028a4:	f107 0318 	add.w	r3, r7, #24
 80028a8:	2200      	movs	r2, #0
 80028aa:	601a      	str	r2, [r3, #0]
 80028ac:	605a      	str	r2, [r3, #4]
 80028ae:	609a      	str	r2, [r3, #8]
 80028b0:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	4a28      	ldr	r2, [pc, #160]	@ (8002958 <HAL_ADC_MspInit+0xbc>)
 80028b8:	4293      	cmp	r3, r2
 80028ba:	d122      	bne.n	8002902 <HAL_ADC_MspInit+0x66>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80028bc:	4b27      	ldr	r3, [pc, #156]	@ (800295c <HAL_ADC_MspInit+0xc0>)
 80028be:	699b      	ldr	r3, [r3, #24]
 80028c0:	4a26      	ldr	r2, [pc, #152]	@ (800295c <HAL_ADC_MspInit+0xc0>)
 80028c2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80028c6:	6193      	str	r3, [r2, #24]
 80028c8:	4b24      	ldr	r3, [pc, #144]	@ (800295c <HAL_ADC_MspInit+0xc0>)
 80028ca:	699b      	ldr	r3, [r3, #24]
 80028cc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80028d0:	617b      	str	r3, [r7, #20]
 80028d2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028d4:	4b21      	ldr	r3, [pc, #132]	@ (800295c <HAL_ADC_MspInit+0xc0>)
 80028d6:	699b      	ldr	r3, [r3, #24]
 80028d8:	4a20      	ldr	r2, [pc, #128]	@ (800295c <HAL_ADC_MspInit+0xc0>)
 80028da:	f043 0304 	orr.w	r3, r3, #4
 80028de:	6193      	str	r3, [r2, #24]
 80028e0:	4b1e      	ldr	r3, [pc, #120]	@ (800295c <HAL_ADC_MspInit+0xc0>)
 80028e2:	699b      	ldr	r3, [r3, #24]
 80028e4:	f003 0304 	and.w	r3, r3, #4
 80028e8:	613b      	str	r3, [r7, #16]
 80028ea:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80028ec:	2301      	movs	r3, #1
 80028ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80028f0:	2303      	movs	r3, #3
 80028f2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028f4:	f107 0318 	add.w	r3, r7, #24
 80028f8:	4619      	mov	r1, r3
 80028fa:	4819      	ldr	r0, [pc, #100]	@ (8002960 <HAL_ADC_MspInit+0xc4>)
 80028fc:	f001 f802 	bl	8003904 <HAL_GPIO_Init>
    /* USER CODE BEGIN ADC2_MspInit 1 */

    /* USER CODE END ADC2_MspInit 1 */
  }

}
 8002900:	e026      	b.n	8002950 <HAL_ADC_MspInit+0xb4>
  else if(hadc->Instance==ADC2)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	4a17      	ldr	r2, [pc, #92]	@ (8002964 <HAL_ADC_MspInit+0xc8>)
 8002908:	4293      	cmp	r3, r2
 800290a:	d121      	bne.n	8002950 <HAL_ADC_MspInit+0xb4>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800290c:	4b13      	ldr	r3, [pc, #76]	@ (800295c <HAL_ADC_MspInit+0xc0>)
 800290e:	699b      	ldr	r3, [r3, #24]
 8002910:	4a12      	ldr	r2, [pc, #72]	@ (800295c <HAL_ADC_MspInit+0xc0>)
 8002912:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002916:	6193      	str	r3, [r2, #24]
 8002918:	4b10      	ldr	r3, [pc, #64]	@ (800295c <HAL_ADC_MspInit+0xc0>)
 800291a:	699b      	ldr	r3, [r3, #24]
 800291c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002920:	60fb      	str	r3, [r7, #12]
 8002922:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002924:	4b0d      	ldr	r3, [pc, #52]	@ (800295c <HAL_ADC_MspInit+0xc0>)
 8002926:	699b      	ldr	r3, [r3, #24]
 8002928:	4a0c      	ldr	r2, [pc, #48]	@ (800295c <HAL_ADC_MspInit+0xc0>)
 800292a:	f043 0304 	orr.w	r3, r3, #4
 800292e:	6193      	str	r3, [r2, #24]
 8002930:	4b0a      	ldr	r3, [pc, #40]	@ (800295c <HAL_ADC_MspInit+0xc0>)
 8002932:	699b      	ldr	r3, [r3, #24]
 8002934:	f003 0304 	and.w	r3, r3, #4
 8002938:	60bb      	str	r3, [r7, #8]
 800293a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800293c:	2302      	movs	r3, #2
 800293e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002940:	2303      	movs	r3, #3
 8002942:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002944:	f107 0318 	add.w	r3, r7, #24
 8002948:	4619      	mov	r1, r3
 800294a:	4805      	ldr	r0, [pc, #20]	@ (8002960 <HAL_ADC_MspInit+0xc4>)
 800294c:	f000 ffda 	bl	8003904 <HAL_GPIO_Init>
}
 8002950:	bf00      	nop
 8002952:	3728      	adds	r7, #40	@ 0x28
 8002954:	46bd      	mov	sp, r7
 8002956:	bd80      	pop	{r7, pc}
 8002958:	40012400 	.word	0x40012400
 800295c:	40021000 	.word	0x40021000
 8002960:	40010800 	.word	0x40010800
 8002964:	40012800 	.word	0x40012800

08002968 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b088      	sub	sp, #32
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002970:	f107 0310 	add.w	r3, r7, #16
 8002974:	2200      	movs	r2, #0
 8002976:	601a      	str	r2, [r3, #0]
 8002978:	605a      	str	r2, [r3, #4]
 800297a:	609a      	str	r2, [r3, #8]
 800297c:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	4a15      	ldr	r2, [pc, #84]	@ (80029d8 <HAL_I2C_MspInit+0x70>)
 8002984:	4293      	cmp	r3, r2
 8002986:	d123      	bne.n	80029d0 <HAL_I2C_MspInit+0x68>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002988:	4b14      	ldr	r3, [pc, #80]	@ (80029dc <HAL_I2C_MspInit+0x74>)
 800298a:	699b      	ldr	r3, [r3, #24]
 800298c:	4a13      	ldr	r2, [pc, #76]	@ (80029dc <HAL_I2C_MspInit+0x74>)
 800298e:	f043 0308 	orr.w	r3, r3, #8
 8002992:	6193      	str	r3, [r2, #24]
 8002994:	4b11      	ldr	r3, [pc, #68]	@ (80029dc <HAL_I2C_MspInit+0x74>)
 8002996:	699b      	ldr	r3, [r3, #24]
 8002998:	f003 0308 	and.w	r3, r3, #8
 800299c:	60fb      	str	r3, [r7, #12]
 800299e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80029a0:	23c0      	movs	r3, #192	@ 0xc0
 80029a2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80029a4:	2312      	movs	r3, #18
 80029a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80029a8:	2303      	movs	r3, #3
 80029aa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029ac:	f107 0310 	add.w	r3, r7, #16
 80029b0:	4619      	mov	r1, r3
 80029b2:	480b      	ldr	r0, [pc, #44]	@ (80029e0 <HAL_I2C_MspInit+0x78>)
 80029b4:	f000 ffa6 	bl	8003904 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80029b8:	4b08      	ldr	r3, [pc, #32]	@ (80029dc <HAL_I2C_MspInit+0x74>)
 80029ba:	69db      	ldr	r3, [r3, #28]
 80029bc:	4a07      	ldr	r2, [pc, #28]	@ (80029dc <HAL_I2C_MspInit+0x74>)
 80029be:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80029c2:	61d3      	str	r3, [r2, #28]
 80029c4:	4b05      	ldr	r3, [pc, #20]	@ (80029dc <HAL_I2C_MspInit+0x74>)
 80029c6:	69db      	ldr	r3, [r3, #28]
 80029c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80029cc:	60bb      	str	r3, [r7, #8]
 80029ce:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80029d0:	bf00      	nop
 80029d2:	3720      	adds	r7, #32
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bd80      	pop	{r7, pc}
 80029d8:	40005400 	.word	0x40005400
 80029dc:	40021000 	.word	0x40021000
 80029e0:	40010c00 	.word	0x40010c00

080029e4 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b084      	sub	sp, #16
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a13      	ldr	r2, [pc, #76]	@ (8002a40 <HAL_RTC_MspInit+0x5c>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d120      	bne.n	8002a38 <HAL_RTC_MspInit+0x54>
  {
    /* USER CODE BEGIN RTC_MspInit 0 */

    /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 80029f6:	f002 f9b9 	bl	8004d6c <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 80029fa:	4b12      	ldr	r3, [pc, #72]	@ (8002a44 <HAL_RTC_MspInit+0x60>)
 80029fc:	69db      	ldr	r3, [r3, #28]
 80029fe:	4a11      	ldr	r2, [pc, #68]	@ (8002a44 <HAL_RTC_MspInit+0x60>)
 8002a00:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002a04:	61d3      	str	r3, [r2, #28]
 8002a06:	4b0f      	ldr	r3, [pc, #60]	@ (8002a44 <HAL_RTC_MspInit+0x60>)
 8002a08:	69db      	ldr	r3, [r3, #28]
 8002a0a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002a0e:	60fb      	str	r3, [r7, #12]
 8002a10:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002a12:	4b0d      	ldr	r3, [pc, #52]	@ (8002a48 <HAL_RTC_MspInit+0x64>)
 8002a14:	2201      	movs	r2, #1
 8002a16:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 8002a18:	2200      	movs	r2, #0
 8002a1a:	2100      	movs	r1, #0
 8002a1c:	2003      	movs	r0, #3
 8002a1e:	f000 fe88 	bl	8003732 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 8002a22:	2003      	movs	r0, #3
 8002a24:	f000 fea1 	bl	800376a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8002a28:	2200      	movs	r2, #0
 8002a2a:	2100      	movs	r1, #0
 8002a2c:	2029      	movs	r0, #41	@ 0x29
 8002a2e:	f000 fe80 	bl	8003732 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8002a32:	2029      	movs	r0, #41	@ 0x29
 8002a34:	f000 fe99 	bl	800376a <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8002a38:	bf00      	nop
 8002a3a:	3710      	adds	r7, #16
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	bd80      	pop	{r7, pc}
 8002a40:	40002800 	.word	0x40002800
 8002a44:	40021000 	.word	0x40021000
 8002a48:	4242043c 	.word	0x4242043c

08002a4c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	b085      	sub	sp, #20
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	4a09      	ldr	r2, [pc, #36]	@ (8002a80 <HAL_TIM_Base_MspInit+0x34>)
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	d10b      	bne.n	8002a76 <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002a5e:	4b09      	ldr	r3, [pc, #36]	@ (8002a84 <HAL_TIM_Base_MspInit+0x38>)
 8002a60:	699b      	ldr	r3, [r3, #24]
 8002a62:	4a08      	ldr	r2, [pc, #32]	@ (8002a84 <HAL_TIM_Base_MspInit+0x38>)
 8002a64:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002a68:	6193      	str	r3, [r2, #24]
 8002a6a:	4b06      	ldr	r3, [pc, #24]	@ (8002a84 <HAL_TIM_Base_MspInit+0x38>)
 8002a6c:	699b      	ldr	r3, [r3, #24]
 8002a6e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002a72:	60fb      	str	r3, [r7, #12]
 8002a74:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8002a76:	bf00      	nop
 8002a78:	3714      	adds	r7, #20
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bc80      	pop	{r7}
 8002a7e:	4770      	bx	lr
 8002a80:	40012c00 	.word	0x40012c00
 8002a84:	40021000 	.word	0x40021000

08002a88 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b08a      	sub	sp, #40	@ 0x28
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a90:	f107 0318 	add.w	r3, r7, #24
 8002a94:	2200      	movs	r2, #0
 8002a96:	601a      	str	r2, [r3, #0]
 8002a98:	605a      	str	r2, [r3, #4]
 8002a9a:	609a      	str	r2, [r3, #8]
 8002a9c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	4a3f      	ldr	r2, [pc, #252]	@ (8002ba0 <HAL_UART_MspInit+0x118>)
 8002aa4:	4293      	cmp	r3, r2
 8002aa6:	d13a      	bne.n	8002b1e <HAL_UART_MspInit+0x96>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002aa8:	4b3e      	ldr	r3, [pc, #248]	@ (8002ba4 <HAL_UART_MspInit+0x11c>)
 8002aaa:	699b      	ldr	r3, [r3, #24]
 8002aac:	4a3d      	ldr	r2, [pc, #244]	@ (8002ba4 <HAL_UART_MspInit+0x11c>)
 8002aae:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002ab2:	6193      	str	r3, [r2, #24]
 8002ab4:	4b3b      	ldr	r3, [pc, #236]	@ (8002ba4 <HAL_UART_MspInit+0x11c>)
 8002ab6:	699b      	ldr	r3, [r3, #24]
 8002ab8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002abc:	617b      	str	r3, [r7, #20]
 8002abe:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ac0:	4b38      	ldr	r3, [pc, #224]	@ (8002ba4 <HAL_UART_MspInit+0x11c>)
 8002ac2:	699b      	ldr	r3, [r3, #24]
 8002ac4:	4a37      	ldr	r2, [pc, #220]	@ (8002ba4 <HAL_UART_MspInit+0x11c>)
 8002ac6:	f043 0304 	orr.w	r3, r3, #4
 8002aca:	6193      	str	r3, [r2, #24]
 8002acc:	4b35      	ldr	r3, [pc, #212]	@ (8002ba4 <HAL_UART_MspInit+0x11c>)
 8002ace:	699b      	ldr	r3, [r3, #24]
 8002ad0:	f003 0304 	and.w	r3, r3, #4
 8002ad4:	613b      	str	r3, [r7, #16]
 8002ad6:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002ad8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002adc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ade:	2302      	movs	r3, #2
 8002ae0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002ae2:	2303      	movs	r3, #3
 8002ae4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ae6:	f107 0318 	add.w	r3, r7, #24
 8002aea:	4619      	mov	r1, r3
 8002aec:	482e      	ldr	r0, [pc, #184]	@ (8002ba8 <HAL_UART_MspInit+0x120>)
 8002aee:	f000 ff09 	bl	8003904 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002af2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002af6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002af8:	2300      	movs	r3, #0
 8002afa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002afc:	2300      	movs	r3, #0
 8002afe:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b00:	f107 0318 	add.w	r3, r7, #24
 8002b04:	4619      	mov	r1, r3
 8002b06:	4828      	ldr	r0, [pc, #160]	@ (8002ba8 <HAL_UART_MspInit+0x120>)
 8002b08:	f000 fefc 	bl	8003904 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	2100      	movs	r1, #0
 8002b10:	2025      	movs	r0, #37	@ 0x25
 8002b12:	f000 fe0e 	bl	8003732 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002b16:	2025      	movs	r0, #37	@ 0x25
 8002b18:	f000 fe27 	bl	800376a <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8002b1c:	e03c      	b.n	8002b98 <HAL_UART_MspInit+0x110>
  else if(huart->Instance==USART2)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4a22      	ldr	r2, [pc, #136]	@ (8002bac <HAL_UART_MspInit+0x124>)
 8002b24:	4293      	cmp	r3, r2
 8002b26:	d137      	bne.n	8002b98 <HAL_UART_MspInit+0x110>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002b28:	4b1e      	ldr	r3, [pc, #120]	@ (8002ba4 <HAL_UART_MspInit+0x11c>)
 8002b2a:	69db      	ldr	r3, [r3, #28]
 8002b2c:	4a1d      	ldr	r2, [pc, #116]	@ (8002ba4 <HAL_UART_MspInit+0x11c>)
 8002b2e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b32:	61d3      	str	r3, [r2, #28]
 8002b34:	4b1b      	ldr	r3, [pc, #108]	@ (8002ba4 <HAL_UART_MspInit+0x11c>)
 8002b36:	69db      	ldr	r3, [r3, #28]
 8002b38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b3c:	60fb      	str	r3, [r7, #12]
 8002b3e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b40:	4b18      	ldr	r3, [pc, #96]	@ (8002ba4 <HAL_UART_MspInit+0x11c>)
 8002b42:	699b      	ldr	r3, [r3, #24]
 8002b44:	4a17      	ldr	r2, [pc, #92]	@ (8002ba4 <HAL_UART_MspInit+0x11c>)
 8002b46:	f043 0304 	orr.w	r3, r3, #4
 8002b4a:	6193      	str	r3, [r2, #24]
 8002b4c:	4b15      	ldr	r3, [pc, #84]	@ (8002ba4 <HAL_UART_MspInit+0x11c>)
 8002b4e:	699b      	ldr	r3, [r3, #24]
 8002b50:	f003 0304 	and.w	r3, r3, #4
 8002b54:	60bb      	str	r3, [r7, #8]
 8002b56:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002b58:	2304      	movs	r3, #4
 8002b5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b5c:	2302      	movs	r3, #2
 8002b5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002b60:	2303      	movs	r3, #3
 8002b62:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b64:	f107 0318 	add.w	r3, r7, #24
 8002b68:	4619      	mov	r1, r3
 8002b6a:	480f      	ldr	r0, [pc, #60]	@ (8002ba8 <HAL_UART_MspInit+0x120>)
 8002b6c:	f000 feca 	bl	8003904 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002b70:	2308      	movs	r3, #8
 8002b72:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b74:	2300      	movs	r3, #0
 8002b76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b78:	2300      	movs	r3, #0
 8002b7a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b7c:	f107 0318 	add.w	r3, r7, #24
 8002b80:	4619      	mov	r1, r3
 8002b82:	4809      	ldr	r0, [pc, #36]	@ (8002ba8 <HAL_UART_MspInit+0x120>)
 8002b84:	f000 febe 	bl	8003904 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002b88:	2200      	movs	r2, #0
 8002b8a:	2100      	movs	r1, #0
 8002b8c:	2026      	movs	r0, #38	@ 0x26
 8002b8e:	f000 fdd0 	bl	8003732 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002b92:	2026      	movs	r0, #38	@ 0x26
 8002b94:	f000 fde9 	bl	800376a <HAL_NVIC_EnableIRQ>
}
 8002b98:	bf00      	nop
 8002b9a:	3728      	adds	r7, #40	@ 0x28
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	bd80      	pop	{r7, pc}
 8002ba0:	40013800 	.word	0x40013800
 8002ba4:	40021000 	.word	0x40021000
 8002ba8:	40010800 	.word	0x40010800
 8002bac:	40004400 	.word	0x40004400

08002bb0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002bb4:	bf00      	nop
 8002bb6:	e7fd      	b.n	8002bb4 <NMI_Handler+0x4>

08002bb8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002bbc:	bf00      	nop
 8002bbe:	e7fd      	b.n	8002bbc <HardFault_Handler+0x4>

08002bc0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002bc4:	bf00      	nop
 8002bc6:	e7fd      	b.n	8002bc4 <MemManage_Handler+0x4>

08002bc8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002bc8:	b480      	push	{r7}
 8002bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002bcc:	bf00      	nop
 8002bce:	e7fd      	b.n	8002bcc <BusFault_Handler+0x4>

08002bd0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002bd4:	bf00      	nop
 8002bd6:	e7fd      	b.n	8002bd4 <UsageFault_Handler+0x4>

08002bd8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002bdc:	bf00      	nop
 8002bde:	46bd      	mov	sp, r7
 8002be0:	bc80      	pop	{r7}
 8002be2:	4770      	bx	lr

08002be4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002be4:	b480      	push	{r7}
 8002be6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002be8:	bf00      	nop
 8002bea:	46bd      	mov	sp, r7
 8002bec:	bc80      	pop	{r7}
 8002bee:	4770      	bx	lr

08002bf0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002bf4:	bf00      	nop
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bc80      	pop	{r7}
 8002bfa:	4770      	bx	lr

08002bfc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002c00:	f000 f966 	bl	8002ed0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002c04:	bf00      	nop
 8002c06:	bd80      	pop	{r7, pc}

08002c08 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt.
  */
void RTC_IRQHandler(void)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTCEx_RTCIRQHandler(&hrtc);
 8002c0c:	4802      	ldr	r0, [pc, #8]	@ (8002c18 <RTC_IRQHandler+0x10>)
 8002c0e:	f003 fc6b 	bl	80064e8 <HAL_RTCEx_RTCIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 8002c12:	bf00      	nop
 8002c14:	bd80      	pop	{r7, pc}
 8002c16:	bf00      	nop
 8002c18:	20000714 	.word	0x20000714

08002c1c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(EXTI_Wakeup_Pin);
 8002c20:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8002c24:	f001 f824 	bl	8003c70 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002c28:	bf00      	nop
 8002c2a:	bd80      	pop	{r7, pc}

08002c2c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002c30:	4802      	ldr	r0, [pc, #8]	@ (8002c3c <USART1_IRQHandler+0x10>)
 8002c32:	f004 f813 	bl	8006c5c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002c36:	bf00      	nop
 8002c38:	bd80      	pop	{r7, pc}
 8002c3a:	bf00      	nop
 8002c3c:	20000770 	.word	0x20000770

08002c40 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002c44:	4802      	ldr	r0, [pc, #8]	@ (8002c50 <USART2_IRQHandler+0x10>)
 8002c46:	f004 f809 	bl	8006c5c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002c4a:	bf00      	nop
 8002c4c:	bd80      	pop	{r7, pc}
 8002c4e:	bf00      	nop
 8002c50:	200007b8 	.word	0x200007b8

08002c54 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarm interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8002c58:	4802      	ldr	r0, [pc, #8]	@ (8002c64 <RTC_Alarm_IRQHandler+0x10>)
 8002c5a:	f003 f979 	bl	8005f50 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8002c5e:	bf00      	nop
 8002c60:	bd80      	pop	{r7, pc}
 8002c62:	bf00      	nop
 8002c64:	20000714 	.word	0x20000714

08002c68 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002c68:	b480      	push	{r7}
 8002c6a:	af00      	add	r7, sp, #0
  return 1;
 8002c6c:	2301      	movs	r3, #1
}
 8002c6e:	4618      	mov	r0, r3
 8002c70:	46bd      	mov	sp, r7
 8002c72:	bc80      	pop	{r7}
 8002c74:	4770      	bx	lr

08002c76 <_kill>:

int _kill(int pid, int sig)
{
 8002c76:	b580      	push	{r7, lr}
 8002c78:	b082      	sub	sp, #8
 8002c7a:	af00      	add	r7, sp, #0
 8002c7c:	6078      	str	r0, [r7, #4]
 8002c7e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002c80:	f005 faae 	bl	80081e0 <__errno>
 8002c84:	4603      	mov	r3, r0
 8002c86:	2216      	movs	r2, #22
 8002c88:	601a      	str	r2, [r3, #0]
  return -1;
 8002c8a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c8e:	4618      	mov	r0, r3
 8002c90:	3708      	adds	r7, #8
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bd80      	pop	{r7, pc}

08002c96 <_exit>:

void _exit (int status)
{
 8002c96:	b580      	push	{r7, lr}
 8002c98:	b082      	sub	sp, #8
 8002c9a:	af00      	add	r7, sp, #0
 8002c9c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002c9e:	f04f 31ff 	mov.w	r1, #4294967295
 8002ca2:	6878      	ldr	r0, [r7, #4]
 8002ca4:	f7ff ffe7 	bl	8002c76 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002ca8:	bf00      	nop
 8002caa:	e7fd      	b.n	8002ca8 <_exit+0x12>

08002cac <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b086      	sub	sp, #24
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	60f8      	str	r0, [r7, #12]
 8002cb4:	60b9      	str	r1, [r7, #8]
 8002cb6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cb8:	2300      	movs	r3, #0
 8002cba:	617b      	str	r3, [r7, #20]
 8002cbc:	e00a      	b.n	8002cd4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002cbe:	f3af 8000 	nop.w
 8002cc2:	4601      	mov	r1, r0
 8002cc4:	68bb      	ldr	r3, [r7, #8]
 8002cc6:	1c5a      	adds	r2, r3, #1
 8002cc8:	60ba      	str	r2, [r7, #8]
 8002cca:	b2ca      	uxtb	r2, r1
 8002ccc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cce:	697b      	ldr	r3, [r7, #20]
 8002cd0:	3301      	adds	r3, #1
 8002cd2:	617b      	str	r3, [r7, #20]
 8002cd4:	697a      	ldr	r2, [r7, #20]
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	429a      	cmp	r2, r3
 8002cda:	dbf0      	blt.n	8002cbe <_read+0x12>
  }

  return len;
 8002cdc:	687b      	ldr	r3, [r7, #4]
}
 8002cde:	4618      	mov	r0, r3
 8002ce0:	3718      	adds	r7, #24
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bd80      	pop	{r7, pc}

08002ce6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002ce6:	b580      	push	{r7, lr}
 8002ce8:	b086      	sub	sp, #24
 8002cea:	af00      	add	r7, sp, #0
 8002cec:	60f8      	str	r0, [r7, #12]
 8002cee:	60b9      	str	r1, [r7, #8]
 8002cf0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	617b      	str	r3, [r7, #20]
 8002cf6:	e009      	b.n	8002d0c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002cf8:	68bb      	ldr	r3, [r7, #8]
 8002cfa:	1c5a      	adds	r2, r3, #1
 8002cfc:	60ba      	str	r2, [r7, #8]
 8002cfe:	781b      	ldrb	r3, [r3, #0]
 8002d00:	4618      	mov	r0, r3
 8002d02:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d06:	697b      	ldr	r3, [r7, #20]
 8002d08:	3301      	adds	r3, #1
 8002d0a:	617b      	str	r3, [r7, #20]
 8002d0c:	697a      	ldr	r2, [r7, #20]
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	429a      	cmp	r2, r3
 8002d12:	dbf1      	blt.n	8002cf8 <_write+0x12>
  }
  return len;
 8002d14:	687b      	ldr	r3, [r7, #4]
}
 8002d16:	4618      	mov	r0, r3
 8002d18:	3718      	adds	r7, #24
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bd80      	pop	{r7, pc}

08002d1e <_close>:

int _close(int file)
{
 8002d1e:	b480      	push	{r7}
 8002d20:	b083      	sub	sp, #12
 8002d22:	af00      	add	r7, sp, #0
 8002d24:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002d26:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	370c      	adds	r7, #12
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bc80      	pop	{r7}
 8002d32:	4770      	bx	lr

08002d34 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002d34:	b480      	push	{r7}
 8002d36:	b083      	sub	sp, #12
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
 8002d3c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002d44:	605a      	str	r2, [r3, #4]
  return 0;
 8002d46:	2300      	movs	r3, #0
}
 8002d48:	4618      	mov	r0, r3
 8002d4a:	370c      	adds	r7, #12
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	bc80      	pop	{r7}
 8002d50:	4770      	bx	lr

08002d52 <_isatty>:

int _isatty(int file)
{
 8002d52:	b480      	push	{r7}
 8002d54:	b083      	sub	sp, #12
 8002d56:	af00      	add	r7, sp, #0
 8002d58:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002d5a:	2301      	movs	r3, #1
}
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	370c      	adds	r7, #12
 8002d60:	46bd      	mov	sp, r7
 8002d62:	bc80      	pop	{r7}
 8002d64:	4770      	bx	lr

08002d66 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002d66:	b480      	push	{r7}
 8002d68:	b085      	sub	sp, #20
 8002d6a:	af00      	add	r7, sp, #0
 8002d6c:	60f8      	str	r0, [r7, #12]
 8002d6e:	60b9      	str	r1, [r7, #8]
 8002d70:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002d72:	2300      	movs	r3, #0
}
 8002d74:	4618      	mov	r0, r3
 8002d76:	3714      	adds	r7, #20
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	bc80      	pop	{r7}
 8002d7c:	4770      	bx	lr
	...

08002d80 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b086      	sub	sp, #24
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002d88:	4a14      	ldr	r2, [pc, #80]	@ (8002ddc <_sbrk+0x5c>)
 8002d8a:	4b15      	ldr	r3, [pc, #84]	@ (8002de0 <_sbrk+0x60>)
 8002d8c:	1ad3      	subs	r3, r2, r3
 8002d8e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002d90:	697b      	ldr	r3, [r7, #20]
 8002d92:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002d94:	4b13      	ldr	r3, [pc, #76]	@ (8002de4 <_sbrk+0x64>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d102      	bne.n	8002da2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002d9c:	4b11      	ldr	r3, [pc, #68]	@ (8002de4 <_sbrk+0x64>)
 8002d9e:	4a12      	ldr	r2, [pc, #72]	@ (8002de8 <_sbrk+0x68>)
 8002da0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002da2:	4b10      	ldr	r3, [pc, #64]	@ (8002de4 <_sbrk+0x64>)
 8002da4:	681a      	ldr	r2, [r3, #0]
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	4413      	add	r3, r2
 8002daa:	693a      	ldr	r2, [r7, #16]
 8002dac:	429a      	cmp	r2, r3
 8002dae:	d207      	bcs.n	8002dc0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002db0:	f005 fa16 	bl	80081e0 <__errno>
 8002db4:	4603      	mov	r3, r0
 8002db6:	220c      	movs	r2, #12
 8002db8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002dba:	f04f 33ff 	mov.w	r3, #4294967295
 8002dbe:	e009      	b.n	8002dd4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002dc0:	4b08      	ldr	r3, [pc, #32]	@ (8002de4 <_sbrk+0x64>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002dc6:	4b07      	ldr	r3, [pc, #28]	@ (8002de4 <_sbrk+0x64>)
 8002dc8:	681a      	ldr	r2, [r3, #0]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	4413      	add	r3, r2
 8002dce:	4a05      	ldr	r2, [pc, #20]	@ (8002de4 <_sbrk+0x64>)
 8002dd0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
}
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	3718      	adds	r7, #24
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	bd80      	pop	{r7, pc}
 8002ddc:	20005000 	.word	0x20005000
 8002de0:	00000400 	.word	0x00000400
 8002de4:	20000800 	.word	0x20000800
 8002de8:	20000958 	.word	0x20000958

08002dec <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002dec:	b480      	push	{r7}
 8002dee:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002df0:	bf00      	nop
 8002df2:	46bd      	mov	sp, r7
 8002df4:	bc80      	pop	{r7}
 8002df6:	4770      	bx	lr

08002df8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002df8:	f7ff fff8 	bl	8002dec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002dfc:	480b      	ldr	r0, [pc, #44]	@ (8002e2c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002dfe:	490c      	ldr	r1, [pc, #48]	@ (8002e30 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002e00:	4a0c      	ldr	r2, [pc, #48]	@ (8002e34 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002e02:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002e04:	e002      	b.n	8002e0c <LoopCopyDataInit>

08002e06 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002e06:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002e08:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002e0a:	3304      	adds	r3, #4

08002e0c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002e0c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002e0e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002e10:	d3f9      	bcc.n	8002e06 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002e12:	4a09      	ldr	r2, [pc, #36]	@ (8002e38 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002e14:	4c09      	ldr	r4, [pc, #36]	@ (8002e3c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002e16:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002e18:	e001      	b.n	8002e1e <LoopFillZerobss>

08002e1a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002e1a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e1c:	3204      	adds	r2, #4

08002e1e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002e1e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002e20:	d3fb      	bcc.n	8002e1a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002e22:	f005 f9e3 	bl	80081ec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002e26:	f7ff f951 	bl	80020cc <main>
  bx lr
 8002e2a:	4770      	bx	lr
  ldr r0, =_sdata
 8002e2c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002e30:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8002e34:	0800a37c 	.word	0x0800a37c
  ldr r2, =_sbss
 8002e38:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8002e3c:	20000954 	.word	0x20000954

08002e40 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002e40:	e7fe      	b.n	8002e40 <ADC1_2_IRQHandler>
	...

08002e44 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e48:	4b08      	ldr	r3, [pc, #32]	@ (8002e6c <HAL_Init+0x28>)
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4a07      	ldr	r2, [pc, #28]	@ (8002e6c <HAL_Init+0x28>)
 8002e4e:	f043 0310 	orr.w	r3, r3, #16
 8002e52:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e54:	2003      	movs	r0, #3
 8002e56:	f000 fc61 	bl	800371c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002e5a:	200f      	movs	r0, #15
 8002e5c:	f000 f808 	bl	8002e70 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002e60:	f7ff fcea 	bl	8002838 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e64:	2300      	movs	r3, #0
}
 8002e66:	4618      	mov	r0, r3
 8002e68:	bd80      	pop	{r7, pc}
 8002e6a:	bf00      	nop
 8002e6c:	40022000 	.word	0x40022000

08002e70 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b082      	sub	sp, #8
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002e78:	4b12      	ldr	r3, [pc, #72]	@ (8002ec4 <HAL_InitTick+0x54>)
 8002e7a:	681a      	ldr	r2, [r3, #0]
 8002e7c:	4b12      	ldr	r3, [pc, #72]	@ (8002ec8 <HAL_InitTick+0x58>)
 8002e7e:	781b      	ldrb	r3, [r3, #0]
 8002e80:	4619      	mov	r1, r3
 8002e82:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002e86:	fbb3 f3f1 	udiv	r3, r3, r1
 8002e8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e8e:	4618      	mov	r0, r3
 8002e90:	f000 fc79 	bl	8003786 <HAL_SYSTICK_Config>
 8002e94:	4603      	mov	r3, r0
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d001      	beq.n	8002e9e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002e9a:	2301      	movs	r3, #1
 8002e9c:	e00e      	b.n	8002ebc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	2b0f      	cmp	r3, #15
 8002ea2:	d80a      	bhi.n	8002eba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	6879      	ldr	r1, [r7, #4]
 8002ea8:	f04f 30ff 	mov.w	r0, #4294967295
 8002eac:	f000 fc41 	bl	8003732 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002eb0:	4a06      	ldr	r2, [pc, #24]	@ (8002ecc <HAL_InitTick+0x5c>)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	e000      	b.n	8002ebc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002eba:	2301      	movs	r3, #1
}
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	3708      	adds	r7, #8
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bd80      	pop	{r7, pc}
 8002ec4:	20000004 	.word	0x20000004
 8002ec8:	2000000c 	.word	0x2000000c
 8002ecc:	20000008 	.word	0x20000008

08002ed0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ed4:	4b05      	ldr	r3, [pc, #20]	@ (8002eec <HAL_IncTick+0x1c>)
 8002ed6:	781b      	ldrb	r3, [r3, #0]
 8002ed8:	461a      	mov	r2, r3
 8002eda:	4b05      	ldr	r3, [pc, #20]	@ (8002ef0 <HAL_IncTick+0x20>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4413      	add	r3, r2
 8002ee0:	4a03      	ldr	r2, [pc, #12]	@ (8002ef0 <HAL_IncTick+0x20>)
 8002ee2:	6013      	str	r3, [r2, #0]
}
 8002ee4:	bf00      	nop
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	bc80      	pop	{r7}
 8002eea:	4770      	bx	lr
 8002eec:	2000000c 	.word	0x2000000c
 8002ef0:	20000804 	.word	0x20000804

08002ef4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	af00      	add	r7, sp, #0
  return uwTick;
 8002ef8:	4b02      	ldr	r3, [pc, #8]	@ (8002f04 <HAL_GetTick+0x10>)
 8002efa:	681b      	ldr	r3, [r3, #0]
}
 8002efc:	4618      	mov	r0, r3
 8002efe:	46bd      	mov	sp, r7
 8002f00:	bc80      	pop	{r7}
 8002f02:	4770      	bx	lr
 8002f04:	20000804 	.word	0x20000804

08002f08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b084      	sub	sp, #16
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002f10:	f7ff fff0 	bl	8002ef4 <HAL_GetTick>
 8002f14:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f20:	d005      	beq.n	8002f2e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002f22:	4b0a      	ldr	r3, [pc, #40]	@ (8002f4c <HAL_Delay+0x44>)
 8002f24:	781b      	ldrb	r3, [r3, #0]
 8002f26:	461a      	mov	r2, r3
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	4413      	add	r3, r2
 8002f2c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002f2e:	bf00      	nop
 8002f30:	f7ff ffe0 	bl	8002ef4 <HAL_GetTick>
 8002f34:	4602      	mov	r2, r0
 8002f36:	68bb      	ldr	r3, [r7, #8]
 8002f38:	1ad3      	subs	r3, r2, r3
 8002f3a:	68fa      	ldr	r2, [r7, #12]
 8002f3c:	429a      	cmp	r2, r3
 8002f3e:	d8f7      	bhi.n	8002f30 <HAL_Delay+0x28>
  {
  }
}
 8002f40:	bf00      	nop
 8002f42:	bf00      	nop
 8002f44:	3710      	adds	r7, #16
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bd80      	pop	{r7, pc}
 8002f4a:	bf00      	nop
 8002f4c:	2000000c 	.word	0x2000000c

08002f50 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b086      	sub	sp, #24
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f58:	2300      	movs	r3, #0
 8002f5a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002f60:	2300      	movs	r3, #0
 8002f62:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002f64:	2300      	movs	r3, #0
 8002f66:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d101      	bne.n	8002f72 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002f6e:	2301      	movs	r3, #1
 8002f70:	e0be      	b.n	80030f0 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	689b      	ldr	r3, [r3, #8]
 8002f76:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d109      	bne.n	8002f94 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2200      	movs	r2, #0
 8002f84:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2200      	movs	r2, #0
 8002f8a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002f8e:	6878      	ldr	r0, [r7, #4]
 8002f90:	f7ff fc84 	bl	800289c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002f94:	6878      	ldr	r0, [r7, #4]
 8002f96:	f000 fab3 	bl	8003500 <ADC_ConversionStop_Disable>
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fa2:	f003 0310 	and.w	r3, r3, #16
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	f040 8099 	bne.w	80030de <HAL_ADC_Init+0x18e>
 8002fac:	7dfb      	ldrb	r3, [r7, #23]
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	f040 8095 	bne.w	80030de <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fb8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002fbc:	f023 0302 	bic.w	r3, r3, #2
 8002fc0:	f043 0202 	orr.w	r2, r3, #2
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002fd0:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	7b1b      	ldrb	r3, [r3, #12]
 8002fd6:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002fd8:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002fda:	68ba      	ldr	r2, [r7, #8]
 8002fdc:	4313      	orrs	r3, r2
 8002fde:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	689b      	ldr	r3, [r3, #8]
 8002fe4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002fe8:	d003      	beq.n	8002ff2 <HAL_ADC_Init+0xa2>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	689b      	ldr	r3, [r3, #8]
 8002fee:	2b01      	cmp	r3, #1
 8002ff0:	d102      	bne.n	8002ff8 <HAL_ADC_Init+0xa8>
 8002ff2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002ff6:	e000      	b.n	8002ffa <HAL_ADC_Init+0xaa>
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	693a      	ldr	r2, [r7, #16]
 8002ffc:	4313      	orrs	r3, r2
 8002ffe:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	7d1b      	ldrb	r3, [r3, #20]
 8003004:	2b01      	cmp	r3, #1
 8003006:	d119      	bne.n	800303c <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	7b1b      	ldrb	r3, [r3, #12]
 800300c:	2b00      	cmp	r3, #0
 800300e:	d109      	bne.n	8003024 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	699b      	ldr	r3, [r3, #24]
 8003014:	3b01      	subs	r3, #1
 8003016:	035a      	lsls	r2, r3, #13
 8003018:	693b      	ldr	r3, [r7, #16]
 800301a:	4313      	orrs	r3, r2
 800301c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003020:	613b      	str	r3, [r7, #16]
 8003022:	e00b      	b.n	800303c <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003028:	f043 0220 	orr.w	r2, r3, #32
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003034:	f043 0201 	orr.w	r2, r3, #1
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	685b      	ldr	r3, [r3, #4]
 8003042:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	693a      	ldr	r2, [r7, #16]
 800304c:	430a      	orrs	r2, r1
 800304e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	689a      	ldr	r2, [r3, #8]
 8003056:	4b28      	ldr	r3, [pc, #160]	@ (80030f8 <HAL_ADC_Init+0x1a8>)
 8003058:	4013      	ands	r3, r2
 800305a:	687a      	ldr	r2, [r7, #4]
 800305c:	6812      	ldr	r2, [r2, #0]
 800305e:	68b9      	ldr	r1, [r7, #8]
 8003060:	430b      	orrs	r3, r1
 8003062:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	689b      	ldr	r3, [r3, #8]
 8003068:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800306c:	d003      	beq.n	8003076 <HAL_ADC_Init+0x126>
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	689b      	ldr	r3, [r3, #8]
 8003072:	2b01      	cmp	r3, #1
 8003074:	d104      	bne.n	8003080 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	691b      	ldr	r3, [r3, #16]
 800307a:	3b01      	subs	r3, #1
 800307c:	051b      	lsls	r3, r3, #20
 800307e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003086:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	68fa      	ldr	r2, [r7, #12]
 8003090:	430a      	orrs	r2, r1
 8003092:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	689a      	ldr	r2, [r3, #8]
 800309a:	4b18      	ldr	r3, [pc, #96]	@ (80030fc <HAL_ADC_Init+0x1ac>)
 800309c:	4013      	ands	r3, r2
 800309e:	68ba      	ldr	r2, [r7, #8]
 80030a0:	429a      	cmp	r2, r3
 80030a2:	d10b      	bne.n	80030bc <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2200      	movs	r2, #0
 80030a8:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030ae:	f023 0303 	bic.w	r3, r3, #3
 80030b2:	f043 0201 	orr.w	r2, r3, #1
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80030ba:	e018      	b.n	80030ee <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030c0:	f023 0312 	bic.w	r3, r3, #18
 80030c4:	f043 0210 	orr.w	r2, r3, #16
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030d0:	f043 0201 	orr.w	r2, r3, #1
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80030d8:	2301      	movs	r3, #1
 80030da:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80030dc:	e007      	b.n	80030ee <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030e2:	f043 0210 	orr.w	r2, r3, #16
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 80030ea:	2301      	movs	r3, #1
 80030ec:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80030ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80030f0:	4618      	mov	r0, r3
 80030f2:	3718      	adds	r7, #24
 80030f4:	46bd      	mov	sp, r7
 80030f6:	bd80      	pop	{r7, pc}
 80030f8:	ffe1f7fd 	.word	0xffe1f7fd
 80030fc:	ff1f0efe 	.word	0xff1f0efe

08003100 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b084      	sub	sp, #16
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003108:	2300      	movs	r3, #0
 800310a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003112:	2b01      	cmp	r3, #1
 8003114:	d101      	bne.n	800311a <HAL_ADC_Start+0x1a>
 8003116:	2302      	movs	r3, #2
 8003118:	e098      	b.n	800324c <HAL_ADC_Start+0x14c>
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	2201      	movs	r2, #1
 800311e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8003122:	6878      	ldr	r0, [r7, #4]
 8003124:	f000 f992 	bl	800344c <ADC_Enable>
 8003128:	4603      	mov	r3, r0
 800312a:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 800312c:	7bfb      	ldrb	r3, [r7, #15]
 800312e:	2b00      	cmp	r3, #0
 8003130:	f040 8087 	bne.w	8003242 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003138:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800313c:	f023 0301 	bic.w	r3, r3, #1
 8003140:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	4a41      	ldr	r2, [pc, #260]	@ (8003254 <HAL_ADC_Start+0x154>)
 800314e:	4293      	cmp	r3, r2
 8003150:	d105      	bne.n	800315e <HAL_ADC_Start+0x5e>
 8003152:	4b41      	ldr	r3, [pc, #260]	@ (8003258 <HAL_ADC_Start+0x158>)
 8003154:	685b      	ldr	r3, [r3, #4]
 8003156:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 800315a:	2b00      	cmp	r3, #0
 800315c:	d115      	bne.n	800318a <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003162:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	685b      	ldr	r3, [r3, #4]
 8003170:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003174:	2b00      	cmp	r3, #0
 8003176:	d026      	beq.n	80031c6 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800317c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003180:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003188:	e01d      	b.n	80031c6 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800318e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4a2f      	ldr	r2, [pc, #188]	@ (8003258 <HAL_ADC_Start+0x158>)
 800319c:	4293      	cmp	r3, r2
 800319e:	d004      	beq.n	80031aa <HAL_ADC_Start+0xaa>
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4a2b      	ldr	r2, [pc, #172]	@ (8003254 <HAL_ADC_Start+0x154>)
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d10d      	bne.n	80031c6 <HAL_ADC_Start+0xc6>
 80031aa:	4b2b      	ldr	r3, [pc, #172]	@ (8003258 <HAL_ADC_Start+0x158>)
 80031ac:	685b      	ldr	r3, [r3, #4]
 80031ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d007      	beq.n	80031c6 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031ba:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80031be:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031ca:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d006      	beq.n	80031e0 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031d6:	f023 0206 	bic.w	r2, r3, #6
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	62da      	str	r2, [r3, #44]	@ 0x2c
 80031de:	e002      	b.n	80031e6 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2200      	movs	r2, #0
 80031e4:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	2200      	movs	r2, #0
 80031ea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f06f 0202 	mvn.w	r2, #2
 80031f6:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	689b      	ldr	r3, [r3, #8]
 80031fe:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8003202:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8003206:	d113      	bne.n	8003230 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800320c:	4a11      	ldr	r2, [pc, #68]	@ (8003254 <HAL_ADC_Start+0x154>)
 800320e:	4293      	cmp	r3, r2
 8003210:	d105      	bne.n	800321e <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8003212:	4b11      	ldr	r3, [pc, #68]	@ (8003258 <HAL_ADC_Start+0x158>)
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800321a:	2b00      	cmp	r3, #0
 800321c:	d108      	bne.n	8003230 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	689a      	ldr	r2, [r3, #8]
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 800322c:	609a      	str	r2, [r3, #8]
 800322e:	e00c      	b.n	800324a <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	689a      	ldr	r2, [r3, #8]
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800323e:	609a      	str	r2, [r3, #8]
 8003240:	e003      	b.n	800324a <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2200      	movs	r2, #0
 8003246:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 800324a:	7bfb      	ldrb	r3, [r7, #15]
}
 800324c:	4618      	mov	r0, r3
 800324e:	3710      	adds	r7, #16
 8003250:	46bd      	mov	sp, r7
 8003252:	bd80      	pop	{r7, pc}
 8003254:	40012800 	.word	0x40012800
 8003258:	40012400 	.word	0x40012400

0800325c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 800325c:	b480      	push	{r7}
 800325e:	b085      	sub	sp, #20
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
 8003264:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003266:	2300      	movs	r3, #0
 8003268:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800326a:	2300      	movs	r3, #0
 800326c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003274:	2b01      	cmp	r3, #1
 8003276:	d101      	bne.n	800327c <HAL_ADC_ConfigChannel+0x20>
 8003278:	2302      	movs	r3, #2
 800327a:	e0dc      	b.n	8003436 <HAL_ADC_ConfigChannel+0x1da>
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2201      	movs	r2, #1
 8003280:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003284:	683b      	ldr	r3, [r7, #0]
 8003286:	685b      	ldr	r3, [r3, #4]
 8003288:	2b06      	cmp	r3, #6
 800328a:	d81c      	bhi.n	80032c6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	685a      	ldr	r2, [r3, #4]
 8003296:	4613      	mov	r3, r2
 8003298:	009b      	lsls	r3, r3, #2
 800329a:	4413      	add	r3, r2
 800329c:	3b05      	subs	r3, #5
 800329e:	221f      	movs	r2, #31
 80032a0:	fa02 f303 	lsl.w	r3, r2, r3
 80032a4:	43db      	mvns	r3, r3
 80032a6:	4019      	ands	r1, r3
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	6818      	ldr	r0, [r3, #0]
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	685a      	ldr	r2, [r3, #4]
 80032b0:	4613      	mov	r3, r2
 80032b2:	009b      	lsls	r3, r3, #2
 80032b4:	4413      	add	r3, r2
 80032b6:	3b05      	subs	r3, #5
 80032b8:	fa00 f203 	lsl.w	r2, r0, r3
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	430a      	orrs	r2, r1
 80032c2:	635a      	str	r2, [r3, #52]	@ 0x34
 80032c4:	e03c      	b.n	8003340 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80032c6:	683b      	ldr	r3, [r7, #0]
 80032c8:	685b      	ldr	r3, [r3, #4]
 80032ca:	2b0c      	cmp	r3, #12
 80032cc:	d81c      	bhi.n	8003308 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	685a      	ldr	r2, [r3, #4]
 80032d8:	4613      	mov	r3, r2
 80032da:	009b      	lsls	r3, r3, #2
 80032dc:	4413      	add	r3, r2
 80032de:	3b23      	subs	r3, #35	@ 0x23
 80032e0:	221f      	movs	r2, #31
 80032e2:	fa02 f303 	lsl.w	r3, r2, r3
 80032e6:	43db      	mvns	r3, r3
 80032e8:	4019      	ands	r1, r3
 80032ea:	683b      	ldr	r3, [r7, #0]
 80032ec:	6818      	ldr	r0, [r3, #0]
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	685a      	ldr	r2, [r3, #4]
 80032f2:	4613      	mov	r3, r2
 80032f4:	009b      	lsls	r3, r3, #2
 80032f6:	4413      	add	r3, r2
 80032f8:	3b23      	subs	r3, #35	@ 0x23
 80032fa:	fa00 f203 	lsl.w	r2, r0, r3
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	430a      	orrs	r2, r1
 8003304:	631a      	str	r2, [r3, #48]	@ 0x30
 8003306:	e01b      	b.n	8003340 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	685a      	ldr	r2, [r3, #4]
 8003312:	4613      	mov	r3, r2
 8003314:	009b      	lsls	r3, r3, #2
 8003316:	4413      	add	r3, r2
 8003318:	3b41      	subs	r3, #65	@ 0x41
 800331a:	221f      	movs	r2, #31
 800331c:	fa02 f303 	lsl.w	r3, r2, r3
 8003320:	43db      	mvns	r3, r3
 8003322:	4019      	ands	r1, r3
 8003324:	683b      	ldr	r3, [r7, #0]
 8003326:	6818      	ldr	r0, [r3, #0]
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	685a      	ldr	r2, [r3, #4]
 800332c:	4613      	mov	r3, r2
 800332e:	009b      	lsls	r3, r3, #2
 8003330:	4413      	add	r3, r2
 8003332:	3b41      	subs	r3, #65	@ 0x41
 8003334:	fa00 f203 	lsl.w	r2, r0, r3
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	430a      	orrs	r2, r1
 800333e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	2b09      	cmp	r3, #9
 8003346:	d91c      	bls.n	8003382 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	68d9      	ldr	r1, [r3, #12]
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	681a      	ldr	r2, [r3, #0]
 8003352:	4613      	mov	r3, r2
 8003354:	005b      	lsls	r3, r3, #1
 8003356:	4413      	add	r3, r2
 8003358:	3b1e      	subs	r3, #30
 800335a:	2207      	movs	r2, #7
 800335c:	fa02 f303 	lsl.w	r3, r2, r3
 8003360:	43db      	mvns	r3, r3
 8003362:	4019      	ands	r1, r3
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	6898      	ldr	r0, [r3, #8]
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	681a      	ldr	r2, [r3, #0]
 800336c:	4613      	mov	r3, r2
 800336e:	005b      	lsls	r3, r3, #1
 8003370:	4413      	add	r3, r2
 8003372:	3b1e      	subs	r3, #30
 8003374:	fa00 f203 	lsl.w	r2, r0, r3
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	430a      	orrs	r2, r1
 800337e:	60da      	str	r2, [r3, #12]
 8003380:	e019      	b.n	80033b6 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	6919      	ldr	r1, [r3, #16]
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	681a      	ldr	r2, [r3, #0]
 800338c:	4613      	mov	r3, r2
 800338e:	005b      	lsls	r3, r3, #1
 8003390:	4413      	add	r3, r2
 8003392:	2207      	movs	r2, #7
 8003394:	fa02 f303 	lsl.w	r3, r2, r3
 8003398:	43db      	mvns	r3, r3
 800339a:	4019      	ands	r1, r3
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	6898      	ldr	r0, [r3, #8]
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	681a      	ldr	r2, [r3, #0]
 80033a4:	4613      	mov	r3, r2
 80033a6:	005b      	lsls	r3, r3, #1
 80033a8:	4413      	add	r3, r2
 80033aa:	fa00 f203 	lsl.w	r2, r0, r3
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	430a      	orrs	r2, r1
 80033b4:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80033b6:	683b      	ldr	r3, [r7, #0]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	2b10      	cmp	r3, #16
 80033bc:	d003      	beq.n	80033c6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80033be:	683b      	ldr	r3, [r7, #0]
 80033c0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80033c2:	2b11      	cmp	r3, #17
 80033c4:	d132      	bne.n	800342c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	4a1d      	ldr	r2, [pc, #116]	@ (8003440 <HAL_ADC_ConfigChannel+0x1e4>)
 80033cc:	4293      	cmp	r3, r2
 80033ce:	d125      	bne.n	800341c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	689b      	ldr	r3, [r3, #8]
 80033d6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d126      	bne.n	800342c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	689a      	ldr	r2, [r3, #8]
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 80033ec:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	2b10      	cmp	r3, #16
 80033f4:	d11a      	bne.n	800342c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80033f6:	4b13      	ldr	r3, [pc, #76]	@ (8003444 <HAL_ADC_ConfigChannel+0x1e8>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4a13      	ldr	r2, [pc, #76]	@ (8003448 <HAL_ADC_ConfigChannel+0x1ec>)
 80033fc:	fba2 2303 	umull	r2, r3, r2, r3
 8003400:	0c9a      	lsrs	r2, r3, #18
 8003402:	4613      	mov	r3, r2
 8003404:	009b      	lsls	r3, r3, #2
 8003406:	4413      	add	r3, r2
 8003408:	005b      	lsls	r3, r3, #1
 800340a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800340c:	e002      	b.n	8003414 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800340e:	68bb      	ldr	r3, [r7, #8]
 8003410:	3b01      	subs	r3, #1
 8003412:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003414:	68bb      	ldr	r3, [r7, #8]
 8003416:	2b00      	cmp	r3, #0
 8003418:	d1f9      	bne.n	800340e <HAL_ADC_ConfigChannel+0x1b2>
 800341a:	e007      	b.n	800342c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003420:	f043 0220 	orr.w	r2, r3, #32
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003428:	2301      	movs	r3, #1
 800342a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2200      	movs	r2, #0
 8003430:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003434:	7bfb      	ldrb	r3, [r7, #15]
}
 8003436:	4618      	mov	r0, r3
 8003438:	3714      	adds	r7, #20
 800343a:	46bd      	mov	sp, r7
 800343c:	bc80      	pop	{r7}
 800343e:	4770      	bx	lr
 8003440:	40012400 	.word	0x40012400
 8003444:	20000004 	.word	0x20000004
 8003448:	431bde83 	.word	0x431bde83

0800344c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b084      	sub	sp, #16
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003454:	2300      	movs	r3, #0
 8003456:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003458:	2300      	movs	r3, #0
 800345a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	689b      	ldr	r3, [r3, #8]
 8003462:	f003 0301 	and.w	r3, r3, #1
 8003466:	2b01      	cmp	r3, #1
 8003468:	d040      	beq.n	80034ec <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	689a      	ldr	r2, [r3, #8]
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f042 0201 	orr.w	r2, r2, #1
 8003478:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800347a:	4b1f      	ldr	r3, [pc, #124]	@ (80034f8 <ADC_Enable+0xac>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4a1f      	ldr	r2, [pc, #124]	@ (80034fc <ADC_Enable+0xb0>)
 8003480:	fba2 2303 	umull	r2, r3, r2, r3
 8003484:	0c9b      	lsrs	r3, r3, #18
 8003486:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003488:	e002      	b.n	8003490 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800348a:	68bb      	ldr	r3, [r7, #8]
 800348c:	3b01      	subs	r3, #1
 800348e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003490:	68bb      	ldr	r3, [r7, #8]
 8003492:	2b00      	cmp	r3, #0
 8003494:	d1f9      	bne.n	800348a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003496:	f7ff fd2d 	bl	8002ef4 <HAL_GetTick>
 800349a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 800349c:	e01f      	b.n	80034de <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800349e:	f7ff fd29 	bl	8002ef4 <HAL_GetTick>
 80034a2:	4602      	mov	r2, r0
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	1ad3      	subs	r3, r2, r3
 80034a8:	2b02      	cmp	r3, #2
 80034aa:	d918      	bls.n	80034de <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	689b      	ldr	r3, [r3, #8]
 80034b2:	f003 0301 	and.w	r3, r3, #1
 80034b6:	2b01      	cmp	r3, #1
 80034b8:	d011      	beq.n	80034de <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034be:	f043 0210 	orr.w	r2, r3, #16
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034ca:	f043 0201 	orr.w	r2, r3, #1
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	2200      	movs	r2, #0
 80034d6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80034da:	2301      	movs	r3, #1
 80034dc:	e007      	b.n	80034ee <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	689b      	ldr	r3, [r3, #8]
 80034e4:	f003 0301 	and.w	r3, r3, #1
 80034e8:	2b01      	cmp	r3, #1
 80034ea:	d1d8      	bne.n	800349e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80034ec:	2300      	movs	r3, #0
}
 80034ee:	4618      	mov	r0, r3
 80034f0:	3710      	adds	r7, #16
 80034f2:	46bd      	mov	sp, r7
 80034f4:	bd80      	pop	{r7, pc}
 80034f6:	bf00      	nop
 80034f8:	20000004 	.word	0x20000004
 80034fc:	431bde83 	.word	0x431bde83

08003500 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b084      	sub	sp, #16
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003508:	2300      	movs	r3, #0
 800350a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	689b      	ldr	r3, [r3, #8]
 8003512:	f003 0301 	and.w	r3, r3, #1
 8003516:	2b01      	cmp	r3, #1
 8003518:	d12e      	bne.n	8003578 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	689a      	ldr	r2, [r3, #8]
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f022 0201 	bic.w	r2, r2, #1
 8003528:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800352a:	f7ff fce3 	bl	8002ef4 <HAL_GetTick>
 800352e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003530:	e01b      	b.n	800356a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003532:	f7ff fcdf 	bl	8002ef4 <HAL_GetTick>
 8003536:	4602      	mov	r2, r0
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	1ad3      	subs	r3, r2, r3
 800353c:	2b02      	cmp	r3, #2
 800353e:	d914      	bls.n	800356a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	689b      	ldr	r3, [r3, #8]
 8003546:	f003 0301 	and.w	r3, r3, #1
 800354a:	2b01      	cmp	r3, #1
 800354c:	d10d      	bne.n	800356a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003552:	f043 0210 	orr.w	r2, r3, #16
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800355e:	f043 0201 	orr.w	r2, r3, #1
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8003566:	2301      	movs	r3, #1
 8003568:	e007      	b.n	800357a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	689b      	ldr	r3, [r3, #8]
 8003570:	f003 0301 	and.w	r3, r3, #1
 8003574:	2b01      	cmp	r3, #1
 8003576:	d0dc      	beq.n	8003532 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003578:	2300      	movs	r3, #0
}
 800357a:	4618      	mov	r0, r3
 800357c:	3710      	adds	r7, #16
 800357e:	46bd      	mov	sp, r7
 8003580:	bd80      	pop	{r7, pc}
	...

08003584 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003584:	b480      	push	{r7}
 8003586:	b085      	sub	sp, #20
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	f003 0307 	and.w	r3, r3, #7
 8003592:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003594:	4b0c      	ldr	r3, [pc, #48]	@ (80035c8 <__NVIC_SetPriorityGrouping+0x44>)
 8003596:	68db      	ldr	r3, [r3, #12]
 8003598:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800359a:	68ba      	ldr	r2, [r7, #8]
 800359c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80035a0:	4013      	ands	r3, r2
 80035a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80035a8:	68bb      	ldr	r3, [r7, #8]
 80035aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80035ac:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80035b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80035b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80035b6:	4a04      	ldr	r2, [pc, #16]	@ (80035c8 <__NVIC_SetPriorityGrouping+0x44>)
 80035b8:	68bb      	ldr	r3, [r7, #8]
 80035ba:	60d3      	str	r3, [r2, #12]
}
 80035bc:	bf00      	nop
 80035be:	3714      	adds	r7, #20
 80035c0:	46bd      	mov	sp, r7
 80035c2:	bc80      	pop	{r7}
 80035c4:	4770      	bx	lr
 80035c6:	bf00      	nop
 80035c8:	e000ed00 	.word	0xe000ed00

080035cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80035cc:	b480      	push	{r7}
 80035ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80035d0:	4b04      	ldr	r3, [pc, #16]	@ (80035e4 <__NVIC_GetPriorityGrouping+0x18>)
 80035d2:	68db      	ldr	r3, [r3, #12]
 80035d4:	0a1b      	lsrs	r3, r3, #8
 80035d6:	f003 0307 	and.w	r3, r3, #7
}
 80035da:	4618      	mov	r0, r3
 80035dc:	46bd      	mov	sp, r7
 80035de:	bc80      	pop	{r7}
 80035e0:	4770      	bx	lr
 80035e2:	bf00      	nop
 80035e4:	e000ed00 	.word	0xe000ed00

080035e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035e8:	b480      	push	{r7}
 80035ea:	b083      	sub	sp, #12
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	4603      	mov	r3, r0
 80035f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	db0b      	blt.n	8003612 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80035fa:	79fb      	ldrb	r3, [r7, #7]
 80035fc:	f003 021f 	and.w	r2, r3, #31
 8003600:	4906      	ldr	r1, [pc, #24]	@ (800361c <__NVIC_EnableIRQ+0x34>)
 8003602:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003606:	095b      	lsrs	r3, r3, #5
 8003608:	2001      	movs	r0, #1
 800360a:	fa00 f202 	lsl.w	r2, r0, r2
 800360e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003612:	bf00      	nop
 8003614:	370c      	adds	r7, #12
 8003616:	46bd      	mov	sp, r7
 8003618:	bc80      	pop	{r7}
 800361a:	4770      	bx	lr
 800361c:	e000e100 	.word	0xe000e100

08003620 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003620:	b480      	push	{r7}
 8003622:	b083      	sub	sp, #12
 8003624:	af00      	add	r7, sp, #0
 8003626:	4603      	mov	r3, r0
 8003628:	6039      	str	r1, [r7, #0]
 800362a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800362c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003630:	2b00      	cmp	r3, #0
 8003632:	db0a      	blt.n	800364a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	b2da      	uxtb	r2, r3
 8003638:	490c      	ldr	r1, [pc, #48]	@ (800366c <__NVIC_SetPriority+0x4c>)
 800363a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800363e:	0112      	lsls	r2, r2, #4
 8003640:	b2d2      	uxtb	r2, r2
 8003642:	440b      	add	r3, r1
 8003644:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003648:	e00a      	b.n	8003660 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	b2da      	uxtb	r2, r3
 800364e:	4908      	ldr	r1, [pc, #32]	@ (8003670 <__NVIC_SetPriority+0x50>)
 8003650:	79fb      	ldrb	r3, [r7, #7]
 8003652:	f003 030f 	and.w	r3, r3, #15
 8003656:	3b04      	subs	r3, #4
 8003658:	0112      	lsls	r2, r2, #4
 800365a:	b2d2      	uxtb	r2, r2
 800365c:	440b      	add	r3, r1
 800365e:	761a      	strb	r2, [r3, #24]
}
 8003660:	bf00      	nop
 8003662:	370c      	adds	r7, #12
 8003664:	46bd      	mov	sp, r7
 8003666:	bc80      	pop	{r7}
 8003668:	4770      	bx	lr
 800366a:	bf00      	nop
 800366c:	e000e100 	.word	0xe000e100
 8003670:	e000ed00 	.word	0xe000ed00

08003674 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003674:	b480      	push	{r7}
 8003676:	b089      	sub	sp, #36	@ 0x24
 8003678:	af00      	add	r7, sp, #0
 800367a:	60f8      	str	r0, [r7, #12]
 800367c:	60b9      	str	r1, [r7, #8]
 800367e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	f003 0307 	and.w	r3, r3, #7
 8003686:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003688:	69fb      	ldr	r3, [r7, #28]
 800368a:	f1c3 0307 	rsb	r3, r3, #7
 800368e:	2b04      	cmp	r3, #4
 8003690:	bf28      	it	cs
 8003692:	2304      	movcs	r3, #4
 8003694:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003696:	69fb      	ldr	r3, [r7, #28]
 8003698:	3304      	adds	r3, #4
 800369a:	2b06      	cmp	r3, #6
 800369c:	d902      	bls.n	80036a4 <NVIC_EncodePriority+0x30>
 800369e:	69fb      	ldr	r3, [r7, #28]
 80036a0:	3b03      	subs	r3, #3
 80036a2:	e000      	b.n	80036a6 <NVIC_EncodePriority+0x32>
 80036a4:	2300      	movs	r3, #0
 80036a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80036a8:	f04f 32ff 	mov.w	r2, #4294967295
 80036ac:	69bb      	ldr	r3, [r7, #24]
 80036ae:	fa02 f303 	lsl.w	r3, r2, r3
 80036b2:	43da      	mvns	r2, r3
 80036b4:	68bb      	ldr	r3, [r7, #8]
 80036b6:	401a      	ands	r2, r3
 80036b8:	697b      	ldr	r3, [r7, #20]
 80036ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80036bc:	f04f 31ff 	mov.w	r1, #4294967295
 80036c0:	697b      	ldr	r3, [r7, #20]
 80036c2:	fa01 f303 	lsl.w	r3, r1, r3
 80036c6:	43d9      	mvns	r1, r3
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80036cc:	4313      	orrs	r3, r2
         );
}
 80036ce:	4618      	mov	r0, r3
 80036d0:	3724      	adds	r7, #36	@ 0x24
 80036d2:	46bd      	mov	sp, r7
 80036d4:	bc80      	pop	{r7}
 80036d6:	4770      	bx	lr

080036d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b082      	sub	sp, #8
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	3b01      	subs	r3, #1
 80036e4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80036e8:	d301      	bcc.n	80036ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80036ea:	2301      	movs	r3, #1
 80036ec:	e00f      	b.n	800370e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80036ee:	4a0a      	ldr	r2, [pc, #40]	@ (8003718 <SysTick_Config+0x40>)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	3b01      	subs	r3, #1
 80036f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80036f6:	210f      	movs	r1, #15
 80036f8:	f04f 30ff 	mov.w	r0, #4294967295
 80036fc:	f7ff ff90 	bl	8003620 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003700:	4b05      	ldr	r3, [pc, #20]	@ (8003718 <SysTick_Config+0x40>)
 8003702:	2200      	movs	r2, #0
 8003704:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003706:	4b04      	ldr	r3, [pc, #16]	@ (8003718 <SysTick_Config+0x40>)
 8003708:	2207      	movs	r2, #7
 800370a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800370c:	2300      	movs	r3, #0
}
 800370e:	4618      	mov	r0, r3
 8003710:	3708      	adds	r7, #8
 8003712:	46bd      	mov	sp, r7
 8003714:	bd80      	pop	{r7, pc}
 8003716:	bf00      	nop
 8003718:	e000e010 	.word	0xe000e010

0800371c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800371c:	b580      	push	{r7, lr}
 800371e:	b082      	sub	sp, #8
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003724:	6878      	ldr	r0, [r7, #4]
 8003726:	f7ff ff2d 	bl	8003584 <__NVIC_SetPriorityGrouping>
}
 800372a:	bf00      	nop
 800372c:	3708      	adds	r7, #8
 800372e:	46bd      	mov	sp, r7
 8003730:	bd80      	pop	{r7, pc}

08003732 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003732:	b580      	push	{r7, lr}
 8003734:	b086      	sub	sp, #24
 8003736:	af00      	add	r7, sp, #0
 8003738:	4603      	mov	r3, r0
 800373a:	60b9      	str	r1, [r7, #8]
 800373c:	607a      	str	r2, [r7, #4]
 800373e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003740:	2300      	movs	r3, #0
 8003742:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003744:	f7ff ff42 	bl	80035cc <__NVIC_GetPriorityGrouping>
 8003748:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800374a:	687a      	ldr	r2, [r7, #4]
 800374c:	68b9      	ldr	r1, [r7, #8]
 800374e:	6978      	ldr	r0, [r7, #20]
 8003750:	f7ff ff90 	bl	8003674 <NVIC_EncodePriority>
 8003754:	4602      	mov	r2, r0
 8003756:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800375a:	4611      	mov	r1, r2
 800375c:	4618      	mov	r0, r3
 800375e:	f7ff ff5f 	bl	8003620 <__NVIC_SetPriority>
}
 8003762:	bf00      	nop
 8003764:	3718      	adds	r7, #24
 8003766:	46bd      	mov	sp, r7
 8003768:	bd80      	pop	{r7, pc}

0800376a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800376a:	b580      	push	{r7, lr}
 800376c:	b082      	sub	sp, #8
 800376e:	af00      	add	r7, sp, #0
 8003770:	4603      	mov	r3, r0
 8003772:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003774:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003778:	4618      	mov	r0, r3
 800377a:	f7ff ff35 	bl	80035e8 <__NVIC_EnableIRQ>
}
 800377e:	bf00      	nop
 8003780:	3708      	adds	r7, #8
 8003782:	46bd      	mov	sp, r7
 8003784:	bd80      	pop	{r7, pc}

08003786 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003786:	b580      	push	{r7, lr}
 8003788:	b082      	sub	sp, #8
 800378a:	af00      	add	r7, sp, #0
 800378c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800378e:	6878      	ldr	r0, [r7, #4]
 8003790:	f7ff ffa2 	bl	80036d8 <SysTick_Config>
 8003794:	4603      	mov	r3, r0
}
 8003796:	4618      	mov	r0, r3
 8003798:	3708      	adds	r7, #8
 800379a:	46bd      	mov	sp, r7
 800379c:	bd80      	pop	{r7, pc}

0800379e <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800379e:	b480      	push	{r7}
 80037a0:	b085      	sub	sp, #20
 80037a2:	af00      	add	r7, sp, #0
 80037a4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80037a6:	2300      	movs	r3, #0
 80037a8:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80037b0:	b2db      	uxtb	r3, r3
 80037b2:	2b02      	cmp	r3, #2
 80037b4:	d008      	beq.n	80037c8 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	2204      	movs	r2, #4
 80037ba:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2200      	movs	r2, #0
 80037c0:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80037c4:	2301      	movs	r3, #1
 80037c6:	e020      	b.n	800380a <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	681a      	ldr	r2, [r3, #0]
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f022 020e 	bic.w	r2, r2, #14
 80037d6:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	681a      	ldr	r2, [r3, #0]
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f022 0201 	bic.w	r2, r2, #1
 80037e6:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037f0:	2101      	movs	r1, #1
 80037f2:	fa01 f202 	lsl.w	r2, r1, r2
 80037f6:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2201      	movs	r2, #1
 80037fc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2200      	movs	r2, #0
 8003804:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8003808:	7bfb      	ldrb	r3, [r7, #15]
}
 800380a:	4618      	mov	r0, r3
 800380c:	3714      	adds	r7, #20
 800380e:	46bd      	mov	sp, r7
 8003810:	bc80      	pop	{r7}
 8003812:	4770      	bx	lr

08003814 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003814:	b580      	push	{r7, lr}
 8003816:	b084      	sub	sp, #16
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800381c:	2300      	movs	r3, #0
 800381e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003826:	b2db      	uxtb	r3, r3
 8003828:	2b02      	cmp	r3, #2
 800382a:	d005      	beq.n	8003838 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	2204      	movs	r2, #4
 8003830:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8003832:	2301      	movs	r3, #1
 8003834:	73fb      	strb	r3, [r7, #15]
 8003836:	e051      	b.n	80038dc <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	681a      	ldr	r2, [r3, #0]
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f022 020e 	bic.w	r2, r2, #14
 8003846:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	681a      	ldr	r2, [r3, #0]
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f022 0201 	bic.w	r2, r2, #1
 8003856:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	4a22      	ldr	r2, [pc, #136]	@ (80038e8 <HAL_DMA_Abort_IT+0xd4>)
 800385e:	4293      	cmp	r3, r2
 8003860:	d029      	beq.n	80038b6 <HAL_DMA_Abort_IT+0xa2>
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	4a21      	ldr	r2, [pc, #132]	@ (80038ec <HAL_DMA_Abort_IT+0xd8>)
 8003868:	4293      	cmp	r3, r2
 800386a:	d022      	beq.n	80038b2 <HAL_DMA_Abort_IT+0x9e>
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	4a1f      	ldr	r2, [pc, #124]	@ (80038f0 <HAL_DMA_Abort_IT+0xdc>)
 8003872:	4293      	cmp	r3, r2
 8003874:	d01a      	beq.n	80038ac <HAL_DMA_Abort_IT+0x98>
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	4a1e      	ldr	r2, [pc, #120]	@ (80038f4 <HAL_DMA_Abort_IT+0xe0>)
 800387c:	4293      	cmp	r3, r2
 800387e:	d012      	beq.n	80038a6 <HAL_DMA_Abort_IT+0x92>
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	4a1c      	ldr	r2, [pc, #112]	@ (80038f8 <HAL_DMA_Abort_IT+0xe4>)
 8003886:	4293      	cmp	r3, r2
 8003888:	d00a      	beq.n	80038a0 <HAL_DMA_Abort_IT+0x8c>
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	4a1b      	ldr	r2, [pc, #108]	@ (80038fc <HAL_DMA_Abort_IT+0xe8>)
 8003890:	4293      	cmp	r3, r2
 8003892:	d102      	bne.n	800389a <HAL_DMA_Abort_IT+0x86>
 8003894:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8003898:	e00e      	b.n	80038b8 <HAL_DMA_Abort_IT+0xa4>
 800389a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800389e:	e00b      	b.n	80038b8 <HAL_DMA_Abort_IT+0xa4>
 80038a0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80038a4:	e008      	b.n	80038b8 <HAL_DMA_Abort_IT+0xa4>
 80038a6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80038aa:	e005      	b.n	80038b8 <HAL_DMA_Abort_IT+0xa4>
 80038ac:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80038b0:	e002      	b.n	80038b8 <HAL_DMA_Abort_IT+0xa4>
 80038b2:	2310      	movs	r3, #16
 80038b4:	e000      	b.n	80038b8 <HAL_DMA_Abort_IT+0xa4>
 80038b6:	2301      	movs	r3, #1
 80038b8:	4a11      	ldr	r2, [pc, #68]	@ (8003900 <HAL_DMA_Abort_IT+0xec>)
 80038ba:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2201      	movs	r2, #1
 80038c0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2200      	movs	r2, #0
 80038c8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d003      	beq.n	80038dc <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038d8:	6878      	ldr	r0, [r7, #4]
 80038da:	4798      	blx	r3
    } 
  }
  return status;
 80038dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80038de:	4618      	mov	r0, r3
 80038e0:	3710      	adds	r7, #16
 80038e2:	46bd      	mov	sp, r7
 80038e4:	bd80      	pop	{r7, pc}
 80038e6:	bf00      	nop
 80038e8:	40020008 	.word	0x40020008
 80038ec:	4002001c 	.word	0x4002001c
 80038f0:	40020030 	.word	0x40020030
 80038f4:	40020044 	.word	0x40020044
 80038f8:	40020058 	.word	0x40020058
 80038fc:	4002006c 	.word	0x4002006c
 8003900:	40020000 	.word	0x40020000

08003904 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003904:	b480      	push	{r7}
 8003906:	b08b      	sub	sp, #44	@ 0x2c
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
 800390c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800390e:	2300      	movs	r3, #0
 8003910:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003912:	2300      	movs	r3, #0
 8003914:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003916:	e169      	b.n	8003bec <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003918:	2201      	movs	r2, #1
 800391a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800391c:	fa02 f303 	lsl.w	r3, r2, r3
 8003920:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003922:	683b      	ldr	r3, [r7, #0]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	69fa      	ldr	r2, [r7, #28]
 8003928:	4013      	ands	r3, r2
 800392a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800392c:	69ba      	ldr	r2, [r7, #24]
 800392e:	69fb      	ldr	r3, [r7, #28]
 8003930:	429a      	cmp	r2, r3
 8003932:	f040 8158 	bne.w	8003be6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003936:	683b      	ldr	r3, [r7, #0]
 8003938:	685b      	ldr	r3, [r3, #4]
 800393a:	4a9a      	ldr	r2, [pc, #616]	@ (8003ba4 <HAL_GPIO_Init+0x2a0>)
 800393c:	4293      	cmp	r3, r2
 800393e:	d05e      	beq.n	80039fe <HAL_GPIO_Init+0xfa>
 8003940:	4a98      	ldr	r2, [pc, #608]	@ (8003ba4 <HAL_GPIO_Init+0x2a0>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d875      	bhi.n	8003a32 <HAL_GPIO_Init+0x12e>
 8003946:	4a98      	ldr	r2, [pc, #608]	@ (8003ba8 <HAL_GPIO_Init+0x2a4>)
 8003948:	4293      	cmp	r3, r2
 800394a:	d058      	beq.n	80039fe <HAL_GPIO_Init+0xfa>
 800394c:	4a96      	ldr	r2, [pc, #600]	@ (8003ba8 <HAL_GPIO_Init+0x2a4>)
 800394e:	4293      	cmp	r3, r2
 8003950:	d86f      	bhi.n	8003a32 <HAL_GPIO_Init+0x12e>
 8003952:	4a96      	ldr	r2, [pc, #600]	@ (8003bac <HAL_GPIO_Init+0x2a8>)
 8003954:	4293      	cmp	r3, r2
 8003956:	d052      	beq.n	80039fe <HAL_GPIO_Init+0xfa>
 8003958:	4a94      	ldr	r2, [pc, #592]	@ (8003bac <HAL_GPIO_Init+0x2a8>)
 800395a:	4293      	cmp	r3, r2
 800395c:	d869      	bhi.n	8003a32 <HAL_GPIO_Init+0x12e>
 800395e:	4a94      	ldr	r2, [pc, #592]	@ (8003bb0 <HAL_GPIO_Init+0x2ac>)
 8003960:	4293      	cmp	r3, r2
 8003962:	d04c      	beq.n	80039fe <HAL_GPIO_Init+0xfa>
 8003964:	4a92      	ldr	r2, [pc, #584]	@ (8003bb0 <HAL_GPIO_Init+0x2ac>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d863      	bhi.n	8003a32 <HAL_GPIO_Init+0x12e>
 800396a:	4a92      	ldr	r2, [pc, #584]	@ (8003bb4 <HAL_GPIO_Init+0x2b0>)
 800396c:	4293      	cmp	r3, r2
 800396e:	d046      	beq.n	80039fe <HAL_GPIO_Init+0xfa>
 8003970:	4a90      	ldr	r2, [pc, #576]	@ (8003bb4 <HAL_GPIO_Init+0x2b0>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d85d      	bhi.n	8003a32 <HAL_GPIO_Init+0x12e>
 8003976:	2b12      	cmp	r3, #18
 8003978:	d82a      	bhi.n	80039d0 <HAL_GPIO_Init+0xcc>
 800397a:	2b12      	cmp	r3, #18
 800397c:	d859      	bhi.n	8003a32 <HAL_GPIO_Init+0x12e>
 800397e:	a201      	add	r2, pc, #4	@ (adr r2, 8003984 <HAL_GPIO_Init+0x80>)
 8003980:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003984:	080039ff 	.word	0x080039ff
 8003988:	080039d9 	.word	0x080039d9
 800398c:	080039eb 	.word	0x080039eb
 8003990:	08003a2d 	.word	0x08003a2d
 8003994:	08003a33 	.word	0x08003a33
 8003998:	08003a33 	.word	0x08003a33
 800399c:	08003a33 	.word	0x08003a33
 80039a0:	08003a33 	.word	0x08003a33
 80039a4:	08003a33 	.word	0x08003a33
 80039a8:	08003a33 	.word	0x08003a33
 80039ac:	08003a33 	.word	0x08003a33
 80039b0:	08003a33 	.word	0x08003a33
 80039b4:	08003a33 	.word	0x08003a33
 80039b8:	08003a33 	.word	0x08003a33
 80039bc:	08003a33 	.word	0x08003a33
 80039c0:	08003a33 	.word	0x08003a33
 80039c4:	08003a33 	.word	0x08003a33
 80039c8:	080039e1 	.word	0x080039e1
 80039cc:	080039f5 	.word	0x080039f5
 80039d0:	4a79      	ldr	r2, [pc, #484]	@ (8003bb8 <HAL_GPIO_Init+0x2b4>)
 80039d2:	4293      	cmp	r3, r2
 80039d4:	d013      	beq.n	80039fe <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80039d6:	e02c      	b.n	8003a32 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	68db      	ldr	r3, [r3, #12]
 80039dc:	623b      	str	r3, [r7, #32]
          break;
 80039de:	e029      	b.n	8003a34 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80039e0:	683b      	ldr	r3, [r7, #0]
 80039e2:	68db      	ldr	r3, [r3, #12]
 80039e4:	3304      	adds	r3, #4
 80039e6:	623b      	str	r3, [r7, #32]
          break;
 80039e8:	e024      	b.n	8003a34 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80039ea:	683b      	ldr	r3, [r7, #0]
 80039ec:	68db      	ldr	r3, [r3, #12]
 80039ee:	3308      	adds	r3, #8
 80039f0:	623b      	str	r3, [r7, #32]
          break;
 80039f2:	e01f      	b.n	8003a34 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	68db      	ldr	r3, [r3, #12]
 80039f8:	330c      	adds	r3, #12
 80039fa:	623b      	str	r3, [r7, #32]
          break;
 80039fc:	e01a      	b.n	8003a34 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80039fe:	683b      	ldr	r3, [r7, #0]
 8003a00:	689b      	ldr	r3, [r3, #8]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d102      	bne.n	8003a0c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003a06:	2304      	movs	r3, #4
 8003a08:	623b      	str	r3, [r7, #32]
          break;
 8003a0a:	e013      	b.n	8003a34 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	689b      	ldr	r3, [r3, #8]
 8003a10:	2b01      	cmp	r3, #1
 8003a12:	d105      	bne.n	8003a20 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003a14:	2308      	movs	r3, #8
 8003a16:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	69fa      	ldr	r2, [r7, #28]
 8003a1c:	611a      	str	r2, [r3, #16]
          break;
 8003a1e:	e009      	b.n	8003a34 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003a20:	2308      	movs	r3, #8
 8003a22:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	69fa      	ldr	r2, [r7, #28]
 8003a28:	615a      	str	r2, [r3, #20]
          break;
 8003a2a:	e003      	b.n	8003a34 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003a2c:	2300      	movs	r3, #0
 8003a2e:	623b      	str	r3, [r7, #32]
          break;
 8003a30:	e000      	b.n	8003a34 <HAL_GPIO_Init+0x130>
          break;
 8003a32:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003a34:	69bb      	ldr	r3, [r7, #24]
 8003a36:	2bff      	cmp	r3, #255	@ 0xff
 8003a38:	d801      	bhi.n	8003a3e <HAL_GPIO_Init+0x13a>
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	e001      	b.n	8003a42 <HAL_GPIO_Init+0x13e>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	3304      	adds	r3, #4
 8003a42:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003a44:	69bb      	ldr	r3, [r7, #24]
 8003a46:	2bff      	cmp	r3, #255	@ 0xff
 8003a48:	d802      	bhi.n	8003a50 <HAL_GPIO_Init+0x14c>
 8003a4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a4c:	009b      	lsls	r3, r3, #2
 8003a4e:	e002      	b.n	8003a56 <HAL_GPIO_Init+0x152>
 8003a50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a52:	3b08      	subs	r3, #8
 8003a54:	009b      	lsls	r3, r3, #2
 8003a56:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003a58:	697b      	ldr	r3, [r7, #20]
 8003a5a:	681a      	ldr	r2, [r3, #0]
 8003a5c:	210f      	movs	r1, #15
 8003a5e:	693b      	ldr	r3, [r7, #16]
 8003a60:	fa01 f303 	lsl.w	r3, r1, r3
 8003a64:	43db      	mvns	r3, r3
 8003a66:	401a      	ands	r2, r3
 8003a68:	6a39      	ldr	r1, [r7, #32]
 8003a6a:	693b      	ldr	r3, [r7, #16]
 8003a6c:	fa01 f303 	lsl.w	r3, r1, r3
 8003a70:	431a      	orrs	r2, r3
 8003a72:	697b      	ldr	r3, [r7, #20]
 8003a74:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003a76:	683b      	ldr	r3, [r7, #0]
 8003a78:	685b      	ldr	r3, [r3, #4]
 8003a7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	f000 80b1 	beq.w	8003be6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003a84:	4b4d      	ldr	r3, [pc, #308]	@ (8003bbc <HAL_GPIO_Init+0x2b8>)
 8003a86:	699b      	ldr	r3, [r3, #24]
 8003a88:	4a4c      	ldr	r2, [pc, #304]	@ (8003bbc <HAL_GPIO_Init+0x2b8>)
 8003a8a:	f043 0301 	orr.w	r3, r3, #1
 8003a8e:	6193      	str	r3, [r2, #24]
 8003a90:	4b4a      	ldr	r3, [pc, #296]	@ (8003bbc <HAL_GPIO_Init+0x2b8>)
 8003a92:	699b      	ldr	r3, [r3, #24]
 8003a94:	f003 0301 	and.w	r3, r3, #1
 8003a98:	60bb      	str	r3, [r7, #8]
 8003a9a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003a9c:	4a48      	ldr	r2, [pc, #288]	@ (8003bc0 <HAL_GPIO_Init+0x2bc>)
 8003a9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003aa0:	089b      	lsrs	r3, r3, #2
 8003aa2:	3302      	adds	r3, #2
 8003aa4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003aa8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003aaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003aac:	f003 0303 	and.w	r3, r3, #3
 8003ab0:	009b      	lsls	r3, r3, #2
 8003ab2:	220f      	movs	r2, #15
 8003ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ab8:	43db      	mvns	r3, r3
 8003aba:	68fa      	ldr	r2, [r7, #12]
 8003abc:	4013      	ands	r3, r2
 8003abe:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	4a40      	ldr	r2, [pc, #256]	@ (8003bc4 <HAL_GPIO_Init+0x2c0>)
 8003ac4:	4293      	cmp	r3, r2
 8003ac6:	d013      	beq.n	8003af0 <HAL_GPIO_Init+0x1ec>
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	4a3f      	ldr	r2, [pc, #252]	@ (8003bc8 <HAL_GPIO_Init+0x2c4>)
 8003acc:	4293      	cmp	r3, r2
 8003ace:	d00d      	beq.n	8003aec <HAL_GPIO_Init+0x1e8>
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	4a3e      	ldr	r2, [pc, #248]	@ (8003bcc <HAL_GPIO_Init+0x2c8>)
 8003ad4:	4293      	cmp	r3, r2
 8003ad6:	d007      	beq.n	8003ae8 <HAL_GPIO_Init+0x1e4>
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	4a3d      	ldr	r2, [pc, #244]	@ (8003bd0 <HAL_GPIO_Init+0x2cc>)
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d101      	bne.n	8003ae4 <HAL_GPIO_Init+0x1e0>
 8003ae0:	2303      	movs	r3, #3
 8003ae2:	e006      	b.n	8003af2 <HAL_GPIO_Init+0x1ee>
 8003ae4:	2304      	movs	r3, #4
 8003ae6:	e004      	b.n	8003af2 <HAL_GPIO_Init+0x1ee>
 8003ae8:	2302      	movs	r3, #2
 8003aea:	e002      	b.n	8003af2 <HAL_GPIO_Init+0x1ee>
 8003aec:	2301      	movs	r3, #1
 8003aee:	e000      	b.n	8003af2 <HAL_GPIO_Init+0x1ee>
 8003af0:	2300      	movs	r3, #0
 8003af2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003af4:	f002 0203 	and.w	r2, r2, #3
 8003af8:	0092      	lsls	r2, r2, #2
 8003afa:	4093      	lsls	r3, r2
 8003afc:	68fa      	ldr	r2, [r7, #12]
 8003afe:	4313      	orrs	r3, r2
 8003b00:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003b02:	492f      	ldr	r1, [pc, #188]	@ (8003bc0 <HAL_GPIO_Init+0x2bc>)
 8003b04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b06:	089b      	lsrs	r3, r3, #2
 8003b08:	3302      	adds	r3, #2
 8003b0a:	68fa      	ldr	r2, [r7, #12]
 8003b0c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003b10:	683b      	ldr	r3, [r7, #0]
 8003b12:	685b      	ldr	r3, [r3, #4]
 8003b14:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d006      	beq.n	8003b2a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003b1c:	4b2d      	ldr	r3, [pc, #180]	@ (8003bd4 <HAL_GPIO_Init+0x2d0>)
 8003b1e:	689a      	ldr	r2, [r3, #8]
 8003b20:	492c      	ldr	r1, [pc, #176]	@ (8003bd4 <HAL_GPIO_Init+0x2d0>)
 8003b22:	69bb      	ldr	r3, [r7, #24]
 8003b24:	4313      	orrs	r3, r2
 8003b26:	608b      	str	r3, [r1, #8]
 8003b28:	e006      	b.n	8003b38 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003b2a:	4b2a      	ldr	r3, [pc, #168]	@ (8003bd4 <HAL_GPIO_Init+0x2d0>)
 8003b2c:	689a      	ldr	r2, [r3, #8]
 8003b2e:	69bb      	ldr	r3, [r7, #24]
 8003b30:	43db      	mvns	r3, r3
 8003b32:	4928      	ldr	r1, [pc, #160]	@ (8003bd4 <HAL_GPIO_Init+0x2d0>)
 8003b34:	4013      	ands	r3, r2
 8003b36:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	685b      	ldr	r3, [r3, #4]
 8003b3c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d006      	beq.n	8003b52 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003b44:	4b23      	ldr	r3, [pc, #140]	@ (8003bd4 <HAL_GPIO_Init+0x2d0>)
 8003b46:	68da      	ldr	r2, [r3, #12]
 8003b48:	4922      	ldr	r1, [pc, #136]	@ (8003bd4 <HAL_GPIO_Init+0x2d0>)
 8003b4a:	69bb      	ldr	r3, [r7, #24]
 8003b4c:	4313      	orrs	r3, r2
 8003b4e:	60cb      	str	r3, [r1, #12]
 8003b50:	e006      	b.n	8003b60 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003b52:	4b20      	ldr	r3, [pc, #128]	@ (8003bd4 <HAL_GPIO_Init+0x2d0>)
 8003b54:	68da      	ldr	r2, [r3, #12]
 8003b56:	69bb      	ldr	r3, [r7, #24]
 8003b58:	43db      	mvns	r3, r3
 8003b5a:	491e      	ldr	r1, [pc, #120]	@ (8003bd4 <HAL_GPIO_Init+0x2d0>)
 8003b5c:	4013      	ands	r3, r2
 8003b5e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d006      	beq.n	8003b7a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003b6c:	4b19      	ldr	r3, [pc, #100]	@ (8003bd4 <HAL_GPIO_Init+0x2d0>)
 8003b6e:	685a      	ldr	r2, [r3, #4]
 8003b70:	4918      	ldr	r1, [pc, #96]	@ (8003bd4 <HAL_GPIO_Init+0x2d0>)
 8003b72:	69bb      	ldr	r3, [r7, #24]
 8003b74:	4313      	orrs	r3, r2
 8003b76:	604b      	str	r3, [r1, #4]
 8003b78:	e006      	b.n	8003b88 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003b7a:	4b16      	ldr	r3, [pc, #88]	@ (8003bd4 <HAL_GPIO_Init+0x2d0>)
 8003b7c:	685a      	ldr	r2, [r3, #4]
 8003b7e:	69bb      	ldr	r3, [r7, #24]
 8003b80:	43db      	mvns	r3, r3
 8003b82:	4914      	ldr	r1, [pc, #80]	@ (8003bd4 <HAL_GPIO_Init+0x2d0>)
 8003b84:	4013      	ands	r3, r2
 8003b86:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	685b      	ldr	r3, [r3, #4]
 8003b8c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d021      	beq.n	8003bd8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003b94:	4b0f      	ldr	r3, [pc, #60]	@ (8003bd4 <HAL_GPIO_Init+0x2d0>)
 8003b96:	681a      	ldr	r2, [r3, #0]
 8003b98:	490e      	ldr	r1, [pc, #56]	@ (8003bd4 <HAL_GPIO_Init+0x2d0>)
 8003b9a:	69bb      	ldr	r3, [r7, #24]
 8003b9c:	4313      	orrs	r3, r2
 8003b9e:	600b      	str	r3, [r1, #0]
 8003ba0:	e021      	b.n	8003be6 <HAL_GPIO_Init+0x2e2>
 8003ba2:	bf00      	nop
 8003ba4:	10320000 	.word	0x10320000
 8003ba8:	10310000 	.word	0x10310000
 8003bac:	10220000 	.word	0x10220000
 8003bb0:	10210000 	.word	0x10210000
 8003bb4:	10120000 	.word	0x10120000
 8003bb8:	10110000 	.word	0x10110000
 8003bbc:	40021000 	.word	0x40021000
 8003bc0:	40010000 	.word	0x40010000
 8003bc4:	40010800 	.word	0x40010800
 8003bc8:	40010c00 	.word	0x40010c00
 8003bcc:	40011000 	.word	0x40011000
 8003bd0:	40011400 	.word	0x40011400
 8003bd4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003bd8:	4b0b      	ldr	r3, [pc, #44]	@ (8003c08 <HAL_GPIO_Init+0x304>)
 8003bda:	681a      	ldr	r2, [r3, #0]
 8003bdc:	69bb      	ldr	r3, [r7, #24]
 8003bde:	43db      	mvns	r3, r3
 8003be0:	4909      	ldr	r1, [pc, #36]	@ (8003c08 <HAL_GPIO_Init+0x304>)
 8003be2:	4013      	ands	r3, r2
 8003be4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003be6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003be8:	3301      	adds	r3, #1
 8003bea:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	681a      	ldr	r2, [r3, #0]
 8003bf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bf2:	fa22 f303 	lsr.w	r3, r2, r3
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	f47f ae8e 	bne.w	8003918 <HAL_GPIO_Init+0x14>
  }
}
 8003bfc:	bf00      	nop
 8003bfe:	bf00      	nop
 8003c00:	372c      	adds	r7, #44	@ 0x2c
 8003c02:	46bd      	mov	sp, r7
 8003c04:	bc80      	pop	{r7}
 8003c06:	4770      	bx	lr
 8003c08:	40010400 	.word	0x40010400

08003c0c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	b083      	sub	sp, #12
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
 8003c14:	460b      	mov	r3, r1
 8003c16:	807b      	strh	r3, [r7, #2]
 8003c18:	4613      	mov	r3, r2
 8003c1a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003c1c:	787b      	ldrb	r3, [r7, #1]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d003      	beq.n	8003c2a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003c22:	887a      	ldrh	r2, [r7, #2]
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003c28:	e003      	b.n	8003c32 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003c2a:	887b      	ldrh	r3, [r7, #2]
 8003c2c:	041a      	lsls	r2, r3, #16
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	611a      	str	r2, [r3, #16]
}
 8003c32:	bf00      	nop
 8003c34:	370c      	adds	r7, #12
 8003c36:	46bd      	mov	sp, r7
 8003c38:	bc80      	pop	{r7}
 8003c3a:	4770      	bx	lr

08003c3c <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003c3c:	b480      	push	{r7}
 8003c3e:	b085      	sub	sp, #20
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
 8003c44:	460b      	mov	r3, r1
 8003c46:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	68db      	ldr	r3, [r3, #12]
 8003c4c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003c4e:	887a      	ldrh	r2, [r7, #2]
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	4013      	ands	r3, r2
 8003c54:	041a      	lsls	r2, r3, #16
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	43d9      	mvns	r1, r3
 8003c5a:	887b      	ldrh	r3, [r7, #2]
 8003c5c:	400b      	ands	r3, r1
 8003c5e:	431a      	orrs	r2, r3
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	611a      	str	r2, [r3, #16]
}
 8003c64:	bf00      	nop
 8003c66:	3714      	adds	r7, #20
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	bc80      	pop	{r7}
 8003c6c:	4770      	bx	lr
	...

08003c70 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b082      	sub	sp, #8
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	4603      	mov	r3, r0
 8003c78:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003c7a:	4b08      	ldr	r3, [pc, #32]	@ (8003c9c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003c7c:	695a      	ldr	r2, [r3, #20]
 8003c7e:	88fb      	ldrh	r3, [r7, #6]
 8003c80:	4013      	ands	r3, r2
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d006      	beq.n	8003c94 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003c86:	4a05      	ldr	r2, [pc, #20]	@ (8003c9c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003c88:	88fb      	ldrh	r3, [r7, #6]
 8003c8a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003c8c:	88fb      	ldrh	r3, [r7, #6]
 8003c8e:	4618      	mov	r0, r3
 8003c90:	f7fe fd8c 	bl	80027ac <HAL_GPIO_EXTI_Callback>
  }
}
 8003c94:	bf00      	nop
 8003c96:	3708      	adds	r7, #8
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	bd80      	pop	{r7, pc}
 8003c9c:	40010400 	.word	0x40010400

08003ca0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b084      	sub	sp, #16
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d101      	bne.n	8003cb2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003cae:	2301      	movs	r3, #1
 8003cb0:	e12b      	b.n	8003f0a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003cb8:	b2db      	uxtb	r3, r3
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d106      	bne.n	8003ccc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003cc6:	6878      	ldr	r0, [r7, #4]
 8003cc8:	f7fe fe4e 	bl	8002968 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2224      	movs	r2, #36	@ 0x24
 8003cd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	681a      	ldr	r2, [r3, #0]
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f022 0201 	bic.w	r2, r2, #1
 8003ce2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	681a      	ldr	r2, [r3, #0]
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003cf2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	681a      	ldr	r2, [r3, #0]
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003d02:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003d04:	f001 fc08 	bl	8005518 <HAL_RCC_GetPCLK1Freq>
 8003d08:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	685b      	ldr	r3, [r3, #4]
 8003d0e:	4a81      	ldr	r2, [pc, #516]	@ (8003f14 <HAL_I2C_Init+0x274>)
 8003d10:	4293      	cmp	r3, r2
 8003d12:	d807      	bhi.n	8003d24 <HAL_I2C_Init+0x84>
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	4a80      	ldr	r2, [pc, #512]	@ (8003f18 <HAL_I2C_Init+0x278>)
 8003d18:	4293      	cmp	r3, r2
 8003d1a:	bf94      	ite	ls
 8003d1c:	2301      	movls	r3, #1
 8003d1e:	2300      	movhi	r3, #0
 8003d20:	b2db      	uxtb	r3, r3
 8003d22:	e006      	b.n	8003d32 <HAL_I2C_Init+0x92>
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	4a7d      	ldr	r2, [pc, #500]	@ (8003f1c <HAL_I2C_Init+0x27c>)
 8003d28:	4293      	cmp	r3, r2
 8003d2a:	bf94      	ite	ls
 8003d2c:	2301      	movls	r3, #1
 8003d2e:	2300      	movhi	r3, #0
 8003d30:	b2db      	uxtb	r3, r3
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d001      	beq.n	8003d3a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003d36:	2301      	movs	r3, #1
 8003d38:	e0e7      	b.n	8003f0a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	4a78      	ldr	r2, [pc, #480]	@ (8003f20 <HAL_I2C_Init+0x280>)
 8003d3e:	fba2 2303 	umull	r2, r3, r2, r3
 8003d42:	0c9b      	lsrs	r3, r3, #18
 8003d44:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	68ba      	ldr	r2, [r7, #8]
 8003d56:	430a      	orrs	r2, r1
 8003d58:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	6a1b      	ldr	r3, [r3, #32]
 8003d60:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	685b      	ldr	r3, [r3, #4]
 8003d68:	4a6a      	ldr	r2, [pc, #424]	@ (8003f14 <HAL_I2C_Init+0x274>)
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	d802      	bhi.n	8003d74 <HAL_I2C_Init+0xd4>
 8003d6e:	68bb      	ldr	r3, [r7, #8]
 8003d70:	3301      	adds	r3, #1
 8003d72:	e009      	b.n	8003d88 <HAL_I2C_Init+0xe8>
 8003d74:	68bb      	ldr	r3, [r7, #8]
 8003d76:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003d7a:	fb02 f303 	mul.w	r3, r2, r3
 8003d7e:	4a69      	ldr	r2, [pc, #420]	@ (8003f24 <HAL_I2C_Init+0x284>)
 8003d80:	fba2 2303 	umull	r2, r3, r2, r3
 8003d84:	099b      	lsrs	r3, r3, #6
 8003d86:	3301      	adds	r3, #1
 8003d88:	687a      	ldr	r2, [r7, #4]
 8003d8a:	6812      	ldr	r2, [r2, #0]
 8003d8c:	430b      	orrs	r3, r1
 8003d8e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	69db      	ldr	r3, [r3, #28]
 8003d96:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003d9a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	685b      	ldr	r3, [r3, #4]
 8003da2:	495c      	ldr	r1, [pc, #368]	@ (8003f14 <HAL_I2C_Init+0x274>)
 8003da4:	428b      	cmp	r3, r1
 8003da6:	d819      	bhi.n	8003ddc <HAL_I2C_Init+0x13c>
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	1e59      	subs	r1, r3, #1
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	685b      	ldr	r3, [r3, #4]
 8003db0:	005b      	lsls	r3, r3, #1
 8003db2:	fbb1 f3f3 	udiv	r3, r1, r3
 8003db6:	1c59      	adds	r1, r3, #1
 8003db8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003dbc:	400b      	ands	r3, r1
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d00a      	beq.n	8003dd8 <HAL_I2C_Init+0x138>
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	1e59      	subs	r1, r3, #1
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	005b      	lsls	r3, r3, #1
 8003dcc:	fbb1 f3f3 	udiv	r3, r1, r3
 8003dd0:	3301      	adds	r3, #1
 8003dd2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003dd6:	e051      	b.n	8003e7c <HAL_I2C_Init+0x1dc>
 8003dd8:	2304      	movs	r3, #4
 8003dda:	e04f      	b.n	8003e7c <HAL_I2C_Init+0x1dc>
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	689b      	ldr	r3, [r3, #8]
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d111      	bne.n	8003e08 <HAL_I2C_Init+0x168>
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	1e58      	subs	r0, r3, #1
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6859      	ldr	r1, [r3, #4]
 8003dec:	460b      	mov	r3, r1
 8003dee:	005b      	lsls	r3, r3, #1
 8003df0:	440b      	add	r3, r1
 8003df2:	fbb0 f3f3 	udiv	r3, r0, r3
 8003df6:	3301      	adds	r3, #1
 8003df8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	bf0c      	ite	eq
 8003e00:	2301      	moveq	r3, #1
 8003e02:	2300      	movne	r3, #0
 8003e04:	b2db      	uxtb	r3, r3
 8003e06:	e012      	b.n	8003e2e <HAL_I2C_Init+0x18e>
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	1e58      	subs	r0, r3, #1
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6859      	ldr	r1, [r3, #4]
 8003e10:	460b      	mov	r3, r1
 8003e12:	009b      	lsls	r3, r3, #2
 8003e14:	440b      	add	r3, r1
 8003e16:	0099      	lsls	r1, r3, #2
 8003e18:	440b      	add	r3, r1
 8003e1a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e1e:	3301      	adds	r3, #1
 8003e20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	bf0c      	ite	eq
 8003e28:	2301      	moveq	r3, #1
 8003e2a:	2300      	movne	r3, #0
 8003e2c:	b2db      	uxtb	r3, r3
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d001      	beq.n	8003e36 <HAL_I2C_Init+0x196>
 8003e32:	2301      	movs	r3, #1
 8003e34:	e022      	b.n	8003e7c <HAL_I2C_Init+0x1dc>
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	689b      	ldr	r3, [r3, #8]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d10e      	bne.n	8003e5c <HAL_I2C_Init+0x1bc>
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	1e58      	subs	r0, r3, #1
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6859      	ldr	r1, [r3, #4]
 8003e46:	460b      	mov	r3, r1
 8003e48:	005b      	lsls	r3, r3, #1
 8003e4a:	440b      	add	r3, r1
 8003e4c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e50:	3301      	adds	r3, #1
 8003e52:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e56:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003e5a:	e00f      	b.n	8003e7c <HAL_I2C_Init+0x1dc>
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	1e58      	subs	r0, r3, #1
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	6859      	ldr	r1, [r3, #4]
 8003e64:	460b      	mov	r3, r1
 8003e66:	009b      	lsls	r3, r3, #2
 8003e68:	440b      	add	r3, r1
 8003e6a:	0099      	lsls	r1, r3, #2
 8003e6c:	440b      	add	r3, r1
 8003e6e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e72:	3301      	adds	r3, #1
 8003e74:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e78:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003e7c:	6879      	ldr	r1, [r7, #4]
 8003e7e:	6809      	ldr	r1, [r1, #0]
 8003e80:	4313      	orrs	r3, r2
 8003e82:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	69da      	ldr	r2, [r3, #28]
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6a1b      	ldr	r3, [r3, #32]
 8003e96:	431a      	orrs	r2, r3
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	430a      	orrs	r2, r1
 8003e9e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	689b      	ldr	r3, [r3, #8]
 8003ea6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003eaa:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003eae:	687a      	ldr	r2, [r7, #4]
 8003eb0:	6911      	ldr	r1, [r2, #16]
 8003eb2:	687a      	ldr	r2, [r7, #4]
 8003eb4:	68d2      	ldr	r2, [r2, #12]
 8003eb6:	4311      	orrs	r1, r2
 8003eb8:	687a      	ldr	r2, [r7, #4]
 8003eba:	6812      	ldr	r2, [r2, #0]
 8003ebc:	430b      	orrs	r3, r1
 8003ebe:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	68db      	ldr	r3, [r3, #12]
 8003ec6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	695a      	ldr	r2, [r3, #20]
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	699b      	ldr	r3, [r3, #24]
 8003ed2:	431a      	orrs	r2, r3
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	430a      	orrs	r2, r1
 8003eda:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	681a      	ldr	r2, [r3, #0]
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f042 0201 	orr.w	r2, r2, #1
 8003eea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2200      	movs	r2, #0
 8003ef0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2220      	movs	r2, #32
 8003ef6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2200      	movs	r2, #0
 8003efe:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2200      	movs	r2, #0
 8003f04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003f08:	2300      	movs	r3, #0
}
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	3710      	adds	r7, #16
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bd80      	pop	{r7, pc}
 8003f12:	bf00      	nop
 8003f14:	000186a0 	.word	0x000186a0
 8003f18:	001e847f 	.word	0x001e847f
 8003f1c:	003d08ff 	.word	0x003d08ff
 8003f20:	431bde83 	.word	0x431bde83
 8003f24:	10624dd3 	.word	0x10624dd3

08003f28 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	b088      	sub	sp, #32
 8003f2c:	af02      	add	r7, sp, #8
 8003f2e:	60f8      	str	r0, [r7, #12]
 8003f30:	4608      	mov	r0, r1
 8003f32:	4611      	mov	r1, r2
 8003f34:	461a      	mov	r2, r3
 8003f36:	4603      	mov	r3, r0
 8003f38:	817b      	strh	r3, [r7, #10]
 8003f3a:	460b      	mov	r3, r1
 8003f3c:	813b      	strh	r3, [r7, #8]
 8003f3e:	4613      	mov	r3, r2
 8003f40:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003f42:	f7fe ffd7 	bl	8002ef4 <HAL_GetTick>
 8003f46:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f4e:	b2db      	uxtb	r3, r3
 8003f50:	2b20      	cmp	r3, #32
 8003f52:	f040 80d9 	bne.w	8004108 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003f56:	697b      	ldr	r3, [r7, #20]
 8003f58:	9300      	str	r3, [sp, #0]
 8003f5a:	2319      	movs	r3, #25
 8003f5c:	2201      	movs	r2, #1
 8003f5e:	496d      	ldr	r1, [pc, #436]	@ (8004114 <HAL_I2C_Mem_Write+0x1ec>)
 8003f60:	68f8      	ldr	r0, [r7, #12]
 8003f62:	f000 fccd 	bl	8004900 <I2C_WaitOnFlagUntilTimeout>
 8003f66:	4603      	mov	r3, r0
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d001      	beq.n	8003f70 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003f6c:	2302      	movs	r3, #2
 8003f6e:	e0cc      	b.n	800410a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003f76:	2b01      	cmp	r3, #1
 8003f78:	d101      	bne.n	8003f7e <HAL_I2C_Mem_Write+0x56>
 8003f7a:	2302      	movs	r3, #2
 8003f7c:	e0c5      	b.n	800410a <HAL_I2C_Mem_Write+0x1e2>
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	2201      	movs	r2, #1
 8003f82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f003 0301 	and.w	r3, r3, #1
 8003f90:	2b01      	cmp	r3, #1
 8003f92:	d007      	beq.n	8003fa4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	681a      	ldr	r2, [r3, #0]
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f042 0201 	orr.w	r2, r2, #1
 8003fa2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	681a      	ldr	r2, [r3, #0]
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003fb2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	2221      	movs	r2, #33	@ 0x21
 8003fb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	2240      	movs	r2, #64	@ 0x40
 8003fc0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	6a3a      	ldr	r2, [r7, #32]
 8003fce:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003fd4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fda:	b29a      	uxth	r2, r3
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	4a4d      	ldr	r2, [pc, #308]	@ (8004118 <HAL_I2C_Mem_Write+0x1f0>)
 8003fe4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003fe6:	88f8      	ldrh	r0, [r7, #6]
 8003fe8:	893a      	ldrh	r2, [r7, #8]
 8003fea:	8979      	ldrh	r1, [r7, #10]
 8003fec:	697b      	ldr	r3, [r7, #20]
 8003fee:	9301      	str	r3, [sp, #4]
 8003ff0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ff2:	9300      	str	r3, [sp, #0]
 8003ff4:	4603      	mov	r3, r0
 8003ff6:	68f8      	ldr	r0, [r7, #12]
 8003ff8:	f000 fb04 	bl	8004604 <I2C_RequestMemoryWrite>
 8003ffc:	4603      	mov	r3, r0
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d052      	beq.n	80040a8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004002:	2301      	movs	r3, #1
 8004004:	e081      	b.n	800410a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004006:	697a      	ldr	r2, [r7, #20]
 8004008:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800400a:	68f8      	ldr	r0, [r7, #12]
 800400c:	f000 fd92 	bl	8004b34 <I2C_WaitOnTXEFlagUntilTimeout>
 8004010:	4603      	mov	r3, r0
 8004012:	2b00      	cmp	r3, #0
 8004014:	d00d      	beq.n	8004032 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800401a:	2b04      	cmp	r3, #4
 800401c:	d107      	bne.n	800402e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	681a      	ldr	r2, [r3, #0]
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800402c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800402e:	2301      	movs	r3, #1
 8004030:	e06b      	b.n	800410a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004036:	781a      	ldrb	r2, [r3, #0]
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004042:	1c5a      	adds	r2, r3, #1
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800404c:	3b01      	subs	r3, #1
 800404e:	b29a      	uxth	r2, r3
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004058:	b29b      	uxth	r3, r3
 800405a:	3b01      	subs	r3, #1
 800405c:	b29a      	uxth	r2, r3
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	695b      	ldr	r3, [r3, #20]
 8004068:	f003 0304 	and.w	r3, r3, #4
 800406c:	2b04      	cmp	r3, #4
 800406e:	d11b      	bne.n	80040a8 <HAL_I2C_Mem_Write+0x180>
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004074:	2b00      	cmp	r3, #0
 8004076:	d017      	beq.n	80040a8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800407c:	781a      	ldrb	r2, [r3, #0]
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004088:	1c5a      	adds	r2, r3, #1
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004092:	3b01      	subs	r3, #1
 8004094:	b29a      	uxth	r2, r3
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800409e:	b29b      	uxth	r3, r3
 80040a0:	3b01      	subs	r3, #1
 80040a2:	b29a      	uxth	r2, r3
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d1aa      	bne.n	8004006 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80040b0:	697a      	ldr	r2, [r7, #20]
 80040b2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80040b4:	68f8      	ldr	r0, [r7, #12]
 80040b6:	f000 fd85 	bl	8004bc4 <I2C_WaitOnBTFFlagUntilTimeout>
 80040ba:	4603      	mov	r3, r0
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d00d      	beq.n	80040dc <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040c4:	2b04      	cmp	r3, #4
 80040c6:	d107      	bne.n	80040d8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	681a      	ldr	r2, [r3, #0]
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040d6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80040d8:	2301      	movs	r3, #1
 80040da:	e016      	b.n	800410a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	681a      	ldr	r2, [r3, #0]
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040ea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	2220      	movs	r2, #32
 80040f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	2200      	movs	r2, #0
 80040f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	2200      	movs	r2, #0
 8004100:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004104:	2300      	movs	r3, #0
 8004106:	e000      	b.n	800410a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004108:	2302      	movs	r3, #2
  }
}
 800410a:	4618      	mov	r0, r3
 800410c:	3718      	adds	r7, #24
 800410e:	46bd      	mov	sp, r7
 8004110:	bd80      	pop	{r7, pc}
 8004112:	bf00      	nop
 8004114:	00100002 	.word	0x00100002
 8004118:	ffff0000 	.word	0xffff0000

0800411c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b08c      	sub	sp, #48	@ 0x30
 8004120:	af02      	add	r7, sp, #8
 8004122:	60f8      	str	r0, [r7, #12]
 8004124:	4608      	mov	r0, r1
 8004126:	4611      	mov	r1, r2
 8004128:	461a      	mov	r2, r3
 800412a:	4603      	mov	r3, r0
 800412c:	817b      	strh	r3, [r7, #10]
 800412e:	460b      	mov	r3, r1
 8004130:	813b      	strh	r3, [r7, #8]
 8004132:	4613      	mov	r3, r2
 8004134:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8004136:	2300      	movs	r3, #0
 8004138:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800413a:	f7fe fedb 	bl	8002ef4 <HAL_GetTick>
 800413e:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004146:	b2db      	uxtb	r3, r3
 8004148:	2b20      	cmp	r3, #32
 800414a:	f040 8250 	bne.w	80045ee <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800414e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004150:	9300      	str	r3, [sp, #0]
 8004152:	2319      	movs	r3, #25
 8004154:	2201      	movs	r2, #1
 8004156:	4982      	ldr	r1, [pc, #520]	@ (8004360 <HAL_I2C_Mem_Read+0x244>)
 8004158:	68f8      	ldr	r0, [r7, #12]
 800415a:	f000 fbd1 	bl	8004900 <I2C_WaitOnFlagUntilTimeout>
 800415e:	4603      	mov	r3, r0
 8004160:	2b00      	cmp	r3, #0
 8004162:	d001      	beq.n	8004168 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8004164:	2302      	movs	r3, #2
 8004166:	e243      	b.n	80045f0 <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800416e:	2b01      	cmp	r3, #1
 8004170:	d101      	bne.n	8004176 <HAL_I2C_Mem_Read+0x5a>
 8004172:	2302      	movs	r3, #2
 8004174:	e23c      	b.n	80045f0 <HAL_I2C_Mem_Read+0x4d4>
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	2201      	movs	r2, #1
 800417a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f003 0301 	and.w	r3, r3, #1
 8004188:	2b01      	cmp	r3, #1
 800418a:	d007      	beq.n	800419c <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	681a      	ldr	r2, [r3, #0]
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f042 0201 	orr.w	r2, r2, #1
 800419a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	681a      	ldr	r2, [r3, #0]
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80041aa:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	2222      	movs	r2, #34	@ 0x22
 80041b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	2240      	movs	r2, #64	@ 0x40
 80041b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	2200      	movs	r2, #0
 80041c0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80041c6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80041cc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041d2:	b29a      	uxth	r2, r3
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	4a62      	ldr	r2, [pc, #392]	@ (8004364 <HAL_I2C_Mem_Read+0x248>)
 80041dc:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80041de:	88f8      	ldrh	r0, [r7, #6]
 80041e0:	893a      	ldrh	r2, [r7, #8]
 80041e2:	8979      	ldrh	r1, [r7, #10]
 80041e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041e6:	9301      	str	r3, [sp, #4]
 80041e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041ea:	9300      	str	r3, [sp, #0]
 80041ec:	4603      	mov	r3, r0
 80041ee:	68f8      	ldr	r0, [r7, #12]
 80041f0:	f000 fa9e 	bl	8004730 <I2C_RequestMemoryRead>
 80041f4:	4603      	mov	r3, r0
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d001      	beq.n	80041fe <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 80041fa:	2301      	movs	r3, #1
 80041fc:	e1f8      	b.n	80045f0 <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004202:	2b00      	cmp	r3, #0
 8004204:	d113      	bne.n	800422e <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004206:	2300      	movs	r3, #0
 8004208:	61fb      	str	r3, [r7, #28]
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	695b      	ldr	r3, [r3, #20]
 8004210:	61fb      	str	r3, [r7, #28]
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	699b      	ldr	r3, [r3, #24]
 8004218:	61fb      	str	r3, [r7, #28]
 800421a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	681a      	ldr	r2, [r3, #0]
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800422a:	601a      	str	r2, [r3, #0]
 800422c:	e1cc      	b.n	80045c8 <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004232:	2b01      	cmp	r3, #1
 8004234:	d11e      	bne.n	8004274 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	681a      	ldr	r2, [r3, #0]
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004244:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004246:	b672      	cpsid	i
}
 8004248:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800424a:	2300      	movs	r3, #0
 800424c:	61bb      	str	r3, [r7, #24]
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	695b      	ldr	r3, [r3, #20]
 8004254:	61bb      	str	r3, [r7, #24]
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	699b      	ldr	r3, [r3, #24]
 800425c:	61bb      	str	r3, [r7, #24]
 800425e:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	681a      	ldr	r2, [r3, #0]
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800426e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8004270:	b662      	cpsie	i
}
 8004272:	e035      	b.n	80042e0 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004278:	2b02      	cmp	r3, #2
 800427a:	d11e      	bne.n	80042ba <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	681a      	ldr	r2, [r3, #0]
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800428a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800428c:	b672      	cpsid	i
}
 800428e:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004290:	2300      	movs	r3, #0
 8004292:	617b      	str	r3, [r7, #20]
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	695b      	ldr	r3, [r3, #20]
 800429a:	617b      	str	r3, [r7, #20]
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	699b      	ldr	r3, [r3, #24]
 80042a2:	617b      	str	r3, [r7, #20]
 80042a4:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	681a      	ldr	r2, [r3, #0]
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80042b4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80042b6:	b662      	cpsie	i
}
 80042b8:	e012      	b.n	80042e0 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	681a      	ldr	r2, [r3, #0]
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80042c8:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80042ca:	2300      	movs	r3, #0
 80042cc:	613b      	str	r3, [r7, #16]
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	695b      	ldr	r3, [r3, #20]
 80042d4:	613b      	str	r3, [r7, #16]
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	699b      	ldr	r3, [r3, #24]
 80042dc:	613b      	str	r3, [r7, #16]
 80042de:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80042e0:	e172      	b.n	80045c8 <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042e6:	2b03      	cmp	r3, #3
 80042e8:	f200 811f 	bhi.w	800452a <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042f0:	2b01      	cmp	r3, #1
 80042f2:	d123      	bne.n	800433c <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80042f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042f6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80042f8:	68f8      	ldr	r0, [r7, #12]
 80042fa:	f000 fcab 	bl	8004c54 <I2C_WaitOnRXNEFlagUntilTimeout>
 80042fe:	4603      	mov	r3, r0
 8004300:	2b00      	cmp	r3, #0
 8004302:	d001      	beq.n	8004308 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8004304:	2301      	movs	r3, #1
 8004306:	e173      	b.n	80045f0 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	691a      	ldr	r2, [r3, #16]
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004312:	b2d2      	uxtb	r2, r2
 8004314:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800431a:	1c5a      	adds	r2, r3, #1
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004324:	3b01      	subs	r3, #1
 8004326:	b29a      	uxth	r2, r3
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004330:	b29b      	uxth	r3, r3
 8004332:	3b01      	subs	r3, #1
 8004334:	b29a      	uxth	r2, r3
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800433a:	e145      	b.n	80045c8 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004340:	2b02      	cmp	r3, #2
 8004342:	d152      	bne.n	80043ea <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004344:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004346:	9300      	str	r3, [sp, #0]
 8004348:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800434a:	2200      	movs	r2, #0
 800434c:	4906      	ldr	r1, [pc, #24]	@ (8004368 <HAL_I2C_Mem_Read+0x24c>)
 800434e:	68f8      	ldr	r0, [r7, #12]
 8004350:	f000 fad6 	bl	8004900 <I2C_WaitOnFlagUntilTimeout>
 8004354:	4603      	mov	r3, r0
 8004356:	2b00      	cmp	r3, #0
 8004358:	d008      	beq.n	800436c <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 800435a:	2301      	movs	r3, #1
 800435c:	e148      	b.n	80045f0 <HAL_I2C_Mem_Read+0x4d4>
 800435e:	bf00      	nop
 8004360:	00100002 	.word	0x00100002
 8004364:	ffff0000 	.word	0xffff0000
 8004368:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 800436c:	b672      	cpsid	i
}
 800436e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	681a      	ldr	r2, [r3, #0]
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800437e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	691a      	ldr	r2, [r3, #16]
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800438a:	b2d2      	uxtb	r2, r2
 800438c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004392:	1c5a      	adds	r2, r3, #1
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800439c:	3b01      	subs	r3, #1
 800439e:	b29a      	uxth	r2, r3
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043a8:	b29b      	uxth	r3, r3
 80043aa:	3b01      	subs	r3, #1
 80043ac:	b29a      	uxth	r2, r3
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80043b2:	b662      	cpsie	i
}
 80043b4:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	691a      	ldr	r2, [r3, #16]
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043c0:	b2d2      	uxtb	r2, r2
 80043c2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043c8:	1c5a      	adds	r2, r3, #1
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043d2:	3b01      	subs	r3, #1
 80043d4:	b29a      	uxth	r2, r3
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043de:	b29b      	uxth	r3, r3
 80043e0:	3b01      	subs	r3, #1
 80043e2:	b29a      	uxth	r2, r3
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80043e8:	e0ee      	b.n	80045c8 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80043ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043ec:	9300      	str	r3, [sp, #0]
 80043ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043f0:	2200      	movs	r2, #0
 80043f2:	4981      	ldr	r1, [pc, #516]	@ (80045f8 <HAL_I2C_Mem_Read+0x4dc>)
 80043f4:	68f8      	ldr	r0, [r7, #12]
 80043f6:	f000 fa83 	bl	8004900 <I2C_WaitOnFlagUntilTimeout>
 80043fa:	4603      	mov	r3, r0
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d001      	beq.n	8004404 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8004400:	2301      	movs	r3, #1
 8004402:	e0f5      	b.n	80045f0 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	681a      	ldr	r2, [r3, #0]
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004412:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004414:	b672      	cpsid	i
}
 8004416:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	691a      	ldr	r2, [r3, #16]
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004422:	b2d2      	uxtb	r2, r2
 8004424:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800442a:	1c5a      	adds	r2, r3, #1
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004434:	3b01      	subs	r3, #1
 8004436:	b29a      	uxth	r2, r3
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004440:	b29b      	uxth	r3, r3
 8004442:	3b01      	subs	r3, #1
 8004444:	b29a      	uxth	r2, r3
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800444a:	4b6c      	ldr	r3, [pc, #432]	@ (80045fc <HAL_I2C_Mem_Read+0x4e0>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	08db      	lsrs	r3, r3, #3
 8004450:	4a6b      	ldr	r2, [pc, #428]	@ (8004600 <HAL_I2C_Mem_Read+0x4e4>)
 8004452:	fba2 2303 	umull	r2, r3, r2, r3
 8004456:	0a1a      	lsrs	r2, r3, #8
 8004458:	4613      	mov	r3, r2
 800445a:	009b      	lsls	r3, r3, #2
 800445c:	4413      	add	r3, r2
 800445e:	00da      	lsls	r2, r3, #3
 8004460:	1ad3      	subs	r3, r2, r3
 8004462:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8004464:	6a3b      	ldr	r3, [r7, #32]
 8004466:	3b01      	subs	r3, #1
 8004468:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800446a:	6a3b      	ldr	r3, [r7, #32]
 800446c:	2b00      	cmp	r3, #0
 800446e:	d118      	bne.n	80044a2 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	2200      	movs	r2, #0
 8004474:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	2220      	movs	r2, #32
 800447a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	2200      	movs	r2, #0
 8004482:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800448a:	f043 0220 	orr.w	r2, r3, #32
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8004492:	b662      	cpsie	i
}
 8004494:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	2200      	movs	r2, #0
 800449a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 800449e:	2301      	movs	r3, #1
 80044a0:	e0a6      	b.n	80045f0 <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	695b      	ldr	r3, [r3, #20]
 80044a8:	f003 0304 	and.w	r3, r3, #4
 80044ac:	2b04      	cmp	r3, #4
 80044ae:	d1d9      	bne.n	8004464 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	681a      	ldr	r2, [r3, #0]
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80044be:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	691a      	ldr	r2, [r3, #16]
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044ca:	b2d2      	uxtb	r2, r2
 80044cc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044d2:	1c5a      	adds	r2, r3, #1
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044dc:	3b01      	subs	r3, #1
 80044de:	b29a      	uxth	r2, r3
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044e8:	b29b      	uxth	r3, r3
 80044ea:	3b01      	subs	r3, #1
 80044ec:	b29a      	uxth	r2, r3
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80044f2:	b662      	cpsie	i
}
 80044f4:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	691a      	ldr	r2, [r3, #16]
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004500:	b2d2      	uxtb	r2, r2
 8004502:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004508:	1c5a      	adds	r2, r3, #1
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004512:	3b01      	subs	r3, #1
 8004514:	b29a      	uxth	r2, r3
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800451e:	b29b      	uxth	r3, r3
 8004520:	3b01      	subs	r3, #1
 8004522:	b29a      	uxth	r2, r3
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004528:	e04e      	b.n	80045c8 <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800452a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800452c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800452e:	68f8      	ldr	r0, [r7, #12]
 8004530:	f000 fb90 	bl	8004c54 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004534:	4603      	mov	r3, r0
 8004536:	2b00      	cmp	r3, #0
 8004538:	d001      	beq.n	800453e <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 800453a:	2301      	movs	r3, #1
 800453c:	e058      	b.n	80045f0 <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	691a      	ldr	r2, [r3, #16]
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004548:	b2d2      	uxtb	r2, r2
 800454a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004550:	1c5a      	adds	r2, r3, #1
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800455a:	3b01      	subs	r3, #1
 800455c:	b29a      	uxth	r2, r3
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004566:	b29b      	uxth	r3, r3
 8004568:	3b01      	subs	r3, #1
 800456a:	b29a      	uxth	r2, r3
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	695b      	ldr	r3, [r3, #20]
 8004576:	f003 0304 	and.w	r3, r3, #4
 800457a:	2b04      	cmp	r3, #4
 800457c:	d124      	bne.n	80045c8 <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004582:	2b03      	cmp	r3, #3
 8004584:	d107      	bne.n	8004596 <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	681a      	ldr	r2, [r3, #0]
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004594:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	691a      	ldr	r2, [r3, #16]
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045a0:	b2d2      	uxtb	r2, r2
 80045a2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045a8:	1c5a      	adds	r2, r3, #1
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045b2:	3b01      	subs	r3, #1
 80045b4:	b29a      	uxth	r2, r3
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045be:	b29b      	uxth	r3, r3
 80045c0:	3b01      	subs	r3, #1
 80045c2:	b29a      	uxth	r2, r3
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	f47f ae88 	bne.w	80042e2 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	2220      	movs	r2, #32
 80045d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	2200      	movs	r2, #0
 80045de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	2200      	movs	r2, #0
 80045e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80045ea:	2300      	movs	r3, #0
 80045ec:	e000      	b.n	80045f0 <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 80045ee:	2302      	movs	r3, #2
  }
}
 80045f0:	4618      	mov	r0, r3
 80045f2:	3728      	adds	r7, #40	@ 0x28
 80045f4:	46bd      	mov	sp, r7
 80045f6:	bd80      	pop	{r7, pc}
 80045f8:	00010004 	.word	0x00010004
 80045fc:	20000004 	.word	0x20000004
 8004600:	14f8b589 	.word	0x14f8b589

08004604 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004604:	b580      	push	{r7, lr}
 8004606:	b088      	sub	sp, #32
 8004608:	af02      	add	r7, sp, #8
 800460a:	60f8      	str	r0, [r7, #12]
 800460c:	4608      	mov	r0, r1
 800460e:	4611      	mov	r1, r2
 8004610:	461a      	mov	r2, r3
 8004612:	4603      	mov	r3, r0
 8004614:	817b      	strh	r3, [r7, #10]
 8004616:	460b      	mov	r3, r1
 8004618:	813b      	strh	r3, [r7, #8]
 800461a:	4613      	mov	r3, r2
 800461c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	681a      	ldr	r2, [r3, #0]
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800462c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800462e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004630:	9300      	str	r3, [sp, #0]
 8004632:	6a3b      	ldr	r3, [r7, #32]
 8004634:	2200      	movs	r2, #0
 8004636:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800463a:	68f8      	ldr	r0, [r7, #12]
 800463c:	f000 f960 	bl	8004900 <I2C_WaitOnFlagUntilTimeout>
 8004640:	4603      	mov	r3, r0
 8004642:	2b00      	cmp	r3, #0
 8004644:	d00d      	beq.n	8004662 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004650:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004654:	d103      	bne.n	800465e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800465c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800465e:	2303      	movs	r3, #3
 8004660:	e05f      	b.n	8004722 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004662:	897b      	ldrh	r3, [r7, #10]
 8004664:	b2db      	uxtb	r3, r3
 8004666:	461a      	mov	r2, r3
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004670:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004674:	6a3a      	ldr	r2, [r7, #32]
 8004676:	492d      	ldr	r1, [pc, #180]	@ (800472c <I2C_RequestMemoryWrite+0x128>)
 8004678:	68f8      	ldr	r0, [r7, #12]
 800467a:	f000 f9bb 	bl	80049f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800467e:	4603      	mov	r3, r0
 8004680:	2b00      	cmp	r3, #0
 8004682:	d001      	beq.n	8004688 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004684:	2301      	movs	r3, #1
 8004686:	e04c      	b.n	8004722 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004688:	2300      	movs	r3, #0
 800468a:	617b      	str	r3, [r7, #20]
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	695b      	ldr	r3, [r3, #20]
 8004692:	617b      	str	r3, [r7, #20]
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	699b      	ldr	r3, [r3, #24]
 800469a:	617b      	str	r3, [r7, #20]
 800469c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800469e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046a0:	6a39      	ldr	r1, [r7, #32]
 80046a2:	68f8      	ldr	r0, [r7, #12]
 80046a4:	f000 fa46 	bl	8004b34 <I2C_WaitOnTXEFlagUntilTimeout>
 80046a8:	4603      	mov	r3, r0
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d00d      	beq.n	80046ca <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046b2:	2b04      	cmp	r3, #4
 80046b4:	d107      	bne.n	80046c6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	681a      	ldr	r2, [r3, #0]
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80046c4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80046c6:	2301      	movs	r3, #1
 80046c8:	e02b      	b.n	8004722 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80046ca:	88fb      	ldrh	r3, [r7, #6]
 80046cc:	2b01      	cmp	r3, #1
 80046ce:	d105      	bne.n	80046dc <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80046d0:	893b      	ldrh	r3, [r7, #8]
 80046d2:	b2da      	uxtb	r2, r3
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	611a      	str	r2, [r3, #16]
 80046da:	e021      	b.n	8004720 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80046dc:	893b      	ldrh	r3, [r7, #8]
 80046de:	0a1b      	lsrs	r3, r3, #8
 80046e0:	b29b      	uxth	r3, r3
 80046e2:	b2da      	uxtb	r2, r3
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80046ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046ec:	6a39      	ldr	r1, [r7, #32]
 80046ee:	68f8      	ldr	r0, [r7, #12]
 80046f0:	f000 fa20 	bl	8004b34 <I2C_WaitOnTXEFlagUntilTimeout>
 80046f4:	4603      	mov	r3, r0
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d00d      	beq.n	8004716 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046fe:	2b04      	cmp	r3, #4
 8004700:	d107      	bne.n	8004712 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	681a      	ldr	r2, [r3, #0]
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004710:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004712:	2301      	movs	r3, #1
 8004714:	e005      	b.n	8004722 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004716:	893b      	ldrh	r3, [r7, #8]
 8004718:	b2da      	uxtb	r2, r3
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004720:	2300      	movs	r3, #0
}
 8004722:	4618      	mov	r0, r3
 8004724:	3718      	adds	r7, #24
 8004726:	46bd      	mov	sp, r7
 8004728:	bd80      	pop	{r7, pc}
 800472a:	bf00      	nop
 800472c:	00010002 	.word	0x00010002

08004730 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004730:	b580      	push	{r7, lr}
 8004732:	b088      	sub	sp, #32
 8004734:	af02      	add	r7, sp, #8
 8004736:	60f8      	str	r0, [r7, #12]
 8004738:	4608      	mov	r0, r1
 800473a:	4611      	mov	r1, r2
 800473c:	461a      	mov	r2, r3
 800473e:	4603      	mov	r3, r0
 8004740:	817b      	strh	r3, [r7, #10]
 8004742:	460b      	mov	r3, r1
 8004744:	813b      	strh	r3, [r7, #8]
 8004746:	4613      	mov	r3, r2
 8004748:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	681a      	ldr	r2, [r3, #0]
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004758:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	681a      	ldr	r2, [r3, #0]
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004768:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800476a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800476c:	9300      	str	r3, [sp, #0]
 800476e:	6a3b      	ldr	r3, [r7, #32]
 8004770:	2200      	movs	r2, #0
 8004772:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004776:	68f8      	ldr	r0, [r7, #12]
 8004778:	f000 f8c2 	bl	8004900 <I2C_WaitOnFlagUntilTimeout>
 800477c:	4603      	mov	r3, r0
 800477e:	2b00      	cmp	r3, #0
 8004780:	d00d      	beq.n	800479e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800478c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004790:	d103      	bne.n	800479a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004798:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800479a:	2303      	movs	r3, #3
 800479c:	e0aa      	b.n	80048f4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800479e:	897b      	ldrh	r3, [r7, #10]
 80047a0:	b2db      	uxtb	r3, r3
 80047a2:	461a      	mov	r2, r3
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80047ac:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80047ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047b0:	6a3a      	ldr	r2, [r7, #32]
 80047b2:	4952      	ldr	r1, [pc, #328]	@ (80048fc <I2C_RequestMemoryRead+0x1cc>)
 80047b4:	68f8      	ldr	r0, [r7, #12]
 80047b6:	f000 f91d 	bl	80049f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80047ba:	4603      	mov	r3, r0
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d001      	beq.n	80047c4 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80047c0:	2301      	movs	r3, #1
 80047c2:	e097      	b.n	80048f4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047c4:	2300      	movs	r3, #0
 80047c6:	617b      	str	r3, [r7, #20]
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	695b      	ldr	r3, [r3, #20]
 80047ce:	617b      	str	r3, [r7, #20]
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	699b      	ldr	r3, [r3, #24]
 80047d6:	617b      	str	r3, [r7, #20]
 80047d8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80047da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80047dc:	6a39      	ldr	r1, [r7, #32]
 80047de:	68f8      	ldr	r0, [r7, #12]
 80047e0:	f000 f9a8 	bl	8004b34 <I2C_WaitOnTXEFlagUntilTimeout>
 80047e4:	4603      	mov	r3, r0
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d00d      	beq.n	8004806 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047ee:	2b04      	cmp	r3, #4
 80047f0:	d107      	bne.n	8004802 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	681a      	ldr	r2, [r3, #0]
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004800:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004802:	2301      	movs	r3, #1
 8004804:	e076      	b.n	80048f4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004806:	88fb      	ldrh	r3, [r7, #6]
 8004808:	2b01      	cmp	r3, #1
 800480a:	d105      	bne.n	8004818 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800480c:	893b      	ldrh	r3, [r7, #8]
 800480e:	b2da      	uxtb	r2, r3
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	611a      	str	r2, [r3, #16]
 8004816:	e021      	b.n	800485c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004818:	893b      	ldrh	r3, [r7, #8]
 800481a:	0a1b      	lsrs	r3, r3, #8
 800481c:	b29b      	uxth	r3, r3
 800481e:	b2da      	uxtb	r2, r3
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004826:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004828:	6a39      	ldr	r1, [r7, #32]
 800482a:	68f8      	ldr	r0, [r7, #12]
 800482c:	f000 f982 	bl	8004b34 <I2C_WaitOnTXEFlagUntilTimeout>
 8004830:	4603      	mov	r3, r0
 8004832:	2b00      	cmp	r3, #0
 8004834:	d00d      	beq.n	8004852 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800483a:	2b04      	cmp	r3, #4
 800483c:	d107      	bne.n	800484e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	681a      	ldr	r2, [r3, #0]
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800484c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800484e:	2301      	movs	r3, #1
 8004850:	e050      	b.n	80048f4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004852:	893b      	ldrh	r3, [r7, #8]
 8004854:	b2da      	uxtb	r2, r3
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800485c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800485e:	6a39      	ldr	r1, [r7, #32]
 8004860:	68f8      	ldr	r0, [r7, #12]
 8004862:	f000 f967 	bl	8004b34 <I2C_WaitOnTXEFlagUntilTimeout>
 8004866:	4603      	mov	r3, r0
 8004868:	2b00      	cmp	r3, #0
 800486a:	d00d      	beq.n	8004888 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004870:	2b04      	cmp	r3, #4
 8004872:	d107      	bne.n	8004884 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	681a      	ldr	r2, [r3, #0]
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004882:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004884:	2301      	movs	r3, #1
 8004886:	e035      	b.n	80048f4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	681a      	ldr	r2, [r3, #0]
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004896:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004898:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800489a:	9300      	str	r3, [sp, #0]
 800489c:	6a3b      	ldr	r3, [r7, #32]
 800489e:	2200      	movs	r2, #0
 80048a0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80048a4:	68f8      	ldr	r0, [r7, #12]
 80048a6:	f000 f82b 	bl	8004900 <I2C_WaitOnFlagUntilTimeout>
 80048aa:	4603      	mov	r3, r0
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d00d      	beq.n	80048cc <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80048be:	d103      	bne.n	80048c8 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80048c6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80048c8:	2303      	movs	r3, #3
 80048ca:	e013      	b.n	80048f4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80048cc:	897b      	ldrh	r3, [r7, #10]
 80048ce:	b2db      	uxtb	r3, r3
 80048d0:	f043 0301 	orr.w	r3, r3, #1
 80048d4:	b2da      	uxtb	r2, r3
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80048dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048de:	6a3a      	ldr	r2, [r7, #32]
 80048e0:	4906      	ldr	r1, [pc, #24]	@ (80048fc <I2C_RequestMemoryRead+0x1cc>)
 80048e2:	68f8      	ldr	r0, [r7, #12]
 80048e4:	f000 f886 	bl	80049f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80048e8:	4603      	mov	r3, r0
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d001      	beq.n	80048f2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80048ee:	2301      	movs	r3, #1
 80048f0:	e000      	b.n	80048f4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80048f2:	2300      	movs	r3, #0
}
 80048f4:	4618      	mov	r0, r3
 80048f6:	3718      	adds	r7, #24
 80048f8:	46bd      	mov	sp, r7
 80048fa:	bd80      	pop	{r7, pc}
 80048fc:	00010002 	.word	0x00010002

08004900 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004900:	b580      	push	{r7, lr}
 8004902:	b084      	sub	sp, #16
 8004904:	af00      	add	r7, sp, #0
 8004906:	60f8      	str	r0, [r7, #12]
 8004908:	60b9      	str	r1, [r7, #8]
 800490a:	603b      	str	r3, [r7, #0]
 800490c:	4613      	mov	r3, r2
 800490e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004910:	e048      	b.n	80049a4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004918:	d044      	beq.n	80049a4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800491a:	f7fe faeb 	bl	8002ef4 <HAL_GetTick>
 800491e:	4602      	mov	r2, r0
 8004920:	69bb      	ldr	r3, [r7, #24]
 8004922:	1ad3      	subs	r3, r2, r3
 8004924:	683a      	ldr	r2, [r7, #0]
 8004926:	429a      	cmp	r2, r3
 8004928:	d302      	bcc.n	8004930 <I2C_WaitOnFlagUntilTimeout+0x30>
 800492a:	683b      	ldr	r3, [r7, #0]
 800492c:	2b00      	cmp	r3, #0
 800492e:	d139      	bne.n	80049a4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004930:	68bb      	ldr	r3, [r7, #8]
 8004932:	0c1b      	lsrs	r3, r3, #16
 8004934:	b2db      	uxtb	r3, r3
 8004936:	2b01      	cmp	r3, #1
 8004938:	d10d      	bne.n	8004956 <I2C_WaitOnFlagUntilTimeout+0x56>
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	695b      	ldr	r3, [r3, #20]
 8004940:	43da      	mvns	r2, r3
 8004942:	68bb      	ldr	r3, [r7, #8]
 8004944:	4013      	ands	r3, r2
 8004946:	b29b      	uxth	r3, r3
 8004948:	2b00      	cmp	r3, #0
 800494a:	bf0c      	ite	eq
 800494c:	2301      	moveq	r3, #1
 800494e:	2300      	movne	r3, #0
 8004950:	b2db      	uxtb	r3, r3
 8004952:	461a      	mov	r2, r3
 8004954:	e00c      	b.n	8004970 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	699b      	ldr	r3, [r3, #24]
 800495c:	43da      	mvns	r2, r3
 800495e:	68bb      	ldr	r3, [r7, #8]
 8004960:	4013      	ands	r3, r2
 8004962:	b29b      	uxth	r3, r3
 8004964:	2b00      	cmp	r3, #0
 8004966:	bf0c      	ite	eq
 8004968:	2301      	moveq	r3, #1
 800496a:	2300      	movne	r3, #0
 800496c:	b2db      	uxtb	r3, r3
 800496e:	461a      	mov	r2, r3
 8004970:	79fb      	ldrb	r3, [r7, #7]
 8004972:	429a      	cmp	r2, r3
 8004974:	d116      	bne.n	80049a4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	2200      	movs	r2, #0
 800497a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	2220      	movs	r2, #32
 8004980:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	2200      	movs	r2, #0
 8004988:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004990:	f043 0220 	orr.w	r2, r3, #32
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	2200      	movs	r2, #0
 800499c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80049a0:	2301      	movs	r3, #1
 80049a2:	e023      	b.n	80049ec <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80049a4:	68bb      	ldr	r3, [r7, #8]
 80049a6:	0c1b      	lsrs	r3, r3, #16
 80049a8:	b2db      	uxtb	r3, r3
 80049aa:	2b01      	cmp	r3, #1
 80049ac:	d10d      	bne.n	80049ca <I2C_WaitOnFlagUntilTimeout+0xca>
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	695b      	ldr	r3, [r3, #20]
 80049b4:	43da      	mvns	r2, r3
 80049b6:	68bb      	ldr	r3, [r7, #8]
 80049b8:	4013      	ands	r3, r2
 80049ba:	b29b      	uxth	r3, r3
 80049bc:	2b00      	cmp	r3, #0
 80049be:	bf0c      	ite	eq
 80049c0:	2301      	moveq	r3, #1
 80049c2:	2300      	movne	r3, #0
 80049c4:	b2db      	uxtb	r3, r3
 80049c6:	461a      	mov	r2, r3
 80049c8:	e00c      	b.n	80049e4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	699b      	ldr	r3, [r3, #24]
 80049d0:	43da      	mvns	r2, r3
 80049d2:	68bb      	ldr	r3, [r7, #8]
 80049d4:	4013      	ands	r3, r2
 80049d6:	b29b      	uxth	r3, r3
 80049d8:	2b00      	cmp	r3, #0
 80049da:	bf0c      	ite	eq
 80049dc:	2301      	moveq	r3, #1
 80049de:	2300      	movne	r3, #0
 80049e0:	b2db      	uxtb	r3, r3
 80049e2:	461a      	mov	r2, r3
 80049e4:	79fb      	ldrb	r3, [r7, #7]
 80049e6:	429a      	cmp	r2, r3
 80049e8:	d093      	beq.n	8004912 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80049ea:	2300      	movs	r3, #0
}
 80049ec:	4618      	mov	r0, r3
 80049ee:	3710      	adds	r7, #16
 80049f0:	46bd      	mov	sp, r7
 80049f2:	bd80      	pop	{r7, pc}

080049f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b084      	sub	sp, #16
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	60f8      	str	r0, [r7, #12]
 80049fc:	60b9      	str	r1, [r7, #8]
 80049fe:	607a      	str	r2, [r7, #4]
 8004a00:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004a02:	e071      	b.n	8004ae8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	695b      	ldr	r3, [r3, #20]
 8004a0a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a0e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a12:	d123      	bne.n	8004a5c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	681a      	ldr	r2, [r3, #0]
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a22:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004a2c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	2200      	movs	r2, #0
 8004a32:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	2220      	movs	r2, #32
 8004a38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	2200      	movs	r2, #0
 8004a40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a48:	f043 0204 	orr.w	r2, r3, #4
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	2200      	movs	r2, #0
 8004a54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004a58:	2301      	movs	r3, #1
 8004a5a:	e067      	b.n	8004b2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a62:	d041      	beq.n	8004ae8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a64:	f7fe fa46 	bl	8002ef4 <HAL_GetTick>
 8004a68:	4602      	mov	r2, r0
 8004a6a:	683b      	ldr	r3, [r7, #0]
 8004a6c:	1ad3      	subs	r3, r2, r3
 8004a6e:	687a      	ldr	r2, [r7, #4]
 8004a70:	429a      	cmp	r2, r3
 8004a72:	d302      	bcc.n	8004a7a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d136      	bne.n	8004ae8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004a7a:	68bb      	ldr	r3, [r7, #8]
 8004a7c:	0c1b      	lsrs	r3, r3, #16
 8004a7e:	b2db      	uxtb	r3, r3
 8004a80:	2b01      	cmp	r3, #1
 8004a82:	d10c      	bne.n	8004a9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	695b      	ldr	r3, [r3, #20]
 8004a8a:	43da      	mvns	r2, r3
 8004a8c:	68bb      	ldr	r3, [r7, #8]
 8004a8e:	4013      	ands	r3, r2
 8004a90:	b29b      	uxth	r3, r3
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	bf14      	ite	ne
 8004a96:	2301      	movne	r3, #1
 8004a98:	2300      	moveq	r3, #0
 8004a9a:	b2db      	uxtb	r3, r3
 8004a9c:	e00b      	b.n	8004ab6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	699b      	ldr	r3, [r3, #24]
 8004aa4:	43da      	mvns	r2, r3
 8004aa6:	68bb      	ldr	r3, [r7, #8]
 8004aa8:	4013      	ands	r3, r2
 8004aaa:	b29b      	uxth	r3, r3
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	bf14      	ite	ne
 8004ab0:	2301      	movne	r3, #1
 8004ab2:	2300      	moveq	r3, #0
 8004ab4:	b2db      	uxtb	r3, r3
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d016      	beq.n	8004ae8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	2200      	movs	r2, #0
 8004abe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	2220      	movs	r2, #32
 8004ac4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	2200      	movs	r2, #0
 8004acc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ad4:	f043 0220 	orr.w	r2, r3, #32
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	2200      	movs	r2, #0
 8004ae0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004ae4:	2301      	movs	r3, #1
 8004ae6:	e021      	b.n	8004b2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004ae8:	68bb      	ldr	r3, [r7, #8]
 8004aea:	0c1b      	lsrs	r3, r3, #16
 8004aec:	b2db      	uxtb	r3, r3
 8004aee:	2b01      	cmp	r3, #1
 8004af0:	d10c      	bne.n	8004b0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	695b      	ldr	r3, [r3, #20]
 8004af8:	43da      	mvns	r2, r3
 8004afa:	68bb      	ldr	r3, [r7, #8]
 8004afc:	4013      	ands	r3, r2
 8004afe:	b29b      	uxth	r3, r3
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	bf14      	ite	ne
 8004b04:	2301      	movne	r3, #1
 8004b06:	2300      	moveq	r3, #0
 8004b08:	b2db      	uxtb	r3, r3
 8004b0a:	e00b      	b.n	8004b24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	699b      	ldr	r3, [r3, #24]
 8004b12:	43da      	mvns	r2, r3
 8004b14:	68bb      	ldr	r3, [r7, #8]
 8004b16:	4013      	ands	r3, r2
 8004b18:	b29b      	uxth	r3, r3
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	bf14      	ite	ne
 8004b1e:	2301      	movne	r3, #1
 8004b20:	2300      	moveq	r3, #0
 8004b22:	b2db      	uxtb	r3, r3
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	f47f af6d 	bne.w	8004a04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004b2a:	2300      	movs	r3, #0
}
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	3710      	adds	r7, #16
 8004b30:	46bd      	mov	sp, r7
 8004b32:	bd80      	pop	{r7, pc}

08004b34 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b084      	sub	sp, #16
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	60f8      	str	r0, [r7, #12]
 8004b3c:	60b9      	str	r1, [r7, #8]
 8004b3e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004b40:	e034      	b.n	8004bac <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004b42:	68f8      	ldr	r0, [r7, #12]
 8004b44:	f000 f8e3 	bl	8004d0e <I2C_IsAcknowledgeFailed>
 8004b48:	4603      	mov	r3, r0
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d001      	beq.n	8004b52 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004b4e:	2301      	movs	r3, #1
 8004b50:	e034      	b.n	8004bbc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b52:	68bb      	ldr	r3, [r7, #8]
 8004b54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b58:	d028      	beq.n	8004bac <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b5a:	f7fe f9cb 	bl	8002ef4 <HAL_GetTick>
 8004b5e:	4602      	mov	r2, r0
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	1ad3      	subs	r3, r2, r3
 8004b64:	68ba      	ldr	r2, [r7, #8]
 8004b66:	429a      	cmp	r2, r3
 8004b68:	d302      	bcc.n	8004b70 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004b6a:	68bb      	ldr	r3, [r7, #8]
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d11d      	bne.n	8004bac <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	695b      	ldr	r3, [r3, #20]
 8004b76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b7a:	2b80      	cmp	r3, #128	@ 0x80
 8004b7c:	d016      	beq.n	8004bac <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	2200      	movs	r2, #0
 8004b82:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	2220      	movs	r2, #32
 8004b88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	2200      	movs	r2, #0
 8004b90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b98:	f043 0220 	orr.w	r2, r3, #32
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004ba8:	2301      	movs	r3, #1
 8004baa:	e007      	b.n	8004bbc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	695b      	ldr	r3, [r3, #20]
 8004bb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004bb6:	2b80      	cmp	r3, #128	@ 0x80
 8004bb8:	d1c3      	bne.n	8004b42 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004bba:	2300      	movs	r3, #0
}
 8004bbc:	4618      	mov	r0, r3
 8004bbe:	3710      	adds	r7, #16
 8004bc0:	46bd      	mov	sp, r7
 8004bc2:	bd80      	pop	{r7, pc}

08004bc4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b084      	sub	sp, #16
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	60f8      	str	r0, [r7, #12]
 8004bcc:	60b9      	str	r1, [r7, #8]
 8004bce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004bd0:	e034      	b.n	8004c3c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004bd2:	68f8      	ldr	r0, [r7, #12]
 8004bd4:	f000 f89b 	bl	8004d0e <I2C_IsAcknowledgeFailed>
 8004bd8:	4603      	mov	r3, r0
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d001      	beq.n	8004be2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004bde:	2301      	movs	r3, #1
 8004be0:	e034      	b.n	8004c4c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004be2:	68bb      	ldr	r3, [r7, #8]
 8004be4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004be8:	d028      	beq.n	8004c3c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004bea:	f7fe f983 	bl	8002ef4 <HAL_GetTick>
 8004bee:	4602      	mov	r2, r0
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	1ad3      	subs	r3, r2, r3
 8004bf4:	68ba      	ldr	r2, [r7, #8]
 8004bf6:	429a      	cmp	r2, r3
 8004bf8:	d302      	bcc.n	8004c00 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004bfa:	68bb      	ldr	r3, [r7, #8]
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d11d      	bne.n	8004c3c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	695b      	ldr	r3, [r3, #20]
 8004c06:	f003 0304 	and.w	r3, r3, #4
 8004c0a:	2b04      	cmp	r3, #4
 8004c0c:	d016      	beq.n	8004c3c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	2200      	movs	r2, #0
 8004c12:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	2220      	movs	r2, #32
 8004c18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	2200      	movs	r2, #0
 8004c20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c28:	f043 0220 	orr.w	r2, r3, #32
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	2200      	movs	r2, #0
 8004c34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004c38:	2301      	movs	r3, #1
 8004c3a:	e007      	b.n	8004c4c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	695b      	ldr	r3, [r3, #20]
 8004c42:	f003 0304 	and.w	r3, r3, #4
 8004c46:	2b04      	cmp	r3, #4
 8004c48:	d1c3      	bne.n	8004bd2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004c4a:	2300      	movs	r3, #0
}
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	3710      	adds	r7, #16
 8004c50:	46bd      	mov	sp, r7
 8004c52:	bd80      	pop	{r7, pc}

08004c54 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b084      	sub	sp, #16
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	60f8      	str	r0, [r7, #12]
 8004c5c:	60b9      	str	r1, [r7, #8]
 8004c5e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004c60:	e049      	b.n	8004cf6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	695b      	ldr	r3, [r3, #20]
 8004c68:	f003 0310 	and.w	r3, r3, #16
 8004c6c:	2b10      	cmp	r3, #16
 8004c6e:	d119      	bne.n	8004ca4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f06f 0210 	mvn.w	r2, #16
 8004c78:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	2220      	movs	r2, #32
 8004c84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004ca0:	2301      	movs	r3, #1
 8004ca2:	e030      	b.n	8004d06 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ca4:	f7fe f926 	bl	8002ef4 <HAL_GetTick>
 8004ca8:	4602      	mov	r2, r0
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	1ad3      	subs	r3, r2, r3
 8004cae:	68ba      	ldr	r2, [r7, #8]
 8004cb0:	429a      	cmp	r2, r3
 8004cb2:	d302      	bcc.n	8004cba <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004cb4:	68bb      	ldr	r3, [r7, #8]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d11d      	bne.n	8004cf6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	695b      	ldr	r3, [r3, #20]
 8004cc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004cc4:	2b40      	cmp	r3, #64	@ 0x40
 8004cc6:	d016      	beq.n	8004cf6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	2200      	movs	r2, #0
 8004ccc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	2220      	movs	r2, #32
 8004cd2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	2200      	movs	r2, #0
 8004cda:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ce2:	f043 0220 	orr.w	r2, r3, #32
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	2200      	movs	r2, #0
 8004cee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004cf2:	2301      	movs	r3, #1
 8004cf4:	e007      	b.n	8004d06 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	695b      	ldr	r3, [r3, #20]
 8004cfc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d00:	2b40      	cmp	r3, #64	@ 0x40
 8004d02:	d1ae      	bne.n	8004c62 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004d04:	2300      	movs	r3, #0
}
 8004d06:	4618      	mov	r0, r3
 8004d08:	3710      	adds	r7, #16
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	bd80      	pop	{r7, pc}

08004d0e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004d0e:	b480      	push	{r7}
 8004d10:	b083      	sub	sp, #12
 8004d12:	af00      	add	r7, sp, #0
 8004d14:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	695b      	ldr	r3, [r3, #20]
 8004d1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d20:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d24:	d11b      	bne.n	8004d5e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004d2e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2200      	movs	r2, #0
 8004d34:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	2220      	movs	r2, #32
 8004d3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	2200      	movs	r2, #0
 8004d42:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d4a:	f043 0204 	orr.w	r2, r3, #4
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	2200      	movs	r2, #0
 8004d56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004d5a:	2301      	movs	r3, #1
 8004d5c:	e000      	b.n	8004d60 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004d5e:	2300      	movs	r3, #0
}
 8004d60:	4618      	mov	r0, r3
 8004d62:	370c      	adds	r7, #12
 8004d64:	46bd      	mov	sp, r7
 8004d66:	bc80      	pop	{r7}
 8004d68:	4770      	bx	lr
	...

08004d6c <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004d6c:	b480      	push	{r7}
 8004d6e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8004d70:	4b03      	ldr	r3, [pc, #12]	@ (8004d80 <HAL_PWR_EnableBkUpAccess+0x14>)
 8004d72:	2201      	movs	r2, #1
 8004d74:	601a      	str	r2, [r3, #0]
}
 8004d76:	bf00      	nop
 8004d78:	46bd      	mov	sp, r7
 8004d7a:	bc80      	pop	{r7}
 8004d7c:	4770      	bx	lr
 8004d7e:	bf00      	nop
 8004d80:	420e0020 	.word	0x420e0020

08004d84 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b086      	sub	sp, #24
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d101      	bne.n	8004d96 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004d92:	2301      	movs	r3, #1
 8004d94:	e272      	b.n	800527c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f003 0301 	and.w	r3, r3, #1
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	f000 8087 	beq.w	8004eb2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004da4:	4b92      	ldr	r3, [pc, #584]	@ (8004ff0 <HAL_RCC_OscConfig+0x26c>)
 8004da6:	685b      	ldr	r3, [r3, #4]
 8004da8:	f003 030c 	and.w	r3, r3, #12
 8004dac:	2b04      	cmp	r3, #4
 8004dae:	d00c      	beq.n	8004dca <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004db0:	4b8f      	ldr	r3, [pc, #572]	@ (8004ff0 <HAL_RCC_OscConfig+0x26c>)
 8004db2:	685b      	ldr	r3, [r3, #4]
 8004db4:	f003 030c 	and.w	r3, r3, #12
 8004db8:	2b08      	cmp	r3, #8
 8004dba:	d112      	bne.n	8004de2 <HAL_RCC_OscConfig+0x5e>
 8004dbc:	4b8c      	ldr	r3, [pc, #560]	@ (8004ff0 <HAL_RCC_OscConfig+0x26c>)
 8004dbe:	685b      	ldr	r3, [r3, #4]
 8004dc0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004dc4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004dc8:	d10b      	bne.n	8004de2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004dca:	4b89      	ldr	r3, [pc, #548]	@ (8004ff0 <HAL_RCC_OscConfig+0x26c>)
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d06c      	beq.n	8004eb0 <HAL_RCC_OscConfig+0x12c>
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	685b      	ldr	r3, [r3, #4]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d168      	bne.n	8004eb0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004dde:	2301      	movs	r3, #1
 8004de0:	e24c      	b.n	800527c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	685b      	ldr	r3, [r3, #4]
 8004de6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004dea:	d106      	bne.n	8004dfa <HAL_RCC_OscConfig+0x76>
 8004dec:	4b80      	ldr	r3, [pc, #512]	@ (8004ff0 <HAL_RCC_OscConfig+0x26c>)
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	4a7f      	ldr	r2, [pc, #508]	@ (8004ff0 <HAL_RCC_OscConfig+0x26c>)
 8004df2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004df6:	6013      	str	r3, [r2, #0]
 8004df8:	e02e      	b.n	8004e58 <HAL_RCC_OscConfig+0xd4>
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	685b      	ldr	r3, [r3, #4]
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d10c      	bne.n	8004e1c <HAL_RCC_OscConfig+0x98>
 8004e02:	4b7b      	ldr	r3, [pc, #492]	@ (8004ff0 <HAL_RCC_OscConfig+0x26c>)
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	4a7a      	ldr	r2, [pc, #488]	@ (8004ff0 <HAL_RCC_OscConfig+0x26c>)
 8004e08:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e0c:	6013      	str	r3, [r2, #0]
 8004e0e:	4b78      	ldr	r3, [pc, #480]	@ (8004ff0 <HAL_RCC_OscConfig+0x26c>)
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	4a77      	ldr	r2, [pc, #476]	@ (8004ff0 <HAL_RCC_OscConfig+0x26c>)
 8004e14:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004e18:	6013      	str	r3, [r2, #0]
 8004e1a:	e01d      	b.n	8004e58 <HAL_RCC_OscConfig+0xd4>
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	685b      	ldr	r3, [r3, #4]
 8004e20:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004e24:	d10c      	bne.n	8004e40 <HAL_RCC_OscConfig+0xbc>
 8004e26:	4b72      	ldr	r3, [pc, #456]	@ (8004ff0 <HAL_RCC_OscConfig+0x26c>)
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	4a71      	ldr	r2, [pc, #452]	@ (8004ff0 <HAL_RCC_OscConfig+0x26c>)
 8004e2c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004e30:	6013      	str	r3, [r2, #0]
 8004e32:	4b6f      	ldr	r3, [pc, #444]	@ (8004ff0 <HAL_RCC_OscConfig+0x26c>)
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	4a6e      	ldr	r2, [pc, #440]	@ (8004ff0 <HAL_RCC_OscConfig+0x26c>)
 8004e38:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e3c:	6013      	str	r3, [r2, #0]
 8004e3e:	e00b      	b.n	8004e58 <HAL_RCC_OscConfig+0xd4>
 8004e40:	4b6b      	ldr	r3, [pc, #428]	@ (8004ff0 <HAL_RCC_OscConfig+0x26c>)
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	4a6a      	ldr	r2, [pc, #424]	@ (8004ff0 <HAL_RCC_OscConfig+0x26c>)
 8004e46:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e4a:	6013      	str	r3, [r2, #0]
 8004e4c:	4b68      	ldr	r3, [pc, #416]	@ (8004ff0 <HAL_RCC_OscConfig+0x26c>)
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	4a67      	ldr	r2, [pc, #412]	@ (8004ff0 <HAL_RCC_OscConfig+0x26c>)
 8004e52:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004e56:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	685b      	ldr	r3, [r3, #4]
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d013      	beq.n	8004e88 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e60:	f7fe f848 	bl	8002ef4 <HAL_GetTick>
 8004e64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e66:	e008      	b.n	8004e7a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e68:	f7fe f844 	bl	8002ef4 <HAL_GetTick>
 8004e6c:	4602      	mov	r2, r0
 8004e6e:	693b      	ldr	r3, [r7, #16]
 8004e70:	1ad3      	subs	r3, r2, r3
 8004e72:	2b64      	cmp	r3, #100	@ 0x64
 8004e74:	d901      	bls.n	8004e7a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004e76:	2303      	movs	r3, #3
 8004e78:	e200      	b.n	800527c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e7a:	4b5d      	ldr	r3, [pc, #372]	@ (8004ff0 <HAL_RCC_OscConfig+0x26c>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d0f0      	beq.n	8004e68 <HAL_RCC_OscConfig+0xe4>
 8004e86:	e014      	b.n	8004eb2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e88:	f7fe f834 	bl	8002ef4 <HAL_GetTick>
 8004e8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e8e:	e008      	b.n	8004ea2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e90:	f7fe f830 	bl	8002ef4 <HAL_GetTick>
 8004e94:	4602      	mov	r2, r0
 8004e96:	693b      	ldr	r3, [r7, #16]
 8004e98:	1ad3      	subs	r3, r2, r3
 8004e9a:	2b64      	cmp	r3, #100	@ 0x64
 8004e9c:	d901      	bls.n	8004ea2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004e9e:	2303      	movs	r3, #3
 8004ea0:	e1ec      	b.n	800527c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ea2:	4b53      	ldr	r3, [pc, #332]	@ (8004ff0 <HAL_RCC_OscConfig+0x26c>)
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d1f0      	bne.n	8004e90 <HAL_RCC_OscConfig+0x10c>
 8004eae:	e000      	b.n	8004eb2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004eb0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f003 0302 	and.w	r3, r3, #2
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d063      	beq.n	8004f86 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004ebe:	4b4c      	ldr	r3, [pc, #304]	@ (8004ff0 <HAL_RCC_OscConfig+0x26c>)
 8004ec0:	685b      	ldr	r3, [r3, #4]
 8004ec2:	f003 030c 	and.w	r3, r3, #12
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d00b      	beq.n	8004ee2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004eca:	4b49      	ldr	r3, [pc, #292]	@ (8004ff0 <HAL_RCC_OscConfig+0x26c>)
 8004ecc:	685b      	ldr	r3, [r3, #4]
 8004ece:	f003 030c 	and.w	r3, r3, #12
 8004ed2:	2b08      	cmp	r3, #8
 8004ed4:	d11c      	bne.n	8004f10 <HAL_RCC_OscConfig+0x18c>
 8004ed6:	4b46      	ldr	r3, [pc, #280]	@ (8004ff0 <HAL_RCC_OscConfig+0x26c>)
 8004ed8:	685b      	ldr	r3, [r3, #4]
 8004eda:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d116      	bne.n	8004f10 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004ee2:	4b43      	ldr	r3, [pc, #268]	@ (8004ff0 <HAL_RCC_OscConfig+0x26c>)
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f003 0302 	and.w	r3, r3, #2
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d005      	beq.n	8004efa <HAL_RCC_OscConfig+0x176>
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	691b      	ldr	r3, [r3, #16]
 8004ef2:	2b01      	cmp	r3, #1
 8004ef4:	d001      	beq.n	8004efa <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004ef6:	2301      	movs	r3, #1
 8004ef8:	e1c0      	b.n	800527c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004efa:	4b3d      	ldr	r3, [pc, #244]	@ (8004ff0 <HAL_RCC_OscConfig+0x26c>)
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	695b      	ldr	r3, [r3, #20]
 8004f06:	00db      	lsls	r3, r3, #3
 8004f08:	4939      	ldr	r1, [pc, #228]	@ (8004ff0 <HAL_RCC_OscConfig+0x26c>)
 8004f0a:	4313      	orrs	r3, r2
 8004f0c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f0e:	e03a      	b.n	8004f86 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	691b      	ldr	r3, [r3, #16]
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d020      	beq.n	8004f5a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004f18:	4b36      	ldr	r3, [pc, #216]	@ (8004ff4 <HAL_RCC_OscConfig+0x270>)
 8004f1a:	2201      	movs	r2, #1
 8004f1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f1e:	f7fd ffe9 	bl	8002ef4 <HAL_GetTick>
 8004f22:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f24:	e008      	b.n	8004f38 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f26:	f7fd ffe5 	bl	8002ef4 <HAL_GetTick>
 8004f2a:	4602      	mov	r2, r0
 8004f2c:	693b      	ldr	r3, [r7, #16]
 8004f2e:	1ad3      	subs	r3, r2, r3
 8004f30:	2b02      	cmp	r3, #2
 8004f32:	d901      	bls.n	8004f38 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004f34:	2303      	movs	r3, #3
 8004f36:	e1a1      	b.n	800527c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f38:	4b2d      	ldr	r3, [pc, #180]	@ (8004ff0 <HAL_RCC_OscConfig+0x26c>)
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f003 0302 	and.w	r3, r3, #2
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d0f0      	beq.n	8004f26 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f44:	4b2a      	ldr	r3, [pc, #168]	@ (8004ff0 <HAL_RCC_OscConfig+0x26c>)
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	695b      	ldr	r3, [r3, #20]
 8004f50:	00db      	lsls	r3, r3, #3
 8004f52:	4927      	ldr	r1, [pc, #156]	@ (8004ff0 <HAL_RCC_OscConfig+0x26c>)
 8004f54:	4313      	orrs	r3, r2
 8004f56:	600b      	str	r3, [r1, #0]
 8004f58:	e015      	b.n	8004f86 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004f5a:	4b26      	ldr	r3, [pc, #152]	@ (8004ff4 <HAL_RCC_OscConfig+0x270>)
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f60:	f7fd ffc8 	bl	8002ef4 <HAL_GetTick>
 8004f64:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f66:	e008      	b.n	8004f7a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f68:	f7fd ffc4 	bl	8002ef4 <HAL_GetTick>
 8004f6c:	4602      	mov	r2, r0
 8004f6e:	693b      	ldr	r3, [r7, #16]
 8004f70:	1ad3      	subs	r3, r2, r3
 8004f72:	2b02      	cmp	r3, #2
 8004f74:	d901      	bls.n	8004f7a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004f76:	2303      	movs	r3, #3
 8004f78:	e180      	b.n	800527c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f7a:	4b1d      	ldr	r3, [pc, #116]	@ (8004ff0 <HAL_RCC_OscConfig+0x26c>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f003 0302 	and.w	r3, r3, #2
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d1f0      	bne.n	8004f68 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f003 0308 	and.w	r3, r3, #8
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d03a      	beq.n	8005008 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	699b      	ldr	r3, [r3, #24]
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d019      	beq.n	8004fce <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004f9a:	4b17      	ldr	r3, [pc, #92]	@ (8004ff8 <HAL_RCC_OscConfig+0x274>)
 8004f9c:	2201      	movs	r2, #1
 8004f9e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004fa0:	f7fd ffa8 	bl	8002ef4 <HAL_GetTick>
 8004fa4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004fa6:	e008      	b.n	8004fba <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004fa8:	f7fd ffa4 	bl	8002ef4 <HAL_GetTick>
 8004fac:	4602      	mov	r2, r0
 8004fae:	693b      	ldr	r3, [r7, #16]
 8004fb0:	1ad3      	subs	r3, r2, r3
 8004fb2:	2b02      	cmp	r3, #2
 8004fb4:	d901      	bls.n	8004fba <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004fb6:	2303      	movs	r3, #3
 8004fb8:	e160      	b.n	800527c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004fba:	4b0d      	ldr	r3, [pc, #52]	@ (8004ff0 <HAL_RCC_OscConfig+0x26c>)
 8004fbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fbe:	f003 0302 	and.w	r3, r3, #2
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d0f0      	beq.n	8004fa8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004fc6:	2001      	movs	r0, #1
 8004fc8:	f000 face 	bl	8005568 <RCC_Delay>
 8004fcc:	e01c      	b.n	8005008 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004fce:	4b0a      	ldr	r3, [pc, #40]	@ (8004ff8 <HAL_RCC_OscConfig+0x274>)
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004fd4:	f7fd ff8e 	bl	8002ef4 <HAL_GetTick>
 8004fd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004fda:	e00f      	b.n	8004ffc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004fdc:	f7fd ff8a 	bl	8002ef4 <HAL_GetTick>
 8004fe0:	4602      	mov	r2, r0
 8004fe2:	693b      	ldr	r3, [r7, #16]
 8004fe4:	1ad3      	subs	r3, r2, r3
 8004fe6:	2b02      	cmp	r3, #2
 8004fe8:	d908      	bls.n	8004ffc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004fea:	2303      	movs	r3, #3
 8004fec:	e146      	b.n	800527c <HAL_RCC_OscConfig+0x4f8>
 8004fee:	bf00      	nop
 8004ff0:	40021000 	.word	0x40021000
 8004ff4:	42420000 	.word	0x42420000
 8004ff8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ffc:	4b92      	ldr	r3, [pc, #584]	@ (8005248 <HAL_RCC_OscConfig+0x4c4>)
 8004ffe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005000:	f003 0302 	and.w	r3, r3, #2
 8005004:	2b00      	cmp	r3, #0
 8005006:	d1e9      	bne.n	8004fdc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f003 0304 	and.w	r3, r3, #4
 8005010:	2b00      	cmp	r3, #0
 8005012:	f000 80a6 	beq.w	8005162 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005016:	2300      	movs	r3, #0
 8005018:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800501a:	4b8b      	ldr	r3, [pc, #556]	@ (8005248 <HAL_RCC_OscConfig+0x4c4>)
 800501c:	69db      	ldr	r3, [r3, #28]
 800501e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005022:	2b00      	cmp	r3, #0
 8005024:	d10d      	bne.n	8005042 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005026:	4b88      	ldr	r3, [pc, #544]	@ (8005248 <HAL_RCC_OscConfig+0x4c4>)
 8005028:	69db      	ldr	r3, [r3, #28]
 800502a:	4a87      	ldr	r2, [pc, #540]	@ (8005248 <HAL_RCC_OscConfig+0x4c4>)
 800502c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005030:	61d3      	str	r3, [r2, #28]
 8005032:	4b85      	ldr	r3, [pc, #532]	@ (8005248 <HAL_RCC_OscConfig+0x4c4>)
 8005034:	69db      	ldr	r3, [r3, #28]
 8005036:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800503a:	60bb      	str	r3, [r7, #8]
 800503c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800503e:	2301      	movs	r3, #1
 8005040:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005042:	4b82      	ldr	r3, [pc, #520]	@ (800524c <HAL_RCC_OscConfig+0x4c8>)
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800504a:	2b00      	cmp	r3, #0
 800504c:	d118      	bne.n	8005080 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800504e:	4b7f      	ldr	r3, [pc, #508]	@ (800524c <HAL_RCC_OscConfig+0x4c8>)
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	4a7e      	ldr	r2, [pc, #504]	@ (800524c <HAL_RCC_OscConfig+0x4c8>)
 8005054:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005058:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800505a:	f7fd ff4b 	bl	8002ef4 <HAL_GetTick>
 800505e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005060:	e008      	b.n	8005074 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005062:	f7fd ff47 	bl	8002ef4 <HAL_GetTick>
 8005066:	4602      	mov	r2, r0
 8005068:	693b      	ldr	r3, [r7, #16]
 800506a:	1ad3      	subs	r3, r2, r3
 800506c:	2b64      	cmp	r3, #100	@ 0x64
 800506e:	d901      	bls.n	8005074 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005070:	2303      	movs	r3, #3
 8005072:	e103      	b.n	800527c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005074:	4b75      	ldr	r3, [pc, #468]	@ (800524c <HAL_RCC_OscConfig+0x4c8>)
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800507c:	2b00      	cmp	r3, #0
 800507e:	d0f0      	beq.n	8005062 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	68db      	ldr	r3, [r3, #12]
 8005084:	2b01      	cmp	r3, #1
 8005086:	d106      	bne.n	8005096 <HAL_RCC_OscConfig+0x312>
 8005088:	4b6f      	ldr	r3, [pc, #444]	@ (8005248 <HAL_RCC_OscConfig+0x4c4>)
 800508a:	6a1b      	ldr	r3, [r3, #32]
 800508c:	4a6e      	ldr	r2, [pc, #440]	@ (8005248 <HAL_RCC_OscConfig+0x4c4>)
 800508e:	f043 0301 	orr.w	r3, r3, #1
 8005092:	6213      	str	r3, [r2, #32]
 8005094:	e02d      	b.n	80050f2 <HAL_RCC_OscConfig+0x36e>
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	68db      	ldr	r3, [r3, #12]
 800509a:	2b00      	cmp	r3, #0
 800509c:	d10c      	bne.n	80050b8 <HAL_RCC_OscConfig+0x334>
 800509e:	4b6a      	ldr	r3, [pc, #424]	@ (8005248 <HAL_RCC_OscConfig+0x4c4>)
 80050a0:	6a1b      	ldr	r3, [r3, #32]
 80050a2:	4a69      	ldr	r2, [pc, #420]	@ (8005248 <HAL_RCC_OscConfig+0x4c4>)
 80050a4:	f023 0301 	bic.w	r3, r3, #1
 80050a8:	6213      	str	r3, [r2, #32]
 80050aa:	4b67      	ldr	r3, [pc, #412]	@ (8005248 <HAL_RCC_OscConfig+0x4c4>)
 80050ac:	6a1b      	ldr	r3, [r3, #32]
 80050ae:	4a66      	ldr	r2, [pc, #408]	@ (8005248 <HAL_RCC_OscConfig+0x4c4>)
 80050b0:	f023 0304 	bic.w	r3, r3, #4
 80050b4:	6213      	str	r3, [r2, #32]
 80050b6:	e01c      	b.n	80050f2 <HAL_RCC_OscConfig+0x36e>
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	68db      	ldr	r3, [r3, #12]
 80050bc:	2b05      	cmp	r3, #5
 80050be:	d10c      	bne.n	80050da <HAL_RCC_OscConfig+0x356>
 80050c0:	4b61      	ldr	r3, [pc, #388]	@ (8005248 <HAL_RCC_OscConfig+0x4c4>)
 80050c2:	6a1b      	ldr	r3, [r3, #32]
 80050c4:	4a60      	ldr	r2, [pc, #384]	@ (8005248 <HAL_RCC_OscConfig+0x4c4>)
 80050c6:	f043 0304 	orr.w	r3, r3, #4
 80050ca:	6213      	str	r3, [r2, #32]
 80050cc:	4b5e      	ldr	r3, [pc, #376]	@ (8005248 <HAL_RCC_OscConfig+0x4c4>)
 80050ce:	6a1b      	ldr	r3, [r3, #32]
 80050d0:	4a5d      	ldr	r2, [pc, #372]	@ (8005248 <HAL_RCC_OscConfig+0x4c4>)
 80050d2:	f043 0301 	orr.w	r3, r3, #1
 80050d6:	6213      	str	r3, [r2, #32]
 80050d8:	e00b      	b.n	80050f2 <HAL_RCC_OscConfig+0x36e>
 80050da:	4b5b      	ldr	r3, [pc, #364]	@ (8005248 <HAL_RCC_OscConfig+0x4c4>)
 80050dc:	6a1b      	ldr	r3, [r3, #32]
 80050de:	4a5a      	ldr	r2, [pc, #360]	@ (8005248 <HAL_RCC_OscConfig+0x4c4>)
 80050e0:	f023 0301 	bic.w	r3, r3, #1
 80050e4:	6213      	str	r3, [r2, #32]
 80050e6:	4b58      	ldr	r3, [pc, #352]	@ (8005248 <HAL_RCC_OscConfig+0x4c4>)
 80050e8:	6a1b      	ldr	r3, [r3, #32]
 80050ea:	4a57      	ldr	r2, [pc, #348]	@ (8005248 <HAL_RCC_OscConfig+0x4c4>)
 80050ec:	f023 0304 	bic.w	r3, r3, #4
 80050f0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	68db      	ldr	r3, [r3, #12]
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d015      	beq.n	8005126 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80050fa:	f7fd fefb 	bl	8002ef4 <HAL_GetTick>
 80050fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005100:	e00a      	b.n	8005118 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005102:	f7fd fef7 	bl	8002ef4 <HAL_GetTick>
 8005106:	4602      	mov	r2, r0
 8005108:	693b      	ldr	r3, [r7, #16]
 800510a:	1ad3      	subs	r3, r2, r3
 800510c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005110:	4293      	cmp	r3, r2
 8005112:	d901      	bls.n	8005118 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005114:	2303      	movs	r3, #3
 8005116:	e0b1      	b.n	800527c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005118:	4b4b      	ldr	r3, [pc, #300]	@ (8005248 <HAL_RCC_OscConfig+0x4c4>)
 800511a:	6a1b      	ldr	r3, [r3, #32]
 800511c:	f003 0302 	and.w	r3, r3, #2
 8005120:	2b00      	cmp	r3, #0
 8005122:	d0ee      	beq.n	8005102 <HAL_RCC_OscConfig+0x37e>
 8005124:	e014      	b.n	8005150 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005126:	f7fd fee5 	bl	8002ef4 <HAL_GetTick>
 800512a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800512c:	e00a      	b.n	8005144 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800512e:	f7fd fee1 	bl	8002ef4 <HAL_GetTick>
 8005132:	4602      	mov	r2, r0
 8005134:	693b      	ldr	r3, [r7, #16]
 8005136:	1ad3      	subs	r3, r2, r3
 8005138:	f241 3288 	movw	r2, #5000	@ 0x1388
 800513c:	4293      	cmp	r3, r2
 800513e:	d901      	bls.n	8005144 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005140:	2303      	movs	r3, #3
 8005142:	e09b      	b.n	800527c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005144:	4b40      	ldr	r3, [pc, #256]	@ (8005248 <HAL_RCC_OscConfig+0x4c4>)
 8005146:	6a1b      	ldr	r3, [r3, #32]
 8005148:	f003 0302 	and.w	r3, r3, #2
 800514c:	2b00      	cmp	r3, #0
 800514e:	d1ee      	bne.n	800512e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005150:	7dfb      	ldrb	r3, [r7, #23]
 8005152:	2b01      	cmp	r3, #1
 8005154:	d105      	bne.n	8005162 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005156:	4b3c      	ldr	r3, [pc, #240]	@ (8005248 <HAL_RCC_OscConfig+0x4c4>)
 8005158:	69db      	ldr	r3, [r3, #28]
 800515a:	4a3b      	ldr	r2, [pc, #236]	@ (8005248 <HAL_RCC_OscConfig+0x4c4>)
 800515c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005160:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	69db      	ldr	r3, [r3, #28]
 8005166:	2b00      	cmp	r3, #0
 8005168:	f000 8087 	beq.w	800527a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800516c:	4b36      	ldr	r3, [pc, #216]	@ (8005248 <HAL_RCC_OscConfig+0x4c4>)
 800516e:	685b      	ldr	r3, [r3, #4]
 8005170:	f003 030c 	and.w	r3, r3, #12
 8005174:	2b08      	cmp	r3, #8
 8005176:	d061      	beq.n	800523c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	69db      	ldr	r3, [r3, #28]
 800517c:	2b02      	cmp	r3, #2
 800517e:	d146      	bne.n	800520e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005180:	4b33      	ldr	r3, [pc, #204]	@ (8005250 <HAL_RCC_OscConfig+0x4cc>)
 8005182:	2200      	movs	r2, #0
 8005184:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005186:	f7fd feb5 	bl	8002ef4 <HAL_GetTick>
 800518a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800518c:	e008      	b.n	80051a0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800518e:	f7fd feb1 	bl	8002ef4 <HAL_GetTick>
 8005192:	4602      	mov	r2, r0
 8005194:	693b      	ldr	r3, [r7, #16]
 8005196:	1ad3      	subs	r3, r2, r3
 8005198:	2b02      	cmp	r3, #2
 800519a:	d901      	bls.n	80051a0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800519c:	2303      	movs	r3, #3
 800519e:	e06d      	b.n	800527c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80051a0:	4b29      	ldr	r3, [pc, #164]	@ (8005248 <HAL_RCC_OscConfig+0x4c4>)
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d1f0      	bne.n	800518e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	6a1b      	ldr	r3, [r3, #32]
 80051b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80051b4:	d108      	bne.n	80051c8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80051b6:	4b24      	ldr	r3, [pc, #144]	@ (8005248 <HAL_RCC_OscConfig+0x4c4>)
 80051b8:	685b      	ldr	r3, [r3, #4]
 80051ba:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	689b      	ldr	r3, [r3, #8]
 80051c2:	4921      	ldr	r1, [pc, #132]	@ (8005248 <HAL_RCC_OscConfig+0x4c4>)
 80051c4:	4313      	orrs	r3, r2
 80051c6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80051c8:	4b1f      	ldr	r3, [pc, #124]	@ (8005248 <HAL_RCC_OscConfig+0x4c4>)
 80051ca:	685b      	ldr	r3, [r3, #4]
 80051cc:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	6a19      	ldr	r1, [r3, #32]
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051d8:	430b      	orrs	r3, r1
 80051da:	491b      	ldr	r1, [pc, #108]	@ (8005248 <HAL_RCC_OscConfig+0x4c4>)
 80051dc:	4313      	orrs	r3, r2
 80051de:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80051e0:	4b1b      	ldr	r3, [pc, #108]	@ (8005250 <HAL_RCC_OscConfig+0x4cc>)
 80051e2:	2201      	movs	r2, #1
 80051e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051e6:	f7fd fe85 	bl	8002ef4 <HAL_GetTick>
 80051ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80051ec:	e008      	b.n	8005200 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051ee:	f7fd fe81 	bl	8002ef4 <HAL_GetTick>
 80051f2:	4602      	mov	r2, r0
 80051f4:	693b      	ldr	r3, [r7, #16]
 80051f6:	1ad3      	subs	r3, r2, r3
 80051f8:	2b02      	cmp	r3, #2
 80051fa:	d901      	bls.n	8005200 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80051fc:	2303      	movs	r3, #3
 80051fe:	e03d      	b.n	800527c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005200:	4b11      	ldr	r3, [pc, #68]	@ (8005248 <HAL_RCC_OscConfig+0x4c4>)
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005208:	2b00      	cmp	r3, #0
 800520a:	d0f0      	beq.n	80051ee <HAL_RCC_OscConfig+0x46a>
 800520c:	e035      	b.n	800527a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800520e:	4b10      	ldr	r3, [pc, #64]	@ (8005250 <HAL_RCC_OscConfig+0x4cc>)
 8005210:	2200      	movs	r2, #0
 8005212:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005214:	f7fd fe6e 	bl	8002ef4 <HAL_GetTick>
 8005218:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800521a:	e008      	b.n	800522e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800521c:	f7fd fe6a 	bl	8002ef4 <HAL_GetTick>
 8005220:	4602      	mov	r2, r0
 8005222:	693b      	ldr	r3, [r7, #16]
 8005224:	1ad3      	subs	r3, r2, r3
 8005226:	2b02      	cmp	r3, #2
 8005228:	d901      	bls.n	800522e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800522a:	2303      	movs	r3, #3
 800522c:	e026      	b.n	800527c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800522e:	4b06      	ldr	r3, [pc, #24]	@ (8005248 <HAL_RCC_OscConfig+0x4c4>)
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005236:	2b00      	cmp	r3, #0
 8005238:	d1f0      	bne.n	800521c <HAL_RCC_OscConfig+0x498>
 800523a:	e01e      	b.n	800527a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	69db      	ldr	r3, [r3, #28]
 8005240:	2b01      	cmp	r3, #1
 8005242:	d107      	bne.n	8005254 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8005244:	2301      	movs	r3, #1
 8005246:	e019      	b.n	800527c <HAL_RCC_OscConfig+0x4f8>
 8005248:	40021000 	.word	0x40021000
 800524c:	40007000 	.word	0x40007000
 8005250:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005254:	4b0b      	ldr	r3, [pc, #44]	@ (8005284 <HAL_RCC_OscConfig+0x500>)
 8005256:	685b      	ldr	r3, [r3, #4]
 8005258:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	6a1b      	ldr	r3, [r3, #32]
 8005264:	429a      	cmp	r2, r3
 8005266:	d106      	bne.n	8005276 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005272:	429a      	cmp	r2, r3
 8005274:	d001      	beq.n	800527a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8005276:	2301      	movs	r3, #1
 8005278:	e000      	b.n	800527c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800527a:	2300      	movs	r3, #0
}
 800527c:	4618      	mov	r0, r3
 800527e:	3718      	adds	r7, #24
 8005280:	46bd      	mov	sp, r7
 8005282:	bd80      	pop	{r7, pc}
 8005284:	40021000 	.word	0x40021000

08005288 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005288:	b580      	push	{r7, lr}
 800528a:	b084      	sub	sp, #16
 800528c:	af00      	add	r7, sp, #0
 800528e:	6078      	str	r0, [r7, #4]
 8005290:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	2b00      	cmp	r3, #0
 8005296:	d101      	bne.n	800529c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005298:	2301      	movs	r3, #1
 800529a:	e0d0      	b.n	800543e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800529c:	4b6a      	ldr	r3, [pc, #424]	@ (8005448 <HAL_RCC_ClockConfig+0x1c0>)
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f003 0307 	and.w	r3, r3, #7
 80052a4:	683a      	ldr	r2, [r7, #0]
 80052a6:	429a      	cmp	r2, r3
 80052a8:	d910      	bls.n	80052cc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052aa:	4b67      	ldr	r3, [pc, #412]	@ (8005448 <HAL_RCC_ClockConfig+0x1c0>)
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f023 0207 	bic.w	r2, r3, #7
 80052b2:	4965      	ldr	r1, [pc, #404]	@ (8005448 <HAL_RCC_ClockConfig+0x1c0>)
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	4313      	orrs	r3, r2
 80052b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80052ba:	4b63      	ldr	r3, [pc, #396]	@ (8005448 <HAL_RCC_ClockConfig+0x1c0>)
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f003 0307 	and.w	r3, r3, #7
 80052c2:	683a      	ldr	r2, [r7, #0]
 80052c4:	429a      	cmp	r2, r3
 80052c6:	d001      	beq.n	80052cc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80052c8:	2301      	movs	r3, #1
 80052ca:	e0b8      	b.n	800543e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	f003 0302 	and.w	r3, r3, #2
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d020      	beq.n	800531a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f003 0304 	and.w	r3, r3, #4
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d005      	beq.n	80052f0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80052e4:	4b59      	ldr	r3, [pc, #356]	@ (800544c <HAL_RCC_ClockConfig+0x1c4>)
 80052e6:	685b      	ldr	r3, [r3, #4]
 80052e8:	4a58      	ldr	r2, [pc, #352]	@ (800544c <HAL_RCC_ClockConfig+0x1c4>)
 80052ea:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80052ee:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f003 0308 	and.w	r3, r3, #8
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d005      	beq.n	8005308 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80052fc:	4b53      	ldr	r3, [pc, #332]	@ (800544c <HAL_RCC_ClockConfig+0x1c4>)
 80052fe:	685b      	ldr	r3, [r3, #4]
 8005300:	4a52      	ldr	r2, [pc, #328]	@ (800544c <HAL_RCC_ClockConfig+0x1c4>)
 8005302:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8005306:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005308:	4b50      	ldr	r3, [pc, #320]	@ (800544c <HAL_RCC_ClockConfig+0x1c4>)
 800530a:	685b      	ldr	r3, [r3, #4]
 800530c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	689b      	ldr	r3, [r3, #8]
 8005314:	494d      	ldr	r1, [pc, #308]	@ (800544c <HAL_RCC_ClockConfig+0x1c4>)
 8005316:	4313      	orrs	r3, r2
 8005318:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	f003 0301 	and.w	r3, r3, #1
 8005322:	2b00      	cmp	r3, #0
 8005324:	d040      	beq.n	80053a8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	685b      	ldr	r3, [r3, #4]
 800532a:	2b01      	cmp	r3, #1
 800532c:	d107      	bne.n	800533e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800532e:	4b47      	ldr	r3, [pc, #284]	@ (800544c <HAL_RCC_ClockConfig+0x1c4>)
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005336:	2b00      	cmp	r3, #0
 8005338:	d115      	bne.n	8005366 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800533a:	2301      	movs	r3, #1
 800533c:	e07f      	b.n	800543e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	685b      	ldr	r3, [r3, #4]
 8005342:	2b02      	cmp	r3, #2
 8005344:	d107      	bne.n	8005356 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005346:	4b41      	ldr	r3, [pc, #260]	@ (800544c <HAL_RCC_ClockConfig+0x1c4>)
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800534e:	2b00      	cmp	r3, #0
 8005350:	d109      	bne.n	8005366 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005352:	2301      	movs	r3, #1
 8005354:	e073      	b.n	800543e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005356:	4b3d      	ldr	r3, [pc, #244]	@ (800544c <HAL_RCC_ClockConfig+0x1c4>)
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f003 0302 	and.w	r3, r3, #2
 800535e:	2b00      	cmp	r3, #0
 8005360:	d101      	bne.n	8005366 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005362:	2301      	movs	r3, #1
 8005364:	e06b      	b.n	800543e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005366:	4b39      	ldr	r3, [pc, #228]	@ (800544c <HAL_RCC_ClockConfig+0x1c4>)
 8005368:	685b      	ldr	r3, [r3, #4]
 800536a:	f023 0203 	bic.w	r2, r3, #3
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	685b      	ldr	r3, [r3, #4]
 8005372:	4936      	ldr	r1, [pc, #216]	@ (800544c <HAL_RCC_ClockConfig+0x1c4>)
 8005374:	4313      	orrs	r3, r2
 8005376:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005378:	f7fd fdbc 	bl	8002ef4 <HAL_GetTick>
 800537c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800537e:	e00a      	b.n	8005396 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005380:	f7fd fdb8 	bl	8002ef4 <HAL_GetTick>
 8005384:	4602      	mov	r2, r0
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	1ad3      	subs	r3, r2, r3
 800538a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800538e:	4293      	cmp	r3, r2
 8005390:	d901      	bls.n	8005396 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005392:	2303      	movs	r3, #3
 8005394:	e053      	b.n	800543e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005396:	4b2d      	ldr	r3, [pc, #180]	@ (800544c <HAL_RCC_ClockConfig+0x1c4>)
 8005398:	685b      	ldr	r3, [r3, #4]
 800539a:	f003 020c 	and.w	r2, r3, #12
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	685b      	ldr	r3, [r3, #4]
 80053a2:	009b      	lsls	r3, r3, #2
 80053a4:	429a      	cmp	r2, r3
 80053a6:	d1eb      	bne.n	8005380 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80053a8:	4b27      	ldr	r3, [pc, #156]	@ (8005448 <HAL_RCC_ClockConfig+0x1c0>)
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f003 0307 	and.w	r3, r3, #7
 80053b0:	683a      	ldr	r2, [r7, #0]
 80053b2:	429a      	cmp	r2, r3
 80053b4:	d210      	bcs.n	80053d8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80053b6:	4b24      	ldr	r3, [pc, #144]	@ (8005448 <HAL_RCC_ClockConfig+0x1c0>)
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f023 0207 	bic.w	r2, r3, #7
 80053be:	4922      	ldr	r1, [pc, #136]	@ (8005448 <HAL_RCC_ClockConfig+0x1c0>)
 80053c0:	683b      	ldr	r3, [r7, #0]
 80053c2:	4313      	orrs	r3, r2
 80053c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80053c6:	4b20      	ldr	r3, [pc, #128]	@ (8005448 <HAL_RCC_ClockConfig+0x1c0>)
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f003 0307 	and.w	r3, r3, #7
 80053ce:	683a      	ldr	r2, [r7, #0]
 80053d0:	429a      	cmp	r2, r3
 80053d2:	d001      	beq.n	80053d8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80053d4:	2301      	movs	r3, #1
 80053d6:	e032      	b.n	800543e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f003 0304 	and.w	r3, r3, #4
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d008      	beq.n	80053f6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80053e4:	4b19      	ldr	r3, [pc, #100]	@ (800544c <HAL_RCC_ClockConfig+0x1c4>)
 80053e6:	685b      	ldr	r3, [r3, #4]
 80053e8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	68db      	ldr	r3, [r3, #12]
 80053f0:	4916      	ldr	r1, [pc, #88]	@ (800544c <HAL_RCC_ClockConfig+0x1c4>)
 80053f2:	4313      	orrs	r3, r2
 80053f4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f003 0308 	and.w	r3, r3, #8
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d009      	beq.n	8005416 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005402:	4b12      	ldr	r3, [pc, #72]	@ (800544c <HAL_RCC_ClockConfig+0x1c4>)
 8005404:	685b      	ldr	r3, [r3, #4]
 8005406:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	691b      	ldr	r3, [r3, #16]
 800540e:	00db      	lsls	r3, r3, #3
 8005410:	490e      	ldr	r1, [pc, #56]	@ (800544c <HAL_RCC_ClockConfig+0x1c4>)
 8005412:	4313      	orrs	r3, r2
 8005414:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005416:	f000 f821 	bl	800545c <HAL_RCC_GetSysClockFreq>
 800541a:	4602      	mov	r2, r0
 800541c:	4b0b      	ldr	r3, [pc, #44]	@ (800544c <HAL_RCC_ClockConfig+0x1c4>)
 800541e:	685b      	ldr	r3, [r3, #4]
 8005420:	091b      	lsrs	r3, r3, #4
 8005422:	f003 030f 	and.w	r3, r3, #15
 8005426:	490a      	ldr	r1, [pc, #40]	@ (8005450 <HAL_RCC_ClockConfig+0x1c8>)
 8005428:	5ccb      	ldrb	r3, [r1, r3]
 800542a:	fa22 f303 	lsr.w	r3, r2, r3
 800542e:	4a09      	ldr	r2, [pc, #36]	@ (8005454 <HAL_RCC_ClockConfig+0x1cc>)
 8005430:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005432:	4b09      	ldr	r3, [pc, #36]	@ (8005458 <HAL_RCC_ClockConfig+0x1d0>)
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	4618      	mov	r0, r3
 8005438:	f7fd fd1a 	bl	8002e70 <HAL_InitTick>

  return HAL_OK;
 800543c:	2300      	movs	r3, #0
}
 800543e:	4618      	mov	r0, r3
 8005440:	3710      	adds	r7, #16
 8005442:	46bd      	mov	sp, r7
 8005444:	bd80      	pop	{r7, pc}
 8005446:	bf00      	nop
 8005448:	40022000 	.word	0x40022000
 800544c:	40021000 	.word	0x40021000
 8005450:	08009fb8 	.word	0x08009fb8
 8005454:	20000004 	.word	0x20000004
 8005458:	20000008 	.word	0x20000008

0800545c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800545c:	b480      	push	{r7}
 800545e:	b087      	sub	sp, #28
 8005460:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005462:	2300      	movs	r3, #0
 8005464:	60fb      	str	r3, [r7, #12]
 8005466:	2300      	movs	r3, #0
 8005468:	60bb      	str	r3, [r7, #8]
 800546a:	2300      	movs	r3, #0
 800546c:	617b      	str	r3, [r7, #20]
 800546e:	2300      	movs	r3, #0
 8005470:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8005472:	2300      	movs	r3, #0
 8005474:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005476:	4b1e      	ldr	r3, [pc, #120]	@ (80054f0 <HAL_RCC_GetSysClockFreq+0x94>)
 8005478:	685b      	ldr	r3, [r3, #4]
 800547a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	f003 030c 	and.w	r3, r3, #12
 8005482:	2b04      	cmp	r3, #4
 8005484:	d002      	beq.n	800548c <HAL_RCC_GetSysClockFreq+0x30>
 8005486:	2b08      	cmp	r3, #8
 8005488:	d003      	beq.n	8005492 <HAL_RCC_GetSysClockFreq+0x36>
 800548a:	e027      	b.n	80054dc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800548c:	4b19      	ldr	r3, [pc, #100]	@ (80054f4 <HAL_RCC_GetSysClockFreq+0x98>)
 800548e:	613b      	str	r3, [r7, #16]
      break;
 8005490:	e027      	b.n	80054e2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	0c9b      	lsrs	r3, r3, #18
 8005496:	f003 030f 	and.w	r3, r3, #15
 800549a:	4a17      	ldr	r2, [pc, #92]	@ (80054f8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800549c:	5cd3      	ldrb	r3, [r2, r3]
 800549e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d010      	beq.n	80054cc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80054aa:	4b11      	ldr	r3, [pc, #68]	@ (80054f0 <HAL_RCC_GetSysClockFreq+0x94>)
 80054ac:	685b      	ldr	r3, [r3, #4]
 80054ae:	0c5b      	lsrs	r3, r3, #17
 80054b0:	f003 0301 	and.w	r3, r3, #1
 80054b4:	4a11      	ldr	r2, [pc, #68]	@ (80054fc <HAL_RCC_GetSysClockFreq+0xa0>)
 80054b6:	5cd3      	ldrb	r3, [r2, r3]
 80054b8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	4a0d      	ldr	r2, [pc, #52]	@ (80054f4 <HAL_RCC_GetSysClockFreq+0x98>)
 80054be:	fb03 f202 	mul.w	r2, r3, r2
 80054c2:	68bb      	ldr	r3, [r7, #8]
 80054c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80054c8:	617b      	str	r3, [r7, #20]
 80054ca:	e004      	b.n	80054d6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	4a0c      	ldr	r2, [pc, #48]	@ (8005500 <HAL_RCC_GetSysClockFreq+0xa4>)
 80054d0:	fb02 f303 	mul.w	r3, r2, r3
 80054d4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80054d6:	697b      	ldr	r3, [r7, #20]
 80054d8:	613b      	str	r3, [r7, #16]
      break;
 80054da:	e002      	b.n	80054e2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80054dc:	4b05      	ldr	r3, [pc, #20]	@ (80054f4 <HAL_RCC_GetSysClockFreq+0x98>)
 80054de:	613b      	str	r3, [r7, #16]
      break;
 80054e0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80054e2:	693b      	ldr	r3, [r7, #16]
}
 80054e4:	4618      	mov	r0, r3
 80054e6:	371c      	adds	r7, #28
 80054e8:	46bd      	mov	sp, r7
 80054ea:	bc80      	pop	{r7}
 80054ec:	4770      	bx	lr
 80054ee:	bf00      	nop
 80054f0:	40021000 	.word	0x40021000
 80054f4:	007a1200 	.word	0x007a1200
 80054f8:	08009fd0 	.word	0x08009fd0
 80054fc:	08009fe0 	.word	0x08009fe0
 8005500:	003d0900 	.word	0x003d0900

08005504 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005504:	b480      	push	{r7}
 8005506:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005508:	4b02      	ldr	r3, [pc, #8]	@ (8005514 <HAL_RCC_GetHCLKFreq+0x10>)
 800550a:	681b      	ldr	r3, [r3, #0]
}
 800550c:	4618      	mov	r0, r3
 800550e:	46bd      	mov	sp, r7
 8005510:	bc80      	pop	{r7}
 8005512:	4770      	bx	lr
 8005514:	20000004 	.word	0x20000004

08005518 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005518:	b580      	push	{r7, lr}
 800551a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800551c:	f7ff fff2 	bl	8005504 <HAL_RCC_GetHCLKFreq>
 8005520:	4602      	mov	r2, r0
 8005522:	4b05      	ldr	r3, [pc, #20]	@ (8005538 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005524:	685b      	ldr	r3, [r3, #4]
 8005526:	0a1b      	lsrs	r3, r3, #8
 8005528:	f003 0307 	and.w	r3, r3, #7
 800552c:	4903      	ldr	r1, [pc, #12]	@ (800553c <HAL_RCC_GetPCLK1Freq+0x24>)
 800552e:	5ccb      	ldrb	r3, [r1, r3]
 8005530:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005534:	4618      	mov	r0, r3
 8005536:	bd80      	pop	{r7, pc}
 8005538:	40021000 	.word	0x40021000
 800553c:	08009fc8 	.word	0x08009fc8

08005540 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005540:	b580      	push	{r7, lr}
 8005542:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005544:	f7ff ffde 	bl	8005504 <HAL_RCC_GetHCLKFreq>
 8005548:	4602      	mov	r2, r0
 800554a:	4b05      	ldr	r3, [pc, #20]	@ (8005560 <HAL_RCC_GetPCLK2Freq+0x20>)
 800554c:	685b      	ldr	r3, [r3, #4]
 800554e:	0adb      	lsrs	r3, r3, #11
 8005550:	f003 0307 	and.w	r3, r3, #7
 8005554:	4903      	ldr	r1, [pc, #12]	@ (8005564 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005556:	5ccb      	ldrb	r3, [r1, r3]
 8005558:	fa22 f303 	lsr.w	r3, r2, r3
}
 800555c:	4618      	mov	r0, r3
 800555e:	bd80      	pop	{r7, pc}
 8005560:	40021000 	.word	0x40021000
 8005564:	08009fc8 	.word	0x08009fc8

08005568 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005568:	b480      	push	{r7}
 800556a:	b085      	sub	sp, #20
 800556c:	af00      	add	r7, sp, #0
 800556e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005570:	4b0a      	ldr	r3, [pc, #40]	@ (800559c <RCC_Delay+0x34>)
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	4a0a      	ldr	r2, [pc, #40]	@ (80055a0 <RCC_Delay+0x38>)
 8005576:	fba2 2303 	umull	r2, r3, r2, r3
 800557a:	0a5b      	lsrs	r3, r3, #9
 800557c:	687a      	ldr	r2, [r7, #4]
 800557e:	fb02 f303 	mul.w	r3, r2, r3
 8005582:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005584:	bf00      	nop
  }
  while (Delay --);
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	1e5a      	subs	r2, r3, #1
 800558a:	60fa      	str	r2, [r7, #12]
 800558c:	2b00      	cmp	r3, #0
 800558e:	d1f9      	bne.n	8005584 <RCC_Delay+0x1c>
}
 8005590:	bf00      	nop
 8005592:	bf00      	nop
 8005594:	3714      	adds	r7, #20
 8005596:	46bd      	mov	sp, r7
 8005598:	bc80      	pop	{r7}
 800559a:	4770      	bx	lr
 800559c:	20000004 	.word	0x20000004
 80055a0:	10624dd3 	.word	0x10624dd3

080055a4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b086      	sub	sp, #24
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80055ac:	2300      	movs	r3, #0
 80055ae:	613b      	str	r3, [r7, #16]
 80055b0:	2300      	movs	r3, #0
 80055b2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f003 0301 	and.w	r3, r3, #1
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d07d      	beq.n	80056bc <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80055c0:	2300      	movs	r3, #0
 80055c2:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80055c4:	4b4f      	ldr	r3, [pc, #316]	@ (8005704 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055c6:	69db      	ldr	r3, [r3, #28]
 80055c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d10d      	bne.n	80055ec <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80055d0:	4b4c      	ldr	r3, [pc, #304]	@ (8005704 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055d2:	69db      	ldr	r3, [r3, #28]
 80055d4:	4a4b      	ldr	r2, [pc, #300]	@ (8005704 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80055da:	61d3      	str	r3, [r2, #28]
 80055dc:	4b49      	ldr	r3, [pc, #292]	@ (8005704 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055de:	69db      	ldr	r3, [r3, #28]
 80055e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80055e4:	60bb      	str	r3, [r7, #8]
 80055e6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80055e8:	2301      	movs	r3, #1
 80055ea:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80055ec:	4b46      	ldr	r3, [pc, #280]	@ (8005708 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d118      	bne.n	800562a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80055f8:	4b43      	ldr	r3, [pc, #268]	@ (8005708 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	4a42      	ldr	r2, [pc, #264]	@ (8005708 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80055fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005602:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005604:	f7fd fc76 	bl	8002ef4 <HAL_GetTick>
 8005608:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800560a:	e008      	b.n	800561e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800560c:	f7fd fc72 	bl	8002ef4 <HAL_GetTick>
 8005610:	4602      	mov	r2, r0
 8005612:	693b      	ldr	r3, [r7, #16]
 8005614:	1ad3      	subs	r3, r2, r3
 8005616:	2b64      	cmp	r3, #100	@ 0x64
 8005618:	d901      	bls.n	800561e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800561a:	2303      	movs	r3, #3
 800561c:	e06d      	b.n	80056fa <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800561e:	4b3a      	ldr	r3, [pc, #232]	@ (8005708 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005626:	2b00      	cmp	r3, #0
 8005628:	d0f0      	beq.n	800560c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800562a:	4b36      	ldr	r3, [pc, #216]	@ (8005704 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800562c:	6a1b      	ldr	r3, [r3, #32]
 800562e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005632:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	2b00      	cmp	r3, #0
 8005638:	d02e      	beq.n	8005698 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	685b      	ldr	r3, [r3, #4]
 800563e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005642:	68fa      	ldr	r2, [r7, #12]
 8005644:	429a      	cmp	r2, r3
 8005646:	d027      	beq.n	8005698 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005648:	4b2e      	ldr	r3, [pc, #184]	@ (8005704 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800564a:	6a1b      	ldr	r3, [r3, #32]
 800564c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005650:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005652:	4b2e      	ldr	r3, [pc, #184]	@ (800570c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005654:	2201      	movs	r2, #1
 8005656:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005658:	4b2c      	ldr	r3, [pc, #176]	@ (800570c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800565a:	2200      	movs	r2, #0
 800565c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800565e:	4a29      	ldr	r2, [pc, #164]	@ (8005704 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	f003 0301 	and.w	r3, r3, #1
 800566a:	2b00      	cmp	r3, #0
 800566c:	d014      	beq.n	8005698 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800566e:	f7fd fc41 	bl	8002ef4 <HAL_GetTick>
 8005672:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005674:	e00a      	b.n	800568c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005676:	f7fd fc3d 	bl	8002ef4 <HAL_GetTick>
 800567a:	4602      	mov	r2, r0
 800567c:	693b      	ldr	r3, [r7, #16]
 800567e:	1ad3      	subs	r3, r2, r3
 8005680:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005684:	4293      	cmp	r3, r2
 8005686:	d901      	bls.n	800568c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8005688:	2303      	movs	r3, #3
 800568a:	e036      	b.n	80056fa <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800568c:	4b1d      	ldr	r3, [pc, #116]	@ (8005704 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800568e:	6a1b      	ldr	r3, [r3, #32]
 8005690:	f003 0302 	and.w	r3, r3, #2
 8005694:	2b00      	cmp	r3, #0
 8005696:	d0ee      	beq.n	8005676 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005698:	4b1a      	ldr	r3, [pc, #104]	@ (8005704 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800569a:	6a1b      	ldr	r3, [r3, #32]
 800569c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	685b      	ldr	r3, [r3, #4]
 80056a4:	4917      	ldr	r1, [pc, #92]	@ (8005704 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80056a6:	4313      	orrs	r3, r2
 80056a8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80056aa:	7dfb      	ldrb	r3, [r7, #23]
 80056ac:	2b01      	cmp	r3, #1
 80056ae:	d105      	bne.n	80056bc <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80056b0:	4b14      	ldr	r3, [pc, #80]	@ (8005704 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80056b2:	69db      	ldr	r3, [r3, #28]
 80056b4:	4a13      	ldr	r2, [pc, #76]	@ (8005704 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80056b6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80056ba:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	f003 0302 	and.w	r3, r3, #2
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d008      	beq.n	80056da <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80056c8:	4b0e      	ldr	r3, [pc, #56]	@ (8005704 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80056ca:	685b      	ldr	r3, [r3, #4]
 80056cc:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	689b      	ldr	r3, [r3, #8]
 80056d4:	490b      	ldr	r1, [pc, #44]	@ (8005704 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80056d6:	4313      	orrs	r3, r2
 80056d8:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f003 0310 	and.w	r3, r3, #16
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d008      	beq.n	80056f8 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80056e6:	4b07      	ldr	r3, [pc, #28]	@ (8005704 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80056e8:	685b      	ldr	r3, [r3, #4]
 80056ea:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	68db      	ldr	r3, [r3, #12]
 80056f2:	4904      	ldr	r1, [pc, #16]	@ (8005704 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80056f4:	4313      	orrs	r3, r2
 80056f6:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80056f8:	2300      	movs	r3, #0
}
 80056fa:	4618      	mov	r0, r3
 80056fc:	3718      	adds	r7, #24
 80056fe:	46bd      	mov	sp, r7
 8005700:	bd80      	pop	{r7, pc}
 8005702:	bf00      	nop
 8005704:	40021000 	.word	0x40021000
 8005708:	40007000 	.word	0x40007000
 800570c:	42420440 	.word	0x42420440

08005710 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005710:	b580      	push	{r7, lr}
 8005712:	b088      	sub	sp, #32
 8005714:	af00      	add	r7, sp, #0
 8005716:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8005718:	2300      	movs	r3, #0
 800571a:	617b      	str	r3, [r7, #20]
 800571c:	2300      	movs	r3, #0
 800571e:	61fb      	str	r3, [r7, #28]
 8005720:	2300      	movs	r3, #0
 8005722:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8005724:	2300      	movs	r3, #0
 8005726:	60fb      	str	r3, [r7, #12]
 8005728:	2300      	movs	r3, #0
 800572a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2b10      	cmp	r3, #16
 8005730:	d00a      	beq.n	8005748 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	2b10      	cmp	r3, #16
 8005736:	f200 808a 	bhi.w	800584e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	2b01      	cmp	r3, #1
 800573e:	d045      	beq.n	80057cc <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2b02      	cmp	r3, #2
 8005744:	d075      	beq.n	8005832 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8005746:	e082      	b.n	800584e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8005748:	4b46      	ldr	r3, [pc, #280]	@ (8005864 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800574a:	685b      	ldr	r3, [r3, #4]
 800574c:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800574e:	4b45      	ldr	r3, [pc, #276]	@ (8005864 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005756:	2b00      	cmp	r3, #0
 8005758:	d07b      	beq.n	8005852 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	0c9b      	lsrs	r3, r3, #18
 800575e:	f003 030f 	and.w	r3, r3, #15
 8005762:	4a41      	ldr	r2, [pc, #260]	@ (8005868 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8005764:	5cd3      	ldrb	r3, [r2, r3]
 8005766:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800576e:	2b00      	cmp	r3, #0
 8005770:	d015      	beq.n	800579e <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005772:	4b3c      	ldr	r3, [pc, #240]	@ (8005864 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005774:	685b      	ldr	r3, [r3, #4]
 8005776:	0c5b      	lsrs	r3, r3, #17
 8005778:	f003 0301 	and.w	r3, r3, #1
 800577c:	4a3b      	ldr	r2, [pc, #236]	@ (800586c <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 800577e:	5cd3      	ldrb	r3, [r2, r3]
 8005780:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005788:	2b00      	cmp	r3, #0
 800578a:	d00d      	beq.n	80057a8 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800578c:	4a38      	ldr	r2, [pc, #224]	@ (8005870 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 800578e:	697b      	ldr	r3, [r7, #20]
 8005790:	fbb2 f2f3 	udiv	r2, r2, r3
 8005794:	693b      	ldr	r3, [r7, #16]
 8005796:	fb02 f303 	mul.w	r3, r2, r3
 800579a:	61fb      	str	r3, [r7, #28]
 800579c:	e004      	b.n	80057a8 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800579e:	693b      	ldr	r3, [r7, #16]
 80057a0:	4a34      	ldr	r2, [pc, #208]	@ (8005874 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 80057a2:	fb02 f303 	mul.w	r3, r2, r3
 80057a6:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80057a8:	4b2e      	ldr	r3, [pc, #184]	@ (8005864 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80057aa:	685b      	ldr	r3, [r3, #4]
 80057ac:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80057b0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80057b4:	d102      	bne.n	80057bc <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 80057b6:	69fb      	ldr	r3, [r7, #28]
 80057b8:	61bb      	str	r3, [r7, #24]
      break;
 80057ba:	e04a      	b.n	8005852 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 80057bc:	69fb      	ldr	r3, [r7, #28]
 80057be:	005b      	lsls	r3, r3, #1
 80057c0:	4a2d      	ldr	r2, [pc, #180]	@ (8005878 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80057c2:	fba2 2303 	umull	r2, r3, r2, r3
 80057c6:	085b      	lsrs	r3, r3, #1
 80057c8:	61bb      	str	r3, [r7, #24]
      break;
 80057ca:	e042      	b.n	8005852 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 80057cc:	4b25      	ldr	r3, [pc, #148]	@ (8005864 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80057ce:	6a1b      	ldr	r3, [r3, #32]
 80057d0:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80057d8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80057dc:	d108      	bne.n	80057f0 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	f003 0302 	and.w	r3, r3, #2
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d003      	beq.n	80057f0 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 80057e8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80057ec:	61bb      	str	r3, [r7, #24]
 80057ee:	e01f      	b.n	8005830 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80057f6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80057fa:	d109      	bne.n	8005810 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 80057fc:	4b19      	ldr	r3, [pc, #100]	@ (8005864 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80057fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005800:	f003 0302 	and.w	r3, r3, #2
 8005804:	2b00      	cmp	r3, #0
 8005806:	d003      	beq.n	8005810 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8005808:	f649 4340 	movw	r3, #40000	@ 0x9c40
 800580c:	61bb      	str	r3, [r7, #24]
 800580e:	e00f      	b.n	8005830 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005816:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800581a:	d11c      	bne.n	8005856 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 800581c:	4b11      	ldr	r3, [pc, #68]	@ (8005864 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005824:	2b00      	cmp	r3, #0
 8005826:	d016      	beq.n	8005856 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8005828:	f24f 4324 	movw	r3, #62500	@ 0xf424
 800582c:	61bb      	str	r3, [r7, #24]
      break;
 800582e:	e012      	b.n	8005856 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8005830:	e011      	b.n	8005856 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8005832:	f7ff fe85 	bl	8005540 <HAL_RCC_GetPCLK2Freq>
 8005836:	4602      	mov	r2, r0
 8005838:	4b0a      	ldr	r3, [pc, #40]	@ (8005864 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800583a:	685b      	ldr	r3, [r3, #4]
 800583c:	0b9b      	lsrs	r3, r3, #14
 800583e:	f003 0303 	and.w	r3, r3, #3
 8005842:	3301      	adds	r3, #1
 8005844:	005b      	lsls	r3, r3, #1
 8005846:	fbb2 f3f3 	udiv	r3, r2, r3
 800584a:	61bb      	str	r3, [r7, #24]
      break;
 800584c:	e004      	b.n	8005858 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800584e:	bf00      	nop
 8005850:	e002      	b.n	8005858 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8005852:	bf00      	nop
 8005854:	e000      	b.n	8005858 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8005856:	bf00      	nop
    }
  }
  return (frequency);
 8005858:	69bb      	ldr	r3, [r7, #24]
}
 800585a:	4618      	mov	r0, r3
 800585c:	3720      	adds	r7, #32
 800585e:	46bd      	mov	sp, r7
 8005860:	bd80      	pop	{r7, pc}
 8005862:	bf00      	nop
 8005864:	40021000 	.word	0x40021000
 8005868:	08009fe4 	.word	0x08009fe4
 800586c:	08009ff4 	.word	0x08009ff4
 8005870:	007a1200 	.word	0x007a1200
 8005874:	003d0900 	.word	0x003d0900
 8005878:	aaaaaaab 	.word	0xaaaaaaab

0800587c <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800587c:	b580      	push	{r7, lr}
 800587e:	b084      	sub	sp, #16
 8005880:	af00      	add	r7, sp, #0
 8005882:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8005884:	2300      	movs	r3, #0
 8005886:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2b00      	cmp	r3, #0
 800588c:	d101      	bne.n	8005892 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 800588e:	2301      	movs	r3, #1
 8005890:	e07a      	b.n	8005988 <HAL_RTC_Init+0x10c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	7c5b      	ldrb	r3, [r3, #17]
 8005896:	b2db      	uxtb	r3, r3
 8005898:	2b00      	cmp	r3, #0
 800589a:	d105      	bne.n	80058a8 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2200      	movs	r2, #0
 80058a0:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80058a2:	6878      	ldr	r0, [r7, #4]
 80058a4:	f7fd f89e 	bl	80029e4 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2202      	movs	r2, #2
 80058ac:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80058ae:	6878      	ldr	r0, [r7, #4]
 80058b0:	f000 fb78 	bl	8005fa4 <HAL_RTC_WaitForSynchro>
 80058b4:	4603      	mov	r3, r0
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d004      	beq.n	80058c4 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	2204      	movs	r2, #4
 80058be:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 80058c0:	2301      	movs	r3, #1
 80058c2:	e061      	b.n	8005988 <HAL_RTC_Init+0x10c>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80058c4:	6878      	ldr	r0, [r7, #4]
 80058c6:	f000 fc31 	bl	800612c <RTC_EnterInitMode>
 80058ca:	4603      	mov	r3, r0
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d004      	beq.n	80058da <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2204      	movs	r2, #4
 80058d4:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 80058d6:	2301      	movs	r3, #1
 80058d8:	e056      	b.n	8005988 <HAL_RTC_Init+0x10c>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	685a      	ldr	r2, [r3, #4]
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	f022 0207 	bic.w	r2, r2, #7
 80058e8:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	689b      	ldr	r3, [r3, #8]
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d005      	beq.n	80058fe <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 80058f2:	4b27      	ldr	r3, [pc, #156]	@ (8005990 <HAL_RTC_Init+0x114>)
 80058f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058f6:	4a26      	ldr	r2, [pc, #152]	@ (8005990 <HAL_RTC_Init+0x114>)
 80058f8:	f023 0301 	bic.w	r3, r3, #1
 80058fc:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 80058fe:	4b24      	ldr	r3, [pc, #144]	@ (8005990 <HAL_RTC_Init+0x114>)
 8005900:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005902:	f423 7260 	bic.w	r2, r3, #896	@ 0x380
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	689b      	ldr	r3, [r3, #8]
 800590a:	4921      	ldr	r1, [pc, #132]	@ (8005990 <HAL_RTC_Init+0x114>)
 800590c:	4313      	orrs	r3, r2
 800590e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	685b      	ldr	r3, [r3, #4]
 8005914:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005918:	d003      	beq.n	8005922 <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	685b      	ldr	r3, [r3, #4]
 800591e:	60fb      	str	r3, [r7, #12]
 8005920:	e00e      	b.n	8005940 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8005922:	2001      	movs	r0, #1
 8005924:	f7ff fef4 	bl	8005710 <HAL_RCCEx_GetPeriphCLKFreq>
 8005928:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	2b00      	cmp	r3, #0
 800592e:	d104      	bne.n	800593a <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2204      	movs	r2, #4
 8005934:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8005936:	2301      	movs	r3, #1
 8005938:	e026      	b.n	8005988 <HAL_RTC_Init+0x10c>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	3b01      	subs	r3, #1
 800593e:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    WRITE_REG(hrtc->Instance->PRLH, ((prescaler >> 16U) & RTC_PRLH_PRL));
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	0c1a      	lsrs	r2, r3, #16
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	f002 020f 	and.w	r2, r2, #15
 800594c:	609a      	str	r2, [r3, #8]
    WRITE_REG(hrtc->Instance->PRLL, (prescaler & RTC_PRLL_PRL));
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	68fa      	ldr	r2, [r7, #12]
 8005954:	b292      	uxth	r2, r2
 8005956:	60da      	str	r2, [r3, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8005958:	6878      	ldr	r0, [r7, #4]
 800595a:	f000 fc0f 	bl	800617c <RTC_ExitInitMode>
 800595e:	4603      	mov	r3, r0
 8005960:	2b00      	cmp	r3, #0
 8005962:	d004      	beq.n	800596e <HAL_RTC_Init+0xf2>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2204      	movs	r2, #4
 8005968:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 800596a:	2301      	movs	r3, #1
 800596c:	e00c      	b.n	8005988 <HAL_RTC_Init+0x10c>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	2200      	movs	r2, #0
 8005972:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2201      	movs	r2, #1
 8005978:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	2201      	movs	r2, #1
 800597e:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2201      	movs	r2, #1
 8005984:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 8005986:	2300      	movs	r3, #0
  }
}
 8005988:	4618      	mov	r0, r3
 800598a:	3710      	adds	r7, #16
 800598c:	46bd      	mov	sp, r7
 800598e:	bd80      	pop	{r7, pc}
 8005990:	40006c00 	.word	0x40006c00

08005994 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005994:	b590      	push	{r4, r7, lr}
 8005996:	b087      	sub	sp, #28
 8005998:	af00      	add	r7, sp, #0
 800599a:	60f8      	str	r0, [r7, #12]
 800599c:	60b9      	str	r1, [r7, #8]
 800599e:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 80059a0:	2300      	movs	r3, #0
 80059a2:	617b      	str	r3, [r7, #20]
 80059a4:	2300      	movs	r3, #0
 80059a6:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d002      	beq.n	80059b4 <HAL_RTC_SetTime+0x20>
 80059ae:	68bb      	ldr	r3, [r7, #8]
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d101      	bne.n	80059b8 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 80059b4:	2301      	movs	r3, #1
 80059b6:	e080      	b.n	8005aba <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	7c1b      	ldrb	r3, [r3, #16]
 80059bc:	2b01      	cmp	r3, #1
 80059be:	d101      	bne.n	80059c4 <HAL_RTC_SetTime+0x30>
 80059c0:	2302      	movs	r3, #2
 80059c2:	e07a      	b.n	8005aba <HAL_RTC_SetTime+0x126>
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	2201      	movs	r2, #1
 80059c8:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	2202      	movs	r2, #2
 80059ce:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d113      	bne.n	80059fe <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 80059d6:	68bb      	ldr	r3, [r7, #8]
 80059d8:	781b      	ldrb	r3, [r3, #0]
 80059da:	461a      	mov	r2, r3
 80059dc:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 80059e0:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 80059e4:	68bb      	ldr	r3, [r7, #8]
 80059e6:	785b      	ldrb	r3, [r3, #1]
 80059e8:	4619      	mov	r1, r3
 80059ea:	460b      	mov	r3, r1
 80059ec:	011b      	lsls	r3, r3, #4
 80059ee:	1a5b      	subs	r3, r3, r1
 80059f0:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 80059f2:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 80059f4:	68ba      	ldr	r2, [r7, #8]
 80059f6:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 80059f8:	4413      	add	r3, r2
 80059fa:	617b      	str	r3, [r7, #20]
 80059fc:	e01e      	b.n	8005a3c <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 80059fe:	68bb      	ldr	r3, [r7, #8]
 8005a00:	781b      	ldrb	r3, [r3, #0]
 8005a02:	4618      	mov	r0, r3
 8005a04:	f000 fbff 	bl	8006206 <RTC_Bcd2ToByte>
 8005a08:	4603      	mov	r3, r0
 8005a0a:	461a      	mov	r2, r3
 8005a0c:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8005a10:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8005a14:	68bb      	ldr	r3, [r7, #8]
 8005a16:	785b      	ldrb	r3, [r3, #1]
 8005a18:	4618      	mov	r0, r3
 8005a1a:	f000 fbf4 	bl	8006206 <RTC_Bcd2ToByte>
 8005a1e:	4603      	mov	r3, r0
 8005a20:	461a      	mov	r2, r3
 8005a22:	4613      	mov	r3, r2
 8005a24:	011b      	lsls	r3, r3, #4
 8005a26:	1a9b      	subs	r3, r3, r2
 8005a28:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8005a2a:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 8005a2c:	68bb      	ldr	r3, [r7, #8]
 8005a2e:	789b      	ldrb	r3, [r3, #2]
 8005a30:	4618      	mov	r0, r3
 8005a32:	f000 fbe8 	bl	8006206 <RTC_Bcd2ToByte>
 8005a36:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8005a38:	4423      	add	r3, r4
 8005a3a:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8005a3c:	6979      	ldr	r1, [r7, #20]
 8005a3e:	68f8      	ldr	r0, [r7, #12]
 8005a40:	f000 fb0d 	bl	800605e <RTC_WriteTimeCounter>
 8005a44:	4603      	mov	r3, r0
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d007      	beq.n	8005a5a <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	2204      	movs	r2, #4
 8005a4e:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	2200      	movs	r2, #0
 8005a54:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8005a56:	2301      	movs	r3, #1
 8005a58:	e02f      	b.n	8005aba <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	685a      	ldr	r2, [r3, #4]
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f022 0205 	bic.w	r2, r2, #5
 8005a68:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8005a6a:	68f8      	ldr	r0, [r7, #12]
 8005a6c:	f000 fb1e 	bl	80060ac <RTC_ReadAlarmCounter>
 8005a70:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8005a72:	693b      	ldr	r3, [r7, #16]
 8005a74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a78:	d018      	beq.n	8005aac <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 8005a7a:	693a      	ldr	r2, [r7, #16]
 8005a7c:	697b      	ldr	r3, [r7, #20]
 8005a7e:	429a      	cmp	r2, r3
 8005a80:	d214      	bcs.n	8005aac <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8005a82:	693b      	ldr	r3, [r7, #16]
 8005a84:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 8005a88:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8005a8c:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8005a8e:	6939      	ldr	r1, [r7, #16]
 8005a90:	68f8      	ldr	r0, [r7, #12]
 8005a92:	f000 fb24 	bl	80060de <RTC_WriteAlarmCounter>
 8005a96:	4603      	mov	r3, r0
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d007      	beq.n	8005aac <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	2204      	movs	r2, #4
 8005aa0:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	2200      	movs	r2, #0
 8005aa6:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8005aa8:	2301      	movs	r3, #1
 8005aaa:	e006      	b.n	8005aba <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	2201      	movs	r2, #1
 8005ab0:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8005ab8:	2300      	movs	r3, #0
  }
}
 8005aba:	4618      	mov	r0, r3
 8005abc:	371c      	adds	r7, #28
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	bd90      	pop	{r4, r7, pc}
	...

08005ac4 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005ac4:	b580      	push	{r7, lr}
 8005ac6:	b088      	sub	sp, #32
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	60f8      	str	r0, [r7, #12]
 8005acc:	60b9      	str	r1, [r7, #8]
 8005ace:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 8005ad0:	2300      	movs	r3, #0
 8005ad2:	61bb      	str	r3, [r7, #24]
 8005ad4:	2300      	movs	r3, #0
 8005ad6:	61fb      	str	r3, [r7, #28]
 8005ad8:	2300      	movs	r3, #0
 8005ada:	617b      	str	r3, [r7, #20]
 8005adc:	2300      	movs	r3, #0
 8005ade:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d002      	beq.n	8005aec <HAL_RTC_GetTime+0x28>
 8005ae6:	68bb      	ldr	r3, [r7, #8]
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d101      	bne.n	8005af0 <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 8005aec:	2301      	movs	r3, #1
 8005aee:	e0b5      	b.n	8005c5c <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	685b      	ldr	r3, [r3, #4]
 8005af6:	f003 0304 	and.w	r3, r3, #4
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d001      	beq.n	8005b02 <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 8005afe:	2301      	movs	r3, #1
 8005b00:	e0ac      	b.n	8005c5c <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8005b02:	68f8      	ldr	r0, [r7, #12]
 8005b04:	f000 fa7b 	bl	8005ffe <RTC_ReadTimeCounter>
 8005b08:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8005b0a:	69bb      	ldr	r3, [r7, #24]
 8005b0c:	4a55      	ldr	r2, [pc, #340]	@ (8005c64 <HAL_RTC_GetTime+0x1a0>)
 8005b0e:	fba2 2303 	umull	r2, r3, r2, r3
 8005b12:	0adb      	lsrs	r3, r3, #11
 8005b14:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 8005b16:	69ba      	ldr	r2, [r7, #24]
 8005b18:	4b52      	ldr	r3, [pc, #328]	@ (8005c64 <HAL_RTC_GetTime+0x1a0>)
 8005b1a:	fba3 1302 	umull	r1, r3, r3, r2
 8005b1e:	0adb      	lsrs	r3, r3, #11
 8005b20:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8005b24:	fb01 f303 	mul.w	r3, r1, r3
 8005b28:	1ad3      	subs	r3, r2, r3
 8005b2a:	4a4f      	ldr	r2, [pc, #316]	@ (8005c68 <HAL_RTC_GetTime+0x1a4>)
 8005b2c:	fba2 2303 	umull	r2, r3, r2, r3
 8005b30:	095b      	lsrs	r3, r3, #5
 8005b32:	b2da      	uxtb	r2, r3
 8005b34:	68bb      	ldr	r3, [r7, #8]
 8005b36:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 8005b38:	69bb      	ldr	r3, [r7, #24]
 8005b3a:	4a4a      	ldr	r2, [pc, #296]	@ (8005c64 <HAL_RTC_GetTime+0x1a0>)
 8005b3c:	fba2 1203 	umull	r1, r2, r2, r3
 8005b40:	0ad2      	lsrs	r2, r2, #11
 8005b42:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8005b46:	fb01 f202 	mul.w	r2, r1, r2
 8005b4a:	1a9a      	subs	r2, r3, r2
 8005b4c:	4b46      	ldr	r3, [pc, #280]	@ (8005c68 <HAL_RTC_GetTime+0x1a4>)
 8005b4e:	fba3 1302 	umull	r1, r3, r3, r2
 8005b52:	0959      	lsrs	r1, r3, #5
 8005b54:	460b      	mov	r3, r1
 8005b56:	011b      	lsls	r3, r3, #4
 8005b58:	1a5b      	subs	r3, r3, r1
 8005b5a:	009b      	lsls	r3, r3, #2
 8005b5c:	1ad1      	subs	r1, r2, r3
 8005b5e:	b2ca      	uxtb	r2, r1
 8005b60:	68bb      	ldr	r3, [r7, #8]
 8005b62:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 8005b64:	693b      	ldr	r3, [r7, #16]
 8005b66:	2b17      	cmp	r3, #23
 8005b68:	d955      	bls.n	8005c16 <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 8005b6a:	693b      	ldr	r3, [r7, #16]
 8005b6c:	4a3f      	ldr	r2, [pc, #252]	@ (8005c6c <HAL_RTC_GetTime+0x1a8>)
 8005b6e:	fba2 2303 	umull	r2, r3, r2, r3
 8005b72:	091b      	lsrs	r3, r3, #4
 8005b74:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 8005b76:	6939      	ldr	r1, [r7, #16]
 8005b78:	4b3c      	ldr	r3, [pc, #240]	@ (8005c6c <HAL_RTC_GetTime+0x1a8>)
 8005b7a:	fba3 2301 	umull	r2, r3, r3, r1
 8005b7e:	091a      	lsrs	r2, r3, #4
 8005b80:	4613      	mov	r3, r2
 8005b82:	005b      	lsls	r3, r3, #1
 8005b84:	4413      	add	r3, r2
 8005b86:	00db      	lsls	r3, r3, #3
 8005b88:	1aca      	subs	r2, r1, r3
 8005b8a:	b2d2      	uxtb	r2, r2
 8005b8c:	68bb      	ldr	r3, [r7, #8]
 8005b8e:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8005b90:	68f8      	ldr	r0, [r7, #12]
 8005b92:	f000 fa8b 	bl	80060ac <RTC_ReadAlarmCounter>
 8005b96:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 8005b98:	69fb      	ldr	r3, [r7, #28]
 8005b9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b9e:	d008      	beq.n	8005bb2 <HAL_RTC_GetTime+0xee>
 8005ba0:	69fa      	ldr	r2, [r7, #28]
 8005ba2:	69bb      	ldr	r3, [r7, #24]
 8005ba4:	429a      	cmp	r2, r3
 8005ba6:	d904      	bls.n	8005bb2 <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 8005ba8:	69fa      	ldr	r2, [r7, #28]
 8005baa:	69bb      	ldr	r3, [r7, #24]
 8005bac:	1ad3      	subs	r3, r2, r3
 8005bae:	61fb      	str	r3, [r7, #28]
 8005bb0:	e002      	b.n	8005bb8 <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 8005bb2:	f04f 33ff 	mov.w	r3, #4294967295
 8005bb6:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 8005bb8:	697b      	ldr	r3, [r7, #20]
 8005bba:	4a2d      	ldr	r2, [pc, #180]	@ (8005c70 <HAL_RTC_GetTime+0x1ac>)
 8005bbc:	fb02 f303 	mul.w	r3, r2, r3
 8005bc0:	69ba      	ldr	r2, [r7, #24]
 8005bc2:	1ad3      	subs	r3, r2, r3
 8005bc4:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8005bc6:	69b9      	ldr	r1, [r7, #24]
 8005bc8:	68f8      	ldr	r0, [r7, #12]
 8005bca:	f000 fa48 	bl	800605e <RTC_WriteTimeCounter>
 8005bce:	4603      	mov	r3, r0
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d001      	beq.n	8005bd8 <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 8005bd4:	2301      	movs	r3, #1
 8005bd6:	e041      	b.n	8005c5c <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8005bd8:	69fb      	ldr	r3, [r7, #28]
 8005bda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bde:	d00c      	beq.n	8005bfa <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 8005be0:	69fa      	ldr	r2, [r7, #28]
 8005be2:	69bb      	ldr	r3, [r7, #24]
 8005be4:	4413      	add	r3, r2
 8005be6:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8005be8:	69f9      	ldr	r1, [r7, #28]
 8005bea:	68f8      	ldr	r0, [r7, #12]
 8005bec:	f000 fa77 	bl	80060de <RTC_WriteAlarmCounter>
 8005bf0:	4603      	mov	r3, r0
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d00a      	beq.n	8005c0c <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8005bf6:	2301      	movs	r3, #1
 8005bf8:	e030      	b.n	8005c5c <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8005bfa:	69f9      	ldr	r1, [r7, #28]
 8005bfc:	68f8      	ldr	r0, [r7, #12]
 8005bfe:	f000 fa6e 	bl	80060de <RTC_WriteAlarmCounter>
 8005c02:	4603      	mov	r3, r0
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d001      	beq.n	8005c0c <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8005c08:	2301      	movs	r3, #1
 8005c0a:	e027      	b.n	8005c5c <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 8005c0c:	6979      	ldr	r1, [r7, #20]
 8005c0e:	68f8      	ldr	r0, [r7, #12]
 8005c10:	f000 fb16 	bl	8006240 <RTC_DateUpdate>
 8005c14:	e003      	b.n	8005c1e <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 8005c16:	693b      	ldr	r3, [r7, #16]
 8005c18:	b2da      	uxtb	r2, r3
 8005c1a:	68bb      	ldr	r3, [r7, #8]
 8005c1c:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d01a      	beq.n	8005c5a <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 8005c24:	68bb      	ldr	r3, [r7, #8]
 8005c26:	781b      	ldrb	r3, [r3, #0]
 8005c28:	4618      	mov	r0, r3
 8005c2a:	f000 facf 	bl	80061cc <RTC_ByteToBcd2>
 8005c2e:	4603      	mov	r3, r0
 8005c30:	461a      	mov	r2, r3
 8005c32:	68bb      	ldr	r3, [r7, #8]
 8005c34:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 8005c36:	68bb      	ldr	r3, [r7, #8]
 8005c38:	785b      	ldrb	r3, [r3, #1]
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	f000 fac6 	bl	80061cc <RTC_ByteToBcd2>
 8005c40:	4603      	mov	r3, r0
 8005c42:	461a      	mov	r2, r3
 8005c44:	68bb      	ldr	r3, [r7, #8]
 8005c46:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 8005c48:	68bb      	ldr	r3, [r7, #8]
 8005c4a:	789b      	ldrb	r3, [r3, #2]
 8005c4c:	4618      	mov	r0, r3
 8005c4e:	f000 fabd 	bl	80061cc <RTC_ByteToBcd2>
 8005c52:	4603      	mov	r3, r0
 8005c54:	461a      	mov	r2, r3
 8005c56:	68bb      	ldr	r3, [r7, #8]
 8005c58:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8005c5a:	2300      	movs	r3, #0
}
 8005c5c:	4618      	mov	r0, r3
 8005c5e:	3720      	adds	r7, #32
 8005c60:	46bd      	mov	sp, r7
 8005c62:	bd80      	pop	{r7, pc}
 8005c64:	91a2b3c5 	.word	0x91a2b3c5
 8005c68:	88888889 	.word	0x88888889
 8005c6c:	aaaaaaab 	.word	0xaaaaaaab
 8005c70:	00015180 	.word	0x00015180

08005c74 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005c74:	b580      	push	{r7, lr}
 8005c76:	b088      	sub	sp, #32
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	60f8      	str	r0, [r7, #12]
 8005c7c:	60b9      	str	r1, [r7, #8]
 8005c7e:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8005c80:	2300      	movs	r3, #0
 8005c82:	61fb      	str	r3, [r7, #28]
 8005c84:	2300      	movs	r3, #0
 8005c86:	61bb      	str	r3, [r7, #24]
 8005c88:	2300      	movs	r3, #0
 8005c8a:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d002      	beq.n	8005c98 <HAL_RTC_SetDate+0x24>
 8005c92:	68bb      	ldr	r3, [r7, #8]
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d101      	bne.n	8005c9c <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 8005c98:	2301      	movs	r3, #1
 8005c9a:	e097      	b.n	8005dcc <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	7c1b      	ldrb	r3, [r3, #16]
 8005ca0:	2b01      	cmp	r3, #1
 8005ca2:	d101      	bne.n	8005ca8 <HAL_RTC_SetDate+0x34>
 8005ca4:	2302      	movs	r3, #2
 8005ca6:	e091      	b.n	8005dcc <HAL_RTC_SetDate+0x158>
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	2201      	movs	r2, #1
 8005cac:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	2202      	movs	r2, #2
 8005cb2:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d10c      	bne.n	8005cd4 <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 8005cba:	68bb      	ldr	r3, [r7, #8]
 8005cbc:	78da      	ldrb	r2, [r3, #3]
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 8005cc2:	68bb      	ldr	r3, [r7, #8]
 8005cc4:	785a      	ldrb	r2, [r3, #1]
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 8005cca:	68bb      	ldr	r3, [r7, #8]
 8005ccc:	789a      	ldrb	r2, [r3, #2]
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	739a      	strb	r2, [r3, #14]
 8005cd2:	e01a      	b.n	8005d0a <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8005cd4:	68bb      	ldr	r3, [r7, #8]
 8005cd6:	78db      	ldrb	r3, [r3, #3]
 8005cd8:	4618      	mov	r0, r3
 8005cda:	f000 fa94 	bl	8006206 <RTC_Bcd2ToByte>
 8005cde:	4603      	mov	r3, r0
 8005ce0:	461a      	mov	r2, r3
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8005ce6:	68bb      	ldr	r3, [r7, #8]
 8005ce8:	785b      	ldrb	r3, [r3, #1]
 8005cea:	4618      	mov	r0, r3
 8005cec:	f000 fa8b 	bl	8006206 <RTC_Bcd2ToByte>
 8005cf0:	4603      	mov	r3, r0
 8005cf2:	461a      	mov	r2, r3
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8005cf8:	68bb      	ldr	r3, [r7, #8]
 8005cfa:	789b      	ldrb	r3, [r3, #2]
 8005cfc:	4618      	mov	r0, r3
 8005cfe:	f000 fa82 	bl	8006206 <RTC_Bcd2ToByte>
 8005d02:	4603      	mov	r3, r0
 8005d04:	461a      	mov	r2, r3
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	7bdb      	ldrb	r3, [r3, #15]
 8005d0e:	4618      	mov	r0, r3
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	7b59      	ldrb	r1, [r3, #13]
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	7b9b      	ldrb	r3, [r3, #14]
 8005d18:	461a      	mov	r2, r3
 8005d1a:	f000 fb6d 	bl	80063f8 <RTC_WeekDayNum>
 8005d1e:	4603      	mov	r3, r0
 8005d20:	461a      	mov	r2, r3
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	7b1a      	ldrb	r2, [r3, #12]
 8005d2a:	68bb      	ldr	r3, [r7, #8]
 8005d2c:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8005d2e:	68f8      	ldr	r0, [r7, #12]
 8005d30:	f000 f965 	bl	8005ffe <RTC_ReadTimeCounter>
 8005d34:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8005d36:	69fb      	ldr	r3, [r7, #28]
 8005d38:	4a26      	ldr	r2, [pc, #152]	@ (8005dd4 <HAL_RTC_SetDate+0x160>)
 8005d3a:	fba2 2303 	umull	r2, r3, r2, r3
 8005d3e:	0adb      	lsrs	r3, r3, #11
 8005d40:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 8005d42:	697b      	ldr	r3, [r7, #20]
 8005d44:	2b18      	cmp	r3, #24
 8005d46:	d93a      	bls.n	8005dbe <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8005d48:	697b      	ldr	r3, [r7, #20]
 8005d4a:	4a23      	ldr	r2, [pc, #140]	@ (8005dd8 <HAL_RTC_SetDate+0x164>)
 8005d4c:	fba2 2303 	umull	r2, r3, r2, r3
 8005d50:	091b      	lsrs	r3, r3, #4
 8005d52:	4a22      	ldr	r2, [pc, #136]	@ (8005ddc <HAL_RTC_SetDate+0x168>)
 8005d54:	fb02 f303 	mul.w	r3, r2, r3
 8005d58:	69fa      	ldr	r2, [r7, #28]
 8005d5a:	1ad3      	subs	r3, r2, r3
 8005d5c:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8005d5e:	69f9      	ldr	r1, [r7, #28]
 8005d60:	68f8      	ldr	r0, [r7, #12]
 8005d62:	f000 f97c 	bl	800605e <RTC_WriteTimeCounter>
 8005d66:	4603      	mov	r3, r0
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d007      	beq.n	8005d7c <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	2204      	movs	r2, #4
 8005d70:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	2200      	movs	r2, #0
 8005d76:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 8005d78:	2301      	movs	r3, #1
 8005d7a:	e027      	b.n	8005dcc <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8005d7c:	68f8      	ldr	r0, [r7, #12]
 8005d7e:	f000 f995 	bl	80060ac <RTC_ReadAlarmCounter>
 8005d82:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8005d84:	69bb      	ldr	r3, [r7, #24]
 8005d86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d8a:	d018      	beq.n	8005dbe <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 8005d8c:	69ba      	ldr	r2, [r7, #24]
 8005d8e:	69fb      	ldr	r3, [r7, #28]
 8005d90:	429a      	cmp	r2, r3
 8005d92:	d214      	bcs.n	8005dbe <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8005d94:	69bb      	ldr	r3, [r7, #24]
 8005d96:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 8005d9a:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8005d9e:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8005da0:	69b9      	ldr	r1, [r7, #24]
 8005da2:	68f8      	ldr	r0, [r7, #12]
 8005da4:	f000 f99b 	bl	80060de <RTC_WriteAlarmCounter>
 8005da8:	4603      	mov	r3, r0
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d007      	beq.n	8005dbe <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	2204      	movs	r2, #4
 8005db2:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	2200      	movs	r2, #0
 8005db8:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8005dba:	2301      	movs	r3, #1
 8005dbc:	e006      	b.n	8005dcc <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	2201      	movs	r2, #1
 8005dc2:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	2200      	movs	r2, #0
 8005dc8:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8005dca:	2300      	movs	r3, #0
}
 8005dcc:	4618      	mov	r0, r3
 8005dce:	3720      	adds	r7, #32
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	bd80      	pop	{r7, pc}
 8005dd4:	91a2b3c5 	.word	0x91a2b3c5
 8005dd8:	aaaaaaab 	.word	0xaaaaaaab
 8005ddc:	00015180 	.word	0x00015180

08005de0 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8005de0:	b590      	push	{r4, r7, lr}
 8005de2:	b089      	sub	sp, #36	@ 0x24
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	60f8      	str	r0, [r7, #12]
 8005de8:	60b9      	str	r1, [r7, #8]
 8005dea:	607a      	str	r2, [r7, #4]
  uint32_t counter_alarm = 0U, counter_time;
 8005dec:	2300      	movs	r3, #0
 8005dee:	61fb      	str	r3, [r7, #28]
  RTC_TimeTypeDef stime = {0U};
 8005df0:	f107 0314 	add.w	r3, r7, #20
 8005df4:	2100      	movs	r1, #0
 8005df6:	460a      	mov	r2, r1
 8005df8:	801a      	strh	r2, [r3, #0]
 8005dfa:	460a      	mov	r2, r1
 8005dfc:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sAlarm == NULL))
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d002      	beq.n	8005e0a <HAL_RTC_SetAlarm_IT+0x2a>
 8005e04:	68bb      	ldr	r3, [r7, #8]
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d101      	bne.n	8005e0e <HAL_RTC_SetAlarm_IT+0x2e>
  {
    return HAL_ERROR;
 8005e0a:	2301      	movs	r3, #1
 8005e0c:	e099      	b.n	8005f42 <HAL_RTC_SetAlarm_IT+0x162>
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_ALARM(sAlarm->Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	7c1b      	ldrb	r3, [r3, #16]
 8005e12:	2b01      	cmp	r3, #1
 8005e14:	d101      	bne.n	8005e1a <HAL_RTC_SetAlarm_IT+0x3a>
 8005e16:	2302      	movs	r3, #2
 8005e18:	e093      	b.n	8005f42 <HAL_RTC_SetAlarm_IT+0x162>
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	2201      	movs	r2, #1
 8005e1e:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	2202      	movs	r2, #2
 8005e24:	745a      	strb	r2, [r3, #17]

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 8005e26:	f107 0314 	add.w	r3, r7, #20
 8005e2a:	2200      	movs	r2, #0
 8005e2c:	4619      	mov	r1, r3
 8005e2e:	68f8      	ldr	r0, [r7, #12]
 8005e30:	f7ff fe48 	bl	8005ac4 <HAL_RTC_GetTime>
 8005e34:	4603      	mov	r3, r0
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d001      	beq.n	8005e3e <HAL_RTC_SetAlarm_IT+0x5e>
  {
    return HAL_ERROR;
 8005e3a:	2301      	movs	r3, #1
 8005e3c:	e081      	b.n	8005f42 <HAL_RTC_SetAlarm_IT+0x162>
  }

  /* Convert time in seconds */
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 8005e3e:	7d3b      	ldrb	r3, [r7, #20]
 8005e40:	461a      	mov	r2, r3
 8005e42:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8005e46:	fb03 f202 	mul.w	r2, r3, r2
                            ((uint32_t)stime.Minutes * 60U) + \
 8005e4a:	7d7b      	ldrb	r3, [r7, #21]
 8005e4c:	4619      	mov	r1, r3
 8005e4e:	460b      	mov	r3, r1
 8005e50:	011b      	lsls	r3, r3, #4
 8005e52:	1a5b      	subs	r3, r3, r1
 8005e54:	009b      	lsls	r3, r3, #2
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 8005e56:	4413      	add	r3, r2
                            ((uint32_t)stime.Seconds));
 8005e58:	7dba      	ldrb	r2, [r7, #22]
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 8005e5a:	4413      	add	r3, r2
 8005e5c:	61bb      	str	r3, [r7, #24]

  if (Format == RTC_FORMAT_BIN)
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d113      	bne.n	8005e8c <HAL_RTC_SetAlarm_IT+0xac>
  {
    assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours));
    assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes));
    assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds));

    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 8005e64:	68bb      	ldr	r3, [r7, #8]
 8005e66:	781b      	ldrb	r3, [r3, #0]
 8005e68:	461a      	mov	r2, r3
 8005e6a:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8005e6e:	fb03 f202 	mul.w	r2, r3, r2
                               ((uint32_t)sAlarm->AlarmTime.Minutes * 60U) + \
 8005e72:	68bb      	ldr	r3, [r7, #8]
 8005e74:	785b      	ldrb	r3, [r3, #1]
 8005e76:	4619      	mov	r1, r3
 8005e78:	460b      	mov	r3, r1
 8005e7a:	011b      	lsls	r3, r3, #4
 8005e7c:	1a5b      	subs	r3, r3, r1
 8005e7e:	009b      	lsls	r3, r3, #2
    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 8005e80:	4413      	add	r3, r2
                               ((uint32_t)sAlarm->AlarmTime.Seconds));
 8005e82:	68ba      	ldr	r2, [r7, #8]
 8005e84:	7892      	ldrb	r2, [r2, #2]
    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 8005e86:	4413      	add	r3, r2
 8005e88:	61fb      	str	r3, [r7, #28]
 8005e8a:	e01e      	b.n	8005eca <HAL_RTC_SetAlarm_IT+0xea>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds)));

    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 8005e8c:	68bb      	ldr	r3, [r7, #8]
 8005e8e:	781b      	ldrb	r3, [r3, #0]
 8005e90:	4618      	mov	r0, r3
 8005e92:	f000 f9b8 	bl	8006206 <RTC_Bcd2ToByte>
 8005e96:	4603      	mov	r3, r0
 8005e98:	461a      	mov	r2, r3
 8005e9a:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8005e9e:	fb03 f402 	mul.w	r4, r3, r2
                     ((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes)) * 60U) + \
 8005ea2:	68bb      	ldr	r3, [r7, #8]
 8005ea4:	785b      	ldrb	r3, [r3, #1]
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	f000 f9ad 	bl	8006206 <RTC_Bcd2ToByte>
 8005eac:	4603      	mov	r3, r0
 8005eae:	461a      	mov	r2, r3
 8005eb0:	4613      	mov	r3, r2
 8005eb2:	011b      	lsls	r3, r3, #4
 8005eb4:	1a9b      	subs	r3, r3, r2
 8005eb6:	009b      	lsls	r3, r3, #2
    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 8005eb8:	441c      	add	r4, r3
                     ((uint32_t)RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds)));
 8005eba:	68bb      	ldr	r3, [r7, #8]
 8005ebc:	789b      	ldrb	r3, [r3, #2]
 8005ebe:	4618      	mov	r0, r3
 8005ec0:	f000 f9a1 	bl	8006206 <RTC_Bcd2ToByte>
 8005ec4:	4603      	mov	r3, r0
    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 8005ec6:	4423      	add	r3, r4
 8005ec8:	61fb      	str	r3, [r7, #28]
  }

  /* Check that requested alarm should expire in the same day (otherwise add 1 day) */
  if (counter_alarm < counter_time)
 8005eca:	69fa      	ldr	r2, [r7, #28]
 8005ecc:	69bb      	ldr	r3, [r7, #24]
 8005ece:	429a      	cmp	r2, r3
 8005ed0:	d205      	bcs.n	8005ede <HAL_RTC_SetAlarm_IT+0xfe>
  {
    /* Add 1 day to alarm counter*/
    counter_alarm += (uint32_t)(24U * 3600U);
 8005ed2:	69fb      	ldr	r3, [r7, #28]
 8005ed4:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 8005ed8:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8005edc:	61fb      	str	r3, [r7, #28]
  }

  /* Write alarm counter in RTC registers */
  if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8005ede:	69f9      	ldr	r1, [r7, #28]
 8005ee0:	68f8      	ldr	r0, [r7, #12]
 8005ee2:	f000 f8fc 	bl	80060de <RTC_WriteAlarmCounter>
 8005ee6:	4603      	mov	r3, r0
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d007      	beq.n	8005efc <HAL_RTC_SetAlarm_IT+0x11c>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	2204      	movs	r2, #4
 8005ef0:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	2200      	movs	r2, #0
 8005ef6:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8005ef8:	2301      	movs	r3, #1
 8005efa:	e022      	b.n	8005f42 <HAL_RTC_SetAlarm_IT+0x162>
  }
  else
  {
    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	685a      	ldr	r2, [r3, #4]
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	f022 0202 	bic.w	r2, r2, #2
 8005f0a:	605a      	str	r2, [r3, #4]

    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	681a      	ldr	r2, [r3, #0]
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f042 0202 	orr.w	r2, r2, #2
 8005f1a:	601a      	str	r2, [r3, #0]

    /* RTC Alarm Interrupt Configuration: EXTI configuration */
    __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8005f1c:	4b0b      	ldr	r3, [pc, #44]	@ (8005f4c <HAL_RTC_SetAlarm_IT+0x16c>)
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	4a0a      	ldr	r2, [pc, #40]	@ (8005f4c <HAL_RTC_SetAlarm_IT+0x16c>)
 8005f22:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005f26:	6013      	str	r3, [r2, #0]

    __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8005f28:	4b08      	ldr	r3, [pc, #32]	@ (8005f4c <HAL_RTC_SetAlarm_IT+0x16c>)
 8005f2a:	689b      	ldr	r3, [r3, #8]
 8005f2c:	4a07      	ldr	r2, [pc, #28]	@ (8005f4c <HAL_RTC_SetAlarm_IT+0x16c>)
 8005f2e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005f32:	6093      	str	r3, [r2, #8]

    hrtc->State = HAL_RTC_STATE_READY;
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	2201      	movs	r2, #1
 8005f38:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8005f40:	2300      	movs	r3, #0
  }
}
 8005f42:	4618      	mov	r0, r3
 8005f44:	3724      	adds	r7, #36	@ 0x24
 8005f46:	46bd      	mov	sp, r7
 8005f48:	bd90      	pop	{r4, r7, pc}
 8005f4a:	bf00      	nop
 8005f4c:	40010400 	.word	0x40010400

08005f50 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8005f50:	b580      	push	{r7, lr}
 8005f52:	b082      	sub	sp, #8
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA))
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f003 0302 	and.w	r3, r3, #2
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d011      	beq.n	8005f8a <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	685b      	ldr	r3, [r3, #4]
 8005f6c:	f003 0302 	and.w	r3, r3, #2
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d00a      	beq.n	8005f8a <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* AlarmA callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8005f74:	6878      	ldr	r0, [r7, #4]
 8005f76:	f7fc fc41 	bl	80027fc <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the Alarm interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	685a      	ldr	r2, [r3, #4]
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	f022 0202 	bic.w	r2, r2, #2
 8005f88:	605a      	str	r2, [r3, #4]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8005f8a:	4b05      	ldr	r3, [pc, #20]	@ (8005fa0 <HAL_RTC_AlarmIRQHandler+0x50>)
 8005f8c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005f90:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	2201      	movs	r2, #1
 8005f96:	745a      	strb	r2, [r3, #17]
}
 8005f98:	bf00      	nop
 8005f9a:	3708      	adds	r7, #8
 8005f9c:	46bd      	mov	sp, r7
 8005f9e:	bd80      	pop	{r7, pc}
 8005fa0:	40010400 	.word	0x40010400

08005fa4 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	b084      	sub	sp, #16
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005fac:	2300      	movs	r3, #0
 8005fae:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d101      	bne.n	8005fba <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 8005fb6:	2301      	movs	r3, #1
 8005fb8:	e01d      	b.n	8005ff6 <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	685a      	ldr	r2, [r3, #4]
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f022 0208 	bic.w	r2, r2, #8
 8005fc8:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8005fca:	f7fc ff93 	bl	8002ef4 <HAL_GetTick>
 8005fce:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8005fd0:	e009      	b.n	8005fe6 <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8005fd2:	f7fc ff8f 	bl	8002ef4 <HAL_GetTick>
 8005fd6:	4602      	mov	r2, r0
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	1ad3      	subs	r3, r2, r3
 8005fdc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005fe0:	d901      	bls.n	8005fe6 <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 8005fe2:	2303      	movs	r3, #3
 8005fe4:	e007      	b.n	8005ff6 <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	685b      	ldr	r3, [r3, #4]
 8005fec:	f003 0308 	and.w	r3, r3, #8
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d0ee      	beq.n	8005fd2 <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8005ff4:	2300      	movs	r3, #0
}
 8005ff6:	4618      	mov	r0, r3
 8005ff8:	3710      	adds	r7, #16
 8005ffa:	46bd      	mov	sp, r7
 8005ffc:	bd80      	pop	{r7, pc}

08005ffe <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 8005ffe:	b480      	push	{r7}
 8006000:	b087      	sub	sp, #28
 8006002:	af00      	add	r7, sp, #0
 8006004:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 8006006:	2300      	movs	r3, #0
 8006008:	827b      	strh	r3, [r7, #18]
 800600a:	2300      	movs	r3, #0
 800600c:	823b      	strh	r3, [r7, #16]
 800600e:	2300      	movs	r3, #0
 8006010:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 8006012:	2300      	movs	r3, #0
 8006014:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	699b      	ldr	r3, [r3, #24]
 800601c:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	69db      	ldr	r3, [r3, #28]
 8006024:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	699b      	ldr	r3, [r3, #24]
 800602c:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 800602e:	8a7a      	ldrh	r2, [r7, #18]
 8006030:	8a3b      	ldrh	r3, [r7, #16]
 8006032:	429a      	cmp	r2, r3
 8006034:	d008      	beq.n	8006048 <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 8006036:	8a3b      	ldrh	r3, [r7, #16]
 8006038:	041a      	lsls	r2, r3, #16
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	69db      	ldr	r3, [r3, #28]
 8006040:	b29b      	uxth	r3, r3
 8006042:	4313      	orrs	r3, r2
 8006044:	617b      	str	r3, [r7, #20]
 8006046:	e004      	b.n	8006052 <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 8006048:	8a7b      	ldrh	r3, [r7, #18]
 800604a:	041a      	lsls	r2, r3, #16
 800604c:	89fb      	ldrh	r3, [r7, #14]
 800604e:	4313      	orrs	r3, r2
 8006050:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 8006052:	697b      	ldr	r3, [r7, #20]
}
 8006054:	4618      	mov	r0, r3
 8006056:	371c      	adds	r7, #28
 8006058:	46bd      	mov	sp, r7
 800605a:	bc80      	pop	{r7}
 800605c:	4770      	bx	lr

0800605e <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 800605e:	b580      	push	{r7, lr}
 8006060:	b084      	sub	sp, #16
 8006062:	af00      	add	r7, sp, #0
 8006064:	6078      	str	r0, [r7, #4]
 8006066:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006068:	2300      	movs	r3, #0
 800606a:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800606c:	6878      	ldr	r0, [r7, #4]
 800606e:	f000 f85d 	bl	800612c <RTC_EnterInitMode>
 8006072:	4603      	mov	r3, r0
 8006074:	2b00      	cmp	r3, #0
 8006076:	d002      	beq.n	800607e <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 8006078:	2301      	movs	r3, #1
 800607a:	73fb      	strb	r3, [r7, #15]
 800607c:	e011      	b.n	80060a2 <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	683a      	ldr	r2, [r7, #0]
 8006084:	0c12      	lsrs	r2, r2, #16
 8006086:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	683a      	ldr	r2, [r7, #0]
 800608e:	b292      	uxth	r2, r2
 8006090:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8006092:	6878      	ldr	r0, [r7, #4]
 8006094:	f000 f872 	bl	800617c <RTC_ExitInitMode>
 8006098:	4603      	mov	r3, r0
 800609a:	2b00      	cmp	r3, #0
 800609c:	d001      	beq.n	80060a2 <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 800609e:	2301      	movs	r3, #1
 80060a0:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80060a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80060a4:	4618      	mov	r0, r3
 80060a6:	3710      	adds	r7, #16
 80060a8:	46bd      	mov	sp, r7
 80060aa:	bd80      	pop	{r7, pc}

080060ac <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 80060ac:	b480      	push	{r7}
 80060ae:	b085      	sub	sp, #20
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 80060b4:	2300      	movs	r3, #0
 80060b6:	81fb      	strh	r3, [r7, #14]
 80060b8:	2300      	movs	r3, #0
 80060ba:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	6a1b      	ldr	r3, [r3, #32]
 80060c2:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060ca:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 80060cc:	89fb      	ldrh	r3, [r7, #14]
 80060ce:	041a      	lsls	r2, r3, #16
 80060d0:	89bb      	ldrh	r3, [r7, #12]
 80060d2:	4313      	orrs	r3, r2
}
 80060d4:	4618      	mov	r0, r3
 80060d6:	3714      	adds	r7, #20
 80060d8:	46bd      	mov	sp, r7
 80060da:	bc80      	pop	{r7}
 80060dc:	4770      	bx	lr

080060de <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 80060de:	b580      	push	{r7, lr}
 80060e0:	b084      	sub	sp, #16
 80060e2:	af00      	add	r7, sp, #0
 80060e4:	6078      	str	r0, [r7, #4]
 80060e6:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80060e8:	2300      	movs	r3, #0
 80060ea:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80060ec:	6878      	ldr	r0, [r7, #4]
 80060ee:	f000 f81d 	bl	800612c <RTC_EnterInitMode>
 80060f2:	4603      	mov	r3, r0
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d002      	beq.n	80060fe <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 80060f8:	2301      	movs	r3, #1
 80060fa:	73fb      	strb	r3, [r7, #15]
 80060fc:	e011      	b.n	8006122 <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	683a      	ldr	r2, [r7, #0]
 8006104:	0c12      	lsrs	r2, r2, #16
 8006106:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	683a      	ldr	r2, [r7, #0]
 800610e:	b292      	uxth	r2, r2
 8006110:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8006112:	6878      	ldr	r0, [r7, #4]
 8006114:	f000 f832 	bl	800617c <RTC_ExitInitMode>
 8006118:	4603      	mov	r3, r0
 800611a:	2b00      	cmp	r3, #0
 800611c:	d001      	beq.n	8006122 <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 800611e:	2301      	movs	r3, #1
 8006120:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8006122:	7bfb      	ldrb	r3, [r7, #15]
}
 8006124:	4618      	mov	r0, r3
 8006126:	3710      	adds	r7, #16
 8006128:	46bd      	mov	sp, r7
 800612a:	bd80      	pop	{r7, pc}

0800612c <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800612c:	b580      	push	{r7, lr}
 800612e:	b084      	sub	sp, #16
 8006130:	af00      	add	r7, sp, #0
 8006132:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006134:	2300      	movs	r3, #0
 8006136:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 8006138:	f7fc fedc 	bl	8002ef4 <HAL_GetTick>
 800613c:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800613e:	e009      	b.n	8006154 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8006140:	f7fc fed8 	bl	8002ef4 <HAL_GetTick>
 8006144:	4602      	mov	r2, r0
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	1ad3      	subs	r3, r2, r3
 800614a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800614e:	d901      	bls.n	8006154 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 8006150:	2303      	movs	r3, #3
 8006152:	e00f      	b.n	8006174 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	685b      	ldr	r3, [r3, #4]
 800615a:	f003 0320 	and.w	r3, r3, #32
 800615e:	2b00      	cmp	r3, #0
 8006160:	d0ee      	beq.n	8006140 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	685a      	ldr	r2, [r3, #4]
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f042 0210 	orr.w	r2, r2, #16
 8006170:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 8006172:	2300      	movs	r3, #0
}
 8006174:	4618      	mov	r0, r3
 8006176:	3710      	adds	r7, #16
 8006178:	46bd      	mov	sp, r7
 800617a:	bd80      	pop	{r7, pc}

0800617c <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800617c:	b580      	push	{r7, lr}
 800617e:	b084      	sub	sp, #16
 8006180:	af00      	add	r7, sp, #0
 8006182:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006184:	2300      	movs	r3, #0
 8006186:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	685a      	ldr	r2, [r3, #4]
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	f022 0210 	bic.w	r2, r2, #16
 8006196:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8006198:	f7fc feac 	bl	8002ef4 <HAL_GetTick>
 800619c:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800619e:	e009      	b.n	80061b4 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80061a0:	f7fc fea8 	bl	8002ef4 <HAL_GetTick>
 80061a4:	4602      	mov	r2, r0
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	1ad3      	subs	r3, r2, r3
 80061aa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80061ae:	d901      	bls.n	80061b4 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 80061b0:	2303      	movs	r3, #3
 80061b2:	e007      	b.n	80061c4 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	685b      	ldr	r3, [r3, #4]
 80061ba:	f003 0320 	and.w	r3, r3, #32
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d0ee      	beq.n	80061a0 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 80061c2:	2300      	movs	r3, #0
}
 80061c4:	4618      	mov	r0, r3
 80061c6:	3710      	adds	r7, #16
 80061c8:	46bd      	mov	sp, r7
 80061ca:	bd80      	pop	{r7, pc}

080061cc <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80061cc:	b480      	push	{r7}
 80061ce:	b085      	sub	sp, #20
 80061d0:	af00      	add	r7, sp, #0
 80061d2:	4603      	mov	r3, r0
 80061d4:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80061d6:	2300      	movs	r3, #0
 80061d8:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 80061da:	e005      	b.n	80061e8 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	3301      	adds	r3, #1
 80061e0:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 80061e2:	79fb      	ldrb	r3, [r7, #7]
 80061e4:	3b0a      	subs	r3, #10
 80061e6:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 80061e8:	79fb      	ldrb	r3, [r7, #7]
 80061ea:	2b09      	cmp	r3, #9
 80061ec:	d8f6      	bhi.n	80061dc <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	b2db      	uxtb	r3, r3
 80061f2:	011b      	lsls	r3, r3, #4
 80061f4:	b2da      	uxtb	r2, r3
 80061f6:	79fb      	ldrb	r3, [r7, #7]
 80061f8:	4313      	orrs	r3, r2
 80061fa:	b2db      	uxtb	r3, r3
}
 80061fc:	4618      	mov	r0, r3
 80061fe:	3714      	adds	r7, #20
 8006200:	46bd      	mov	sp, r7
 8006202:	bc80      	pop	{r7}
 8006204:	4770      	bx	lr

08006206 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8006206:	b480      	push	{r7}
 8006208:	b085      	sub	sp, #20
 800620a:	af00      	add	r7, sp, #0
 800620c:	4603      	mov	r3, r0
 800620e:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8006210:	2300      	movs	r3, #0
 8006212:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 8006214:	79fb      	ldrb	r3, [r7, #7]
 8006216:	091b      	lsrs	r3, r3, #4
 8006218:	b2db      	uxtb	r3, r3
 800621a:	461a      	mov	r2, r3
 800621c:	4613      	mov	r3, r2
 800621e:	009b      	lsls	r3, r3, #2
 8006220:	4413      	add	r3, r2
 8006222:	005b      	lsls	r3, r3, #1
 8006224:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8006226:	79fb      	ldrb	r3, [r7, #7]
 8006228:	f003 030f 	and.w	r3, r3, #15
 800622c:	b2da      	uxtb	r2, r3
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	b2db      	uxtb	r3, r3
 8006232:	4413      	add	r3, r2
 8006234:	b2db      	uxtb	r3, r3
}
 8006236:	4618      	mov	r0, r3
 8006238:	3714      	adds	r7, #20
 800623a:	46bd      	mov	sp, r7
 800623c:	bc80      	pop	{r7}
 800623e:	4770      	bx	lr

08006240 <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 8006240:	b580      	push	{r7, lr}
 8006242:	b086      	sub	sp, #24
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
 8006248:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 800624a:	2300      	movs	r3, #0
 800624c:	617b      	str	r3, [r7, #20]
 800624e:	2300      	movs	r3, #0
 8006250:	613b      	str	r3, [r7, #16]
 8006252:	2300      	movs	r3, #0
 8006254:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 8006256:	2300      	movs	r3, #0
 8006258:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	7bdb      	ldrb	r3, [r3, #15]
 800625e:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	7b5b      	ldrb	r3, [r3, #13]
 8006264:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	7b9b      	ldrb	r3, [r3, #14]
 800626a:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 800626c:	2300      	movs	r3, #0
 800626e:	60bb      	str	r3, [r7, #8]
 8006270:	e06f      	b.n	8006352 <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 8006272:	693b      	ldr	r3, [r7, #16]
 8006274:	2b01      	cmp	r3, #1
 8006276:	d011      	beq.n	800629c <RTC_DateUpdate+0x5c>
 8006278:	693b      	ldr	r3, [r7, #16]
 800627a:	2b03      	cmp	r3, #3
 800627c:	d00e      	beq.n	800629c <RTC_DateUpdate+0x5c>
 800627e:	693b      	ldr	r3, [r7, #16]
 8006280:	2b05      	cmp	r3, #5
 8006282:	d00b      	beq.n	800629c <RTC_DateUpdate+0x5c>
 8006284:	693b      	ldr	r3, [r7, #16]
 8006286:	2b07      	cmp	r3, #7
 8006288:	d008      	beq.n	800629c <RTC_DateUpdate+0x5c>
 800628a:	693b      	ldr	r3, [r7, #16]
 800628c:	2b08      	cmp	r3, #8
 800628e:	d005      	beq.n	800629c <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 8006290:	693b      	ldr	r3, [r7, #16]
 8006292:	2b0a      	cmp	r3, #10
 8006294:	d002      	beq.n	800629c <RTC_DateUpdate+0x5c>
 8006296:	693b      	ldr	r3, [r7, #16]
 8006298:	2b0c      	cmp	r3, #12
 800629a:	d117      	bne.n	80062cc <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	2b1e      	cmp	r3, #30
 80062a0:	d803      	bhi.n	80062aa <RTC_DateUpdate+0x6a>
      {
        day++;
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	3301      	adds	r3, #1
 80062a6:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 80062a8:	e050      	b.n	800634c <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 80062aa:	693b      	ldr	r3, [r7, #16]
 80062ac:	2b0c      	cmp	r3, #12
 80062ae:	d005      	beq.n	80062bc <RTC_DateUpdate+0x7c>
        {
          month++;
 80062b0:	693b      	ldr	r3, [r7, #16]
 80062b2:	3301      	adds	r3, #1
 80062b4:	613b      	str	r3, [r7, #16]
          day = 1U;
 80062b6:	2301      	movs	r3, #1
 80062b8:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 80062ba:	e047      	b.n	800634c <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 80062bc:	2301      	movs	r3, #1
 80062be:	613b      	str	r3, [r7, #16]
          day = 1U;
 80062c0:	2301      	movs	r3, #1
 80062c2:	60fb      	str	r3, [r7, #12]
          year++;
 80062c4:	697b      	ldr	r3, [r7, #20]
 80062c6:	3301      	adds	r3, #1
 80062c8:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 80062ca:	e03f      	b.n	800634c <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 80062cc:	693b      	ldr	r3, [r7, #16]
 80062ce:	2b04      	cmp	r3, #4
 80062d0:	d008      	beq.n	80062e4 <RTC_DateUpdate+0xa4>
 80062d2:	693b      	ldr	r3, [r7, #16]
 80062d4:	2b06      	cmp	r3, #6
 80062d6:	d005      	beq.n	80062e4 <RTC_DateUpdate+0xa4>
 80062d8:	693b      	ldr	r3, [r7, #16]
 80062da:	2b09      	cmp	r3, #9
 80062dc:	d002      	beq.n	80062e4 <RTC_DateUpdate+0xa4>
 80062de:	693b      	ldr	r3, [r7, #16]
 80062e0:	2b0b      	cmp	r3, #11
 80062e2:	d10c      	bne.n	80062fe <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	2b1d      	cmp	r3, #29
 80062e8:	d803      	bhi.n	80062f2 <RTC_DateUpdate+0xb2>
      {
        day++;
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	3301      	adds	r3, #1
 80062ee:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 80062f0:	e02c      	b.n	800634c <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 80062f2:	693b      	ldr	r3, [r7, #16]
 80062f4:	3301      	adds	r3, #1
 80062f6:	613b      	str	r3, [r7, #16]
        day = 1U;
 80062f8:	2301      	movs	r3, #1
 80062fa:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 80062fc:	e026      	b.n	800634c <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 80062fe:	693b      	ldr	r3, [r7, #16]
 8006300:	2b02      	cmp	r3, #2
 8006302:	d123      	bne.n	800634c <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	2b1b      	cmp	r3, #27
 8006308:	d803      	bhi.n	8006312 <RTC_DateUpdate+0xd2>
      {
        day++;
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	3301      	adds	r3, #1
 800630e:	60fb      	str	r3, [r7, #12]
 8006310:	e01c      	b.n	800634c <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	2b1c      	cmp	r3, #28
 8006316:	d111      	bne.n	800633c <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 8006318:	697b      	ldr	r3, [r7, #20]
 800631a:	b29b      	uxth	r3, r3
 800631c:	4618      	mov	r0, r3
 800631e:	f000 f839 	bl	8006394 <RTC_IsLeapYear>
 8006322:	4603      	mov	r3, r0
 8006324:	2b00      	cmp	r3, #0
 8006326:	d003      	beq.n	8006330 <RTC_DateUpdate+0xf0>
        {
          day++;
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	3301      	adds	r3, #1
 800632c:	60fb      	str	r3, [r7, #12]
 800632e:	e00d      	b.n	800634c <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 8006330:	693b      	ldr	r3, [r7, #16]
 8006332:	3301      	adds	r3, #1
 8006334:	613b      	str	r3, [r7, #16]
          day = 1U;
 8006336:	2301      	movs	r3, #1
 8006338:	60fb      	str	r3, [r7, #12]
 800633a:	e007      	b.n	800634c <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	2b1d      	cmp	r3, #29
 8006340:	d104      	bne.n	800634c <RTC_DateUpdate+0x10c>
      {
        month++;
 8006342:	693b      	ldr	r3, [r7, #16]
 8006344:	3301      	adds	r3, #1
 8006346:	613b      	str	r3, [r7, #16]
        day = 1U;
 8006348:	2301      	movs	r3, #1
 800634a:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 800634c:	68bb      	ldr	r3, [r7, #8]
 800634e:	3301      	adds	r3, #1
 8006350:	60bb      	str	r3, [r7, #8]
 8006352:	68ba      	ldr	r2, [r7, #8]
 8006354:	683b      	ldr	r3, [r7, #0]
 8006356:	429a      	cmp	r2, r3
 8006358:	d38b      	bcc.n	8006272 <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 800635a:	697b      	ldr	r3, [r7, #20]
 800635c:	b2da      	uxtb	r2, r3
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 8006362:	693b      	ldr	r3, [r7, #16]
 8006364:	b2da      	uxtb	r2, r3
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	b2da      	uxtb	r2, r3
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 8006372:	693b      	ldr	r3, [r7, #16]
 8006374:	b2db      	uxtb	r3, r3
 8006376:	68fa      	ldr	r2, [r7, #12]
 8006378:	b2d2      	uxtb	r2, r2
 800637a:	4619      	mov	r1, r3
 800637c:	6978      	ldr	r0, [r7, #20]
 800637e:	f000 f83b 	bl	80063f8 <RTC_WeekDayNum>
 8006382:	4603      	mov	r3, r0
 8006384:	461a      	mov	r2, r3
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	731a      	strb	r2, [r3, #12]
}
 800638a:	bf00      	nop
 800638c:	3718      	adds	r7, #24
 800638e:	46bd      	mov	sp, r7
 8006390:	bd80      	pop	{r7, pc}
	...

08006394 <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 8006394:	b480      	push	{r7}
 8006396:	b083      	sub	sp, #12
 8006398:	af00      	add	r7, sp, #0
 800639a:	4603      	mov	r3, r0
 800639c:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 800639e:	88fb      	ldrh	r3, [r7, #6]
 80063a0:	f003 0303 	and.w	r3, r3, #3
 80063a4:	b29b      	uxth	r3, r3
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d001      	beq.n	80063ae <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 80063aa:	2300      	movs	r3, #0
 80063ac:	e01d      	b.n	80063ea <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 80063ae:	88fb      	ldrh	r3, [r7, #6]
 80063b0:	4a10      	ldr	r2, [pc, #64]	@ (80063f4 <RTC_IsLeapYear+0x60>)
 80063b2:	fba2 1203 	umull	r1, r2, r2, r3
 80063b6:	0952      	lsrs	r2, r2, #5
 80063b8:	2164      	movs	r1, #100	@ 0x64
 80063ba:	fb01 f202 	mul.w	r2, r1, r2
 80063be:	1a9b      	subs	r3, r3, r2
 80063c0:	b29b      	uxth	r3, r3
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d001      	beq.n	80063ca <RTC_IsLeapYear+0x36>
  {
    return 1U;
 80063c6:	2301      	movs	r3, #1
 80063c8:	e00f      	b.n	80063ea <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 80063ca:	88fb      	ldrh	r3, [r7, #6]
 80063cc:	4a09      	ldr	r2, [pc, #36]	@ (80063f4 <RTC_IsLeapYear+0x60>)
 80063ce:	fba2 1203 	umull	r1, r2, r2, r3
 80063d2:	09d2      	lsrs	r2, r2, #7
 80063d4:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 80063d8:	fb01 f202 	mul.w	r2, r1, r2
 80063dc:	1a9b      	subs	r3, r3, r2
 80063de:	b29b      	uxth	r3, r3
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d101      	bne.n	80063e8 <RTC_IsLeapYear+0x54>
  {
    return 1U;
 80063e4:	2301      	movs	r3, #1
 80063e6:	e000      	b.n	80063ea <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 80063e8:	2300      	movs	r3, #0
  }
}
 80063ea:	4618      	mov	r0, r3
 80063ec:	370c      	adds	r7, #12
 80063ee:	46bd      	mov	sp, r7
 80063f0:	bc80      	pop	{r7}
 80063f2:	4770      	bx	lr
 80063f4:	51eb851f 	.word	0x51eb851f

080063f8 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 80063f8:	b480      	push	{r7}
 80063fa:	b085      	sub	sp, #20
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	6078      	str	r0, [r7, #4]
 8006400:	460b      	mov	r3, r1
 8006402:	70fb      	strb	r3, [r7, #3]
 8006404:	4613      	mov	r3, r2
 8006406:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 8006408:	2300      	movs	r3, #0
 800640a:	60bb      	str	r3, [r7, #8]
 800640c:	2300      	movs	r3, #0
 800640e:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8006416:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 8006418:	78fb      	ldrb	r3, [r7, #3]
 800641a:	2b02      	cmp	r3, #2
 800641c:	d82d      	bhi.n	800647a <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 800641e:	78fa      	ldrb	r2, [r7, #3]
 8006420:	4613      	mov	r3, r2
 8006422:	005b      	lsls	r3, r3, #1
 8006424:	4413      	add	r3, r2
 8006426:	00db      	lsls	r3, r3, #3
 8006428:	1a9b      	subs	r3, r3, r2
 800642a:	4a2c      	ldr	r2, [pc, #176]	@ (80064dc <RTC_WeekDayNum+0xe4>)
 800642c:	fba2 2303 	umull	r2, r3, r2, r3
 8006430:	085a      	lsrs	r2, r3, #1
 8006432:	78bb      	ldrb	r3, [r7, #2]
 8006434:	441a      	add	r2, r3
 8006436:	68bb      	ldr	r3, [r7, #8]
 8006438:	441a      	add	r2, r3
 800643a:	68bb      	ldr	r3, [r7, #8]
 800643c:	3b01      	subs	r3, #1
 800643e:	089b      	lsrs	r3, r3, #2
 8006440:	441a      	add	r2, r3
 8006442:	68bb      	ldr	r3, [r7, #8]
 8006444:	3b01      	subs	r3, #1
 8006446:	4926      	ldr	r1, [pc, #152]	@ (80064e0 <RTC_WeekDayNum+0xe8>)
 8006448:	fba1 1303 	umull	r1, r3, r1, r3
 800644c:	095b      	lsrs	r3, r3, #5
 800644e:	1ad2      	subs	r2, r2, r3
 8006450:	68bb      	ldr	r3, [r7, #8]
 8006452:	3b01      	subs	r3, #1
 8006454:	4922      	ldr	r1, [pc, #136]	@ (80064e0 <RTC_WeekDayNum+0xe8>)
 8006456:	fba1 1303 	umull	r1, r3, r1, r3
 800645a:	09db      	lsrs	r3, r3, #7
 800645c:	4413      	add	r3, r2
 800645e:	1d1a      	adds	r2, r3, #4
 8006460:	4b20      	ldr	r3, [pc, #128]	@ (80064e4 <RTC_WeekDayNum+0xec>)
 8006462:	fba3 1302 	umull	r1, r3, r3, r2
 8006466:	1ad1      	subs	r1, r2, r3
 8006468:	0849      	lsrs	r1, r1, #1
 800646a:	440b      	add	r3, r1
 800646c:	0899      	lsrs	r1, r3, #2
 800646e:	460b      	mov	r3, r1
 8006470:	00db      	lsls	r3, r3, #3
 8006472:	1a5b      	subs	r3, r3, r1
 8006474:	1ad3      	subs	r3, r2, r3
 8006476:	60fb      	str	r3, [r7, #12]
 8006478:	e029      	b.n	80064ce <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 800647a:	78fa      	ldrb	r2, [r7, #3]
 800647c:	4613      	mov	r3, r2
 800647e:	005b      	lsls	r3, r3, #1
 8006480:	4413      	add	r3, r2
 8006482:	00db      	lsls	r3, r3, #3
 8006484:	1a9b      	subs	r3, r3, r2
 8006486:	4a15      	ldr	r2, [pc, #84]	@ (80064dc <RTC_WeekDayNum+0xe4>)
 8006488:	fba2 2303 	umull	r2, r3, r2, r3
 800648c:	085a      	lsrs	r2, r3, #1
 800648e:	78bb      	ldrb	r3, [r7, #2]
 8006490:	441a      	add	r2, r3
 8006492:	68bb      	ldr	r3, [r7, #8]
 8006494:	441a      	add	r2, r3
 8006496:	68bb      	ldr	r3, [r7, #8]
 8006498:	089b      	lsrs	r3, r3, #2
 800649a:	441a      	add	r2, r3
 800649c:	68bb      	ldr	r3, [r7, #8]
 800649e:	4910      	ldr	r1, [pc, #64]	@ (80064e0 <RTC_WeekDayNum+0xe8>)
 80064a0:	fba1 1303 	umull	r1, r3, r1, r3
 80064a4:	095b      	lsrs	r3, r3, #5
 80064a6:	1ad2      	subs	r2, r2, r3
 80064a8:	68bb      	ldr	r3, [r7, #8]
 80064aa:	490d      	ldr	r1, [pc, #52]	@ (80064e0 <RTC_WeekDayNum+0xe8>)
 80064ac:	fba1 1303 	umull	r1, r3, r1, r3
 80064b0:	09db      	lsrs	r3, r3, #7
 80064b2:	4413      	add	r3, r2
 80064b4:	1c9a      	adds	r2, r3, #2
 80064b6:	4b0b      	ldr	r3, [pc, #44]	@ (80064e4 <RTC_WeekDayNum+0xec>)
 80064b8:	fba3 1302 	umull	r1, r3, r3, r2
 80064bc:	1ad1      	subs	r1, r2, r3
 80064be:	0849      	lsrs	r1, r1, #1
 80064c0:	440b      	add	r3, r1
 80064c2:	0899      	lsrs	r1, r3, #2
 80064c4:	460b      	mov	r3, r1
 80064c6:	00db      	lsls	r3, r3, #3
 80064c8:	1a5b      	subs	r3, r3, r1
 80064ca:	1ad3      	subs	r3, r2, r3
 80064cc:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	b2db      	uxtb	r3, r3
}
 80064d2:	4618      	mov	r0, r3
 80064d4:	3714      	adds	r7, #20
 80064d6:	46bd      	mov	sp, r7
 80064d8:	bc80      	pop	{r7}
 80064da:	4770      	bx	lr
 80064dc:	38e38e39 	.word	0x38e38e39
 80064e0:	51eb851f 	.word	0x51eb851f
 80064e4:	24924925 	.word	0x24924925

080064e8 <HAL_RTCEx_RTCIRQHandler>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_RTCIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80064e8:	b580      	push	{r7, lr}
 80064ea:	b082      	sub	sp, #8
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_SECOND_GET_IT_SOURCE(hrtc, RTC_IT_SEC))
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	f003 0301 	and.w	r3, r3, #1
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d027      	beq.n	800654e <HAL_RTCEx_RTCIRQHandler+0x66>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_SECOND_GET_FLAG(hrtc, RTC_FLAG_SEC))
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	685b      	ldr	r3, [r3, #4]
 8006504:	f003 0301 	and.w	r3, r3, #1
 8006508:	2b00      	cmp	r3, #0
 800650a:	d020      	beq.n	800654e <HAL_RTCEx_RTCIRQHandler+0x66>
    {
      /* Check if Overrun occurred */
      if (__HAL_RTC_SECOND_GET_FLAG(hrtc, RTC_FLAG_OW))
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	685b      	ldr	r3, [r3, #4]
 8006512:	f003 0304 	and.w	r3, r3, #4
 8006516:	2b00      	cmp	r3, #0
 8006518:	d00b      	beq.n	8006532 <HAL_RTCEx_RTCIRQHandler+0x4a>
      {
        /* Second error callback */
        HAL_RTCEx_RTCEventErrorCallback(hrtc);
 800651a:	6878      	ldr	r0, [r7, #4]
 800651c:	f000 f824 	bl	8006568 <HAL_RTCEx_RTCEventErrorCallback>

        /* Clear flag Second */
        __HAL_RTC_OVERFLOW_CLEAR_FLAG(hrtc, RTC_FLAG_OW);
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f06f 0204 	mvn.w	r2, #4
 8006528:	605a      	str	r2, [r3, #4]

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	2204      	movs	r2, #4
 800652e:	745a      	strb	r2, [r3, #17]
 8006530:	e005      	b.n	800653e <HAL_RTCEx_RTCIRQHandler+0x56>
      }
      else
      {
        /* Second callback */
        HAL_RTCEx_RTCEventCallback(hrtc);
 8006532:	6878      	ldr	r0, [r7, #4]
 8006534:	f000 f80f 	bl	8006556 <HAL_RTCEx_RTCEventCallback>

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_READY;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	2201      	movs	r2, #1
 800653c:	745a      	strb	r2, [r3, #17]
      }

      /* Clear flag Second */
      __HAL_RTC_SECOND_CLEAR_FLAG(hrtc, RTC_FLAG_SEC);
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	685a      	ldr	r2, [r3, #4]
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f022 0201 	bic.w	r2, r2, #1
 800654c:	605a      	str	r2, [r3, #4]
    }
  }
}
 800654e:	bf00      	nop
 8006550:	3708      	adds	r7, #8
 8006552:	46bd      	mov	sp, r7
 8006554:	bd80      	pop	{r7, pc}

08006556 <HAL_RTCEx_RTCEventCallback>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_RTCEventCallback(RTC_HandleTypeDef *hrtc)
{
 8006556:	b480      	push	{r7}
 8006558:	b083      	sub	sp, #12
 800655a:	af00      	add	r7, sp, #0
 800655c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTCEx_RTCEventCallback could be implemented in the user file
   */
}
 800655e:	bf00      	nop
 8006560:	370c      	adds	r7, #12
 8006562:	46bd      	mov	sp, r7
 8006564:	bc80      	pop	{r7}
 8006566:	4770      	bx	lr

08006568 <HAL_RTCEx_RTCEventErrorCallback>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_RTCEventErrorCallback(RTC_HandleTypeDef *hrtc)
{
 8006568:	b480      	push	{r7}
 800656a:	b083      	sub	sp, #12
 800656c:	af00      	add	r7, sp, #0
 800656e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTCEx_RTCEventErrorCallback could be implemented in the user file
   */
}
 8006570:	bf00      	nop
 8006572:	370c      	adds	r7, #12
 8006574:	46bd      	mov	sp, r7
 8006576:	bc80      	pop	{r7}
 8006578:	4770      	bx	lr

0800657a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800657a:	b580      	push	{r7, lr}
 800657c:	b082      	sub	sp, #8
 800657e:	af00      	add	r7, sp, #0
 8006580:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	2b00      	cmp	r3, #0
 8006586:	d101      	bne.n	800658c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006588:	2301      	movs	r3, #1
 800658a:	e041      	b.n	8006610 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006592:	b2db      	uxtb	r3, r3
 8006594:	2b00      	cmp	r3, #0
 8006596:	d106      	bne.n	80065a6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2200      	movs	r2, #0
 800659c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80065a0:	6878      	ldr	r0, [r7, #4]
 80065a2:	f7fc fa53 	bl	8002a4c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	2202      	movs	r2, #2
 80065aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681a      	ldr	r2, [r3, #0]
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	3304      	adds	r3, #4
 80065b6:	4619      	mov	r1, r3
 80065b8:	4610      	mov	r0, r2
 80065ba:	f000 f93f 	bl	800683c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	2201      	movs	r2, #1
 80065c2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	2201      	movs	r2, #1
 80065ca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	2201      	movs	r2, #1
 80065d2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	2201      	movs	r2, #1
 80065da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	2201      	movs	r2, #1
 80065e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	2201      	movs	r2, #1
 80065ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	2201      	movs	r2, #1
 80065f2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	2201      	movs	r2, #1
 80065fa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	2201      	movs	r2, #1
 8006602:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	2201      	movs	r2, #1
 800660a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800660e:	2300      	movs	r3, #0
}
 8006610:	4618      	mov	r0, r3
 8006612:	3708      	adds	r7, #8
 8006614:	46bd      	mov	sp, r7
 8006616:	bd80      	pop	{r7, pc}

08006618 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006618:	b480      	push	{r7}
 800661a:	b085      	sub	sp, #20
 800661c:	af00      	add	r7, sp, #0
 800661e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006626:	b2db      	uxtb	r3, r3
 8006628:	2b01      	cmp	r3, #1
 800662a:	d001      	beq.n	8006630 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800662c:	2301      	movs	r3, #1
 800662e:	e032      	b.n	8006696 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	2202      	movs	r2, #2
 8006634:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	4a18      	ldr	r2, [pc, #96]	@ (80066a0 <HAL_TIM_Base_Start+0x88>)
 800663e:	4293      	cmp	r3, r2
 8006640:	d00e      	beq.n	8006660 <HAL_TIM_Base_Start+0x48>
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800664a:	d009      	beq.n	8006660 <HAL_TIM_Base_Start+0x48>
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	4a14      	ldr	r2, [pc, #80]	@ (80066a4 <HAL_TIM_Base_Start+0x8c>)
 8006652:	4293      	cmp	r3, r2
 8006654:	d004      	beq.n	8006660 <HAL_TIM_Base_Start+0x48>
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	4a13      	ldr	r2, [pc, #76]	@ (80066a8 <HAL_TIM_Base_Start+0x90>)
 800665c:	4293      	cmp	r3, r2
 800665e:	d111      	bne.n	8006684 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	689b      	ldr	r3, [r3, #8]
 8006666:	f003 0307 	and.w	r3, r3, #7
 800666a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	2b06      	cmp	r3, #6
 8006670:	d010      	beq.n	8006694 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	681a      	ldr	r2, [r3, #0]
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	f042 0201 	orr.w	r2, r2, #1
 8006680:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006682:	e007      	b.n	8006694 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	681a      	ldr	r2, [r3, #0]
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f042 0201 	orr.w	r2, r2, #1
 8006692:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006694:	2300      	movs	r3, #0
}
 8006696:	4618      	mov	r0, r3
 8006698:	3714      	adds	r7, #20
 800669a:	46bd      	mov	sp, r7
 800669c:	bc80      	pop	{r7}
 800669e:	4770      	bx	lr
 80066a0:	40012c00 	.word	0x40012c00
 80066a4:	40000400 	.word	0x40000400
 80066a8:	40000800 	.word	0x40000800

080066ac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80066ac:	b580      	push	{r7, lr}
 80066ae:	b084      	sub	sp, #16
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	6078      	str	r0, [r7, #4]
 80066b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80066b6:	2300      	movs	r3, #0
 80066b8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80066c0:	2b01      	cmp	r3, #1
 80066c2:	d101      	bne.n	80066c8 <HAL_TIM_ConfigClockSource+0x1c>
 80066c4:	2302      	movs	r3, #2
 80066c6:	e0b4      	b.n	8006832 <HAL_TIM_ConfigClockSource+0x186>
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	2201      	movs	r2, #1
 80066cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2202      	movs	r2, #2
 80066d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	689b      	ldr	r3, [r3, #8]
 80066de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80066e0:	68bb      	ldr	r3, [r7, #8]
 80066e2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80066e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80066e8:	68bb      	ldr	r3, [r7, #8]
 80066ea:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80066ee:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	68ba      	ldr	r2, [r7, #8]
 80066f6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80066f8:	683b      	ldr	r3, [r7, #0]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006700:	d03e      	beq.n	8006780 <HAL_TIM_ConfigClockSource+0xd4>
 8006702:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006706:	f200 8087 	bhi.w	8006818 <HAL_TIM_ConfigClockSource+0x16c>
 800670a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800670e:	f000 8086 	beq.w	800681e <HAL_TIM_ConfigClockSource+0x172>
 8006712:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006716:	d87f      	bhi.n	8006818 <HAL_TIM_ConfigClockSource+0x16c>
 8006718:	2b70      	cmp	r3, #112	@ 0x70
 800671a:	d01a      	beq.n	8006752 <HAL_TIM_ConfigClockSource+0xa6>
 800671c:	2b70      	cmp	r3, #112	@ 0x70
 800671e:	d87b      	bhi.n	8006818 <HAL_TIM_ConfigClockSource+0x16c>
 8006720:	2b60      	cmp	r3, #96	@ 0x60
 8006722:	d050      	beq.n	80067c6 <HAL_TIM_ConfigClockSource+0x11a>
 8006724:	2b60      	cmp	r3, #96	@ 0x60
 8006726:	d877      	bhi.n	8006818 <HAL_TIM_ConfigClockSource+0x16c>
 8006728:	2b50      	cmp	r3, #80	@ 0x50
 800672a:	d03c      	beq.n	80067a6 <HAL_TIM_ConfigClockSource+0xfa>
 800672c:	2b50      	cmp	r3, #80	@ 0x50
 800672e:	d873      	bhi.n	8006818 <HAL_TIM_ConfigClockSource+0x16c>
 8006730:	2b40      	cmp	r3, #64	@ 0x40
 8006732:	d058      	beq.n	80067e6 <HAL_TIM_ConfigClockSource+0x13a>
 8006734:	2b40      	cmp	r3, #64	@ 0x40
 8006736:	d86f      	bhi.n	8006818 <HAL_TIM_ConfigClockSource+0x16c>
 8006738:	2b30      	cmp	r3, #48	@ 0x30
 800673a:	d064      	beq.n	8006806 <HAL_TIM_ConfigClockSource+0x15a>
 800673c:	2b30      	cmp	r3, #48	@ 0x30
 800673e:	d86b      	bhi.n	8006818 <HAL_TIM_ConfigClockSource+0x16c>
 8006740:	2b20      	cmp	r3, #32
 8006742:	d060      	beq.n	8006806 <HAL_TIM_ConfigClockSource+0x15a>
 8006744:	2b20      	cmp	r3, #32
 8006746:	d867      	bhi.n	8006818 <HAL_TIM_ConfigClockSource+0x16c>
 8006748:	2b00      	cmp	r3, #0
 800674a:	d05c      	beq.n	8006806 <HAL_TIM_ConfigClockSource+0x15a>
 800674c:	2b10      	cmp	r3, #16
 800674e:	d05a      	beq.n	8006806 <HAL_TIM_ConfigClockSource+0x15a>
 8006750:	e062      	b.n	8006818 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006756:	683b      	ldr	r3, [r7, #0]
 8006758:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800675a:	683b      	ldr	r3, [r7, #0]
 800675c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800675e:	683b      	ldr	r3, [r7, #0]
 8006760:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006762:	f000 f950 	bl	8006a06 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	689b      	ldr	r3, [r3, #8]
 800676c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800676e:	68bb      	ldr	r3, [r7, #8]
 8006770:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006774:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	68ba      	ldr	r2, [r7, #8]
 800677c:	609a      	str	r2, [r3, #8]
      break;
 800677e:	e04f      	b.n	8006820 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006784:	683b      	ldr	r3, [r7, #0]
 8006786:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800678c:	683b      	ldr	r3, [r7, #0]
 800678e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006790:	f000 f939 	bl	8006a06 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	689a      	ldr	r2, [r3, #8]
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80067a2:	609a      	str	r2, [r3, #8]
      break;
 80067a4:	e03c      	b.n	8006820 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80067aa:	683b      	ldr	r3, [r7, #0]
 80067ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80067ae:	683b      	ldr	r3, [r7, #0]
 80067b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80067b2:	461a      	mov	r2, r3
 80067b4:	f000 f8b0 	bl	8006918 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	2150      	movs	r1, #80	@ 0x50
 80067be:	4618      	mov	r0, r3
 80067c0:	f000 f907 	bl	80069d2 <TIM_ITRx_SetConfig>
      break;
 80067c4:	e02c      	b.n	8006820 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80067ca:	683b      	ldr	r3, [r7, #0]
 80067cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80067ce:	683b      	ldr	r3, [r7, #0]
 80067d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80067d2:	461a      	mov	r2, r3
 80067d4:	f000 f8ce 	bl	8006974 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	2160      	movs	r1, #96	@ 0x60
 80067de:	4618      	mov	r0, r3
 80067e0:	f000 f8f7 	bl	80069d2 <TIM_ITRx_SetConfig>
      break;
 80067e4:	e01c      	b.n	8006820 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80067ea:	683b      	ldr	r3, [r7, #0]
 80067ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80067ee:	683b      	ldr	r3, [r7, #0]
 80067f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80067f2:	461a      	mov	r2, r3
 80067f4:	f000 f890 	bl	8006918 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	2140      	movs	r1, #64	@ 0x40
 80067fe:	4618      	mov	r0, r3
 8006800:	f000 f8e7 	bl	80069d2 <TIM_ITRx_SetConfig>
      break;
 8006804:	e00c      	b.n	8006820 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681a      	ldr	r2, [r3, #0]
 800680a:	683b      	ldr	r3, [r7, #0]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	4619      	mov	r1, r3
 8006810:	4610      	mov	r0, r2
 8006812:	f000 f8de 	bl	80069d2 <TIM_ITRx_SetConfig>
      break;
 8006816:	e003      	b.n	8006820 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006818:	2301      	movs	r3, #1
 800681a:	73fb      	strb	r3, [r7, #15]
      break;
 800681c:	e000      	b.n	8006820 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800681e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	2201      	movs	r2, #1
 8006824:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	2200      	movs	r2, #0
 800682c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006830:	7bfb      	ldrb	r3, [r7, #15]
}
 8006832:	4618      	mov	r0, r3
 8006834:	3710      	adds	r7, #16
 8006836:	46bd      	mov	sp, r7
 8006838:	bd80      	pop	{r7, pc}
	...

0800683c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800683c:	b480      	push	{r7}
 800683e:	b085      	sub	sp, #20
 8006840:	af00      	add	r7, sp, #0
 8006842:	6078      	str	r0, [r7, #4]
 8006844:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	4a2f      	ldr	r2, [pc, #188]	@ (800690c <TIM_Base_SetConfig+0xd0>)
 8006850:	4293      	cmp	r3, r2
 8006852:	d00b      	beq.n	800686c <TIM_Base_SetConfig+0x30>
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800685a:	d007      	beq.n	800686c <TIM_Base_SetConfig+0x30>
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	4a2c      	ldr	r2, [pc, #176]	@ (8006910 <TIM_Base_SetConfig+0xd4>)
 8006860:	4293      	cmp	r3, r2
 8006862:	d003      	beq.n	800686c <TIM_Base_SetConfig+0x30>
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	4a2b      	ldr	r2, [pc, #172]	@ (8006914 <TIM_Base_SetConfig+0xd8>)
 8006868:	4293      	cmp	r3, r2
 800686a:	d108      	bne.n	800687e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006872:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006874:	683b      	ldr	r3, [r7, #0]
 8006876:	685b      	ldr	r3, [r3, #4]
 8006878:	68fa      	ldr	r2, [r7, #12]
 800687a:	4313      	orrs	r3, r2
 800687c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	4a22      	ldr	r2, [pc, #136]	@ (800690c <TIM_Base_SetConfig+0xd0>)
 8006882:	4293      	cmp	r3, r2
 8006884:	d00b      	beq.n	800689e <TIM_Base_SetConfig+0x62>
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800688c:	d007      	beq.n	800689e <TIM_Base_SetConfig+0x62>
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	4a1f      	ldr	r2, [pc, #124]	@ (8006910 <TIM_Base_SetConfig+0xd4>)
 8006892:	4293      	cmp	r3, r2
 8006894:	d003      	beq.n	800689e <TIM_Base_SetConfig+0x62>
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	4a1e      	ldr	r2, [pc, #120]	@ (8006914 <TIM_Base_SetConfig+0xd8>)
 800689a:	4293      	cmp	r3, r2
 800689c:	d108      	bne.n	80068b0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80068a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80068a6:	683b      	ldr	r3, [r7, #0]
 80068a8:	68db      	ldr	r3, [r3, #12]
 80068aa:	68fa      	ldr	r2, [r7, #12]
 80068ac:	4313      	orrs	r3, r2
 80068ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80068b6:	683b      	ldr	r3, [r7, #0]
 80068b8:	695b      	ldr	r3, [r3, #20]
 80068ba:	4313      	orrs	r3, r2
 80068bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	68fa      	ldr	r2, [r7, #12]
 80068c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80068c4:	683b      	ldr	r3, [r7, #0]
 80068c6:	689a      	ldr	r2, [r3, #8]
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80068cc:	683b      	ldr	r3, [r7, #0]
 80068ce:	681a      	ldr	r2, [r3, #0]
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	4a0d      	ldr	r2, [pc, #52]	@ (800690c <TIM_Base_SetConfig+0xd0>)
 80068d8:	4293      	cmp	r3, r2
 80068da:	d103      	bne.n	80068e4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80068dc:	683b      	ldr	r3, [r7, #0]
 80068de:	691a      	ldr	r2, [r3, #16]
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	2201      	movs	r2, #1
 80068e8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	691b      	ldr	r3, [r3, #16]
 80068ee:	f003 0301 	and.w	r3, r3, #1
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d005      	beq.n	8006902 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	691b      	ldr	r3, [r3, #16]
 80068fa:	f023 0201 	bic.w	r2, r3, #1
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	611a      	str	r2, [r3, #16]
  }
}
 8006902:	bf00      	nop
 8006904:	3714      	adds	r7, #20
 8006906:	46bd      	mov	sp, r7
 8006908:	bc80      	pop	{r7}
 800690a:	4770      	bx	lr
 800690c:	40012c00 	.word	0x40012c00
 8006910:	40000400 	.word	0x40000400
 8006914:	40000800 	.word	0x40000800

08006918 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006918:	b480      	push	{r7}
 800691a:	b087      	sub	sp, #28
 800691c:	af00      	add	r7, sp, #0
 800691e:	60f8      	str	r0, [r7, #12]
 8006920:	60b9      	str	r1, [r7, #8]
 8006922:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	6a1b      	ldr	r3, [r3, #32]
 8006928:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	6a1b      	ldr	r3, [r3, #32]
 800692e:	f023 0201 	bic.w	r2, r3, #1
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	699b      	ldr	r3, [r3, #24]
 800693a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800693c:	693b      	ldr	r3, [r7, #16]
 800693e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006942:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	011b      	lsls	r3, r3, #4
 8006948:	693a      	ldr	r2, [r7, #16]
 800694a:	4313      	orrs	r3, r2
 800694c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800694e:	697b      	ldr	r3, [r7, #20]
 8006950:	f023 030a 	bic.w	r3, r3, #10
 8006954:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006956:	697a      	ldr	r2, [r7, #20]
 8006958:	68bb      	ldr	r3, [r7, #8]
 800695a:	4313      	orrs	r3, r2
 800695c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	693a      	ldr	r2, [r7, #16]
 8006962:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	697a      	ldr	r2, [r7, #20]
 8006968:	621a      	str	r2, [r3, #32]
}
 800696a:	bf00      	nop
 800696c:	371c      	adds	r7, #28
 800696e:	46bd      	mov	sp, r7
 8006970:	bc80      	pop	{r7}
 8006972:	4770      	bx	lr

08006974 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006974:	b480      	push	{r7}
 8006976:	b087      	sub	sp, #28
 8006978:	af00      	add	r7, sp, #0
 800697a:	60f8      	str	r0, [r7, #12]
 800697c:	60b9      	str	r1, [r7, #8]
 800697e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	6a1b      	ldr	r3, [r3, #32]
 8006984:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	6a1b      	ldr	r3, [r3, #32]
 800698a:	f023 0210 	bic.w	r2, r3, #16
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	699b      	ldr	r3, [r3, #24]
 8006996:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006998:	693b      	ldr	r3, [r7, #16]
 800699a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800699e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	031b      	lsls	r3, r3, #12
 80069a4:	693a      	ldr	r2, [r7, #16]
 80069a6:	4313      	orrs	r3, r2
 80069a8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80069aa:	697b      	ldr	r3, [r7, #20]
 80069ac:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80069b0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80069b2:	68bb      	ldr	r3, [r7, #8]
 80069b4:	011b      	lsls	r3, r3, #4
 80069b6:	697a      	ldr	r2, [r7, #20]
 80069b8:	4313      	orrs	r3, r2
 80069ba:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	693a      	ldr	r2, [r7, #16]
 80069c0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	697a      	ldr	r2, [r7, #20]
 80069c6:	621a      	str	r2, [r3, #32]
}
 80069c8:	bf00      	nop
 80069ca:	371c      	adds	r7, #28
 80069cc:	46bd      	mov	sp, r7
 80069ce:	bc80      	pop	{r7}
 80069d0:	4770      	bx	lr

080069d2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80069d2:	b480      	push	{r7}
 80069d4:	b085      	sub	sp, #20
 80069d6:	af00      	add	r7, sp, #0
 80069d8:	6078      	str	r0, [r7, #4]
 80069da:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	689b      	ldr	r3, [r3, #8]
 80069e0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80069e8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80069ea:	683a      	ldr	r2, [r7, #0]
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	4313      	orrs	r3, r2
 80069f0:	f043 0307 	orr.w	r3, r3, #7
 80069f4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	68fa      	ldr	r2, [r7, #12]
 80069fa:	609a      	str	r2, [r3, #8]
}
 80069fc:	bf00      	nop
 80069fe:	3714      	adds	r7, #20
 8006a00:	46bd      	mov	sp, r7
 8006a02:	bc80      	pop	{r7}
 8006a04:	4770      	bx	lr

08006a06 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006a06:	b480      	push	{r7}
 8006a08:	b087      	sub	sp, #28
 8006a0a:	af00      	add	r7, sp, #0
 8006a0c:	60f8      	str	r0, [r7, #12]
 8006a0e:	60b9      	str	r1, [r7, #8]
 8006a10:	607a      	str	r2, [r7, #4]
 8006a12:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	689b      	ldr	r3, [r3, #8]
 8006a18:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006a1a:	697b      	ldr	r3, [r7, #20]
 8006a1c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006a20:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006a22:	683b      	ldr	r3, [r7, #0]
 8006a24:	021a      	lsls	r2, r3, #8
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	431a      	orrs	r2, r3
 8006a2a:	68bb      	ldr	r3, [r7, #8]
 8006a2c:	4313      	orrs	r3, r2
 8006a2e:	697a      	ldr	r2, [r7, #20]
 8006a30:	4313      	orrs	r3, r2
 8006a32:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	697a      	ldr	r2, [r7, #20]
 8006a38:	609a      	str	r2, [r3, #8]
}
 8006a3a:	bf00      	nop
 8006a3c:	371c      	adds	r7, #28
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	bc80      	pop	{r7}
 8006a42:	4770      	bx	lr

08006a44 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006a44:	b480      	push	{r7}
 8006a46:	b085      	sub	sp, #20
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	6078      	str	r0, [r7, #4]
 8006a4c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006a54:	2b01      	cmp	r3, #1
 8006a56:	d101      	bne.n	8006a5c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006a58:	2302      	movs	r3, #2
 8006a5a:	e046      	b.n	8006aea <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2201      	movs	r2, #1
 8006a60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	2202      	movs	r2, #2
 8006a68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	685b      	ldr	r3, [r3, #4]
 8006a72:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	689b      	ldr	r3, [r3, #8]
 8006a7a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a82:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006a84:	683b      	ldr	r3, [r7, #0]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	68fa      	ldr	r2, [r7, #12]
 8006a8a:	4313      	orrs	r3, r2
 8006a8c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	68fa      	ldr	r2, [r7, #12]
 8006a94:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	4a16      	ldr	r2, [pc, #88]	@ (8006af4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8006a9c:	4293      	cmp	r3, r2
 8006a9e:	d00e      	beq.n	8006abe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006aa8:	d009      	beq.n	8006abe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	4a12      	ldr	r2, [pc, #72]	@ (8006af8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8006ab0:	4293      	cmp	r3, r2
 8006ab2:	d004      	beq.n	8006abe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	4a10      	ldr	r2, [pc, #64]	@ (8006afc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8006aba:	4293      	cmp	r3, r2
 8006abc:	d10c      	bne.n	8006ad8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006abe:	68bb      	ldr	r3, [r7, #8]
 8006ac0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006ac4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006ac6:	683b      	ldr	r3, [r7, #0]
 8006ac8:	685b      	ldr	r3, [r3, #4]
 8006aca:	68ba      	ldr	r2, [r7, #8]
 8006acc:	4313      	orrs	r3, r2
 8006ace:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	68ba      	ldr	r2, [r7, #8]
 8006ad6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	2201      	movs	r2, #1
 8006adc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	2200      	movs	r2, #0
 8006ae4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006ae8:	2300      	movs	r3, #0
}
 8006aea:	4618      	mov	r0, r3
 8006aec:	3714      	adds	r7, #20
 8006aee:	46bd      	mov	sp, r7
 8006af0:	bc80      	pop	{r7}
 8006af2:	4770      	bx	lr
 8006af4:	40012c00 	.word	0x40012c00
 8006af8:	40000400 	.word	0x40000400
 8006afc:	40000800 	.word	0x40000800

08006b00 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006b00:	b580      	push	{r7, lr}
 8006b02:	b082      	sub	sp, #8
 8006b04:	af00      	add	r7, sp, #0
 8006b06:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d101      	bne.n	8006b12 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006b0e:	2301      	movs	r3, #1
 8006b10:	e042      	b.n	8006b98 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006b18:	b2db      	uxtb	r3, r3
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d106      	bne.n	8006b2c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	2200      	movs	r2, #0
 8006b22:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006b26:	6878      	ldr	r0, [r7, #4]
 8006b28:	f7fb ffae 	bl	8002a88 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	2224      	movs	r2, #36	@ 0x24
 8006b30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	68da      	ldr	r2, [r3, #12]
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006b42:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006b44:	6878      	ldr	r0, [r7, #4]
 8006b46:	f000 fd0b 	bl	8007560 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	691a      	ldr	r2, [r3, #16]
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006b58:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	695a      	ldr	r2, [r3, #20]
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006b68:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	68da      	ldr	r2, [r3, #12]
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006b78:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	2200      	movs	r2, #0
 8006b7e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	2220      	movs	r2, #32
 8006b84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	2220      	movs	r2, #32
 8006b8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	2200      	movs	r2, #0
 8006b94:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006b96:	2300      	movs	r3, #0
}
 8006b98:	4618      	mov	r0, r3
 8006b9a:	3708      	adds	r7, #8
 8006b9c:	46bd      	mov	sp, r7
 8006b9e:	bd80      	pop	{r7, pc}

08006ba0 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006ba0:	b580      	push	{r7, lr}
 8006ba2:	b08c      	sub	sp, #48	@ 0x30
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	60f8      	str	r0, [r7, #12]
 8006ba8:	60b9      	str	r1, [r7, #8]
 8006baa:	4613      	mov	r3, r2
 8006bac:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006bb4:	b2db      	uxtb	r3, r3
 8006bb6:	2b20      	cmp	r3, #32
 8006bb8:	d14a      	bne.n	8006c50 <HAL_UARTEx_ReceiveToIdle_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8006bba:	68bb      	ldr	r3, [r7, #8]
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d002      	beq.n	8006bc6 <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 8006bc0:	88fb      	ldrh	r3, [r7, #6]
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d101      	bne.n	8006bca <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 8006bc6:	2301      	movs	r3, #1
 8006bc8:	e043      	b.n	8006c52 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	2201      	movs	r2, #1
 8006bce:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_IT(huart, pData, Size);
 8006bd6:	88fb      	ldrh	r3, [r7, #6]
 8006bd8:	461a      	mov	r2, r3
 8006bda:	68b9      	ldr	r1, [r7, #8]
 8006bdc:	68f8      	ldr	r0, [r7, #12]
 8006bde:	f000 faea 	bl	80071b6 <UART_Start_Receive_IT>
 8006be2:	4603      	mov	r3, r0
 8006be4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8006be8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d12c      	bne.n	8006c4a <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006bf4:	2b01      	cmp	r3, #1
 8006bf6:	d125      	bne.n	8006c44 <HAL_UARTEx_ReceiveToIdle_IT+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006bf8:	2300      	movs	r3, #0
 8006bfa:	613b      	str	r3, [r7, #16]
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	613b      	str	r3, [r7, #16]
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	685b      	ldr	r3, [r3, #4]
 8006c0a:	613b      	str	r3, [r7, #16]
 8006c0c:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	330c      	adds	r3, #12
 8006c14:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c16:	69bb      	ldr	r3, [r7, #24]
 8006c18:	e853 3f00 	ldrex	r3, [r3]
 8006c1c:	617b      	str	r3, [r7, #20]
   return(result);
 8006c1e:	697b      	ldr	r3, [r7, #20]
 8006c20:	f043 0310 	orr.w	r3, r3, #16
 8006c24:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	330c      	adds	r3, #12
 8006c2c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006c2e:	627a      	str	r2, [r7, #36]	@ 0x24
 8006c30:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c32:	6a39      	ldr	r1, [r7, #32]
 8006c34:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c36:	e841 2300 	strex	r3, r2, [r1]
 8006c3a:	61fb      	str	r3, [r7, #28]
   return(result);
 8006c3c:	69fb      	ldr	r3, [r7, #28]
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d1e5      	bne.n	8006c0e <HAL_UARTEx_ReceiveToIdle_IT+0x6e>
 8006c42:	e002      	b.n	8006c4a <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8006c44:	2301      	movs	r3, #1
 8006c46:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8006c4a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006c4e:	e000      	b.n	8006c52 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8006c50:	2302      	movs	r3, #2
  }
}
 8006c52:	4618      	mov	r0, r3
 8006c54:	3730      	adds	r7, #48	@ 0x30
 8006c56:	46bd      	mov	sp, r7
 8006c58:	bd80      	pop	{r7, pc}
	...

08006c5c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006c5c:	b580      	push	{r7, lr}
 8006c5e:	b0ba      	sub	sp, #232	@ 0xe8
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	68db      	ldr	r3, [r3, #12]
 8006c74:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	695b      	ldr	r3, [r3, #20]
 8006c7e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006c82:	2300      	movs	r3, #0
 8006c84:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006c88:	2300      	movs	r3, #0
 8006c8a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006c8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c92:	f003 030f 	and.w	r3, r3, #15
 8006c96:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8006c9a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d10f      	bne.n	8006cc2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006ca2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ca6:	f003 0320 	and.w	r3, r3, #32
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d009      	beq.n	8006cc2 <HAL_UART_IRQHandler+0x66>
 8006cae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006cb2:	f003 0320 	and.w	r3, r3, #32
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d003      	beq.n	8006cc2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006cba:	6878      	ldr	r0, [r7, #4]
 8006cbc:	f000 fb91 	bl	80073e2 <UART_Receive_IT>
      return;
 8006cc0:	e25b      	b.n	800717a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006cc2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	f000 80de 	beq.w	8006e88 <HAL_UART_IRQHandler+0x22c>
 8006ccc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006cd0:	f003 0301 	and.w	r3, r3, #1
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d106      	bne.n	8006ce6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006cd8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006cdc:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	f000 80d1 	beq.w	8006e88 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006ce6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006cea:	f003 0301 	and.w	r3, r3, #1
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d00b      	beq.n	8006d0a <HAL_UART_IRQHandler+0xae>
 8006cf2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006cf6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d005      	beq.n	8006d0a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d02:	f043 0201 	orr.w	r2, r3, #1
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006d0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d0e:	f003 0304 	and.w	r3, r3, #4
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d00b      	beq.n	8006d2e <HAL_UART_IRQHandler+0xd2>
 8006d16:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006d1a:	f003 0301 	and.w	r3, r3, #1
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d005      	beq.n	8006d2e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d26:	f043 0202 	orr.w	r2, r3, #2
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006d2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d32:	f003 0302 	and.w	r3, r3, #2
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d00b      	beq.n	8006d52 <HAL_UART_IRQHandler+0xf6>
 8006d3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006d3e:	f003 0301 	and.w	r3, r3, #1
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d005      	beq.n	8006d52 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d4a:	f043 0204 	orr.w	r2, r3, #4
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006d52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d56:	f003 0308 	and.w	r3, r3, #8
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d011      	beq.n	8006d82 <HAL_UART_IRQHandler+0x126>
 8006d5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d62:	f003 0320 	and.w	r3, r3, #32
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d105      	bne.n	8006d76 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006d6a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006d6e:	f003 0301 	and.w	r3, r3, #1
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d005      	beq.n	8006d82 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d7a:	f043 0208 	orr.w	r2, r3, #8
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	f000 81f2 	beq.w	8007170 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006d8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d90:	f003 0320 	and.w	r3, r3, #32
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d008      	beq.n	8006daa <HAL_UART_IRQHandler+0x14e>
 8006d98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d9c:	f003 0320 	and.w	r3, r3, #32
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d002      	beq.n	8006daa <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006da4:	6878      	ldr	r0, [r7, #4]
 8006da6:	f000 fb1c 	bl	80073e2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	695b      	ldr	r3, [r3, #20]
 8006db0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	bf14      	ite	ne
 8006db8:	2301      	movne	r3, #1
 8006dba:	2300      	moveq	r3, #0
 8006dbc:	b2db      	uxtb	r3, r3
 8006dbe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006dc6:	f003 0308 	and.w	r3, r3, #8
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d103      	bne.n	8006dd6 <HAL_UART_IRQHandler+0x17a>
 8006dce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d04f      	beq.n	8006e76 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006dd6:	6878      	ldr	r0, [r7, #4]
 8006dd8:	f000 fa26 	bl	8007228 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	695b      	ldr	r3, [r3, #20]
 8006de2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d041      	beq.n	8006e6e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	3314      	adds	r3, #20
 8006df0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006df4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006df8:	e853 3f00 	ldrex	r3, [r3]
 8006dfc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006e00:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006e04:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006e08:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	3314      	adds	r3, #20
 8006e12:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006e16:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006e1a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e1e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006e22:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006e26:	e841 2300 	strex	r3, r2, [r1]
 8006e2a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006e2e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d1d9      	bne.n	8006dea <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d013      	beq.n	8006e66 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e42:	4a7e      	ldr	r2, [pc, #504]	@ (800703c <HAL_UART_IRQHandler+0x3e0>)
 8006e44:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e4a:	4618      	mov	r0, r3
 8006e4c:	f7fc fce2 	bl	8003814 <HAL_DMA_Abort_IT>
 8006e50:	4603      	mov	r3, r0
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d016      	beq.n	8006e84 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e5c:	687a      	ldr	r2, [r7, #4]
 8006e5e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006e60:	4610      	mov	r0, r2
 8006e62:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006e64:	e00e      	b.n	8006e84 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006e66:	6878      	ldr	r0, [r7, #4]
 8006e68:	f000 f99c 	bl	80071a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006e6c:	e00a      	b.n	8006e84 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006e6e:	6878      	ldr	r0, [r7, #4]
 8006e70:	f000 f998 	bl	80071a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006e74:	e006      	b.n	8006e84 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006e76:	6878      	ldr	r0, [r7, #4]
 8006e78:	f000 f994 	bl	80071a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	2200      	movs	r2, #0
 8006e80:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8006e82:	e175      	b.n	8007170 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006e84:	bf00      	nop
    return;
 8006e86:	e173      	b.n	8007170 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e8c:	2b01      	cmp	r3, #1
 8006e8e:	f040 814f 	bne.w	8007130 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006e92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e96:	f003 0310 	and.w	r3, r3, #16
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	f000 8148 	beq.w	8007130 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006ea0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ea4:	f003 0310 	and.w	r3, r3, #16
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	f000 8141 	beq.w	8007130 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006eae:	2300      	movs	r3, #0
 8006eb0:	60bb      	str	r3, [r7, #8]
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	60bb      	str	r3, [r7, #8]
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	685b      	ldr	r3, [r3, #4]
 8006ec0:	60bb      	str	r3, [r7, #8]
 8006ec2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	695b      	ldr	r3, [r3, #20]
 8006eca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	f000 80b6 	beq.w	8007040 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	685b      	ldr	r3, [r3, #4]
 8006edc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006ee0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	f000 8145 	beq.w	8007174 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006eee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006ef2:	429a      	cmp	r2, r3
 8006ef4:	f080 813e 	bcs.w	8007174 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006efe:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f04:	699b      	ldr	r3, [r3, #24]
 8006f06:	2b20      	cmp	r3, #32
 8006f08:	f000 8088 	beq.w	800701c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	330c      	adds	r3, #12
 8006f12:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f16:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006f1a:	e853 3f00 	ldrex	r3, [r3]
 8006f1e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006f22:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006f26:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006f2a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	330c      	adds	r3, #12
 8006f34:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8006f38:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006f3c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f40:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006f44:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006f48:	e841 2300 	strex	r3, r2, [r1]
 8006f4c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006f50:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d1d9      	bne.n	8006f0c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	3314      	adds	r3, #20
 8006f5e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f60:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006f62:	e853 3f00 	ldrex	r3, [r3]
 8006f66:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006f68:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006f6a:	f023 0301 	bic.w	r3, r3, #1
 8006f6e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	3314      	adds	r3, #20
 8006f78:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006f7c:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006f80:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f82:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006f84:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006f88:	e841 2300 	strex	r3, r2, [r1]
 8006f8c:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006f8e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d1e1      	bne.n	8006f58 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	3314      	adds	r3, #20
 8006f9a:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f9c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006f9e:	e853 3f00 	ldrex	r3, [r3]
 8006fa2:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006fa4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006fa6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006faa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	3314      	adds	r3, #20
 8006fb4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006fb8:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006fba:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fbc:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006fbe:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006fc0:	e841 2300 	strex	r3, r2, [r1]
 8006fc4:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006fc6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d1e3      	bne.n	8006f94 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	2220      	movs	r2, #32
 8006fd0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	2200      	movs	r2, #0
 8006fd8:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	330c      	adds	r3, #12
 8006fe0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fe2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006fe4:	e853 3f00 	ldrex	r3, [r3]
 8006fe8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006fea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006fec:	f023 0310 	bic.w	r3, r3, #16
 8006ff0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	330c      	adds	r3, #12
 8006ffa:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006ffe:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007000:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007002:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007004:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007006:	e841 2300 	strex	r3, r2, [r1]
 800700a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800700c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800700e:	2b00      	cmp	r3, #0
 8007010:	d1e3      	bne.n	8006fda <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007016:	4618      	mov	r0, r3
 8007018:	f7fc fbc1 	bl	800379e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	2202      	movs	r2, #2
 8007020:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800702a:	b29b      	uxth	r3, r3
 800702c:	1ad3      	subs	r3, r2, r3
 800702e:	b29b      	uxth	r3, r3
 8007030:	4619      	mov	r1, r3
 8007032:	6878      	ldr	r0, [r7, #4]
 8007034:	f7fb fb84 	bl	8002740 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007038:	e09c      	b.n	8007174 <HAL_UART_IRQHandler+0x518>
 800703a:	bf00      	nop
 800703c:	080072ed 	.word	0x080072ed
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007048:	b29b      	uxth	r3, r3
 800704a:	1ad3      	subs	r3, r2, r3
 800704c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007054:	b29b      	uxth	r3, r3
 8007056:	2b00      	cmp	r3, #0
 8007058:	f000 808e 	beq.w	8007178 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800705c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007060:	2b00      	cmp	r3, #0
 8007062:	f000 8089 	beq.w	8007178 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	330c      	adds	r3, #12
 800706c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800706e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007070:	e853 3f00 	ldrex	r3, [r3]
 8007074:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007076:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007078:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800707c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	330c      	adds	r3, #12
 8007086:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800708a:	647a      	str	r2, [r7, #68]	@ 0x44
 800708c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800708e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007090:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007092:	e841 2300 	strex	r3, r2, [r1]
 8007096:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007098:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800709a:	2b00      	cmp	r3, #0
 800709c:	d1e3      	bne.n	8007066 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	3314      	adds	r3, #20
 80070a4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070a8:	e853 3f00 	ldrex	r3, [r3]
 80070ac:	623b      	str	r3, [r7, #32]
   return(result);
 80070ae:	6a3b      	ldr	r3, [r7, #32]
 80070b0:	f023 0301 	bic.w	r3, r3, #1
 80070b4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	3314      	adds	r3, #20
 80070be:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80070c2:	633a      	str	r2, [r7, #48]	@ 0x30
 80070c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070c6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80070c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80070ca:	e841 2300 	strex	r3, r2, [r1]
 80070ce:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80070d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d1e3      	bne.n	800709e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	2220      	movs	r2, #32
 80070da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	2200      	movs	r2, #0
 80070e2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	330c      	adds	r3, #12
 80070ea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070ec:	693b      	ldr	r3, [r7, #16]
 80070ee:	e853 3f00 	ldrex	r3, [r3]
 80070f2:	60fb      	str	r3, [r7, #12]
   return(result);
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	f023 0310 	bic.w	r3, r3, #16
 80070fa:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	330c      	adds	r3, #12
 8007104:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8007108:	61fa      	str	r2, [r7, #28]
 800710a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800710c:	69b9      	ldr	r1, [r7, #24]
 800710e:	69fa      	ldr	r2, [r7, #28]
 8007110:	e841 2300 	strex	r3, r2, [r1]
 8007114:	617b      	str	r3, [r7, #20]
   return(result);
 8007116:	697b      	ldr	r3, [r7, #20]
 8007118:	2b00      	cmp	r3, #0
 800711a:	d1e3      	bne.n	80070e4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	2202      	movs	r2, #2
 8007120:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007122:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007126:	4619      	mov	r1, r3
 8007128:	6878      	ldr	r0, [r7, #4]
 800712a:	f7fb fb09 	bl	8002740 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800712e:	e023      	b.n	8007178 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007130:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007134:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007138:	2b00      	cmp	r3, #0
 800713a:	d009      	beq.n	8007150 <HAL_UART_IRQHandler+0x4f4>
 800713c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007140:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007144:	2b00      	cmp	r3, #0
 8007146:	d003      	beq.n	8007150 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8007148:	6878      	ldr	r0, [r7, #4]
 800714a:	f000 f8e3 	bl	8007314 <UART_Transmit_IT>
    return;
 800714e:	e014      	b.n	800717a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007150:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007154:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007158:	2b00      	cmp	r3, #0
 800715a:	d00e      	beq.n	800717a <HAL_UART_IRQHandler+0x51e>
 800715c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007160:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007164:	2b00      	cmp	r3, #0
 8007166:	d008      	beq.n	800717a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8007168:	6878      	ldr	r0, [r7, #4]
 800716a:	f000 f922 	bl	80073b2 <UART_EndTransmit_IT>
    return;
 800716e:	e004      	b.n	800717a <HAL_UART_IRQHandler+0x51e>
    return;
 8007170:	bf00      	nop
 8007172:	e002      	b.n	800717a <HAL_UART_IRQHandler+0x51e>
      return;
 8007174:	bf00      	nop
 8007176:	e000      	b.n	800717a <HAL_UART_IRQHandler+0x51e>
      return;
 8007178:	bf00      	nop
  }
}
 800717a:	37e8      	adds	r7, #232	@ 0xe8
 800717c:	46bd      	mov	sp, r7
 800717e:	bd80      	pop	{r7, pc}

08007180 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007180:	b480      	push	{r7}
 8007182:	b083      	sub	sp, #12
 8007184:	af00      	add	r7, sp, #0
 8007186:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007188:	bf00      	nop
 800718a:	370c      	adds	r7, #12
 800718c:	46bd      	mov	sp, r7
 800718e:	bc80      	pop	{r7}
 8007190:	4770      	bx	lr

08007192 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007192:	b480      	push	{r7}
 8007194:	b083      	sub	sp, #12
 8007196:	af00      	add	r7, sp, #0
 8007198:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800719a:	bf00      	nop
 800719c:	370c      	adds	r7, #12
 800719e:	46bd      	mov	sp, r7
 80071a0:	bc80      	pop	{r7}
 80071a2:	4770      	bx	lr

080071a4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80071a4:	b480      	push	{r7}
 80071a6:	b083      	sub	sp, #12
 80071a8:	af00      	add	r7, sp, #0
 80071aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80071ac:	bf00      	nop
 80071ae:	370c      	adds	r7, #12
 80071b0:	46bd      	mov	sp, r7
 80071b2:	bc80      	pop	{r7}
 80071b4:	4770      	bx	lr

080071b6 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80071b6:	b480      	push	{r7}
 80071b8:	b085      	sub	sp, #20
 80071ba:	af00      	add	r7, sp, #0
 80071bc:	60f8      	str	r0, [r7, #12]
 80071be:	60b9      	str	r1, [r7, #8]
 80071c0:	4613      	mov	r3, r2
 80071c2:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	68ba      	ldr	r2, [r7, #8]
 80071c8:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	88fa      	ldrh	r2, [r7, #6]
 80071ce:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	88fa      	ldrh	r2, [r7, #6]
 80071d4:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	2200      	movs	r2, #0
 80071da:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	2222      	movs	r2, #34	@ 0x22
 80071e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	691b      	ldr	r3, [r3, #16]
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d007      	beq.n	80071fc <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	68da      	ldr	r2, [r3, #12]
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80071fa:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	695a      	ldr	r2, [r3, #20]
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	f042 0201 	orr.w	r2, r2, #1
 800720a:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	68da      	ldr	r2, [r3, #12]
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	f042 0220 	orr.w	r2, r2, #32
 800721a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800721c:	2300      	movs	r3, #0
}
 800721e:	4618      	mov	r0, r3
 8007220:	3714      	adds	r7, #20
 8007222:	46bd      	mov	sp, r7
 8007224:	bc80      	pop	{r7}
 8007226:	4770      	bx	lr

08007228 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007228:	b480      	push	{r7}
 800722a:	b095      	sub	sp, #84	@ 0x54
 800722c:	af00      	add	r7, sp, #0
 800722e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	330c      	adds	r3, #12
 8007236:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007238:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800723a:	e853 3f00 	ldrex	r3, [r3]
 800723e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007240:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007242:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007246:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	330c      	adds	r3, #12
 800724e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007250:	643a      	str	r2, [r7, #64]	@ 0x40
 8007252:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007254:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007256:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007258:	e841 2300 	strex	r3, r2, [r1]
 800725c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800725e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007260:	2b00      	cmp	r3, #0
 8007262:	d1e5      	bne.n	8007230 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	3314      	adds	r3, #20
 800726a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800726c:	6a3b      	ldr	r3, [r7, #32]
 800726e:	e853 3f00 	ldrex	r3, [r3]
 8007272:	61fb      	str	r3, [r7, #28]
   return(result);
 8007274:	69fb      	ldr	r3, [r7, #28]
 8007276:	f023 0301 	bic.w	r3, r3, #1
 800727a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	3314      	adds	r3, #20
 8007282:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007284:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007286:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007288:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800728a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800728c:	e841 2300 	strex	r3, r2, [r1]
 8007290:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007292:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007294:	2b00      	cmp	r3, #0
 8007296:	d1e5      	bne.n	8007264 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800729c:	2b01      	cmp	r3, #1
 800729e:	d119      	bne.n	80072d4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	330c      	adds	r3, #12
 80072a6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	e853 3f00 	ldrex	r3, [r3]
 80072ae:	60bb      	str	r3, [r7, #8]
   return(result);
 80072b0:	68bb      	ldr	r3, [r7, #8]
 80072b2:	f023 0310 	bic.w	r3, r3, #16
 80072b6:	647b      	str	r3, [r7, #68]	@ 0x44
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	330c      	adds	r3, #12
 80072be:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80072c0:	61ba      	str	r2, [r7, #24]
 80072c2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072c4:	6979      	ldr	r1, [r7, #20]
 80072c6:	69ba      	ldr	r2, [r7, #24]
 80072c8:	e841 2300 	strex	r3, r2, [r1]
 80072cc:	613b      	str	r3, [r7, #16]
   return(result);
 80072ce:	693b      	ldr	r3, [r7, #16]
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d1e5      	bne.n	80072a0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	2220      	movs	r2, #32
 80072d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	2200      	movs	r2, #0
 80072e0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80072e2:	bf00      	nop
 80072e4:	3754      	adds	r7, #84	@ 0x54
 80072e6:	46bd      	mov	sp, r7
 80072e8:	bc80      	pop	{r7}
 80072ea:	4770      	bx	lr

080072ec <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80072ec:	b580      	push	{r7, lr}
 80072ee:	b084      	sub	sp, #16
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072f8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	2200      	movs	r2, #0
 80072fe:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	2200      	movs	r2, #0
 8007304:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007306:	68f8      	ldr	r0, [r7, #12]
 8007308:	f7ff ff4c 	bl	80071a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800730c:	bf00      	nop
 800730e:	3710      	adds	r7, #16
 8007310:	46bd      	mov	sp, r7
 8007312:	bd80      	pop	{r7, pc}

08007314 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007314:	b480      	push	{r7}
 8007316:	b085      	sub	sp, #20
 8007318:	af00      	add	r7, sp, #0
 800731a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007322:	b2db      	uxtb	r3, r3
 8007324:	2b21      	cmp	r3, #33	@ 0x21
 8007326:	d13e      	bne.n	80073a6 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	689b      	ldr	r3, [r3, #8]
 800732c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007330:	d114      	bne.n	800735c <UART_Transmit_IT+0x48>
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	691b      	ldr	r3, [r3, #16]
 8007336:	2b00      	cmp	r3, #0
 8007338:	d110      	bne.n	800735c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	6a1b      	ldr	r3, [r3, #32]
 800733e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	881b      	ldrh	r3, [r3, #0]
 8007344:	461a      	mov	r2, r3
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800734e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	6a1b      	ldr	r3, [r3, #32]
 8007354:	1c9a      	adds	r2, r3, #2
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	621a      	str	r2, [r3, #32]
 800735a:	e008      	b.n	800736e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	6a1b      	ldr	r3, [r3, #32]
 8007360:	1c59      	adds	r1, r3, #1
 8007362:	687a      	ldr	r2, [r7, #4]
 8007364:	6211      	str	r1, [r2, #32]
 8007366:	781a      	ldrb	r2, [r3, #0]
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007372:	b29b      	uxth	r3, r3
 8007374:	3b01      	subs	r3, #1
 8007376:	b29b      	uxth	r3, r3
 8007378:	687a      	ldr	r2, [r7, #4]
 800737a:	4619      	mov	r1, r3
 800737c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800737e:	2b00      	cmp	r3, #0
 8007380:	d10f      	bne.n	80073a2 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	68da      	ldr	r2, [r3, #12]
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007390:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	68da      	ldr	r2, [r3, #12]
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80073a0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80073a2:	2300      	movs	r3, #0
 80073a4:	e000      	b.n	80073a8 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80073a6:	2302      	movs	r3, #2
  }
}
 80073a8:	4618      	mov	r0, r3
 80073aa:	3714      	adds	r7, #20
 80073ac:	46bd      	mov	sp, r7
 80073ae:	bc80      	pop	{r7}
 80073b0:	4770      	bx	lr

080073b2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80073b2:	b580      	push	{r7, lr}
 80073b4:	b082      	sub	sp, #8
 80073b6:	af00      	add	r7, sp, #0
 80073b8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	68da      	ldr	r2, [r3, #12]
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80073c8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	2220      	movs	r2, #32
 80073ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80073d2:	6878      	ldr	r0, [r7, #4]
 80073d4:	f7ff fed4 	bl	8007180 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80073d8:	2300      	movs	r3, #0
}
 80073da:	4618      	mov	r0, r3
 80073dc:	3708      	adds	r7, #8
 80073de:	46bd      	mov	sp, r7
 80073e0:	bd80      	pop	{r7, pc}

080073e2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80073e2:	b580      	push	{r7, lr}
 80073e4:	b08c      	sub	sp, #48	@ 0x30
 80073e6:	af00      	add	r7, sp, #0
 80073e8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80073f0:	b2db      	uxtb	r3, r3
 80073f2:	2b22      	cmp	r3, #34	@ 0x22
 80073f4:	f040 80ae 	bne.w	8007554 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	689b      	ldr	r3, [r3, #8]
 80073fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007400:	d117      	bne.n	8007432 <UART_Receive_IT+0x50>
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	691b      	ldr	r3, [r3, #16]
 8007406:	2b00      	cmp	r3, #0
 8007408:	d113      	bne.n	8007432 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800740a:	2300      	movs	r3, #0
 800740c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007412:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	685b      	ldr	r3, [r3, #4]
 800741a:	b29b      	uxth	r3, r3
 800741c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007420:	b29a      	uxth	r2, r3
 8007422:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007424:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800742a:	1c9a      	adds	r2, r3, #2
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	629a      	str	r2, [r3, #40]	@ 0x28
 8007430:	e026      	b.n	8007480 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007436:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8007438:	2300      	movs	r3, #0
 800743a:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	689b      	ldr	r3, [r3, #8]
 8007440:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007444:	d007      	beq.n	8007456 <UART_Receive_IT+0x74>
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	689b      	ldr	r3, [r3, #8]
 800744a:	2b00      	cmp	r3, #0
 800744c:	d10a      	bne.n	8007464 <UART_Receive_IT+0x82>
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	691b      	ldr	r3, [r3, #16]
 8007452:	2b00      	cmp	r3, #0
 8007454:	d106      	bne.n	8007464 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	685b      	ldr	r3, [r3, #4]
 800745c:	b2da      	uxtb	r2, r3
 800745e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007460:	701a      	strb	r2, [r3, #0]
 8007462:	e008      	b.n	8007476 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	685b      	ldr	r3, [r3, #4]
 800746a:	b2db      	uxtb	r3, r3
 800746c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007470:	b2da      	uxtb	r2, r3
 8007472:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007474:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800747a:	1c5a      	adds	r2, r3, #1
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007484:	b29b      	uxth	r3, r3
 8007486:	3b01      	subs	r3, #1
 8007488:	b29b      	uxth	r3, r3
 800748a:	687a      	ldr	r2, [r7, #4]
 800748c:	4619      	mov	r1, r3
 800748e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007490:	2b00      	cmp	r3, #0
 8007492:	d15d      	bne.n	8007550 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	68da      	ldr	r2, [r3, #12]
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	f022 0220 	bic.w	r2, r2, #32
 80074a2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	68da      	ldr	r2, [r3, #12]
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80074b2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	695a      	ldr	r2, [r3, #20]
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	f022 0201 	bic.w	r2, r2, #1
 80074c2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	2220      	movs	r2, #32
 80074c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	2200      	movs	r2, #0
 80074d0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074d6:	2b01      	cmp	r3, #1
 80074d8:	d135      	bne.n	8007546 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	2200      	movs	r2, #0
 80074de:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	330c      	adds	r3, #12
 80074e6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074e8:	697b      	ldr	r3, [r7, #20]
 80074ea:	e853 3f00 	ldrex	r3, [r3]
 80074ee:	613b      	str	r3, [r7, #16]
   return(result);
 80074f0:	693b      	ldr	r3, [r7, #16]
 80074f2:	f023 0310 	bic.w	r3, r3, #16
 80074f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	330c      	adds	r3, #12
 80074fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007500:	623a      	str	r2, [r7, #32]
 8007502:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007504:	69f9      	ldr	r1, [r7, #28]
 8007506:	6a3a      	ldr	r2, [r7, #32]
 8007508:	e841 2300 	strex	r3, r2, [r1]
 800750c:	61bb      	str	r3, [r7, #24]
   return(result);
 800750e:	69bb      	ldr	r3, [r7, #24]
 8007510:	2b00      	cmp	r3, #0
 8007512:	d1e5      	bne.n	80074e0 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	f003 0310 	and.w	r3, r3, #16
 800751e:	2b10      	cmp	r3, #16
 8007520:	d10a      	bne.n	8007538 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007522:	2300      	movs	r3, #0
 8007524:	60fb      	str	r3, [r7, #12]
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	60fb      	str	r3, [r7, #12]
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	685b      	ldr	r3, [r3, #4]
 8007534:	60fb      	str	r3, [r7, #12]
 8007536:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800753c:	4619      	mov	r1, r3
 800753e:	6878      	ldr	r0, [r7, #4]
 8007540:	f7fb f8fe 	bl	8002740 <HAL_UARTEx_RxEventCallback>
 8007544:	e002      	b.n	800754c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007546:	6878      	ldr	r0, [r7, #4]
 8007548:	f7ff fe23 	bl	8007192 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800754c:	2300      	movs	r3, #0
 800754e:	e002      	b.n	8007556 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007550:	2300      	movs	r3, #0
 8007552:	e000      	b.n	8007556 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007554:	2302      	movs	r3, #2
  }
}
 8007556:	4618      	mov	r0, r3
 8007558:	3730      	adds	r7, #48	@ 0x30
 800755a:	46bd      	mov	sp, r7
 800755c:	bd80      	pop	{r7, pc}
	...

08007560 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007560:	b580      	push	{r7, lr}
 8007562:	b084      	sub	sp, #16
 8007564:	af00      	add	r7, sp, #0
 8007566:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	691b      	ldr	r3, [r3, #16]
 800756e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	68da      	ldr	r2, [r3, #12]
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	430a      	orrs	r2, r1
 800757c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	689a      	ldr	r2, [r3, #8]
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	691b      	ldr	r3, [r3, #16]
 8007586:	431a      	orrs	r2, r3
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	695b      	ldr	r3, [r3, #20]
 800758c:	4313      	orrs	r3, r2
 800758e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	68db      	ldr	r3, [r3, #12]
 8007596:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800759a:	f023 030c 	bic.w	r3, r3, #12
 800759e:	687a      	ldr	r2, [r7, #4]
 80075a0:	6812      	ldr	r2, [r2, #0]
 80075a2:	68b9      	ldr	r1, [r7, #8]
 80075a4:	430b      	orrs	r3, r1
 80075a6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	695b      	ldr	r3, [r3, #20]
 80075ae:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	699a      	ldr	r2, [r3, #24]
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	430a      	orrs	r2, r1
 80075bc:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	4a2c      	ldr	r2, [pc, #176]	@ (8007674 <UART_SetConfig+0x114>)
 80075c4:	4293      	cmp	r3, r2
 80075c6:	d103      	bne.n	80075d0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80075c8:	f7fd ffba 	bl	8005540 <HAL_RCC_GetPCLK2Freq>
 80075cc:	60f8      	str	r0, [r7, #12]
 80075ce:	e002      	b.n	80075d6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80075d0:	f7fd ffa2 	bl	8005518 <HAL_RCC_GetPCLK1Freq>
 80075d4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80075d6:	68fa      	ldr	r2, [r7, #12]
 80075d8:	4613      	mov	r3, r2
 80075da:	009b      	lsls	r3, r3, #2
 80075dc:	4413      	add	r3, r2
 80075de:	009a      	lsls	r2, r3, #2
 80075e0:	441a      	add	r2, r3
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	685b      	ldr	r3, [r3, #4]
 80075e6:	009b      	lsls	r3, r3, #2
 80075e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80075ec:	4a22      	ldr	r2, [pc, #136]	@ (8007678 <UART_SetConfig+0x118>)
 80075ee:	fba2 2303 	umull	r2, r3, r2, r3
 80075f2:	095b      	lsrs	r3, r3, #5
 80075f4:	0119      	lsls	r1, r3, #4
 80075f6:	68fa      	ldr	r2, [r7, #12]
 80075f8:	4613      	mov	r3, r2
 80075fa:	009b      	lsls	r3, r3, #2
 80075fc:	4413      	add	r3, r2
 80075fe:	009a      	lsls	r2, r3, #2
 8007600:	441a      	add	r2, r3
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	685b      	ldr	r3, [r3, #4]
 8007606:	009b      	lsls	r3, r3, #2
 8007608:	fbb2 f2f3 	udiv	r2, r2, r3
 800760c:	4b1a      	ldr	r3, [pc, #104]	@ (8007678 <UART_SetConfig+0x118>)
 800760e:	fba3 0302 	umull	r0, r3, r3, r2
 8007612:	095b      	lsrs	r3, r3, #5
 8007614:	2064      	movs	r0, #100	@ 0x64
 8007616:	fb00 f303 	mul.w	r3, r0, r3
 800761a:	1ad3      	subs	r3, r2, r3
 800761c:	011b      	lsls	r3, r3, #4
 800761e:	3332      	adds	r3, #50	@ 0x32
 8007620:	4a15      	ldr	r2, [pc, #84]	@ (8007678 <UART_SetConfig+0x118>)
 8007622:	fba2 2303 	umull	r2, r3, r2, r3
 8007626:	095b      	lsrs	r3, r3, #5
 8007628:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800762c:	4419      	add	r1, r3
 800762e:	68fa      	ldr	r2, [r7, #12]
 8007630:	4613      	mov	r3, r2
 8007632:	009b      	lsls	r3, r3, #2
 8007634:	4413      	add	r3, r2
 8007636:	009a      	lsls	r2, r3, #2
 8007638:	441a      	add	r2, r3
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	685b      	ldr	r3, [r3, #4]
 800763e:	009b      	lsls	r3, r3, #2
 8007640:	fbb2 f2f3 	udiv	r2, r2, r3
 8007644:	4b0c      	ldr	r3, [pc, #48]	@ (8007678 <UART_SetConfig+0x118>)
 8007646:	fba3 0302 	umull	r0, r3, r3, r2
 800764a:	095b      	lsrs	r3, r3, #5
 800764c:	2064      	movs	r0, #100	@ 0x64
 800764e:	fb00 f303 	mul.w	r3, r0, r3
 8007652:	1ad3      	subs	r3, r2, r3
 8007654:	011b      	lsls	r3, r3, #4
 8007656:	3332      	adds	r3, #50	@ 0x32
 8007658:	4a07      	ldr	r2, [pc, #28]	@ (8007678 <UART_SetConfig+0x118>)
 800765a:	fba2 2303 	umull	r2, r3, r2, r3
 800765e:	095b      	lsrs	r3, r3, #5
 8007660:	f003 020f 	and.w	r2, r3, #15
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	440a      	add	r2, r1
 800766a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800766c:	bf00      	nop
 800766e:	3710      	adds	r7, #16
 8007670:	46bd      	mov	sp, r7
 8007672:	bd80      	pop	{r7, pc}
 8007674:	40013800 	.word	0x40013800
 8007678:	51eb851f 	.word	0x51eb851f

0800767c <__cvt>:
 800767c:	2b00      	cmp	r3, #0
 800767e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007682:	461d      	mov	r5, r3
 8007684:	bfbb      	ittet	lt
 8007686:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800768a:	461d      	movlt	r5, r3
 800768c:	2300      	movge	r3, #0
 800768e:	232d      	movlt	r3, #45	@ 0x2d
 8007690:	b088      	sub	sp, #32
 8007692:	4614      	mov	r4, r2
 8007694:	bfb8      	it	lt
 8007696:	4614      	movlt	r4, r2
 8007698:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800769a:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800769c:	7013      	strb	r3, [r2, #0]
 800769e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80076a0:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 80076a4:	f023 0820 	bic.w	r8, r3, #32
 80076a8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80076ac:	d005      	beq.n	80076ba <__cvt+0x3e>
 80076ae:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80076b2:	d100      	bne.n	80076b6 <__cvt+0x3a>
 80076b4:	3601      	adds	r6, #1
 80076b6:	2302      	movs	r3, #2
 80076b8:	e000      	b.n	80076bc <__cvt+0x40>
 80076ba:	2303      	movs	r3, #3
 80076bc:	aa07      	add	r2, sp, #28
 80076be:	9204      	str	r2, [sp, #16]
 80076c0:	aa06      	add	r2, sp, #24
 80076c2:	e9cd a202 	strd	sl, r2, [sp, #8]
 80076c6:	e9cd 3600 	strd	r3, r6, [sp]
 80076ca:	4622      	mov	r2, r4
 80076cc:	462b      	mov	r3, r5
 80076ce:	f000 fe5b 	bl	8008388 <_dtoa_r>
 80076d2:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80076d6:	4607      	mov	r7, r0
 80076d8:	d119      	bne.n	800770e <__cvt+0x92>
 80076da:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80076dc:	07db      	lsls	r3, r3, #31
 80076de:	d50e      	bpl.n	80076fe <__cvt+0x82>
 80076e0:	eb00 0906 	add.w	r9, r0, r6
 80076e4:	2200      	movs	r2, #0
 80076e6:	2300      	movs	r3, #0
 80076e8:	4620      	mov	r0, r4
 80076ea:	4629      	mov	r1, r5
 80076ec:	f7f9 f95c 	bl	80009a8 <__aeabi_dcmpeq>
 80076f0:	b108      	cbz	r0, 80076f6 <__cvt+0x7a>
 80076f2:	f8cd 901c 	str.w	r9, [sp, #28]
 80076f6:	2230      	movs	r2, #48	@ 0x30
 80076f8:	9b07      	ldr	r3, [sp, #28]
 80076fa:	454b      	cmp	r3, r9
 80076fc:	d31e      	bcc.n	800773c <__cvt+0xc0>
 80076fe:	4638      	mov	r0, r7
 8007700:	9b07      	ldr	r3, [sp, #28]
 8007702:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8007704:	1bdb      	subs	r3, r3, r7
 8007706:	6013      	str	r3, [r2, #0]
 8007708:	b008      	add	sp, #32
 800770a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800770e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007712:	eb00 0906 	add.w	r9, r0, r6
 8007716:	d1e5      	bne.n	80076e4 <__cvt+0x68>
 8007718:	7803      	ldrb	r3, [r0, #0]
 800771a:	2b30      	cmp	r3, #48	@ 0x30
 800771c:	d10a      	bne.n	8007734 <__cvt+0xb8>
 800771e:	2200      	movs	r2, #0
 8007720:	2300      	movs	r3, #0
 8007722:	4620      	mov	r0, r4
 8007724:	4629      	mov	r1, r5
 8007726:	f7f9 f93f 	bl	80009a8 <__aeabi_dcmpeq>
 800772a:	b918      	cbnz	r0, 8007734 <__cvt+0xb8>
 800772c:	f1c6 0601 	rsb	r6, r6, #1
 8007730:	f8ca 6000 	str.w	r6, [sl]
 8007734:	f8da 3000 	ldr.w	r3, [sl]
 8007738:	4499      	add	r9, r3
 800773a:	e7d3      	b.n	80076e4 <__cvt+0x68>
 800773c:	1c59      	adds	r1, r3, #1
 800773e:	9107      	str	r1, [sp, #28]
 8007740:	701a      	strb	r2, [r3, #0]
 8007742:	e7d9      	b.n	80076f8 <__cvt+0x7c>

08007744 <__exponent>:
 8007744:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007746:	2900      	cmp	r1, #0
 8007748:	bfb6      	itet	lt
 800774a:	232d      	movlt	r3, #45	@ 0x2d
 800774c:	232b      	movge	r3, #43	@ 0x2b
 800774e:	4249      	neglt	r1, r1
 8007750:	2909      	cmp	r1, #9
 8007752:	7002      	strb	r2, [r0, #0]
 8007754:	7043      	strb	r3, [r0, #1]
 8007756:	dd29      	ble.n	80077ac <__exponent+0x68>
 8007758:	f10d 0307 	add.w	r3, sp, #7
 800775c:	461d      	mov	r5, r3
 800775e:	270a      	movs	r7, #10
 8007760:	fbb1 f6f7 	udiv	r6, r1, r7
 8007764:	461a      	mov	r2, r3
 8007766:	fb07 1416 	mls	r4, r7, r6, r1
 800776a:	3430      	adds	r4, #48	@ 0x30
 800776c:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007770:	460c      	mov	r4, r1
 8007772:	2c63      	cmp	r4, #99	@ 0x63
 8007774:	4631      	mov	r1, r6
 8007776:	f103 33ff 	add.w	r3, r3, #4294967295
 800777a:	dcf1      	bgt.n	8007760 <__exponent+0x1c>
 800777c:	3130      	adds	r1, #48	@ 0x30
 800777e:	1e94      	subs	r4, r2, #2
 8007780:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007784:	4623      	mov	r3, r4
 8007786:	1c41      	adds	r1, r0, #1
 8007788:	42ab      	cmp	r3, r5
 800778a:	d30a      	bcc.n	80077a2 <__exponent+0x5e>
 800778c:	f10d 0309 	add.w	r3, sp, #9
 8007790:	1a9b      	subs	r3, r3, r2
 8007792:	42ac      	cmp	r4, r5
 8007794:	bf88      	it	hi
 8007796:	2300      	movhi	r3, #0
 8007798:	3302      	adds	r3, #2
 800779a:	4403      	add	r3, r0
 800779c:	1a18      	subs	r0, r3, r0
 800779e:	b003      	add	sp, #12
 80077a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80077a2:	f813 6b01 	ldrb.w	r6, [r3], #1
 80077a6:	f801 6f01 	strb.w	r6, [r1, #1]!
 80077aa:	e7ed      	b.n	8007788 <__exponent+0x44>
 80077ac:	2330      	movs	r3, #48	@ 0x30
 80077ae:	3130      	adds	r1, #48	@ 0x30
 80077b0:	7083      	strb	r3, [r0, #2]
 80077b2:	70c1      	strb	r1, [r0, #3]
 80077b4:	1d03      	adds	r3, r0, #4
 80077b6:	e7f1      	b.n	800779c <__exponent+0x58>

080077b8 <_printf_float>:
 80077b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077bc:	b091      	sub	sp, #68	@ 0x44
 80077be:	460c      	mov	r4, r1
 80077c0:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 80077c4:	4616      	mov	r6, r2
 80077c6:	461f      	mov	r7, r3
 80077c8:	4605      	mov	r5, r0
 80077ca:	f000 fcbf 	bl	800814c <_localeconv_r>
 80077ce:	6803      	ldr	r3, [r0, #0]
 80077d0:	4618      	mov	r0, r3
 80077d2:	9308      	str	r3, [sp, #32]
 80077d4:	f7f8 fcbc 	bl	8000150 <strlen>
 80077d8:	2300      	movs	r3, #0
 80077da:	930e      	str	r3, [sp, #56]	@ 0x38
 80077dc:	f8d8 3000 	ldr.w	r3, [r8]
 80077e0:	9009      	str	r0, [sp, #36]	@ 0x24
 80077e2:	3307      	adds	r3, #7
 80077e4:	f023 0307 	bic.w	r3, r3, #7
 80077e8:	f103 0208 	add.w	r2, r3, #8
 80077ec:	f894 a018 	ldrb.w	sl, [r4, #24]
 80077f0:	f8d4 b000 	ldr.w	fp, [r4]
 80077f4:	f8c8 2000 	str.w	r2, [r8]
 80077f8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80077fc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007800:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007802:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8007806:	f04f 32ff 	mov.w	r2, #4294967295
 800780a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800780e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007812:	4b9c      	ldr	r3, [pc, #624]	@ (8007a84 <_printf_float+0x2cc>)
 8007814:	f7f9 f8fa 	bl	8000a0c <__aeabi_dcmpun>
 8007818:	bb70      	cbnz	r0, 8007878 <_printf_float+0xc0>
 800781a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800781e:	f04f 32ff 	mov.w	r2, #4294967295
 8007822:	4b98      	ldr	r3, [pc, #608]	@ (8007a84 <_printf_float+0x2cc>)
 8007824:	f7f9 f8d4 	bl	80009d0 <__aeabi_dcmple>
 8007828:	bb30      	cbnz	r0, 8007878 <_printf_float+0xc0>
 800782a:	2200      	movs	r2, #0
 800782c:	2300      	movs	r3, #0
 800782e:	4640      	mov	r0, r8
 8007830:	4649      	mov	r1, r9
 8007832:	f7f9 f8c3 	bl	80009bc <__aeabi_dcmplt>
 8007836:	b110      	cbz	r0, 800783e <_printf_float+0x86>
 8007838:	232d      	movs	r3, #45	@ 0x2d
 800783a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800783e:	4a92      	ldr	r2, [pc, #584]	@ (8007a88 <_printf_float+0x2d0>)
 8007840:	4b92      	ldr	r3, [pc, #584]	@ (8007a8c <_printf_float+0x2d4>)
 8007842:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007846:	bf8c      	ite	hi
 8007848:	4690      	movhi	r8, r2
 800784a:	4698      	movls	r8, r3
 800784c:	2303      	movs	r3, #3
 800784e:	f04f 0900 	mov.w	r9, #0
 8007852:	6123      	str	r3, [r4, #16]
 8007854:	f02b 0304 	bic.w	r3, fp, #4
 8007858:	6023      	str	r3, [r4, #0]
 800785a:	4633      	mov	r3, r6
 800785c:	4621      	mov	r1, r4
 800785e:	4628      	mov	r0, r5
 8007860:	9700      	str	r7, [sp, #0]
 8007862:	aa0f      	add	r2, sp, #60	@ 0x3c
 8007864:	f000 f9d4 	bl	8007c10 <_printf_common>
 8007868:	3001      	adds	r0, #1
 800786a:	f040 8090 	bne.w	800798e <_printf_float+0x1d6>
 800786e:	f04f 30ff 	mov.w	r0, #4294967295
 8007872:	b011      	add	sp, #68	@ 0x44
 8007874:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007878:	4642      	mov	r2, r8
 800787a:	464b      	mov	r3, r9
 800787c:	4640      	mov	r0, r8
 800787e:	4649      	mov	r1, r9
 8007880:	f7f9 f8c4 	bl	8000a0c <__aeabi_dcmpun>
 8007884:	b148      	cbz	r0, 800789a <_printf_float+0xe2>
 8007886:	464b      	mov	r3, r9
 8007888:	2b00      	cmp	r3, #0
 800788a:	bfb8      	it	lt
 800788c:	232d      	movlt	r3, #45	@ 0x2d
 800788e:	4a80      	ldr	r2, [pc, #512]	@ (8007a90 <_printf_float+0x2d8>)
 8007890:	bfb8      	it	lt
 8007892:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007896:	4b7f      	ldr	r3, [pc, #508]	@ (8007a94 <_printf_float+0x2dc>)
 8007898:	e7d3      	b.n	8007842 <_printf_float+0x8a>
 800789a:	6863      	ldr	r3, [r4, #4]
 800789c:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 80078a0:	1c5a      	adds	r2, r3, #1
 80078a2:	d13f      	bne.n	8007924 <_printf_float+0x16c>
 80078a4:	2306      	movs	r3, #6
 80078a6:	6063      	str	r3, [r4, #4]
 80078a8:	2200      	movs	r2, #0
 80078aa:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 80078ae:	6023      	str	r3, [r4, #0]
 80078b0:	9206      	str	r2, [sp, #24]
 80078b2:	aa0e      	add	r2, sp, #56	@ 0x38
 80078b4:	e9cd a204 	strd	sl, r2, [sp, #16]
 80078b8:	aa0d      	add	r2, sp, #52	@ 0x34
 80078ba:	9203      	str	r2, [sp, #12]
 80078bc:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 80078c0:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80078c4:	6863      	ldr	r3, [r4, #4]
 80078c6:	4642      	mov	r2, r8
 80078c8:	9300      	str	r3, [sp, #0]
 80078ca:	4628      	mov	r0, r5
 80078cc:	464b      	mov	r3, r9
 80078ce:	910a      	str	r1, [sp, #40]	@ 0x28
 80078d0:	f7ff fed4 	bl	800767c <__cvt>
 80078d4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80078d6:	4680      	mov	r8, r0
 80078d8:	2947      	cmp	r1, #71	@ 0x47
 80078da:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80078dc:	d128      	bne.n	8007930 <_printf_float+0x178>
 80078de:	1cc8      	adds	r0, r1, #3
 80078e0:	db02      	blt.n	80078e8 <_printf_float+0x130>
 80078e2:	6863      	ldr	r3, [r4, #4]
 80078e4:	4299      	cmp	r1, r3
 80078e6:	dd40      	ble.n	800796a <_printf_float+0x1b2>
 80078e8:	f1aa 0a02 	sub.w	sl, sl, #2
 80078ec:	fa5f fa8a 	uxtb.w	sl, sl
 80078f0:	4652      	mov	r2, sl
 80078f2:	3901      	subs	r1, #1
 80078f4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80078f8:	910d      	str	r1, [sp, #52]	@ 0x34
 80078fa:	f7ff ff23 	bl	8007744 <__exponent>
 80078fe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007900:	4681      	mov	r9, r0
 8007902:	1813      	adds	r3, r2, r0
 8007904:	2a01      	cmp	r2, #1
 8007906:	6123      	str	r3, [r4, #16]
 8007908:	dc02      	bgt.n	8007910 <_printf_float+0x158>
 800790a:	6822      	ldr	r2, [r4, #0]
 800790c:	07d2      	lsls	r2, r2, #31
 800790e:	d501      	bpl.n	8007914 <_printf_float+0x15c>
 8007910:	3301      	adds	r3, #1
 8007912:	6123      	str	r3, [r4, #16]
 8007914:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8007918:	2b00      	cmp	r3, #0
 800791a:	d09e      	beq.n	800785a <_printf_float+0xa2>
 800791c:	232d      	movs	r3, #45	@ 0x2d
 800791e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007922:	e79a      	b.n	800785a <_printf_float+0xa2>
 8007924:	2947      	cmp	r1, #71	@ 0x47
 8007926:	d1bf      	bne.n	80078a8 <_printf_float+0xf0>
 8007928:	2b00      	cmp	r3, #0
 800792a:	d1bd      	bne.n	80078a8 <_printf_float+0xf0>
 800792c:	2301      	movs	r3, #1
 800792e:	e7ba      	b.n	80078a6 <_printf_float+0xee>
 8007930:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007934:	d9dc      	bls.n	80078f0 <_printf_float+0x138>
 8007936:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800793a:	d118      	bne.n	800796e <_printf_float+0x1b6>
 800793c:	2900      	cmp	r1, #0
 800793e:	6863      	ldr	r3, [r4, #4]
 8007940:	dd0b      	ble.n	800795a <_printf_float+0x1a2>
 8007942:	6121      	str	r1, [r4, #16]
 8007944:	b913      	cbnz	r3, 800794c <_printf_float+0x194>
 8007946:	6822      	ldr	r2, [r4, #0]
 8007948:	07d0      	lsls	r0, r2, #31
 800794a:	d502      	bpl.n	8007952 <_printf_float+0x19a>
 800794c:	3301      	adds	r3, #1
 800794e:	440b      	add	r3, r1
 8007950:	6123      	str	r3, [r4, #16]
 8007952:	f04f 0900 	mov.w	r9, #0
 8007956:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007958:	e7dc      	b.n	8007914 <_printf_float+0x15c>
 800795a:	b913      	cbnz	r3, 8007962 <_printf_float+0x1aa>
 800795c:	6822      	ldr	r2, [r4, #0]
 800795e:	07d2      	lsls	r2, r2, #31
 8007960:	d501      	bpl.n	8007966 <_printf_float+0x1ae>
 8007962:	3302      	adds	r3, #2
 8007964:	e7f4      	b.n	8007950 <_printf_float+0x198>
 8007966:	2301      	movs	r3, #1
 8007968:	e7f2      	b.n	8007950 <_printf_float+0x198>
 800796a:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800796e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007970:	4299      	cmp	r1, r3
 8007972:	db05      	blt.n	8007980 <_printf_float+0x1c8>
 8007974:	6823      	ldr	r3, [r4, #0]
 8007976:	6121      	str	r1, [r4, #16]
 8007978:	07d8      	lsls	r0, r3, #31
 800797a:	d5ea      	bpl.n	8007952 <_printf_float+0x19a>
 800797c:	1c4b      	adds	r3, r1, #1
 800797e:	e7e7      	b.n	8007950 <_printf_float+0x198>
 8007980:	2900      	cmp	r1, #0
 8007982:	bfcc      	ite	gt
 8007984:	2201      	movgt	r2, #1
 8007986:	f1c1 0202 	rsble	r2, r1, #2
 800798a:	4413      	add	r3, r2
 800798c:	e7e0      	b.n	8007950 <_printf_float+0x198>
 800798e:	6823      	ldr	r3, [r4, #0]
 8007990:	055a      	lsls	r2, r3, #21
 8007992:	d407      	bmi.n	80079a4 <_printf_float+0x1ec>
 8007994:	6923      	ldr	r3, [r4, #16]
 8007996:	4642      	mov	r2, r8
 8007998:	4631      	mov	r1, r6
 800799a:	4628      	mov	r0, r5
 800799c:	47b8      	blx	r7
 800799e:	3001      	adds	r0, #1
 80079a0:	d12b      	bne.n	80079fa <_printf_float+0x242>
 80079a2:	e764      	b.n	800786e <_printf_float+0xb6>
 80079a4:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80079a8:	f240 80dc 	bls.w	8007b64 <_printf_float+0x3ac>
 80079ac:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80079b0:	2200      	movs	r2, #0
 80079b2:	2300      	movs	r3, #0
 80079b4:	f7f8 fff8 	bl	80009a8 <__aeabi_dcmpeq>
 80079b8:	2800      	cmp	r0, #0
 80079ba:	d033      	beq.n	8007a24 <_printf_float+0x26c>
 80079bc:	2301      	movs	r3, #1
 80079be:	4631      	mov	r1, r6
 80079c0:	4628      	mov	r0, r5
 80079c2:	4a35      	ldr	r2, [pc, #212]	@ (8007a98 <_printf_float+0x2e0>)
 80079c4:	47b8      	blx	r7
 80079c6:	3001      	adds	r0, #1
 80079c8:	f43f af51 	beq.w	800786e <_printf_float+0xb6>
 80079cc:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 80079d0:	4543      	cmp	r3, r8
 80079d2:	db02      	blt.n	80079da <_printf_float+0x222>
 80079d4:	6823      	ldr	r3, [r4, #0]
 80079d6:	07d8      	lsls	r0, r3, #31
 80079d8:	d50f      	bpl.n	80079fa <_printf_float+0x242>
 80079da:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80079de:	4631      	mov	r1, r6
 80079e0:	4628      	mov	r0, r5
 80079e2:	47b8      	blx	r7
 80079e4:	3001      	adds	r0, #1
 80079e6:	f43f af42 	beq.w	800786e <_printf_float+0xb6>
 80079ea:	f04f 0900 	mov.w	r9, #0
 80079ee:	f108 38ff 	add.w	r8, r8, #4294967295
 80079f2:	f104 0a1a 	add.w	sl, r4, #26
 80079f6:	45c8      	cmp	r8, r9
 80079f8:	dc09      	bgt.n	8007a0e <_printf_float+0x256>
 80079fa:	6823      	ldr	r3, [r4, #0]
 80079fc:	079b      	lsls	r3, r3, #30
 80079fe:	f100 8102 	bmi.w	8007c06 <_printf_float+0x44e>
 8007a02:	68e0      	ldr	r0, [r4, #12]
 8007a04:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007a06:	4298      	cmp	r0, r3
 8007a08:	bfb8      	it	lt
 8007a0a:	4618      	movlt	r0, r3
 8007a0c:	e731      	b.n	8007872 <_printf_float+0xba>
 8007a0e:	2301      	movs	r3, #1
 8007a10:	4652      	mov	r2, sl
 8007a12:	4631      	mov	r1, r6
 8007a14:	4628      	mov	r0, r5
 8007a16:	47b8      	blx	r7
 8007a18:	3001      	adds	r0, #1
 8007a1a:	f43f af28 	beq.w	800786e <_printf_float+0xb6>
 8007a1e:	f109 0901 	add.w	r9, r9, #1
 8007a22:	e7e8      	b.n	80079f6 <_printf_float+0x23e>
 8007a24:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	dc38      	bgt.n	8007a9c <_printf_float+0x2e4>
 8007a2a:	2301      	movs	r3, #1
 8007a2c:	4631      	mov	r1, r6
 8007a2e:	4628      	mov	r0, r5
 8007a30:	4a19      	ldr	r2, [pc, #100]	@ (8007a98 <_printf_float+0x2e0>)
 8007a32:	47b8      	blx	r7
 8007a34:	3001      	adds	r0, #1
 8007a36:	f43f af1a 	beq.w	800786e <_printf_float+0xb6>
 8007a3a:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8007a3e:	ea59 0303 	orrs.w	r3, r9, r3
 8007a42:	d102      	bne.n	8007a4a <_printf_float+0x292>
 8007a44:	6823      	ldr	r3, [r4, #0]
 8007a46:	07d9      	lsls	r1, r3, #31
 8007a48:	d5d7      	bpl.n	80079fa <_printf_float+0x242>
 8007a4a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007a4e:	4631      	mov	r1, r6
 8007a50:	4628      	mov	r0, r5
 8007a52:	47b8      	blx	r7
 8007a54:	3001      	adds	r0, #1
 8007a56:	f43f af0a 	beq.w	800786e <_printf_float+0xb6>
 8007a5a:	f04f 0a00 	mov.w	sl, #0
 8007a5e:	f104 0b1a 	add.w	fp, r4, #26
 8007a62:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007a64:	425b      	negs	r3, r3
 8007a66:	4553      	cmp	r3, sl
 8007a68:	dc01      	bgt.n	8007a6e <_printf_float+0x2b6>
 8007a6a:	464b      	mov	r3, r9
 8007a6c:	e793      	b.n	8007996 <_printf_float+0x1de>
 8007a6e:	2301      	movs	r3, #1
 8007a70:	465a      	mov	r2, fp
 8007a72:	4631      	mov	r1, r6
 8007a74:	4628      	mov	r0, r5
 8007a76:	47b8      	blx	r7
 8007a78:	3001      	adds	r0, #1
 8007a7a:	f43f aef8 	beq.w	800786e <_printf_float+0xb6>
 8007a7e:	f10a 0a01 	add.w	sl, sl, #1
 8007a82:	e7ee      	b.n	8007a62 <_printf_float+0x2aa>
 8007a84:	7fefffff 	.word	0x7fefffff
 8007a88:	08009ffa 	.word	0x08009ffa
 8007a8c:	08009ff6 	.word	0x08009ff6
 8007a90:	0800a002 	.word	0x0800a002
 8007a94:	08009ffe 	.word	0x08009ffe
 8007a98:	0800a006 	.word	0x0800a006
 8007a9c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007a9e:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8007aa2:	4553      	cmp	r3, sl
 8007aa4:	bfa8      	it	ge
 8007aa6:	4653      	movge	r3, sl
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	4699      	mov	r9, r3
 8007aac:	dc36      	bgt.n	8007b1c <_printf_float+0x364>
 8007aae:	f04f 0b00 	mov.w	fp, #0
 8007ab2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007ab6:	f104 021a 	add.w	r2, r4, #26
 8007aba:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007abc:	930a      	str	r3, [sp, #40]	@ 0x28
 8007abe:	eba3 0309 	sub.w	r3, r3, r9
 8007ac2:	455b      	cmp	r3, fp
 8007ac4:	dc31      	bgt.n	8007b2a <_printf_float+0x372>
 8007ac6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007ac8:	459a      	cmp	sl, r3
 8007aca:	dc3a      	bgt.n	8007b42 <_printf_float+0x38a>
 8007acc:	6823      	ldr	r3, [r4, #0]
 8007ace:	07da      	lsls	r2, r3, #31
 8007ad0:	d437      	bmi.n	8007b42 <_printf_float+0x38a>
 8007ad2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007ad4:	ebaa 0903 	sub.w	r9, sl, r3
 8007ad8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007ada:	ebaa 0303 	sub.w	r3, sl, r3
 8007ade:	4599      	cmp	r9, r3
 8007ae0:	bfa8      	it	ge
 8007ae2:	4699      	movge	r9, r3
 8007ae4:	f1b9 0f00 	cmp.w	r9, #0
 8007ae8:	dc33      	bgt.n	8007b52 <_printf_float+0x39a>
 8007aea:	f04f 0800 	mov.w	r8, #0
 8007aee:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007af2:	f104 0b1a 	add.w	fp, r4, #26
 8007af6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007af8:	ebaa 0303 	sub.w	r3, sl, r3
 8007afc:	eba3 0309 	sub.w	r3, r3, r9
 8007b00:	4543      	cmp	r3, r8
 8007b02:	f77f af7a 	ble.w	80079fa <_printf_float+0x242>
 8007b06:	2301      	movs	r3, #1
 8007b08:	465a      	mov	r2, fp
 8007b0a:	4631      	mov	r1, r6
 8007b0c:	4628      	mov	r0, r5
 8007b0e:	47b8      	blx	r7
 8007b10:	3001      	adds	r0, #1
 8007b12:	f43f aeac 	beq.w	800786e <_printf_float+0xb6>
 8007b16:	f108 0801 	add.w	r8, r8, #1
 8007b1a:	e7ec      	b.n	8007af6 <_printf_float+0x33e>
 8007b1c:	4642      	mov	r2, r8
 8007b1e:	4631      	mov	r1, r6
 8007b20:	4628      	mov	r0, r5
 8007b22:	47b8      	blx	r7
 8007b24:	3001      	adds	r0, #1
 8007b26:	d1c2      	bne.n	8007aae <_printf_float+0x2f6>
 8007b28:	e6a1      	b.n	800786e <_printf_float+0xb6>
 8007b2a:	2301      	movs	r3, #1
 8007b2c:	4631      	mov	r1, r6
 8007b2e:	4628      	mov	r0, r5
 8007b30:	920a      	str	r2, [sp, #40]	@ 0x28
 8007b32:	47b8      	blx	r7
 8007b34:	3001      	adds	r0, #1
 8007b36:	f43f ae9a 	beq.w	800786e <_printf_float+0xb6>
 8007b3a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007b3c:	f10b 0b01 	add.w	fp, fp, #1
 8007b40:	e7bb      	b.n	8007aba <_printf_float+0x302>
 8007b42:	4631      	mov	r1, r6
 8007b44:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007b48:	4628      	mov	r0, r5
 8007b4a:	47b8      	blx	r7
 8007b4c:	3001      	adds	r0, #1
 8007b4e:	d1c0      	bne.n	8007ad2 <_printf_float+0x31a>
 8007b50:	e68d      	b.n	800786e <_printf_float+0xb6>
 8007b52:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007b54:	464b      	mov	r3, r9
 8007b56:	4631      	mov	r1, r6
 8007b58:	4628      	mov	r0, r5
 8007b5a:	4442      	add	r2, r8
 8007b5c:	47b8      	blx	r7
 8007b5e:	3001      	adds	r0, #1
 8007b60:	d1c3      	bne.n	8007aea <_printf_float+0x332>
 8007b62:	e684      	b.n	800786e <_printf_float+0xb6>
 8007b64:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8007b68:	f1ba 0f01 	cmp.w	sl, #1
 8007b6c:	dc01      	bgt.n	8007b72 <_printf_float+0x3ba>
 8007b6e:	07db      	lsls	r3, r3, #31
 8007b70:	d536      	bpl.n	8007be0 <_printf_float+0x428>
 8007b72:	2301      	movs	r3, #1
 8007b74:	4642      	mov	r2, r8
 8007b76:	4631      	mov	r1, r6
 8007b78:	4628      	mov	r0, r5
 8007b7a:	47b8      	blx	r7
 8007b7c:	3001      	adds	r0, #1
 8007b7e:	f43f ae76 	beq.w	800786e <_printf_float+0xb6>
 8007b82:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007b86:	4631      	mov	r1, r6
 8007b88:	4628      	mov	r0, r5
 8007b8a:	47b8      	blx	r7
 8007b8c:	3001      	adds	r0, #1
 8007b8e:	f43f ae6e 	beq.w	800786e <_printf_float+0xb6>
 8007b92:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007b96:	2200      	movs	r2, #0
 8007b98:	2300      	movs	r3, #0
 8007b9a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007b9e:	f7f8 ff03 	bl	80009a8 <__aeabi_dcmpeq>
 8007ba2:	b9c0      	cbnz	r0, 8007bd6 <_printf_float+0x41e>
 8007ba4:	4653      	mov	r3, sl
 8007ba6:	f108 0201 	add.w	r2, r8, #1
 8007baa:	4631      	mov	r1, r6
 8007bac:	4628      	mov	r0, r5
 8007bae:	47b8      	blx	r7
 8007bb0:	3001      	adds	r0, #1
 8007bb2:	d10c      	bne.n	8007bce <_printf_float+0x416>
 8007bb4:	e65b      	b.n	800786e <_printf_float+0xb6>
 8007bb6:	2301      	movs	r3, #1
 8007bb8:	465a      	mov	r2, fp
 8007bba:	4631      	mov	r1, r6
 8007bbc:	4628      	mov	r0, r5
 8007bbe:	47b8      	blx	r7
 8007bc0:	3001      	adds	r0, #1
 8007bc2:	f43f ae54 	beq.w	800786e <_printf_float+0xb6>
 8007bc6:	f108 0801 	add.w	r8, r8, #1
 8007bca:	45d0      	cmp	r8, sl
 8007bcc:	dbf3      	blt.n	8007bb6 <_printf_float+0x3fe>
 8007bce:	464b      	mov	r3, r9
 8007bd0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007bd4:	e6e0      	b.n	8007998 <_printf_float+0x1e0>
 8007bd6:	f04f 0800 	mov.w	r8, #0
 8007bda:	f104 0b1a 	add.w	fp, r4, #26
 8007bde:	e7f4      	b.n	8007bca <_printf_float+0x412>
 8007be0:	2301      	movs	r3, #1
 8007be2:	4642      	mov	r2, r8
 8007be4:	e7e1      	b.n	8007baa <_printf_float+0x3f2>
 8007be6:	2301      	movs	r3, #1
 8007be8:	464a      	mov	r2, r9
 8007bea:	4631      	mov	r1, r6
 8007bec:	4628      	mov	r0, r5
 8007bee:	47b8      	blx	r7
 8007bf0:	3001      	adds	r0, #1
 8007bf2:	f43f ae3c 	beq.w	800786e <_printf_float+0xb6>
 8007bf6:	f108 0801 	add.w	r8, r8, #1
 8007bfa:	68e3      	ldr	r3, [r4, #12]
 8007bfc:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8007bfe:	1a5b      	subs	r3, r3, r1
 8007c00:	4543      	cmp	r3, r8
 8007c02:	dcf0      	bgt.n	8007be6 <_printf_float+0x42e>
 8007c04:	e6fd      	b.n	8007a02 <_printf_float+0x24a>
 8007c06:	f04f 0800 	mov.w	r8, #0
 8007c0a:	f104 0919 	add.w	r9, r4, #25
 8007c0e:	e7f4      	b.n	8007bfa <_printf_float+0x442>

08007c10 <_printf_common>:
 8007c10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c14:	4616      	mov	r6, r2
 8007c16:	4698      	mov	r8, r3
 8007c18:	688a      	ldr	r2, [r1, #8]
 8007c1a:	690b      	ldr	r3, [r1, #16]
 8007c1c:	4607      	mov	r7, r0
 8007c1e:	4293      	cmp	r3, r2
 8007c20:	bfb8      	it	lt
 8007c22:	4613      	movlt	r3, r2
 8007c24:	6033      	str	r3, [r6, #0]
 8007c26:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007c2a:	460c      	mov	r4, r1
 8007c2c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007c30:	b10a      	cbz	r2, 8007c36 <_printf_common+0x26>
 8007c32:	3301      	adds	r3, #1
 8007c34:	6033      	str	r3, [r6, #0]
 8007c36:	6823      	ldr	r3, [r4, #0]
 8007c38:	0699      	lsls	r1, r3, #26
 8007c3a:	bf42      	ittt	mi
 8007c3c:	6833      	ldrmi	r3, [r6, #0]
 8007c3e:	3302      	addmi	r3, #2
 8007c40:	6033      	strmi	r3, [r6, #0]
 8007c42:	6825      	ldr	r5, [r4, #0]
 8007c44:	f015 0506 	ands.w	r5, r5, #6
 8007c48:	d106      	bne.n	8007c58 <_printf_common+0x48>
 8007c4a:	f104 0a19 	add.w	sl, r4, #25
 8007c4e:	68e3      	ldr	r3, [r4, #12]
 8007c50:	6832      	ldr	r2, [r6, #0]
 8007c52:	1a9b      	subs	r3, r3, r2
 8007c54:	42ab      	cmp	r3, r5
 8007c56:	dc2b      	bgt.n	8007cb0 <_printf_common+0xa0>
 8007c58:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007c5c:	6822      	ldr	r2, [r4, #0]
 8007c5e:	3b00      	subs	r3, #0
 8007c60:	bf18      	it	ne
 8007c62:	2301      	movne	r3, #1
 8007c64:	0692      	lsls	r2, r2, #26
 8007c66:	d430      	bmi.n	8007cca <_printf_common+0xba>
 8007c68:	4641      	mov	r1, r8
 8007c6a:	4638      	mov	r0, r7
 8007c6c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007c70:	47c8      	blx	r9
 8007c72:	3001      	adds	r0, #1
 8007c74:	d023      	beq.n	8007cbe <_printf_common+0xae>
 8007c76:	6823      	ldr	r3, [r4, #0]
 8007c78:	6922      	ldr	r2, [r4, #16]
 8007c7a:	f003 0306 	and.w	r3, r3, #6
 8007c7e:	2b04      	cmp	r3, #4
 8007c80:	bf14      	ite	ne
 8007c82:	2500      	movne	r5, #0
 8007c84:	6833      	ldreq	r3, [r6, #0]
 8007c86:	f04f 0600 	mov.w	r6, #0
 8007c8a:	bf08      	it	eq
 8007c8c:	68e5      	ldreq	r5, [r4, #12]
 8007c8e:	f104 041a 	add.w	r4, r4, #26
 8007c92:	bf08      	it	eq
 8007c94:	1aed      	subeq	r5, r5, r3
 8007c96:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8007c9a:	bf08      	it	eq
 8007c9c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007ca0:	4293      	cmp	r3, r2
 8007ca2:	bfc4      	itt	gt
 8007ca4:	1a9b      	subgt	r3, r3, r2
 8007ca6:	18ed      	addgt	r5, r5, r3
 8007ca8:	42b5      	cmp	r5, r6
 8007caa:	d11a      	bne.n	8007ce2 <_printf_common+0xd2>
 8007cac:	2000      	movs	r0, #0
 8007cae:	e008      	b.n	8007cc2 <_printf_common+0xb2>
 8007cb0:	2301      	movs	r3, #1
 8007cb2:	4652      	mov	r2, sl
 8007cb4:	4641      	mov	r1, r8
 8007cb6:	4638      	mov	r0, r7
 8007cb8:	47c8      	blx	r9
 8007cba:	3001      	adds	r0, #1
 8007cbc:	d103      	bne.n	8007cc6 <_printf_common+0xb6>
 8007cbe:	f04f 30ff 	mov.w	r0, #4294967295
 8007cc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007cc6:	3501      	adds	r5, #1
 8007cc8:	e7c1      	b.n	8007c4e <_printf_common+0x3e>
 8007cca:	2030      	movs	r0, #48	@ 0x30
 8007ccc:	18e1      	adds	r1, r4, r3
 8007cce:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007cd2:	1c5a      	adds	r2, r3, #1
 8007cd4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007cd8:	4422      	add	r2, r4
 8007cda:	3302      	adds	r3, #2
 8007cdc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007ce0:	e7c2      	b.n	8007c68 <_printf_common+0x58>
 8007ce2:	2301      	movs	r3, #1
 8007ce4:	4622      	mov	r2, r4
 8007ce6:	4641      	mov	r1, r8
 8007ce8:	4638      	mov	r0, r7
 8007cea:	47c8      	blx	r9
 8007cec:	3001      	adds	r0, #1
 8007cee:	d0e6      	beq.n	8007cbe <_printf_common+0xae>
 8007cf0:	3601      	adds	r6, #1
 8007cf2:	e7d9      	b.n	8007ca8 <_printf_common+0x98>

08007cf4 <_printf_i>:
 8007cf4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007cf8:	7e0f      	ldrb	r7, [r1, #24]
 8007cfa:	4691      	mov	r9, r2
 8007cfc:	2f78      	cmp	r7, #120	@ 0x78
 8007cfe:	4680      	mov	r8, r0
 8007d00:	460c      	mov	r4, r1
 8007d02:	469a      	mov	sl, r3
 8007d04:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007d06:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007d0a:	d807      	bhi.n	8007d1c <_printf_i+0x28>
 8007d0c:	2f62      	cmp	r7, #98	@ 0x62
 8007d0e:	d80a      	bhi.n	8007d26 <_printf_i+0x32>
 8007d10:	2f00      	cmp	r7, #0
 8007d12:	f000 80d1 	beq.w	8007eb8 <_printf_i+0x1c4>
 8007d16:	2f58      	cmp	r7, #88	@ 0x58
 8007d18:	f000 80b8 	beq.w	8007e8c <_printf_i+0x198>
 8007d1c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007d20:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007d24:	e03a      	b.n	8007d9c <_printf_i+0xa8>
 8007d26:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007d2a:	2b15      	cmp	r3, #21
 8007d2c:	d8f6      	bhi.n	8007d1c <_printf_i+0x28>
 8007d2e:	a101      	add	r1, pc, #4	@ (adr r1, 8007d34 <_printf_i+0x40>)
 8007d30:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007d34:	08007d8d 	.word	0x08007d8d
 8007d38:	08007da1 	.word	0x08007da1
 8007d3c:	08007d1d 	.word	0x08007d1d
 8007d40:	08007d1d 	.word	0x08007d1d
 8007d44:	08007d1d 	.word	0x08007d1d
 8007d48:	08007d1d 	.word	0x08007d1d
 8007d4c:	08007da1 	.word	0x08007da1
 8007d50:	08007d1d 	.word	0x08007d1d
 8007d54:	08007d1d 	.word	0x08007d1d
 8007d58:	08007d1d 	.word	0x08007d1d
 8007d5c:	08007d1d 	.word	0x08007d1d
 8007d60:	08007e9f 	.word	0x08007e9f
 8007d64:	08007dcb 	.word	0x08007dcb
 8007d68:	08007e59 	.word	0x08007e59
 8007d6c:	08007d1d 	.word	0x08007d1d
 8007d70:	08007d1d 	.word	0x08007d1d
 8007d74:	08007ec1 	.word	0x08007ec1
 8007d78:	08007d1d 	.word	0x08007d1d
 8007d7c:	08007dcb 	.word	0x08007dcb
 8007d80:	08007d1d 	.word	0x08007d1d
 8007d84:	08007d1d 	.word	0x08007d1d
 8007d88:	08007e61 	.word	0x08007e61
 8007d8c:	6833      	ldr	r3, [r6, #0]
 8007d8e:	1d1a      	adds	r2, r3, #4
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	6032      	str	r2, [r6, #0]
 8007d94:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007d98:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007d9c:	2301      	movs	r3, #1
 8007d9e:	e09c      	b.n	8007eda <_printf_i+0x1e6>
 8007da0:	6833      	ldr	r3, [r6, #0]
 8007da2:	6820      	ldr	r0, [r4, #0]
 8007da4:	1d19      	adds	r1, r3, #4
 8007da6:	6031      	str	r1, [r6, #0]
 8007da8:	0606      	lsls	r6, r0, #24
 8007daa:	d501      	bpl.n	8007db0 <_printf_i+0xbc>
 8007dac:	681d      	ldr	r5, [r3, #0]
 8007dae:	e003      	b.n	8007db8 <_printf_i+0xc4>
 8007db0:	0645      	lsls	r5, r0, #25
 8007db2:	d5fb      	bpl.n	8007dac <_printf_i+0xb8>
 8007db4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007db8:	2d00      	cmp	r5, #0
 8007dba:	da03      	bge.n	8007dc4 <_printf_i+0xd0>
 8007dbc:	232d      	movs	r3, #45	@ 0x2d
 8007dbe:	426d      	negs	r5, r5
 8007dc0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007dc4:	230a      	movs	r3, #10
 8007dc6:	4858      	ldr	r0, [pc, #352]	@ (8007f28 <_printf_i+0x234>)
 8007dc8:	e011      	b.n	8007dee <_printf_i+0xfa>
 8007dca:	6821      	ldr	r1, [r4, #0]
 8007dcc:	6833      	ldr	r3, [r6, #0]
 8007dce:	0608      	lsls	r0, r1, #24
 8007dd0:	f853 5b04 	ldr.w	r5, [r3], #4
 8007dd4:	d402      	bmi.n	8007ddc <_printf_i+0xe8>
 8007dd6:	0649      	lsls	r1, r1, #25
 8007dd8:	bf48      	it	mi
 8007dda:	b2ad      	uxthmi	r5, r5
 8007ddc:	2f6f      	cmp	r7, #111	@ 0x6f
 8007dde:	6033      	str	r3, [r6, #0]
 8007de0:	bf14      	ite	ne
 8007de2:	230a      	movne	r3, #10
 8007de4:	2308      	moveq	r3, #8
 8007de6:	4850      	ldr	r0, [pc, #320]	@ (8007f28 <_printf_i+0x234>)
 8007de8:	2100      	movs	r1, #0
 8007dea:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007dee:	6866      	ldr	r6, [r4, #4]
 8007df0:	2e00      	cmp	r6, #0
 8007df2:	60a6      	str	r6, [r4, #8]
 8007df4:	db05      	blt.n	8007e02 <_printf_i+0x10e>
 8007df6:	6821      	ldr	r1, [r4, #0]
 8007df8:	432e      	orrs	r6, r5
 8007dfa:	f021 0104 	bic.w	r1, r1, #4
 8007dfe:	6021      	str	r1, [r4, #0]
 8007e00:	d04b      	beq.n	8007e9a <_printf_i+0x1a6>
 8007e02:	4616      	mov	r6, r2
 8007e04:	fbb5 f1f3 	udiv	r1, r5, r3
 8007e08:	fb03 5711 	mls	r7, r3, r1, r5
 8007e0c:	5dc7      	ldrb	r7, [r0, r7]
 8007e0e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007e12:	462f      	mov	r7, r5
 8007e14:	42bb      	cmp	r3, r7
 8007e16:	460d      	mov	r5, r1
 8007e18:	d9f4      	bls.n	8007e04 <_printf_i+0x110>
 8007e1a:	2b08      	cmp	r3, #8
 8007e1c:	d10b      	bne.n	8007e36 <_printf_i+0x142>
 8007e1e:	6823      	ldr	r3, [r4, #0]
 8007e20:	07df      	lsls	r7, r3, #31
 8007e22:	d508      	bpl.n	8007e36 <_printf_i+0x142>
 8007e24:	6923      	ldr	r3, [r4, #16]
 8007e26:	6861      	ldr	r1, [r4, #4]
 8007e28:	4299      	cmp	r1, r3
 8007e2a:	bfde      	ittt	le
 8007e2c:	2330      	movle	r3, #48	@ 0x30
 8007e2e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007e32:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007e36:	1b92      	subs	r2, r2, r6
 8007e38:	6122      	str	r2, [r4, #16]
 8007e3a:	464b      	mov	r3, r9
 8007e3c:	4621      	mov	r1, r4
 8007e3e:	4640      	mov	r0, r8
 8007e40:	f8cd a000 	str.w	sl, [sp]
 8007e44:	aa03      	add	r2, sp, #12
 8007e46:	f7ff fee3 	bl	8007c10 <_printf_common>
 8007e4a:	3001      	adds	r0, #1
 8007e4c:	d14a      	bne.n	8007ee4 <_printf_i+0x1f0>
 8007e4e:	f04f 30ff 	mov.w	r0, #4294967295
 8007e52:	b004      	add	sp, #16
 8007e54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e58:	6823      	ldr	r3, [r4, #0]
 8007e5a:	f043 0320 	orr.w	r3, r3, #32
 8007e5e:	6023      	str	r3, [r4, #0]
 8007e60:	2778      	movs	r7, #120	@ 0x78
 8007e62:	4832      	ldr	r0, [pc, #200]	@ (8007f2c <_printf_i+0x238>)
 8007e64:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007e68:	6823      	ldr	r3, [r4, #0]
 8007e6a:	6831      	ldr	r1, [r6, #0]
 8007e6c:	061f      	lsls	r7, r3, #24
 8007e6e:	f851 5b04 	ldr.w	r5, [r1], #4
 8007e72:	d402      	bmi.n	8007e7a <_printf_i+0x186>
 8007e74:	065f      	lsls	r7, r3, #25
 8007e76:	bf48      	it	mi
 8007e78:	b2ad      	uxthmi	r5, r5
 8007e7a:	6031      	str	r1, [r6, #0]
 8007e7c:	07d9      	lsls	r1, r3, #31
 8007e7e:	bf44      	itt	mi
 8007e80:	f043 0320 	orrmi.w	r3, r3, #32
 8007e84:	6023      	strmi	r3, [r4, #0]
 8007e86:	b11d      	cbz	r5, 8007e90 <_printf_i+0x19c>
 8007e88:	2310      	movs	r3, #16
 8007e8a:	e7ad      	b.n	8007de8 <_printf_i+0xf4>
 8007e8c:	4826      	ldr	r0, [pc, #152]	@ (8007f28 <_printf_i+0x234>)
 8007e8e:	e7e9      	b.n	8007e64 <_printf_i+0x170>
 8007e90:	6823      	ldr	r3, [r4, #0]
 8007e92:	f023 0320 	bic.w	r3, r3, #32
 8007e96:	6023      	str	r3, [r4, #0]
 8007e98:	e7f6      	b.n	8007e88 <_printf_i+0x194>
 8007e9a:	4616      	mov	r6, r2
 8007e9c:	e7bd      	b.n	8007e1a <_printf_i+0x126>
 8007e9e:	6833      	ldr	r3, [r6, #0]
 8007ea0:	6825      	ldr	r5, [r4, #0]
 8007ea2:	1d18      	adds	r0, r3, #4
 8007ea4:	6961      	ldr	r1, [r4, #20]
 8007ea6:	6030      	str	r0, [r6, #0]
 8007ea8:	062e      	lsls	r6, r5, #24
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	d501      	bpl.n	8007eb2 <_printf_i+0x1be>
 8007eae:	6019      	str	r1, [r3, #0]
 8007eb0:	e002      	b.n	8007eb8 <_printf_i+0x1c4>
 8007eb2:	0668      	lsls	r0, r5, #25
 8007eb4:	d5fb      	bpl.n	8007eae <_printf_i+0x1ba>
 8007eb6:	8019      	strh	r1, [r3, #0]
 8007eb8:	2300      	movs	r3, #0
 8007eba:	4616      	mov	r6, r2
 8007ebc:	6123      	str	r3, [r4, #16]
 8007ebe:	e7bc      	b.n	8007e3a <_printf_i+0x146>
 8007ec0:	6833      	ldr	r3, [r6, #0]
 8007ec2:	2100      	movs	r1, #0
 8007ec4:	1d1a      	adds	r2, r3, #4
 8007ec6:	6032      	str	r2, [r6, #0]
 8007ec8:	681e      	ldr	r6, [r3, #0]
 8007eca:	6862      	ldr	r2, [r4, #4]
 8007ecc:	4630      	mov	r0, r6
 8007ece:	f000 f9b4 	bl	800823a <memchr>
 8007ed2:	b108      	cbz	r0, 8007ed8 <_printf_i+0x1e4>
 8007ed4:	1b80      	subs	r0, r0, r6
 8007ed6:	6060      	str	r0, [r4, #4]
 8007ed8:	6863      	ldr	r3, [r4, #4]
 8007eda:	6123      	str	r3, [r4, #16]
 8007edc:	2300      	movs	r3, #0
 8007ede:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007ee2:	e7aa      	b.n	8007e3a <_printf_i+0x146>
 8007ee4:	4632      	mov	r2, r6
 8007ee6:	4649      	mov	r1, r9
 8007ee8:	4640      	mov	r0, r8
 8007eea:	6923      	ldr	r3, [r4, #16]
 8007eec:	47d0      	blx	sl
 8007eee:	3001      	adds	r0, #1
 8007ef0:	d0ad      	beq.n	8007e4e <_printf_i+0x15a>
 8007ef2:	6823      	ldr	r3, [r4, #0]
 8007ef4:	079b      	lsls	r3, r3, #30
 8007ef6:	d413      	bmi.n	8007f20 <_printf_i+0x22c>
 8007ef8:	68e0      	ldr	r0, [r4, #12]
 8007efa:	9b03      	ldr	r3, [sp, #12]
 8007efc:	4298      	cmp	r0, r3
 8007efe:	bfb8      	it	lt
 8007f00:	4618      	movlt	r0, r3
 8007f02:	e7a6      	b.n	8007e52 <_printf_i+0x15e>
 8007f04:	2301      	movs	r3, #1
 8007f06:	4632      	mov	r2, r6
 8007f08:	4649      	mov	r1, r9
 8007f0a:	4640      	mov	r0, r8
 8007f0c:	47d0      	blx	sl
 8007f0e:	3001      	adds	r0, #1
 8007f10:	d09d      	beq.n	8007e4e <_printf_i+0x15a>
 8007f12:	3501      	adds	r5, #1
 8007f14:	68e3      	ldr	r3, [r4, #12]
 8007f16:	9903      	ldr	r1, [sp, #12]
 8007f18:	1a5b      	subs	r3, r3, r1
 8007f1a:	42ab      	cmp	r3, r5
 8007f1c:	dcf2      	bgt.n	8007f04 <_printf_i+0x210>
 8007f1e:	e7eb      	b.n	8007ef8 <_printf_i+0x204>
 8007f20:	2500      	movs	r5, #0
 8007f22:	f104 0619 	add.w	r6, r4, #25
 8007f26:	e7f5      	b.n	8007f14 <_printf_i+0x220>
 8007f28:	0800a008 	.word	0x0800a008
 8007f2c:	0800a019 	.word	0x0800a019

08007f30 <std>:
 8007f30:	2300      	movs	r3, #0
 8007f32:	b510      	push	{r4, lr}
 8007f34:	4604      	mov	r4, r0
 8007f36:	e9c0 3300 	strd	r3, r3, [r0]
 8007f3a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007f3e:	6083      	str	r3, [r0, #8]
 8007f40:	8181      	strh	r1, [r0, #12]
 8007f42:	6643      	str	r3, [r0, #100]	@ 0x64
 8007f44:	81c2      	strh	r2, [r0, #14]
 8007f46:	6183      	str	r3, [r0, #24]
 8007f48:	4619      	mov	r1, r3
 8007f4a:	2208      	movs	r2, #8
 8007f4c:	305c      	adds	r0, #92	@ 0x5c
 8007f4e:	f000 f8f4 	bl	800813a <memset>
 8007f52:	4b0d      	ldr	r3, [pc, #52]	@ (8007f88 <std+0x58>)
 8007f54:	6224      	str	r4, [r4, #32]
 8007f56:	6263      	str	r3, [r4, #36]	@ 0x24
 8007f58:	4b0c      	ldr	r3, [pc, #48]	@ (8007f8c <std+0x5c>)
 8007f5a:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007f5c:	4b0c      	ldr	r3, [pc, #48]	@ (8007f90 <std+0x60>)
 8007f5e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007f60:	4b0c      	ldr	r3, [pc, #48]	@ (8007f94 <std+0x64>)
 8007f62:	6323      	str	r3, [r4, #48]	@ 0x30
 8007f64:	4b0c      	ldr	r3, [pc, #48]	@ (8007f98 <std+0x68>)
 8007f66:	429c      	cmp	r4, r3
 8007f68:	d006      	beq.n	8007f78 <std+0x48>
 8007f6a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007f6e:	4294      	cmp	r4, r2
 8007f70:	d002      	beq.n	8007f78 <std+0x48>
 8007f72:	33d0      	adds	r3, #208	@ 0xd0
 8007f74:	429c      	cmp	r4, r3
 8007f76:	d105      	bne.n	8007f84 <std+0x54>
 8007f78:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007f7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f80:	f000 b958 	b.w	8008234 <__retarget_lock_init_recursive>
 8007f84:	bd10      	pop	{r4, pc}
 8007f86:	bf00      	nop
 8007f88:	080080b5 	.word	0x080080b5
 8007f8c:	080080d7 	.word	0x080080d7
 8007f90:	0800810f 	.word	0x0800810f
 8007f94:	08008133 	.word	0x08008133
 8007f98:	20000808 	.word	0x20000808

08007f9c <stdio_exit_handler>:
 8007f9c:	4a02      	ldr	r2, [pc, #8]	@ (8007fa8 <stdio_exit_handler+0xc>)
 8007f9e:	4903      	ldr	r1, [pc, #12]	@ (8007fac <stdio_exit_handler+0x10>)
 8007fa0:	4803      	ldr	r0, [pc, #12]	@ (8007fb0 <stdio_exit_handler+0x14>)
 8007fa2:	f000 b869 	b.w	8008078 <_fwalk_sglue>
 8007fa6:	bf00      	nop
 8007fa8:	20000010 	.word	0x20000010
 8007fac:	08009921 	.word	0x08009921
 8007fb0:	20000020 	.word	0x20000020

08007fb4 <cleanup_stdio>:
 8007fb4:	6841      	ldr	r1, [r0, #4]
 8007fb6:	4b0c      	ldr	r3, [pc, #48]	@ (8007fe8 <cleanup_stdio+0x34>)
 8007fb8:	b510      	push	{r4, lr}
 8007fba:	4299      	cmp	r1, r3
 8007fbc:	4604      	mov	r4, r0
 8007fbe:	d001      	beq.n	8007fc4 <cleanup_stdio+0x10>
 8007fc0:	f001 fcae 	bl	8009920 <_fflush_r>
 8007fc4:	68a1      	ldr	r1, [r4, #8]
 8007fc6:	4b09      	ldr	r3, [pc, #36]	@ (8007fec <cleanup_stdio+0x38>)
 8007fc8:	4299      	cmp	r1, r3
 8007fca:	d002      	beq.n	8007fd2 <cleanup_stdio+0x1e>
 8007fcc:	4620      	mov	r0, r4
 8007fce:	f001 fca7 	bl	8009920 <_fflush_r>
 8007fd2:	68e1      	ldr	r1, [r4, #12]
 8007fd4:	4b06      	ldr	r3, [pc, #24]	@ (8007ff0 <cleanup_stdio+0x3c>)
 8007fd6:	4299      	cmp	r1, r3
 8007fd8:	d004      	beq.n	8007fe4 <cleanup_stdio+0x30>
 8007fda:	4620      	mov	r0, r4
 8007fdc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007fe0:	f001 bc9e 	b.w	8009920 <_fflush_r>
 8007fe4:	bd10      	pop	{r4, pc}
 8007fe6:	bf00      	nop
 8007fe8:	20000808 	.word	0x20000808
 8007fec:	20000870 	.word	0x20000870
 8007ff0:	200008d8 	.word	0x200008d8

08007ff4 <global_stdio_init.part.0>:
 8007ff4:	b510      	push	{r4, lr}
 8007ff6:	4b0b      	ldr	r3, [pc, #44]	@ (8008024 <global_stdio_init.part.0+0x30>)
 8007ff8:	4c0b      	ldr	r4, [pc, #44]	@ (8008028 <global_stdio_init.part.0+0x34>)
 8007ffa:	4a0c      	ldr	r2, [pc, #48]	@ (800802c <global_stdio_init.part.0+0x38>)
 8007ffc:	4620      	mov	r0, r4
 8007ffe:	601a      	str	r2, [r3, #0]
 8008000:	2104      	movs	r1, #4
 8008002:	2200      	movs	r2, #0
 8008004:	f7ff ff94 	bl	8007f30 <std>
 8008008:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800800c:	2201      	movs	r2, #1
 800800e:	2109      	movs	r1, #9
 8008010:	f7ff ff8e 	bl	8007f30 <std>
 8008014:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008018:	2202      	movs	r2, #2
 800801a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800801e:	2112      	movs	r1, #18
 8008020:	f7ff bf86 	b.w	8007f30 <std>
 8008024:	20000940 	.word	0x20000940
 8008028:	20000808 	.word	0x20000808
 800802c:	08007f9d 	.word	0x08007f9d

08008030 <__sfp_lock_acquire>:
 8008030:	4801      	ldr	r0, [pc, #4]	@ (8008038 <__sfp_lock_acquire+0x8>)
 8008032:	f000 b900 	b.w	8008236 <__retarget_lock_acquire_recursive>
 8008036:	bf00      	nop
 8008038:	20000949 	.word	0x20000949

0800803c <__sfp_lock_release>:
 800803c:	4801      	ldr	r0, [pc, #4]	@ (8008044 <__sfp_lock_release+0x8>)
 800803e:	f000 b8fb 	b.w	8008238 <__retarget_lock_release_recursive>
 8008042:	bf00      	nop
 8008044:	20000949 	.word	0x20000949

08008048 <__sinit>:
 8008048:	b510      	push	{r4, lr}
 800804a:	4604      	mov	r4, r0
 800804c:	f7ff fff0 	bl	8008030 <__sfp_lock_acquire>
 8008050:	6a23      	ldr	r3, [r4, #32]
 8008052:	b11b      	cbz	r3, 800805c <__sinit+0x14>
 8008054:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008058:	f7ff bff0 	b.w	800803c <__sfp_lock_release>
 800805c:	4b04      	ldr	r3, [pc, #16]	@ (8008070 <__sinit+0x28>)
 800805e:	6223      	str	r3, [r4, #32]
 8008060:	4b04      	ldr	r3, [pc, #16]	@ (8008074 <__sinit+0x2c>)
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	2b00      	cmp	r3, #0
 8008066:	d1f5      	bne.n	8008054 <__sinit+0xc>
 8008068:	f7ff ffc4 	bl	8007ff4 <global_stdio_init.part.0>
 800806c:	e7f2      	b.n	8008054 <__sinit+0xc>
 800806e:	bf00      	nop
 8008070:	08007fb5 	.word	0x08007fb5
 8008074:	20000940 	.word	0x20000940

08008078 <_fwalk_sglue>:
 8008078:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800807c:	4607      	mov	r7, r0
 800807e:	4688      	mov	r8, r1
 8008080:	4614      	mov	r4, r2
 8008082:	2600      	movs	r6, #0
 8008084:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008088:	f1b9 0901 	subs.w	r9, r9, #1
 800808c:	d505      	bpl.n	800809a <_fwalk_sglue+0x22>
 800808e:	6824      	ldr	r4, [r4, #0]
 8008090:	2c00      	cmp	r4, #0
 8008092:	d1f7      	bne.n	8008084 <_fwalk_sglue+0xc>
 8008094:	4630      	mov	r0, r6
 8008096:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800809a:	89ab      	ldrh	r3, [r5, #12]
 800809c:	2b01      	cmp	r3, #1
 800809e:	d907      	bls.n	80080b0 <_fwalk_sglue+0x38>
 80080a0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80080a4:	3301      	adds	r3, #1
 80080a6:	d003      	beq.n	80080b0 <_fwalk_sglue+0x38>
 80080a8:	4629      	mov	r1, r5
 80080aa:	4638      	mov	r0, r7
 80080ac:	47c0      	blx	r8
 80080ae:	4306      	orrs	r6, r0
 80080b0:	3568      	adds	r5, #104	@ 0x68
 80080b2:	e7e9      	b.n	8008088 <_fwalk_sglue+0x10>

080080b4 <__sread>:
 80080b4:	b510      	push	{r4, lr}
 80080b6:	460c      	mov	r4, r1
 80080b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080bc:	f000 f86c 	bl	8008198 <_read_r>
 80080c0:	2800      	cmp	r0, #0
 80080c2:	bfab      	itete	ge
 80080c4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80080c6:	89a3      	ldrhlt	r3, [r4, #12]
 80080c8:	181b      	addge	r3, r3, r0
 80080ca:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80080ce:	bfac      	ite	ge
 80080d0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80080d2:	81a3      	strhlt	r3, [r4, #12]
 80080d4:	bd10      	pop	{r4, pc}

080080d6 <__swrite>:
 80080d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80080da:	461f      	mov	r7, r3
 80080dc:	898b      	ldrh	r3, [r1, #12]
 80080de:	4605      	mov	r5, r0
 80080e0:	05db      	lsls	r3, r3, #23
 80080e2:	460c      	mov	r4, r1
 80080e4:	4616      	mov	r6, r2
 80080e6:	d505      	bpl.n	80080f4 <__swrite+0x1e>
 80080e8:	2302      	movs	r3, #2
 80080ea:	2200      	movs	r2, #0
 80080ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080f0:	f000 f840 	bl	8008174 <_lseek_r>
 80080f4:	89a3      	ldrh	r3, [r4, #12]
 80080f6:	4632      	mov	r2, r6
 80080f8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80080fc:	81a3      	strh	r3, [r4, #12]
 80080fe:	4628      	mov	r0, r5
 8008100:	463b      	mov	r3, r7
 8008102:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008106:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800810a:	f000 b857 	b.w	80081bc <_write_r>

0800810e <__sseek>:
 800810e:	b510      	push	{r4, lr}
 8008110:	460c      	mov	r4, r1
 8008112:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008116:	f000 f82d 	bl	8008174 <_lseek_r>
 800811a:	1c43      	adds	r3, r0, #1
 800811c:	89a3      	ldrh	r3, [r4, #12]
 800811e:	bf15      	itete	ne
 8008120:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008122:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008126:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800812a:	81a3      	strheq	r3, [r4, #12]
 800812c:	bf18      	it	ne
 800812e:	81a3      	strhne	r3, [r4, #12]
 8008130:	bd10      	pop	{r4, pc}

08008132 <__sclose>:
 8008132:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008136:	f000 b80d 	b.w	8008154 <_close_r>

0800813a <memset>:
 800813a:	4603      	mov	r3, r0
 800813c:	4402      	add	r2, r0
 800813e:	4293      	cmp	r3, r2
 8008140:	d100      	bne.n	8008144 <memset+0xa>
 8008142:	4770      	bx	lr
 8008144:	f803 1b01 	strb.w	r1, [r3], #1
 8008148:	e7f9      	b.n	800813e <memset+0x4>
	...

0800814c <_localeconv_r>:
 800814c:	4800      	ldr	r0, [pc, #0]	@ (8008150 <_localeconv_r+0x4>)
 800814e:	4770      	bx	lr
 8008150:	2000015c 	.word	0x2000015c

08008154 <_close_r>:
 8008154:	b538      	push	{r3, r4, r5, lr}
 8008156:	2300      	movs	r3, #0
 8008158:	4d05      	ldr	r5, [pc, #20]	@ (8008170 <_close_r+0x1c>)
 800815a:	4604      	mov	r4, r0
 800815c:	4608      	mov	r0, r1
 800815e:	602b      	str	r3, [r5, #0]
 8008160:	f7fa fddd 	bl	8002d1e <_close>
 8008164:	1c43      	adds	r3, r0, #1
 8008166:	d102      	bne.n	800816e <_close_r+0x1a>
 8008168:	682b      	ldr	r3, [r5, #0]
 800816a:	b103      	cbz	r3, 800816e <_close_r+0x1a>
 800816c:	6023      	str	r3, [r4, #0]
 800816e:	bd38      	pop	{r3, r4, r5, pc}
 8008170:	20000944 	.word	0x20000944

08008174 <_lseek_r>:
 8008174:	b538      	push	{r3, r4, r5, lr}
 8008176:	4604      	mov	r4, r0
 8008178:	4608      	mov	r0, r1
 800817a:	4611      	mov	r1, r2
 800817c:	2200      	movs	r2, #0
 800817e:	4d05      	ldr	r5, [pc, #20]	@ (8008194 <_lseek_r+0x20>)
 8008180:	602a      	str	r2, [r5, #0]
 8008182:	461a      	mov	r2, r3
 8008184:	f7fa fdef 	bl	8002d66 <_lseek>
 8008188:	1c43      	adds	r3, r0, #1
 800818a:	d102      	bne.n	8008192 <_lseek_r+0x1e>
 800818c:	682b      	ldr	r3, [r5, #0]
 800818e:	b103      	cbz	r3, 8008192 <_lseek_r+0x1e>
 8008190:	6023      	str	r3, [r4, #0]
 8008192:	bd38      	pop	{r3, r4, r5, pc}
 8008194:	20000944 	.word	0x20000944

08008198 <_read_r>:
 8008198:	b538      	push	{r3, r4, r5, lr}
 800819a:	4604      	mov	r4, r0
 800819c:	4608      	mov	r0, r1
 800819e:	4611      	mov	r1, r2
 80081a0:	2200      	movs	r2, #0
 80081a2:	4d05      	ldr	r5, [pc, #20]	@ (80081b8 <_read_r+0x20>)
 80081a4:	602a      	str	r2, [r5, #0]
 80081a6:	461a      	mov	r2, r3
 80081a8:	f7fa fd80 	bl	8002cac <_read>
 80081ac:	1c43      	adds	r3, r0, #1
 80081ae:	d102      	bne.n	80081b6 <_read_r+0x1e>
 80081b0:	682b      	ldr	r3, [r5, #0]
 80081b2:	b103      	cbz	r3, 80081b6 <_read_r+0x1e>
 80081b4:	6023      	str	r3, [r4, #0]
 80081b6:	bd38      	pop	{r3, r4, r5, pc}
 80081b8:	20000944 	.word	0x20000944

080081bc <_write_r>:
 80081bc:	b538      	push	{r3, r4, r5, lr}
 80081be:	4604      	mov	r4, r0
 80081c0:	4608      	mov	r0, r1
 80081c2:	4611      	mov	r1, r2
 80081c4:	2200      	movs	r2, #0
 80081c6:	4d05      	ldr	r5, [pc, #20]	@ (80081dc <_write_r+0x20>)
 80081c8:	602a      	str	r2, [r5, #0]
 80081ca:	461a      	mov	r2, r3
 80081cc:	f7fa fd8b 	bl	8002ce6 <_write>
 80081d0:	1c43      	adds	r3, r0, #1
 80081d2:	d102      	bne.n	80081da <_write_r+0x1e>
 80081d4:	682b      	ldr	r3, [r5, #0]
 80081d6:	b103      	cbz	r3, 80081da <_write_r+0x1e>
 80081d8:	6023      	str	r3, [r4, #0]
 80081da:	bd38      	pop	{r3, r4, r5, pc}
 80081dc:	20000944 	.word	0x20000944

080081e0 <__errno>:
 80081e0:	4b01      	ldr	r3, [pc, #4]	@ (80081e8 <__errno+0x8>)
 80081e2:	6818      	ldr	r0, [r3, #0]
 80081e4:	4770      	bx	lr
 80081e6:	bf00      	nop
 80081e8:	2000001c 	.word	0x2000001c

080081ec <__libc_init_array>:
 80081ec:	b570      	push	{r4, r5, r6, lr}
 80081ee:	2600      	movs	r6, #0
 80081f0:	4d0c      	ldr	r5, [pc, #48]	@ (8008224 <__libc_init_array+0x38>)
 80081f2:	4c0d      	ldr	r4, [pc, #52]	@ (8008228 <__libc_init_array+0x3c>)
 80081f4:	1b64      	subs	r4, r4, r5
 80081f6:	10a4      	asrs	r4, r4, #2
 80081f8:	42a6      	cmp	r6, r4
 80081fa:	d109      	bne.n	8008210 <__libc_init_array+0x24>
 80081fc:	f001 fece 	bl	8009f9c <_init>
 8008200:	2600      	movs	r6, #0
 8008202:	4d0a      	ldr	r5, [pc, #40]	@ (800822c <__libc_init_array+0x40>)
 8008204:	4c0a      	ldr	r4, [pc, #40]	@ (8008230 <__libc_init_array+0x44>)
 8008206:	1b64      	subs	r4, r4, r5
 8008208:	10a4      	asrs	r4, r4, #2
 800820a:	42a6      	cmp	r6, r4
 800820c:	d105      	bne.n	800821a <__libc_init_array+0x2e>
 800820e:	bd70      	pop	{r4, r5, r6, pc}
 8008210:	f855 3b04 	ldr.w	r3, [r5], #4
 8008214:	4798      	blx	r3
 8008216:	3601      	adds	r6, #1
 8008218:	e7ee      	b.n	80081f8 <__libc_init_array+0xc>
 800821a:	f855 3b04 	ldr.w	r3, [r5], #4
 800821e:	4798      	blx	r3
 8008220:	3601      	adds	r6, #1
 8008222:	e7f2      	b.n	800820a <__libc_init_array+0x1e>
 8008224:	0800a374 	.word	0x0800a374
 8008228:	0800a374 	.word	0x0800a374
 800822c:	0800a374 	.word	0x0800a374
 8008230:	0800a378 	.word	0x0800a378

08008234 <__retarget_lock_init_recursive>:
 8008234:	4770      	bx	lr

08008236 <__retarget_lock_acquire_recursive>:
 8008236:	4770      	bx	lr

08008238 <__retarget_lock_release_recursive>:
 8008238:	4770      	bx	lr

0800823a <memchr>:
 800823a:	4603      	mov	r3, r0
 800823c:	b510      	push	{r4, lr}
 800823e:	b2c9      	uxtb	r1, r1
 8008240:	4402      	add	r2, r0
 8008242:	4293      	cmp	r3, r2
 8008244:	4618      	mov	r0, r3
 8008246:	d101      	bne.n	800824c <memchr+0x12>
 8008248:	2000      	movs	r0, #0
 800824a:	e003      	b.n	8008254 <memchr+0x1a>
 800824c:	7804      	ldrb	r4, [r0, #0]
 800824e:	3301      	adds	r3, #1
 8008250:	428c      	cmp	r4, r1
 8008252:	d1f6      	bne.n	8008242 <memchr+0x8>
 8008254:	bd10      	pop	{r4, pc}

08008256 <memcpy>:
 8008256:	440a      	add	r2, r1
 8008258:	4291      	cmp	r1, r2
 800825a:	f100 33ff 	add.w	r3, r0, #4294967295
 800825e:	d100      	bne.n	8008262 <memcpy+0xc>
 8008260:	4770      	bx	lr
 8008262:	b510      	push	{r4, lr}
 8008264:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008268:	4291      	cmp	r1, r2
 800826a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800826e:	d1f9      	bne.n	8008264 <memcpy+0xe>
 8008270:	bd10      	pop	{r4, pc}

08008272 <quorem>:
 8008272:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008276:	6903      	ldr	r3, [r0, #16]
 8008278:	690c      	ldr	r4, [r1, #16]
 800827a:	4607      	mov	r7, r0
 800827c:	42a3      	cmp	r3, r4
 800827e:	db7e      	blt.n	800837e <quorem+0x10c>
 8008280:	3c01      	subs	r4, #1
 8008282:	00a3      	lsls	r3, r4, #2
 8008284:	f100 0514 	add.w	r5, r0, #20
 8008288:	f101 0814 	add.w	r8, r1, #20
 800828c:	9300      	str	r3, [sp, #0]
 800828e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008292:	9301      	str	r3, [sp, #4]
 8008294:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008298:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800829c:	3301      	adds	r3, #1
 800829e:	429a      	cmp	r2, r3
 80082a0:	fbb2 f6f3 	udiv	r6, r2, r3
 80082a4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80082a8:	d32e      	bcc.n	8008308 <quorem+0x96>
 80082aa:	f04f 0a00 	mov.w	sl, #0
 80082ae:	46c4      	mov	ip, r8
 80082b0:	46ae      	mov	lr, r5
 80082b2:	46d3      	mov	fp, sl
 80082b4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80082b8:	b298      	uxth	r0, r3
 80082ba:	fb06 a000 	mla	r0, r6, r0, sl
 80082be:	0c1b      	lsrs	r3, r3, #16
 80082c0:	0c02      	lsrs	r2, r0, #16
 80082c2:	fb06 2303 	mla	r3, r6, r3, r2
 80082c6:	f8de 2000 	ldr.w	r2, [lr]
 80082ca:	b280      	uxth	r0, r0
 80082cc:	b292      	uxth	r2, r2
 80082ce:	1a12      	subs	r2, r2, r0
 80082d0:	445a      	add	r2, fp
 80082d2:	f8de 0000 	ldr.w	r0, [lr]
 80082d6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80082da:	b29b      	uxth	r3, r3
 80082dc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80082e0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80082e4:	b292      	uxth	r2, r2
 80082e6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80082ea:	45e1      	cmp	r9, ip
 80082ec:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80082f0:	f84e 2b04 	str.w	r2, [lr], #4
 80082f4:	d2de      	bcs.n	80082b4 <quorem+0x42>
 80082f6:	9b00      	ldr	r3, [sp, #0]
 80082f8:	58eb      	ldr	r3, [r5, r3]
 80082fa:	b92b      	cbnz	r3, 8008308 <quorem+0x96>
 80082fc:	9b01      	ldr	r3, [sp, #4]
 80082fe:	3b04      	subs	r3, #4
 8008300:	429d      	cmp	r5, r3
 8008302:	461a      	mov	r2, r3
 8008304:	d32f      	bcc.n	8008366 <quorem+0xf4>
 8008306:	613c      	str	r4, [r7, #16]
 8008308:	4638      	mov	r0, r7
 800830a:	f001 f981 	bl	8009610 <__mcmp>
 800830e:	2800      	cmp	r0, #0
 8008310:	db25      	blt.n	800835e <quorem+0xec>
 8008312:	4629      	mov	r1, r5
 8008314:	2000      	movs	r0, #0
 8008316:	f858 2b04 	ldr.w	r2, [r8], #4
 800831a:	f8d1 c000 	ldr.w	ip, [r1]
 800831e:	fa1f fe82 	uxth.w	lr, r2
 8008322:	fa1f f38c 	uxth.w	r3, ip
 8008326:	eba3 030e 	sub.w	r3, r3, lr
 800832a:	4403      	add	r3, r0
 800832c:	0c12      	lsrs	r2, r2, #16
 800832e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008332:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008336:	b29b      	uxth	r3, r3
 8008338:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800833c:	45c1      	cmp	r9, r8
 800833e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008342:	f841 3b04 	str.w	r3, [r1], #4
 8008346:	d2e6      	bcs.n	8008316 <quorem+0xa4>
 8008348:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800834c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008350:	b922      	cbnz	r2, 800835c <quorem+0xea>
 8008352:	3b04      	subs	r3, #4
 8008354:	429d      	cmp	r5, r3
 8008356:	461a      	mov	r2, r3
 8008358:	d30b      	bcc.n	8008372 <quorem+0x100>
 800835a:	613c      	str	r4, [r7, #16]
 800835c:	3601      	adds	r6, #1
 800835e:	4630      	mov	r0, r6
 8008360:	b003      	add	sp, #12
 8008362:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008366:	6812      	ldr	r2, [r2, #0]
 8008368:	3b04      	subs	r3, #4
 800836a:	2a00      	cmp	r2, #0
 800836c:	d1cb      	bne.n	8008306 <quorem+0x94>
 800836e:	3c01      	subs	r4, #1
 8008370:	e7c6      	b.n	8008300 <quorem+0x8e>
 8008372:	6812      	ldr	r2, [r2, #0]
 8008374:	3b04      	subs	r3, #4
 8008376:	2a00      	cmp	r2, #0
 8008378:	d1ef      	bne.n	800835a <quorem+0xe8>
 800837a:	3c01      	subs	r4, #1
 800837c:	e7ea      	b.n	8008354 <quorem+0xe2>
 800837e:	2000      	movs	r0, #0
 8008380:	e7ee      	b.n	8008360 <quorem+0xee>
 8008382:	0000      	movs	r0, r0
 8008384:	0000      	movs	r0, r0
	...

08008388 <_dtoa_r>:
 8008388:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800838c:	4614      	mov	r4, r2
 800838e:	461d      	mov	r5, r3
 8008390:	69c7      	ldr	r7, [r0, #28]
 8008392:	b097      	sub	sp, #92	@ 0x5c
 8008394:	4681      	mov	r9, r0
 8008396:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800839a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800839c:	b97f      	cbnz	r7, 80083be <_dtoa_r+0x36>
 800839e:	2010      	movs	r0, #16
 80083a0:	f000 fe0e 	bl	8008fc0 <malloc>
 80083a4:	4602      	mov	r2, r0
 80083a6:	f8c9 001c 	str.w	r0, [r9, #28]
 80083aa:	b920      	cbnz	r0, 80083b6 <_dtoa_r+0x2e>
 80083ac:	21ef      	movs	r1, #239	@ 0xef
 80083ae:	4bac      	ldr	r3, [pc, #688]	@ (8008660 <_dtoa_r+0x2d8>)
 80083b0:	48ac      	ldr	r0, [pc, #688]	@ (8008664 <_dtoa_r+0x2dc>)
 80083b2:	f001 faed 	bl	8009990 <__assert_func>
 80083b6:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80083ba:	6007      	str	r7, [r0, #0]
 80083bc:	60c7      	str	r7, [r0, #12]
 80083be:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80083c2:	6819      	ldr	r1, [r3, #0]
 80083c4:	b159      	cbz	r1, 80083de <_dtoa_r+0x56>
 80083c6:	685a      	ldr	r2, [r3, #4]
 80083c8:	2301      	movs	r3, #1
 80083ca:	4093      	lsls	r3, r2
 80083cc:	604a      	str	r2, [r1, #4]
 80083ce:	608b      	str	r3, [r1, #8]
 80083d0:	4648      	mov	r0, r9
 80083d2:	f000 feeb 	bl	80091ac <_Bfree>
 80083d6:	2200      	movs	r2, #0
 80083d8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80083dc:	601a      	str	r2, [r3, #0]
 80083de:	1e2b      	subs	r3, r5, #0
 80083e0:	bfaf      	iteee	ge
 80083e2:	2300      	movge	r3, #0
 80083e4:	2201      	movlt	r2, #1
 80083e6:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80083ea:	9307      	strlt	r3, [sp, #28]
 80083ec:	bfa8      	it	ge
 80083ee:	6033      	strge	r3, [r6, #0]
 80083f0:	f8dd 801c 	ldr.w	r8, [sp, #28]
 80083f4:	4b9c      	ldr	r3, [pc, #624]	@ (8008668 <_dtoa_r+0x2e0>)
 80083f6:	bfb8      	it	lt
 80083f8:	6032      	strlt	r2, [r6, #0]
 80083fa:	ea33 0308 	bics.w	r3, r3, r8
 80083fe:	d112      	bne.n	8008426 <_dtoa_r+0x9e>
 8008400:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008404:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8008406:	6013      	str	r3, [r2, #0]
 8008408:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800840c:	4323      	orrs	r3, r4
 800840e:	f000 855e 	beq.w	8008ece <_dtoa_r+0xb46>
 8008412:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8008414:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800866c <_dtoa_r+0x2e4>
 8008418:	2b00      	cmp	r3, #0
 800841a:	f000 8560 	beq.w	8008ede <_dtoa_r+0xb56>
 800841e:	f10a 0303 	add.w	r3, sl, #3
 8008422:	f000 bd5a 	b.w	8008eda <_dtoa_r+0xb52>
 8008426:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800842a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800842e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008432:	2200      	movs	r2, #0
 8008434:	2300      	movs	r3, #0
 8008436:	f7f8 fab7 	bl	80009a8 <__aeabi_dcmpeq>
 800843a:	4607      	mov	r7, r0
 800843c:	b158      	cbz	r0, 8008456 <_dtoa_r+0xce>
 800843e:	2301      	movs	r3, #1
 8008440:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8008442:	6013      	str	r3, [r2, #0]
 8008444:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8008446:	b113      	cbz	r3, 800844e <_dtoa_r+0xc6>
 8008448:	4b89      	ldr	r3, [pc, #548]	@ (8008670 <_dtoa_r+0x2e8>)
 800844a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800844c:	6013      	str	r3, [r2, #0]
 800844e:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8008674 <_dtoa_r+0x2ec>
 8008452:	f000 bd44 	b.w	8008ede <_dtoa_r+0xb56>
 8008456:	ab14      	add	r3, sp, #80	@ 0x50
 8008458:	9301      	str	r3, [sp, #4]
 800845a:	ab15      	add	r3, sp, #84	@ 0x54
 800845c:	9300      	str	r3, [sp, #0]
 800845e:	4648      	mov	r0, r9
 8008460:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8008464:	f001 f984 	bl	8009770 <__d2b>
 8008468:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800846c:	9003      	str	r0, [sp, #12]
 800846e:	2e00      	cmp	r6, #0
 8008470:	d078      	beq.n	8008564 <_dtoa_r+0x1dc>
 8008472:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008476:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008478:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800847c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008480:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008484:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008488:	9712      	str	r7, [sp, #72]	@ 0x48
 800848a:	4619      	mov	r1, r3
 800848c:	2200      	movs	r2, #0
 800848e:	4b7a      	ldr	r3, [pc, #488]	@ (8008678 <_dtoa_r+0x2f0>)
 8008490:	f7f7 fe6a 	bl	8000168 <__aeabi_dsub>
 8008494:	a36c      	add	r3, pc, #432	@ (adr r3, 8008648 <_dtoa_r+0x2c0>)
 8008496:	e9d3 2300 	ldrd	r2, r3, [r3]
 800849a:	f7f8 f81d 	bl	80004d8 <__aeabi_dmul>
 800849e:	a36c      	add	r3, pc, #432	@ (adr r3, 8008650 <_dtoa_r+0x2c8>)
 80084a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084a4:	f7f7 fe62 	bl	800016c <__adddf3>
 80084a8:	4604      	mov	r4, r0
 80084aa:	4630      	mov	r0, r6
 80084ac:	460d      	mov	r5, r1
 80084ae:	f7f7 ffa9 	bl	8000404 <__aeabi_i2d>
 80084b2:	a369      	add	r3, pc, #420	@ (adr r3, 8008658 <_dtoa_r+0x2d0>)
 80084b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084b8:	f7f8 f80e 	bl	80004d8 <__aeabi_dmul>
 80084bc:	4602      	mov	r2, r0
 80084be:	460b      	mov	r3, r1
 80084c0:	4620      	mov	r0, r4
 80084c2:	4629      	mov	r1, r5
 80084c4:	f7f7 fe52 	bl	800016c <__adddf3>
 80084c8:	4604      	mov	r4, r0
 80084ca:	460d      	mov	r5, r1
 80084cc:	f7f8 fab4 	bl	8000a38 <__aeabi_d2iz>
 80084d0:	2200      	movs	r2, #0
 80084d2:	4607      	mov	r7, r0
 80084d4:	2300      	movs	r3, #0
 80084d6:	4620      	mov	r0, r4
 80084d8:	4629      	mov	r1, r5
 80084da:	f7f8 fa6f 	bl	80009bc <__aeabi_dcmplt>
 80084de:	b140      	cbz	r0, 80084f2 <_dtoa_r+0x16a>
 80084e0:	4638      	mov	r0, r7
 80084e2:	f7f7 ff8f 	bl	8000404 <__aeabi_i2d>
 80084e6:	4622      	mov	r2, r4
 80084e8:	462b      	mov	r3, r5
 80084ea:	f7f8 fa5d 	bl	80009a8 <__aeabi_dcmpeq>
 80084ee:	b900      	cbnz	r0, 80084f2 <_dtoa_r+0x16a>
 80084f0:	3f01      	subs	r7, #1
 80084f2:	2f16      	cmp	r7, #22
 80084f4:	d854      	bhi.n	80085a0 <_dtoa_r+0x218>
 80084f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80084fa:	4b60      	ldr	r3, [pc, #384]	@ (800867c <_dtoa_r+0x2f4>)
 80084fc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008500:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008504:	f7f8 fa5a 	bl	80009bc <__aeabi_dcmplt>
 8008508:	2800      	cmp	r0, #0
 800850a:	d04b      	beq.n	80085a4 <_dtoa_r+0x21c>
 800850c:	2300      	movs	r3, #0
 800850e:	3f01      	subs	r7, #1
 8008510:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008512:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008514:	1b9b      	subs	r3, r3, r6
 8008516:	1e5a      	subs	r2, r3, #1
 8008518:	bf49      	itett	mi
 800851a:	f1c3 0301 	rsbmi	r3, r3, #1
 800851e:	2300      	movpl	r3, #0
 8008520:	9304      	strmi	r3, [sp, #16]
 8008522:	2300      	movmi	r3, #0
 8008524:	9209      	str	r2, [sp, #36]	@ 0x24
 8008526:	bf54      	ite	pl
 8008528:	9304      	strpl	r3, [sp, #16]
 800852a:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800852c:	2f00      	cmp	r7, #0
 800852e:	db3b      	blt.n	80085a8 <_dtoa_r+0x220>
 8008530:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008532:	970e      	str	r7, [sp, #56]	@ 0x38
 8008534:	443b      	add	r3, r7
 8008536:	9309      	str	r3, [sp, #36]	@ 0x24
 8008538:	2300      	movs	r3, #0
 800853a:	930a      	str	r3, [sp, #40]	@ 0x28
 800853c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800853e:	2b09      	cmp	r3, #9
 8008540:	d865      	bhi.n	800860e <_dtoa_r+0x286>
 8008542:	2b05      	cmp	r3, #5
 8008544:	bfc4      	itt	gt
 8008546:	3b04      	subgt	r3, #4
 8008548:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800854a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800854c:	bfc8      	it	gt
 800854e:	2400      	movgt	r4, #0
 8008550:	f1a3 0302 	sub.w	r3, r3, #2
 8008554:	bfd8      	it	le
 8008556:	2401      	movle	r4, #1
 8008558:	2b03      	cmp	r3, #3
 800855a:	d864      	bhi.n	8008626 <_dtoa_r+0x29e>
 800855c:	e8df f003 	tbb	[pc, r3]
 8008560:	2c385553 	.word	0x2c385553
 8008564:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8008568:	441e      	add	r6, r3
 800856a:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800856e:	2b20      	cmp	r3, #32
 8008570:	bfc1      	itttt	gt
 8008572:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008576:	fa08 f803 	lslgt.w	r8, r8, r3
 800857a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800857e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008582:	bfd6      	itet	le
 8008584:	f1c3 0320 	rsble	r3, r3, #32
 8008588:	ea48 0003 	orrgt.w	r0, r8, r3
 800858c:	fa04 f003 	lslle.w	r0, r4, r3
 8008590:	f7f7 ff28 	bl	80003e4 <__aeabi_ui2d>
 8008594:	2201      	movs	r2, #1
 8008596:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800859a:	3e01      	subs	r6, #1
 800859c:	9212      	str	r2, [sp, #72]	@ 0x48
 800859e:	e774      	b.n	800848a <_dtoa_r+0x102>
 80085a0:	2301      	movs	r3, #1
 80085a2:	e7b5      	b.n	8008510 <_dtoa_r+0x188>
 80085a4:	900f      	str	r0, [sp, #60]	@ 0x3c
 80085a6:	e7b4      	b.n	8008512 <_dtoa_r+0x18a>
 80085a8:	9b04      	ldr	r3, [sp, #16]
 80085aa:	1bdb      	subs	r3, r3, r7
 80085ac:	9304      	str	r3, [sp, #16]
 80085ae:	427b      	negs	r3, r7
 80085b0:	930a      	str	r3, [sp, #40]	@ 0x28
 80085b2:	2300      	movs	r3, #0
 80085b4:	930e      	str	r3, [sp, #56]	@ 0x38
 80085b6:	e7c1      	b.n	800853c <_dtoa_r+0x1b4>
 80085b8:	2301      	movs	r3, #1
 80085ba:	930b      	str	r3, [sp, #44]	@ 0x2c
 80085bc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80085be:	eb07 0b03 	add.w	fp, r7, r3
 80085c2:	f10b 0301 	add.w	r3, fp, #1
 80085c6:	2b01      	cmp	r3, #1
 80085c8:	9308      	str	r3, [sp, #32]
 80085ca:	bfb8      	it	lt
 80085cc:	2301      	movlt	r3, #1
 80085ce:	e006      	b.n	80085de <_dtoa_r+0x256>
 80085d0:	2301      	movs	r3, #1
 80085d2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80085d4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	dd28      	ble.n	800862c <_dtoa_r+0x2a4>
 80085da:	469b      	mov	fp, r3
 80085dc:	9308      	str	r3, [sp, #32]
 80085de:	2100      	movs	r1, #0
 80085e0:	2204      	movs	r2, #4
 80085e2:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80085e6:	f102 0514 	add.w	r5, r2, #20
 80085ea:	429d      	cmp	r5, r3
 80085ec:	d926      	bls.n	800863c <_dtoa_r+0x2b4>
 80085ee:	6041      	str	r1, [r0, #4]
 80085f0:	4648      	mov	r0, r9
 80085f2:	f000 fd9b 	bl	800912c <_Balloc>
 80085f6:	4682      	mov	sl, r0
 80085f8:	2800      	cmp	r0, #0
 80085fa:	d143      	bne.n	8008684 <_dtoa_r+0x2fc>
 80085fc:	4602      	mov	r2, r0
 80085fe:	f240 11af 	movw	r1, #431	@ 0x1af
 8008602:	4b1f      	ldr	r3, [pc, #124]	@ (8008680 <_dtoa_r+0x2f8>)
 8008604:	e6d4      	b.n	80083b0 <_dtoa_r+0x28>
 8008606:	2300      	movs	r3, #0
 8008608:	e7e3      	b.n	80085d2 <_dtoa_r+0x24a>
 800860a:	2300      	movs	r3, #0
 800860c:	e7d5      	b.n	80085ba <_dtoa_r+0x232>
 800860e:	2401      	movs	r4, #1
 8008610:	2300      	movs	r3, #0
 8008612:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008614:	9320      	str	r3, [sp, #128]	@ 0x80
 8008616:	f04f 3bff 	mov.w	fp, #4294967295
 800861a:	2200      	movs	r2, #0
 800861c:	2312      	movs	r3, #18
 800861e:	f8cd b020 	str.w	fp, [sp, #32]
 8008622:	9221      	str	r2, [sp, #132]	@ 0x84
 8008624:	e7db      	b.n	80085de <_dtoa_r+0x256>
 8008626:	2301      	movs	r3, #1
 8008628:	930b      	str	r3, [sp, #44]	@ 0x2c
 800862a:	e7f4      	b.n	8008616 <_dtoa_r+0x28e>
 800862c:	f04f 0b01 	mov.w	fp, #1
 8008630:	465b      	mov	r3, fp
 8008632:	f8cd b020 	str.w	fp, [sp, #32]
 8008636:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 800863a:	e7d0      	b.n	80085de <_dtoa_r+0x256>
 800863c:	3101      	adds	r1, #1
 800863e:	0052      	lsls	r2, r2, #1
 8008640:	e7d1      	b.n	80085e6 <_dtoa_r+0x25e>
 8008642:	bf00      	nop
 8008644:	f3af 8000 	nop.w
 8008648:	636f4361 	.word	0x636f4361
 800864c:	3fd287a7 	.word	0x3fd287a7
 8008650:	8b60c8b3 	.word	0x8b60c8b3
 8008654:	3fc68a28 	.word	0x3fc68a28
 8008658:	509f79fb 	.word	0x509f79fb
 800865c:	3fd34413 	.word	0x3fd34413
 8008660:	0800a037 	.word	0x0800a037
 8008664:	0800a04e 	.word	0x0800a04e
 8008668:	7ff00000 	.word	0x7ff00000
 800866c:	0800a033 	.word	0x0800a033
 8008670:	0800a007 	.word	0x0800a007
 8008674:	0800a006 	.word	0x0800a006
 8008678:	3ff80000 	.word	0x3ff80000
 800867c:	0800a1a0 	.word	0x0800a1a0
 8008680:	0800a0a6 	.word	0x0800a0a6
 8008684:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008688:	6018      	str	r0, [r3, #0]
 800868a:	9b08      	ldr	r3, [sp, #32]
 800868c:	2b0e      	cmp	r3, #14
 800868e:	f200 80a1 	bhi.w	80087d4 <_dtoa_r+0x44c>
 8008692:	2c00      	cmp	r4, #0
 8008694:	f000 809e 	beq.w	80087d4 <_dtoa_r+0x44c>
 8008698:	2f00      	cmp	r7, #0
 800869a:	dd33      	ble.n	8008704 <_dtoa_r+0x37c>
 800869c:	4b9c      	ldr	r3, [pc, #624]	@ (8008910 <_dtoa_r+0x588>)
 800869e:	f007 020f 	and.w	r2, r7, #15
 80086a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80086a6:	05f8      	lsls	r0, r7, #23
 80086a8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80086ac:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 80086b0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80086b4:	d516      	bpl.n	80086e4 <_dtoa_r+0x35c>
 80086b6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80086ba:	4b96      	ldr	r3, [pc, #600]	@ (8008914 <_dtoa_r+0x58c>)
 80086bc:	2603      	movs	r6, #3
 80086be:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80086c2:	f7f8 f833 	bl	800072c <__aeabi_ddiv>
 80086c6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80086ca:	f004 040f 	and.w	r4, r4, #15
 80086ce:	4d91      	ldr	r5, [pc, #580]	@ (8008914 <_dtoa_r+0x58c>)
 80086d0:	b954      	cbnz	r4, 80086e8 <_dtoa_r+0x360>
 80086d2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80086d6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80086da:	f7f8 f827 	bl	800072c <__aeabi_ddiv>
 80086de:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80086e2:	e028      	b.n	8008736 <_dtoa_r+0x3ae>
 80086e4:	2602      	movs	r6, #2
 80086e6:	e7f2      	b.n	80086ce <_dtoa_r+0x346>
 80086e8:	07e1      	lsls	r1, r4, #31
 80086ea:	d508      	bpl.n	80086fe <_dtoa_r+0x376>
 80086ec:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80086f0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80086f4:	f7f7 fef0 	bl	80004d8 <__aeabi_dmul>
 80086f8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80086fc:	3601      	adds	r6, #1
 80086fe:	1064      	asrs	r4, r4, #1
 8008700:	3508      	adds	r5, #8
 8008702:	e7e5      	b.n	80086d0 <_dtoa_r+0x348>
 8008704:	f000 80af 	beq.w	8008866 <_dtoa_r+0x4de>
 8008708:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800870c:	427c      	negs	r4, r7
 800870e:	4b80      	ldr	r3, [pc, #512]	@ (8008910 <_dtoa_r+0x588>)
 8008710:	f004 020f 	and.w	r2, r4, #15
 8008714:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008718:	e9d3 2300 	ldrd	r2, r3, [r3]
 800871c:	f7f7 fedc 	bl	80004d8 <__aeabi_dmul>
 8008720:	2602      	movs	r6, #2
 8008722:	2300      	movs	r3, #0
 8008724:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008728:	4d7a      	ldr	r5, [pc, #488]	@ (8008914 <_dtoa_r+0x58c>)
 800872a:	1124      	asrs	r4, r4, #4
 800872c:	2c00      	cmp	r4, #0
 800872e:	f040 808f 	bne.w	8008850 <_dtoa_r+0x4c8>
 8008732:	2b00      	cmp	r3, #0
 8008734:	d1d3      	bne.n	80086de <_dtoa_r+0x356>
 8008736:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800873a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800873c:	2b00      	cmp	r3, #0
 800873e:	f000 8094 	beq.w	800886a <_dtoa_r+0x4e2>
 8008742:	2200      	movs	r2, #0
 8008744:	4620      	mov	r0, r4
 8008746:	4629      	mov	r1, r5
 8008748:	4b73      	ldr	r3, [pc, #460]	@ (8008918 <_dtoa_r+0x590>)
 800874a:	f7f8 f937 	bl	80009bc <__aeabi_dcmplt>
 800874e:	2800      	cmp	r0, #0
 8008750:	f000 808b 	beq.w	800886a <_dtoa_r+0x4e2>
 8008754:	9b08      	ldr	r3, [sp, #32]
 8008756:	2b00      	cmp	r3, #0
 8008758:	f000 8087 	beq.w	800886a <_dtoa_r+0x4e2>
 800875c:	f1bb 0f00 	cmp.w	fp, #0
 8008760:	dd34      	ble.n	80087cc <_dtoa_r+0x444>
 8008762:	4620      	mov	r0, r4
 8008764:	2200      	movs	r2, #0
 8008766:	4629      	mov	r1, r5
 8008768:	4b6c      	ldr	r3, [pc, #432]	@ (800891c <_dtoa_r+0x594>)
 800876a:	f7f7 feb5 	bl	80004d8 <__aeabi_dmul>
 800876e:	465c      	mov	r4, fp
 8008770:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008774:	f107 38ff 	add.w	r8, r7, #4294967295
 8008778:	3601      	adds	r6, #1
 800877a:	4630      	mov	r0, r6
 800877c:	f7f7 fe42 	bl	8000404 <__aeabi_i2d>
 8008780:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008784:	f7f7 fea8 	bl	80004d8 <__aeabi_dmul>
 8008788:	2200      	movs	r2, #0
 800878a:	4b65      	ldr	r3, [pc, #404]	@ (8008920 <_dtoa_r+0x598>)
 800878c:	f7f7 fcee 	bl	800016c <__adddf3>
 8008790:	4605      	mov	r5, r0
 8008792:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008796:	2c00      	cmp	r4, #0
 8008798:	d16a      	bne.n	8008870 <_dtoa_r+0x4e8>
 800879a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800879e:	2200      	movs	r2, #0
 80087a0:	4b60      	ldr	r3, [pc, #384]	@ (8008924 <_dtoa_r+0x59c>)
 80087a2:	f7f7 fce1 	bl	8000168 <__aeabi_dsub>
 80087a6:	4602      	mov	r2, r0
 80087a8:	460b      	mov	r3, r1
 80087aa:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80087ae:	462a      	mov	r2, r5
 80087b0:	4633      	mov	r3, r6
 80087b2:	f7f8 f921 	bl	80009f8 <__aeabi_dcmpgt>
 80087b6:	2800      	cmp	r0, #0
 80087b8:	f040 8298 	bne.w	8008cec <_dtoa_r+0x964>
 80087bc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80087c0:	462a      	mov	r2, r5
 80087c2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80087c6:	f7f8 f8f9 	bl	80009bc <__aeabi_dcmplt>
 80087ca:	bb38      	cbnz	r0, 800881c <_dtoa_r+0x494>
 80087cc:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80087d0:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80087d4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	f2c0 8157 	blt.w	8008a8a <_dtoa_r+0x702>
 80087dc:	2f0e      	cmp	r7, #14
 80087de:	f300 8154 	bgt.w	8008a8a <_dtoa_r+0x702>
 80087e2:	4b4b      	ldr	r3, [pc, #300]	@ (8008910 <_dtoa_r+0x588>)
 80087e4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80087e8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80087ec:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80087f0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	f280 80e5 	bge.w	80089c2 <_dtoa_r+0x63a>
 80087f8:	9b08      	ldr	r3, [sp, #32]
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	f300 80e1 	bgt.w	80089c2 <_dtoa_r+0x63a>
 8008800:	d10c      	bne.n	800881c <_dtoa_r+0x494>
 8008802:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008806:	2200      	movs	r2, #0
 8008808:	4b46      	ldr	r3, [pc, #280]	@ (8008924 <_dtoa_r+0x59c>)
 800880a:	f7f7 fe65 	bl	80004d8 <__aeabi_dmul>
 800880e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008812:	f7f8 f8e7 	bl	80009e4 <__aeabi_dcmpge>
 8008816:	2800      	cmp	r0, #0
 8008818:	f000 8266 	beq.w	8008ce8 <_dtoa_r+0x960>
 800881c:	2400      	movs	r4, #0
 800881e:	4625      	mov	r5, r4
 8008820:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008822:	4656      	mov	r6, sl
 8008824:	ea6f 0803 	mvn.w	r8, r3
 8008828:	2700      	movs	r7, #0
 800882a:	4621      	mov	r1, r4
 800882c:	4648      	mov	r0, r9
 800882e:	f000 fcbd 	bl	80091ac <_Bfree>
 8008832:	2d00      	cmp	r5, #0
 8008834:	f000 80bd 	beq.w	80089b2 <_dtoa_r+0x62a>
 8008838:	b12f      	cbz	r7, 8008846 <_dtoa_r+0x4be>
 800883a:	42af      	cmp	r7, r5
 800883c:	d003      	beq.n	8008846 <_dtoa_r+0x4be>
 800883e:	4639      	mov	r1, r7
 8008840:	4648      	mov	r0, r9
 8008842:	f000 fcb3 	bl	80091ac <_Bfree>
 8008846:	4629      	mov	r1, r5
 8008848:	4648      	mov	r0, r9
 800884a:	f000 fcaf 	bl	80091ac <_Bfree>
 800884e:	e0b0      	b.n	80089b2 <_dtoa_r+0x62a>
 8008850:	07e2      	lsls	r2, r4, #31
 8008852:	d505      	bpl.n	8008860 <_dtoa_r+0x4d8>
 8008854:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008858:	f7f7 fe3e 	bl	80004d8 <__aeabi_dmul>
 800885c:	2301      	movs	r3, #1
 800885e:	3601      	adds	r6, #1
 8008860:	1064      	asrs	r4, r4, #1
 8008862:	3508      	adds	r5, #8
 8008864:	e762      	b.n	800872c <_dtoa_r+0x3a4>
 8008866:	2602      	movs	r6, #2
 8008868:	e765      	b.n	8008736 <_dtoa_r+0x3ae>
 800886a:	46b8      	mov	r8, r7
 800886c:	9c08      	ldr	r4, [sp, #32]
 800886e:	e784      	b.n	800877a <_dtoa_r+0x3f2>
 8008870:	4b27      	ldr	r3, [pc, #156]	@ (8008910 <_dtoa_r+0x588>)
 8008872:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008874:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008878:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800887c:	4454      	add	r4, sl
 800887e:	2900      	cmp	r1, #0
 8008880:	d054      	beq.n	800892c <_dtoa_r+0x5a4>
 8008882:	2000      	movs	r0, #0
 8008884:	4928      	ldr	r1, [pc, #160]	@ (8008928 <_dtoa_r+0x5a0>)
 8008886:	f7f7 ff51 	bl	800072c <__aeabi_ddiv>
 800888a:	4633      	mov	r3, r6
 800888c:	462a      	mov	r2, r5
 800888e:	f7f7 fc6b 	bl	8000168 <__aeabi_dsub>
 8008892:	4656      	mov	r6, sl
 8008894:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008898:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800889c:	f7f8 f8cc 	bl	8000a38 <__aeabi_d2iz>
 80088a0:	4605      	mov	r5, r0
 80088a2:	f7f7 fdaf 	bl	8000404 <__aeabi_i2d>
 80088a6:	4602      	mov	r2, r0
 80088a8:	460b      	mov	r3, r1
 80088aa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80088ae:	f7f7 fc5b 	bl	8000168 <__aeabi_dsub>
 80088b2:	4602      	mov	r2, r0
 80088b4:	460b      	mov	r3, r1
 80088b6:	3530      	adds	r5, #48	@ 0x30
 80088b8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80088bc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80088c0:	f806 5b01 	strb.w	r5, [r6], #1
 80088c4:	f7f8 f87a 	bl	80009bc <__aeabi_dcmplt>
 80088c8:	2800      	cmp	r0, #0
 80088ca:	d172      	bne.n	80089b2 <_dtoa_r+0x62a>
 80088cc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80088d0:	2000      	movs	r0, #0
 80088d2:	4911      	ldr	r1, [pc, #68]	@ (8008918 <_dtoa_r+0x590>)
 80088d4:	f7f7 fc48 	bl	8000168 <__aeabi_dsub>
 80088d8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80088dc:	f7f8 f86e 	bl	80009bc <__aeabi_dcmplt>
 80088e0:	2800      	cmp	r0, #0
 80088e2:	f040 80b4 	bne.w	8008a4e <_dtoa_r+0x6c6>
 80088e6:	42a6      	cmp	r6, r4
 80088e8:	f43f af70 	beq.w	80087cc <_dtoa_r+0x444>
 80088ec:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80088f0:	2200      	movs	r2, #0
 80088f2:	4b0a      	ldr	r3, [pc, #40]	@ (800891c <_dtoa_r+0x594>)
 80088f4:	f7f7 fdf0 	bl	80004d8 <__aeabi_dmul>
 80088f8:	2200      	movs	r2, #0
 80088fa:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80088fe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008902:	4b06      	ldr	r3, [pc, #24]	@ (800891c <_dtoa_r+0x594>)
 8008904:	f7f7 fde8 	bl	80004d8 <__aeabi_dmul>
 8008908:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800890c:	e7c4      	b.n	8008898 <_dtoa_r+0x510>
 800890e:	bf00      	nop
 8008910:	0800a1a0 	.word	0x0800a1a0
 8008914:	0800a178 	.word	0x0800a178
 8008918:	3ff00000 	.word	0x3ff00000
 800891c:	40240000 	.word	0x40240000
 8008920:	401c0000 	.word	0x401c0000
 8008924:	40140000 	.word	0x40140000
 8008928:	3fe00000 	.word	0x3fe00000
 800892c:	4631      	mov	r1, r6
 800892e:	4628      	mov	r0, r5
 8008930:	f7f7 fdd2 	bl	80004d8 <__aeabi_dmul>
 8008934:	4656      	mov	r6, sl
 8008936:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800893a:	9413      	str	r4, [sp, #76]	@ 0x4c
 800893c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008940:	f7f8 f87a 	bl	8000a38 <__aeabi_d2iz>
 8008944:	4605      	mov	r5, r0
 8008946:	f7f7 fd5d 	bl	8000404 <__aeabi_i2d>
 800894a:	4602      	mov	r2, r0
 800894c:	460b      	mov	r3, r1
 800894e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008952:	f7f7 fc09 	bl	8000168 <__aeabi_dsub>
 8008956:	4602      	mov	r2, r0
 8008958:	460b      	mov	r3, r1
 800895a:	3530      	adds	r5, #48	@ 0x30
 800895c:	f806 5b01 	strb.w	r5, [r6], #1
 8008960:	42a6      	cmp	r6, r4
 8008962:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008966:	f04f 0200 	mov.w	r2, #0
 800896a:	d124      	bne.n	80089b6 <_dtoa_r+0x62e>
 800896c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008970:	4bae      	ldr	r3, [pc, #696]	@ (8008c2c <_dtoa_r+0x8a4>)
 8008972:	f7f7 fbfb 	bl	800016c <__adddf3>
 8008976:	4602      	mov	r2, r0
 8008978:	460b      	mov	r3, r1
 800897a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800897e:	f7f8 f83b 	bl	80009f8 <__aeabi_dcmpgt>
 8008982:	2800      	cmp	r0, #0
 8008984:	d163      	bne.n	8008a4e <_dtoa_r+0x6c6>
 8008986:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800898a:	2000      	movs	r0, #0
 800898c:	49a7      	ldr	r1, [pc, #668]	@ (8008c2c <_dtoa_r+0x8a4>)
 800898e:	f7f7 fbeb 	bl	8000168 <__aeabi_dsub>
 8008992:	4602      	mov	r2, r0
 8008994:	460b      	mov	r3, r1
 8008996:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800899a:	f7f8 f80f 	bl	80009bc <__aeabi_dcmplt>
 800899e:	2800      	cmp	r0, #0
 80089a0:	f43f af14 	beq.w	80087cc <_dtoa_r+0x444>
 80089a4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80089a6:	1e73      	subs	r3, r6, #1
 80089a8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80089aa:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80089ae:	2b30      	cmp	r3, #48	@ 0x30
 80089b0:	d0f8      	beq.n	80089a4 <_dtoa_r+0x61c>
 80089b2:	4647      	mov	r7, r8
 80089b4:	e03b      	b.n	8008a2e <_dtoa_r+0x6a6>
 80089b6:	4b9e      	ldr	r3, [pc, #632]	@ (8008c30 <_dtoa_r+0x8a8>)
 80089b8:	f7f7 fd8e 	bl	80004d8 <__aeabi_dmul>
 80089bc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80089c0:	e7bc      	b.n	800893c <_dtoa_r+0x5b4>
 80089c2:	4656      	mov	r6, sl
 80089c4:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 80089c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80089cc:	4620      	mov	r0, r4
 80089ce:	4629      	mov	r1, r5
 80089d0:	f7f7 feac 	bl	800072c <__aeabi_ddiv>
 80089d4:	f7f8 f830 	bl	8000a38 <__aeabi_d2iz>
 80089d8:	4680      	mov	r8, r0
 80089da:	f7f7 fd13 	bl	8000404 <__aeabi_i2d>
 80089de:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80089e2:	f7f7 fd79 	bl	80004d8 <__aeabi_dmul>
 80089e6:	4602      	mov	r2, r0
 80089e8:	460b      	mov	r3, r1
 80089ea:	4620      	mov	r0, r4
 80089ec:	4629      	mov	r1, r5
 80089ee:	f7f7 fbbb 	bl	8000168 <__aeabi_dsub>
 80089f2:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80089f6:	9d08      	ldr	r5, [sp, #32]
 80089f8:	f806 4b01 	strb.w	r4, [r6], #1
 80089fc:	eba6 040a 	sub.w	r4, r6, sl
 8008a00:	42a5      	cmp	r5, r4
 8008a02:	4602      	mov	r2, r0
 8008a04:	460b      	mov	r3, r1
 8008a06:	d133      	bne.n	8008a70 <_dtoa_r+0x6e8>
 8008a08:	f7f7 fbb0 	bl	800016c <__adddf3>
 8008a0c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008a10:	4604      	mov	r4, r0
 8008a12:	460d      	mov	r5, r1
 8008a14:	f7f7 fff0 	bl	80009f8 <__aeabi_dcmpgt>
 8008a18:	b9c0      	cbnz	r0, 8008a4c <_dtoa_r+0x6c4>
 8008a1a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008a1e:	4620      	mov	r0, r4
 8008a20:	4629      	mov	r1, r5
 8008a22:	f7f7 ffc1 	bl	80009a8 <__aeabi_dcmpeq>
 8008a26:	b110      	cbz	r0, 8008a2e <_dtoa_r+0x6a6>
 8008a28:	f018 0f01 	tst.w	r8, #1
 8008a2c:	d10e      	bne.n	8008a4c <_dtoa_r+0x6c4>
 8008a2e:	4648      	mov	r0, r9
 8008a30:	9903      	ldr	r1, [sp, #12]
 8008a32:	f000 fbbb 	bl	80091ac <_Bfree>
 8008a36:	2300      	movs	r3, #0
 8008a38:	7033      	strb	r3, [r6, #0]
 8008a3a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8008a3c:	3701      	adds	r7, #1
 8008a3e:	601f      	str	r7, [r3, #0]
 8008a40:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	f000 824b 	beq.w	8008ede <_dtoa_r+0xb56>
 8008a48:	601e      	str	r6, [r3, #0]
 8008a4a:	e248      	b.n	8008ede <_dtoa_r+0xb56>
 8008a4c:	46b8      	mov	r8, r7
 8008a4e:	4633      	mov	r3, r6
 8008a50:	461e      	mov	r6, r3
 8008a52:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008a56:	2a39      	cmp	r2, #57	@ 0x39
 8008a58:	d106      	bne.n	8008a68 <_dtoa_r+0x6e0>
 8008a5a:	459a      	cmp	sl, r3
 8008a5c:	d1f8      	bne.n	8008a50 <_dtoa_r+0x6c8>
 8008a5e:	2230      	movs	r2, #48	@ 0x30
 8008a60:	f108 0801 	add.w	r8, r8, #1
 8008a64:	f88a 2000 	strb.w	r2, [sl]
 8008a68:	781a      	ldrb	r2, [r3, #0]
 8008a6a:	3201      	adds	r2, #1
 8008a6c:	701a      	strb	r2, [r3, #0]
 8008a6e:	e7a0      	b.n	80089b2 <_dtoa_r+0x62a>
 8008a70:	2200      	movs	r2, #0
 8008a72:	4b6f      	ldr	r3, [pc, #444]	@ (8008c30 <_dtoa_r+0x8a8>)
 8008a74:	f7f7 fd30 	bl	80004d8 <__aeabi_dmul>
 8008a78:	2200      	movs	r2, #0
 8008a7a:	2300      	movs	r3, #0
 8008a7c:	4604      	mov	r4, r0
 8008a7e:	460d      	mov	r5, r1
 8008a80:	f7f7 ff92 	bl	80009a8 <__aeabi_dcmpeq>
 8008a84:	2800      	cmp	r0, #0
 8008a86:	d09f      	beq.n	80089c8 <_dtoa_r+0x640>
 8008a88:	e7d1      	b.n	8008a2e <_dtoa_r+0x6a6>
 8008a8a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008a8c:	2a00      	cmp	r2, #0
 8008a8e:	f000 80ea 	beq.w	8008c66 <_dtoa_r+0x8de>
 8008a92:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8008a94:	2a01      	cmp	r2, #1
 8008a96:	f300 80cd 	bgt.w	8008c34 <_dtoa_r+0x8ac>
 8008a9a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8008a9c:	2a00      	cmp	r2, #0
 8008a9e:	f000 80c1 	beq.w	8008c24 <_dtoa_r+0x89c>
 8008aa2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008aa6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008aa8:	9e04      	ldr	r6, [sp, #16]
 8008aaa:	9a04      	ldr	r2, [sp, #16]
 8008aac:	2101      	movs	r1, #1
 8008aae:	441a      	add	r2, r3
 8008ab0:	9204      	str	r2, [sp, #16]
 8008ab2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008ab4:	4648      	mov	r0, r9
 8008ab6:	441a      	add	r2, r3
 8008ab8:	9209      	str	r2, [sp, #36]	@ 0x24
 8008aba:	f000 fc2b 	bl	8009314 <__i2b>
 8008abe:	4605      	mov	r5, r0
 8008ac0:	b166      	cbz	r6, 8008adc <_dtoa_r+0x754>
 8008ac2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	dd09      	ble.n	8008adc <_dtoa_r+0x754>
 8008ac8:	42b3      	cmp	r3, r6
 8008aca:	bfa8      	it	ge
 8008acc:	4633      	movge	r3, r6
 8008ace:	9a04      	ldr	r2, [sp, #16]
 8008ad0:	1af6      	subs	r6, r6, r3
 8008ad2:	1ad2      	subs	r2, r2, r3
 8008ad4:	9204      	str	r2, [sp, #16]
 8008ad6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008ad8:	1ad3      	subs	r3, r2, r3
 8008ada:	9309      	str	r3, [sp, #36]	@ 0x24
 8008adc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008ade:	b30b      	cbz	r3, 8008b24 <_dtoa_r+0x79c>
 8008ae0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	f000 80c6 	beq.w	8008c74 <_dtoa_r+0x8ec>
 8008ae8:	2c00      	cmp	r4, #0
 8008aea:	f000 80c0 	beq.w	8008c6e <_dtoa_r+0x8e6>
 8008aee:	4629      	mov	r1, r5
 8008af0:	4622      	mov	r2, r4
 8008af2:	4648      	mov	r0, r9
 8008af4:	f000 fcc6 	bl	8009484 <__pow5mult>
 8008af8:	9a03      	ldr	r2, [sp, #12]
 8008afa:	4601      	mov	r1, r0
 8008afc:	4605      	mov	r5, r0
 8008afe:	4648      	mov	r0, r9
 8008b00:	f000 fc1e 	bl	8009340 <__multiply>
 8008b04:	9903      	ldr	r1, [sp, #12]
 8008b06:	4680      	mov	r8, r0
 8008b08:	4648      	mov	r0, r9
 8008b0a:	f000 fb4f 	bl	80091ac <_Bfree>
 8008b0e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b10:	1b1b      	subs	r3, r3, r4
 8008b12:	930a      	str	r3, [sp, #40]	@ 0x28
 8008b14:	f000 80b1 	beq.w	8008c7a <_dtoa_r+0x8f2>
 8008b18:	4641      	mov	r1, r8
 8008b1a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008b1c:	4648      	mov	r0, r9
 8008b1e:	f000 fcb1 	bl	8009484 <__pow5mult>
 8008b22:	9003      	str	r0, [sp, #12]
 8008b24:	2101      	movs	r1, #1
 8008b26:	4648      	mov	r0, r9
 8008b28:	f000 fbf4 	bl	8009314 <__i2b>
 8008b2c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008b2e:	4604      	mov	r4, r0
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	f000 81d8 	beq.w	8008ee6 <_dtoa_r+0xb5e>
 8008b36:	461a      	mov	r2, r3
 8008b38:	4601      	mov	r1, r0
 8008b3a:	4648      	mov	r0, r9
 8008b3c:	f000 fca2 	bl	8009484 <__pow5mult>
 8008b40:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008b42:	4604      	mov	r4, r0
 8008b44:	2b01      	cmp	r3, #1
 8008b46:	f300 809f 	bgt.w	8008c88 <_dtoa_r+0x900>
 8008b4a:	9b06      	ldr	r3, [sp, #24]
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	f040 8097 	bne.w	8008c80 <_dtoa_r+0x8f8>
 8008b52:	9b07      	ldr	r3, [sp, #28]
 8008b54:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	f040 8093 	bne.w	8008c84 <_dtoa_r+0x8fc>
 8008b5e:	9b07      	ldr	r3, [sp, #28]
 8008b60:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008b64:	0d1b      	lsrs	r3, r3, #20
 8008b66:	051b      	lsls	r3, r3, #20
 8008b68:	b133      	cbz	r3, 8008b78 <_dtoa_r+0x7f0>
 8008b6a:	9b04      	ldr	r3, [sp, #16]
 8008b6c:	3301      	adds	r3, #1
 8008b6e:	9304      	str	r3, [sp, #16]
 8008b70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b72:	3301      	adds	r3, #1
 8008b74:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b76:	2301      	movs	r3, #1
 8008b78:	930a      	str	r3, [sp, #40]	@ 0x28
 8008b7a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	f000 81b8 	beq.w	8008ef2 <_dtoa_r+0xb6a>
 8008b82:	6923      	ldr	r3, [r4, #16]
 8008b84:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008b88:	6918      	ldr	r0, [r3, #16]
 8008b8a:	f000 fb77 	bl	800927c <__hi0bits>
 8008b8e:	f1c0 0020 	rsb	r0, r0, #32
 8008b92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b94:	4418      	add	r0, r3
 8008b96:	f010 001f 	ands.w	r0, r0, #31
 8008b9a:	f000 8082 	beq.w	8008ca2 <_dtoa_r+0x91a>
 8008b9e:	f1c0 0320 	rsb	r3, r0, #32
 8008ba2:	2b04      	cmp	r3, #4
 8008ba4:	dd73      	ble.n	8008c8e <_dtoa_r+0x906>
 8008ba6:	9b04      	ldr	r3, [sp, #16]
 8008ba8:	f1c0 001c 	rsb	r0, r0, #28
 8008bac:	4403      	add	r3, r0
 8008bae:	9304      	str	r3, [sp, #16]
 8008bb0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008bb2:	4406      	add	r6, r0
 8008bb4:	4403      	add	r3, r0
 8008bb6:	9309      	str	r3, [sp, #36]	@ 0x24
 8008bb8:	9b04      	ldr	r3, [sp, #16]
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	dd05      	ble.n	8008bca <_dtoa_r+0x842>
 8008bbe:	461a      	mov	r2, r3
 8008bc0:	4648      	mov	r0, r9
 8008bc2:	9903      	ldr	r1, [sp, #12]
 8008bc4:	f000 fcb8 	bl	8009538 <__lshift>
 8008bc8:	9003      	str	r0, [sp, #12]
 8008bca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	dd05      	ble.n	8008bdc <_dtoa_r+0x854>
 8008bd0:	4621      	mov	r1, r4
 8008bd2:	461a      	mov	r2, r3
 8008bd4:	4648      	mov	r0, r9
 8008bd6:	f000 fcaf 	bl	8009538 <__lshift>
 8008bda:	4604      	mov	r4, r0
 8008bdc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d061      	beq.n	8008ca6 <_dtoa_r+0x91e>
 8008be2:	4621      	mov	r1, r4
 8008be4:	9803      	ldr	r0, [sp, #12]
 8008be6:	f000 fd13 	bl	8009610 <__mcmp>
 8008bea:	2800      	cmp	r0, #0
 8008bec:	da5b      	bge.n	8008ca6 <_dtoa_r+0x91e>
 8008bee:	2300      	movs	r3, #0
 8008bf0:	220a      	movs	r2, #10
 8008bf2:	4648      	mov	r0, r9
 8008bf4:	9903      	ldr	r1, [sp, #12]
 8008bf6:	f000 fafb 	bl	80091f0 <__multadd>
 8008bfa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008bfc:	f107 38ff 	add.w	r8, r7, #4294967295
 8008c00:	9003      	str	r0, [sp, #12]
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	f000 8177 	beq.w	8008ef6 <_dtoa_r+0xb6e>
 8008c08:	4629      	mov	r1, r5
 8008c0a:	2300      	movs	r3, #0
 8008c0c:	220a      	movs	r2, #10
 8008c0e:	4648      	mov	r0, r9
 8008c10:	f000 faee 	bl	80091f0 <__multadd>
 8008c14:	f1bb 0f00 	cmp.w	fp, #0
 8008c18:	4605      	mov	r5, r0
 8008c1a:	dc6f      	bgt.n	8008cfc <_dtoa_r+0x974>
 8008c1c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008c1e:	2b02      	cmp	r3, #2
 8008c20:	dc49      	bgt.n	8008cb6 <_dtoa_r+0x92e>
 8008c22:	e06b      	b.n	8008cfc <_dtoa_r+0x974>
 8008c24:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008c26:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008c2a:	e73c      	b.n	8008aa6 <_dtoa_r+0x71e>
 8008c2c:	3fe00000 	.word	0x3fe00000
 8008c30:	40240000 	.word	0x40240000
 8008c34:	9b08      	ldr	r3, [sp, #32]
 8008c36:	1e5c      	subs	r4, r3, #1
 8008c38:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008c3a:	42a3      	cmp	r3, r4
 8008c3c:	db09      	blt.n	8008c52 <_dtoa_r+0x8ca>
 8008c3e:	1b1c      	subs	r4, r3, r4
 8008c40:	9b08      	ldr	r3, [sp, #32]
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	f6bf af30 	bge.w	8008aa8 <_dtoa_r+0x720>
 8008c48:	9b04      	ldr	r3, [sp, #16]
 8008c4a:	9a08      	ldr	r2, [sp, #32]
 8008c4c:	1a9e      	subs	r6, r3, r2
 8008c4e:	2300      	movs	r3, #0
 8008c50:	e72b      	b.n	8008aaa <_dtoa_r+0x722>
 8008c52:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008c54:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008c56:	1ae3      	subs	r3, r4, r3
 8008c58:	441a      	add	r2, r3
 8008c5a:	940a      	str	r4, [sp, #40]	@ 0x28
 8008c5c:	9e04      	ldr	r6, [sp, #16]
 8008c5e:	2400      	movs	r4, #0
 8008c60:	9b08      	ldr	r3, [sp, #32]
 8008c62:	920e      	str	r2, [sp, #56]	@ 0x38
 8008c64:	e721      	b.n	8008aaa <_dtoa_r+0x722>
 8008c66:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008c68:	9e04      	ldr	r6, [sp, #16]
 8008c6a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8008c6c:	e728      	b.n	8008ac0 <_dtoa_r+0x738>
 8008c6e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8008c72:	e751      	b.n	8008b18 <_dtoa_r+0x790>
 8008c74:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008c76:	9903      	ldr	r1, [sp, #12]
 8008c78:	e750      	b.n	8008b1c <_dtoa_r+0x794>
 8008c7a:	f8cd 800c 	str.w	r8, [sp, #12]
 8008c7e:	e751      	b.n	8008b24 <_dtoa_r+0x79c>
 8008c80:	2300      	movs	r3, #0
 8008c82:	e779      	b.n	8008b78 <_dtoa_r+0x7f0>
 8008c84:	9b06      	ldr	r3, [sp, #24]
 8008c86:	e777      	b.n	8008b78 <_dtoa_r+0x7f0>
 8008c88:	2300      	movs	r3, #0
 8008c8a:	930a      	str	r3, [sp, #40]	@ 0x28
 8008c8c:	e779      	b.n	8008b82 <_dtoa_r+0x7fa>
 8008c8e:	d093      	beq.n	8008bb8 <_dtoa_r+0x830>
 8008c90:	9a04      	ldr	r2, [sp, #16]
 8008c92:	331c      	adds	r3, #28
 8008c94:	441a      	add	r2, r3
 8008c96:	9204      	str	r2, [sp, #16]
 8008c98:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008c9a:	441e      	add	r6, r3
 8008c9c:	441a      	add	r2, r3
 8008c9e:	9209      	str	r2, [sp, #36]	@ 0x24
 8008ca0:	e78a      	b.n	8008bb8 <_dtoa_r+0x830>
 8008ca2:	4603      	mov	r3, r0
 8008ca4:	e7f4      	b.n	8008c90 <_dtoa_r+0x908>
 8008ca6:	9b08      	ldr	r3, [sp, #32]
 8008ca8:	46b8      	mov	r8, r7
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	dc20      	bgt.n	8008cf0 <_dtoa_r+0x968>
 8008cae:	469b      	mov	fp, r3
 8008cb0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008cb2:	2b02      	cmp	r3, #2
 8008cb4:	dd1e      	ble.n	8008cf4 <_dtoa_r+0x96c>
 8008cb6:	f1bb 0f00 	cmp.w	fp, #0
 8008cba:	f47f adb1 	bne.w	8008820 <_dtoa_r+0x498>
 8008cbe:	4621      	mov	r1, r4
 8008cc0:	465b      	mov	r3, fp
 8008cc2:	2205      	movs	r2, #5
 8008cc4:	4648      	mov	r0, r9
 8008cc6:	f000 fa93 	bl	80091f0 <__multadd>
 8008cca:	4601      	mov	r1, r0
 8008ccc:	4604      	mov	r4, r0
 8008cce:	9803      	ldr	r0, [sp, #12]
 8008cd0:	f000 fc9e 	bl	8009610 <__mcmp>
 8008cd4:	2800      	cmp	r0, #0
 8008cd6:	f77f ada3 	ble.w	8008820 <_dtoa_r+0x498>
 8008cda:	4656      	mov	r6, sl
 8008cdc:	2331      	movs	r3, #49	@ 0x31
 8008cde:	f108 0801 	add.w	r8, r8, #1
 8008ce2:	f806 3b01 	strb.w	r3, [r6], #1
 8008ce6:	e59f      	b.n	8008828 <_dtoa_r+0x4a0>
 8008ce8:	46b8      	mov	r8, r7
 8008cea:	9c08      	ldr	r4, [sp, #32]
 8008cec:	4625      	mov	r5, r4
 8008cee:	e7f4      	b.n	8008cda <_dtoa_r+0x952>
 8008cf0:	f8dd b020 	ldr.w	fp, [sp, #32]
 8008cf4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	f000 8101 	beq.w	8008efe <_dtoa_r+0xb76>
 8008cfc:	2e00      	cmp	r6, #0
 8008cfe:	dd05      	ble.n	8008d0c <_dtoa_r+0x984>
 8008d00:	4629      	mov	r1, r5
 8008d02:	4632      	mov	r2, r6
 8008d04:	4648      	mov	r0, r9
 8008d06:	f000 fc17 	bl	8009538 <__lshift>
 8008d0a:	4605      	mov	r5, r0
 8008d0c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d05c      	beq.n	8008dcc <_dtoa_r+0xa44>
 8008d12:	4648      	mov	r0, r9
 8008d14:	6869      	ldr	r1, [r5, #4]
 8008d16:	f000 fa09 	bl	800912c <_Balloc>
 8008d1a:	4606      	mov	r6, r0
 8008d1c:	b928      	cbnz	r0, 8008d2a <_dtoa_r+0x9a2>
 8008d1e:	4602      	mov	r2, r0
 8008d20:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008d24:	4b80      	ldr	r3, [pc, #512]	@ (8008f28 <_dtoa_r+0xba0>)
 8008d26:	f7ff bb43 	b.w	80083b0 <_dtoa_r+0x28>
 8008d2a:	692a      	ldr	r2, [r5, #16]
 8008d2c:	f105 010c 	add.w	r1, r5, #12
 8008d30:	3202      	adds	r2, #2
 8008d32:	0092      	lsls	r2, r2, #2
 8008d34:	300c      	adds	r0, #12
 8008d36:	f7ff fa8e 	bl	8008256 <memcpy>
 8008d3a:	2201      	movs	r2, #1
 8008d3c:	4631      	mov	r1, r6
 8008d3e:	4648      	mov	r0, r9
 8008d40:	f000 fbfa 	bl	8009538 <__lshift>
 8008d44:	462f      	mov	r7, r5
 8008d46:	4605      	mov	r5, r0
 8008d48:	f10a 0301 	add.w	r3, sl, #1
 8008d4c:	9304      	str	r3, [sp, #16]
 8008d4e:	eb0a 030b 	add.w	r3, sl, fp
 8008d52:	930a      	str	r3, [sp, #40]	@ 0x28
 8008d54:	9b06      	ldr	r3, [sp, #24]
 8008d56:	f003 0301 	and.w	r3, r3, #1
 8008d5a:	9309      	str	r3, [sp, #36]	@ 0x24
 8008d5c:	9b04      	ldr	r3, [sp, #16]
 8008d5e:	4621      	mov	r1, r4
 8008d60:	9803      	ldr	r0, [sp, #12]
 8008d62:	f103 3bff 	add.w	fp, r3, #4294967295
 8008d66:	f7ff fa84 	bl	8008272 <quorem>
 8008d6a:	4603      	mov	r3, r0
 8008d6c:	4639      	mov	r1, r7
 8008d6e:	3330      	adds	r3, #48	@ 0x30
 8008d70:	9006      	str	r0, [sp, #24]
 8008d72:	9803      	ldr	r0, [sp, #12]
 8008d74:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008d76:	f000 fc4b 	bl	8009610 <__mcmp>
 8008d7a:	462a      	mov	r2, r5
 8008d7c:	9008      	str	r0, [sp, #32]
 8008d7e:	4621      	mov	r1, r4
 8008d80:	4648      	mov	r0, r9
 8008d82:	f000 fc61 	bl	8009648 <__mdiff>
 8008d86:	68c2      	ldr	r2, [r0, #12]
 8008d88:	4606      	mov	r6, r0
 8008d8a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008d8c:	bb02      	cbnz	r2, 8008dd0 <_dtoa_r+0xa48>
 8008d8e:	4601      	mov	r1, r0
 8008d90:	9803      	ldr	r0, [sp, #12]
 8008d92:	f000 fc3d 	bl	8009610 <__mcmp>
 8008d96:	4602      	mov	r2, r0
 8008d98:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008d9a:	4631      	mov	r1, r6
 8008d9c:	4648      	mov	r0, r9
 8008d9e:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8008da2:	f000 fa03 	bl	80091ac <_Bfree>
 8008da6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008da8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008daa:	9e04      	ldr	r6, [sp, #16]
 8008dac:	ea42 0103 	orr.w	r1, r2, r3
 8008db0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008db2:	4319      	orrs	r1, r3
 8008db4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008db6:	d10d      	bne.n	8008dd4 <_dtoa_r+0xa4c>
 8008db8:	2b39      	cmp	r3, #57	@ 0x39
 8008dba:	d027      	beq.n	8008e0c <_dtoa_r+0xa84>
 8008dbc:	9a08      	ldr	r2, [sp, #32]
 8008dbe:	2a00      	cmp	r2, #0
 8008dc0:	dd01      	ble.n	8008dc6 <_dtoa_r+0xa3e>
 8008dc2:	9b06      	ldr	r3, [sp, #24]
 8008dc4:	3331      	adds	r3, #49	@ 0x31
 8008dc6:	f88b 3000 	strb.w	r3, [fp]
 8008dca:	e52e      	b.n	800882a <_dtoa_r+0x4a2>
 8008dcc:	4628      	mov	r0, r5
 8008dce:	e7b9      	b.n	8008d44 <_dtoa_r+0x9bc>
 8008dd0:	2201      	movs	r2, #1
 8008dd2:	e7e2      	b.n	8008d9a <_dtoa_r+0xa12>
 8008dd4:	9908      	ldr	r1, [sp, #32]
 8008dd6:	2900      	cmp	r1, #0
 8008dd8:	db04      	blt.n	8008de4 <_dtoa_r+0xa5c>
 8008dda:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8008ddc:	4301      	orrs	r1, r0
 8008dde:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008de0:	4301      	orrs	r1, r0
 8008de2:	d120      	bne.n	8008e26 <_dtoa_r+0xa9e>
 8008de4:	2a00      	cmp	r2, #0
 8008de6:	ddee      	ble.n	8008dc6 <_dtoa_r+0xa3e>
 8008de8:	2201      	movs	r2, #1
 8008dea:	9903      	ldr	r1, [sp, #12]
 8008dec:	4648      	mov	r0, r9
 8008dee:	9304      	str	r3, [sp, #16]
 8008df0:	f000 fba2 	bl	8009538 <__lshift>
 8008df4:	4621      	mov	r1, r4
 8008df6:	9003      	str	r0, [sp, #12]
 8008df8:	f000 fc0a 	bl	8009610 <__mcmp>
 8008dfc:	2800      	cmp	r0, #0
 8008dfe:	9b04      	ldr	r3, [sp, #16]
 8008e00:	dc02      	bgt.n	8008e08 <_dtoa_r+0xa80>
 8008e02:	d1e0      	bne.n	8008dc6 <_dtoa_r+0xa3e>
 8008e04:	07da      	lsls	r2, r3, #31
 8008e06:	d5de      	bpl.n	8008dc6 <_dtoa_r+0xa3e>
 8008e08:	2b39      	cmp	r3, #57	@ 0x39
 8008e0a:	d1da      	bne.n	8008dc2 <_dtoa_r+0xa3a>
 8008e0c:	2339      	movs	r3, #57	@ 0x39
 8008e0e:	f88b 3000 	strb.w	r3, [fp]
 8008e12:	4633      	mov	r3, r6
 8008e14:	461e      	mov	r6, r3
 8008e16:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008e1a:	3b01      	subs	r3, #1
 8008e1c:	2a39      	cmp	r2, #57	@ 0x39
 8008e1e:	d04e      	beq.n	8008ebe <_dtoa_r+0xb36>
 8008e20:	3201      	adds	r2, #1
 8008e22:	701a      	strb	r2, [r3, #0]
 8008e24:	e501      	b.n	800882a <_dtoa_r+0x4a2>
 8008e26:	2a00      	cmp	r2, #0
 8008e28:	dd03      	ble.n	8008e32 <_dtoa_r+0xaaa>
 8008e2a:	2b39      	cmp	r3, #57	@ 0x39
 8008e2c:	d0ee      	beq.n	8008e0c <_dtoa_r+0xa84>
 8008e2e:	3301      	adds	r3, #1
 8008e30:	e7c9      	b.n	8008dc6 <_dtoa_r+0xa3e>
 8008e32:	9a04      	ldr	r2, [sp, #16]
 8008e34:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008e36:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008e3a:	428a      	cmp	r2, r1
 8008e3c:	d028      	beq.n	8008e90 <_dtoa_r+0xb08>
 8008e3e:	2300      	movs	r3, #0
 8008e40:	220a      	movs	r2, #10
 8008e42:	9903      	ldr	r1, [sp, #12]
 8008e44:	4648      	mov	r0, r9
 8008e46:	f000 f9d3 	bl	80091f0 <__multadd>
 8008e4a:	42af      	cmp	r7, r5
 8008e4c:	9003      	str	r0, [sp, #12]
 8008e4e:	f04f 0300 	mov.w	r3, #0
 8008e52:	f04f 020a 	mov.w	r2, #10
 8008e56:	4639      	mov	r1, r7
 8008e58:	4648      	mov	r0, r9
 8008e5a:	d107      	bne.n	8008e6c <_dtoa_r+0xae4>
 8008e5c:	f000 f9c8 	bl	80091f0 <__multadd>
 8008e60:	4607      	mov	r7, r0
 8008e62:	4605      	mov	r5, r0
 8008e64:	9b04      	ldr	r3, [sp, #16]
 8008e66:	3301      	adds	r3, #1
 8008e68:	9304      	str	r3, [sp, #16]
 8008e6a:	e777      	b.n	8008d5c <_dtoa_r+0x9d4>
 8008e6c:	f000 f9c0 	bl	80091f0 <__multadd>
 8008e70:	4629      	mov	r1, r5
 8008e72:	4607      	mov	r7, r0
 8008e74:	2300      	movs	r3, #0
 8008e76:	220a      	movs	r2, #10
 8008e78:	4648      	mov	r0, r9
 8008e7a:	f000 f9b9 	bl	80091f0 <__multadd>
 8008e7e:	4605      	mov	r5, r0
 8008e80:	e7f0      	b.n	8008e64 <_dtoa_r+0xadc>
 8008e82:	f1bb 0f00 	cmp.w	fp, #0
 8008e86:	bfcc      	ite	gt
 8008e88:	465e      	movgt	r6, fp
 8008e8a:	2601      	movle	r6, #1
 8008e8c:	2700      	movs	r7, #0
 8008e8e:	4456      	add	r6, sl
 8008e90:	2201      	movs	r2, #1
 8008e92:	9903      	ldr	r1, [sp, #12]
 8008e94:	4648      	mov	r0, r9
 8008e96:	9304      	str	r3, [sp, #16]
 8008e98:	f000 fb4e 	bl	8009538 <__lshift>
 8008e9c:	4621      	mov	r1, r4
 8008e9e:	9003      	str	r0, [sp, #12]
 8008ea0:	f000 fbb6 	bl	8009610 <__mcmp>
 8008ea4:	2800      	cmp	r0, #0
 8008ea6:	dcb4      	bgt.n	8008e12 <_dtoa_r+0xa8a>
 8008ea8:	d102      	bne.n	8008eb0 <_dtoa_r+0xb28>
 8008eaa:	9b04      	ldr	r3, [sp, #16]
 8008eac:	07db      	lsls	r3, r3, #31
 8008eae:	d4b0      	bmi.n	8008e12 <_dtoa_r+0xa8a>
 8008eb0:	4633      	mov	r3, r6
 8008eb2:	461e      	mov	r6, r3
 8008eb4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008eb8:	2a30      	cmp	r2, #48	@ 0x30
 8008eba:	d0fa      	beq.n	8008eb2 <_dtoa_r+0xb2a>
 8008ebc:	e4b5      	b.n	800882a <_dtoa_r+0x4a2>
 8008ebe:	459a      	cmp	sl, r3
 8008ec0:	d1a8      	bne.n	8008e14 <_dtoa_r+0xa8c>
 8008ec2:	2331      	movs	r3, #49	@ 0x31
 8008ec4:	f108 0801 	add.w	r8, r8, #1
 8008ec8:	f88a 3000 	strb.w	r3, [sl]
 8008ecc:	e4ad      	b.n	800882a <_dtoa_r+0x4a2>
 8008ece:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8008ed0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8008f2c <_dtoa_r+0xba4>
 8008ed4:	b11b      	cbz	r3, 8008ede <_dtoa_r+0xb56>
 8008ed6:	f10a 0308 	add.w	r3, sl, #8
 8008eda:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8008edc:	6013      	str	r3, [r2, #0]
 8008ede:	4650      	mov	r0, sl
 8008ee0:	b017      	add	sp, #92	@ 0x5c
 8008ee2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ee6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008ee8:	2b01      	cmp	r3, #1
 8008eea:	f77f ae2e 	ble.w	8008b4a <_dtoa_r+0x7c2>
 8008eee:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008ef0:	930a      	str	r3, [sp, #40]	@ 0x28
 8008ef2:	2001      	movs	r0, #1
 8008ef4:	e64d      	b.n	8008b92 <_dtoa_r+0x80a>
 8008ef6:	f1bb 0f00 	cmp.w	fp, #0
 8008efa:	f77f aed9 	ble.w	8008cb0 <_dtoa_r+0x928>
 8008efe:	4656      	mov	r6, sl
 8008f00:	4621      	mov	r1, r4
 8008f02:	9803      	ldr	r0, [sp, #12]
 8008f04:	f7ff f9b5 	bl	8008272 <quorem>
 8008f08:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8008f0c:	f806 3b01 	strb.w	r3, [r6], #1
 8008f10:	eba6 020a 	sub.w	r2, r6, sl
 8008f14:	4593      	cmp	fp, r2
 8008f16:	ddb4      	ble.n	8008e82 <_dtoa_r+0xafa>
 8008f18:	2300      	movs	r3, #0
 8008f1a:	220a      	movs	r2, #10
 8008f1c:	4648      	mov	r0, r9
 8008f1e:	9903      	ldr	r1, [sp, #12]
 8008f20:	f000 f966 	bl	80091f0 <__multadd>
 8008f24:	9003      	str	r0, [sp, #12]
 8008f26:	e7eb      	b.n	8008f00 <_dtoa_r+0xb78>
 8008f28:	0800a0a6 	.word	0x0800a0a6
 8008f2c:	0800a02a 	.word	0x0800a02a

08008f30 <_free_r>:
 8008f30:	b538      	push	{r3, r4, r5, lr}
 8008f32:	4605      	mov	r5, r0
 8008f34:	2900      	cmp	r1, #0
 8008f36:	d040      	beq.n	8008fba <_free_r+0x8a>
 8008f38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008f3c:	1f0c      	subs	r4, r1, #4
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	bfb8      	it	lt
 8008f42:	18e4      	addlt	r4, r4, r3
 8008f44:	f000 f8e6 	bl	8009114 <__malloc_lock>
 8008f48:	4a1c      	ldr	r2, [pc, #112]	@ (8008fbc <_free_r+0x8c>)
 8008f4a:	6813      	ldr	r3, [r2, #0]
 8008f4c:	b933      	cbnz	r3, 8008f5c <_free_r+0x2c>
 8008f4e:	6063      	str	r3, [r4, #4]
 8008f50:	6014      	str	r4, [r2, #0]
 8008f52:	4628      	mov	r0, r5
 8008f54:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008f58:	f000 b8e2 	b.w	8009120 <__malloc_unlock>
 8008f5c:	42a3      	cmp	r3, r4
 8008f5e:	d908      	bls.n	8008f72 <_free_r+0x42>
 8008f60:	6820      	ldr	r0, [r4, #0]
 8008f62:	1821      	adds	r1, r4, r0
 8008f64:	428b      	cmp	r3, r1
 8008f66:	bf01      	itttt	eq
 8008f68:	6819      	ldreq	r1, [r3, #0]
 8008f6a:	685b      	ldreq	r3, [r3, #4]
 8008f6c:	1809      	addeq	r1, r1, r0
 8008f6e:	6021      	streq	r1, [r4, #0]
 8008f70:	e7ed      	b.n	8008f4e <_free_r+0x1e>
 8008f72:	461a      	mov	r2, r3
 8008f74:	685b      	ldr	r3, [r3, #4]
 8008f76:	b10b      	cbz	r3, 8008f7c <_free_r+0x4c>
 8008f78:	42a3      	cmp	r3, r4
 8008f7a:	d9fa      	bls.n	8008f72 <_free_r+0x42>
 8008f7c:	6811      	ldr	r1, [r2, #0]
 8008f7e:	1850      	adds	r0, r2, r1
 8008f80:	42a0      	cmp	r0, r4
 8008f82:	d10b      	bne.n	8008f9c <_free_r+0x6c>
 8008f84:	6820      	ldr	r0, [r4, #0]
 8008f86:	4401      	add	r1, r0
 8008f88:	1850      	adds	r0, r2, r1
 8008f8a:	4283      	cmp	r3, r0
 8008f8c:	6011      	str	r1, [r2, #0]
 8008f8e:	d1e0      	bne.n	8008f52 <_free_r+0x22>
 8008f90:	6818      	ldr	r0, [r3, #0]
 8008f92:	685b      	ldr	r3, [r3, #4]
 8008f94:	4408      	add	r0, r1
 8008f96:	6010      	str	r0, [r2, #0]
 8008f98:	6053      	str	r3, [r2, #4]
 8008f9a:	e7da      	b.n	8008f52 <_free_r+0x22>
 8008f9c:	d902      	bls.n	8008fa4 <_free_r+0x74>
 8008f9e:	230c      	movs	r3, #12
 8008fa0:	602b      	str	r3, [r5, #0]
 8008fa2:	e7d6      	b.n	8008f52 <_free_r+0x22>
 8008fa4:	6820      	ldr	r0, [r4, #0]
 8008fa6:	1821      	adds	r1, r4, r0
 8008fa8:	428b      	cmp	r3, r1
 8008faa:	bf01      	itttt	eq
 8008fac:	6819      	ldreq	r1, [r3, #0]
 8008fae:	685b      	ldreq	r3, [r3, #4]
 8008fb0:	1809      	addeq	r1, r1, r0
 8008fb2:	6021      	streq	r1, [r4, #0]
 8008fb4:	6063      	str	r3, [r4, #4]
 8008fb6:	6054      	str	r4, [r2, #4]
 8008fb8:	e7cb      	b.n	8008f52 <_free_r+0x22>
 8008fba:	bd38      	pop	{r3, r4, r5, pc}
 8008fbc:	20000950 	.word	0x20000950

08008fc0 <malloc>:
 8008fc0:	4b02      	ldr	r3, [pc, #8]	@ (8008fcc <malloc+0xc>)
 8008fc2:	4601      	mov	r1, r0
 8008fc4:	6818      	ldr	r0, [r3, #0]
 8008fc6:	f000 b825 	b.w	8009014 <_malloc_r>
 8008fca:	bf00      	nop
 8008fcc:	2000001c 	.word	0x2000001c

08008fd0 <sbrk_aligned>:
 8008fd0:	b570      	push	{r4, r5, r6, lr}
 8008fd2:	4e0f      	ldr	r6, [pc, #60]	@ (8009010 <sbrk_aligned+0x40>)
 8008fd4:	460c      	mov	r4, r1
 8008fd6:	6831      	ldr	r1, [r6, #0]
 8008fd8:	4605      	mov	r5, r0
 8008fda:	b911      	cbnz	r1, 8008fe2 <sbrk_aligned+0x12>
 8008fdc:	f000 fcc8 	bl	8009970 <_sbrk_r>
 8008fe0:	6030      	str	r0, [r6, #0]
 8008fe2:	4621      	mov	r1, r4
 8008fe4:	4628      	mov	r0, r5
 8008fe6:	f000 fcc3 	bl	8009970 <_sbrk_r>
 8008fea:	1c43      	adds	r3, r0, #1
 8008fec:	d103      	bne.n	8008ff6 <sbrk_aligned+0x26>
 8008fee:	f04f 34ff 	mov.w	r4, #4294967295
 8008ff2:	4620      	mov	r0, r4
 8008ff4:	bd70      	pop	{r4, r5, r6, pc}
 8008ff6:	1cc4      	adds	r4, r0, #3
 8008ff8:	f024 0403 	bic.w	r4, r4, #3
 8008ffc:	42a0      	cmp	r0, r4
 8008ffe:	d0f8      	beq.n	8008ff2 <sbrk_aligned+0x22>
 8009000:	1a21      	subs	r1, r4, r0
 8009002:	4628      	mov	r0, r5
 8009004:	f000 fcb4 	bl	8009970 <_sbrk_r>
 8009008:	3001      	adds	r0, #1
 800900a:	d1f2      	bne.n	8008ff2 <sbrk_aligned+0x22>
 800900c:	e7ef      	b.n	8008fee <sbrk_aligned+0x1e>
 800900e:	bf00      	nop
 8009010:	2000094c 	.word	0x2000094c

08009014 <_malloc_r>:
 8009014:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009018:	1ccd      	adds	r5, r1, #3
 800901a:	f025 0503 	bic.w	r5, r5, #3
 800901e:	3508      	adds	r5, #8
 8009020:	2d0c      	cmp	r5, #12
 8009022:	bf38      	it	cc
 8009024:	250c      	movcc	r5, #12
 8009026:	2d00      	cmp	r5, #0
 8009028:	4606      	mov	r6, r0
 800902a:	db01      	blt.n	8009030 <_malloc_r+0x1c>
 800902c:	42a9      	cmp	r1, r5
 800902e:	d904      	bls.n	800903a <_malloc_r+0x26>
 8009030:	230c      	movs	r3, #12
 8009032:	6033      	str	r3, [r6, #0]
 8009034:	2000      	movs	r0, #0
 8009036:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800903a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009110 <_malloc_r+0xfc>
 800903e:	f000 f869 	bl	8009114 <__malloc_lock>
 8009042:	f8d8 3000 	ldr.w	r3, [r8]
 8009046:	461c      	mov	r4, r3
 8009048:	bb44      	cbnz	r4, 800909c <_malloc_r+0x88>
 800904a:	4629      	mov	r1, r5
 800904c:	4630      	mov	r0, r6
 800904e:	f7ff ffbf 	bl	8008fd0 <sbrk_aligned>
 8009052:	1c43      	adds	r3, r0, #1
 8009054:	4604      	mov	r4, r0
 8009056:	d158      	bne.n	800910a <_malloc_r+0xf6>
 8009058:	f8d8 4000 	ldr.w	r4, [r8]
 800905c:	4627      	mov	r7, r4
 800905e:	2f00      	cmp	r7, #0
 8009060:	d143      	bne.n	80090ea <_malloc_r+0xd6>
 8009062:	2c00      	cmp	r4, #0
 8009064:	d04b      	beq.n	80090fe <_malloc_r+0xea>
 8009066:	6823      	ldr	r3, [r4, #0]
 8009068:	4639      	mov	r1, r7
 800906a:	4630      	mov	r0, r6
 800906c:	eb04 0903 	add.w	r9, r4, r3
 8009070:	f000 fc7e 	bl	8009970 <_sbrk_r>
 8009074:	4581      	cmp	r9, r0
 8009076:	d142      	bne.n	80090fe <_malloc_r+0xea>
 8009078:	6821      	ldr	r1, [r4, #0]
 800907a:	4630      	mov	r0, r6
 800907c:	1a6d      	subs	r5, r5, r1
 800907e:	4629      	mov	r1, r5
 8009080:	f7ff ffa6 	bl	8008fd0 <sbrk_aligned>
 8009084:	3001      	adds	r0, #1
 8009086:	d03a      	beq.n	80090fe <_malloc_r+0xea>
 8009088:	6823      	ldr	r3, [r4, #0]
 800908a:	442b      	add	r3, r5
 800908c:	6023      	str	r3, [r4, #0]
 800908e:	f8d8 3000 	ldr.w	r3, [r8]
 8009092:	685a      	ldr	r2, [r3, #4]
 8009094:	bb62      	cbnz	r2, 80090f0 <_malloc_r+0xdc>
 8009096:	f8c8 7000 	str.w	r7, [r8]
 800909a:	e00f      	b.n	80090bc <_malloc_r+0xa8>
 800909c:	6822      	ldr	r2, [r4, #0]
 800909e:	1b52      	subs	r2, r2, r5
 80090a0:	d420      	bmi.n	80090e4 <_malloc_r+0xd0>
 80090a2:	2a0b      	cmp	r2, #11
 80090a4:	d917      	bls.n	80090d6 <_malloc_r+0xc2>
 80090a6:	1961      	adds	r1, r4, r5
 80090a8:	42a3      	cmp	r3, r4
 80090aa:	6025      	str	r5, [r4, #0]
 80090ac:	bf18      	it	ne
 80090ae:	6059      	strne	r1, [r3, #4]
 80090b0:	6863      	ldr	r3, [r4, #4]
 80090b2:	bf08      	it	eq
 80090b4:	f8c8 1000 	streq.w	r1, [r8]
 80090b8:	5162      	str	r2, [r4, r5]
 80090ba:	604b      	str	r3, [r1, #4]
 80090bc:	4630      	mov	r0, r6
 80090be:	f000 f82f 	bl	8009120 <__malloc_unlock>
 80090c2:	f104 000b 	add.w	r0, r4, #11
 80090c6:	1d23      	adds	r3, r4, #4
 80090c8:	f020 0007 	bic.w	r0, r0, #7
 80090cc:	1ac2      	subs	r2, r0, r3
 80090ce:	bf1c      	itt	ne
 80090d0:	1a1b      	subne	r3, r3, r0
 80090d2:	50a3      	strne	r3, [r4, r2]
 80090d4:	e7af      	b.n	8009036 <_malloc_r+0x22>
 80090d6:	6862      	ldr	r2, [r4, #4]
 80090d8:	42a3      	cmp	r3, r4
 80090da:	bf0c      	ite	eq
 80090dc:	f8c8 2000 	streq.w	r2, [r8]
 80090e0:	605a      	strne	r2, [r3, #4]
 80090e2:	e7eb      	b.n	80090bc <_malloc_r+0xa8>
 80090e4:	4623      	mov	r3, r4
 80090e6:	6864      	ldr	r4, [r4, #4]
 80090e8:	e7ae      	b.n	8009048 <_malloc_r+0x34>
 80090ea:	463c      	mov	r4, r7
 80090ec:	687f      	ldr	r7, [r7, #4]
 80090ee:	e7b6      	b.n	800905e <_malloc_r+0x4a>
 80090f0:	461a      	mov	r2, r3
 80090f2:	685b      	ldr	r3, [r3, #4]
 80090f4:	42a3      	cmp	r3, r4
 80090f6:	d1fb      	bne.n	80090f0 <_malloc_r+0xdc>
 80090f8:	2300      	movs	r3, #0
 80090fa:	6053      	str	r3, [r2, #4]
 80090fc:	e7de      	b.n	80090bc <_malloc_r+0xa8>
 80090fe:	230c      	movs	r3, #12
 8009100:	4630      	mov	r0, r6
 8009102:	6033      	str	r3, [r6, #0]
 8009104:	f000 f80c 	bl	8009120 <__malloc_unlock>
 8009108:	e794      	b.n	8009034 <_malloc_r+0x20>
 800910a:	6005      	str	r5, [r0, #0]
 800910c:	e7d6      	b.n	80090bc <_malloc_r+0xa8>
 800910e:	bf00      	nop
 8009110:	20000950 	.word	0x20000950

08009114 <__malloc_lock>:
 8009114:	4801      	ldr	r0, [pc, #4]	@ (800911c <__malloc_lock+0x8>)
 8009116:	f7ff b88e 	b.w	8008236 <__retarget_lock_acquire_recursive>
 800911a:	bf00      	nop
 800911c:	20000948 	.word	0x20000948

08009120 <__malloc_unlock>:
 8009120:	4801      	ldr	r0, [pc, #4]	@ (8009128 <__malloc_unlock+0x8>)
 8009122:	f7ff b889 	b.w	8008238 <__retarget_lock_release_recursive>
 8009126:	bf00      	nop
 8009128:	20000948 	.word	0x20000948

0800912c <_Balloc>:
 800912c:	b570      	push	{r4, r5, r6, lr}
 800912e:	69c6      	ldr	r6, [r0, #28]
 8009130:	4604      	mov	r4, r0
 8009132:	460d      	mov	r5, r1
 8009134:	b976      	cbnz	r6, 8009154 <_Balloc+0x28>
 8009136:	2010      	movs	r0, #16
 8009138:	f7ff ff42 	bl	8008fc0 <malloc>
 800913c:	4602      	mov	r2, r0
 800913e:	61e0      	str	r0, [r4, #28]
 8009140:	b920      	cbnz	r0, 800914c <_Balloc+0x20>
 8009142:	216b      	movs	r1, #107	@ 0x6b
 8009144:	4b17      	ldr	r3, [pc, #92]	@ (80091a4 <_Balloc+0x78>)
 8009146:	4818      	ldr	r0, [pc, #96]	@ (80091a8 <_Balloc+0x7c>)
 8009148:	f000 fc22 	bl	8009990 <__assert_func>
 800914c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009150:	6006      	str	r6, [r0, #0]
 8009152:	60c6      	str	r6, [r0, #12]
 8009154:	69e6      	ldr	r6, [r4, #28]
 8009156:	68f3      	ldr	r3, [r6, #12]
 8009158:	b183      	cbz	r3, 800917c <_Balloc+0x50>
 800915a:	69e3      	ldr	r3, [r4, #28]
 800915c:	68db      	ldr	r3, [r3, #12]
 800915e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009162:	b9b8      	cbnz	r0, 8009194 <_Balloc+0x68>
 8009164:	2101      	movs	r1, #1
 8009166:	fa01 f605 	lsl.w	r6, r1, r5
 800916a:	1d72      	adds	r2, r6, #5
 800916c:	4620      	mov	r0, r4
 800916e:	0092      	lsls	r2, r2, #2
 8009170:	f000 fc2c 	bl	80099cc <_calloc_r>
 8009174:	b160      	cbz	r0, 8009190 <_Balloc+0x64>
 8009176:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800917a:	e00e      	b.n	800919a <_Balloc+0x6e>
 800917c:	2221      	movs	r2, #33	@ 0x21
 800917e:	2104      	movs	r1, #4
 8009180:	4620      	mov	r0, r4
 8009182:	f000 fc23 	bl	80099cc <_calloc_r>
 8009186:	69e3      	ldr	r3, [r4, #28]
 8009188:	60f0      	str	r0, [r6, #12]
 800918a:	68db      	ldr	r3, [r3, #12]
 800918c:	2b00      	cmp	r3, #0
 800918e:	d1e4      	bne.n	800915a <_Balloc+0x2e>
 8009190:	2000      	movs	r0, #0
 8009192:	bd70      	pop	{r4, r5, r6, pc}
 8009194:	6802      	ldr	r2, [r0, #0]
 8009196:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800919a:	2300      	movs	r3, #0
 800919c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80091a0:	e7f7      	b.n	8009192 <_Balloc+0x66>
 80091a2:	bf00      	nop
 80091a4:	0800a037 	.word	0x0800a037
 80091a8:	0800a0b7 	.word	0x0800a0b7

080091ac <_Bfree>:
 80091ac:	b570      	push	{r4, r5, r6, lr}
 80091ae:	69c6      	ldr	r6, [r0, #28]
 80091b0:	4605      	mov	r5, r0
 80091b2:	460c      	mov	r4, r1
 80091b4:	b976      	cbnz	r6, 80091d4 <_Bfree+0x28>
 80091b6:	2010      	movs	r0, #16
 80091b8:	f7ff ff02 	bl	8008fc0 <malloc>
 80091bc:	4602      	mov	r2, r0
 80091be:	61e8      	str	r0, [r5, #28]
 80091c0:	b920      	cbnz	r0, 80091cc <_Bfree+0x20>
 80091c2:	218f      	movs	r1, #143	@ 0x8f
 80091c4:	4b08      	ldr	r3, [pc, #32]	@ (80091e8 <_Bfree+0x3c>)
 80091c6:	4809      	ldr	r0, [pc, #36]	@ (80091ec <_Bfree+0x40>)
 80091c8:	f000 fbe2 	bl	8009990 <__assert_func>
 80091cc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80091d0:	6006      	str	r6, [r0, #0]
 80091d2:	60c6      	str	r6, [r0, #12]
 80091d4:	b13c      	cbz	r4, 80091e6 <_Bfree+0x3a>
 80091d6:	69eb      	ldr	r3, [r5, #28]
 80091d8:	6862      	ldr	r2, [r4, #4]
 80091da:	68db      	ldr	r3, [r3, #12]
 80091dc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80091e0:	6021      	str	r1, [r4, #0]
 80091e2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80091e6:	bd70      	pop	{r4, r5, r6, pc}
 80091e8:	0800a037 	.word	0x0800a037
 80091ec:	0800a0b7 	.word	0x0800a0b7

080091f0 <__multadd>:
 80091f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80091f4:	4607      	mov	r7, r0
 80091f6:	460c      	mov	r4, r1
 80091f8:	461e      	mov	r6, r3
 80091fa:	2000      	movs	r0, #0
 80091fc:	690d      	ldr	r5, [r1, #16]
 80091fe:	f101 0c14 	add.w	ip, r1, #20
 8009202:	f8dc 3000 	ldr.w	r3, [ip]
 8009206:	3001      	adds	r0, #1
 8009208:	b299      	uxth	r1, r3
 800920a:	fb02 6101 	mla	r1, r2, r1, r6
 800920e:	0c1e      	lsrs	r6, r3, #16
 8009210:	0c0b      	lsrs	r3, r1, #16
 8009212:	fb02 3306 	mla	r3, r2, r6, r3
 8009216:	b289      	uxth	r1, r1
 8009218:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800921c:	4285      	cmp	r5, r0
 800921e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009222:	f84c 1b04 	str.w	r1, [ip], #4
 8009226:	dcec      	bgt.n	8009202 <__multadd+0x12>
 8009228:	b30e      	cbz	r6, 800926e <__multadd+0x7e>
 800922a:	68a3      	ldr	r3, [r4, #8]
 800922c:	42ab      	cmp	r3, r5
 800922e:	dc19      	bgt.n	8009264 <__multadd+0x74>
 8009230:	6861      	ldr	r1, [r4, #4]
 8009232:	4638      	mov	r0, r7
 8009234:	3101      	adds	r1, #1
 8009236:	f7ff ff79 	bl	800912c <_Balloc>
 800923a:	4680      	mov	r8, r0
 800923c:	b928      	cbnz	r0, 800924a <__multadd+0x5a>
 800923e:	4602      	mov	r2, r0
 8009240:	21ba      	movs	r1, #186	@ 0xba
 8009242:	4b0c      	ldr	r3, [pc, #48]	@ (8009274 <__multadd+0x84>)
 8009244:	480c      	ldr	r0, [pc, #48]	@ (8009278 <__multadd+0x88>)
 8009246:	f000 fba3 	bl	8009990 <__assert_func>
 800924a:	6922      	ldr	r2, [r4, #16]
 800924c:	f104 010c 	add.w	r1, r4, #12
 8009250:	3202      	adds	r2, #2
 8009252:	0092      	lsls	r2, r2, #2
 8009254:	300c      	adds	r0, #12
 8009256:	f7fe fffe 	bl	8008256 <memcpy>
 800925a:	4621      	mov	r1, r4
 800925c:	4638      	mov	r0, r7
 800925e:	f7ff ffa5 	bl	80091ac <_Bfree>
 8009262:	4644      	mov	r4, r8
 8009264:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009268:	3501      	adds	r5, #1
 800926a:	615e      	str	r6, [r3, #20]
 800926c:	6125      	str	r5, [r4, #16]
 800926e:	4620      	mov	r0, r4
 8009270:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009274:	0800a0a6 	.word	0x0800a0a6
 8009278:	0800a0b7 	.word	0x0800a0b7

0800927c <__hi0bits>:
 800927c:	4603      	mov	r3, r0
 800927e:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009282:	bf3a      	itte	cc
 8009284:	0403      	lslcc	r3, r0, #16
 8009286:	2010      	movcc	r0, #16
 8009288:	2000      	movcs	r0, #0
 800928a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800928e:	bf3c      	itt	cc
 8009290:	021b      	lslcc	r3, r3, #8
 8009292:	3008      	addcc	r0, #8
 8009294:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009298:	bf3c      	itt	cc
 800929a:	011b      	lslcc	r3, r3, #4
 800929c:	3004      	addcc	r0, #4
 800929e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80092a2:	bf3c      	itt	cc
 80092a4:	009b      	lslcc	r3, r3, #2
 80092a6:	3002      	addcc	r0, #2
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	db05      	blt.n	80092b8 <__hi0bits+0x3c>
 80092ac:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80092b0:	f100 0001 	add.w	r0, r0, #1
 80092b4:	bf08      	it	eq
 80092b6:	2020      	moveq	r0, #32
 80092b8:	4770      	bx	lr

080092ba <__lo0bits>:
 80092ba:	6803      	ldr	r3, [r0, #0]
 80092bc:	4602      	mov	r2, r0
 80092be:	f013 0007 	ands.w	r0, r3, #7
 80092c2:	d00b      	beq.n	80092dc <__lo0bits+0x22>
 80092c4:	07d9      	lsls	r1, r3, #31
 80092c6:	d421      	bmi.n	800930c <__lo0bits+0x52>
 80092c8:	0798      	lsls	r0, r3, #30
 80092ca:	bf49      	itett	mi
 80092cc:	085b      	lsrmi	r3, r3, #1
 80092ce:	089b      	lsrpl	r3, r3, #2
 80092d0:	2001      	movmi	r0, #1
 80092d2:	6013      	strmi	r3, [r2, #0]
 80092d4:	bf5c      	itt	pl
 80092d6:	2002      	movpl	r0, #2
 80092d8:	6013      	strpl	r3, [r2, #0]
 80092da:	4770      	bx	lr
 80092dc:	b299      	uxth	r1, r3
 80092de:	b909      	cbnz	r1, 80092e4 <__lo0bits+0x2a>
 80092e0:	2010      	movs	r0, #16
 80092e2:	0c1b      	lsrs	r3, r3, #16
 80092e4:	b2d9      	uxtb	r1, r3
 80092e6:	b909      	cbnz	r1, 80092ec <__lo0bits+0x32>
 80092e8:	3008      	adds	r0, #8
 80092ea:	0a1b      	lsrs	r3, r3, #8
 80092ec:	0719      	lsls	r1, r3, #28
 80092ee:	bf04      	itt	eq
 80092f0:	091b      	lsreq	r3, r3, #4
 80092f2:	3004      	addeq	r0, #4
 80092f4:	0799      	lsls	r1, r3, #30
 80092f6:	bf04      	itt	eq
 80092f8:	089b      	lsreq	r3, r3, #2
 80092fa:	3002      	addeq	r0, #2
 80092fc:	07d9      	lsls	r1, r3, #31
 80092fe:	d403      	bmi.n	8009308 <__lo0bits+0x4e>
 8009300:	085b      	lsrs	r3, r3, #1
 8009302:	f100 0001 	add.w	r0, r0, #1
 8009306:	d003      	beq.n	8009310 <__lo0bits+0x56>
 8009308:	6013      	str	r3, [r2, #0]
 800930a:	4770      	bx	lr
 800930c:	2000      	movs	r0, #0
 800930e:	4770      	bx	lr
 8009310:	2020      	movs	r0, #32
 8009312:	4770      	bx	lr

08009314 <__i2b>:
 8009314:	b510      	push	{r4, lr}
 8009316:	460c      	mov	r4, r1
 8009318:	2101      	movs	r1, #1
 800931a:	f7ff ff07 	bl	800912c <_Balloc>
 800931e:	4602      	mov	r2, r0
 8009320:	b928      	cbnz	r0, 800932e <__i2b+0x1a>
 8009322:	f240 1145 	movw	r1, #325	@ 0x145
 8009326:	4b04      	ldr	r3, [pc, #16]	@ (8009338 <__i2b+0x24>)
 8009328:	4804      	ldr	r0, [pc, #16]	@ (800933c <__i2b+0x28>)
 800932a:	f000 fb31 	bl	8009990 <__assert_func>
 800932e:	2301      	movs	r3, #1
 8009330:	6144      	str	r4, [r0, #20]
 8009332:	6103      	str	r3, [r0, #16]
 8009334:	bd10      	pop	{r4, pc}
 8009336:	bf00      	nop
 8009338:	0800a0a6 	.word	0x0800a0a6
 800933c:	0800a0b7 	.word	0x0800a0b7

08009340 <__multiply>:
 8009340:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009344:	4617      	mov	r7, r2
 8009346:	690a      	ldr	r2, [r1, #16]
 8009348:	693b      	ldr	r3, [r7, #16]
 800934a:	4689      	mov	r9, r1
 800934c:	429a      	cmp	r2, r3
 800934e:	bfa2      	ittt	ge
 8009350:	463b      	movge	r3, r7
 8009352:	460f      	movge	r7, r1
 8009354:	4699      	movge	r9, r3
 8009356:	693d      	ldr	r5, [r7, #16]
 8009358:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800935c:	68bb      	ldr	r3, [r7, #8]
 800935e:	6879      	ldr	r1, [r7, #4]
 8009360:	eb05 060a 	add.w	r6, r5, sl
 8009364:	42b3      	cmp	r3, r6
 8009366:	b085      	sub	sp, #20
 8009368:	bfb8      	it	lt
 800936a:	3101      	addlt	r1, #1
 800936c:	f7ff fede 	bl	800912c <_Balloc>
 8009370:	b930      	cbnz	r0, 8009380 <__multiply+0x40>
 8009372:	4602      	mov	r2, r0
 8009374:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009378:	4b40      	ldr	r3, [pc, #256]	@ (800947c <__multiply+0x13c>)
 800937a:	4841      	ldr	r0, [pc, #260]	@ (8009480 <__multiply+0x140>)
 800937c:	f000 fb08 	bl	8009990 <__assert_func>
 8009380:	f100 0414 	add.w	r4, r0, #20
 8009384:	4623      	mov	r3, r4
 8009386:	2200      	movs	r2, #0
 8009388:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800938c:	4573      	cmp	r3, lr
 800938e:	d320      	bcc.n	80093d2 <__multiply+0x92>
 8009390:	f107 0814 	add.w	r8, r7, #20
 8009394:	f109 0114 	add.w	r1, r9, #20
 8009398:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800939c:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80093a0:	9302      	str	r3, [sp, #8]
 80093a2:	1beb      	subs	r3, r5, r7
 80093a4:	3b15      	subs	r3, #21
 80093a6:	f023 0303 	bic.w	r3, r3, #3
 80093aa:	3304      	adds	r3, #4
 80093ac:	3715      	adds	r7, #21
 80093ae:	42bd      	cmp	r5, r7
 80093b0:	bf38      	it	cc
 80093b2:	2304      	movcc	r3, #4
 80093b4:	9301      	str	r3, [sp, #4]
 80093b6:	9b02      	ldr	r3, [sp, #8]
 80093b8:	9103      	str	r1, [sp, #12]
 80093ba:	428b      	cmp	r3, r1
 80093bc:	d80c      	bhi.n	80093d8 <__multiply+0x98>
 80093be:	2e00      	cmp	r6, #0
 80093c0:	dd03      	ble.n	80093ca <__multiply+0x8a>
 80093c2:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	d055      	beq.n	8009476 <__multiply+0x136>
 80093ca:	6106      	str	r6, [r0, #16]
 80093cc:	b005      	add	sp, #20
 80093ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093d2:	f843 2b04 	str.w	r2, [r3], #4
 80093d6:	e7d9      	b.n	800938c <__multiply+0x4c>
 80093d8:	f8b1 a000 	ldrh.w	sl, [r1]
 80093dc:	f1ba 0f00 	cmp.w	sl, #0
 80093e0:	d01f      	beq.n	8009422 <__multiply+0xe2>
 80093e2:	46c4      	mov	ip, r8
 80093e4:	46a1      	mov	r9, r4
 80093e6:	2700      	movs	r7, #0
 80093e8:	f85c 2b04 	ldr.w	r2, [ip], #4
 80093ec:	f8d9 3000 	ldr.w	r3, [r9]
 80093f0:	fa1f fb82 	uxth.w	fp, r2
 80093f4:	b29b      	uxth	r3, r3
 80093f6:	fb0a 330b 	mla	r3, sl, fp, r3
 80093fa:	443b      	add	r3, r7
 80093fc:	f8d9 7000 	ldr.w	r7, [r9]
 8009400:	0c12      	lsrs	r2, r2, #16
 8009402:	0c3f      	lsrs	r7, r7, #16
 8009404:	fb0a 7202 	mla	r2, sl, r2, r7
 8009408:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800940c:	b29b      	uxth	r3, r3
 800940e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009412:	4565      	cmp	r5, ip
 8009414:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8009418:	f849 3b04 	str.w	r3, [r9], #4
 800941c:	d8e4      	bhi.n	80093e8 <__multiply+0xa8>
 800941e:	9b01      	ldr	r3, [sp, #4]
 8009420:	50e7      	str	r7, [r4, r3]
 8009422:	9b03      	ldr	r3, [sp, #12]
 8009424:	3104      	adds	r1, #4
 8009426:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800942a:	f1b9 0f00 	cmp.w	r9, #0
 800942e:	d020      	beq.n	8009472 <__multiply+0x132>
 8009430:	4647      	mov	r7, r8
 8009432:	46a4      	mov	ip, r4
 8009434:	f04f 0a00 	mov.w	sl, #0
 8009438:	6823      	ldr	r3, [r4, #0]
 800943a:	f8b7 b000 	ldrh.w	fp, [r7]
 800943e:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8009442:	b29b      	uxth	r3, r3
 8009444:	fb09 220b 	mla	r2, r9, fp, r2
 8009448:	4452      	add	r2, sl
 800944a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800944e:	f84c 3b04 	str.w	r3, [ip], #4
 8009452:	f857 3b04 	ldr.w	r3, [r7], #4
 8009456:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800945a:	f8bc 3000 	ldrh.w	r3, [ip]
 800945e:	42bd      	cmp	r5, r7
 8009460:	fb09 330a 	mla	r3, r9, sl, r3
 8009464:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8009468:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800946c:	d8e5      	bhi.n	800943a <__multiply+0xfa>
 800946e:	9a01      	ldr	r2, [sp, #4]
 8009470:	50a3      	str	r3, [r4, r2]
 8009472:	3404      	adds	r4, #4
 8009474:	e79f      	b.n	80093b6 <__multiply+0x76>
 8009476:	3e01      	subs	r6, #1
 8009478:	e7a1      	b.n	80093be <__multiply+0x7e>
 800947a:	bf00      	nop
 800947c:	0800a0a6 	.word	0x0800a0a6
 8009480:	0800a0b7 	.word	0x0800a0b7

08009484 <__pow5mult>:
 8009484:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009488:	4615      	mov	r5, r2
 800948a:	f012 0203 	ands.w	r2, r2, #3
 800948e:	4607      	mov	r7, r0
 8009490:	460e      	mov	r6, r1
 8009492:	d007      	beq.n	80094a4 <__pow5mult+0x20>
 8009494:	4c25      	ldr	r4, [pc, #148]	@ (800952c <__pow5mult+0xa8>)
 8009496:	3a01      	subs	r2, #1
 8009498:	2300      	movs	r3, #0
 800949a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800949e:	f7ff fea7 	bl	80091f0 <__multadd>
 80094a2:	4606      	mov	r6, r0
 80094a4:	10ad      	asrs	r5, r5, #2
 80094a6:	d03d      	beq.n	8009524 <__pow5mult+0xa0>
 80094a8:	69fc      	ldr	r4, [r7, #28]
 80094aa:	b97c      	cbnz	r4, 80094cc <__pow5mult+0x48>
 80094ac:	2010      	movs	r0, #16
 80094ae:	f7ff fd87 	bl	8008fc0 <malloc>
 80094b2:	4602      	mov	r2, r0
 80094b4:	61f8      	str	r0, [r7, #28]
 80094b6:	b928      	cbnz	r0, 80094c4 <__pow5mult+0x40>
 80094b8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80094bc:	4b1c      	ldr	r3, [pc, #112]	@ (8009530 <__pow5mult+0xac>)
 80094be:	481d      	ldr	r0, [pc, #116]	@ (8009534 <__pow5mult+0xb0>)
 80094c0:	f000 fa66 	bl	8009990 <__assert_func>
 80094c4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80094c8:	6004      	str	r4, [r0, #0]
 80094ca:	60c4      	str	r4, [r0, #12]
 80094cc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80094d0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80094d4:	b94c      	cbnz	r4, 80094ea <__pow5mult+0x66>
 80094d6:	f240 2171 	movw	r1, #625	@ 0x271
 80094da:	4638      	mov	r0, r7
 80094dc:	f7ff ff1a 	bl	8009314 <__i2b>
 80094e0:	2300      	movs	r3, #0
 80094e2:	4604      	mov	r4, r0
 80094e4:	f8c8 0008 	str.w	r0, [r8, #8]
 80094e8:	6003      	str	r3, [r0, #0]
 80094ea:	f04f 0900 	mov.w	r9, #0
 80094ee:	07eb      	lsls	r3, r5, #31
 80094f0:	d50a      	bpl.n	8009508 <__pow5mult+0x84>
 80094f2:	4631      	mov	r1, r6
 80094f4:	4622      	mov	r2, r4
 80094f6:	4638      	mov	r0, r7
 80094f8:	f7ff ff22 	bl	8009340 <__multiply>
 80094fc:	4680      	mov	r8, r0
 80094fe:	4631      	mov	r1, r6
 8009500:	4638      	mov	r0, r7
 8009502:	f7ff fe53 	bl	80091ac <_Bfree>
 8009506:	4646      	mov	r6, r8
 8009508:	106d      	asrs	r5, r5, #1
 800950a:	d00b      	beq.n	8009524 <__pow5mult+0xa0>
 800950c:	6820      	ldr	r0, [r4, #0]
 800950e:	b938      	cbnz	r0, 8009520 <__pow5mult+0x9c>
 8009510:	4622      	mov	r2, r4
 8009512:	4621      	mov	r1, r4
 8009514:	4638      	mov	r0, r7
 8009516:	f7ff ff13 	bl	8009340 <__multiply>
 800951a:	6020      	str	r0, [r4, #0]
 800951c:	f8c0 9000 	str.w	r9, [r0]
 8009520:	4604      	mov	r4, r0
 8009522:	e7e4      	b.n	80094ee <__pow5mult+0x6a>
 8009524:	4630      	mov	r0, r6
 8009526:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800952a:	bf00      	nop
 800952c:	0800a168 	.word	0x0800a168
 8009530:	0800a037 	.word	0x0800a037
 8009534:	0800a0b7 	.word	0x0800a0b7

08009538 <__lshift>:
 8009538:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800953c:	460c      	mov	r4, r1
 800953e:	4607      	mov	r7, r0
 8009540:	4691      	mov	r9, r2
 8009542:	6923      	ldr	r3, [r4, #16]
 8009544:	6849      	ldr	r1, [r1, #4]
 8009546:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800954a:	68a3      	ldr	r3, [r4, #8]
 800954c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009550:	f108 0601 	add.w	r6, r8, #1
 8009554:	42b3      	cmp	r3, r6
 8009556:	db0b      	blt.n	8009570 <__lshift+0x38>
 8009558:	4638      	mov	r0, r7
 800955a:	f7ff fde7 	bl	800912c <_Balloc>
 800955e:	4605      	mov	r5, r0
 8009560:	b948      	cbnz	r0, 8009576 <__lshift+0x3e>
 8009562:	4602      	mov	r2, r0
 8009564:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009568:	4b27      	ldr	r3, [pc, #156]	@ (8009608 <__lshift+0xd0>)
 800956a:	4828      	ldr	r0, [pc, #160]	@ (800960c <__lshift+0xd4>)
 800956c:	f000 fa10 	bl	8009990 <__assert_func>
 8009570:	3101      	adds	r1, #1
 8009572:	005b      	lsls	r3, r3, #1
 8009574:	e7ee      	b.n	8009554 <__lshift+0x1c>
 8009576:	2300      	movs	r3, #0
 8009578:	f100 0114 	add.w	r1, r0, #20
 800957c:	f100 0210 	add.w	r2, r0, #16
 8009580:	4618      	mov	r0, r3
 8009582:	4553      	cmp	r3, sl
 8009584:	db33      	blt.n	80095ee <__lshift+0xb6>
 8009586:	6920      	ldr	r0, [r4, #16]
 8009588:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800958c:	f104 0314 	add.w	r3, r4, #20
 8009590:	f019 091f 	ands.w	r9, r9, #31
 8009594:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009598:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800959c:	d02b      	beq.n	80095f6 <__lshift+0xbe>
 800959e:	468a      	mov	sl, r1
 80095a0:	2200      	movs	r2, #0
 80095a2:	f1c9 0e20 	rsb	lr, r9, #32
 80095a6:	6818      	ldr	r0, [r3, #0]
 80095a8:	fa00 f009 	lsl.w	r0, r0, r9
 80095ac:	4310      	orrs	r0, r2
 80095ae:	f84a 0b04 	str.w	r0, [sl], #4
 80095b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80095b6:	459c      	cmp	ip, r3
 80095b8:	fa22 f20e 	lsr.w	r2, r2, lr
 80095bc:	d8f3      	bhi.n	80095a6 <__lshift+0x6e>
 80095be:	ebac 0304 	sub.w	r3, ip, r4
 80095c2:	3b15      	subs	r3, #21
 80095c4:	f023 0303 	bic.w	r3, r3, #3
 80095c8:	3304      	adds	r3, #4
 80095ca:	f104 0015 	add.w	r0, r4, #21
 80095ce:	4560      	cmp	r0, ip
 80095d0:	bf88      	it	hi
 80095d2:	2304      	movhi	r3, #4
 80095d4:	50ca      	str	r2, [r1, r3]
 80095d6:	b10a      	cbz	r2, 80095dc <__lshift+0xa4>
 80095d8:	f108 0602 	add.w	r6, r8, #2
 80095dc:	3e01      	subs	r6, #1
 80095de:	4638      	mov	r0, r7
 80095e0:	4621      	mov	r1, r4
 80095e2:	612e      	str	r6, [r5, #16]
 80095e4:	f7ff fde2 	bl	80091ac <_Bfree>
 80095e8:	4628      	mov	r0, r5
 80095ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095ee:	f842 0f04 	str.w	r0, [r2, #4]!
 80095f2:	3301      	adds	r3, #1
 80095f4:	e7c5      	b.n	8009582 <__lshift+0x4a>
 80095f6:	3904      	subs	r1, #4
 80095f8:	f853 2b04 	ldr.w	r2, [r3], #4
 80095fc:	459c      	cmp	ip, r3
 80095fe:	f841 2f04 	str.w	r2, [r1, #4]!
 8009602:	d8f9      	bhi.n	80095f8 <__lshift+0xc0>
 8009604:	e7ea      	b.n	80095dc <__lshift+0xa4>
 8009606:	bf00      	nop
 8009608:	0800a0a6 	.word	0x0800a0a6
 800960c:	0800a0b7 	.word	0x0800a0b7

08009610 <__mcmp>:
 8009610:	4603      	mov	r3, r0
 8009612:	690a      	ldr	r2, [r1, #16]
 8009614:	6900      	ldr	r0, [r0, #16]
 8009616:	b530      	push	{r4, r5, lr}
 8009618:	1a80      	subs	r0, r0, r2
 800961a:	d10e      	bne.n	800963a <__mcmp+0x2a>
 800961c:	3314      	adds	r3, #20
 800961e:	3114      	adds	r1, #20
 8009620:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009624:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009628:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800962c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009630:	4295      	cmp	r5, r2
 8009632:	d003      	beq.n	800963c <__mcmp+0x2c>
 8009634:	d205      	bcs.n	8009642 <__mcmp+0x32>
 8009636:	f04f 30ff 	mov.w	r0, #4294967295
 800963a:	bd30      	pop	{r4, r5, pc}
 800963c:	42a3      	cmp	r3, r4
 800963e:	d3f3      	bcc.n	8009628 <__mcmp+0x18>
 8009640:	e7fb      	b.n	800963a <__mcmp+0x2a>
 8009642:	2001      	movs	r0, #1
 8009644:	e7f9      	b.n	800963a <__mcmp+0x2a>
	...

08009648 <__mdiff>:
 8009648:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800964c:	4689      	mov	r9, r1
 800964e:	4606      	mov	r6, r0
 8009650:	4611      	mov	r1, r2
 8009652:	4648      	mov	r0, r9
 8009654:	4614      	mov	r4, r2
 8009656:	f7ff ffdb 	bl	8009610 <__mcmp>
 800965a:	1e05      	subs	r5, r0, #0
 800965c:	d112      	bne.n	8009684 <__mdiff+0x3c>
 800965e:	4629      	mov	r1, r5
 8009660:	4630      	mov	r0, r6
 8009662:	f7ff fd63 	bl	800912c <_Balloc>
 8009666:	4602      	mov	r2, r0
 8009668:	b928      	cbnz	r0, 8009676 <__mdiff+0x2e>
 800966a:	f240 2137 	movw	r1, #567	@ 0x237
 800966e:	4b3e      	ldr	r3, [pc, #248]	@ (8009768 <__mdiff+0x120>)
 8009670:	483e      	ldr	r0, [pc, #248]	@ (800976c <__mdiff+0x124>)
 8009672:	f000 f98d 	bl	8009990 <__assert_func>
 8009676:	2301      	movs	r3, #1
 8009678:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800967c:	4610      	mov	r0, r2
 800967e:	b003      	add	sp, #12
 8009680:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009684:	bfbc      	itt	lt
 8009686:	464b      	movlt	r3, r9
 8009688:	46a1      	movlt	r9, r4
 800968a:	4630      	mov	r0, r6
 800968c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009690:	bfba      	itte	lt
 8009692:	461c      	movlt	r4, r3
 8009694:	2501      	movlt	r5, #1
 8009696:	2500      	movge	r5, #0
 8009698:	f7ff fd48 	bl	800912c <_Balloc>
 800969c:	4602      	mov	r2, r0
 800969e:	b918      	cbnz	r0, 80096a8 <__mdiff+0x60>
 80096a0:	f240 2145 	movw	r1, #581	@ 0x245
 80096a4:	4b30      	ldr	r3, [pc, #192]	@ (8009768 <__mdiff+0x120>)
 80096a6:	e7e3      	b.n	8009670 <__mdiff+0x28>
 80096a8:	f100 0b14 	add.w	fp, r0, #20
 80096ac:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80096b0:	f109 0310 	add.w	r3, r9, #16
 80096b4:	60c5      	str	r5, [r0, #12]
 80096b6:	f04f 0c00 	mov.w	ip, #0
 80096ba:	f109 0514 	add.w	r5, r9, #20
 80096be:	46d9      	mov	r9, fp
 80096c0:	6926      	ldr	r6, [r4, #16]
 80096c2:	f104 0e14 	add.w	lr, r4, #20
 80096c6:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80096ca:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80096ce:	9301      	str	r3, [sp, #4]
 80096d0:	9b01      	ldr	r3, [sp, #4]
 80096d2:	f85e 0b04 	ldr.w	r0, [lr], #4
 80096d6:	f853 af04 	ldr.w	sl, [r3, #4]!
 80096da:	b281      	uxth	r1, r0
 80096dc:	9301      	str	r3, [sp, #4]
 80096de:	fa1f f38a 	uxth.w	r3, sl
 80096e2:	1a5b      	subs	r3, r3, r1
 80096e4:	0c00      	lsrs	r0, r0, #16
 80096e6:	4463      	add	r3, ip
 80096e8:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80096ec:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80096f0:	b29b      	uxth	r3, r3
 80096f2:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80096f6:	4576      	cmp	r6, lr
 80096f8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80096fc:	f849 3b04 	str.w	r3, [r9], #4
 8009700:	d8e6      	bhi.n	80096d0 <__mdiff+0x88>
 8009702:	1b33      	subs	r3, r6, r4
 8009704:	3b15      	subs	r3, #21
 8009706:	f023 0303 	bic.w	r3, r3, #3
 800970a:	3415      	adds	r4, #21
 800970c:	3304      	adds	r3, #4
 800970e:	42a6      	cmp	r6, r4
 8009710:	bf38      	it	cc
 8009712:	2304      	movcc	r3, #4
 8009714:	441d      	add	r5, r3
 8009716:	445b      	add	r3, fp
 8009718:	461e      	mov	r6, r3
 800971a:	462c      	mov	r4, r5
 800971c:	4544      	cmp	r4, r8
 800971e:	d30e      	bcc.n	800973e <__mdiff+0xf6>
 8009720:	f108 0103 	add.w	r1, r8, #3
 8009724:	1b49      	subs	r1, r1, r5
 8009726:	f021 0103 	bic.w	r1, r1, #3
 800972a:	3d03      	subs	r5, #3
 800972c:	45a8      	cmp	r8, r5
 800972e:	bf38      	it	cc
 8009730:	2100      	movcc	r1, #0
 8009732:	440b      	add	r3, r1
 8009734:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009738:	b199      	cbz	r1, 8009762 <__mdiff+0x11a>
 800973a:	6117      	str	r7, [r2, #16]
 800973c:	e79e      	b.n	800967c <__mdiff+0x34>
 800973e:	46e6      	mov	lr, ip
 8009740:	f854 1b04 	ldr.w	r1, [r4], #4
 8009744:	fa1f fc81 	uxth.w	ip, r1
 8009748:	44f4      	add	ip, lr
 800974a:	0c08      	lsrs	r0, r1, #16
 800974c:	4471      	add	r1, lr
 800974e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009752:	b289      	uxth	r1, r1
 8009754:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009758:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800975c:	f846 1b04 	str.w	r1, [r6], #4
 8009760:	e7dc      	b.n	800971c <__mdiff+0xd4>
 8009762:	3f01      	subs	r7, #1
 8009764:	e7e6      	b.n	8009734 <__mdiff+0xec>
 8009766:	bf00      	nop
 8009768:	0800a0a6 	.word	0x0800a0a6
 800976c:	0800a0b7 	.word	0x0800a0b7

08009770 <__d2b>:
 8009770:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8009774:	2101      	movs	r1, #1
 8009776:	4690      	mov	r8, r2
 8009778:	4699      	mov	r9, r3
 800977a:	9e08      	ldr	r6, [sp, #32]
 800977c:	f7ff fcd6 	bl	800912c <_Balloc>
 8009780:	4604      	mov	r4, r0
 8009782:	b930      	cbnz	r0, 8009792 <__d2b+0x22>
 8009784:	4602      	mov	r2, r0
 8009786:	f240 310f 	movw	r1, #783	@ 0x30f
 800978a:	4b23      	ldr	r3, [pc, #140]	@ (8009818 <__d2b+0xa8>)
 800978c:	4823      	ldr	r0, [pc, #140]	@ (800981c <__d2b+0xac>)
 800978e:	f000 f8ff 	bl	8009990 <__assert_func>
 8009792:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009796:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800979a:	b10d      	cbz	r5, 80097a0 <__d2b+0x30>
 800979c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80097a0:	9301      	str	r3, [sp, #4]
 80097a2:	f1b8 0300 	subs.w	r3, r8, #0
 80097a6:	d024      	beq.n	80097f2 <__d2b+0x82>
 80097a8:	4668      	mov	r0, sp
 80097aa:	9300      	str	r3, [sp, #0]
 80097ac:	f7ff fd85 	bl	80092ba <__lo0bits>
 80097b0:	e9dd 1200 	ldrd	r1, r2, [sp]
 80097b4:	b1d8      	cbz	r0, 80097ee <__d2b+0x7e>
 80097b6:	f1c0 0320 	rsb	r3, r0, #32
 80097ba:	fa02 f303 	lsl.w	r3, r2, r3
 80097be:	430b      	orrs	r3, r1
 80097c0:	40c2      	lsrs	r2, r0
 80097c2:	6163      	str	r3, [r4, #20]
 80097c4:	9201      	str	r2, [sp, #4]
 80097c6:	9b01      	ldr	r3, [sp, #4]
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	bf0c      	ite	eq
 80097cc:	2201      	moveq	r2, #1
 80097ce:	2202      	movne	r2, #2
 80097d0:	61a3      	str	r3, [r4, #24]
 80097d2:	6122      	str	r2, [r4, #16]
 80097d4:	b1ad      	cbz	r5, 8009802 <__d2b+0x92>
 80097d6:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80097da:	4405      	add	r5, r0
 80097dc:	6035      	str	r5, [r6, #0]
 80097de:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80097e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80097e4:	6018      	str	r0, [r3, #0]
 80097e6:	4620      	mov	r0, r4
 80097e8:	b002      	add	sp, #8
 80097ea:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 80097ee:	6161      	str	r1, [r4, #20]
 80097f0:	e7e9      	b.n	80097c6 <__d2b+0x56>
 80097f2:	a801      	add	r0, sp, #4
 80097f4:	f7ff fd61 	bl	80092ba <__lo0bits>
 80097f8:	9b01      	ldr	r3, [sp, #4]
 80097fa:	2201      	movs	r2, #1
 80097fc:	6163      	str	r3, [r4, #20]
 80097fe:	3020      	adds	r0, #32
 8009800:	e7e7      	b.n	80097d2 <__d2b+0x62>
 8009802:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009806:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800980a:	6030      	str	r0, [r6, #0]
 800980c:	6918      	ldr	r0, [r3, #16]
 800980e:	f7ff fd35 	bl	800927c <__hi0bits>
 8009812:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009816:	e7e4      	b.n	80097e2 <__d2b+0x72>
 8009818:	0800a0a6 	.word	0x0800a0a6
 800981c:	0800a0b7 	.word	0x0800a0b7

08009820 <__sflush_r>:
 8009820:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009826:	0716      	lsls	r6, r2, #28
 8009828:	4605      	mov	r5, r0
 800982a:	460c      	mov	r4, r1
 800982c:	d454      	bmi.n	80098d8 <__sflush_r+0xb8>
 800982e:	684b      	ldr	r3, [r1, #4]
 8009830:	2b00      	cmp	r3, #0
 8009832:	dc02      	bgt.n	800983a <__sflush_r+0x1a>
 8009834:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009836:	2b00      	cmp	r3, #0
 8009838:	dd48      	ble.n	80098cc <__sflush_r+0xac>
 800983a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800983c:	2e00      	cmp	r6, #0
 800983e:	d045      	beq.n	80098cc <__sflush_r+0xac>
 8009840:	2300      	movs	r3, #0
 8009842:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009846:	682f      	ldr	r7, [r5, #0]
 8009848:	6a21      	ldr	r1, [r4, #32]
 800984a:	602b      	str	r3, [r5, #0]
 800984c:	d030      	beq.n	80098b0 <__sflush_r+0x90>
 800984e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009850:	89a3      	ldrh	r3, [r4, #12]
 8009852:	0759      	lsls	r1, r3, #29
 8009854:	d505      	bpl.n	8009862 <__sflush_r+0x42>
 8009856:	6863      	ldr	r3, [r4, #4]
 8009858:	1ad2      	subs	r2, r2, r3
 800985a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800985c:	b10b      	cbz	r3, 8009862 <__sflush_r+0x42>
 800985e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009860:	1ad2      	subs	r2, r2, r3
 8009862:	2300      	movs	r3, #0
 8009864:	4628      	mov	r0, r5
 8009866:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009868:	6a21      	ldr	r1, [r4, #32]
 800986a:	47b0      	blx	r6
 800986c:	1c43      	adds	r3, r0, #1
 800986e:	89a3      	ldrh	r3, [r4, #12]
 8009870:	d106      	bne.n	8009880 <__sflush_r+0x60>
 8009872:	6829      	ldr	r1, [r5, #0]
 8009874:	291d      	cmp	r1, #29
 8009876:	d82b      	bhi.n	80098d0 <__sflush_r+0xb0>
 8009878:	4a28      	ldr	r2, [pc, #160]	@ (800991c <__sflush_r+0xfc>)
 800987a:	40ca      	lsrs	r2, r1
 800987c:	07d6      	lsls	r6, r2, #31
 800987e:	d527      	bpl.n	80098d0 <__sflush_r+0xb0>
 8009880:	2200      	movs	r2, #0
 8009882:	6062      	str	r2, [r4, #4]
 8009884:	6922      	ldr	r2, [r4, #16]
 8009886:	04d9      	lsls	r1, r3, #19
 8009888:	6022      	str	r2, [r4, #0]
 800988a:	d504      	bpl.n	8009896 <__sflush_r+0x76>
 800988c:	1c42      	adds	r2, r0, #1
 800988e:	d101      	bne.n	8009894 <__sflush_r+0x74>
 8009890:	682b      	ldr	r3, [r5, #0]
 8009892:	b903      	cbnz	r3, 8009896 <__sflush_r+0x76>
 8009894:	6560      	str	r0, [r4, #84]	@ 0x54
 8009896:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009898:	602f      	str	r7, [r5, #0]
 800989a:	b1b9      	cbz	r1, 80098cc <__sflush_r+0xac>
 800989c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80098a0:	4299      	cmp	r1, r3
 80098a2:	d002      	beq.n	80098aa <__sflush_r+0x8a>
 80098a4:	4628      	mov	r0, r5
 80098a6:	f7ff fb43 	bl	8008f30 <_free_r>
 80098aa:	2300      	movs	r3, #0
 80098ac:	6363      	str	r3, [r4, #52]	@ 0x34
 80098ae:	e00d      	b.n	80098cc <__sflush_r+0xac>
 80098b0:	2301      	movs	r3, #1
 80098b2:	4628      	mov	r0, r5
 80098b4:	47b0      	blx	r6
 80098b6:	4602      	mov	r2, r0
 80098b8:	1c50      	adds	r0, r2, #1
 80098ba:	d1c9      	bne.n	8009850 <__sflush_r+0x30>
 80098bc:	682b      	ldr	r3, [r5, #0]
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d0c6      	beq.n	8009850 <__sflush_r+0x30>
 80098c2:	2b1d      	cmp	r3, #29
 80098c4:	d001      	beq.n	80098ca <__sflush_r+0xaa>
 80098c6:	2b16      	cmp	r3, #22
 80098c8:	d11d      	bne.n	8009906 <__sflush_r+0xe6>
 80098ca:	602f      	str	r7, [r5, #0]
 80098cc:	2000      	movs	r0, #0
 80098ce:	e021      	b.n	8009914 <__sflush_r+0xf4>
 80098d0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80098d4:	b21b      	sxth	r3, r3
 80098d6:	e01a      	b.n	800990e <__sflush_r+0xee>
 80098d8:	690f      	ldr	r7, [r1, #16]
 80098da:	2f00      	cmp	r7, #0
 80098dc:	d0f6      	beq.n	80098cc <__sflush_r+0xac>
 80098de:	0793      	lsls	r3, r2, #30
 80098e0:	bf18      	it	ne
 80098e2:	2300      	movne	r3, #0
 80098e4:	680e      	ldr	r6, [r1, #0]
 80098e6:	bf08      	it	eq
 80098e8:	694b      	ldreq	r3, [r1, #20]
 80098ea:	1bf6      	subs	r6, r6, r7
 80098ec:	600f      	str	r7, [r1, #0]
 80098ee:	608b      	str	r3, [r1, #8]
 80098f0:	2e00      	cmp	r6, #0
 80098f2:	ddeb      	ble.n	80098cc <__sflush_r+0xac>
 80098f4:	4633      	mov	r3, r6
 80098f6:	463a      	mov	r2, r7
 80098f8:	4628      	mov	r0, r5
 80098fa:	6a21      	ldr	r1, [r4, #32]
 80098fc:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8009900:	47e0      	blx	ip
 8009902:	2800      	cmp	r0, #0
 8009904:	dc07      	bgt.n	8009916 <__sflush_r+0xf6>
 8009906:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800990a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800990e:	f04f 30ff 	mov.w	r0, #4294967295
 8009912:	81a3      	strh	r3, [r4, #12]
 8009914:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009916:	4407      	add	r7, r0
 8009918:	1a36      	subs	r6, r6, r0
 800991a:	e7e9      	b.n	80098f0 <__sflush_r+0xd0>
 800991c:	20400001 	.word	0x20400001

08009920 <_fflush_r>:
 8009920:	b538      	push	{r3, r4, r5, lr}
 8009922:	690b      	ldr	r3, [r1, #16]
 8009924:	4605      	mov	r5, r0
 8009926:	460c      	mov	r4, r1
 8009928:	b913      	cbnz	r3, 8009930 <_fflush_r+0x10>
 800992a:	2500      	movs	r5, #0
 800992c:	4628      	mov	r0, r5
 800992e:	bd38      	pop	{r3, r4, r5, pc}
 8009930:	b118      	cbz	r0, 800993a <_fflush_r+0x1a>
 8009932:	6a03      	ldr	r3, [r0, #32]
 8009934:	b90b      	cbnz	r3, 800993a <_fflush_r+0x1a>
 8009936:	f7fe fb87 	bl	8008048 <__sinit>
 800993a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800993e:	2b00      	cmp	r3, #0
 8009940:	d0f3      	beq.n	800992a <_fflush_r+0xa>
 8009942:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009944:	07d0      	lsls	r0, r2, #31
 8009946:	d404      	bmi.n	8009952 <_fflush_r+0x32>
 8009948:	0599      	lsls	r1, r3, #22
 800994a:	d402      	bmi.n	8009952 <_fflush_r+0x32>
 800994c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800994e:	f7fe fc72 	bl	8008236 <__retarget_lock_acquire_recursive>
 8009952:	4628      	mov	r0, r5
 8009954:	4621      	mov	r1, r4
 8009956:	f7ff ff63 	bl	8009820 <__sflush_r>
 800995a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800995c:	4605      	mov	r5, r0
 800995e:	07da      	lsls	r2, r3, #31
 8009960:	d4e4      	bmi.n	800992c <_fflush_r+0xc>
 8009962:	89a3      	ldrh	r3, [r4, #12]
 8009964:	059b      	lsls	r3, r3, #22
 8009966:	d4e1      	bmi.n	800992c <_fflush_r+0xc>
 8009968:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800996a:	f7fe fc65 	bl	8008238 <__retarget_lock_release_recursive>
 800996e:	e7dd      	b.n	800992c <_fflush_r+0xc>

08009970 <_sbrk_r>:
 8009970:	b538      	push	{r3, r4, r5, lr}
 8009972:	2300      	movs	r3, #0
 8009974:	4d05      	ldr	r5, [pc, #20]	@ (800998c <_sbrk_r+0x1c>)
 8009976:	4604      	mov	r4, r0
 8009978:	4608      	mov	r0, r1
 800997a:	602b      	str	r3, [r5, #0]
 800997c:	f7f9 fa00 	bl	8002d80 <_sbrk>
 8009980:	1c43      	adds	r3, r0, #1
 8009982:	d102      	bne.n	800998a <_sbrk_r+0x1a>
 8009984:	682b      	ldr	r3, [r5, #0]
 8009986:	b103      	cbz	r3, 800998a <_sbrk_r+0x1a>
 8009988:	6023      	str	r3, [r4, #0]
 800998a:	bd38      	pop	{r3, r4, r5, pc}
 800998c:	20000944 	.word	0x20000944

08009990 <__assert_func>:
 8009990:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009992:	4614      	mov	r4, r2
 8009994:	461a      	mov	r2, r3
 8009996:	4b09      	ldr	r3, [pc, #36]	@ (80099bc <__assert_func+0x2c>)
 8009998:	4605      	mov	r5, r0
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	68d8      	ldr	r0, [r3, #12]
 800999e:	b14c      	cbz	r4, 80099b4 <__assert_func+0x24>
 80099a0:	4b07      	ldr	r3, [pc, #28]	@ (80099c0 <__assert_func+0x30>)
 80099a2:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80099a6:	9100      	str	r1, [sp, #0]
 80099a8:	462b      	mov	r3, r5
 80099aa:	4906      	ldr	r1, [pc, #24]	@ (80099c4 <__assert_func+0x34>)
 80099ac:	f000 f842 	bl	8009a34 <fiprintf>
 80099b0:	f000 f852 	bl	8009a58 <abort>
 80099b4:	4b04      	ldr	r3, [pc, #16]	@ (80099c8 <__assert_func+0x38>)
 80099b6:	461c      	mov	r4, r3
 80099b8:	e7f3      	b.n	80099a2 <__assert_func+0x12>
 80099ba:	bf00      	nop
 80099bc:	2000001c 	.word	0x2000001c
 80099c0:	0800a11a 	.word	0x0800a11a
 80099c4:	0800a127 	.word	0x0800a127
 80099c8:	0800a155 	.word	0x0800a155

080099cc <_calloc_r>:
 80099cc:	b570      	push	{r4, r5, r6, lr}
 80099ce:	fba1 5402 	umull	r5, r4, r1, r2
 80099d2:	b934      	cbnz	r4, 80099e2 <_calloc_r+0x16>
 80099d4:	4629      	mov	r1, r5
 80099d6:	f7ff fb1d 	bl	8009014 <_malloc_r>
 80099da:	4606      	mov	r6, r0
 80099dc:	b928      	cbnz	r0, 80099ea <_calloc_r+0x1e>
 80099de:	4630      	mov	r0, r6
 80099e0:	bd70      	pop	{r4, r5, r6, pc}
 80099e2:	220c      	movs	r2, #12
 80099e4:	2600      	movs	r6, #0
 80099e6:	6002      	str	r2, [r0, #0]
 80099e8:	e7f9      	b.n	80099de <_calloc_r+0x12>
 80099ea:	462a      	mov	r2, r5
 80099ec:	4621      	mov	r1, r4
 80099ee:	f7fe fba4 	bl	800813a <memset>
 80099f2:	e7f4      	b.n	80099de <_calloc_r+0x12>

080099f4 <__ascii_mbtowc>:
 80099f4:	b082      	sub	sp, #8
 80099f6:	b901      	cbnz	r1, 80099fa <__ascii_mbtowc+0x6>
 80099f8:	a901      	add	r1, sp, #4
 80099fa:	b142      	cbz	r2, 8009a0e <__ascii_mbtowc+0x1a>
 80099fc:	b14b      	cbz	r3, 8009a12 <__ascii_mbtowc+0x1e>
 80099fe:	7813      	ldrb	r3, [r2, #0]
 8009a00:	600b      	str	r3, [r1, #0]
 8009a02:	7812      	ldrb	r2, [r2, #0]
 8009a04:	1e10      	subs	r0, r2, #0
 8009a06:	bf18      	it	ne
 8009a08:	2001      	movne	r0, #1
 8009a0a:	b002      	add	sp, #8
 8009a0c:	4770      	bx	lr
 8009a0e:	4610      	mov	r0, r2
 8009a10:	e7fb      	b.n	8009a0a <__ascii_mbtowc+0x16>
 8009a12:	f06f 0001 	mvn.w	r0, #1
 8009a16:	e7f8      	b.n	8009a0a <__ascii_mbtowc+0x16>

08009a18 <__ascii_wctomb>:
 8009a18:	4603      	mov	r3, r0
 8009a1a:	4608      	mov	r0, r1
 8009a1c:	b141      	cbz	r1, 8009a30 <__ascii_wctomb+0x18>
 8009a1e:	2aff      	cmp	r2, #255	@ 0xff
 8009a20:	d904      	bls.n	8009a2c <__ascii_wctomb+0x14>
 8009a22:	228a      	movs	r2, #138	@ 0x8a
 8009a24:	f04f 30ff 	mov.w	r0, #4294967295
 8009a28:	601a      	str	r2, [r3, #0]
 8009a2a:	4770      	bx	lr
 8009a2c:	2001      	movs	r0, #1
 8009a2e:	700a      	strb	r2, [r1, #0]
 8009a30:	4770      	bx	lr
	...

08009a34 <fiprintf>:
 8009a34:	b40e      	push	{r1, r2, r3}
 8009a36:	b503      	push	{r0, r1, lr}
 8009a38:	4601      	mov	r1, r0
 8009a3a:	ab03      	add	r3, sp, #12
 8009a3c:	4805      	ldr	r0, [pc, #20]	@ (8009a54 <fiprintf+0x20>)
 8009a3e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009a42:	6800      	ldr	r0, [r0, #0]
 8009a44:	9301      	str	r3, [sp, #4]
 8009a46:	f000 f835 	bl	8009ab4 <_vfiprintf_r>
 8009a4a:	b002      	add	sp, #8
 8009a4c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009a50:	b003      	add	sp, #12
 8009a52:	4770      	bx	lr
 8009a54:	2000001c 	.word	0x2000001c

08009a58 <abort>:
 8009a58:	2006      	movs	r0, #6
 8009a5a:	b508      	push	{r3, lr}
 8009a5c:	f000 f9fe 	bl	8009e5c <raise>
 8009a60:	2001      	movs	r0, #1
 8009a62:	f7f9 f918 	bl	8002c96 <_exit>

08009a66 <__sfputc_r>:
 8009a66:	6893      	ldr	r3, [r2, #8]
 8009a68:	b410      	push	{r4}
 8009a6a:	3b01      	subs	r3, #1
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	6093      	str	r3, [r2, #8]
 8009a70:	da07      	bge.n	8009a82 <__sfputc_r+0x1c>
 8009a72:	6994      	ldr	r4, [r2, #24]
 8009a74:	42a3      	cmp	r3, r4
 8009a76:	db01      	blt.n	8009a7c <__sfputc_r+0x16>
 8009a78:	290a      	cmp	r1, #10
 8009a7a:	d102      	bne.n	8009a82 <__sfputc_r+0x1c>
 8009a7c:	bc10      	pop	{r4}
 8009a7e:	f000 b931 	b.w	8009ce4 <__swbuf_r>
 8009a82:	6813      	ldr	r3, [r2, #0]
 8009a84:	1c58      	adds	r0, r3, #1
 8009a86:	6010      	str	r0, [r2, #0]
 8009a88:	7019      	strb	r1, [r3, #0]
 8009a8a:	4608      	mov	r0, r1
 8009a8c:	bc10      	pop	{r4}
 8009a8e:	4770      	bx	lr

08009a90 <__sfputs_r>:
 8009a90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a92:	4606      	mov	r6, r0
 8009a94:	460f      	mov	r7, r1
 8009a96:	4614      	mov	r4, r2
 8009a98:	18d5      	adds	r5, r2, r3
 8009a9a:	42ac      	cmp	r4, r5
 8009a9c:	d101      	bne.n	8009aa2 <__sfputs_r+0x12>
 8009a9e:	2000      	movs	r0, #0
 8009aa0:	e007      	b.n	8009ab2 <__sfputs_r+0x22>
 8009aa2:	463a      	mov	r2, r7
 8009aa4:	4630      	mov	r0, r6
 8009aa6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009aaa:	f7ff ffdc 	bl	8009a66 <__sfputc_r>
 8009aae:	1c43      	adds	r3, r0, #1
 8009ab0:	d1f3      	bne.n	8009a9a <__sfputs_r+0xa>
 8009ab2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009ab4 <_vfiprintf_r>:
 8009ab4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ab8:	460d      	mov	r5, r1
 8009aba:	4614      	mov	r4, r2
 8009abc:	4698      	mov	r8, r3
 8009abe:	4606      	mov	r6, r0
 8009ac0:	b09d      	sub	sp, #116	@ 0x74
 8009ac2:	b118      	cbz	r0, 8009acc <_vfiprintf_r+0x18>
 8009ac4:	6a03      	ldr	r3, [r0, #32]
 8009ac6:	b90b      	cbnz	r3, 8009acc <_vfiprintf_r+0x18>
 8009ac8:	f7fe fabe 	bl	8008048 <__sinit>
 8009acc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009ace:	07d9      	lsls	r1, r3, #31
 8009ad0:	d405      	bmi.n	8009ade <_vfiprintf_r+0x2a>
 8009ad2:	89ab      	ldrh	r3, [r5, #12]
 8009ad4:	059a      	lsls	r2, r3, #22
 8009ad6:	d402      	bmi.n	8009ade <_vfiprintf_r+0x2a>
 8009ad8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009ada:	f7fe fbac 	bl	8008236 <__retarget_lock_acquire_recursive>
 8009ade:	89ab      	ldrh	r3, [r5, #12]
 8009ae0:	071b      	lsls	r3, r3, #28
 8009ae2:	d501      	bpl.n	8009ae8 <_vfiprintf_r+0x34>
 8009ae4:	692b      	ldr	r3, [r5, #16]
 8009ae6:	b99b      	cbnz	r3, 8009b10 <_vfiprintf_r+0x5c>
 8009ae8:	4629      	mov	r1, r5
 8009aea:	4630      	mov	r0, r6
 8009aec:	f000 f938 	bl	8009d60 <__swsetup_r>
 8009af0:	b170      	cbz	r0, 8009b10 <_vfiprintf_r+0x5c>
 8009af2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009af4:	07dc      	lsls	r4, r3, #31
 8009af6:	d504      	bpl.n	8009b02 <_vfiprintf_r+0x4e>
 8009af8:	f04f 30ff 	mov.w	r0, #4294967295
 8009afc:	b01d      	add	sp, #116	@ 0x74
 8009afe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b02:	89ab      	ldrh	r3, [r5, #12]
 8009b04:	0598      	lsls	r0, r3, #22
 8009b06:	d4f7      	bmi.n	8009af8 <_vfiprintf_r+0x44>
 8009b08:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009b0a:	f7fe fb95 	bl	8008238 <__retarget_lock_release_recursive>
 8009b0e:	e7f3      	b.n	8009af8 <_vfiprintf_r+0x44>
 8009b10:	2300      	movs	r3, #0
 8009b12:	9309      	str	r3, [sp, #36]	@ 0x24
 8009b14:	2320      	movs	r3, #32
 8009b16:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009b1a:	2330      	movs	r3, #48	@ 0x30
 8009b1c:	f04f 0901 	mov.w	r9, #1
 8009b20:	f8cd 800c 	str.w	r8, [sp, #12]
 8009b24:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8009cd0 <_vfiprintf_r+0x21c>
 8009b28:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009b2c:	4623      	mov	r3, r4
 8009b2e:	469a      	mov	sl, r3
 8009b30:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009b34:	b10a      	cbz	r2, 8009b3a <_vfiprintf_r+0x86>
 8009b36:	2a25      	cmp	r2, #37	@ 0x25
 8009b38:	d1f9      	bne.n	8009b2e <_vfiprintf_r+0x7a>
 8009b3a:	ebba 0b04 	subs.w	fp, sl, r4
 8009b3e:	d00b      	beq.n	8009b58 <_vfiprintf_r+0xa4>
 8009b40:	465b      	mov	r3, fp
 8009b42:	4622      	mov	r2, r4
 8009b44:	4629      	mov	r1, r5
 8009b46:	4630      	mov	r0, r6
 8009b48:	f7ff ffa2 	bl	8009a90 <__sfputs_r>
 8009b4c:	3001      	adds	r0, #1
 8009b4e:	f000 80a7 	beq.w	8009ca0 <_vfiprintf_r+0x1ec>
 8009b52:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009b54:	445a      	add	r2, fp
 8009b56:	9209      	str	r2, [sp, #36]	@ 0x24
 8009b58:	f89a 3000 	ldrb.w	r3, [sl]
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	f000 809f 	beq.w	8009ca0 <_vfiprintf_r+0x1ec>
 8009b62:	2300      	movs	r3, #0
 8009b64:	f04f 32ff 	mov.w	r2, #4294967295
 8009b68:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009b6c:	f10a 0a01 	add.w	sl, sl, #1
 8009b70:	9304      	str	r3, [sp, #16]
 8009b72:	9307      	str	r3, [sp, #28]
 8009b74:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009b78:	931a      	str	r3, [sp, #104]	@ 0x68
 8009b7a:	4654      	mov	r4, sl
 8009b7c:	2205      	movs	r2, #5
 8009b7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b82:	4853      	ldr	r0, [pc, #332]	@ (8009cd0 <_vfiprintf_r+0x21c>)
 8009b84:	f7fe fb59 	bl	800823a <memchr>
 8009b88:	9a04      	ldr	r2, [sp, #16]
 8009b8a:	b9d8      	cbnz	r0, 8009bc4 <_vfiprintf_r+0x110>
 8009b8c:	06d1      	lsls	r1, r2, #27
 8009b8e:	bf44      	itt	mi
 8009b90:	2320      	movmi	r3, #32
 8009b92:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009b96:	0713      	lsls	r3, r2, #28
 8009b98:	bf44      	itt	mi
 8009b9a:	232b      	movmi	r3, #43	@ 0x2b
 8009b9c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009ba0:	f89a 3000 	ldrb.w	r3, [sl]
 8009ba4:	2b2a      	cmp	r3, #42	@ 0x2a
 8009ba6:	d015      	beq.n	8009bd4 <_vfiprintf_r+0x120>
 8009ba8:	4654      	mov	r4, sl
 8009baa:	2000      	movs	r0, #0
 8009bac:	f04f 0c0a 	mov.w	ip, #10
 8009bb0:	9a07      	ldr	r2, [sp, #28]
 8009bb2:	4621      	mov	r1, r4
 8009bb4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009bb8:	3b30      	subs	r3, #48	@ 0x30
 8009bba:	2b09      	cmp	r3, #9
 8009bbc:	d94b      	bls.n	8009c56 <_vfiprintf_r+0x1a2>
 8009bbe:	b1b0      	cbz	r0, 8009bee <_vfiprintf_r+0x13a>
 8009bc0:	9207      	str	r2, [sp, #28]
 8009bc2:	e014      	b.n	8009bee <_vfiprintf_r+0x13a>
 8009bc4:	eba0 0308 	sub.w	r3, r0, r8
 8009bc8:	fa09 f303 	lsl.w	r3, r9, r3
 8009bcc:	4313      	orrs	r3, r2
 8009bce:	46a2      	mov	sl, r4
 8009bd0:	9304      	str	r3, [sp, #16]
 8009bd2:	e7d2      	b.n	8009b7a <_vfiprintf_r+0xc6>
 8009bd4:	9b03      	ldr	r3, [sp, #12]
 8009bd6:	1d19      	adds	r1, r3, #4
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	9103      	str	r1, [sp, #12]
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	bfbb      	ittet	lt
 8009be0:	425b      	neglt	r3, r3
 8009be2:	f042 0202 	orrlt.w	r2, r2, #2
 8009be6:	9307      	strge	r3, [sp, #28]
 8009be8:	9307      	strlt	r3, [sp, #28]
 8009bea:	bfb8      	it	lt
 8009bec:	9204      	strlt	r2, [sp, #16]
 8009bee:	7823      	ldrb	r3, [r4, #0]
 8009bf0:	2b2e      	cmp	r3, #46	@ 0x2e
 8009bf2:	d10a      	bne.n	8009c0a <_vfiprintf_r+0x156>
 8009bf4:	7863      	ldrb	r3, [r4, #1]
 8009bf6:	2b2a      	cmp	r3, #42	@ 0x2a
 8009bf8:	d132      	bne.n	8009c60 <_vfiprintf_r+0x1ac>
 8009bfa:	9b03      	ldr	r3, [sp, #12]
 8009bfc:	3402      	adds	r4, #2
 8009bfe:	1d1a      	adds	r2, r3, #4
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	9203      	str	r2, [sp, #12]
 8009c04:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009c08:	9305      	str	r3, [sp, #20]
 8009c0a:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8009cd4 <_vfiprintf_r+0x220>
 8009c0e:	2203      	movs	r2, #3
 8009c10:	4650      	mov	r0, sl
 8009c12:	7821      	ldrb	r1, [r4, #0]
 8009c14:	f7fe fb11 	bl	800823a <memchr>
 8009c18:	b138      	cbz	r0, 8009c2a <_vfiprintf_r+0x176>
 8009c1a:	2240      	movs	r2, #64	@ 0x40
 8009c1c:	9b04      	ldr	r3, [sp, #16]
 8009c1e:	eba0 000a 	sub.w	r0, r0, sl
 8009c22:	4082      	lsls	r2, r0
 8009c24:	4313      	orrs	r3, r2
 8009c26:	3401      	adds	r4, #1
 8009c28:	9304      	str	r3, [sp, #16]
 8009c2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c2e:	2206      	movs	r2, #6
 8009c30:	4829      	ldr	r0, [pc, #164]	@ (8009cd8 <_vfiprintf_r+0x224>)
 8009c32:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009c36:	f7fe fb00 	bl	800823a <memchr>
 8009c3a:	2800      	cmp	r0, #0
 8009c3c:	d03f      	beq.n	8009cbe <_vfiprintf_r+0x20a>
 8009c3e:	4b27      	ldr	r3, [pc, #156]	@ (8009cdc <_vfiprintf_r+0x228>)
 8009c40:	bb1b      	cbnz	r3, 8009c8a <_vfiprintf_r+0x1d6>
 8009c42:	9b03      	ldr	r3, [sp, #12]
 8009c44:	3307      	adds	r3, #7
 8009c46:	f023 0307 	bic.w	r3, r3, #7
 8009c4a:	3308      	adds	r3, #8
 8009c4c:	9303      	str	r3, [sp, #12]
 8009c4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c50:	443b      	add	r3, r7
 8009c52:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c54:	e76a      	b.n	8009b2c <_vfiprintf_r+0x78>
 8009c56:	460c      	mov	r4, r1
 8009c58:	2001      	movs	r0, #1
 8009c5a:	fb0c 3202 	mla	r2, ip, r2, r3
 8009c5e:	e7a8      	b.n	8009bb2 <_vfiprintf_r+0xfe>
 8009c60:	2300      	movs	r3, #0
 8009c62:	f04f 0c0a 	mov.w	ip, #10
 8009c66:	4619      	mov	r1, r3
 8009c68:	3401      	adds	r4, #1
 8009c6a:	9305      	str	r3, [sp, #20]
 8009c6c:	4620      	mov	r0, r4
 8009c6e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009c72:	3a30      	subs	r2, #48	@ 0x30
 8009c74:	2a09      	cmp	r2, #9
 8009c76:	d903      	bls.n	8009c80 <_vfiprintf_r+0x1cc>
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	d0c6      	beq.n	8009c0a <_vfiprintf_r+0x156>
 8009c7c:	9105      	str	r1, [sp, #20]
 8009c7e:	e7c4      	b.n	8009c0a <_vfiprintf_r+0x156>
 8009c80:	4604      	mov	r4, r0
 8009c82:	2301      	movs	r3, #1
 8009c84:	fb0c 2101 	mla	r1, ip, r1, r2
 8009c88:	e7f0      	b.n	8009c6c <_vfiprintf_r+0x1b8>
 8009c8a:	ab03      	add	r3, sp, #12
 8009c8c:	9300      	str	r3, [sp, #0]
 8009c8e:	462a      	mov	r2, r5
 8009c90:	4630      	mov	r0, r6
 8009c92:	4b13      	ldr	r3, [pc, #76]	@ (8009ce0 <_vfiprintf_r+0x22c>)
 8009c94:	a904      	add	r1, sp, #16
 8009c96:	f7fd fd8f 	bl	80077b8 <_printf_float>
 8009c9a:	4607      	mov	r7, r0
 8009c9c:	1c78      	adds	r0, r7, #1
 8009c9e:	d1d6      	bne.n	8009c4e <_vfiprintf_r+0x19a>
 8009ca0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009ca2:	07d9      	lsls	r1, r3, #31
 8009ca4:	d405      	bmi.n	8009cb2 <_vfiprintf_r+0x1fe>
 8009ca6:	89ab      	ldrh	r3, [r5, #12]
 8009ca8:	059a      	lsls	r2, r3, #22
 8009caa:	d402      	bmi.n	8009cb2 <_vfiprintf_r+0x1fe>
 8009cac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009cae:	f7fe fac3 	bl	8008238 <__retarget_lock_release_recursive>
 8009cb2:	89ab      	ldrh	r3, [r5, #12]
 8009cb4:	065b      	lsls	r3, r3, #25
 8009cb6:	f53f af1f 	bmi.w	8009af8 <_vfiprintf_r+0x44>
 8009cba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009cbc:	e71e      	b.n	8009afc <_vfiprintf_r+0x48>
 8009cbe:	ab03      	add	r3, sp, #12
 8009cc0:	9300      	str	r3, [sp, #0]
 8009cc2:	462a      	mov	r2, r5
 8009cc4:	4630      	mov	r0, r6
 8009cc6:	4b06      	ldr	r3, [pc, #24]	@ (8009ce0 <_vfiprintf_r+0x22c>)
 8009cc8:	a904      	add	r1, sp, #16
 8009cca:	f7fe f813 	bl	8007cf4 <_printf_i>
 8009cce:	e7e4      	b.n	8009c9a <_vfiprintf_r+0x1e6>
 8009cd0:	0800a156 	.word	0x0800a156
 8009cd4:	0800a15c 	.word	0x0800a15c
 8009cd8:	0800a160 	.word	0x0800a160
 8009cdc:	080077b9 	.word	0x080077b9
 8009ce0:	08009a91 	.word	0x08009a91

08009ce4 <__swbuf_r>:
 8009ce4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ce6:	460e      	mov	r6, r1
 8009ce8:	4614      	mov	r4, r2
 8009cea:	4605      	mov	r5, r0
 8009cec:	b118      	cbz	r0, 8009cf6 <__swbuf_r+0x12>
 8009cee:	6a03      	ldr	r3, [r0, #32]
 8009cf0:	b90b      	cbnz	r3, 8009cf6 <__swbuf_r+0x12>
 8009cf2:	f7fe f9a9 	bl	8008048 <__sinit>
 8009cf6:	69a3      	ldr	r3, [r4, #24]
 8009cf8:	60a3      	str	r3, [r4, #8]
 8009cfa:	89a3      	ldrh	r3, [r4, #12]
 8009cfc:	071a      	lsls	r2, r3, #28
 8009cfe:	d501      	bpl.n	8009d04 <__swbuf_r+0x20>
 8009d00:	6923      	ldr	r3, [r4, #16]
 8009d02:	b943      	cbnz	r3, 8009d16 <__swbuf_r+0x32>
 8009d04:	4621      	mov	r1, r4
 8009d06:	4628      	mov	r0, r5
 8009d08:	f000 f82a 	bl	8009d60 <__swsetup_r>
 8009d0c:	b118      	cbz	r0, 8009d16 <__swbuf_r+0x32>
 8009d0e:	f04f 37ff 	mov.w	r7, #4294967295
 8009d12:	4638      	mov	r0, r7
 8009d14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009d16:	6823      	ldr	r3, [r4, #0]
 8009d18:	6922      	ldr	r2, [r4, #16]
 8009d1a:	b2f6      	uxtb	r6, r6
 8009d1c:	1a98      	subs	r0, r3, r2
 8009d1e:	6963      	ldr	r3, [r4, #20]
 8009d20:	4637      	mov	r7, r6
 8009d22:	4283      	cmp	r3, r0
 8009d24:	dc05      	bgt.n	8009d32 <__swbuf_r+0x4e>
 8009d26:	4621      	mov	r1, r4
 8009d28:	4628      	mov	r0, r5
 8009d2a:	f7ff fdf9 	bl	8009920 <_fflush_r>
 8009d2e:	2800      	cmp	r0, #0
 8009d30:	d1ed      	bne.n	8009d0e <__swbuf_r+0x2a>
 8009d32:	68a3      	ldr	r3, [r4, #8]
 8009d34:	3b01      	subs	r3, #1
 8009d36:	60a3      	str	r3, [r4, #8]
 8009d38:	6823      	ldr	r3, [r4, #0]
 8009d3a:	1c5a      	adds	r2, r3, #1
 8009d3c:	6022      	str	r2, [r4, #0]
 8009d3e:	701e      	strb	r6, [r3, #0]
 8009d40:	6962      	ldr	r2, [r4, #20]
 8009d42:	1c43      	adds	r3, r0, #1
 8009d44:	429a      	cmp	r2, r3
 8009d46:	d004      	beq.n	8009d52 <__swbuf_r+0x6e>
 8009d48:	89a3      	ldrh	r3, [r4, #12]
 8009d4a:	07db      	lsls	r3, r3, #31
 8009d4c:	d5e1      	bpl.n	8009d12 <__swbuf_r+0x2e>
 8009d4e:	2e0a      	cmp	r6, #10
 8009d50:	d1df      	bne.n	8009d12 <__swbuf_r+0x2e>
 8009d52:	4621      	mov	r1, r4
 8009d54:	4628      	mov	r0, r5
 8009d56:	f7ff fde3 	bl	8009920 <_fflush_r>
 8009d5a:	2800      	cmp	r0, #0
 8009d5c:	d0d9      	beq.n	8009d12 <__swbuf_r+0x2e>
 8009d5e:	e7d6      	b.n	8009d0e <__swbuf_r+0x2a>

08009d60 <__swsetup_r>:
 8009d60:	b538      	push	{r3, r4, r5, lr}
 8009d62:	4b29      	ldr	r3, [pc, #164]	@ (8009e08 <__swsetup_r+0xa8>)
 8009d64:	4605      	mov	r5, r0
 8009d66:	6818      	ldr	r0, [r3, #0]
 8009d68:	460c      	mov	r4, r1
 8009d6a:	b118      	cbz	r0, 8009d74 <__swsetup_r+0x14>
 8009d6c:	6a03      	ldr	r3, [r0, #32]
 8009d6e:	b90b      	cbnz	r3, 8009d74 <__swsetup_r+0x14>
 8009d70:	f7fe f96a 	bl	8008048 <__sinit>
 8009d74:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d78:	0719      	lsls	r1, r3, #28
 8009d7a:	d422      	bmi.n	8009dc2 <__swsetup_r+0x62>
 8009d7c:	06da      	lsls	r2, r3, #27
 8009d7e:	d407      	bmi.n	8009d90 <__swsetup_r+0x30>
 8009d80:	2209      	movs	r2, #9
 8009d82:	602a      	str	r2, [r5, #0]
 8009d84:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009d88:	f04f 30ff 	mov.w	r0, #4294967295
 8009d8c:	81a3      	strh	r3, [r4, #12]
 8009d8e:	e033      	b.n	8009df8 <__swsetup_r+0x98>
 8009d90:	0758      	lsls	r0, r3, #29
 8009d92:	d512      	bpl.n	8009dba <__swsetup_r+0x5a>
 8009d94:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009d96:	b141      	cbz	r1, 8009daa <__swsetup_r+0x4a>
 8009d98:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009d9c:	4299      	cmp	r1, r3
 8009d9e:	d002      	beq.n	8009da6 <__swsetup_r+0x46>
 8009da0:	4628      	mov	r0, r5
 8009da2:	f7ff f8c5 	bl	8008f30 <_free_r>
 8009da6:	2300      	movs	r3, #0
 8009da8:	6363      	str	r3, [r4, #52]	@ 0x34
 8009daa:	89a3      	ldrh	r3, [r4, #12]
 8009dac:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009db0:	81a3      	strh	r3, [r4, #12]
 8009db2:	2300      	movs	r3, #0
 8009db4:	6063      	str	r3, [r4, #4]
 8009db6:	6923      	ldr	r3, [r4, #16]
 8009db8:	6023      	str	r3, [r4, #0]
 8009dba:	89a3      	ldrh	r3, [r4, #12]
 8009dbc:	f043 0308 	orr.w	r3, r3, #8
 8009dc0:	81a3      	strh	r3, [r4, #12]
 8009dc2:	6923      	ldr	r3, [r4, #16]
 8009dc4:	b94b      	cbnz	r3, 8009dda <__swsetup_r+0x7a>
 8009dc6:	89a3      	ldrh	r3, [r4, #12]
 8009dc8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009dcc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009dd0:	d003      	beq.n	8009dda <__swsetup_r+0x7a>
 8009dd2:	4621      	mov	r1, r4
 8009dd4:	4628      	mov	r0, r5
 8009dd6:	f000 f882 	bl	8009ede <__smakebuf_r>
 8009dda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009dde:	f013 0201 	ands.w	r2, r3, #1
 8009de2:	d00a      	beq.n	8009dfa <__swsetup_r+0x9a>
 8009de4:	2200      	movs	r2, #0
 8009de6:	60a2      	str	r2, [r4, #8]
 8009de8:	6962      	ldr	r2, [r4, #20]
 8009dea:	4252      	negs	r2, r2
 8009dec:	61a2      	str	r2, [r4, #24]
 8009dee:	6922      	ldr	r2, [r4, #16]
 8009df0:	b942      	cbnz	r2, 8009e04 <__swsetup_r+0xa4>
 8009df2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009df6:	d1c5      	bne.n	8009d84 <__swsetup_r+0x24>
 8009df8:	bd38      	pop	{r3, r4, r5, pc}
 8009dfa:	0799      	lsls	r1, r3, #30
 8009dfc:	bf58      	it	pl
 8009dfe:	6962      	ldrpl	r2, [r4, #20]
 8009e00:	60a2      	str	r2, [r4, #8]
 8009e02:	e7f4      	b.n	8009dee <__swsetup_r+0x8e>
 8009e04:	2000      	movs	r0, #0
 8009e06:	e7f7      	b.n	8009df8 <__swsetup_r+0x98>
 8009e08:	2000001c 	.word	0x2000001c

08009e0c <_raise_r>:
 8009e0c:	291f      	cmp	r1, #31
 8009e0e:	b538      	push	{r3, r4, r5, lr}
 8009e10:	4605      	mov	r5, r0
 8009e12:	460c      	mov	r4, r1
 8009e14:	d904      	bls.n	8009e20 <_raise_r+0x14>
 8009e16:	2316      	movs	r3, #22
 8009e18:	6003      	str	r3, [r0, #0]
 8009e1a:	f04f 30ff 	mov.w	r0, #4294967295
 8009e1e:	bd38      	pop	{r3, r4, r5, pc}
 8009e20:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009e22:	b112      	cbz	r2, 8009e2a <_raise_r+0x1e>
 8009e24:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009e28:	b94b      	cbnz	r3, 8009e3e <_raise_r+0x32>
 8009e2a:	4628      	mov	r0, r5
 8009e2c:	f000 f830 	bl	8009e90 <_getpid_r>
 8009e30:	4622      	mov	r2, r4
 8009e32:	4601      	mov	r1, r0
 8009e34:	4628      	mov	r0, r5
 8009e36:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009e3a:	f000 b817 	b.w	8009e6c <_kill_r>
 8009e3e:	2b01      	cmp	r3, #1
 8009e40:	d00a      	beq.n	8009e58 <_raise_r+0x4c>
 8009e42:	1c59      	adds	r1, r3, #1
 8009e44:	d103      	bne.n	8009e4e <_raise_r+0x42>
 8009e46:	2316      	movs	r3, #22
 8009e48:	6003      	str	r3, [r0, #0]
 8009e4a:	2001      	movs	r0, #1
 8009e4c:	e7e7      	b.n	8009e1e <_raise_r+0x12>
 8009e4e:	2100      	movs	r1, #0
 8009e50:	4620      	mov	r0, r4
 8009e52:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009e56:	4798      	blx	r3
 8009e58:	2000      	movs	r0, #0
 8009e5a:	e7e0      	b.n	8009e1e <_raise_r+0x12>

08009e5c <raise>:
 8009e5c:	4b02      	ldr	r3, [pc, #8]	@ (8009e68 <raise+0xc>)
 8009e5e:	4601      	mov	r1, r0
 8009e60:	6818      	ldr	r0, [r3, #0]
 8009e62:	f7ff bfd3 	b.w	8009e0c <_raise_r>
 8009e66:	bf00      	nop
 8009e68:	2000001c 	.word	0x2000001c

08009e6c <_kill_r>:
 8009e6c:	b538      	push	{r3, r4, r5, lr}
 8009e6e:	2300      	movs	r3, #0
 8009e70:	4d06      	ldr	r5, [pc, #24]	@ (8009e8c <_kill_r+0x20>)
 8009e72:	4604      	mov	r4, r0
 8009e74:	4608      	mov	r0, r1
 8009e76:	4611      	mov	r1, r2
 8009e78:	602b      	str	r3, [r5, #0]
 8009e7a:	f7f8 fefc 	bl	8002c76 <_kill>
 8009e7e:	1c43      	adds	r3, r0, #1
 8009e80:	d102      	bne.n	8009e88 <_kill_r+0x1c>
 8009e82:	682b      	ldr	r3, [r5, #0]
 8009e84:	b103      	cbz	r3, 8009e88 <_kill_r+0x1c>
 8009e86:	6023      	str	r3, [r4, #0]
 8009e88:	bd38      	pop	{r3, r4, r5, pc}
 8009e8a:	bf00      	nop
 8009e8c:	20000944 	.word	0x20000944

08009e90 <_getpid_r>:
 8009e90:	f7f8 beea 	b.w	8002c68 <_getpid>

08009e94 <__swhatbuf_r>:
 8009e94:	b570      	push	{r4, r5, r6, lr}
 8009e96:	460c      	mov	r4, r1
 8009e98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e9c:	4615      	mov	r5, r2
 8009e9e:	2900      	cmp	r1, #0
 8009ea0:	461e      	mov	r6, r3
 8009ea2:	b096      	sub	sp, #88	@ 0x58
 8009ea4:	da0c      	bge.n	8009ec0 <__swhatbuf_r+0x2c>
 8009ea6:	89a3      	ldrh	r3, [r4, #12]
 8009ea8:	2100      	movs	r1, #0
 8009eaa:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009eae:	bf14      	ite	ne
 8009eb0:	2340      	movne	r3, #64	@ 0x40
 8009eb2:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009eb6:	2000      	movs	r0, #0
 8009eb8:	6031      	str	r1, [r6, #0]
 8009eba:	602b      	str	r3, [r5, #0]
 8009ebc:	b016      	add	sp, #88	@ 0x58
 8009ebe:	bd70      	pop	{r4, r5, r6, pc}
 8009ec0:	466a      	mov	r2, sp
 8009ec2:	f000 f849 	bl	8009f58 <_fstat_r>
 8009ec6:	2800      	cmp	r0, #0
 8009ec8:	dbed      	blt.n	8009ea6 <__swhatbuf_r+0x12>
 8009eca:	9901      	ldr	r1, [sp, #4]
 8009ecc:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009ed0:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009ed4:	4259      	negs	r1, r3
 8009ed6:	4159      	adcs	r1, r3
 8009ed8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009edc:	e7eb      	b.n	8009eb6 <__swhatbuf_r+0x22>

08009ede <__smakebuf_r>:
 8009ede:	898b      	ldrh	r3, [r1, #12]
 8009ee0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009ee2:	079d      	lsls	r5, r3, #30
 8009ee4:	4606      	mov	r6, r0
 8009ee6:	460c      	mov	r4, r1
 8009ee8:	d507      	bpl.n	8009efa <__smakebuf_r+0x1c>
 8009eea:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009eee:	6023      	str	r3, [r4, #0]
 8009ef0:	6123      	str	r3, [r4, #16]
 8009ef2:	2301      	movs	r3, #1
 8009ef4:	6163      	str	r3, [r4, #20]
 8009ef6:	b003      	add	sp, #12
 8009ef8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009efa:	466a      	mov	r2, sp
 8009efc:	ab01      	add	r3, sp, #4
 8009efe:	f7ff ffc9 	bl	8009e94 <__swhatbuf_r>
 8009f02:	9f00      	ldr	r7, [sp, #0]
 8009f04:	4605      	mov	r5, r0
 8009f06:	4639      	mov	r1, r7
 8009f08:	4630      	mov	r0, r6
 8009f0a:	f7ff f883 	bl	8009014 <_malloc_r>
 8009f0e:	b948      	cbnz	r0, 8009f24 <__smakebuf_r+0x46>
 8009f10:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f14:	059a      	lsls	r2, r3, #22
 8009f16:	d4ee      	bmi.n	8009ef6 <__smakebuf_r+0x18>
 8009f18:	f023 0303 	bic.w	r3, r3, #3
 8009f1c:	f043 0302 	orr.w	r3, r3, #2
 8009f20:	81a3      	strh	r3, [r4, #12]
 8009f22:	e7e2      	b.n	8009eea <__smakebuf_r+0xc>
 8009f24:	89a3      	ldrh	r3, [r4, #12]
 8009f26:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009f2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009f2e:	81a3      	strh	r3, [r4, #12]
 8009f30:	9b01      	ldr	r3, [sp, #4]
 8009f32:	6020      	str	r0, [r4, #0]
 8009f34:	b15b      	cbz	r3, 8009f4e <__smakebuf_r+0x70>
 8009f36:	4630      	mov	r0, r6
 8009f38:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009f3c:	f000 f81e 	bl	8009f7c <_isatty_r>
 8009f40:	b128      	cbz	r0, 8009f4e <__smakebuf_r+0x70>
 8009f42:	89a3      	ldrh	r3, [r4, #12]
 8009f44:	f023 0303 	bic.w	r3, r3, #3
 8009f48:	f043 0301 	orr.w	r3, r3, #1
 8009f4c:	81a3      	strh	r3, [r4, #12]
 8009f4e:	89a3      	ldrh	r3, [r4, #12]
 8009f50:	431d      	orrs	r5, r3
 8009f52:	81a5      	strh	r5, [r4, #12]
 8009f54:	e7cf      	b.n	8009ef6 <__smakebuf_r+0x18>
	...

08009f58 <_fstat_r>:
 8009f58:	b538      	push	{r3, r4, r5, lr}
 8009f5a:	2300      	movs	r3, #0
 8009f5c:	4d06      	ldr	r5, [pc, #24]	@ (8009f78 <_fstat_r+0x20>)
 8009f5e:	4604      	mov	r4, r0
 8009f60:	4608      	mov	r0, r1
 8009f62:	4611      	mov	r1, r2
 8009f64:	602b      	str	r3, [r5, #0]
 8009f66:	f7f8 fee5 	bl	8002d34 <_fstat>
 8009f6a:	1c43      	adds	r3, r0, #1
 8009f6c:	d102      	bne.n	8009f74 <_fstat_r+0x1c>
 8009f6e:	682b      	ldr	r3, [r5, #0]
 8009f70:	b103      	cbz	r3, 8009f74 <_fstat_r+0x1c>
 8009f72:	6023      	str	r3, [r4, #0]
 8009f74:	bd38      	pop	{r3, r4, r5, pc}
 8009f76:	bf00      	nop
 8009f78:	20000944 	.word	0x20000944

08009f7c <_isatty_r>:
 8009f7c:	b538      	push	{r3, r4, r5, lr}
 8009f7e:	2300      	movs	r3, #0
 8009f80:	4d05      	ldr	r5, [pc, #20]	@ (8009f98 <_isatty_r+0x1c>)
 8009f82:	4604      	mov	r4, r0
 8009f84:	4608      	mov	r0, r1
 8009f86:	602b      	str	r3, [r5, #0]
 8009f88:	f7f8 fee3 	bl	8002d52 <_isatty>
 8009f8c:	1c43      	adds	r3, r0, #1
 8009f8e:	d102      	bne.n	8009f96 <_isatty_r+0x1a>
 8009f90:	682b      	ldr	r3, [r5, #0]
 8009f92:	b103      	cbz	r3, 8009f96 <_isatty_r+0x1a>
 8009f94:	6023      	str	r3, [r4, #0]
 8009f96:	bd38      	pop	{r3, r4, r5, pc}
 8009f98:	20000944 	.word	0x20000944

08009f9c <_init>:
 8009f9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f9e:	bf00      	nop
 8009fa0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009fa2:	bc08      	pop	{r3}
 8009fa4:	469e      	mov	lr, r3
 8009fa6:	4770      	bx	lr

08009fa8 <_fini>:
 8009fa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009faa:	bf00      	nop
 8009fac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009fae:	bc08      	pop	{r3}
 8009fb0:	469e      	mov	lr, r3
 8009fb2:	4770      	bx	lr
