\doxysection{FSMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_f_s_m_c___bank1_e___type_def}{}\label{struct_f_s_m_c___bank1_e___type_def}\index{FSMC\_Bank1E\_TypeDef@{FSMC\_Bank1E\_TypeDef}}


Flexible Static Memory Controller Bank1E.  




{\ttfamily \+\#include $<$stm32f4xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \doxymbox{\hyperlink{struct_f_s_m_c___bank1_e___type_def_afe650877ca972faff9c61fcb364c7b66}{BWTR}} \+[7]\+
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Flexible Static Memory Controller Bank1E. 

\label{doc-variable-members}
\Hypertarget{struct_f_s_m_c___bank1_e___type_def_doc-variable-members}
\doxysubsection{Field Documentation}
\Hypertarget{struct_f_s_m_c___bank1_e___type_def_afe650877ca972faff9c61fcb364c7b66}\index{FSMC\_Bank1E\_TypeDef@{FSMC\_Bank1E\_TypeDef}!BWTR@{BWTR}}
\index{BWTR@{BWTR}!FSMC\_Bank1E\_TypeDef@{FSMC\_Bank1E\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BWTR}{BWTR}}
{\footnotesize\ttfamily \label{struct_f_s_m_c___bank1_e___type_def_afe650877ca972faff9c61fcb364c7b66} 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FSMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def::\+\+BWTR\+[7]\+}

NOR/\+\+PSRAM write timing registers, Address offset:\+ 0x104-\/0x11C 

The documentation for this struct was generated from the following file:\+\begin{DoxyCompactItemize}
\item 
Core/\+\+Inc/\+\doxymbox{\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}}\end{DoxyCompactItemize}
