/* SPDX-License-Identifier: GPL-2.0+ */
/*
 * Synaptics VS640 clock gate IDs and src IDs
 *
 * Copyright (C) 2020 Synaptics Incorporated
 *
 * Author: Cheng Lu <Cheng.Lu@synaptics.com>
 */

/* gate clks */
#define CLK_USB0CORE		0
#define CLK_SDIOSYS		1
#define CLK_PCIE0SYS		2
#define CLK_EMMCSYS		3
#define CLK_PBRIDGECORE		4
#define CLK_NPUAXI		5
#define CLK_GETHRGMIISYS	6
#define CLK_GFXAXI		7
#define CLK_USBOTG			8

/* ALTPLL source index */
#define SRC_SYSPLL0_PLLOUT	0
#define SRC_SIPLL_PLLOUT	1
#define SRC_SYSPLL1_PLLOUT	2
#define SRC_AVPLL0_PLLOUT	3
#define SRC_SYSPLL1_PLLOUTF	4

/* SYSPLL source index*/
#define SRC_SYSPLL0_PLLOUTF	8

