-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
-- Date        : Sun Apr 14 17:19:42 2024
-- Host        : lilian running 64-bit Ubuntu 20.04.6 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/lilian/school/UnderWaterCommunications/Vivado/transmitter_DMA/transmitter_DMA.gen/sources_1/bd/design_1/ip/design_1_transmitter_0_1/design_1_transmitter_0_1_sim_netlist.vhdl
-- Design      : design_1_transmitter_0_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_control_s_axi is
  port (
    ap_rst_n_inv : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    \i_7_fu_680_reg[12]\ : out STD_LOGIC;
    ap_start : out STD_LOGIC;
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 5 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    i_7_fu_680_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_rst_n : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_done : in STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    icmp_ln33_fu_2472_p2 : in STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_control_s_axi : entity is "transmitter_control_s_axi";
end design_1_transmitter_0_1_transmitter_control_s_axi;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_control_s_axi is
  signal \FSM_onehot_rstate[1]_i_1_n_13\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_13\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_1_n_13\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_13\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_13\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal \^ap_start\ : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal auto_restart_status_i_1_n_13 : STD_LOGIC;
  signal auto_restart_status_reg_n_13 : STD_LOGIC;
  signal int_ap_ready : STD_LOGIC;
  signal int_ap_ready_i_1_n_13 : STD_LOGIC;
  signal int_ap_start5_out : STD_LOGIC;
  signal int_ap_start_i_1_n_13 : STD_LOGIC;
  signal int_auto_restart_i_1_n_13 : STD_LOGIC;
  signal int_gie_i_1_n_13 : STD_LOGIC;
  signal int_gie_reg_n_13 : STD_LOGIC;
  signal \int_ier[0]_i_1_n_13\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_13\ : STD_LOGIC;
  signal \int_ier[1]_i_2_n_13\ : STD_LOGIC;
  signal \int_ier_reg_n_13_[0]\ : STD_LOGIC;
  signal int_interrupt0 : STD_LOGIC;
  signal int_isr7_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_13\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_13\ : STD_LOGIC;
  signal \int_isr_reg_n_13_[0]\ : STD_LOGIC;
  signal \int_isr_reg_n_13_[1]\ : STD_LOGIC;
  signal int_task_ap_done : STD_LOGIC;
  signal \int_task_ap_done0__2\ : STD_LOGIC;
  signal int_task_ap_done_i_1_n_13 : STD_LOGIC;
  signal int_task_ap_done_i_3_n_13 : STD_LOGIC;
  signal \^interrupt\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \p_0_in__0\ : STD_LOGIC;
  signal \rdata[0]_i_1_n_13\ : STD_LOGIC;
  signal \rdata[0]_i_2_n_13\ : STD_LOGIC;
  signal \rdata[1]_i_1_n_13\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_13\ : STD_LOGIC;
  signal \rdata[9]_i_1_n_13\ : STD_LOGIC;
  signal \^s_axi_control_bvalid\ : STD_LOGIC;
  signal \^s_axi_control_rdata\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^s_axi_control_rvalid\ : STD_LOGIC;
  signal task_ap_done : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_13_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_13_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_13_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_13_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair5";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of \i_fu_560[5]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of int_ap_idle_i_1 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of int_ap_start_i_1 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of int_ap_start_i_2 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of int_auto_restart_i_1 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of int_gie_i_1 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \int_isr[0]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of int_task_ap_done_i_2 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of int_task_ap_done_i_3 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \rdata[1]_i_2\ : label is "soft_lutpair3";
begin
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  ap_start <= \^ap_start\;
  interrupt <= \^interrupt\;
  s_axi_control_BVALID <= \^s_axi_control_bvalid\;
  s_axi_control_RDATA(5 downto 0) <= \^s_axi_control_rdata\(5 downto 0);
  s_axi_control_RVALID <= \^s_axi_control_rvalid\;
\B_V_data_1_state[1]_i_1__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_inv\
    );
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F277"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_control_ARVALID,
      I2 => s_axi_control_RREADY,
      I3 => \^s_axi_control_rvalid\,
      O => \FSM_onehot_rstate[1]_i_1_n_13\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_control_RREADY,
      I1 => \^s_axi_control_rvalid\,
      I2 => s_axi_control_ARVALID,
      I3 => \^fsm_onehot_rstate_reg[1]_0\,
      O => \FSM_onehot_rstate[2]_i_1_n_13\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_13\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_13\,
      Q => \^s_axi_control_rvalid\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0C1D1D"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_control_AWVALID,
      I3 => s_axi_control_BREADY,
      I4 => \^s_axi_control_bvalid\,
      O => \FSM_onehot_wstate[1]_i_1_n_13\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_control_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_control_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_13\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_control_BREADY,
      I1 => \^s_axi_control_bvalid\,
      I2 => s_axi_control_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[3]_i_1_n_13\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_1_n_13\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_13\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_13\,
      Q => \^s_axi_control_bvalid\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm[1]_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F222"
    )
        port map (
      I0 => Q(1),
      I1 => icmp_ln33_fu_2472_p2,
      I2 => Q(0),
      I3 => \^ap_start\,
      O => D(0)
    );
\ap_CS_fsm[59]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA888888888"
    )
        port map (
      I0 => i_7_fu_680_reg(5),
      I1 => i_7_fu_680_reg(4),
      I2 => i_7_fu_680_reg(1),
      I3 => i_7_fu_680_reg(2),
      I4 => i_7_fu_680_reg(0),
      I5 => i_7_fu_680_reg(3),
      O => \i_7_fu_680_reg[12]\
    );
auto_restart_status_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFAA"
    )
        port map (
      I0 => p_0_in(7),
      I1 => \^ap_start\,
      I2 => Q(0),
      I3 => auto_restart_status_reg_n_13,
      O => auto_restart_status_i_1_n_13
    );
auto_restart_status_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => auto_restart_status_i_1_n_13,
      Q => auto_restart_status_reg_n_13,
      R => \^ap_rst_n_inv\
    );
\i_fu_560[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_start\,
      O => SR(0)
    );
int_ap_idle_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_start\,
      O => ap_idle
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => p_0_in(2),
      R => \^ap_rst_n_inv\
    );
int_ap_ready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => p_0_in(7),
      I1 => ap_done,
      I2 => \int_task_ap_done0__2\,
      I3 => int_ap_ready,
      O => int_ap_ready_i_1_n_13
    );
int_ap_ready_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => s_axi_control_ARADDR(0),
      I2 => s_axi_control_ARVALID,
      I3 => \^fsm_onehot_rstate_reg[1]_0\,
      I4 => s_axi_control_ARADDR(3),
      I5 => s_axi_control_ARADDR(2),
      O => \int_task_ap_done0__2\
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_ready_i_1_n_13,
      Q => int_ap_ready,
      R => \^ap_rst_n_inv\
    );
int_ap_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => p_0_in(7),
      I1 => ap_done,
      I2 => int_ap_start5_out,
      I3 => \^ap_start\,
      O => int_ap_start_i_1_n_13
    );
int_ap_start_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => \int_ier[1]_i_2_n_13\,
      I2 => \waddr_reg_n_13_[2]\,
      I3 => \waddr_reg_n_13_[3]\,
      O => int_ap_start5_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_13,
      Q => \^ap_start\,
      R => \^ap_rst_n_inv\
    );
int_auto_restart_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => \waddr_reg_n_13_[3]\,
      I2 => \waddr_reg_n_13_[2]\,
      I3 => \int_ier[1]_i_2_n_13\,
      I4 => p_0_in(7),
      O => int_auto_restart_i_1_n_13
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_13,
      Q => p_0_in(7),
      R => \^ap_rst_n_inv\
    );
int_gie_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => \waddr_reg_n_13_[3]\,
      I2 => \waddr_reg_n_13_[2]\,
      I3 => \int_ier[1]_i_2_n_13\,
      I4 => int_gie_reg_n_13,
      O => int_gie_i_1_n_13
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_13,
      Q => int_gie_reg_n_13,
      R => \^ap_rst_n_inv\
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => \waddr_reg_n_13_[2]\,
      I2 => \waddr_reg_n_13_[3]\,
      I3 => \int_ier[1]_i_2_n_13\,
      I4 => \int_ier_reg_n_13_[0]\,
      O => \int_ier[0]_i_1_n_13\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => \waddr_reg_n_13_[2]\,
      I2 => \waddr_reg_n_13_[3]\,
      I3 => \int_ier[1]_i_2_n_13\,
      I4 => \p_0_in__0\,
      O => \int_ier[1]_i_1_n_13\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => s_axi_control_WSTRB(0),
      I1 => s_axi_control_WVALID,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => \waddr_reg_n_13_[0]\,
      I4 => \waddr_reg_n_13_[1]\,
      O => \int_ier[1]_i_2_n_13\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_13\,
      Q => \int_ier_reg_n_13_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_13\,
      Q => \p_0_in__0\,
      R => \^ap_rst_n_inv\
    );
int_interrupt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \int_isr_reg_n_13_[0]\,
      I1 => \int_isr_reg_n_13_[1]\,
      I2 => int_gie_reg_n_13,
      O => int_interrupt0
    );
int_interrupt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_interrupt0,
      Q => \^interrupt\,
      R => \^ap_rst_n_inv\
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => int_isr7_out,
      I2 => \int_ier_reg_n_13_[0]\,
      I3 => ap_done,
      I4 => \int_isr_reg_n_13_[0]\,
      O => \int_isr[0]_i_1_n_13\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \waddr_reg_n_13_[3]\,
      I1 => \waddr_reg_n_13_[2]\,
      I2 => \int_ier[1]_i_2_n_13\,
      O => int_isr7_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => int_isr7_out,
      I2 => \p_0_in__0\,
      I3 => ap_done,
      I4 => \int_isr_reg_n_13_[1]\,
      O => \int_isr[1]_i_1_n_13\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_13\,
      Q => \int_isr_reg_n_13_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_13\,
      Q => \int_isr_reg_n_13_[1]\,
      R => \^ap_rst_n_inv\
    );
int_task_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBFAAAAAAAA"
    )
        port map (
      I0 => task_ap_done,
      I1 => int_task_ap_done_i_3_n_13,
      I2 => ar_hs,
      I3 => s_axi_control_ARADDR(0),
      I4 => s_axi_control_ARADDR(1),
      I5 => int_task_ap_done,
      O => int_task_ap_done_i_1_n_13
    );
int_task_ap_done_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_start\,
      I2 => p_0_in(2),
      I3 => auto_restart_status_reg_n_13,
      I4 => ap_done,
      O => task_ap_done
    );
int_task_ap_done_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => s_axi_control_ARADDR(3),
      O => int_task_ap_done_i_3_n_13
    );
int_task_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_task_ap_done_i_1_n_13,
      Q => int_task_ap_done,
      R => \^ap_rst_n_inv\
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FFFFFF10000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => s_axi_control_ARADDR(1),
      I2 => \rdata[0]_i_2_n_13\,
      I3 => s_axi_control_ARVALID,
      I4 => \^fsm_onehot_rstate_reg[1]_0\,
      I5 => \^s_axi_control_rdata\(0),
      O => \rdata[0]_i_1_n_13\
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \int_ier_reg_n_13_[0]\,
      I1 => \int_isr_reg_n_13_[0]\,
      I2 => s_axi_control_ARADDR(3),
      I3 => s_axi_control_ARADDR(2),
      I4 => \^ap_start\,
      I5 => int_gie_reg_n_13,
      O => \rdata[0]_i_2_n_13\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FFFFFF10000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => s_axi_control_ARADDR(1),
      I2 => \rdata[1]_i_2_n_13\,
      I3 => s_axi_control_ARVALID,
      I4 => \^fsm_onehot_rstate_reg[1]_0\,
      I5 => \^s_axi_control_rdata\(1),
      O => \rdata[1]_i_1_n_13\
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0A0C0A"
    )
        port map (
      I0 => int_task_ap_done,
      I1 => \p_0_in__0\,
      I2 => s_axi_control_ARADDR(2),
      I3 => s_axi_control_ARADDR(3),
      I4 => \int_isr_reg_n_13_[1]\,
      O => \rdata[1]_i_2_n_13\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888880"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_control_ARVALID,
      I2 => s_axi_control_ARADDR(2),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(0),
      I5 => s_axi_control_ARADDR(1),
      O => \rdata[9]_i_1_n_13\
    );
\rdata[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      O => ar_hs
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rdata[0]_i_1_n_13\,
      Q => \^s_axi_control_rdata\(0),
      R => '0'
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rdata[1]_i_1_n_13\,
      Q => \^s_axi_control_rdata\(1),
      R => '0'
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => p_0_in(2),
      Q => \^s_axi_control_rdata\(2),
      R => \rdata[9]_i_1_n_13\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => int_ap_ready,
      Q => \^s_axi_control_rdata\(3),
      R => \rdata[9]_i_1_n_13\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => p_0_in(7),
      Q => \^s_axi_control_rdata\(4),
      R => \rdata[9]_i_1_n_13\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^interrupt\,
      Q => \^s_axi_control_rdata\(5),
      R => \rdata[9]_i_1_n_13\
    );
\waddr[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[1]_0\,
      I1 => s_axi_control_AWVALID,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(0),
      Q => \waddr_reg_n_13_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(1),
      Q => \waddr_reg_n_13_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(2),
      Q => \waddr_reg_n_13_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(3),
      Q => \waddr_reg_n_13_[3]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    ap_loop_init_int_reg_1 : out STD_LOGIC;
    ap_enable_reg_pp0_iter0 : out STD_LOGIC;
    grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_done : out STD_LOGIC;
    i_fu_86 : out STD_LOGIC;
    zext_ln215_reg_420_reg0 : out STD_LOGIC;
    add_ln215_fu_130_p2 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    icmp_ln215_fu_124_p2 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[57]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ap_NS_fsm123_out : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_3_0 : in STD_LOGIC;
    ram_reg_3_1 : in STD_LOGIC;
    \i_fu_86_reg[4]\ : in STD_LOGIC;
    ram_reg_3_2 : in STD_LOGIC;
    ram_reg_3_3 : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_3_4 : in STD_LOGIC;
    ram_reg_3_5 : in STD_LOGIC;
    ram_reg_3_6 : in STD_LOGIC;
    ram_reg_3_7 : in STD_LOGIC;
    ram_reg_3_8 : in STD_LOGIC;
    ram_reg_3_9 : in STD_LOGIC;
    ram_reg_0_i_20_0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_0_i_20_1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_3_10 : in STD_LOGIC;
    ram_reg_3_11 : in STD_LOGIC;
    ram_reg_3_12 : in STD_LOGIC;
    ram_reg_3_13 : in STD_LOGIC;
    ram_reg_3_14 : in STD_LOGIC;
    ram_reg_3_15 : in STD_LOGIC;
    ram_reg_3_16 : in STD_LOGIC;
    \i_fu_86_reg[8]\ : in STD_LOGIC;
    ram_reg_3_17 : in STD_LOGIC;
    ram_reg_3_18 : in STD_LOGIC;
    ram_reg_3_19 : in STD_LOGIC;
    ram_reg_3_20 : in STD_LOGIC;
    ram_reg_3_21 : in STD_LOGIC;
    ram_reg_3_22 : in STD_LOGIC;
    \i_fu_86_reg[8]_0\ : in STD_LOGIC;
    ram_reg_3_23 : in STD_LOGIC;
    ram_reg_3_24 : in STD_LOGIC;
    ram_reg_3_25 : in STD_LOGIC;
    \i_fu_86_reg[12]\ : in STD_LOGIC;
    ram_reg_3_26 : in STD_LOGIC;
    ram_reg_3_27 : in STD_LOGIC;
    ram_reg_3_28 : in STD_LOGIC;
    ram_reg_3_29 : in STD_LOGIC;
    ram_reg_3_30 : in STD_LOGIC;
    ram_reg_3_31 : in STD_LOGIC;
    ram_reg_3_32 : in STD_LOGIC;
    ram_reg_3_33 : in STD_LOGIC;
    ram_reg_3_34 : in STD_LOGIC;
    \i_fu_86_reg[12]_0\ : in STD_LOGIC;
    \i_fu_86_reg[0]\ : in STD_LOGIC;
    ram_reg_0_0 : in STD_LOGIC;
    \i_fu_86_reg[0]_0\ : in STD_LOGIC;
    \zext_ln215_reg_420_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    \i_fu_86_reg[4]_0\ : in STD_LOGIC;
    \i_fu_86_reg[8]_1\ : in STD_LOGIC;
    \i_fu_86_reg[8]_2\ : in STD_LOGIC;
    \i_fu_86_reg[12]_1\ : in STD_LOGIC;
    \i_fu_86_reg[12]_2\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init : entity is "transmitter_flow_control_loop_pipe_sequential_init";
end design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init is
  signal ap_done_cache : STD_LOGIC;
  signal ap_done_cache_i_1_n_13 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_loop_init_int_i_1_n_13 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_dataPulseShapedI_V_address0 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \i_fu_86[12]_i_5_n_13\ : STD_LOGIC;
  signal \i_fu_86[12]_i_6_n_13\ : STD_LOGIC;
  signal \i_fu_86[4]_i_3_n_13\ : STD_LOGIC;
  signal \i_fu_86[8]_i_3_n_13\ : STD_LOGIC;
  signal \i_fu_86[8]_i_5_n_13\ : STD_LOGIC;
  signal \i_fu_86_reg[12]_i_2_n_14\ : STD_LOGIC;
  signal \i_fu_86_reg[12]_i_2_n_15\ : STD_LOGIC;
  signal \i_fu_86_reg[12]_i_2_n_16\ : STD_LOGIC;
  signal \i_fu_86_reg[4]_i_1_n_13\ : STD_LOGIC;
  signal \i_fu_86_reg[4]_i_1_n_14\ : STD_LOGIC;
  signal \i_fu_86_reg[4]_i_1_n_15\ : STD_LOGIC;
  signal \i_fu_86_reg[4]_i_1_n_16\ : STD_LOGIC;
  signal \i_fu_86_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \i_fu_86_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \i_fu_86_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \i_fu_86_reg[8]_i_1_n_16\ : STD_LOGIC;
  signal ram_reg_0_i_104_n_13 : STD_LOGIC;
  signal ram_reg_0_i_113_n_13 : STD_LOGIC;
  signal \ram_reg_0_i_114__1_n_13\ : STD_LOGIC;
  signal ram_reg_0_i_20_n_13 : STD_LOGIC;
  signal ram_reg_0_i_26_n_13 : STD_LOGIC;
  signal ram_reg_0_i_30_n_13 : STD_LOGIC;
  signal ram_reg_0_i_34_n_13 : STD_LOGIC;
  signal ram_reg_0_i_36_n_13 : STD_LOGIC;
  signal ram_reg_0_i_39_n_13 : STD_LOGIC;
  signal ram_reg_0_i_43_n_13 : STD_LOGIC;
  signal ram_reg_0_i_46_n_13 : STD_LOGIC;
  signal ram_reg_0_i_50_n_13 : STD_LOGIC;
  signal ram_reg_0_i_54_n_13 : STD_LOGIC;
  signal ram_reg_0_i_59_n_13 : STD_LOGIC;
  signal ram_reg_0_i_61_n_13 : STD_LOGIC;
  signal ram_reg_0_i_83_n_13 : STD_LOGIC;
  signal ram_reg_0_i_95_n_13 : STD_LOGIC;
  signal ram_reg_0_i_97_n_13 : STD_LOGIC;
  signal \NLW_i_fu_86_reg[12]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[58]_i_3\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of ap_done_cache_i_1 : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \i_fu_86[12]_i_1\ : label is "soft_lutpair164";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_fu_86_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \i_fu_86_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_fu_86_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \icmp_ln215_reg_416[0]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of ram_reg_0_i_100 : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of ram_reg_0_i_107 : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of ram_reg_0_i_110 : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of ram_reg_0_i_54 : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of ram_reg_0_i_87 : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of ram_reg_0_i_90 : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \zext_ln215_reg_420[12]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \zext_ln215_reg_420[12]_i_2\ : label is "soft_lutpair164";
begin
  ap_enable_reg_pp0_iter0 <= \^ap_enable_reg_pp0_iter0\;
\ap_CS_fsm[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0BBB0000"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg,
      I1 => ap_done_cache,
      I2 => Q(1),
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[57]\(13),
      I5 => ap_NS_fsm123_out,
      O => D(0)
    );
\ap_CS_fsm[58]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg,
      I1 => ap_done_cache,
      I2 => Q(1),
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_done
    );
ap_done_cache_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => Q(1),
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg,
      I3 => ap_done_cache,
      O => ap_done_cache_i_1_n_13
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_i_1_n_13,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg,
      I2 => Q(0),
      O => \^ap_enable_reg_pp0_iter0\
    );
ap_loop_init_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDD5DDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int,
      I2 => \^ap_enable_reg_pp0_iter0\,
      I3 => Q(1),
      I4 => ap_loop_exit_ready_pp0_iter1_reg,
      O => ap_loop_init_int_i_1_n_13
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_i_1_n_13,
      Q => ap_loop_init_int,
      R => '0'
    );
\i_fu_86[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \i_fu_86_reg[0]\,
      O => add_ln215_fu_130_p2(0)
    );
\i_fu_86[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => \i_fu_86_reg[0]_0\,
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg,
      O => i_fu_86
    );
\i_fu_86[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg,
      I3 => \i_fu_86_reg[12]_0\,
      O => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_dataPulseShapedI_V_address0(12)
    );
\i_fu_86[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg,
      I3 => \i_fu_86_reg[12]_2\,
      O => \i_fu_86[12]_i_5_n_13\
    );
\i_fu_86[12]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg,
      I3 => \i_fu_86_reg[12]_1\,
      O => \i_fu_86[12]_i_6_n_13\
    );
\i_fu_86[12]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg,
      I3 => \i_fu_86_reg[12]\,
      O => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_dataPulseShapedI_V_address0(9)
    );
\i_fu_86[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \i_fu_86_reg[0]\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_dataPulseShapedI_V_address0(0)
    );
\i_fu_86[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg,
      I3 => \i_fu_86_reg[4]_0\,
      O => \i_fu_86[4]_i_3_n_13\
    );
\i_fu_86[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg,
      I3 => ram_reg_0_0,
      O => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_dataPulseShapedI_V_address0(3)
    );
\i_fu_86[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg,
      I3 => ram_reg_3_4,
      O => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_dataPulseShapedI_V_address0(2)
    );
\i_fu_86[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg,
      I3 => \i_fu_86_reg[4]\,
      O => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_dataPulseShapedI_V_address0(1)
    );
\i_fu_86[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg,
      I3 => \i_fu_86_reg[8]_0\,
      O => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_dataPulseShapedI_V_address0(8)
    );
\i_fu_86[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg,
      I3 => \i_fu_86_reg[8]_2\,
      O => \i_fu_86[8]_i_3_n_13\
    );
\i_fu_86[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg,
      I3 => \i_fu_86_reg[8]\,
      O => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_dataPulseShapedI_V_address0(6)
    );
\i_fu_86[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg,
      I3 => \i_fu_86_reg[8]_1\,
      O => \i_fu_86[8]_i_5_n_13\
    );
\i_fu_86_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_86_reg[8]_i_1_n_13\,
      CO(3) => \NLW_i_fu_86_reg[12]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \i_fu_86_reg[12]_i_2_n_14\,
      CO(1) => \i_fu_86_reg[12]_i_2_n_15\,
      CO(0) => \i_fu_86_reg[12]_i_2_n_16\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln215_fu_130_p2(12 downto 9),
      S(3) => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_dataPulseShapedI_V_address0(12),
      S(2) => \i_fu_86[12]_i_5_n_13\,
      S(1) => \i_fu_86[12]_i_6_n_13\,
      S(0) => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_dataPulseShapedI_V_address0(9)
    );
\i_fu_86_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_fu_86_reg[4]_i_1_n_13\,
      CO(2) => \i_fu_86_reg[4]_i_1_n_14\,
      CO(1) => \i_fu_86_reg[4]_i_1_n_15\,
      CO(0) => \i_fu_86_reg[4]_i_1_n_16\,
      CYINIT => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_dataPulseShapedI_V_address0(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln215_fu_130_p2(4 downto 1),
      S(3) => \i_fu_86[4]_i_3_n_13\,
      S(2 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_dataPulseShapedI_V_address0(3 downto 1)
    );
\i_fu_86_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_86_reg[4]_i_1_n_13\,
      CO(3) => \i_fu_86_reg[8]_i_1_n_13\,
      CO(2) => \i_fu_86_reg[8]_i_1_n_14\,
      CO(1) => \i_fu_86_reg[8]_i_1_n_15\,
      CO(0) => \i_fu_86_reg[8]_i_1_n_16\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln215_fu_130_p2(8 downto 5),
      S(3) => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_dataPulseShapedI_V_address0(8),
      S(2) => \i_fu_86[8]_i_3_n_13\,
      S(1) => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_dataPulseShapedI_V_address0(6),
      S(0) => \i_fu_86[8]_i_5_n_13\
    );
\icmp_ln215_reg_416[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg,
      I2 => \i_fu_86_reg[0]_0\,
      O => icmp_ln215_fu_124_p2
    );
ram_reg_0_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF040000"
    )
        port map (
      I0 => ram_reg_0_i_50_n_13,
      I1 => ram_reg_3_6,
      I2 => ram_reg_3_7,
      I3 => ram_reg_3_8,
      I4 => ram_reg_3,
      I5 => ram_reg_3_9,
      O => ADDRARDADDR(4)
    );
ram_reg_0_i_100: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg,
      I3 => \i_fu_86_reg[8]_2\,
      O => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_dataPulseShapedI_V_address0(7)
    );
ram_reg_0_i_104: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => ram_reg_0_i_20_1(2),
      I1 => \ap_CS_fsm_reg[57]\(1),
      I2 => ram_reg_0_i_20_0(2),
      I3 => \ap_CS_fsm_reg[57]\(0),
      I4 => ram_reg_0_i_54_n_13,
      I5 => \i_fu_86_reg[8]\,
      O => ram_reg_0_i_104_n_13
    );
ram_reg_0_i_107: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg,
      I3 => \i_fu_86_reg[8]_1\,
      O => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_dataPulseShapedI_V_address0(5)
    );
ram_reg_0_i_110: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg,
      I3 => \i_fu_86_reg[4]_0\,
      O => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_dataPulseShapedI_V_address0(4)
    );
ram_reg_0_i_113: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110111111111111"
    )
        port map (
      I0 => \ap_CS_fsm_reg[57]\(3),
      I1 => \ap_CS_fsm_reg[57]\(2),
      I2 => \ap_CS_fsm_reg[57]\(1),
      I3 => \ap_CS_fsm_reg[57]\(0),
      I4 => ram_reg_0_i_54_n_13,
      I5 => \i_fu_86_reg[4]\,
      O => ram_reg_0_i_113_n_13
    );
\ram_reg_0_i_114__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5444444455555555"
    )
        port map (
      I0 => \ap_CS_fsm_reg[57]\(1),
      I1 => \ap_CS_fsm_reg[57]\(0),
      I2 => ap_loop_init_int,
      I3 => Q(0),
      I4 => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg,
      I5 => \i_fu_86_reg[0]\,
      O => \ram_reg_0_i_114__1_n_13\
    );
\ram_reg_0_i_11__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000FFFF"
    )
        port map (
      I0 => ram_reg_0_0,
      I1 => ram_reg_0_i_54_n_13,
      I2 => ram_reg_3_6,
      I3 => ram_reg_0,
      I4 => ram_reg_3,
      O => ADDRARDADDR(3)
    );
ram_reg_0_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBBBBBAAAAAAAA"
    )
        port map (
      I0 => ram_reg_3_2,
      I1 => ram_reg_3_3,
      I2 => ram_reg_0,
      I3 => ram_reg_0_i_54_n_13,
      I4 => ram_reg_3_4,
      I5 => ram_reg_3_5,
      O => ADDRARDADDR(2)
    );
ram_reg_0_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBFFFB"
    )
        port map (
      I0 => ram_reg_0_i_59_n_13,
      I1 => ram_reg_3_1,
      I2 => \ap_CS_fsm_reg[57]\(8),
      I3 => \ap_CS_fsm_reg[57]\(9),
      I4 => \ap_CS_fsm_reg[57]\(10),
      I5 => \ap_CS_fsm_reg[57]\(11),
      O => ADDRARDADDR(1)
    );
ram_reg_0_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFB000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[57]\(7),
      I1 => \ap_CS_fsm_reg[57]\(6),
      I2 => ram_reg_3,
      I3 => ram_reg_0_i_61_n_13,
      I4 => ram_reg_3_0,
      I5 => \ap_CS_fsm_reg[57]\(12),
      O => ADDRARDADDR(0)
    );
ram_reg_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => ram_reg_0_i_20_n_13,
      I1 => ram_reg_3_6,
      I2 => ram_reg_3_32,
      I3 => ram_reg_3,
      I4 => ram_reg_3_33,
      O => ADDRARDADDR(12)
    );
ram_reg_0_i_20: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_3_34,
      I1 => ram_reg_0_i_83_n_13,
      O => ram_reg_0_i_20_n_13,
      S => ram_reg_3_10
    );
ram_reg_0_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404C4040404C4C4C"
    )
        port map (
      I0 => ram_reg_0_i_20_1(7),
      I1 => ram_reg_3_10,
      I2 => \ap_CS_fsm_reg[57]\(1),
      I3 => ram_reg_0_i_20_0(7),
      I4 => \ap_CS_fsm_reg[57]\(0),
      I5 => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_dataPulseShapedI_V_address0(11),
      O => ram_reg_0_i_26_n_13
    );
ram_reg_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF040000"
    )
        port map (
      I0 => ram_reg_3_29,
      I1 => ram_reg_3_6,
      I2 => ram_reg_0_i_26_n_13,
      I3 => ram_reg_3_30,
      I4 => ram_reg_3,
      I5 => ram_reg_3_31,
      O => ADDRARDADDR(11)
    );
ram_reg_0_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404C4040404C4C4C"
    )
        port map (
      I0 => ram_reg_0_i_20_1(6),
      I1 => ram_reg_3_10,
      I2 => \ap_CS_fsm_reg[57]\(1),
      I3 => ram_reg_0_i_20_0(6),
      I4 => \ap_CS_fsm_reg[57]\(0),
      I5 => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_dataPulseShapedI_V_address0(10),
      O => ram_reg_0_i_30_n_13
    );
ram_reg_0_i_34: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_3_25,
      I1 => ram_reg_0_i_95_n_13,
      O => ram_reg_0_i_34_n_13,
      S => ram_reg_3_10
    );
ram_reg_0_i_36: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_3_22,
      I1 => ram_reg_0_i_97_n_13,
      O => ram_reg_0_i_36_n_13,
      S => ram_reg_3_10
    );
ram_reg_0_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0047FF4700000000"
    )
        port map (
      I0 => ram_reg_0_i_20_0(3),
      I1 => \ap_CS_fsm_reg[57]\(0),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_dataPulseShapedI_V_address0(7),
      I3 => \ap_CS_fsm_reg[57]\(1),
      I4 => ram_reg_0_i_20_1(3),
      I5 => ram_reg_3_10,
      O => ram_reg_0_i_39_n_13
    );
ram_reg_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF040000"
    )
        port map (
      I0 => ram_reg_3_26,
      I1 => ram_reg_3_6,
      I2 => ram_reg_0_i_30_n_13,
      I3 => ram_reg_3_27,
      I4 => ram_reg_3,
      I5 => ram_reg_3_28,
      O => ADDRARDADDR(10)
    );
ram_reg_0_i_43: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_3_16,
      I1 => ram_reg_0_i_104_n_13,
      O => ram_reg_0_i_43_n_13,
      S => ram_reg_3_10
    );
ram_reg_0_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0047FF4700000000"
    )
        port map (
      I0 => ram_reg_0_i_20_0(1),
      I1 => \ap_CS_fsm_reg[57]\(0),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_dataPulseShapedI_V_address0(5),
      I3 => \ap_CS_fsm_reg[57]\(1),
      I4 => ram_reg_0_i_20_1(1),
      I5 => ram_reg_3_10,
      O => ram_reg_0_i_46_n_13
    );
ram_reg_0_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBAAAAA"
    )
        port map (
      I0 => ram_reg_3_23,
      I1 => ram_reg_0_i_34_n_13,
      I2 => ram_reg_3_6,
      I3 => ram_reg_3_24,
      I4 => ram_reg_3,
      O => ADDRARDADDR(9)
    );
ram_reg_0_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0047FF4700000000"
    )
        port map (
      I0 => ram_reg_0_i_20_0(0),
      I1 => \ap_CS_fsm_reg[57]\(0),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_dataPulseShapedI_V_address0(4),
      I3 => \ap_CS_fsm_reg[57]\(1),
      I4 => ram_reg_0_i_20_1(0),
      I5 => ram_reg_3_10,
      O => ram_reg_0_i_50_n_13
    );
ram_reg_0_i_54: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg,
      I1 => Q(0),
      I2 => ap_loop_init_int,
      O => ram_reg_0_i_54_n_13
    );
ram_reg_0_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA0AAA0AAA0AAA2"
    )
        port map (
      I0 => ram_reg_3,
      I1 => \ap_CS_fsm_reg[57]\(4),
      I2 => \ap_CS_fsm_reg[57]\(7),
      I3 => \ap_CS_fsm_reg[57]\(6),
      I4 => \ap_CS_fsm_reg[57]\(5),
      I5 => ram_reg_0_i_113_n_13,
      O => ram_reg_0_i_59_n_13
    );
ram_reg_0_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => ram_reg_0_i_36_n_13,
      I1 => ram_reg_3_6,
      I2 => ram_reg_3_20,
      I3 => ram_reg_3,
      I4 => ram_reg_3_21,
      O => ADDRARDADDR(8)
    );
ram_reg_0_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF00F1"
    )
        port map (
      I0 => \ram_reg_0_i_114__1_n_13\,
      I1 => \ap_CS_fsm_reg[57]\(2),
      I2 => \ap_CS_fsm_reg[57]\(3),
      I3 => \ap_CS_fsm_reg[57]\(4),
      I4 => \ap_CS_fsm_reg[57]\(5),
      I5 => \ap_CS_fsm_reg[57]\(7),
      O => ram_reg_0_i_61_n_13
    );
ram_reg_0_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF040000"
    )
        port map (
      I0 => ram_reg_0_i_39_n_13,
      I1 => ram_reg_3_6,
      I2 => ram_reg_3_17,
      I3 => ram_reg_3_18,
      I4 => ram_reg_3,
      I5 => ram_reg_3_19,
      O => ADDRARDADDR(7)
    );
ram_reg_0_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => ram_reg_0_i_43_n_13,
      I1 => ram_reg_3_6,
      I2 => ram_reg_3_14,
      I3 => ram_reg_3,
      I4 => ram_reg_3_15,
      O => ADDRARDADDR(6)
    );
ram_reg_0_i_83: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => ram_reg_0_i_20_1(8),
      I1 => \ap_CS_fsm_reg[57]\(1),
      I2 => ram_reg_0_i_20_0(8),
      I3 => \ap_CS_fsm_reg[57]\(0),
      I4 => ram_reg_0_i_54_n_13,
      I5 => \i_fu_86_reg[12]_0\,
      O => ram_reg_0_i_83_n_13
    );
ram_reg_0_i_87: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg,
      I3 => \i_fu_86_reg[12]_2\,
      O => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_dataPulseShapedI_V_address0(11)
    );
ram_reg_0_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF040000"
    )
        port map (
      I0 => ram_reg_0_i_46_n_13,
      I1 => ram_reg_3_6,
      I2 => ram_reg_3_11,
      I3 => ram_reg_3_12,
      I4 => ram_reg_3,
      I5 => ram_reg_3_13,
      O => ADDRARDADDR(5)
    );
ram_reg_0_i_90: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg,
      I3 => \i_fu_86_reg[12]_1\,
      O => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_dataPulseShapedI_V_address0(10)
    );
ram_reg_0_i_95: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF47774777"
    )
        port map (
      I0 => ram_reg_0_i_20_0(5),
      I1 => \ap_CS_fsm_reg[57]\(0),
      I2 => ram_reg_0_i_54_n_13,
      I3 => \i_fu_86_reg[12]\,
      I4 => ram_reg_0_i_20_1(5),
      I5 => \ap_CS_fsm_reg[57]\(1),
      O => ram_reg_0_i_95_n_13
    );
ram_reg_0_i_97: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => ram_reg_0_i_20_1(4),
      I1 => \ap_CS_fsm_reg[57]\(1),
      I2 => ram_reg_0_i_20_0(4),
      I3 => \ap_CS_fsm_reg[57]\(0),
      I4 => ram_reg_0_i_54_n_13,
      I5 => \i_fu_86_reg[8]_0\,
      O => ram_reg_0_i_97_n_13
    );
\zext_ln215_reg_420[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FFF1F5F20A00000"
    )
        port map (
      I0 => \i_fu_86_reg[0]_0\,
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg,
      I4 => \i_fu_86_reg[0]\,
      I5 => \zext_ln215_reg_420_reg[0]\(0),
      O => ap_loop_init_int_reg_1
    );
\zext_ln215_reg_420[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg,
      O => ap_loop_init_int_reg_0
    );
\zext_ln215_reg_420[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0A0"
    )
        port map (
      I0 => \i_fu_86_reg[0]_0\,
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg,
      O => zext_ln215_reg_420_reg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_11 is
  port (
    ap_enable_reg_pp0_iter0_reg_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \j_1_fu_240_reg[6]\ : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    \j_1_fu_240_reg[3]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    \j_1_fu_240_reg[3]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \j_1_fu_240_reg[5]\ : out STD_LOGIC;
    ap_loop_init_int_reg_1 : out STD_LOGIC;
    \j_1_fu_240_reg[1]\ : out STD_LOGIC;
    \j_1_fu_240_reg[1]_0\ : out STD_LOGIC;
    \j_1_fu_240_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \i_11_reg_5443_reg[7]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[24]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[25]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \j_1_fu_240_reg[7]_0\ : in STD_LOGIC;
    \j_1_fu_240_reg[7]_1\ : in STD_LOGIC;
    \j_1_fu_240_reg[7]_2\ : in STD_LOGIC;
    \j_1_fu_240_reg[3]_1\ : in STD_LOGIC;
    \j_1_fu_240_reg[3]_2\ : in STD_LOGIC;
    \j_1_fu_240_reg[3]_3\ : in STD_LOGIC;
    \j_1_fu_240_reg[3]_4\ : in STD_LOGIC;
    \j_1_fu_240_reg[4]\ : in STD_LOGIC;
    \sub_ln198_fu_299_p2_carry__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[26]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[26]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[26]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[25]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_11 : entity is "transmitter_flow_control_loop_pipe_sequential_init";
end design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_11;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_11 is
  signal \ap_CS_fsm[26]_i_2_n_13\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[0]\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__15_n_13\ : STD_LOGIC;
  signal ap_done_reg1 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__10_n_13\ : STD_LOGIC;
  signal \ap_loop_init_int_i_2__12_n_13\ : STD_LOGIC;
  signal \^ap_loop_init_int_reg_0\ : STD_LOGIC;
  signal \j_1_fu_240[7]_i_3_n_13\ : STD_LOGIC;
  signal \j_1_fu_240[7]_i_4_n_13\ : STD_LOGIC;
  signal \j_1_fu_240[7]_i_5_n_13\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \ap_CS_fsm[26]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__15\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter0_reg_i_1__10\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_2__12\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \j_1_fu_240[1]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \j_1_fu_240[2]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \j_1_fu_240[5]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \j_1_fu_240[6]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \j_1_fu_240[7]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \j_reg_767[0]_i_1__3\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \j_reg_767[1]_i_1__3\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \j_reg_767[2]_i_1__3\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \j_reg_767[3]_i_1__3\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \j_reg_767[4]_i_1__3\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \j_reg_767[5]_i_1__3\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \j_reg_767[6]_i_1__3\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \j_reg_767[7]_i_1__3\ : label is "soft_lutpair157";
begin
  \ap_CS_fsm_reg[0]\ <= \^ap_cs_fsm_reg[0]\;
  ap_loop_init_int_reg_0 <= \^ap_loop_init_int_reg_0\;
\ap_CS_fsm[0]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEEE"
    )
        port map (
      I0 => ap_done_reg1,
      I1 => Q(3),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[1]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000E"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => Q(2),
      I3 => Q(1),
      I4 => ap_done_reg1,
      I5 => Q(3),
      O => D(1)
    );
\ap_CS_fsm[1]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \j_1_fu_240[7]_i_3_n_13\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg,
      I2 => Q(0),
      O => ap_done_reg1
    );
\ap_CS_fsm[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A200A2FFFF00A2"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]_1\(1),
      I1 => ap_done_cache,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg,
      I3 => \ap_CS_fsm[26]_i_2_n_13\,
      I4 => \ap_CS_fsm_reg[26]_1\(0),
      I5 => \ap_CS_fsm_reg[25]_0\,
      O => \ap_CS_fsm_reg[25]\(0)
    );
\ap_CS_fsm[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]_1\(1),
      I1 => ap_done_cache,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg,
      I3 => \ap_CS_fsm[26]_i_2_n_13\,
      O => \ap_CS_fsm_reg[25]\(1)
    );
\ap_CS_fsm[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\,
      I1 => \j_1_fu_240_reg[3]_1\,
      I2 => \j_1_fu_240_reg[3]_3\,
      I3 => \j_1_fu_240_reg[3]_4\,
      I4 => \ap_CS_fsm_reg[26]_0\,
      I5 => \^ap_cs_fsm_reg[0]\,
      O => \ap_CS_fsm[26]_i_2_n_13\
    );
\ap_done_cache_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_done_reg1,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__15_n_13\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__15_n_13\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_reg_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => Q(0),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg,
      I3 => ap_rst_n,
      I4 => ap_done_reg1,
      O => ap_enable_reg_pp0_iter0_reg_reg
    );
\ap_loop_init_int_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF57F70000"
    )
        port map (
      I0 => Q(3),
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => Q(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \ap_loop_init_int_i_2__12_n_13\,
      O => \ap_loop_init_int_i_1__10_n_13\
    );
\ap_loop_init_int_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_done_reg1,
      I1 => ap_rst_n,
      O => \ap_loop_init_int_i_2__12_n_13\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__10_n_13\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F22"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]_1\(0),
      I1 => \ap_CS_fsm_reg[25]_0\,
      I2 => \ap_CS_fsm[26]_i_2_n_13\,
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg,
      O => \ap_CS_fsm_reg[24]\
    );
\j_1_fu_240[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => Q(0),
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \j_1_fu_240_reg[3]_2\,
      O => \^ap_cs_fsm_reg[0]\
    );
\j_1_fu_240[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \j_1_fu_240_reg[3]_4\,
      I1 => ap_loop_init_int,
      I2 => \j_1_fu_240_reg[3]_2\,
      O => \j_1_fu_240_reg[1]_0\
    );
\j_1_fu_240[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => \j_1_fu_240_reg[3]_4\,
      I1 => \j_1_fu_240_reg[3]_2\,
      I2 => \j_1_fu_240_reg[3]_3\,
      I3 => ap_loop_init_int,
      O => \j_1_fu_240_reg[1]\
    );
\j_1_fu_240[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"12222222"
    )
        port map (
      I0 => \j_1_fu_240_reg[3]_1\,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \j_1_fu_240_reg[3]_2\,
      I3 => \j_1_fu_240_reg[3]_3\,
      I4 => \j_1_fu_240_reg[3]_4\,
      O => \j_1_fu_240_reg[3]\
    );
\j_1_fu_240[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => \j_1_fu_240_reg[3]_1\,
      I1 => \j_1_fu_240_reg[3]_3\,
      I2 => \j_1_fu_240_reg[3]_2\,
      I3 => \j_1_fu_240_reg[3]_4\,
      I4 => \j_1_fu_240_reg[4]\,
      I5 => \^ap_loop_init_int_reg_0\,
      O => \j_1_fu_240_reg[3]_0\
    );
\j_1_fu_240[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \j_1_fu_240[7]_i_4_n_13\,
      I1 => ap_loop_init_int,
      I2 => \j_1_fu_240_reg[7]_2\,
      O => ap_loop_init_int_reg_1
    );
\j_1_fu_240[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => \j_1_fu_240_reg[7]_2\,
      I1 => \j_1_fu_240[7]_i_4_n_13\,
      I2 => \j_1_fu_240_reg[7]_0\,
      I3 => ap_loop_init_int,
      O => \j_1_fu_240_reg[5]\
    );
\j_1_fu_240[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg,
      I1 => Q(0),
      I2 => \j_1_fu_240[7]_i_3_n_13\,
      O => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg_reg
    );
\j_1_fu_240[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14505050"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => \j_1_fu_240_reg[7]_0\,
      I2 => \j_1_fu_240_reg[7]_1\,
      I3 => \j_1_fu_240[7]_i_4_n_13\,
      I4 => \j_1_fu_240_reg[7]_2\,
      O => \j_1_fu_240_reg[6]\
    );
\j_1_fu_240[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \j_1_fu_240_reg[3]_2\,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \j_1_fu_240[7]_i_5_n_13\,
      I3 => \j_1_fu_240_reg[3]_3\,
      I4 => \j_1_fu_240_reg[7]_2\,
      I5 => \j_1_fu_240_reg[3]_4\,
      O => \j_1_fu_240[7]_i_3_n_13\
    );
\j_1_fu_240[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => \j_1_fu_240_reg[4]\,
      I2 => \j_1_fu_240_reg[3]_4\,
      I3 => \j_1_fu_240_reg[3]_2\,
      I4 => \j_1_fu_240_reg[3]_3\,
      I5 => \j_1_fu_240_reg[3]_1\,
      O => \j_1_fu_240[7]_i_4_n_13\
    );
\j_1_fu_240[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \j_1_fu_240_reg[7]_0\,
      I1 => \j_1_fu_240_reg[3]_1\,
      I2 => \j_1_fu_240_reg[7]_1\,
      I3 => \j_1_fu_240_reg[4]\,
      O => \j_1_fu_240[7]_i_5_n_13\
    );
\j_reg_767[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_1_fu_240_reg[3]_2\,
      I1 => ap_loop_init_int,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg,
      O => \j_1_fu_240_reg[7]\(0)
    );
\j_reg_767[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_1_fu_240_reg[3]_4\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_1_fu_240_reg[7]\(1)
    );
\j_reg_767[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_1_fu_240_reg[3]_3\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_1_fu_240_reg[7]\(2)
    );
\j_reg_767[3]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_1_fu_240_reg[3]_1\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_1_fu_240_reg[7]\(3)
    );
\j_reg_767[4]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_1_fu_240_reg[4]\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_1_fu_240_reg[7]\(4)
    );
\j_reg_767[5]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_1_fu_240_reg[7]_2\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_1_fu_240_reg[7]\(5)
    );
\j_reg_767[6]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_1_fu_240_reg[7]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg,
      O => \j_1_fu_240_reg[7]\(6)
    );
\j_reg_767[7]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_1_fu_240_reg[7]_1\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_1_fu_240_reg[7]\(7)
    );
\p_reg_reg_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg,
      I2 => Q(0),
      O => \^ap_loop_init_int_reg_0\
    );
\sub_ln198_fu_299_p2_carry__0_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA5555"
    )
        port map (
      I0 => \sub_ln198_fu_299_p2_carry__0\(3),
      I1 => ap_loop_init_int,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg,
      I3 => Q(0),
      I4 => \j_1_fu_240_reg[7]_1\,
      O => \i_11_reg_5443_reg[7]\(2)
    );
\sub_ln198_fu_299_p2_carry__0_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"59999999"
    )
        port map (
      I0 => \sub_ln198_fu_299_p2_carry__0\(2),
      I1 => \j_1_fu_240_reg[7]_0\,
      I2 => ap_loop_init_int,
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg,
      I4 => Q(0),
      O => \i_11_reg_5443_reg[7]\(1)
    );
\sub_ln198_fu_299_p2_carry__0_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA5555"
    )
        port map (
      I0 => \sub_ln198_fu_299_p2_carry__0\(1),
      I1 => ap_loop_init_int,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg,
      I3 => Q(0),
      I4 => \j_1_fu_240_reg[7]_2\,
      O => \i_11_reg_5443_reg[7]\(0)
    );
\sub_ln198_fu_299_p2_carry_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA5555"
    )
        port map (
      I0 => \sub_ln198_fu_299_p2_carry__0\(0),
      I1 => ap_loop_init_int,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg,
      I3 => Q(0),
      I4 => \j_1_fu_240_reg[4]\,
      O => S(3)
    );
sub_ln198_fu_299_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg,
      I2 => Q(0),
      I3 => \j_1_fu_240_reg[3]_1\,
      O => S(2)
    );
sub_ln198_fu_299_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg,
      I2 => Q(0),
      I3 => \j_1_fu_240_reg[3]_3\,
      O => S(1)
    );
sub_ln198_fu_299_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg,
      I2 => Q(0),
      I3 => \j_1_fu_240_reg[3]_4\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_12 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \or_ln182_8_reg_5522_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    j_fu_240 : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln193_fu_289_p2 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg_reg : out STD_LOGIC;
    \j_fu_240_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[42]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ram_reg_0_i_93__0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ram_reg_0_i_93__0_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \j_fu_240_reg[0]\ : in STD_LOGIC;
    ap_loop_init_int_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \j_fu_240_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \j_fu_240_reg[7]_0\ : in STD_LOGIC;
    \j_fu_240_reg[7]_1\ : in STD_LOGIC;
    \j_1_reg_767_reg[3]\ : in STD_LOGIC;
    \j_fu_240_reg[3]\ : in STD_LOGIC;
    \j_fu_240_reg[3]_0\ : in STD_LOGIC;
    \j_fu_240_reg[4]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_12 : entity is "transmitter_flow_control_loop_pipe_sequential_init";
end design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_12;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_12 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__2_n_13\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__2_n_13\ : STD_LOGIC;
  signal \^ap_loop_init_int_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_ready : STD_LOGIC;
  signal \^grp_transmitter_pipeline_vitis_loop_193_99_fu_2401_ap_start_reg_reg\ : STD_LOGIC;
  signal \j_fu_240[7]_i_3__0_n_13\ : STD_LOGIC;
  signal \j_fu_240[7]_i_4__0_n_13\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \ram_reg_0_i_146__0_n_15\ : STD_LOGIC;
  signal \ram_reg_0_i_146__0_n_16\ : STD_LOGIC;
  signal \ram_reg_0_i_152__0_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_152__0_n_14\ : STD_LOGIC;
  signal \ram_reg_0_i_152__0_n_15\ : STD_LOGIC;
  signal \ram_reg_0_i_152__0_n_16\ : STD_LOGIC;
  signal ram_reg_0_i_166_n_13 : STD_LOGIC;
  signal ram_reg_0_i_166_n_14 : STD_LOGIC;
  signal ram_reg_0_i_166_n_15 : STD_LOGIC;
  signal ram_reg_0_i_166_n_16 : STD_LOGIC;
  signal ram_reg_0_i_220_n_13 : STD_LOGIC;
  signal ram_reg_0_i_221_n_13 : STD_LOGIC;
  signal ram_reg_0_i_243_n_13 : STD_LOGIC;
  signal ram_reg_0_i_244_n_13 : STD_LOGIC;
  signal ram_reg_0_i_245_n_13 : STD_LOGIC;
  signal \NLW_ram_reg_0_i_146__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ram_reg_0_i_146__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[43]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \ap_CS_fsm[44]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__2\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter0_reg_i_1__2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of ap_loop_init_int_i_2 : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg_i_1 : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \j_1_reg_767[1]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \j_1_reg_767[2]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \j_1_reg_767[3]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \j_1_reg_767[4]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \j_1_reg_767[5]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \j_1_reg_767[6]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \j_1_reg_767[7]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \j_fu_240[0]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \j_fu_240[1]_i_1__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \j_fu_240[2]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \j_fu_240[5]_i_1__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \j_fu_240[6]_i_1__0\ : label is "soft_lutpair146";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \ram_reg_0_i_146__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_i_152__0\ : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_0_i_166 : label is 35;
begin
  ap_loop_init_int_reg_0(0) <= \^ap_loop_init_int_reg_0\(0);
  grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg_reg <= \^grp_transmitter_pipeline_vitis_loop_193_99_fu_2401_ap_start_reg_reg\;
\ap_CS_fsm[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFCD00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_ready,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_loop_init_int_reg_1(0),
      I4 => ap_loop_init_int_reg_1(3),
      O => \ap_CS_fsm_reg[1]\(0)
    );
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010100000100"
    )
        port map (
      I0 => ap_loop_init_int_reg_1(1),
      I1 => ap_loop_init_int_reg_1(2),
      I2 => ap_loop_init_int_reg_1(3),
      I3 => ap_enable_reg_pp0_iter1,
      I4 => grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_ready,
      I5 => grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg,
      O => \ap_CS_fsm_reg[1]\(1)
    );
\ap_CS_fsm[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEFAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg,
      I2 => ap_done_cache,
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_ready,
      I4 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AE00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_ready,
      I1 => ap_done_cache,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg,
      I3 => Q(1),
      O => D(1)
    );
\ap_CS_fsm[44]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \j_fu_240_reg[0]\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => ap_loop_init_int,
      I4 => \j_fu_240_reg[0]_0\,
      I5 => \j_fu_240[7]_i_3__0_n_13\,
      O => grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_ready
    );
\ap_done_cache_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_ready,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__2_n_13\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__2_n_13\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_reg_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_ready,
      O => ap_rst_n_0
    );
\ap_loop_init_int_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_ready,
      I2 => ap_loop_init_int_reg_1(3),
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__2_n_13\
    );
ap_loop_init_int_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg,
      I1 => ap_loop_init_int_reg_1(0),
      I2 => ap_enable_reg_pp0_iter0_reg,
      O => ap_enable_reg_pp0_iter0
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__2_n_13\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(0),
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_ready,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg,
      O => \ap_CS_fsm_reg[42]\
    );
\j_1_reg_767[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[0]\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_fu_240_reg[7]\(0)
    );
\j_1_reg_767[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[3]_0\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_fu_240_reg[7]\(1)
    );
\j_1_reg_767[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[3]\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_fu_240_reg[7]\(2)
    );
\j_1_reg_767[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \j_1_reg_767_reg[3]\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => ap_loop_init_int,
      O => \j_fu_240_reg[7]\(3)
    );
\j_1_reg_767[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[4]\,
      I1 => ap_loop_init_int,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg,
      O => \j_fu_240_reg[7]\(4)
    );
\j_1_reg_767[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_1\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_fu_240_reg[7]\(5)
    );
\j_1_reg_767[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[0]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg,
      O => \j_fu_240_reg[7]\(6)
    );
\j_1_reg_767[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg,
      O => \j_fu_240_reg[7]\(7)
    );
\j_fu_240[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_loop_init_int_reg_1(0),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg,
      I3 => \j_fu_240_reg[0]\,
      O => \or_ln182_8_reg_5522_reg[11]\(0)
    );
\j_fu_240[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \j_fu_240_reg[0]\,
      I1 => \j_fu_240_reg[3]_0\,
      I2 => ap_loop_init_int,
      O => add_ln193_fu_289_p2(0)
    );
\j_fu_240[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"060A"
    )
        port map (
      I0 => \j_fu_240_reg[3]\,
      I1 => \j_fu_240_reg[0]\,
      I2 => ap_loop_init_int,
      I3 => \j_fu_240_reg[3]_0\,
      O => add_ln193_fu_289_p2(1)
    );
\j_fu_240[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A00AA"
    )
        port map (
      I0 => \j_1_reg_767_reg[3]\,
      I1 => \j_fu_240_reg[3]\,
      I2 => \j_fu_240_reg[3]_0\,
      I3 => \^grp_transmitter_pipeline_vitis_loop_193_99_fu_2401_ap_start_reg_reg\,
      I4 => \j_fu_240_reg[0]\,
      O => add_ln193_fu_289_p2(2)
    );
\j_fu_240[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1222222222222222"
    )
        port map (
      I0 => \j_fu_240_reg[4]\,
      I1 => \^grp_transmitter_pipeline_vitis_loop_193_99_fu_2401_ap_start_reg_reg\,
      I2 => \j_1_reg_767_reg[3]\,
      I3 => \j_fu_240_reg[0]\,
      I4 => \j_fu_240_reg[3]_0\,
      I5 => \j_fu_240_reg[3]\,
      O => add_ln193_fu_289_p2(3)
    );
\j_fu_240[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \j_fu_240_reg[7]_1\,
      I1 => ap_loop_init_int,
      I2 => \j_fu_240[7]_i_4__0_n_13\,
      O => add_ln193_fu_289_p2(4)
    );
\j_fu_240[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2212"
    )
        port map (
      I0 => \j_fu_240_reg[0]_0\,
      I1 => ap_loop_init_int,
      I2 => \j_fu_240_reg[7]_1\,
      I3 => \j_fu_240[7]_i_4__0_n_13\,
      O => add_ln193_fu_289_p2(5)
    );
\j_fu_240[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C040C0C0"
    )
        port map (
      I0 => \j_fu_240_reg[0]\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => ap_loop_init_int,
      I4 => \j_fu_240_reg[0]_0\,
      I5 => \j_fu_240[7]_i_3__0_n_13\,
      O => j_fu_240
    );
\j_fu_240[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"009A00AA"
    )
        port map (
      I0 => \j_fu_240_reg[7]_0\,
      I1 => \j_fu_240[7]_i_4__0_n_13\,
      I2 => \j_fu_240_reg[7]_1\,
      I3 => \^grp_transmitter_pipeline_vitis_loop_193_99_fu_2401_ap_start_reg_reg\,
      I4 => \j_fu_240_reg[0]_0\,
      O => add_ln193_fu_289_p2(6)
    );
\j_fu_240[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \j_fu_240_reg[7]_1\,
      I1 => \j_fu_240_reg[7]_0\,
      I2 => \j_fu_240_reg[4]\,
      I3 => \j_fu_240_reg[3]_0\,
      I4 => \j_fu_240_reg[3]\,
      I5 => \j_1_reg_767_reg[3]\,
      O => \j_fu_240[7]_i_3__0_n_13\
    );
\j_fu_240[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \j_fu_240_reg[4]\,
      I1 => \^grp_transmitter_pipeline_vitis_loop_193_99_fu_2401_ap_start_reg_reg\,
      I2 => \j_1_reg_767_reg[3]\,
      I3 => \j_fu_240_reg[0]\,
      I4 => \j_fu_240_reg[3]_0\,
      I5 => \j_fu_240_reg[3]\,
      O => \j_fu_240[7]_i_4__0_n_13\
    );
\p_reg_reg_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg,
      I1 => ap_loop_init_int_reg_1(0),
      I2 => ap_loop_init_int,
      O => \^grp_transmitter_pipeline_vitis_loop_193_99_fu_2401_ap_start_reg_reg\
    );
\ram_reg_0_i_146__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_i_152__0_n_13\,
      CO(3 downto 2) => \NLW_ram_reg_0_i_146__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \ram_reg_0_i_146__0_n_15\,
      CO(0) => \ram_reg_0_i_146__0_n_16\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \ram_reg_0_i_93__0\(7 downto 6),
      O(3) => \NLW_ram_reg_0_i_146__0_O_UNCONNECTED\(3),
      O(2 downto 0) => \or_ln182_8_reg_5522_reg[11]\(11 downto 9),
      S(3) => '0',
      S(2 downto 0) => \ram_reg_0_i_93__0_0\(2 downto 0)
    );
\ram_reg_0_i_152__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_166_n_13,
      CO(3) => \ram_reg_0_i_152__0_n_13\,
      CO(2) => \ram_reg_0_i_152__0_n_14\,
      CO(1) => \ram_reg_0_i_152__0_n_15\,
      CO(0) => \ram_reg_0_i_152__0_n_16\,
      CYINIT => '0',
      DI(3 downto 0) => \ram_reg_0_i_93__0\(5 downto 2),
      O(3 downto 0) => \or_ln182_8_reg_5522_reg[11]\(8 downto 5),
      S(3 downto 2) => S(1 downto 0),
      S(1) => ram_reg_0_i_220_n_13,
      S(0) => ram_reg_0_i_221_n_13
    );
ram_reg_0_i_166: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_166_n_13,
      CO(2) => ram_reg_0_i_166_n_14,
      CO(1) => ram_reg_0_i_166_n_15,
      CO(0) => ram_reg_0_i_166_n_16,
      CYINIT => \^ap_loop_init_int_reg_0\(0),
      DI(3 downto 2) => \ram_reg_0_i_93__0\(1 downto 0),
      DI(1 downto 0) => B"10",
      O(3 downto 0) => \or_ln182_8_reg_5522_reg[11]\(4 downto 1),
      S(3) => ram_reg_0_i_243_n_13,
      S(2) => ram_reg_0_i_244_n_13,
      S(1) => ram_reg_0_i_245_n_13,
      S(0) => p_0_in(2)
    );
ram_reg_0_i_184: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_loop_init_int_reg_1(0),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg,
      I3 => \j_fu_240_reg[3]_0\,
      O => \^ap_loop_init_int_reg_0\(0)
    );
ram_reg_0_i_220: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA5555"
    )
        port map (
      I0 => \ram_reg_0_i_93__0\(3),
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => ap_loop_init_int,
      I4 => \j_fu_240_reg[7]_0\,
      O => ram_reg_0_i_220_n_13
    );
ram_reg_0_i_221: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA5555"
    )
        port map (
      I0 => \ram_reg_0_i_93__0\(2),
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => ap_loop_init_int,
      I4 => \j_fu_240_reg[0]_0\,
      O => ram_reg_0_i_221_n_13
    );
ram_reg_0_i_243: unisim.vcomponents.LUT5
    generic map(
      INIT => X"59999999"
    )
        port map (
      I0 => \ram_reg_0_i_93__0\(1),
      I1 => \j_fu_240_reg[7]_1\,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg,
      I3 => ap_loop_init_int_reg_1(0),
      I4 => ap_loop_init_int,
      O => ram_reg_0_i_243_n_13
    );
ram_reg_0_i_244: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA5555"
    )
        port map (
      I0 => \ram_reg_0_i_93__0\(0),
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => ap_loop_init_int,
      I4 => \j_fu_240_reg[4]\,
      O => ram_reg_0_i_244_n_13
    );
ram_reg_0_i_245: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \j_1_reg_767_reg[3]\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => ap_loop_init_int,
      O => ram_reg_0_i_245_n_13
    );
ram_reg_0_i_246: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_loop_init_int_reg_1(0),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg,
      I3 => \j_fu_240_reg[3]\,
      O => p_0_in(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_15 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter0_reg_reg : out STD_LOGIC;
    grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln193_fu_289_p2 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    \j_fu_240_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dataUpsampledI_V_address0 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[41]\ : out STD_LOGIC;
    \j_fu_240_reg[6]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[40]\ : out STD_LOGIC;
    \j_fu_240_reg[2]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_loop_init_int_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \j_fu_240_reg[7]_0\ : in STD_LOGIC;
    \j_fu_240_reg[7]_1\ : in STD_LOGIC;
    \j_fu_240_reg[7]_2\ : in STD_LOGIC;
    \j_fu_240_reg[4]\ : in STD_LOGIC;
    \j_fu_240_reg[7]_3\ : in STD_LOGIC;
    \j_fu_240_reg[4]_0\ : in STD_LOGIC;
    \j_fu_240_reg[4]_1\ : in STD_LOGIC;
    \j_fu_240_reg[4]_2\ : in STD_LOGIC;
    \ram_reg_0_i_35__1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_0_i_35__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_3_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_15 : entity is "transmitter_flow_control_loop_pipe_sequential_init";
end design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_15;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_15 is
  signal \ap_CS_fsm[42]_i_2_n_13\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__1_n_13\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__1_n_13\ : STD_LOGIC;
  signal \ap_loop_init_int_i_2__4_n_13\ : STD_LOGIC;
  signal \^ap_loop_init_int_reg_0\ : STD_LOGIC;
  signal \^grp_transmitter_pipeline_vitis_loop_193_98_fu_2394_ap_start_reg_reg_0\ : STD_LOGIC;
  signal \j_fu_240[7]_i_3_n_13\ : STD_LOGIC;
  signal \j_fu_240[7]_i_4_n_13\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \ram_reg_0_i_113__1_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_113__1_n_14\ : STD_LOGIC;
  signal \ram_reg_0_i_113__1_n_15\ : STD_LOGIC;
  signal \ram_reg_0_i_113__1_n_16\ : STD_LOGIC;
  signal \ram_reg_0_i_158__0_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_159__0_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_160__0_n_13\ : STD_LOGIC;
  signal ram_reg_0_i_171_n_13 : STD_LOGIC;
  signal ram_reg_0_i_172_n_13 : STD_LOGIC;
  signal \ram_reg_0_i_85__1_n_14\ : STD_LOGIC;
  signal \ram_reg_0_i_85__1_n_15\ : STD_LOGIC;
  signal \ram_reg_0_i_85__1_n_16\ : STD_LOGIC;
  signal \ram_reg_0_i_99__1_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_99__1_n_14\ : STD_LOGIC;
  signal \ram_reg_0_i_99__1_n_15\ : STD_LOGIC;
  signal \ram_reg_0_i_99__1_n_16\ : STD_LOGIC;
  signal \NLW_ram_reg_0_i_85__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[41]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \ap_CS_fsm[42]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter0_reg_i_1__1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_2__4\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg_i_1 : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \j_2_reg_767[0]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \j_2_reg_767[1]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \j_2_reg_767[2]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \j_2_reg_767[3]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \j_2_reg_767[4]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \j_2_reg_767[5]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \j_2_reg_767[6]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \j_2_reg_767[7]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \j_fu_240[1]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \j_fu_240[2]_i_1__0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \j_fu_240[5]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \j_fu_240[6]_i_1\ : label is "soft_lutpair136";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \ram_reg_0_i_113__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_i_85__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_i_99__1\ : label is 35;
begin
  ap_loop_init_int_reg_0 <= \^ap_loop_init_int_reg_0\;
  grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg_reg_0 <= \^grp_transmitter_pipeline_vitis_loop_193_98_fu_2394_ap_start_reg_reg_0\;
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFAAAA"
    )
        port map (
      I0 => ap_loop_init_int_reg_1(3),
      I1 => \ap_CS_fsm[42]_i_2_n_13\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg,
      I4 => ap_loop_init_int_reg_1(0),
      O => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg_reg(0)
    );
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000E"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \ap_CS_fsm[42]_i_2_n_13\,
      I3 => ap_loop_init_int_reg_1(3),
      I4 => ap_loop_init_int_reg_1(1),
      I5 => ap_loop_init_int_reg_1(2),
      O => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg_reg(1)
    );
\ap_CS_fsm[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBAAAA"
    )
        port map (
      I0 => Q(2),
      I1 => \ap_CS_fsm[42]_i_2_n_13\,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg,
      I3 => ap_done_cache,
      I4 => Q(3),
      O => D(0)
    );
\ap_CS_fsm[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg,
      I2 => \ap_CS_fsm[42]_i_2_n_13\,
      I3 => Q(3),
      O => D(1)
    );
\ap_CS_fsm[42]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \j_fu_240_reg[7]_2\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => ap_loop_init_int,
      I4 => \j_fu_240_reg[7]_3\,
      I5 => \j_fu_240[7]_i_3_n_13\,
      O => \ap_CS_fsm[42]_i_2_n_13\
    );
\ap_done_cache_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_CS_fsm[42]_i_2_n_13\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__1_n_13\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__1_n_13\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_reg_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => ap_loop_init_int_reg_1(0),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg,
      I3 => ap_rst_n,
      I4 => \ap_CS_fsm[42]_i_2_n_13\,
      O => ap_enable_reg_pp0_iter0_reg_reg
    );
\ap_loop_init_int_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF57F70000"
    )
        port map (
      I0 => ap_loop_init_int_reg_1(3),
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \ap_loop_init_int_i_2__4_n_13\,
      O => \ap_loop_init_int_i_1__1_n_13\
    );
\ap_loop_init_int_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \ap_CS_fsm[42]_i_2_n_13\,
      I1 => ap_rst_n,
      O => \ap_loop_init_int_i_2__4_n_13\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__1_n_13\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(2),
      I1 => \ap_CS_fsm[42]_i_2_n_13\,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg,
      O => \ap_CS_fsm_reg[40]\
    );
\j_2_reg_767[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_3\,
      I1 => ap_loop_init_int,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg,
      O => \j_fu_240_reg[7]\(0)
    );
\j_2_reg_767[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[4]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg,
      O => \j_fu_240_reg[7]\(1)
    );
\j_2_reg_767[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[4]_1\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_fu_240_reg[7]\(2)
    );
\j_2_reg_767[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \j_fu_240_reg[4]_2\,
      I1 => ap_loop_init_int,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg,
      O => \j_fu_240_reg[7]\(3)
    );
\j_2_reg_767[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[4]\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_fu_240_reg[7]\(4)
    );
\j_2_reg_767[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_1\,
      I1 => ap_loop_init_int,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg,
      O => \j_fu_240_reg[7]\(5)
    );
\j_2_reg_767[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_2\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_fu_240_reg[7]\(6)
    );
\j_2_reg_767[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_0\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_fu_240_reg[7]\(7)
    );
\j_fu_240[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg,
      I1 => ap_loop_init_int_reg_1(0),
      I2 => ap_loop_init_int,
      I3 => \j_fu_240_reg[7]_3\,
      O => \^grp_transmitter_pipeline_vitis_loop_193_98_fu_2394_ap_start_reg_reg_0\
    );
\j_fu_240[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \j_fu_240_reg[7]_3\,
      I1 => \j_fu_240_reg[4]_0\,
      I2 => ap_loop_init_int,
      O => add_ln193_fu_289_p2(0)
    );
\j_fu_240[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"060A"
    )
        port map (
      I0 => \j_fu_240_reg[4]_1\,
      I1 => \j_fu_240_reg[7]_3\,
      I2 => ap_loop_init_int,
      I3 => \j_fu_240_reg[4]_0\,
      O => \j_fu_240_reg[2]\
    );
\j_fu_240[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A00AA"
    )
        port map (
      I0 => \j_fu_240_reg[4]_2\,
      I1 => \j_fu_240_reg[4]_1\,
      I2 => \j_fu_240_reg[4]_0\,
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => \j_fu_240_reg[7]_3\,
      O => add_ln193_fu_289_p2(1)
    );
\j_fu_240[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"060A0A0A0A0A0A0A"
    )
        port map (
      I0 => \j_fu_240_reg[4]\,
      I1 => \j_fu_240_reg[7]_3\,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \j_fu_240_reg[4]_0\,
      I4 => \j_fu_240_reg[4]_1\,
      I5 => \j_fu_240_reg[4]_2\,
      O => add_ln193_fu_289_p2(2)
    );
\j_fu_240[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \j_fu_240_reg[7]_1\,
      I1 => ap_loop_init_int,
      I2 => \j_fu_240[7]_i_4_n_13\,
      O => add_ln193_fu_289_p2(3)
    );
\j_fu_240[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"090A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_2\,
      I1 => \j_fu_240[7]_i_4_n_13\,
      I2 => ap_loop_init_int,
      I3 => \j_fu_240_reg[7]_1\,
      O => add_ln193_fu_289_p2(4)
    );
\j_fu_240[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF000000000000"
    )
        port map (
      I0 => \j_fu_240_reg[7]_2\,
      I1 => ap_loop_init_int,
      I2 => \j_fu_240_reg[7]_3\,
      I3 => \j_fu_240[7]_i_3_n_13\,
      I4 => ap_loop_init_int_reg_1(0),
      I5 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg,
      O => \j_fu_240_reg[6]\
    );
\j_fu_240[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A060A0A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_0\,
      I1 => \j_fu_240_reg[7]_1\,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \j_fu_240[7]_i_4_n_13\,
      I4 => \j_fu_240_reg[7]_2\,
      O => add_ln193_fu_289_p2(5)
    );
\j_fu_240[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \j_fu_240_reg[7]_0\,
      I1 => \j_fu_240_reg[7]_1\,
      I2 => \j_fu_240_reg[4]_2\,
      I3 => \j_fu_240_reg[4]_1\,
      I4 => \j_fu_240_reg[4]\,
      I5 => \j_fu_240_reg[4]_0\,
      O => \j_fu_240[7]_i_3_n_13\
    );
\j_fu_240[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \j_fu_240_reg[4]\,
      I1 => \j_fu_240_reg[7]_3\,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \j_fu_240_reg[4]_0\,
      I4 => \j_fu_240_reg[4]_1\,
      I5 => \j_fu_240_reg[4]_2\,
      O => \j_fu_240[7]_i_4_n_13\
    );
\p_reg_reg_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_loop_init_int_reg_1(0),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg,
      O => \^ap_loop_init_int_reg_0\
    );
\ram_reg_0_i_113__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_0_i_113__1_n_13\,
      CO(2) => \ram_reg_0_i_113__1_n_14\,
      CO(1) => \ram_reg_0_i_113__1_n_15\,
      CO(0) => \ram_reg_0_i_113__1_n_16\,
      CYINIT => \^grp_transmitter_pipeline_vitis_loop_193_98_fu_2394_ap_start_reg_reg_0\,
      DI(3) => \ram_reg_0_i_35__1\(0),
      DI(2 downto 0) => B"100",
      O(3 downto 0) => dataUpsampledI_V_address0(3 downto 0),
      S(3) => ram_reg_0_i_171_n_13,
      S(2) => ram_reg_0_i_172_n_13,
      S(1 downto 0) => p_0_in(2 downto 1)
    );
\ram_reg_0_i_158__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA5555"
    )
        port map (
      I0 => \ram_reg_0_i_35__1\(3),
      I1 => ap_loop_init_int,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg,
      I4 => \j_fu_240_reg[7]_0\,
      O => \ram_reg_0_i_158__0_n_13\
    );
\ram_reg_0_i_159__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA5555"
    )
        port map (
      I0 => \ram_reg_0_i_35__1\(2),
      I1 => ap_loop_init_int,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg,
      I4 => \j_fu_240_reg[7]_2\,
      O => \ram_reg_0_i_159__0_n_13\
    );
\ram_reg_0_i_160__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"59999999"
    )
        port map (
      I0 => \ram_reg_0_i_35__1\(1),
      I1 => \j_fu_240_reg[7]_1\,
      I2 => ap_loop_init_int,
      I3 => ap_loop_init_int_reg_1(0),
      I4 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg,
      O => \ram_reg_0_i_160__0_n_13\
    );
ram_reg_0_i_171: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA5555"
    )
        port map (
      I0 => \ram_reg_0_i_35__1\(0),
      I1 => ap_loop_init_int,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg,
      I4 => \j_fu_240_reg[4]\,
      O => ram_reg_0_i_171_n_13
    );
ram_reg_0_i_172: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \j_fu_240_reg[4]_2\,
      I1 => ap_loop_init_int,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg,
      O => ram_reg_0_i_172_n_13
    );
ram_reg_0_i_173: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_loop_init_int_reg_1(0),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg,
      I3 => \j_fu_240_reg[4]_1\,
      O => p_0_in(2)
    );
ram_reg_0_i_174: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg,
      I1 => ap_loop_init_int_reg_1(0),
      I2 => ap_loop_init_int,
      I3 => \j_fu_240_reg[4]_0\,
      O => p_0_in(1)
    );
\ram_reg_0_i_71__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55F055F055CC5500"
    )
        port map (
      I0 => \^grp_transmitter_pipeline_vitis_loop_193_98_fu_2394_ap_start_reg_reg_0\,
      I1 => ram_reg_3(0),
      I2 => ram_reg_3_0,
      I3 => Q(3),
      I4 => Q(0),
      I5 => Q(1),
      O => \ap_CS_fsm_reg[41]\
    );
\ram_reg_0_i_85__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_i_99__1_n_13\,
      CO(3) => \NLW_ram_reg_0_i_85__1_CO_UNCONNECTED\(3),
      CO(2) => \ram_reg_0_i_85__1_n_14\,
      CO(1) => \ram_reg_0_i_85__1_n_15\,
      CO(0) => \ram_reg_0_i_85__1_n_16\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \ram_reg_0_i_35__1\(7 downto 5),
      O(3 downto 0) => dataUpsampledI_V_address0(11 downto 8),
      S(3 downto 0) => \ram_reg_0_i_35__1_0\(3 downto 0)
    );
\ram_reg_0_i_99__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_i_113__1_n_13\,
      CO(3) => \ram_reg_0_i_99__1_n_13\,
      CO(2) => \ram_reg_0_i_99__1_n_14\,
      CO(1) => \ram_reg_0_i_99__1_n_15\,
      CO(0) => \ram_reg_0_i_99__1_n_16\,
      CYINIT => '0',
      DI(3 downto 0) => \ram_reg_0_i_35__1\(4 downto 1),
      O(3 downto 0) => dataUpsampledI_V_address0(7 downto 4),
      S(3) => S(0),
      S(2) => \ram_reg_0_i_158__0_n_13\,
      S(1) => \ram_reg_0_i_159__0_n_13\,
      S(0) => \ram_reg_0_i_160__0_n_13\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_18 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter0_reg_reg : out STD_LOGIC;
    grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln193_fu_289_p2__0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    \grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg_reg_0 : out STD_LOGIC;
    \j_fu_240_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[38]\ : out STD_LOGIC;
    \j_fu_240_reg[6]\ : out STD_LOGIC;
    grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg_reg_1 : out STD_LOGIC;
    \j_fu_240_reg[2]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[39]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \j_fu_240_reg[7]_0\ : in STD_LOGIC;
    \j_fu_240_reg[7]_1\ : in STD_LOGIC;
    \j_fu_240_reg[7]_2\ : in STD_LOGIC;
    \j_fu_240_reg[4]\ : in STD_LOGIC;
    \j_fu_240_reg[7]_3\ : in STD_LOGIC;
    \j_fu_240_reg[4]_0\ : in STD_LOGIC;
    \j_fu_240_reg[4]_1\ : in STD_LOGIC;
    \j_fu_240_reg[4]_2\ : in STD_LOGIC;
    sub_ln198_fu_299_p2_carry : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_18 : entity is "transmitter_flow_control_loop_pipe_sequential_init";
end design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_18;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_18 is
  signal \ap_CS_fsm[40]_i_2_n_13\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__9_n_13\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__13_n_13\ : STD_LOGIC;
  signal \ap_loop_init_int_i_2__0_n_13\ : STD_LOGIC;
  signal \^ap_loop_init_int_reg_0\ : STD_LOGIC;
  signal \j_fu_240[7]_i_3__7_n_13\ : STD_LOGIC;
  signal \j_fu_240[7]_i_4__7_n_13\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[39]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \ap_CS_fsm[40]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__9\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter0_reg_i_1__13\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_2__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg_i_1 : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \j_3_reg_767[0]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \j_3_reg_767[1]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \j_3_reg_767[2]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \j_3_reg_767[3]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \j_3_reg_767[4]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \j_3_reg_767[5]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \j_3_reg_767[6]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \j_3_reg_767[7]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \j_fu_240[0]_i_1__8\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \j_fu_240[1]_i_1__7\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \j_fu_240[2]_i_1__7\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \j_fu_240[5]_i_1__7\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \j_fu_240[6]_i_1__7\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \ram_reg_0_i_122__1\ : label is "soft_lutpair126";
begin
  ap_loop_init_int_reg_0 <= \^ap_loop_init_int_reg_0\;
\ap_CS_fsm[0]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBFAAAA"
    )
        port map (
      I0 => Q(3),
      I1 => \ap_CS_fsm[40]_i_2_n_13\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg,
      I4 => Q(0),
      O => grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg_reg(0)
    );
\ap_CS_fsm[1]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E0"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \ap_CS_fsm[40]_i_2_n_13\,
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(2),
      O => grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg_reg(1)
    );
\ap_CS_fsm[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEAEAAAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[39]\(0),
      I1 => \ap_CS_fsm_reg[39]\(1),
      I2 => ap_done_cache,
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg,
      I4 => \ap_CS_fsm[40]_i_2_n_13\,
      O => D(0)
    );
\ap_CS_fsm[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7500"
    )
        port map (
      I0 => \ap_CS_fsm[40]_i_2_n_13\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg,
      I2 => ap_done_cache,
      I3 => \ap_CS_fsm_reg[39]\(1),
      O => D(1)
    );
\ap_CS_fsm[40]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFFFFFFFFFF"
    )
        port map (
      I0 => \j_fu_240_reg[7]_2\,
      I1 => ap_loop_init_int,
      I2 => \j_fu_240_reg[7]_3\,
      I3 => \j_fu_240[7]_i_3__7_n_13\,
      I4 => Q(0),
      I5 => grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg,
      O => \ap_CS_fsm[40]_i_2_n_13\
    );
\ap_done_cache_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \ap_CS_fsm[40]_i_2_n_13\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__9_n_13\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__9_n_13\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_reg_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => Q(0),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg,
      I3 => \ap_CS_fsm[40]_i_2_n_13\,
      I4 => ap_rst_n,
      O => ap_enable_reg_pp0_iter0_reg_reg
    );
\ap_loop_init_int_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF57F70000"
    )
        port map (
      I0 => Q(3),
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => Q(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \ap_loop_init_int_i_2__0_n_13\,
      O => \ap_loop_init_int_i_1__13_n_13\
    );
\ap_loop_init_int_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \ap_CS_fsm[40]_i_2_n_13\,
      O => \ap_loop_init_int_i_2__0_n_13\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__13_n_13\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[39]\(0),
      I1 => \ap_CS_fsm[40]_i_2_n_13\,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg,
      O => \ap_CS_fsm_reg[38]\
    );
\j_3_reg_767[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_3\,
      I1 => ap_loop_init_int,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg,
      O => \j_fu_240_reg[7]\(0)
    );
\j_3_reg_767[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[4]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg,
      O => \j_fu_240_reg[7]\(1)
    );
\j_3_reg_767[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \j_fu_240_reg[4]_1\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \j_fu_240_reg[7]\(2)
    );
\j_3_reg_767[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[4]_2\,
      I1 => ap_loop_init_int,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg,
      O => \j_fu_240_reg[7]\(3)
    );
\j_3_reg_767[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[4]\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_fu_240_reg[7]\(4)
    );
\j_3_reg_767[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_1\,
      I1 => ap_loop_init_int,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg,
      O => \j_fu_240_reg[7]\(5)
    );
\j_3_reg_767[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_2\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_fu_240_reg[7]\(6)
    );
\j_3_reg_767[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_0\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_fu_240_reg[7]\(7)
    );
\j_fu_240[0]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg,
      I1 => Q(0),
      I2 => ap_loop_init_int,
      I3 => \j_fu_240_reg[7]_3\,
      O => grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg_reg_1
    );
\j_fu_240[1]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \j_fu_240_reg[7]_3\,
      I1 => \j_fu_240_reg[4]_0\,
      I2 => ap_loop_init_int,
      O => \add_ln193_fu_289_p2__0\(0)
    );
\j_fu_240[2]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"060A"
    )
        port map (
      I0 => \j_fu_240_reg[4]_1\,
      I1 => \j_fu_240_reg[7]_3\,
      I2 => ap_loop_init_int,
      I3 => \j_fu_240_reg[4]_0\,
      O => \j_fu_240_reg[2]\
    );
\j_fu_240[3]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A00AA"
    )
        port map (
      I0 => \j_fu_240_reg[4]_2\,
      I1 => \j_fu_240_reg[4]_1\,
      I2 => \j_fu_240_reg[4]_0\,
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => \j_fu_240_reg[7]_3\,
      O => \add_ln193_fu_289_p2__0\(1)
    );
\j_fu_240[4]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"060A0A0A0A0A0A0A"
    )
        port map (
      I0 => \j_fu_240_reg[4]\,
      I1 => \j_fu_240_reg[7]_3\,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \j_fu_240_reg[4]_0\,
      I4 => \j_fu_240_reg[4]_1\,
      I5 => \j_fu_240_reg[4]_2\,
      O => \add_ln193_fu_289_p2__0\(2)
    );
\j_fu_240[5]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \j_fu_240_reg[7]_1\,
      I1 => ap_loop_init_int,
      I2 => \j_fu_240[7]_i_4__7_n_13\,
      O => \add_ln193_fu_289_p2__0\(3)
    );
\j_fu_240[6]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"090A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_2\,
      I1 => \j_fu_240[7]_i_4__7_n_13\,
      I2 => ap_loop_init_int,
      I3 => \j_fu_240_reg[7]_1\,
      O => \add_ln193_fu_289_p2__0\(4)
    );
\j_fu_240[7]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF000000000000"
    )
        port map (
      I0 => \j_fu_240_reg[7]_2\,
      I1 => ap_loop_init_int,
      I2 => \j_fu_240_reg[7]_3\,
      I3 => \j_fu_240[7]_i_3__7_n_13\,
      I4 => Q(0),
      I5 => grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg,
      O => \j_fu_240_reg[6]\
    );
\j_fu_240[7]_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A060A0A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_0\,
      I1 => \j_fu_240_reg[7]_1\,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \j_fu_240[7]_i_4__7_n_13\,
      I4 => \j_fu_240_reg[7]_2\,
      O => \add_ln193_fu_289_p2__0\(5)
    );
\j_fu_240[7]_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \j_fu_240_reg[7]_0\,
      I1 => \j_fu_240_reg[7]_1\,
      I2 => \j_fu_240_reg[4]_2\,
      I3 => \j_fu_240_reg[4]_0\,
      I4 => \j_fu_240_reg[4]\,
      I5 => \j_fu_240_reg[4]_1\,
      O => \j_fu_240[7]_i_3__7_n_13\
    );
\j_fu_240[7]_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \j_fu_240_reg[4]\,
      I1 => \j_fu_240_reg[7]_3\,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \j_fu_240_reg[4]_0\,
      I4 => \j_fu_240_reg[4]_1\,
      I5 => \j_fu_240_reg[4]_2\,
      O => \j_fu_240[7]_i_4__7_n_13\
    );
\p_reg_reg_i_2__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg,
      O => \^ap_loop_init_int_reg_0\
    );
\ram_reg_0_i_122__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg,
      I1 => Q(0),
      I2 => ap_loop_init_int,
      I3 => \j_fu_240_reg[4]_0\,
      O => \grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0__0\(0)
    );
\sub_ln198_fu_299_p2_carry_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg,
      I1 => Q(0),
      I2 => ap_loop_init_int,
      I3 => \j_fu_240_reg[4]_2\,
      O => grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg_reg_0
    );
\sub_ln198_fu_299_p2_carry_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA5555"
    )
        port map (
      I0 => sub_ln198_fu_299_p2_carry(3),
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg,
      I4 => \j_fu_240_reg[7]_0\,
      O => S(3)
    );
\sub_ln198_fu_299_p2_carry_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA5555"
    )
        port map (
      I0 => sub_ln198_fu_299_p2_carry(2),
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg,
      I4 => \j_fu_240_reg[7]_2\,
      O => S(2)
    );
\sub_ln198_fu_299_p2_carry_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"59999999"
    )
        port map (
      I0 => sub_ln198_fu_299_p2_carry(1),
      I1 => \j_fu_240_reg[7]_1\,
      I2 => ap_loop_init_int,
      I3 => Q(0),
      I4 => grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg,
      O => S(1)
    );
\sub_ln198_fu_299_p2_carry_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA5555"
    )
        port map (
      I0 => sub_ln198_fu_299_p2_carry(0),
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg,
      I4 => \j_fu_240_reg[4]\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_22 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter0_reg_reg : out STD_LOGIC;
    grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    \j_fu_240_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \j_fu_240_reg[7]_0\ : out STD_LOGIC;
    ap_loop_init_int_reg_1 : out STD_LOGIC;
    \j_fu_240_reg[4]\ : out STD_LOGIC;
    \j_fu_240_reg[3]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \j_fu_240_reg[5]\ : out STD_LOGIC;
    \or_ln182_5_reg_5504_reg[7]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[36]\ : out STD_LOGIC;
    \j_fu_240_reg[0]\ : out STD_LOGIC;
    \j_fu_240_reg[6]\ : out STD_LOGIC;
    \j_fu_240_reg[2]\ : out STD_LOGIC;
    \j_fu_240_reg[0]_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[37]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \j_fu_240_reg[7]_1\ : in STD_LOGIC;
    \j_4_reg_767_reg[1]\ : in STD_LOGIC;
    \j_fu_240_reg[7]_2\ : in STD_LOGIC;
    \j_fu_240_reg[7]_3\ : in STD_LOGIC;
    \j_fu_240_reg[7]_4\ : in STD_LOGIC;
    \j_fu_240_reg[4]_0\ : in STD_LOGIC;
    \j_fu_240_reg[4]_1\ : in STD_LOGIC;
    \j_fu_240_reg[4]_2\ : in STD_LOGIC;
    \sub_ln198_fu_299_p2_carry__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_22 : entity is "transmitter_flow_control_loop_pipe_sequential_init";
end design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_22;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_22 is
  signal \ap_CS_fsm[38]_i_2_n_13\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__10_n_13\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__14_n_13\ : STD_LOGIC;
  signal \ap_loop_init_int_i_2__1_n_13\ : STD_LOGIC;
  signal \^ap_loop_init_int_reg_1\ : STD_LOGIC;
  signal \j_fu_240[7]_i_3__8_n_13\ : STD_LOGIC;
  signal \j_fu_240[7]_i_4__8_n_13\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[37]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \ap_CS_fsm[38]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__10\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter0_reg_i_1__14\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_2__1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg_i_1 : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \j_4_reg_767[0]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \j_4_reg_767[1]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \j_4_reg_767[2]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \j_4_reg_767[3]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \j_4_reg_767[4]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \j_4_reg_767[5]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \j_4_reg_767[6]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \j_4_reg_767[7]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \j_fu_240[1]_i_1__9\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \j_fu_240[2]_i_1__8\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \j_fu_240[5]_i_1__8\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \j_fu_240[6]_i_1__9\ : label is "soft_lutpair118";
begin
  ap_loop_init_int_reg_1 <= \^ap_loop_init_int_reg_1\;
\ap_CS_fsm[0]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBFAAAA"
    )
        port map (
      I0 => Q(3),
      I1 => \ap_CS_fsm[38]_i_2_n_13\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg,
      I4 => Q(0),
      O => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg_reg(0)
    );
\ap_CS_fsm[1]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E0"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \ap_CS_fsm[38]_i_2_n_13\,
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(2),
      O => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg_reg(1)
    );
\ap_CS_fsm[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEAEAAAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[37]\(0),
      I1 => \ap_CS_fsm_reg[37]\(1),
      I2 => ap_done_cache,
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg,
      I4 => \ap_CS_fsm[38]_i_2_n_13\,
      O => D(0)
    );
\ap_CS_fsm[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7500"
    )
        port map (
      I0 => \ap_CS_fsm[38]_i_2_n_13\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg,
      I2 => ap_done_cache,
      I3 => \ap_CS_fsm_reg[37]\(1),
      O => D(1)
    );
\ap_CS_fsm[38]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFFFFFFFFFF"
    )
        port map (
      I0 => \j_fu_240_reg[7]_1\,
      I1 => ap_loop_init_int,
      I2 => \j_fu_240_reg[7]_4\,
      I3 => \j_fu_240[7]_i_3__8_n_13\,
      I4 => Q(0),
      I5 => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg,
      O => \ap_CS_fsm[38]_i_2_n_13\
    );
\ap_done_cache_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \ap_CS_fsm[38]_i_2_n_13\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__10_n_13\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__10_n_13\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_reg_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => Q(0),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg,
      I3 => \ap_CS_fsm[38]_i_2_n_13\,
      I4 => ap_rst_n,
      O => ap_enable_reg_pp0_iter0_reg_reg
    );
\ap_loop_init_int_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF57F70000"
    )
        port map (
      I0 => Q(3),
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => Q(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \ap_loop_init_int_i_2__1_n_13\,
      O => \ap_loop_init_int_i_1__14_n_13\
    );
\ap_loop_init_int_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \ap_CS_fsm[38]_i_2_n_13\,
      O => \ap_loop_init_int_i_2__1_n_13\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__14_n_13\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[37]\(0),
      I1 => \ap_CS_fsm[38]_i_2_n_13\,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg,
      O => \ap_CS_fsm_reg[36]\
    );
\j_4_reg_767[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \j_fu_240_reg[7]_1\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \j_fu_240_reg[7]\(0)
    );
\j_4_reg_767[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \j_4_reg_767_reg[1]\,
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg,
      O => \j_fu_240_reg[7]\(1)
    );
\j_4_reg_767[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \j_fu_240_reg[4]_1\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \j_fu_240_reg[7]\(2)
    );
\j_4_reg_767[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[4]_2\,
      I1 => ap_loop_init_int,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg,
      O => \j_fu_240_reg[7]\(3)
    );
\j_4_reg_767[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[4]_0\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_fu_240_reg[7]\(4)
    );
\j_4_reg_767[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_3\,
      I1 => ap_loop_init_int,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg,
      O => \j_fu_240_reg[7]\(5)
    );
\j_4_reg_767[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_4\,
      I1 => ap_loop_init_int,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg,
      O => \j_fu_240_reg[7]\(6)
    );
\j_4_reg_767[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_2\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_fu_240_reg[7]\(7)
    );
\j_fu_240[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg,
      I3 => \j_fu_240_reg[7]_1\,
      O => ap_loop_init_int_reg_0
    );
\j_fu_240[1]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \j_fu_240_reg[7]_1\,
      I1 => \j_4_reg_767_reg[1]\,
      I2 => ap_loop_init_int,
      O => \j_fu_240_reg[0]_0\
    );
\j_fu_240[2]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"060A"
    )
        port map (
      I0 => \j_fu_240_reg[4]_1\,
      I1 => \j_fu_240_reg[7]_1\,
      I2 => ap_loop_init_int,
      I3 => \j_4_reg_767_reg[1]\,
      O => \j_fu_240_reg[2]\
    );
\j_fu_240[3]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A00AA"
    )
        port map (
      I0 => \j_fu_240_reg[4]_2\,
      I1 => \j_fu_240_reg[4]_1\,
      I2 => \j_4_reg_767_reg[1]\,
      I3 => \^ap_loop_init_int_reg_1\,
      I4 => \j_fu_240_reg[7]_1\,
      O => \j_fu_240_reg[3]\
    );
\j_fu_240[4]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"060A0A0A0A0A0A0A"
    )
        port map (
      I0 => \j_fu_240_reg[4]_0\,
      I1 => \j_fu_240_reg[7]_1\,
      I2 => \^ap_loop_init_int_reg_1\,
      I3 => \j_4_reg_767_reg[1]\,
      I4 => \j_fu_240_reg[4]_1\,
      I5 => \j_fu_240_reg[4]_2\,
      O => \j_fu_240_reg[4]\
    );
\j_fu_240[5]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \j_fu_240_reg[7]_3\,
      I1 => ap_loop_init_int,
      I2 => \j_fu_240[7]_i_4__8_n_13\,
      O => \j_fu_240_reg[5]\
    );
\j_fu_240[6]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"090A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_4\,
      I1 => \j_fu_240[7]_i_4__8_n_13\,
      I2 => ap_loop_init_int,
      I3 => \j_fu_240_reg[7]_3\,
      O => \j_fu_240_reg[6]\
    );
\j_fu_240[7]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF000000000000"
    )
        port map (
      I0 => \j_fu_240_reg[7]_1\,
      I1 => ap_loop_init_int,
      I2 => \j_fu_240_reg[7]_4\,
      I3 => \j_fu_240[7]_i_3__8_n_13\,
      I4 => Q(0),
      I5 => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg,
      O => \j_fu_240_reg[0]\
    );
\j_fu_240[7]_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A060A0A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_2\,
      I1 => \j_fu_240_reg[7]_3\,
      I2 => \^ap_loop_init_int_reg_1\,
      I3 => \j_fu_240[7]_i_4__8_n_13\,
      I4 => \j_fu_240_reg[7]_4\,
      O => \j_fu_240_reg[7]_0\
    );
\j_fu_240[7]_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \j_fu_240_reg[7]_2\,
      I1 => \j_fu_240_reg[4]_1\,
      I2 => \j_fu_240_reg[7]_3\,
      I3 => \j_4_reg_767_reg[1]\,
      I4 => \j_fu_240_reg[4]_0\,
      I5 => \j_fu_240_reg[4]_2\,
      O => \j_fu_240[7]_i_3__8_n_13\
    );
\j_fu_240[7]_i_4__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \j_fu_240_reg[4]_0\,
      I1 => \j_fu_240_reg[7]_1\,
      I2 => \^ap_loop_init_int_reg_1\,
      I3 => \j_4_reg_767_reg[1]\,
      I4 => \j_fu_240_reg[4]_1\,
      I5 => \j_fu_240_reg[4]_2\,
      O => \j_fu_240[7]_i_4__8_n_13\
    );
\p_reg_reg_i_2__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg,
      O => \^ap_loop_init_int_reg_1\
    );
\sub_ln198_fu_299_p2_carry__0_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA5555"
    )
        port map (
      I0 => \sub_ln198_fu_299_p2_carry__0\(3),
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg,
      I4 => \j_fu_240_reg[7]_2\,
      O => \or_ln182_5_reg_5504_reg[7]\(2)
    );
\sub_ln198_fu_299_p2_carry__0_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"59999999"
    )
        port map (
      I0 => \sub_ln198_fu_299_p2_carry__0\(2),
      I1 => \j_fu_240_reg[7]_4\,
      I2 => ap_loop_init_int,
      I3 => Q(0),
      I4 => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg,
      O => \or_ln182_5_reg_5504_reg[7]\(1)
    );
\sub_ln198_fu_299_p2_carry__0_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"59999999"
    )
        port map (
      I0 => \sub_ln198_fu_299_p2_carry__0\(1),
      I1 => \j_fu_240_reg[7]_3\,
      I2 => ap_loop_init_int,
      I3 => Q(0),
      I4 => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg,
      O => \or_ln182_5_reg_5504_reg[7]\(0)
    );
\sub_ln198_fu_299_p2_carry_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA5555"
    )
        port map (
      I0 => \sub_ln198_fu_299_p2_carry__0\(0),
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg,
      I4 => \j_fu_240_reg[4]_0\,
      O => S(3)
    );
\sub_ln198_fu_299_p2_carry_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg,
      I1 => Q(0),
      I2 => ap_loop_init_int,
      I3 => \j_fu_240_reg[4]_2\,
      O => S(2)
    );
\sub_ln198_fu_299_p2_carry_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \j_fu_240_reg[4]_1\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => S(1)
    );
\sub_ln198_fu_299_p2_carry_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \j_4_reg_767_reg[1]\,
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_26 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg_reg : out STD_LOGIC;
    grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg_reg_0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg_reg : out STD_LOGIC;
    grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg_reg_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \j_fu_240_reg[7]\ : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    \j_fu_240_reg[4]\ : out STD_LOGIC;
    \j_fu_240_reg[3]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \j_fu_240_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \j_fu_240_reg[6]\ : out STD_LOGIC;
    \j_fu_240_reg[5]\ : out STD_LOGIC;
    \j_fu_240_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[34]\ : out STD_LOGIC;
    \j_fu_240_reg[6]_0\ : out STD_LOGIC;
    \or_ln182_4_reg_5498_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \j_fu_240_reg[2]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[35]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_3 : in STD_LOGIC;
    ram_reg_3_0 : in STD_LOGIC;
    ram_reg_3_1 : in STD_LOGIC;
    ram_reg_3_2 : in STD_LOGIC;
    ram_reg_3_3 : in STD_LOGIC;
    ram_reg_3_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_3_5 : in STD_LOGIC;
    ram_reg_3_6 : in STD_LOGIC;
    ram_reg_3_7 : in STD_LOGIC;
    ram_reg_3_8 : in STD_LOGIC;
    ram_reg_3_9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_3_10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \j_fu_240_reg[7]_1\ : in STD_LOGIC;
    \j_fu_240_reg[7]_2\ : in STD_LOGIC;
    \j_fu_240_reg[7]_3\ : in STD_LOGIC;
    \j_fu_240_reg[4]_0\ : in STD_LOGIC;
    \j_fu_240_reg[7]_4\ : in STD_LOGIC;
    \j_fu_240_reg[4]_1\ : in STD_LOGIC;
    \j_fu_240_reg[4]_2\ : in STD_LOGIC;
    \j_fu_240_reg[4]_3\ : in STD_LOGIC;
    \sub_ln198_fu_299_p2_carry__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_26 : entity is "transmitter_flow_control_loop_pipe_sequential_init";
end design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_26;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_26 is
  signal \ap_CS_fsm[36]_i_2_n_13\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__11_n_13\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__15_n_13\ : STD_LOGIC;
  signal \ap_loop_init_int_i_2__2_n_13\ : STD_LOGIC;
  signal \^ap_loop_init_int_reg_0\ : STD_LOGIC;
  signal \^grp_transmitter_pipeline_vitis_loop_193_95_fu_2373_ap_start_reg_reg\ : STD_LOGIC;
  signal \^grp_transmitter_pipeline_vitis_loop_193_95_fu_2373_ap_start_reg_reg_0\ : STD_LOGIC;
  signal \j_fu_240[7]_i_3__9_n_13\ : STD_LOGIC;
  signal \j_fu_240[7]_i_4__9_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_65__0_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_69__1_n_13\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[35]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \ap_CS_fsm[36]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__11\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter0_reg_i_1__15\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_2__2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg_i_1 : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \j_5_reg_767[1]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \j_5_reg_767[2]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \j_5_reg_767[3]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \j_5_reg_767[4]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \j_5_reg_767[5]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \j_5_reg_767[6]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \j_5_reg_767[7]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \j_fu_240[0]_i_1__9\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \j_fu_240[1]_i_1__8\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \j_fu_240[2]_i_1__9\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \j_fu_240[5]_i_1__9\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \j_fu_240[6]_i_1__8\ : label is "soft_lutpair109";
begin
  ap_loop_init_int_reg_0 <= \^ap_loop_init_int_reg_0\;
  grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg_reg <= \^grp_transmitter_pipeline_vitis_loop_193_95_fu_2373_ap_start_reg_reg\;
  grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg_reg_0 <= \^grp_transmitter_pipeline_vitis_loop_193_95_fu_2373_ap_start_reg_reg_0\;
\ap_CS_fsm[0]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBFAAAA"
    )
        port map (
      I0 => Q(3),
      I1 => \ap_CS_fsm[36]_i_2_n_13\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg,
      I4 => Q(0),
      O => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg_reg_1(0)
    );
\ap_CS_fsm[1]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E0"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \ap_CS_fsm[36]_i_2_n_13\,
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(2),
      O => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg_reg_1(1)
    );
\ap_CS_fsm[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEAEAAAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[35]\(2),
      I1 => \ap_CS_fsm_reg[35]\(3),
      I2 => ap_done_cache,
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg,
      I4 => \ap_CS_fsm[36]_i_2_n_13\,
      O => D(0)
    );
\ap_CS_fsm[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7500"
    )
        port map (
      I0 => \ap_CS_fsm[36]_i_2_n_13\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg,
      I2 => ap_done_cache,
      I3 => \ap_CS_fsm_reg[35]\(3),
      O => D(1)
    );
\ap_CS_fsm[36]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFFFFFFFFFF"
    )
        port map (
      I0 => \j_fu_240_reg[7]_3\,
      I1 => ap_loop_init_int,
      I2 => \j_fu_240_reg[7]_4\,
      I3 => \j_fu_240[7]_i_3__9_n_13\,
      I4 => Q(0),
      I5 => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg,
      O => \ap_CS_fsm[36]_i_2_n_13\
    );
\ap_done_cache_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \ap_CS_fsm[36]_i_2_n_13\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__11_n_13\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__11_n_13\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_reg_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => Q(0),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg,
      I3 => \ap_CS_fsm[36]_i_2_n_13\,
      I4 => ap_rst_n,
      O => ap_enable_reg_pp0_iter0_reg_reg
    );
\ap_loop_init_int_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF57F70000"
    )
        port map (
      I0 => Q(3),
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => Q(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \ap_loop_init_int_i_2__2_n_13\,
      O => \ap_loop_init_int_i_1__15_n_13\
    );
\ap_loop_init_int_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \ap_CS_fsm[36]_i_2_n_13\,
      O => \ap_loop_init_int_i_2__2_n_13\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__15_n_13\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[35]\(2),
      I1 => \ap_CS_fsm[36]_i_2_n_13\,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg,
      O => \ap_CS_fsm_reg[34]\
    );
\j_5_reg_767[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_4\,
      I1 => ap_loop_init_int,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg,
      O => \j_fu_240_reg[7]_0\(0)
    );
\j_5_reg_767[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[4]_1\,
      I1 => ap_loop_init_int,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg,
      O => \j_fu_240_reg[7]_0\(1)
    );
\j_5_reg_767[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \j_fu_240_reg[4]_2\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \j_fu_240_reg[7]_0\(2)
    );
\j_5_reg_767[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[4]_3\,
      I1 => ap_loop_init_int,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg,
      O => \j_fu_240_reg[7]_0\(3)
    );
\j_5_reg_767[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[4]_0\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_fu_240_reg[7]_0\(4)
    );
\j_5_reg_767[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_2\,
      I1 => ap_loop_init_int,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg,
      O => \j_fu_240_reg[7]_0\(5)
    );
\j_5_reg_767[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_3\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_fu_240_reg[7]_0\(6)
    );
\j_5_reg_767[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_1\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_fu_240_reg[7]_0\(7)
    );
\j_fu_240[0]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg,
      I1 => Q(0),
      I2 => ap_loop_init_int,
      I3 => \j_fu_240_reg[7]_4\,
      O => \^grp_transmitter_pipeline_vitis_loop_193_95_fu_2373_ap_start_reg_reg\
    );
\j_fu_240[1]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \j_fu_240_reg[7]_4\,
      I1 => \j_fu_240_reg[4]_1\,
      I2 => ap_loop_init_int,
      O => \j_fu_240_reg[0]\
    );
\j_fu_240[2]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"060A"
    )
        port map (
      I0 => \j_fu_240_reg[4]_2\,
      I1 => \j_fu_240_reg[7]_4\,
      I2 => ap_loop_init_int,
      I3 => \j_fu_240_reg[4]_1\,
      O => \j_fu_240_reg[2]\
    );
\j_fu_240[3]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A00AA"
    )
        port map (
      I0 => \j_fu_240_reg[4]_3\,
      I1 => \j_fu_240_reg[4]_2\,
      I2 => \j_fu_240_reg[4]_1\,
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => \j_fu_240_reg[7]_4\,
      O => \j_fu_240_reg[3]\
    );
\j_fu_240[4]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"060A0A0A0A0A0A0A"
    )
        port map (
      I0 => \j_fu_240_reg[4]_0\,
      I1 => \j_fu_240_reg[7]_4\,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \j_fu_240_reg[4]_1\,
      I4 => \j_fu_240_reg[4]_2\,
      I5 => \j_fu_240_reg[4]_3\,
      O => \j_fu_240_reg[4]\
    );
\j_fu_240[5]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \j_fu_240_reg[7]_2\,
      I1 => ap_loop_init_int,
      I2 => \j_fu_240[7]_i_4__9_n_13\,
      O => \j_fu_240_reg[5]\
    );
\j_fu_240[6]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"090A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_3\,
      I1 => \j_fu_240[7]_i_4__9_n_13\,
      I2 => ap_loop_init_int,
      I3 => \j_fu_240_reg[7]_2\,
      O => \j_fu_240_reg[6]\
    );
\j_fu_240[7]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF000000000000"
    )
        port map (
      I0 => \j_fu_240_reg[7]_3\,
      I1 => ap_loop_init_int,
      I2 => \j_fu_240_reg[7]_4\,
      I3 => \j_fu_240[7]_i_3__9_n_13\,
      I4 => Q(0),
      I5 => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg,
      O => \j_fu_240_reg[6]_0\
    );
\j_fu_240[7]_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A060A0A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_1\,
      I1 => \j_fu_240_reg[7]_2\,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \j_fu_240[7]_i_4__9_n_13\,
      I4 => \j_fu_240_reg[7]_3\,
      O => \j_fu_240_reg[7]\
    );
\j_fu_240[7]_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \j_fu_240_reg[7]_1\,
      I1 => \j_fu_240_reg[7]_2\,
      I2 => \j_fu_240_reg[4]_3\,
      I3 => \j_fu_240_reg[4]_1\,
      I4 => \j_fu_240_reg[4]_0\,
      I5 => \j_fu_240_reg[4]_2\,
      O => \j_fu_240[7]_i_3__9_n_13\
    );
\j_fu_240[7]_i_4__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \j_fu_240_reg[4]_0\,
      I1 => \j_fu_240_reg[7]_4\,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \j_fu_240_reg[4]_1\,
      I4 => \j_fu_240_reg[4]_2\,
      I5 => \j_fu_240_reg[4]_3\,
      O => \j_fu_240[7]_i_4__9_n_13\
    );
\p_reg_reg_i_2__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg,
      O => \^ap_loop_init_int_reg_0\
    );
\ram_reg_0_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF320000FF32"
    )
        port map (
      I0 => \ram_reg_0_i_65__0_n_13\,
      I1 => ram_reg_3,
      I2 => ram_reg_3_6,
      I3 => ram_reg_3_7,
      I4 => ram_reg_3_2,
      I5 => ram_reg_3_8,
      O => ADDRARDADDR(1)
    );
\ram_reg_0_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF320000FF32"
    )
        port map (
      I0 => \ram_reg_0_i_69__1_n_13\,
      I1 => ram_reg_3,
      I2 => ram_reg_3_0,
      I3 => ram_reg_3_1,
      I4 => ram_reg_3_2,
      I5 => ram_reg_3_3,
      O => ADDRARDADDR(0)
    );
\ram_reg_0_i_65__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55F055F055335500"
    )
        port map (
      I0 => \^grp_transmitter_pipeline_vitis_loop_193_95_fu_2373_ap_start_reg_reg_0\,
      I1 => ram_reg_3_9(0),
      I2 => ram_reg_3_10(0),
      I3 => \ap_CS_fsm_reg[35]\(3),
      I4 => \ap_CS_fsm_reg[35]\(0),
      I5 => \ap_CS_fsm_reg[35]\(1),
      O => \ram_reg_0_i_65__0_n_13\
    );
\ram_reg_0_i_69__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0FAA0FAACCAA00"
    )
        port map (
      I0 => \^grp_transmitter_pipeline_vitis_loop_193_95_fu_2373_ap_start_reg_reg\,
      I1 => ram_reg_3_4(0),
      I2 => ram_reg_3_5,
      I3 => \ap_CS_fsm_reg[35]\(3),
      I4 => \ap_CS_fsm_reg[35]\(0),
      I5 => \ap_CS_fsm_reg[35]\(1),
      O => \ram_reg_0_i_69__1_n_13\
    );
\sub_ln198_fu_299_p2_carry__0_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA5555"
    )
        port map (
      I0 => \sub_ln198_fu_299_p2_carry__0\(3),
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg,
      I4 => \j_fu_240_reg[7]_1\,
      O => \or_ln182_4_reg_5498_reg[7]\(1)
    );
\sub_ln198_fu_299_p2_carry__0_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA5555"
    )
        port map (
      I0 => \sub_ln198_fu_299_p2_carry__0\(2),
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg,
      I4 => \j_fu_240_reg[7]_3\,
      O => \or_ln182_4_reg_5498_reg[7]\(0)
    );
\sub_ln198_fu_299_p2_carry_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg,
      I1 => Q(0),
      I2 => ap_loop_init_int,
      I3 => \j_fu_240_reg[4]_1\,
      O => \^grp_transmitter_pipeline_vitis_loop_193_95_fu_2373_ap_start_reg_reg_0\
    );
\sub_ln198_fu_299_p2_carry_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"59999999"
    )
        port map (
      I0 => \sub_ln198_fu_299_p2_carry__0\(1),
      I1 => \j_fu_240_reg[7]_2\,
      I2 => ap_loop_init_int,
      I3 => Q(0),
      I4 => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg,
      O => S(3)
    );
\sub_ln198_fu_299_p2_carry_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA5555"
    )
        port map (
      I0 => \sub_ln198_fu_299_p2_carry__0\(0),
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg,
      I4 => \j_fu_240_reg[4]_0\,
      O => S(2)
    );
\sub_ln198_fu_299_p2_carry_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg,
      I1 => Q(0),
      I2 => ap_loop_init_int,
      I3 => \j_fu_240_reg[4]_3\,
      O => S(1)
    );
\sub_ln198_fu_299_p2_carry_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \j_fu_240_reg[4]_2\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_30 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter0_reg_reg : out STD_LOGIC;
    grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln193_fu_289_p2 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    \j_5_fu_240_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \or_ln182_3_reg_5492_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg_reg_0 : out STD_LOGIC;
    \j_5_fu_240_reg[6]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[32]\ : out STD_LOGIC;
    \j_5_fu_240_reg[2]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_init_int_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \j_5_fu_240_reg[7]_0\ : in STD_LOGIC;
    \j_5_fu_240_reg[7]_1\ : in STD_LOGIC;
    \j_5_fu_240_reg[7]_2\ : in STD_LOGIC;
    \j_5_fu_240_reg[4]\ : in STD_LOGIC;
    \j_5_fu_240_reg[7]_3\ : in STD_LOGIC;
    \j_5_fu_240_reg[4]_0\ : in STD_LOGIC;
    \j_5_fu_240_reg[4]_1\ : in STD_LOGIC;
    \j_5_fu_240_reg[4]_2\ : in STD_LOGIC;
    \ram_reg_0_i_33__1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_0_i_33__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_30 : entity is "transmitter_flow_control_loop_pipe_sequential_init";
end design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_30;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_30 is
  signal \ap_CS_fsm[34]_i_2_n_13\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__0_n_13\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__0_n_13\ : STD_LOGIC;
  signal \ap_loop_init_int_i_2__3_n_13\ : STD_LOGIC;
  signal \^ap_loop_init_int_reg_0\ : STD_LOGIC;
  signal \^grp_transmitter_pipeline_vitis_loop_193_94_fu_2366_ap_start_reg_reg_0\ : STD_LOGIC;
  signal \j_5_fu_240[7]_i_3_n_13\ : STD_LOGIC;
  signal \j_5_fu_240[7]_i_4_n_13\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \ram_reg_0_i_112__1_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_112__1_n_14\ : STD_LOGIC;
  signal \ram_reg_0_i_112__1_n_15\ : STD_LOGIC;
  signal \ram_reg_0_i_112__1_n_16\ : STD_LOGIC;
  signal \ram_reg_0_i_154__0_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_155__0_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_156__0_n_13\ : STD_LOGIC;
  signal ram_reg_0_i_167_n_13 : STD_LOGIC;
  signal ram_reg_0_i_169_n_13 : STD_LOGIC;
  signal \ram_reg_0_i_84__1_n_14\ : STD_LOGIC;
  signal \ram_reg_0_i_84__1_n_15\ : STD_LOGIC;
  signal \ram_reg_0_i_84__1_n_16\ : STD_LOGIC;
  signal \ram_reg_0_i_98__1_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_98__1_n_14\ : STD_LOGIC;
  signal \ram_reg_0_i_98__1_n_15\ : STD_LOGIC;
  signal \ram_reg_0_i_98__1_n_16\ : STD_LOGIC;
  signal \NLW_ram_reg_0_i_84__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[33]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \ap_CS_fsm[34]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter0_reg_i_1__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_2__3\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg_i_1 : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \j_5_fu_240[1]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \j_5_fu_240[2]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \j_5_fu_240[5]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \j_5_fu_240[6]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \j_reg_767[0]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \j_reg_767[1]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \j_reg_767[2]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \j_reg_767[3]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \j_reg_767[4]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \j_reg_767[5]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \j_reg_767[6]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \j_reg_767[7]_i_1\ : label is "soft_lutpair100";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \ram_reg_0_i_112__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_i_84__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_i_98__1\ : label is 35;
begin
  ap_loop_init_int_reg_0 <= \^ap_loop_init_int_reg_0\;
  grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg_reg_0 <= \^grp_transmitter_pipeline_vitis_loop_193_94_fu_2366_ap_start_reg_reg_0\;
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFAAAA"
    )
        port map (
      I0 => ap_loop_init_int_reg_1(3),
      I1 => \ap_CS_fsm[34]_i_2_n_13\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg,
      I4 => ap_loop_init_int_reg_1(0),
      O => grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg_reg(0)
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000E"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \ap_CS_fsm[34]_i_2_n_13\,
      I3 => ap_loop_init_int_reg_1(3),
      I4 => ap_loop_init_int_reg_1(1),
      I5 => ap_loop_init_int_reg_1(2),
      O => grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg_reg(1)
    );
\ap_CS_fsm[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => \ap_CS_fsm[34]_i_2_n_13\,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg,
      I3 => ap_done_cache,
      I4 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg,
      I2 => \ap_CS_fsm[34]_i_2_n_13\,
      I3 => Q(1),
      O => D(1)
    );
\ap_CS_fsm[34]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \j_5_fu_240_reg[7]_2\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => ap_loop_init_int,
      I4 => \j_5_fu_240_reg[7]_3\,
      I5 => \j_5_fu_240[7]_i_3_n_13\,
      O => \ap_CS_fsm[34]_i_2_n_13\
    );
\ap_done_cache_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_CS_fsm[34]_i_2_n_13\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__0_n_13\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__0_n_13\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => ap_loop_init_int_reg_1(0),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg,
      I3 => ap_rst_n,
      I4 => \ap_CS_fsm[34]_i_2_n_13\,
      O => ap_enable_reg_pp0_iter0_reg_reg
    );
\ap_loop_init_int_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF57F70000"
    )
        port map (
      I0 => ap_loop_init_int_reg_1(3),
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \ap_loop_init_int_i_2__3_n_13\,
      O => \ap_loop_init_int_i_1__0_n_13\
    );
\ap_loop_init_int_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \ap_CS_fsm[34]_i_2_n_13\,
      I1 => ap_rst_n,
      O => \ap_loop_init_int_i_2__3_n_13\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__0_n_13\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(0),
      I1 => \ap_CS_fsm[34]_i_2_n_13\,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg,
      O => \ap_CS_fsm_reg[32]\
    );
\j_5_fu_240[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg,
      I1 => ap_loop_init_int_reg_1(0),
      I2 => ap_loop_init_int,
      I3 => \j_5_fu_240_reg[7]_3\,
      O => \^grp_transmitter_pipeline_vitis_loop_193_94_fu_2366_ap_start_reg_reg_0\
    );
\j_5_fu_240[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \j_5_fu_240_reg[7]_3\,
      I1 => \j_5_fu_240_reg[4]_0\,
      I2 => ap_loop_init_int,
      O => add_ln193_fu_289_p2(0)
    );
\j_5_fu_240[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"060A"
    )
        port map (
      I0 => \j_5_fu_240_reg[4]_1\,
      I1 => \j_5_fu_240_reg[7]_3\,
      I2 => ap_loop_init_int,
      I3 => \j_5_fu_240_reg[4]_0\,
      O => \j_5_fu_240_reg[2]\
    );
\j_5_fu_240[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A00AA"
    )
        port map (
      I0 => \j_5_fu_240_reg[4]_2\,
      I1 => \j_5_fu_240_reg[4]_1\,
      I2 => \j_5_fu_240_reg[4]_0\,
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => \j_5_fu_240_reg[7]_3\,
      O => add_ln193_fu_289_p2(1)
    );
\j_5_fu_240[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"060A0A0A0A0A0A0A"
    )
        port map (
      I0 => \j_5_fu_240_reg[4]\,
      I1 => \j_5_fu_240_reg[7]_3\,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \j_5_fu_240_reg[4]_0\,
      I4 => \j_5_fu_240_reg[4]_1\,
      I5 => \j_5_fu_240_reg[4]_2\,
      O => add_ln193_fu_289_p2(2)
    );
\j_5_fu_240[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \j_5_fu_240_reg[7]_1\,
      I1 => ap_loop_init_int,
      I2 => \j_5_fu_240[7]_i_4_n_13\,
      O => add_ln193_fu_289_p2(3)
    );
\j_5_fu_240[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"090A"
    )
        port map (
      I0 => \j_5_fu_240_reg[7]_2\,
      I1 => \j_5_fu_240[7]_i_4_n_13\,
      I2 => ap_loop_init_int,
      I3 => \j_5_fu_240_reg[7]_1\,
      O => add_ln193_fu_289_p2(4)
    );
\j_5_fu_240[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF000000000000"
    )
        port map (
      I0 => \j_5_fu_240_reg[7]_2\,
      I1 => ap_loop_init_int,
      I2 => \j_5_fu_240_reg[7]_3\,
      I3 => \j_5_fu_240[7]_i_3_n_13\,
      I4 => ap_loop_init_int_reg_1(0),
      I5 => grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg,
      O => \j_5_fu_240_reg[6]\
    );
\j_5_fu_240[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A060A0A"
    )
        port map (
      I0 => \j_5_fu_240_reg[7]_0\,
      I1 => \j_5_fu_240_reg[7]_1\,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \j_5_fu_240[7]_i_4_n_13\,
      I4 => \j_5_fu_240_reg[7]_2\,
      O => add_ln193_fu_289_p2(5)
    );
\j_5_fu_240[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \j_5_fu_240_reg[7]_0\,
      I1 => \j_5_fu_240_reg[7]_1\,
      I2 => \j_5_fu_240_reg[4]_2\,
      I3 => \j_5_fu_240_reg[4]_1\,
      I4 => \j_5_fu_240_reg[4]\,
      I5 => \j_5_fu_240_reg[4]_0\,
      O => \j_5_fu_240[7]_i_3_n_13\
    );
\j_5_fu_240[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \j_5_fu_240_reg[4]\,
      I1 => \j_5_fu_240_reg[7]_3\,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \j_5_fu_240_reg[4]_0\,
      I4 => \j_5_fu_240_reg[4]_1\,
      I5 => \j_5_fu_240_reg[4]_2\,
      O => \j_5_fu_240[7]_i_4_n_13\
    );
\j_reg_767[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_5_fu_240_reg[7]_3\,
      I1 => ap_loop_init_int,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg,
      O => \j_5_fu_240_reg[7]\(0)
    );
\j_reg_767[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_5_fu_240_reg[4]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg,
      O => \j_5_fu_240_reg[7]\(1)
    );
\j_reg_767[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \j_5_fu_240_reg[4]_1\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => ap_loop_init_int,
      O => \j_5_fu_240_reg[7]\(2)
    );
\j_reg_767[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_5_fu_240_reg[4]_2\,
      I1 => ap_loop_init_int,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg,
      O => \j_5_fu_240_reg[7]\(3)
    );
\j_reg_767[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_5_fu_240_reg[4]\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_5_fu_240_reg[7]\(4)
    );
\j_reg_767[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_5_fu_240_reg[7]_1\,
      I1 => ap_loop_init_int,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg,
      O => \j_5_fu_240_reg[7]\(5)
    );
\j_reg_767[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_5_fu_240_reg[7]_2\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_5_fu_240_reg[7]\(6)
    );
\j_reg_767[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_5_fu_240_reg[7]_0\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_5_fu_240_reg[7]\(7)
    );
p_reg_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_loop_init_int_reg_1(0),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg,
      O => \^ap_loop_init_int_reg_0\
    );
\ram_reg_0_i_112__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_0_i_112__1_n_13\,
      CO(2) => \ram_reg_0_i_112__1_n_14\,
      CO(1) => \ram_reg_0_i_112__1_n_15\,
      CO(0) => \ram_reg_0_i_112__1_n_16\,
      CYINIT => \^grp_transmitter_pipeline_vitis_loop_193_94_fu_2366_ap_start_reg_reg_0\,
      DI(3) => \ram_reg_0_i_33__1\(0),
      DI(2 downto 0) => B"010",
      O(3 downto 0) => \or_ln182_3_reg_5492_reg[11]\(3 downto 0),
      S(3) => ram_reg_0_i_167_n_13,
      S(2) => p_0_in(3),
      S(1) => ram_reg_0_i_169_n_13,
      S(0) => p_0_in(1)
    );
\ram_reg_0_i_154__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA5555"
    )
        port map (
      I0 => \ram_reg_0_i_33__1\(3),
      I1 => ap_loop_init_int,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg,
      I4 => \j_5_fu_240_reg[7]_0\,
      O => \ram_reg_0_i_154__0_n_13\
    );
\ram_reg_0_i_155__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA5555"
    )
        port map (
      I0 => \ram_reg_0_i_33__1\(2),
      I1 => ap_loop_init_int,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg,
      I4 => \j_5_fu_240_reg[7]_2\,
      O => \ram_reg_0_i_155__0_n_13\
    );
\ram_reg_0_i_156__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"59999999"
    )
        port map (
      I0 => \ram_reg_0_i_33__1\(1),
      I1 => \j_5_fu_240_reg[7]_1\,
      I2 => ap_loop_init_int,
      I3 => ap_loop_init_int_reg_1(0),
      I4 => grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg,
      O => \ram_reg_0_i_156__0_n_13\
    );
ram_reg_0_i_167: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA5555"
    )
        port map (
      I0 => \ram_reg_0_i_33__1\(0),
      I1 => ap_loop_init_int,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg,
      I4 => \j_5_fu_240_reg[4]\,
      O => ram_reg_0_i_167_n_13
    );
ram_reg_0_i_168: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg,
      I1 => ap_loop_init_int_reg_1(0),
      I2 => ap_loop_init_int,
      I3 => \j_5_fu_240_reg[4]_2\,
      O => p_0_in(3)
    );
ram_reg_0_i_169: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \j_5_fu_240_reg[4]_1\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => ap_loop_init_int,
      O => ram_reg_0_i_169_n_13
    );
ram_reg_0_i_170: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg,
      I1 => ap_loop_init_int_reg_1(0),
      I2 => ap_loop_init_int,
      I3 => \j_5_fu_240_reg[4]_0\,
      O => p_0_in(1)
    );
\ram_reg_0_i_84__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_i_98__1_n_13\,
      CO(3) => \NLW_ram_reg_0_i_84__1_CO_UNCONNECTED\(3),
      CO(2) => \ram_reg_0_i_84__1_n_14\,
      CO(1) => \ram_reg_0_i_84__1_n_15\,
      CO(0) => \ram_reg_0_i_84__1_n_16\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \ram_reg_0_i_33__1\(7 downto 5),
      O(3 downto 0) => \or_ln182_3_reg_5492_reg[11]\(11 downto 8),
      S(3 downto 0) => \ram_reg_0_i_33__1_0\(3 downto 0)
    );
\ram_reg_0_i_98__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_i_112__1_n_13\,
      CO(3) => \ram_reg_0_i_98__1_n_13\,
      CO(2) => \ram_reg_0_i_98__1_n_14\,
      CO(1) => \ram_reg_0_i_98__1_n_15\,
      CO(0) => \ram_reg_0_i_98__1_n_16\,
      CYINIT => '0',
      DI(3 downto 0) => \ram_reg_0_i_33__1\(4 downto 1),
      O(3 downto 0) => \or_ln182_3_reg_5492_reg[11]\(7 downto 4),
      S(3) => S(0),
      S(2) => \ram_reg_0_i_154__0_n_13\,
      S(1) => \ram_reg_0_i_155__0_n_13\,
      S(0) => \ram_reg_0_i_156__0_n_13\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_33 is
  port (
    ap_enable_reg_pp0_iter0_reg_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    add_ln193_fu_289_p2 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \j_4_fu_240_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \j_4_fu_240_reg[7]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[30]\ : out STD_LOGIC;
    grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg_reg : out STD_LOGIC;
    \or_ln182_2_reg_5486_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \j_4_fu_240_reg[3]\ : in STD_LOGIC;
    \j_4_fu_240_reg[3]_0\ : in STD_LOGIC;
    \j_4_fu_240_reg[7]_0\ : in STD_LOGIC;
    \j_4_fu_240_reg[3]_1\ : in STD_LOGIC;
    \j_4_fu_240_reg[3]_2\ : in STD_LOGIC;
    \j_4_fu_240_reg[4]\ : in STD_LOGIC;
    \j_4_fu_240_reg[7]_1\ : in STD_LOGIC;
    \j_4_fu_240_reg[7]_2\ : in STD_LOGIC;
    \ap_CS_fsm_reg[32]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[32]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[32]_1\ : in STD_LOGIC;
    \sub_ln198_fu_299_p2_carry__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_33 : entity is "transmitter_flow_control_loop_pipe_sequential_init";
end design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_33;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_33 is
  signal \ap_CS_fsm[32]_i_2_n_13\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__12_n_13\ : STD_LOGIC;
  signal ap_done_reg1 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__9_n_13\ : STD_LOGIC;
  signal \ap_loop_init_int_i_2__11_n_13\ : STD_LOGIC;
  signal \^ap_loop_init_int_reg_0\ : STD_LOGIC;
  signal \j_4_fu_240[7]_i_3_n_13\ : STD_LOGIC;
  signal \j_4_fu_240[7]_i_4_n_13\ : STD_LOGIC;
  signal \j_4_fu_240[7]_i_5_n_13\ : STD_LOGIC;
  signal \^j_4_fu_240_reg[2]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \ap_CS_fsm[31]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \ap_CS_fsm[32]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__12\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter0_reg_i_1__9\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_2__11\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg_i_1 : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \j_4_fu_240[0]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \j_4_fu_240[1]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \j_4_fu_240[2]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \j_4_fu_240[5]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \j_4_fu_240[6]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \j_4_fu_240[7]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \j_reg_767[1]_i_1__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \j_reg_767[2]_i_1__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \j_reg_767[3]_i_1__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \j_reg_767[4]_i_1__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \j_reg_767[5]_i_1__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \j_reg_767[6]_i_1__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \j_reg_767[7]_i_1__0\ : label is "soft_lutpair94";
begin
  ap_loop_init_int_reg_0 <= \^ap_loop_init_int_reg_0\;
  \j_4_fu_240_reg[2]\(1 downto 0) <= \^j_4_fu_240_reg[2]\(1 downto 0);
\ap_CS_fsm[0]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEEE"
    )
        port map (
      I0 => ap_done_reg1,
      I1 => Q(3),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[1]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000E"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => Q(2),
      I3 => Q(1),
      I4 => ap_done_reg1,
      I5 => Q(3),
      O => D(1)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \j_4_fu_240[7]_i_3_n_13\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg,
      I2 => Q(0),
      O => ap_done_reg1
    );
\ap_CS_fsm[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF45FF00"
    )
        port map (
      I0 => \ap_CS_fsm[32]_i_2_n_13\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg,
      I2 => ap_done_cache,
      I3 => \ap_CS_fsm_reg[32]\(0),
      I4 => \ap_CS_fsm_reg[32]\(1),
      O => grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg_reg_0(0)
    );
\ap_CS_fsm[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => \ap_CS_fsm[32]_i_2_n_13\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg,
      I2 => ap_done_cache,
      I3 => \ap_CS_fsm_reg[32]\(1),
      O => grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg_reg_0(1)
    );
\ap_CS_fsm[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg[32]_0\,
      I1 => \j_4_fu_240_reg[3]_2\,
      I2 => \j_4_fu_240_reg[3]_0\,
      I3 => \j_4_fu_240_reg[3]_1\,
      I4 => \ap_CS_fsm_reg[32]_1\,
      I5 => \^j_4_fu_240_reg[2]\(0),
      O => \ap_CS_fsm[32]_i_2_n_13\
    );
\ap_done_cache_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_done_reg1,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__12_n_13\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__12_n_13\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_reg_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => Q(0),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg,
      I3 => ap_rst_n,
      I4 => ap_done_reg1,
      O => ap_enable_reg_pp0_iter0_reg_reg
    );
\ap_loop_init_int_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF57F70000"
    )
        port map (
      I0 => Q(3),
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => Q(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \ap_loop_init_int_i_2__11_n_13\,
      O => \ap_loop_init_int_i_1__9_n_13\
    );
\ap_loop_init_int_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_done_reg1,
      I1 => ap_rst_n,
      O => \ap_loop_init_int_i_2__11_n_13\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__9_n_13\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[32]\(0),
      I1 => \ap_CS_fsm[32]_i_2_n_13\,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg,
      O => \ap_CS_fsm_reg[30]\
    );
\j_4_fu_240[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => Q(0),
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \j_4_fu_240_reg[3]\,
      O => \^j_4_fu_240_reg[2]\(0)
    );
\j_4_fu_240[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \j_4_fu_240_reg[3]_1\,
      I1 => ap_loop_init_int,
      I2 => \j_4_fu_240_reg[3]\,
      O => add_ln193_fu_289_p2(0)
    );
\j_4_fu_240[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => \j_4_fu_240_reg[3]_1\,
      I1 => \j_4_fu_240_reg[3]\,
      I2 => \j_4_fu_240_reg[3]_0\,
      I3 => ap_loop_init_int,
      O => add_ln193_fu_289_p2(1)
    );
\j_4_fu_240[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"12222222"
    )
        port map (
      I0 => \j_4_fu_240_reg[3]_2\,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \j_4_fu_240_reg[3]\,
      I3 => \j_4_fu_240_reg[3]_0\,
      I4 => \j_4_fu_240_reg[3]_1\,
      O => add_ln193_fu_289_p2(2)
    );
\j_4_fu_240[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => \j_4_fu_240_reg[3]_2\,
      I1 => \j_4_fu_240_reg[3]_0\,
      I2 => \j_4_fu_240_reg[3]\,
      I3 => \j_4_fu_240_reg[3]_1\,
      I4 => \j_4_fu_240_reg[4]\,
      I5 => \^ap_loop_init_int_reg_0\,
      O => add_ln193_fu_289_p2(3)
    );
\j_4_fu_240[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \j_4_fu_240[7]_i_4_n_13\,
      I1 => ap_loop_init_int,
      I2 => \j_4_fu_240_reg[7]_0\,
      O => add_ln193_fu_289_p2(4)
    );
\j_4_fu_240[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => \j_4_fu_240_reg[7]_0\,
      I1 => \j_4_fu_240[7]_i_4_n_13\,
      I2 => \j_4_fu_240_reg[7]_2\,
      I3 => ap_loop_init_int,
      O => add_ln193_fu_289_p2(5)
    );
\j_4_fu_240[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg,
      I1 => Q(0),
      I2 => \j_4_fu_240[7]_i_3_n_13\,
      O => grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg_reg
    );
\j_4_fu_240[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"060A0A0A"
    )
        port map (
      I0 => \j_4_fu_240_reg[7]_1\,
      I1 => \j_4_fu_240_reg[7]_2\,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \j_4_fu_240[7]_i_4_n_13\,
      I4 => \j_4_fu_240_reg[7]_0\,
      O => add_ln193_fu_289_p2(6)
    );
\j_4_fu_240[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \j_4_fu_240_reg[3]\,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \j_4_fu_240[7]_i_5_n_13\,
      I3 => \j_4_fu_240_reg[3]_0\,
      I4 => \j_4_fu_240_reg[7]_0\,
      I5 => \j_4_fu_240_reg[3]_1\,
      O => \j_4_fu_240[7]_i_3_n_13\
    );
\j_4_fu_240[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => \j_4_fu_240_reg[4]\,
      I2 => \j_4_fu_240_reg[3]_1\,
      I3 => \j_4_fu_240_reg[3]\,
      I4 => \j_4_fu_240_reg[3]_0\,
      I5 => \j_4_fu_240_reg[3]_2\,
      O => \j_4_fu_240[7]_i_4_n_13\
    );
\j_4_fu_240[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \j_4_fu_240_reg[7]_2\,
      I1 => \j_4_fu_240_reg[3]_2\,
      I2 => \j_4_fu_240_reg[7]_1\,
      I3 => \j_4_fu_240_reg[4]\,
      O => \j_4_fu_240[7]_i_5_n_13\
    );
\j_reg_767[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_4_fu_240_reg[3]\,
      I1 => ap_loop_init_int,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg,
      O => \j_4_fu_240_reg[7]\(0)
    );
\j_reg_767[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \j_4_fu_240_reg[3]_1\,
      I1 => Q(0),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \j_4_fu_240_reg[7]\(1)
    );
\j_reg_767[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \j_4_fu_240_reg[3]_0\,
      I1 => Q(0),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \^j_4_fu_240_reg[2]\(1)
    );
\j_reg_767[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_4_fu_240_reg[3]_2\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_4_fu_240_reg[7]\(2)
    );
\j_reg_767[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_4_fu_240_reg[4]\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_4_fu_240_reg[7]\(3)
    );
\j_reg_767[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_4_fu_240_reg[7]_0\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_4_fu_240_reg[7]\(4)
    );
\j_reg_767[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_4_fu_240_reg[7]_2\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_4_fu_240_reg[7]\(5)
    );
\j_reg_767[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_4_fu_240_reg[7]_1\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_4_fu_240_reg[7]\(6)
    );
\p_reg_reg_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg,
      I2 => Q(0),
      O => \^ap_loop_init_int_reg_0\
    );
\sub_ln198_fu_299_p2_carry__0_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA5555"
    )
        port map (
      I0 => \sub_ln198_fu_299_p2_carry__0\(3),
      I1 => ap_loop_init_int,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg,
      I3 => Q(0),
      I4 => \j_4_fu_240_reg[7]_1\,
      O => \or_ln182_2_reg_5486_reg[7]\(0)
    );
sub_ln198_fu_299_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg,
      I2 => Q(0),
      I3 => \j_4_fu_240_reg[3]_0\,
      O => p_0_in(0)
    );
\sub_ln198_fu_299_p2_carry_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA5555"
    )
        port map (
      I0 => \sub_ln198_fu_299_p2_carry__0\(2),
      I1 => ap_loop_init_int,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg,
      I3 => Q(0),
      I4 => \j_4_fu_240_reg[7]_2\,
      O => S(3)
    );
\sub_ln198_fu_299_p2_carry_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA5555"
    )
        port map (
      I0 => \sub_ln198_fu_299_p2_carry__0\(1),
      I1 => ap_loop_init_int,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg,
      I3 => Q(0),
      I4 => \j_4_fu_240_reg[7]_0\,
      O => S(2)
    );
\sub_ln198_fu_299_p2_carry_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA5555"
    )
        port map (
      I0 => \sub_ln198_fu_299_p2_carry__0\(0),
      I1 => ap_loop_init_int,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg,
      I3 => Q(0),
      I4 => \j_4_fu_240_reg[4]\,
      O => S(1)
    );
sub_ln198_fu_299_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg,
      I2 => Q(0),
      I3 => \j_4_fu_240_reg[3]_2\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_37 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \j_3_fu_240_reg[6]\ : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    j_3_fu_240 : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg_reg : out STD_LOGIC;
    grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \j_3_fu_240_reg[3]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    \j_3_fu_240_reg[3]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \j_3_fu_240_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \j_3_fu_240_reg[5]\ : out STD_LOGIC;
    ap_loop_init_int_reg_1 : out STD_LOGIC;
    \j_3_fu_240_reg[1]\ : out STD_LOGIC;
    \j_3_fu_240_reg[1]_0\ : out STD_LOGIC;
    \or_ln182_1_reg_5480_reg[7]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[28]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[29]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \ap_CS_fsm_reg[29]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg : in STD_LOGIC;
    \j_3_fu_240_reg[7]_0\ : in STD_LOGIC;
    \j_3_fu_240_reg[7]_1\ : in STD_LOGIC;
    \j_3_fu_240_reg[7]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \j_3_fu_240_reg[3]_1\ : in STD_LOGIC;
    \j_3_fu_240_reg[3]_2\ : in STD_LOGIC;
    \j_3_fu_240_reg[3]_3\ : in STD_LOGIC;
    \j_3_fu_240_reg[3]_4\ : in STD_LOGIC;
    \j_3_fu_240_reg[4]\ : in STD_LOGIC;
    \sub_ln198_fu_299_p2_carry__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_3 : in STD_LOGIC;
    ram_reg_3_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_3_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_37 : entity is "transmitter_flow_control_loop_pipe_sequential_init";
end design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_37;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_37 is
  signal \^ap_cs_fsm_reg[0]\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__13_n_13\ : STD_LOGIC;
  signal ap_done_reg1 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__11_n_13\ : STD_LOGIC;
  signal \ap_loop_init_int_i_2__13_n_13\ : STD_LOGIC;
  signal \^ap_loop_init_int_reg_0\ : STD_LOGIC;
  signal \j_3_fu_240[7]_i_3_n_13\ : STD_LOGIC;
  signal \j_3_fu_240[7]_i_4_n_13\ : STD_LOGIC;
  signal \j_3_fu_240[7]_i_5_n_13\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[29]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \ap_CS_fsm[30]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \ap_CS_fsm[30]_i_2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__13\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter0_reg_i_1__11\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_2__13\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg_i_1 : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \j_3_fu_240[1]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \j_3_fu_240[2]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \j_3_fu_240[5]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \j_3_fu_240[6]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \j_3_fu_240[7]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \j_reg_767[0]_i_1__1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \j_reg_767[1]_i_1__1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \j_reg_767[2]_i_1__1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \j_reg_767[3]_i_1__1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \j_reg_767[4]_i_1__1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \j_reg_767[5]_i_1__1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \j_reg_767[6]_i_1__1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \j_reg_767[7]_i_1__1\ : label is "soft_lutpair83";
begin
  \ap_CS_fsm_reg[0]\ <= \^ap_cs_fsm_reg[0]\;
  ap_loop_init_int_reg_0 <= \^ap_loop_init_int_reg_0\;
\ap_CS_fsm[0]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEEE"
    )
        port map (
      I0 => ap_done_reg1,
      I1 => Q(3),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => Q(0),
      O => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg_reg(0)
    );
\ap_CS_fsm[1]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000E"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => Q(2),
      I3 => Q(1),
      I4 => ap_done_reg1,
      I5 => Q(3),
      O => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg_reg(1)
    );
\ap_CS_fsm[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBAAAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[29]_0\(1),
      I1 => ap_done_reg1,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg,
      I3 => ap_done_cache,
      I4 => \ap_CS_fsm_reg[29]_0\(2),
      O => D(0)
    );
\ap_CS_fsm[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \ap_CS_fsm_reg[29]_0\(2),
      I1 => ap_done_cache,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg,
      I3 => ap_done_reg1,
      O => D(1)
    );
\ap_CS_fsm[30]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg,
      I1 => Q(0),
      I2 => \j_3_fu_240[7]_i_3_n_13\,
      O => ap_done_reg1
    );
\ap_done_cache_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_done_reg1,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__13_n_13\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__13_n_13\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_reg_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => Q(0),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg,
      I3 => ap_rst_n,
      I4 => ap_done_reg1,
      O => ap_enable_reg_pp0_iter0_reg_reg
    );
\ap_loop_init_int_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF57F70000"
    )
        port map (
      I0 => Q(3),
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => Q(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \ap_loop_init_int_i_2__13_n_13\,
      O => \ap_loop_init_int_i_1__11_n_13\
    );
\ap_loop_init_int_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_done_reg1,
      I1 => ap_rst_n,
      O => \ap_loop_init_int_i_2__13_n_13\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__11_n_13\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[29]_0\(1),
      I1 => ap_done_reg1,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg,
      O => \ap_CS_fsm_reg[28]\
    );
\j_3_fu_240[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => Q(0),
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \j_3_fu_240_reg[3]_1\,
      O => \^ap_cs_fsm_reg[0]\
    );
\j_3_fu_240[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \j_3_fu_240_reg[3]_2\,
      I1 => ap_loop_init_int,
      I2 => \j_3_fu_240_reg[3]_1\,
      O => \j_3_fu_240_reg[1]_0\
    );
\j_3_fu_240[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => \j_3_fu_240_reg[3]_2\,
      I1 => \j_3_fu_240_reg[3]_1\,
      I2 => \j_3_fu_240_reg[3]_3\,
      I3 => ap_loop_init_int,
      O => \j_3_fu_240_reg[1]\
    );
\j_3_fu_240[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"12222222"
    )
        port map (
      I0 => \j_3_fu_240_reg[3]_4\,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \j_3_fu_240_reg[3]_1\,
      I3 => \j_3_fu_240_reg[3]_3\,
      I4 => \j_3_fu_240_reg[3]_2\,
      O => \j_3_fu_240_reg[3]\
    );
\j_3_fu_240[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => \j_3_fu_240_reg[3]_4\,
      I1 => \j_3_fu_240_reg[3]_3\,
      I2 => \j_3_fu_240_reg[3]_1\,
      I3 => \j_3_fu_240_reg[3]_2\,
      I4 => \j_3_fu_240_reg[4]\,
      I5 => \^ap_loop_init_int_reg_0\,
      O => \j_3_fu_240_reg[3]_0\
    );
\j_3_fu_240[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \j_3_fu_240[7]_i_4_n_13\,
      I1 => ap_loop_init_int,
      I2 => \j_3_fu_240_reg[7]_2\,
      O => ap_loop_init_int_reg_1
    );
\j_3_fu_240[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => \j_3_fu_240_reg[7]_2\,
      I1 => \j_3_fu_240[7]_i_4_n_13\,
      I2 => \j_3_fu_240_reg[7]_0\,
      I3 => ap_loop_init_int,
      O => \j_3_fu_240_reg[5]\
    );
\j_3_fu_240[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg,
      I1 => Q(0),
      I2 => \j_3_fu_240[7]_i_3_n_13\,
      O => j_3_fu_240
    );
\j_3_fu_240[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14505050"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => \j_3_fu_240_reg[7]_0\,
      I2 => \j_3_fu_240_reg[7]_1\,
      I3 => \j_3_fu_240[7]_i_4_n_13\,
      I4 => \j_3_fu_240_reg[7]_2\,
      O => \j_3_fu_240_reg[6]\
    );
\j_3_fu_240[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \j_3_fu_240_reg[3]_1\,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \j_3_fu_240[7]_i_5_n_13\,
      I3 => \j_3_fu_240_reg[3]_2\,
      I4 => \j_3_fu_240_reg[3]_3\,
      I5 => \j_3_fu_240_reg[3]_4\,
      O => \j_3_fu_240[7]_i_3_n_13\
    );
\j_3_fu_240[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => \j_3_fu_240_reg[4]\,
      I2 => \j_3_fu_240_reg[3]_2\,
      I3 => \j_3_fu_240_reg[3]_1\,
      I4 => \j_3_fu_240_reg[3]_3\,
      I5 => \j_3_fu_240_reg[3]_4\,
      O => \j_3_fu_240[7]_i_4_n_13\
    );
\j_3_fu_240[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \j_3_fu_240_reg[4]\,
      I1 => \j_3_fu_240_reg[7]_2\,
      I2 => \j_3_fu_240_reg[7]_0\,
      I3 => \j_3_fu_240_reg[7]_1\,
      O => \j_3_fu_240[7]_i_5_n_13\
    );
\j_reg_767[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_3_fu_240_reg[3]_1\,
      I1 => ap_loop_init_int,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg,
      O => \j_3_fu_240_reg[7]\(0)
    );
\j_reg_767[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \j_3_fu_240_reg[3]_2\,
      I1 => Q(0),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \j_3_fu_240_reg[7]\(1)
    );
\j_reg_767[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_3_fu_240_reg[3]_3\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_3_fu_240_reg[7]\(2)
    );
\j_reg_767[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_3_fu_240_reg[3]_4\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_3_fu_240_reg[7]\(3)
    );
\j_reg_767[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_3_fu_240_reg[4]\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_3_fu_240_reg[7]\(4)
    );
\j_reg_767[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_3_fu_240_reg[7]_2\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_3_fu_240_reg[7]\(5)
    );
\j_reg_767[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_3_fu_240_reg[7]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg,
      O => \j_3_fu_240_reg[7]\(6)
    );
\j_reg_767[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_3_fu_240_reg[7]_1\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_3_fu_240_reg[7]\(7)
    );
\p_reg_reg_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg,
      I2 => Q(0),
      O => \^ap_loop_init_int_reg_0\
    );
\ram_reg_0_i_70__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000077222727"
    )
        port map (
      I0 => \ap_CS_fsm_reg[29]_0\(2),
      I1 => \^ap_cs_fsm_reg[0]\,
      I2 => ram_reg_3,
      I3 => ram_reg_3_0(0),
      I4 => \ap_CS_fsm_reg[29]_0\(0),
      I5 => ram_reg_3_1,
      O => \ap_CS_fsm_reg[29]\
    );
\sub_ln198_fu_299_p2_carry__0_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA5555"
    )
        port map (
      I0 => \sub_ln198_fu_299_p2_carry__0\(3),
      I1 => ap_loop_init_int,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg,
      I3 => Q(0),
      I4 => \j_3_fu_240_reg[7]_1\,
      O => \or_ln182_1_reg_5480_reg[7]\(2)
    );
\sub_ln198_fu_299_p2_carry__0_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"59999999"
    )
        port map (
      I0 => \sub_ln198_fu_299_p2_carry__0\(2),
      I1 => \j_3_fu_240_reg[7]_0\,
      I2 => ap_loop_init_int,
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg,
      I4 => Q(0),
      O => \or_ln182_1_reg_5480_reg[7]\(1)
    );
\sub_ln198_fu_299_p2_carry__0_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA5555"
    )
        port map (
      I0 => \sub_ln198_fu_299_p2_carry__0\(1),
      I1 => ap_loop_init_int,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg,
      I3 => Q(0),
      I4 => \j_3_fu_240_reg[7]_2\,
      O => \or_ln182_1_reg_5480_reg[7]\(0)
    );
\sub_ln198_fu_299_p2_carry_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA5555"
    )
        port map (
      I0 => \sub_ln198_fu_299_p2_carry__0\(0),
      I1 => ap_loop_init_int,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg,
      I3 => Q(0),
      I4 => \j_3_fu_240_reg[4]\,
      O => S(3)
    );
\sub_ln198_fu_299_p2_carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg,
      I2 => Q(0),
      I3 => \j_3_fu_240_reg[3]_4\,
      O => S(2)
    );
\sub_ln198_fu_299_p2_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg,
      I2 => Q(0),
      I3 => \j_3_fu_240_reg[3]_3\,
      O => S(1)
    );
\sub_ln198_fu_299_p2_carry_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \j_3_fu_240_reg[3]_2\,
      I1 => Q(0),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg,
      I3 => ap_loop_init_int,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_41 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    j_2_fu_240 : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg_reg : out STD_LOGIC;
    grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    \j_2_fu_240_reg[3]\ : out STD_LOGIC;
    \j_2_fu_240_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \j_2_fu_240_reg[3]_0\ : out STD_LOGIC;
    \j_2_fu_240_reg[7]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_loop_init_int_reg_1 : out STD_LOGIC;
    \j_2_fu_240_reg[5]\ : out STD_LOGIC;
    ap_loop_init_int_reg_2 : out STD_LOGIC;
    \j_2_fu_240_reg[1]_0\ : out STD_LOGIC;
    \j_2_fu_240_reg[1]_1\ : out STD_LOGIC;
    \j_2_fu_240_reg[7]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \ap_CS_fsm_reg[26]\ : out STD_LOGIC;
    \or_ln182_reg_5474_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \ap_CS_fsm_reg[27]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \j_2_fu_240_reg[3]_1\ : in STD_LOGIC;
    \j_2_fu_240_reg[3]_2\ : in STD_LOGIC;
    \j_2_fu_240_reg[3]_3\ : in STD_LOGIC;
    \j_2_fu_240_reg[3]_4\ : in STD_LOGIC;
    \j_2_fu_240_reg[4]\ : in STD_LOGIC;
    \j_2_fu_240_reg[7]_1\ : in STD_LOGIC;
    \j_2_fu_240_reg[7]_2\ : in STD_LOGIC;
    \j_2_fu_240_reg[7]_3\ : in STD_LOGIC;
    \sub_ln198_fu_299_p2_carry__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_41 : entity is "transmitter_flow_control_loop_pipe_sequential_init";
end design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_41;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_41 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__14_n_13\ : STD_LOGIC;
  signal ap_done_reg1 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__12_n_13\ : STD_LOGIC;
  signal \ap_loop_init_int_i_2__14_n_13\ : STD_LOGIC;
  signal \^ap_loop_init_int_reg_0\ : STD_LOGIC;
  signal \j_2_fu_240[7]_i_3_n_13\ : STD_LOGIC;
  signal \j_2_fu_240[7]_i_4_n_13\ : STD_LOGIC;
  signal \j_2_fu_240[7]_i_5_n_13\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[27]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \ap_CS_fsm[28]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \ap_CS_fsm[28]_i_2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__14\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter0_reg_i_1__12\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_2__14\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg_i_1 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \j_2_fu_240[0]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \j_2_fu_240[1]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \j_2_fu_240[2]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \j_2_fu_240[5]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \j_2_fu_240[6]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \j_2_fu_240[7]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \j_reg_767[1]_i_1__2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \j_reg_767[2]_i_1__2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \j_reg_767[3]_i_1__2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \j_reg_767[4]_i_1__2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \j_reg_767[5]_i_1__2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \j_reg_767[6]_i_1__2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \j_reg_767[7]_i_1__2\ : label is "soft_lutpair74";
begin
  ap_loop_init_int_reg_0 <= \^ap_loop_init_int_reg_0\;
\ap_CS_fsm[0]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEEE"
    )
        port map (
      I0 => ap_done_reg1,
      I1 => Q(3),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => Q(0),
      O => grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg_reg(0)
    );
\ap_CS_fsm[1]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000E"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => Q(2),
      I3 => Q(1),
      I4 => ap_done_reg1,
      I5 => Q(3),
      O => grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg_reg(1)
    );
\ap_CS_fsm[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBAAAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[27]\(0),
      I1 => ap_done_reg1,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg,
      I3 => ap_done_cache,
      I4 => \ap_CS_fsm_reg[27]\(1),
      O => D(0)
    );
\ap_CS_fsm[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \ap_CS_fsm_reg[27]\(1),
      I1 => ap_done_cache,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg,
      I3 => ap_done_reg1,
      O => D(1)
    );
\ap_CS_fsm[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg,
      I1 => Q(0),
      I2 => \j_2_fu_240[7]_i_3_n_13\,
      O => ap_done_reg1
    );
\ap_done_cache_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_done_reg1,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__14_n_13\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__14_n_13\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_reg_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => Q(0),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg,
      I3 => ap_rst_n,
      I4 => ap_done_reg1,
      O => ap_enable_reg_pp0_iter0_reg_reg
    );
\ap_loop_init_int_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF57F70000"
    )
        port map (
      I0 => Q(3),
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => Q(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \ap_loop_init_int_i_2__14_n_13\,
      O => \ap_loop_init_int_i_1__12_n_13\
    );
\ap_loop_init_int_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_done_reg1,
      I1 => ap_rst_n,
      O => \ap_loop_init_int_i_2__14_n_13\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__12_n_13\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[27]\(0),
      I1 => ap_done_reg1,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg,
      O => \ap_CS_fsm_reg[26]\
    );
\j_2_fu_240[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => Q(0),
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \j_2_fu_240_reg[3]_1\,
      O => \j_2_fu_240_reg[1]\(0)
    );
\j_2_fu_240[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \j_2_fu_240_reg[3]_2\,
      I1 => ap_loop_init_int,
      I2 => \j_2_fu_240_reg[3]_1\,
      O => \j_2_fu_240_reg[1]_1\
    );
\j_2_fu_240[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => \j_2_fu_240_reg[3]_2\,
      I1 => \j_2_fu_240_reg[3]_1\,
      I2 => \j_2_fu_240_reg[3]_3\,
      I3 => ap_loop_init_int,
      O => \j_2_fu_240_reg[1]_0\
    );
\j_2_fu_240[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"12222222"
    )
        port map (
      I0 => \j_2_fu_240_reg[3]_4\,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \j_2_fu_240_reg[3]_1\,
      I3 => \j_2_fu_240_reg[3]_3\,
      I4 => \j_2_fu_240_reg[3]_2\,
      O => \j_2_fu_240_reg[3]\
    );
\j_2_fu_240[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => \j_2_fu_240_reg[3]_4\,
      I1 => \j_2_fu_240_reg[3]_3\,
      I2 => \j_2_fu_240_reg[3]_1\,
      I3 => \j_2_fu_240_reg[3]_2\,
      I4 => \j_2_fu_240_reg[4]\,
      I5 => \^ap_loop_init_int_reg_0\,
      O => \j_2_fu_240_reg[3]_0\
    );
\j_2_fu_240[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \j_2_fu_240[7]_i_4_n_13\,
      I1 => ap_loop_init_int,
      I2 => \j_2_fu_240_reg[7]_3\,
      O => ap_loop_init_int_reg_2
    );
\j_2_fu_240[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => \j_2_fu_240_reg[7]_3\,
      I1 => \j_2_fu_240[7]_i_4_n_13\,
      I2 => \j_2_fu_240_reg[7]_2\,
      I3 => ap_loop_init_int,
      O => \j_2_fu_240_reg[5]\
    );
\j_2_fu_240[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg,
      I1 => Q(0),
      I2 => \j_2_fu_240[7]_i_3_n_13\,
      O => j_2_fu_240
    );
\j_2_fu_240[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"060A0A0A"
    )
        port map (
      I0 => \j_2_fu_240_reg[7]_1\,
      I1 => \j_2_fu_240_reg[7]_2\,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \j_2_fu_240[7]_i_4_n_13\,
      I4 => \j_2_fu_240_reg[7]_3\,
      O => \j_2_fu_240_reg[7]\
    );
\j_2_fu_240[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \j_2_fu_240_reg[3]_1\,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \j_2_fu_240[7]_i_5_n_13\,
      I3 => \j_2_fu_240_reg[3]_2\,
      I4 => \j_2_fu_240_reg[3]_3\,
      I5 => \j_2_fu_240_reg[3]_4\,
      O => \j_2_fu_240[7]_i_3_n_13\
    );
\j_2_fu_240[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => \j_2_fu_240_reg[4]\,
      I2 => \j_2_fu_240_reg[3]_2\,
      I3 => \j_2_fu_240_reg[3]_1\,
      I4 => \j_2_fu_240_reg[3]_3\,
      I5 => \j_2_fu_240_reg[3]_4\,
      O => \j_2_fu_240[7]_i_4_n_13\
    );
\j_2_fu_240[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \j_2_fu_240_reg[7]_2\,
      I1 => \j_2_fu_240_reg[7]_1\,
      I2 => \j_2_fu_240_reg[4]\,
      I3 => \j_2_fu_240_reg[7]_3\,
      O => \j_2_fu_240[7]_i_5_n_13\
    );
\j_reg_767[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_2_fu_240_reg[3]_1\,
      I1 => ap_loop_init_int,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg,
      O => \j_2_fu_240_reg[7]_0\(0)
    );
\j_reg_767[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \j_2_fu_240_reg[3]_2\,
      I1 => Q(0),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \j_2_fu_240_reg[1]\(1)
    );
\j_reg_767[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_2_fu_240_reg[3]_3\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_2_fu_240_reg[7]_0\(1)
    );
\j_reg_767[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_2_fu_240_reg[3]_4\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_2_fu_240_reg[7]_0\(2)
    );
\j_reg_767[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_2_fu_240_reg[4]\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_2_fu_240_reg[7]_0\(3)
    );
\j_reg_767[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_2_fu_240_reg[7]_3\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_2_fu_240_reg[7]_0\(4)
    );
\j_reg_767[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_2_fu_240_reg[7]_2\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_2_fu_240_reg[7]_0\(5)
    );
\j_reg_767[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_2_fu_240_reg[7]_1\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_2_fu_240_reg[7]_0\(6)
    );
\p_reg_reg_i_2__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg,
      I2 => Q(0),
      O => \^ap_loop_init_int_reg_0\
    );
\sub_ln198_fu_299_p2_carry__0_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA5555"
    )
        port map (
      I0 => \sub_ln198_fu_299_p2_carry__0\(3),
      I1 => ap_loop_init_int,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg,
      I3 => Q(0),
      I4 => \j_2_fu_240_reg[7]_1\,
      O => \or_ln182_reg_5474_reg[7]\(1)
    );
\sub_ln198_fu_299_p2_carry__0_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA5555"
    )
        port map (
      I0 => \sub_ln198_fu_299_p2_carry__0\(2),
      I1 => ap_loop_init_int,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg,
      I3 => Q(0),
      I4 => \j_2_fu_240_reg[7]_2\,
      O => \or_ln182_reg_5474_reg[7]\(0)
    );
\sub_ln198_fu_299_p2_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg,
      I2 => Q(0),
      I3 => \j_2_fu_240_reg[3]_2\,
      O => ap_loop_init_int_reg_1
    );
\sub_ln198_fu_299_p2_carry_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA5555"
    )
        port map (
      I0 => \sub_ln198_fu_299_p2_carry__0\(1),
      I1 => ap_loop_init_int,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg,
      I3 => Q(0),
      I4 => \j_2_fu_240_reg[7]_3\,
      O => S(3)
    );
\sub_ln198_fu_299_p2_carry_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA5555"
    )
        port map (
      I0 => \sub_ln198_fu_299_p2_carry__0\(0),
      I1 => ap_loop_init_int,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg,
      I3 => Q(0),
      I4 => \j_2_fu_240_reg[4]\,
      O => S(2)
    );
\sub_ln198_fu_299_p2_carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg,
      I2 => Q(0),
      I3 => \j_2_fu_240_reg[3]_4\,
      O => S(1)
    );
\sub_ln198_fu_299_p2_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg,
      I2 => Q(0),
      I3 => \j_2_fu_240_reg[3]_3\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_45 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter0_reg_reg : out STD_LOGIC;
    grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln193_fu_289_p2 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    \or_ln182_14_reg_5558_reg[11]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \j_fu_240_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[55]\ : out STD_LOGIC;
    \j_fu_240_reg[6]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[54]\ : out STD_LOGIC;
    grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg_reg_0 : out STD_LOGIC;
    \j_fu_240_reg[2]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_loop_init_int_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \j_fu_240_reg[7]_0\ : in STD_LOGIC;
    \j_fu_240_reg[7]_1\ : in STD_LOGIC;
    \j_fu_240_reg[7]_2\ : in STD_LOGIC;
    \j_fu_240_reg[4]\ : in STD_LOGIC;
    \j_fu_240_reg[7]_3\ : in STD_LOGIC;
    \j_fu_240_reg[4]_0\ : in STD_LOGIC;
    \j_fu_240_reg[4]_1\ : in STD_LOGIC;
    \j_fu_240_reg[4]_2\ : in STD_LOGIC;
    \ram_reg_0_i_102__1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ram_reg_0_i_88__1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_3 : in STD_LOGIC;
    ram_reg_3_0 : in STD_LOGIC;
    ram_reg_3_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_45 : entity is "transmitter_flow_control_loop_pipe_sequential_init";
end design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_45;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_45 is
  signal \ap_CS_fsm[56]_i_2_n_13\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__8_n_13\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__8_n_13\ : STD_LOGIC;
  signal \ap_loop_init_int_i_2__10_n_13\ : STD_LOGIC;
  signal \^ap_loop_init_int_reg_0\ : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_dataUpsampledI_V_address0 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \j_fu_240[7]_i_3__6_n_13\ : STD_LOGIC;
  signal \j_fu_240[7]_i_4__6_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_116__0_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_116__0_n_14\ : STD_LOGIC;
  signal \ram_reg_0_i_116__0_n_15\ : STD_LOGIC;
  signal \ram_reg_0_i_116__0_n_16\ : STD_LOGIC;
  signal \ram_reg_0_i_149__0_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_149__0_n_14\ : STD_LOGIC;
  signal \ram_reg_0_i_149__0_n_15\ : STD_LOGIC;
  signal \ram_reg_0_i_149__0_n_16\ : STD_LOGIC;
  signal ram_reg_0_i_178_n_13 : STD_LOGIC;
  signal ram_reg_0_i_179_n_13 : STD_LOGIC;
  signal ram_reg_0_i_180_n_13 : STD_LOGIC;
  signal ram_reg_0_i_181_n_13 : STD_LOGIC;
  signal \NLW_ram_reg_0_i_148__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ram_reg_0_i_148__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[55]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \ap_CS_fsm[56]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__8\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter0_reg_i_1__8\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_2__10\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg_i_1 : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \j_6_reg_767[1]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \j_6_reg_767[2]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \j_6_reg_767[3]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \j_6_reg_767[4]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \j_6_reg_767[5]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \j_6_reg_767[6]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \j_6_reg_767[7]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \j_fu_240[0]_i_1__7\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \j_fu_240[1]_i_1__6\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \j_fu_240[2]_i_1__6\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \j_fu_240[5]_i_1__6\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \j_fu_240[6]_i_1__6\ : label is "soft_lutpair61";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \ram_reg_0_i_116__0\ : label is 35;
  attribute SOFT_HLUTNM of \ram_reg_0_i_119__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \ram_reg_0_i_125__1\ : label is "soft_lutpair59";
  attribute ADDER_THRESHOLD of \ram_reg_0_i_148__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_i_149__0\ : label is 35;
begin
  ap_loop_init_int_reg_0 <= \^ap_loop_init_int_reg_0\;
\ap_CS_fsm[0]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFAAAA"
    )
        port map (
      I0 => ap_loop_init_int_reg_1(3),
      I1 => \ap_CS_fsm[56]_i_2_n_13\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg,
      I4 => ap_loop_init_int_reg_1(0),
      O => grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg_reg(0)
    );
\ap_CS_fsm[1]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000E"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \ap_CS_fsm[56]_i_2_n_13\,
      I3 => ap_loop_init_int_reg_1(3),
      I4 => ap_loop_init_int_reg_1(1),
      I5 => ap_loop_init_int_reg_1(2),
      O => grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg_reg(1)
    );
\ap_CS_fsm[55]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBAAAA"
    )
        port map (
      I0 => Q(1),
      I1 => \ap_CS_fsm[56]_i_2_n_13\,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg,
      I3 => ap_done_cache,
      I4 => Q(2),
      O => D(0)
    );
\ap_CS_fsm[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg,
      I2 => \ap_CS_fsm[56]_i_2_n_13\,
      I3 => Q(2),
      O => D(1)
    );
\ap_CS_fsm[56]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \j_fu_240_reg[7]_2\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => ap_loop_init_int,
      I4 => \j_fu_240_reg[7]_3\,
      I5 => \j_fu_240[7]_i_3__6_n_13\,
      O => \ap_CS_fsm[56]_i_2_n_13\
    );
\ap_done_cache_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_CS_fsm[56]_i_2_n_13\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__8_n_13\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__8_n_13\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_reg_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => ap_loop_init_int_reg_1(0),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg,
      I3 => ap_rst_n,
      I4 => \ap_CS_fsm[56]_i_2_n_13\,
      O => ap_enable_reg_pp0_iter0_reg_reg
    );
\ap_loop_init_int_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF57F70000"
    )
        port map (
      I0 => ap_loop_init_int_reg_1(3),
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \ap_loop_init_int_i_2__10_n_13\,
      O => \ap_loop_init_int_i_1__8_n_13\
    );
\ap_loop_init_int_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \ap_CS_fsm[56]_i_2_n_13\,
      I1 => ap_rst_n,
      O => \ap_loop_init_int_i_2__10_n_13\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__8_n_13\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(1),
      I1 => \ap_CS_fsm[56]_i_2_n_13\,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg,
      O => \ap_CS_fsm_reg[54]\
    );
\j_6_reg_767[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_3\,
      I1 => ap_loop_init_int,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg,
      O => \j_fu_240_reg[7]\(0)
    );
\j_6_reg_767[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[4]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg,
      O => \j_fu_240_reg[7]\(1)
    );
\j_6_reg_767[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \j_fu_240_reg[4]_1\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => ap_loop_init_int,
      O => \j_fu_240_reg[7]\(2)
    );
\j_6_reg_767[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[4]_2\,
      I1 => ap_loop_init_int,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg,
      O => \j_fu_240_reg[7]\(3)
    );
\j_6_reg_767[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[4]\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_fu_240_reg[7]\(4)
    );
\j_6_reg_767[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_1\,
      I1 => ap_loop_init_int,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg,
      O => \j_fu_240_reg[7]\(5)
    );
\j_6_reg_767[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_2\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_fu_240_reg[7]\(6)
    );
\j_6_reg_767[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_0\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_fu_240_reg[7]\(7)
    );
\j_fu_240[0]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg,
      I1 => ap_loop_init_int_reg_1(0),
      I2 => ap_loop_init_int,
      I3 => \j_fu_240_reg[7]_3\,
      O => grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg_reg_0
    );
\j_fu_240[1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \j_fu_240_reg[7]_3\,
      I1 => \j_fu_240_reg[4]_0\,
      I2 => ap_loop_init_int,
      O => add_ln193_fu_289_p2(0)
    );
\j_fu_240[2]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"060A"
    )
        port map (
      I0 => \j_fu_240_reg[4]_1\,
      I1 => \j_fu_240_reg[7]_3\,
      I2 => ap_loop_init_int,
      I3 => \j_fu_240_reg[4]_0\,
      O => \j_fu_240_reg[2]\
    );
\j_fu_240[3]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A00AA"
    )
        port map (
      I0 => \j_fu_240_reg[4]_2\,
      I1 => \j_fu_240_reg[4]_1\,
      I2 => \j_fu_240_reg[4]_0\,
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => \j_fu_240_reg[7]_3\,
      O => add_ln193_fu_289_p2(1)
    );
\j_fu_240[4]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"060A0A0A0A0A0A0A"
    )
        port map (
      I0 => \j_fu_240_reg[4]\,
      I1 => \j_fu_240_reg[7]_3\,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \j_fu_240_reg[4]_0\,
      I4 => \j_fu_240_reg[4]_1\,
      I5 => \j_fu_240_reg[4]_2\,
      O => add_ln193_fu_289_p2(2)
    );
\j_fu_240[5]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \j_fu_240_reg[7]_1\,
      I1 => ap_loop_init_int,
      I2 => \j_fu_240[7]_i_4__6_n_13\,
      O => add_ln193_fu_289_p2(3)
    );
\j_fu_240[6]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"090A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_2\,
      I1 => \j_fu_240[7]_i_4__6_n_13\,
      I2 => ap_loop_init_int,
      I3 => \j_fu_240_reg[7]_1\,
      O => add_ln193_fu_289_p2(4)
    );
\j_fu_240[7]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF000000000000"
    )
        port map (
      I0 => \j_fu_240_reg[7]_2\,
      I1 => ap_loop_init_int,
      I2 => \j_fu_240_reg[7]_3\,
      I3 => \j_fu_240[7]_i_3__6_n_13\,
      I4 => ap_loop_init_int_reg_1(0),
      I5 => grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg,
      O => \j_fu_240_reg[6]\
    );
\j_fu_240[7]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A060A0A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_0\,
      I1 => \j_fu_240_reg[7]_1\,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \j_fu_240[7]_i_4__6_n_13\,
      I4 => \j_fu_240_reg[7]_2\,
      O => add_ln193_fu_289_p2(5)
    );
\j_fu_240[7]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \j_fu_240_reg[7]_0\,
      I1 => \j_fu_240_reg[7]_1\,
      I2 => \j_fu_240_reg[4]_2\,
      I3 => \j_fu_240_reg[4]_1\,
      I4 => \j_fu_240_reg[4]\,
      I5 => \j_fu_240_reg[4]_0\,
      O => \j_fu_240[7]_i_3__6_n_13\
    );
\j_fu_240[7]_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \j_fu_240_reg[4]\,
      I1 => \j_fu_240_reg[7]_3\,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \j_fu_240_reg[4]_0\,
      I4 => \j_fu_240_reg[4]_1\,
      I5 => \j_fu_240_reg[4]_2\,
      O => \j_fu_240[7]_i_4__6_n_13\
    );
\p_reg_reg_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_loop_init_int_reg_1(0),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg,
      O => \^ap_loop_init_int_reg_0\
    );
\ram_reg_0_i_116__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_0_i_116__0_n_13\,
      CO(2) => \ram_reg_0_i_116__0_n_14\,
      CO(1) => \ram_reg_0_i_116__0_n_15\,
      CO(0) => \ram_reg_0_i_116__0_n_16\,
      CYINIT => '1',
      DI(3 downto 0) => \ram_reg_0_i_102__1\(3 downto 0),
      O(3 downto 0) => \or_ln182_14_reg_5558_reg[11]\(4 downto 1),
      S(3) => ram_reg_0_i_178_n_13,
      S(2) => ram_reg_0_i_179_n_13,
      S(1) => ram_reg_0_i_180_n_13,
      S(0) => ram_reg_0_i_181_n_13
    );
\ram_reg_0_i_119__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg,
      I1 => ap_loop_init_int_reg_1(0),
      I2 => ap_loop_init_int,
      I3 => \j_fu_240_reg[4]_2\,
      O => grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_dataUpsampledI_V_address0(3)
    );
\ram_reg_0_i_125__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg,
      I1 => ap_loop_init_int_reg_1(0),
      I2 => ap_loop_init_int,
      I3 => \j_fu_240_reg[4]_0\,
      O => \or_ln182_14_reg_5558_reg[11]\(0)
    );
\ram_reg_0_i_148__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_i_149__0_n_13\,
      CO(3 downto 0) => \NLW_ram_reg_0_i_148__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_ram_reg_0_i_148__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \or_ln182_14_reg_5558_reg[11]\(9),
      S(3 downto 1) => B"000",
      S(0) => \ram_reg_0_i_88__1\(0)
    );
\ram_reg_0_i_149__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_i_116__0_n_13\,
      CO(3) => \ram_reg_0_i_149__0_n_13\,
      CO(2) => \ram_reg_0_i_149__0_n_14\,
      CO(1) => \ram_reg_0_i_149__0_n_15\,
      CO(0) => \ram_reg_0_i_149__0_n_16\,
      CYINIT => '0',
      DI(3 downto 0) => \ram_reg_0_i_102__1\(7 downto 4),
      O(3 downto 0) => \or_ln182_14_reg_5558_reg[11]\(8 downto 5),
      S(3 downto 0) => S(3 downto 0)
    );
ram_reg_0_i_178: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA5555"
    )
        port map (
      I0 => \ram_reg_0_i_102__1\(3),
      I1 => ap_loop_init_int,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg,
      I4 => \j_fu_240_reg[7]_0\,
      O => ram_reg_0_i_178_n_13
    );
ram_reg_0_i_179: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA5555"
    )
        port map (
      I0 => \ram_reg_0_i_102__1\(2),
      I1 => ap_loop_init_int,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg,
      I4 => \j_fu_240_reg[7]_2\,
      O => ram_reg_0_i_179_n_13
    );
ram_reg_0_i_180: unisim.vcomponents.LUT5
    generic map(
      INIT => X"59999999"
    )
        port map (
      I0 => \ram_reg_0_i_102__1\(1),
      I1 => \j_fu_240_reg[7]_1\,
      I2 => ap_loop_init_int,
      I3 => ap_loop_init_int_reg_1(0),
      I4 => grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg,
      O => ram_reg_0_i_180_n_13
    );
ram_reg_0_i_181: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA5555"
    )
        port map (
      I0 => \ram_reg_0_i_102__1\(0),
      I1 => ap_loop_init_int,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg,
      I4 => \j_fu_240_reg[4]\,
      O => ram_reg_0_i_181_n_13
    );
\ram_reg_0_i_60__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFBA000000BA"
    )
        port map (
      I0 => ram_reg_3,
      I1 => ram_reg_3_0,
      I2 => ram_reg_3_1,
      I3 => Q(2),
      I4 => Q(0),
      I5 => grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_dataUpsampledI_V_address0(3),
      O => \ap_CS_fsm_reg[55]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_48 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter0_reg_reg : out STD_LOGIC;
    grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln193_fu_289_p2 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    \j_fu_240_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \or_ln182_13_reg_5552_reg[11]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[55]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[55]_0\ : out STD_LOGIC;
    \j_fu_240_reg[6]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[52]\ : out STD_LOGIC;
    \j_fu_240_reg[2]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_loop_init_int_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \j_fu_240_reg[7]_0\ : in STD_LOGIC;
    \j_fu_240_reg[7]_1\ : in STD_LOGIC;
    \j_fu_240_reg[7]_2\ : in STD_LOGIC;
    \j_fu_240_reg[4]\ : in STD_LOGIC;
    \j_fu_240_reg[7]_3\ : in STD_LOGIC;
    \j_fu_240_reg[4]_0\ : in STD_LOGIC;
    \j_fu_240_reg[4]_1\ : in STD_LOGIC;
    \j_fu_240_reg[4]_2\ : in STD_LOGIC;
    \ram_reg_0_i_95__1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_0_i_95__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_3 : in STD_LOGIC;
    ram_reg_3_0 : in STD_LOGIC;
    ram_reg_3_1 : in STD_LOGIC;
    ram_reg_3_2 : in STD_LOGIC;
    grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_dataUpsampledI_V_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_0_i_72__1_0\ : in STD_LOGIC;
    \ram_reg_0_i_72__1_1\ : in STD_LOGIC;
    \ram_reg_0_i_68__1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_48 : entity is "transmitter_flow_control_loop_pipe_sequential_init";
end design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_48;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_48 is
  signal \ap_CS_fsm[54]_i_2_n_13\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__7_n_13\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__7_n_13\ : STD_LOGIC;
  signal \ap_loop_init_int_i_2__9_n_13\ : STD_LOGIC;
  signal \^ap_loop_init_int_reg_0\ : STD_LOGIC;
  signal \^grp_transmitter_pipeline_vitis_loop_193_914_fu_2436_ap_start_reg_reg_0\ : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataUpsampledI_V_address0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \j_fu_240[7]_i_3__5_n_13\ : STD_LOGIC;
  signal \j_fu_240[7]_i_4__5_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_123__1_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_126__1_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_142__0_n_14\ : STD_LOGIC;
  signal \ram_reg_0_i_142__0_n_15\ : STD_LOGIC;
  signal \ram_reg_0_i_142__0_n_16\ : STD_LOGIC;
  signal \ram_reg_0_i_161__0_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_161__0_n_14\ : STD_LOGIC;
  signal \ram_reg_0_i_161__0_n_15\ : STD_LOGIC;
  signal \ram_reg_0_i_161__0_n_16\ : STD_LOGIC;
  signal ram_reg_0_i_175_n_13 : STD_LOGIC;
  signal ram_reg_0_i_175_n_14 : STD_LOGIC;
  signal ram_reg_0_i_175_n_15 : STD_LOGIC;
  signal ram_reg_0_i_175_n_16 : STD_LOGIC;
  signal ram_reg_0_i_223_n_13 : STD_LOGIC;
  signal ram_reg_0_i_224_n_13 : STD_LOGIC;
  signal ram_reg_0_i_225_n_13 : STD_LOGIC;
  signal ram_reg_0_i_247_n_13 : STD_LOGIC;
  signal ram_reg_0_i_248_n_13 : STD_LOGIC;
  signal ram_reg_0_i_249_n_13 : STD_LOGIC;
  signal ram_reg_0_i_250_n_13 : STD_LOGIC;
  signal \NLW_ram_reg_0_i_142__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[53]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \ap_CS_fsm[54]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__7\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter0_reg_i_1__7\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_2__9\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg_i_1 : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \j_7_reg_767[0]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \j_7_reg_767[1]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \j_7_reg_767[2]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \j_7_reg_767[3]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \j_7_reg_767[4]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \j_7_reg_767[5]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \j_7_reg_767[6]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \j_7_reg_767[7]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \j_fu_240[1]_i_1__5\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \j_fu_240[2]_i_1__5\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \j_fu_240[5]_i_1__5\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \j_fu_240[6]_i_1__5\ : label is "soft_lutpair50";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \ram_reg_0_i_142__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_i_161__0\ : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_0_i_175 : label is 35;
begin
  ap_loop_init_int_reg_0 <= \^ap_loop_init_int_reg_0\;
  grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg_reg_0 <= \^grp_transmitter_pipeline_vitis_loop_193_914_fu_2436_ap_start_reg_reg_0\;
\ap_CS_fsm[0]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFAAAA"
    )
        port map (
      I0 => ap_loop_init_int_reg_1(3),
      I1 => \ap_CS_fsm[54]_i_2_n_13\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg,
      I4 => ap_loop_init_int_reg_1(0),
      O => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg_reg(0)
    );
\ap_CS_fsm[1]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000E"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \ap_CS_fsm[54]_i_2_n_13\,
      I3 => ap_loop_init_int_reg_1(3),
      I4 => ap_loop_init_int_reg_1(1),
      I5 => ap_loop_init_int_reg_1(2),
      O => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg_reg(1)
    );
\ap_CS_fsm[53]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBAAAA"
    )
        port map (
      I0 => Q(3),
      I1 => \ap_CS_fsm[54]_i_2_n_13\,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg,
      I3 => ap_done_cache,
      I4 => Q(4),
      O => D(0)
    );
\ap_CS_fsm[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg,
      I2 => \ap_CS_fsm[54]_i_2_n_13\,
      I3 => Q(4),
      O => D(1)
    );
\ap_CS_fsm[54]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \j_fu_240_reg[7]_2\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => ap_loop_init_int,
      I4 => \j_fu_240_reg[7]_3\,
      I5 => \j_fu_240[7]_i_3__5_n_13\,
      O => \ap_CS_fsm[54]_i_2_n_13\
    );
\ap_done_cache_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_CS_fsm[54]_i_2_n_13\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__7_n_13\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__7_n_13\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_reg_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => ap_loop_init_int_reg_1(0),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg,
      I3 => ap_rst_n,
      I4 => \ap_CS_fsm[54]_i_2_n_13\,
      O => ap_enable_reg_pp0_iter0_reg_reg
    );
\ap_loop_init_int_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF57F70000"
    )
        port map (
      I0 => ap_loop_init_int_reg_1(3),
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \ap_loop_init_int_i_2__9_n_13\,
      O => \ap_loop_init_int_i_1__7_n_13\
    );
\ap_loop_init_int_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \ap_CS_fsm[54]_i_2_n_13\,
      I1 => ap_rst_n,
      O => \ap_loop_init_int_i_2__9_n_13\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__7_n_13\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(3),
      I1 => \ap_CS_fsm[54]_i_2_n_13\,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg,
      O => \ap_CS_fsm_reg[52]\
    );
\j_7_reg_767[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_3\,
      I1 => ap_loop_init_int,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg,
      O => \j_fu_240_reg[7]\(0)
    );
\j_7_reg_767[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \j_fu_240_reg[4]_0\,
      I1 => ap_loop_init_int,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg,
      O => \j_fu_240_reg[7]\(1)
    );
\j_7_reg_767[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \j_fu_240_reg[4]_1\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => ap_loop_init_int,
      O => \j_fu_240_reg[7]\(2)
    );
\j_7_reg_767[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \j_fu_240_reg[4]_2\,
      I1 => ap_loop_init_int,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg,
      O => \j_fu_240_reg[7]\(3)
    );
\j_7_reg_767[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[4]\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_fu_240_reg[7]\(4)
    );
\j_7_reg_767[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_1\,
      I1 => ap_loop_init_int,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg,
      O => \j_fu_240_reg[7]\(5)
    );
\j_7_reg_767[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_2\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_fu_240_reg[7]\(6)
    );
\j_7_reg_767[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_0\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_fu_240_reg[7]\(7)
    );
\j_fu_240[0]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg,
      I1 => ap_loop_init_int_reg_1(0),
      I2 => ap_loop_init_int,
      I3 => \j_fu_240_reg[7]_3\,
      O => \^grp_transmitter_pipeline_vitis_loop_193_914_fu_2436_ap_start_reg_reg_0\
    );
\j_fu_240[1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \j_fu_240_reg[7]_3\,
      I1 => \j_fu_240_reg[4]_0\,
      I2 => ap_loop_init_int,
      O => add_ln193_fu_289_p2(0)
    );
\j_fu_240[2]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"060A"
    )
        port map (
      I0 => \j_fu_240_reg[4]_1\,
      I1 => \j_fu_240_reg[7]_3\,
      I2 => ap_loop_init_int,
      I3 => \j_fu_240_reg[4]_0\,
      O => \j_fu_240_reg[2]\
    );
\j_fu_240[3]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A00AA"
    )
        port map (
      I0 => \j_fu_240_reg[4]_2\,
      I1 => \j_fu_240_reg[4]_1\,
      I2 => \j_fu_240_reg[4]_0\,
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => \j_fu_240_reg[7]_3\,
      O => add_ln193_fu_289_p2(1)
    );
\j_fu_240[4]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"060A0A0A0A0A0A0A"
    )
        port map (
      I0 => \j_fu_240_reg[4]\,
      I1 => \j_fu_240_reg[7]_3\,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \j_fu_240_reg[4]_0\,
      I4 => \j_fu_240_reg[4]_1\,
      I5 => \j_fu_240_reg[4]_2\,
      O => add_ln193_fu_289_p2(2)
    );
\j_fu_240[5]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \j_fu_240_reg[7]_1\,
      I1 => ap_loop_init_int,
      I2 => \j_fu_240[7]_i_4__5_n_13\,
      O => add_ln193_fu_289_p2(3)
    );
\j_fu_240[6]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"090A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_2\,
      I1 => \j_fu_240[7]_i_4__5_n_13\,
      I2 => ap_loop_init_int,
      I3 => \j_fu_240_reg[7]_1\,
      O => add_ln193_fu_289_p2(4)
    );
\j_fu_240[7]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF000000000000"
    )
        port map (
      I0 => \j_fu_240_reg[7]_2\,
      I1 => ap_loop_init_int,
      I2 => \j_fu_240_reg[7]_3\,
      I3 => \j_fu_240[7]_i_3__5_n_13\,
      I4 => ap_loop_init_int_reg_1(0),
      I5 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg,
      O => \j_fu_240_reg[6]\
    );
\j_fu_240[7]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A060A0A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_0\,
      I1 => \j_fu_240_reg[7]_1\,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \j_fu_240[7]_i_4__5_n_13\,
      I4 => \j_fu_240_reg[7]_2\,
      O => add_ln193_fu_289_p2(5)
    );
\j_fu_240[7]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \j_fu_240_reg[7]_0\,
      I1 => \j_fu_240_reg[7]_1\,
      I2 => \j_fu_240_reg[4]_2\,
      I3 => \j_fu_240_reg[4]_1\,
      I4 => \j_fu_240_reg[4]\,
      I5 => \j_fu_240_reg[4]_0\,
      O => \j_fu_240[7]_i_3__5_n_13\
    );
\j_fu_240[7]_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \j_fu_240_reg[4]\,
      I1 => \j_fu_240_reg[7]_3\,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \j_fu_240_reg[4]_0\,
      I4 => \j_fu_240_reg[4]_1\,
      I5 => \j_fu_240_reg[4]_2\,
      O => \j_fu_240[7]_i_4__5_n_13\
    );
\p_reg_reg_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_loop_init_int_reg_1(0),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg,
      O => \^ap_loop_init_int_reg_0\
    );
\ram_reg_0_i_123__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0FAA0FAACCAA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataUpsampledI_V_address0(1),
      I1 => \ram_reg_0_i_68__1_0\(0),
      I2 => p_0_in(0),
      I3 => Q(4),
      I4 => Q(1),
      I5 => Q(2),
      O => \ram_reg_0_i_123__1_n_13\
    );
\ram_reg_0_i_126__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55F055F055335500"
    )
        port map (
      I0 => \^grp_transmitter_pipeline_vitis_loop_193_914_fu_2436_ap_start_reg_reg_0\,
      I1 => \ram_reg_0_i_72__1_0\,
      I2 => \ram_reg_0_i_72__1_1\,
      I3 => Q(4),
      I4 => Q(1),
      I5 => Q(2),
      O => \ram_reg_0_i_126__1_n_13\
    );
\ram_reg_0_i_142__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_i_161__0_n_13\,
      CO(3) => \NLW_ram_reg_0_i_142__0_CO_UNCONNECTED\(3),
      CO(2) => \ram_reg_0_i_142__0_n_14\,
      CO(1) => \ram_reg_0_i_142__0_n_15\,
      CO(0) => \ram_reg_0_i_142__0_n_16\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \ram_reg_0_i_95__1\(7 downto 5),
      O(3 downto 0) => \or_ln182_13_reg_5552_reg[11]\(10 downto 7),
      S(3 downto 0) => \ram_reg_0_i_95__1_0\(3 downto 0)
    );
\ram_reg_0_i_161__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_175_n_13,
      CO(3) => \ram_reg_0_i_161__0_n_13\,
      CO(2) => \ram_reg_0_i_161__0_n_14\,
      CO(1) => \ram_reg_0_i_161__0_n_15\,
      CO(0) => \ram_reg_0_i_161__0_n_16\,
      CYINIT => '0',
      DI(3 downto 0) => \ram_reg_0_i_95__1\(4 downto 1),
      O(3 downto 0) => \or_ln182_13_reg_5552_reg[11]\(6 downto 3),
      S(3) => S(0),
      S(2) => ram_reg_0_i_223_n_13,
      S(1) => ram_reg_0_i_224_n_13,
      S(0) => ram_reg_0_i_225_n_13
    );
ram_reg_0_i_175: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_175_n_13,
      CO(2) => ram_reg_0_i_175_n_14,
      CO(1) => ram_reg_0_i_175_n_15,
      CO(0) => ram_reg_0_i_175_n_16,
      CYINIT => \^grp_transmitter_pipeline_vitis_loop_193_914_fu_2436_ap_start_reg_reg_0\,
      DI(3) => \ram_reg_0_i_95__1\(0),
      DI(2 downto 0) => B"111",
      O(3 downto 1) => \or_ln182_13_reg_5552_reg[11]\(2 downto 0),
      O(0) => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataUpsampledI_V_address0(1),
      S(3) => ram_reg_0_i_247_n_13,
      S(2) => ram_reg_0_i_248_n_13,
      S(1) => ram_reg_0_i_249_n_13,
      S(0) => ram_reg_0_i_250_n_13
    );
ram_reg_0_i_223: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA5555"
    )
        port map (
      I0 => \ram_reg_0_i_95__1\(3),
      I1 => ap_loop_init_int,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg,
      I4 => \j_fu_240_reg[7]_0\,
      O => ram_reg_0_i_223_n_13
    );
ram_reg_0_i_224: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA5555"
    )
        port map (
      I0 => \ram_reg_0_i_95__1\(2),
      I1 => ap_loop_init_int,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg,
      I4 => \j_fu_240_reg[7]_2\,
      O => ram_reg_0_i_224_n_13
    );
ram_reg_0_i_225: unisim.vcomponents.LUT5
    generic map(
      INIT => X"59999999"
    )
        port map (
      I0 => \ram_reg_0_i_95__1\(1),
      I1 => \j_fu_240_reg[7]_1\,
      I2 => ap_loop_init_int,
      I3 => ap_loop_init_int_reg_1(0),
      I4 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg,
      O => ram_reg_0_i_225_n_13
    );
ram_reg_0_i_247: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA5555"
    )
        port map (
      I0 => \ram_reg_0_i_95__1\(0),
      I1 => ap_loop_init_int,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg,
      I4 => \j_fu_240_reg[4]\,
      O => ram_reg_0_i_247_n_13
    );
ram_reg_0_i_248: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \j_fu_240_reg[4]_2\,
      I1 => ap_loop_init_int,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg,
      O => ram_reg_0_i_248_n_13
    );
ram_reg_0_i_249: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \j_fu_240_reg[4]_1\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => ap_loop_init_int,
      O => ram_reg_0_i_249_n_13
    );
ram_reg_0_i_250: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \j_fu_240_reg[4]_0\,
      I1 => ap_loop_init_int,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg,
      O => ram_reg_0_i_250_n_13
    );
\ram_reg_0_i_68__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFBA000000BA"
    )
        port map (
      I0 => \ram_reg_0_i_123__1_n_13\,
      I1 => ram_reg_3,
      I2 => ram_reg_3_2,
      I3 => Q(5),
      I4 => Q(0),
      I5 => grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_dataUpsampledI_V_address0(0),
      O => \ap_CS_fsm_reg[55]_0\
    );
\ram_reg_0_i_72__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFBA000000BA"
    )
        port map (
      I0 => \ram_reg_0_i_126__1_n_13\,
      I1 => ram_reg_3,
      I2 => ram_reg_3_0,
      I3 => Q(5),
      I4 => Q(0),
      I5 => ram_reg_3_1,
      O => \ap_CS_fsm_reg[55]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_51 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter0_reg_reg : out STD_LOGIC;
    grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln193_fu_289_p2 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \j_fu_240_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \or_ln182_12_reg_5546_reg[11]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \j_fu_240_reg[6]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[50]\ : out STD_LOGIC;
    grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg_reg_0 : out STD_LOGIC;
    \j_fu_240_reg[2]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_init_int_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \j_fu_240_reg[7]_0\ : in STD_LOGIC;
    \j_fu_240_reg[7]_1\ : in STD_LOGIC;
    \j_fu_240_reg[7]_2\ : in STD_LOGIC;
    \j_fu_240_reg[4]\ : in STD_LOGIC;
    \j_fu_240_reg[7]_3\ : in STD_LOGIC;
    \j_fu_240_reg[4]_0\ : in STD_LOGIC;
    \j_fu_240_reg[4]_1\ : in STD_LOGIC;
    \j_fu_240_reg[4]_2\ : in STD_LOGIC;
    \ram_reg_0_i_92__1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ram_reg_0_i_92__1_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_51 : entity is "transmitter_flow_control_loop_pipe_sequential_init";
end design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_51;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_51 is
  signal \ap_CS_fsm[52]_i_2_n_13\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__6_n_13\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__6_n_13\ : STD_LOGIC;
  signal \ap_loop_init_int_i_2__8_n_13\ : STD_LOGIC;
  signal \^ap_loop_init_int_reg_0\ : STD_LOGIC;
  signal \j_fu_240[7]_i_3__4_n_13\ : STD_LOGIC;
  signal \j_fu_240[7]_i_4__4_n_13\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ram_reg_0_i_144__0_n_15\ : STD_LOGIC;
  signal \ram_reg_0_i_144__0_n_16\ : STD_LOGIC;
  signal \ram_reg_0_i_151__0_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_151__0_n_14\ : STD_LOGIC;
  signal \ram_reg_0_i_151__0_n_15\ : STD_LOGIC;
  signal \ram_reg_0_i_151__0_n_16\ : STD_LOGIC;
  signal ram_reg_0_i_165_n_13 : STD_LOGIC;
  signal ram_reg_0_i_165_n_14 : STD_LOGIC;
  signal ram_reg_0_i_165_n_15 : STD_LOGIC;
  signal ram_reg_0_i_165_n_16 : STD_LOGIC;
  signal ram_reg_0_i_216_n_13 : STD_LOGIC;
  signal ram_reg_0_i_217_n_13 : STD_LOGIC;
  signal ram_reg_0_i_239_n_13 : STD_LOGIC;
  signal ram_reg_0_i_240_n_13 : STD_LOGIC;
  signal ram_reg_0_i_241_n_13 : STD_LOGIC;
  signal ram_reg_0_i_242_n_13 : STD_LOGIC;
  signal \NLW_ram_reg_0_i_144__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ram_reg_0_i_144__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[51]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \ap_CS_fsm[52]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__6\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter0_reg_i_1__6\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_2__8\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg_i_1 : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \j_8_reg_767[1]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \j_8_reg_767[2]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \j_8_reg_767[3]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \j_8_reg_767[4]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \j_8_reg_767[5]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \j_8_reg_767[6]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \j_8_reg_767[7]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \j_fu_240[0]_i_1__5\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \j_fu_240[1]_i_1__4\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \j_fu_240[2]_i_1__4\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \j_fu_240[5]_i_1__4\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \j_fu_240[6]_i_1__4\ : label is "soft_lutpair42";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \ram_reg_0_i_144__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_i_151__0\ : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_0_i_165 : label is 35;
begin
  ap_loop_init_int_reg_0 <= \^ap_loop_init_int_reg_0\;
  p_0_in(0) <= \^p_0_in\(0);
\ap_CS_fsm[0]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFAAAA"
    )
        port map (
      I0 => ap_loop_init_int_reg_1(3),
      I1 => \ap_CS_fsm[52]_i_2_n_13\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg,
      I4 => ap_loop_init_int_reg_1(0),
      O => grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg_reg(0)
    );
\ap_CS_fsm[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000E"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \ap_CS_fsm[52]_i_2_n_13\,
      I3 => ap_loop_init_int_reg_1(3),
      I4 => ap_loop_init_int_reg_1(1),
      I5 => ap_loop_init_int_reg_1(2),
      O => grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg_reg(1)
    );
\ap_CS_fsm[51]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => \ap_CS_fsm[52]_i_2_n_13\,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg,
      I3 => ap_done_cache,
      I4 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg,
      I2 => \ap_CS_fsm[52]_i_2_n_13\,
      I3 => Q(1),
      O => D(1)
    );
\ap_CS_fsm[52]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \j_fu_240_reg[7]_2\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => ap_loop_init_int,
      I4 => \j_fu_240_reg[7]_3\,
      I5 => \j_fu_240[7]_i_3__4_n_13\,
      O => \ap_CS_fsm[52]_i_2_n_13\
    );
\ap_done_cache_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_CS_fsm[52]_i_2_n_13\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__6_n_13\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__6_n_13\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_reg_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => ap_loop_init_int_reg_1(0),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg,
      I3 => ap_rst_n,
      I4 => \ap_CS_fsm[52]_i_2_n_13\,
      O => ap_enable_reg_pp0_iter0_reg_reg
    );
\ap_loop_init_int_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF57F70000"
    )
        port map (
      I0 => ap_loop_init_int_reg_1(3),
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \ap_loop_init_int_i_2__8_n_13\,
      O => \ap_loop_init_int_i_1__6_n_13\
    );
\ap_loop_init_int_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \ap_CS_fsm[52]_i_2_n_13\,
      I1 => ap_rst_n,
      O => \ap_loop_init_int_i_2__8_n_13\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__6_n_13\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(0),
      I1 => \ap_CS_fsm[52]_i_2_n_13\,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg,
      O => \ap_CS_fsm_reg[50]\
    );
\j_8_reg_767[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_3\,
      I1 => ap_loop_init_int,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg,
      O => \j_fu_240_reg[7]\(0)
    );
\j_8_reg_767[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[4]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg,
      O => \j_fu_240_reg[7]\(1)
    );
\j_8_reg_767[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \j_fu_240_reg[4]_1\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => ap_loop_init_int,
      O => \j_fu_240_reg[7]\(2)
    );
\j_8_reg_767[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \j_fu_240_reg[4]_2\,
      I1 => ap_loop_init_int,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg,
      O => \j_fu_240_reg[7]\(3)
    );
\j_8_reg_767[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[4]\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_fu_240_reg[7]\(4)
    );
\j_8_reg_767[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_1\,
      I1 => ap_loop_init_int,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg,
      O => \j_fu_240_reg[7]\(5)
    );
\j_8_reg_767[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_2\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_fu_240_reg[7]\(6)
    );
\j_8_reg_767[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_0\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_fu_240_reg[7]\(7)
    );
\j_fu_240[0]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg,
      I1 => ap_loop_init_int_reg_1(0),
      I2 => ap_loop_init_int,
      I3 => \j_fu_240_reg[7]_3\,
      O => grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg_reg_0
    );
\j_fu_240[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \j_fu_240_reg[7]_3\,
      I1 => \j_fu_240_reg[4]_0\,
      I2 => ap_loop_init_int,
      O => add_ln193_fu_289_p2(0)
    );
\j_fu_240[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"060A"
    )
        port map (
      I0 => \j_fu_240_reg[4]_1\,
      I1 => \j_fu_240_reg[7]_3\,
      I2 => ap_loop_init_int,
      I3 => \j_fu_240_reg[4]_0\,
      O => \j_fu_240_reg[2]\
    );
\j_fu_240[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A00AA"
    )
        port map (
      I0 => \j_fu_240_reg[4]_2\,
      I1 => \j_fu_240_reg[4]_1\,
      I2 => \j_fu_240_reg[4]_0\,
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => \j_fu_240_reg[7]_3\,
      O => add_ln193_fu_289_p2(1)
    );
\j_fu_240[4]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"060A0A0A0A0A0A0A"
    )
        port map (
      I0 => \j_fu_240_reg[4]\,
      I1 => \j_fu_240_reg[7]_3\,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \j_fu_240_reg[4]_0\,
      I4 => \j_fu_240_reg[4]_1\,
      I5 => \j_fu_240_reg[4]_2\,
      O => add_ln193_fu_289_p2(2)
    );
\j_fu_240[5]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \j_fu_240_reg[7]_1\,
      I1 => ap_loop_init_int,
      I2 => \j_fu_240[7]_i_4__4_n_13\,
      O => add_ln193_fu_289_p2(3)
    );
\j_fu_240[6]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"090A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_2\,
      I1 => \j_fu_240[7]_i_4__4_n_13\,
      I2 => ap_loop_init_int,
      I3 => \j_fu_240_reg[7]_1\,
      O => add_ln193_fu_289_p2(4)
    );
\j_fu_240[7]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF000000000000"
    )
        port map (
      I0 => \j_fu_240_reg[7]_2\,
      I1 => ap_loop_init_int,
      I2 => \j_fu_240_reg[7]_3\,
      I3 => \j_fu_240[7]_i_3__4_n_13\,
      I4 => ap_loop_init_int_reg_1(0),
      I5 => grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg,
      O => \j_fu_240_reg[6]\
    );
\j_fu_240[7]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A060A0A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_0\,
      I1 => \j_fu_240_reg[7]_1\,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \j_fu_240[7]_i_4__4_n_13\,
      I4 => \j_fu_240_reg[7]_2\,
      O => add_ln193_fu_289_p2(5)
    );
\j_fu_240[7]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \j_fu_240_reg[7]_0\,
      I1 => \j_fu_240_reg[7]_1\,
      I2 => \j_fu_240_reg[4]_2\,
      I3 => \j_fu_240_reg[4]_1\,
      I4 => \j_fu_240_reg[4]\,
      I5 => \j_fu_240_reg[4]_0\,
      O => \j_fu_240[7]_i_3__4_n_13\
    );
\j_fu_240[7]_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \j_fu_240_reg[4]\,
      I1 => \j_fu_240_reg[7]_3\,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \j_fu_240_reg[4]_0\,
      I4 => \j_fu_240_reg[4]_1\,
      I5 => \j_fu_240_reg[4]_2\,
      O => \j_fu_240[7]_i_4__4_n_13\
    );
\p_reg_reg_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_loop_init_int_reg_1(0),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg,
      O => \^ap_loop_init_int_reg_0\
    );
\ram_reg_0_i_144__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_i_151__0_n_13\,
      CO(3 downto 2) => \NLW_ram_reg_0_i_144__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \ram_reg_0_i_144__0_n_15\,
      CO(0) => \ram_reg_0_i_144__0_n_16\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \ram_reg_0_i_92__1\(7 downto 6),
      O(3) => \NLW_ram_reg_0_i_144__0_O_UNCONNECTED\(3),
      O(2 downto 0) => \or_ln182_12_reg_5546_reg[11]\(10 downto 8),
      S(3) => '0',
      S(2 downto 0) => \ram_reg_0_i_92__1_0\(2 downto 0)
    );
\ram_reg_0_i_151__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_165_n_13,
      CO(3) => \ram_reg_0_i_151__0_n_13\,
      CO(2) => \ram_reg_0_i_151__0_n_14\,
      CO(1) => \ram_reg_0_i_151__0_n_15\,
      CO(0) => \ram_reg_0_i_151__0_n_16\,
      CYINIT => '0',
      DI(3 downto 0) => \ram_reg_0_i_92__1\(5 downto 2),
      O(3 downto 0) => \or_ln182_12_reg_5546_reg[11]\(7 downto 4),
      S(3 downto 2) => S(1 downto 0),
      S(1) => ram_reg_0_i_216_n_13,
      S(0) => ram_reg_0_i_217_n_13
    );
ram_reg_0_i_165: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_165_n_13,
      CO(2) => ram_reg_0_i_165_n_14,
      CO(1) => ram_reg_0_i_165_n_15,
      CO(0) => ram_reg_0_i_165_n_16,
      CYINIT => \^p_0_in\(0),
      DI(3 downto 2) => \ram_reg_0_i_92__1\(1 downto 0),
      DI(1 downto 0) => B"11",
      O(3 downto 0) => \or_ln182_12_reg_5546_reg[11]\(3 downto 0),
      S(3) => ram_reg_0_i_239_n_13,
      S(2) => ram_reg_0_i_240_n_13,
      S(1) => ram_reg_0_i_241_n_13,
      S(0) => ram_reg_0_i_242_n_13
    );
ram_reg_0_i_182: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg,
      I1 => ap_loop_init_int_reg_1(0),
      I2 => ap_loop_init_int,
      I3 => \j_fu_240_reg[4]_0\,
      O => \^p_0_in\(0)
    );
ram_reg_0_i_216: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA5555"
    )
        port map (
      I0 => \ram_reg_0_i_92__1\(3),
      I1 => ap_loop_init_int,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg,
      I4 => \j_fu_240_reg[7]_0\,
      O => ram_reg_0_i_216_n_13
    );
ram_reg_0_i_217: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA5555"
    )
        port map (
      I0 => \ram_reg_0_i_92__1\(2),
      I1 => ap_loop_init_int,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg,
      I4 => \j_fu_240_reg[7]_2\,
      O => ram_reg_0_i_217_n_13
    );
ram_reg_0_i_239: unisim.vcomponents.LUT5
    generic map(
      INIT => X"59999999"
    )
        port map (
      I0 => \ram_reg_0_i_92__1\(1),
      I1 => \j_fu_240_reg[7]_1\,
      I2 => ap_loop_init_int,
      I3 => ap_loop_init_int_reg_1(0),
      I4 => grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg,
      O => ram_reg_0_i_239_n_13
    );
ram_reg_0_i_240: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA5555"
    )
        port map (
      I0 => \ram_reg_0_i_92__1\(0),
      I1 => ap_loop_init_int,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg,
      I4 => \j_fu_240_reg[4]\,
      O => ram_reg_0_i_240_n_13
    );
ram_reg_0_i_241: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \j_fu_240_reg[4]_2\,
      I1 => ap_loop_init_int,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg,
      O => ram_reg_0_i_241_n_13
    );
ram_reg_0_i_242: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \j_fu_240_reg[4]_1\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => ap_loop_init_int,
      O => ram_reg_0_i_242_n_13
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_54 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter0_reg_reg : out STD_LOGIC;
    grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln193_fu_289_p2 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    \j_fu_240_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \or_ln182_11_reg_5540_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg_reg_0 : out STD_LOGIC;
    \j_fu_240_reg[6]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[48]\ : out STD_LOGIC;
    \j_fu_240_reg[2]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_init_int_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \j_fu_240_reg[7]_0\ : in STD_LOGIC;
    \j_fu_240_reg[7]_1\ : in STD_LOGIC;
    \j_fu_240_reg[7]_2\ : in STD_LOGIC;
    \j_fu_240_reg[4]\ : in STD_LOGIC;
    \j_fu_240_reg[7]_3\ : in STD_LOGIC;
    \j_fu_240_reg[4]_0\ : in STD_LOGIC;
    \j_fu_240_reg[4]_1\ : in STD_LOGIC;
    \j_fu_240_reg[4]_2\ : in STD_LOGIC;
    \ram_reg_0_i_95__1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_0_i_95__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_54 : entity is "transmitter_flow_control_loop_pipe_sequential_init";
end design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_54;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_54 is
  signal \ap_CS_fsm[50]_i_2_n_13\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__5_n_13\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__5_n_13\ : STD_LOGIC;
  signal \ap_loop_init_int_i_2__7_n_13\ : STD_LOGIC;
  signal \^ap_loop_init_int_reg_0\ : STD_LOGIC;
  signal \^grp_transmitter_pipeline_vitis_loop_193_912_fu_2422_ap_start_reg_reg_0\ : STD_LOGIC;
  signal \j_fu_240[7]_i_3__3_n_13\ : STD_LOGIC;
  signal \j_fu_240[7]_i_4__3_n_13\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \ram_reg_0_i_143__0_n_14\ : STD_LOGIC;
  signal \ram_reg_0_i_143__0_n_15\ : STD_LOGIC;
  signal \ram_reg_0_i_143__0_n_16\ : STD_LOGIC;
  signal \ram_reg_0_i_162__0_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_162__0_n_14\ : STD_LOGIC;
  signal \ram_reg_0_i_162__0_n_15\ : STD_LOGIC;
  signal \ram_reg_0_i_162__0_n_16\ : STD_LOGIC;
  signal ram_reg_0_i_176_n_13 : STD_LOGIC;
  signal ram_reg_0_i_176_n_14 : STD_LOGIC;
  signal ram_reg_0_i_176_n_15 : STD_LOGIC;
  signal ram_reg_0_i_176_n_16 : STD_LOGIC;
  signal ram_reg_0_i_227_n_13 : STD_LOGIC;
  signal ram_reg_0_i_228_n_13 : STD_LOGIC;
  signal ram_reg_0_i_229_n_13 : STD_LOGIC;
  signal ram_reg_0_i_251_n_13 : STD_LOGIC;
  signal ram_reg_0_i_252_n_13 : STD_LOGIC;
  signal ram_reg_0_i_253_n_13 : STD_LOGIC;
  signal \NLW_ram_reg_0_i_143__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[49]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \ap_CS_fsm[50]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__5\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter0_reg_i_1__5\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_2__7\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg_i_1 : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \j_9_reg_767[0]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \j_9_reg_767[1]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \j_9_reg_767[2]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \j_9_reg_767[3]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \j_9_reg_767[4]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \j_9_reg_767[5]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \j_9_reg_767[6]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \j_9_reg_767[7]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \j_fu_240[1]_i_1__3\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \j_fu_240[2]_i_1__3\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \j_fu_240[5]_i_1__3\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \j_fu_240[6]_i_1__3\ : label is "soft_lutpair32";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \ram_reg_0_i_143__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_i_162__0\ : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_0_i_176 : label is 35;
begin
  ap_loop_init_int_reg_0 <= \^ap_loop_init_int_reg_0\;
  grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg_reg_0 <= \^grp_transmitter_pipeline_vitis_loop_193_912_fu_2422_ap_start_reg_reg_0\;
\ap_CS_fsm[0]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFAAAA"
    )
        port map (
      I0 => ap_loop_init_int_reg_1(3),
      I1 => \ap_CS_fsm[50]_i_2_n_13\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg,
      I4 => ap_loop_init_int_reg_1(0),
      O => grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg_reg(0)
    );
\ap_CS_fsm[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000E"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \ap_CS_fsm[50]_i_2_n_13\,
      I3 => ap_loop_init_int_reg_1(3),
      I4 => ap_loop_init_int_reg_1(1),
      I5 => ap_loop_init_int_reg_1(2),
      O => grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg_reg(1)
    );
\ap_CS_fsm[49]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => \ap_CS_fsm[50]_i_2_n_13\,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg,
      I3 => ap_done_cache,
      I4 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg,
      I2 => \ap_CS_fsm[50]_i_2_n_13\,
      I3 => Q(1),
      O => D(1)
    );
\ap_CS_fsm[50]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \j_fu_240_reg[7]_2\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => ap_loop_init_int,
      I4 => \j_fu_240_reg[7]_3\,
      I5 => \j_fu_240[7]_i_3__3_n_13\,
      O => \ap_CS_fsm[50]_i_2_n_13\
    );
\ap_done_cache_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_CS_fsm[50]_i_2_n_13\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__5_n_13\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__5_n_13\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_reg_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => ap_loop_init_int_reg_1(0),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg,
      I3 => ap_rst_n,
      I4 => \ap_CS_fsm[50]_i_2_n_13\,
      O => ap_enable_reg_pp0_iter0_reg_reg
    );
\ap_loop_init_int_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF57F70000"
    )
        port map (
      I0 => ap_loop_init_int_reg_1(3),
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \ap_loop_init_int_i_2__7_n_13\,
      O => \ap_loop_init_int_i_1__5_n_13\
    );
\ap_loop_init_int_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \ap_CS_fsm[50]_i_2_n_13\,
      I1 => ap_rst_n,
      O => \ap_loop_init_int_i_2__7_n_13\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__5_n_13\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(0),
      I1 => \ap_CS_fsm[50]_i_2_n_13\,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg,
      O => \ap_CS_fsm_reg[48]\
    );
\j_9_reg_767[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_3\,
      I1 => ap_loop_init_int,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg,
      O => \j_fu_240_reg[7]\(0)
    );
\j_9_reg_767[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[4]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg,
      O => \j_fu_240_reg[7]\(1)
    );
\j_9_reg_767[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \j_fu_240_reg[4]_1\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => ap_loop_init_int,
      O => \j_fu_240_reg[7]\(2)
    );
\j_9_reg_767[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \j_fu_240_reg[4]_2\,
      I1 => ap_loop_init_int,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg,
      O => \j_fu_240_reg[7]\(3)
    );
\j_9_reg_767[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[4]\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_fu_240_reg[7]\(4)
    );
\j_9_reg_767[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_1\,
      I1 => ap_loop_init_int,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg,
      O => \j_fu_240_reg[7]\(5)
    );
\j_9_reg_767[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_2\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_fu_240_reg[7]\(6)
    );
\j_9_reg_767[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_0\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_fu_240_reg[7]\(7)
    );
\j_fu_240[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg,
      I1 => ap_loop_init_int_reg_1(0),
      I2 => ap_loop_init_int,
      I3 => \j_fu_240_reg[7]_3\,
      O => \^grp_transmitter_pipeline_vitis_loop_193_912_fu_2422_ap_start_reg_reg_0\
    );
\j_fu_240[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \j_fu_240_reg[7]_3\,
      I1 => \j_fu_240_reg[4]_0\,
      I2 => ap_loop_init_int,
      O => add_ln193_fu_289_p2(0)
    );
\j_fu_240[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"060A"
    )
        port map (
      I0 => \j_fu_240_reg[4]_1\,
      I1 => \j_fu_240_reg[7]_3\,
      I2 => ap_loop_init_int,
      I3 => \j_fu_240_reg[4]_0\,
      O => \j_fu_240_reg[2]\
    );
\j_fu_240[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A00AA"
    )
        port map (
      I0 => \j_fu_240_reg[4]_2\,
      I1 => \j_fu_240_reg[4]_1\,
      I2 => \j_fu_240_reg[4]_0\,
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => \j_fu_240_reg[7]_3\,
      O => add_ln193_fu_289_p2(1)
    );
\j_fu_240[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"060A0A0A0A0A0A0A"
    )
        port map (
      I0 => \j_fu_240_reg[4]\,
      I1 => \j_fu_240_reg[7]_3\,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \j_fu_240_reg[4]_0\,
      I4 => \j_fu_240_reg[4]_1\,
      I5 => \j_fu_240_reg[4]_2\,
      O => add_ln193_fu_289_p2(2)
    );
\j_fu_240[5]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \j_fu_240_reg[7]_1\,
      I1 => ap_loop_init_int,
      I2 => \j_fu_240[7]_i_4__3_n_13\,
      O => add_ln193_fu_289_p2(3)
    );
\j_fu_240[6]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"090A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_2\,
      I1 => \j_fu_240[7]_i_4__3_n_13\,
      I2 => ap_loop_init_int,
      I3 => \j_fu_240_reg[7]_1\,
      O => add_ln193_fu_289_p2(4)
    );
\j_fu_240[7]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF000000000000"
    )
        port map (
      I0 => \j_fu_240_reg[7]_2\,
      I1 => ap_loop_init_int,
      I2 => \j_fu_240_reg[7]_3\,
      I3 => \j_fu_240[7]_i_3__3_n_13\,
      I4 => ap_loop_init_int_reg_1(0),
      I5 => grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg,
      O => \j_fu_240_reg[6]\
    );
\j_fu_240[7]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A060A0A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_0\,
      I1 => \j_fu_240_reg[7]_1\,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \j_fu_240[7]_i_4__3_n_13\,
      I4 => \j_fu_240_reg[7]_2\,
      O => add_ln193_fu_289_p2(5)
    );
\j_fu_240[7]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \j_fu_240_reg[7]_0\,
      I1 => \j_fu_240_reg[7]_1\,
      I2 => \j_fu_240_reg[4]_2\,
      I3 => \j_fu_240_reg[4]_1\,
      I4 => \j_fu_240_reg[4]\,
      I5 => \j_fu_240_reg[4]_0\,
      O => \j_fu_240[7]_i_3__3_n_13\
    );
\j_fu_240[7]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \j_fu_240_reg[4]\,
      I1 => \j_fu_240_reg[7]_3\,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \j_fu_240_reg[4]_0\,
      I4 => \j_fu_240_reg[4]_1\,
      I5 => \j_fu_240_reg[4]_2\,
      O => \j_fu_240[7]_i_4__3_n_13\
    );
\p_reg_reg_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_loop_init_int_reg_1(0),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg,
      O => \^ap_loop_init_int_reg_0\
    );
\ram_reg_0_i_143__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_i_162__0_n_13\,
      CO(3) => \NLW_ram_reg_0_i_143__0_CO_UNCONNECTED\(3),
      CO(2) => \ram_reg_0_i_143__0_n_14\,
      CO(1) => \ram_reg_0_i_143__0_n_15\,
      CO(0) => \ram_reg_0_i_143__0_n_16\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \ram_reg_0_i_95__1\(7 downto 5),
      O(3 downto 0) => \or_ln182_11_reg_5540_reg[11]\(11 downto 8),
      S(3 downto 0) => \ram_reg_0_i_95__1_0\(3 downto 0)
    );
\ram_reg_0_i_162__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_176_n_13,
      CO(3) => \ram_reg_0_i_162__0_n_13\,
      CO(2) => \ram_reg_0_i_162__0_n_14\,
      CO(1) => \ram_reg_0_i_162__0_n_15\,
      CO(0) => \ram_reg_0_i_162__0_n_16\,
      CYINIT => '0',
      DI(3 downto 0) => \ram_reg_0_i_95__1\(4 downto 1),
      O(3 downto 0) => \or_ln182_11_reg_5540_reg[11]\(7 downto 4),
      S(3) => S(0),
      S(2) => ram_reg_0_i_227_n_13,
      S(1) => ram_reg_0_i_228_n_13,
      S(0) => ram_reg_0_i_229_n_13
    );
ram_reg_0_i_176: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_176_n_13,
      CO(2) => ram_reg_0_i_176_n_14,
      CO(1) => ram_reg_0_i_176_n_15,
      CO(0) => ram_reg_0_i_176_n_16,
      CYINIT => \^grp_transmitter_pipeline_vitis_loop_193_912_fu_2422_ap_start_reg_reg_0\,
      DI(3) => \ram_reg_0_i_95__1\(0),
      DI(2 downto 0) => B"110",
      O(3 downto 0) => \or_ln182_11_reg_5540_reg[11]\(3 downto 0),
      S(3) => ram_reg_0_i_251_n_13,
      S(2) => ram_reg_0_i_252_n_13,
      S(1) => ram_reg_0_i_253_n_13,
      S(0) => p_0_in(1)
    );
ram_reg_0_i_227: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA5555"
    )
        port map (
      I0 => \ram_reg_0_i_95__1\(3),
      I1 => ap_loop_init_int,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg,
      I4 => \j_fu_240_reg[7]_0\,
      O => ram_reg_0_i_227_n_13
    );
ram_reg_0_i_228: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA5555"
    )
        port map (
      I0 => \ram_reg_0_i_95__1\(2),
      I1 => ap_loop_init_int,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg,
      I4 => \j_fu_240_reg[7]_2\,
      O => ram_reg_0_i_228_n_13
    );
ram_reg_0_i_229: unisim.vcomponents.LUT5
    generic map(
      INIT => X"59999999"
    )
        port map (
      I0 => \ram_reg_0_i_95__1\(1),
      I1 => \j_fu_240_reg[7]_1\,
      I2 => ap_loop_init_int,
      I3 => ap_loop_init_int_reg_1(0),
      I4 => grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg,
      O => ram_reg_0_i_229_n_13
    );
ram_reg_0_i_251: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA5555"
    )
        port map (
      I0 => \ram_reg_0_i_95__1\(0),
      I1 => ap_loop_init_int,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg,
      I4 => \j_fu_240_reg[4]\,
      O => ram_reg_0_i_251_n_13
    );
ram_reg_0_i_252: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \j_fu_240_reg[4]_2\,
      I1 => ap_loop_init_int,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg,
      O => ram_reg_0_i_252_n_13
    );
ram_reg_0_i_253: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \j_fu_240_reg[4]_1\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => ap_loop_init_int,
      O => ram_reg_0_i_253_n_13
    );
ram_reg_0_i_254: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg,
      I1 => ap_loop_init_int_reg_1(0),
      I2 => ap_loop_init_int,
      I3 => \j_fu_240_reg[4]_0\,
      O => p_0_in(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_57 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter0_reg_reg : out STD_LOGIC;
    grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln193_fu_289_p2 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    \j_fu_240_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \or_ln182_10_reg_5534_reg[11]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_CS_fsm_reg[47]\ : out STD_LOGIC;
    grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[47]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[55]\ : out STD_LOGIC;
    \j_fu_240_reg[6]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[46]\ : out STD_LOGIC;
    \j_fu_240_reg[2]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_loop_init_int_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \j_fu_240_reg[7]_0\ : in STD_LOGIC;
    \j_fu_240_reg[7]_1\ : in STD_LOGIC;
    \j_fu_240_reg[7]_2\ : in STD_LOGIC;
    \j_fu_240_reg[4]\ : in STD_LOGIC;
    \j_fu_240_reg[7]_3\ : in STD_LOGIC;
    \j_fu_240_reg[4]_0\ : in STD_LOGIC;
    \j_fu_240_reg[4]_1\ : in STD_LOGIC;
    \j_fu_240_reg[4]_2\ : in STD_LOGIC;
    \ram_reg_0_i_90__1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ram_reg_0_i_90__1_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataUpsampledI_V_address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ram_reg_0_i_72__1\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_0_i_64__1_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_3 : in STD_LOGIC;
    ram_reg_3_0 : in STD_LOGIC;
    ram_reg_3_1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_57 : entity is "transmitter_flow_control_loop_pipe_sequential_init";
end design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_57;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_57 is
  signal \ap_CS_fsm[48]_i_2_n_13\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__4_n_13\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__4_n_13\ : STD_LOGIC;
  signal \ap_loop_init_int_i_2__6_n_13\ : STD_LOGIC;
  signal \^ap_loop_init_int_reg_0\ : STD_LOGIC;
  signal \^grp_transmitter_pipeline_vitis_loop_193_911_fu_2415_ap_start_reg_reg_0\ : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataUpsampledI_V_address0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \j_fu_240[7]_i_3__2_n_13\ : STD_LOGIC;
  signal \j_fu_240[7]_i_4__2_n_13\ : STD_LOGIC;
  signal \^j_fu_240_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \ram_reg_0_i_121__1_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_145__0_n_16\ : STD_LOGIC;
  signal \ram_reg_0_i_150__0_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_150__0_n_14\ : STD_LOGIC;
  signal \ram_reg_0_i_150__0_n_15\ : STD_LOGIC;
  signal \ram_reg_0_i_150__0_n_16\ : STD_LOGIC;
  signal \ram_reg_0_i_164__0_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_164__0_n_14\ : STD_LOGIC;
  signal \ram_reg_0_i_164__0_n_15\ : STD_LOGIC;
  signal \ram_reg_0_i_164__0_n_16\ : STD_LOGIC;
  signal ram_reg_0_i_213_n_13 : STD_LOGIC;
  signal ram_reg_0_i_235_n_13 : STD_LOGIC;
  signal ram_reg_0_i_236_n_13 : STD_LOGIC;
  signal ram_reg_0_i_237_n_13 : STD_LOGIC;
  signal ram_reg_0_i_238_n_13 : STD_LOGIC;
  signal \NLW_ram_reg_0_i_145__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ram_reg_0_i_145__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[47]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \ap_CS_fsm[48]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__4\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter0_reg_i_1__4\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_2__6\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg_i_1 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \j_10_reg_767[0]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \j_10_reg_767[1]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \j_10_reg_767[2]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \j_10_reg_767[3]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \j_10_reg_767[4]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \j_10_reg_767[5]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \j_10_reg_767[6]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \j_10_reg_767[7]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \j_fu_240[0]_i_1__3\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \j_fu_240[1]_i_1__2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \j_fu_240[2]_i_1__2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \j_fu_240[5]_i_1__2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \j_fu_240[6]_i_1__2\ : label is "soft_lutpair24";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \ram_reg_0_i_145__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_i_150__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_i_164__0\ : label is 35;
  attribute SOFT_HLUTNM of ram_reg_0_i_183 : label is "soft_lutpair22";
begin
  ap_loop_init_int_reg_0 <= \^ap_loop_init_int_reg_0\;
  grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg_reg_0 <= \^grp_transmitter_pipeline_vitis_loop_193_911_fu_2415_ap_start_reg_reg_0\;
  \j_fu_240_reg[7]\(7 downto 0) <= \^j_fu_240_reg[7]\(7 downto 0);
\ap_CS_fsm[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFAAAA"
    )
        port map (
      I0 => ap_loop_init_int_reg_1(3),
      I1 => \ap_CS_fsm[48]_i_2_n_13\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg,
      I4 => ap_loop_init_int_reg_1(0),
      O => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg_reg(0)
    );
\ap_CS_fsm[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000E"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \ap_CS_fsm[48]_i_2_n_13\,
      I3 => ap_loop_init_int_reg_1(3),
      I4 => ap_loop_init_int_reg_1(1),
      I5 => ap_loop_init_int_reg_1(2),
      O => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg_reg(1)
    );
\ap_CS_fsm[47]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBAAAA"
    )
        port map (
      I0 => Q(3),
      I1 => \ap_CS_fsm[48]_i_2_n_13\,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg,
      I3 => ap_done_cache,
      I4 => Q(4),
      O => D(0)
    );
\ap_CS_fsm[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg,
      I2 => \ap_CS_fsm[48]_i_2_n_13\,
      I3 => Q(4),
      O => D(1)
    );
\ap_CS_fsm[48]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \j_fu_240_reg[7]_2\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => ap_loop_init_int,
      I4 => \j_fu_240_reg[7]_3\,
      I5 => \j_fu_240[7]_i_3__2_n_13\,
      O => \ap_CS_fsm[48]_i_2_n_13\
    );
\ap_done_cache_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_CS_fsm[48]_i_2_n_13\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__4_n_13\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__4_n_13\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_reg_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => ap_loop_init_int_reg_1(0),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg,
      I3 => ap_rst_n,
      I4 => \ap_CS_fsm[48]_i_2_n_13\,
      O => ap_enable_reg_pp0_iter0_reg_reg
    );
\ap_loop_init_int_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF57F70000"
    )
        port map (
      I0 => ap_loop_init_int_reg_1(3),
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \ap_loop_init_int_i_2__6_n_13\,
      O => \ap_loop_init_int_i_1__4_n_13\
    );
\ap_loop_init_int_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \ap_CS_fsm[48]_i_2_n_13\,
      I1 => ap_rst_n,
      O => \ap_loop_init_int_i_2__6_n_13\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__4_n_13\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(3),
      I1 => \ap_CS_fsm[48]_i_2_n_13\,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg,
      O => \ap_CS_fsm_reg[46]\
    );
\j_10_reg_767[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_3\,
      I1 => ap_loop_init_int,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg,
      O => \^j_fu_240_reg[7]\(0)
    );
\j_10_reg_767[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[4]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg,
      O => \^j_fu_240_reg[7]\(1)
    );
\j_10_reg_767[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \j_fu_240_reg[4]_1\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => ap_loop_init_int,
      O => \^j_fu_240_reg[7]\(2)
    );
\j_10_reg_767[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \j_fu_240_reg[4]_2\,
      I1 => ap_loop_init_int,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg,
      O => \^j_fu_240_reg[7]\(3)
    );
\j_10_reg_767[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[4]\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \^j_fu_240_reg[7]\(4)
    );
\j_10_reg_767[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_1\,
      I1 => ap_loop_init_int,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg,
      O => \^j_fu_240_reg[7]\(5)
    );
\j_10_reg_767[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_2\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \^j_fu_240_reg[7]\(6)
    );
\j_10_reg_767[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_0\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \^j_fu_240_reg[7]\(7)
    );
\j_fu_240[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg,
      I1 => ap_loop_init_int_reg_1(0),
      I2 => ap_loop_init_int,
      I3 => \j_fu_240_reg[7]_3\,
      O => \^grp_transmitter_pipeline_vitis_loop_193_911_fu_2415_ap_start_reg_reg_0\
    );
\j_fu_240[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \j_fu_240_reg[7]_3\,
      I1 => \j_fu_240_reg[4]_0\,
      I2 => ap_loop_init_int,
      O => add_ln193_fu_289_p2(0)
    );
\j_fu_240[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"060A"
    )
        port map (
      I0 => \j_fu_240_reg[4]_1\,
      I1 => \j_fu_240_reg[7]_3\,
      I2 => ap_loop_init_int,
      I3 => \j_fu_240_reg[4]_0\,
      O => \j_fu_240_reg[2]\
    );
\j_fu_240[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A00AA"
    )
        port map (
      I0 => \j_fu_240_reg[4]_2\,
      I1 => \j_fu_240_reg[4]_1\,
      I2 => \j_fu_240_reg[4]_0\,
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => \j_fu_240_reg[7]_3\,
      O => add_ln193_fu_289_p2(1)
    );
\j_fu_240[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"060A0A0A0A0A0A0A"
    )
        port map (
      I0 => \j_fu_240_reg[4]\,
      I1 => \j_fu_240_reg[7]_3\,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \j_fu_240_reg[4]_0\,
      I4 => \j_fu_240_reg[4]_1\,
      I5 => \j_fu_240_reg[4]_2\,
      O => add_ln193_fu_289_p2(2)
    );
\j_fu_240[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \j_fu_240_reg[7]_1\,
      I1 => ap_loop_init_int,
      I2 => \j_fu_240[7]_i_4__2_n_13\,
      O => add_ln193_fu_289_p2(3)
    );
\j_fu_240[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"090A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_2\,
      I1 => \j_fu_240[7]_i_4__2_n_13\,
      I2 => ap_loop_init_int,
      I3 => \j_fu_240_reg[7]_1\,
      O => add_ln193_fu_289_p2(4)
    );
\j_fu_240[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF000000000000"
    )
        port map (
      I0 => \j_fu_240_reg[7]_2\,
      I1 => ap_loop_init_int,
      I2 => \j_fu_240_reg[7]_3\,
      I3 => \j_fu_240[7]_i_3__2_n_13\,
      I4 => ap_loop_init_int_reg_1(0),
      I5 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg,
      O => \j_fu_240_reg[6]\
    );
\j_fu_240[7]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A060A0A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_0\,
      I1 => \j_fu_240_reg[7]_1\,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \j_fu_240[7]_i_4__2_n_13\,
      I4 => \j_fu_240_reg[7]_2\,
      O => add_ln193_fu_289_p2(5)
    );
\j_fu_240[7]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \j_fu_240_reg[7]_0\,
      I1 => \j_fu_240_reg[7]_1\,
      I2 => \j_fu_240_reg[4]_2\,
      I3 => \j_fu_240_reg[4]_1\,
      I4 => \j_fu_240_reg[4]\,
      I5 => \j_fu_240_reg[4]_0\,
      O => \j_fu_240[7]_i_3__2_n_13\
    );
\j_fu_240[7]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \j_fu_240_reg[4]\,
      I1 => \j_fu_240_reg[7]_3\,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \j_fu_240_reg[4]_0\,
      I4 => \j_fu_240_reg[4]_1\,
      I5 => \j_fu_240_reg[4]_2\,
      O => \j_fu_240[7]_i_4__2_n_13\
    );
\p_reg_reg_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_loop_init_int_reg_1(0),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg,
      O => \^ap_loop_init_int_reg_0\
    );
\ram_reg_0_i_121__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^j_fu_240_reg[7]\(2),
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataUpsampledI_V_address0(1),
      I2 => \ram_reg_0_i_64__1_0\(1),
      I3 => Q(4),
      I4 => Q(1),
      I5 => Q(2),
      O => \ram_reg_0_i_121__1_n_13\
    );
\ram_reg_0_i_124__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AA33AA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataUpsampledI_V_address0(1),
      I1 => p_0_in(0),
      I2 => \ram_reg_0_i_64__1_0\(0),
      I3 => Q(4),
      I4 => Q(1),
      I5 => Q(2),
      O => \ap_CS_fsm_reg[47]_0\
    );
\ram_reg_0_i_127__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0FAA0FAACCAA00"
    )
        port map (
      I0 => \^grp_transmitter_pipeline_vitis_loop_193_911_fu_2415_ap_start_reg_reg_0\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataUpsampledI_V_address0(0),
      I2 => \ram_reg_0_i_72__1\,
      I3 => Q(4),
      I4 => Q(1),
      I5 => Q(2),
      O => \ap_CS_fsm_reg[47]\
    );
\ram_reg_0_i_145__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_i_150__0_n_13\,
      CO(3 downto 1) => \NLW_ram_reg_0_i_145__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \ram_reg_0_i_145__0_n_16\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \ram_reg_0_i_90__1\(7),
      O(3 downto 2) => \NLW_ram_reg_0_i_145__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \or_ln182_10_reg_5534_reg[11]\(9 downto 8),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \ram_reg_0_i_90__1_0\(1 downto 0)
    );
\ram_reg_0_i_150__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_i_164__0_n_13\,
      CO(3) => \ram_reg_0_i_150__0_n_13\,
      CO(2) => \ram_reg_0_i_150__0_n_14\,
      CO(1) => \ram_reg_0_i_150__0_n_15\,
      CO(0) => \ram_reg_0_i_150__0_n_16\,
      CYINIT => '0',
      DI(3 downto 0) => \ram_reg_0_i_90__1\(6 downto 3),
      O(3 downto 0) => \or_ln182_10_reg_5534_reg[11]\(7 downto 4),
      S(3 downto 1) => S(2 downto 0),
      S(0) => ram_reg_0_i_213_n_13
    );
\ram_reg_0_i_164__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_0_i_164__0_n_13\,
      CO(2) => \ram_reg_0_i_164__0_n_14\,
      CO(1) => \ram_reg_0_i_164__0_n_15\,
      CO(0) => \ram_reg_0_i_164__0_n_16\,
      CYINIT => p_0_in_0(2),
      DI(3 downto 1) => \ram_reg_0_i_90__1\(2 downto 0),
      DI(0) => '1',
      O(3 downto 0) => \or_ln182_10_reg_5534_reg[11]\(3 downto 0),
      S(3) => ram_reg_0_i_235_n_13,
      S(2) => ram_reg_0_i_236_n_13,
      S(1) => ram_reg_0_i_237_n_13,
      S(0) => ram_reg_0_i_238_n_13
    );
ram_reg_0_i_183: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg,
      I1 => ap_loop_init_int_reg_1(0),
      I2 => ap_loop_init_int,
      I3 => \j_fu_240_reg[4]_0\,
      O => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataUpsampledI_V_address0(1)
    );
ram_reg_0_i_213: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA5555"
    )
        port map (
      I0 => \ram_reg_0_i_90__1\(3),
      I1 => ap_loop_init_int,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg,
      I4 => \j_fu_240_reg[7]_0\,
      O => ram_reg_0_i_213_n_13
    );
ram_reg_0_i_234: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_loop_init_int_reg_1(0),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg,
      I3 => \j_fu_240_reg[4]_1\,
      O => p_0_in_0(2)
    );
ram_reg_0_i_235: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA5555"
    )
        port map (
      I0 => \ram_reg_0_i_90__1\(2),
      I1 => ap_loop_init_int,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg,
      I4 => \j_fu_240_reg[7]_2\,
      O => ram_reg_0_i_235_n_13
    );
ram_reg_0_i_236: unisim.vcomponents.LUT5
    generic map(
      INIT => X"59999999"
    )
        port map (
      I0 => \ram_reg_0_i_90__1\(1),
      I1 => \j_fu_240_reg[7]_1\,
      I2 => ap_loop_init_int,
      I3 => ap_loop_init_int_reg_1(0),
      I4 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg,
      O => ram_reg_0_i_236_n_13
    );
ram_reg_0_i_237: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA5555"
    )
        port map (
      I0 => \ram_reg_0_i_90__1\(0),
      I1 => ap_loop_init_int,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg,
      I4 => \j_fu_240_reg[4]\,
      O => ram_reg_0_i_237_n_13
    );
ram_reg_0_i_238: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \j_fu_240_reg[4]_2\,
      I1 => ap_loop_init_int,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg,
      O => ram_reg_0_i_238_n_13
    );
\ram_reg_0_i_64__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000BA0000FFBA"
    )
        port map (
      I0 => ram_reg_3,
      I1 => ram_reg_3_0,
      I2 => \ram_reg_0_i_121__1_n_13\,
      I3 => Q(5),
      I4 => Q(0),
      I5 => ram_reg_3_1(0),
      O => \ap_CS_fsm_reg[55]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_60 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter0_reg_reg : out STD_LOGIC;
    grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln193_fu_289_p2 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    \j_fu_240_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \or_ln182_9_reg_5528_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg_reg_0 : out STD_LOGIC;
    \j_fu_240_reg[6]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[44]\ : out STD_LOGIC;
    \j_fu_240_reg[2]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_init_int_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \j_fu_240_reg[7]_0\ : in STD_LOGIC;
    \j_fu_240_reg[7]_1\ : in STD_LOGIC;
    \j_fu_240_reg[7]_2\ : in STD_LOGIC;
    \j_fu_240_reg[4]\ : in STD_LOGIC;
    \j_fu_240_reg[7]_3\ : in STD_LOGIC;
    \j_fu_240_reg[4]_0\ : in STD_LOGIC;
    \j_fu_240_reg[4]_1\ : in STD_LOGIC;
    \j_fu_240_reg[4]_2\ : in STD_LOGIC;
    \ram_reg_0_i_96__1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_0_i_96__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_60 : entity is "transmitter_flow_control_loop_pipe_sequential_init";
end design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_60;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_60 is
  signal \ap_CS_fsm[46]_i_2_n_13\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__3_n_13\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__3_n_13\ : STD_LOGIC;
  signal \ap_loop_init_int_i_2__5_n_13\ : STD_LOGIC;
  signal \^ap_loop_init_int_reg_0\ : STD_LOGIC;
  signal \^grp_transmitter_pipeline_vitis_loop_193_910_fu_2408_ap_start_reg_reg_0\ : STD_LOGIC;
  signal \j_fu_240[7]_i_3__1_n_13\ : STD_LOGIC;
  signal \j_fu_240[7]_i_4__1_n_13\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \ram_reg_0_i_147__0_n_14\ : STD_LOGIC;
  signal \ram_reg_0_i_147__0_n_15\ : STD_LOGIC;
  signal \ram_reg_0_i_147__0_n_16\ : STD_LOGIC;
  signal \ram_reg_0_i_163__0_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_163__0_n_14\ : STD_LOGIC;
  signal \ram_reg_0_i_163__0_n_15\ : STD_LOGIC;
  signal \ram_reg_0_i_163__0_n_16\ : STD_LOGIC;
  signal ram_reg_0_i_177_n_13 : STD_LOGIC;
  signal ram_reg_0_i_177_n_14 : STD_LOGIC;
  signal ram_reg_0_i_177_n_15 : STD_LOGIC;
  signal ram_reg_0_i_177_n_16 : STD_LOGIC;
  signal ram_reg_0_i_231_n_13 : STD_LOGIC;
  signal ram_reg_0_i_232_n_13 : STD_LOGIC;
  signal ram_reg_0_i_233_n_13 : STD_LOGIC;
  signal ram_reg_0_i_255_n_13 : STD_LOGIC;
  signal ram_reg_0_i_256_n_13 : STD_LOGIC;
  signal ram_reg_0_i_258_n_13 : STD_LOGIC;
  signal \NLW_ram_reg_0_i_147__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[45]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \ap_CS_fsm[46]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__3\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter0_reg_i_1__3\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_2__5\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg_i_1 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \j_11_reg_767[0]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \j_11_reg_767[1]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \j_11_reg_767[2]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \j_11_reg_767[3]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \j_11_reg_767[4]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \j_11_reg_767[5]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \j_11_reg_767[6]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \j_11_reg_767[7]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \j_fu_240[1]_i_1__1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \j_fu_240[2]_i_1__1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \j_fu_240[5]_i_1__1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \j_fu_240[6]_i_1__1\ : label is "soft_lutpair13";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \ram_reg_0_i_147__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_i_163__0\ : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_0_i_177 : label is 35;
begin
  ap_loop_init_int_reg_0 <= \^ap_loop_init_int_reg_0\;
  grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg_reg_0 <= \^grp_transmitter_pipeline_vitis_loop_193_910_fu_2408_ap_start_reg_reg_0\;
\ap_CS_fsm[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFAAAA"
    )
        port map (
      I0 => ap_loop_init_int_reg_1(3),
      I1 => \ap_CS_fsm[46]_i_2_n_13\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg,
      I4 => ap_loop_init_int_reg_1(0),
      O => grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg_reg(0)
    );
\ap_CS_fsm[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000E"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \ap_CS_fsm[46]_i_2_n_13\,
      I3 => ap_loop_init_int_reg_1(3),
      I4 => ap_loop_init_int_reg_1(1),
      I5 => ap_loop_init_int_reg_1(2),
      O => grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg_reg(1)
    );
\ap_CS_fsm[45]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => \ap_CS_fsm[46]_i_2_n_13\,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg,
      I3 => ap_done_cache,
      I4 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg,
      I2 => \ap_CS_fsm[46]_i_2_n_13\,
      I3 => Q(1),
      O => D(1)
    );
\ap_CS_fsm[46]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \j_fu_240_reg[7]_2\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => ap_loop_init_int,
      I4 => \j_fu_240_reg[7]_3\,
      I5 => \j_fu_240[7]_i_3__1_n_13\,
      O => \ap_CS_fsm[46]_i_2_n_13\
    );
\ap_done_cache_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_CS_fsm[46]_i_2_n_13\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__3_n_13\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__3_n_13\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_reg_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => ap_loop_init_int_reg_1(0),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg,
      I3 => ap_rst_n,
      I4 => \ap_CS_fsm[46]_i_2_n_13\,
      O => ap_enable_reg_pp0_iter0_reg_reg
    );
\ap_loop_init_int_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF57F70000"
    )
        port map (
      I0 => ap_loop_init_int_reg_1(3),
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \ap_loop_init_int_i_2__5_n_13\,
      O => \ap_loop_init_int_i_1__3_n_13\
    );
\ap_loop_init_int_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \ap_CS_fsm[46]_i_2_n_13\,
      I1 => ap_rst_n,
      O => \ap_loop_init_int_i_2__5_n_13\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__3_n_13\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(0),
      I1 => \ap_CS_fsm[46]_i_2_n_13\,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg,
      O => \ap_CS_fsm_reg[44]\
    );
\j_11_reg_767[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_3\,
      I1 => ap_loop_init_int,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg,
      O => \j_fu_240_reg[7]\(0)
    );
\j_11_reg_767[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \j_fu_240_reg[4]_0\,
      I1 => ap_loop_init_int,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg,
      O => \j_fu_240_reg[7]\(1)
    );
\j_11_reg_767[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[4]_1\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_fu_240_reg[7]\(2)
    );
\j_11_reg_767[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \j_fu_240_reg[4]_2\,
      I1 => ap_loop_init_int,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg,
      O => \j_fu_240_reg[7]\(3)
    );
\j_11_reg_767[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[4]\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_fu_240_reg[7]\(4)
    );
\j_11_reg_767[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_1\,
      I1 => ap_loop_init_int,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg,
      O => \j_fu_240_reg[7]\(5)
    );
\j_11_reg_767[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_2\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_fu_240_reg[7]\(6)
    );
\j_11_reg_767[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_0\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_fu_240_reg[7]\(7)
    );
\j_fu_240[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg,
      I1 => ap_loop_init_int_reg_1(0),
      I2 => ap_loop_init_int,
      I3 => \j_fu_240_reg[7]_3\,
      O => \^grp_transmitter_pipeline_vitis_loop_193_910_fu_2408_ap_start_reg_reg_0\
    );
\j_fu_240[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \j_fu_240_reg[7]_3\,
      I1 => \j_fu_240_reg[4]_0\,
      I2 => ap_loop_init_int,
      O => add_ln193_fu_289_p2(0)
    );
\j_fu_240[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"060A"
    )
        port map (
      I0 => \j_fu_240_reg[4]_1\,
      I1 => \j_fu_240_reg[7]_3\,
      I2 => ap_loop_init_int,
      I3 => \j_fu_240_reg[4]_0\,
      O => \j_fu_240_reg[2]\
    );
\j_fu_240[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A00AA"
    )
        port map (
      I0 => \j_fu_240_reg[4]_2\,
      I1 => \j_fu_240_reg[4]_1\,
      I2 => \j_fu_240_reg[4]_0\,
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => \j_fu_240_reg[7]_3\,
      O => add_ln193_fu_289_p2(1)
    );
\j_fu_240[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"060A0A0A0A0A0A0A"
    )
        port map (
      I0 => \j_fu_240_reg[4]\,
      I1 => \j_fu_240_reg[7]_3\,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \j_fu_240_reg[4]_0\,
      I4 => \j_fu_240_reg[4]_1\,
      I5 => \j_fu_240_reg[4]_2\,
      O => add_ln193_fu_289_p2(2)
    );
\j_fu_240[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \j_fu_240_reg[7]_1\,
      I1 => ap_loop_init_int,
      I2 => \j_fu_240[7]_i_4__1_n_13\,
      O => add_ln193_fu_289_p2(3)
    );
\j_fu_240[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"090A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_2\,
      I1 => \j_fu_240[7]_i_4__1_n_13\,
      I2 => ap_loop_init_int,
      I3 => \j_fu_240_reg[7]_1\,
      O => add_ln193_fu_289_p2(4)
    );
\j_fu_240[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF000000000000"
    )
        port map (
      I0 => \j_fu_240_reg[7]_2\,
      I1 => ap_loop_init_int,
      I2 => \j_fu_240_reg[7]_3\,
      I3 => \j_fu_240[7]_i_3__1_n_13\,
      I4 => ap_loop_init_int_reg_1(0),
      I5 => grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg,
      O => \j_fu_240_reg[6]\
    );
\j_fu_240[7]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A060A0A"
    )
        port map (
      I0 => \j_fu_240_reg[7]_0\,
      I1 => \j_fu_240_reg[7]_1\,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \j_fu_240[7]_i_4__1_n_13\,
      I4 => \j_fu_240_reg[7]_2\,
      O => add_ln193_fu_289_p2(5)
    );
\j_fu_240[7]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \j_fu_240_reg[7]_0\,
      I1 => \j_fu_240_reg[7]_1\,
      I2 => \j_fu_240_reg[4]_2\,
      I3 => \j_fu_240_reg[4]_1\,
      I4 => \j_fu_240_reg[4]\,
      I5 => \j_fu_240_reg[4]_0\,
      O => \j_fu_240[7]_i_3__1_n_13\
    );
\j_fu_240[7]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \j_fu_240_reg[4]\,
      I1 => \j_fu_240_reg[7]_3\,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \j_fu_240_reg[4]_0\,
      I4 => \j_fu_240_reg[4]_1\,
      I5 => \j_fu_240_reg[4]_2\,
      O => \j_fu_240[7]_i_4__1_n_13\
    );
\p_reg_reg_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_loop_init_int_reg_1(0),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg,
      O => \^ap_loop_init_int_reg_0\
    );
\ram_reg_0_i_147__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_i_163__0_n_13\,
      CO(3) => \NLW_ram_reg_0_i_147__0_CO_UNCONNECTED\(3),
      CO(2) => \ram_reg_0_i_147__0_n_14\,
      CO(1) => \ram_reg_0_i_147__0_n_15\,
      CO(0) => \ram_reg_0_i_147__0_n_16\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \ram_reg_0_i_96__1\(7 downto 5),
      O(3 downto 0) => \or_ln182_9_reg_5528_reg[11]\(11 downto 8),
      S(3 downto 0) => \ram_reg_0_i_96__1_0\(3 downto 0)
    );
\ram_reg_0_i_163__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_177_n_13,
      CO(3) => \ram_reg_0_i_163__0_n_13\,
      CO(2) => \ram_reg_0_i_163__0_n_14\,
      CO(1) => \ram_reg_0_i_163__0_n_15\,
      CO(0) => \ram_reg_0_i_163__0_n_16\,
      CYINIT => '0',
      DI(3 downto 0) => \ram_reg_0_i_96__1\(4 downto 1),
      O(3 downto 0) => \or_ln182_9_reg_5528_reg[11]\(7 downto 4),
      S(3) => S(0),
      S(2) => ram_reg_0_i_231_n_13,
      S(1) => ram_reg_0_i_232_n_13,
      S(0) => ram_reg_0_i_233_n_13
    );
ram_reg_0_i_177: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_177_n_13,
      CO(2) => ram_reg_0_i_177_n_14,
      CO(1) => ram_reg_0_i_177_n_15,
      CO(0) => ram_reg_0_i_177_n_16,
      CYINIT => \^grp_transmitter_pipeline_vitis_loop_193_910_fu_2408_ap_start_reg_reg_0\,
      DI(3) => \ram_reg_0_i_96__1\(0),
      DI(2 downto 0) => B"101",
      O(3 downto 0) => \or_ln182_9_reg_5528_reg[11]\(3 downto 0),
      S(3) => ram_reg_0_i_255_n_13,
      S(2) => ram_reg_0_i_256_n_13,
      S(1) => p_0_in(2),
      S(0) => ram_reg_0_i_258_n_13
    );
ram_reg_0_i_231: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA5555"
    )
        port map (
      I0 => \ram_reg_0_i_96__1\(3),
      I1 => ap_loop_init_int,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg,
      I4 => \j_fu_240_reg[7]_0\,
      O => ram_reg_0_i_231_n_13
    );
ram_reg_0_i_232: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA5555"
    )
        port map (
      I0 => \ram_reg_0_i_96__1\(2),
      I1 => ap_loop_init_int,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg,
      I4 => \j_fu_240_reg[7]_2\,
      O => ram_reg_0_i_232_n_13
    );
ram_reg_0_i_233: unisim.vcomponents.LUT5
    generic map(
      INIT => X"59999999"
    )
        port map (
      I0 => \ram_reg_0_i_96__1\(1),
      I1 => \j_fu_240_reg[7]_1\,
      I2 => ap_loop_init_int,
      I3 => ap_loop_init_int_reg_1(0),
      I4 => grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg,
      O => ram_reg_0_i_233_n_13
    );
ram_reg_0_i_255: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA5555"
    )
        port map (
      I0 => \ram_reg_0_i_96__1\(0),
      I1 => ap_loop_init_int,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg,
      I4 => \j_fu_240_reg[4]\,
      O => ram_reg_0_i_255_n_13
    );
ram_reg_0_i_256: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \j_fu_240_reg[4]_2\,
      I1 => ap_loop_init_int,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg,
      O => ram_reg_0_i_256_n_13
    );
ram_reg_0_i_257: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_loop_init_int_reg_1(0),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg,
      I3 => \j_fu_240_reg[4]_1\,
      O => p_0_in(2)
    );
ram_reg_0_i_258: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \j_fu_240_reg[4]_0\,
      I1 => ap_loop_init_int,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg,
      O => ram_reg_0_i_258_n_13
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \j_reg_767_reg[4]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 13 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0 : entity is "transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0";
end design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0 is
  signal \^d\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_reg_reg_i_53__14_n_13\ : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_109 : STD_LOGIC;
  signal p_reg_reg_n_110 : STD_LOGIC;
  signal p_reg_reg_n_111 : STD_LOGIC;
  signal p_reg_reg_n_112 : STD_LOGIC;
  signal p_reg_reg_n_113 : STD_LOGIC;
  signal p_reg_reg_n_114 : STD_LOGIC;
  signal p_reg_reg_n_115 : STD_LOGIC;
  signal p_reg_reg_n_116 : STD_LOGIC;
  signal p_reg_reg_n_117 : STD_LOGIC;
  signal p_reg_reg_n_118 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  D(15 downto 0) <= \^d\(15 downto 0);
  E(0) <= \^e\(0);
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(13),
      A(28) => A(13),
      A(27) => A(13),
      A(26) => A(13),
      A(25) => A(13),
      A(24) => A(13),
      A(23) => A(13),
      A(22) => A(13),
      A(21) => A(13),
      A(20) => A(13),
      A(19) => A(13),
      A(18) => A(13),
      A(17) => A(13),
      A(16) => A(13),
      A(15) => A(13),
      A(14) => A(13),
      A(13 downto 0) => A(13 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q0(15),
      B(16) => q0(15),
      B(15 downto 0) => q0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 31) => B"00000000000000000",
      C(30 downto 15) => \^d\(15 downto 0),
      C(14 downto 0) => B"000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => \^e\(0),
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 31),
      P(30 downto 15) => \^d\(15 downto 0),
      P(14) => p_reg_reg_n_104,
      P(13) => p_reg_reg_n_105,
      P(12) => p_reg_reg_n_106,
      P(11) => p_reg_reg_n_107,
      P(10) => p_reg_reg_n_108,
      P(9) => p_reg_reg_n_109,
      P(8) => p_reg_reg_n_110,
      P(7) => p_reg_reg_n_111,
      P(6) => p_reg_reg_n_112,
      P(5) => p_reg_reg_n_113,
      P(4) => p_reg_reg_n_114,
      P(3) => p_reg_reg_n_115,
      P(2) => p_reg_reg_n_116,
      P(1) => p_reg_reg_n_117,
      P(0) => p_reg_reg_n_118,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => SR(0),
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_17__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E6AA55F7"
    )
        port map (
      I0 => p_reg_reg_0(4),
      I1 => p_reg_reg_0(2),
      I2 => \p_reg_reg_i_53__14_n_13\,
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(5),
      I5 => p_reg_reg_0(6),
      O => \j_reg_767_reg[4]\
    );
\p_reg_reg_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter1,
      O => \^e\(0)
    );
\p_reg_reg_i_53__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_reg_reg_0(1),
      I1 => p_reg_reg_0(0),
      O => \p_reg_reg_i_53__14_n_13\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_14 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_14 : entity is "transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0";
end design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_14;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_14 is
  signal \^d\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \mux_1938_16_1_1_U48/mux_6_1__105\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mux_6_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mux_6_2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \p_reg_reg_i_17__1_n_13\ : STD_LOGIC;
  signal \p_reg_reg_i_53__1_n_13\ : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_109 : STD_LOGIC;
  signal p_reg_reg_n_110 : STD_LOGIC;
  signal p_reg_reg_n_111 : STD_LOGIC;
  signal p_reg_reg_n_112 : STD_LOGIC;
  signal p_reg_reg_n_113 : STD_LOGIC;
  signal p_reg_reg_n_114 : STD_LOGIC;
  signal p_reg_reg_n_115 : STD_LOGIC;
  signal p_reg_reg_n_116 : STD_LOGIC;
  signal p_reg_reg_n_117 : STD_LOGIC;
  signal p_reg_reg_n_118 : STD_LOGIC;
  signal tmp_9_fu_319_p195 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  D(15 downto 0) <= \^d\(15 downto 0);
  E(0) <= \^e\(0);
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => tmp_9_fu_319_p195(15),
      A(28) => tmp_9_fu_319_p195(15),
      A(27) => tmp_9_fu_319_p195(15),
      A(26) => tmp_9_fu_319_p195(15),
      A(25) => tmp_9_fu_319_p195(15),
      A(24) => tmp_9_fu_319_p195(15),
      A(23) => tmp_9_fu_319_p195(15),
      A(22) => tmp_9_fu_319_p195(15),
      A(21) => tmp_9_fu_319_p195(15),
      A(20) => tmp_9_fu_319_p195(15),
      A(19) => tmp_9_fu_319_p195(15),
      A(18) => tmp_9_fu_319_p195(15),
      A(17) => tmp_9_fu_319_p195(15),
      A(16) => tmp_9_fu_319_p195(15),
      A(15) => tmp_9_fu_319_p195(15),
      A(14) => tmp_9_fu_319_p195(15),
      A(13) => tmp_9_fu_319_p195(15),
      A(12 downto 0) => tmp_9_fu_319_p195(12 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q0(15),
      B(16) => q0(15),
      B(15 downto 0) => q0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 31) => B"00000000000000000",
      C(30 downto 15) => \^d\(15 downto 0),
      C(14 downto 0) => B"000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => \^e\(0),
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 31),
      P(30 downto 15) => \^d\(15 downto 0),
      P(14) => p_reg_reg_n_104,
      P(13) => p_reg_reg_n_105,
      P(12) => p_reg_reg_n_106,
      P(11) => p_reg_reg_n_107,
      P(10) => p_reg_reg_n_108,
      P(9) => p_reg_reg_n_109,
      P(8) => p_reg_reg_n_110,
      P(7) => p_reg_reg_n_111,
      P(6) => p_reg_reg_n_112,
      P(5) => p_reg_reg_n_113,
      P(4) => p_reg_reg_n_114,
      P(3) => p_reg_reg_n_115,
      P(2) => p_reg_reg_n_116,
      P(1) => p_reg_reg_n_117,
      P(0) => p_reg_reg_n_118,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => SR(0),
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(6),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U48/mux_6_1__105\(6),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(6),
      O => tmp_9_fu_319_p195(6)
    );
\p_reg_reg_i_11__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(5),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U48/mux_6_1__105\(5),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(5),
      O => tmp_9_fu_319_p195(5)
    );
\p_reg_reg_i_12__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => mux_6_2(4),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U48/mux_6_1__105\(4),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(4),
      O => tmp_9_fu_319_p195(4)
    );
\p_reg_reg_i_13__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(3),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U48/mux_6_1__105\(3),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(3),
      O => tmp_9_fu_319_p195(3)
    );
\p_reg_reg_i_14__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(2),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U48/mux_6_1__105\(2),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(2),
      O => tmp_9_fu_319_p195(2)
    );
\p_reg_reg_i_15__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(1),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U48/mux_6_1__105\(1),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(1),
      O => tmp_9_fu_319_p195(1)
    );
\p_reg_reg_i_16__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => mux_6_2(0),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U48/mux_6_1__105\(0),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(0),
      O => tmp_9_fu_319_p195(0)
    );
\p_reg_reg_i_17__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E6AA55F7"
    )
        port map (
      I0 => p_reg_reg_0(4),
      I1 => p_reg_reg_0(2),
      I2 => \p_reg_reg_i_53__1_n_13\,
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(5),
      I5 => p_reg_reg_0(6),
      O => \p_reg_reg_i_17__1_n_13\
    );
\p_reg_reg_i_18__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000000011111"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(3),
      I2 => p_reg_reg_0(0),
      I3 => p_reg_reg_0(1),
      I4 => p_reg_reg_0(2),
      I5 => p_reg_reg_0(4),
      O => \mux_1938_16_1_1_U48/mux_6_1__105\(15)
    );
\p_reg_reg_i_19__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA5AFB5AFF5A5F0"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(0),
      I2 => p_reg_reg_0(4),
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_0(15)
    );
\p_reg_reg_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter1,
      O => \^e\(0)
    );
\p_reg_reg_i_20__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C6E6C6E667636373"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(2),
      I3 => p_reg_reg_0(1),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(3),
      O => \mux_1938_16_1_1_U48/mux_6_1__105\(12)
    );
\p_reg_reg_i_21__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0D2DB4B0F0F0F"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(0),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => \mux_1938_16_1_1_U48/mux_6_1__105\(11)
    );
\p_reg_reg_i_22__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAE88811175756D"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(0),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => \mux_1938_16_1_1_U48/mux_6_1__105\(10)
    );
\p_reg_reg_i_23__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38ACACAC8C8C8C8C"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(0),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_2(9)
    );
\p_reg_reg_i_24__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B331B24D8CCD81F0"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => \mux_1938_16_1_1_U48/mux_6_1__105\(9)
    );
\p_reg_reg_i_25__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F050F150F5505F0"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(0),
      I2 => p_reg_reg_0(4),
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_0(9)
    );
\p_reg_reg_i_26__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B8CBBCC88C88899"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(0),
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_2(8)
    );
\p_reg_reg_i_27__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"542BD42A6BD6A59F"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => \mux_1938_16_1_1_U48/mux_6_1__105\(8)
    );
\p_reg_reg_i_28__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"85050F350FF50550"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(0),
      I2 => p_reg_reg_0(4),
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_0(8)
    );
\p_reg_reg_i_29__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"68FEEEEADBDFDE8B"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(0),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_2(7)
    );
\p_reg_reg_i_30__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"52B99D4ABEB7D9D3"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(1),
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(2),
      I5 => p_reg_reg_0(0),
      O => \mux_1938_16_1_1_U48/mux_6_1__105\(7)
    );
\p_reg_reg_i_31__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FAFD59F5F7F055A"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(0),
      I2 => p_reg_reg_0(4),
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_0(7)
    );
\p_reg_reg_i_32__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"43D2E507F102E576"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => mux_6_2(6)
    );
\p_reg_reg_i_33__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"329D4002B94CE700"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => \mux_1938_16_1_1_U48/mux_6_1__105\(6)
    );
\p_reg_reg_i_34__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7262A2F2009FDF2A"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(0),
      I2 => p_reg_reg_0(4),
      I3 => p_reg_reg_0(1),
      I4 => p_reg_reg_0(2),
      I5 => p_reg_reg_0(3),
      O => mux_6_0(6)
    );
\p_reg_reg_i_35__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6615D4F7D7A3379A"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => mux_6_2(5)
    );
\p_reg_reg_i_36__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"46524C324A62A502"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => \mux_1938_16_1_1_U48/mux_6_1__105\(5)
    );
\p_reg_reg_i_37__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CEE25FBBAE698C66"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(0),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(3),
      I5 => p_reg_reg_0(1),
      O => mux_6_0(5)
    );
\p_reg_reg_i_38__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6BDD1A9834E73D73"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(0),
      I4 => p_reg_reg_0(2),
      I5 => p_reg_reg_0(1),
      O => mux_6_2(4)
    );
\p_reg_reg_i_39__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B868161DFBDFBD0F"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => \mux_1938_16_1_1_U48/mux_6_1__105\(4)
    );
\p_reg_reg_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_reg_reg_i_17__1_n_13\,
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U48/mux_6_1__105\(15),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(15),
      O => tmp_9_fu_319_p195(15)
    );
\p_reg_reg_i_40__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B25DCC861BEE9B73"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(2),
      I3 => p_reg_reg_0(1),
      I4 => p_reg_reg_0(3),
      I5 => p_reg_reg_0(0),
      O => mux_6_0(4)
    );
\p_reg_reg_i_41__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D2468AE23505B6D"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => mux_6_2(3)
    );
\p_reg_reg_i_42__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69624696CB24D3FF"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(1),
      I4 => p_reg_reg_0(2),
      I5 => p_reg_reg_0(0),
      O => \mux_1938_16_1_1_U48/mux_6_1__105\(3)
    );
\p_reg_reg_i_43__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"751624B20AC4DA6C"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => mux_6_0(3)
    );
\p_reg_reg_i_44__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"23C552BD2E6B5A06"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => mux_6_2(2)
    );
\p_reg_reg_i_45__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D6666B8A7E5DBF0"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => \mux_1938_16_1_1_U48/mux_6_1__105\(2)
    );
\p_reg_reg_i_46__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D674A3C4BD4A5A0A"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => mux_6_0(2)
    );
\p_reg_reg_i_47__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A1319A90CBB2B510"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => mux_6_2(1)
    );
\p_reg_reg_i_48__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A072E4274E058100"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => \mux_1938_16_1_1_U48/mux_6_1__105\(1)
    );
\p_reg_reg_i_49__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4DD309598C85AD80"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => mux_6_0(1)
    );
\p_reg_reg_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_reg_reg_i_17__1_n_13\,
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U48/mux_6_1__105\(12),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(15),
      O => tmp_9_fu_319_p195(12)
    );
\p_reg_reg_i_50__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"31C6D29C558A8B7F"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => mux_6_2(0)
    );
\p_reg_reg_i_51__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"42A3C542EBD7DB63"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => \mux_1938_16_1_1_U48/mux_6_1__105\(0)
    );
\p_reg_reg_i_52__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"394B51AA638CD1EF"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => mux_6_0(0)
    );
\p_reg_reg_i_53__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_reg_reg_0(1),
      I1 => p_reg_reg_0(0),
      O => \p_reg_reg_i_53__1_n_13\
    );
\p_reg_reg_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_reg_reg_i_17__1_n_13\,
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U48/mux_6_1__105\(11),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(15),
      O => tmp_9_fu_319_p195(11)
    );
\p_reg_reg_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_reg_reg_i_17__1_n_13\,
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U48/mux_6_1__105\(10),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(15),
      O => tmp_9_fu_319_p195(10)
    );
\p_reg_reg_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(9),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U48/mux_6_1__105\(9),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(9),
      O => tmp_9_fu_319_p195(9)
    );
\p_reg_reg_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(8),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U48/mux_6_1__105\(8),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(8),
      O => tmp_9_fu_319_p195(8)
    );
\p_reg_reg_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(7),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U48/mux_6_1__105\(7),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(7),
      O => tmp_9_fu_319_p195(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_17 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_17 : entity is "transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0";
end design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_17;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_17 is
  signal \^d\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \mux_1938_16_1_1_U43/mux_6_1__105\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mux_6_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mux_6_2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \p_reg_reg_i_17__0_n_13\ : STD_LOGIC;
  signal \p_reg_reg_i_53__0_n_13\ : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_109 : STD_LOGIC;
  signal p_reg_reg_n_110 : STD_LOGIC;
  signal p_reg_reg_n_111 : STD_LOGIC;
  signal p_reg_reg_n_112 : STD_LOGIC;
  signal p_reg_reg_n_113 : STD_LOGIC;
  signal p_reg_reg_n_114 : STD_LOGIC;
  signal p_reg_reg_n_115 : STD_LOGIC;
  signal p_reg_reg_n_116 : STD_LOGIC;
  signal p_reg_reg_n_117 : STD_LOGIC;
  signal p_reg_reg_n_118 : STD_LOGIC;
  signal tmp_8_fu_319_p195 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  D(15 downto 0) <= \^d\(15 downto 0);
  E(0) <= \^e\(0);
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => tmp_8_fu_319_p195(15),
      A(28) => tmp_8_fu_319_p195(15),
      A(27) => tmp_8_fu_319_p195(15),
      A(26) => tmp_8_fu_319_p195(15),
      A(25) => tmp_8_fu_319_p195(15),
      A(24) => tmp_8_fu_319_p195(15),
      A(23) => tmp_8_fu_319_p195(15),
      A(22) => tmp_8_fu_319_p195(15),
      A(21) => tmp_8_fu_319_p195(15),
      A(20) => tmp_8_fu_319_p195(15),
      A(19) => tmp_8_fu_319_p195(15),
      A(18) => tmp_8_fu_319_p195(15),
      A(17) => tmp_8_fu_319_p195(15),
      A(16) => tmp_8_fu_319_p195(15),
      A(15) => tmp_8_fu_319_p195(15),
      A(14) => tmp_8_fu_319_p195(15),
      A(13) => tmp_8_fu_319_p195(15),
      A(12 downto 0) => tmp_8_fu_319_p195(12 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q0(15),
      B(16) => q0(15),
      B(15 downto 0) => q0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 31) => B"00000000000000000",
      C(30 downto 15) => \^d\(15 downto 0),
      C(14 downto 0) => B"000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => \^e\(0),
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 31),
      P(30 downto 15) => \^d\(15 downto 0),
      P(14) => p_reg_reg_n_104,
      P(13) => p_reg_reg_n_105,
      P(12) => p_reg_reg_n_106,
      P(11) => p_reg_reg_n_107,
      P(10) => p_reg_reg_n_108,
      P(9) => p_reg_reg_n_109,
      P(8) => p_reg_reg_n_110,
      P(7) => p_reg_reg_n_111,
      P(6) => p_reg_reg_n_112,
      P(5) => p_reg_reg_n_113,
      P(4) => p_reg_reg_n_114,
      P(3) => p_reg_reg_n_115,
      P(2) => p_reg_reg_n_116,
      P(1) => p_reg_reg_n_117,
      P(0) => p_reg_reg_n_118,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => SR(0),
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(6),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U43/mux_6_1__105\(6),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(6),
      O => tmp_8_fu_319_p195(6)
    );
\p_reg_reg_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(5),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U43/mux_6_1__105\(5),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(5),
      O => tmp_8_fu_319_p195(5)
    );
\p_reg_reg_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => mux_6_2(4),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U43/mux_6_1__105\(4),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(4),
      O => tmp_8_fu_319_p195(4)
    );
\p_reg_reg_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(3),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U43/mux_6_1__105\(3),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(3),
      O => tmp_8_fu_319_p195(3)
    );
\p_reg_reg_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(2),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U43/mux_6_1__105\(2),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(2),
      O => tmp_8_fu_319_p195(2)
    );
\p_reg_reg_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(1),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U43/mux_6_1__105\(1),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(1),
      O => tmp_8_fu_319_p195(1)
    );
\p_reg_reg_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => mux_6_2(0),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U43/mux_6_1__105\(0),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(0),
      O => tmp_8_fu_319_p195(0)
    );
\p_reg_reg_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E6AA55F7"
    )
        port map (
      I0 => p_reg_reg_0(4),
      I1 => p_reg_reg_0(2),
      I2 => \p_reg_reg_i_53__0_n_13\,
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(5),
      I5 => p_reg_reg_0(6),
      O => \p_reg_reg_i_17__0_n_13\
    );
\p_reg_reg_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000000011111"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(3),
      I2 => p_reg_reg_0(0),
      I3 => p_reg_reg_0(1),
      I4 => p_reg_reg_0(2),
      I5 => p_reg_reg_0(4),
      O => \mux_1938_16_1_1_U43/mux_6_1__105\(15)
    );
\p_reg_reg_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA5AFB5AFF5A5F0"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(0),
      I2 => p_reg_reg_0(4),
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_0(15)
    );
\p_reg_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter1,
      O => \^e\(0)
    );
\p_reg_reg_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C6E6C6E667636373"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(2),
      I3 => p_reg_reg_0(1),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(3),
      O => \mux_1938_16_1_1_U43/mux_6_1__105\(12)
    );
\p_reg_reg_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0D2DB4B0F0F0F"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(0),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => \mux_1938_16_1_1_U43/mux_6_1__105\(11)
    );
\p_reg_reg_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAE88811175756D"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(0),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => \mux_1938_16_1_1_U43/mux_6_1__105\(10)
    );
\p_reg_reg_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38ACACAC8C8C8C8C"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(0),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_2(9)
    );
\p_reg_reg_i_24__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B331B24D8CCD81F0"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => \mux_1938_16_1_1_U43/mux_6_1__105\(9)
    );
\p_reg_reg_i_25__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F050F150F5505F0"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(0),
      I2 => p_reg_reg_0(4),
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_0(9)
    );
\p_reg_reg_i_26__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B8CBBCC88C88899"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(0),
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_2(8)
    );
\p_reg_reg_i_27__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"542BD42A6BD6A59F"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => \mux_1938_16_1_1_U43/mux_6_1__105\(8)
    );
\p_reg_reg_i_28__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"85050F350FF50550"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(0),
      I2 => p_reg_reg_0(4),
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_0(8)
    );
\p_reg_reg_i_29__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"68FEEEEADBDFDE8B"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(0),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_2(7)
    );
\p_reg_reg_i_30__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"52B99D4ABEB7D9D3"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(1),
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(2),
      I5 => p_reg_reg_0(0),
      O => \mux_1938_16_1_1_U43/mux_6_1__105\(7)
    );
\p_reg_reg_i_31__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FAFD59F5F7F055A"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(0),
      I2 => p_reg_reg_0(4),
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_0(7)
    );
\p_reg_reg_i_32__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"43D2E507F102E576"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => mux_6_2(6)
    );
\p_reg_reg_i_33__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"329D4002B94CE700"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => \mux_1938_16_1_1_U43/mux_6_1__105\(6)
    );
\p_reg_reg_i_34__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7262A2F2009FDF2A"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(0),
      I2 => p_reg_reg_0(4),
      I3 => p_reg_reg_0(1),
      I4 => p_reg_reg_0(2),
      I5 => p_reg_reg_0(3),
      O => mux_6_0(6)
    );
\p_reg_reg_i_35__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6615D4F7D7A3379A"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => mux_6_2(5)
    );
\p_reg_reg_i_36__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"46524C324A62A502"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => \mux_1938_16_1_1_U43/mux_6_1__105\(5)
    );
\p_reg_reg_i_37__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CEE25FBBAE698C66"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(0),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(3),
      I5 => p_reg_reg_0(1),
      O => mux_6_0(5)
    );
\p_reg_reg_i_38__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6BDD1A9834E73D73"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(0),
      I4 => p_reg_reg_0(2),
      I5 => p_reg_reg_0(1),
      O => mux_6_2(4)
    );
\p_reg_reg_i_39__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B868161DFBDFBD0F"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => \mux_1938_16_1_1_U43/mux_6_1__105\(4)
    );
\p_reg_reg_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_reg_reg_i_17__0_n_13\,
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U43/mux_6_1__105\(15),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(15),
      O => tmp_8_fu_319_p195(15)
    );
\p_reg_reg_i_40__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B25DCC861BEE9B73"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(2),
      I3 => p_reg_reg_0(1),
      I4 => p_reg_reg_0(3),
      I5 => p_reg_reg_0(0),
      O => mux_6_0(4)
    );
\p_reg_reg_i_41__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D2468AE23505B6D"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => mux_6_2(3)
    );
\p_reg_reg_i_42__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69624696CB24D3FF"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(1),
      I4 => p_reg_reg_0(2),
      I5 => p_reg_reg_0(0),
      O => \mux_1938_16_1_1_U43/mux_6_1__105\(3)
    );
\p_reg_reg_i_43__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"751624B20AC4DA6C"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => mux_6_0(3)
    );
\p_reg_reg_i_44__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"23C552BD2E6B5A06"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => mux_6_2(2)
    );
\p_reg_reg_i_45__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D6666B8A7E5DBF0"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => \mux_1938_16_1_1_U43/mux_6_1__105\(2)
    );
\p_reg_reg_i_46__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D674A3C4BD4A5A0A"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => mux_6_0(2)
    );
\p_reg_reg_i_47__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A1319A90CBB2B510"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => mux_6_2(1)
    );
\p_reg_reg_i_48__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A072E4274E058100"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => \mux_1938_16_1_1_U43/mux_6_1__105\(1)
    );
\p_reg_reg_i_49__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4DD309598C85AD80"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => mux_6_0(1)
    );
\p_reg_reg_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_reg_reg_i_17__0_n_13\,
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U43/mux_6_1__105\(12),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(15),
      O => tmp_8_fu_319_p195(12)
    );
\p_reg_reg_i_50__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"31C6D29C558A8B7F"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => mux_6_2(0)
    );
\p_reg_reg_i_51__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"42A3C542EBD7DB63"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => \mux_1938_16_1_1_U43/mux_6_1__105\(0)
    );
\p_reg_reg_i_52__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"394B51AA638CD1EF"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => mux_6_0(0)
    );
\p_reg_reg_i_53__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_reg_reg_0(1),
      I1 => p_reg_reg_0(0),
      O => \p_reg_reg_i_53__0_n_13\
    );
\p_reg_reg_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_reg_reg_i_17__0_n_13\,
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U43/mux_6_1__105\(11),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(15),
      O => tmp_8_fu_319_p195(11)
    );
\p_reg_reg_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_reg_reg_i_17__0_n_13\,
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U43/mux_6_1__105\(10),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(15),
      O => tmp_8_fu_319_p195(10)
    );
\p_reg_reg_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(9),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U43/mux_6_1__105\(9),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(9),
      O => tmp_8_fu_319_p195(9)
    );
\p_reg_reg_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(8),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U43/mux_6_1__105\(8),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(8),
      O => tmp_8_fu_319_p195(8)
    );
\p_reg_reg_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(7),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U43/mux_6_1__105\(7),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(7),
      O => tmp_8_fu_319_p195(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_21 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \j_3_reg_767_reg[4]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 13 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_21 : entity is "transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0";
end design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_21;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_21 is
  signal \^d\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_reg_reg_i_53__8_n_13\ : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_109 : STD_LOGIC;
  signal p_reg_reg_n_110 : STD_LOGIC;
  signal p_reg_reg_n_111 : STD_LOGIC;
  signal p_reg_reg_n_112 : STD_LOGIC;
  signal p_reg_reg_n_113 : STD_LOGIC;
  signal p_reg_reg_n_114 : STD_LOGIC;
  signal p_reg_reg_n_115 : STD_LOGIC;
  signal p_reg_reg_n_116 : STD_LOGIC;
  signal p_reg_reg_n_117 : STD_LOGIC;
  signal p_reg_reg_n_118 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  D(15 downto 0) <= \^d\(15 downto 0);
  E(0) <= \^e\(0);
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(13),
      A(28) => A(13),
      A(27) => A(13),
      A(26) => A(13),
      A(25) => A(13),
      A(24) => A(13),
      A(23) => A(13),
      A(22) => A(13),
      A(21) => A(13),
      A(20) => A(13),
      A(19) => A(13),
      A(18) => A(13),
      A(17) => A(13),
      A(16) => A(13),
      A(15) => A(13),
      A(14) => A(13),
      A(13 downto 0) => A(13 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q0(15),
      B(16) => q0(15),
      B(15 downto 0) => q0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 31) => B"00000000000000000",
      C(30 downto 15) => \^d\(15 downto 0),
      C(14 downto 0) => B"000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => \^e\(0),
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 31),
      P(30 downto 15) => \^d\(15 downto 0),
      P(14) => p_reg_reg_n_104,
      P(13) => p_reg_reg_n_105,
      P(12) => p_reg_reg_n_106,
      P(11) => p_reg_reg_n_107,
      P(10) => p_reg_reg_n_108,
      P(9) => p_reg_reg_n_109,
      P(8) => p_reg_reg_n_110,
      P(7) => p_reg_reg_n_111,
      P(6) => p_reg_reg_n_112,
      P(5) => p_reg_reg_n_113,
      P(4) => p_reg_reg_n_114,
      P(3) => p_reg_reg_n_115,
      P(2) => p_reg_reg_n_116,
      P(1) => p_reg_reg_n_117,
      P(0) => p_reg_reg_n_118,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => SR(0),
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_17__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E6AA55F7"
    )
        port map (
      I0 => p_reg_reg_0(4),
      I1 => p_reg_reg_0(2),
      I2 => \p_reg_reg_i_53__8_n_13\,
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(5),
      I5 => p_reg_reg_0(6),
      O => \j_3_reg_767_reg[4]\
    );
\p_reg_reg_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter1,
      O => \^e\(0)
    );
\p_reg_reg_i_53__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_reg_reg_0(1),
      I1 => p_reg_reg_0(0),
      O => \p_reg_reg_i_53__8_n_13\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_25 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \j_4_reg_767_reg[4]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 13 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_25 : entity is "transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0";
end design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_25;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_25 is
  signal \^d\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_reg_reg_i_53__9_n_13\ : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_109 : STD_LOGIC;
  signal p_reg_reg_n_110 : STD_LOGIC;
  signal p_reg_reg_n_111 : STD_LOGIC;
  signal p_reg_reg_n_112 : STD_LOGIC;
  signal p_reg_reg_n_113 : STD_LOGIC;
  signal p_reg_reg_n_114 : STD_LOGIC;
  signal p_reg_reg_n_115 : STD_LOGIC;
  signal p_reg_reg_n_116 : STD_LOGIC;
  signal p_reg_reg_n_117 : STD_LOGIC;
  signal p_reg_reg_n_118 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  D(15 downto 0) <= \^d\(15 downto 0);
  E(0) <= \^e\(0);
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(13),
      A(28) => A(13),
      A(27) => A(13),
      A(26) => A(13),
      A(25) => A(13),
      A(24) => A(13),
      A(23) => A(13),
      A(22) => A(13),
      A(21) => A(13),
      A(20) => A(13),
      A(19) => A(13),
      A(18) => A(13),
      A(17) => A(13),
      A(16) => A(13),
      A(15) => A(13),
      A(14) => A(13),
      A(13 downto 0) => A(13 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q0(15),
      B(16) => q0(15),
      B(15 downto 0) => q0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 31) => B"00000000000000000",
      C(30 downto 15) => \^d\(15 downto 0),
      C(14 downto 0) => B"000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => \^e\(0),
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 31),
      P(30 downto 15) => \^d\(15 downto 0),
      P(14) => p_reg_reg_n_104,
      P(13) => p_reg_reg_n_105,
      P(12) => p_reg_reg_n_106,
      P(11) => p_reg_reg_n_107,
      P(10) => p_reg_reg_n_108,
      P(9) => p_reg_reg_n_109,
      P(8) => p_reg_reg_n_110,
      P(7) => p_reg_reg_n_111,
      P(6) => p_reg_reg_n_112,
      P(5) => p_reg_reg_n_113,
      P(4) => p_reg_reg_n_114,
      P(3) => p_reg_reg_n_115,
      P(2) => p_reg_reg_n_116,
      P(1) => p_reg_reg_n_117,
      P(0) => p_reg_reg_n_118,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => SR(0),
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_17__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E6AA55F7"
    )
        port map (
      I0 => p_reg_reg_0(4),
      I1 => p_reg_reg_0(2),
      I2 => \p_reg_reg_i_53__9_n_13\,
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(5),
      I5 => p_reg_reg_0(6),
      O => \j_4_reg_767_reg[4]\
    );
\p_reg_reg_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter1,
      O => \^e\(0)
    );
\p_reg_reg_i_53__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_reg_reg_0(1),
      I1 => p_reg_reg_0(0),
      O => \p_reg_reg_i_53__9_n_13\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_29 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \j_5_reg_767_reg[4]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 13 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_29 : entity is "transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0";
end design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_29;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_29 is
  signal \^d\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_reg_reg_i_53__10_n_13\ : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_109 : STD_LOGIC;
  signal p_reg_reg_n_110 : STD_LOGIC;
  signal p_reg_reg_n_111 : STD_LOGIC;
  signal p_reg_reg_n_112 : STD_LOGIC;
  signal p_reg_reg_n_113 : STD_LOGIC;
  signal p_reg_reg_n_114 : STD_LOGIC;
  signal p_reg_reg_n_115 : STD_LOGIC;
  signal p_reg_reg_n_116 : STD_LOGIC;
  signal p_reg_reg_n_117 : STD_LOGIC;
  signal p_reg_reg_n_118 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  D(15 downto 0) <= \^d\(15 downto 0);
  E(0) <= \^e\(0);
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(13),
      A(28) => A(13),
      A(27) => A(13),
      A(26) => A(13),
      A(25) => A(13),
      A(24) => A(13),
      A(23) => A(13),
      A(22) => A(13),
      A(21) => A(13),
      A(20) => A(13),
      A(19) => A(13),
      A(18) => A(13),
      A(17) => A(13),
      A(16) => A(13),
      A(15) => A(13),
      A(14) => A(13),
      A(13 downto 0) => A(13 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q0(15),
      B(16) => q0(15),
      B(15 downto 0) => q0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 31) => B"00000000000000000",
      C(30 downto 15) => \^d\(15 downto 0),
      C(14 downto 0) => B"000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => \^e\(0),
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 31),
      P(30 downto 15) => \^d\(15 downto 0),
      P(14) => p_reg_reg_n_104,
      P(13) => p_reg_reg_n_105,
      P(12) => p_reg_reg_n_106,
      P(11) => p_reg_reg_n_107,
      P(10) => p_reg_reg_n_108,
      P(9) => p_reg_reg_n_109,
      P(8) => p_reg_reg_n_110,
      P(7) => p_reg_reg_n_111,
      P(6) => p_reg_reg_n_112,
      P(5) => p_reg_reg_n_113,
      P(4) => p_reg_reg_n_114,
      P(3) => p_reg_reg_n_115,
      P(2) => p_reg_reg_n_116,
      P(1) => p_reg_reg_n_117,
      P(0) => p_reg_reg_n_118,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => SR(0),
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_17__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E6AA55F7"
    )
        port map (
      I0 => p_reg_reg_0(4),
      I1 => p_reg_reg_0(2),
      I2 => \p_reg_reg_i_53__10_n_13\,
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(5),
      I5 => p_reg_reg_0(6),
      O => \j_5_reg_767_reg[4]\
    );
\p_reg_reg_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter1,
      O => \^e\(0)
    );
\p_reg_reg_i_53__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_reg_reg_0(1),
      I1 => p_reg_reg_0(0),
      O => \p_reg_reg_i_53__10_n_13\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_32 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_32 : entity is "transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0";
end design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_32;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_32 is
  signal \^d\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \mux_1938_16_1_1_U23/mux_6_1__105\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mux_6_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mux_6_2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_reg_reg_i_17_n_13 : STD_LOGIC;
  signal p_reg_reg_i_53_n_13 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_109 : STD_LOGIC;
  signal p_reg_reg_n_110 : STD_LOGIC;
  signal p_reg_reg_n_111 : STD_LOGIC;
  signal p_reg_reg_n_112 : STD_LOGIC;
  signal p_reg_reg_n_113 : STD_LOGIC;
  signal p_reg_reg_n_114 : STD_LOGIC;
  signal p_reg_reg_n_115 : STD_LOGIC;
  signal p_reg_reg_n_116 : STD_LOGIC;
  signal p_reg_reg_n_117 : STD_LOGIC;
  signal p_reg_reg_n_118 : STD_LOGIC;
  signal tmp_2_fu_319_p195 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  D(15 downto 0) <= \^d\(15 downto 0);
  E(0) <= \^e\(0);
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => tmp_2_fu_319_p195(15),
      A(28) => tmp_2_fu_319_p195(15),
      A(27) => tmp_2_fu_319_p195(15),
      A(26) => tmp_2_fu_319_p195(15),
      A(25) => tmp_2_fu_319_p195(15),
      A(24) => tmp_2_fu_319_p195(15),
      A(23) => tmp_2_fu_319_p195(15),
      A(22) => tmp_2_fu_319_p195(15),
      A(21) => tmp_2_fu_319_p195(15),
      A(20) => tmp_2_fu_319_p195(15),
      A(19) => tmp_2_fu_319_p195(15),
      A(18) => tmp_2_fu_319_p195(15),
      A(17) => tmp_2_fu_319_p195(15),
      A(16) => tmp_2_fu_319_p195(15),
      A(15) => tmp_2_fu_319_p195(15),
      A(14) => tmp_2_fu_319_p195(15),
      A(13) => tmp_2_fu_319_p195(15),
      A(12 downto 0) => tmp_2_fu_319_p195(12 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q0(15),
      B(16) => q0(15),
      B(15 downto 0) => q0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 31) => B"00000000000000000",
      C(30 downto 15) => \^d\(15 downto 0),
      C(14 downto 0) => B"000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => \^e\(0),
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 31),
      P(30 downto 15) => \^d\(15 downto 0),
      P(14) => p_reg_reg_n_104,
      P(13) => p_reg_reg_n_105,
      P(12) => p_reg_reg_n_106,
      P(11) => p_reg_reg_n_107,
      P(10) => p_reg_reg_n_108,
      P(9) => p_reg_reg_n_109,
      P(8) => p_reg_reg_n_110,
      P(7) => p_reg_reg_n_111,
      P(6) => p_reg_reg_n_112,
      P(5) => p_reg_reg_n_113,
      P(4) => p_reg_reg_n_114,
      P(3) => p_reg_reg_n_115,
      P(2) => p_reg_reg_n_116,
      P(1) => p_reg_reg_n_117,
      P(0) => p_reg_reg_n_118,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => SR(0),
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
p_reg_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter1,
      O => \^e\(0)
    );
p_reg_reg_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(6),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U23/mux_6_1__105\(6),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(6),
      O => tmp_2_fu_319_p195(6)
    );
p_reg_reg_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(5),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U23/mux_6_1__105\(5),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(5),
      O => tmp_2_fu_319_p195(5)
    );
p_reg_reg_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => mux_6_2(4),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U23/mux_6_1__105\(4),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(4),
      O => tmp_2_fu_319_p195(4)
    );
p_reg_reg_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(3),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U23/mux_6_1__105\(3),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(3),
      O => tmp_2_fu_319_p195(3)
    );
p_reg_reg_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(2),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U23/mux_6_1__105\(2),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(2),
      O => tmp_2_fu_319_p195(2)
    );
p_reg_reg_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(1),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U23/mux_6_1__105\(1),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(1),
      O => tmp_2_fu_319_p195(1)
    );
p_reg_reg_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => mux_6_2(0),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U23/mux_6_1__105\(0),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(0),
      O => tmp_2_fu_319_p195(0)
    );
p_reg_reg_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E6AA55F7"
    )
        port map (
      I0 => p_reg_reg_0(4),
      I1 => p_reg_reg_0(2),
      I2 => p_reg_reg_i_53_n_13,
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(5),
      I5 => p_reg_reg_0(6),
      O => p_reg_reg_i_17_n_13
    );
p_reg_reg_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000000011111"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(3),
      I2 => p_reg_reg_0(0),
      I3 => p_reg_reg_0(1),
      I4 => p_reg_reg_0(2),
      I5 => p_reg_reg_0(4),
      O => \mux_1938_16_1_1_U23/mux_6_1__105\(15)
    );
p_reg_reg_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA5AFB5AFF5A5F0"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(0),
      I2 => p_reg_reg_0(4),
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_0(15)
    );
p_reg_reg_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C6E6C6E667636373"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(2),
      I3 => p_reg_reg_0(1),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(3),
      O => \mux_1938_16_1_1_U23/mux_6_1__105\(12)
    );
p_reg_reg_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0D2DB4B0F0F0F"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(0),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => \mux_1938_16_1_1_U23/mux_6_1__105\(11)
    );
p_reg_reg_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAE88811175756D"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(0),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => \mux_1938_16_1_1_U23/mux_6_1__105\(10)
    );
p_reg_reg_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38ACACAC8C8C8C8C"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(0),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_2(9)
    );
p_reg_reg_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B331B24D8CCD81F0"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => \mux_1938_16_1_1_U23/mux_6_1__105\(9)
    );
p_reg_reg_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F050F150F5505F0"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(0),
      I2 => p_reg_reg_0(4),
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_0(9)
    );
p_reg_reg_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B8CBBCC88C88899"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(0),
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_2(8)
    );
p_reg_reg_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"542BD42A6BD6A59F"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => \mux_1938_16_1_1_U23/mux_6_1__105\(8)
    );
p_reg_reg_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"85050F350FF50550"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(0),
      I2 => p_reg_reg_0(4),
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_0(8)
    );
p_reg_reg_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"68FEEEEADBDFDE8B"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(0),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_2(7)
    );
p_reg_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_reg_reg_i_17_n_13,
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U23/mux_6_1__105\(15),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(15),
      O => tmp_2_fu_319_p195(15)
    );
p_reg_reg_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"52B99D4ABEB7D9D3"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(1),
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(2),
      I5 => p_reg_reg_0(0),
      O => \mux_1938_16_1_1_U23/mux_6_1__105\(7)
    );
p_reg_reg_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FAFD59F5F7F055A"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(0),
      I2 => p_reg_reg_0(4),
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_0(7)
    );
p_reg_reg_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"43D2E507F102E576"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => mux_6_2(6)
    );
p_reg_reg_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"329D4002B94CE700"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => \mux_1938_16_1_1_U23/mux_6_1__105\(6)
    );
p_reg_reg_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7262A2F2009FDF2A"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(0),
      I2 => p_reg_reg_0(4),
      I3 => p_reg_reg_0(1),
      I4 => p_reg_reg_0(2),
      I5 => p_reg_reg_0(3),
      O => mux_6_0(6)
    );
p_reg_reg_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6615D4F7D7A3379A"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => mux_6_2(5)
    );
p_reg_reg_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"46524C324A62A502"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => \mux_1938_16_1_1_U23/mux_6_1__105\(5)
    );
p_reg_reg_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CEE25FBBAE698C66"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(0),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(3),
      I5 => p_reg_reg_0(1),
      O => mux_6_0(5)
    );
p_reg_reg_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6BDD1A9834E73D73"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(0),
      I4 => p_reg_reg_0(2),
      I5 => p_reg_reg_0(1),
      O => mux_6_2(4)
    );
p_reg_reg_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B868161DFBDFBD0F"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => \mux_1938_16_1_1_U23/mux_6_1__105\(4)
    );
p_reg_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_reg_reg_i_17_n_13,
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U23/mux_6_1__105\(12),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(15),
      O => tmp_2_fu_319_p195(12)
    );
p_reg_reg_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B25DCC861BEE9B73"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(2),
      I3 => p_reg_reg_0(1),
      I4 => p_reg_reg_0(3),
      I5 => p_reg_reg_0(0),
      O => mux_6_0(4)
    );
p_reg_reg_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D2468AE23505B6D"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => mux_6_2(3)
    );
p_reg_reg_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69624696CB24D3FF"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(1),
      I4 => p_reg_reg_0(2),
      I5 => p_reg_reg_0(0),
      O => \mux_1938_16_1_1_U23/mux_6_1__105\(3)
    );
p_reg_reg_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"751624B20AC4DA6C"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => mux_6_0(3)
    );
p_reg_reg_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"23C552BD2E6B5A06"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => mux_6_2(2)
    );
p_reg_reg_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D6666B8A7E5DBF0"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => \mux_1938_16_1_1_U23/mux_6_1__105\(2)
    );
p_reg_reg_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D674A3C4BD4A5A0A"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => mux_6_0(2)
    );
p_reg_reg_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A1319A90CBB2B510"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => mux_6_2(1)
    );
p_reg_reg_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A072E4274E058100"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => \mux_1938_16_1_1_U23/mux_6_1__105\(1)
    );
p_reg_reg_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4DD309598C85AD80"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => mux_6_0(1)
    );
p_reg_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_reg_reg_i_17_n_13,
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U23/mux_6_1__105\(11),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(15),
      O => tmp_2_fu_319_p195(11)
    );
p_reg_reg_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"31C6D29C558A8B7F"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => mux_6_2(0)
    );
p_reg_reg_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"42A3C542EBD7DB63"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => \mux_1938_16_1_1_U23/mux_6_1__105\(0)
    );
p_reg_reg_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"394B51AA638CD1EF"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => mux_6_0(0)
    );
p_reg_reg_i_53: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_reg_reg_0(1),
      I1 => p_reg_reg_0(0),
      O => p_reg_reg_i_53_n_13
    );
p_reg_reg_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_reg_reg_i_17_n_13,
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U23/mux_6_1__105\(10),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(15),
      O => tmp_2_fu_319_p195(10)
    );
p_reg_reg_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(9),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U23/mux_6_1__105\(9),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(9),
      O => tmp_2_fu_319_p195(9)
    );
p_reg_reg_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(8),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U23/mux_6_1__105\(8),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(8),
      O => tmp_2_fu_319_p195(8)
    );
p_reg_reg_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(7),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U23/mux_6_1__105\(7),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(7),
      O => tmp_2_fu_319_p195(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_36 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \j_reg_767_reg[4]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 13 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_36 : entity is "transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0";
end design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_36;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_36 is
  signal \^d\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_reg_reg_i_53__11_n_13\ : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_109 : STD_LOGIC;
  signal p_reg_reg_n_110 : STD_LOGIC;
  signal p_reg_reg_n_111 : STD_LOGIC;
  signal p_reg_reg_n_112 : STD_LOGIC;
  signal p_reg_reg_n_113 : STD_LOGIC;
  signal p_reg_reg_n_114 : STD_LOGIC;
  signal p_reg_reg_n_115 : STD_LOGIC;
  signal p_reg_reg_n_116 : STD_LOGIC;
  signal p_reg_reg_n_117 : STD_LOGIC;
  signal p_reg_reg_n_118 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  D(15 downto 0) <= \^d\(15 downto 0);
  E(0) <= \^e\(0);
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(13),
      A(28) => A(13),
      A(27) => A(13),
      A(26) => A(13),
      A(25) => A(13),
      A(24) => A(13),
      A(23) => A(13),
      A(22) => A(13),
      A(21) => A(13),
      A(20) => A(13),
      A(19) => A(13),
      A(18) => A(13),
      A(17) => A(13),
      A(16) => A(13),
      A(15) => A(13),
      A(14) => A(13),
      A(13 downto 0) => A(13 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q0(15),
      B(16) => q0(15),
      B(15 downto 0) => q0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 31) => B"00000000000000000",
      C(30 downto 15) => \^d\(15 downto 0),
      C(14 downto 0) => B"000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => \^e\(0),
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 31),
      P(30 downto 15) => \^d\(15 downto 0),
      P(14) => p_reg_reg_n_104,
      P(13) => p_reg_reg_n_105,
      P(12) => p_reg_reg_n_106,
      P(11) => p_reg_reg_n_107,
      P(10) => p_reg_reg_n_108,
      P(9) => p_reg_reg_n_109,
      P(8) => p_reg_reg_n_110,
      P(7) => p_reg_reg_n_111,
      P(6) => p_reg_reg_n_112,
      P(5) => p_reg_reg_n_113,
      P(4) => p_reg_reg_n_114,
      P(3) => p_reg_reg_n_115,
      P(2) => p_reg_reg_n_116,
      P(1) => p_reg_reg_n_117,
      P(0) => p_reg_reg_n_118,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => SR(0),
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_17__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E6AA55F7"
    )
        port map (
      I0 => p_reg_reg_0(4),
      I1 => p_reg_reg_0(2),
      I2 => \p_reg_reg_i_53__11_n_13\,
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(5),
      I5 => p_reg_reg_0(6),
      O => \j_reg_767_reg[4]\
    );
\p_reg_reg_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter1,
      O => \^e\(0)
    );
\p_reg_reg_i_53__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_reg_reg_0(1),
      I1 => p_reg_reg_0(0),
      O => \p_reg_reg_i_53__11_n_13\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_40 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \j_reg_767_reg[4]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 13 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_40 : entity is "transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0";
end design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_40;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_40 is
  signal \^d\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_reg_reg_i_53__12_n_13\ : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_109 : STD_LOGIC;
  signal p_reg_reg_n_110 : STD_LOGIC;
  signal p_reg_reg_n_111 : STD_LOGIC;
  signal p_reg_reg_n_112 : STD_LOGIC;
  signal p_reg_reg_n_113 : STD_LOGIC;
  signal p_reg_reg_n_114 : STD_LOGIC;
  signal p_reg_reg_n_115 : STD_LOGIC;
  signal p_reg_reg_n_116 : STD_LOGIC;
  signal p_reg_reg_n_117 : STD_LOGIC;
  signal p_reg_reg_n_118 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  D(15 downto 0) <= \^d\(15 downto 0);
  E(0) <= \^e\(0);
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(13),
      A(28) => A(13),
      A(27) => A(13),
      A(26) => A(13),
      A(25) => A(13),
      A(24) => A(13),
      A(23) => A(13),
      A(22) => A(13),
      A(21) => A(13),
      A(20) => A(13),
      A(19) => A(13),
      A(18) => A(13),
      A(17) => A(13),
      A(16) => A(13),
      A(15) => A(13),
      A(14) => A(13),
      A(13 downto 0) => A(13 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q0(15),
      B(16) => q0(15),
      B(15 downto 0) => q0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 31) => B"00000000000000000",
      C(30 downto 15) => \^d\(15 downto 0),
      C(14 downto 0) => B"000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => \^e\(0),
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 31),
      P(30 downto 15) => \^d\(15 downto 0),
      P(14) => p_reg_reg_n_104,
      P(13) => p_reg_reg_n_105,
      P(12) => p_reg_reg_n_106,
      P(11) => p_reg_reg_n_107,
      P(10) => p_reg_reg_n_108,
      P(9) => p_reg_reg_n_109,
      P(8) => p_reg_reg_n_110,
      P(7) => p_reg_reg_n_111,
      P(6) => p_reg_reg_n_112,
      P(5) => p_reg_reg_n_113,
      P(4) => p_reg_reg_n_114,
      P(3) => p_reg_reg_n_115,
      P(2) => p_reg_reg_n_116,
      P(1) => p_reg_reg_n_117,
      P(0) => p_reg_reg_n_118,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => SR(0),
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_17__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E6AA55F7"
    )
        port map (
      I0 => p_reg_reg_0(4),
      I1 => p_reg_reg_0(2),
      I2 => \p_reg_reg_i_53__12_n_13\,
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(5),
      I5 => p_reg_reg_0(6),
      O => \j_reg_767_reg[4]\
    );
\p_reg_reg_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter1,
      O => \^e\(0)
    );
\p_reg_reg_i_53__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_reg_reg_0(1),
      I1 => p_reg_reg_0(0),
      O => \p_reg_reg_i_53__12_n_13\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_44 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \j_reg_767_reg[4]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 13 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_44 : entity is "transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0";
end design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_44;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_44 is
  signal \^d\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_reg_reg_i_53__13_n_13\ : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_109 : STD_LOGIC;
  signal p_reg_reg_n_110 : STD_LOGIC;
  signal p_reg_reg_n_111 : STD_LOGIC;
  signal p_reg_reg_n_112 : STD_LOGIC;
  signal p_reg_reg_n_113 : STD_LOGIC;
  signal p_reg_reg_n_114 : STD_LOGIC;
  signal p_reg_reg_n_115 : STD_LOGIC;
  signal p_reg_reg_n_116 : STD_LOGIC;
  signal p_reg_reg_n_117 : STD_LOGIC;
  signal p_reg_reg_n_118 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  D(15 downto 0) <= \^d\(15 downto 0);
  E(0) <= \^e\(0);
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(13),
      A(28) => A(13),
      A(27) => A(13),
      A(26) => A(13),
      A(25) => A(13),
      A(24) => A(13),
      A(23) => A(13),
      A(22) => A(13),
      A(21) => A(13),
      A(20) => A(13),
      A(19) => A(13),
      A(18) => A(13),
      A(17) => A(13),
      A(16) => A(13),
      A(15) => A(13),
      A(14) => A(13),
      A(13 downto 0) => A(13 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q0(15),
      B(16) => q0(15),
      B(15 downto 0) => q0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 31) => B"00000000000000000",
      C(30 downto 15) => \^d\(15 downto 0),
      C(14 downto 0) => B"000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => \^e\(0),
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 31),
      P(30 downto 15) => \^d\(15 downto 0),
      P(14) => p_reg_reg_n_104,
      P(13) => p_reg_reg_n_105,
      P(12) => p_reg_reg_n_106,
      P(11) => p_reg_reg_n_107,
      P(10) => p_reg_reg_n_108,
      P(9) => p_reg_reg_n_109,
      P(8) => p_reg_reg_n_110,
      P(7) => p_reg_reg_n_111,
      P(6) => p_reg_reg_n_112,
      P(5) => p_reg_reg_n_113,
      P(4) => p_reg_reg_n_114,
      P(3) => p_reg_reg_n_115,
      P(2) => p_reg_reg_n_116,
      P(1) => p_reg_reg_n_117,
      P(0) => p_reg_reg_n_118,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => SR(0),
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_17__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E6AA55F7"
    )
        port map (
      I0 => p_reg_reg_0(4),
      I1 => p_reg_reg_0(2),
      I2 => \p_reg_reg_i_53__13_n_13\,
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(5),
      I5 => p_reg_reg_0(6),
      O => \j_reg_767_reg[4]\
    );
\p_reg_reg_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter1,
      O => \^e\(0)
    );
\p_reg_reg_i_53__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_reg_reg_0(1),
      I1 => p_reg_reg_0(0),
      O => \p_reg_reg_i_53__13_n_13\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_47 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_47 : entity is "transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0";
end design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_47;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_47 is
  signal \^d\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \mux_1938_16_1_1_U78/mux_6_1__105\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mux_6_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mux_6_2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \p_reg_reg_i_17__7_n_13\ : STD_LOGIC;
  signal \p_reg_reg_i_53__7_n_13\ : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_109 : STD_LOGIC;
  signal p_reg_reg_n_110 : STD_LOGIC;
  signal p_reg_reg_n_111 : STD_LOGIC;
  signal p_reg_reg_n_112 : STD_LOGIC;
  signal p_reg_reg_n_113 : STD_LOGIC;
  signal p_reg_reg_n_114 : STD_LOGIC;
  signal p_reg_reg_n_115 : STD_LOGIC;
  signal p_reg_reg_n_116 : STD_LOGIC;
  signal p_reg_reg_n_117 : STD_LOGIC;
  signal p_reg_reg_n_118 : STD_LOGIC;
  signal tmp_s_fu_319_p195 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  D(15 downto 0) <= \^d\(15 downto 0);
  E(0) <= \^e\(0);
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => tmp_s_fu_319_p195(15),
      A(28) => tmp_s_fu_319_p195(15),
      A(27) => tmp_s_fu_319_p195(15),
      A(26) => tmp_s_fu_319_p195(15),
      A(25) => tmp_s_fu_319_p195(15),
      A(24) => tmp_s_fu_319_p195(15),
      A(23) => tmp_s_fu_319_p195(15),
      A(22) => tmp_s_fu_319_p195(15),
      A(21) => tmp_s_fu_319_p195(15),
      A(20) => tmp_s_fu_319_p195(15),
      A(19) => tmp_s_fu_319_p195(15),
      A(18) => tmp_s_fu_319_p195(15),
      A(17) => tmp_s_fu_319_p195(15),
      A(16) => tmp_s_fu_319_p195(15),
      A(15) => tmp_s_fu_319_p195(15),
      A(14) => tmp_s_fu_319_p195(15),
      A(13) => tmp_s_fu_319_p195(15),
      A(12 downto 0) => tmp_s_fu_319_p195(12 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q0(15),
      B(16) => q0(15),
      B(15 downto 0) => q0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 31) => B"00000000000000000",
      C(30 downto 15) => \^d\(15 downto 0),
      C(14 downto 0) => B"000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => \^e\(0),
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 31),
      P(30 downto 15) => \^d\(15 downto 0),
      P(14) => p_reg_reg_n_104,
      P(13) => p_reg_reg_n_105,
      P(12) => p_reg_reg_n_106,
      P(11) => p_reg_reg_n_107,
      P(10) => p_reg_reg_n_108,
      P(9) => p_reg_reg_n_109,
      P(8) => p_reg_reg_n_110,
      P(7) => p_reg_reg_n_111,
      P(6) => p_reg_reg_n_112,
      P(5) => p_reg_reg_n_113,
      P(4) => p_reg_reg_n_114,
      P(3) => p_reg_reg_n_115,
      P(2) => p_reg_reg_n_116,
      P(1) => p_reg_reg_n_117,
      P(0) => p_reg_reg_n_118,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => SR(0),
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_10__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(6),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U78/mux_6_1__105\(6),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(6),
      O => tmp_s_fu_319_p195(6)
    );
\p_reg_reg_i_11__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(5),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U78/mux_6_1__105\(5),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(5),
      O => tmp_s_fu_319_p195(5)
    );
\p_reg_reg_i_12__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => mux_6_2(4),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U78/mux_6_1__105\(4),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(4),
      O => tmp_s_fu_319_p195(4)
    );
\p_reg_reg_i_13__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(3),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U78/mux_6_1__105\(3),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(3),
      O => tmp_s_fu_319_p195(3)
    );
\p_reg_reg_i_14__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(2),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U78/mux_6_1__105\(2),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(2),
      O => tmp_s_fu_319_p195(2)
    );
\p_reg_reg_i_15__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(1),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U78/mux_6_1__105\(1),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(1),
      O => tmp_s_fu_319_p195(1)
    );
\p_reg_reg_i_16__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => mux_6_2(0),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U78/mux_6_1__105\(0),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(0),
      O => tmp_s_fu_319_p195(0)
    );
\p_reg_reg_i_17__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E6AA55F7"
    )
        port map (
      I0 => p_reg_reg_0(4),
      I1 => p_reg_reg_0(2),
      I2 => \p_reg_reg_i_53__7_n_13\,
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(5),
      I5 => p_reg_reg_0(6),
      O => \p_reg_reg_i_17__7_n_13\
    );
\p_reg_reg_i_18__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000000011111"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(3),
      I2 => p_reg_reg_0(0),
      I3 => p_reg_reg_0(1),
      I4 => p_reg_reg_0(2),
      I5 => p_reg_reg_0(4),
      O => \mux_1938_16_1_1_U78/mux_6_1__105\(15)
    );
\p_reg_reg_i_19__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA5AFB5AFF5A5F0"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(0),
      I2 => p_reg_reg_0(4),
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_0(15)
    );
\p_reg_reg_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter1,
      O => \^e\(0)
    );
\p_reg_reg_i_20__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C6E6C6E667636373"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(2),
      I3 => p_reg_reg_0(1),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(3),
      O => \mux_1938_16_1_1_U78/mux_6_1__105\(12)
    );
\p_reg_reg_i_21__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0D2DB4B0F0F0F"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(0),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => \mux_1938_16_1_1_U78/mux_6_1__105\(11)
    );
\p_reg_reg_i_22__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAE88811175756D"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(0),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => \mux_1938_16_1_1_U78/mux_6_1__105\(10)
    );
\p_reg_reg_i_23__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38ACACAC8C8C8C8C"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(0),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_2(9)
    );
\p_reg_reg_i_24__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B331B24D8CCD81F0"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => \mux_1938_16_1_1_U78/mux_6_1__105\(9)
    );
\p_reg_reg_i_25__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F050F150F5505F0"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(0),
      I2 => p_reg_reg_0(4),
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_0(9)
    );
\p_reg_reg_i_26__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B8CBBCC88C88899"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(0),
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_2(8)
    );
\p_reg_reg_i_27__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"542BD42A6BD6A59F"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => \mux_1938_16_1_1_U78/mux_6_1__105\(8)
    );
\p_reg_reg_i_28__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"85050F350FF50550"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(0),
      I2 => p_reg_reg_0(4),
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_0(8)
    );
\p_reg_reg_i_29__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"68FEEEEADBDFDE8B"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(0),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_2(7)
    );
\p_reg_reg_i_30__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"52B99D4ABEB7D9D3"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(1),
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(2),
      I5 => p_reg_reg_0(0),
      O => \mux_1938_16_1_1_U78/mux_6_1__105\(7)
    );
\p_reg_reg_i_31__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FAFD59F5F7F055A"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(0),
      I2 => p_reg_reg_0(4),
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_0(7)
    );
\p_reg_reg_i_32__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"43D2E507F102E576"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => mux_6_2(6)
    );
\p_reg_reg_i_33__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"329D4002B94CE700"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => \mux_1938_16_1_1_U78/mux_6_1__105\(6)
    );
\p_reg_reg_i_34__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7262A2F2009FDF2A"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(0),
      I2 => p_reg_reg_0(4),
      I3 => p_reg_reg_0(1),
      I4 => p_reg_reg_0(2),
      I5 => p_reg_reg_0(3),
      O => mux_6_0(6)
    );
\p_reg_reg_i_35__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6615D4F7D7A3379A"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => mux_6_2(5)
    );
\p_reg_reg_i_36__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"46524C324A62A502"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => \mux_1938_16_1_1_U78/mux_6_1__105\(5)
    );
\p_reg_reg_i_37__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CEE25FBBAE698C66"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(0),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(3),
      I5 => p_reg_reg_0(1),
      O => mux_6_0(5)
    );
\p_reg_reg_i_38__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6BDD1A9834E73D73"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(0),
      I4 => p_reg_reg_0(2),
      I5 => p_reg_reg_0(1),
      O => mux_6_2(4)
    );
\p_reg_reg_i_39__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B868161DFBDFBD0F"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => \mux_1938_16_1_1_U78/mux_6_1__105\(4)
    );
\p_reg_reg_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_reg_reg_i_17__7_n_13\,
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U78/mux_6_1__105\(15),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(15),
      O => tmp_s_fu_319_p195(15)
    );
\p_reg_reg_i_40__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B25DCC861BEE9B73"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(2),
      I3 => p_reg_reg_0(1),
      I4 => p_reg_reg_0(3),
      I5 => p_reg_reg_0(0),
      O => mux_6_0(4)
    );
\p_reg_reg_i_41__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D2468AE23505B6D"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => mux_6_2(3)
    );
\p_reg_reg_i_42__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69624696CB24D3FF"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(1),
      I4 => p_reg_reg_0(2),
      I5 => p_reg_reg_0(0),
      O => \mux_1938_16_1_1_U78/mux_6_1__105\(3)
    );
\p_reg_reg_i_43__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"751624B20AC4DA6C"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => mux_6_0(3)
    );
\p_reg_reg_i_44__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"23C552BD2E6B5A06"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => mux_6_2(2)
    );
\p_reg_reg_i_45__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D6666B8A7E5DBF0"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => \mux_1938_16_1_1_U78/mux_6_1__105\(2)
    );
\p_reg_reg_i_46__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D674A3C4BD4A5A0A"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => mux_6_0(2)
    );
\p_reg_reg_i_47__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A1319A90CBB2B510"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => mux_6_2(1)
    );
\p_reg_reg_i_48__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A072E4274E058100"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => \mux_1938_16_1_1_U78/mux_6_1__105\(1)
    );
\p_reg_reg_i_49__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4DD309598C85AD80"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => mux_6_0(1)
    );
\p_reg_reg_i_4__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_reg_reg_i_17__7_n_13\,
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U78/mux_6_1__105\(12),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(15),
      O => tmp_s_fu_319_p195(12)
    );
\p_reg_reg_i_50__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"31C6D29C558A8B7F"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => mux_6_2(0)
    );
\p_reg_reg_i_51__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"42A3C542EBD7DB63"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => \mux_1938_16_1_1_U78/mux_6_1__105\(0)
    );
\p_reg_reg_i_52__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"394B51AA638CD1EF"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => mux_6_0(0)
    );
\p_reg_reg_i_53__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_reg_reg_0(1),
      I1 => p_reg_reg_0(0),
      O => \p_reg_reg_i_53__7_n_13\
    );
\p_reg_reg_i_5__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_reg_reg_i_17__7_n_13\,
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U78/mux_6_1__105\(11),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(15),
      O => tmp_s_fu_319_p195(11)
    );
\p_reg_reg_i_6__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_reg_reg_i_17__7_n_13\,
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U78/mux_6_1__105\(10),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(15),
      O => tmp_s_fu_319_p195(10)
    );
\p_reg_reg_i_7__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(9),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U78/mux_6_1__105\(9),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(9),
      O => tmp_s_fu_319_p195(9)
    );
\p_reg_reg_i_8__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(8),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U78/mux_6_1__105\(8),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(8),
      O => tmp_s_fu_319_p195(8)
    );
\p_reg_reg_i_9__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(7),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U78/mux_6_1__105\(7),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(7),
      O => tmp_s_fu_319_p195(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_50 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_50 : entity is "transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0";
end design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_50;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_50 is
  signal \^d\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \mux_1938_16_1_1_U73/mux_6_1__105\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mux_6_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mux_6_2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \p_reg_reg_i_17__6_n_13\ : STD_LOGIC;
  signal \p_reg_reg_i_53__6_n_13\ : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_109 : STD_LOGIC;
  signal p_reg_reg_n_110 : STD_LOGIC;
  signal p_reg_reg_n_111 : STD_LOGIC;
  signal p_reg_reg_n_112 : STD_LOGIC;
  signal p_reg_reg_n_113 : STD_LOGIC;
  signal p_reg_reg_n_114 : STD_LOGIC;
  signal p_reg_reg_n_115 : STD_LOGIC;
  signal p_reg_reg_n_116 : STD_LOGIC;
  signal p_reg_reg_n_117 : STD_LOGIC;
  signal p_reg_reg_n_118 : STD_LOGIC;
  signal tmp_s_fu_319_p195 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  D(15 downto 0) <= \^d\(15 downto 0);
  E(0) <= \^e\(0);
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => tmp_s_fu_319_p195(15),
      A(28) => tmp_s_fu_319_p195(15),
      A(27) => tmp_s_fu_319_p195(15),
      A(26) => tmp_s_fu_319_p195(15),
      A(25) => tmp_s_fu_319_p195(15),
      A(24) => tmp_s_fu_319_p195(15),
      A(23) => tmp_s_fu_319_p195(15),
      A(22) => tmp_s_fu_319_p195(15),
      A(21) => tmp_s_fu_319_p195(15),
      A(20) => tmp_s_fu_319_p195(15),
      A(19) => tmp_s_fu_319_p195(15),
      A(18) => tmp_s_fu_319_p195(15),
      A(17) => tmp_s_fu_319_p195(15),
      A(16) => tmp_s_fu_319_p195(15),
      A(15) => tmp_s_fu_319_p195(15),
      A(14) => tmp_s_fu_319_p195(15),
      A(13) => tmp_s_fu_319_p195(15),
      A(12 downto 0) => tmp_s_fu_319_p195(12 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q0(15),
      B(16) => q0(15),
      B(15 downto 0) => q0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 31) => B"00000000000000000",
      C(30 downto 15) => \^d\(15 downto 0),
      C(14 downto 0) => B"000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => \^e\(0),
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 31),
      P(30 downto 15) => \^d\(15 downto 0),
      P(14) => p_reg_reg_n_104,
      P(13) => p_reg_reg_n_105,
      P(12) => p_reg_reg_n_106,
      P(11) => p_reg_reg_n_107,
      P(10) => p_reg_reg_n_108,
      P(9) => p_reg_reg_n_109,
      P(8) => p_reg_reg_n_110,
      P(7) => p_reg_reg_n_111,
      P(6) => p_reg_reg_n_112,
      P(5) => p_reg_reg_n_113,
      P(4) => p_reg_reg_n_114,
      P(3) => p_reg_reg_n_115,
      P(2) => p_reg_reg_n_116,
      P(1) => p_reg_reg_n_117,
      P(0) => p_reg_reg_n_118,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => SR(0),
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_10__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(6),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U73/mux_6_1__105\(6),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(6),
      O => tmp_s_fu_319_p195(6)
    );
\p_reg_reg_i_11__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(5),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U73/mux_6_1__105\(5),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(5),
      O => tmp_s_fu_319_p195(5)
    );
\p_reg_reg_i_12__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => mux_6_2(4),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U73/mux_6_1__105\(4),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(4),
      O => tmp_s_fu_319_p195(4)
    );
\p_reg_reg_i_13__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(3),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U73/mux_6_1__105\(3),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(3),
      O => tmp_s_fu_319_p195(3)
    );
\p_reg_reg_i_14__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(2),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U73/mux_6_1__105\(2),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(2),
      O => tmp_s_fu_319_p195(2)
    );
\p_reg_reg_i_15__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(1),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U73/mux_6_1__105\(1),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(1),
      O => tmp_s_fu_319_p195(1)
    );
\p_reg_reg_i_16__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => mux_6_2(0),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U73/mux_6_1__105\(0),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(0),
      O => tmp_s_fu_319_p195(0)
    );
\p_reg_reg_i_17__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E6AA55F7"
    )
        port map (
      I0 => p_reg_reg_0(4),
      I1 => p_reg_reg_0(2),
      I2 => \p_reg_reg_i_53__6_n_13\,
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(5),
      I5 => p_reg_reg_0(6),
      O => \p_reg_reg_i_17__6_n_13\
    );
\p_reg_reg_i_18__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000000011111"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(3),
      I2 => p_reg_reg_0(0),
      I3 => p_reg_reg_0(1),
      I4 => p_reg_reg_0(2),
      I5 => p_reg_reg_0(4),
      O => \mux_1938_16_1_1_U73/mux_6_1__105\(15)
    );
\p_reg_reg_i_19__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA5AFB5AFF5A5F0"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(0),
      I2 => p_reg_reg_0(4),
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_0(15)
    );
\p_reg_reg_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter1,
      O => \^e\(0)
    );
\p_reg_reg_i_20__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C6E6C6E667636373"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(2),
      I3 => p_reg_reg_0(1),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(3),
      O => \mux_1938_16_1_1_U73/mux_6_1__105\(12)
    );
\p_reg_reg_i_21__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0D2DB4B0F0F0F"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(0),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => \mux_1938_16_1_1_U73/mux_6_1__105\(11)
    );
\p_reg_reg_i_22__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAE88811175756D"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(0),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => \mux_1938_16_1_1_U73/mux_6_1__105\(10)
    );
\p_reg_reg_i_23__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38ACACAC8C8C8C8C"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(0),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_2(9)
    );
\p_reg_reg_i_24__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B331B24D8CCD81F0"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => \mux_1938_16_1_1_U73/mux_6_1__105\(9)
    );
\p_reg_reg_i_25__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F050F150F5505F0"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(0),
      I2 => p_reg_reg_0(4),
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_0(9)
    );
\p_reg_reg_i_26__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B8CBBCC88C88899"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(0),
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_2(8)
    );
\p_reg_reg_i_27__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"542BD42A6BD6A59F"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => \mux_1938_16_1_1_U73/mux_6_1__105\(8)
    );
\p_reg_reg_i_28__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"85050F350FF50550"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(0),
      I2 => p_reg_reg_0(4),
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_0(8)
    );
\p_reg_reg_i_29__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"68FEEEEADBDFDE8B"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(0),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_2(7)
    );
\p_reg_reg_i_30__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"52B99D4ABEB7D9D3"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(1),
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(2),
      I5 => p_reg_reg_0(0),
      O => \mux_1938_16_1_1_U73/mux_6_1__105\(7)
    );
\p_reg_reg_i_31__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FAFD59F5F7F055A"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(0),
      I2 => p_reg_reg_0(4),
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_0(7)
    );
\p_reg_reg_i_32__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"43D2E507F102E576"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => mux_6_2(6)
    );
\p_reg_reg_i_33__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"329D4002B94CE700"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => \mux_1938_16_1_1_U73/mux_6_1__105\(6)
    );
\p_reg_reg_i_34__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7262A2F2009FDF2A"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(0),
      I2 => p_reg_reg_0(4),
      I3 => p_reg_reg_0(1),
      I4 => p_reg_reg_0(2),
      I5 => p_reg_reg_0(3),
      O => mux_6_0(6)
    );
\p_reg_reg_i_35__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6615D4F7D7A3379A"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => mux_6_2(5)
    );
\p_reg_reg_i_36__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"46524C324A62A502"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => \mux_1938_16_1_1_U73/mux_6_1__105\(5)
    );
\p_reg_reg_i_37__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CEE25FBBAE698C66"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(0),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(3),
      I5 => p_reg_reg_0(1),
      O => mux_6_0(5)
    );
\p_reg_reg_i_38__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6BDD1A9834E73D73"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(0),
      I4 => p_reg_reg_0(2),
      I5 => p_reg_reg_0(1),
      O => mux_6_2(4)
    );
\p_reg_reg_i_39__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B868161DFBDFBD0F"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => \mux_1938_16_1_1_U73/mux_6_1__105\(4)
    );
\p_reg_reg_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_reg_reg_i_17__6_n_13\,
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U73/mux_6_1__105\(15),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(15),
      O => tmp_s_fu_319_p195(15)
    );
\p_reg_reg_i_40__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B25DCC861BEE9B73"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(2),
      I3 => p_reg_reg_0(1),
      I4 => p_reg_reg_0(3),
      I5 => p_reg_reg_0(0),
      O => mux_6_0(4)
    );
\p_reg_reg_i_41__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D2468AE23505B6D"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => mux_6_2(3)
    );
\p_reg_reg_i_42__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69624696CB24D3FF"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(1),
      I4 => p_reg_reg_0(2),
      I5 => p_reg_reg_0(0),
      O => \mux_1938_16_1_1_U73/mux_6_1__105\(3)
    );
\p_reg_reg_i_43__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"751624B20AC4DA6C"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => mux_6_0(3)
    );
\p_reg_reg_i_44__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"23C552BD2E6B5A06"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => mux_6_2(2)
    );
\p_reg_reg_i_45__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D6666B8A7E5DBF0"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => \mux_1938_16_1_1_U73/mux_6_1__105\(2)
    );
\p_reg_reg_i_46__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D674A3C4BD4A5A0A"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => mux_6_0(2)
    );
\p_reg_reg_i_47__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A1319A90CBB2B510"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => mux_6_2(1)
    );
\p_reg_reg_i_48__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A072E4274E058100"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => \mux_1938_16_1_1_U73/mux_6_1__105\(1)
    );
\p_reg_reg_i_49__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4DD309598C85AD80"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => mux_6_0(1)
    );
\p_reg_reg_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_reg_reg_i_17__6_n_13\,
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U73/mux_6_1__105\(12),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(15),
      O => tmp_s_fu_319_p195(12)
    );
\p_reg_reg_i_50__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"31C6D29C558A8B7F"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => mux_6_2(0)
    );
\p_reg_reg_i_51__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"42A3C542EBD7DB63"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => \mux_1938_16_1_1_U73/mux_6_1__105\(0)
    );
\p_reg_reg_i_52__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"394B51AA638CD1EF"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => mux_6_0(0)
    );
\p_reg_reg_i_53__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_reg_reg_0(1),
      I1 => p_reg_reg_0(0),
      O => \p_reg_reg_i_53__6_n_13\
    );
\p_reg_reg_i_5__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_reg_reg_i_17__6_n_13\,
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U73/mux_6_1__105\(11),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(15),
      O => tmp_s_fu_319_p195(11)
    );
\p_reg_reg_i_6__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_reg_reg_i_17__6_n_13\,
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U73/mux_6_1__105\(10),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(15),
      O => tmp_s_fu_319_p195(10)
    );
\p_reg_reg_i_7__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(9),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U73/mux_6_1__105\(9),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(9),
      O => tmp_s_fu_319_p195(9)
    );
\p_reg_reg_i_8__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(8),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U73/mux_6_1__105\(8),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(8),
      O => tmp_s_fu_319_p195(8)
    );
\p_reg_reg_i_9__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(7),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U73/mux_6_1__105\(7),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(7),
      O => tmp_s_fu_319_p195(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_53 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_53 : entity is "transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0";
end design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_53;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_53 is
  signal \^d\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \mux_1938_16_1_1_U68/mux_6_1__105\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mux_6_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mux_6_2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \p_reg_reg_i_17__5_n_13\ : STD_LOGIC;
  signal \p_reg_reg_i_53__5_n_13\ : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_109 : STD_LOGIC;
  signal p_reg_reg_n_110 : STD_LOGIC;
  signal p_reg_reg_n_111 : STD_LOGIC;
  signal p_reg_reg_n_112 : STD_LOGIC;
  signal p_reg_reg_n_113 : STD_LOGIC;
  signal p_reg_reg_n_114 : STD_LOGIC;
  signal p_reg_reg_n_115 : STD_LOGIC;
  signal p_reg_reg_n_116 : STD_LOGIC;
  signal p_reg_reg_n_117 : STD_LOGIC;
  signal p_reg_reg_n_118 : STD_LOGIC;
  signal tmp_s_fu_319_p195 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  D(15 downto 0) <= \^d\(15 downto 0);
  E(0) <= \^e\(0);
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => tmp_s_fu_319_p195(15),
      A(28) => tmp_s_fu_319_p195(15),
      A(27) => tmp_s_fu_319_p195(15),
      A(26) => tmp_s_fu_319_p195(15),
      A(25) => tmp_s_fu_319_p195(15),
      A(24) => tmp_s_fu_319_p195(15),
      A(23) => tmp_s_fu_319_p195(15),
      A(22) => tmp_s_fu_319_p195(15),
      A(21) => tmp_s_fu_319_p195(15),
      A(20) => tmp_s_fu_319_p195(15),
      A(19) => tmp_s_fu_319_p195(15),
      A(18) => tmp_s_fu_319_p195(15),
      A(17) => tmp_s_fu_319_p195(15),
      A(16) => tmp_s_fu_319_p195(15),
      A(15) => tmp_s_fu_319_p195(15),
      A(14) => tmp_s_fu_319_p195(15),
      A(13) => tmp_s_fu_319_p195(15),
      A(12 downto 0) => tmp_s_fu_319_p195(12 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q0(15),
      B(16) => q0(15),
      B(15 downto 0) => q0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 31) => B"00000000000000000",
      C(30 downto 15) => \^d\(15 downto 0),
      C(14 downto 0) => B"000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => \^e\(0),
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 31),
      P(30 downto 15) => \^d\(15 downto 0),
      P(14) => p_reg_reg_n_104,
      P(13) => p_reg_reg_n_105,
      P(12) => p_reg_reg_n_106,
      P(11) => p_reg_reg_n_107,
      P(10) => p_reg_reg_n_108,
      P(9) => p_reg_reg_n_109,
      P(8) => p_reg_reg_n_110,
      P(7) => p_reg_reg_n_111,
      P(6) => p_reg_reg_n_112,
      P(5) => p_reg_reg_n_113,
      P(4) => p_reg_reg_n_114,
      P(3) => p_reg_reg_n_115,
      P(2) => p_reg_reg_n_116,
      P(1) => p_reg_reg_n_117,
      P(0) => p_reg_reg_n_118,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => SR(0),
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_10__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(6),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U68/mux_6_1__105\(6),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(6),
      O => tmp_s_fu_319_p195(6)
    );
\p_reg_reg_i_11__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(5),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U68/mux_6_1__105\(5),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(5),
      O => tmp_s_fu_319_p195(5)
    );
\p_reg_reg_i_12__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => mux_6_2(4),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U68/mux_6_1__105\(4),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(4),
      O => tmp_s_fu_319_p195(4)
    );
\p_reg_reg_i_13__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(3),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U68/mux_6_1__105\(3),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(3),
      O => tmp_s_fu_319_p195(3)
    );
\p_reg_reg_i_14__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(2),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U68/mux_6_1__105\(2),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(2),
      O => tmp_s_fu_319_p195(2)
    );
\p_reg_reg_i_15__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(1),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U68/mux_6_1__105\(1),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(1),
      O => tmp_s_fu_319_p195(1)
    );
\p_reg_reg_i_16__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => mux_6_2(0),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U68/mux_6_1__105\(0),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(0),
      O => tmp_s_fu_319_p195(0)
    );
\p_reg_reg_i_17__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E6AA55F7"
    )
        port map (
      I0 => p_reg_reg_0(4),
      I1 => p_reg_reg_0(2),
      I2 => \p_reg_reg_i_53__5_n_13\,
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(5),
      I5 => p_reg_reg_0(6),
      O => \p_reg_reg_i_17__5_n_13\
    );
\p_reg_reg_i_18__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000000011111"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(3),
      I2 => p_reg_reg_0(0),
      I3 => p_reg_reg_0(1),
      I4 => p_reg_reg_0(2),
      I5 => p_reg_reg_0(4),
      O => \mux_1938_16_1_1_U68/mux_6_1__105\(15)
    );
\p_reg_reg_i_19__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA5AFB5AFF5A5F0"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(0),
      I2 => p_reg_reg_0(4),
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_0(15)
    );
\p_reg_reg_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter1,
      O => \^e\(0)
    );
\p_reg_reg_i_20__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C6E6C6E667636373"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(2),
      I3 => p_reg_reg_0(1),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(3),
      O => \mux_1938_16_1_1_U68/mux_6_1__105\(12)
    );
\p_reg_reg_i_21__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0D2DB4B0F0F0F"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(0),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => \mux_1938_16_1_1_U68/mux_6_1__105\(11)
    );
\p_reg_reg_i_22__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAE88811175756D"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(0),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => \mux_1938_16_1_1_U68/mux_6_1__105\(10)
    );
\p_reg_reg_i_23__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38ACACAC8C8C8C8C"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(0),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_2(9)
    );
\p_reg_reg_i_24__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B331B24D8CCD81F0"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => \mux_1938_16_1_1_U68/mux_6_1__105\(9)
    );
\p_reg_reg_i_25__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F050F150F5505F0"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(0),
      I2 => p_reg_reg_0(4),
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_0(9)
    );
\p_reg_reg_i_26__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B8CBBCC88C88899"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(0),
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_2(8)
    );
\p_reg_reg_i_27__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"542BD42A6BD6A59F"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => \mux_1938_16_1_1_U68/mux_6_1__105\(8)
    );
\p_reg_reg_i_28__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"85050F350FF50550"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(0),
      I2 => p_reg_reg_0(4),
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_0(8)
    );
\p_reg_reg_i_29__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"68FEEEEADBDFDE8B"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(0),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_2(7)
    );
\p_reg_reg_i_30__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"52B99D4ABEB7D9D3"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(1),
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(2),
      I5 => p_reg_reg_0(0),
      O => \mux_1938_16_1_1_U68/mux_6_1__105\(7)
    );
\p_reg_reg_i_31__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FAFD59F5F7F055A"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(0),
      I2 => p_reg_reg_0(4),
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_0(7)
    );
\p_reg_reg_i_32__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"43D2E507F102E576"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => mux_6_2(6)
    );
\p_reg_reg_i_33__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"329D4002B94CE700"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => \mux_1938_16_1_1_U68/mux_6_1__105\(6)
    );
\p_reg_reg_i_34__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7262A2F2009FDF2A"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(0),
      I2 => p_reg_reg_0(4),
      I3 => p_reg_reg_0(1),
      I4 => p_reg_reg_0(2),
      I5 => p_reg_reg_0(3),
      O => mux_6_0(6)
    );
\p_reg_reg_i_35__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6615D4F7D7A3379A"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => mux_6_2(5)
    );
\p_reg_reg_i_36__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"46524C324A62A502"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => \mux_1938_16_1_1_U68/mux_6_1__105\(5)
    );
\p_reg_reg_i_37__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CEE25FBBAE698C66"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(0),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(3),
      I5 => p_reg_reg_0(1),
      O => mux_6_0(5)
    );
\p_reg_reg_i_38__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6BDD1A9834E73D73"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(0),
      I4 => p_reg_reg_0(2),
      I5 => p_reg_reg_0(1),
      O => mux_6_2(4)
    );
\p_reg_reg_i_39__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B868161DFBDFBD0F"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => \mux_1938_16_1_1_U68/mux_6_1__105\(4)
    );
\p_reg_reg_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_reg_reg_i_17__5_n_13\,
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U68/mux_6_1__105\(15),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(15),
      O => tmp_s_fu_319_p195(15)
    );
\p_reg_reg_i_40__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B25DCC861BEE9B73"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(2),
      I3 => p_reg_reg_0(1),
      I4 => p_reg_reg_0(3),
      I5 => p_reg_reg_0(0),
      O => mux_6_0(4)
    );
\p_reg_reg_i_41__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D2468AE23505B6D"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => mux_6_2(3)
    );
\p_reg_reg_i_42__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69624696CB24D3FF"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(1),
      I4 => p_reg_reg_0(2),
      I5 => p_reg_reg_0(0),
      O => \mux_1938_16_1_1_U68/mux_6_1__105\(3)
    );
\p_reg_reg_i_43__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"751624B20AC4DA6C"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => mux_6_0(3)
    );
\p_reg_reg_i_44__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"23C552BD2E6B5A06"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => mux_6_2(2)
    );
\p_reg_reg_i_45__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D6666B8A7E5DBF0"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => \mux_1938_16_1_1_U68/mux_6_1__105\(2)
    );
\p_reg_reg_i_46__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D674A3C4BD4A5A0A"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => mux_6_0(2)
    );
\p_reg_reg_i_47__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A1319A90CBB2B510"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => mux_6_2(1)
    );
\p_reg_reg_i_48__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A072E4274E058100"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => \mux_1938_16_1_1_U68/mux_6_1__105\(1)
    );
\p_reg_reg_i_49__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4DD309598C85AD80"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => mux_6_0(1)
    );
\p_reg_reg_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_reg_reg_i_17__5_n_13\,
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U68/mux_6_1__105\(12),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(15),
      O => tmp_s_fu_319_p195(12)
    );
\p_reg_reg_i_50__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"31C6D29C558A8B7F"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => mux_6_2(0)
    );
\p_reg_reg_i_51__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"42A3C542EBD7DB63"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => \mux_1938_16_1_1_U68/mux_6_1__105\(0)
    );
\p_reg_reg_i_52__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"394B51AA638CD1EF"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => mux_6_0(0)
    );
\p_reg_reg_i_53__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_reg_reg_0(1),
      I1 => p_reg_reg_0(0),
      O => \p_reg_reg_i_53__5_n_13\
    );
\p_reg_reg_i_5__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_reg_reg_i_17__5_n_13\,
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U68/mux_6_1__105\(11),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(15),
      O => tmp_s_fu_319_p195(11)
    );
\p_reg_reg_i_6__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_reg_reg_i_17__5_n_13\,
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U68/mux_6_1__105\(10),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(15),
      O => tmp_s_fu_319_p195(10)
    );
\p_reg_reg_i_7__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(9),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U68/mux_6_1__105\(9),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(9),
      O => tmp_s_fu_319_p195(9)
    );
\p_reg_reg_i_8__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(8),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U68/mux_6_1__105\(8),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(8),
      O => tmp_s_fu_319_p195(8)
    );
\p_reg_reg_i_9__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(7),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U68/mux_6_1__105\(7),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(7),
      O => tmp_s_fu_319_p195(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_56 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_56 : entity is "transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0";
end design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_56;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_56 is
  signal \^d\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \mux_1938_16_1_1_U63/mux_6_1__105\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mux_6_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mux_6_2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \p_reg_reg_i_17__4_n_13\ : STD_LOGIC;
  signal \p_reg_reg_i_53__4_n_13\ : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_109 : STD_LOGIC;
  signal p_reg_reg_n_110 : STD_LOGIC;
  signal p_reg_reg_n_111 : STD_LOGIC;
  signal p_reg_reg_n_112 : STD_LOGIC;
  signal p_reg_reg_n_113 : STD_LOGIC;
  signal p_reg_reg_n_114 : STD_LOGIC;
  signal p_reg_reg_n_115 : STD_LOGIC;
  signal p_reg_reg_n_116 : STD_LOGIC;
  signal p_reg_reg_n_117 : STD_LOGIC;
  signal p_reg_reg_n_118 : STD_LOGIC;
  signal tmp_s_fu_319_p195 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  D(15 downto 0) <= \^d\(15 downto 0);
  E(0) <= \^e\(0);
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => tmp_s_fu_319_p195(15),
      A(28) => tmp_s_fu_319_p195(15),
      A(27) => tmp_s_fu_319_p195(15),
      A(26) => tmp_s_fu_319_p195(15),
      A(25) => tmp_s_fu_319_p195(15),
      A(24) => tmp_s_fu_319_p195(15),
      A(23) => tmp_s_fu_319_p195(15),
      A(22) => tmp_s_fu_319_p195(15),
      A(21) => tmp_s_fu_319_p195(15),
      A(20) => tmp_s_fu_319_p195(15),
      A(19) => tmp_s_fu_319_p195(15),
      A(18) => tmp_s_fu_319_p195(15),
      A(17) => tmp_s_fu_319_p195(15),
      A(16) => tmp_s_fu_319_p195(15),
      A(15) => tmp_s_fu_319_p195(15),
      A(14) => tmp_s_fu_319_p195(15),
      A(13) => tmp_s_fu_319_p195(15),
      A(12 downto 0) => tmp_s_fu_319_p195(12 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q0(15),
      B(16) => q0(15),
      B(15 downto 0) => q0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 31) => B"00000000000000000",
      C(30 downto 15) => \^d\(15 downto 0),
      C(14 downto 0) => B"000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => \^e\(0),
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 31),
      P(30 downto 15) => \^d\(15 downto 0),
      P(14) => p_reg_reg_n_104,
      P(13) => p_reg_reg_n_105,
      P(12) => p_reg_reg_n_106,
      P(11) => p_reg_reg_n_107,
      P(10) => p_reg_reg_n_108,
      P(9) => p_reg_reg_n_109,
      P(8) => p_reg_reg_n_110,
      P(7) => p_reg_reg_n_111,
      P(6) => p_reg_reg_n_112,
      P(5) => p_reg_reg_n_113,
      P(4) => p_reg_reg_n_114,
      P(3) => p_reg_reg_n_115,
      P(2) => p_reg_reg_n_116,
      P(1) => p_reg_reg_n_117,
      P(0) => p_reg_reg_n_118,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => SR(0),
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_10__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(6),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U63/mux_6_1__105\(6),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(6),
      O => tmp_s_fu_319_p195(6)
    );
\p_reg_reg_i_11__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(5),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U63/mux_6_1__105\(5),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(5),
      O => tmp_s_fu_319_p195(5)
    );
\p_reg_reg_i_12__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => mux_6_2(4),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U63/mux_6_1__105\(4),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(4),
      O => tmp_s_fu_319_p195(4)
    );
\p_reg_reg_i_13__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(3),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U63/mux_6_1__105\(3),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(3),
      O => tmp_s_fu_319_p195(3)
    );
\p_reg_reg_i_14__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(2),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U63/mux_6_1__105\(2),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(2),
      O => tmp_s_fu_319_p195(2)
    );
\p_reg_reg_i_15__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(1),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U63/mux_6_1__105\(1),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(1),
      O => tmp_s_fu_319_p195(1)
    );
\p_reg_reg_i_16__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => mux_6_2(0),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U63/mux_6_1__105\(0),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(0),
      O => tmp_s_fu_319_p195(0)
    );
\p_reg_reg_i_17__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E6AA55F7"
    )
        port map (
      I0 => p_reg_reg_0(4),
      I1 => p_reg_reg_0(2),
      I2 => \p_reg_reg_i_53__4_n_13\,
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(5),
      I5 => p_reg_reg_0(6),
      O => \p_reg_reg_i_17__4_n_13\
    );
\p_reg_reg_i_18__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000000011111"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(3),
      I2 => p_reg_reg_0(0),
      I3 => p_reg_reg_0(1),
      I4 => p_reg_reg_0(2),
      I5 => p_reg_reg_0(4),
      O => \mux_1938_16_1_1_U63/mux_6_1__105\(15)
    );
\p_reg_reg_i_19__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA5AFB5AFF5A5F0"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(0),
      I2 => p_reg_reg_0(4),
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_0(15)
    );
\p_reg_reg_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter1,
      O => \^e\(0)
    );
\p_reg_reg_i_20__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C6E6C6E667636373"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(2),
      I3 => p_reg_reg_0(1),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(3),
      O => \mux_1938_16_1_1_U63/mux_6_1__105\(12)
    );
\p_reg_reg_i_21__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0D2DB4B0F0F0F"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(0),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => \mux_1938_16_1_1_U63/mux_6_1__105\(11)
    );
\p_reg_reg_i_22__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAE88811175756D"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(0),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => \mux_1938_16_1_1_U63/mux_6_1__105\(10)
    );
\p_reg_reg_i_23__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38ACACAC8C8C8C8C"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(0),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_2(9)
    );
\p_reg_reg_i_24__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B331B24D8CCD81F0"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => \mux_1938_16_1_1_U63/mux_6_1__105\(9)
    );
\p_reg_reg_i_25__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F050F150F5505F0"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(0),
      I2 => p_reg_reg_0(4),
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_0(9)
    );
\p_reg_reg_i_26__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B8CBBCC88C88899"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(0),
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_2(8)
    );
\p_reg_reg_i_27__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"542BD42A6BD6A59F"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => \mux_1938_16_1_1_U63/mux_6_1__105\(8)
    );
\p_reg_reg_i_28__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"85050F350FF50550"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(0),
      I2 => p_reg_reg_0(4),
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_0(8)
    );
\p_reg_reg_i_29__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"68FEEEEADBDFDE8B"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(0),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_2(7)
    );
\p_reg_reg_i_30__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"52B99D4ABEB7D9D3"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(1),
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(2),
      I5 => p_reg_reg_0(0),
      O => \mux_1938_16_1_1_U63/mux_6_1__105\(7)
    );
\p_reg_reg_i_31__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FAFD59F5F7F055A"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(0),
      I2 => p_reg_reg_0(4),
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_0(7)
    );
\p_reg_reg_i_32__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"43D2E507F102E576"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => mux_6_2(6)
    );
\p_reg_reg_i_33__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"329D4002B94CE700"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => \mux_1938_16_1_1_U63/mux_6_1__105\(6)
    );
\p_reg_reg_i_34__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7262A2F2009FDF2A"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(0),
      I2 => p_reg_reg_0(4),
      I3 => p_reg_reg_0(1),
      I4 => p_reg_reg_0(2),
      I5 => p_reg_reg_0(3),
      O => mux_6_0(6)
    );
\p_reg_reg_i_35__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6615D4F7D7A3379A"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => mux_6_2(5)
    );
\p_reg_reg_i_36__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"46524C324A62A502"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => \mux_1938_16_1_1_U63/mux_6_1__105\(5)
    );
\p_reg_reg_i_37__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CEE25FBBAE698C66"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(0),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(3),
      I5 => p_reg_reg_0(1),
      O => mux_6_0(5)
    );
\p_reg_reg_i_38__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6BDD1A9834E73D73"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(0),
      I4 => p_reg_reg_0(2),
      I5 => p_reg_reg_0(1),
      O => mux_6_2(4)
    );
\p_reg_reg_i_39__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B868161DFBDFBD0F"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => \mux_1938_16_1_1_U63/mux_6_1__105\(4)
    );
\p_reg_reg_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_reg_reg_i_17__4_n_13\,
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U63/mux_6_1__105\(15),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(15),
      O => tmp_s_fu_319_p195(15)
    );
\p_reg_reg_i_40__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B25DCC861BEE9B73"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(2),
      I3 => p_reg_reg_0(1),
      I4 => p_reg_reg_0(3),
      I5 => p_reg_reg_0(0),
      O => mux_6_0(4)
    );
\p_reg_reg_i_41__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D2468AE23505B6D"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => mux_6_2(3)
    );
\p_reg_reg_i_42__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69624696CB24D3FF"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(1),
      I4 => p_reg_reg_0(2),
      I5 => p_reg_reg_0(0),
      O => \mux_1938_16_1_1_U63/mux_6_1__105\(3)
    );
\p_reg_reg_i_43__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"751624B20AC4DA6C"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => mux_6_0(3)
    );
\p_reg_reg_i_44__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"23C552BD2E6B5A06"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => mux_6_2(2)
    );
\p_reg_reg_i_45__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D6666B8A7E5DBF0"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => \mux_1938_16_1_1_U63/mux_6_1__105\(2)
    );
\p_reg_reg_i_46__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D674A3C4BD4A5A0A"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => mux_6_0(2)
    );
\p_reg_reg_i_47__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A1319A90CBB2B510"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => mux_6_2(1)
    );
\p_reg_reg_i_48__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A072E4274E058100"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => \mux_1938_16_1_1_U63/mux_6_1__105\(1)
    );
\p_reg_reg_i_49__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4DD309598C85AD80"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => mux_6_0(1)
    );
\p_reg_reg_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_reg_reg_i_17__4_n_13\,
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U63/mux_6_1__105\(12),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(15),
      O => tmp_s_fu_319_p195(12)
    );
\p_reg_reg_i_50__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"31C6D29C558A8B7F"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => mux_6_2(0)
    );
\p_reg_reg_i_51__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"42A3C542EBD7DB63"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => \mux_1938_16_1_1_U63/mux_6_1__105\(0)
    );
\p_reg_reg_i_52__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"394B51AA638CD1EF"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => mux_6_0(0)
    );
\p_reg_reg_i_53__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_reg_reg_0(1),
      I1 => p_reg_reg_0(0),
      O => \p_reg_reg_i_53__4_n_13\
    );
\p_reg_reg_i_5__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_reg_reg_i_17__4_n_13\,
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U63/mux_6_1__105\(11),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(15),
      O => tmp_s_fu_319_p195(11)
    );
\p_reg_reg_i_6__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_reg_reg_i_17__4_n_13\,
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U63/mux_6_1__105\(10),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(15),
      O => tmp_s_fu_319_p195(10)
    );
\p_reg_reg_i_7__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(9),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U63/mux_6_1__105\(9),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(9),
      O => tmp_s_fu_319_p195(9)
    );
\p_reg_reg_i_8__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(8),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U63/mux_6_1__105\(8),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(8),
      O => tmp_s_fu_319_p195(8)
    );
\p_reg_reg_i_9__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(7),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U63/mux_6_1__105\(7),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(7),
      O => tmp_s_fu_319_p195(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_59 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_59 : entity is "transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0";
end design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_59;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_59 is
  signal \^d\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \mux_1938_16_1_1_U58/mux_6_1__105\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mux_6_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mux_6_2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \p_reg_reg_i_17__3_n_13\ : STD_LOGIC;
  signal \p_reg_reg_i_53__3_n_13\ : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_109 : STD_LOGIC;
  signal p_reg_reg_n_110 : STD_LOGIC;
  signal p_reg_reg_n_111 : STD_LOGIC;
  signal p_reg_reg_n_112 : STD_LOGIC;
  signal p_reg_reg_n_113 : STD_LOGIC;
  signal p_reg_reg_n_114 : STD_LOGIC;
  signal p_reg_reg_n_115 : STD_LOGIC;
  signal p_reg_reg_n_116 : STD_LOGIC;
  signal p_reg_reg_n_117 : STD_LOGIC;
  signal p_reg_reg_n_118 : STD_LOGIC;
  signal tmp_s_fu_319_p195 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  D(15 downto 0) <= \^d\(15 downto 0);
  E(0) <= \^e\(0);
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => tmp_s_fu_319_p195(15),
      A(28) => tmp_s_fu_319_p195(15),
      A(27) => tmp_s_fu_319_p195(15),
      A(26) => tmp_s_fu_319_p195(15),
      A(25) => tmp_s_fu_319_p195(15),
      A(24) => tmp_s_fu_319_p195(15),
      A(23) => tmp_s_fu_319_p195(15),
      A(22) => tmp_s_fu_319_p195(15),
      A(21) => tmp_s_fu_319_p195(15),
      A(20) => tmp_s_fu_319_p195(15),
      A(19) => tmp_s_fu_319_p195(15),
      A(18) => tmp_s_fu_319_p195(15),
      A(17) => tmp_s_fu_319_p195(15),
      A(16) => tmp_s_fu_319_p195(15),
      A(15) => tmp_s_fu_319_p195(15),
      A(14) => tmp_s_fu_319_p195(15),
      A(13) => tmp_s_fu_319_p195(15),
      A(12 downto 0) => tmp_s_fu_319_p195(12 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q0(15),
      B(16) => q0(15),
      B(15 downto 0) => q0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 31) => B"00000000000000000",
      C(30 downto 15) => \^d\(15 downto 0),
      C(14 downto 0) => B"000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => \^e\(0),
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 31),
      P(30 downto 15) => \^d\(15 downto 0),
      P(14) => p_reg_reg_n_104,
      P(13) => p_reg_reg_n_105,
      P(12) => p_reg_reg_n_106,
      P(11) => p_reg_reg_n_107,
      P(10) => p_reg_reg_n_108,
      P(9) => p_reg_reg_n_109,
      P(8) => p_reg_reg_n_110,
      P(7) => p_reg_reg_n_111,
      P(6) => p_reg_reg_n_112,
      P(5) => p_reg_reg_n_113,
      P(4) => p_reg_reg_n_114,
      P(3) => p_reg_reg_n_115,
      P(2) => p_reg_reg_n_116,
      P(1) => p_reg_reg_n_117,
      P(0) => p_reg_reg_n_118,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => SR(0),
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_10__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(6),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U58/mux_6_1__105\(6),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(6),
      O => tmp_s_fu_319_p195(6)
    );
\p_reg_reg_i_11__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(5),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U58/mux_6_1__105\(5),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(5),
      O => tmp_s_fu_319_p195(5)
    );
\p_reg_reg_i_12__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => mux_6_2(4),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U58/mux_6_1__105\(4),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(4),
      O => tmp_s_fu_319_p195(4)
    );
\p_reg_reg_i_13__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(3),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U58/mux_6_1__105\(3),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(3),
      O => tmp_s_fu_319_p195(3)
    );
\p_reg_reg_i_14__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(2),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U58/mux_6_1__105\(2),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(2),
      O => tmp_s_fu_319_p195(2)
    );
\p_reg_reg_i_15__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(1),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U58/mux_6_1__105\(1),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(1),
      O => tmp_s_fu_319_p195(1)
    );
\p_reg_reg_i_16__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => mux_6_2(0),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U58/mux_6_1__105\(0),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(0),
      O => tmp_s_fu_319_p195(0)
    );
\p_reg_reg_i_17__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E6AA55F7"
    )
        port map (
      I0 => p_reg_reg_0(4),
      I1 => p_reg_reg_0(2),
      I2 => \p_reg_reg_i_53__3_n_13\,
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(5),
      I5 => p_reg_reg_0(6),
      O => \p_reg_reg_i_17__3_n_13\
    );
\p_reg_reg_i_18__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000000011111"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(3),
      I2 => p_reg_reg_0(0),
      I3 => p_reg_reg_0(1),
      I4 => p_reg_reg_0(2),
      I5 => p_reg_reg_0(4),
      O => \mux_1938_16_1_1_U58/mux_6_1__105\(15)
    );
\p_reg_reg_i_19__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA5AFB5AFF5A5F0"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(0),
      I2 => p_reg_reg_0(4),
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_0(15)
    );
\p_reg_reg_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter1,
      O => \^e\(0)
    );
\p_reg_reg_i_20__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C6E6C6E667636373"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(2),
      I3 => p_reg_reg_0(1),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(3),
      O => \mux_1938_16_1_1_U58/mux_6_1__105\(12)
    );
\p_reg_reg_i_21__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0D2DB4B0F0F0F"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(0),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => \mux_1938_16_1_1_U58/mux_6_1__105\(11)
    );
\p_reg_reg_i_22__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAE88811175756D"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(0),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => \mux_1938_16_1_1_U58/mux_6_1__105\(10)
    );
\p_reg_reg_i_23__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38ACACAC8C8C8C8C"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(0),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_2(9)
    );
\p_reg_reg_i_24__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B331B24D8CCD81F0"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => \mux_1938_16_1_1_U58/mux_6_1__105\(9)
    );
\p_reg_reg_i_25__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F050F150F5505F0"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(0),
      I2 => p_reg_reg_0(4),
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_0(9)
    );
\p_reg_reg_i_26__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B8CBBCC88C88899"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(0),
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_2(8)
    );
\p_reg_reg_i_27__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"542BD42A6BD6A59F"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => \mux_1938_16_1_1_U58/mux_6_1__105\(8)
    );
\p_reg_reg_i_28__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"85050F350FF50550"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(0),
      I2 => p_reg_reg_0(4),
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_0(8)
    );
\p_reg_reg_i_29__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"68FEEEEADBDFDE8B"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(0),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_2(7)
    );
\p_reg_reg_i_30__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"52B99D4ABEB7D9D3"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(1),
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(2),
      I5 => p_reg_reg_0(0),
      O => \mux_1938_16_1_1_U58/mux_6_1__105\(7)
    );
\p_reg_reg_i_31__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FAFD59F5F7F055A"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(0),
      I2 => p_reg_reg_0(4),
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_0(7)
    );
\p_reg_reg_i_32__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"43D2E507F102E576"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => mux_6_2(6)
    );
\p_reg_reg_i_33__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"329D4002B94CE700"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => \mux_1938_16_1_1_U58/mux_6_1__105\(6)
    );
\p_reg_reg_i_34__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7262A2F2009FDF2A"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(0),
      I2 => p_reg_reg_0(4),
      I3 => p_reg_reg_0(1),
      I4 => p_reg_reg_0(2),
      I5 => p_reg_reg_0(3),
      O => mux_6_0(6)
    );
\p_reg_reg_i_35__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6615D4F7D7A3379A"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => mux_6_2(5)
    );
\p_reg_reg_i_36__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"46524C324A62A502"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => \mux_1938_16_1_1_U58/mux_6_1__105\(5)
    );
\p_reg_reg_i_37__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CEE25FBBAE698C66"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(0),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(3),
      I5 => p_reg_reg_0(1),
      O => mux_6_0(5)
    );
\p_reg_reg_i_38__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6BDD1A9834E73D73"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(0),
      I4 => p_reg_reg_0(2),
      I5 => p_reg_reg_0(1),
      O => mux_6_2(4)
    );
\p_reg_reg_i_39__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B868161DFBDFBD0F"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => \mux_1938_16_1_1_U58/mux_6_1__105\(4)
    );
\p_reg_reg_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_reg_reg_i_17__3_n_13\,
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U58/mux_6_1__105\(15),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(15),
      O => tmp_s_fu_319_p195(15)
    );
\p_reg_reg_i_40__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B25DCC861BEE9B73"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(2),
      I3 => p_reg_reg_0(1),
      I4 => p_reg_reg_0(3),
      I5 => p_reg_reg_0(0),
      O => mux_6_0(4)
    );
\p_reg_reg_i_41__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D2468AE23505B6D"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => mux_6_2(3)
    );
\p_reg_reg_i_42__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69624696CB24D3FF"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(1),
      I4 => p_reg_reg_0(2),
      I5 => p_reg_reg_0(0),
      O => \mux_1938_16_1_1_U58/mux_6_1__105\(3)
    );
\p_reg_reg_i_43__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"751624B20AC4DA6C"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => mux_6_0(3)
    );
\p_reg_reg_i_44__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"23C552BD2E6B5A06"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => mux_6_2(2)
    );
\p_reg_reg_i_45__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D6666B8A7E5DBF0"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => \mux_1938_16_1_1_U58/mux_6_1__105\(2)
    );
\p_reg_reg_i_46__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D674A3C4BD4A5A0A"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => mux_6_0(2)
    );
\p_reg_reg_i_47__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A1319A90CBB2B510"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => mux_6_2(1)
    );
\p_reg_reg_i_48__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A072E4274E058100"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => \mux_1938_16_1_1_U58/mux_6_1__105\(1)
    );
\p_reg_reg_i_49__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4DD309598C85AD80"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => mux_6_0(1)
    );
\p_reg_reg_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_reg_reg_i_17__3_n_13\,
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U58/mux_6_1__105\(12),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(15),
      O => tmp_s_fu_319_p195(12)
    );
\p_reg_reg_i_50__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"31C6D29C558A8B7F"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => mux_6_2(0)
    );
\p_reg_reg_i_51__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"42A3C542EBD7DB63"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => \mux_1938_16_1_1_U58/mux_6_1__105\(0)
    );
\p_reg_reg_i_52__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"394B51AA638CD1EF"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => mux_6_0(0)
    );
\p_reg_reg_i_53__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_reg_reg_0(1),
      I1 => p_reg_reg_0(0),
      O => \p_reg_reg_i_53__3_n_13\
    );
\p_reg_reg_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_reg_reg_i_17__3_n_13\,
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U58/mux_6_1__105\(11),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(15),
      O => tmp_s_fu_319_p195(11)
    );
\p_reg_reg_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_reg_reg_i_17__3_n_13\,
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U58/mux_6_1__105\(10),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(15),
      O => tmp_s_fu_319_p195(10)
    );
\p_reg_reg_i_7__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(9),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U58/mux_6_1__105\(9),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(9),
      O => tmp_s_fu_319_p195(9)
    );
\p_reg_reg_i_8__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(8),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U58/mux_6_1__105\(8),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(8),
      O => tmp_s_fu_319_p195(8)
    );
\p_reg_reg_i_9__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(7),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U58/mux_6_1__105\(7),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(7),
      O => tmp_s_fu_319_p195(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_62 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataUpsampledI_V_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_62 : entity is "transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0";
end design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_62;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_62 is
  signal \^d\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \mux_1938_16_1_1_U53/mux_6_1__105\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mux_6_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mux_6_2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \p_reg_reg_i_17__2_n_13\ : STD_LOGIC;
  signal \p_reg_reg_i_53__2_n_13\ : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_109 : STD_LOGIC;
  signal p_reg_reg_n_110 : STD_LOGIC;
  signal p_reg_reg_n_111 : STD_LOGIC;
  signal p_reg_reg_n_112 : STD_LOGIC;
  signal p_reg_reg_n_113 : STD_LOGIC;
  signal p_reg_reg_n_114 : STD_LOGIC;
  signal p_reg_reg_n_115 : STD_LOGIC;
  signal p_reg_reg_n_116 : STD_LOGIC;
  signal p_reg_reg_n_117 : STD_LOGIC;
  signal p_reg_reg_n_118 : STD_LOGIC;
  signal tmp_s_fu_319_p195 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  D(15 downto 0) <= \^d\(15 downto 0);
  E(0) <= \^e\(0);
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => tmp_s_fu_319_p195(15),
      A(28) => tmp_s_fu_319_p195(15),
      A(27) => tmp_s_fu_319_p195(15),
      A(26) => tmp_s_fu_319_p195(15),
      A(25) => tmp_s_fu_319_p195(15),
      A(24) => tmp_s_fu_319_p195(15),
      A(23) => tmp_s_fu_319_p195(15),
      A(22) => tmp_s_fu_319_p195(15),
      A(21) => tmp_s_fu_319_p195(15),
      A(20) => tmp_s_fu_319_p195(15),
      A(19) => tmp_s_fu_319_p195(15),
      A(18) => tmp_s_fu_319_p195(15),
      A(17) => tmp_s_fu_319_p195(15),
      A(16) => tmp_s_fu_319_p195(15),
      A(15) => tmp_s_fu_319_p195(15),
      A(14) => tmp_s_fu_319_p195(15),
      A(13) => tmp_s_fu_319_p195(15),
      A(12 downto 0) => tmp_s_fu_319_p195(12 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => dataUpsampledI_V_q0(15),
      B(16) => dataUpsampledI_V_q0(15),
      B(15 downto 0) => dataUpsampledI_V_q0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 31) => B"00000000000000000",
      C(30 downto 15) => \^d\(15 downto 0),
      C(14 downto 0) => B"000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => \^e\(0),
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 31),
      P(30 downto 15) => \^d\(15 downto 0),
      P(14) => p_reg_reg_n_104,
      P(13) => p_reg_reg_n_105,
      P(12) => p_reg_reg_n_106,
      P(11) => p_reg_reg_n_107,
      P(10) => p_reg_reg_n_108,
      P(9) => p_reg_reg_n_109,
      P(8) => p_reg_reg_n_110,
      P(7) => p_reg_reg_n_111,
      P(6) => p_reg_reg_n_112,
      P(5) => p_reg_reg_n_113,
      P(4) => p_reg_reg_n_114,
      P(3) => p_reg_reg_n_115,
      P(2) => p_reg_reg_n_116,
      P(1) => p_reg_reg_n_117,
      P(0) => p_reg_reg_n_118,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => SR(0),
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_10__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(6),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U53/mux_6_1__105\(6),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(6),
      O => tmp_s_fu_319_p195(6)
    );
\p_reg_reg_i_11__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(5),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U53/mux_6_1__105\(5),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(5),
      O => tmp_s_fu_319_p195(5)
    );
\p_reg_reg_i_12__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => mux_6_2(4),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U53/mux_6_1__105\(4),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(4),
      O => tmp_s_fu_319_p195(4)
    );
\p_reg_reg_i_13__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(3),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U53/mux_6_1__105\(3),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(3),
      O => tmp_s_fu_319_p195(3)
    );
\p_reg_reg_i_14__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(2),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U53/mux_6_1__105\(2),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(2),
      O => tmp_s_fu_319_p195(2)
    );
\p_reg_reg_i_15__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(1),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U53/mux_6_1__105\(1),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(1),
      O => tmp_s_fu_319_p195(1)
    );
\p_reg_reg_i_16__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => mux_6_2(0),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U53/mux_6_1__105\(0),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(0),
      O => tmp_s_fu_319_p195(0)
    );
\p_reg_reg_i_17__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E6AA55F7"
    )
        port map (
      I0 => p_reg_reg_0(4),
      I1 => p_reg_reg_0(2),
      I2 => \p_reg_reg_i_53__2_n_13\,
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(5),
      I5 => p_reg_reg_0(6),
      O => \p_reg_reg_i_17__2_n_13\
    );
\p_reg_reg_i_18__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000000011111"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(3),
      I2 => p_reg_reg_0(0),
      I3 => p_reg_reg_0(1),
      I4 => p_reg_reg_0(2),
      I5 => p_reg_reg_0(4),
      O => \mux_1938_16_1_1_U53/mux_6_1__105\(15)
    );
\p_reg_reg_i_19__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA5AFB5AFF5A5F0"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(0),
      I2 => p_reg_reg_0(4),
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_0(15)
    );
\p_reg_reg_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter1,
      O => \^e\(0)
    );
\p_reg_reg_i_20__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C6E6C6E667636373"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(2),
      I3 => p_reg_reg_0(1),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(3),
      O => \mux_1938_16_1_1_U53/mux_6_1__105\(12)
    );
\p_reg_reg_i_21__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0D2DB4B0F0F0F"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(0),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => \mux_1938_16_1_1_U53/mux_6_1__105\(11)
    );
\p_reg_reg_i_22__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAE88811175756D"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(0),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => \mux_1938_16_1_1_U53/mux_6_1__105\(10)
    );
\p_reg_reg_i_23__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38ACACAC8C8C8C8C"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(0),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_2(9)
    );
\p_reg_reg_i_24__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B331B24D8CCD81F0"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => \mux_1938_16_1_1_U53/mux_6_1__105\(9)
    );
\p_reg_reg_i_25__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F050F150F5505F0"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(0),
      I2 => p_reg_reg_0(4),
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_0(9)
    );
\p_reg_reg_i_26__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B8CBBCC88C88899"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(0),
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_2(8)
    );
\p_reg_reg_i_27__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"542BD42A6BD6A59F"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => \mux_1938_16_1_1_U53/mux_6_1__105\(8)
    );
\p_reg_reg_i_28__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"85050F350FF50550"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(0),
      I2 => p_reg_reg_0(4),
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_0(8)
    );
\p_reg_reg_i_29__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"68FEEEEADBDFDE8B"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(0),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_2(7)
    );
\p_reg_reg_i_30__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"52B99D4ABEB7D9D3"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(1),
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(2),
      I5 => p_reg_reg_0(0),
      O => \mux_1938_16_1_1_U53/mux_6_1__105\(7)
    );
\p_reg_reg_i_31__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FAFD59F5F7F055A"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(0),
      I2 => p_reg_reg_0(4),
      I3 => p_reg_reg_0(3),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(2),
      O => mux_6_0(7)
    );
\p_reg_reg_i_32__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"43D2E507F102E576"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => mux_6_2(6)
    );
\p_reg_reg_i_33__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"329D4002B94CE700"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => \mux_1938_16_1_1_U53/mux_6_1__105\(6)
    );
\p_reg_reg_i_34__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7262A2F2009FDF2A"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(0),
      I2 => p_reg_reg_0(4),
      I3 => p_reg_reg_0(1),
      I4 => p_reg_reg_0(2),
      I5 => p_reg_reg_0(3),
      O => mux_6_0(6)
    );
\p_reg_reg_i_35__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6615D4F7D7A3379A"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => mux_6_2(5)
    );
\p_reg_reg_i_36__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"46524C324A62A502"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => \mux_1938_16_1_1_U53/mux_6_1__105\(5)
    );
\p_reg_reg_i_37__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CEE25FBBAE698C66"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(0),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(3),
      I5 => p_reg_reg_0(1),
      O => mux_6_0(5)
    );
\p_reg_reg_i_38__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6BDD1A9834E73D73"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(0),
      I4 => p_reg_reg_0(2),
      I5 => p_reg_reg_0(1),
      O => mux_6_2(4)
    );
\p_reg_reg_i_39__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B868161DFBDFBD0F"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => \mux_1938_16_1_1_U53/mux_6_1__105\(4)
    );
\p_reg_reg_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_reg_reg_i_17__2_n_13\,
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U53/mux_6_1__105\(15),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(15),
      O => tmp_s_fu_319_p195(15)
    );
\p_reg_reg_i_40__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B25DCC861BEE9B73"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(2),
      I3 => p_reg_reg_0(1),
      I4 => p_reg_reg_0(3),
      I5 => p_reg_reg_0(0),
      O => mux_6_0(4)
    );
\p_reg_reg_i_41__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D2468AE23505B6D"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => mux_6_2(3)
    );
\p_reg_reg_i_42__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69624696CB24D3FF"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(1),
      I4 => p_reg_reg_0(2),
      I5 => p_reg_reg_0(0),
      O => \mux_1938_16_1_1_U53/mux_6_1__105\(3)
    );
\p_reg_reg_i_43__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"751624B20AC4DA6C"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => mux_6_0(3)
    );
\p_reg_reg_i_44__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"23C552BD2E6B5A06"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => mux_6_2(2)
    );
\p_reg_reg_i_45__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D6666B8A7E5DBF0"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => \mux_1938_16_1_1_U53/mux_6_1__105\(2)
    );
\p_reg_reg_i_46__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D674A3C4BD4A5A0A"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => mux_6_0(2)
    );
\p_reg_reg_i_47__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A1319A90CBB2B510"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => mux_6_2(1)
    );
\p_reg_reg_i_48__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A072E4274E058100"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => \mux_1938_16_1_1_U53/mux_6_1__105\(1)
    );
\p_reg_reg_i_49__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4DD309598C85AD80"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => mux_6_0(1)
    );
\p_reg_reg_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_reg_reg_i_17__2_n_13\,
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U53/mux_6_1__105\(12),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(15),
      O => tmp_s_fu_319_p195(12)
    );
\p_reg_reg_i_50__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"31C6D29C558A8B7F"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => mux_6_2(0)
    );
\p_reg_reg_i_51__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"42A3C542EBD7DB63"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(1),
      I5 => p_reg_reg_0(0),
      O => \mux_1938_16_1_1_U53/mux_6_1__105\(0)
    );
\p_reg_reg_i_52__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"394B51AA638CD1EF"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_0(4),
      I2 => p_reg_reg_0(3),
      I3 => p_reg_reg_0(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_0(1),
      O => mux_6_0(0)
    );
\p_reg_reg_i_53__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_reg_reg_0(1),
      I1 => p_reg_reg_0(0),
      O => \p_reg_reg_i_53__2_n_13\
    );
\p_reg_reg_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_reg_reg_i_17__2_n_13\,
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U53/mux_6_1__105\(11),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(15),
      O => tmp_s_fu_319_p195(11)
    );
\p_reg_reg_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_reg_reg_i_17__2_n_13\,
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U53/mux_6_1__105\(10),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(15),
      O => tmp_s_fu_319_p195(10)
    );
\p_reg_reg_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(9),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U53/mux_6_1__105\(9),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(9),
      O => tmp_s_fu_319_p195(9)
    );
\p_reg_reg_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(8),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U53/mux_6_1__105\(8),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(8),
      O => tmp_s_fu_319_p195(8)
    );
\p_reg_reg_i_9__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(7),
      I1 => p_reg_reg_0(7),
      I2 => \mux_1938_16_1_1_U53/mux_6_1__105\(7),
      I3 => p_reg_reg_0(6),
      I4 => mux_6_0(7),
      O => tmp_s_fu_319_p195(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_mux_1938_16_1_1 is
  port (
    A : out STD_LOGIC_VECTOR ( 13 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_mux_1938_16_1_1 : entity is "transmitter_mux_1938_16_1_1";
end design_1_transmitter_0_1_transmitter_mux_1938_16_1_1;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_mux_1938_16_1_1 is
  signal mux_6_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mux_6_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mux_6_2 : STD_LOGIC_VECTOR ( 9 downto 0 );
begin
\i_/p_reg_reg_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(6),
      I1 => Q(7),
      I2 => mux_6_1(6),
      I3 => Q(6),
      I4 => mux_6_0(6),
      O => A(6)
    );
\i_/p_reg_reg_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(5),
      I1 => Q(7),
      I2 => mux_6_1(5),
      I3 => Q(6),
      I4 => mux_6_0(5),
      O => A(5)
    );
\i_/p_reg_reg_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => mux_6_2(4),
      I1 => Q(7),
      I2 => mux_6_1(4),
      I3 => Q(6),
      I4 => mux_6_0(4),
      O => A(4)
    );
\i_/p_reg_reg_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(3),
      I1 => Q(7),
      I2 => mux_6_1(3),
      I3 => Q(6),
      I4 => mux_6_0(3),
      O => A(3)
    );
\i_/p_reg_reg_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(2),
      I1 => Q(7),
      I2 => mux_6_1(2),
      I3 => Q(6),
      I4 => mux_6_0(2),
      O => A(2)
    );
\i_/p_reg_reg_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(1),
      I1 => Q(7),
      I2 => mux_6_1(1),
      I3 => Q(6),
      I4 => mux_6_0(1),
      O => A(1)
    );
\i_/p_reg_reg_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => mux_6_2(0),
      I1 => Q(7),
      I2 => mux_6_1(0),
      I3 => Q(6),
      I4 => mux_6_0(0),
      O => A(0)
    );
\i_/p_reg_reg_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000000011111"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      I5 => Q(4),
      O => mux_6_1(15)
    );
\i_/p_reg_reg_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA5AFB5AFF5A5F0"
    )
        port map (
      I0 => Q(5),
      I1 => Q(0),
      I2 => Q(4),
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_0(15)
    );
\i_/p_reg_reg_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C6E6C6E667636373"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(3),
      O => mux_6_1(12)
    );
\i_/p_reg_reg_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0D2DB4B0F0F0F"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_1(11)
    );
\i_/p_reg_reg_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAE88811175756D"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_1(10)
    );
\i_/p_reg_reg_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38ACACAC8C8C8C8C"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_2(9)
    );
\i_/p_reg_reg_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B331B24D8CCD81F0"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_1(9)
    );
\i_/p_reg_reg_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F050F150F5505F0"
    )
        port map (
      I0 => Q(5),
      I1 => Q(0),
      I2 => Q(4),
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_0(9)
    );
\i_/p_reg_reg_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B8CBBCC88C88899"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(0),
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_2(8)
    );
\i_/p_reg_reg_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"542BD42A6BD6A59F"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => mux_6_1(8)
    );
\i_/p_reg_reg_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"85050F350FF50550"
    )
        port map (
      I0 => Q(5),
      I1 => Q(0),
      I2 => Q(4),
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_0(8)
    );
\i_/p_reg_reg_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"68FEEEEADBDFDE8B"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_2(7)
    );
\i_/p_reg_reg_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_reg_reg,
      I1 => Q(7),
      I2 => mux_6_1(15),
      I3 => Q(6),
      I4 => mux_6_0(15),
      O => A(13)
    );
\i_/p_reg_reg_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"52B99D4ABEB7D9D3"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(1),
      I3 => Q(3),
      I4 => Q(2),
      I5 => Q(0),
      O => mux_6_1(7)
    );
\i_/p_reg_reg_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FAFD59F5F7F055A"
    )
        port map (
      I0 => Q(5),
      I1 => Q(0),
      I2 => Q(4),
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_0(7)
    );
\i_/p_reg_reg_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"43D2E507F102E576"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_2(6)
    );
\i_/p_reg_reg_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"329D4002B94CE700"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_1(6)
    );
\i_/p_reg_reg_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7262A2F2009FDF2A"
    )
        port map (
      I0 => Q(5),
      I1 => Q(0),
      I2 => Q(4),
      I3 => Q(1),
      I4 => Q(2),
      I5 => Q(3),
      O => mux_6_0(6)
    );
\i_/p_reg_reg_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6615D4F7D7A3379A"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_2(5)
    );
\i_/p_reg_reg_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"46524C324A62A502"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_1(5)
    );
\i_/p_reg_reg_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CEE25FBBAE698C66"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => Q(1),
      O => mux_6_0(5)
    );
\i_/p_reg_reg_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6BDD1A9834E73D73"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(2),
      I5 => Q(1),
      O => mux_6_2(4)
    );
\i_/p_reg_reg_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B868161DFBDFBD0F"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => mux_6_1(4)
    );
\i_/p_reg_reg_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_reg_reg,
      I1 => Q(7),
      I2 => mux_6_1(12),
      I3 => Q(6),
      I4 => mux_6_0(15),
      O => A(12)
    );
\i_/p_reg_reg_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B25DCC861BEE9B73"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(0),
      O => mux_6_0(4)
    );
\i_/p_reg_reg_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D2468AE23505B6D"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => mux_6_2(3)
    );
\i_/p_reg_reg_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69624696CB24D3FF"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => Q(0),
      O => mux_6_1(3)
    );
\i_/p_reg_reg_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"751624B20AC4DA6C"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => mux_6_0(3)
    );
\i_/p_reg_reg_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"23C552BD2E6B5A06"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_2(2)
    );
\i_/p_reg_reg_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D6666B8A7E5DBF0"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => mux_6_1(2)
    );
\i_/p_reg_reg_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D674A3C4BD4A5A0A"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => mux_6_0(2)
    );
\i_/p_reg_reg_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A1319A90CBB2B510"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_2(1)
    );
\i_/p_reg_reg_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A072E4274E058100"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_1(1)
    );
\i_/p_reg_reg_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4DD309598C85AD80"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_0(1)
    );
\i_/p_reg_reg_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_reg_reg,
      I1 => Q(7),
      I2 => mux_6_1(11),
      I3 => Q(6),
      I4 => mux_6_0(15),
      O => A(11)
    );
\i_/p_reg_reg_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"31C6D29C558A8B7F"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => mux_6_2(0)
    );
\i_/p_reg_reg_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"42A3C542EBD7DB63"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => mux_6_1(0)
    );
\i_/p_reg_reg_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"394B51AA638CD1EF"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_0(0)
    );
\i_/p_reg_reg_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_reg_reg,
      I1 => Q(7),
      I2 => mux_6_1(10),
      I3 => Q(6),
      I4 => mux_6_0(15),
      O => A(10)
    );
\i_/p_reg_reg_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(9),
      I1 => Q(7),
      I2 => mux_6_1(9),
      I3 => Q(6),
      I4 => mux_6_0(9),
      O => A(9)
    );
\i_/p_reg_reg_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(8),
      I1 => Q(7),
      I2 => mux_6_1(8),
      I3 => Q(6),
      I4 => mux_6_0(8),
      O => A(8)
    );
\i_/p_reg_reg_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(7),
      I1 => Q(7),
      I2 => mux_6_1(7),
      I3 => Q(6),
      I4 => mux_6_0(7),
      O => A(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_mux_1938_16_1_1_20 is
  port (
    A : out STD_LOGIC_VECTOR ( 13 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_mux_1938_16_1_1_20 : entity is "transmitter_mux_1938_16_1_1";
end design_1_transmitter_0_1_transmitter_mux_1938_16_1_1_20;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_mux_1938_16_1_1_20 is
  signal mux_6_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mux_6_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mux_6_2 : STD_LOGIC_VECTOR ( 9 downto 0 );
begin
\i_/p_reg_reg_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(6),
      I1 => Q(7),
      I2 => mux_6_1(6),
      I3 => Q(6),
      I4 => mux_6_0(6),
      O => A(6)
    );
\i_/p_reg_reg_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(5),
      I1 => Q(7),
      I2 => mux_6_1(5),
      I3 => Q(6),
      I4 => mux_6_0(5),
      O => A(5)
    );
\i_/p_reg_reg_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => mux_6_2(4),
      I1 => Q(7),
      I2 => mux_6_1(4),
      I3 => Q(6),
      I4 => mux_6_0(4),
      O => A(4)
    );
\i_/p_reg_reg_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(3),
      I1 => Q(7),
      I2 => mux_6_1(3),
      I3 => Q(6),
      I4 => mux_6_0(3),
      O => A(3)
    );
\i_/p_reg_reg_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(2),
      I1 => Q(7),
      I2 => mux_6_1(2),
      I3 => Q(6),
      I4 => mux_6_0(2),
      O => A(2)
    );
\i_/p_reg_reg_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(1),
      I1 => Q(7),
      I2 => mux_6_1(1),
      I3 => Q(6),
      I4 => mux_6_0(1),
      O => A(1)
    );
\i_/p_reg_reg_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => mux_6_2(0),
      I1 => Q(7),
      I2 => mux_6_1(0),
      I3 => Q(6),
      I4 => mux_6_0(0),
      O => A(0)
    );
\i_/p_reg_reg_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000000011111"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      I5 => Q(4),
      O => mux_6_1(15)
    );
\i_/p_reg_reg_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA5AFB5AFF5A5F0"
    )
        port map (
      I0 => Q(5),
      I1 => Q(0),
      I2 => Q(4),
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_0(15)
    );
\i_/p_reg_reg_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C6E6C6E667636373"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(3),
      O => mux_6_1(12)
    );
\i_/p_reg_reg_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0D2DB4B0F0F0F"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_1(11)
    );
\i_/p_reg_reg_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAE88811175756D"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_1(10)
    );
\i_/p_reg_reg_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38ACACAC8C8C8C8C"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_2(9)
    );
\i_/p_reg_reg_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B331B24D8CCD81F0"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_1(9)
    );
\i_/p_reg_reg_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F050F150F5505F0"
    )
        port map (
      I0 => Q(5),
      I1 => Q(0),
      I2 => Q(4),
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_0(9)
    );
\i_/p_reg_reg_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B8CBBCC88C88899"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(0),
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_2(8)
    );
\i_/p_reg_reg_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"542BD42A6BD6A59F"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => mux_6_1(8)
    );
\i_/p_reg_reg_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"85050F350FF50550"
    )
        port map (
      I0 => Q(5),
      I1 => Q(0),
      I2 => Q(4),
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_0(8)
    );
\i_/p_reg_reg_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"68FEEEEADBDFDE8B"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_2(7)
    );
\i_/p_reg_reg_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_reg_reg,
      I1 => Q(7),
      I2 => mux_6_1(15),
      I3 => Q(6),
      I4 => mux_6_0(15),
      O => A(13)
    );
\i_/p_reg_reg_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"52B99D4ABEB7D9D3"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(1),
      I3 => Q(3),
      I4 => Q(2),
      I5 => Q(0),
      O => mux_6_1(7)
    );
\i_/p_reg_reg_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FAFD59F5F7F055A"
    )
        port map (
      I0 => Q(5),
      I1 => Q(0),
      I2 => Q(4),
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_0(7)
    );
\i_/p_reg_reg_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"43D2E507F102E576"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_2(6)
    );
\i_/p_reg_reg_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"329D4002B94CE700"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_1(6)
    );
\i_/p_reg_reg_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7262A2F2009FDF2A"
    )
        port map (
      I0 => Q(5),
      I1 => Q(0),
      I2 => Q(4),
      I3 => Q(1),
      I4 => Q(2),
      I5 => Q(3),
      O => mux_6_0(6)
    );
\i_/p_reg_reg_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6615D4F7D7A3379A"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_2(5)
    );
\i_/p_reg_reg_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"46524C324A62A502"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_1(5)
    );
\i_/p_reg_reg_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CEE25FBBAE698C66"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => Q(1),
      O => mux_6_0(5)
    );
\i_/p_reg_reg_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6BDD1A9834E73D73"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(2),
      I5 => Q(1),
      O => mux_6_2(4)
    );
\i_/p_reg_reg_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B868161DFBDFBD0F"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => mux_6_1(4)
    );
\i_/p_reg_reg_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_reg_reg,
      I1 => Q(7),
      I2 => mux_6_1(12),
      I3 => Q(6),
      I4 => mux_6_0(15),
      O => A(12)
    );
\i_/p_reg_reg_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B25DCC861BEE9B73"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(0),
      O => mux_6_0(4)
    );
\i_/p_reg_reg_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D2468AE23505B6D"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => mux_6_2(3)
    );
\i_/p_reg_reg_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69624696CB24D3FF"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => Q(0),
      O => mux_6_1(3)
    );
\i_/p_reg_reg_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"751624B20AC4DA6C"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => mux_6_0(3)
    );
\i_/p_reg_reg_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"23C552BD2E6B5A06"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_2(2)
    );
\i_/p_reg_reg_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D6666B8A7E5DBF0"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => mux_6_1(2)
    );
\i_/p_reg_reg_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D674A3C4BD4A5A0A"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => mux_6_0(2)
    );
\i_/p_reg_reg_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A1319A90CBB2B510"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_2(1)
    );
\i_/p_reg_reg_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A072E4274E058100"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_1(1)
    );
\i_/p_reg_reg_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4DD309598C85AD80"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_0(1)
    );
\i_/p_reg_reg_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_reg_reg,
      I1 => Q(7),
      I2 => mux_6_1(11),
      I3 => Q(6),
      I4 => mux_6_0(15),
      O => A(11)
    );
\i_/p_reg_reg_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"31C6D29C558A8B7F"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => mux_6_2(0)
    );
\i_/p_reg_reg_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"42A3C542EBD7DB63"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => mux_6_1(0)
    );
\i_/p_reg_reg_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"394B51AA638CD1EF"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_0(0)
    );
\i_/p_reg_reg_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_reg_reg,
      I1 => Q(7),
      I2 => mux_6_1(10),
      I3 => Q(6),
      I4 => mux_6_0(15),
      O => A(10)
    );
\i_/p_reg_reg_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(9),
      I1 => Q(7),
      I2 => mux_6_1(9),
      I3 => Q(6),
      I4 => mux_6_0(9),
      O => A(9)
    );
\i_/p_reg_reg_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(8),
      I1 => Q(7),
      I2 => mux_6_1(8),
      I3 => Q(6),
      I4 => mux_6_0(8),
      O => A(8)
    );
\i_/p_reg_reg_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(7),
      I1 => Q(7),
      I2 => mux_6_1(7),
      I3 => Q(6),
      I4 => mux_6_0(7),
      O => A(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_mux_1938_16_1_1_24 is
  port (
    A : out STD_LOGIC_VECTOR ( 13 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_mux_1938_16_1_1_24 : entity is "transmitter_mux_1938_16_1_1";
end design_1_transmitter_0_1_transmitter_mux_1938_16_1_1_24;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_mux_1938_16_1_1_24 is
  signal mux_6_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mux_6_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mux_6_2 : STD_LOGIC_VECTOR ( 9 downto 0 );
begin
\i_/p_reg_reg_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(6),
      I1 => Q(7),
      I2 => mux_6_1(6),
      I3 => Q(6),
      I4 => mux_6_0(6),
      O => A(6)
    );
\i_/p_reg_reg_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(5),
      I1 => Q(7),
      I2 => mux_6_1(5),
      I3 => Q(6),
      I4 => mux_6_0(5),
      O => A(5)
    );
\i_/p_reg_reg_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => mux_6_2(4),
      I1 => Q(7),
      I2 => mux_6_1(4),
      I3 => Q(6),
      I4 => mux_6_0(4),
      O => A(4)
    );
\i_/p_reg_reg_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(3),
      I1 => Q(7),
      I2 => mux_6_1(3),
      I3 => Q(6),
      I4 => mux_6_0(3),
      O => A(3)
    );
\i_/p_reg_reg_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(2),
      I1 => Q(7),
      I2 => mux_6_1(2),
      I3 => Q(6),
      I4 => mux_6_0(2),
      O => A(2)
    );
\i_/p_reg_reg_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(1),
      I1 => Q(7),
      I2 => mux_6_1(1),
      I3 => Q(6),
      I4 => mux_6_0(1),
      O => A(1)
    );
\i_/p_reg_reg_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => mux_6_2(0),
      I1 => Q(7),
      I2 => mux_6_1(0),
      I3 => Q(6),
      I4 => mux_6_0(0),
      O => A(0)
    );
\i_/p_reg_reg_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000000011111"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      I5 => Q(4),
      O => mux_6_1(15)
    );
\i_/p_reg_reg_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA5AFB5AFF5A5F0"
    )
        port map (
      I0 => Q(5),
      I1 => Q(0),
      I2 => Q(4),
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_0(15)
    );
\i_/p_reg_reg_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C6E6C6E667636373"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(3),
      O => mux_6_1(12)
    );
\i_/p_reg_reg_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0D2DB4B0F0F0F"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_1(11)
    );
\i_/p_reg_reg_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAE88811175756D"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_1(10)
    );
\i_/p_reg_reg_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38ACACAC8C8C8C8C"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_2(9)
    );
\i_/p_reg_reg_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B331B24D8CCD81F0"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_1(9)
    );
\i_/p_reg_reg_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F050F150F5505F0"
    )
        port map (
      I0 => Q(5),
      I1 => Q(0),
      I2 => Q(4),
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_0(9)
    );
\i_/p_reg_reg_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B8CBBCC88C88899"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(0),
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_2(8)
    );
\i_/p_reg_reg_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"542BD42A6BD6A59F"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => mux_6_1(8)
    );
\i_/p_reg_reg_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"85050F350FF50550"
    )
        port map (
      I0 => Q(5),
      I1 => Q(0),
      I2 => Q(4),
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_0(8)
    );
\i_/p_reg_reg_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"68FEEEEADBDFDE8B"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_2(7)
    );
\i_/p_reg_reg_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_reg_reg,
      I1 => Q(7),
      I2 => mux_6_1(15),
      I3 => Q(6),
      I4 => mux_6_0(15),
      O => A(13)
    );
\i_/p_reg_reg_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"52B99D4ABEB7D9D3"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(1),
      I3 => Q(3),
      I4 => Q(2),
      I5 => Q(0),
      O => mux_6_1(7)
    );
\i_/p_reg_reg_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FAFD59F5F7F055A"
    )
        port map (
      I0 => Q(5),
      I1 => Q(0),
      I2 => Q(4),
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_0(7)
    );
\i_/p_reg_reg_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"43D2E507F102E576"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_2(6)
    );
\i_/p_reg_reg_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"329D4002B94CE700"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_1(6)
    );
\i_/p_reg_reg_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7262A2F2009FDF2A"
    )
        port map (
      I0 => Q(5),
      I1 => Q(0),
      I2 => Q(4),
      I3 => Q(1),
      I4 => Q(2),
      I5 => Q(3),
      O => mux_6_0(6)
    );
\i_/p_reg_reg_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6615D4F7D7A3379A"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_2(5)
    );
\i_/p_reg_reg_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"46524C324A62A502"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_1(5)
    );
\i_/p_reg_reg_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CEE25FBBAE698C66"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => Q(1),
      O => mux_6_0(5)
    );
\i_/p_reg_reg_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6BDD1A9834E73D73"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(2),
      I5 => Q(1),
      O => mux_6_2(4)
    );
\i_/p_reg_reg_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B868161DFBDFBD0F"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => mux_6_1(4)
    );
\i_/p_reg_reg_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_reg_reg,
      I1 => Q(7),
      I2 => mux_6_1(12),
      I3 => Q(6),
      I4 => mux_6_0(15),
      O => A(12)
    );
\i_/p_reg_reg_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B25DCC861BEE9B73"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(0),
      O => mux_6_0(4)
    );
\i_/p_reg_reg_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D2468AE23505B6D"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => mux_6_2(3)
    );
\i_/p_reg_reg_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69624696CB24D3FF"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => Q(0),
      O => mux_6_1(3)
    );
\i_/p_reg_reg_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"751624B20AC4DA6C"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => mux_6_0(3)
    );
\i_/p_reg_reg_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"23C552BD2E6B5A06"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_2(2)
    );
\i_/p_reg_reg_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D6666B8A7E5DBF0"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => mux_6_1(2)
    );
\i_/p_reg_reg_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D674A3C4BD4A5A0A"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => mux_6_0(2)
    );
\i_/p_reg_reg_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A1319A90CBB2B510"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_2(1)
    );
\i_/p_reg_reg_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A072E4274E058100"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_1(1)
    );
\i_/p_reg_reg_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4DD309598C85AD80"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_0(1)
    );
\i_/p_reg_reg_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_reg_reg,
      I1 => Q(7),
      I2 => mux_6_1(11),
      I3 => Q(6),
      I4 => mux_6_0(15),
      O => A(11)
    );
\i_/p_reg_reg_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"31C6D29C558A8B7F"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => mux_6_2(0)
    );
\i_/p_reg_reg_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"42A3C542EBD7DB63"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => mux_6_1(0)
    );
\i_/p_reg_reg_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"394B51AA638CD1EF"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_0(0)
    );
\i_/p_reg_reg_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_reg_reg,
      I1 => Q(7),
      I2 => mux_6_1(10),
      I3 => Q(6),
      I4 => mux_6_0(15),
      O => A(10)
    );
\i_/p_reg_reg_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(9),
      I1 => Q(7),
      I2 => mux_6_1(9),
      I3 => Q(6),
      I4 => mux_6_0(9),
      O => A(9)
    );
\i_/p_reg_reg_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(8),
      I1 => Q(7),
      I2 => mux_6_1(8),
      I3 => Q(6),
      I4 => mux_6_0(8),
      O => A(8)
    );
\i_/p_reg_reg_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(7),
      I1 => Q(7),
      I2 => mux_6_1(7),
      I3 => Q(6),
      I4 => mux_6_0(7),
      O => A(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_mux_1938_16_1_1_28 is
  port (
    A : out STD_LOGIC_VECTOR ( 13 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_mux_1938_16_1_1_28 : entity is "transmitter_mux_1938_16_1_1";
end design_1_transmitter_0_1_transmitter_mux_1938_16_1_1_28;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_mux_1938_16_1_1_28 is
  signal mux_6_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mux_6_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mux_6_2 : STD_LOGIC_VECTOR ( 9 downto 0 );
begin
\i_/p_reg_reg_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(6),
      I1 => Q(7),
      I2 => mux_6_1(6),
      I3 => Q(6),
      I4 => mux_6_0(6),
      O => A(6)
    );
\i_/p_reg_reg_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(5),
      I1 => Q(7),
      I2 => mux_6_1(5),
      I3 => Q(6),
      I4 => mux_6_0(5),
      O => A(5)
    );
\i_/p_reg_reg_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => mux_6_2(4),
      I1 => Q(7),
      I2 => mux_6_1(4),
      I3 => Q(6),
      I4 => mux_6_0(4),
      O => A(4)
    );
\i_/p_reg_reg_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(3),
      I1 => Q(7),
      I2 => mux_6_1(3),
      I3 => Q(6),
      I4 => mux_6_0(3),
      O => A(3)
    );
\i_/p_reg_reg_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(2),
      I1 => Q(7),
      I2 => mux_6_1(2),
      I3 => Q(6),
      I4 => mux_6_0(2),
      O => A(2)
    );
\i_/p_reg_reg_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(1),
      I1 => Q(7),
      I2 => mux_6_1(1),
      I3 => Q(6),
      I4 => mux_6_0(1),
      O => A(1)
    );
\i_/p_reg_reg_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => mux_6_2(0),
      I1 => Q(7),
      I2 => mux_6_1(0),
      I3 => Q(6),
      I4 => mux_6_0(0),
      O => A(0)
    );
\i_/p_reg_reg_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000000011111"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      I5 => Q(4),
      O => mux_6_1(15)
    );
\i_/p_reg_reg_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA5AFB5AFF5A5F0"
    )
        port map (
      I0 => Q(5),
      I1 => Q(0),
      I2 => Q(4),
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_0(15)
    );
\i_/p_reg_reg_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C6E6C6E667636373"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(3),
      O => mux_6_1(12)
    );
\i_/p_reg_reg_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0D2DB4B0F0F0F"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_1(11)
    );
\i_/p_reg_reg_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAE88811175756D"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_1(10)
    );
\i_/p_reg_reg_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38ACACAC8C8C8C8C"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_2(9)
    );
\i_/p_reg_reg_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B331B24D8CCD81F0"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_1(9)
    );
\i_/p_reg_reg_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F050F150F5505F0"
    )
        port map (
      I0 => Q(5),
      I1 => Q(0),
      I2 => Q(4),
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_0(9)
    );
\i_/p_reg_reg_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B8CBBCC88C88899"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(0),
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_2(8)
    );
\i_/p_reg_reg_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"542BD42A6BD6A59F"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => mux_6_1(8)
    );
\i_/p_reg_reg_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"85050F350FF50550"
    )
        port map (
      I0 => Q(5),
      I1 => Q(0),
      I2 => Q(4),
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_0(8)
    );
\i_/p_reg_reg_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"68FEEEEADBDFDE8B"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_2(7)
    );
\i_/p_reg_reg_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_reg_reg,
      I1 => Q(7),
      I2 => mux_6_1(15),
      I3 => Q(6),
      I4 => mux_6_0(15),
      O => A(13)
    );
\i_/p_reg_reg_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"52B99D4ABEB7D9D3"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(1),
      I3 => Q(3),
      I4 => Q(2),
      I5 => Q(0),
      O => mux_6_1(7)
    );
\i_/p_reg_reg_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FAFD59F5F7F055A"
    )
        port map (
      I0 => Q(5),
      I1 => Q(0),
      I2 => Q(4),
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_0(7)
    );
\i_/p_reg_reg_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"43D2E507F102E576"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_2(6)
    );
\i_/p_reg_reg_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"329D4002B94CE700"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_1(6)
    );
\i_/p_reg_reg_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7262A2F2009FDF2A"
    )
        port map (
      I0 => Q(5),
      I1 => Q(0),
      I2 => Q(4),
      I3 => Q(1),
      I4 => Q(2),
      I5 => Q(3),
      O => mux_6_0(6)
    );
\i_/p_reg_reg_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6615D4F7D7A3379A"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_2(5)
    );
\i_/p_reg_reg_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"46524C324A62A502"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_1(5)
    );
\i_/p_reg_reg_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CEE25FBBAE698C66"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => Q(1),
      O => mux_6_0(5)
    );
\i_/p_reg_reg_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6BDD1A9834E73D73"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(2),
      I5 => Q(1),
      O => mux_6_2(4)
    );
\i_/p_reg_reg_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B868161DFBDFBD0F"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => mux_6_1(4)
    );
\i_/p_reg_reg_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_reg_reg,
      I1 => Q(7),
      I2 => mux_6_1(12),
      I3 => Q(6),
      I4 => mux_6_0(15),
      O => A(12)
    );
\i_/p_reg_reg_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B25DCC861BEE9B73"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(0),
      O => mux_6_0(4)
    );
\i_/p_reg_reg_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D2468AE23505B6D"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => mux_6_2(3)
    );
\i_/p_reg_reg_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69624696CB24D3FF"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => Q(0),
      O => mux_6_1(3)
    );
\i_/p_reg_reg_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"751624B20AC4DA6C"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => mux_6_0(3)
    );
\i_/p_reg_reg_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"23C552BD2E6B5A06"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_2(2)
    );
\i_/p_reg_reg_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D6666B8A7E5DBF0"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => mux_6_1(2)
    );
\i_/p_reg_reg_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D674A3C4BD4A5A0A"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => mux_6_0(2)
    );
\i_/p_reg_reg_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A1319A90CBB2B510"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_2(1)
    );
\i_/p_reg_reg_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A072E4274E058100"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_1(1)
    );
\i_/p_reg_reg_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4DD309598C85AD80"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_0(1)
    );
\i_/p_reg_reg_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_reg_reg,
      I1 => Q(7),
      I2 => mux_6_1(11),
      I3 => Q(6),
      I4 => mux_6_0(15),
      O => A(11)
    );
\i_/p_reg_reg_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"31C6D29C558A8B7F"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => mux_6_2(0)
    );
\i_/p_reg_reg_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"42A3C542EBD7DB63"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => mux_6_1(0)
    );
\i_/p_reg_reg_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"394B51AA638CD1EF"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_0(0)
    );
\i_/p_reg_reg_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_reg_reg,
      I1 => Q(7),
      I2 => mux_6_1(10),
      I3 => Q(6),
      I4 => mux_6_0(15),
      O => A(10)
    );
\i_/p_reg_reg_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(9),
      I1 => Q(7),
      I2 => mux_6_1(9),
      I3 => Q(6),
      I4 => mux_6_0(9),
      O => A(9)
    );
\i_/p_reg_reg_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(8),
      I1 => Q(7),
      I2 => mux_6_1(8),
      I3 => Q(6),
      I4 => mux_6_0(8),
      O => A(8)
    );
\i_/p_reg_reg_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(7),
      I1 => Q(7),
      I2 => mux_6_1(7),
      I3 => Q(6),
      I4 => mux_6_0(7),
      O => A(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_mux_1938_16_1_1_35 is
  port (
    A : out STD_LOGIC_VECTOR ( 13 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_mux_1938_16_1_1_35 : entity is "transmitter_mux_1938_16_1_1";
end design_1_transmitter_0_1_transmitter_mux_1938_16_1_1_35;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_mux_1938_16_1_1_35 is
  signal mux_6_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mux_6_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mux_6_2 : STD_LOGIC_VECTOR ( 9 downto 0 );
begin
\i_/p_reg_reg_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(6),
      I1 => Q(7),
      I2 => mux_6_1(6),
      I3 => Q(6),
      I4 => mux_6_0(6),
      O => A(6)
    );
\i_/p_reg_reg_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(5),
      I1 => Q(7),
      I2 => mux_6_1(5),
      I3 => Q(6),
      I4 => mux_6_0(5),
      O => A(5)
    );
\i_/p_reg_reg_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => mux_6_2(4),
      I1 => Q(7),
      I2 => mux_6_1(4),
      I3 => Q(6),
      I4 => mux_6_0(4),
      O => A(4)
    );
\i_/p_reg_reg_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(3),
      I1 => Q(7),
      I2 => mux_6_1(3),
      I3 => Q(6),
      I4 => mux_6_0(3),
      O => A(3)
    );
\i_/p_reg_reg_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(2),
      I1 => Q(7),
      I2 => mux_6_1(2),
      I3 => Q(6),
      I4 => mux_6_0(2),
      O => A(2)
    );
\i_/p_reg_reg_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(1),
      I1 => Q(7),
      I2 => mux_6_1(1),
      I3 => Q(6),
      I4 => mux_6_0(1),
      O => A(1)
    );
\i_/p_reg_reg_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => mux_6_2(0),
      I1 => Q(7),
      I2 => mux_6_1(0),
      I3 => Q(6),
      I4 => mux_6_0(0),
      O => A(0)
    );
\i_/p_reg_reg_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000000011111"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      I5 => Q(4),
      O => mux_6_1(15)
    );
\i_/p_reg_reg_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA5AFB5AFF5A5F0"
    )
        port map (
      I0 => Q(5),
      I1 => Q(0),
      I2 => Q(4),
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_0(15)
    );
\i_/p_reg_reg_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C6E6C6E667636373"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(3),
      O => mux_6_1(12)
    );
\i_/p_reg_reg_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0D2DB4B0F0F0F"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_1(11)
    );
\i_/p_reg_reg_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAE88811175756D"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_1(10)
    );
\i_/p_reg_reg_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38ACACAC8C8C8C8C"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_2(9)
    );
\i_/p_reg_reg_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B331B24D8CCD81F0"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_1(9)
    );
\i_/p_reg_reg_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F050F150F5505F0"
    )
        port map (
      I0 => Q(5),
      I1 => Q(0),
      I2 => Q(4),
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_0(9)
    );
\i_/p_reg_reg_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B8CBBCC88C88899"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(0),
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_2(8)
    );
\i_/p_reg_reg_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"542BD42A6BD6A59F"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => mux_6_1(8)
    );
\i_/p_reg_reg_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"85050F350FF50550"
    )
        port map (
      I0 => Q(5),
      I1 => Q(0),
      I2 => Q(4),
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_0(8)
    );
\i_/p_reg_reg_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"68FEEEEADBDFDE8B"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_2(7)
    );
\i_/p_reg_reg_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_reg_reg,
      I1 => Q(7),
      I2 => mux_6_1(15),
      I3 => Q(6),
      I4 => mux_6_0(15),
      O => A(13)
    );
\i_/p_reg_reg_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"52B99D4ABEB7D9D3"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(1),
      I3 => Q(3),
      I4 => Q(2),
      I5 => Q(0),
      O => mux_6_1(7)
    );
\i_/p_reg_reg_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FAFD59F5F7F055A"
    )
        port map (
      I0 => Q(5),
      I1 => Q(0),
      I2 => Q(4),
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_0(7)
    );
\i_/p_reg_reg_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"43D2E507F102E576"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_2(6)
    );
\i_/p_reg_reg_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"329D4002B94CE700"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_1(6)
    );
\i_/p_reg_reg_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7262A2F2009FDF2A"
    )
        port map (
      I0 => Q(5),
      I1 => Q(0),
      I2 => Q(4),
      I3 => Q(1),
      I4 => Q(2),
      I5 => Q(3),
      O => mux_6_0(6)
    );
\i_/p_reg_reg_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6615D4F7D7A3379A"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_2(5)
    );
\i_/p_reg_reg_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"46524C324A62A502"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_1(5)
    );
\i_/p_reg_reg_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CEE25FBBAE698C66"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => Q(1),
      O => mux_6_0(5)
    );
\i_/p_reg_reg_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6BDD1A9834E73D73"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(2),
      I5 => Q(1),
      O => mux_6_2(4)
    );
\i_/p_reg_reg_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B868161DFBDFBD0F"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => mux_6_1(4)
    );
\i_/p_reg_reg_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_reg_reg,
      I1 => Q(7),
      I2 => mux_6_1(12),
      I3 => Q(6),
      I4 => mux_6_0(15),
      O => A(12)
    );
\i_/p_reg_reg_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B25DCC861BEE9B73"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(0),
      O => mux_6_0(4)
    );
\i_/p_reg_reg_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D2468AE23505B6D"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => mux_6_2(3)
    );
\i_/p_reg_reg_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69624696CB24D3FF"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => Q(0),
      O => mux_6_1(3)
    );
\i_/p_reg_reg_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"751624B20AC4DA6C"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => mux_6_0(3)
    );
\i_/p_reg_reg_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"23C552BD2E6B5A06"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_2(2)
    );
\i_/p_reg_reg_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D6666B8A7E5DBF0"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => mux_6_1(2)
    );
\i_/p_reg_reg_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D674A3C4BD4A5A0A"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => mux_6_0(2)
    );
\i_/p_reg_reg_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A1319A90CBB2B510"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_2(1)
    );
\i_/p_reg_reg_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A072E4274E058100"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_1(1)
    );
\i_/p_reg_reg_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4DD309598C85AD80"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_0(1)
    );
\i_/p_reg_reg_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_reg_reg,
      I1 => Q(7),
      I2 => mux_6_1(11),
      I3 => Q(6),
      I4 => mux_6_0(15),
      O => A(11)
    );
\i_/p_reg_reg_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"31C6D29C558A8B7F"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => mux_6_2(0)
    );
\i_/p_reg_reg_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"42A3C542EBD7DB63"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => mux_6_1(0)
    );
\i_/p_reg_reg_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"394B51AA638CD1EF"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_0(0)
    );
\i_/p_reg_reg_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_reg_reg,
      I1 => Q(7),
      I2 => mux_6_1(10),
      I3 => Q(6),
      I4 => mux_6_0(15),
      O => A(10)
    );
\i_/p_reg_reg_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(9),
      I1 => Q(7),
      I2 => mux_6_1(9),
      I3 => Q(6),
      I4 => mux_6_0(9),
      O => A(9)
    );
\i_/p_reg_reg_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(8),
      I1 => Q(7),
      I2 => mux_6_1(8),
      I3 => Q(6),
      I4 => mux_6_0(8),
      O => A(8)
    );
\i_/p_reg_reg_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(7),
      I1 => Q(7),
      I2 => mux_6_1(7),
      I3 => Q(6),
      I4 => mux_6_0(7),
      O => A(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_mux_1938_16_1_1_39 is
  port (
    A : out STD_LOGIC_VECTOR ( 13 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_mux_1938_16_1_1_39 : entity is "transmitter_mux_1938_16_1_1";
end design_1_transmitter_0_1_transmitter_mux_1938_16_1_1_39;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_mux_1938_16_1_1_39 is
  signal mux_6_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mux_6_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mux_6_2 : STD_LOGIC_VECTOR ( 9 downto 0 );
begin
\i_/p_reg_reg_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(6),
      I1 => Q(7),
      I2 => mux_6_1(6),
      I3 => Q(6),
      I4 => mux_6_0(6),
      O => A(6)
    );
\i_/p_reg_reg_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(5),
      I1 => Q(7),
      I2 => mux_6_1(5),
      I3 => Q(6),
      I4 => mux_6_0(5),
      O => A(5)
    );
\i_/p_reg_reg_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => mux_6_2(4),
      I1 => Q(7),
      I2 => mux_6_1(4),
      I3 => Q(6),
      I4 => mux_6_0(4),
      O => A(4)
    );
\i_/p_reg_reg_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(3),
      I1 => Q(7),
      I2 => mux_6_1(3),
      I3 => Q(6),
      I4 => mux_6_0(3),
      O => A(3)
    );
\i_/p_reg_reg_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(2),
      I1 => Q(7),
      I2 => mux_6_1(2),
      I3 => Q(6),
      I4 => mux_6_0(2),
      O => A(2)
    );
\i_/p_reg_reg_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(1),
      I1 => Q(7),
      I2 => mux_6_1(1),
      I3 => Q(6),
      I4 => mux_6_0(1),
      O => A(1)
    );
\i_/p_reg_reg_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => mux_6_2(0),
      I1 => Q(7),
      I2 => mux_6_1(0),
      I3 => Q(6),
      I4 => mux_6_0(0),
      O => A(0)
    );
\i_/p_reg_reg_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000000011111"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      I5 => Q(4),
      O => mux_6_1(15)
    );
\i_/p_reg_reg_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA5AFB5AFF5A5F0"
    )
        port map (
      I0 => Q(5),
      I1 => Q(0),
      I2 => Q(4),
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_0(15)
    );
\i_/p_reg_reg_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C6E6C6E667636373"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(3),
      O => mux_6_1(12)
    );
\i_/p_reg_reg_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0D2DB4B0F0F0F"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_1(11)
    );
\i_/p_reg_reg_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAE88811175756D"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_1(10)
    );
\i_/p_reg_reg_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38ACACAC8C8C8C8C"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_2(9)
    );
\i_/p_reg_reg_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B331B24D8CCD81F0"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_1(9)
    );
\i_/p_reg_reg_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F050F150F5505F0"
    )
        port map (
      I0 => Q(5),
      I1 => Q(0),
      I2 => Q(4),
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_0(9)
    );
\i_/p_reg_reg_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B8CBBCC88C88899"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(0),
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_2(8)
    );
\i_/p_reg_reg_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"542BD42A6BD6A59F"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => mux_6_1(8)
    );
\i_/p_reg_reg_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"85050F350FF50550"
    )
        port map (
      I0 => Q(5),
      I1 => Q(0),
      I2 => Q(4),
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_0(8)
    );
\i_/p_reg_reg_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"68FEEEEADBDFDE8B"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_2(7)
    );
\i_/p_reg_reg_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_reg_reg,
      I1 => Q(7),
      I2 => mux_6_1(15),
      I3 => Q(6),
      I4 => mux_6_0(15),
      O => A(13)
    );
\i_/p_reg_reg_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"52B99D4ABEB7D9D3"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(1),
      I3 => Q(3),
      I4 => Q(2),
      I5 => Q(0),
      O => mux_6_1(7)
    );
\i_/p_reg_reg_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FAFD59F5F7F055A"
    )
        port map (
      I0 => Q(5),
      I1 => Q(0),
      I2 => Q(4),
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_0(7)
    );
\i_/p_reg_reg_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"43D2E507F102E576"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_2(6)
    );
\i_/p_reg_reg_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"329D4002B94CE700"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_1(6)
    );
\i_/p_reg_reg_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7262A2F2009FDF2A"
    )
        port map (
      I0 => Q(5),
      I1 => Q(0),
      I2 => Q(4),
      I3 => Q(1),
      I4 => Q(2),
      I5 => Q(3),
      O => mux_6_0(6)
    );
\i_/p_reg_reg_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6615D4F7D7A3379A"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_2(5)
    );
\i_/p_reg_reg_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"46524C324A62A502"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_1(5)
    );
\i_/p_reg_reg_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CEE25FBBAE698C66"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => Q(1),
      O => mux_6_0(5)
    );
\i_/p_reg_reg_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6BDD1A9834E73D73"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(2),
      I5 => Q(1),
      O => mux_6_2(4)
    );
\i_/p_reg_reg_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B868161DFBDFBD0F"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => mux_6_1(4)
    );
\i_/p_reg_reg_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_reg_reg,
      I1 => Q(7),
      I2 => mux_6_1(12),
      I3 => Q(6),
      I4 => mux_6_0(15),
      O => A(12)
    );
\i_/p_reg_reg_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B25DCC861BEE9B73"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(0),
      O => mux_6_0(4)
    );
\i_/p_reg_reg_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D2468AE23505B6D"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => mux_6_2(3)
    );
\i_/p_reg_reg_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69624696CB24D3FF"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => Q(0),
      O => mux_6_1(3)
    );
\i_/p_reg_reg_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"751624B20AC4DA6C"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => mux_6_0(3)
    );
\i_/p_reg_reg_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"23C552BD2E6B5A06"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_2(2)
    );
\i_/p_reg_reg_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D6666B8A7E5DBF0"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => mux_6_1(2)
    );
\i_/p_reg_reg_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D674A3C4BD4A5A0A"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => mux_6_0(2)
    );
\i_/p_reg_reg_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A1319A90CBB2B510"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_2(1)
    );
\i_/p_reg_reg_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A072E4274E058100"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_1(1)
    );
\i_/p_reg_reg_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4DD309598C85AD80"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_0(1)
    );
\i_/p_reg_reg_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_reg_reg,
      I1 => Q(7),
      I2 => mux_6_1(11),
      I3 => Q(6),
      I4 => mux_6_0(15),
      O => A(11)
    );
\i_/p_reg_reg_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"31C6D29C558A8B7F"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => mux_6_2(0)
    );
\i_/p_reg_reg_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"42A3C542EBD7DB63"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => mux_6_1(0)
    );
\i_/p_reg_reg_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"394B51AA638CD1EF"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_0(0)
    );
\i_/p_reg_reg_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_reg_reg,
      I1 => Q(7),
      I2 => mux_6_1(10),
      I3 => Q(6),
      I4 => mux_6_0(15),
      O => A(10)
    );
\i_/p_reg_reg_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(9),
      I1 => Q(7),
      I2 => mux_6_1(9),
      I3 => Q(6),
      I4 => mux_6_0(9),
      O => A(9)
    );
\i_/p_reg_reg_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(8),
      I1 => Q(7),
      I2 => mux_6_1(8),
      I3 => Q(6),
      I4 => mux_6_0(8),
      O => A(8)
    );
\i_/p_reg_reg_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(7),
      I1 => Q(7),
      I2 => mux_6_1(7),
      I3 => Q(6),
      I4 => mux_6_0(7),
      O => A(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_mux_1938_16_1_1_43 is
  port (
    A : out STD_LOGIC_VECTOR ( 13 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_mux_1938_16_1_1_43 : entity is "transmitter_mux_1938_16_1_1";
end design_1_transmitter_0_1_transmitter_mux_1938_16_1_1_43;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_mux_1938_16_1_1_43 is
  signal mux_6_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mux_6_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mux_6_2 : STD_LOGIC_VECTOR ( 9 downto 0 );
begin
\i_/p_reg_reg_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(6),
      I1 => Q(7),
      I2 => mux_6_1(6),
      I3 => Q(6),
      I4 => mux_6_0(6),
      O => A(6)
    );
\i_/p_reg_reg_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(5),
      I1 => Q(7),
      I2 => mux_6_1(5),
      I3 => Q(6),
      I4 => mux_6_0(5),
      O => A(5)
    );
\i_/p_reg_reg_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => mux_6_2(4),
      I1 => Q(7),
      I2 => mux_6_1(4),
      I3 => Q(6),
      I4 => mux_6_0(4),
      O => A(4)
    );
\i_/p_reg_reg_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(3),
      I1 => Q(7),
      I2 => mux_6_1(3),
      I3 => Q(6),
      I4 => mux_6_0(3),
      O => A(3)
    );
\i_/p_reg_reg_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(2),
      I1 => Q(7),
      I2 => mux_6_1(2),
      I3 => Q(6),
      I4 => mux_6_0(2),
      O => A(2)
    );
\i_/p_reg_reg_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(1),
      I1 => Q(7),
      I2 => mux_6_1(1),
      I3 => Q(6),
      I4 => mux_6_0(1),
      O => A(1)
    );
\i_/p_reg_reg_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => mux_6_2(0),
      I1 => Q(7),
      I2 => mux_6_1(0),
      I3 => Q(6),
      I4 => mux_6_0(0),
      O => A(0)
    );
\i_/p_reg_reg_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000000011111"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      I5 => Q(4),
      O => mux_6_1(15)
    );
\i_/p_reg_reg_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA5AFB5AFF5A5F0"
    )
        port map (
      I0 => Q(5),
      I1 => Q(0),
      I2 => Q(4),
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_0(15)
    );
\i_/p_reg_reg_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C6E6C6E667636373"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(3),
      O => mux_6_1(12)
    );
\i_/p_reg_reg_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0D2DB4B0F0F0F"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_1(11)
    );
\i_/p_reg_reg_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAE88811175756D"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_1(10)
    );
\i_/p_reg_reg_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38ACACAC8C8C8C8C"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_2(9)
    );
\i_/p_reg_reg_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B331B24D8CCD81F0"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_1(9)
    );
\i_/p_reg_reg_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F050F150F5505F0"
    )
        port map (
      I0 => Q(5),
      I1 => Q(0),
      I2 => Q(4),
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_0(9)
    );
\i_/p_reg_reg_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B8CBBCC88C88899"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(0),
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_2(8)
    );
\i_/p_reg_reg_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"542BD42A6BD6A59F"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => mux_6_1(8)
    );
\i_/p_reg_reg_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"85050F350FF50550"
    )
        port map (
      I0 => Q(5),
      I1 => Q(0),
      I2 => Q(4),
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_0(8)
    );
\i_/p_reg_reg_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"68FEEEEADBDFDE8B"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_2(7)
    );
\i_/p_reg_reg_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_reg_reg,
      I1 => Q(7),
      I2 => mux_6_1(15),
      I3 => Q(6),
      I4 => mux_6_0(15),
      O => A(13)
    );
\i_/p_reg_reg_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"52B99D4ABEB7D9D3"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(1),
      I3 => Q(3),
      I4 => Q(2),
      I5 => Q(0),
      O => mux_6_1(7)
    );
\i_/p_reg_reg_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FAFD59F5F7F055A"
    )
        port map (
      I0 => Q(5),
      I1 => Q(0),
      I2 => Q(4),
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(2),
      O => mux_6_0(7)
    );
\i_/p_reg_reg_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"43D2E507F102E576"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_2(6)
    );
\i_/p_reg_reg_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"329D4002B94CE700"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_1(6)
    );
\i_/p_reg_reg_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7262A2F2009FDF2A"
    )
        port map (
      I0 => Q(5),
      I1 => Q(0),
      I2 => Q(4),
      I3 => Q(1),
      I4 => Q(2),
      I5 => Q(3),
      O => mux_6_0(6)
    );
\i_/p_reg_reg_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6615D4F7D7A3379A"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_2(5)
    );
\i_/p_reg_reg_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"46524C324A62A502"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_1(5)
    );
\i_/p_reg_reg_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CEE25FBBAE698C66"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => Q(1),
      O => mux_6_0(5)
    );
\i_/p_reg_reg_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6BDD1A9834E73D73"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(2),
      I5 => Q(1),
      O => mux_6_2(4)
    );
\i_/p_reg_reg_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B868161DFBDFBD0F"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => mux_6_1(4)
    );
\i_/p_reg_reg_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_reg_reg,
      I1 => Q(7),
      I2 => mux_6_1(12),
      I3 => Q(6),
      I4 => mux_6_0(15),
      O => A(12)
    );
\i_/p_reg_reg_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B25DCC861BEE9B73"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(0),
      O => mux_6_0(4)
    );
\i_/p_reg_reg_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D2468AE23505B6D"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => mux_6_2(3)
    );
\i_/p_reg_reg_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69624696CB24D3FF"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => Q(0),
      O => mux_6_1(3)
    );
\i_/p_reg_reg_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"751624B20AC4DA6C"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => mux_6_0(3)
    );
\i_/p_reg_reg_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"23C552BD2E6B5A06"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_2(2)
    );
\i_/p_reg_reg_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D6666B8A7E5DBF0"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => mux_6_1(2)
    );
\i_/p_reg_reg_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D674A3C4BD4A5A0A"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => mux_6_0(2)
    );
\i_/p_reg_reg_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A1319A90CBB2B510"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_2(1)
    );
\i_/p_reg_reg_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A072E4274E058100"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_1(1)
    );
\i_/p_reg_reg_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4DD309598C85AD80"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_0(1)
    );
\i_/p_reg_reg_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_reg_reg,
      I1 => Q(7),
      I2 => mux_6_1(11),
      I3 => Q(6),
      I4 => mux_6_0(15),
      O => A(11)
    );
\i_/p_reg_reg_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"31C6D29C558A8B7F"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => mux_6_2(0)
    );
\i_/p_reg_reg_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"42A3C542EBD7DB63"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => mux_6_1(0)
    );
\i_/p_reg_reg_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"394B51AA638CD1EF"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => mux_6_0(0)
    );
\i_/p_reg_reg_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_reg_reg,
      I1 => Q(7),
      I2 => mux_6_1(10),
      I3 => Q(6),
      I4 => mux_6_0(15),
      O => A(10)
    );
\i_/p_reg_reg_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(9),
      I1 => Q(7),
      I2 => mux_6_1(9),
      I3 => Q(6),
      I4 => mux_6_0(9),
      O => A(9)
    );
\i_/p_reg_reg_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(8),
      I1 => Q(7),
      I2 => mux_6_1(8),
      I3 => Q(6),
      I4 => mux_6_0(8),
      O => A(8)
    );
\i_/p_reg_reg_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_6_2(7),
      I1 => Q(7),
      I2 => mux_6_1(7),
      I3 => Q(6),
      I4 => mux_6_0(7),
      O => A(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_preamble_bpskI_ROM_AUTO_1R is
  port (
    DIADI : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg : in STD_LOGIC;
    \q0_reg[15]_0\ : in STD_LOGIC;
    zext_ln138_reg_5142_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[15]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_preamble_bpskI_ROM_AUTO_1R : entity is "transmitter_preamble_bpskI_ROM_AUTO_1R";
end design_1_transmitter_0_1_transmitter_preamble_bpskI_ROM_AUTO_1R;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_preamble_bpskI_ROM_AUTO_1R is
  signal q0 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \q0[15]_i_1_n_13\ : STD_LOGIC;
  signal \q0[15]_i_2_n_13\ : STD_LOGIC;
  signal \q0[15]_i_3_n_13\ : STD_LOGIC;
  signal \q0[15]_i_4_n_13\ : STD_LOGIC;
  signal \q0[15]_i_5_n_13\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[15]_i_3\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \q0[15]_i_4\ : label is "soft_lutpair189";
begin
\q0[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFFFBFBFBF00"
    )
        port map (
      I0 => \q0[15]_i_2_n_13\,
      I1 => zext_ln138_reg_5142_reg(0),
      I2 => \q0[15]_i_3_n_13\,
      I3 => Q(0),
      I4 => \q0_reg[15]_1\,
      I5 => q0(15),
      O => \q0[15]_i_1_n_13\
    );
\q0[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111F555F5555555F"
    )
        port map (
      I0 => \q0[15]_i_4_n_13\,
      I1 => Q(1),
      I2 => Q(5),
      I3 => Q(6),
      I4 => \q0[15]_i_5_n_13\,
      I5 => \q0_reg[15]_0\,
      O => \q0[15]_i_2_n_13\
    );
\q0[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(6),
      I1 => Q(5),
      I2 => Q(3),
      I3 => Q(4),
      O => \q0[15]_i_3_n_13\
    );
\q0[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00F4"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(4),
      I3 => Q(5),
      I4 => Q(6),
      O => \q0[15]_i_4_n_13\
    );
\q0[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(5),
      O => \q0[15]_i_5_n_13\
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \q0[15]_i_1_n_13\,
      Q => q0(15),
      R => '0'
    );
ram_reg_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(8),
      I1 => Q(9),
      I2 => Q(10),
      I3 => Q(7),
      I4 => ram_reg,
      I5 => q0(15),
      O => DIADI(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_real_output_RAM_AUTO_1R1W is
  port (
    \ap_CS_fsm_reg[30]\ : out STD_LOGIC;
    \or_ln182_2_reg_5486_reg[4]\ : out STD_LOGIC;
    \or_ln182_1_reg_5480_reg[5]\ : out STD_LOGIC;
    \or_ln182_2_reg_5486_reg[6]\ : out STD_LOGIC;
    \or_ln182_1_reg_5480_reg[7]\ : out STD_LOGIC;
    \or_ln182_2_reg_5486_reg[8]\ : out STD_LOGIC;
    \or_ln182_2_reg_5486_reg[9]\ : out STD_LOGIC;
    \or_ln182_2_reg_5486_reg[10]\ : out STD_LOGIC;
    \or_ln182_2_reg_5486_reg[11]\ : out STD_LOGIC;
    \or_ln182_2_reg_5486_reg[12]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[34]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[36]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[36]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[36]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[36]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[36]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[36]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[36]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[36]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[36]_7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[36]_8\ : out STD_LOGIC;
    \ap_CS_fsm_reg[40]\ : out STD_LOGIC;
    \or_ln182_13_reg_5552_reg[12]\ : out STD_LOGIC;
    \or_ln182_13_reg_5552_reg[11]\ : out STD_LOGIC;
    \or_ln182_13_reg_5552_reg[9]\ : out STD_LOGIC;
    \or_ln182_13_reg_5552_reg[8]\ : out STD_LOGIC;
    \or_ln182_13_reg_5552_reg[7]\ : out STD_LOGIC;
    \or_ln182_13_reg_5552_reg[6]\ : out STD_LOGIC;
    \or_ln182_13_reg_5552_reg[5]\ : out STD_LOGIC;
    \or_ln182_13_reg_5552_reg[4]\ : out STD_LOGIC;
    \or_ln182_13_reg_5552_reg[10]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[42]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[56]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[50]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[46]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[48]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[32]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[38]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[46]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[52]\ : out STD_LOGIC;
    we0 : out STD_LOGIC;
    q0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_0_i_20 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_0_i_20_0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_0_i_20_1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_3_0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_3_1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_3_2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_3_3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_3_4 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \ram_reg_0_i_24__0_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \ram_reg_0_i_24__0_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \ram_reg_0_i_24__0_2\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \ram_reg_0_i_24__0_3\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \ram_reg_0_i_86__0_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \ram_reg_0_i_86__0_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    dataPulseShapedI_V_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 12 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_real_output_RAM_AUTO_1R1W : entity is "transmitter_real_output_RAM_AUTO_1R1W";
end design_1_transmitter_0_1_transmitter_real_output_RAM_AUTO_1R1W;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_real_output_RAM_AUTO_1R1W is
  signal \^ap_cs_fsm_reg[34]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[40]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[42]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[52]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[56]\ : STD_LOGIC;
  signal \ram_reg_0_i_101__0_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_102__0_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_105__0_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_106__0_n_13\ : STD_LOGIC;
  signal ram_reg_0_i_108_n_13 : STD_LOGIC;
  signal ram_reg_0_i_109_n_13 : STD_LOGIC;
  signal \ram_reg_0_i_111__0_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_112__0_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_125__0_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_126__0_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_127__0_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_128__0_n_13\ : STD_LOGIC;
  signal ram_reg_0_i_129_n_13 : STD_LOGIC;
  signal \ram_reg_0_i_130__0_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_131__0_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_132__0_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_133__0_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_134__0_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_135__0_n_13\ : STD_LOGIC;
  signal ram_reg_0_i_84_n_13 : STD_LOGIC;
  signal ram_reg_0_i_85_n_13 : STD_LOGIC;
  signal \ram_reg_0_i_86__0_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_88__0_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_89__0_n_13\ : STD_LOGIC;
  signal ram_reg_0_i_91_n_13 : STD_LOGIC;
  signal \ram_reg_0_i_92__0_n_13\ : STD_LOGIC;
  signal ram_reg_0_i_93_n_13 : STD_LOGIC;
  signal \ram_reg_0_i_98__0_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_99__0_n_13\ : STD_LOGIC;
  signal \^we0\ : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal NLW_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal NLW_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal NLW_ram_reg_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal NLW_ram_reg_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0 : label is 83968;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0 : label is "inst/dataPulseShapedI_V_U/ram_reg_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0 : label is 8191;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0 : label is 3;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_0_i_116__1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \ram_reg_0_i_126__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \ram_reg_0_i_134__0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \ram_reg_0_i_21__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \ram_reg_0_i_32__0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \ram_reg_0_i_56__0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of ram_reg_0_i_57 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of ram_reg_0_i_60 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of ram_reg_0_i_84 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of ram_reg_0_i_91 : label is "soft_lutpair7";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1 : label is 83968;
  attribute RTL_RAM_NAME of ram_reg_1 : label is "inst/dataPulseShapedI_V_U/ram_reg_1";
  attribute RTL_RAM_TYPE of ram_reg_1 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1 : label is 0;
  attribute ram_addr_end of ram_reg_1 : label is 8191;
  attribute ram_offset of ram_reg_1 : label is 0;
  attribute ram_slice_begin of ram_reg_1 : label is 4;
  attribute ram_slice_end of ram_reg_1 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_2 : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_2 : label is 83968;
  attribute RTL_RAM_NAME of ram_reg_2 : label is "inst/dataPulseShapedI_V_U/ram_reg_2";
  attribute RTL_RAM_TYPE of ram_reg_2 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_2 : label is 0;
  attribute ram_addr_end of ram_reg_2 : label is 8191;
  attribute ram_offset of ram_reg_2 : label is 0;
  attribute ram_slice_begin of ram_reg_2 : label is 8;
  attribute ram_slice_end of ram_reg_2 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_3 : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_3 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_3 : label is 83968;
  attribute RTL_RAM_NAME of ram_reg_3 : label is "inst/dataPulseShapedI_V_U/ram_reg_3";
  attribute RTL_RAM_TYPE of ram_reg_3 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_3 : label is 0;
  attribute ram_addr_end of ram_reg_3 : label is 8191;
  attribute ram_offset of ram_reg_3 : label is 0;
  attribute ram_slice_begin of ram_reg_3 : label is 12;
  attribute ram_slice_end of ram_reg_3 : label is 15;
begin
  \ap_CS_fsm_reg[34]\ <= \^ap_cs_fsm_reg[34]\;
  \ap_CS_fsm_reg[40]\ <= \^ap_cs_fsm_reg[40]\;
  \ap_CS_fsm_reg[42]\ <= \^ap_cs_fsm_reg[42]\;
  \ap_CS_fsm_reg[52]\ <= \^ap_cs_fsm_reg[52]\;
  \ap_CS_fsm_reg[56]\ <= \^ap_cs_fsm_reg[56]\;
  we0 <= \^we0\;
ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => ADDRARDADDR(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => d0(3 downto 0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 4) => NLW_ram_reg_0_DOADO_UNCONNECTED(31 downto 4),
      DOADO(3 downto 0) => q0(3 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dataPulseShapedI_V_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => \^we0\,
      WEA(2) => \^we0\,
      WEA(1) => \^we0\,
      WEA(0) => \^we0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_0_i_101__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFDF"
    )
        port map (
      I0 => \ram_reg_0_i_24__0_3\(3),
      I1 => Q(9),
      I2 => Q(8),
      I3 => Q(10),
      I4 => \ram_reg_0_i_132__0_n_13\,
      I5 => \ram_reg_0_i_126__0_n_13\,
      O => \ram_reg_0_i_101__0_n_13\
    );
\ram_reg_0_i_102__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF00EFFF230023"
    )
        port map (
      I0 => \ram_reg_0_i_24__0_2\(3),
      I1 => Q(12),
      I2 => Q(11),
      I3 => Q(13),
      I4 => \ram_reg_0_i_24__0_1\(3),
      I5 => \ram_reg_0_i_24__0_0\(3),
      O => \ram_reg_0_i_102__0_n_13\
    );
ram_reg_0_i_103: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAFC0A0C"
    )
        port map (
      I0 => ram_reg_0_i_20(2),
      I1 => ram_reg_0_i_20_0(2),
      I2 => Q(4),
      I3 => Q(3),
      I4 => ram_reg_0_i_20_1(2),
      O => \or_ln182_2_reg_5486_reg[6]\
    );
\ram_reg_0_i_105__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04070404F4F7F4F4"
    )
        port map (
      I0 => \ram_reg_0_i_24__0_0\(2),
      I1 => Q(12),
      I2 => Q(13),
      I3 => \ram_reg_0_i_24__0_2\(2),
      I4 => Q(11),
      I5 => \ram_reg_0_i_24__0_1\(2),
      O => \ram_reg_0_i_105__0_n_13\
    );
\ram_reg_0_i_106__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0FFF0F0F0F8F8"
    )
        port map (
      I0 => Q(8),
      I1 => \ram_reg_0_i_24__0_3\(2),
      I2 => \ram_reg_0_i_133__0_n_13\,
      I3 => \ram_reg_0_i_86__0_1\(2),
      I4 => Q(10),
      I5 => Q(9),
      O => \ram_reg_0_i_106__0_n_13\
    );
ram_reg_0_i_108: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D0C1D3F1D0C1D0C"
    )
        port map (
      I0 => \ram_reg_0_i_24__0_0\(1),
      I1 => Q(13),
      I2 => \ram_reg_0_i_24__0_1\(1),
      I3 => Q(12),
      I4 => \ram_reg_0_i_24__0_2\(1),
      I5 => Q(11),
      O => ram_reg_0_i_108_n_13
    );
ram_reg_0_i_109: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0FFF0F0F0F8F8"
    )
        port map (
      I0 => Q(8),
      I1 => \ram_reg_0_i_24__0_3\(1),
      I2 => \ram_reg_0_i_134__0_n_13\,
      I3 => \ram_reg_0_i_86__0_1\(1),
      I4 => Q(10),
      I5 => Q(9),
      O => ram_reg_0_i_109_n_13
    );
\ram_reg_0_i_111__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FF1000DCFFDC"
    )
        port map (
      I0 => \ram_reg_0_i_24__0_2\(0),
      I1 => Q(12),
      I2 => Q(11),
      I3 => Q(13),
      I4 => \ram_reg_0_i_24__0_1\(0),
      I5 => \ram_reg_0_i_24__0_0\(0),
      O => \ram_reg_0_i_111__0_n_13\
    );
\ram_reg_0_i_112__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0400"
    )
        port map (
      I0 => Q(9),
      I1 => Q(8),
      I2 => Q(10),
      I3 => \ram_reg_0_i_24__0_3\(0),
      I4 => \ram_reg_0_i_135__0_n_13\,
      I5 => \ram_reg_0_i_126__0_n_13\,
      O => \ram_reg_0_i_112__0_n_13\
    );
\ram_reg_0_i_115__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      I2 => Q(5),
      O => \ap_CS_fsm_reg[32]\
    );
\ram_reg_0_i_116__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(13),
      I1 => Q(12),
      I2 => Q(14),
      O => \^ap_cs_fsm_reg[52]\
    );
\ram_reg_0_i_125__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \ram_reg_0_i_86__0_0\(8),
      I1 => Q(10),
      I2 => Q(9),
      I3 => \ram_reg_0_i_86__0_1\(8),
      O => \ram_reg_0_i_125__0_n_13\
    );
\ram_reg_0_i_126__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(12),
      I1 => Q(11),
      I2 => Q(13),
      O => \ram_reg_0_i_126__0_n_13\
    );
\ram_reg_0_i_127__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \ram_reg_0_i_86__0_0\(7),
      I1 => Q(10),
      I2 => Q(9),
      I3 => \ram_reg_0_i_86__0_1\(7),
      O => \ram_reg_0_i_127__0_n_13\
    );
\ram_reg_0_i_128__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => \ram_reg_0_i_24__0_3\(6),
      I1 => Q(8),
      I2 => \ram_reg_0_i_86__0_1\(6),
      I3 => Q(9),
      I4 => Q(10),
      I5 => \ram_reg_0_i_86__0_0\(6),
      O => \ram_reg_0_i_128__0_n_13\
    );
ram_reg_0_i_129: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(11),
      I1 => \ram_reg_0_i_24__0_2\(6),
      I2 => \ram_reg_0_i_24__0_0\(6),
      I3 => Q(12),
      I4 => Q(13),
      I5 => \ram_reg_0_i_24__0_1\(6),
      O => ram_reg_0_i_129_n_13
    );
\ram_reg_0_i_130__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \ram_reg_0_i_86__0_0\(5),
      I1 => Q(10),
      I2 => Q(9),
      I3 => \ram_reg_0_i_86__0_1\(5),
      O => \ram_reg_0_i_130__0_n_13\
    );
\ram_reg_0_i_131__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \ram_reg_0_i_86__0_0\(4),
      I1 => Q(10),
      I2 => Q(9),
      I3 => \ram_reg_0_i_86__0_1\(4),
      O => \ram_reg_0_i_131__0_n_13\
    );
\ram_reg_0_i_132__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \ram_reg_0_i_86__0_0\(3),
      I1 => Q(10),
      I2 => Q(9),
      I3 => \ram_reg_0_i_86__0_1\(3),
      O => \ram_reg_0_i_132__0_n_13\
    );
\ram_reg_0_i_133__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEFE"
    )
        port map (
      I0 => Q(13),
      I1 => Q(11),
      I2 => Q(12),
      I3 => \ram_reg_0_i_86__0_0\(2),
      I4 => Q(10),
      O => \ram_reg_0_i_133__0_n_13\
    );
\ram_reg_0_i_134__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEFE"
    )
        port map (
      I0 => Q(13),
      I1 => Q(11),
      I2 => Q(12),
      I3 => \ram_reg_0_i_86__0_0\(1),
      I4 => Q(10),
      O => \ram_reg_0_i_134__0_n_13\
    );
\ram_reg_0_i_135__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \ram_reg_0_i_86__0_0\(0),
      I1 => Q(10),
      I2 => Q(9),
      I3 => \ram_reg_0_i_86__0_1\(0),
      O => \ram_reg_0_i_135__0_n_13\
    );
\ram_reg_0_i_19__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFFFFFF"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[34]\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^ap_cs_fsm_reg[40]\,
      I4 => \^ap_cs_fsm_reg[42]\,
      O => \^we0\
    );
\ram_reg_0_i_21__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => Q(5),
      O => \^ap_cs_fsm_reg[40]\
    );
\ram_reg_0_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(5),
      I1 => ram_reg_3_0(8),
      I2 => ram_reg_3_1(8),
      I3 => Q(6),
      I4 => Q(7),
      I5 => ram_reg_3_2(8),
      O => \ap_CS_fsm_reg[36]_7\
    );
\ram_reg_0_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => Q(8),
      I1 => Q(9),
      I2 => Q(11),
      I3 => Q(10),
      I4 => \^ap_cs_fsm_reg[56]\,
      I5 => ram_reg_0_i_84_n_13,
      O => \^ap_cs_fsm_reg[42]\
    );
\ram_reg_0_i_24__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0440000F044"
    )
        port map (
      I0 => ram_reg_0_i_85_n_13,
      I1 => \ram_reg_0_i_86__0_n_13\,
      I2 => ram_reg_3_3(8),
      I3 => Q(14),
      I4 => Q(15),
      I5 => ram_reg_3_4(8),
      O => \or_ln182_13_reg_5552_reg[12]\
    );
ram_reg_0_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D0C1D3F1D0C1D0C"
    )
        port map (
      I0 => ram_reg_0_i_20(7),
      I1 => Q(4),
      I2 => ram_reg_0_i_20_1(7),
      I3 => Q(3),
      I4 => ram_reg_0_i_20_0(7),
      I5 => Q(2),
      O => \or_ln182_2_reg_5486_reg[11]\
    );
\ram_reg_0_i_27__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(5),
      I1 => ram_reg_3_0(7),
      I2 => ram_reg_3_1(7),
      I3 => Q(6),
      I4 => Q(7),
      I5 => ram_reg_3_2(7),
      O => \ap_CS_fsm_reg[36]_6\
    );
ram_reg_0_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0440000F044"
    )
        port map (
      I0 => \ram_reg_0_i_88__0_n_13\,
      I1 => \ram_reg_0_i_89__0_n_13\,
      I2 => ram_reg_3_3(7),
      I3 => Q(14),
      I4 => Q(15),
      I5 => ram_reg_3_4(7),
      O => \or_ln182_13_reg_5552_reg[11]\
    );
\ram_reg_0_i_29__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D0C1D3F1D0C1D0C"
    )
        port map (
      I0 => ram_reg_0_i_20(6),
      I1 => Q(4),
      I2 => ram_reg_0_i_20_1(6),
      I3 => Q(3),
      I4 => ram_reg_0_i_20_0(6),
      I5 => Q(2),
      O => \or_ln182_2_reg_5486_reg[10]\
    );
\ram_reg_0_i_31__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(5),
      I1 => ram_reg_3_0(6),
      I2 => ram_reg_3_1(6),
      I3 => Q(6),
      I4 => Q(7),
      I5 => ram_reg_3_2(6),
      O => \ap_CS_fsm_reg[36]_5\
    );
\ram_reg_0_i_32__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_0_i_91_n_13,
      I1 => ram_reg_3_3(6),
      I2 => Q(14),
      I3 => Q(15),
      I4 => ram_reg_3_4(6),
      O => \or_ln182_13_reg_5552_reg[10]\
    );
\ram_reg_0_i_33__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCAA00CCCCAA0F"
    )
        port map (
      I0 => ram_reg_3_3(5),
      I1 => ram_reg_3_4(5),
      I2 => \ram_reg_0_i_92__0_n_13\,
      I3 => Q(14),
      I4 => Q(15),
      I5 => ram_reg_0_i_93_n_13,
      O => \or_ln182_13_reg_5552_reg[9]\
    );
\ram_reg_0_i_35__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(5),
      I1 => ram_reg_3_0(5),
      I2 => ram_reg_3_1(5),
      I3 => Q(6),
      I4 => Q(7),
      I5 => ram_reg_3_2(5),
      O => \ap_CS_fsm_reg[36]_4\
    );
ram_reg_0_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(5),
      I1 => ram_reg_3_0(4),
      I2 => ram_reg_3_1(4),
      I3 => Q(6),
      I4 => Q(7),
      I5 => ram_reg_3_2(4),
      O => \ap_CS_fsm_reg[36]_3\
    );
\ram_reg_0_i_38__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0440000F044"
    )
        port map (
      I0 => \ram_reg_0_i_98__0_n_13\,
      I1 => \ram_reg_0_i_99__0_n_13\,
      I2 => ram_reg_3_3(4),
      I3 => Q(14),
      I4 => Q(15),
      I5 => ram_reg_3_4(4),
      O => \or_ln182_13_reg_5552_reg[8]\
    );
\ram_reg_0_i_40__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00FFF04F404F4"
    )
        port map (
      I0 => ram_reg_0_i_20_0(3),
      I1 => Q(2),
      I2 => Q(4),
      I3 => ram_reg_0_i_20_1(3),
      I4 => ram_reg_0_i_20(3),
      I5 => Q(3),
      O => \or_ln182_1_reg_5480_reg[7]\
    );
ram_reg_0_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(5),
      I1 => ram_reg_3_0(3),
      I2 => ram_reg_3_1(3),
      I3 => Q(6),
      I4 => Q(7),
      I5 => ram_reg_3_2(3),
      O => \ap_CS_fsm_reg[36]_2\
    );
\ram_reg_0_i_42__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0440000F044"
    )
        port map (
      I0 => \ram_reg_0_i_101__0_n_13\,
      I1 => \ram_reg_0_i_102__0_n_13\,
      I2 => ram_reg_3_3(3),
      I3 => Q(14),
      I4 => Q(15),
      I5 => ram_reg_3_4(3),
      O => \or_ln182_13_reg_5552_reg[7]\
    );
\ram_reg_0_i_44__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(5),
      I1 => ram_reg_3_0(2),
      I2 => ram_reg_3_1(2),
      I3 => Q(6),
      I4 => Q(7),
      I5 => ram_reg_3_2(2),
      O => \ap_CS_fsm_reg[36]_1\
    );
\ram_reg_0_i_45__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0440000F044"
    )
        port map (
      I0 => \ram_reg_0_i_105__0_n_13\,
      I1 => \ram_reg_0_i_106__0_n_13\,
      I2 => ram_reg_3_3(2),
      I3 => Q(14),
      I4 => Q(15),
      I5 => ram_reg_3_4(2),
      O => \or_ln182_13_reg_5552_reg[6]\
    );
\ram_reg_0_i_47__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00FFF04F404F4"
    )
        port map (
      I0 => ram_reg_0_i_20_0(1),
      I1 => Q(2),
      I2 => Q(4),
      I3 => ram_reg_0_i_20_1(1),
      I4 => ram_reg_0_i_20(1),
      I5 => Q(3),
      O => \or_ln182_1_reg_5480_reg[5]\
    );
\ram_reg_0_i_48__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(5),
      I1 => ram_reg_3_0(1),
      I2 => ram_reg_3_1(1),
      I3 => Q(6),
      I4 => Q(7),
      I5 => ram_reg_3_2(1),
      O => \ap_CS_fsm_reg[36]_0\
    );
ram_reg_0_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0440000F044"
    )
        port map (
      I0 => ram_reg_0_i_108_n_13,
      I1 => ram_reg_0_i_109_n_13,
      I2 => ram_reg_3_3(1),
      I3 => Q(14),
      I4 => Q(15),
      I5 => ram_reg_3_4(1),
      O => \or_ln182_13_reg_5552_reg[5]\
    );
\ram_reg_0_i_51__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10131010DCDFDCDC"
    )
        port map (
      I0 => ram_reg_0_i_20(0),
      I1 => Q(4),
      I2 => Q(3),
      I3 => ram_reg_0_i_20_0(0),
      I4 => Q(2),
      I5 => ram_reg_0_i_20_1(0),
      O => \or_ln182_2_reg_5486_reg[4]\
    );
\ram_reg_0_i_52__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(5),
      I1 => ram_reg_3_0(0),
      I2 => ram_reg_3_1(0),
      I3 => Q(6),
      I4 => Q(7),
      I5 => ram_reg_3_2(0),
      O => \ap_CS_fsm_reg[36]\
    );
\ram_reg_0_i_53__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0440000F044"
    )
        port map (
      I0 => \ram_reg_0_i_111__0_n_13\,
      I1 => \ram_reg_0_i_112__0_n_13\,
      I2 => ram_reg_3_3(0),
      I3 => Q(14),
      I4 => Q(15),
      I5 => ram_reg_3_4(0),
      O => \or_ln182_13_reg_5552_reg[4]\
    );
\ram_reg_0_i_55__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(4),
      I3 => Q(0),
      I4 => Q(1),
      O => \ap_CS_fsm_reg[30]\
    );
\ram_reg_0_i_56__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(12),
      I1 => Q(13),
      I2 => Q(14),
      I3 => Q(15),
      O => \ap_CS_fsm_reg[50]\
    );
ram_reg_0_i_57: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      I2 => Q(7),
      I3 => Q(4),
      O => \ap_CS_fsm_reg[36]_8\
    );
ram_reg_0_i_58: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      I2 => Q(9),
      I3 => Q(8),
      O => \ap_CS_fsm_reg[46]\
    );
ram_reg_0_i_60: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      O => \^ap_cs_fsm_reg[56]\
    );
\ram_reg_0_i_62__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF00AE"
    )
        port map (
      I0 => Q(11),
      I1 => Q(9),
      I2 => Q(10),
      I3 => Q(12),
      I4 => Q(13),
      I5 => Q(14),
      O => \ap_CS_fsm_reg[48]\
    );
\ram_reg_0_i_64__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      I2 => Q(8),
      O => \ap_CS_fsm_reg[38]\
    );
\ram_reg_0_i_67__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[52]\,
      I1 => Q(10),
      I2 => Q(9),
      I3 => Q(11),
      I4 => Q(15),
      O => \ap_CS_fsm_reg[46]_0\
    );
\ram_reg_0_i_81__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(2),
      O => \^ap_cs_fsm_reg[34]\
    );
\ram_reg_0_i_82__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAFC0A0C"
    )
        port map (
      I0 => ram_reg_0_i_20(8),
      I1 => ram_reg_0_i_20_0(8),
      I2 => Q(4),
      I3 => Q(3),
      I4 => ram_reg_0_i_20_1(8),
      O => \or_ln182_2_reg_5486_reg[12]\
    );
ram_reg_0_i_84: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(13),
      I1 => Q(12),
      O => ram_reg_0_i_84_n_13
    );
ram_reg_0_i_85: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00FFF04F404F4"
    )
        port map (
      I0 => \ram_reg_0_i_24__0_2\(8),
      I1 => Q(11),
      I2 => Q(13),
      I3 => \ram_reg_0_i_24__0_1\(8),
      I4 => \ram_reg_0_i_24__0_0\(8),
      I5 => Q(12),
      O => ram_reg_0_i_85_n_13
    );
\ram_reg_0_i_86__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0400"
    )
        port map (
      I0 => Q(9),
      I1 => Q(8),
      I2 => Q(10),
      I3 => \ram_reg_0_i_24__0_3\(8),
      I4 => \ram_reg_0_i_125__0_n_13\,
      I5 => \ram_reg_0_i_126__0_n_13\,
      O => \ram_reg_0_i_86__0_n_13\
    );
\ram_reg_0_i_88__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00FFF04F404F4"
    )
        port map (
      I0 => \ram_reg_0_i_24__0_2\(7),
      I1 => Q(11),
      I2 => Q(13),
      I3 => \ram_reg_0_i_24__0_1\(7),
      I4 => \ram_reg_0_i_24__0_0\(7),
      I5 => Q(12),
      O => \ram_reg_0_i_88__0_n_13\
    );
\ram_reg_0_i_89__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0400"
    )
        port map (
      I0 => Q(9),
      I1 => Q(8),
      I2 => Q(10),
      I3 => \ram_reg_0_i_24__0_3\(7),
      I4 => \ram_reg_0_i_127__0_n_13\,
      I5 => \ram_reg_0_i_126__0_n_13\,
      O => \ram_reg_0_i_89__0_n_13\
    );
ram_reg_0_i_91: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => \ram_reg_0_i_128__0_n_13\,
      I1 => Q(12),
      I2 => Q(11),
      I3 => Q(13),
      I4 => ram_reg_0_i_129_n_13,
      O => ram_reg_0_i_91_n_13
    );
\ram_reg_0_i_92__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D0C1D3F1D0C1D0C"
    )
        port map (
      I0 => \ram_reg_0_i_24__0_0\(5),
      I1 => Q(13),
      I2 => \ram_reg_0_i_24__0_1\(5),
      I3 => Q(12),
      I4 => \ram_reg_0_i_24__0_2\(5),
      I5 => Q(11),
      O => \ram_reg_0_i_92__0_n_13\
    );
ram_reg_0_i_93: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFDF"
    )
        port map (
      I0 => \ram_reg_0_i_24__0_3\(5),
      I1 => Q(9),
      I2 => Q(8),
      I3 => Q(10),
      I4 => \ram_reg_0_i_130__0_n_13\,
      I5 => \ram_reg_0_i_126__0_n_13\,
      O => ram_reg_0_i_93_n_13
    );
\ram_reg_0_i_94__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0503F5F3"
    )
        port map (
      I0 => ram_reg_0_i_20(5),
      I1 => ram_reg_0_i_20_0(5),
      I2 => Q(4),
      I3 => Q(3),
      I4 => ram_reg_0_i_20_1(5),
      O => \or_ln182_2_reg_5486_reg[9]\
    );
\ram_reg_0_i_96__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAFC0A0C"
    )
        port map (
      I0 => ram_reg_0_i_20(4),
      I1 => ram_reg_0_i_20_0(4),
      I2 => Q(4),
      I3 => Q(3),
      I4 => ram_reg_0_i_20_1(4),
      O => \or_ln182_2_reg_5486_reg[8]\
    );
\ram_reg_0_i_98__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D0C1D3F1D0C1D0C"
    )
        port map (
      I0 => \ram_reg_0_i_24__0_0\(4),
      I1 => Q(13),
      I2 => \ram_reg_0_i_24__0_1\(4),
      I3 => Q(12),
      I4 => \ram_reg_0_i_24__0_2\(4),
      I5 => Q(11),
      O => \ram_reg_0_i_98__0_n_13\
    );
\ram_reg_0_i_99__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0400"
    )
        port map (
      I0 => Q(9),
      I1 => Q(8),
      I2 => Q(10),
      I3 => \ram_reg_0_i_24__0_3\(4),
      I4 => \ram_reg_0_i_131__0_n_13\,
      I5 => \ram_reg_0_i_126__0_n_13\,
      O => \ram_reg_0_i_99__0_n_13\
    );
ram_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => ADDRARDADDR(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => d0(7 downto 4),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 4) => NLW_ram_reg_1_DOADO_UNCONNECTED(31 downto 4),
      DOADO(3 downto 0) => q0(7 downto 4),
      DOBDO(31 downto 0) => NLW_ram_reg_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dataPulseShapedI_V_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => \^we0\,
      WEA(2) => \^we0\,
      WEA(1) => \^we0\,
      WEA(0) => \^we0\,
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => ADDRARDADDR(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => d0(11 downto 8),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 4) => NLW_ram_reg_2_DOADO_UNCONNECTED(31 downto 4),
      DOADO(3 downto 0) => q0(11 downto 8),
      DOBDO(31 downto 0) => NLW_ram_reg_2_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dataPulseShapedI_V_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_2_SBITERR_UNCONNECTED,
      WEA(3) => \^we0\,
      WEA(2) => \^we0\,
      WEA(1) => \^we0\,
      WEA(0) => \^we0\,
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => ADDRARDADDR(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => d0(15 downto 12),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 4) => NLW_ram_reg_3_DOADO_UNCONNECTED(31 downto 4),
      DOADO(3 downto 0) => q0(15 downto 12),
      DOBDO(31 downto 0) => NLW_ram_reg_3_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dataPulseShapedI_V_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_3_SBITERR_UNCONNECTED,
      WEA(3) => \^we0\,
      WEA(2) => \^we0\,
      WEA(1) => \^we0\,
      WEA(0) => \^we0\,
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_real_output_RAM_AUTO_1R1W_0 is
  port (
    \ap_CS_fsm_reg[23]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[51]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[23]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[23]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[23]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[23]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[23]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[23]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[23]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[55]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[45]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[53]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[53]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[47]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[39]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[33]\ : out STD_LOGIC;
    q0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dataUpsampledI_V_address0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    i_4_fu_672_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_0_i_24__1_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \ram_reg_0_i_24__1_1\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \ram_reg_0_i_24__1_2\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \ram_reg_0_i_24__1_3\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \ram_reg_0_i_24__1_4\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \ram_reg_0_i_24__1_5\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_3_0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 12 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_real_output_RAM_AUTO_1R1W_0 : entity is "transmitter_real_output_RAM_AUTO_1R1W";
end design_1_transmitter_0_1_transmitter_real_output_RAM_AUTO_1R1W_0;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_real_output_RAM_AUTO_1R1W_0 is
  signal \^ap_cs_fsm_reg[51]\ : STD_LOGIC;
  signal \ram_reg_0_i_100__1_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_101__1_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_102__1_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_103__1_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_104__1_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_105__1_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_106__1_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_107__0_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_108__1_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_109__0_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_110__1_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_111__1_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_114__0_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_115__1_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_86__1_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_87__1_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_88__1_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_89__1_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_90__1_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_91__1_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_92__1_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_93__0_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_94__1_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_95__1_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_96__1_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_97__1_n_13\ : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal NLW_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal NLW_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal NLW_ram_reg_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal NLW_ram_reg_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0 : label is 83968;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0 : label is "inst/dataUpsampledI_V_U/ram_reg_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0 : label is 8191;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1 : label is 83968;
  attribute RTL_RAM_NAME of ram_reg_1 : label is "inst/dataUpsampledI_V_U/ram_reg_1";
  attribute RTL_RAM_TYPE of ram_reg_1 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1 : label is 0;
  attribute ram_addr_end of ram_reg_1 : label is 8191;
  attribute ram_offset of ram_reg_1 : label is 0;
  attribute ram_slice_begin of ram_reg_1 : label is 4;
  attribute ram_slice_end of ram_reg_1 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_2 : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_2 : label is 83968;
  attribute RTL_RAM_NAME of ram_reg_2 : label is "inst/dataUpsampledI_V_U/ram_reg_2";
  attribute RTL_RAM_TYPE of ram_reg_2 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_2 : label is 0;
  attribute ram_addr_end of ram_reg_2 : label is 8191;
  attribute ram_offset of ram_reg_2 : label is 0;
  attribute ram_slice_begin of ram_reg_2 : label is 8;
  attribute ram_slice_end of ram_reg_2 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_3 : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_3 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_3 : label is 83968;
  attribute RTL_RAM_NAME of ram_reg_3 : label is "inst/dataUpsampledI_V_U/ram_reg_3";
  attribute RTL_RAM_TYPE of ram_reg_3 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_3 : label is 0;
  attribute ram_addr_end of ram_reg_3 : label is 8191;
  attribute ram_offset of ram_reg_3 : label is 0;
  attribute ram_slice_begin of ram_reg_3 : label is 12;
  attribute ram_slice_end of ram_reg_3 : label is 15;
begin
  \ap_CS_fsm_reg[51]\ <= \^ap_cs_fsm_reg[51]\;
ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => ADDRARDADDR(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => d0(3 downto 0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 4) => NLW_ram_reg_0_DOADO_UNCONNECTED(31 downto 4),
      DOADO(3 downto 0) => q0(3 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_3_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => Q(0),
      WEA(2) => Q(0),
      WEA(1) => Q(0),
      WEA(0) => Q(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_0_i_100__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \ram_reg_0_i_24__1_0\(6),
      I1 => \ram_reg_0_i_24__1_1\(6),
      I2 => \ram_reg_0_i_24__1_2\(6),
      I3 => Q(12),
      I4 => Q(10),
      I5 => Q(11),
      O => \ram_reg_0_i_100__1_n_13\
    );
\ram_reg_0_i_101__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \ram_reg_0_i_24__1_3\(5),
      I1 => \ram_reg_0_i_24__1_4\(5),
      I2 => \ram_reg_0_i_24__1_5\(5),
      I3 => Q(9),
      I4 => Q(7),
      I5 => Q(8),
      O => \ram_reg_0_i_101__1_n_13\
    );
\ram_reg_0_i_102__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => i_4_fu_672_reg(3),
      I1 => dataUpsampledI_V_address0(4),
      I2 => Q(0),
      I3 => Q(13),
      O => \ram_reg_0_i_102__1_n_13\
    );
\ram_reg_0_i_103__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \ram_reg_0_i_24__1_0\(5),
      I1 => \ram_reg_0_i_24__1_1\(5),
      I2 => \ram_reg_0_i_24__1_2\(5),
      I3 => Q(12),
      I4 => Q(10),
      I5 => Q(11),
      O => \ram_reg_0_i_103__1_n_13\
    );
\ram_reg_0_i_104__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \ram_reg_0_i_24__1_3\(4),
      I1 => \ram_reg_0_i_24__1_4\(4),
      I2 => \ram_reg_0_i_24__1_5\(4),
      I3 => Q(9),
      I4 => Q(7),
      I5 => Q(8),
      O => \ram_reg_0_i_104__1_n_13\
    );
\ram_reg_0_i_105__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => i_4_fu_672_reg(2),
      I1 => dataUpsampledI_V_address0(3),
      I2 => Q(0),
      I3 => Q(13),
      O => \ram_reg_0_i_105__1_n_13\
    );
\ram_reg_0_i_106__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \ram_reg_0_i_24__1_0\(4),
      I1 => \ram_reg_0_i_24__1_1\(4),
      I2 => \ram_reg_0_i_24__1_2\(4),
      I3 => Q(12),
      I4 => Q(10),
      I5 => Q(11),
      O => \ram_reg_0_i_106__1_n_13\
    );
\ram_reg_0_i_107__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \ram_reg_0_i_24__1_3\(3),
      I1 => \ram_reg_0_i_24__1_4\(3),
      I2 => \ram_reg_0_i_24__1_5\(3),
      I3 => Q(9),
      I4 => Q(7),
      I5 => Q(8),
      O => \ram_reg_0_i_107__0_n_13\
    );
\ram_reg_0_i_108__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => i_4_fu_672_reg(1),
      I1 => dataUpsampledI_V_address0(2),
      I2 => Q(0),
      I3 => Q(13),
      O => \ram_reg_0_i_108__1_n_13\
    );
\ram_reg_0_i_109__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \ram_reg_0_i_24__1_0\(3),
      I1 => \ram_reg_0_i_24__1_1\(3),
      I2 => \ram_reg_0_i_24__1_2\(3),
      I3 => Q(12),
      I4 => Q(10),
      I5 => Q(11),
      O => \ram_reg_0_i_109__0_n_13\
    );
\ram_reg_0_i_110__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \ram_reg_0_i_24__1_3\(2),
      I1 => \ram_reg_0_i_24__1_4\(2),
      I2 => \ram_reg_0_i_24__1_5\(2),
      I3 => Q(9),
      I4 => Q(7),
      I5 => Q(8),
      O => \ram_reg_0_i_110__1_n_13\
    );
\ram_reg_0_i_111__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => i_4_fu_672_reg(0),
      I1 => dataUpsampledI_V_address0(1),
      I2 => Q(0),
      I3 => Q(13),
      O => \ram_reg_0_i_111__1_n_13\
    );
\ram_reg_0_i_114__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \ram_reg_0_i_24__1_0\(2),
      I1 => \ram_reg_0_i_24__1_1\(2),
      I2 => \ram_reg_0_i_24__1_2\(2),
      I3 => Q(12),
      I4 => Q(10),
      I5 => Q(11),
      O => \ram_reg_0_i_114__0_n_13\
    );
\ram_reg_0_i_115__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \ram_reg_0_i_24__1_3\(1),
      I1 => \ram_reg_0_i_24__1_4\(1),
      I2 => \ram_reg_0_i_24__1_5\(1),
      I3 => Q(9),
      I4 => Q(7),
      I5 => Q(8),
      O => \ram_reg_0_i_115__1_n_13\
    );
\ram_reg_0_i_117__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \ram_reg_0_i_24__1_0\(1),
      I1 => \ram_reg_0_i_24__1_1\(1),
      I2 => \ram_reg_0_i_24__1_2\(1),
      I3 => Q(12),
      I4 => Q(10),
      I5 => Q(11),
      O => \ap_CS_fsm_reg[53]_0\
    );
\ram_reg_0_i_118__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \ram_reg_0_i_24__1_3\(0),
      I1 => \ram_reg_0_i_24__1_4\(0),
      I2 => \ram_reg_0_i_24__1_5\(0),
      I3 => Q(9),
      I4 => Q(7),
      I5 => Q(8),
      O => \ap_CS_fsm_reg[47]\
    );
\ram_reg_0_i_120__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \ram_reg_0_i_24__1_0\(0),
      I1 => \ram_reg_0_i_24__1_1\(0),
      I2 => \ram_reg_0_i_24__1_2\(0),
      I3 => Q(12),
      I4 => Q(10),
      I5 => Q(11),
      O => \ap_CS_fsm_reg[53]\
    );
\ram_reg_0_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(6),
      O => \ap_CS_fsm_reg[39]\
    );
\ram_reg_0_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[51]\,
      I1 => Q(8),
      I2 => Q(7),
      I3 => Q(9),
      I4 => Q(0),
      I5 => Q(13),
      O => \ap_CS_fsm_reg[45]\
    );
\ram_reg_0_i_24__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02030202"
    )
        port map (
      I0 => \ram_reg_0_i_86__1_n_13\,
      I1 => Q(0),
      I2 => Q(13),
      I3 => \^ap_cs_fsm_reg[51]\,
      I4 => \ram_reg_0_i_87__1_n_13\,
      I5 => \ram_reg_0_i_88__1_n_13\,
      O => \ap_CS_fsm_reg[23]\
    );
\ram_reg_0_i_28__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02030202"
    )
        port map (
      I0 => \ram_reg_0_i_89__1_n_13\,
      I1 => Q(0),
      I2 => Q(13),
      I3 => \^ap_cs_fsm_reg[51]\,
      I4 => \ram_reg_0_i_90__1_n_13\,
      I5 => \ram_reg_0_i_91__1_n_13\,
      O => \ap_CS_fsm_reg[23]_0\
    );
\ram_reg_0_i_32__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02030202"
    )
        port map (
      I0 => \ram_reg_0_i_92__1_n_13\,
      I1 => Q(0),
      I2 => Q(13),
      I3 => \^ap_cs_fsm_reg[51]\,
      I4 => \ram_reg_0_i_93__0_n_13\,
      I5 => \ram_reg_0_i_94__1_n_13\,
      O => \ap_CS_fsm_reg[23]_1\
    );
\ram_reg_0_i_36__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02030202"
    )
        port map (
      I0 => \ram_reg_0_i_95__1_n_13\,
      I1 => Q(0),
      I2 => Q(13),
      I3 => \^ap_cs_fsm_reg[51]\,
      I4 => \ram_reg_0_i_96__1_n_13\,
      I5 => \ram_reg_0_i_97__1_n_13\,
      O => \ap_CS_fsm_reg[23]_2\
    );
\ram_reg_0_i_40__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02030202"
    )
        port map (
      I0 => \ram_reg_0_i_100__1_n_13\,
      I1 => Q(0),
      I2 => Q(13),
      I3 => \^ap_cs_fsm_reg[51]\,
      I4 => \ram_reg_0_i_101__1_n_13\,
      I5 => \ram_reg_0_i_102__1_n_13\,
      O => \ap_CS_fsm_reg[23]_3\
    );
\ram_reg_0_i_44__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02030202"
    )
        port map (
      I0 => \ram_reg_0_i_103__1_n_13\,
      I1 => Q(0),
      I2 => Q(13),
      I3 => \^ap_cs_fsm_reg[51]\,
      I4 => \ram_reg_0_i_104__1_n_13\,
      I5 => \ram_reg_0_i_105__1_n_13\,
      O => \ap_CS_fsm_reg[23]_4\
    );
\ram_reg_0_i_48__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02030202"
    )
        port map (
      I0 => \ram_reg_0_i_106__1_n_13\,
      I1 => Q(0),
      I2 => Q(13),
      I3 => \^ap_cs_fsm_reg[51]\,
      I4 => \ram_reg_0_i_107__0_n_13\,
      I5 => \ram_reg_0_i_108__1_n_13\,
      O => \ap_CS_fsm_reg[23]_5\
    );
\ram_reg_0_i_52__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02030202"
    )
        port map (
      I0 => \ram_reg_0_i_109__0_n_13\,
      I1 => Q(0),
      I2 => Q(13),
      I3 => \^ap_cs_fsm_reg[51]\,
      I4 => \ram_reg_0_i_110__1_n_13\,
      I5 => \ram_reg_0_i_111__1_n_13\,
      O => \ap_CS_fsm_reg[23]_6\
    );
\ram_reg_0_i_56__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFBA000000BA"
    )
        port map (
      I0 => \ram_reg_0_i_114__0_n_13\,
      I1 => \^ap_cs_fsm_reg[51]\,
      I2 => \ram_reg_0_i_115__1_n_13\,
      I3 => Q(13),
      I4 => Q(0),
      I5 => dataUpsampledI_V_address0(0),
      O => \ap_CS_fsm_reg[55]\
    );
\ram_reg_0_i_76__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(3),
      O => \ap_CS_fsm_reg[33]\
    );
\ram_reg_0_i_80__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => Q(12),
      O => \^ap_cs_fsm_reg[51]\
    );
\ram_reg_0_i_86__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \ram_reg_0_i_24__1_0\(10),
      I1 => \ram_reg_0_i_24__1_1\(10),
      I2 => \ram_reg_0_i_24__1_2\(10),
      I3 => Q(12),
      I4 => Q(10),
      I5 => Q(11),
      O => \ram_reg_0_i_86__1_n_13\
    );
\ram_reg_0_i_87__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \ram_reg_0_i_24__1_3\(9),
      I1 => \ram_reg_0_i_24__1_4\(9),
      I2 => \ram_reg_0_i_24__1_5\(9),
      I3 => Q(9),
      I4 => Q(7),
      I5 => Q(8),
      O => \ram_reg_0_i_87__1_n_13\
    );
\ram_reg_0_i_88__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => i_4_fu_672_reg(7),
      I1 => dataUpsampledI_V_address0(8),
      I2 => Q(0),
      I3 => Q(13),
      O => \ram_reg_0_i_88__1_n_13\
    );
\ram_reg_0_i_89__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \ram_reg_0_i_24__1_0\(9),
      I1 => \ram_reg_0_i_24__1_1\(9),
      I2 => \ram_reg_0_i_24__1_2\(9),
      I3 => Q(12),
      I4 => Q(10),
      I5 => Q(11),
      O => \ram_reg_0_i_89__1_n_13\
    );
\ram_reg_0_i_90__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \ram_reg_0_i_24__1_3\(8),
      I1 => \ram_reg_0_i_24__1_4\(8),
      I2 => \ram_reg_0_i_24__1_5\(8),
      I3 => Q(9),
      I4 => Q(7),
      I5 => Q(8),
      O => \ram_reg_0_i_90__1_n_13\
    );
\ram_reg_0_i_91__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => i_4_fu_672_reg(6),
      I1 => dataUpsampledI_V_address0(7),
      I2 => Q(0),
      I3 => Q(13),
      O => \ram_reg_0_i_91__1_n_13\
    );
\ram_reg_0_i_92__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \ram_reg_0_i_24__1_0\(8),
      I1 => \ram_reg_0_i_24__1_1\(8),
      I2 => \ram_reg_0_i_24__1_2\(8),
      I3 => Q(12),
      I4 => Q(10),
      I5 => Q(11),
      O => \ram_reg_0_i_92__1_n_13\
    );
\ram_reg_0_i_93__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \ram_reg_0_i_24__1_3\(7),
      I1 => \ram_reg_0_i_24__1_4\(7),
      I2 => \ram_reg_0_i_24__1_5\(7),
      I3 => Q(9),
      I4 => Q(7),
      I5 => Q(8),
      O => \ram_reg_0_i_93__0_n_13\
    );
\ram_reg_0_i_94__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => i_4_fu_672_reg(5),
      I1 => dataUpsampledI_V_address0(6),
      I2 => Q(0),
      I3 => Q(13),
      O => \ram_reg_0_i_94__1_n_13\
    );
\ram_reg_0_i_95__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \ram_reg_0_i_24__1_0\(7),
      I1 => \ram_reg_0_i_24__1_1\(7),
      I2 => \ram_reg_0_i_24__1_2\(7),
      I3 => Q(12),
      I4 => Q(10),
      I5 => Q(11),
      O => \ram_reg_0_i_95__1_n_13\
    );
\ram_reg_0_i_96__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \ram_reg_0_i_24__1_3\(6),
      I1 => \ram_reg_0_i_24__1_4\(6),
      I2 => \ram_reg_0_i_24__1_5\(6),
      I3 => Q(9),
      I4 => Q(7),
      I5 => Q(8),
      O => \ram_reg_0_i_96__1_n_13\
    );
\ram_reg_0_i_97__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => i_4_fu_672_reg(4),
      I1 => dataUpsampledI_V_address0(5),
      I2 => Q(0),
      I3 => Q(13),
      O => \ram_reg_0_i_97__1_n_13\
    );
ram_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => ADDRARDADDR(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => d0(7 downto 4),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 4) => NLW_ram_reg_1_DOADO_UNCONNECTED(31 downto 4),
      DOADO(3 downto 0) => q0(7 downto 4),
      DOBDO(31 downto 0) => NLW_ram_reg_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_3_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => Q(0),
      WEA(2) => Q(0),
      WEA(1) => Q(0),
      WEA(0) => Q(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => ADDRARDADDR(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => d0(11 downto 8),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 4) => NLW_ram_reg_2_DOADO_UNCONNECTED(31 downto 4),
      DOADO(3 downto 0) => q0(11 downto 8),
      DOBDO(31 downto 0) => NLW_ram_reg_2_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_3_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_2_SBITERR_UNCONNECTED,
      WEA(3) => Q(0),
      WEA(2) => Q(0),
      WEA(1) => Q(0),
      WEA(0) => Q(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => ADDRARDADDR(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => d0(15 downto 12),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 4) => NLW_ram_reg_3_DOADO_UNCONNECTED(31 downto 4),
      DOADO(3 downto 0) => q0(15 downto 12),
      DOBDO(31 downto 0) => NLW_ram_reg_3_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_3_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_3_SBITERR_UNCONNECTED,
      WEA(3) => Q(0),
      WEA(2) => Q(0),
      WEA(1) => Q(0),
      WEA(0) => Q(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_real_output_RAM_AUTO_1R1W_1 is
  port (
    \ap_CS_fsm_reg[110]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[113]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[92]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[85]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[92]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[96]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[113]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[85]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[155]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[87]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[155]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[129]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[94]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[172]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[183]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[165]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[145]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[182]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[154]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[73]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[72]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[59]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[66]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[64]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[74]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[59]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[76]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[82]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[81]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[103]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[73]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[105]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[183]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[63]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[63]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[129]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[136]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[124]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[113]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[120]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[122]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[113]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[119]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[81]_0\ : out STD_LOGIC;
    q0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_CS_fsm_state111 : in STD_LOGIC;
    ap_CS_fsm_state105 : in STD_LOGIC;
    ap_CS_fsm_state106 : in STD_LOGIC;
    ap_CS_fsm_state107 : in STD_LOGIC;
    ap_CS_fsm_state108 : in STD_LOGIC;
    ap_CS_fsm_state110 : in STD_LOGIC;
    ap_CS_fsm_state109 : in STD_LOGIC;
    ap_CS_fsm_state86 : in STD_LOGIC;
    ap_CS_fsm_state85 : in STD_LOGIC;
    ap_CS_fsm_state93 : in STD_LOGIC;
    ap_CS_fsm_state103 : in STD_LOGIC;
    ap_CS_fsm_state104 : in STD_LOGIC;
    ap_CS_fsm_state95 : in STD_LOGIC;
    ap_CS_fsm_state96 : in STD_LOGIC;
    ap_CS_fsm_state94 : in STD_LOGIC;
    ap_CS_fsm_state173 : in STD_LOGIC;
    ap_CS_fsm_state174 : in STD_LOGIC;
    ap_CS_fsm_state172 : in STD_LOGIC;
    ap_CS_fsm_state184 : in STD_LOGIC;
    ap_CS_fsm_state186 : in STD_LOGIC;
    ap_CS_fsm_state185 : in STD_LOGIC;
    ap_CS_fsm_state146 : in STD_LOGIC;
    ap_CS_fsm_state156 : in STD_LOGIC;
    ap_CS_fsm_state155 : in STD_LOGIC;
    ap_CS_fsm_state183 : in STD_LOGIC;
    ap_CS_fsm_state171 : in STD_LOGIC;
    ap_CS_fsm_state165 : in STD_LOGIC;
    ap_CS_fsm_state168 : in STD_LOGIC;
    ap_CS_fsm_state167 : in STD_LOGIC;
    ap_CS_fsm_state169 : in STD_LOGIC;
    ap_CS_fsm_state170 : in STD_LOGIC;
    ap_CS_fsm_state166 : in STD_LOGIC;
    ap_CS_fsm_state74 : in STD_LOGIC;
    ap_CS_fsm_state73 : in STD_LOGIC;
    ap_CS_fsm_state71 : in STD_LOGIC;
    ap_CS_fsm_state72 : in STD_LOGIC;
    ap_CS_fsm_state69 : in STD_LOGIC;
    ap_CS_fsm_state70 : in STD_LOGIC;
    ap_CS_fsm_state68 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_CS_fsm_state67 : in STD_LOGIC;
    ap_CS_fsm_state91 : in STD_LOGIC;
    ap_CS_fsm_state92 : in STD_LOGIC;
    ap_CS_fsm_state97 : in STD_LOGIC;
    ap_CS_fsm_state98 : in STD_LOGIC;
    ap_CS_fsm_state77 : in STD_LOGIC;
    ap_CS_fsm_state78 : in STD_LOGIC;
    ap_CS_fsm_state79 : in STD_LOGIC;
    ap_CS_fsm_state80 : in STD_LOGIC;
    ap_CS_fsm_state82 : in STD_LOGIC;
    ap_CS_fsm_state81 : in STD_LOGIC;
    ap_CS_fsm_state75 : in STD_LOGIC;
    ap_CS_fsm_state76 : in STD_LOGIC;
    ap_CS_fsm_state83 : in STD_LOGIC;
    ap_CS_fsm_state84 : in STD_LOGIC;
    ap_CS_fsm_state182 : in STD_LOGIC;
    ap_CS_fsm_state181 : in STD_LOGIC;
    ap_CS_fsm_state179 : in STD_LOGIC;
    ap_CS_fsm_state180 : in STD_LOGIC;
    ap_CS_fsm_state177 : in STD_LOGIC;
    ap_CS_fsm_state178 : in STD_LOGIC;
    ap_CS_fsm_state176 : in STD_LOGIC;
    ap_CS_fsm_state175 : in STD_LOGIC;
    ap_CS_fsm_state100 : in STD_LOGIC;
    ap_CS_fsm_state99 : in STD_LOGIC;
    ap_CS_fsm_state87 : in STD_LOGIC;
    ap_CS_fsm_state88 : in STD_LOGIC;
    ap_CS_fsm_state90 : in STD_LOGIC;
    ap_CS_fsm_state89 : in STD_LOGIC;
    ap_CS_fsm_state101 : in STD_LOGIC;
    ap_CS_fsm_state102 : in STD_LOGIC;
    ap_CS_fsm_state65 : in STD_LOGIC;
    ap_CS_fsm_state66 : in STD_LOGIC;
    ap_CS_fsm_state63 : in STD_LOGIC;
    ap_CS_fsm_state64 : in STD_LOGIC;
    ap_CS_fsm_state62 : in STD_LOGIC;
    ap_CS_fsm_state61 : in STD_LOGIC;
    ap_CS_fsm_state147 : in STD_LOGIC;
    ap_CS_fsm_state148 : in STD_LOGIC;
    ap_CS_fsm_state163 : in STD_LOGIC;
    ap_CS_fsm_state164 : in STD_LOGIC;
    ap_CS_fsm_state158 : in STD_LOGIC;
    ap_CS_fsm_state157 : in STD_LOGIC;
    ap_CS_fsm_state153 : in STD_LOGIC;
    ap_CS_fsm_state154 : in STD_LOGIC;
    ap_CS_fsm_state150 : in STD_LOGIC;
    ap_CS_fsm_state149 : in STD_LOGIC;
    ap_CS_fsm_state152 : in STD_LOGIC;
    ap_CS_fsm_state151 : in STD_LOGIC;
    ap_CS_fsm_state161 : in STD_LOGIC;
    ap_CS_fsm_state162 : in STD_LOGIC;
    ap_CS_fsm_state160 : in STD_LOGIC;
    ap_CS_fsm_state159 : in STD_LOGIC;
    ap_CS_fsm_state145 : in STD_LOGIC;
    ap_CS_fsm_state141 : in STD_LOGIC;
    ap_CS_fsm_state142 : in STD_LOGIC;
    ap_CS_fsm_state143 : in STD_LOGIC;
    ap_CS_fsm_state144 : in STD_LOGIC;
    ap_CS_fsm_state140 : in STD_LOGIC;
    ap_CS_fsm_state139 : in STD_LOGIC;
    ap_CS_fsm_state135 : in STD_LOGIC;
    ap_CS_fsm_state134 : in STD_LOGIC;
    ap_CS_fsm_state136 : in STD_LOGIC;
    ap_CS_fsm_state137 : in STD_LOGIC;
    ap_CS_fsm_state138 : in STD_LOGIC;
    ap_CS_fsm_state133 : in STD_LOGIC;
    ap_CS_fsm_state130 : in STD_LOGIC;
    ap_CS_fsm_state132 : in STD_LOGIC;
    ap_CS_fsm_state131 : in STD_LOGIC;
    ap_CS_fsm_state121 : in STD_LOGIC;
    ap_CS_fsm_state122 : in STD_LOGIC;
    ap_CS_fsm_state114 : in STD_LOGIC;
    ap_CS_fsm_state113 : in STD_LOGIC;
    ap_CS_fsm_state112 : in STD_LOGIC;
    ap_CS_fsm_state120 : in STD_LOGIC;
    ap_CS_fsm_state119 : in STD_LOGIC;
    ap_CS_fsm_state118 : in STD_LOGIC;
    ap_CS_fsm_state117 : in STD_LOGIC;
    ap_CS_fsm_state116 : in STD_LOGIC;
    ap_CS_fsm_state115 : in STD_LOGIC;
    ap_CS_fsm_state128 : in STD_LOGIC;
    ap_CS_fsm_state127 : in STD_LOGIC;
    ap_CS_fsm_state129 : in STD_LOGIC;
    ap_CS_fsm_state124 : in STD_LOGIC;
    ap_CS_fsm_state125 : in STD_LOGIC;
    ap_CS_fsm_state126 : in STD_LOGIC;
    ap_CS_fsm_state123 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    real_output_ce0 : in STD_LOGIC;
    ram_reg_3_0 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_real_output_RAM_AUTO_1R1W_1 : entity is "transmitter_real_output_RAM_AUTO_1R1W";
end design_1_transmitter_0_1_transmitter_real_output_RAM_AUTO_1R1W_1;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_real_output_RAM_AUTO_1R1W_1 is
  signal \B_V_data_1_state[0]_i_16_n_13\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_17_n_13\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_18_n_13\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_19_n_13\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_30_n_13\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_31_n_13\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[105]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[113]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[113]_1\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[122]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[129]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[155]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[64]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[66]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[73]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[74]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[81]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[82]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[87]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[92]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[96]\ : STD_LOGIC;
  signal ram_reg_0_i_102_n_13 : STD_LOGIC;
  signal \ram_reg_0_i_103__0_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_104__0_n_13\ : STD_LOGIC;
  signal ram_reg_0_i_105_n_13 : STD_LOGIC;
  signal ram_reg_0_i_106_n_13 : STD_LOGIC;
  signal \ram_reg_0_i_107__1_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_108__0_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_109__1_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_110__0_n_13\ : STD_LOGIC;
  signal ram_reg_0_i_111_n_13 : STD_LOGIC;
  signal ram_reg_0_i_112_n_13 : STD_LOGIC;
  signal \ram_reg_0_i_113__0_n_13\ : STD_LOGIC;
  signal ram_reg_0_i_114_n_13 : STD_LOGIC;
  signal ram_reg_0_i_115_n_13 : STD_LOGIC;
  signal ram_reg_0_i_123_n_13 : STD_LOGIC;
  signal ram_reg_0_i_124_n_13 : STD_LOGIC;
  signal ram_reg_0_i_125_n_13 : STD_LOGIC;
  signal ram_reg_0_i_126_n_13 : STD_LOGIC;
  signal ram_reg_0_i_127_n_13 : STD_LOGIC;
  signal \ram_reg_0_i_129__0_n_13\ : STD_LOGIC;
  signal ram_reg_0_i_130_n_13 : STD_LOGIC;
  signal ram_reg_0_i_131_n_13 : STD_LOGIC;
  signal ram_reg_0_i_132_n_13 : STD_LOGIC;
  signal ram_reg_0_i_133_n_13 : STD_LOGIC;
  signal ram_reg_0_i_134_n_13 : STD_LOGIC;
  signal ram_reg_0_i_135_n_13 : STD_LOGIC;
  signal ram_reg_0_i_136_n_13 : STD_LOGIC;
  signal ram_reg_0_i_137_n_13 : STD_LOGIC;
  signal ram_reg_0_i_141_n_13 : STD_LOGIC;
  signal ram_reg_0_i_142_n_13 : STD_LOGIC;
  signal ram_reg_0_i_143_n_13 : STD_LOGIC;
  signal ram_reg_0_i_144_n_13 : STD_LOGIC;
  signal ram_reg_0_i_145_n_13 : STD_LOGIC;
  signal ram_reg_0_i_146_n_13 : STD_LOGIC;
  signal ram_reg_0_i_147_n_13 : STD_LOGIC;
  signal ram_reg_0_i_148_n_13 : STD_LOGIC;
  signal ram_reg_0_i_149_n_13 : STD_LOGIC;
  signal ram_reg_0_i_150_n_13 : STD_LOGIC;
  signal ram_reg_0_i_151_n_13 : STD_LOGIC;
  signal ram_reg_0_i_152_n_13 : STD_LOGIC;
  signal ram_reg_0_i_153_n_13 : STD_LOGIC;
  signal ram_reg_0_i_154_n_13 : STD_LOGIC;
  signal ram_reg_0_i_155_n_13 : STD_LOGIC;
  signal ram_reg_0_i_156_n_13 : STD_LOGIC;
  signal ram_reg_0_i_159_n_13 : STD_LOGIC;
  signal ram_reg_0_i_160_n_13 : STD_LOGIC;
  signal ram_reg_0_i_162_n_13 : STD_LOGIC;
  signal ram_reg_0_i_163_n_13 : STD_LOGIC;
  signal ram_reg_0_i_164_n_13 : STD_LOGIC;
  signal ram_reg_0_i_56_n_13 : STD_LOGIC;
  signal \ram_reg_0_i_57__0_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_58__0_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_59__0_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_60__0_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_61__0_n_13\ : STD_LOGIC;
  signal ram_reg_0_i_62_n_13 : STD_LOGIC;
  signal ram_reg_0_i_63_n_13 : STD_LOGIC;
  signal ram_reg_0_i_64_n_13 : STD_LOGIC;
  signal ram_reg_0_i_65_n_13 : STD_LOGIC;
  signal ram_reg_0_i_67_n_13 : STD_LOGIC;
  signal ram_reg_0_i_68_n_13 : STD_LOGIC;
  signal ram_reg_0_i_69_n_13 : STD_LOGIC;
  signal ram_reg_0_i_70_n_13 : STD_LOGIC;
  signal ram_reg_0_i_71_n_13 : STD_LOGIC;
  signal ram_reg_0_i_72_n_13 : STD_LOGIC;
  signal ram_reg_0_i_73_n_13 : STD_LOGIC;
  signal \ram_reg_0_i_74__0_n_13\ : STD_LOGIC;
  signal ram_reg_0_i_75_n_13 : STD_LOGIC;
  signal ram_reg_0_i_76_n_13 : STD_LOGIC;
  signal ram_reg_0_i_77_n_13 : STD_LOGIC;
  signal ram_reg_0_i_78_n_13 : STD_LOGIC;
  signal ram_reg_0_i_79_n_13 : STD_LOGIC;
  signal ram_reg_0_i_80_n_13 : STD_LOGIC;
  signal ram_reg_0_i_81_n_13 : STD_LOGIC;
  signal ram_reg_0_i_82_n_13 : STD_LOGIC;
  signal \ram_reg_0_i_83__0_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_84__0_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_85__0_n_13\ : STD_LOGIC;
  signal ram_reg_0_i_86_n_13 : STD_LOGIC;
  signal ram_reg_0_i_89_n_13 : STD_LOGIC;
  signal \ram_reg_0_i_90__0_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_91__0_n_13\ : STD_LOGIC;
  signal ram_reg_0_i_92_n_13 : STD_LOGIC;
  signal \ram_reg_0_i_93__1_n_13\ : STD_LOGIC;
  signal ram_reg_0_i_94_n_13 : STD_LOGIC;
  signal \ram_reg_0_i_95__0_n_13\ : STD_LOGIC;
  signal ram_reg_0_i_96_n_13 : STD_LOGIC;
  signal \ram_reg_0_i_97__0_n_13\ : STD_LOGIC;
  signal ram_reg_0_i_98_n_13 : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal NLW_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal NLW_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal NLW_ram_reg_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal NLW_ram_reg_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_15\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_30\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_31\ : label is "soft_lutpair206";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0 : label is 83968;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0 : label is "inst/real_output_U/ram_reg_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0 : label is 8191;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0 : label is 3;
  attribute SOFT_HLUTNM of ram_reg_0_i_102 : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \ram_reg_0_i_104__0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of ram_reg_0_i_114 : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of ram_reg_0_i_115 : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of ram_reg_0_i_116 : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of ram_reg_0_i_122 : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of ram_reg_0_i_123 : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of ram_reg_0_i_125 : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of ram_reg_0_i_127 : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \ram_reg_0_i_129__0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of ram_reg_0_i_131 : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of ram_reg_0_i_132 : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of ram_reg_0_i_143 : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of ram_reg_0_i_147 : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of ram_reg_0_i_150 : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of ram_reg_0_i_154 : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of ram_reg_0_i_157 : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of ram_reg_0_i_158 : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of ram_reg_0_i_159 : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of ram_reg_0_i_160 : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of ram_reg_0_i_163 : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of ram_reg_0_i_164 : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of ram_reg_0_i_21 : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of ram_reg_0_i_23 : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \ram_reg_0_i_25__0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of ram_reg_0_i_53 : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of ram_reg_0_i_56 : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \ram_reg_0_i_57__0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \ram_reg_0_i_59__0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \ram_reg_0_i_61__0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of ram_reg_0_i_68 : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of ram_reg_0_i_69 : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of ram_reg_0_i_71 : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of ram_reg_0_i_73 : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of ram_reg_0_i_75 : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of ram_reg_0_i_76 : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of ram_reg_0_i_77 : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of ram_reg_0_i_81 : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \ram_reg_0_i_83__0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \ram_reg_0_i_90__0\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \ram_reg_0_i_97__0\ : label is "soft_lutpair196";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1 : label is 83968;
  attribute RTL_RAM_NAME of ram_reg_1 : label is "inst/real_output_U/ram_reg_1";
  attribute RTL_RAM_TYPE of ram_reg_1 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1 : label is 0;
  attribute ram_addr_end of ram_reg_1 : label is 8191;
  attribute ram_offset of ram_reg_1 : label is 0;
  attribute ram_slice_begin of ram_reg_1 : label is 4;
  attribute ram_slice_end of ram_reg_1 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_2 : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_2 : label is 83968;
  attribute RTL_RAM_NAME of ram_reg_2 : label is "inst/real_output_U/ram_reg_2";
  attribute RTL_RAM_TYPE of ram_reg_2 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_2 : label is 0;
  attribute ram_addr_end of ram_reg_2 : label is 8191;
  attribute ram_offset of ram_reg_2 : label is 0;
  attribute ram_slice_begin of ram_reg_2 : label is 8;
  attribute ram_slice_end of ram_reg_2 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_3 : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_3 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_3 : label is 83968;
  attribute RTL_RAM_NAME of ram_reg_3 : label is "inst/real_output_U/ram_reg_3";
  attribute RTL_RAM_TYPE of ram_reg_3 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_3 : label is 0;
  attribute ram_addr_end of ram_reg_3 : label is 8191;
  attribute ram_offset of ram_reg_3 : label is 0;
  attribute ram_slice_begin of ram_reg_3 : label is 12;
  attribute ram_slice_end of ram_reg_3 : label is 15;
begin
  \ap_CS_fsm_reg[105]\ <= \^ap_cs_fsm_reg[105]\;
  \ap_CS_fsm_reg[113]\ <= \^ap_cs_fsm_reg[113]\;
  \ap_CS_fsm_reg[113]_1\ <= \^ap_cs_fsm_reg[113]_1\;
  \ap_CS_fsm_reg[122]\ <= \^ap_cs_fsm_reg[122]\;
  \ap_CS_fsm_reg[129]\ <= \^ap_cs_fsm_reg[129]\;
  \ap_CS_fsm_reg[155]_0\ <= \^ap_cs_fsm_reg[155]_0\;
  \ap_CS_fsm_reg[64]\ <= \^ap_cs_fsm_reg[64]\;
  \ap_CS_fsm_reg[66]\ <= \^ap_cs_fsm_reg[66]\;
  \ap_CS_fsm_reg[73]_0\ <= \^ap_cs_fsm_reg[73]_0\;
  \ap_CS_fsm_reg[74]\ <= \^ap_cs_fsm_reg[74]\;
  \ap_CS_fsm_reg[81]\ <= \^ap_cs_fsm_reg[81]\;
  \ap_CS_fsm_reg[82]\ <= \^ap_cs_fsm_reg[82]\;
  \ap_CS_fsm_reg[87]\ <= \^ap_cs_fsm_reg[87]\;
  \ap_CS_fsm_reg[92]_0\ <= \^ap_cs_fsm_reg[92]_0\;
  \ap_CS_fsm_reg[96]\ <= \^ap_cs_fsm_reg[96]\;
\B_V_data_1_state[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_state106,
      I1 => ap_CS_fsm_state100,
      I2 => ap_CS_fsm_state93,
      I3 => ap_CS_fsm_state99,
      I4 => \B_V_data_1_state[0]_i_30_n_13\,
      I5 => \B_V_data_1_state[0]_i_31_n_13\,
      O => \^ap_cs_fsm_reg[105]\
    );
\B_V_data_1_state[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_CS_fsm_state97,
      I1 => ap_CS_fsm_state98,
      O => \^ap_cs_fsm_reg[96]\
    );
\B_V_data_1_state[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state74,
      I1 => ap_CS_fsm_state73,
      I2 => ap_CS_fsm_state68,
      I3 => ap_CS_fsm_state67,
      O => \^ap_cs_fsm_reg[73]_0\
    );
\B_V_data_1_state[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[81]\,
      I1 => ap_CS_fsm_state76,
      I2 => ap_CS_fsm_state78,
      I3 => ap_CS_fsm_state77,
      I4 => ap_CS_fsm_state83,
      I5 => ap_CS_fsm_state84,
      O => \B_V_data_1_state[0]_i_16_n_13\
    );
\B_V_data_1_state[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_state173,
      I1 => ap_CS_fsm_state174,
      I2 => ap_CS_fsm_state172,
      I3 => ap_CS_fsm_state109,
      I4 => ap_CS_fsm_state110,
      I5 => ap_CS_fsm_state111,
      O => \B_V_data_1_state[0]_i_17_n_13\
    );
\B_V_data_1_state[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state70,
      I1 => ap_CS_fsm_state69,
      I2 => ap_CS_fsm_state72,
      I3 => ap_CS_fsm_state71,
      O => \B_V_data_1_state[0]_i_18_n_13\
    );
\B_V_data_1_state[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ap_CS_fsm_state102,
      I1 => ap_CS_fsm_state101,
      I2 => ap_CS_fsm_state107,
      I3 => ap_CS_fsm_state108,
      I4 => ap_CS_fsm_state164,
      I5 => ap_CS_fsm_state165,
      O => \B_V_data_1_state[0]_i_19_n_13\
    );
\B_V_data_1_state[0]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state181,
      I1 => ap_CS_fsm_state182,
      O => \B_V_data_1_state[0]_i_30_n_13\
    );
\B_V_data_1_state[0]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state87,
      I1 => ap_CS_fsm_state88,
      O => \B_V_data_1_state[0]_i_31_n_13\
    );
\B_V_data_1_state[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \B_V_data_1_state[0]_i_16_n_13\,
      I1 => \B_V_data_1_state[0]_i_17_n_13\,
      I2 => ap_CS_fsm_state95,
      I3 => ap_CS_fsm_state96,
      I4 => ap_CS_fsm_state94,
      I5 => \B_V_data_1_state[0]_i_18_n_13\,
      O => \ap_CS_fsm_reg[94]\
    );
\B_V_data_1_state[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[64]\,
      I1 => \B_V_data_1_state[0]_i_19_n_13\,
      I2 => ap_CS_fsm_state184,
      I3 => ap_CS_fsm_state186,
      I4 => ap_CS_fsm_state185,
      I5 => ap_CS_fsm_state183,
      O => \ap_CS_fsm_reg[183]_0\
    );
ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => ram_reg_3_0(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => d0(3 downto 0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 4) => NLW_ram_reg_0_DOADO_UNCONNECTED(31 downto 4),
      DOADO(3 downto 0) => q0(3 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => real_output_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_0_i_100__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555FFFC"
    )
        port map (
      I0 => ram_reg_0_i_141_n_13,
      I1 => ram_reg_0_i_142_n_13,
      I2 => ap_CS_fsm_state120,
      I3 => ap_CS_fsm_state119,
      I4 => \ram_reg_0_i_58__0_n_13\,
      O => \ap_CS_fsm_reg[119]\
    );
ram_reg_0_i_101: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEFEFEFEFEE"
    )
        port map (
      I0 => ap_CS_fsm_state137,
      I1 => ap_CS_fsm_state138,
      I2 => \ram_reg_0_i_61__0_n_13\,
      I3 => ram_reg_0_i_143_n_13,
      I4 => ap_CS_fsm_state133,
      I5 => ap_CS_fsm_state134,
      O => \ap_CS_fsm_reg[136]\
    );
ram_reg_0_i_102: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAAB"
    )
        port map (
      I0 => \ram_reg_0_i_110__0_n_13\,
      I1 => ap_CS_fsm_state91,
      I2 => ap_CS_fsm_state92,
      I3 => ram_reg_0_i_144_n_13,
      I4 => ap_CS_fsm_state93,
      O => ram_reg_0_i_102_n_13
    );
\ram_reg_0_i_103__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEFEF"
    )
        port map (
      I0 => ap_CS_fsm_state101,
      I1 => ap_CS_fsm_state102,
      I2 => ram_reg_0_i_77_n_13,
      I3 => \^ap_cs_fsm_reg[96]\,
      I4 => ram_reg_0_i_127_n_13,
      O => \ram_reg_0_i_103__0_n_13\
    );
\ram_reg_0_i_104__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => ram_reg_0_i_67_n_13,
      I1 => ap_CS_fsm_state105,
      I2 => ap_CS_fsm_state106,
      I3 => ap_CS_fsm_state103,
      I4 => ap_CS_fsm_state104,
      O => \ram_reg_0_i_104__0_n_13\
    );
ram_reg_0_i_105: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFF1"
    )
        port map (
      I0 => ap_CS_fsm_state105,
      I1 => ap_CS_fsm_state106,
      I2 => ap_CS_fsm_state107,
      I3 => ap_CS_fsm_state108,
      I4 => ap_CS_fsm_state110,
      I5 => ap_CS_fsm_state109,
      O => ram_reg_0_i_105_n_13
    );
ram_reg_0_i_106: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABABABB"
    )
        port map (
      I0 => ap_CS_fsm_state186,
      I1 => ap_CS_fsm_state185,
      I2 => ram_reg_0_i_145_n_13,
      I3 => ram_reg_0_i_146_n_13,
      I4 => \ram_reg_0_i_97__0_n_13\,
      O => ram_reg_0_i_106_n_13
    );
\ram_reg_0_i_107__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111FFF1FFFFFFFF"
    )
        port map (
      I0 => ram_reg_0_i_63_n_13,
      I1 => ram_reg_0_i_147_n_13,
      I2 => ram_reg_0_i_148_n_13,
      I3 => ap_CS_fsm_state164,
      I4 => ap_CS_fsm_state165,
      I5 => ram_reg_0_i_62_n_13,
      O => \ram_reg_0_i_107__1_n_13\
    );
\ram_reg_0_i_108__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBABABABBBABB"
    )
        port map (
      I0 => ap_CS_fsm_state145,
      I1 => ap_CS_fsm_state144,
      I2 => ap_CS_fsm_state143,
      I3 => ap_CS_fsm_state142,
      I4 => ap_CS_fsm_state141,
      I5 => ap_CS_fsm_state140,
      O => \ram_reg_0_i_108__0_n_13\
    );
\ram_reg_0_i_109__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => ap_CS_fsm_state93,
      I1 => ap_CS_fsm_state92,
      I2 => ram_reg_0_i_149_n_13,
      O => \ram_reg_0_i_109__1_n_13\
    );
\ram_reg_0_i_110__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_state95,
      I1 => ap_CS_fsm_state96,
      I2 => ap_CS_fsm_state94,
      I3 => ap_CS_fsm_state97,
      I4 => ap_CS_fsm_state98,
      I5 => ram_reg_0_i_77_n_13,
      O => \ram_reg_0_i_110__0_n_13\
    );
ram_reg_0_i_111: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000101"
    )
        port map (
      I0 => ram_reg_0_i_77_n_13,
      I1 => ap_CS_fsm_state98,
      I2 => ap_CS_fsm_state97,
      I3 => ap_CS_fsm_state96,
      I4 => ap_CS_fsm_state95,
      I5 => ram_reg_0_i_150_n_13,
      O => ram_reg_0_i_111_n_13
    );
ram_reg_0_i_112: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF0E"
    )
        port map (
      I0 => ram_reg_0_i_151_n_13,
      I1 => ap_CS_fsm_state109,
      I2 => ap_CS_fsm_state110,
      I3 => ap_CS_fsm_state111,
      I4 => \ram_reg_0_i_104__0_n_13\,
      O => ram_reg_0_i_112_n_13
    );
\ram_reg_0_i_113__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \ram_reg_0_i_83__0_n_13\,
      I1 => ap_CS_fsm_state128,
      I2 => ap_CS_fsm_state127,
      I3 => ap_CS_fsm_state129,
      I4 => ap_CS_fsm_state122,
      I5 => ram_reg_0_i_152_n_13,
      O => \ram_reg_0_i_113__0_n_13\
    );
ram_reg_0_i_114: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000045FF"
    )
        port map (
      I0 => ap_CS_fsm_state114,
      I1 => ap_CS_fsm_state113,
      I2 => ap_CS_fsm_state112,
      I3 => ram_reg_0_i_72_n_13,
      I4 => ram_reg_0_i_153_n_13,
      O => ram_reg_0_i_114_n_13
    );
ram_reg_0_i_115: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1511"
    )
        port map (
      I0 => ram_reg_0_i_154_n_13,
      I1 => ram_reg_0_i_155_n_13,
      I2 => ap_CS_fsm_state132,
      I3 => ap_CS_fsm_state131,
      O => ram_reg_0_i_115_n_13
    );
ram_reg_0_i_116: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => ram_reg_0_i_156_n_13,
      I1 => ap_CS_fsm_state82,
      I2 => ap_CS_fsm_state83,
      I3 => ap_CS_fsm_state84,
      O => \ap_CS_fsm_reg[81]_0\
    );
ram_reg_0_i_117: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBABABABBBABB"
    )
        port map (
      I0 => ap_CS_fsm_state73,
      I1 => ap_CS_fsm_state72,
      I2 => ap_CS_fsm_state71,
      I3 => ap_CS_fsm_state70,
      I4 => ap_CS_fsm_state69,
      I5 => ap_CS_fsm_state68,
      O => \ap_CS_fsm_reg[72]\
    );
ram_reg_0_i_122: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state83,
      I1 => ap_CS_fsm_state84,
      O => \^ap_cs_fsm_reg[82]\
    );
ram_reg_0_i_123: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state178,
      I1 => ap_CS_fsm_state177,
      I2 => ap_CS_fsm_state175,
      I3 => ap_CS_fsm_state176,
      O => ram_reg_0_i_123_n_13
    );
ram_reg_0_i_124: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => ap_CS_fsm_state171,
      I1 => ap_CS_fsm_state173,
      I2 => ap_CS_fsm_state174,
      I3 => ap_CS_fsm_state172,
      O => ram_reg_0_i_124_n_13
    );
ram_reg_0_i_125: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state154,
      I1 => ap_CS_fsm_state153,
      O => ram_reg_0_i_125_n_13
    );
ram_reg_0_i_126: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => ap_CS_fsm_state145,
      I1 => ap_CS_fsm_state146,
      I2 => ap_CS_fsm_state144,
      I3 => ap_CS_fsm_state143,
      O => ram_reg_0_i_126_n_13
    );
ram_reg_0_i_127: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state95,
      I1 => ap_CS_fsm_state96,
      O => ram_reg_0_i_127_n_13
    );
\ram_reg_0_i_129__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state168,
      I1 => ap_CS_fsm_state167,
      I2 => ap_CS_fsm_state169,
      I3 => ap_CS_fsm_state170,
      O => \ram_reg_0_i_129__0_n_13\
    );
ram_reg_0_i_130: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state151,
      I1 => ap_CS_fsm_state152,
      I2 => ap_CS_fsm_state153,
      I3 => ap_CS_fsm_state154,
      O => ram_reg_0_i_130_n_13
    );
ram_reg_0_i_131: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state156,
      I1 => ap_CS_fsm_state155,
      O => ram_reg_0_i_131_n_13
    );
ram_reg_0_i_132: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_CS_fsm_state170,
      I1 => ap_CS_fsm_state169,
      O => ram_reg_0_i_132_n_13
    );
ram_reg_0_i_133: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFF1"
    )
        port map (
      I0 => ap_CS_fsm_state150,
      I1 => ap_CS_fsm_state149,
      I2 => ap_CS_fsm_state152,
      I3 => ap_CS_fsm_state151,
      I4 => ap_CS_fsm_state153,
      I5 => ap_CS_fsm_state154,
      O => ram_reg_0_i_133_n_13
    );
ram_reg_0_i_134: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000FE"
    )
        port map (
      I0 => ram_reg_0_i_130_n_13,
      I1 => ap_CS_fsm_state148,
      I2 => ram_reg_0_i_159_n_13,
      I3 => ram_reg_0_i_131_n_13,
      I4 => \ram_reg_0_i_91__0_n_13\,
      I5 => ram_reg_0_i_160_n_13,
      O => ram_reg_0_i_134_n_13
    );
ram_reg_0_i_135: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => ram_reg_0_i_124_n_13,
      I1 => ap_CS_fsm_state168,
      I2 => ap_CS_fsm_state167,
      I3 => ap_CS_fsm_state169,
      I4 => ap_CS_fsm_state170,
      I5 => ap_CS_fsm_state166,
      O => ram_reg_0_i_135_n_13
    );
ram_reg_0_i_136: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111110001"
    )
        port map (
      I0 => ap_CS_fsm_state161,
      I1 => ap_CS_fsm_state162,
      I2 => ap_CS_fsm_state158,
      I3 => ap_CS_fsm_state157,
      I4 => ap_CS_fsm_state160,
      I5 => ap_CS_fsm_state159,
      O => ram_reg_0_i_136_n_13
    );
ram_reg_0_i_137: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFEEEFEEEFEEEE"
    )
        port map (
      I0 => ap_CS_fsm_state182,
      I1 => ap_CS_fsm_state181,
      I2 => ap_CS_fsm_state179,
      I3 => ap_CS_fsm_state180,
      I4 => ap_CS_fsm_state177,
      I5 => ap_CS_fsm_state178,
      O => ram_reg_0_i_137_n_13
    );
ram_reg_0_i_139: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110111011101111"
    )
        port map (
      I0 => ap_CS_fsm_state74,
      I1 => ap_CS_fsm_state73,
      I2 => ap_CS_fsm_state71,
      I3 => ap_CS_fsm_state72,
      I4 => ap_CS_fsm_state69,
      I5 => ap_CS_fsm_state70,
      O => \ap_CS_fsm_reg[73]\
    );
ram_reg_0_i_140: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFF1"
    )
        port map (
      I0 => ap_CS_fsm_state77,
      I1 => ap_CS_fsm_state78,
      I2 => ap_CS_fsm_state79,
      I3 => ap_CS_fsm_state80,
      I4 => ap_CS_fsm_state82,
      I5 => ap_CS_fsm_state81,
      O => \ap_CS_fsm_reg[76]\
    );
ram_reg_0_i_141: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFFAAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state129,
      I1 => ap_CS_fsm_state125,
      I2 => ap_CS_fsm_state126,
      I3 => ap_CS_fsm_state124,
      I4 => ap_CS_fsm_state123,
      I5 => \ram_reg_0_i_60__0_n_13\,
      O => ram_reg_0_i_141_n_13
    );
ram_reg_0_i_142: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111110001"
    )
        port map (
      I0 => ap_CS_fsm_state118,
      I1 => ap_CS_fsm_state117,
      I2 => ap_CS_fsm_state114,
      I3 => ap_CS_fsm_state113,
      I4 => ap_CS_fsm_state116,
      I5 => ap_CS_fsm_state115,
      O => ram_reg_0_i_142_n_13
    );
ram_reg_0_i_143: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_CS_fsm_state130,
      I1 => ap_CS_fsm_state132,
      I2 => ap_CS_fsm_state131,
      O => ram_reg_0_i_143_n_13
    );
ram_reg_0_i_144: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFF1"
    )
        port map (
      I0 => ap_CS_fsm_state86,
      I1 => ap_CS_fsm_state85,
      I2 => ap_CS_fsm_state87,
      I3 => ap_CS_fsm_state88,
      I4 => ap_CS_fsm_state90,
      I5 => ap_CS_fsm_state89,
      O => ram_reg_0_i_144_n_13
    );
ram_reg_0_i_145: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00F4"
    )
        port map (
      I0 => ap_CS_fsm_state181,
      I1 => ram_reg_0_i_162_n_13,
      I2 => ap_CS_fsm_state182,
      I3 => ap_CS_fsm_state183,
      I4 => ap_CS_fsm_state184,
      O => ram_reg_0_i_145_n_13
    );
ram_reg_0_i_146: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3033303230333030"
    )
        port map (
      I0 => ram_reg_0_i_163_n_13,
      I1 => ap_CS_fsm_state174,
      I2 => ap_CS_fsm_state173,
      I3 => ap_CS_fsm_state172,
      I4 => ap_CS_fsm_state171,
      I5 => ram_reg_0_i_75_n_13,
      O => ram_reg_0_i_146_n_13
    );
ram_reg_0_i_147: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF0E"
    )
        port map (
      I0 => ap_CS_fsm_state153,
      I1 => ram_reg_0_i_164_n_13,
      I2 => ap_CS_fsm_state154,
      I3 => ap_CS_fsm_state155,
      I4 => ap_CS_fsm_state156,
      O => ram_reg_0_i_147_n_13
    );
ram_reg_0_i_148: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F3F2F2"
    )
        port map (
      I0 => ap_CS_fsm_state160,
      I1 => ap_CS_fsm_state161,
      I2 => ap_CS_fsm_state162,
      I3 => ap_CS_fsm_state159,
      I4 => ap_CS_fsm_state158,
      I5 => ap_CS_fsm_state163,
      O => ram_reg_0_i_148_n_13
    );
ram_reg_0_i_149: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBABABABBBABB"
    )
        port map (
      I0 => ap_CS_fsm_state91,
      I1 => ap_CS_fsm_state90,
      I2 => ap_CS_fsm_state89,
      I3 => ap_CS_fsm_state88,
      I4 => ap_CS_fsm_state87,
      I5 => ap_CS_fsm_state86,
      O => ram_reg_0_i_149_n_13
    );
ram_reg_0_i_150: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00F4"
    )
        port map (
      I0 => ap_CS_fsm_state99,
      I1 => ap_CS_fsm_state98,
      I2 => ap_CS_fsm_state100,
      I3 => ap_CS_fsm_state101,
      I4 => ap_CS_fsm_state102,
      O => ram_reg_0_i_150_n_13
    );
ram_reg_0_i_151: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF0D"
    )
        port map (
      I0 => ap_CS_fsm_state104,
      I1 => ap_CS_fsm_state105,
      I2 => ap_CS_fsm_state106,
      I3 => ap_CS_fsm_state107,
      I4 => ap_CS_fsm_state108,
      O => ram_reg_0_i_151_n_13
    );
ram_reg_0_i_152: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF000000F2"
    )
        port map (
      I0 => ap_CS_fsm_state124,
      I1 => ap_CS_fsm_state125,
      I2 => ap_CS_fsm_state126,
      I3 => ap_CS_fsm_state127,
      I4 => ap_CS_fsm_state129,
      I5 => ap_CS_fsm_state128,
      O => ram_reg_0_i_152_n_13
    );
ram_reg_0_i_153: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBABA"
    )
        port map (
      I0 => ap_CS_fsm_state120,
      I1 => ap_CS_fsm_state119,
      I2 => ap_CS_fsm_state118,
      I3 => ap_CS_fsm_state117,
      I4 => ap_CS_fsm_state116,
      O => ram_reg_0_i_153_n_13
    );
ram_reg_0_i_154: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00F4"
    )
        port map (
      I0 => ap_CS_fsm_state135,
      I1 => ap_CS_fsm_state134,
      I2 => ap_CS_fsm_state136,
      I3 => ap_CS_fsm_state137,
      I4 => ap_CS_fsm_state138,
      O => ram_reg_0_i_154_n_13
    );
ram_reg_0_i_155: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ap_CS_fsm_state133,
      I1 => ap_CS_fsm_state134,
      I2 => ap_CS_fsm_state135,
      I3 => ap_CS_fsm_state136,
      I4 => ap_CS_fsm_state138,
      I5 => ap_CS_fsm_state137,
      O => ram_reg_0_i_155_n_13
    );
ram_reg_0_i_156: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFFFAAFB"
    )
        port map (
      I0 => ap_CS_fsm_state81,
      I1 => ap_CS_fsm_state76,
      I2 => ap_CS_fsm_state77,
      I3 => ap_CS_fsm_state78,
      I4 => ap_CS_fsm_state79,
      I5 => ap_CS_fsm_state80,
      O => ram_reg_0_i_156_n_13
    );
ram_reg_0_i_157: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FBF0FA"
    )
        port map (
      I0 => ap_CS_fsm_state64,
      I1 => ap_CS_fsm_state63,
      I2 => ap_CS_fsm_state66,
      I3 => ap_CS_fsm_state65,
      I4 => ap_CS_fsm_state62,
      O => \ap_CS_fsm_reg[63]\
    );
ram_reg_0_i_158: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => ap_CS_fsm_state64,
      I1 => ap_CS_fsm_state63,
      I2 => ap_CS_fsm_state66,
      I3 => ap_CS_fsm_state65,
      O => \ap_CS_fsm_reg[63]_0\
    );
ram_reg_0_i_159: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state150,
      I1 => ap_CS_fsm_state149,
      O => ram_reg_0_i_159_n_13
    );
ram_reg_0_i_160: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_state157,
      I1 => ap_CS_fsm_state158,
      I2 => ap_CS_fsm_state164,
      I3 => ap_CS_fsm_state165,
      I4 => ap_CS_fsm_state163,
      O => ram_reg_0_i_160_n_13
    );
ram_reg_0_i_162: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBABA"
    )
        port map (
      I0 => ap_CS_fsm_state180,
      I1 => ap_CS_fsm_state179,
      I2 => ap_CS_fsm_state178,
      I3 => ap_CS_fsm_state177,
      I4 => ap_CS_fsm_state176,
      O => ram_reg_0_i_162_n_13
    );
ram_reg_0_i_163: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF45"
    )
        port map (
      I0 => ap_CS_fsm_state168,
      I1 => ap_CS_fsm_state167,
      I2 => ap_CS_fsm_state166,
      I3 => ap_CS_fsm_state169,
      I4 => ap_CS_fsm_state170,
      O => ram_reg_0_i_163_n_13
    );
ram_reg_0_i_164: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF0D"
    )
        port map (
      I0 => ap_CS_fsm_state148,
      I1 => ap_CS_fsm_state149,
      I2 => ap_CS_fsm_state150,
      I3 => ap_CS_fsm_state151,
      I4 => ap_CS_fsm_state152,
      O => ram_reg_0_i_164_n_13
    );
ram_reg_0_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[66]\,
      I1 => \^ap_cs_fsm_reg[74]\,
      I2 => \^ap_cs_fsm_reg[64]\,
      I3 => Q(1),
      O => \ap_CS_fsm_reg[59]_0\
    );
ram_reg_0_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[87]\,
      I1 => \^ap_cs_fsm_reg[155]_0\,
      O => \ap_CS_fsm_reg[155]\
    );
ram_reg_0_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \^ap_cs_fsm_reg[66]\,
      I3 => \^ap_cs_fsm_reg[64]\,
      I4 => \^ap_cs_fsm_reg[74]\,
      O => \ap_CS_fsm_reg[59]\
    );
ram_reg_0_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => ram_reg_0_i_56_n_13,
      I1 => \ram_reg_0_i_57__0_n_13\,
      I2 => \^ap_cs_fsm_reg[92]_0\,
      I3 => \^ap_cs_fsm_reg[129]\,
      I4 => \ram_reg_0_i_58__0_n_13\,
      I5 => \ram_reg_0_i_59__0_n_13\,
      O => \^ap_cs_fsm_reg[87]\
    );
\ram_reg_0_i_25__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => ap_CS_fsm_state123,
      I1 => ap_CS_fsm_state124,
      I2 => ap_CS_fsm_state126,
      I3 => ap_CS_fsm_state125,
      I4 => \ram_reg_0_i_60__0_n_13\,
      O => \^ap_cs_fsm_reg[122]\
    );
\ram_reg_0_i_26__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_state130,
      I1 => ap_CS_fsm_state133,
      I2 => ap_CS_fsm_state134,
      I3 => \ram_reg_0_i_61__0_n_13\,
      I4 => ap_CS_fsm_state131,
      I5 => ap_CS_fsm_state132,
      O => \^ap_cs_fsm_reg[129]\
    );
ram_reg_0_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => ram_reg_0_i_62_n_13,
      I1 => ram_reg_0_i_63_n_13,
      I2 => ram_reg_0_i_64_n_13,
      I3 => ap_CS_fsm_state156,
      I4 => ap_CS_fsm_state155,
      I5 => ram_reg_0_i_65_n_13,
      O => \^ap_cs_fsm_reg[155]_0\
    );
\ram_reg_0_i_28__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[113]_1\,
      I1 => \^ap_cs_fsm_reg[122]\,
      O => \ap_CS_fsm_reg[113]_2\
    );
ram_reg_0_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFDFFFF"
    )
        port map (
      I0 => ram_reg_0_i_67_n_13,
      I1 => ram_reg_0_i_68_n_13,
      I2 => ram_reg_0_i_69_n_13,
      I3 => ram_reg_0_i_70_n_13,
      I4 => ram_reg_0_i_71_n_13,
      I5 => ap_CS_fsm_state93,
      O => \^ap_cs_fsm_reg[92]_0\
    );
\ram_reg_0_i_30__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => ram_reg_0_i_72_n_13,
      I1 => ap_CS_fsm_state114,
      I2 => ap_CS_fsm_state113,
      I3 => ap_CS_fsm_state112,
      I4 => \ram_reg_0_i_58__0_n_13\,
      I5 => \^ap_cs_fsm_reg[129]\,
      O => \^ap_cs_fsm_reg[113]\
    );
ram_reg_0_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_0_i_62_n_13,
      I1 => ram_reg_0_i_73_n_13,
      O => \ap_CS_fsm_reg[154]\
    );
ram_reg_0_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFEFFFF"
    )
        port map (
      I0 => \ram_reg_0_i_74__0_n_13\,
      I1 => ap_CS_fsm_state184,
      I2 => ap_CS_fsm_state186,
      I3 => ap_CS_fsm_state185,
      I4 => ram_reg_0_i_73_n_13,
      I5 => ram_reg_0_i_75_n_13,
      O => \ap_CS_fsm_reg[183]\
    );
ram_reg_0_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAABAAAAAAAB"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[113]\,
      I1 => ap_CS_fsm_state86,
      I2 => ap_CS_fsm_state85,
      I3 => ram_reg_0_i_56_n_13,
      I4 => \^ap_cs_fsm_reg[92]_0\,
      I5 => ram_reg_0_i_67_n_13,
      O => \ap_CS_fsm_reg[85]_0\
    );
\ram_reg_0_i_36__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFFFEEEEEEEE"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[113]\,
      I1 => ram_reg_0_i_76_n_13,
      I2 => ram_reg_0_i_67_n_13,
      I3 => ram_reg_0_i_68_n_13,
      I4 => ram_reg_0_i_77_n_13,
      I5 => \^ap_cs_fsm_reg[92]_0\,
      O => \ap_CS_fsm_reg[113]_0\
    );
\ram_reg_0_i_37__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFFBAAAA"
    )
        port map (
      I0 => ram_reg_0_i_78_n_13,
      I1 => ram_reg_0_i_72_n_13,
      I2 => ap_CS_fsm_state121,
      I3 => ap_CS_fsm_state122,
      I4 => \^ap_cs_fsm_reg[113]_1\,
      I5 => \^ap_cs_fsm_reg[122]\,
      O => \ap_CS_fsm_reg[120]\
    );
ram_reg_0_i_38: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF0FEFE"
    )
        port map (
      I0 => ram_reg_0_i_75_n_13,
      I1 => ram_reg_0_i_79_n_13,
      I2 => ram_reg_0_i_80_n_13,
      I3 => ram_reg_0_i_81_n_13,
      I4 => \ram_reg_0_i_74__0_n_13\,
      O => \ap_CS_fsm_reg[165]\
    );
ram_reg_0_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFAAAAAAFFABFF"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[113]\,
      I1 => ap_CS_fsm_state86,
      I2 => ap_CS_fsm_state85,
      I3 => ram_reg_0_i_82_n_13,
      I4 => \^ap_cs_fsm_reg[92]_0\,
      I5 => ram_reg_0_i_56_n_13,
      O => \ap_CS_fsm_reg[85]\
    );
\ram_reg_0_i_41__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF07770000"
    )
        port map (
      I0 => \ram_reg_0_i_83__0_n_13\,
      I1 => \ram_reg_0_i_60__0_n_13\,
      I2 => \ram_reg_0_i_84__0_n_13\,
      I3 => \ram_reg_0_i_85__0_n_13\,
      I4 => \^ap_cs_fsm_reg[113]_1\,
      I5 => ram_reg_0_i_86_n_13,
      O => \ap_CS_fsm_reg[124]\
    );
\ram_reg_0_i_43__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAAAAA"
    )
        port map (
      I0 => ram_reg_0_i_89_n_13,
      I1 => \ram_reg_0_i_90__0_n_13\,
      I2 => \ram_reg_0_i_91__0_n_13\,
      I3 => ram_reg_0_i_92_n_13,
      I4 => ram_reg_0_i_62_n_13,
      O => \ap_CS_fsm_reg[182]\
    );
ram_reg_0_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF888A"
    )
        port map (
      I0 => \ram_reg_0_i_93__1_n_13\,
      I1 => ram_reg_0_i_94_n_13,
      I2 => \ram_reg_0_i_95__0_n_13\,
      I3 => ram_reg_0_i_96_n_13,
      I4 => \ram_reg_0_i_97__0_n_13\,
      I5 => ram_reg_0_i_98_n_13,
      O => \ap_CS_fsm_reg[172]\
    );
\ram_reg_0_i_46__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBFFFBFFFAAAA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[113]\,
      I1 => ram_reg_0_i_102_n_13,
      I2 => \ram_reg_0_i_103__0_n_13\,
      I3 => \ram_reg_0_i_104__0_n_13\,
      I4 => ap_CS_fsm_state111,
      I5 => ram_reg_0_i_105_n_13,
      O => \ap_CS_fsm_reg[110]\
    );
ram_reg_0_i_47: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A888A8A"
    )
        port map (
      I0 => ram_reg_0_i_106_n_13,
      I1 => \ram_reg_0_i_107__1_n_13\,
      I2 => ram_reg_0_i_96_n_13,
      I3 => ap_CS_fsm_state146,
      I4 => \ram_reg_0_i_108__0_n_13\,
      O => \ap_CS_fsm_reg[145]\
    );
ram_reg_0_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000E000F0F"
    )
        port map (
      I0 => \ram_reg_0_i_109__1_n_13\,
      I1 => \ram_reg_0_i_110__0_n_13\,
      I2 => \^ap_cs_fsm_reg[113]\,
      I3 => ram_reg_0_i_111_n_13,
      I4 => \ram_reg_0_i_104__0_n_13\,
      I5 => ram_reg_0_i_112_n_13,
      O => \ap_CS_fsm_reg[92]\
    );
\ram_reg_0_i_49__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF11111110"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[129]\,
      I1 => \ram_reg_0_i_113__0_n_13\,
      I2 => \ram_reg_0_i_58__0_n_13\,
      I3 => \ram_reg_0_i_59__0_n_13\,
      I4 => ram_reg_0_i_114_n_13,
      I5 => ram_reg_0_i_115_n_13,
      O => \ap_CS_fsm_reg[129]_0\
    );
ram_reg_0_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[73]_0\,
      I1 => ap_CS_fsm_state104,
      I2 => ap_CS_fsm_state103,
      I3 => ap_CS_fsm_state98,
      I4 => ap_CS_fsm_state97,
      I5 => \^ap_cs_fsm_reg[105]\,
      O => \ap_CS_fsm_reg[103]\
    );
ram_reg_0_i_53: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => ap_CS_fsm_state67,
      I1 => ap_CS_fsm_state68,
      I2 => ap_CS_fsm_state73,
      I3 => ap_CS_fsm_state74,
      I4 => \B_V_data_1_state[0]_i_18_n_13\,
      O => \^ap_cs_fsm_reg[66]\
    );
\ram_reg_0_i_54__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ap_CS_fsm_state75,
      I1 => \^ap_cs_fsm_reg[82]\,
      I2 => ap_CS_fsm_state77,
      I3 => ap_CS_fsm_state78,
      I4 => ap_CS_fsm_state76,
      I5 => \^ap_cs_fsm_reg[81]\,
      O => \^ap_cs_fsm_reg[74]\
    );
ram_reg_0_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_state65,
      I1 => ap_CS_fsm_state66,
      I2 => ap_CS_fsm_state63,
      I3 => ap_CS_fsm_state64,
      I4 => ap_CS_fsm_state62,
      I5 => ap_CS_fsm_state61,
      O => \^ap_cs_fsm_reg[64]\
    );
ram_reg_0_i_56: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state88,
      I1 => ap_CS_fsm_state87,
      I2 => ap_CS_fsm_state90,
      I3 => ap_CS_fsm_state89,
      O => ram_reg_0_i_56_n_13
    );
\ram_reg_0_i_57__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_CS_fsm_state86,
      I1 => ap_CS_fsm_state85,
      O => \ram_reg_0_i_57__0_n_13\
    );
\ram_reg_0_i_58__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_state121,
      I1 => ap_CS_fsm_state122,
      I2 => ap_CS_fsm_state129,
      I3 => ap_CS_fsm_state127,
      I4 => ap_CS_fsm_state128,
      I5 => \ram_reg_0_i_83__0_n_13\,
      O => \ram_reg_0_i_58__0_n_13\
    );
\ram_reg_0_i_59__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => ram_reg_0_i_72_n_13,
      I1 => ap_CS_fsm_state114,
      I2 => ap_CS_fsm_state113,
      I3 => ap_CS_fsm_state112,
      O => \ram_reg_0_i_59__0_n_13\
    );
\ram_reg_0_i_60__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => ap_CS_fsm_state129,
      I1 => ap_CS_fsm_state127,
      I2 => ap_CS_fsm_state128,
      O => \ram_reg_0_i_60__0_n_13\
    );
\ram_reg_0_i_61__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state137,
      I1 => ap_CS_fsm_state138,
      I2 => ap_CS_fsm_state136,
      I3 => ap_CS_fsm_state135,
      O => \ram_reg_0_i_61__0_n_13\
    );
ram_reg_0_i_62: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => ram_reg_0_i_81_n_13,
      I1 => ram_reg_0_i_123_n_13,
      I2 => ram_reg_0_i_124_n_13,
      I3 => ram_reg_0_i_80_n_13,
      I4 => ram_reg_0_i_75_n_13,
      O => ram_reg_0_i_62_n_13
    );
ram_reg_0_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ram_reg_0_i_91__0_n_13\,
      I1 => ap_CS_fsm_state163,
      I2 => ap_CS_fsm_state165,
      I3 => ap_CS_fsm_state164,
      I4 => ap_CS_fsm_state158,
      I5 => ap_CS_fsm_state157,
      O => ram_reg_0_i_63_n_13
    );
ram_reg_0_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_state150,
      I1 => ap_CS_fsm_state149,
      I2 => ap_CS_fsm_state148,
      I3 => ram_reg_0_i_125_n_13,
      I4 => ap_CS_fsm_state152,
      I5 => ap_CS_fsm_state151,
      O => ram_reg_0_i_64_n_13
    );
ram_reg_0_i_65: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => ap_CS_fsm_state147,
      I1 => ap_CS_fsm_state140,
      I2 => ap_CS_fsm_state139,
      I3 => ap_CS_fsm_state141,
      I4 => ap_CS_fsm_state142,
      I5 => ram_reg_0_i_126_n_13,
      O => ram_reg_0_i_65_n_13
    );
ram_reg_0_i_66: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFD"
    )
        port map (
      I0 => ram_reg_0_i_72_n_13,
      I1 => ap_CS_fsm_state114,
      I2 => ap_CS_fsm_state113,
      I3 => ap_CS_fsm_state112,
      I4 => \ram_reg_0_i_58__0_n_13\,
      I5 => \^ap_cs_fsm_reg[129]\,
      O => \^ap_cs_fsm_reg[113]_1\
    );
ram_reg_0_i_67: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => ap_CS_fsm_state108,
      I1 => ap_CS_fsm_state107,
      I2 => ap_CS_fsm_state109,
      I3 => ap_CS_fsm_state110,
      I4 => ap_CS_fsm_state111,
      O => ram_reg_0_i_67_n_13
    );
ram_reg_0_i_68: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state104,
      I1 => ap_CS_fsm_state103,
      I2 => ap_CS_fsm_state106,
      I3 => ap_CS_fsm_state105,
      O => ram_reg_0_i_68_n_13
    );
ram_reg_0_i_69: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => ap_CS_fsm_state94,
      I1 => ap_CS_fsm_state96,
      I2 => ap_CS_fsm_state95,
      O => ram_reg_0_i_69_n_13
    );
ram_reg_0_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_state99,
      I1 => ap_CS_fsm_state100,
      I2 => ap_CS_fsm_state101,
      I3 => ap_CS_fsm_state102,
      I4 => ap_CS_fsm_state98,
      I5 => ap_CS_fsm_state97,
      O => ram_reg_0_i_70_n_13
    );
ram_reg_0_i_71: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_CS_fsm_state92,
      I1 => ap_CS_fsm_state91,
      O => ram_reg_0_i_71_n_13
    );
ram_reg_0_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ap_CS_fsm_state120,
      I1 => ap_CS_fsm_state119,
      I2 => ap_CS_fsm_state117,
      I3 => ap_CS_fsm_state118,
      I4 => ap_CS_fsm_state116,
      I5 => ap_CS_fsm_state115,
      O => ram_reg_0_i_72_n_13
    );
ram_reg_0_i_73: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFCFFFD"
    )
        port map (
      I0 => ram_reg_0_i_65_n_13,
      I1 => ram_reg_0_i_63_n_13,
      I2 => ap_CS_fsm_state155,
      I3 => ap_CS_fsm_state156,
      I4 => ram_reg_0_i_64_n_13,
      O => ram_reg_0_i_73_n_13
    );
\ram_reg_0_i_74__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => ram_reg_0_i_81_n_13,
      I1 => ap_CS_fsm_state178,
      I2 => ap_CS_fsm_state177,
      I3 => ap_CS_fsm_state175,
      I4 => ap_CS_fsm_state176,
      I5 => ram_reg_0_i_124_n_13,
      O => \ram_reg_0_i_74__0_n_13\
    );
ram_reg_0_i_75: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_state166,
      I1 => ap_CS_fsm_state170,
      I2 => ap_CS_fsm_state169,
      I3 => ap_CS_fsm_state167,
      I4 => ap_CS_fsm_state168,
      O => ram_reg_0_i_75_n_13
    );
ram_reg_0_i_76: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[92]_0\,
      I1 => ap_CS_fsm_state86,
      I2 => ap_CS_fsm_state85,
      I3 => ram_reg_0_i_56_n_13,
      O => ram_reg_0_i_76_n_13
    );
ram_reg_0_i_77: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state102,
      I1 => ap_CS_fsm_state101,
      I2 => ap_CS_fsm_state100,
      I3 => ap_CS_fsm_state99,
      O => ram_reg_0_i_77_n_13
    );
ram_reg_0_i_78: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_state132,
      I1 => ap_CS_fsm_state131,
      I2 => \ram_reg_0_i_61__0_n_13\,
      I3 => ap_CS_fsm_state134,
      I4 => ap_CS_fsm_state133,
      O => ram_reg_0_i_78_n_13
    );
ram_reg_0_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555555F555D"
    )
        port map (
      I0 => \ram_reg_0_i_90__0_n_13\,
      I1 => ap_CS_fsm_state147,
      I2 => ap_CS_fsm_state155,
      I3 => ap_CS_fsm_state156,
      I4 => ram_reg_0_i_64_n_13,
      I5 => ram_reg_0_i_63_n_13,
      O => ram_reg_0_i_79_n_13
    );
ram_reg_0_i_80: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => ap_CS_fsm_state184,
      I1 => ap_CS_fsm_state186,
      I2 => ap_CS_fsm_state185,
      O => ram_reg_0_i_80_n_13
    );
ram_reg_0_i_81: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_state181,
      I1 => ap_CS_fsm_state182,
      I2 => ap_CS_fsm_state183,
      I3 => ap_CS_fsm_state180,
      I4 => ap_CS_fsm_state179,
      O => ram_reg_0_i_81_n_13
    );
ram_reg_0_i_82: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAFBAAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state111,
      I1 => \^ap_cs_fsm_reg[96]\,
      I2 => ram_reg_0_i_127_n_13,
      I3 => ram_reg_0_i_77_n_13,
      I4 => ram_reg_0_i_68_n_13,
      I5 => ram_reg_0_i_67_n_13,
      O => ram_reg_0_i_82_n_13
    );
\ram_reg_0_i_83__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state125,
      I1 => ap_CS_fsm_state126,
      I2 => ap_CS_fsm_state124,
      I3 => ap_CS_fsm_state123,
      O => \ram_reg_0_i_83__0_n_13\
    );
\ram_reg_0_i_84__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => ap_CS_fsm_state120,
      I1 => ap_CS_fsm_state119,
      I2 => \^ap_cs_fsm_reg[122]\,
      I3 => ap_CS_fsm_state122,
      I4 => ap_CS_fsm_state121,
      O => \ram_reg_0_i_84__0_n_13\
    );
\ram_reg_0_i_85__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state115,
      I1 => ap_CS_fsm_state116,
      I2 => ap_CS_fsm_state118,
      I3 => ap_CS_fsm_state117,
      O => \ram_reg_0_i_85__0_n_13\
    );
ram_reg_0_i_86: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAE"
    )
        port map (
      I0 => \ram_reg_0_i_61__0_n_13\,
      I1 => ap_CS_fsm_state130,
      I2 => ap_CS_fsm_state132,
      I3 => ap_CS_fsm_state131,
      I4 => ap_CS_fsm_state134,
      I5 => ap_CS_fsm_state133,
      O => ram_reg_0_i_86_n_13
    );
\ram_reg_0_i_87__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state82,
      I1 => ap_CS_fsm_state81,
      I2 => ap_CS_fsm_state80,
      I3 => ap_CS_fsm_state79,
      O => \^ap_cs_fsm_reg[81]\
    );
ram_reg_0_i_89: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF00F8"
    )
        port map (
      I0 => ram_reg_0_i_124_n_13,
      I1 => \ram_reg_0_i_129__0_n_13\,
      I2 => ram_reg_0_i_123_n_13,
      I3 => ram_reg_0_i_81_n_13,
      I4 => ap_CS_fsm_state183,
      I5 => ram_reg_0_i_80_n_13,
      O => ram_reg_0_i_89_n_13
    );
\ram_reg_0_i_90__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => ap_CS_fsm_state163,
      I1 => ap_CS_fsm_state165,
      I2 => ap_CS_fsm_state164,
      O => \ram_reg_0_i_90__0_n_13\
    );
\ram_reg_0_i_91__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state159,
      I1 => ap_CS_fsm_state160,
      I2 => ap_CS_fsm_state161,
      I3 => ap_CS_fsm_state162,
      O => \ram_reg_0_i_91__0_n_13\
    );
ram_reg_0_i_92: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000A0A0A0B"
    )
        port map (
      I0 => ram_reg_0_i_130_n_13,
      I1 => ram_reg_0_i_64_n_13,
      I2 => ram_reg_0_i_131_n_13,
      I3 => ram_reg_0_i_126_n_13,
      I4 => ap_CS_fsm_state147,
      I5 => ram_reg_0_i_63_n_13,
      O => ram_reg_0_i_92_n_13
    );
\ram_reg_0_i_93__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEFEFEFEFEFE"
    )
        port map (
      I0 => ap_CS_fsm_state173,
      I1 => ap_CS_fsm_state174,
      I2 => ram_reg_0_i_124_n_13,
      I3 => ap_CS_fsm_state167,
      I4 => ap_CS_fsm_state168,
      I5 => ram_reg_0_i_132_n_13,
      O => \ram_reg_0_i_93__1_n_13\
    );
ram_reg_0_i_94: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF4FFFFFFF4FF"
    )
        port map (
      I0 => ram_reg_0_i_133_n_13,
      I1 => ram_reg_0_i_134_n_13,
      I2 => ap_CS_fsm_state165,
      I3 => ram_reg_0_i_135_n_13,
      I4 => \ram_reg_0_i_90__0_n_13\,
      I5 => ram_reg_0_i_136_n_13,
      O => ram_reg_0_i_94_n_13
    );
\ram_reg_0_i_95__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111110001"
    )
        port map (
      I0 => ap_CS_fsm_state145,
      I1 => ap_CS_fsm_state146,
      I2 => ap_CS_fsm_state141,
      I3 => ap_CS_fsm_state142,
      I4 => ap_CS_fsm_state143,
      I5 => ap_CS_fsm_state144,
      O => \ram_reg_0_i_95__0_n_13\
    );
ram_reg_0_i_96: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => ap_CS_fsm_state147,
      I1 => ram_reg_0_i_65_n_13,
      I2 => ram_reg_0_i_63_n_13,
      I3 => ram_reg_0_i_64_n_13,
      I4 => ap_CS_fsm_state156,
      I5 => ap_CS_fsm_state155,
      O => ram_reg_0_i_96_n_13
    );
\ram_reg_0_i_97__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_state176,
      I1 => ap_CS_fsm_state175,
      I2 => ap_CS_fsm_state177,
      I3 => ap_CS_fsm_state178,
      I4 => ram_reg_0_i_81_n_13,
      O => \ram_reg_0_i_97__0_n_13\
    );
ram_reg_0_i_98: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => ap_CS_fsm_state184,
      I1 => ram_reg_0_i_137_n_13,
      I2 => ap_CS_fsm_state183,
      I3 => \ram_reg_0_i_97__0_n_13\,
      O => ram_reg_0_i_98_n_13
    );
ram_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => ram_reg_3_0(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => d0(7 downto 4),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 4) => NLW_ram_reg_1_DOADO_UNCONNECTED(31 downto 4),
      DOADO(3 downto 0) => q0(7 downto 4),
      DOBDO(31 downto 0) => NLW_ram_reg_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => real_output_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => ram_reg_3_0(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => d0(11 downto 8),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 4) => NLW_ram_reg_2_DOADO_UNCONNECTED(31 downto 4),
      DOADO(3 downto 0) => q0(11 downto 8),
      DOBDO(31 downto 0) => NLW_ram_reg_2_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => real_output_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_2_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => ram_reg_3_0(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => d0(15 downto 12),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 4) => NLW_ram_reg_3_DOADO_UNCONNECTED(31 downto 4),
      DOADO(3 downto 0) => q0(15 downto 12),
      DOBDO(31 downto 0) => NLW_ram_reg_3_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => real_output_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_3_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_regslice_both is
  port (
    input_i_TREADY : out STD_LOGIC;
    input_i_TREADY_int_regslice : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    input_i_TVALID : in STD_LOGIC;
    \i_fu_560_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln33_fu_2472_p2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_regslice_both : entity is "transmitter_regslice_both";
end design_1_transmitter_0_1_transmitter_regslice_both;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_regslice_both is
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__9_n_13\ : STD_LOGIC;
  signal \^input_i_tready\ : STD_LOGIC;
  signal \^input_i_tready_int_regslice\ : STD_LOGIC;
  signal input_i_TVALID_int_regslice : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1__9\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_2\ : label is "soft_lutpair212";
begin
  input_i_TREADY <= \^input_i_tready\;
  input_i_TREADY_int_regslice <= \^input_i_tready_int_regslice\;
\B_V_data_1_state[0]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D8F8"
    )
        port map (
      I0 => \^input_i_tready\,
      I1 => input_i_TVALID,
      I2 => input_i_TVALID_int_regslice,
      I3 => \^input_i_tready_int_regslice\,
      O => \B_V_data_1_state[0]_i_1__9_n_13\
    );
\B_V_data_1_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => input_i_TVALID_int_regslice,
      I1 => \^input_i_tready_int_regslice\,
      I2 => input_i_TVALID,
      I3 => \^input_i_tready\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__9_n_13\,
      Q => input_i_TVALID_int_regslice,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^input_i_tready\,
      R => ap_rst_n_inv
    );
\i_fu_560[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => input_i_TVALID_int_regslice,
      I1 => \i_fu_560_reg[0]\,
      I2 => Q(0),
      I3 => icmp_ln33_fu_2472_p2,
      O => \^input_i_tready_int_regslice\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_regslice_both_4 is
  port (
    input_q_TREADY : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    input_i_TREADY_int_regslice : in STD_LOGIC;
    input_q_TVALID : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_regslice_both_4 : entity is "transmitter_regslice_both";
end design_1_transmitter_0_1_transmitter_regslice_both_4;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_regslice_both_4 is
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__8_n_13\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^input_q_tready\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1__8\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__8\ : label is "soft_lutpair227";
begin
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  input_q_TREADY <= \^input_q_tready\;
\B_V_data_1_state[0]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D8F8"
    )
        port map (
      I0 => \^input_q_tready\,
      I1 => input_q_TVALID,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => input_i_TREADY_int_regslice,
      O => \B_V_data_1_state[0]_i_1__8_n_13\
    );
\B_V_data_1_state[1]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => input_i_TREADY_int_regslice,
      I2 => input_q_TVALID,
      I3 => \^input_q_tready\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__8_n_13\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^input_q_tready\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_regslice_both_5 is
  port (
    output_i_TREADY_int_regslice : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    real_output_ce0 : out STD_LOGIC;
    ap_NS_fsm15_out : out STD_LOGIC;
    ap_done : out STD_LOGIC;
    output_i_TVALID_int_regslice : out STD_LOGIC;
    vld_in7 : out STD_LOGIC;
    output_i_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_done : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    output_i_TREADY : in STD_LOGIC;
    \i_7_fu_680_reg[7]\ : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_CS_fsm_state186 : in STD_LOGIC;
    \B_V_data_1_state_reg[0]_1\ : in STD_LOGIC;
    \B_V_data_1_state_reg[0]_2\ : in STD_LOGIC;
    \B_V_data_1_state_reg[0]_3\ : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_3_0 : in STD_LOGIC;
    ap_CS_fsm_state146 : in STD_LOGIC;
    ap_CS_fsm_state149 : in STD_LOGIC;
    ap_CS_fsm_state89 : in STD_LOGIC;
    ap_CS_fsm_state159 : in STD_LOGIC;
    ap_CS_fsm_state144 : in STD_LOGIC;
    ap_CS_fsm_state169 : in STD_LOGIC;
    ap_CS_fsm_state121 : in STD_LOGIC;
    ap_CS_fsm_state142 : in STD_LOGIC;
    ap_CS_fsm_state92 : in STD_LOGIC;
    ap_CS_fsm_state156 : in STD_LOGIC;
    ap_CS_fsm_state130 : in STD_LOGIC;
    ap_CS_fsm_state177 : in STD_LOGIC;
    ap_CS_fsm_state127 : in STD_LOGIC;
    ap_CS_fsm_state137 : in STD_LOGIC;
    ap_CS_fsm_state143 : in STD_LOGIC;
    ap_CS_fsm_state168 : in STD_LOGIC;
    ap_CS_fsm_state180 : in STD_LOGIC;
    ap_CS_fsm_state166 : in STD_LOGIC;
    ap_CS_fsm_state147 : in STD_LOGIC;
    ap_CS_fsm_state117 : in STD_LOGIC;
    ap_CS_fsm_state118 : in STD_LOGIC;
    ap_CS_fsm_state179 : in STD_LOGIC;
    ap_CS_fsm_state122 : in STD_LOGIC;
    ap_CS_fsm_state152 : in STD_LOGIC;
    ap_CS_fsm_state116 : in STD_LOGIC;
    ap_CS_fsm_state126 : in STD_LOGIC;
    ap_CS_fsm_state119 : in STD_LOGIC;
    ap_CS_fsm_state161 : in STD_LOGIC;
    ap_CS_fsm_state135 : in STD_LOGIC;
    ap_CS_fsm_state91 : in STD_LOGIC;
    ap_CS_fsm_state86 : in STD_LOGIC;
    ap_CS_fsm_state125 : in STD_LOGIC;
    ap_CS_fsm_state131 : in STD_LOGIC;
    ap_CS_fsm_state150 : in STD_LOGIC;
    ap_CS_fsm_state171 : in STD_LOGIC;
    ap_CS_fsm_state123 : in STD_LOGIC;
    ap_CS_fsm_state128 : in STD_LOGIC;
    ap_CS_fsm_state113 : in STD_LOGIC;
    ap_CS_fsm_state160 : in STD_LOGIC;
    ap_CS_fsm_state85 : in STD_LOGIC;
    ap_CS_fsm_state162 : in STD_LOGIC;
    ap_CS_fsm_state134 : in STD_LOGIC;
    ap_CS_fsm_state114 : in STD_LOGIC;
    ap_CS_fsm_state153 : in STD_LOGIC;
    ap_CS_fsm_state139 : in STD_LOGIC;
    ap_CS_fsm_state145 : in STD_LOGIC;
    ap_CS_fsm_state167 : in STD_LOGIC;
    ap_CS_fsm_state140 : in STD_LOGIC;
    ap_CS_fsm_state151 : in STD_LOGIC;
    ap_CS_fsm_state148 : in STD_LOGIC;
    ap_CS_fsm_state141 : in STD_LOGIC;
    ap_CS_fsm_state170 : in STD_LOGIC;
    ap_CS_fsm_state157 : in STD_LOGIC;
    ap_CS_fsm_state154 : in STD_LOGIC;
    ap_CS_fsm_state176 : in STD_LOGIC;
    ap_CS_fsm_state120 : in STD_LOGIC;
    ap_CS_fsm_state133 : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_regslice_both_5 : entity is "transmitter_regslice_both";
end design_1_transmitter_0_1_transmitter_regslice_both_5;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_regslice_both_5 is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_13_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_13_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_13_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_13_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_13_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_13_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_13_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_13_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_13_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_13_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_13_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_13_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_13_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_13_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_13_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_13_[9]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_13_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_13_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_13_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_13_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_13_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_13_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_13_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_13_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_13_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_13_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_13_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_13_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_13_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_13_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_13_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_13_[9]\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__7_n_13\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__2_n_13\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_10_n_13\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_11_n_13\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_12_n_13\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__2_n_13\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_20_n_13\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_21_n_13\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_22_n_13\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_23_n_13\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_24_n_13\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_25_n_13\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_26_n_13\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_27_n_13\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_28_n_13\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_29_n_13\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_3_n_13\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_7_n_13\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_8_n_13\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_9_n_13\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \ap_CS_fsm[58]_i_2_n_13\ : STD_LOGIC;
  signal \^ap_done\ : STD_LOGIC;
  signal \^output_i_tready_int_regslice\ : STD_LOGIC;
  signal \^output_i_tvalid_int_regslice\ : STD_LOGIC;
  signal \ram_reg_0_i_20__0_n_13\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[0]_i_2\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__7\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \B_V_data_1_sel_wr_i_1__2\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1__2\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__2\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_2\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \ap_CS_fsm[186]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \ap_CS_fsm[187]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \ap_CS_fsm[58]_i_2\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \i_7_fu_680[7]_i_2\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \output_i_TDATA[0]_INST_0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \output_i_TDATA[10]_INST_0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \output_i_TDATA[11]_INST_0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \output_i_TDATA[12]_INST_0\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \output_i_TDATA[13]_INST_0\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \output_i_TDATA[14]_INST_0\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \output_i_TDATA[15]_INST_0\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \output_i_TDATA[1]_INST_0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \output_i_TDATA[2]_INST_0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \output_i_TDATA[3]_INST_0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \output_i_TDATA[4]_INST_0\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \output_i_TDATA[5]_INST_0\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \output_i_TDATA[6]_INST_0\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \output_i_TDATA[7]_INST_0\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \output_i_TDATA[8]_INST_0\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \output_i_TDATA[9]_INST_0\ : label is "soft_lutpair237";
begin
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  ap_done <= \^ap_done\;
  output_i_TREADY_int_regslice <= \^output_i_tready_int_regslice\;
  output_i_TVALID_int_regslice <= \^output_i_tvalid_int_regslice\;
\B_V_data_1_payload_A[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(4),
      I1 => \^output_i_tready_int_regslice\,
      O => vld_in7
    );
\B_V_data_1_payload_A[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^output_i_tready_int_regslice\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[15]_0\(0),
      Q => \B_V_data_1_payload_A_reg_n_13_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[15]_0\(10),
      Q => \B_V_data_1_payload_A_reg_n_13_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[15]_0\(11),
      Q => \B_V_data_1_payload_A_reg_n_13_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[15]_0\(12),
      Q => \B_V_data_1_payload_A_reg_n_13_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[15]_0\(13),
      Q => \B_V_data_1_payload_A_reg_n_13_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[15]_0\(14),
      Q => \B_V_data_1_payload_A_reg_n_13_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[15]_0\(15),
      Q => \B_V_data_1_payload_A_reg_n_13_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[15]_0\(1),
      Q => \B_V_data_1_payload_A_reg_n_13_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[15]_0\(2),
      Q => \B_V_data_1_payload_A_reg_n_13_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[15]_0\(3),
      Q => \B_V_data_1_payload_A_reg_n_13_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[15]_0\(4),
      Q => \B_V_data_1_payload_A_reg_n_13_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[15]_0\(5),
      Q => \B_V_data_1_payload_A_reg_n_13_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[15]_0\(6),
      Q => \B_V_data_1_payload_A_reg_n_13_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[15]_0\(7),
      Q => \B_V_data_1_payload_A_reg_n_13_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[15]_0\(8),
      Q => \B_V_data_1_payload_A_reg_n_13_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[15]_0\(9),
      Q => \B_V_data_1_payload_A_reg_n_13_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^output_i_tready_int_regslice\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(0),
      Q => \B_V_data_1_payload_B_reg_n_13_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(10),
      Q => \B_V_data_1_payload_B_reg_n_13_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(11),
      Q => \B_V_data_1_payload_B_reg_n_13_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(12),
      Q => \B_V_data_1_payload_B_reg_n_13_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(13),
      Q => \B_V_data_1_payload_B_reg_n_13_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(14),
      Q => \B_V_data_1_payload_B_reg_n_13_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(15),
      Q => \B_V_data_1_payload_B_reg_n_13_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(1),
      Q => \B_V_data_1_payload_B_reg_n_13_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(2),
      Q => \B_V_data_1_payload_B_reg_n_13_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(3),
      Q => \B_V_data_1_payload_B_reg_n_13_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(4),
      Q => \B_V_data_1_payload_B_reg_n_13_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(5),
      Q => \B_V_data_1_payload_B_reg_n_13_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(6),
      Q => \B_V_data_1_payload_B_reg_n_13_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(7),
      Q => \B_V_data_1_payload_B_reg_n_13_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(8),
      Q => \B_V_data_1_payload_B_reg_n_13_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(9),
      Q => \B_V_data_1_payload_B_reg_n_13_[9]\,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => output_i_TREADY,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__7_n_13\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__7_n_13\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^output_i_tvalid_int_regslice\,
      I1 => \^output_i_tready_int_regslice\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__2_n_13\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__2_n_13\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \B_V_data_1_state[0]_i_25_n_13\,
      I1 => \B_V_data_1_state[0]_i_26_n_13\,
      I2 => \B_V_data_1_state[0]_i_27_n_13\,
      I3 => \B_V_data_1_state[0]_i_28_n_13\,
      O => \B_V_data_1_state[0]_i_10_n_13\
    );
\B_V_data_1_state[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F0E0"
    )
        port map (
      I0 => ap_CS_fsm_state116,
      I1 => ap_CS_fsm_state126,
      I2 => \^output_i_tready_int_regslice\,
      I3 => ap_CS_fsm_state119,
      I4 => ap_CS_fsm_state161,
      O => \B_V_data_1_state[0]_i_11_n_13\
    );
\B_V_data_1_state[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0F0F0E0"
    )
        port map (
      I0 => ap_CS_fsm_state180,
      I1 => ap_CS_fsm_state166,
      I2 => \^output_i_tready_int_regslice\,
      I3 => ap_CS_fsm_state147,
      I4 => ap_CS_fsm_state117,
      I5 => \B_V_data_1_state[0]_i_29_n_13\,
      O => \B_V_data_1_state[0]_i_12_n_13\
    );
\B_V_data_1_state[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AECC"
    )
        port map (
      I0 => \^output_i_tvalid_int_regslice\,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => output_i_TREADY,
      I3 => \^output_i_tready_int_regslice\,
      O => \B_V_data_1_state[0]_i_1__2_n_13\
    );
\B_V_data_1_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFCECFCFCFCFC"
    )
        port map (
      I0 => Q(4),
      I1 => \B_V_data_1_state[0]_i_3_n_13\,
      I2 => \^output_i_tready_int_regslice\,
      I3 => \B_V_data_1_state_reg[0]_1\,
      I4 => \B_V_data_1_state_reg[0]_2\,
      I5 => \B_V_data_1_state_reg[0]_3\,
      O => \^output_i_tvalid_int_regslice\
    );
\B_V_data_1_state[0]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F0E0"
    )
        port map (
      I0 => ap_CS_fsm_state113,
      I1 => ap_CS_fsm_state160,
      I2 => \^output_i_tready_int_regslice\,
      I3 => ap_CS_fsm_state85,
      I4 => ap_CS_fsm_state162,
      O => \B_V_data_1_state[0]_i_20_n_13\
    );
\B_V_data_1_state[0]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F0E0"
    )
        port map (
      I0 => Q(3),
      I1 => ap_CS_fsm_state86,
      I2 => \^output_i_tready_int_regslice\,
      I3 => ap_CS_fsm_state125,
      I4 => ap_CS_fsm_state131,
      O => \B_V_data_1_state[0]_i_21_n_13\
    );
\B_V_data_1_state[0]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F0E0"
    )
        port map (
      I0 => ap_CS_fsm_state150,
      I1 => ap_CS_fsm_state171,
      I2 => \^output_i_tready_int_regslice\,
      I3 => ap_CS_fsm_state123,
      I4 => ap_CS_fsm_state128,
      O => \B_V_data_1_state[0]_i_22_n_13\
    );
\B_V_data_1_state[0]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F0E0"
    )
        port map (
      I0 => ap_CS_fsm_state154,
      I1 => ap_CS_fsm_state176,
      I2 => \^output_i_tready_int_regslice\,
      I3 => ap_CS_fsm_state120,
      I4 => ap_CS_fsm_state133,
      O => \B_V_data_1_state[0]_i_23_n_13\
    );
\B_V_data_1_state[0]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F0E0"
    )
        port map (
      I0 => ap_CS_fsm_state145,
      I1 => ap_CS_fsm_state167,
      I2 => \^output_i_tready_int_regslice\,
      I3 => ap_CS_fsm_state140,
      I4 => ap_CS_fsm_state151,
      O => \B_V_data_1_state[0]_i_24_n_13\
    );
\B_V_data_1_state[0]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F0E0"
    )
        port map (
      I0 => ap_CS_fsm_state92,
      I1 => ap_CS_fsm_state156,
      I2 => \^output_i_tready_int_regslice\,
      I3 => ap_CS_fsm_state130,
      I4 => ap_CS_fsm_state177,
      O => \B_V_data_1_state[0]_i_25_n_13\
    );
\B_V_data_1_state[0]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F0E0"
    )
        port map (
      I0 => ap_CS_fsm_state127,
      I1 => ap_CS_fsm_state137,
      I2 => \^output_i_tready_int_regslice\,
      I3 => ap_CS_fsm_state143,
      I4 => ap_CS_fsm_state168,
      O => \B_V_data_1_state[0]_i_26_n_13\
    );
\B_V_data_1_state[0]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F0E0"
    )
        port map (
      I0 => ap_CS_fsm_state146,
      I1 => ap_CS_fsm_state149,
      I2 => \^output_i_tready_int_regslice\,
      I3 => ap_CS_fsm_state89,
      I4 => ap_CS_fsm_state159,
      O => \B_V_data_1_state[0]_i_27_n_13\
    );
\B_V_data_1_state[0]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F0E0"
    )
        port map (
      I0 => ap_CS_fsm_state144,
      I1 => ap_CS_fsm_state169,
      I2 => \^output_i_tready_int_regslice\,
      I3 => ap_CS_fsm_state121,
      I4 => ap_CS_fsm_state142,
      O => \B_V_data_1_state[0]_i_28_n_13\
    );
\B_V_data_1_state[0]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F0E0"
    )
        port map (
      I0 => ap_CS_fsm_state118,
      I1 => ap_CS_fsm_state179,
      I2 => \^output_i_tready_int_regslice\,
      I3 => ap_CS_fsm_state122,
      I4 => ap_CS_fsm_state152,
      O => \B_V_data_1_state[0]_i_29_n_13\
    );
\B_V_data_1_state[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \B_V_data_1_state[0]_i_7_n_13\,
      I1 => \B_V_data_1_state[0]_i_8_n_13\,
      I2 => \B_V_data_1_state[0]_i_9_n_13\,
      I3 => \B_V_data_1_state[0]_i_10_n_13\,
      I4 => \B_V_data_1_state[0]_i_11_n_13\,
      I5 => \B_V_data_1_state[0]_i_12_n_13\,
      O => \B_V_data_1_state[0]_i_3_n_13\
    );
\B_V_data_1_state[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEAA"
    )
        port map (
      I0 => \B_V_data_1_state[0]_i_20_n_13\,
      I1 => ap_CS_fsm_state135,
      I2 => ap_CS_fsm_state91,
      I3 => \^output_i_tready_int_regslice\,
      I4 => \B_V_data_1_state[0]_i_21_n_13\,
      I5 => \B_V_data_1_state[0]_i_22_n_13\,
      O => \B_V_data_1_state[0]_i_7_n_13\
    );
\B_V_data_1_state[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0F0F0E0"
    )
        port map (
      I0 => ap_CS_fsm_state148,
      I1 => ap_CS_fsm_state141,
      I2 => \^output_i_tready_int_regslice\,
      I3 => ap_CS_fsm_state170,
      I4 => ap_CS_fsm_state157,
      I5 => \B_V_data_1_state[0]_i_23_n_13\,
      O => \B_V_data_1_state[0]_i_8_n_13\
    );
\B_V_data_1_state[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0F0F0E0"
    )
        port map (
      I0 => ap_CS_fsm_state134,
      I1 => ap_CS_fsm_state114,
      I2 => \^output_i_tready_int_regslice\,
      I3 => ap_CS_fsm_state153,
      I4 => ap_CS_fsm_state139,
      I5 => \B_V_data_1_state[0]_i_24_n_13\,
      O => \B_V_data_1_state[0]_i_9_n_13\
    );
\B_V_data_1_state[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => output_i_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \^output_i_tready_int_regslice\,
      I3 => \^output_i_tvalid_int_regslice\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__2_n_13\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^output_i_tready_int_regslice\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \^ap_done\,
      I1 => Q(0),
      I2 => ap_start,
      O => D(0)
    );
\ap_CS_fsm[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F000000"
    )
        port map (
      I0 => \^output_i_tready_int_regslice\,
      I1 => output_i_TREADY,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => Q(2),
      I4 => \i_7_fu_680_reg[7]\,
      O => \^ap_done\
    );
\ap_CS_fsm[186]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => Q(4),
      I1 => \^output_i_tready_int_regslice\,
      I2 => ap_CS_fsm_state186,
      O => D(3)
    );
\ap_CS_fsm[187]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => \^output_i_tready_int_regslice\,
      O => D(4)
    );
\ap_CS_fsm[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => Q(2),
      I1 => \ap_CS_fsm[58]_i_2_n_13\,
      I2 => \^output_i_tready_int_regslice\,
      I3 => Q(5),
      I4 => Q(1),
      I5 => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_done,
      O => D(1)
    );
\ap_CS_fsm[58]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \^output_i_tready_int_regslice\,
      I1 => output_i_TREADY,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => \ap_CS_fsm[58]_i_2_n_13\
    );
\ap_CS_fsm[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555DF5500008F00"
    )
        port map (
      I0 => \^output_i_tready_int_regslice\,
      I1 => output_i_TREADY,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => Q(2),
      I4 => \i_7_fu_680_reg[7]\,
      I5 => Q(3),
      O => D(2)
    );
\i_7_fu_680[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008F00"
    )
        port map (
      I0 => \^output_i_tready_int_regslice\,
      I1 => output_i_TREADY,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => Q(2),
      I4 => \i_7_fu_680_reg[7]\,
      O => ap_NS_fsm15_out
    );
\output_i_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_13_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_13_[0]\,
      I2 => B_V_data_1_sel,
      O => output_i_TDATA(0)
    );
\output_i_TDATA[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_13_[10]\,
      I1 => \B_V_data_1_payload_A_reg_n_13_[10]\,
      I2 => B_V_data_1_sel,
      O => output_i_TDATA(10)
    );
\output_i_TDATA[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_13_[11]\,
      I1 => \B_V_data_1_payload_A_reg_n_13_[11]\,
      I2 => B_V_data_1_sel,
      O => output_i_TDATA(11)
    );
\output_i_TDATA[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_13_[12]\,
      I1 => \B_V_data_1_payload_A_reg_n_13_[12]\,
      I2 => B_V_data_1_sel,
      O => output_i_TDATA(12)
    );
\output_i_TDATA[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_13_[13]\,
      I1 => \B_V_data_1_payload_A_reg_n_13_[13]\,
      I2 => B_V_data_1_sel,
      O => output_i_TDATA(13)
    );
\output_i_TDATA[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_13_[14]\,
      I1 => \B_V_data_1_payload_A_reg_n_13_[14]\,
      I2 => B_V_data_1_sel,
      O => output_i_TDATA(14)
    );
\output_i_TDATA[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_13_[15]\,
      I1 => \B_V_data_1_payload_A_reg_n_13_[15]\,
      I2 => B_V_data_1_sel,
      O => output_i_TDATA(15)
    );
\output_i_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_13_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_13_[1]\,
      I2 => B_V_data_1_sel,
      O => output_i_TDATA(1)
    );
\output_i_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_13_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_13_[2]\,
      I2 => B_V_data_1_sel,
      O => output_i_TDATA(2)
    );
\output_i_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_13_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_13_[3]\,
      I2 => B_V_data_1_sel,
      O => output_i_TDATA(3)
    );
\output_i_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_13_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_13_[4]\,
      I2 => B_V_data_1_sel,
      O => output_i_TDATA(4)
    );
\output_i_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_13_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_13_[5]\,
      I2 => B_V_data_1_sel,
      O => output_i_TDATA(5)
    );
\output_i_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_13_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_13_[6]\,
      I2 => B_V_data_1_sel,
      O => output_i_TDATA(6)
    );
\output_i_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_13_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_13_[7]\,
      I2 => B_V_data_1_sel,
      O => output_i_TDATA(7)
    );
\output_i_TDATA[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_13_[8]\,
      I1 => \B_V_data_1_payload_A_reg_n_13_[8]\,
      I2 => B_V_data_1_sel,
      O => output_i_TDATA(8)
    );
\output_i_TDATA[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_13_[9]\,
      I1 => \B_V_data_1_payload_A_reg_n_13_[9]\,
      I2 => B_V_data_1_sel,
      O => output_i_TDATA(9)
    );
\ram_reg_0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEAEAEAE"
    )
        port map (
      I0 => WEA(0),
      I1 => Q(2),
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => output_i_TREADY,
      I4 => \^output_i_tready_int_regslice\,
      I5 => \ram_reg_0_i_20__0_n_13\,
      O => real_output_ce0
    );
\ram_reg_0_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFD0000"
    )
        port map (
      I0 => \B_V_data_1_state_reg[0]_3\,
      I1 => \B_V_data_1_state_reg[0]_2\,
      I2 => ram_reg_3,
      I3 => ram_reg_3_0,
      I4 => \^output_i_tready_int_regslice\,
      I5 => \B_V_data_1_state[0]_i_3_n_13\,
      O => \ram_reg_0_i_20__0_n_13\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_transmitter_0_1_transmitter_regslice_both__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    input_i_TREADY_int_regslice : in STD_LOGIC;
    input_i_TVALID : in STD_LOGIC;
    input_i_TKEEP : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_transmitter_0_1_transmitter_regslice_both__parameterized0\ : entity is "transmitter_regslice_both";
end \design_1_transmitter_0_1_transmitter_regslice_both__parameterized0\;

architecture STRUCTURE of \design_1_transmitter_0_1_transmitter_regslice_both__parameterized0\ is
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \B_V_data_1_payload_A[0]_i_1_n_13\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_1_n_13\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \B_V_data_1_payload_B[0]_i_1_n_13\ : STD_LOGIC;
  signal \B_V_data_1_payload_B[1]_i_1_n_13\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal B_V_data_1_sel_rd_i_1_n_13 : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__7_n_13\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__6_n_13\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_13_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_13_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of B_V_data_1_sel_rd_i_1 : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1__6\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__6\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \tmp_keep_V_fu_556[0]_i_1\ : label is "soft_lutpair222";
begin
\B_V_data_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => input_i_TKEEP(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_13_[1]\,
      I3 => \B_V_data_1_state_reg_n_13_[0]\,
      I4 => B_V_data_1_payload_A(0),
      O => \B_V_data_1_payload_A[0]_i_1_n_13\
    );
\B_V_data_1_payload_A[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => input_i_TKEEP(1),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_13_[1]\,
      I3 => \B_V_data_1_state_reg_n_13_[0]\,
      I4 => B_V_data_1_payload_A(1),
      O => \B_V_data_1_payload_A[1]_i_1_n_13\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1_n_13\,
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[1]_i_1_n_13\,
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => input_i_TKEEP(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_13_[1]\,
      I3 => \B_V_data_1_state_reg_n_13_[0]\,
      I4 => B_V_data_1_payload_B(0),
      O => \B_V_data_1_payload_B[0]_i_1_n_13\
    );
\B_V_data_1_payload_B[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => input_i_TKEEP(1),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_13_[1]\,
      I3 => \B_V_data_1_state_reg_n_13_[0]\,
      I4 => B_V_data_1_payload_B(1),
      O => \B_V_data_1_payload_B[1]_i_1_n_13\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1_n_13\,
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[1]_i_1_n_13\,
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
B_V_data_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_13_[0]\,
      I1 => input_i_TREADY_int_regslice,
      I2 => B_V_data_1_sel,
      O => B_V_data_1_sel_rd_i_1_n_13
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_i_1_n_13,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_13_[1]\,
      I1 => input_i_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__7_n_13\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__7_n_13\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D8F8"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_13_[1]\,
      I1 => input_i_TVALID,
      I2 => \B_V_data_1_state_reg_n_13_[0]\,
      I3 => input_i_TREADY_int_regslice,
      O => \B_V_data_1_state[0]_i_1__6_n_13\
    );
\B_V_data_1_state[1]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_13_[0]\,
      I1 => input_i_TREADY_int_regslice,
      I2 => input_i_TVALID,
      I3 => \B_V_data_1_state_reg_n_13_[1]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__6_n_13\,
      Q => \B_V_data_1_state_reg_n_13_[0]\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_13_[1]\,
      R => ap_rst_n_inv
    );
\tmp_keep_V_fu_556[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(0),
      O => D(0)
    );
\tmp_keep_V_fu_556[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(1),
      O => D(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_transmitter_0_1_transmitter_regslice_both__parameterized0_10\ is
  port (
    output_i_TUSER : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    output_i_TVALID_int_regslice : in STD_LOGIC;
    output_i_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_transmitter_0_1_transmitter_regslice_both__parameterized0_10\ : entity is "transmitter_regslice_both";
end \design_1_transmitter_0_1_transmitter_regslice_both__parameterized0_10\;

architecture STRUCTURE of \design_1_transmitter_0_1_transmitter_regslice_both__parameterized0_10\ is
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \B_V_data_1_payload_A[0]_i_1_n_13\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_1_n_13\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \B_V_data_1_payload_B[0]_i_1_n_13\ : STD_LOGIC;
  signal \B_V_data_1_payload_B[1]_i_1_n_13\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__10_n_13\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__3_n_13\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__3_n_13\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_13_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_13_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__10\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1__3\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__3\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \output_i_TUSER[0]_INST_0\ : label is "soft_lutpair256";
begin
\B_V_data_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => Q(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_13_[1]\,
      I3 => \B_V_data_1_state_reg_n_13_[0]\,
      I4 => B_V_data_1_payload_A(0),
      O => \B_V_data_1_payload_A[0]_i_1_n_13\
    );
\B_V_data_1_payload_A[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => Q(1),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_13_[1]\,
      I3 => \B_V_data_1_state_reg_n_13_[0]\,
      I4 => B_V_data_1_payload_A(1),
      O => \B_V_data_1_payload_A[1]_i_1_n_13\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1_n_13\,
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[1]_i_1_n_13\,
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => Q(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_13_[1]\,
      I3 => \B_V_data_1_state_reg_n_13_[0]\,
      I4 => B_V_data_1_payload_B(0),
      O => \B_V_data_1_payload_B[0]_i_1_n_13\
    );
\B_V_data_1_payload_B[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => Q(1),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_13_[1]\,
      I3 => \B_V_data_1_state_reg_n_13_[0]\,
      I4 => B_V_data_1_payload_B(1),
      O => \B_V_data_1_payload_B[1]_i_1_n_13\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1_n_13\,
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[1]_i_1_n_13\,
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_13_[0]\,
      I1 => output_i_TREADY,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__10_n_13\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__10_n_13\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => output_i_TVALID_int_regslice,
      I1 => \B_V_data_1_state_reg_n_13_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__3_n_13\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__3_n_13\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AECC"
    )
        port map (
      I0 => output_i_TVALID_int_regslice,
      I1 => \B_V_data_1_state_reg_n_13_[0]\,
      I2 => output_i_TREADY,
      I3 => \B_V_data_1_state_reg_n_13_[1]\,
      O => \B_V_data_1_state[0]_i_1__3_n_13\
    );
\B_V_data_1_state[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => output_i_TVALID_int_regslice,
      I1 => \B_V_data_1_state_reg_n_13_[1]\,
      I2 => \B_V_data_1_state_reg_n_13_[0]\,
      I3 => output_i_TREADY,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__3_n_13\,
      Q => \B_V_data_1_state_reg_n_13_[0]\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_13_[1]\,
      R => ap_rst_n_inv
    );
\output_i_TUSER[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(0),
      O => output_i_TUSER(0)
    );
\output_i_TUSER[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(1),
      O => output_i_TUSER(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_transmitter_0_1_transmitter_regslice_both__parameterized0_2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    input_i_TREADY_int_regslice : in STD_LOGIC;
    input_i_TVALID : in STD_LOGIC;
    input_i_TSTRB : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_transmitter_0_1_transmitter_regslice_both__parameterized0_2\ : entity is "transmitter_regslice_both";
end \design_1_transmitter_0_1_transmitter_regslice_both__parameterized0_2\;

architecture STRUCTURE of \design_1_transmitter_0_1_transmitter_regslice_both__parameterized0_2\ is
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \B_V_data_1_payload_A[0]_i_1_n_13\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_1_n_13\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \B_V_data_1_payload_B[0]_i_1_n_13\ : STD_LOGIC;
  signal \B_V_data_1_payload_B[1]_i_1_n_13\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__0_n_13\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__6_n_13\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__7_n_13\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_13_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_13_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__0\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1__7\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__7\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \tmp_strb_V_fu_552[0]_i_1\ : label is "soft_lutpair224";
begin
\B_V_data_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => input_i_TSTRB(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_13_[1]\,
      I3 => \B_V_data_1_state_reg_n_13_[0]\,
      I4 => B_V_data_1_payload_A(0),
      O => \B_V_data_1_payload_A[0]_i_1_n_13\
    );
\B_V_data_1_payload_A[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => input_i_TSTRB(1),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_13_[1]\,
      I3 => \B_V_data_1_state_reg_n_13_[0]\,
      I4 => B_V_data_1_payload_A(1),
      O => \B_V_data_1_payload_A[1]_i_1_n_13\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1_n_13\,
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[1]_i_1_n_13\,
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => input_i_TSTRB(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_13_[1]\,
      I3 => \B_V_data_1_state_reg_n_13_[0]\,
      I4 => B_V_data_1_payload_B(0),
      O => \B_V_data_1_payload_B[0]_i_1_n_13\
    );
\B_V_data_1_payload_B[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => input_i_TSTRB(1),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_13_[1]\,
      I3 => \B_V_data_1_state_reg_n_13_[0]\,
      I4 => B_V_data_1_payload_B(1),
      O => \B_V_data_1_payload_B[1]_i_1_n_13\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1_n_13\,
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[1]_i_1_n_13\,
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_13_[0]\,
      I1 => input_i_TREADY_int_regslice,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__0_n_13\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__0_n_13\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_13_[1]\,
      I1 => input_i_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__6_n_13\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__6_n_13\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D8F8"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_13_[1]\,
      I1 => input_i_TVALID,
      I2 => \B_V_data_1_state_reg_n_13_[0]\,
      I3 => input_i_TREADY_int_regslice,
      O => \B_V_data_1_state[0]_i_1__7_n_13\
    );
\B_V_data_1_state[1]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_13_[0]\,
      I1 => input_i_TREADY_int_regslice,
      I2 => input_i_TVALID,
      I3 => \B_V_data_1_state_reg_n_13_[1]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__7_n_13\,
      Q => \B_V_data_1_state_reg_n_13_[0]\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_13_[1]\,
      R => ap_rst_n_inv
    );
\tmp_strb_V_fu_552[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(0),
      O => D(0)
    );
\tmp_strb_V_fu_552[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(1),
      O => D(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_transmitter_0_1_transmitter_regslice_both__parameterized0_3\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    input_i_TVALID : in STD_LOGIC;
    input_i_TREADY_int_regslice : in STD_LOGIC;
    input_i_TUSER : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_transmitter_0_1_transmitter_regslice_both__parameterized0_3\ : entity is "transmitter_regslice_both";
end \design_1_transmitter_0_1_transmitter_regslice_both__parameterized0_3\;

architecture STRUCTURE of \design_1_transmitter_0_1_transmitter_regslice_both__parameterized0_3\ is
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \B_V_data_1_payload_A[0]_i_1_n_13\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_1_n_13\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \B_V_data_1_payload_B[0]_i_1_n_13\ : STD_LOGIC;
  signal \B_V_data_1_payload_B[1]_i_1_n_13\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__1_n_13\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__10_n_13\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__10_n_13\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_13_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_13_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1__10\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__9\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \tmp_user_V_fu_548[0]_i_1\ : label is "soft_lutpair226";
begin
\B_V_data_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => input_i_TUSER(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_13_[1]\,
      I3 => \B_V_data_1_state_reg_n_13_[0]\,
      I4 => B_V_data_1_payload_A(0),
      O => \B_V_data_1_payload_A[0]_i_1_n_13\
    );
\B_V_data_1_payload_A[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => input_i_TUSER(1),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_13_[1]\,
      I3 => \B_V_data_1_state_reg_n_13_[0]\,
      I4 => B_V_data_1_payload_A(1),
      O => \B_V_data_1_payload_A[1]_i_1_n_13\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1_n_13\,
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[1]_i_1_n_13\,
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => input_i_TUSER(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_13_[1]\,
      I3 => \B_V_data_1_state_reg_n_13_[0]\,
      I4 => B_V_data_1_payload_B(0),
      O => \B_V_data_1_payload_B[0]_i_1_n_13\
    );
\B_V_data_1_payload_B[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => input_i_TUSER(1),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_13_[1]\,
      I3 => \B_V_data_1_state_reg_n_13_[0]\,
      I4 => B_V_data_1_payload_B(1),
      O => \B_V_data_1_payload_B[1]_i_1_n_13\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1_n_13\,
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[1]_i_1_n_13\,
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_13_[0]\,
      I1 => input_i_TREADY_int_regslice,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__1_n_13\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__1_n_13\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => input_i_TVALID,
      I1 => \B_V_data_1_state_reg_n_13_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__10_n_13\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__10_n_13\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AECC"
    )
        port map (
      I0 => input_i_TVALID,
      I1 => \B_V_data_1_state_reg_n_13_[0]\,
      I2 => input_i_TREADY_int_regslice,
      I3 => \B_V_data_1_state_reg_n_13_[1]\,
      O => \B_V_data_1_state[0]_i_1__10_n_13\
    );
\B_V_data_1_state[1]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => input_i_TVALID,
      I1 => \B_V_data_1_state_reg_n_13_[1]\,
      I2 => \B_V_data_1_state_reg_n_13_[0]\,
      I3 => input_i_TREADY_int_regslice,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__10_n_13\,
      Q => \B_V_data_1_state_reg_n_13_[0]\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_13_[1]\,
      R => ap_rst_n_inv
    );
\tmp_user_V_fu_548[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(0),
      O => D(0)
    );
\tmp_user_V_fu_548[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(1),
      O => D(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_transmitter_0_1_transmitter_regslice_both__parameterized0_8\ is
  port (
    output_i_TKEEP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    output_i_TREADY : in STD_LOGIC;
    output_i_TVALID_int_regslice : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_transmitter_0_1_transmitter_regslice_both__parameterized0_8\ : entity is "transmitter_regslice_both";
end \design_1_transmitter_0_1_transmitter_regslice_both__parameterized0_8\;

architecture STRUCTURE of \design_1_transmitter_0_1_transmitter_regslice_both__parameterized0_8\ is
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \B_V_data_1_payload_A[0]_i_1_n_13\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_1_n_13\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \B_V_data_1_payload_B[0]_i_1_n_13\ : STD_LOGIC;
  signal \B_V_data_1_payload_B[1]_i_1_n_13\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__6_n_13\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__1_n_13\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__1_n_13\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_13_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_13_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__6\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \B_V_data_1_sel_wr_i_1__1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \output_i_TKEEP[0]_INST_0\ : label is "soft_lutpair250";
begin
\B_V_data_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => Q(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_13_[1]\,
      I3 => \B_V_data_1_state_reg_n_13_[0]\,
      I4 => B_V_data_1_payload_A(0),
      O => \B_V_data_1_payload_A[0]_i_1_n_13\
    );
\B_V_data_1_payload_A[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => Q(1),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_13_[1]\,
      I3 => \B_V_data_1_state_reg_n_13_[0]\,
      I4 => B_V_data_1_payload_A(1),
      O => \B_V_data_1_payload_A[1]_i_1_n_13\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1_n_13\,
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[1]_i_1_n_13\,
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => Q(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_13_[1]\,
      I3 => \B_V_data_1_state_reg_n_13_[0]\,
      I4 => B_V_data_1_payload_B(0),
      O => \B_V_data_1_payload_B[0]_i_1_n_13\
    );
\B_V_data_1_payload_B[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => Q(1),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_13_[1]\,
      I3 => \B_V_data_1_state_reg_n_13_[0]\,
      I4 => B_V_data_1_payload_B(1),
      O => \B_V_data_1_payload_B[1]_i_1_n_13\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1_n_13\,
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[1]_i_1_n_13\,
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_13_[0]\,
      I1 => output_i_TREADY,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__6_n_13\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__6_n_13\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_13_[1]\,
      I1 => output_i_TVALID_int_regslice,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__1_n_13\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__1_n_13\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8C80888"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_13_[0]\,
      I1 => ap_rst_n,
      I2 => \B_V_data_1_state_reg_n_13_[1]\,
      I3 => output_i_TREADY,
      I4 => output_i_TVALID_int_regslice,
      O => \B_V_data_1_state[0]_i_1__1_n_13\
    );
\B_V_data_1_state[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAFF"
    )
        port map (
      I0 => output_i_TREADY,
      I1 => output_i_TVALID_int_regslice,
      I2 => \B_V_data_1_state_reg_n_13_[1]\,
      I3 => \B_V_data_1_state_reg_n_13_[0]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__1_n_13\,
      Q => \B_V_data_1_state_reg_n_13_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_13_[1]\,
      R => ap_rst_n_inv
    );
\output_i_TKEEP[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(0),
      O => output_i_TKEEP(0)
    );
\output_i_TKEEP[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(1),
      O => output_i_TKEEP(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_transmitter_0_1_transmitter_regslice_both__parameterized0_9\ is
  port (
    output_i_TSTRB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    output_i_TREADY : in STD_LOGIC;
    output_i_TVALID_int_regslice : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_transmitter_0_1_transmitter_regslice_both__parameterized0_9\ : entity is "transmitter_regslice_both";
end \design_1_transmitter_0_1_transmitter_regslice_both__parameterized0_9\;

architecture STRUCTURE of \design_1_transmitter_0_1_transmitter_regslice_both__parameterized0_9\ is
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \B_V_data_1_payload_A[0]_i_1_n_13\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_1_n_13\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \B_V_data_1_payload_B[0]_i_1_n_13\ : STD_LOGIC;
  signal \B_V_data_1_payload_B[1]_i_1_n_13\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__5_n_13\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__0_n_13\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__0_n_13\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_13_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_13_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__5\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \B_V_data_1_sel_wr_i_1__0\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__0\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \output_i_TSTRB[0]_INST_0\ : label is "soft_lutpair254";
begin
\B_V_data_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => Q(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_13_[1]\,
      I3 => \B_V_data_1_state_reg_n_13_[0]\,
      I4 => B_V_data_1_payload_A(0),
      O => \B_V_data_1_payload_A[0]_i_1_n_13\
    );
\B_V_data_1_payload_A[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => Q(1),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_13_[1]\,
      I3 => \B_V_data_1_state_reg_n_13_[0]\,
      I4 => B_V_data_1_payload_A(1),
      O => \B_V_data_1_payload_A[1]_i_1_n_13\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1_n_13\,
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[1]_i_1_n_13\,
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => Q(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_13_[1]\,
      I3 => \B_V_data_1_state_reg_n_13_[0]\,
      I4 => B_V_data_1_payload_B(0),
      O => \B_V_data_1_payload_B[0]_i_1_n_13\
    );
\B_V_data_1_payload_B[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => Q(1),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_13_[1]\,
      I3 => \B_V_data_1_state_reg_n_13_[0]\,
      I4 => B_V_data_1_payload_B(1),
      O => \B_V_data_1_payload_B[1]_i_1_n_13\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1_n_13\,
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[1]_i_1_n_13\,
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_13_[0]\,
      I1 => output_i_TREADY,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__5_n_13\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__5_n_13\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_13_[1]\,
      I1 => output_i_TVALID_int_regslice,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__0_n_13\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__0_n_13\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8C80888"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_13_[0]\,
      I1 => ap_rst_n,
      I2 => \B_V_data_1_state_reg_n_13_[1]\,
      I3 => output_i_TREADY,
      I4 => output_i_TVALID_int_regslice,
      O => \B_V_data_1_state[0]_i_1__0_n_13\
    );
\B_V_data_1_state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAFF"
    )
        port map (
      I0 => output_i_TREADY,
      I1 => output_i_TVALID_int_regslice,
      I2 => \B_V_data_1_state_reg_n_13_[1]\,
      I3 => \B_V_data_1_state_reg_n_13_[0]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__0_n_13\,
      Q => \B_V_data_1_state_reg_n_13_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_13_[1]\,
      R => ap_rst_n_inv
    );
\output_i_TSTRB[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(0),
      O => output_i_TSTRB(0)
    );
\output_i_TSTRB[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(1),
      O => output_i_TSTRB(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_transmitter_0_1_transmitter_regslice_both__parameterized1\ is
  port (
    output_i_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    output_i_TREADY : in STD_LOGIC;
    output_i_TVALID_int_regslice : in STD_LOGIC;
    real_sample_pkt_last_V_reg_6353 : in STD_LOGIC;
    vld_in7 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_transmitter_0_1_transmitter_regslice_both__parameterized1\ : entity is "transmitter_regslice_both";
end \design_1_transmitter_0_1_transmitter_regslice_both__parameterized1\;

architecture STRUCTURE of \design_1_transmitter_0_1_transmitter_regslice_both__parameterized1\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1_n_13\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1_n_13\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__4_n_13\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal B_V_data_1_sel_wr_i_1_n_13 : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1_n_13\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_13_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_13_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__4\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of B_V_data_1_sel_wr_i_1 : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \output_i_TLAST[0]_INST_0\ : label is "soft_lutpair252";
begin
\B_V_data_1_payload_A[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF8F808000808"
    )
        port map (
      I0 => real_sample_pkt_last_V_reg_6353,
      I1 => vld_in7,
      I2 => B_V_data_1_sel_wr,
      I3 => \B_V_data_1_state_reg_n_13_[1]\,
      I4 => \B_V_data_1_state_reg_n_13_[0]\,
      I5 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1_n_13\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1_n_13\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF8F8F80008080"
    )
        port map (
      I0 => real_sample_pkt_last_V_reg_6353,
      I1 => vld_in7,
      I2 => B_V_data_1_sel_wr,
      I3 => \B_V_data_1_state_reg_n_13_[1]\,
      I4 => \B_V_data_1_state_reg_n_13_[0]\,
      I5 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1_n_13\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1_n_13\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_13_[0]\,
      I1 => output_i_TREADY,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__4_n_13\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__4_n_13\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_13_[1]\,
      I1 => output_i_TVALID_int_regslice,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_sel_wr_i_1_n_13
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_i_1_n_13,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8C80888"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_13_[0]\,
      I1 => ap_rst_n,
      I2 => \B_V_data_1_state_reg_n_13_[1]\,
      I3 => output_i_TREADY,
      I4 => output_i_TVALID_int_regslice,
      O => \B_V_data_1_state[0]_i_1_n_13\
    );
\B_V_data_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAFF"
    )
        port map (
      I0 => output_i_TREADY,
      I1 => output_i_TVALID_int_regslice,
      I2 => \B_V_data_1_state_reg_n_13_[1]\,
      I3 => \B_V_data_1_state_reg_n_13_[0]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1_n_13\,
      Q => \B_V_data_1_state_reg_n_13_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_13_[1]\,
      R => ap_rst_n_inv
    );
\output_i_TLAST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => output_i_TLAST(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_transmitter_0_1_transmitter_regslice_both__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    input_i_TVALID : in STD_LOGIC;
    input_i_TREADY_int_regslice : in STD_LOGIC;
    input_i_TID : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_transmitter_0_1_transmitter_regslice_both__parameterized2\ : entity is "transmitter_regslice_both";
end \design_1_transmitter_0_1_transmitter_regslice_both__parameterized2\;

architecture STRUCTURE of \design_1_transmitter_0_1_transmitter_regslice_both__parameterized2\ is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__2_n_13\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__9_n_13\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__11_n_13\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_13_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_13_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__2\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1__11\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__10\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \tmp_id_V_fu_544[0]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \tmp_id_V_fu_544[1]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \tmp_id_V_fu_544[2]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \tmp_id_V_fu_544[3]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \tmp_id_V_fu_544[4]_i_1\ : label is "soft_lutpair220";
begin
\B_V_data_1_payload_A[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_13_[1]\,
      I2 => \B_V_data_1_state_reg_n_13_[0]\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => input_i_TID(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => input_i_TID(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => input_i_TID(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => input_i_TID(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => input_i_TID(4),
      Q => B_V_data_1_payload_A(4),
      R => '0'
    );
\B_V_data_1_payload_B[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_13_[1]\,
      I2 => \B_V_data_1_state_reg_n_13_[0]\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => input_i_TID(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => input_i_TID(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => input_i_TID(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => input_i_TID(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => input_i_TID(4),
      Q => B_V_data_1_payload_B(4),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_13_[0]\,
      I1 => input_i_TREADY_int_regslice,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__2_n_13\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__2_n_13\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => input_i_TVALID,
      I1 => \B_V_data_1_state_reg_n_13_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__9_n_13\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__9_n_13\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AECC"
    )
        port map (
      I0 => input_i_TVALID,
      I1 => \B_V_data_1_state_reg_n_13_[0]\,
      I2 => input_i_TREADY_int_regslice,
      I3 => \B_V_data_1_state_reg_n_13_[1]\,
      O => \B_V_data_1_state[0]_i_1__11_n_13\
    );
\B_V_data_1_state[1]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => input_i_TVALID,
      I1 => \B_V_data_1_state_reg_n_13_[1]\,
      I2 => \B_V_data_1_state_reg_n_13_[0]\,
      I3 => input_i_TREADY_int_regslice,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__11_n_13\,
      Q => \B_V_data_1_state_reg_n_13_[0]\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_13_[1]\,
      R => ap_rst_n_inv
    );
\tmp_id_V_fu_544[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(0),
      O => D(0)
    );
\tmp_id_V_fu_544[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(1),
      O => D(1)
    );
\tmp_id_V_fu_544[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(2),
      O => D(2)
    );
\tmp_id_V_fu_544[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(3),
      O => D(3)
    );
\tmp_id_V_fu_544[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(4),
      O => D(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_transmitter_0_1_transmitter_regslice_both__parameterized2_7\ is
  port (
    output_i_TID : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    output_i_TVALID_int_regslice : in STD_LOGIC;
    output_i_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_transmitter_0_1_transmitter_regslice_both__parameterized2_7\ : entity is "transmitter_regslice_both";
end \design_1_transmitter_0_1_transmitter_regslice_both__parameterized2_7\;

architecture STRUCTURE of \design_1_transmitter_0_1_transmitter_regslice_both__parameterized2_7\ is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__9_n_13\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__4_n_13\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__4_n_13\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_13_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_13_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__9\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1__4\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__4\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \output_i_TID[0]_INST_0\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \output_i_TID[1]_INST_0\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \output_i_TID[2]_INST_0\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \output_i_TID[3]_INST_0\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \output_i_TID[4]_INST_0\ : label is "soft_lutpair248";
begin
\B_V_data_1_payload_A[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_13_[1]\,
      I2 => \B_V_data_1_state_reg_n_13_[0]\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => Q(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => Q(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => Q(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => Q(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => Q(4),
      Q => B_V_data_1_payload_A(4),
      R => '0'
    );
\B_V_data_1_payload_B[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_13_[1]\,
      I2 => \B_V_data_1_state_reg_n_13_[0]\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => Q(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => Q(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => Q(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => Q(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => Q(4),
      Q => B_V_data_1_payload_B(4),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_13_[0]\,
      I1 => output_i_TREADY,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__9_n_13\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__9_n_13\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => output_i_TVALID_int_regslice,
      I1 => \B_V_data_1_state_reg_n_13_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__4_n_13\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__4_n_13\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AECC"
    )
        port map (
      I0 => output_i_TVALID_int_regslice,
      I1 => \B_V_data_1_state_reg_n_13_[0]\,
      I2 => output_i_TREADY,
      I3 => \B_V_data_1_state_reg_n_13_[1]\,
      O => \B_V_data_1_state[0]_i_1__4_n_13\
    );
\B_V_data_1_state[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => output_i_TVALID_int_regslice,
      I1 => \B_V_data_1_state_reg_n_13_[1]\,
      I2 => \B_V_data_1_state_reg_n_13_[0]\,
      I3 => output_i_TREADY,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__4_n_13\,
      Q => \B_V_data_1_state_reg_n_13_[0]\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_13_[1]\,
      R => ap_rst_n_inv
    );
\output_i_TID[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(0),
      O => output_i_TID(0)
    );
\output_i_TID[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(1),
      O => output_i_TID(1)
    );
\output_i_TID[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(2),
      O => output_i_TID(2)
    );
\output_i_TID[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(3),
      O => output_i_TID(3)
    );
\output_i_TID[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(4),
      O => output_i_TID(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_transmitter_0_1_transmitter_regslice_both__parameterized3\ is
  port (
    icmp_ln33_fu_2472_p2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    input_i_TVALID : in STD_LOGIC;
    input_i_TREADY_int_regslice : in STD_LOGIC;
    input_i_TDEST : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_transmitter_0_1_transmitter_regslice_both__parameterized3\ : entity is "transmitter_regslice_both";
end \design_1_transmitter_0_1_transmitter_regslice_both__parameterized3\;

architecture STRUCTURE of \design_1_transmitter_0_1_transmitter_regslice_both__parameterized3\ is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__3_n_13\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__8_n_13\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__12_n_13\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_13_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_13_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__3\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1__12\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__11\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \tmp_dest_V_fu_540[0]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \tmp_dest_V_fu_540[1]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \tmp_dest_V_fu_540[2]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \tmp_dest_V_fu_540[3]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \tmp_dest_V_fu_540[4]_i_1\ : label is "soft_lutpair216";
begin
\B_V_data_1_payload_A[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_13_[1]\,
      I2 => \B_V_data_1_state_reg_n_13_[0]\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => input_i_TDEST(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => input_i_TDEST(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => input_i_TDEST(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => input_i_TDEST(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => input_i_TDEST(4),
      Q => B_V_data_1_payload_A(4),
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => input_i_TDEST(5),
      Q => B_V_data_1_payload_A(5),
      R => '0'
    );
\B_V_data_1_payload_B[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_13_[1]\,
      I2 => \B_V_data_1_state_reg_n_13_[0]\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => input_i_TDEST(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => input_i_TDEST(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => input_i_TDEST(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => input_i_TDEST(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => input_i_TDEST(4),
      Q => B_V_data_1_payload_B(4),
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => input_i_TDEST(5),
      Q => B_V_data_1_payload_B(5),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_13_[0]\,
      I1 => input_i_TREADY_int_regslice,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__3_n_13\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__3_n_13\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => input_i_TVALID,
      I1 => \B_V_data_1_state_reg_n_13_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__8_n_13\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__8_n_13\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AECC"
    )
        port map (
      I0 => input_i_TVALID,
      I1 => \B_V_data_1_state_reg_n_13_[0]\,
      I2 => input_i_TREADY_int_regslice,
      I3 => \B_V_data_1_state_reg_n_13_[1]\,
      O => \B_V_data_1_state[0]_i_1__12_n_13\
    );
\B_V_data_1_state[1]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => input_i_TVALID,
      I1 => \B_V_data_1_state_reg_n_13_[1]\,
      I2 => \B_V_data_1_state_reg_n_13_[0]\,
      I3 => input_i_TREADY_int_regslice,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__12_n_13\,
      Q => \B_V_data_1_state_reg_n_13_[0]\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_13_[1]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(4),
      I4 => Q(1),
      I5 => Q(5),
      O => icmp_ln33_fu_2472_p2
    );
\tmp_dest_V_fu_540[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(0),
      O => D(0)
    );
\tmp_dest_V_fu_540[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(1),
      O => D(1)
    );
\tmp_dest_V_fu_540[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(2),
      O => D(2)
    );
\tmp_dest_V_fu_540[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(3),
      O => D(3)
    );
\tmp_dest_V_fu_540[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(4),
      O => D(4)
    );
\tmp_dest_V_fu_540[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(5),
      O => D(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_transmitter_0_1_transmitter_regslice_both__parameterized3_6\ is
  port (
    \ap_CS_fsm_reg[102]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[131]\ : out STD_LOGIC;
    output_i_TDEST : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \B_V_data_1_state[0]_i_2\ : in STD_LOGIC;
    \B_V_data_1_state[0]_i_2_0\ : in STD_LOGIC;
    ap_CS_fsm_state103 : in STD_LOGIC;
    ap_CS_fsm_state104 : in STD_LOGIC;
    \B_V_data_1_state[0]_i_2_1\ : in STD_LOGIC;
    ap_CS_fsm_state132 : in STD_LOGIC;
    ap_CS_fsm_state136 : in STD_LOGIC;
    ap_CS_fsm_state138 : in STD_LOGIC;
    ap_CS_fsm_state112 : in STD_LOGIC;
    ap_CS_fsm_state155 : in STD_LOGIC;
    ap_CS_fsm_state115 : in STD_LOGIC;
    ap_CS_fsm_state75 : in STD_LOGIC;
    ap_CS_fsm_state175 : in STD_LOGIC;
    ap_CS_fsm_state124 : in STD_LOGIC;
    ap_CS_fsm_state90 : in STD_LOGIC;
    ap_CS_fsm_state158 : in STD_LOGIC;
    ap_CS_fsm_state105 : in STD_LOGIC;
    ap_CS_fsm_state163 : in STD_LOGIC;
    ap_CS_fsm_state178 : in STD_LOGIC;
    ap_CS_fsm_state129 : in STD_LOGIC;
    output_i_TVALID_int_regslice : in STD_LOGIC;
    output_i_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_transmitter_0_1_transmitter_regslice_both__parameterized3_6\ : entity is "transmitter_regslice_both";
end \design_1_transmitter_0_1_transmitter_regslice_both__parameterized3_6\;

architecture STRUCTURE of \design_1_transmitter_0_1_transmitter_regslice_both__parameterized3_6\ is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__8_n_13\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__5_n_13\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__5_n_13\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_13_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_13_[1]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[131]\ : STD_LOGIC;
  signal ram_reg_0_i_119_n_13 : STD_LOGIC;
  signal ram_reg_0_i_120_n_13 : STD_LOGIC;
  signal ram_reg_0_i_121_n_13 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__8\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1__5\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__5\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \output_i_TDEST[0]_INST_0\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \output_i_TDEST[1]_INST_0\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \output_i_TDEST[2]_INST_0\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \output_i_TDEST[3]_INST_0\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \output_i_TDEST[4]_INST_0\ : label is "soft_lutpair244";
begin
  \ap_CS_fsm_reg[131]\ <= \^ap_cs_fsm_reg[131]\;
\B_V_data_1_payload_A[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_13_[1]\,
      I2 => \B_V_data_1_state_reg_n_13_[0]\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => Q(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => Q(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => Q(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => Q(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => Q(4),
      Q => B_V_data_1_payload_A(4),
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => Q(5),
      Q => B_V_data_1_payload_A(5),
      R => '0'
    );
\B_V_data_1_payload_B[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_13_[1]\,
      I2 => \B_V_data_1_state_reg_n_13_[0]\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => Q(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => Q(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => Q(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => Q(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => Q(4),
      Q => B_V_data_1_payload_B(4),
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => Q(5),
      Q => B_V_data_1_payload_B(5),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_13_[0]\,
      I1 => output_i_TREADY,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__8_n_13\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__8_n_13\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => output_i_TVALID_int_regslice,
      I1 => \B_V_data_1_state_reg_n_13_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__5_n_13\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__5_n_13\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AECC"
    )
        port map (
      I0 => output_i_TVALID_int_regslice,
      I1 => \B_V_data_1_state_reg_n_13_[0]\,
      I2 => output_i_TREADY,
      I3 => \B_V_data_1_state_reg_n_13_[1]\,
      O => \B_V_data_1_state[0]_i_1__5_n_13\
    );
\B_V_data_1_state[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[131]\,
      I1 => \B_V_data_1_state[0]_i_2\,
      I2 => \B_V_data_1_state[0]_i_2_0\,
      I3 => ap_CS_fsm_state103,
      I4 => ap_CS_fsm_state104,
      I5 => \B_V_data_1_state[0]_i_2_1\,
      O => \ap_CS_fsm_reg[102]\
    );
\B_V_data_1_state[1]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => output_i_TVALID_int_regslice,
      I1 => \B_V_data_1_state_reg_n_13_[1]\,
      I2 => \B_V_data_1_state_reg_n_13_[0]\,
      I3 => output_i_TREADY,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__5_n_13\,
      Q => \B_V_data_1_state_reg_n_13_[0]\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_13_[1]\,
      R => ap_rst_n_inv
    );
\output_i_TDEST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(0),
      O => output_i_TDEST(0)
    );
\output_i_TDEST[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(1),
      O => output_i_TDEST(1)
    );
\output_i_TDEST[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(2),
      O => output_i_TDEST(2)
    );
\output_i_TDEST[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(3),
      O => output_i_TDEST(3)
    );
\output_i_TDEST[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(4),
      O => output_i_TDEST(4)
    );
\output_i_TDEST[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(5),
      O => output_i_TDEST(5)
    );
ram_reg_0_i_119: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state175,
      I1 => ap_CS_fsm_state124,
      I2 => ap_CS_fsm_state90,
      I3 => ap_CS_fsm_state158,
      O => ram_reg_0_i_119_n_13
    );
ram_reg_0_i_120: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state105,
      I1 => ap_CS_fsm_state163,
      I2 => ap_CS_fsm_state178,
      I3 => ap_CS_fsm_state129,
      O => ram_reg_0_i_120_n_13
    );
ram_reg_0_i_121: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state112,
      I1 => ap_CS_fsm_state155,
      I2 => ap_CS_fsm_state115,
      I3 => ap_CS_fsm_state75,
      O => ram_reg_0_i_121_n_13
    );
ram_reg_0_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ram_reg_0_i_119_n_13,
      I1 => ram_reg_0_i_120_n_13,
      I2 => ram_reg_0_i_121_n_13,
      I3 => ap_CS_fsm_state132,
      I4 => ap_CS_fsm_state136,
      I5 => ap_CS_fsm_state138,
      O => \^ap_cs_fsm_reg[131]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_symbolsI_V_RAM_AUTO_1R1W is
  port (
    d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[6]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[21]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 0 to 0 );
    zext_ln141_1_reg_5323 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    zext_ln138_2_reg_5169_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    zext_ln138_4_reg_5189 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    zext_ln138_reg_5142_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_3_fu_664_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    zext_ln138_12_reg_5269 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    zext_ln138_14_reg_5289_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    zext_ln138_6_reg_5209_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    zext_ln138_8_reg_5229 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    zext_ln138_10_reg_5249 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_symbolsI_V_RAM_AUTO_1R1W : entity is "transmitter_symbolsI_V_RAM_AUTO_1R1W";
end design_1_transmitter_0_1_transmitter_symbolsI_V_RAM_AUTO_1R1W;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_symbolsI_V_RAM_AUTO_1R1W is
  signal \^ap_cs_fsm_reg[21]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[6]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[9]\ : STD_LOGIC;
  signal ram_reg_i_10_n_13 : STD_LOGIC;
  signal ram_reg_i_11_n_13 : STD_LOGIC;
  signal ram_reg_i_12_n_13 : STD_LOGIC;
  signal ram_reg_i_13_n_13 : STD_LOGIC;
  signal ram_reg_i_14_n_13 : STD_LOGIC;
  signal ram_reg_i_15_n_13 : STD_LOGIC;
  signal ram_reg_i_16_n_13 : STD_LOGIC;
  signal ram_reg_i_17_n_13 : STD_LOGIC;
  signal ram_reg_i_20_n_13 : STD_LOGIC;
  signal ram_reg_i_21_n_13 : STD_LOGIC;
  signal ram_reg_i_22_n_13 : STD_LOGIC;
  signal ram_reg_i_23_n_13 : STD_LOGIC;
  signal ram_reg_i_24_n_13 : STD_LOGIC;
  signal ram_reg_i_25_n_13 : STD_LOGIC;
  signal ram_reg_i_26_n_13 : STD_LOGIC;
  signal ram_reg_i_27_n_13 : STD_LOGIC;
  signal ram_reg_i_29_n_13 : STD_LOGIC;
  signal ram_reg_i_30_n_13 : STD_LOGIC;
  signal ram_reg_i_31_n_13 : STD_LOGIC;
  signal ram_reg_i_33_n_13 : STD_LOGIC;
  signal ram_reg_i_34_n_13 : STD_LOGIC;
  signal ram_reg_i_35_n_13 : STD_LOGIC;
  signal ram_reg_i_36_n_13 : STD_LOGIC;
  signal ram_reg_i_37_n_13 : STD_LOGIC;
  signal ram_reg_i_38_n_13 : STD_LOGIC;
  signal ram_reg_i_39_n_13 : STD_LOGIC;
  signal ram_reg_i_3_n_13 : STD_LOGIC;
  signal ram_reg_i_40_n_13 : STD_LOGIC;
  signal ram_reg_i_41_n_13 : STD_LOGIC;
  signal ram_reg_i_42_n_13 : STD_LOGIC;
  signal ram_reg_i_4_n_13 : STD_LOGIC;
  signal ram_reg_i_5_n_13 : STD_LOGIC;
  signal ram_reg_i_6_n_13 : STD_LOGIC;
  signal ram_reg_i_7_n_13 : STD_LOGIC;
  signal ram_reg_i_8_n_13 : STD_LOGIC;
  signal ram_reg_i_9_n_13 : STD_LOGIC;
  signal symbolsI_V_ce0 : STD_LOGIC;
  signal symbolsI_V_ce1 : STD_LOGIC;
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 2624;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "inst/symbolsI_V_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 768;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 15;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ram_reg_i_20 : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of ram_reg_i_28 : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of ram_reg_i_29 : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of ram_reg_i_33 : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of ram_reg_i_41 : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of ram_reg_i_42 : label is "soft_lutpair259";
begin
  \ap_CS_fsm_reg[21]\ <= \^ap_cs_fsm_reg[21]\;
  \ap_CS_fsm_reg[6]\ <= \^ap_cs_fsm_reg[6]\;
  \ap_CS_fsm_reg[9]\ <= \^ap_cs_fsm_reg[9]\;
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11) => ram_reg_i_3_n_13,
      ADDRARDADDR(10) => ram_reg_i_4_n_13,
      ADDRARDADDR(9) => ram_reg_i_5_n_13,
      ADDRARDADDR(8) => ram_reg_i_6_n_13,
      ADDRARDADDR(7) => ram_reg_i_7_n_13,
      ADDRARDADDR(6) => ram_reg_i_8_n_13,
      ADDRARDADDR(5) => ram_reg_i_9_n_13,
      ADDRARDADDR(4) => ram_reg_i_10_n_13,
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11) => ram_reg_i_11_n_13,
      ADDRBWRADDR(10) => ram_reg_i_12_n_13,
      ADDRBWRADDR(9) => ram_reg_i_13_n_13,
      ADDRBWRADDR(8) => ram_reg_i_14_n_13,
      ADDRBWRADDR(7) => ram_reg_i_15_n_13,
      ADDRBWRADDR(6) => ram_reg_i_16_n_13,
      ADDRBWRADDR(5) => ram_reg_i_17_n_13,
      ADDRBWRADDR(4 downto 0) => B"01111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15) => DIADI(0),
      DIADI(14 downto 0) => B"000000000000000",
      DIBDI(15 downto 0) => B"1000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => d0(15 downto 0),
      DOBDO(15 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => symbolsI_V_ce0,
      ENBWREN => symbolsI_V_ce1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => symbolsI_V_ce1,
      WEA(0) => symbolsI_V_ce1,
      WEBWE(3 downto 0) => B"0011"
    );
ram_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[9]\,
      I1 => ram_reg_i_20_n_13,
      I2 => Q(8),
      I3 => Q(7),
      I4 => Q(16),
      O => symbolsI_V_ce0
    );
ram_reg_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ram_reg_3(0),
      I1 => Q(16),
      O => ram_reg_i_10_n_13
    );
ram_reg_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => i_3_fu_664_reg(2),
      I1 => Q(8),
      I2 => ram_reg_i_20_n_13,
      I3 => zext_ln141_1_reg_5323(2),
      O => ram_reg_i_11_n_13
    );
ram_reg_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0000000DDDDDDDD"
    )
        port map (
      I0 => zext_ln141_1_reg_5323(2),
      I1 => ram_reg_i_20_n_13,
      I2 => ram_reg_i_27_n_13,
      I3 => \^ap_cs_fsm_reg[6]\,
      I4 => ram_reg_2,
      I5 => ram_reg_i_29_n_13,
      O => ram_reg_i_12_n_13
    );
ram_reg_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => ram_reg_i_22_n_13,
      I1 => ram_reg_i_30_n_13,
      I2 => ram_reg_i_20_n_13,
      I3 => zext_ln141_1_reg_5323(1),
      O => ram_reg_i_13_n_13
    );
ram_reg_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => ram_reg_i_24_n_13,
      I1 => ram_reg_i_31_n_13,
      I2 => ram_reg_i_20_n_13,
      I3 => zext_ln141_1_reg_5323(0),
      O => ram_reg_i_14_n_13
    );
ram_reg_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[21]\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(7),
      I4 => Q(6),
      I5 => ram_reg_i_33_n_13,
      O => ram_reg_i_15_n_13
    );
ram_reg_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => ram_reg_i_25_n_13,
      I1 => Q(8),
      I2 => ram_reg_i_26_n_13,
      I3 => ram_reg_i_20_n_13,
      O => ram_reg_i_16_n_13
    );
ram_reg_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => ram_reg_i_34_n_13,
      I1 => Q(15),
      I2 => Q(14),
      I3 => Q(13),
      I4 => ram_reg_i_35_n_13,
      I5 => ram_reg_i_20_n_13,
      O => ram_reg_i_17_n_13
    );
ram_reg_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(5),
      I3 => Q(6),
      I4 => \^ap_cs_fsm_reg[6]\,
      I5 => Q(0),
      O => \^ap_cs_fsm_reg[9]\
    );
ram_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[9]\,
      I1 => ram_reg_i_20_n_13,
      I2 => Q(8),
      I3 => Q(7),
      O => symbolsI_V_ce1
    );
ram_reg_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[21]\,
      I1 => Q(11),
      I2 => Q(10),
      I3 => Q(9),
      O => ram_reg_i_20_n_13
    );
ram_reg_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8A0A80A080008"
    )
        port map (
      I0 => ram_reg_i_27_n_13,
      I1 => zext_ln138_reg_5142_reg(1),
      I2 => Q(2),
      I3 => Q(1),
      I4 => zext_ln138_2_reg_5169_reg(1),
      I5 => zext_ln138_4_reg_5189(1),
      O => ram_reg_i_21_n_13
    );
ram_reg_i_22: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_37_n_13,
      I1 => ram_reg_i_38_n_13,
      O => ram_reg_i_22_n_13,
      S => ram_reg_i_36_n_13
    );
ram_reg_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55FF5D5D55FF7F7F"
    )
        port map (
      I0 => ram_reg_i_27_n_13,
      I1 => Q(1),
      I2 => zext_ln138_2_reg_5169_reg(0),
      I3 => zext_ln138_4_reg_5189(0),
      I4 => Q(2),
      I5 => zext_ln138_reg_5142_reg(0),
      O => ram_reg_i_23_n_13
    );
ram_reg_i_24: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_39_n_13,
      I1 => ram_reg_i_40_n_13,
      O => ram_reg_i_24_n_13,
      S => ram_reg_i_36_n_13
    );
ram_reg_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEFFFE"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => Q(11),
      I3 => Q(10),
      I4 => Q(12),
      I5 => Q(13),
      O => ram_reg_i_25_n_13
    );
ram_reg_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111110001"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(5),
      I5 => Q(4),
      O => ram_reg_i_26_n_13
    );
ram_reg_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      I2 => Q(4),
      I3 => Q(8),
      I4 => Q(7),
      I5 => Q(6),
      O => ram_reg_i_27_n_13
    );
ram_reg_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      O => \^ap_cs_fsm_reg[6]\
    );
ram_reg_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => ram_reg_i_20_n_13,
      I1 => i_3_fu_664_reg(2),
      I2 => Q(8),
      O => ram_reg_i_29_n_13
    );
ram_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => ram_reg_3(7),
      I1 => Q(16),
      I2 => i_3_fu_664_reg(2),
      I3 => Q(8),
      I4 => ram_reg_i_20_n_13,
      I5 => zext_ln141_1_reg_5323(2),
      O => ram_reg_i_3_n_13
    );
ram_reg_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8A0A80A080008"
    )
        port map (
      I0 => ram_reg_i_27_n_13,
      I1 => ram_reg_1,
      I2 => Q(2),
      I3 => Q(1),
      I4 => zext_ln138_2_reg_5169_reg(1),
      I5 => zext_ln138_4_reg_5189(1),
      O => ram_reg_i_30_n_13
    );
ram_reg_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8A0A80A080008"
    )
        port map (
      I0 => ram_reg_i_27_n_13,
      I1 => ram_reg_0,
      I2 => Q(2),
      I3 => Q(1),
      I4 => zext_ln138_2_reg_5169_reg(0),
      I5 => zext_ln138_4_reg_5189(0),
      O => ram_reg_i_31_n_13
    );
ram_reg_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => Q(13),
      I3 => Q(12),
      O => \^ap_cs_fsm_reg[21]\
    );
ram_reg_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(8),
      I1 => Q(11),
      I2 => Q(10),
      I3 => Q(9),
      O => ram_reg_i_33_n_13
    );
ram_reg_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010101000100"
    )
        port map (
      I0 => Q(14),
      I1 => Q(12),
      I2 => Q(13),
      I3 => Q(11),
      I4 => Q(10),
      I5 => Q(9),
      O => ram_reg_i_34_n_13
    );
ram_reg_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A888A888A888A8A"
    )
        port map (
      I0 => ram_reg_i_41_n_13,
      I1 => ram_reg_i_36_n_13,
      I2 => Q(5),
      I3 => Q(4),
      I4 => Q(3),
      I5 => ram_reg_i_42_n_13,
      O => ram_reg_i_35_n_13
    );
ram_reg_i_36: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      I2 => Q(8),
      O => ram_reg_i_36_n_13
    );
ram_reg_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(3),
      I1 => zext_ln138_6_reg_5209_reg(1),
      I2 => zext_ln138_8_reg_5229(1),
      I3 => Q(4),
      I4 => Q(5),
      I5 => zext_ln138_10_reg_5249(1),
      O => ram_reg_i_37_n_13
    );
ram_reg_i_38: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0CACA"
    )
        port map (
      I0 => zext_ln138_12_reg_5269(1),
      I1 => i_3_fu_664_reg(1),
      I2 => Q(8),
      I3 => zext_ln138_14_reg_5289_reg(1),
      I4 => Q(7),
      O => ram_reg_i_38_n_13
    );
ram_reg_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(3),
      I1 => zext_ln138_6_reg_5209_reg(0),
      I2 => zext_ln138_8_reg_5229(0),
      I3 => Q(4),
      I4 => Q(5),
      I5 => zext_ln138_10_reg_5249(0),
      O => ram_reg_i_39_n_13
    );
ram_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888BB888B8B8B8B"
    )
        port map (
      I0 => ram_reg_3(6),
      I1 => Q(16),
      I2 => zext_ln141_1_reg_5323(2),
      I3 => Q(8),
      I4 => i_3_fu_664_reg(2),
      I5 => ram_reg_i_20_n_13,
      O => ram_reg_i_4_n_13
    );
ram_reg_i_40: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0CACA"
    )
        port map (
      I0 => zext_ln138_12_reg_5269(0),
      I1 => i_3_fu_664_reg(0),
      I2 => Q(8),
      I3 => zext_ln138_14_reg_5289_reg(0),
      I4 => Q(7),
      O => ram_reg_i_40_n_13
    );
ram_reg_i_41: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q(8),
      I1 => Q(7),
      O => ram_reg_i_41_n_13
    );
ram_reg_i_42: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      O => ram_reg_i_42_n_13
    );
ram_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFE00000EFE0"
    )
        port map (
      I0 => ram_reg_i_21_n_13,
      I1 => ram_reg_i_22_n_13,
      I2 => ram_reg_i_20_n_13,
      I3 => zext_ln141_1_reg_5323(1),
      I4 => Q(16),
      I5 => ram_reg_3(5),
      O => ram_reg_i_5_n_13
    );
ram_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFD00000DFD0"
    )
        port map (
      I0 => ram_reg_i_23_n_13,
      I1 => ram_reg_i_24_n_13,
      I2 => ram_reg_i_20_n_13,
      I3 => zext_ln141_1_reg_5323(0),
      I4 => Q(16),
      I5 => ram_reg_3(4),
      O => ram_reg_i_6_n_13
    );
ram_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_3(3),
      I1 => Q(16),
      I2 => ram_reg_i_15_n_13,
      O => ram_reg_i_7_n_13
    );
ram_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000ABAAABAA"
    )
        port map (
      I0 => ram_reg_i_25_n_13,
      I1 => Q(8),
      I2 => ram_reg_i_26_n_13,
      I3 => ram_reg_i_20_n_13,
      I4 => ram_reg_3(2),
      I5 => Q(16),
      O => ram_reg_i_8_n_13
    );
ram_reg_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_3(1),
      I1 => Q(16),
      I2 => ram_reg_i_17_n_13,
      O => ram_reg_i_9_n_13
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \j_reg_767_reg[4]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 13 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1 : entity is "transmitter_mac_muladd_16s_16s_31ns_31_4_1";
end design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1 is
begin
transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_U: entity work.design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0
     port map (
      A(13 downto 0) => A(13 downto 0),
      D(15 downto 0) => D(15 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      \j_reg_767_reg[4]\ => \j_reg_767_reg[4]\,
      p_reg_reg_0(6 downto 0) => p_reg_reg(6 downto 0),
      q0(15 downto 0) => q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_13 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_13 : entity is "transmitter_mac_muladd_16s_16s_31ns_31_4_1";
end design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_13;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_13 is
begin
transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_U: entity work.design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_14
     port map (
      D(15 downto 0) => D(15 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      p_reg_reg_0(7 downto 0) => p_reg_reg(7 downto 0),
      q0(15 downto 0) => q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_16 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_16 : entity is "transmitter_mac_muladd_16s_16s_31ns_31_4_1";
end design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_16;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_16 is
begin
transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_U: entity work.design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_17
     port map (
      D(15 downto 0) => D(15 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      p_reg_reg_0(7 downto 0) => p_reg_reg(7 downto 0),
      q0(15 downto 0) => q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_19 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \j_3_reg_767_reg[4]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 13 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_19 : entity is "transmitter_mac_muladd_16s_16s_31ns_31_4_1";
end design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_19;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_19 is
begin
transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_U: entity work.design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_21
     port map (
      A(13 downto 0) => A(13 downto 0),
      D(15 downto 0) => D(15 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      \j_3_reg_767_reg[4]\ => \j_3_reg_767_reg[4]\,
      p_reg_reg_0(6 downto 0) => p_reg_reg(6 downto 0),
      q0(15 downto 0) => q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_23 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \j_4_reg_767_reg[4]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 13 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_23 : entity is "transmitter_mac_muladd_16s_16s_31ns_31_4_1";
end design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_23;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_23 is
begin
transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_U: entity work.design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_25
     port map (
      A(13 downto 0) => A(13 downto 0),
      D(15 downto 0) => D(15 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      \j_4_reg_767_reg[4]\ => \j_4_reg_767_reg[4]\,
      p_reg_reg_0(6 downto 0) => p_reg_reg(6 downto 0),
      q0(15 downto 0) => q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_27 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \j_5_reg_767_reg[4]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 13 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_27 : entity is "transmitter_mac_muladd_16s_16s_31ns_31_4_1";
end design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_27;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_27 is
begin
transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_U: entity work.design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_29
     port map (
      A(13 downto 0) => A(13 downto 0),
      D(15 downto 0) => D(15 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      \j_5_reg_767_reg[4]\ => \j_5_reg_767_reg[4]\,
      p_reg_reg_0(6 downto 0) => p_reg_reg(6 downto 0),
      q0(15 downto 0) => q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_31 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_31 : entity is "transmitter_mac_muladd_16s_16s_31ns_31_4_1";
end design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_31;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_31 is
begin
transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_U: entity work.design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_32
     port map (
      D(15 downto 0) => D(15 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      p_reg_reg_0(7 downto 0) => p_reg_reg(7 downto 0),
      q0(15 downto 0) => q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_34 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \j_reg_767_reg[4]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 13 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_34 : entity is "transmitter_mac_muladd_16s_16s_31ns_31_4_1";
end design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_34;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_34 is
begin
transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_U: entity work.design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_36
     port map (
      A(13 downto 0) => A(13 downto 0),
      D(15 downto 0) => D(15 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      \j_reg_767_reg[4]\ => \j_reg_767_reg[4]\,
      p_reg_reg_0(6 downto 0) => p_reg_reg(6 downto 0),
      q0(15 downto 0) => q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_38 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \j_reg_767_reg[4]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 13 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_38 : entity is "transmitter_mac_muladd_16s_16s_31ns_31_4_1";
end design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_38;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_38 is
begin
transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_U: entity work.design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_40
     port map (
      A(13 downto 0) => A(13 downto 0),
      D(15 downto 0) => D(15 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      \j_reg_767_reg[4]\ => \j_reg_767_reg[4]\,
      p_reg_reg_0(6 downto 0) => p_reg_reg(6 downto 0),
      q0(15 downto 0) => q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_42 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \j_reg_767_reg[4]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 13 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_42 : entity is "transmitter_mac_muladd_16s_16s_31ns_31_4_1";
end design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_42;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_42 is
begin
transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_U: entity work.design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_44
     port map (
      A(13 downto 0) => A(13 downto 0),
      D(15 downto 0) => D(15 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      \j_reg_767_reg[4]\ => \j_reg_767_reg[4]\,
      p_reg_reg_0(6 downto 0) => p_reg_reg(6 downto 0),
      q0(15 downto 0) => q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_46 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_46 : entity is "transmitter_mac_muladd_16s_16s_31ns_31_4_1";
end design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_46;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_46 is
begin
transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_U: entity work.design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_47
     port map (
      D(15 downto 0) => D(15 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      p_reg_reg_0(7 downto 0) => p_reg_reg(7 downto 0),
      q0(15 downto 0) => q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_49 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_49 : entity is "transmitter_mac_muladd_16s_16s_31ns_31_4_1";
end design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_49;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_49 is
begin
transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_U: entity work.design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_50
     port map (
      D(15 downto 0) => D(15 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      p_reg_reg_0(7 downto 0) => p_reg_reg(7 downto 0),
      q0(15 downto 0) => q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_52 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_52 : entity is "transmitter_mac_muladd_16s_16s_31ns_31_4_1";
end design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_52;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_52 is
begin
transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_U: entity work.design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_53
     port map (
      D(15 downto 0) => D(15 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      p_reg_reg_0(7 downto 0) => p_reg_reg(7 downto 0),
      q0(15 downto 0) => q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_55 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_55 : entity is "transmitter_mac_muladd_16s_16s_31ns_31_4_1";
end design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_55;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_55 is
begin
transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_U: entity work.design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_56
     port map (
      D(15 downto 0) => D(15 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      p_reg_reg_0(7 downto 0) => p_reg_reg(7 downto 0),
      q0(15 downto 0) => q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_58 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_58 : entity is "transmitter_mac_muladd_16s_16s_31ns_31_4_1";
end design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_58;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_58 is
begin
transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_U: entity work.design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_59
     port map (
      D(15 downto 0) => D(15 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      p_reg_reg_0(7 downto 0) => p_reg_reg(7 downto 0),
      q0(15 downto 0) => q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_61 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataUpsampledI_V_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_61 : entity is "transmitter_mac_muladd_16s_16s_31ns_31_4_1";
end design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_61;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_61 is
begin
transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_U: entity work.design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_62
     port map (
      D(15 downto 0) => D(15 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      dataUpsampledI_V_q0(15 downto 0) => dataUpsampledI_V_q0(15 downto 0),
      p_reg_reg_0(7 downto 0) => p_reg_reg(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_215_10 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    dataPulseShapedI_V_ce0 : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 12 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_12_reg_5564_reg[12]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ap_enable_reg_pp0_iter0_reg_reg_0 : out STD_LOGIC;
    d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_done : out STD_LOGIC;
    grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_NS_fsm123_out : in STD_LOGIC;
    we0 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_3_0 : in STD_LOGIC;
    ram_reg_3_1 : in STD_LOGIC;
    ram_reg_3_2 : in STD_LOGIC;
    ram_reg_3_3 : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_3_4 : in STD_LOGIC;
    ram_reg_3_5 : in STD_LOGIC;
    ram_reg_3_6 : in STD_LOGIC;
    ram_reg_3_7 : in STD_LOGIC;
    ram_reg_3_8 : in STD_LOGIC;
    ram_reg_0_i_20 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_0_i_20_0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_3_9 : in STD_LOGIC;
    ram_reg_3_10 : in STD_LOGIC;
    ram_reg_3_11 : in STD_LOGIC;
    ram_reg_3_12 : in STD_LOGIC;
    ram_reg_3_13 : in STD_LOGIC;
    ram_reg_3_14 : in STD_LOGIC;
    ram_reg_3_15 : in STD_LOGIC;
    ram_reg_3_16 : in STD_LOGIC;
    ram_reg_3_17 : in STD_LOGIC;
    ram_reg_3_18 : in STD_LOGIC;
    ram_reg_3_19 : in STD_LOGIC;
    ram_reg_3_20 : in STD_LOGIC;
    ram_reg_3_21 : in STD_LOGIC;
    ram_reg_3_22 : in STD_LOGIC;
    ram_reg_3_23 : in STD_LOGIC;
    ram_reg_3_24 : in STD_LOGIC;
    ram_reg_3_25 : in STD_LOGIC;
    ram_reg_3_26 : in STD_LOGIC;
    ram_reg_3_27 : in STD_LOGIC;
    ram_reg_3_28 : in STD_LOGIC;
    ram_reg_3_29 : in STD_LOGIC;
    ram_reg_3_30 : in STD_LOGIC;
    ram_reg_3_31 : in STD_LOGIC;
    ram_reg_3_32 : in STD_LOGIC;
    ram_reg_3_33 : in STD_LOGIC;
    ap_CS_fsm_state186 : in STD_LOGIC;
    ap_CS_fsm_state185 : in STD_LOGIC;
    ram_reg_3_34 : in STD_LOGIC;
    ram_reg_3_35 : in STD_LOGIC;
    ram_reg_3_36 : in STD_LOGIC;
    ram_reg_3_37 : in STD_LOGIC;
    ram_reg_3_38 : in STD_LOGIC;
    ram_reg_3_39 : in STD_LOGIC;
    ram_reg_3_40 : in STD_LOGIC;
    ram_reg_3_41 : in STD_LOGIC;
    ram_reg_3_42 : in STD_LOGIC;
    ram_reg_3_43 : in STD_LOGIC;
    ram_reg_3_44 : in STD_LOGIC;
    ram_reg_3_45 : in STD_LOGIC;
    ram_reg_3_46 : in STD_LOGIC;
    ram_reg_3_47 : in STD_LOGIC;
    ram_reg_3_48 : in STD_LOGIC;
    ram_reg_3_49 : in STD_LOGIC;
    ram_reg_3_50 : in STD_LOGIC;
    ram_reg_3_51 : in STD_LOGIC;
    ram_reg_3_52 : in STD_LOGIC;
    ram_reg_3_53 : in STD_LOGIC;
    ram_reg_3_54 : in STD_LOGIC;
    ram_reg_3_55 : in STD_LOGIC;
    ram_reg_3_56 : in STD_LOGIC;
    ram_reg_3_57 : in STD_LOGIC;
    ram_reg_3_58 : in STD_LOGIC;
    ram_reg_3_59 : in STD_LOGIC;
    ram_reg_3_60 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_3_61 : in STD_LOGIC;
    i_7_fu_680_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_3_62 : in STD_LOGIC;
    ram_reg_3_63 : in STD_LOGIC;
    ram_reg_0_i_45_0 : in STD_LOGIC;
    ram_reg_0_i_45_1 : in STD_LOGIC;
    ram_reg_0_i_45_2 : in STD_LOGIC;
    ram_reg_3_64 : in STD_LOGIC;
    ap_CS_fsm_state83 : in STD_LOGIC;
    ap_CS_fsm_state84 : in STD_LOGIC;
    ap_CS_fsm_state71 : in STD_LOGIC;
    ap_CS_fsm_state72 : in STD_LOGIC;
    ap_CS_fsm_state73 : in STD_LOGIC;
    ap_CS_fsm_state74 : in STD_LOGIC;
    ram_reg_3_65 : in STD_LOGIC;
    ram_reg_3_66 : in STD_LOGIC;
    ram_reg_3_67 : in STD_LOGIC;
    ap_CS_fsm_state63 : in STD_LOGIC;
    ap_CS_fsm_state64 : in STD_LOGIC;
    ap_CS_fsm_state66 : in STD_LOGIC;
    ap_CS_fsm_state65 : in STD_LOGIC;
    ap_CS_fsm_state62 : in STD_LOGIC;
    ap_CS_fsm_state61 : in STD_LOGIC;
    ram_reg_0_i_88_0 : in STD_LOGIC;
    \ram_reg_0_i_50__0_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_215_10 : entity is "transmitter_transmitter_Pipeline_VITIS_LOOP_215_10";
end design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_215_10;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_215_10 is
  signal add_ln215_fu_130_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_1_n_13 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_2_n_13 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_i_1_n_13 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg_i_1_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_real_output_address0 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal i_fu_86 : STD_LOGIC;
  signal \i_fu_86[12]_i_3_n_13\ : STD_LOGIC;
  signal \i_fu_86[12]_i_8_n_13\ : STD_LOGIC;
  signal \i_fu_86[12]_i_9_n_13\ : STD_LOGIC;
  signal \i_fu_86_reg_n_13_[0]\ : STD_LOGIC;
  signal \i_fu_86_reg_n_13_[10]\ : STD_LOGIC;
  signal \i_fu_86_reg_n_13_[11]\ : STD_LOGIC;
  signal \i_fu_86_reg_n_13_[12]\ : STD_LOGIC;
  signal \i_fu_86_reg_n_13_[1]\ : STD_LOGIC;
  signal \i_fu_86_reg_n_13_[2]\ : STD_LOGIC;
  signal \i_fu_86_reg_n_13_[3]\ : STD_LOGIC;
  signal \i_fu_86_reg_n_13_[4]\ : STD_LOGIC;
  signal \i_fu_86_reg_n_13_[5]\ : STD_LOGIC;
  signal \i_fu_86_reg_n_13_[6]\ : STD_LOGIC;
  signal \i_fu_86_reg_n_13_[7]\ : STD_LOGIC;
  signal \i_fu_86_reg_n_13_[8]\ : STD_LOGIC;
  signal \i_fu_86_reg_n_13_[9]\ : STD_LOGIC;
  signal \icmp_ln1040_reg_441[0]_i_1_n_13\ : STD_LOGIC;
  signal \icmp_ln1040_reg_441[0]_i_2_n_13\ : STD_LOGIC;
  signal \icmp_ln1040_reg_441[0]_i_3_n_13\ : STD_LOGIC;
  signal \icmp_ln1040_reg_441[0]_i_4_n_13\ : STD_LOGIC;
  signal icmp_ln1040_reg_441_pp0_iter2_reg : STD_LOGIC;
  signal \icmp_ln1040_reg_441_reg_n_13_[0]\ : STD_LOGIC;
  signal icmp_ln215_fu_124_p2 : STD_LOGIC;
  signal icmp_ln215_reg_416 : STD_LOGIC;
  signal m_2_fu_386_p2 : STD_LOGIC_VECTOR ( 16 downto 1 );
  signal modI_V_reg_430 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal modI_V_reg_4300 : STD_LOGIC;
  signal \modI_V_reg_430[11]_i_2_n_13\ : STD_LOGIC;
  signal \modI_V_reg_430[11]_i_3_n_13\ : STD_LOGIC;
  signal \modI_V_reg_430[11]_i_4_n_13\ : STD_LOGIC;
  signal \modI_V_reg_430[11]_i_5_n_13\ : STD_LOGIC;
  signal \modI_V_reg_430[14]_i_3_n_13\ : STD_LOGIC;
  signal \modI_V_reg_430[14]_i_4_n_13\ : STD_LOGIC;
  signal \modI_V_reg_430[14]_i_5_n_13\ : STD_LOGIC;
  signal \modI_V_reg_430[14]_i_6_n_13\ : STD_LOGIC;
  signal \modI_V_reg_430[3]_i_2_n_13\ : STD_LOGIC;
  signal \modI_V_reg_430[3]_i_3_n_13\ : STD_LOGIC;
  signal \modI_V_reg_430[3]_i_4_n_13\ : STD_LOGIC;
  signal \modI_V_reg_430[7]_i_2_n_13\ : STD_LOGIC;
  signal \modI_V_reg_430[7]_i_3_n_13\ : STD_LOGIC;
  signal \modI_V_reg_430[7]_i_4_n_13\ : STD_LOGIC;
  signal \modI_V_reg_430[7]_i_5_n_13\ : STD_LOGIC;
  signal \modI_V_reg_430_reg[11]_i_1_n_13\ : STD_LOGIC;
  signal \modI_V_reg_430_reg[11]_i_1_n_14\ : STD_LOGIC;
  signal \modI_V_reg_430_reg[11]_i_1_n_15\ : STD_LOGIC;
  signal \modI_V_reg_430_reg[11]_i_1_n_16\ : STD_LOGIC;
  signal \modI_V_reg_430_reg[14]_i_2_n_14\ : STD_LOGIC;
  signal \modI_V_reg_430_reg[14]_i_2_n_15\ : STD_LOGIC;
  signal \modI_V_reg_430_reg[14]_i_2_n_16\ : STD_LOGIC;
  signal \modI_V_reg_430_reg[3]_i_1_n_13\ : STD_LOGIC;
  signal \modI_V_reg_430_reg[3]_i_1_n_14\ : STD_LOGIC;
  signal \modI_V_reg_430_reg[3]_i_1_n_15\ : STD_LOGIC;
  signal \modI_V_reg_430_reg[3]_i_1_n_16\ : STD_LOGIC;
  signal \modI_V_reg_430_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \modI_V_reg_430_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \modI_V_reg_430_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \modI_V_reg_430_reg[7]_i_1_n_16\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ram_reg_0_i_118_n_13 : STD_LOGIC;
  signal ram_reg_0_i_128_n_13 : STD_LOGIC;
  signal ram_reg_0_i_138_n_13 : STD_LOGIC;
  signal ram_reg_0_i_161_n_13 : STD_LOGIC;
  signal ram_reg_0_i_31_n_13 : STD_LOGIC;
  signal \ram_reg_0_i_34__0_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_39__0_n_13\ : STD_LOGIC;
  signal ram_reg_0_i_42_n_13 : STD_LOGIC;
  signal ram_reg_0_i_45_n_13 : STD_LOGIC;
  signal \ram_reg_0_i_50__0_n_13\ : STD_LOGIC;
  signal ram_reg_0_i_88_n_13 : STD_LOGIC;
  signal ram_reg_0_i_99_n_13 : STD_LOGIC;
  signal sub_ln1049_fu_229_p2 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal \sub_ln1049_reg_454[0]_i_1_n_13\ : STD_LOGIC;
  signal \sub_ln1049_reg_454[0]_i_2_n_13\ : STD_LOGIC;
  signal \sub_ln1049_reg_454[0]_i_3_n_13\ : STD_LOGIC;
  signal \sub_ln1049_reg_454[0]_i_4_n_13\ : STD_LOGIC;
  signal \sub_ln1049_reg_454[0]_i_5_n_13\ : STD_LOGIC;
  signal \sub_ln1049_reg_454[0]_i_6_n_13\ : STD_LOGIC;
  signal \sub_ln1049_reg_454[0]_i_7_n_13\ : STD_LOGIC;
  signal \sub_ln1049_reg_454[0]_i_8_n_13\ : STD_LOGIC;
  signal \sub_ln1049_reg_454[0]_i_9_n_13\ : STD_LOGIC;
  signal \sub_ln1049_reg_454[1]_i_1_n_13\ : STD_LOGIC;
  signal \sub_ln1049_reg_454[1]_i_2_n_13\ : STD_LOGIC;
  signal \sub_ln1049_reg_454[1]_i_3_n_13\ : STD_LOGIC;
  signal \sub_ln1049_reg_454[1]_i_4_n_13\ : STD_LOGIC;
  signal \sub_ln1049_reg_454[1]_i_5_n_13\ : STD_LOGIC;
  signal \sub_ln1049_reg_454[1]_i_6_n_13\ : STD_LOGIC;
  signal \sub_ln1049_reg_454[1]_i_7_n_13\ : STD_LOGIC;
  signal \sub_ln1049_reg_454[1]_i_8_n_13\ : STD_LOGIC;
  signal \sub_ln1049_reg_454[2]_i_2_n_13\ : STD_LOGIC;
  signal \sub_ln1049_reg_454[2]_i_3_n_13\ : STD_LOGIC;
  signal \sub_ln1049_reg_454[3]_inv_i_2_n_13\ : STD_LOGIC;
  signal \sub_ln1049_reg_454[3]_inv_i_3_n_13\ : STD_LOGIC;
  signal \sub_ln1049_reg_454[3]_inv_i_4_n_13\ : STD_LOGIC;
  signal \sub_ln1049_reg_454[3]_inv_i_5_n_13\ : STD_LOGIC;
  signal \sub_ln1049_reg_454[3]_inv_i_6_n_13\ : STD_LOGIC;
  signal \sub_ln1049_reg_454_reg[3]_inv_n_13\ : STD_LOGIC;
  signal \sub_ln1049_reg_454_reg_n_13_[0]\ : STD_LOGIC;
  signal \sub_ln1049_reg_454_reg_n_13_[1]\ : STD_LOGIC;
  signal \sub_ln1049_reg_454_reg_n_13_[2]\ : STD_LOGIC;
  signal \sub_ln1049_reg_454_reg_n_13_[4]\ : STD_LOGIC;
  signal sub_ln1064_fu_362_p2 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal tmp_V_2_fu_192_p3 : STD_LOGIC_VECTOR ( 16 downto 1 );
  signal tmp_V_2_reg_446 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \tmp_V_2_reg_446[12]_i_3_n_13\ : STD_LOGIC;
  signal \tmp_V_2_reg_446[12]_i_4_n_13\ : STD_LOGIC;
  signal \tmp_V_2_reg_446[12]_i_5_n_13\ : STD_LOGIC;
  signal \tmp_V_2_reg_446[12]_i_6_n_13\ : STD_LOGIC;
  signal \tmp_V_2_reg_446[16]_i_3_n_13\ : STD_LOGIC;
  signal \tmp_V_2_reg_446[16]_i_4_n_13\ : STD_LOGIC;
  signal \tmp_V_2_reg_446[16]_i_5_n_13\ : STD_LOGIC;
  signal \tmp_V_2_reg_446[4]_i_3_n_13\ : STD_LOGIC;
  signal \tmp_V_2_reg_446[4]_i_4_n_13\ : STD_LOGIC;
  signal \tmp_V_2_reg_446[4]_i_5_n_13\ : STD_LOGIC;
  signal \tmp_V_2_reg_446[4]_i_6_n_13\ : STD_LOGIC;
  signal \tmp_V_2_reg_446[4]_i_7_n_13\ : STD_LOGIC;
  signal \tmp_V_2_reg_446[8]_i_3_n_13\ : STD_LOGIC;
  signal \tmp_V_2_reg_446[8]_i_4_n_13\ : STD_LOGIC;
  signal \tmp_V_2_reg_446[8]_i_5_n_13\ : STD_LOGIC;
  signal \tmp_V_2_reg_446[8]_i_6_n_13\ : STD_LOGIC;
  signal \tmp_V_2_reg_446_reg[12]_i_2_n_13\ : STD_LOGIC;
  signal \tmp_V_2_reg_446_reg[12]_i_2_n_14\ : STD_LOGIC;
  signal \tmp_V_2_reg_446_reg[12]_i_2_n_15\ : STD_LOGIC;
  signal \tmp_V_2_reg_446_reg[12]_i_2_n_16\ : STD_LOGIC;
  signal \tmp_V_2_reg_446_reg[16]_i_2_n_13\ : STD_LOGIC;
  signal \tmp_V_2_reg_446_reg[16]_i_2_n_15\ : STD_LOGIC;
  signal \tmp_V_2_reg_446_reg[16]_i_2_n_16\ : STD_LOGIC;
  signal \tmp_V_2_reg_446_reg[4]_i_2_n_13\ : STD_LOGIC;
  signal \tmp_V_2_reg_446_reg[4]_i_2_n_14\ : STD_LOGIC;
  signal \tmp_V_2_reg_446_reg[4]_i_2_n_15\ : STD_LOGIC;
  signal \tmp_V_2_reg_446_reg[4]_i_2_n_16\ : STD_LOGIC;
  signal \tmp_V_2_reg_446_reg[8]_i_2_n_13\ : STD_LOGIC;
  signal \tmp_V_2_reg_446_reg[8]_i_2_n_14\ : STD_LOGIC;
  signal \tmp_V_2_reg_446_reg[8]_i_2_n_15\ : STD_LOGIC;
  signal \tmp_V_2_reg_446_reg[8]_i_2_n_16\ : STD_LOGIC;
  signal tmp_V_fu_186_p2 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal trunc_ln5_reg_481 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal trunc_ln5_reg_4810 : STD_LOGIC;
  signal \trunc_ln5_reg_481[0]_i_2_n_13\ : STD_LOGIC;
  signal \trunc_ln5_reg_481[10]_i_2_n_13\ : STD_LOGIC;
  signal \trunc_ln5_reg_481[10]_i_3_n_13\ : STD_LOGIC;
  signal \trunc_ln5_reg_481[11]_i_2_n_13\ : STD_LOGIC;
  signal \trunc_ln5_reg_481[11]_i_4_n_13\ : STD_LOGIC;
  signal \trunc_ln5_reg_481[11]_i_5_n_13\ : STD_LOGIC;
  signal \trunc_ln5_reg_481[11]_i_6_n_13\ : STD_LOGIC;
  signal \trunc_ln5_reg_481[11]_i_7_n_13\ : STD_LOGIC;
  signal \trunc_ln5_reg_481[11]_i_8_n_13\ : STD_LOGIC;
  signal \trunc_ln5_reg_481[12]_i_2_n_13\ : STD_LOGIC;
  signal \trunc_ln5_reg_481[12]_i_3_n_13\ : STD_LOGIC;
  signal \trunc_ln5_reg_481[13]_i_2_n_13\ : STD_LOGIC;
  signal \trunc_ln5_reg_481[14]_i_2_n_13\ : STD_LOGIC;
  signal \trunc_ln5_reg_481[14]_i_3_n_13\ : STD_LOGIC;
  signal \trunc_ln5_reg_481[14]_i_4_n_13\ : STD_LOGIC;
  signal \trunc_ln5_reg_481[15]_i_10_n_13\ : STD_LOGIC;
  signal \trunc_ln5_reg_481[15]_i_3_n_13\ : STD_LOGIC;
  signal \trunc_ln5_reg_481[15]_i_4_n_13\ : STD_LOGIC;
  signal \trunc_ln5_reg_481[15]_i_6_n_13\ : STD_LOGIC;
  signal \trunc_ln5_reg_481[15]_i_7_n_13\ : STD_LOGIC;
  signal \trunc_ln5_reg_481[15]_i_8_n_13\ : STD_LOGIC;
  signal \trunc_ln5_reg_481[15]_i_9_n_13\ : STD_LOGIC;
  signal \trunc_ln5_reg_481[1]_i_2_n_13\ : STD_LOGIC;
  signal \trunc_ln5_reg_481[2]_i_2_n_13\ : STD_LOGIC;
  signal \trunc_ln5_reg_481[3]_i_2_n_13\ : STD_LOGIC;
  signal \trunc_ln5_reg_481[4]_i_2_n_13\ : STD_LOGIC;
  signal \trunc_ln5_reg_481[5]_i_2_n_13\ : STD_LOGIC;
  signal \trunc_ln5_reg_481[6]_i_2_n_13\ : STD_LOGIC;
  signal \trunc_ln5_reg_481[6]_i_3_n_13\ : STD_LOGIC;
  signal \trunc_ln5_reg_481[7]_i_2_n_13\ : STD_LOGIC;
  signal \trunc_ln5_reg_481[7]_i_3_n_13\ : STD_LOGIC;
  signal \trunc_ln5_reg_481[7]_i_4_n_13\ : STD_LOGIC;
  signal \trunc_ln5_reg_481[8]_i_2_n_13\ : STD_LOGIC;
  signal \trunc_ln5_reg_481[9]_i_2_n_13\ : STD_LOGIC;
  signal \trunc_ln5_reg_481[9]_i_3_n_13\ : STD_LOGIC;
  signal \trunc_ln5_reg_481_reg[11]_i_3_n_13\ : STD_LOGIC;
  signal \trunc_ln5_reg_481_reg[11]_i_3_n_14\ : STD_LOGIC;
  signal \trunc_ln5_reg_481_reg[11]_i_3_n_15\ : STD_LOGIC;
  signal \trunc_ln5_reg_481_reg[11]_i_3_n_16\ : STD_LOGIC;
  signal \trunc_ln5_reg_481_reg[15]_i_5_n_16\ : STD_LOGIC;
  signal zext_ln215_reg_420_pp0_iter1_reg_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal zext_ln215_reg_420_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal zext_ln215_reg_420_reg0 : STD_LOGIC;
  signal \NLW_modI_V_reg_430_reg[14]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_V_2_reg_446_reg[16]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_tmp_V_2_reg_446_reg[16]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_trunc_ln5_reg_481_reg[15]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_trunc_ln5_reg_481_reg[15]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1\ : label is "soft_lutpair180";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter2_i_1 : label is "soft_lutpair180";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \modI_V_reg_430_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \modI_V_reg_430_reg[14]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \modI_V_reg_430_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \modI_V_reg_430_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \sub_ln1049_reg_454[0]_i_2\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \sub_ln1049_reg_454[0]_i_5\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \sub_ln1049_reg_454[1]_i_2\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \sub_ln1049_reg_454[1]_i_6\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \sub_ln1049_reg_454[1]_i_7\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \sub_ln1049_reg_454[3]_inv_i_2\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \sub_ln1049_reg_454[3]_inv_i_3\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \sub_ln1049_reg_454[3]_inv_i_4\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \sub_ln1049_reg_454[4]_i_1\ : label is "soft_lutpair181";
  attribute inverted : string;
  attribute inverted of \sub_ln1049_reg_454_reg[3]_inv\ : label is "yes";
  attribute SOFT_HLUTNM of \tmp_V_2_reg_446[10]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \tmp_V_2_reg_446[11]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \tmp_V_2_reg_446[12]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \tmp_V_2_reg_446[13]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \tmp_V_2_reg_446[14]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \tmp_V_2_reg_446[15]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \tmp_V_2_reg_446[16]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \tmp_V_2_reg_446[2]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \tmp_V_2_reg_446[3]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \tmp_V_2_reg_446[4]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \tmp_V_2_reg_446[5]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \tmp_V_2_reg_446[6]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \tmp_V_2_reg_446[7]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \tmp_V_2_reg_446[8]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \tmp_V_2_reg_446[9]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \trunc_ln5_reg_481[0]_i_2\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \trunc_ln5_reg_481[12]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \trunc_ln5_reg_481[13]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \trunc_ln5_reg_481[13]_i_2\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \trunc_ln5_reg_481[14]_i_3\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \trunc_ln5_reg_481[14]_i_4\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \trunc_ln5_reg_481[15]_i_6\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \trunc_ln5_reg_481[1]_i_2\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \trunc_ln5_reg_481[3]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \trunc_ln5_reg_481[4]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \trunc_ln5_reg_481[5]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \trunc_ln5_reg_481[6]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \trunc_ln5_reg_481[6]_i_3\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \trunc_ln5_reg_481[7]_i_3\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \trunc_ln5_reg_481[7]_i_4\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \trunc_ln5_reg_481[8]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \trunc_ln5_reg_481[9]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \trunc_ln5_reg_481[9]_i_3\ : label is "soft_lutpair171";
begin
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage1,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_pp0_stage0,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAA2A2A2AAAAAAA"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_i_2_n_13,
      I1 => icmp_ln215_reg_416,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => ap_enable_reg_pp0_iter0_reg,
      O => ap_enable_reg_pp0_iter1_i_1_n_13
    );
ap_enable_reg_pp0_iter1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE2EE22200000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp0_iter1_i_2_n_13
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_i_1_n_13,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter2,
      O => ap_enable_reg_pp0_iter2_i_1_n_13
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2_i_1_n_13,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A280FFFFA2800000"
    )
        port map (
      I0 => icmp_ln215_reg_416,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => ap_loop_exit_ready_pp0_iter1_reg,
      O => ap_loop_exit_ready_pp0_iter1_reg_i_1_n_13
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_exit_ready_pp0_iter1_reg_i_1_n_13,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init
     port map (
      ADDRARDADDR(12 downto 0) => ADDRARDADDR(12 downto 0),
      D(0) => D(0),
      Q(1) => ap_CS_fsm_pp0_stage1,
      Q(0) => ap_CS_fsm_pp0_stage0,
      add_ln215_fu_130_p2(12 downto 0) => add_ln215_fu_130_p2(12 downto 0),
      \ap_CS_fsm_reg[57]\(13 downto 0) => Q(13 downto 0),
      ap_NS_fsm123_out => ap_NS_fsm123_out,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_27,
      ap_loop_init_int_reg_1 => flow_control_loop_pipe_sequential_init_U_n_28,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_done => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_done,
      grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg,
      i_fu_86 => i_fu_86,
      \i_fu_86_reg[0]\ => \i_fu_86_reg_n_13_[0]\,
      \i_fu_86_reg[0]_0\ => \i_fu_86[12]_i_3_n_13\,
      \i_fu_86_reg[12]\ => \i_fu_86_reg_n_13_[9]\,
      \i_fu_86_reg[12]_0\ => \i_fu_86_reg_n_13_[12]\,
      \i_fu_86_reg[12]_1\ => \i_fu_86_reg_n_13_[10]\,
      \i_fu_86_reg[12]_2\ => \i_fu_86_reg_n_13_[11]\,
      \i_fu_86_reg[4]\ => \i_fu_86_reg_n_13_[1]\,
      \i_fu_86_reg[4]_0\ => \i_fu_86_reg_n_13_[4]\,
      \i_fu_86_reg[8]\ => \i_fu_86_reg_n_13_[6]\,
      \i_fu_86_reg[8]_0\ => \i_fu_86_reg_n_13_[8]\,
      \i_fu_86_reg[8]_1\ => \i_fu_86_reg_n_13_[5]\,
      \i_fu_86_reg[8]_2\ => \i_fu_86_reg_n_13_[7]\,
      icmp_ln215_fu_124_p2 => icmp_ln215_fu_124_p2,
      ram_reg_0 => ram_reg_0,
      ram_reg_0_0 => \i_fu_86_reg_n_13_[3]\,
      ram_reg_0_i_20_0(8 downto 0) => ram_reg_0_i_20(8 downto 0),
      ram_reg_0_i_20_1(8 downto 0) => ram_reg_0_i_20_0(8 downto 0),
      ram_reg_3 => ram_reg_3,
      ram_reg_3_0 => ram_reg_3_0,
      ram_reg_3_1 => ram_reg_3_1,
      ram_reg_3_10 => ram_reg_3_9,
      ram_reg_3_11 => ram_reg_3_10,
      ram_reg_3_12 => ram_reg_3_11,
      ram_reg_3_13 => ram_reg_3_12,
      ram_reg_3_14 => ram_reg_3_13,
      ram_reg_3_15 => ram_reg_3_14,
      ram_reg_3_16 => ram_reg_3_15,
      ram_reg_3_17 => ram_reg_3_16,
      ram_reg_3_18 => ram_reg_3_17,
      ram_reg_3_19 => ram_reg_3_18,
      ram_reg_3_2 => ram_reg_3_2,
      ram_reg_3_20 => ram_reg_3_19,
      ram_reg_3_21 => ram_reg_3_20,
      ram_reg_3_22 => ram_reg_3_21,
      ram_reg_3_23 => ram_reg_3_22,
      ram_reg_3_24 => ram_reg_3_23,
      ram_reg_3_25 => ram_reg_3_24,
      ram_reg_3_26 => ram_reg_3_25,
      ram_reg_3_27 => ram_reg_3_26,
      ram_reg_3_28 => ram_reg_3_27,
      ram_reg_3_29 => ram_reg_3_28,
      ram_reg_3_3 => ram_reg_3_3,
      ram_reg_3_30 => ram_reg_3_29,
      ram_reg_3_31 => ram_reg_3_30,
      ram_reg_3_32 => ram_reg_3_31,
      ram_reg_3_33 => ram_reg_3_32,
      ram_reg_3_34 => ram_reg_3_33,
      ram_reg_3_4 => \i_fu_86_reg_n_13_[2]\,
      ram_reg_3_5 => ram_reg_3_4,
      ram_reg_3_6 => ram_reg_3_5,
      ram_reg_3_7 => ram_reg_3_6,
      ram_reg_3_8 => ram_reg_3_7,
      ram_reg_3_9 => ram_reg_3_8,
      zext_ln215_reg_420_reg0 => zext_ln215_reg_420_reg0,
      \zext_ln215_reg_420_reg[0]\(0) => zext_ln215_reg_420_reg(0)
    );
grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04CCCCCC"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln215_reg_416,
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => ap_NS_fsm123_out,
      O => ap_enable_reg_pp0_iter0_reg_reg_0
    );
\i_fu_86[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBFF"
    )
        port map (
      I0 => \i_fu_86[12]_i_8_n_13\,
      I1 => \i_fu_86_reg_n_13_[12]\,
      I2 => \i_fu_86_reg_n_13_[11]\,
      I3 => \i_fu_86_reg_n_13_[10]\,
      I4 => \i_fu_86_reg_n_13_[9]\,
      I5 => \i_fu_86[12]_i_9_n_13\,
      O => \i_fu_86[12]_i_3_n_13\
    );
\i_fu_86[12]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \i_fu_86_reg_n_13_[7]\,
      I1 => \i_fu_86_reg_n_13_[8]\,
      I2 => \i_fu_86_reg_n_13_[6]\,
      I3 => \i_fu_86_reg_n_13_[5]\,
      O => \i_fu_86[12]_i_8_n_13\
    );
\i_fu_86[12]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \i_fu_86_reg_n_13_[1]\,
      I1 => \i_fu_86_reg_n_13_[3]\,
      I2 => \i_fu_86_reg_n_13_[4]\,
      I3 => \i_fu_86_reg_n_13_[0]\,
      I4 => \i_fu_86_reg_n_13_[2]\,
      O => \i_fu_86[12]_i_9_n_13\
    );
\i_fu_86_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_86,
      D => add_ln215_fu_130_p2(0),
      Q => \i_fu_86_reg_n_13_[0]\,
      R => '0'
    );
\i_fu_86_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_86,
      D => add_ln215_fu_130_p2(10),
      Q => \i_fu_86_reg_n_13_[10]\,
      R => '0'
    );
\i_fu_86_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_86,
      D => add_ln215_fu_130_p2(11),
      Q => \i_fu_86_reg_n_13_[11]\,
      R => '0'
    );
\i_fu_86_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_86,
      D => add_ln215_fu_130_p2(12),
      Q => \i_fu_86_reg_n_13_[12]\,
      R => '0'
    );
\i_fu_86_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_86,
      D => add_ln215_fu_130_p2(1),
      Q => \i_fu_86_reg_n_13_[1]\,
      R => '0'
    );
\i_fu_86_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_86,
      D => add_ln215_fu_130_p2(2),
      Q => \i_fu_86_reg_n_13_[2]\,
      R => '0'
    );
\i_fu_86_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_86,
      D => add_ln215_fu_130_p2(3),
      Q => \i_fu_86_reg_n_13_[3]\,
      R => '0'
    );
\i_fu_86_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_86,
      D => add_ln215_fu_130_p2(4),
      Q => \i_fu_86_reg_n_13_[4]\,
      R => '0'
    );
\i_fu_86_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_86,
      D => add_ln215_fu_130_p2(5),
      Q => \i_fu_86_reg_n_13_[5]\,
      R => '0'
    );
\i_fu_86_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_86,
      D => add_ln215_fu_130_p2(6),
      Q => \i_fu_86_reg_n_13_[6]\,
      R => '0'
    );
\i_fu_86_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_86,
      D => add_ln215_fu_130_p2(7),
      Q => \i_fu_86_reg_n_13_[7]\,
      R => '0'
    );
\i_fu_86_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_86,
      D => add_ln215_fu_130_p2(8),
      Q => \i_fu_86_reg_n_13_[8]\,
      R => '0'
    );
\i_fu_86_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_86,
      D => add_ln215_fu_130_p2(9),
      Q => \i_fu_86_reg_n_13_[9]\,
      R => '0'
    );
\icmp_ln1040_reg_441[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0404"
    )
        port map (
      I0 => \sub_ln1049_reg_454[3]_inv_i_2_n_13\,
      I1 => \icmp_ln1040_reg_441[0]_i_2_n_13\,
      I2 => \icmp_ln1040_reg_441[0]_i_3_n_13\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \icmp_ln1040_reg_441_reg_n_13_[0]\,
      O => \icmp_ln1040_reg_441[0]_i_1_n_13\
    );
\icmp_ln1040_reg_441[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => modI_V_reg_430(1),
      I1 => modI_V_reg_430(2),
      I2 => \sub_ln1049_reg_454[1]_i_6_n_13\,
      I3 => \icmp_ln1040_reg_441[0]_i_4_n_13\,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => modI_V_reg_430(0),
      O => \icmp_ln1040_reg_441[0]_i_2_n_13\
    );
\icmp_ln1040_reg_441[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => modI_V_reg_430(6),
      I1 => modI_V_reg_430(5),
      I2 => modI_V_reg_430(4),
      I3 => modI_V_reg_430(3),
      O => \icmp_ln1040_reg_441[0]_i_3_n_13\
    );
\icmp_ln1040_reg_441[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => modI_V_reg_430(13),
      I1 => modI_V_reg_430(14),
      O => \icmp_ln1040_reg_441[0]_i_4_n_13\
    );
\icmp_ln1040_reg_441_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \icmp_ln1040_reg_441_reg_n_13_[0]\,
      Q => icmp_ln1040_reg_441_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln1040_reg_441_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln1040_reg_441[0]_i_1_n_13\,
      Q => \icmp_ln1040_reg_441_reg_n_13_[0]\,
      R => '0'
    );
\icmp_ln215_reg_416_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => icmp_ln215_fu_124_p2,
      Q => icmp_ln215_reg_416,
      R => '0'
    );
\modI_V_reg_430[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q0(11),
      O => \modI_V_reg_430[11]_i_2_n_13\
    );
\modI_V_reg_430[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q0(10),
      O => \modI_V_reg_430[11]_i_3_n_13\
    );
\modI_V_reg_430[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q0(9),
      O => \modI_V_reg_430[11]_i_4_n_13\
    );
\modI_V_reg_430[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q0(8),
      O => \modI_V_reg_430[11]_i_5_n_13\
    );
\modI_V_reg_430[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => icmp_ln215_reg_416,
      O => modI_V_reg_4300
    );
\modI_V_reg_430[14]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q0(15),
      O => \modI_V_reg_430[14]_i_3_n_13\
    );
\modI_V_reg_430[14]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q0(14),
      O => \modI_V_reg_430[14]_i_4_n_13\
    );
\modI_V_reg_430[14]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q0(13),
      O => \modI_V_reg_430[14]_i_5_n_13\
    );
\modI_V_reg_430[14]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q0(12),
      O => \modI_V_reg_430[14]_i_6_n_13\
    );
\modI_V_reg_430[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q0(3),
      O => \modI_V_reg_430[3]_i_2_n_13\
    );
\modI_V_reg_430[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q0(2),
      O => \modI_V_reg_430[3]_i_3_n_13\
    );
\modI_V_reg_430[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q0(1),
      O => \modI_V_reg_430[3]_i_4_n_13\
    );
\modI_V_reg_430[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q0(7),
      O => \modI_V_reg_430[7]_i_2_n_13\
    );
\modI_V_reg_430[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q0(6),
      O => \modI_V_reg_430[7]_i_3_n_13\
    );
\modI_V_reg_430[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q0(5),
      O => \modI_V_reg_430[7]_i_4_n_13\
    );
\modI_V_reg_430[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q0(4),
      O => \modI_V_reg_430[7]_i_5_n_13\
    );
\modI_V_reg_430_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => modI_V_reg_4300,
      D => p_0_in(0),
      Q => modI_V_reg_430(0),
      R => '0'
    );
\modI_V_reg_430_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => modI_V_reg_4300,
      D => p_0_in(10),
      Q => modI_V_reg_430(10),
      R => '0'
    );
\modI_V_reg_430_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => modI_V_reg_4300,
      D => p_0_in(11),
      Q => modI_V_reg_430(11),
      R => '0'
    );
\modI_V_reg_430_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \modI_V_reg_430_reg[7]_i_1_n_13\,
      CO(3) => \modI_V_reg_430_reg[11]_i_1_n_13\,
      CO(2) => \modI_V_reg_430_reg[11]_i_1_n_14\,
      CO(1) => \modI_V_reg_430_reg[11]_i_1_n_15\,
      CO(0) => \modI_V_reg_430_reg[11]_i_1_n_16\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(11 downto 8),
      S(3) => \modI_V_reg_430[11]_i_2_n_13\,
      S(2) => \modI_V_reg_430[11]_i_3_n_13\,
      S(1) => \modI_V_reg_430[11]_i_4_n_13\,
      S(0) => \modI_V_reg_430[11]_i_5_n_13\
    );
\modI_V_reg_430_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => modI_V_reg_4300,
      D => p_0_in(12),
      Q => modI_V_reg_430(12),
      R => '0'
    );
\modI_V_reg_430_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => modI_V_reg_4300,
      D => p_0_in(13),
      Q => modI_V_reg_430(13),
      R => '0'
    );
\modI_V_reg_430_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => modI_V_reg_4300,
      D => p_0_in(14),
      Q => modI_V_reg_430(14),
      R => '0'
    );
\modI_V_reg_430_reg[14]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \modI_V_reg_430_reg[11]_i_1_n_13\,
      CO(3) => \NLW_modI_V_reg_430_reg[14]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \modI_V_reg_430_reg[14]_i_2_n_14\,
      CO(1) => \modI_V_reg_430_reg[14]_i_2_n_15\,
      CO(0) => \modI_V_reg_430_reg[14]_i_2_n_16\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(15 downto 12),
      S(3) => \modI_V_reg_430[14]_i_3_n_13\,
      S(2) => \modI_V_reg_430[14]_i_4_n_13\,
      S(1) => \modI_V_reg_430[14]_i_5_n_13\,
      S(0) => \modI_V_reg_430[14]_i_6_n_13\
    );
\modI_V_reg_430_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => modI_V_reg_4300,
      D => p_0_in(15),
      Q => modI_V_reg_430(15),
      R => '0'
    );
\modI_V_reg_430_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => modI_V_reg_4300,
      D => p_0_in(1),
      Q => modI_V_reg_430(1),
      R => '0'
    );
\modI_V_reg_430_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => modI_V_reg_4300,
      D => p_0_in(2),
      Q => modI_V_reg_430(2),
      R => '0'
    );
\modI_V_reg_430_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => modI_V_reg_4300,
      D => p_0_in(3),
      Q => modI_V_reg_430(3),
      R => '0'
    );
\modI_V_reg_430_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \modI_V_reg_430_reg[3]_i_1_n_13\,
      CO(2) => \modI_V_reg_430_reg[3]_i_1_n_14\,
      CO(1) => \modI_V_reg_430_reg[3]_i_1_n_15\,
      CO(0) => \modI_V_reg_430_reg[3]_i_1_n_16\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => p_0_in(3 downto 0),
      S(3) => \modI_V_reg_430[3]_i_2_n_13\,
      S(2) => \modI_V_reg_430[3]_i_3_n_13\,
      S(1) => \modI_V_reg_430[3]_i_4_n_13\,
      S(0) => q0(0)
    );
\modI_V_reg_430_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => modI_V_reg_4300,
      D => p_0_in(4),
      Q => modI_V_reg_430(4),
      R => '0'
    );
\modI_V_reg_430_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => modI_V_reg_4300,
      D => p_0_in(5),
      Q => modI_V_reg_430(5),
      R => '0'
    );
\modI_V_reg_430_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => modI_V_reg_4300,
      D => p_0_in(6),
      Q => modI_V_reg_430(6),
      R => '0'
    );
\modI_V_reg_430_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => modI_V_reg_4300,
      D => p_0_in(7),
      Q => modI_V_reg_430(7),
      R => '0'
    );
\modI_V_reg_430_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \modI_V_reg_430_reg[3]_i_1_n_13\,
      CO(3) => \modI_V_reg_430_reg[7]_i_1_n_13\,
      CO(2) => \modI_V_reg_430_reg[7]_i_1_n_14\,
      CO(1) => \modI_V_reg_430_reg[7]_i_1_n_15\,
      CO(0) => \modI_V_reg_430_reg[7]_i_1_n_16\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(7 downto 4),
      S(3) => \modI_V_reg_430[7]_i_2_n_13\,
      S(2) => \modI_V_reg_430[7]_i_3_n_13\,
      S(1) => \modI_V_reg_430[7]_i_4_n_13\,
      S(0) => \modI_V_reg_430[7]_i_5_n_13\
    );
\modI_V_reg_430_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => modI_V_reg_4300,
      D => p_0_in(8),
      Q => modI_V_reg_430(8),
      R => '0'
    );
\modI_V_reg_430_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => modI_V_reg_4300,
      D => p_0_in(9),
      Q => modI_V_reg_430(9),
      R => '0'
    );
ram_reg_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => we0,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg,
      I3 => Q(13),
      O => dataPulseShapedI_V_ce0
    );
\ram_reg_0_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAEFFAEAEAEAE"
    )
        port map (
      I0 => ram_reg_3_47,
      I1 => ram_reg_3_40,
      I2 => \ram_reg_0_i_34__0_n_13\,
      I3 => ram_reg_3_48,
      I4 => ram_reg_3_49,
      I5 => ram_reg_3_34,
      O => \i_12_reg_5564_reg[12]\(4)
    );
ram_reg_0_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD0FFD0FFFFFFD0"
    )
        port map (
      I0 => ram_reg_3_44,
      I1 => ram_reg_3_45,
      I2 => ram_reg_3_34,
      I3 => ram_reg_3_46,
      I4 => ram_reg_3_40,
      I5 => \ram_reg_0_i_39__0_n_13\,
      O => \i_12_reg_5564_reg[12]\(3)
    );
ram_reg_0_i_118: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF0D"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_real_output_address0(0),
      I1 => Q(14),
      I2 => Q(15),
      I3 => ram_reg_3_67,
      I4 => \ram_reg_0_i_50__0_0\,
      O => ram_reg_0_i_118_n_13
    );
ram_reg_0_i_128: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA8AA"
    )
        port map (
      I0 => ram_reg_0_i_88_0,
      I1 => Q(15),
      I2 => Q(14),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_real_output_address0(2),
      I4 => ap_CS_fsm_state61,
      I5 => ap_CS_fsm_state62,
      O => ram_reg_0_i_128_n_13
    );
\ram_reg_0_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD0D0FFD0"
    )
        port map (
      I0 => ram_reg_3_41,
      I1 => ram_reg_3_42,
      I2 => ram_reg_3_34,
      I3 => ram_reg_3_40,
      I4 => ram_reg_0_i_42_n_13,
      I5 => ram_reg_3_43,
      O => \i_12_reg_5564_reg[12]\(2)
    );
ram_reg_0_i_138: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000FE"
    )
        port map (
      I0 => ap_CS_fsm_state63,
      I1 => ap_CS_fsm_state64,
      I2 => ram_reg_0_i_161_n_13,
      I3 => ap_CS_fsm_state66,
      I4 => ap_CS_fsm_state65,
      O => ram_reg_0_i_138_n_13
    );
\ram_reg_0_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE0000FFFEFFFE"
    )
        port map (
      I0 => ap_CS_fsm_state186,
      I1 => ap_CS_fsm_state185,
      I2 => ram_reg_3_34,
      I3 => ram_reg_3_35,
      I4 => ram_reg_0_i_45_n_13,
      I5 => ram_reg_3_36,
      O => \i_12_reg_5564_reg[12]\(1)
    );
\ram_reg_0_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEEEAEEFFFFEAEE"
    )
        port map (
      I0 => ram_reg_3_37,
      I1 => ram_reg_3_34,
      I2 => ram_reg_3_38,
      I3 => ram_reg_3_39,
      I4 => ram_reg_3_40,
      I5 => \ram_reg_0_i_50__0_n_13\,
      O => \i_12_reg_5564_reg[12]\(0)
    );
ram_reg_0_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln5_reg_481(3),
      I1 => icmp_ln1040_reg_441_pp0_iter2_reg,
      O => d0(3)
    );
ram_reg_0_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln5_reg_481(2),
      I1 => icmp_ln1040_reg_441_pp0_iter2_reg,
      O => d0(2)
    );
ram_reg_0_i_161: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11101111"
    )
        port map (
      I0 => ap_CS_fsm_state62,
      I1 => ap_CS_fsm_state61,
      I2 => Q(14),
      I3 => Q(15),
      I4 => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_real_output_address0(1),
      O => ram_reg_0_i_161_n_13
    );
ram_reg_0_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln5_reg_481(1),
      I1 => icmp_ln1040_reg_441_pp0_iter2_reg,
      O => d0(1)
    );
ram_reg_0_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln5_reg_481(0),
      I1 => icmp_ln1040_reg_441_pp0_iter2_reg,
      O => d0(0)
    );
ram_reg_0_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => Q(13),
      O => WEA(0)
    );
\ram_reg_0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => ram_reg_3_60(5),
      I1 => ram_reg_3_61,
      I2 => ram_reg_3_40,
      I3 => i_7_fu_680_reg(5),
      I4 => Q(14),
      I5 => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_real_output_address0(12),
      O => \i_12_reg_5564_reg[12]\(12)
    );
ram_reg_0_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ram_reg_3_53,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_real_output_address0(5),
      I2 => ram_reg_3_57,
      O => ram_reg_0_i_31_n_13
    );
\ram_reg_0_i_34__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA8AAAAAAAAA"
    )
        port map (
      I0 => ram_reg_3_63,
      I1 => ram_reg_3_67,
      I2 => ram_reg_3_62,
      I3 => Q(14),
      I4 => Q(15),
      I5 => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_real_output_address0(4),
      O => \ram_reg_0_i_34__0_n_13\
    );
\ram_reg_0_i_39__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000DD0D"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_real_output_address0(3),
      I1 => ram_reg_3_57,
      I2 => ram_reg_3_63,
      I3 => ram_reg_3_62,
      I4 => ap_CS_fsm_state83,
      I5 => ap_CS_fsm_state84,
      O => \ram_reg_0_i_39__0_n_13\
    );
\ram_reg_0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => ram_reg_3_60(4),
      I1 => ram_reg_3_61,
      I2 => ram_reg_3_40,
      I3 => i_7_fu_680_reg(4),
      I4 => Q(14),
      I5 => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_real_output_address0(11),
      O => \i_12_reg_5564_reg[12]\(11)
    );
ram_reg_0_i_42: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD00FDFD"
    )
        port map (
      I0 => ram_reg_3_64,
      I1 => ap_CS_fsm_state83,
      I2 => ap_CS_fsm_state84,
      I3 => ram_reg_0_i_88_n_13,
      I4 => ram_reg_3_63,
      O => ram_reg_0_i_42_n_13
    );
ram_reg_0_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF4F44FFFFFFFF"
    )
        port map (
      I0 => ram_reg_0_i_99_n_13,
      I1 => ram_reg_3_53,
      I2 => ram_reg_3_54,
      I3 => ram_reg_3_55,
      I4 => ram_reg_3_56,
      I5 => ram_reg_3_34,
      O => ram_reg_0_i_45_n_13
    );
\ram_reg_0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => ram_reg_3_60(3),
      I1 => ram_reg_3_61,
      I2 => ram_reg_3_40,
      I3 => i_7_fu_680_reg(3),
      I4 => Q(14),
      I5 => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_real_output_address0(10),
      O => \i_12_reg_5564_reg[12]\(10)
    );
\ram_reg_0_i_50__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20002020AAAAAAAA"
    )
        port map (
      I0 => ram_reg_3_65,
      I1 => ap_CS_fsm_state74,
      I2 => ram_reg_3_66,
      I3 => ram_reg_0_i_118_n_13,
      I4 => ram_reg_3_62,
      I5 => ram_reg_3_63,
      O => \ram_reg_0_i_50__0_n_13\
    );
\ram_reg_0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => ram_reg_3_60(2),
      I1 => ram_reg_3_61,
      I2 => ram_reg_3_40,
      I3 => i_7_fu_680_reg(2),
      I4 => Q(14),
      I5 => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_real_output_address0(9),
      O => \i_12_reg_5564_reg[12]\(9)
    );
\ram_reg_0_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => ram_reg_3_60(1),
      I1 => ram_reg_3_61,
      I2 => ram_reg_3_40,
      I3 => i_7_fu_680_reg(1),
      I4 => Q(14),
      I5 => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_real_output_address0(8),
      O => \i_12_reg_5564_reg[12]\(8)
    );
\ram_reg_0_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => ram_reg_3_60(0),
      I1 => ram_reg_3_61,
      I2 => ram_reg_3_40,
      I3 => i_7_fu_680_reg(0),
      I4 => Q(14),
      I5 => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_real_output_address0(7),
      O => \i_12_reg_5564_reg[12]\(7)
    );
ram_reg_0_i_88: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000010001"
    )
        port map (
      I0 => ap_CS_fsm_state71,
      I1 => ap_CS_fsm_state72,
      I2 => ap_CS_fsm_state73,
      I3 => ap_CS_fsm_state74,
      I4 => ram_reg_0_i_128_n_13,
      I5 => ram_reg_3_62,
      O => ram_reg_0_i_88_n_13
    );
\ram_reg_0_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF40FFFFFFFF"
    )
        port map (
      I0 => ram_reg_3_57,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_real_output_address0(6),
      I2 => ram_reg_3_53,
      I3 => ram_reg_3_58,
      I4 => ram_reg_3_59,
      I5 => ram_reg_3_34,
      O => \i_12_reg_5564_reg[12]\(6)
    );
ram_reg_0_i_99: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBF8FBF8F0000"
    )
        port map (
      I0 => ram_reg_0_i_138_n_13,
      I1 => ram_reg_3_62,
      I2 => ram_reg_3_63,
      I3 => ram_reg_0_i_45_0,
      I4 => ram_reg_0_i_45_1,
      I5 => ram_reg_0_i_45_2,
      O => ram_reg_0_i_99_n_13
    );
\ram_reg_0_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFAEFF"
    )
        port map (
      I0 => ram_reg_3_49,
      I1 => ram_reg_3_50,
      I2 => ram_reg_3_51,
      I3 => ram_reg_3_34,
      I4 => ram_reg_0_i_31_n_13,
      I5 => ram_reg_3_52,
      O => \i_12_reg_5564_reg[12]\(5)
    );
ram_reg_1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln5_reg_481(7),
      I1 => icmp_ln1040_reg_441_pp0_iter2_reg,
      O => d0(7)
    );
ram_reg_1_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln5_reg_481(6),
      I1 => icmp_ln1040_reg_441_pp0_iter2_reg,
      O => d0(6)
    );
ram_reg_1_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln5_reg_481(5),
      I1 => icmp_ln1040_reg_441_pp0_iter2_reg,
      O => d0(5)
    );
ram_reg_1_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln5_reg_481(4),
      I1 => icmp_ln1040_reg_441_pp0_iter2_reg,
      O => d0(4)
    );
ram_reg_2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln5_reg_481(11),
      I1 => icmp_ln1040_reg_441_pp0_iter2_reg,
      O => d0(11)
    );
ram_reg_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln5_reg_481(10),
      I1 => icmp_ln1040_reg_441_pp0_iter2_reg,
      O => d0(10)
    );
ram_reg_2_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln5_reg_481(9),
      I1 => icmp_ln1040_reg_441_pp0_iter2_reg,
      O => d0(9)
    );
ram_reg_2_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln5_reg_481(8),
      I1 => icmp_ln1040_reg_441_pp0_iter2_reg,
      O => d0(8)
    );
ram_reg_3_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln5_reg_481(15),
      I1 => icmp_ln1040_reg_441_pp0_iter2_reg,
      O => d0(15)
    );
ram_reg_3_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln5_reg_481(14),
      I1 => icmp_ln1040_reg_441_pp0_iter2_reg,
      O => d0(14)
    );
ram_reg_3_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln5_reg_481(13),
      I1 => icmp_ln1040_reg_441_pp0_iter2_reg,
      O => d0(13)
    );
ram_reg_3_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln5_reg_481(12),
      I1 => icmp_ln1040_reg_441_pp0_iter2_reg,
      O => d0(12)
    );
\sub_ln1049_reg_454[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAABAAAA"
    )
        port map (
      I0 => \sub_ln1049_reg_454[0]_i_2_n_13\,
      I1 => modI_V_reg_430(13),
      I2 => modI_V_reg_430(11),
      I3 => modI_V_reg_430(15),
      I4 => \sub_ln1049_reg_454[0]_i_3_n_13\,
      I5 => \sub_ln1049_reg_454[0]_i_4_n_13\,
      O => \sub_ln1049_reg_454[0]_i_1_n_13\
    );
\sub_ln1049_reg_454[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF3A"
    )
        port map (
      I0 => modI_V_reg_430(14),
      I1 => \tmp_V_2_reg_446_reg[16]_i_2_n_13\,
      I2 => modI_V_reg_430(15),
      I3 => \sub_ln1049_reg_454[0]_i_5_n_13\,
      I4 => \sub_ln1049_reg_454[0]_i_6_n_13\,
      O => \sub_ln1049_reg_454[0]_i_2_n_13\
    );
\sub_ln1049_reg_454[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEEEEAAAAFFFE"
    )
        port map (
      I0 => modI_V_reg_430(10),
      I1 => modI_V_reg_430(8),
      I2 => \sub_ln1049_reg_454[0]_i_7_n_13\,
      I3 => modI_V_reg_430(6),
      I4 => modI_V_reg_430(9),
      I5 => modI_V_reg_430(7),
      O => \sub_ln1049_reg_454[0]_i_3_n_13\
    );
\sub_ln1049_reg_454[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0A0A0200"
    )
        port map (
      I0 => \sub_ln1049_reg_454[0]_i_8_n_13\,
      I1 => tmp_V_fu_186_p2(5),
      I2 => tmp_V_fu_186_p2(7),
      I3 => \sub_ln1049_reg_454[0]_i_9_n_13\,
      I4 => tmp_V_fu_186_p2(6),
      I5 => tmp_V_fu_186_p2(8),
      O => \sub_ln1049_reg_454[0]_i_4_n_13\
    );
\sub_ln1049_reg_454[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04F40404"
    )
        port map (
      I0 => modI_V_reg_430(13),
      I1 => modI_V_reg_430(12),
      I2 => modI_V_reg_430(15),
      I3 => tmp_V_fu_186_p2(15),
      I4 => tmp_V_fu_186_p2(14),
      O => \sub_ln1049_reg_454[0]_i_5_n_13\
    );
\sub_ln1049_reg_454[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000A0000000E00"
    )
        port map (
      I0 => tmp_V_fu_186_p2(12),
      I1 => tmp_V_fu_186_p2(10),
      I2 => tmp_V_fu_186_p2(15),
      I3 => modI_V_reg_430(15),
      I4 => tmp_V_fu_186_p2(13),
      I5 => tmp_V_fu_186_p2(11),
      O => \sub_ln1049_reg_454[0]_i_6_n_13\
    );
\sub_ln1049_reg_454[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0F04"
    )
        port map (
      I0 => modI_V_reg_430(1),
      I1 => modI_V_reg_430(0),
      I2 => modI_V_reg_430(3),
      I3 => modI_V_reg_430(2),
      I4 => modI_V_reg_430(4),
      I5 => modI_V_reg_430(5),
      O => \sub_ln1049_reg_454[0]_i_7_n_13\
    );
\sub_ln1049_reg_454[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => tmp_V_fu_186_p2(11),
      I1 => tmp_V_fu_186_p2(13),
      I2 => modI_V_reg_430(15),
      I3 => tmp_V_fu_186_p2(15),
      I4 => tmp_V_fu_186_p2(9),
      O => \sub_ln1049_reg_454[0]_i_8_n_13\
    );
\sub_ln1049_reg_454[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAEAFAE"
    )
        port map (
      I0 => tmp_V_fu_186_p2(4),
      I1 => tmp_V_fu_186_p2(2),
      I2 => tmp_V_fu_186_p2(3),
      I3 => modI_V_reg_430(0),
      I4 => tmp_V_fu_186_p2(1),
      O => \sub_ln1049_reg_454[0]_i_9_n_13\
    );
\sub_ln1049_reg_454[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0200"
    )
        port map (
      I0 => \sub_ln1049_reg_454[3]_inv_i_4_n_13\,
      I1 => tmp_V_fu_186_p2(11),
      I2 => tmp_V_fu_186_p2(12),
      I3 => \sub_ln1049_reg_454[1]_i_2_n_13\,
      I4 => \sub_ln1049_reg_454[1]_i_3_n_13\,
      I5 => \sub_ln1049_reg_454[1]_i_4_n_13\,
      O => \sub_ln1049_reg_454[1]_i_1_n_13\
    );
\sub_ln1049_reg_454[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEEE"
    )
        port map (
      I0 => tmp_V_fu_186_p2(10),
      I1 => tmp_V_fu_186_p2(9),
      I2 => tmp_V_fu_186_p2(7),
      I3 => tmp_V_fu_186_p2(8),
      I4 => \sub_ln1049_reg_454[1]_i_5_n_13\,
      O => \sub_ln1049_reg_454[1]_i_2_n_13\
    );
\sub_ln1049_reg_454[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404440404040"
    )
        port map (
      I0 => modI_V_reg_430(12),
      I1 => \sub_ln1049_reg_454[1]_i_6_n_13\,
      I2 => \sub_ln1049_reg_454[1]_i_7_n_13\,
      I3 => modI_V_reg_430(8),
      I4 => modI_V_reg_430(7),
      I5 => \sub_ln1049_reg_454[1]_i_8_n_13\,
      O => \sub_ln1049_reg_454[1]_i_3_n_13\
    );
\sub_ln1049_reg_454[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8C8C8C8FFFFFFC8"
    )
        port map (
      I0 => tmp_V_fu_186_p2(13),
      I1 => \sub_ln1049_reg_454[3]_inv_i_4_n_13\,
      I2 => tmp_V_fu_186_p2(14),
      I3 => modI_V_reg_430(14),
      I4 => modI_V_reg_430(13),
      I5 => modI_V_reg_430(15),
      O => \sub_ln1049_reg_454[1]_i_4_n_13\
    );
\sub_ln1049_reg_454[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0302"
    )
        port map (
      I0 => tmp_V_fu_186_p2(2),
      I1 => tmp_V_fu_186_p2(4),
      I2 => tmp_V_fu_186_p2(3),
      I3 => tmp_V_fu_186_p2(1),
      I4 => tmp_V_fu_186_p2(6),
      I5 => tmp_V_fu_186_p2(5),
      O => \sub_ln1049_reg_454[1]_i_5_n_13\
    );
\sub_ln1049_reg_454[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => modI_V_reg_430(11),
      I1 => modI_V_reg_430(15),
      O => \sub_ln1049_reg_454[1]_i_6_n_13\
    );
\sub_ln1049_reg_454[1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => modI_V_reg_430(10),
      I1 => modI_V_reg_430(9),
      O => \sub_ln1049_reg_454[1]_i_7_n_13\
    );
\sub_ln1049_reg_454[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFEEEFEEEFEEEE"
    )
        port map (
      I0 => modI_V_reg_430(6),
      I1 => modI_V_reg_430(5),
      I2 => modI_V_reg_430(3),
      I3 => modI_V_reg_430(4),
      I4 => modI_V_reg_430(1),
      I5 => modI_V_reg_430(2),
      O => \sub_ln1049_reg_454[1]_i_8_n_13\
    );
\sub_ln1049_reg_454[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFFFE"
    )
        port map (
      I0 => \sub_ln1049_reg_454[2]_i_2_n_13\,
      I1 => \sub_ln1049_reg_454[3]_inv_i_5_n_13\,
      I2 => \sub_ln1049_reg_454[3]_inv_i_6_n_13\,
      I3 => modI_V_reg_430(12),
      I4 => modI_V_reg_430(15),
      I5 => \sub_ln1049_reg_454[2]_i_3_n_13\,
      O => sub_ln1049_fu_229_p2(2)
    );
\sub_ln1049_reg_454[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \icmp_ln1040_reg_441[0]_i_3_n_13\,
      I1 => modI_V_reg_430(15),
      I2 => modI_V_reg_430(8),
      I3 => modI_V_reg_430(7),
      I4 => modI_V_reg_430(10),
      I5 => modI_V_reg_430(9),
      O => \sub_ln1049_reg_454[2]_i_2_n_13\
    );
\sub_ln1049_reg_454[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444440"
    )
        port map (
      I0 => \sub_ln1049_reg_454[3]_inv_i_3_n_13\,
      I1 => \sub_ln1049_reg_454[3]_inv_i_4_n_13\,
      I2 => tmp_V_fu_186_p2(3),
      I3 => tmp_V_fu_186_p2(4),
      I4 => tmp_V_fu_186_p2(5),
      I5 => tmp_V_fu_186_p2(6),
      O => \sub_ln1049_reg_454[2]_i_3_n_13\
    );
\sub_ln1049_reg_454[3]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000DDD"
    )
        port map (
      I0 => \sub_ln1049_reg_454[3]_inv_i_2_n_13\,
      I1 => modI_V_reg_430(15),
      I2 => \sub_ln1049_reg_454[3]_inv_i_3_n_13\,
      I3 => \sub_ln1049_reg_454[3]_inv_i_4_n_13\,
      I4 => \sub_ln1049_reg_454[3]_inv_i_5_n_13\,
      I5 => \sub_ln1049_reg_454[3]_inv_i_6_n_13\,
      O => sub_ln1049_fu_229_p2(3)
    );
\sub_ln1049_reg_454[3]_inv_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => modI_V_reg_430(12),
      I1 => modI_V_reg_430(8),
      I2 => modI_V_reg_430(7),
      I3 => modI_V_reg_430(10),
      I4 => modI_V_reg_430(9),
      O => \sub_ln1049_reg_454[3]_inv_i_2_n_13\
    );
\sub_ln1049_reg_454[3]_inv_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_V_fu_186_p2(10),
      I1 => tmp_V_fu_186_p2(9),
      I2 => tmp_V_fu_186_p2(8),
      I3 => tmp_V_fu_186_p2(7),
      O => \sub_ln1049_reg_454[3]_inv_i_3_n_13\
    );
\sub_ln1049_reg_454[3]_inv_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => tmp_V_fu_186_p2(15),
      I1 => modI_V_reg_430(15),
      I2 => \tmp_V_2_reg_446_reg[16]_i_2_n_13\,
      O => \sub_ln1049_reg_454[3]_inv_i_4_n_13\
    );
\sub_ln1049_reg_454[3]_inv_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0EEEE0000EEEE"
    )
        port map (
      I0 => modI_V_reg_430(13),
      I1 => modI_V_reg_430(14),
      I2 => tmp_V_fu_186_p2(14),
      I3 => tmp_V_fu_186_p2(15),
      I4 => modI_V_reg_430(15),
      I5 => \tmp_V_2_reg_446_reg[16]_i_2_n_13\,
      O => \sub_ln1049_reg_454[3]_inv_i_5_n_13\
    );
\sub_ln1049_reg_454[3]_inv_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4F4F4F4F4F444"
    )
        port map (
      I0 => modI_V_reg_430(15),
      I1 => modI_V_reg_430(11),
      I2 => \sub_ln1049_reg_454[3]_inv_i_4_n_13\,
      I3 => tmp_V_fu_186_p2(13),
      I4 => tmp_V_fu_186_p2(11),
      I5 => tmp_V_fu_186_p2(12),
      O => \sub_ln1049_reg_454[3]_inv_i_6_n_13\
    );
\sub_ln1049_reg_454[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => tmp_V_fu_186_p2(15),
      I1 => \tmp_V_2_reg_446_reg[16]_i_2_n_13\,
      I2 => modI_V_reg_430(15),
      O => sub_ln1049_fu_229_p2(4)
    );
\sub_ln1049_reg_454_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \sub_ln1049_reg_454[0]_i_1_n_13\,
      Q => \sub_ln1049_reg_454_reg_n_13_[0]\,
      R => '0'
    );
\sub_ln1049_reg_454_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \sub_ln1049_reg_454[1]_i_1_n_13\,
      Q => \sub_ln1049_reg_454_reg_n_13_[1]\,
      R => '0'
    );
\sub_ln1049_reg_454_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => sub_ln1049_fu_229_p2(2),
      Q => \sub_ln1049_reg_454_reg_n_13_[2]\,
      R => '0'
    );
\sub_ln1049_reg_454_reg[3]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => sub_ln1049_fu_229_p2(3),
      Q => \sub_ln1049_reg_454_reg[3]_inv_n_13\,
      R => '0'
    );
\sub_ln1049_reg_454_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => sub_ln1049_fu_229_p2(4),
      Q => \sub_ln1049_reg_454_reg_n_13_[4]\,
      R => '0'
    );
\tmp_V_2_reg_446[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_V_fu_186_p2(10),
      I1 => modI_V_reg_430(15),
      I2 => modI_V_reg_430(10),
      O => tmp_V_2_fu_192_p3(10)
    );
\tmp_V_2_reg_446[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_V_fu_186_p2(11),
      I1 => modI_V_reg_430(15),
      I2 => modI_V_reg_430(11),
      O => tmp_V_2_fu_192_p3(11)
    );
\tmp_V_2_reg_446[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_V_fu_186_p2(12),
      I1 => modI_V_reg_430(15),
      I2 => modI_V_reg_430(12),
      O => tmp_V_2_fu_192_p3(12)
    );
\tmp_V_2_reg_446[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => modI_V_reg_430(12),
      O => \tmp_V_2_reg_446[12]_i_3_n_13\
    );
\tmp_V_2_reg_446[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => modI_V_reg_430(11),
      O => \tmp_V_2_reg_446[12]_i_4_n_13\
    );
\tmp_V_2_reg_446[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => modI_V_reg_430(10),
      O => \tmp_V_2_reg_446[12]_i_5_n_13\
    );
\tmp_V_2_reg_446[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => modI_V_reg_430(9),
      O => \tmp_V_2_reg_446[12]_i_6_n_13\
    );
\tmp_V_2_reg_446[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_V_fu_186_p2(13),
      I1 => modI_V_reg_430(15),
      I2 => modI_V_reg_430(13),
      O => tmp_V_2_fu_192_p3(13)
    );
\tmp_V_2_reg_446[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_V_fu_186_p2(14),
      I1 => modI_V_reg_430(15),
      I2 => modI_V_reg_430(14),
      O => tmp_V_2_fu_192_p3(14)
    );
\tmp_V_2_reg_446[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_V_fu_186_p2(15),
      I1 => modI_V_reg_430(15),
      O => tmp_V_2_fu_192_p3(15)
    );
\tmp_V_2_reg_446[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => modI_V_reg_430(15),
      I1 => \tmp_V_2_reg_446_reg[16]_i_2_n_13\,
      O => tmp_V_2_fu_192_p3(16)
    );
\tmp_V_2_reg_446[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => modI_V_reg_430(15),
      O => \tmp_V_2_reg_446[16]_i_3_n_13\
    );
\tmp_V_2_reg_446[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => modI_V_reg_430(14),
      O => \tmp_V_2_reg_446[16]_i_4_n_13\
    );
\tmp_V_2_reg_446[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => modI_V_reg_430(13),
      O => \tmp_V_2_reg_446[16]_i_5_n_13\
    );
\tmp_V_2_reg_446[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_V_fu_186_p2(1),
      I1 => modI_V_reg_430(15),
      I2 => modI_V_reg_430(1),
      O => tmp_V_2_fu_192_p3(1)
    );
\tmp_V_2_reg_446[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_V_fu_186_p2(2),
      I1 => modI_V_reg_430(15),
      I2 => modI_V_reg_430(2),
      O => tmp_V_2_fu_192_p3(2)
    );
\tmp_V_2_reg_446[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_V_fu_186_p2(3),
      I1 => modI_V_reg_430(15),
      I2 => modI_V_reg_430(3),
      O => tmp_V_2_fu_192_p3(3)
    );
\tmp_V_2_reg_446[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_V_fu_186_p2(4),
      I1 => modI_V_reg_430(15),
      I2 => modI_V_reg_430(4),
      O => tmp_V_2_fu_192_p3(4)
    );
\tmp_V_2_reg_446[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => modI_V_reg_430(0),
      O => \tmp_V_2_reg_446[4]_i_3_n_13\
    );
\tmp_V_2_reg_446[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => modI_V_reg_430(4),
      O => \tmp_V_2_reg_446[4]_i_4_n_13\
    );
\tmp_V_2_reg_446[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => modI_V_reg_430(3),
      O => \tmp_V_2_reg_446[4]_i_5_n_13\
    );
\tmp_V_2_reg_446[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => modI_V_reg_430(2),
      O => \tmp_V_2_reg_446[4]_i_6_n_13\
    );
\tmp_V_2_reg_446[4]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => modI_V_reg_430(1),
      O => \tmp_V_2_reg_446[4]_i_7_n_13\
    );
\tmp_V_2_reg_446[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_V_fu_186_p2(5),
      I1 => modI_V_reg_430(15),
      I2 => modI_V_reg_430(5),
      O => tmp_V_2_fu_192_p3(5)
    );
\tmp_V_2_reg_446[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_V_fu_186_p2(6),
      I1 => modI_V_reg_430(15),
      I2 => modI_V_reg_430(6),
      O => tmp_V_2_fu_192_p3(6)
    );
\tmp_V_2_reg_446[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_V_fu_186_p2(7),
      I1 => modI_V_reg_430(15),
      I2 => modI_V_reg_430(7),
      O => tmp_V_2_fu_192_p3(7)
    );
\tmp_V_2_reg_446[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_V_fu_186_p2(8),
      I1 => modI_V_reg_430(15),
      I2 => modI_V_reg_430(8),
      O => tmp_V_2_fu_192_p3(8)
    );
\tmp_V_2_reg_446[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => modI_V_reg_430(8),
      O => \tmp_V_2_reg_446[8]_i_3_n_13\
    );
\tmp_V_2_reg_446[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => modI_V_reg_430(7),
      O => \tmp_V_2_reg_446[8]_i_4_n_13\
    );
\tmp_V_2_reg_446[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => modI_V_reg_430(6),
      O => \tmp_V_2_reg_446[8]_i_5_n_13\
    );
\tmp_V_2_reg_446[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => modI_V_reg_430(5),
      O => \tmp_V_2_reg_446[8]_i_6_n_13\
    );
\tmp_V_2_reg_446[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_V_fu_186_p2(9),
      I1 => modI_V_reg_430(15),
      I2 => modI_V_reg_430(9),
      O => tmp_V_2_fu_192_p3(9)
    );
\tmp_V_2_reg_446_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => modI_V_reg_430(0),
      Q => tmp_V_2_reg_446(0),
      R => '0'
    );
\tmp_V_2_reg_446_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp_V_2_fu_192_p3(10),
      Q => tmp_V_2_reg_446(10),
      R => '0'
    );
\tmp_V_2_reg_446_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp_V_2_fu_192_p3(11),
      Q => tmp_V_2_reg_446(11),
      R => '0'
    );
\tmp_V_2_reg_446_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp_V_2_fu_192_p3(12),
      Q => tmp_V_2_reg_446(12),
      R => '0'
    );
\tmp_V_2_reg_446_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_V_2_reg_446_reg[8]_i_2_n_13\,
      CO(3) => \tmp_V_2_reg_446_reg[12]_i_2_n_13\,
      CO(2) => \tmp_V_2_reg_446_reg[12]_i_2_n_14\,
      CO(1) => \tmp_V_2_reg_446_reg[12]_i_2_n_15\,
      CO(0) => \tmp_V_2_reg_446_reg[12]_i_2_n_16\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_V_fu_186_p2(12 downto 9),
      S(3) => \tmp_V_2_reg_446[12]_i_3_n_13\,
      S(2) => \tmp_V_2_reg_446[12]_i_4_n_13\,
      S(1) => \tmp_V_2_reg_446[12]_i_5_n_13\,
      S(0) => \tmp_V_2_reg_446[12]_i_6_n_13\
    );
\tmp_V_2_reg_446_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp_V_2_fu_192_p3(13),
      Q => tmp_V_2_reg_446(13),
      R => '0'
    );
\tmp_V_2_reg_446_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp_V_2_fu_192_p3(14),
      Q => tmp_V_2_reg_446(14),
      R => '0'
    );
\tmp_V_2_reg_446_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp_V_2_fu_192_p3(15),
      Q => tmp_V_2_reg_446(15),
      R => '0'
    );
\tmp_V_2_reg_446_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp_V_2_fu_192_p3(16),
      Q => tmp_V_2_reg_446(16),
      R => '0'
    );
\tmp_V_2_reg_446_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_V_2_reg_446_reg[12]_i_2_n_13\,
      CO(3) => \tmp_V_2_reg_446_reg[16]_i_2_n_13\,
      CO(2) => \NLW_tmp_V_2_reg_446_reg[16]_i_2_CO_UNCONNECTED\(2),
      CO(1) => \tmp_V_2_reg_446_reg[16]_i_2_n_15\,
      CO(0) => \tmp_V_2_reg_446_reg[16]_i_2_n_16\,
      CYINIT => '0',
      DI(3 downto 0) => B"0100",
      O(3) => \NLW_tmp_V_2_reg_446_reg[16]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_V_fu_186_p2(15 downto 13),
      S(3) => '1',
      S(2) => \tmp_V_2_reg_446[16]_i_3_n_13\,
      S(1) => \tmp_V_2_reg_446[16]_i_4_n_13\,
      S(0) => \tmp_V_2_reg_446[16]_i_5_n_13\
    );
\tmp_V_2_reg_446_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp_V_2_fu_192_p3(1),
      Q => tmp_V_2_reg_446(1),
      R => '0'
    );
\tmp_V_2_reg_446_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp_V_2_fu_192_p3(2),
      Q => tmp_V_2_reg_446(2),
      R => '0'
    );
\tmp_V_2_reg_446_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp_V_2_fu_192_p3(3),
      Q => tmp_V_2_reg_446(3),
      R => '0'
    );
\tmp_V_2_reg_446_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp_V_2_fu_192_p3(4),
      Q => tmp_V_2_reg_446(4),
      R => '0'
    );
\tmp_V_2_reg_446_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_V_2_reg_446_reg[4]_i_2_n_13\,
      CO(2) => \tmp_V_2_reg_446_reg[4]_i_2_n_14\,
      CO(1) => \tmp_V_2_reg_446_reg[4]_i_2_n_15\,
      CO(0) => \tmp_V_2_reg_446_reg[4]_i_2_n_16\,
      CYINIT => \tmp_V_2_reg_446[4]_i_3_n_13\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_V_fu_186_p2(4 downto 1),
      S(3) => \tmp_V_2_reg_446[4]_i_4_n_13\,
      S(2) => \tmp_V_2_reg_446[4]_i_5_n_13\,
      S(1) => \tmp_V_2_reg_446[4]_i_6_n_13\,
      S(0) => \tmp_V_2_reg_446[4]_i_7_n_13\
    );
\tmp_V_2_reg_446_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp_V_2_fu_192_p3(5),
      Q => tmp_V_2_reg_446(5),
      R => '0'
    );
\tmp_V_2_reg_446_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp_V_2_fu_192_p3(6),
      Q => tmp_V_2_reg_446(6),
      R => '0'
    );
\tmp_V_2_reg_446_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp_V_2_fu_192_p3(7),
      Q => tmp_V_2_reg_446(7),
      R => '0'
    );
\tmp_V_2_reg_446_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp_V_2_fu_192_p3(8),
      Q => tmp_V_2_reg_446(8),
      R => '0'
    );
\tmp_V_2_reg_446_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_V_2_reg_446_reg[4]_i_2_n_13\,
      CO(3) => \tmp_V_2_reg_446_reg[8]_i_2_n_13\,
      CO(2) => \tmp_V_2_reg_446_reg[8]_i_2_n_14\,
      CO(1) => \tmp_V_2_reg_446_reg[8]_i_2_n_15\,
      CO(0) => \tmp_V_2_reg_446_reg[8]_i_2_n_16\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_V_fu_186_p2(8 downto 5),
      S(3) => \tmp_V_2_reg_446[8]_i_3_n_13\,
      S(2) => \tmp_V_2_reg_446[8]_i_4_n_13\,
      S(1) => \tmp_V_2_reg_446[8]_i_5_n_13\,
      S(0) => \tmp_V_2_reg_446[8]_i_6_n_13\
    );
\tmp_V_2_reg_446_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp_V_2_fu_192_p3(9),
      Q => tmp_V_2_reg_446(9),
      R => '0'
    );
\trunc_ln5_reg_481[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005530"
    )
        port map (
      I0 => \trunc_ln5_reg_481[0]_i_2_n_13\,
      I1 => \trunc_ln5_reg_481[1]_i_2_n_13\,
      I2 => tmp_V_2_reg_446(1),
      I3 => \sub_ln1049_reg_454_reg_n_13_[0]\,
      I4 => \trunc_ln5_reg_481_reg[15]_i_5_n_16\,
      I5 => sub_ln1064_fu_362_p2(1),
      O => m_2_fu_386_p2(1)
    );
\trunc_ln5_reg_481[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => sub_ln1064_fu_362_p2(2),
      I1 => tmp_V_2_reg_446(0),
      I2 => sub_ln1064_fu_362_p2(4),
      I3 => sub_ln1064_fu_362_p2(3),
      O => \trunc_ln5_reg_481[0]_i_2_n_13\
    );
\trunc_ln5_reg_481[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FF4747"
    )
        port map (
      I0 => \trunc_ln5_reg_481[11]_i_2_n_13\,
      I1 => sub_ln1064_fu_362_p2(1),
      I2 => \trunc_ln5_reg_481[11]_i_4_n_13\,
      I3 => \trunc_ln5_reg_481[10]_i_2_n_13\,
      I4 => \sub_ln1049_reg_454_reg_n_13_[0]\,
      I5 => \trunc_ln5_reg_481_reg[15]_i_5_n_16\,
      O => m_2_fu_386_p2(11)
    );
\trunc_ln5_reg_481[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \trunc_ln5_reg_481[10]_i_3_n_13\,
      I1 => sub_ln1064_fu_362_p2(1),
      I2 => \trunc_ln5_reg_481[12]_i_3_n_13\,
      O => \trunc_ln5_reg_481[10]_i_2_n_13\
    );
\trunc_ln5_reg_481[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFF44FFCFFF77"
    )
        port map (
      I0 => tmp_V_2_reg_446(4),
      I1 => sub_ln1064_fu_362_p2(2),
      I2 => tmp_V_2_reg_446(0),
      I3 => sub_ln1064_fu_362_p2(4),
      I4 => sub_ln1064_fu_362_p2(3),
      I5 => tmp_V_2_reg_446(8),
      O => \trunc_ln5_reg_481[10]_i_3_n_13\
    );
\trunc_ln5_reg_481[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004747000000FF"
    )
        port map (
      I0 => \trunc_ln5_reg_481[11]_i_2_n_13\,
      I1 => sub_ln1064_fu_362_p2(1),
      I2 => \trunc_ln5_reg_481[11]_i_4_n_13\,
      I3 => \trunc_ln5_reg_481[12]_i_2_n_13\,
      I4 => \trunc_ln5_reg_481_reg[15]_i_5_n_16\,
      I5 => \sub_ln1049_reg_454_reg_n_13_[0]\,
      O => m_2_fu_386_p2(12)
    );
\trunc_ln5_reg_481[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCC47FFFFFF47"
    )
        port map (
      I0 => tmp_V_2_reg_446(1),
      I1 => sub_ln1064_fu_362_p2(3),
      I2 => tmp_V_2_reg_446(9),
      I3 => sub_ln1064_fu_362_p2(2),
      I4 => sub_ln1064_fu_362_p2(4),
      I5 => tmp_V_2_reg_446(5),
      O => \trunc_ln5_reg_481[11]_i_2_n_13\
    );
\trunc_ln5_reg_481[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCC47FFFFFF47"
    )
        port map (
      I0 => tmp_V_2_reg_446(3),
      I1 => sub_ln1064_fu_362_p2(3),
      I2 => tmp_V_2_reg_446(11),
      I3 => sub_ln1064_fu_362_p2(2),
      I4 => sub_ln1064_fu_362_p2(4),
      I5 => tmp_V_2_reg_446(7),
      O => \trunc_ln5_reg_481[11]_i_4_n_13\
    );
\trunc_ln5_reg_481[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln1049_reg_454_reg_n_13_[0]\,
      O => \trunc_ln5_reg_481[11]_i_5_n_13\
    );
\trunc_ln5_reg_481[11]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln1049_reg_454_reg_n_13_[4]\,
      O => \trunc_ln5_reg_481[11]_i_6_n_13\
    );
\trunc_ln5_reg_481[11]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln1049_reg_454_reg_n_13_[2]\,
      O => \trunc_ln5_reg_481[11]_i_7_n_13\
    );
\trunc_ln5_reg_481[11]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln1049_reg_454_reg_n_13_[1]\,
      O => \trunc_ln5_reg_481[11]_i_8_n_13\
    );
\trunc_ln5_reg_481[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0035"
    )
        port map (
      I0 => \trunc_ln5_reg_481[13]_i_2_n_13\,
      I1 => \trunc_ln5_reg_481[12]_i_2_n_13\,
      I2 => \sub_ln1049_reg_454_reg_n_13_[0]\,
      I3 => \trunc_ln5_reg_481_reg[15]_i_5_n_16\,
      O => m_2_fu_386_p2(13)
    );
\trunc_ln5_reg_481[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88BB888B"
    )
        port map (
      I0 => \trunc_ln5_reg_481[12]_i_3_n_13\,
      I1 => sub_ln1064_fu_362_p2(1),
      I2 => \trunc_ln5_reg_481[14]_i_3_n_13\,
      I3 => \trunc_ln5_reg_481[14]_i_4_n_13\,
      I4 => sub_ln1064_fu_362_p2(2),
      O => \trunc_ln5_reg_481[12]_i_2_n_13\
    );
\trunc_ln5_reg_481[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF5F0F3FFF5FFF3"
    )
        port map (
      I0 => tmp_V_2_reg_446(2),
      I1 => tmp_V_2_reg_446(10),
      I2 => sub_ln1064_fu_362_p2(4),
      I3 => sub_ln1064_fu_362_p2(2),
      I4 => sub_ln1064_fu_362_p2(3),
      I5 => tmp_V_2_reg_446(6),
      O => \trunc_ln5_reg_481[12]_i_3_n_13\
    );
\trunc_ln5_reg_481[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1310"
    )
        port map (
      I0 => \trunc_ln5_reg_481[13]_i_2_n_13\,
      I1 => \trunc_ln5_reg_481_reg[15]_i_5_n_16\,
      I2 => \sub_ln1049_reg_454_reg_n_13_[0]\,
      I3 => \trunc_ln5_reg_481[14]_i_2_n_13\,
      O => m_2_fu_386_p2(14)
    );
\trunc_ln5_reg_481[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \trunc_ln5_reg_481[11]_i_4_n_13\,
      I1 => sub_ln1064_fu_362_p2(1),
      I2 => sub_ln1064_fu_362_p2(4),
      I3 => \trunc_ln5_reg_481[15]_i_9_n_13\,
      O => \trunc_ln5_reg_481[13]_i_2_n_13\
    );
\trunc_ln5_reg_481[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => \trunc_ln5_reg_481[15]_i_6_n_13\,
      I1 => \sub_ln1049_reg_454_reg_n_13_[0]\,
      I2 => \trunc_ln5_reg_481_reg[15]_i_5_n_16\,
      I3 => \trunc_ln5_reg_481[14]_i_2_n_13\,
      O => m_2_fu_386_p2(15)
    );
\trunc_ln5_reg_481[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CECE0000CECEFF00"
    )
        port map (
      I0 => \trunc_ln5_reg_481[14]_i_3_n_13\,
      I1 => \trunc_ln5_reg_481[14]_i_4_n_13\,
      I2 => sub_ln1064_fu_362_p2(2),
      I3 => \trunc_ln5_reg_481[15]_i_7_n_13\,
      I4 => sub_ln1064_fu_362_p2(1),
      I5 => sub_ln1064_fu_362_p2(4),
      O => \trunc_ln5_reg_481[14]_i_2_n_13\
    );
\trunc_ln5_reg_481[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => tmp_V_2_reg_446(4),
      I1 => sub_ln1064_fu_362_p2(4),
      I2 => sub_ln1064_fu_362_p2(3),
      I3 => tmp_V_2_reg_446(12),
      O => \trunc_ln5_reg_481[14]_i_3_n_13\
    );
\trunc_ln5_reg_481[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A80008"
    )
        port map (
      I0 => sub_ln1064_fu_362_p2(2),
      I1 => tmp_V_2_reg_446(8),
      I2 => sub_ln1064_fu_362_p2(3),
      I3 => sub_ln1064_fu_362_p2(4),
      I4 => tmp_V_2_reg_446(0),
      O => \trunc_ln5_reg_481[14]_i_4_n_13\
    );
\trunc_ln5_reg_481[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \icmp_ln1040_reg_441_reg_n_13_[0]\,
      O => trunc_ln5_reg_4810
    );
\trunc_ln5_reg_481[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => tmp_V_2_reg_446(15),
      I1 => tmp_V_2_reg_446(7),
      I2 => sub_ln1064_fu_362_p2(2),
      I3 => tmp_V_2_reg_446(3),
      I4 => sub_ln1064_fu_362_p2(3),
      I5 => tmp_V_2_reg_446(11),
      O => \trunc_ln5_reg_481[15]_i_10_n_13\
    );
\trunc_ln5_reg_481[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0E000E"
    )
        port map (
      I0 => \trunc_ln5_reg_481[15]_i_3_n_13\,
      I1 => \trunc_ln5_reg_481[15]_i_4_n_13\,
      I2 => \trunc_ln5_reg_481_reg[15]_i_5_n_16\,
      I3 => \sub_ln1049_reg_454_reg_n_13_[0]\,
      I4 => \trunc_ln5_reg_481[15]_i_6_n_13\,
      O => m_2_fu_386_p2(16)
    );
\trunc_ln5_reg_481[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000444000000040"
    )
        port map (
      I0 => sub_ln1064_fu_362_p2(1),
      I1 => sub_ln1064_fu_362_p2(2),
      I2 => tmp_V_2_reg_446(12),
      I3 => sub_ln1064_fu_362_p2(3),
      I4 => sub_ln1064_fu_362_p2(4),
      I5 => tmp_V_2_reg_446(4),
      O => \trunc_ln5_reg_481[15]_i_3_n_13\
    );
\trunc_ln5_reg_481[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"220022F0"
    )
        port map (
      I0 => \trunc_ln5_reg_481[15]_i_7_n_13\,
      I1 => sub_ln1064_fu_362_p2(4),
      I2 => \trunc_ln5_reg_481[15]_i_8_n_13\,
      I3 => sub_ln1064_fu_362_p2(1),
      I4 => sub_ln1064_fu_362_p2(2),
      O => \trunc_ln5_reg_481[15]_i_4_n_13\
    );
\trunc_ln5_reg_481[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \trunc_ln5_reg_481[15]_i_9_n_13\,
      I1 => \trunc_ln5_reg_481[15]_i_10_n_13\,
      I2 => sub_ln1064_fu_362_p2(1),
      I3 => sub_ln1064_fu_362_p2(4),
      O => \trunc_ln5_reg_481[15]_i_6_n_13\
    );
\trunc_ln5_reg_481[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => tmp_V_2_reg_446(14),
      I1 => tmp_V_2_reg_446(6),
      I2 => sub_ln1064_fu_362_p2(2),
      I3 => tmp_V_2_reg_446(2),
      I4 => sub_ln1064_fu_362_p2(3),
      I5 => tmp_V_2_reg_446(10),
      O => \trunc_ln5_reg_481[15]_i_7_n_13\
    );
\trunc_ln5_reg_481[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => tmp_V_2_reg_446(16),
      I1 => tmp_V_2_reg_446(8),
      I2 => tmp_V_2_reg_446(0),
      I3 => sub_ln1064_fu_362_p2(4),
      I4 => sub_ln1064_fu_362_p2(3),
      O => \trunc_ln5_reg_481[15]_i_8_n_13\
    );
\trunc_ln5_reg_481[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => tmp_V_2_reg_446(13),
      I1 => tmp_V_2_reg_446(5),
      I2 => sub_ln1064_fu_362_p2(2),
      I3 => tmp_V_2_reg_446(1),
      I4 => sub_ln1064_fu_362_p2(3),
      I5 => tmp_V_2_reg_446(9),
      O => \trunc_ln5_reg_481[15]_i_9_n_13\
    );
\trunc_ln5_reg_481[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000404000000FF"
    )
        port map (
      I0 => \trunc_ln5_reg_481[1]_i_2_n_13\,
      I1 => tmp_V_2_reg_446(1),
      I2 => sub_ln1064_fu_362_p2(1),
      I3 => \trunc_ln5_reg_481[2]_i_2_n_13\,
      I4 => \trunc_ln5_reg_481_reg[15]_i_5_n_16\,
      I5 => \sub_ln1049_reg_454_reg_n_13_[0]\,
      O => m_2_fu_386_p2(2)
    );
\trunc_ln5_reg_481[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sub_ln1064_fu_362_p2(3),
      I1 => sub_ln1064_fu_362_p2(2),
      I2 => sub_ln1064_fu_362_p2(4),
      O => \trunc_ln5_reg_481[1]_i_2_n_13\
    );
\trunc_ln5_reg_481[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0503"
    )
        port map (
      I0 => \trunc_ln5_reg_481[2]_i_2_n_13\,
      I1 => \trunc_ln5_reg_481[3]_i_2_n_13\,
      I2 => \trunc_ln5_reg_481_reg[15]_i_5_n_16\,
      I3 => \sub_ln1049_reg_454_reg_n_13_[0]\,
      O => m_2_fu_386_p2(3)
    );
\trunc_ln5_reg_481[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF4FFFFFFF7"
    )
        port map (
      I0 => tmp_V_2_reg_446(0),
      I1 => sub_ln1064_fu_362_p2(1),
      I2 => sub_ln1064_fu_362_p2(4),
      I3 => sub_ln1064_fu_362_p2(2),
      I4 => sub_ln1064_fu_362_p2(3),
      I5 => tmp_V_2_reg_446(2),
      O => \trunc_ln5_reg_481[2]_i_2_n_13\
    );
\trunc_ln5_reg_481[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0503"
    )
        port map (
      I0 => \trunc_ln5_reg_481[3]_i_2_n_13\,
      I1 => \trunc_ln5_reg_481[4]_i_2_n_13\,
      I2 => \trunc_ln5_reg_481_reg[15]_i_5_n_16\,
      I3 => \sub_ln1049_reg_454_reg_n_13_[0]\,
      O => m_2_fu_386_p2(4)
    );
\trunc_ln5_reg_481[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF4FFFFFFF7"
    )
        port map (
      I0 => tmp_V_2_reg_446(1),
      I1 => sub_ln1064_fu_362_p2(1),
      I2 => sub_ln1064_fu_362_p2(4),
      I3 => sub_ln1064_fu_362_p2(2),
      I4 => sub_ln1064_fu_362_p2(3),
      I5 => tmp_V_2_reg_446(3),
      O => \trunc_ln5_reg_481[3]_i_2_n_13\
    );
\trunc_ln5_reg_481[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0503"
    )
        port map (
      I0 => \trunc_ln5_reg_481[4]_i_2_n_13\,
      I1 => \trunc_ln5_reg_481[5]_i_2_n_13\,
      I2 => \trunc_ln5_reg_481_reg[15]_i_5_n_16\,
      I3 => \sub_ln1049_reg_454_reg_n_13_[0]\,
      O => m_2_fu_386_p2(5)
    );
\trunc_ln5_reg_481[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFEFF0000"
    )
        port map (
      I0 => sub_ln1064_fu_362_p2(4),
      I1 => sub_ln1064_fu_362_p2(2),
      I2 => sub_ln1064_fu_362_p2(3),
      I3 => tmp_V_2_reg_446(2),
      I4 => sub_ln1064_fu_362_p2(1),
      I5 => \trunc_ln5_reg_481[6]_i_3_n_13\,
      O => \trunc_ln5_reg_481[4]_i_2_n_13\
    );
\trunc_ln5_reg_481[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0503"
    )
        port map (
      I0 => \trunc_ln5_reg_481[5]_i_2_n_13\,
      I1 => \trunc_ln5_reg_481[6]_i_2_n_13\,
      I2 => \trunc_ln5_reg_481_reg[15]_i_5_n_16\,
      I3 => \sub_ln1049_reg_454_reg_n_13_[0]\,
      O => m_2_fu_386_p2(6)
    );
\trunc_ln5_reg_481[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDD00CFCFCF"
    )
        port map (
      I0 => tmp_V_2_reg_446(3),
      I1 => \trunc_ln5_reg_481[1]_i_2_n_13\,
      I2 => tmp_V_2_reg_446(5),
      I3 => tmp_V_2_reg_446(1),
      I4 => \trunc_ln5_reg_481[9]_i_3_n_13\,
      I5 => sub_ln1064_fu_362_p2(1),
      O => \trunc_ln5_reg_481[5]_i_2_n_13\
    );
\trunc_ln5_reg_481[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0503"
    )
        port map (
      I0 => \trunc_ln5_reg_481[6]_i_2_n_13\,
      I1 => \trunc_ln5_reg_481[7]_i_2_n_13\,
      I2 => \trunc_ln5_reg_481_reg[15]_i_5_n_16\,
      I3 => \sub_ln1049_reg_454_reg_n_13_[0]\,
      O => m_2_fu_386_p2(7)
    );
\trunc_ln5_reg_481[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00CFCFCF"
    )
        port map (
      I0 => \trunc_ln5_reg_481[6]_i_3_n_13\,
      I1 => \trunc_ln5_reg_481[1]_i_2_n_13\,
      I2 => tmp_V_2_reg_446(6),
      I3 => tmp_V_2_reg_446(2),
      I4 => \trunc_ln5_reg_481[9]_i_3_n_13\,
      I5 => sub_ln1064_fu_362_p2(1),
      O => \trunc_ln5_reg_481[6]_i_2_n_13\
    );
\trunc_ln5_reg_481[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF4FFF7"
    )
        port map (
      I0 => tmp_V_2_reg_446(0),
      I1 => sub_ln1064_fu_362_p2(2),
      I2 => sub_ln1064_fu_362_p2(3),
      I3 => sub_ln1064_fu_362_p2(4),
      I4 => tmp_V_2_reg_446(4),
      O => \trunc_ln5_reg_481[6]_i_3_n_13\
    );
\trunc_ln5_reg_481[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0503"
    )
        port map (
      I0 => \trunc_ln5_reg_481[7]_i_2_n_13\,
      I1 => \trunc_ln5_reg_481[8]_i_2_n_13\,
      I2 => \trunc_ln5_reg_481_reg[15]_i_5_n_16\,
      I3 => \sub_ln1049_reg_454_reg_n_13_[0]\,
      O => m_2_fu_386_p2(8)
    );
\trunc_ln5_reg_481[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222AAAA00F0F0F0"
    )
        port map (
      I0 => \trunc_ln5_reg_481[7]_i_3_n_13\,
      I1 => tmp_V_2_reg_446(1),
      I2 => \trunc_ln5_reg_481[7]_i_4_n_13\,
      I3 => tmp_V_2_reg_446(3),
      I4 => \trunc_ln5_reg_481[9]_i_3_n_13\,
      I5 => sub_ln1064_fu_362_p2(1),
      O => \trunc_ln5_reg_481[7]_i_2_n_13\
    );
\trunc_ln5_reg_481[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => sub_ln1064_fu_362_p2(4),
      I1 => sub_ln1064_fu_362_p2(2),
      I2 => sub_ln1064_fu_362_p2(3),
      I3 => tmp_V_2_reg_446(5),
      O => \trunc_ln5_reg_481[7]_i_3_n_13\
    );
\trunc_ln5_reg_481[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => sub_ln1064_fu_362_p2(4),
      I1 => sub_ln1064_fu_362_p2(2),
      I2 => sub_ln1064_fu_362_p2(3),
      I3 => tmp_V_2_reg_446(7),
      O => \trunc_ln5_reg_481[7]_i_4_n_13\
    );
\trunc_ln5_reg_481[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0503"
    )
        port map (
      I0 => \trunc_ln5_reg_481[8]_i_2_n_13\,
      I1 => \trunc_ln5_reg_481[9]_i_2_n_13\,
      I2 => \trunc_ln5_reg_481_reg[15]_i_5_n_16\,
      I3 => \sub_ln1049_reg_454_reg_n_13_[0]\,
      O => m_2_fu_386_p2(9)
    );
\trunc_ln5_reg_481[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0BBBFFFF0BBB0000"
    )
        port map (
      I0 => \trunc_ln5_reg_481[1]_i_2_n_13\,
      I1 => tmp_V_2_reg_446(6),
      I2 => tmp_V_2_reg_446(2),
      I3 => \trunc_ln5_reg_481[9]_i_3_n_13\,
      I4 => sub_ln1064_fu_362_p2(1),
      I5 => \trunc_ln5_reg_481[10]_i_3_n_13\,
      O => \trunc_ln5_reg_481[8]_i_2_n_13\
    );
\trunc_ln5_reg_481[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0503"
    )
        port map (
      I0 => \trunc_ln5_reg_481[9]_i_2_n_13\,
      I1 => \trunc_ln5_reg_481[10]_i_2_n_13\,
      I2 => \trunc_ln5_reg_481_reg[15]_i_5_n_16\,
      I3 => \sub_ln1049_reg_454_reg_n_13_[0]\,
      O => m_2_fu_386_p2(10)
    );
\trunc_ln5_reg_481[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0BBBFFFF0BBB0000"
    )
        port map (
      I0 => \trunc_ln5_reg_481[1]_i_2_n_13\,
      I1 => tmp_V_2_reg_446(7),
      I2 => tmp_V_2_reg_446(3),
      I3 => \trunc_ln5_reg_481[9]_i_3_n_13\,
      I4 => sub_ln1064_fu_362_p2(1),
      I5 => \trunc_ln5_reg_481[11]_i_2_n_13\,
      O => \trunc_ln5_reg_481[9]_i_2_n_13\
    );
\trunc_ln5_reg_481[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sub_ln1064_fu_362_p2(4),
      I1 => sub_ln1064_fu_362_p2(2),
      I2 => sub_ln1064_fu_362_p2(3),
      O => \trunc_ln5_reg_481[9]_i_3_n_13\
    );
\trunc_ln5_reg_481_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln5_reg_4810,
      D => m_2_fu_386_p2(1),
      Q => trunc_ln5_reg_481(0),
      R => '0'
    );
\trunc_ln5_reg_481_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln5_reg_4810,
      D => m_2_fu_386_p2(11),
      Q => trunc_ln5_reg_481(10),
      R => '0'
    );
\trunc_ln5_reg_481_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln5_reg_4810,
      D => m_2_fu_386_p2(12),
      Q => trunc_ln5_reg_481(11),
      R => '0'
    );
\trunc_ln5_reg_481_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trunc_ln5_reg_481_reg[11]_i_3_n_13\,
      CO(2) => \trunc_ln5_reg_481_reg[11]_i_3_n_14\,
      CO(1) => \trunc_ln5_reg_481_reg[11]_i_3_n_15\,
      CO(0) => \trunc_ln5_reg_481_reg[11]_i_3_n_16\,
      CYINIT => \trunc_ln5_reg_481[11]_i_5_n_13\,
      DI(3) => \trunc_ln5_reg_481[11]_i_6_n_13\,
      DI(2) => '0',
      DI(1) => \trunc_ln5_reg_481[11]_i_7_n_13\,
      DI(0) => \trunc_ln5_reg_481[11]_i_8_n_13\,
      O(3 downto 0) => sub_ln1064_fu_362_p2(4 downto 1),
      S(3) => \sub_ln1049_reg_454_reg_n_13_[4]\,
      S(2) => \sub_ln1049_reg_454_reg[3]_inv_n_13\,
      S(1) => \sub_ln1049_reg_454_reg_n_13_[2]\,
      S(0) => \sub_ln1049_reg_454_reg_n_13_[1]\
    );
\trunc_ln5_reg_481_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln5_reg_4810,
      D => m_2_fu_386_p2(13),
      Q => trunc_ln5_reg_481(12),
      R => '0'
    );
\trunc_ln5_reg_481_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln5_reg_4810,
      D => m_2_fu_386_p2(14),
      Q => trunc_ln5_reg_481(13),
      R => '0'
    );
\trunc_ln5_reg_481_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln5_reg_4810,
      D => m_2_fu_386_p2(15),
      Q => trunc_ln5_reg_481(14),
      R => '0'
    );
\trunc_ln5_reg_481_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln5_reg_4810,
      D => m_2_fu_386_p2(16),
      Q => trunc_ln5_reg_481(15),
      R => '0'
    );
\trunc_ln5_reg_481_reg[15]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln5_reg_481_reg[11]_i_3_n_13\,
      CO(3 downto 1) => \NLW_trunc_ln5_reg_481_reg[15]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \trunc_ln5_reg_481_reg[15]_i_5_n_16\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_trunc_ln5_reg_481_reg[15]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\trunc_ln5_reg_481_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln5_reg_4810,
      D => m_2_fu_386_p2(2),
      Q => trunc_ln5_reg_481(1),
      R => '0'
    );
\trunc_ln5_reg_481_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln5_reg_4810,
      D => m_2_fu_386_p2(3),
      Q => trunc_ln5_reg_481(2),
      R => '0'
    );
\trunc_ln5_reg_481_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln5_reg_4810,
      D => m_2_fu_386_p2(4),
      Q => trunc_ln5_reg_481(3),
      R => '0'
    );
\trunc_ln5_reg_481_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln5_reg_4810,
      D => m_2_fu_386_p2(5),
      Q => trunc_ln5_reg_481(4),
      R => '0'
    );
\trunc_ln5_reg_481_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln5_reg_4810,
      D => m_2_fu_386_p2(6),
      Q => trunc_ln5_reg_481(5),
      R => '0'
    );
\trunc_ln5_reg_481_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln5_reg_4810,
      D => m_2_fu_386_p2(7),
      Q => trunc_ln5_reg_481(6),
      R => '0'
    );
\trunc_ln5_reg_481_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln5_reg_4810,
      D => m_2_fu_386_p2(8),
      Q => trunc_ln5_reg_481(7),
      R => '0'
    );
\trunc_ln5_reg_481_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln5_reg_4810,
      D => m_2_fu_386_p2(9),
      Q => trunc_ln5_reg_481(8),
      R => '0'
    );
\trunc_ln5_reg_481_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln5_reg_4810,
      D => m_2_fu_386_p2(10),
      Q => trunc_ln5_reg_481(9),
      R => '0'
    );
\zext_ln215_reg_420_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => zext_ln215_reg_420_reg(0),
      Q => zext_ln215_reg_420_pp0_iter1_reg_reg(0),
      R => '0'
    );
\zext_ln215_reg_420_pp0_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => zext_ln215_reg_420_reg(10),
      Q => zext_ln215_reg_420_pp0_iter1_reg_reg(10),
      R => '0'
    );
\zext_ln215_reg_420_pp0_iter1_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => zext_ln215_reg_420_reg(11),
      Q => zext_ln215_reg_420_pp0_iter1_reg_reg(11),
      R => '0'
    );
\zext_ln215_reg_420_pp0_iter1_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => zext_ln215_reg_420_reg(12),
      Q => zext_ln215_reg_420_pp0_iter1_reg_reg(12),
      R => '0'
    );
\zext_ln215_reg_420_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => zext_ln215_reg_420_reg(1),
      Q => zext_ln215_reg_420_pp0_iter1_reg_reg(1),
      R => '0'
    );
\zext_ln215_reg_420_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => zext_ln215_reg_420_reg(2),
      Q => zext_ln215_reg_420_pp0_iter1_reg_reg(2),
      R => '0'
    );
\zext_ln215_reg_420_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => zext_ln215_reg_420_reg(3),
      Q => zext_ln215_reg_420_pp0_iter1_reg_reg(3),
      R => '0'
    );
\zext_ln215_reg_420_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => zext_ln215_reg_420_reg(4),
      Q => zext_ln215_reg_420_pp0_iter1_reg_reg(4),
      R => '0'
    );
\zext_ln215_reg_420_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => zext_ln215_reg_420_reg(5),
      Q => zext_ln215_reg_420_pp0_iter1_reg_reg(5),
      R => '0'
    );
\zext_ln215_reg_420_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => zext_ln215_reg_420_reg(6),
      Q => zext_ln215_reg_420_pp0_iter1_reg_reg(6),
      R => '0'
    );
\zext_ln215_reg_420_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => zext_ln215_reg_420_reg(7),
      Q => zext_ln215_reg_420_pp0_iter1_reg_reg(7),
      R => '0'
    );
\zext_ln215_reg_420_pp0_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => zext_ln215_reg_420_reg(8),
      Q => zext_ln215_reg_420_pp0_iter1_reg_reg(8),
      R => '0'
    );
\zext_ln215_reg_420_pp0_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => zext_ln215_reg_420_reg(9),
      Q => zext_ln215_reg_420_pp0_iter1_reg_reg(9),
      R => '0'
    );
\zext_ln215_reg_420_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => zext_ln215_reg_420_pp0_iter1_reg_reg(0),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_real_output_address0(0),
      R => '0'
    );
\zext_ln215_reg_420_pp0_iter2_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => zext_ln215_reg_420_pp0_iter1_reg_reg(10),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_real_output_address0(10),
      R => '0'
    );
\zext_ln215_reg_420_pp0_iter2_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => zext_ln215_reg_420_pp0_iter1_reg_reg(11),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_real_output_address0(11),
      R => '0'
    );
\zext_ln215_reg_420_pp0_iter2_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => zext_ln215_reg_420_pp0_iter1_reg_reg(12),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_real_output_address0(12),
      R => '0'
    );
\zext_ln215_reg_420_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => zext_ln215_reg_420_pp0_iter1_reg_reg(1),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_real_output_address0(1),
      R => '0'
    );
\zext_ln215_reg_420_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => zext_ln215_reg_420_pp0_iter1_reg_reg(2),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_real_output_address0(2),
      R => '0'
    );
\zext_ln215_reg_420_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => zext_ln215_reg_420_pp0_iter1_reg_reg(3),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_real_output_address0(3),
      R => '0'
    );
\zext_ln215_reg_420_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => zext_ln215_reg_420_pp0_iter1_reg_reg(4),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_real_output_address0(4),
      R => '0'
    );
\zext_ln215_reg_420_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => zext_ln215_reg_420_pp0_iter1_reg_reg(5),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_real_output_address0(5),
      R => '0'
    );
\zext_ln215_reg_420_pp0_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => zext_ln215_reg_420_pp0_iter1_reg_reg(6),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_real_output_address0(6),
      R => '0'
    );
\zext_ln215_reg_420_pp0_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => zext_ln215_reg_420_pp0_iter1_reg_reg(7),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_real_output_address0(7),
      R => '0'
    );
\zext_ln215_reg_420_pp0_iter2_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => zext_ln215_reg_420_pp0_iter1_reg_reg(8),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_real_output_address0(8),
      R => '0'
    );
\zext_ln215_reg_420_pp0_iter2_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => zext_ln215_reg_420_pp0_iter1_reg_reg(9),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_real_output_address0(9),
      R => '0'
    );
\zext_ln215_reg_420_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_28,
      Q => zext_ln215_reg_420_reg(0),
      R => '0'
    );
\zext_ln215_reg_420_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln215_reg_420_reg0,
      D => \i_fu_86_reg_n_13_[10]\,
      Q => zext_ln215_reg_420_reg(10),
      R => flow_control_loop_pipe_sequential_init_U_n_27
    );
\zext_ln215_reg_420_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln215_reg_420_reg0,
      D => \i_fu_86_reg_n_13_[11]\,
      Q => zext_ln215_reg_420_reg(11),
      R => flow_control_loop_pipe_sequential_init_U_n_27
    );
\zext_ln215_reg_420_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln215_reg_420_reg0,
      D => \i_fu_86_reg_n_13_[12]\,
      Q => zext_ln215_reg_420_reg(12),
      R => flow_control_loop_pipe_sequential_init_U_n_27
    );
\zext_ln215_reg_420_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln215_reg_420_reg0,
      D => \i_fu_86_reg_n_13_[1]\,
      Q => zext_ln215_reg_420_reg(1),
      R => flow_control_loop_pipe_sequential_init_U_n_27
    );
\zext_ln215_reg_420_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln215_reg_420_reg0,
      D => \i_fu_86_reg_n_13_[2]\,
      Q => zext_ln215_reg_420_reg(2),
      R => flow_control_loop_pipe_sequential_init_U_n_27
    );
\zext_ln215_reg_420_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln215_reg_420_reg0,
      D => \i_fu_86_reg_n_13_[3]\,
      Q => zext_ln215_reg_420_reg(3),
      R => flow_control_loop_pipe_sequential_init_U_n_27
    );
\zext_ln215_reg_420_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln215_reg_420_reg0,
      D => \i_fu_86_reg_n_13_[4]\,
      Q => zext_ln215_reg_420_reg(4),
      R => flow_control_loop_pipe_sequential_init_U_n_27
    );
\zext_ln215_reg_420_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln215_reg_420_reg0,
      D => \i_fu_86_reg_n_13_[5]\,
      Q => zext_ln215_reg_420_reg(5),
      R => flow_control_loop_pipe_sequential_init_U_n_27
    );
\zext_ln215_reg_420_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln215_reg_420_reg0,
      D => \i_fu_86_reg_n_13_[6]\,
      Q => zext_ln215_reg_420_reg(6),
      R => flow_control_loop_pipe_sequential_init_U_n_27
    );
\zext_ln215_reg_420_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln215_reg_420_reg0,
      D => \i_fu_86_reg_n_13_[7]\,
      Q => zext_ln215_reg_420_reg(7),
      R => flow_control_loop_pipe_sequential_init_U_n_27
    );
\zext_ln215_reg_420_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln215_reg_420_reg0,
      D => \i_fu_86_reg_n_13_[8]\,
      Q => zext_ln215_reg_420_reg(8),
      R => flow_control_loop_pipe_sequential_init_U_n_27
    );
\zext_ln215_reg_420_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln215_reg_420_reg0,
      D => \i_fu_86_reg_n_13_[9]\,
      Q => zext_ln215_reg_420_reg(9),
      R => flow_control_loop_pipe_sequential_init_U_n_27
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_9 is
  port (
    \i_11_reg_5443_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[25]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[24]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \lhs_fu_236_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg : in STD_LOGIC;
    \ram_reg_0_i_17__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg : in STD_LOGIC;
    \ram_reg_0_i_17__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[25]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_9 : entity is "transmitter_transmitter_Pipeline_VITIS_LOOP_193_9";
end design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_9;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_9 is
  signal \ap_CS_fsm[26]_i_3_n_13\ : STD_LOGIC;
  signal \ap_CS_fsm[26]_i_4_n_13\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[0]_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_13_[1]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_13_[2]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__15_n_13\ : STD_LOGIC;
  signal ap_sig_allocacmp_j : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_20 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_37 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_38 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_39 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_40 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_dataUpsampledI_V_address0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \j_1_fu_240_reg_n_13_[0]\ : STD_LOGIC;
  signal \j_1_fu_240_reg_n_13_[1]\ : STD_LOGIC;
  signal \j_1_fu_240_reg_n_13_[2]\ : STD_LOGIC;
  signal \j_1_fu_240_reg_n_13_[3]\ : STD_LOGIC;
  signal \j_1_fu_240_reg_n_13_[4]\ : STD_LOGIC;
  signal \j_1_fu_240_reg_n_13_[5]\ : STD_LOGIC;
  signal \j_1_fu_240_reg_n_13_[6]\ : STD_LOGIC;
  signal \j_1_fu_240_reg_n_13_[7]\ : STD_LOGIC;
  signal j_reg_767 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lhs_fu_236 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U2_n_13 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U2_n_14 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U2_n_15 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U2_n_16 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U2_n_17 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U2_n_18 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U2_n_19 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U2_n_20 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U2_n_21 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U2_n_22 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U2_n_23 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U2_n_24 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U2_n_25 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U2_n_26 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U2_n_27 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U2_n_28 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U2_n_30 : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__0_i_1__2_n_13\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__0_n_13\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__0_n_14\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__0_n_15\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__0_n_16\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__1_i_1__2_n_13\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__1_i_2__2_n_13\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__1_i_3__1_n_13\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__1_i_4__0_n_13\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__1_n_14\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__1_n_15\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__1_n_16\ : STD_LOGIC;
  signal sub_ln198_fu_299_p2_carry_n_13 : STD_LOGIC;
  signal sub_ln198_fu_299_p2_carry_n_14 : STD_LOGIC;
  signal sub_ln198_fu_299_p2_carry_n_15 : STD_LOGIC;
  signal sub_ln198_fu_299_p2_carry_n_16 : STD_LOGIC;
  signal tmp_1_fu_319_p195 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_sub_ln198_fu_299_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of sub_ln198_fu_299_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln198_fu_299_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln198_fu_299_p2_carry__1\ : label is 35;
begin
  \ap_CS_fsm_reg[0]_0\ <= \^ap_cs_fsm_reg[0]_0\;
\ap_CS_fsm[26]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg,
      O => \ap_CS_fsm[26]_i_3_n_13\
    );
\ap_CS_fsm[26]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \j_1_fu_240_reg_n_13_[6]\,
      I1 => \j_1_fu_240_reg_n_13_[7]\,
      I2 => \j_1_fu_240_reg_n_13_[4]\,
      I3 => \j_1_fu_240_reg_n_13_[5]\,
      O => \ap_CS_fsm[26]_i_4_n_13\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_pp0_stage0,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \ap_CS_fsm_reg_n_13_[1]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_13_[1]\,
      Q => \ap_CS_fsm_reg_n_13_[2]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_13_[2]\,
      Q => ap_CS_fsm_pp0_stage3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_13,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008800A0AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => ap_CS_fsm_pp0_stage0,
      O => \ap_enable_reg_pp0_iter1_i_1__15_n_13\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__15_n_13\,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_11
     port map (
      D(1 downto 0) => ap_NS_fsm(1 downto 0),
      Q(3) => ap_CS_fsm_pp0_stage3,
      Q(2) => \ap_CS_fsm_reg_n_13_[2]\,
      Q(1) => \ap_CS_fsm_reg_n_13_[1]\,
      Q(0) => ap_CS_fsm_pp0_stage0,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_21,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_22,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_23,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_24,
      \ap_CS_fsm_reg[0]\ => \^ap_cs_fsm_reg[0]_0\,
      \ap_CS_fsm_reg[24]\ => \ap_CS_fsm_reg[24]\,
      \ap_CS_fsm_reg[25]\(1 downto 0) => D(1 downto 0),
      \ap_CS_fsm_reg[25]_0\ => \ap_CS_fsm_reg[25]_0\,
      \ap_CS_fsm_reg[26]\ => \ap_CS_fsm[26]_i_3_n_13\,
      \ap_CS_fsm_reg[26]_0\ => \ap_CS_fsm[26]_i_4_n_13\,
      \ap_CS_fsm_reg[26]_1\(1 downto 0) => \ram_reg_0_i_17__0\(1 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter0_reg_reg => flow_control_loop_pipe_sequential_init_U_n_13,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_17,
      ap_loop_init_int_reg_1 => flow_control_loop_pipe_sequential_init_U_n_26,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg,
      grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg_reg => flow_control_loop_pipe_sequential_init_U_n_40,
      \i_11_reg_5443_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_37,
      \i_11_reg_5443_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_38,
      \i_11_reg_5443_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_39,
      \j_1_fu_240_reg[1]\ => flow_control_loop_pipe_sequential_init_U_n_27,
      \j_1_fu_240_reg[1]_0\ => flow_control_loop_pipe_sequential_init_U_n_28,
      \j_1_fu_240_reg[3]\ => flow_control_loop_pipe_sequential_init_U_n_18,
      \j_1_fu_240_reg[3]_0\ => flow_control_loop_pipe_sequential_init_U_n_20,
      \j_1_fu_240_reg[3]_1\ => \j_1_fu_240_reg_n_13_[3]\,
      \j_1_fu_240_reg[3]_2\ => \j_1_fu_240_reg_n_13_[0]\,
      \j_1_fu_240_reg[3]_3\ => \j_1_fu_240_reg_n_13_[2]\,
      \j_1_fu_240_reg[3]_4\ => \j_1_fu_240_reg_n_13_[1]\,
      \j_1_fu_240_reg[4]\ => \j_1_fu_240_reg_n_13_[4]\,
      \j_1_fu_240_reg[5]\ => flow_control_loop_pipe_sequential_init_U_n_25,
      \j_1_fu_240_reg[6]\ => flow_control_loop_pipe_sequential_init_U_n_16,
      \j_1_fu_240_reg[7]\(7 downto 1) => ap_sig_allocacmp_j(7 downto 1),
      \j_1_fu_240_reg[7]\(0) => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_dataUpsampledI_V_address0(0),
      \j_1_fu_240_reg[7]_0\ => \j_1_fu_240_reg_n_13_[6]\,
      \j_1_fu_240_reg[7]_1\ => \j_1_fu_240_reg_n_13_[7]\,
      \j_1_fu_240_reg[7]_2\ => \j_1_fu_240_reg_n_13_[5]\,
      \sub_ln198_fu_299_p2_carry__0\(3 downto 0) => Q(3 downto 0)
    );
\j_1_fu_240_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_40,
      D => \^ap_cs_fsm_reg[0]_0\,
      Q => \j_1_fu_240_reg_n_13_[0]\,
      R => '0'
    );
\j_1_fu_240_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_40,
      D => flow_control_loop_pipe_sequential_init_U_n_28,
      Q => \j_1_fu_240_reg_n_13_[1]\,
      R => '0'
    );
\j_1_fu_240_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_40,
      D => flow_control_loop_pipe_sequential_init_U_n_27,
      Q => \j_1_fu_240_reg_n_13_[2]\,
      R => '0'
    );
\j_1_fu_240_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_40,
      D => flow_control_loop_pipe_sequential_init_U_n_18,
      Q => \j_1_fu_240_reg_n_13_[3]\,
      R => '0'
    );
\j_1_fu_240_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_40,
      D => flow_control_loop_pipe_sequential_init_U_n_20,
      Q => \j_1_fu_240_reg_n_13_[4]\,
      R => '0'
    );
\j_1_fu_240_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_40,
      D => flow_control_loop_pipe_sequential_init_U_n_26,
      Q => \j_1_fu_240_reg_n_13_[5]\,
      R => '0'
    );
\j_1_fu_240_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_40,
      D => flow_control_loop_pipe_sequential_init_U_n_25,
      Q => \j_1_fu_240_reg_n_13_[6]\,
      R => '0'
    );
\j_1_fu_240_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_40,
      D => flow_control_loop_pipe_sequential_init_U_n_16,
      Q => \j_1_fu_240_reg_n_13_[7]\,
      R => '0'
    );
\j_reg_767_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_dataUpsampledI_V_address0(0),
      Q => j_reg_767(0),
      R => '0'
    );
\j_reg_767_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j(1),
      Q => j_reg_767(1),
      R => '0'
    );
\j_reg_767_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j(2),
      Q => j_reg_767(2),
      R => '0'
    );
\j_reg_767_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j(3),
      Q => j_reg_767(3),
      R => '0'
    );
\j_reg_767_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j(4),
      Q => j_reg_767(4),
      R => '0'
    );
\j_reg_767_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j(5),
      Q => j_reg_767(5),
      R => '0'
    );
\j_reg_767_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j(6),
      Q => j_reg_767(6),
      R => '0'
    );
\j_reg_767_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j(7),
      Q => j_reg_767(7),
      R => '0'
    );
\lhs_fu_236_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U2_n_28,
      Q => \lhs_fu_236_reg[15]_0\(0),
      R => flow_control_loop_pipe_sequential_init_U_n_17
    );
\lhs_fu_236_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U2_n_18,
      Q => \lhs_fu_236_reg[15]_0\(10),
      R => flow_control_loop_pipe_sequential_init_U_n_17
    );
\lhs_fu_236_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U2_n_17,
      Q => \lhs_fu_236_reg[15]_0\(11),
      R => flow_control_loop_pipe_sequential_init_U_n_17
    );
\lhs_fu_236_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U2_n_16,
      Q => \lhs_fu_236_reg[15]_0\(12),
      R => flow_control_loop_pipe_sequential_init_U_n_17
    );
\lhs_fu_236_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U2_n_15,
      Q => \lhs_fu_236_reg[15]_0\(13),
      R => flow_control_loop_pipe_sequential_init_U_n_17
    );
\lhs_fu_236_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U2_n_14,
      Q => \lhs_fu_236_reg[15]_0\(14),
      R => flow_control_loop_pipe_sequential_init_U_n_17
    );
\lhs_fu_236_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U2_n_13,
      Q => \lhs_fu_236_reg[15]_0\(15),
      R => flow_control_loop_pipe_sequential_init_U_n_17
    );
\lhs_fu_236_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U2_n_27,
      Q => \lhs_fu_236_reg[15]_0\(1),
      R => flow_control_loop_pipe_sequential_init_U_n_17
    );
\lhs_fu_236_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U2_n_26,
      Q => \lhs_fu_236_reg[15]_0\(2),
      R => flow_control_loop_pipe_sequential_init_U_n_17
    );
\lhs_fu_236_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U2_n_25,
      Q => \lhs_fu_236_reg[15]_0\(3),
      R => flow_control_loop_pipe_sequential_init_U_n_17
    );
\lhs_fu_236_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U2_n_24,
      Q => \lhs_fu_236_reg[15]_0\(4),
      R => flow_control_loop_pipe_sequential_init_U_n_17
    );
\lhs_fu_236_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U2_n_23,
      Q => \lhs_fu_236_reg[15]_0\(5),
      R => flow_control_loop_pipe_sequential_init_U_n_17
    );
\lhs_fu_236_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U2_n_22,
      Q => \lhs_fu_236_reg[15]_0\(6),
      R => flow_control_loop_pipe_sequential_init_U_n_17
    );
\lhs_fu_236_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U2_n_21,
      Q => \lhs_fu_236_reg[15]_0\(7),
      R => flow_control_loop_pipe_sequential_init_U_n_17
    );
\lhs_fu_236_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U2_n_20,
      Q => \lhs_fu_236_reg[15]_0\(8),
      R => flow_control_loop_pipe_sequential_init_U_n_17
    );
\lhs_fu_236_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U2_n_19,
      Q => \lhs_fu_236_reg[15]_0\(9),
      R => flow_control_loop_pipe_sequential_init_U_n_17
    );
mac_muladd_16s_16s_31ns_31_4_1_U2: entity work.design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1
     port map (
      A(13) => tmp_1_fu_319_p195(15),
      A(12 downto 0) => tmp_1_fu_319_p195(12 downto 0),
      D(15) => mac_muladd_16s_16s_31ns_31_4_1_U2_n_13,
      D(14) => mac_muladd_16s_16s_31ns_31_4_1_U2_n_14,
      D(13) => mac_muladd_16s_16s_31ns_31_4_1_U2_n_15,
      D(12) => mac_muladd_16s_16s_31ns_31_4_1_U2_n_16,
      D(11) => mac_muladd_16s_16s_31ns_31_4_1_U2_n_17,
      D(10) => mac_muladd_16s_16s_31ns_31_4_1_U2_n_18,
      D(9) => mac_muladd_16s_16s_31ns_31_4_1_U2_n_19,
      D(8) => mac_muladd_16s_16s_31ns_31_4_1_U2_n_20,
      D(7) => mac_muladd_16s_16s_31ns_31_4_1_U2_n_21,
      D(6) => mac_muladd_16s_16s_31ns_31_4_1_U2_n_22,
      D(5) => mac_muladd_16s_16s_31ns_31_4_1_U2_n_23,
      D(4) => mac_muladd_16s_16s_31ns_31_4_1_U2_n_24,
      D(3) => mac_muladd_16s_16s_31ns_31_4_1_U2_n_25,
      D(2) => mac_muladd_16s_16s_31ns_31_4_1_U2_n_26,
      D(1) => mac_muladd_16s_16s_31ns_31_4_1_U2_n_27,
      D(0) => mac_muladd_16s_16s_31ns_31_4_1_U2_n_28,
      E(0) => lhs_fu_236,
      Q(0) => ap_CS_fsm_pp0_stage0,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_17,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      \j_reg_767_reg[4]\ => mac_muladd_16s_16s_31ns_31_4_1_U2_n_30,
      p_reg_reg(6 downto 0) => j_reg_767(6 downto 0),
      q0(15 downto 0) => q0(15 downto 0)
    );
mux_1938_16_1_1_U1: entity work.design_1_transmitter_0_1_transmitter_mux_1938_16_1_1
     port map (
      A(13) => tmp_1_fu_319_p195(15),
      A(12 downto 0) => tmp_1_fu_319_p195(12 downto 0),
      Q(7 downto 0) => j_reg_767(7 downto 0),
      p_reg_reg => mac_muladd_16s_16s_31ns_31_4_1_U2_n_30
    );
\ram_reg_0_i_75__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00000004040404"
    )
        port map (
      I0 => \ap_CS_fsm[26]_i_3_n_13\,
      I1 => \ram_reg_0_i_17__0\(1),
      I2 => \ram_reg_0_i_17__0\(3),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg,
      I4 => \ram_reg_0_i_17__0_0\(0),
      I5 => \ram_reg_0_i_17__0\(2),
      O => \ap_CS_fsm_reg[25]\
    );
sub_ln198_fu_299_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sub_ln198_fu_299_p2_carry_n_13,
      CO(2) => sub_ln198_fu_299_p2_carry_n_14,
      CO(1) => sub_ln198_fu_299_p2_carry_n_15,
      CO(0) => sub_ln198_fu_299_p2_carry_n_16,
      CYINIT => \^ap_cs_fsm_reg[0]_0\,
      DI(3) => Q(0),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \i_11_reg_5443_reg[11]\(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_21,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_22,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_23,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_24
    );
\sub_ln198_fu_299_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sub_ln198_fu_299_p2_carry_n_13,
      CO(3) => \sub_ln198_fu_299_p2_carry__0_n_13\,
      CO(2) => \sub_ln198_fu_299_p2_carry__0_n_14\,
      CO(1) => \sub_ln198_fu_299_p2_carry__0_n_15\,
      CO(0) => \sub_ln198_fu_299_p2_carry__0_n_16\,
      CYINIT => '0',
      DI(3 downto 0) => Q(4 downto 1),
      O(3 downto 0) => \i_11_reg_5443_reg[11]\(7 downto 4),
      S(3) => \sub_ln198_fu_299_p2_carry__0_i_1__2_n_13\,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_37,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_38,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_39
    );
\sub_ln198_fu_299_p2_carry__0_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(4),
      O => \sub_ln198_fu_299_p2_carry__0_i_1__2_n_13\
    );
\sub_ln198_fu_299_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln198_fu_299_p2_carry__0_n_13\,
      CO(3) => \NLW_sub_ln198_fu_299_p2_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \sub_ln198_fu_299_p2_carry__1_n_14\,
      CO(1) => \sub_ln198_fu_299_p2_carry__1_n_15\,
      CO(0) => \sub_ln198_fu_299_p2_carry__1_n_16\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(7 downto 5),
      O(3 downto 0) => \i_11_reg_5443_reg[11]\(11 downto 8),
      S(3) => \sub_ln198_fu_299_p2_carry__1_i_1__2_n_13\,
      S(2) => \sub_ln198_fu_299_p2_carry__1_i_2__2_n_13\,
      S(1) => \sub_ln198_fu_299_p2_carry__1_i_3__1_n_13\,
      S(0) => \sub_ln198_fu_299_p2_carry__1_i_4__0_n_13\
    );
\sub_ln198_fu_299_p2_carry__1_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(8),
      O => \sub_ln198_fu_299_p2_carry__1_i_1__2_n_13\
    );
\sub_ln198_fu_299_p2_carry__1_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(7),
      O => \sub_ln198_fu_299_p2_carry__1_i_2__2_n_13\
    );
\sub_ln198_fu_299_p2_carry__1_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(6),
      O => \sub_ln198_fu_299_p2_carry__1_i_3__1_n_13\
    );
\sub_ln198_fu_299_p2_carry__1_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(5),
      O => \sub_ln198_fu_299_p2_carry__1_i_4__0_n_13\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_91 is
  port (
    grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_dataUpsampledI_V_address0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \j_2_fu_240_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[26]\ : out STD_LOGIC;
    \lhs_fu_236_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    \ap_CS_fsm_reg[27]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_91 : entity is "transmitter_transmitter_Pipeline_VITIS_LOOP_193_91";
end design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_91;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_91 is
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm_reg_n_13_[1]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_13_[2]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__14_n_13\ : STD_LOGIC;
  signal ap_sig_allocacmp_j : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_20 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_30 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_31 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_33 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_42 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_43 : STD_LOGIC;
  signal j_2_fu_240 : STD_LOGIC;
  signal \^j_2_fu_240_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \j_2_fu_240_reg_n_13_[0]\ : STD_LOGIC;
  signal \j_2_fu_240_reg_n_13_[1]\ : STD_LOGIC;
  signal \j_2_fu_240_reg_n_13_[2]\ : STD_LOGIC;
  signal \j_2_fu_240_reg_n_13_[3]\ : STD_LOGIC;
  signal \j_2_fu_240_reg_n_13_[4]\ : STD_LOGIC;
  signal \j_2_fu_240_reg_n_13_[5]\ : STD_LOGIC;
  signal \j_2_fu_240_reg_n_13_[6]\ : STD_LOGIC;
  signal \j_2_fu_240_reg_n_13_[7]\ : STD_LOGIC;
  signal j_reg_767 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lhs_fu_236 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U9_n_13 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U9_n_14 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U9_n_15 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U9_n_16 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U9_n_17 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U9_n_18 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U9_n_19 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U9_n_20 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U9_n_21 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U9_n_22 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U9_n_23 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U9_n_24 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U9_n_25 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U9_n_26 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U9_n_27 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U9_n_28 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U9_n_30 : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__0_i_1__1_n_13\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__0_i_2__0_n_13\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__0_n_13\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__0_n_14\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__0_n_15\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__0_n_16\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__1_i_1__1_n_13\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__1_i_2__1_n_13\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__1_i_3__0_n_13\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__1_n_15\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__1_n_16\ : STD_LOGIC;
  signal sub_ln198_fu_299_p2_carry_n_13 : STD_LOGIC;
  signal sub_ln198_fu_299_p2_carry_n_14 : STD_LOGIC;
  signal sub_ln198_fu_299_p2_carry_n_15 : STD_LOGIC;
  signal sub_ln198_fu_299_p2_carry_n_16 : STD_LOGIC;
  signal tmp_5_fu_319_p195 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_sub_ln198_fu_299_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sub_ln198_fu_299_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of sub_ln198_fu_299_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln198_fu_299_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln198_fu_299_p2_carry__1\ : label is 35;
begin
  \ap_CS_fsm_reg[0]_0\(0) <= \^ap_cs_fsm_reg[0]_0\(0);
  \j_2_fu_240_reg[1]_0\(1 downto 0) <= \^j_2_fu_240_reg[1]_0\(1 downto 0);
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^ap_cs_fsm_reg[0]_0\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \ap_CS_fsm_reg_n_13_[1]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_13_[1]\,
      Q => \ap_CS_fsm_reg_n_13_[2]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_13_[2]\,
      Q => ap_CS_fsm_pp0_stage3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_16,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008800A0AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \^ap_cs_fsm_reg[0]_0\(0),
      O => \ap_enable_reg_pp0_iter1_i_1__14_n_13\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__14_n_13\,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_41
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(3) => ap_CS_fsm_pp0_stage3,
      Q(2) => \ap_CS_fsm_reg_n_13_[2]\,
      Q(1) => \ap_CS_fsm_reg_n_13_[1]\,
      Q(0) => \^ap_cs_fsm_reg[0]_0\(0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_25,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_26,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_27,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_28,
      \ap_CS_fsm_reg[26]\ => \ap_CS_fsm_reg[26]\,
      \ap_CS_fsm_reg[27]\(1 downto 0) => \ap_CS_fsm_reg[27]\(1 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter0_reg_reg => flow_control_loop_pipe_sequential_init_U_n_16,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_19,
      ap_loop_init_int_reg_1 => flow_control_loop_pipe_sequential_init_U_n_29,
      ap_loop_init_int_reg_2 => flow_control_loop_pipe_sequential_init_U_n_31,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg => grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg,
      grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg_reg(1 downto 0) => ap_NS_fsm(1 downto 0),
      j_2_fu_240 => j_2_fu_240,
      \j_2_fu_240_reg[1]\(1 downto 0) => \^j_2_fu_240_reg[1]_0\(1 downto 0),
      \j_2_fu_240_reg[1]_0\ => flow_control_loop_pipe_sequential_init_U_n_32,
      \j_2_fu_240_reg[1]_1\ => flow_control_loop_pipe_sequential_init_U_n_33,
      \j_2_fu_240_reg[3]\ => flow_control_loop_pipe_sequential_init_U_n_20,
      \j_2_fu_240_reg[3]_0\ => flow_control_loop_pipe_sequential_init_U_n_23,
      \j_2_fu_240_reg[3]_1\ => \j_2_fu_240_reg_n_13_[0]\,
      \j_2_fu_240_reg[3]_2\ => \j_2_fu_240_reg_n_13_[1]\,
      \j_2_fu_240_reg[3]_3\ => \j_2_fu_240_reg_n_13_[2]\,
      \j_2_fu_240_reg[3]_4\ => \j_2_fu_240_reg_n_13_[3]\,
      \j_2_fu_240_reg[4]\ => \j_2_fu_240_reg_n_13_[4]\,
      \j_2_fu_240_reg[5]\ => flow_control_loop_pipe_sequential_init_U_n_30,
      \j_2_fu_240_reg[7]\ => flow_control_loop_pipe_sequential_init_U_n_24,
      \j_2_fu_240_reg[7]_0\(6 downto 1) => ap_sig_allocacmp_j(7 downto 2),
      \j_2_fu_240_reg[7]_0\(0) => ap_sig_allocacmp_j(0),
      \j_2_fu_240_reg[7]_1\ => \j_2_fu_240_reg_n_13_[7]\,
      \j_2_fu_240_reg[7]_2\ => \j_2_fu_240_reg_n_13_[6]\,
      \j_2_fu_240_reg[7]_3\ => \j_2_fu_240_reg_n_13_[5]\,
      \or_ln182_reg_5474_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_42,
      \or_ln182_reg_5474_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_43,
      \sub_ln198_fu_299_p2_carry__0\(3 downto 0) => Q(3 downto 0)
    );
\j_2_fu_240_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_2_fu_240,
      D => \^j_2_fu_240_reg[1]_0\(0),
      Q => \j_2_fu_240_reg_n_13_[0]\,
      R => '0'
    );
\j_2_fu_240_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_2_fu_240,
      D => flow_control_loop_pipe_sequential_init_U_n_33,
      Q => \j_2_fu_240_reg_n_13_[1]\,
      R => '0'
    );
\j_2_fu_240_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_2_fu_240,
      D => flow_control_loop_pipe_sequential_init_U_n_32,
      Q => \j_2_fu_240_reg_n_13_[2]\,
      R => '0'
    );
\j_2_fu_240_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_2_fu_240,
      D => flow_control_loop_pipe_sequential_init_U_n_20,
      Q => \j_2_fu_240_reg_n_13_[3]\,
      R => '0'
    );
\j_2_fu_240_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_2_fu_240,
      D => flow_control_loop_pipe_sequential_init_U_n_23,
      Q => \j_2_fu_240_reg_n_13_[4]\,
      R => '0'
    );
\j_2_fu_240_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_2_fu_240,
      D => flow_control_loop_pipe_sequential_init_U_n_31,
      Q => \j_2_fu_240_reg_n_13_[5]\,
      R => '0'
    );
\j_2_fu_240_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_2_fu_240,
      D => flow_control_loop_pipe_sequential_init_U_n_30,
      Q => \j_2_fu_240_reg_n_13_[6]\,
      R => '0'
    );
\j_2_fu_240_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_2_fu_240,
      D => flow_control_loop_pipe_sequential_init_U_n_24,
      Q => \j_2_fu_240_reg_n_13_[7]\,
      R => '0'
    );
\j_reg_767_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => ap_sig_allocacmp_j(0),
      Q => j_reg_767(0),
      R => '0'
    );
\j_reg_767_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \^j_2_fu_240_reg[1]_0\(1),
      Q => j_reg_767(1),
      R => '0'
    );
\j_reg_767_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => ap_sig_allocacmp_j(2),
      Q => j_reg_767(2),
      R => '0'
    );
\j_reg_767_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => ap_sig_allocacmp_j(3),
      Q => j_reg_767(3),
      R => '0'
    );
\j_reg_767_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => ap_sig_allocacmp_j(4),
      Q => j_reg_767(4),
      R => '0'
    );
\j_reg_767_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => ap_sig_allocacmp_j(5),
      Q => j_reg_767(5),
      R => '0'
    );
\j_reg_767_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => ap_sig_allocacmp_j(6),
      Q => j_reg_767(6),
      R => '0'
    );
\j_reg_767_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => ap_sig_allocacmp_j(7),
      Q => j_reg_767(7),
      R => '0'
    );
\lhs_fu_236_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U9_n_28,
      Q => \lhs_fu_236_reg[15]_0\(0),
      R => flow_control_loop_pipe_sequential_init_U_n_19
    );
\lhs_fu_236_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U9_n_18,
      Q => \lhs_fu_236_reg[15]_0\(10),
      R => flow_control_loop_pipe_sequential_init_U_n_19
    );
\lhs_fu_236_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U9_n_17,
      Q => \lhs_fu_236_reg[15]_0\(11),
      R => flow_control_loop_pipe_sequential_init_U_n_19
    );
\lhs_fu_236_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U9_n_16,
      Q => \lhs_fu_236_reg[15]_0\(12),
      R => flow_control_loop_pipe_sequential_init_U_n_19
    );
\lhs_fu_236_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U9_n_15,
      Q => \lhs_fu_236_reg[15]_0\(13),
      R => flow_control_loop_pipe_sequential_init_U_n_19
    );
\lhs_fu_236_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U9_n_14,
      Q => \lhs_fu_236_reg[15]_0\(14),
      R => flow_control_loop_pipe_sequential_init_U_n_19
    );
\lhs_fu_236_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U9_n_13,
      Q => \lhs_fu_236_reg[15]_0\(15),
      R => flow_control_loop_pipe_sequential_init_U_n_19
    );
\lhs_fu_236_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U9_n_27,
      Q => \lhs_fu_236_reg[15]_0\(1),
      R => flow_control_loop_pipe_sequential_init_U_n_19
    );
\lhs_fu_236_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U9_n_26,
      Q => \lhs_fu_236_reg[15]_0\(2),
      R => flow_control_loop_pipe_sequential_init_U_n_19
    );
\lhs_fu_236_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U9_n_25,
      Q => \lhs_fu_236_reg[15]_0\(3),
      R => flow_control_loop_pipe_sequential_init_U_n_19
    );
\lhs_fu_236_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U9_n_24,
      Q => \lhs_fu_236_reg[15]_0\(4),
      R => flow_control_loop_pipe_sequential_init_U_n_19
    );
\lhs_fu_236_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U9_n_23,
      Q => \lhs_fu_236_reg[15]_0\(5),
      R => flow_control_loop_pipe_sequential_init_U_n_19
    );
\lhs_fu_236_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U9_n_22,
      Q => \lhs_fu_236_reg[15]_0\(6),
      R => flow_control_loop_pipe_sequential_init_U_n_19
    );
\lhs_fu_236_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U9_n_21,
      Q => \lhs_fu_236_reg[15]_0\(7),
      R => flow_control_loop_pipe_sequential_init_U_n_19
    );
\lhs_fu_236_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U9_n_20,
      Q => \lhs_fu_236_reg[15]_0\(8),
      R => flow_control_loop_pipe_sequential_init_U_n_19
    );
\lhs_fu_236_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U9_n_19,
      Q => \lhs_fu_236_reg[15]_0\(9),
      R => flow_control_loop_pipe_sequential_init_U_n_19
    );
mac_muladd_16s_16s_31ns_31_4_1_U9: entity work.design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_42
     port map (
      A(13) => tmp_5_fu_319_p195(15),
      A(12 downto 0) => tmp_5_fu_319_p195(12 downto 0),
      D(15) => mac_muladd_16s_16s_31ns_31_4_1_U9_n_13,
      D(14) => mac_muladd_16s_16s_31ns_31_4_1_U9_n_14,
      D(13) => mac_muladd_16s_16s_31ns_31_4_1_U9_n_15,
      D(12) => mac_muladd_16s_16s_31ns_31_4_1_U9_n_16,
      D(11) => mac_muladd_16s_16s_31ns_31_4_1_U9_n_17,
      D(10) => mac_muladd_16s_16s_31ns_31_4_1_U9_n_18,
      D(9) => mac_muladd_16s_16s_31ns_31_4_1_U9_n_19,
      D(8) => mac_muladd_16s_16s_31ns_31_4_1_U9_n_20,
      D(7) => mac_muladd_16s_16s_31ns_31_4_1_U9_n_21,
      D(6) => mac_muladd_16s_16s_31ns_31_4_1_U9_n_22,
      D(5) => mac_muladd_16s_16s_31ns_31_4_1_U9_n_23,
      D(4) => mac_muladd_16s_16s_31ns_31_4_1_U9_n_24,
      D(3) => mac_muladd_16s_16s_31ns_31_4_1_U9_n_25,
      D(2) => mac_muladd_16s_16s_31ns_31_4_1_U9_n_26,
      D(1) => mac_muladd_16s_16s_31ns_31_4_1_U9_n_27,
      D(0) => mac_muladd_16s_16s_31ns_31_4_1_U9_n_28,
      E(0) => lhs_fu_236,
      Q(0) => \^ap_cs_fsm_reg[0]_0\(0),
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_19,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      \j_reg_767_reg[4]\ => mac_muladd_16s_16s_31ns_31_4_1_U9_n_30,
      p_reg_reg(6 downto 0) => j_reg_767(6 downto 0),
      q0(15 downto 0) => q0(15 downto 0)
    );
mux_1938_16_1_1_U8: entity work.design_1_transmitter_0_1_transmitter_mux_1938_16_1_1_43
     port map (
      A(13) => tmp_5_fu_319_p195(15),
      A(12 downto 0) => tmp_5_fu_319_p195(12 downto 0),
      Q(7 downto 0) => j_reg_767(7 downto 0),
      p_reg_reg => mac_muladd_16s_16s_31ns_31_4_1_U9_n_30
    );
sub_ln198_fu_299_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sub_ln198_fu_299_p2_carry_n_13,
      CO(2) => sub_ln198_fu_299_p2_carry_n_14,
      CO(1) => sub_ln198_fu_299_p2_carry_n_15,
      CO(0) => sub_ln198_fu_299_p2_carry_n_16,
      CYINIT => flow_control_loop_pipe_sequential_init_U_n_29,
      DI(3 downto 2) => Q(1 downto 0),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_dataUpsampledI_V_address0(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_25,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_26,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_27,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_28
    );
\sub_ln198_fu_299_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sub_ln198_fu_299_p2_carry_n_13,
      CO(3) => \sub_ln198_fu_299_p2_carry__0_n_13\,
      CO(2) => \sub_ln198_fu_299_p2_carry__0_n_14\,
      CO(1) => \sub_ln198_fu_299_p2_carry__0_n_15\,
      CO(0) => \sub_ln198_fu_299_p2_carry__0_n_16\,
      CYINIT => '0',
      DI(3 downto 0) => Q(5 downto 2),
      O(3 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_dataUpsampledI_V_address0(7 downto 4),
      S(3) => \sub_ln198_fu_299_p2_carry__0_i_1__1_n_13\,
      S(2) => \sub_ln198_fu_299_p2_carry__0_i_2__0_n_13\,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_42,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_43
    );
\sub_ln198_fu_299_p2_carry__0_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(5),
      O => \sub_ln198_fu_299_p2_carry__0_i_1__1_n_13\
    );
\sub_ln198_fu_299_p2_carry__0_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(4),
      O => \sub_ln198_fu_299_p2_carry__0_i_2__0_n_13\
    );
\sub_ln198_fu_299_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln198_fu_299_p2_carry__0_n_13\,
      CO(3 downto 2) => \NLW_sub_ln198_fu_299_p2_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sub_ln198_fu_299_p2_carry__1_n_15\,
      CO(0) => \sub_ln198_fu_299_p2_carry__1_n_16\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => Q(7 downto 6),
      O(3) => \NLW_sub_ln198_fu_299_p2_carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_dataUpsampledI_V_address0(10 downto 8),
      S(3) => '0',
      S(2) => \sub_ln198_fu_299_p2_carry__1_i_1__1_n_13\,
      S(1) => \sub_ln198_fu_299_p2_carry__1_i_2__1_n_13\,
      S(0) => \sub_ln198_fu_299_p2_carry__1_i_3__0_n_13\
    );
\sub_ln198_fu_299_p2_carry__1_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(8),
      O => \sub_ln198_fu_299_p2_carry__1_i_1__1_n_13\
    );
\sub_ln198_fu_299_p2_carry__1_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(7),
      O => \sub_ln198_fu_299_p2_carry__1_i_2__1_n_13\
    );
\sub_ln198_fu_299_p2_carry__1_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(6),
      O => \sub_ln198_fu_299_p2_carry__1_i_3__0_n_13\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_910 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg_reg : out STD_LOGIC;
    \or_ln182_9_reg_5528_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[44]\ : out STD_LOGIC;
    \lhs_fu_236_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    dataUpsampledI_V_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n : in STD_LOGIC;
    \ram_reg_0_i_96__1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_0_i_96__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_910 : entity is "transmitter_transmitter_Pipeline_VITIS_LOOP_193_910";
end design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_910;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_910 is
  signal add_ln193_fu_289_p2 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_13_[1]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_13_[2]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__3_n_13\ : STD_LOGIC;
  signal ap_sig_allocacmp_j_11 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_46 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_48 : STD_LOGIC;
  signal \^grp_transmitter_pipeline_vitis_loop_193_910_fu_2408_ap_start_reg_reg_0\ : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_dataUpsampledI_V_address0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal j_11_reg_767 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \j_fu_240_reg_n_13_[0]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[1]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[2]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[3]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[4]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[5]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[6]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[7]\ : STD_LOGIC;
  signal lhs_fu_236 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
begin
  grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg_reg_0 <= \^grp_transmitter_pipeline_vitis_loop_193_910_fu_2408_ap_start_reg_reg_0\;
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_pp0_stage0,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \ap_CS_fsm_reg_n_13_[1]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_13_[1]\,
      Q => \ap_CS_fsm_reg_n_13_[2]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_13_[2]\,
      Q => ap_CS_fsm_pp0_stage3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_15,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008800A0AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => ap_CS_fsm_pp0_stage0,
      O => \ap_enable_reg_pp0_iter1_i_1__3_n_13\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__3_n_13\,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_60
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      S(0) => S(0),
      add_ln193_fu_289_p2(5 downto 1) => add_ln193_fu_289_p2(7 downto 3),
      add_ln193_fu_289_p2(0) => add_ln193_fu_289_p2(1),
      \ap_CS_fsm_reg[44]\ => \ap_CS_fsm_reg[44]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter0_reg_reg => flow_control_loop_pipe_sequential_init_U_n_15,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_24,
      ap_loop_init_int_reg_1(3) => ap_CS_fsm_pp0_stage3,
      ap_loop_init_int_reg_1(2) => \ap_CS_fsm_reg_n_13_[2]\,
      ap_loop_init_int_reg_1(1) => \ap_CS_fsm_reg_n_13_[1]\,
      ap_loop_init_int_reg_1(0) => ap_CS_fsm_pp0_stage0,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg => grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg,
      grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg_reg(1 downto 0) => ap_NS_fsm(1 downto 0),
      grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg_reg_0 => \^grp_transmitter_pipeline_vitis_loop_193_910_fu_2408_ap_start_reg_reg_0\,
      \j_fu_240_reg[2]\ => flow_control_loop_pipe_sequential_init_U_n_48,
      \j_fu_240_reg[4]\ => \j_fu_240_reg_n_13_[4]\,
      \j_fu_240_reg[4]_0\ => \j_fu_240_reg_n_13_[1]\,
      \j_fu_240_reg[4]_1\ => \j_fu_240_reg_n_13_[2]\,
      \j_fu_240_reg[4]_2\ => \j_fu_240_reg_n_13_[3]\,
      \j_fu_240_reg[6]\ => flow_control_loop_pipe_sequential_init_U_n_46,
      \j_fu_240_reg[7]\(7 downto 1) => ap_sig_allocacmp_j_11(7 downto 1),
      \j_fu_240_reg[7]\(0) => grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_dataUpsampledI_V_address0(0),
      \j_fu_240_reg[7]_0\ => \j_fu_240_reg_n_13_[7]\,
      \j_fu_240_reg[7]_1\ => \j_fu_240_reg_n_13_[5]\,
      \j_fu_240_reg[7]_2\ => \j_fu_240_reg_n_13_[6]\,
      \j_fu_240_reg[7]_3\ => \j_fu_240_reg_n_13_[0]\,
      \or_ln182_9_reg_5528_reg[11]\(11 downto 0) => \or_ln182_9_reg_5528_reg[11]\(11 downto 0),
      \ram_reg_0_i_96__1\(7 downto 0) => \ram_reg_0_i_96__1\(7 downto 0),
      \ram_reg_0_i_96__1_0\(3 downto 0) => \ram_reg_0_i_96__1_0\(3 downto 0)
    );
\j_11_reg_767_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_dataUpsampledI_V_address0(0),
      Q => j_11_reg_767(0),
      R => '0'
    );
\j_11_reg_767_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_11(1),
      Q => j_11_reg_767(1),
      R => '0'
    );
\j_11_reg_767_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_11(2),
      Q => j_11_reg_767(2),
      R => '0'
    );
\j_11_reg_767_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_11(3),
      Q => j_11_reg_767(3),
      R => '0'
    );
\j_11_reg_767_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_11(4),
      Q => j_11_reg_767(4),
      R => '0'
    );
\j_11_reg_767_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_11(5),
      Q => j_11_reg_767(5),
      R => '0'
    );
\j_11_reg_767_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_11(6),
      Q => j_11_reg_767(6),
      R => '0'
    );
\j_11_reg_767_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_11(7),
      Q => j_11_reg_767(7),
      R => '0'
    );
\j_fu_240_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_46,
      D => \^grp_transmitter_pipeline_vitis_loop_193_910_fu_2408_ap_start_reg_reg_0\,
      Q => \j_fu_240_reg_n_13_[0]\,
      R => '0'
    );
\j_fu_240_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_46,
      D => add_ln193_fu_289_p2(1),
      Q => \j_fu_240_reg_n_13_[1]\,
      R => '0'
    );
\j_fu_240_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_46,
      D => flow_control_loop_pipe_sequential_init_U_n_48,
      Q => \j_fu_240_reg_n_13_[2]\,
      R => '0'
    );
\j_fu_240_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_46,
      D => add_ln193_fu_289_p2(3),
      Q => \j_fu_240_reg_n_13_[3]\,
      R => '0'
    );
\j_fu_240_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_46,
      D => add_ln193_fu_289_p2(4),
      Q => \j_fu_240_reg_n_13_[4]\,
      R => '0'
    );
\j_fu_240_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_46,
      D => add_ln193_fu_289_p2(5),
      Q => \j_fu_240_reg_n_13_[5]\,
      R => '0'
    );
\j_fu_240_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_46,
      D => add_ln193_fu_289_p2(6),
      Q => \j_fu_240_reg_n_13_[6]\,
      R => '0'
    );
\j_fu_240_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_46,
      D => add_ln193_fu_289_p2(7),
      Q => \j_fu_240_reg_n_13_[7]\,
      R => '0'
    );
\lhs_fu_236_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(0),
      Q => \lhs_fu_236_reg[15]_0\(0),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(10),
      Q => \lhs_fu_236_reg[15]_0\(10),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(11),
      Q => \lhs_fu_236_reg[15]_0\(11),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(12),
      Q => \lhs_fu_236_reg[15]_0\(12),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(13),
      Q => \lhs_fu_236_reg[15]_0\(13),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(14),
      Q => \lhs_fu_236_reg[15]_0\(14),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(15),
      Q => \lhs_fu_236_reg[15]_0\(15),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(1),
      Q => \lhs_fu_236_reg[15]_0\(1),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(2),
      Q => \lhs_fu_236_reg[15]_0\(2),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(3),
      Q => \lhs_fu_236_reg[15]_0\(3),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(4),
      Q => \lhs_fu_236_reg[15]_0\(4),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(5),
      Q => \lhs_fu_236_reg[15]_0\(5),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(6),
      Q => \lhs_fu_236_reg[15]_0\(6),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(7),
      Q => \lhs_fu_236_reg[15]_0\(7),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(8),
      Q => \lhs_fu_236_reg[15]_0\(8),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(9),
      Q => \lhs_fu_236_reg[15]_0\(9),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
mac_muladd_16s_16s_31ns_31_4_1_U54: entity work.design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_61
     port map (
      D(15 downto 0) => p_1_in(15 downto 0),
      E(0) => lhs_fu_236,
      Q(0) => ap_CS_fsm_pp0_stage0,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_24,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      dataUpsampledI_V_q0(15 downto 0) => dataUpsampledI_V_q0(15 downto 0),
      p_reg_reg(7 downto 0) => j_11_reg_767(7 downto 0)
    );
\ram_reg_0_i_133__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg,
      I1 => ap_CS_fsm_pp0_stage0,
      O => grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_911 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \or_ln182_10_reg_5534_reg[11]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_CS_fsm_reg[47]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[47]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[47]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[55]\ : out STD_LOGIC;
    \lhs_fu_236_reg[0]_0\ : out STD_LOGIC;
    \lhs_fu_236_reg[1]_0\ : out STD_LOGIC;
    \lhs_fu_236_reg[2]_0\ : out STD_LOGIC;
    \lhs_fu_236_reg[3]_0\ : out STD_LOGIC;
    \lhs_fu_236_reg[4]_0\ : out STD_LOGIC;
    \lhs_fu_236_reg[5]_0\ : out STD_LOGIC;
    \lhs_fu_236_reg[6]_0\ : out STD_LOGIC;
    \lhs_fu_236_reg[7]_0\ : out STD_LOGIC;
    \lhs_fu_236_reg[8]_0\ : out STD_LOGIC;
    \lhs_fu_236_reg[9]_0\ : out STD_LOGIC;
    \lhs_fu_236_reg[10]_0\ : out STD_LOGIC;
    \lhs_fu_236_reg[11]_0\ : out STD_LOGIC;
    \lhs_fu_236_reg[12]_0\ : out STD_LOGIC;
    \lhs_fu_236_reg[13]_0\ : out STD_LOGIC;
    \lhs_fu_236_reg[14]_0\ : out STD_LOGIC;
    \lhs_fu_236_reg[15]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[46]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n : in STD_LOGIC;
    \ram_reg_0_i_90__1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ram_reg_0_i_90__1_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataUpsampledI_V_address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ram_reg_0_i_72__1\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_0_i_64__1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataUpsampledI_V_ce0 : in STD_LOGIC;
    \ram_reg_0_i_20__1\ : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_3_0 : in STD_LOGIC;
    ram_reg_3_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_3_i_8 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_3_i_8_0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_911 : entity is "transmitter_transmitter_Pipeline_VITIS_LOOP_193_911";
end design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_911;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_911 is
  signal add_ln193_fu_289_p2 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_13_[1]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_13_[2]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__4_n_13\ : STD_LOGIC;
  signal ap_sig_allocacmp_j_10 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_44 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_47 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_49 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataUpsampledI_V_address0 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal j_10_reg_767 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \j_fu_240_reg_n_13_[0]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[1]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[2]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[3]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[4]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[5]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[6]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[7]\ : STD_LOGIC;
  signal lhs_fu_236 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ram_reg_0_i_131__1_n_13\ : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
begin
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_pp0_stage0,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \ap_CS_fsm_reg_n_13_[1]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_13_[1]\,
      Q => \ap_CS_fsm_reg_n_13_[2]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_13_[2]\,
      Q => ap_CS_fsm_pp0_stage3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_15,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008800A0AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => ap_CS_fsm_pp0_stage0,
      O => \ap_enable_reg_pp0_iter1_i_1__4_n_13\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__4_n_13\,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_57
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(5) => Q(7),
      Q(4 downto 2) => Q(5 downto 3),
      Q(1 downto 0) => Q(1 downto 0),
      S(2 downto 0) => S(2 downto 0),
      add_ln193_fu_289_p2(5 downto 1) => add_ln193_fu_289_p2(7 downto 3),
      add_ln193_fu_289_p2(0) => add_ln193_fu_289_p2(1),
      \ap_CS_fsm_reg[46]\ => \ap_CS_fsm_reg[46]\,
      \ap_CS_fsm_reg[47]\ => \ap_CS_fsm_reg[47]\,
      \ap_CS_fsm_reg[47]_0\ => \ap_CS_fsm_reg[47]_0\,
      \ap_CS_fsm_reg[55]\ => \ap_CS_fsm_reg[55]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter0_reg_reg => flow_control_loop_pipe_sequential_init_U_n_15,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_24,
      ap_loop_init_int_reg_1(3) => ap_CS_fsm_pp0_stage3,
      ap_loop_init_int_reg_1(2) => \ap_CS_fsm_reg_n_13_[2]\,
      ap_loop_init_int_reg_1(1) => \ap_CS_fsm_reg_n_13_[1]\,
      ap_loop_init_int_reg_1(0) => ap_CS_fsm_pp0_stage0,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg,
      grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg_reg(1 downto 0) => ap_NS_fsm(1 downto 0),
      grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg_reg_0 => flow_control_loop_pipe_sequential_init_U_n_44,
      grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataUpsampledI_V_address0(1 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataUpsampledI_V_address0(1 downto 0),
      \j_fu_240_reg[2]\ => flow_control_loop_pipe_sequential_init_U_n_49,
      \j_fu_240_reg[4]\ => \j_fu_240_reg_n_13_[4]\,
      \j_fu_240_reg[4]_0\ => \j_fu_240_reg_n_13_[1]\,
      \j_fu_240_reg[4]_1\ => \j_fu_240_reg_n_13_[2]\,
      \j_fu_240_reg[4]_2\ => \j_fu_240_reg_n_13_[3]\,
      \j_fu_240_reg[6]\ => flow_control_loop_pipe_sequential_init_U_n_47,
      \j_fu_240_reg[7]\(7 downto 3) => ap_sig_allocacmp_j_10(7 downto 3),
      \j_fu_240_reg[7]\(2) => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataUpsampledI_V_address0(2),
      \j_fu_240_reg[7]\(1 downto 0) => ap_sig_allocacmp_j_10(1 downto 0),
      \j_fu_240_reg[7]_0\ => \j_fu_240_reg_n_13_[7]\,
      \j_fu_240_reg[7]_1\ => \j_fu_240_reg_n_13_[5]\,
      \j_fu_240_reg[7]_2\ => \j_fu_240_reg_n_13_[6]\,
      \j_fu_240_reg[7]_3\ => \j_fu_240_reg_n_13_[0]\,
      \or_ln182_10_reg_5534_reg[11]\(9 downto 0) => \or_ln182_10_reg_5534_reg[11]\(9 downto 0),
      p_0_in(0) => p_0_in(0),
      \ram_reg_0_i_64__1_0\(1 downto 0) => \ram_reg_0_i_64__1\(1 downto 0),
      \ram_reg_0_i_72__1\ => \ram_reg_0_i_72__1\,
      \ram_reg_0_i_90__1\(7 downto 0) => \ram_reg_0_i_90__1\(7 downto 0),
      \ram_reg_0_i_90__1_0\(1 downto 0) => \ram_reg_0_i_90__1_0\(1 downto 0),
      ram_reg_3 => ram_reg_3,
      ram_reg_3_0 => ram_reg_3_0,
      ram_reg_3_1(0) => ram_reg_3_1(0)
    );
\j_10_reg_767_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_10(0),
      Q => j_10_reg_767(0),
      R => '0'
    );
\j_10_reg_767_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_10(1),
      Q => j_10_reg_767(1),
      R => '0'
    );
\j_10_reg_767_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataUpsampledI_V_address0(2),
      Q => j_10_reg_767(2),
      R => '0'
    );
\j_10_reg_767_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_10(3),
      Q => j_10_reg_767(3),
      R => '0'
    );
\j_10_reg_767_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_10(4),
      Q => j_10_reg_767(4),
      R => '0'
    );
\j_10_reg_767_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_10(5),
      Q => j_10_reg_767(5),
      R => '0'
    );
\j_10_reg_767_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_10(6),
      Q => j_10_reg_767(6),
      R => '0'
    );
\j_10_reg_767_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_10(7),
      Q => j_10_reg_767(7),
      R => '0'
    );
\j_fu_240_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_47,
      D => flow_control_loop_pipe_sequential_init_U_n_44,
      Q => \j_fu_240_reg_n_13_[0]\,
      R => '0'
    );
\j_fu_240_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_47,
      D => add_ln193_fu_289_p2(1),
      Q => \j_fu_240_reg_n_13_[1]\,
      R => '0'
    );
\j_fu_240_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_47,
      D => flow_control_loop_pipe_sequential_init_U_n_49,
      Q => \j_fu_240_reg_n_13_[2]\,
      R => '0'
    );
\j_fu_240_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_47,
      D => add_ln193_fu_289_p2(3),
      Q => \j_fu_240_reg_n_13_[3]\,
      R => '0'
    );
\j_fu_240_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_47,
      D => add_ln193_fu_289_p2(4),
      Q => \j_fu_240_reg_n_13_[4]\,
      R => '0'
    );
\j_fu_240_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_47,
      D => add_ln193_fu_289_p2(5),
      Q => \j_fu_240_reg_n_13_[5]\,
      R => '0'
    );
\j_fu_240_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_47,
      D => add_ln193_fu_289_p2(6),
      Q => \j_fu_240_reg_n_13_[6]\,
      R => '0'
    );
\j_fu_240_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_47,
      D => add_ln193_fu_289_p2(7),
      Q => \j_fu_240_reg_n_13_[7]\,
      R => '0'
    );
\lhs_fu_236_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(0),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out(0),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(10),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out(10),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(11),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out(11),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(12),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out(12),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(13),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out(13),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(14),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out(14),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(15),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out(15),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(1),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out(1),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(2),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out(2),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(3),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out(3),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(4),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out(4),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(5),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out(5),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(6),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out(6),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(7),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out(7),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(8),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out(8),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(9),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out(9),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
mac_muladd_16s_16s_31ns_31_4_1_U59: entity work.design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_58
     port map (
      D(15 downto 0) => p_1_in(15 downto 0),
      E(0) => lhs_fu_236,
      Q(0) => ap_CS_fsm_pp0_stage0,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_24,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      p_reg_reg(7 downto 0) => j_10_reg_767(7 downto 0),
      q0(15 downto 0) => q0(15 downto 0)
    );
\ram_reg_0_i_118__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out(3),
      I1 => ram_reg_3_i_8(3),
      I2 => ram_reg_3_i_8_0(3),
      I3 => Q(6),
      I4 => Q(2),
      I5 => Q(4),
      O => \lhs_fu_236_reg[3]_0\
    );
\ram_reg_0_i_120__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out(2),
      I1 => ram_reg_3_i_8(2),
      I2 => ram_reg_3_i_8_0(2),
      I3 => Q(6),
      I4 => Q(2),
      I5 => Q(4),
      O => \lhs_fu_236_reg[2]_0\
    );
\ram_reg_0_i_122__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out(1),
      I1 => ram_reg_3_i_8(1),
      I2 => ram_reg_3_i_8_0(1),
      I3 => Q(6),
      I4 => Q(2),
      I5 => Q(4),
      O => \lhs_fu_236_reg[1]_0\
    );
\ram_reg_0_i_124__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out(0),
      I1 => ram_reg_3_i_8(0),
      I2 => ram_reg_3_i_8_0(0),
      I3 => Q(6),
      I4 => Q(2),
      I5 => Q(4),
      O => \lhs_fu_236_reg[0]_0\
    );
\ram_reg_0_i_131__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg,
      I1 => ap_CS_fsm_pp0_stage0,
      O => \ram_reg_0_i_131__1_n_13\
    );
\ram_reg_0_i_82__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"550F550F55CC5500"
    )
        port map (
      I0 => \ram_reg_0_i_131__1_n_13\,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataUpsampledI_V_ce0,
      I2 => \ram_reg_0_i_20__1\,
      I3 => Q(5),
      I4 => Q(1),
      I5 => Q(3),
      O => \ap_CS_fsm_reg[47]_1\
    );
ram_reg_1_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out(7),
      I1 => ram_reg_3_i_8(7),
      I2 => ram_reg_3_i_8_0(7),
      I3 => Q(6),
      I4 => Q(2),
      I5 => Q(4),
      O => \lhs_fu_236_reg[7]_0\
    );
ram_reg_1_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out(6),
      I1 => ram_reg_3_i_8(6),
      I2 => ram_reg_3_i_8_0(6),
      I3 => Q(6),
      I4 => Q(2),
      I5 => Q(4),
      O => \lhs_fu_236_reg[6]_0\
    );
ram_reg_1_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out(5),
      I1 => ram_reg_3_i_8(5),
      I2 => ram_reg_3_i_8_0(5),
      I3 => Q(6),
      I4 => Q(2),
      I5 => Q(4),
      O => \lhs_fu_236_reg[5]_0\
    );
ram_reg_1_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out(4),
      I1 => ram_reg_3_i_8(4),
      I2 => ram_reg_3_i_8_0(4),
      I3 => Q(6),
      I4 => Q(2),
      I5 => Q(4),
      O => \lhs_fu_236_reg[4]_0\
    );
ram_reg_2_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out(11),
      I1 => ram_reg_3_i_8(11),
      I2 => ram_reg_3_i_8_0(11),
      I3 => Q(6),
      I4 => Q(2),
      I5 => Q(4),
      O => \lhs_fu_236_reg[11]_0\
    );
ram_reg_2_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out(10),
      I1 => ram_reg_3_i_8(10),
      I2 => ram_reg_3_i_8_0(10),
      I3 => Q(6),
      I4 => Q(2),
      I5 => Q(4),
      O => \lhs_fu_236_reg[10]_0\
    );
ram_reg_2_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out(9),
      I1 => ram_reg_3_i_8(9),
      I2 => ram_reg_3_i_8_0(9),
      I3 => Q(6),
      I4 => Q(2),
      I5 => Q(4),
      O => \lhs_fu_236_reg[9]_0\
    );
ram_reg_2_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out(8),
      I1 => ram_reg_3_i_8(8),
      I2 => ram_reg_3_i_8_0(8),
      I3 => Q(6),
      I4 => Q(2),
      I5 => Q(4),
      O => \lhs_fu_236_reg[8]_0\
    );
ram_reg_3_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out(15),
      I1 => ram_reg_3_i_8(15),
      I2 => ram_reg_3_i_8_0(15),
      I3 => Q(6),
      I4 => Q(2),
      I5 => Q(4),
      O => \lhs_fu_236_reg[15]_0\
    );
ram_reg_3_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out(14),
      I1 => ram_reg_3_i_8(14),
      I2 => ram_reg_3_i_8_0(14),
      I3 => Q(6),
      I4 => Q(2),
      I5 => Q(4),
      O => \lhs_fu_236_reg[14]_0\
    );
ram_reg_3_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out(13),
      I1 => ram_reg_3_i_8(13),
      I2 => ram_reg_3_i_8_0(13),
      I3 => Q(6),
      I4 => Q(2),
      I5 => Q(4),
      O => \lhs_fu_236_reg[13]_0\
    );
ram_reg_3_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out(12),
      I1 => ram_reg_3_i_8(12),
      I2 => ram_reg_3_i_8_0(12),
      I3 => Q(6),
      I4 => Q(2),
      I5 => Q(4),
      O => \lhs_fu_236_reg[12]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_912 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg_reg : out STD_LOGIC;
    \or_ln182_11_reg_5540_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[48]\ : out STD_LOGIC;
    \lhs_fu_236_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n : in STD_LOGIC;
    \ram_reg_0_i_95__1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_0_i_95__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_912 : entity is "transmitter_transmitter_Pipeline_VITIS_LOOP_193_912";
end design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_912;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_912 is
  signal add_ln193_fu_289_p2 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_13_[1]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_13_[2]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__5_n_13\ : STD_LOGIC;
  signal ap_sig_allocacmp_j_9 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_46 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_48 : STD_LOGIC;
  signal \^grp_transmitter_pipeline_vitis_loop_193_912_fu_2422_ap_start_reg_reg_0\ : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_dataUpsampledI_V_address0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal j_9_reg_767 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \j_fu_240_reg_n_13_[0]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[1]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[2]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[3]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[4]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[5]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[6]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[7]\ : STD_LOGIC;
  signal lhs_fu_236 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
begin
  grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg_reg_0 <= \^grp_transmitter_pipeline_vitis_loop_193_912_fu_2422_ap_start_reg_reg_0\;
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_pp0_stage0,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \ap_CS_fsm_reg_n_13_[1]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_13_[1]\,
      Q => \ap_CS_fsm_reg_n_13_[2]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_13_[2]\,
      Q => ap_CS_fsm_pp0_stage3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_15,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008800A0AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => ap_CS_fsm_pp0_stage0,
      O => \ap_enable_reg_pp0_iter1_i_1__5_n_13\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__5_n_13\,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_54
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      S(0) => S(0),
      add_ln193_fu_289_p2(5 downto 1) => add_ln193_fu_289_p2(7 downto 3),
      add_ln193_fu_289_p2(0) => add_ln193_fu_289_p2(1),
      \ap_CS_fsm_reg[48]\ => \ap_CS_fsm_reg[48]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter0_reg_reg => flow_control_loop_pipe_sequential_init_U_n_15,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_24,
      ap_loop_init_int_reg_1(3) => ap_CS_fsm_pp0_stage3,
      ap_loop_init_int_reg_1(2) => \ap_CS_fsm_reg_n_13_[2]\,
      ap_loop_init_int_reg_1(1) => \ap_CS_fsm_reg_n_13_[1]\,
      ap_loop_init_int_reg_1(0) => ap_CS_fsm_pp0_stage0,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg => grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg,
      grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg_reg(1 downto 0) => ap_NS_fsm(1 downto 0),
      grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg_reg_0 => \^grp_transmitter_pipeline_vitis_loop_193_912_fu_2422_ap_start_reg_reg_0\,
      \j_fu_240_reg[2]\ => flow_control_loop_pipe_sequential_init_U_n_48,
      \j_fu_240_reg[4]\ => \j_fu_240_reg_n_13_[4]\,
      \j_fu_240_reg[4]_0\ => \j_fu_240_reg_n_13_[1]\,
      \j_fu_240_reg[4]_1\ => \j_fu_240_reg_n_13_[2]\,
      \j_fu_240_reg[4]_2\ => \j_fu_240_reg_n_13_[3]\,
      \j_fu_240_reg[6]\ => flow_control_loop_pipe_sequential_init_U_n_46,
      \j_fu_240_reg[7]\(7 downto 1) => ap_sig_allocacmp_j_9(7 downto 1),
      \j_fu_240_reg[7]\(0) => grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_dataUpsampledI_V_address0(0),
      \j_fu_240_reg[7]_0\ => \j_fu_240_reg_n_13_[7]\,
      \j_fu_240_reg[7]_1\ => \j_fu_240_reg_n_13_[5]\,
      \j_fu_240_reg[7]_2\ => \j_fu_240_reg_n_13_[6]\,
      \j_fu_240_reg[7]_3\ => \j_fu_240_reg_n_13_[0]\,
      \or_ln182_11_reg_5540_reg[11]\(11 downto 0) => \or_ln182_11_reg_5540_reg[11]\(11 downto 0),
      \ram_reg_0_i_95__1\(7 downto 0) => \ram_reg_0_i_95__1\(7 downto 0),
      \ram_reg_0_i_95__1_0\(3 downto 0) => \ram_reg_0_i_95__1_0\(3 downto 0)
    );
\j_9_reg_767_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_dataUpsampledI_V_address0(0),
      Q => j_9_reg_767(0),
      R => '0'
    );
\j_9_reg_767_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_9(1),
      Q => j_9_reg_767(1),
      R => '0'
    );
\j_9_reg_767_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_9(2),
      Q => j_9_reg_767(2),
      R => '0'
    );
\j_9_reg_767_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_9(3),
      Q => j_9_reg_767(3),
      R => '0'
    );
\j_9_reg_767_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_9(4),
      Q => j_9_reg_767(4),
      R => '0'
    );
\j_9_reg_767_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_9(5),
      Q => j_9_reg_767(5),
      R => '0'
    );
\j_9_reg_767_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_9(6),
      Q => j_9_reg_767(6),
      R => '0'
    );
\j_9_reg_767_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_9(7),
      Q => j_9_reg_767(7),
      R => '0'
    );
\j_fu_240_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_46,
      D => \^grp_transmitter_pipeline_vitis_loop_193_912_fu_2422_ap_start_reg_reg_0\,
      Q => \j_fu_240_reg_n_13_[0]\,
      R => '0'
    );
\j_fu_240_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_46,
      D => add_ln193_fu_289_p2(1),
      Q => \j_fu_240_reg_n_13_[1]\,
      R => '0'
    );
\j_fu_240_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_46,
      D => flow_control_loop_pipe_sequential_init_U_n_48,
      Q => \j_fu_240_reg_n_13_[2]\,
      R => '0'
    );
\j_fu_240_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_46,
      D => add_ln193_fu_289_p2(3),
      Q => \j_fu_240_reg_n_13_[3]\,
      R => '0'
    );
\j_fu_240_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_46,
      D => add_ln193_fu_289_p2(4),
      Q => \j_fu_240_reg_n_13_[4]\,
      R => '0'
    );
\j_fu_240_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_46,
      D => add_ln193_fu_289_p2(5),
      Q => \j_fu_240_reg_n_13_[5]\,
      R => '0'
    );
\j_fu_240_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_46,
      D => add_ln193_fu_289_p2(6),
      Q => \j_fu_240_reg_n_13_[6]\,
      R => '0'
    );
\j_fu_240_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_46,
      D => add_ln193_fu_289_p2(7),
      Q => \j_fu_240_reg_n_13_[7]\,
      R => '0'
    );
\lhs_fu_236_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(0),
      Q => \lhs_fu_236_reg[15]_0\(0),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(10),
      Q => \lhs_fu_236_reg[15]_0\(10),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(11),
      Q => \lhs_fu_236_reg[15]_0\(11),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(12),
      Q => \lhs_fu_236_reg[15]_0\(12),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(13),
      Q => \lhs_fu_236_reg[15]_0\(13),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(14),
      Q => \lhs_fu_236_reg[15]_0\(14),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(15),
      Q => \lhs_fu_236_reg[15]_0\(15),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(1),
      Q => \lhs_fu_236_reg[15]_0\(1),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(2),
      Q => \lhs_fu_236_reg[15]_0\(2),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(3),
      Q => \lhs_fu_236_reg[15]_0\(3),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(4),
      Q => \lhs_fu_236_reg[15]_0\(4),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(5),
      Q => \lhs_fu_236_reg[15]_0\(5),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(6),
      Q => \lhs_fu_236_reg[15]_0\(6),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(7),
      Q => \lhs_fu_236_reg[15]_0\(7),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(8),
      Q => \lhs_fu_236_reg[15]_0\(8),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(9),
      Q => \lhs_fu_236_reg[15]_0\(9),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
mac_muladd_16s_16s_31ns_31_4_1_U64: entity work.design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_55
     port map (
      D(15 downto 0) => p_1_in(15 downto 0),
      E(0) => lhs_fu_236,
      Q(0) => ap_CS_fsm_pp0_stage0,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_24,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      p_reg_reg(7 downto 0) => j_9_reg_767(7 downto 0),
      q0(15 downto 0) => q0(15 downto 0)
    );
\ram_reg_0_i_129__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg,
      I1 => ap_CS_fsm_pp0_stage0,
      O => grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_913 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg_reg : out STD_LOGIC;
    \or_ln182_12_reg_5546_reg[11]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \ap_CS_fsm_reg[50]\ : out STD_LOGIC;
    grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg_reg_0 : out STD_LOGIC;
    \lhs_fu_236_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n : in STD_LOGIC;
    \ram_reg_0_i_92__1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ram_reg_0_i_92__1_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_913 : entity is "transmitter_transmitter_Pipeline_VITIS_LOOP_193_913";
end design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_913;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_913 is
  signal add_ln193_fu_289_p2 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_13_[1]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_13_[2]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__6_n_13\ : STD_LOGIC;
  signal ap_sig_allocacmp_j_8 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_45 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_48 : STD_LOGIC;
  signal \^grp_transmitter_pipeline_vitis_loop_193_913_fu_2429_ap_start_reg_reg_0\ : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_dataUpsampledI_V_address0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal j_8_reg_767 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \j_fu_240_reg_n_13_[0]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[1]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[2]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[3]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[4]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[5]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[6]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[7]\ : STD_LOGIC;
  signal lhs_fu_236 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
begin
  grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg_reg_0 <= \^grp_transmitter_pipeline_vitis_loop_193_913_fu_2429_ap_start_reg_reg_0\;
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_pp0_stage0,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \ap_CS_fsm_reg_n_13_[1]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_13_[1]\,
      Q => \ap_CS_fsm_reg_n_13_[2]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_13_[2]\,
      Q => ap_CS_fsm_pp0_stage3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_15,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008800A0AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => ap_CS_fsm_pp0_stage0,
      O => \ap_enable_reg_pp0_iter1_i_1__6_n_13\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__6_n_13\,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_51
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      S(1 downto 0) => S(1 downto 0),
      add_ln193_fu_289_p2(5 downto 1) => add_ln193_fu_289_p2(7 downto 3),
      add_ln193_fu_289_p2(0) => add_ln193_fu_289_p2(1),
      \ap_CS_fsm_reg[50]\ => \ap_CS_fsm_reg[50]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter0_reg_reg => flow_control_loop_pipe_sequential_init_U_n_15,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_24,
      ap_loop_init_int_reg_1(3) => ap_CS_fsm_pp0_stage3,
      ap_loop_init_int_reg_1(2) => \ap_CS_fsm_reg_n_13_[2]\,
      ap_loop_init_int_reg_1(1) => \ap_CS_fsm_reg_n_13_[1]\,
      ap_loop_init_int_reg_1(0) => ap_CS_fsm_pp0_stage0,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg => grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg,
      grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg_reg(1 downto 0) => ap_NS_fsm(1 downto 0),
      grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg_reg_0 => \^grp_transmitter_pipeline_vitis_loop_193_913_fu_2429_ap_start_reg_reg_0\,
      \j_fu_240_reg[2]\ => flow_control_loop_pipe_sequential_init_U_n_48,
      \j_fu_240_reg[4]\ => \j_fu_240_reg_n_13_[4]\,
      \j_fu_240_reg[4]_0\ => \j_fu_240_reg_n_13_[1]\,
      \j_fu_240_reg[4]_1\ => \j_fu_240_reg_n_13_[2]\,
      \j_fu_240_reg[4]_2\ => \j_fu_240_reg_n_13_[3]\,
      \j_fu_240_reg[6]\ => flow_control_loop_pipe_sequential_init_U_n_45,
      \j_fu_240_reg[7]\(7 downto 2) => ap_sig_allocacmp_j_8(7 downto 2),
      \j_fu_240_reg[7]\(1) => grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_dataUpsampledI_V_address0(1),
      \j_fu_240_reg[7]\(0) => ap_sig_allocacmp_j_8(0),
      \j_fu_240_reg[7]_0\ => \j_fu_240_reg_n_13_[7]\,
      \j_fu_240_reg[7]_1\ => \j_fu_240_reg_n_13_[5]\,
      \j_fu_240_reg[7]_2\ => \j_fu_240_reg_n_13_[6]\,
      \j_fu_240_reg[7]_3\ => \j_fu_240_reg_n_13_[0]\,
      \or_ln182_12_reg_5546_reg[11]\(10 downto 0) => \or_ln182_12_reg_5546_reg[11]\(10 downto 0),
      p_0_in(0) => p_0_in(0),
      \ram_reg_0_i_92__1\(7 downto 0) => \ram_reg_0_i_92__1\(7 downto 0),
      \ram_reg_0_i_92__1_0\(2 downto 0) => \ram_reg_0_i_92__1_0\(2 downto 0)
    );
\j_8_reg_767_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_8(0),
      Q => j_8_reg_767(0),
      R => '0'
    );
\j_8_reg_767_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_dataUpsampledI_V_address0(1),
      Q => j_8_reg_767(1),
      R => '0'
    );
\j_8_reg_767_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_8(2),
      Q => j_8_reg_767(2),
      R => '0'
    );
\j_8_reg_767_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_8(3),
      Q => j_8_reg_767(3),
      R => '0'
    );
\j_8_reg_767_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_8(4),
      Q => j_8_reg_767(4),
      R => '0'
    );
\j_8_reg_767_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_8(5),
      Q => j_8_reg_767(5),
      R => '0'
    );
\j_8_reg_767_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_8(6),
      Q => j_8_reg_767(6),
      R => '0'
    );
\j_8_reg_767_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_8(7),
      Q => j_8_reg_767(7),
      R => '0'
    );
\j_fu_240_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_45,
      D => \^grp_transmitter_pipeline_vitis_loop_193_913_fu_2429_ap_start_reg_reg_0\,
      Q => \j_fu_240_reg_n_13_[0]\,
      R => '0'
    );
\j_fu_240_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_45,
      D => add_ln193_fu_289_p2(1),
      Q => \j_fu_240_reg_n_13_[1]\,
      R => '0'
    );
\j_fu_240_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_45,
      D => flow_control_loop_pipe_sequential_init_U_n_48,
      Q => \j_fu_240_reg_n_13_[2]\,
      R => '0'
    );
\j_fu_240_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_45,
      D => add_ln193_fu_289_p2(3),
      Q => \j_fu_240_reg_n_13_[3]\,
      R => '0'
    );
\j_fu_240_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_45,
      D => add_ln193_fu_289_p2(4),
      Q => \j_fu_240_reg_n_13_[4]\,
      R => '0'
    );
\j_fu_240_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_45,
      D => add_ln193_fu_289_p2(5),
      Q => \j_fu_240_reg_n_13_[5]\,
      R => '0'
    );
\j_fu_240_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_45,
      D => add_ln193_fu_289_p2(6),
      Q => \j_fu_240_reg_n_13_[6]\,
      R => '0'
    );
\j_fu_240_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_45,
      D => add_ln193_fu_289_p2(7),
      Q => \j_fu_240_reg_n_13_[7]\,
      R => '0'
    );
\lhs_fu_236_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(0),
      Q => \lhs_fu_236_reg[15]_0\(0),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(10),
      Q => \lhs_fu_236_reg[15]_0\(10),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(11),
      Q => \lhs_fu_236_reg[15]_0\(11),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(12),
      Q => \lhs_fu_236_reg[15]_0\(12),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(13),
      Q => \lhs_fu_236_reg[15]_0\(13),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(14),
      Q => \lhs_fu_236_reg[15]_0\(14),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(15),
      Q => \lhs_fu_236_reg[15]_0\(15),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(1),
      Q => \lhs_fu_236_reg[15]_0\(1),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(2),
      Q => \lhs_fu_236_reg[15]_0\(2),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(3),
      Q => \lhs_fu_236_reg[15]_0\(3),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(4),
      Q => \lhs_fu_236_reg[15]_0\(4),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(5),
      Q => \lhs_fu_236_reg[15]_0\(5),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(6),
      Q => \lhs_fu_236_reg[15]_0\(6),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(7),
      Q => \lhs_fu_236_reg[15]_0\(7),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(8),
      Q => \lhs_fu_236_reg[15]_0\(8),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(9),
      Q => \lhs_fu_236_reg[15]_0\(9),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
mac_muladd_16s_16s_31ns_31_4_1_U69: entity work.design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_52
     port map (
      D(15 downto 0) => p_1_in(15 downto 0),
      E(0) => lhs_fu_236,
      Q(0) => ap_CS_fsm_pp0_stage0,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_24,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      p_reg_reg(7 downto 0) => j_8_reg_767(7 downto 0),
      q0(15 downto 0) => q0(15 downto 0)
    );
\ram_reg_0_i_130__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg,
      I1 => ap_CS_fsm_pp0_stage0,
      O => grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_914 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \or_ln182_13_reg_5552_reg[11]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \ap_CS_fsm_reg[56]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[56]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[56]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[56]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[56]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[56]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[56]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[56]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[56]_7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[56]_8\ : out STD_LOGIC;
    \ap_CS_fsm_reg[56]_9\ : out STD_LOGIC;
    \ap_CS_fsm_reg[56]_10\ : out STD_LOGIC;
    \ap_CS_fsm_reg[56]_11\ : out STD_LOGIC;
    \ap_CS_fsm_reg[56]_12\ : out STD_LOGIC;
    \ap_CS_fsm_reg[56]_13\ : out STD_LOGIC;
    \ap_CS_fsm_reg[56]_14\ : out STD_LOGIC;
    \ap_CS_fsm_reg[55]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[55]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[55]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[52]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_rst_n : in STD_LOGIC;
    \ram_reg_0_i_95__1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_0_i_95__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_3 : in STD_LOGIC;
    ram_reg_3_0 : in STD_LOGIC;
    ram_reg_3_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_3_2 : in STD_LOGIC;
    ram_reg_3_3 : in STD_LOGIC;
    ram_reg_3_4 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_2_0 : in STD_LOGIC;
    ram_reg_2_1 : in STD_LOGIC;
    ram_reg_2_2 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_1_0 : in STD_LOGIC;
    ram_reg_1_1 : in STD_LOGIC;
    ram_reg_1_2 : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_0_0 : in STD_LOGIC;
    ram_reg_0_1 : in STD_LOGIC;
    ram_reg_0_2 : in STD_LOGIC;
    ram_reg_3_i_8_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_3_i_8_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_3_5 : in STD_LOGIC;
    ram_reg_3_6 : in STD_LOGIC;
    ram_reg_3_7 : in STD_LOGIC;
    ram_reg_3_8 : in STD_LOGIC;
    grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_dataUpsampledI_V_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_3_9 : in STD_LOGIC;
    ram_reg_3_10 : in STD_LOGIC;
    \ram_reg_0_i_20__1_0\ : in STD_LOGIC;
    \ram_reg_0_i_20__1_1\ : in STD_LOGIC;
    \ram_reg_0_i_72__1\ : in STD_LOGIC;
    \ram_reg_0_i_72__1_0\ : in STD_LOGIC;
    \ram_reg_0_i_68__1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_914 : entity is "transmitter_transmitter_Pipeline_VITIS_LOOP_193_914";
end design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_914;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_914 is
  signal add_ln193_fu_289_p2 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_13_[1]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_13_[2]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__7_n_13\ : STD_LOGIC;
  signal ap_sig_allocacmp_j_7 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_44 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_47 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_49 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataUpsampledI_V_address0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal j_7_reg_767 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \j_fu_240_reg_n_13_[0]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[1]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[2]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[3]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[4]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[5]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[6]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[7]\ : STD_LOGIC;
  signal lhs_fu_236 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ram_reg_0_i_117__0_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_119__1_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_121__0_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_123__0_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_128__1_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_81__1_n_13\ : STD_LOGIC;
  signal ram_reg_1_i_21_n_13 : STD_LOGIC;
  signal ram_reg_1_i_23_n_13 : STD_LOGIC;
  signal ram_reg_1_i_25_n_13 : STD_LOGIC;
  signal ram_reg_1_i_27_n_13 : STD_LOGIC;
  signal ram_reg_2_i_21_n_13 : STD_LOGIC;
  signal ram_reg_2_i_23_n_13 : STD_LOGIC;
  signal ram_reg_2_i_25_n_13 : STD_LOGIC;
  signal ram_reg_2_i_27_n_13 : STD_LOGIC;
  signal ram_reg_3_i_21_n_13 : STD_LOGIC;
  signal ram_reg_3_i_23_n_13 : STD_LOGIC;
  signal ram_reg_3_i_25_n_13 : STD_LOGIC;
  signal ram_reg_3_i_27_n_13 : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
begin
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_pp0_stage0,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \ap_CS_fsm_reg_n_13_[1]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_13_[1]\,
      Q => \ap_CS_fsm_reg_n_13_[2]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_13_[2]\,
      Q => ap_CS_fsm_pp0_stage3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_15,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008800A0AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => ap_CS_fsm_pp0_stage0,
      O => \ap_enable_reg_pp0_iter1_i_1__7_n_13\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__7_n_13\,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_48
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(5) => Q(7),
      Q(4 downto 2) => Q(5 downto 3),
      Q(1 downto 0) => Q(1 downto 0),
      S(0) => S(0),
      add_ln193_fu_289_p2(5 downto 1) => add_ln193_fu_289_p2(7 downto 3),
      add_ln193_fu_289_p2(0) => add_ln193_fu_289_p2(1),
      \ap_CS_fsm_reg[52]\ => \ap_CS_fsm_reg[52]\,
      \ap_CS_fsm_reg[55]\ => \ap_CS_fsm_reg[55]\,
      \ap_CS_fsm_reg[55]_0\ => \ap_CS_fsm_reg[55]_0\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter0_reg_reg => flow_control_loop_pipe_sequential_init_U_n_15,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_24,
      ap_loop_init_int_reg_1(3) => ap_CS_fsm_pp0_stage3,
      ap_loop_init_int_reg_1(2) => \ap_CS_fsm_reg_n_13_[2]\,
      ap_loop_init_int_reg_1(1) => \ap_CS_fsm_reg_n_13_[1]\,
      ap_loop_init_int_reg_1(0) => ap_CS_fsm_pp0_stage0,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg,
      grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg_reg(1 downto 0) => ap_NS_fsm(1 downto 0),
      grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg_reg_0 => flow_control_loop_pipe_sequential_init_U_n_44,
      grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_dataUpsampledI_V_address0(0) => grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_dataUpsampledI_V_address0(0),
      \j_fu_240_reg[2]\ => flow_control_loop_pipe_sequential_init_U_n_49,
      \j_fu_240_reg[4]\ => \j_fu_240_reg_n_13_[4]\,
      \j_fu_240_reg[4]_0\ => \j_fu_240_reg_n_13_[1]\,
      \j_fu_240_reg[4]_1\ => \j_fu_240_reg_n_13_[2]\,
      \j_fu_240_reg[4]_2\ => \j_fu_240_reg_n_13_[3]\,
      \j_fu_240_reg[6]\ => flow_control_loop_pipe_sequential_init_U_n_47,
      \j_fu_240_reg[7]\(7 downto 1) => ap_sig_allocacmp_j_7(7 downto 1),
      \j_fu_240_reg[7]\(0) => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataUpsampledI_V_address0(0),
      \j_fu_240_reg[7]_0\ => \j_fu_240_reg_n_13_[7]\,
      \j_fu_240_reg[7]_1\ => \j_fu_240_reg_n_13_[5]\,
      \j_fu_240_reg[7]_2\ => \j_fu_240_reg_n_13_[6]\,
      \j_fu_240_reg[7]_3\ => \j_fu_240_reg_n_13_[0]\,
      \or_ln182_13_reg_5552_reg[11]\(10 downto 0) => \or_ln182_13_reg_5552_reg[11]\(10 downto 0),
      p_0_in(0) => p_0_in(0),
      \ram_reg_0_i_68__1_0\(0) => \ram_reg_0_i_68__1\(0),
      \ram_reg_0_i_72__1_0\ => \ram_reg_0_i_72__1\,
      \ram_reg_0_i_72__1_1\ => \ram_reg_0_i_72__1_0\,
      \ram_reg_0_i_95__1\(7 downto 0) => \ram_reg_0_i_95__1\(7 downto 0),
      \ram_reg_0_i_95__1_0\(3 downto 0) => \ram_reg_0_i_95__1_0\(3 downto 0),
      ram_reg_3 => ram_reg_3_5,
      ram_reg_3_0 => ram_reg_3_6,
      ram_reg_3_1 => ram_reg_3_7,
      ram_reg_3_2 => ram_reg_3_8
    );
\j_7_reg_767_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataUpsampledI_V_address0(0),
      Q => j_7_reg_767(0),
      R => '0'
    );
\j_7_reg_767_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_7(1),
      Q => j_7_reg_767(1),
      R => '0'
    );
\j_7_reg_767_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_7(2),
      Q => j_7_reg_767(2),
      R => '0'
    );
\j_7_reg_767_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_7(3),
      Q => j_7_reg_767(3),
      R => '0'
    );
\j_7_reg_767_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_7(4),
      Q => j_7_reg_767(4),
      R => '0'
    );
\j_7_reg_767_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_7(5),
      Q => j_7_reg_767(5),
      R => '0'
    );
\j_7_reg_767_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_7(6),
      Q => j_7_reg_767(6),
      R => '0'
    );
\j_7_reg_767_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_7(7),
      Q => j_7_reg_767(7),
      R => '0'
    );
\j_fu_240_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_47,
      D => flow_control_loop_pipe_sequential_init_U_n_44,
      Q => \j_fu_240_reg_n_13_[0]\,
      R => '0'
    );
\j_fu_240_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_47,
      D => add_ln193_fu_289_p2(1),
      Q => \j_fu_240_reg_n_13_[1]\,
      R => '0'
    );
\j_fu_240_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_47,
      D => flow_control_loop_pipe_sequential_init_U_n_49,
      Q => \j_fu_240_reg_n_13_[2]\,
      R => '0'
    );
\j_fu_240_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_47,
      D => add_ln193_fu_289_p2(3),
      Q => \j_fu_240_reg_n_13_[3]\,
      R => '0'
    );
\j_fu_240_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_47,
      D => add_ln193_fu_289_p2(4),
      Q => \j_fu_240_reg_n_13_[4]\,
      R => '0'
    );
\j_fu_240_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_47,
      D => add_ln193_fu_289_p2(5),
      Q => \j_fu_240_reg_n_13_[5]\,
      R => '0'
    );
\j_fu_240_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_47,
      D => add_ln193_fu_289_p2(6),
      Q => \j_fu_240_reg_n_13_[6]\,
      R => '0'
    );
\j_fu_240_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_47,
      D => add_ln193_fu_289_p2(7),
      Q => \j_fu_240_reg_n_13_[7]\,
      R => '0'
    );
\lhs_fu_236_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(0),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out(0),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(10),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out(10),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(11),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out(11),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(12),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out(12),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(13),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out(13),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(14),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out(14),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(15),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out(15),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(1),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out(1),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(2),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out(2),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(3),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out(3),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(4),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out(4),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(5),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out(5),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(6),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out(6),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(7),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out(7),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(8),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out(8),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(9),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out(9),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
mac_muladd_16s_16s_31ns_31_4_1_U74: entity work.design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_49
     port map (
      D(15 downto 0) => p_1_in(15 downto 0),
      E(0) => lhs_fu_236,
      Q(0) => ap_CS_fsm_pp0_stage0,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_24,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      p_reg_reg(7 downto 0) => j_7_reg_767(7 downto 0),
      q0(15 downto 0) => q0(15 downto 0)
    );
\ram_reg_0_i_117__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out(3),
      I1 => ram_reg_3_i_8_0(3),
      I2 => ram_reg_3_i_8_1(3),
      I3 => Q(6),
      I4 => Q(2),
      I5 => Q(4),
      O => \ram_reg_0_i_117__0_n_13\
    );
\ram_reg_0_i_119__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out(2),
      I1 => ram_reg_3_i_8_0(2),
      I2 => ram_reg_3_i_8_1(2),
      I3 => Q(6),
      I4 => Q(2),
      I5 => Q(4),
      O => \ram_reg_0_i_119__1_n_13\
    );
\ram_reg_0_i_121__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out(1),
      I1 => ram_reg_3_i_8_0(1),
      I2 => ram_reg_3_i_8_1(1),
      I3 => Q(6),
      I4 => Q(2),
      I5 => Q(4),
      O => \ram_reg_0_i_121__0_n_13\
    );
\ram_reg_0_i_123__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out(0),
      I1 => ram_reg_3_i_8_0(0),
      I2 => ram_reg_3_i_8_1(0),
      I3 => Q(6),
      I4 => Q(2),
      I5 => Q(4),
      O => \ram_reg_0_i_123__0_n_13\
    );
\ram_reg_0_i_128__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg,
      I1 => ap_CS_fsm_pp0_stage0,
      O => \ram_reg_0_i_128__1_n_13\
    );
\ram_reg_0_i_20__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00BAFFFFFFBA"
    )
        port map (
      I0 => \ram_reg_0_i_81__1_n_13\,
      I1 => ram_reg_3_5,
      I2 => ram_reg_3_9,
      I3 => Q(7),
      I4 => Q(0),
      I5 => ram_reg_3_10,
      O => \ap_CS_fsm_reg[55]_1\
    );
\ram_reg_0_i_68__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBA00BA"
    )
        port map (
      I0 => \ram_reg_0_i_117__0_n_13\,
      I1 => ram_reg_3,
      I2 => ram_reg_0,
      I3 => Q(8),
      I4 => ram_reg_3_1(3),
      O => \ap_CS_fsm_reg[56]_11\
    );
\ram_reg_0_i_72__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBA00BA"
    )
        port map (
      I0 => \ram_reg_0_i_119__1_n_13\,
      I1 => ram_reg_3,
      I2 => ram_reg_0_0,
      I3 => Q(8),
      I4 => ram_reg_3_1(2),
      O => \ap_CS_fsm_reg[56]_12\
    );
\ram_reg_0_i_76__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBA00BA"
    )
        port map (
      I0 => \ram_reg_0_i_121__0_n_13\,
      I1 => ram_reg_3,
      I2 => ram_reg_0_1,
      I3 => Q(8),
      I4 => ram_reg_3_1(1),
      O => \ap_CS_fsm_reg[56]_13\
    );
\ram_reg_0_i_80__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBA00BA"
    )
        port map (
      I0 => \ram_reg_0_i_123__0_n_13\,
      I1 => ram_reg_3,
      I2 => ram_reg_0_2,
      I3 => Q(8),
      I4 => ram_reg_3_1(0),
      O => \ap_CS_fsm_reg[56]_14\
    );
\ram_reg_0_i_81__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"550F550F55335500"
    )
        port map (
      I0 => \ram_reg_0_i_128__1_n_13\,
      I1 => \ram_reg_0_i_20__1_0\,
      I2 => \ram_reg_0_i_20__1_1\,
      I3 => Q(5),
      I4 => Q(1),
      I5 => Q(3),
      O => \ram_reg_0_i_81__1_n_13\
    );
ram_reg_1_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBA00BA"
    )
        port map (
      I0 => ram_reg_1_i_23_n_13,
      I1 => ram_reg_3,
      I2 => ram_reg_1_0,
      I3 => Q(8),
      I4 => ram_reg_3_1(6),
      O => \ap_CS_fsm_reg[56]_8\
    );
ram_reg_1_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBA00BA"
    )
        port map (
      I0 => ram_reg_1_i_25_n_13,
      I1 => ram_reg_3,
      I2 => ram_reg_1_1,
      I3 => Q(8),
      I4 => ram_reg_3_1(5),
      O => \ap_CS_fsm_reg[56]_9\
    );
ram_reg_1_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBA00BA"
    )
        port map (
      I0 => ram_reg_1_i_27_n_13,
      I1 => ram_reg_3,
      I2 => ram_reg_1_2,
      I3 => Q(8),
      I4 => ram_reg_3_1(4),
      O => \ap_CS_fsm_reg[56]_10\
    );
ram_reg_1_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out(7),
      I1 => ram_reg_3_i_8_0(7),
      I2 => ram_reg_3_i_8_1(7),
      I3 => Q(6),
      I4 => Q(2),
      I5 => Q(4),
      O => ram_reg_1_i_21_n_13
    );
ram_reg_1_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out(6),
      I1 => ram_reg_3_i_8_0(6),
      I2 => ram_reg_3_i_8_1(6),
      I3 => Q(6),
      I4 => Q(2),
      I5 => Q(4),
      O => ram_reg_1_i_23_n_13
    );
ram_reg_1_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out(5),
      I1 => ram_reg_3_i_8_0(5),
      I2 => ram_reg_3_i_8_1(5),
      I3 => Q(6),
      I4 => Q(2),
      I5 => Q(4),
      O => ram_reg_1_i_25_n_13
    );
ram_reg_1_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out(4),
      I1 => ram_reg_3_i_8_0(4),
      I2 => ram_reg_3_i_8_1(4),
      I3 => Q(6),
      I4 => Q(2),
      I5 => Q(4),
      O => ram_reg_1_i_27_n_13
    );
ram_reg_1_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBA00BA"
    )
        port map (
      I0 => ram_reg_1_i_21_n_13,
      I1 => ram_reg_3,
      I2 => ram_reg_1,
      I3 => Q(8),
      I4 => ram_reg_3_1(7),
      O => \ap_CS_fsm_reg[56]_7\
    );
ram_reg_2_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBA00BA"
    )
        port map (
      I0 => ram_reg_2_i_23_n_13,
      I1 => ram_reg_3,
      I2 => ram_reg_2_0,
      I3 => Q(8),
      I4 => ram_reg_3_1(10),
      O => \ap_CS_fsm_reg[56]_4\
    );
ram_reg_2_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBA00BA"
    )
        port map (
      I0 => ram_reg_2_i_25_n_13,
      I1 => ram_reg_3,
      I2 => ram_reg_2_1,
      I3 => Q(8),
      I4 => ram_reg_3_1(9),
      O => \ap_CS_fsm_reg[56]_5\
    );
ram_reg_2_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBA00BA"
    )
        port map (
      I0 => ram_reg_2_i_27_n_13,
      I1 => ram_reg_3,
      I2 => ram_reg_2_2,
      I3 => Q(8),
      I4 => ram_reg_3_1(8),
      O => \ap_CS_fsm_reg[56]_6\
    );
ram_reg_2_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out(11),
      I1 => ram_reg_3_i_8_0(11),
      I2 => ram_reg_3_i_8_1(11),
      I3 => Q(6),
      I4 => Q(2),
      I5 => Q(4),
      O => ram_reg_2_i_21_n_13
    );
ram_reg_2_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out(10),
      I1 => ram_reg_3_i_8_0(10),
      I2 => ram_reg_3_i_8_1(10),
      I3 => Q(6),
      I4 => Q(2),
      I5 => Q(4),
      O => ram_reg_2_i_23_n_13
    );
ram_reg_2_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out(9),
      I1 => ram_reg_3_i_8_0(9),
      I2 => ram_reg_3_i_8_1(9),
      I3 => Q(6),
      I4 => Q(2),
      I5 => Q(4),
      O => ram_reg_2_i_25_n_13
    );
ram_reg_2_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out(8),
      I1 => ram_reg_3_i_8_0(8),
      I2 => ram_reg_3_i_8_1(8),
      I3 => Q(6),
      I4 => Q(2),
      I5 => Q(4),
      O => ram_reg_2_i_27_n_13
    );
ram_reg_2_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBA00BA"
    )
        port map (
      I0 => ram_reg_2_i_21_n_13,
      I1 => ram_reg_3,
      I2 => ram_reg_2,
      I3 => Q(8),
      I4 => ram_reg_3_1(11),
      O => \ap_CS_fsm_reg[56]_3\
    );
ram_reg_3_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBA00BA"
    )
        port map (
      I0 => ram_reg_3_i_23_n_13,
      I1 => ram_reg_3,
      I2 => ram_reg_3_2,
      I3 => Q(8),
      I4 => ram_reg_3_1(14),
      O => \ap_CS_fsm_reg[56]_0\
    );
ram_reg_3_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBA00BA"
    )
        port map (
      I0 => ram_reg_3_i_25_n_13,
      I1 => ram_reg_3,
      I2 => ram_reg_3_3,
      I3 => Q(8),
      I4 => ram_reg_3_1(13),
      O => \ap_CS_fsm_reg[56]_1\
    );
ram_reg_3_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBA00BA"
    )
        port map (
      I0 => ram_reg_3_i_27_n_13,
      I1 => ram_reg_3,
      I2 => ram_reg_3_4,
      I3 => Q(8),
      I4 => ram_reg_3_1(12),
      O => \ap_CS_fsm_reg[56]_2\
    );
ram_reg_3_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out(15),
      I1 => ram_reg_3_i_8_0(15),
      I2 => ram_reg_3_i_8_1(15),
      I3 => Q(6),
      I4 => Q(2),
      I5 => Q(4),
      O => ram_reg_3_i_21_n_13
    );
ram_reg_3_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out(14),
      I1 => ram_reg_3_i_8_0(14),
      I2 => ram_reg_3_i_8_1(14),
      I3 => Q(6),
      I4 => Q(2),
      I5 => Q(4),
      O => ram_reg_3_i_23_n_13
    );
ram_reg_3_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out(13),
      I1 => ram_reg_3_i_8_0(13),
      I2 => ram_reg_3_i_8_1(13),
      I3 => Q(6),
      I4 => Q(2),
      I5 => Q(4),
      O => ram_reg_3_i_25_n_13
    );
ram_reg_3_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out(12),
      I1 => ram_reg_3_i_8_0(12),
      I2 => ram_reg_3_i_8_1(12),
      I3 => Q(6),
      I4 => Q(2),
      I5 => Q(4),
      O => ram_reg_3_i_27_n_13
    );
ram_reg_3_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBA00BA"
    )
        port map (
      I0 => ram_reg_3_i_21_n_13,
      I1 => ram_reg_3,
      I2 => ram_reg_3_0,
      I3 => Q(8),
      I4 => ram_reg_3_1(15),
      O => \ap_CS_fsm_reg[56]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_915 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \or_ln182_14_reg_5558_reg[11]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \j_fu_240_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[55]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[54]\ : out STD_LOGIC;
    grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg_reg_0 : out STD_LOGIC;
    \lhs_fu_236_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_rst_n : in STD_LOGIC;
    \ram_reg_0_i_102__1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ram_reg_0_i_88__1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_3 : in STD_LOGIC;
    ram_reg_3_0 : in STD_LOGIC;
    ram_reg_3_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_915 : entity is "transmitter_transmitter_Pipeline_VITIS_LOOP_193_915";
end design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_915;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_915 is
  signal add_ln193_fu_289_p2 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_13_[1]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_13_[2]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__8_n_13\ : STD_LOGIC;
  signal ap_sig_allocacmp_j_6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_44 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_47 : STD_LOGIC;
  signal \^grp_transmitter_pipeline_vitis_loop_193_915_fu_2443_ap_start_reg_reg_0\ : STD_LOGIC;
  signal j_6_reg_767 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^j_fu_240_reg[2]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \j_fu_240_reg_n_13_[0]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[1]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[2]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[3]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[4]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[5]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[6]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[7]\ : STD_LOGIC;
  signal lhs_fu_236 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
begin
  grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg_reg_0 <= \^grp_transmitter_pipeline_vitis_loop_193_915_fu_2443_ap_start_reg_reg_0\;
  \j_fu_240_reg[2]_0\(0) <= \^j_fu_240_reg[2]_0\(0);
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_pp0_stage0,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \ap_CS_fsm_reg_n_13_[1]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_13_[1]\,
      Q => \ap_CS_fsm_reg_n_13_[2]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_13_[2]\,
      Q => ap_CS_fsm_pp0_stage3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_15,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008800A0AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => ap_CS_fsm_pp0_stage0,
      O => \ap_enable_reg_pp0_iter1_i_1__8_n_13\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__8_n_13\,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_45
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      S(3 downto 0) => S(3 downto 0),
      add_ln193_fu_289_p2(5 downto 1) => add_ln193_fu_289_p2(7 downto 3),
      add_ln193_fu_289_p2(0) => add_ln193_fu_289_p2(1),
      \ap_CS_fsm_reg[54]\ => \ap_CS_fsm_reg[54]\,
      \ap_CS_fsm_reg[55]\ => \ap_CS_fsm_reg[55]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter0_reg_reg => flow_control_loop_pipe_sequential_init_U_n_15,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_24,
      ap_loop_init_int_reg_1(3) => ap_CS_fsm_pp0_stage3,
      ap_loop_init_int_reg_1(2) => \ap_CS_fsm_reg_n_13_[2]\,
      ap_loop_init_int_reg_1(1) => \ap_CS_fsm_reg_n_13_[1]\,
      ap_loop_init_int_reg_1(0) => ap_CS_fsm_pp0_stage0,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg => grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg,
      grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg_reg(1 downto 0) => ap_NS_fsm(1 downto 0),
      grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg_reg_0 => \^grp_transmitter_pipeline_vitis_loop_193_915_fu_2443_ap_start_reg_reg_0\,
      \j_fu_240_reg[2]\ => flow_control_loop_pipe_sequential_init_U_n_47,
      \j_fu_240_reg[4]\ => \j_fu_240_reg_n_13_[4]\,
      \j_fu_240_reg[4]_0\ => \j_fu_240_reg_n_13_[1]\,
      \j_fu_240_reg[4]_1\ => \j_fu_240_reg_n_13_[2]\,
      \j_fu_240_reg[4]_2\ => \j_fu_240_reg_n_13_[3]\,
      \j_fu_240_reg[6]\ => flow_control_loop_pipe_sequential_init_U_n_44,
      \j_fu_240_reg[7]\(7 downto 3) => ap_sig_allocacmp_j_6(7 downto 3),
      \j_fu_240_reg[7]\(2) => \^j_fu_240_reg[2]_0\(0),
      \j_fu_240_reg[7]\(1 downto 0) => ap_sig_allocacmp_j_6(1 downto 0),
      \j_fu_240_reg[7]_0\ => \j_fu_240_reg_n_13_[7]\,
      \j_fu_240_reg[7]_1\ => \j_fu_240_reg_n_13_[5]\,
      \j_fu_240_reg[7]_2\ => \j_fu_240_reg_n_13_[6]\,
      \j_fu_240_reg[7]_3\ => \j_fu_240_reg_n_13_[0]\,
      \or_ln182_14_reg_5558_reg[11]\(9 downto 0) => \or_ln182_14_reg_5558_reg[11]\(9 downto 0),
      \ram_reg_0_i_102__1\(7 downto 0) => \ram_reg_0_i_102__1\(7 downto 0),
      \ram_reg_0_i_88__1\(0) => \ram_reg_0_i_88__1\(0),
      ram_reg_3 => ram_reg_3,
      ram_reg_3_0 => ram_reg_3_0,
      ram_reg_3_1 => ram_reg_3_1
    );
\j_6_reg_767_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_6(0),
      Q => j_6_reg_767(0),
      R => '0'
    );
\j_6_reg_767_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_6(1),
      Q => j_6_reg_767(1),
      R => '0'
    );
\j_6_reg_767_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \^j_fu_240_reg[2]_0\(0),
      Q => j_6_reg_767(2),
      R => '0'
    );
\j_6_reg_767_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_6(3),
      Q => j_6_reg_767(3),
      R => '0'
    );
\j_6_reg_767_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_6(4),
      Q => j_6_reg_767(4),
      R => '0'
    );
\j_6_reg_767_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_6(5),
      Q => j_6_reg_767(5),
      R => '0'
    );
\j_6_reg_767_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_6(6),
      Q => j_6_reg_767(6),
      R => '0'
    );
\j_6_reg_767_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_6(7),
      Q => j_6_reg_767(7),
      R => '0'
    );
\j_fu_240_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_44,
      D => \^grp_transmitter_pipeline_vitis_loop_193_915_fu_2443_ap_start_reg_reg_0\,
      Q => \j_fu_240_reg_n_13_[0]\,
      R => '0'
    );
\j_fu_240_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_44,
      D => add_ln193_fu_289_p2(1),
      Q => \j_fu_240_reg_n_13_[1]\,
      R => '0'
    );
\j_fu_240_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_44,
      D => flow_control_loop_pipe_sequential_init_U_n_47,
      Q => \j_fu_240_reg_n_13_[2]\,
      R => '0'
    );
\j_fu_240_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_44,
      D => add_ln193_fu_289_p2(3),
      Q => \j_fu_240_reg_n_13_[3]\,
      R => '0'
    );
\j_fu_240_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_44,
      D => add_ln193_fu_289_p2(4),
      Q => \j_fu_240_reg_n_13_[4]\,
      R => '0'
    );
\j_fu_240_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_44,
      D => add_ln193_fu_289_p2(5),
      Q => \j_fu_240_reg_n_13_[5]\,
      R => '0'
    );
\j_fu_240_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_44,
      D => add_ln193_fu_289_p2(6),
      Q => \j_fu_240_reg_n_13_[6]\,
      R => '0'
    );
\j_fu_240_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_44,
      D => add_ln193_fu_289_p2(7),
      Q => \j_fu_240_reg_n_13_[7]\,
      R => '0'
    );
\lhs_fu_236_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(0),
      Q => \lhs_fu_236_reg[15]_0\(0),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(10),
      Q => \lhs_fu_236_reg[15]_0\(10),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(11),
      Q => \lhs_fu_236_reg[15]_0\(11),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(12),
      Q => \lhs_fu_236_reg[15]_0\(12),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(13),
      Q => \lhs_fu_236_reg[15]_0\(13),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(14),
      Q => \lhs_fu_236_reg[15]_0\(14),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(15),
      Q => \lhs_fu_236_reg[15]_0\(15),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(1),
      Q => \lhs_fu_236_reg[15]_0\(1),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(2),
      Q => \lhs_fu_236_reg[15]_0\(2),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(3),
      Q => \lhs_fu_236_reg[15]_0\(3),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(4),
      Q => \lhs_fu_236_reg[15]_0\(4),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(5),
      Q => \lhs_fu_236_reg[15]_0\(5),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(6),
      Q => \lhs_fu_236_reg[15]_0\(6),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(7),
      Q => \lhs_fu_236_reg[15]_0\(7),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(8),
      Q => \lhs_fu_236_reg[15]_0\(8),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(9),
      Q => \lhs_fu_236_reg[15]_0\(9),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
mac_muladd_16s_16s_31ns_31_4_1_U79: entity work.design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_46
     port map (
      D(15 downto 0) => p_1_in(15 downto 0),
      E(0) => lhs_fu_236,
      Q(0) => ap_CS_fsm_pp0_stage0,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_24,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      p_reg_reg(7 downto 0) => j_6_reg_767(7 downto 0),
      q0(15 downto 0) => q0(15 downto 0)
    );
\ram_reg_0_i_83__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg,
      I1 => ap_CS_fsm_pp0_stage0,
      O => grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_92 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \lhs_fu_236_reg[15]_0\ : out STD_LOGIC;
    \lhs_fu_236_reg[14]_0\ : out STD_LOGIC;
    \lhs_fu_236_reg[13]_0\ : out STD_LOGIC;
    \lhs_fu_236_reg[12]_0\ : out STD_LOGIC;
    \lhs_fu_236_reg[11]_0\ : out STD_LOGIC;
    \lhs_fu_236_reg[10]_0\ : out STD_LOGIC;
    \lhs_fu_236_reg[9]_0\ : out STD_LOGIC;
    \lhs_fu_236_reg[8]_0\ : out STD_LOGIC;
    \lhs_fu_236_reg[7]_0\ : out STD_LOGIC;
    \lhs_fu_236_reg[6]_0\ : out STD_LOGIC;
    \lhs_fu_236_reg[5]_0\ : out STD_LOGIC;
    \lhs_fu_236_reg[4]_0\ : out STD_LOGIC;
    \lhs_fu_236_reg[3]_0\ : out STD_LOGIC;
    \lhs_fu_236_reg[2]_0\ : out STD_LOGIC;
    \lhs_fu_236_reg[1]_0\ : out STD_LOGIC;
    \lhs_fu_236_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[28]\ : out STD_LOGIC;
    grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[29]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[29]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[29]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[29]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[29]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[29]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[29]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[29]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[29]_7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[29]_8\ : out STD_LOGIC;
    \ap_CS_fsm_reg[29]_9\ : out STD_LOGIC;
    \ap_CS_fsm_reg[29]_10\ : out STD_LOGIC;
    \ap_CS_fsm_reg[29]_11\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ram_reg_3_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_3_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_3_2 : in STD_LOGIC;
    ram_reg_3_3 : in STD_LOGIC;
    ram_reg_3_4 : in STD_LOGIC;
    ram_reg_3_5 : in STD_LOGIC;
    ram_reg_3_6 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_dataUpsampledI_V_address0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_dataUpsampledI_V_address0 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_92 : entity is "transmitter_transmitter_Pipeline_VITIS_LOOP_193_92";
end design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_92;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_92 is
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_13_[1]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_13_[2]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__13_n_13\ : STD_LOGIC;
  signal ap_sig_allocacmp_j : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_36 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_37 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_38 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_39 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_40 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_41 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_42 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataUpsampledI_V_address0 : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataUpsampledI_V_address0__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal j_3_fu_240 : STD_LOGIC;
  signal \j_3_fu_240_reg_n_13_[0]\ : STD_LOGIC;
  signal \j_3_fu_240_reg_n_13_[1]\ : STD_LOGIC;
  signal \j_3_fu_240_reg_n_13_[2]\ : STD_LOGIC;
  signal \j_3_fu_240_reg_n_13_[3]\ : STD_LOGIC;
  signal \j_3_fu_240_reg_n_13_[4]\ : STD_LOGIC;
  signal \j_3_fu_240_reg_n_13_[5]\ : STD_LOGIC;
  signal \j_3_fu_240_reg_n_13_[6]\ : STD_LOGIC;
  signal \j_3_fu_240_reg_n_13_[7]\ : STD_LOGIC;
  signal j_reg_767 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lhs_fu_236 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U14_n_13 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U14_n_14 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U14_n_15 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U14_n_16 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U14_n_17 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U14_n_18 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U14_n_19 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U14_n_20 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U14_n_21 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U14_n_22 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U14_n_23 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U14_n_24 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U14_n_25 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U14_n_26 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U14_n_27 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U14_n_28 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U14_n_30 : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__0_i_1__0_n_13\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__0_n_13\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__0_n_14\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__0_n_15\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__0_n_16\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__1_i_1__0_n_13\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__1_i_2__0_n_13\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__1_i_3_n_13\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__1_i_4_n_13\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__1_n_14\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__1_n_15\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__1_n_16\ : STD_LOGIC;
  signal sub_ln198_fu_299_p2_carry_n_13 : STD_LOGIC;
  signal sub_ln198_fu_299_p2_carry_n_14 : STD_LOGIC;
  signal sub_ln198_fu_299_p2_carry_n_15 : STD_LOGIC;
  signal sub_ln198_fu_299_p2_carry_n_16 : STD_LOGIC;
  signal tmp_7_fu_319_p195 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_sub_ln198_fu_299_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of sub_ln198_fu_299_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln198_fu_299_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln198_fu_299_p2_carry__1\ : label is 35;
begin
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_pp0_stage0,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \ap_CS_fsm_reg_n_13_[1]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_13_[1]\,
      Q => \ap_CS_fsm_reg_n_13_[2]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_13_[2]\,
      Q => ap_CS_fsm_pp0_stage3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_18,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008800A0AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => ap_CS_fsm_pp0_stage0,
      O => \ap_enable_reg_pp0_iter1_i_1__13_n_13\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__13_n_13\,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_37
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(3) => ap_CS_fsm_pp0_stage3,
      Q(2) => \ap_CS_fsm_reg_n_13_[2]\,
      Q(1) => \ap_CS_fsm_reg_n_13_[1]\,
      Q(0) => ap_CS_fsm_pp0_stage0,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_24,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_25,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_26,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_27,
      \ap_CS_fsm_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_22,
      \ap_CS_fsm_reg[28]\ => \ap_CS_fsm_reg[28]\,
      \ap_CS_fsm_reg[29]\ => \ap_CS_fsm_reg[29]\,
      \ap_CS_fsm_reg[29]_0\(2 downto 0) => ram_reg_3(2 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter0_reg_reg => flow_control_loop_pipe_sequential_init_U_n_18,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_16,
      ap_loop_init_int_reg_1 => flow_control_loop_pipe_sequential_init_U_n_37,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg,
      grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg_reg(1 downto 0) => ap_NS_fsm(1 downto 0),
      j_3_fu_240 => j_3_fu_240,
      \j_3_fu_240_reg[1]\ => flow_control_loop_pipe_sequential_init_U_n_38,
      \j_3_fu_240_reg[1]_0\ => flow_control_loop_pipe_sequential_init_U_n_39,
      \j_3_fu_240_reg[3]\ => flow_control_loop_pipe_sequential_init_U_n_21,
      \j_3_fu_240_reg[3]_0\ => flow_control_loop_pipe_sequential_init_U_n_23,
      \j_3_fu_240_reg[3]_1\ => \j_3_fu_240_reg_n_13_[0]\,
      \j_3_fu_240_reg[3]_2\ => \j_3_fu_240_reg_n_13_[1]\,
      \j_3_fu_240_reg[3]_3\ => \j_3_fu_240_reg_n_13_[2]\,
      \j_3_fu_240_reg[3]_4\ => \j_3_fu_240_reg_n_13_[3]\,
      \j_3_fu_240_reg[4]\ => \j_3_fu_240_reg_n_13_[4]\,
      \j_3_fu_240_reg[5]\ => flow_control_loop_pipe_sequential_init_U_n_36,
      \j_3_fu_240_reg[6]\ => flow_control_loop_pipe_sequential_init_U_n_15,
      \j_3_fu_240_reg[7]\(7 downto 1) => ap_sig_allocacmp_j(7 downto 1),
      \j_3_fu_240_reg[7]\(0) => \grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataUpsampledI_V_address0__0\(0),
      \j_3_fu_240_reg[7]_0\ => \j_3_fu_240_reg_n_13_[6]\,
      \j_3_fu_240_reg[7]_1\ => \j_3_fu_240_reg_n_13_[7]\,
      \j_3_fu_240_reg[7]_2\ => \j_3_fu_240_reg_n_13_[5]\,
      \or_ln182_1_reg_5480_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_40,
      \or_ln182_1_reg_5480_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_41,
      \or_ln182_1_reg_5480_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_42,
      ram_reg_3 => ram_reg_3_5,
      ram_reg_3_0(0) => ram_reg_3_6(0),
      ram_reg_3_1 => ram_reg_3_4,
      \sub_ln198_fu_299_p2_carry__0\(3 downto 0) => Q(3 downto 0)
    );
\j_3_fu_240_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_3_fu_240,
      D => flow_control_loop_pipe_sequential_init_U_n_22,
      Q => \j_3_fu_240_reg_n_13_[0]\,
      R => '0'
    );
\j_3_fu_240_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_3_fu_240,
      D => flow_control_loop_pipe_sequential_init_U_n_39,
      Q => \j_3_fu_240_reg_n_13_[1]\,
      R => '0'
    );
\j_3_fu_240_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_3_fu_240,
      D => flow_control_loop_pipe_sequential_init_U_n_38,
      Q => \j_3_fu_240_reg_n_13_[2]\,
      R => '0'
    );
\j_3_fu_240_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_3_fu_240,
      D => flow_control_loop_pipe_sequential_init_U_n_21,
      Q => \j_3_fu_240_reg_n_13_[3]\,
      R => '0'
    );
\j_3_fu_240_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_3_fu_240,
      D => flow_control_loop_pipe_sequential_init_U_n_23,
      Q => \j_3_fu_240_reg_n_13_[4]\,
      R => '0'
    );
\j_3_fu_240_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_3_fu_240,
      D => flow_control_loop_pipe_sequential_init_U_n_37,
      Q => \j_3_fu_240_reg_n_13_[5]\,
      R => '0'
    );
\j_3_fu_240_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_3_fu_240,
      D => flow_control_loop_pipe_sequential_init_U_n_36,
      Q => \j_3_fu_240_reg_n_13_[6]\,
      R => '0'
    );
\j_3_fu_240_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_3_fu_240,
      D => flow_control_loop_pipe_sequential_init_U_n_15,
      Q => \j_3_fu_240_reg_n_13_[7]\,
      R => '0'
    );
\j_reg_767_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataUpsampledI_V_address0__0\(0),
      Q => j_reg_767(0),
      R => '0'
    );
\j_reg_767_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j(1),
      Q => j_reg_767(1),
      R => '0'
    );
\j_reg_767_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j(2),
      Q => j_reg_767(2),
      R => '0'
    );
\j_reg_767_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j(3),
      Q => j_reg_767(3),
      R => '0'
    );
\j_reg_767_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j(4),
      Q => j_reg_767(4),
      R => '0'
    );
\j_reg_767_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j(5),
      Q => j_reg_767(5),
      R => '0'
    );
\j_reg_767_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j(6),
      Q => j_reg_767(6),
      R => '0'
    );
\j_reg_767_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j(7),
      Q => j_reg_767(7),
      R => '0'
    );
\lhs_fu_236_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U14_n_28,
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out(0),
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\lhs_fu_236_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U14_n_18,
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out(10),
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\lhs_fu_236_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U14_n_17,
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out(11),
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\lhs_fu_236_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U14_n_16,
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out(12),
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\lhs_fu_236_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U14_n_15,
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out(13),
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\lhs_fu_236_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U14_n_14,
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out(14),
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\lhs_fu_236_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U14_n_13,
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out(15),
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\lhs_fu_236_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U14_n_27,
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out(1),
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\lhs_fu_236_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U14_n_26,
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out(2),
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\lhs_fu_236_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U14_n_25,
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out(3),
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\lhs_fu_236_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U14_n_24,
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out(4),
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\lhs_fu_236_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U14_n_23,
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out(5),
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\lhs_fu_236_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U14_n_22,
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out(6),
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\lhs_fu_236_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U14_n_21,
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out(7),
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\lhs_fu_236_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U14_n_20,
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out(8),
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\lhs_fu_236_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U14_n_19,
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out(9),
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
mac_muladd_16s_16s_31ns_31_4_1_U14: entity work.design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_38
     port map (
      A(13) => tmp_7_fu_319_p195(15),
      A(12 downto 0) => tmp_7_fu_319_p195(12 downto 0),
      D(15) => mac_muladd_16s_16s_31ns_31_4_1_U14_n_13,
      D(14) => mac_muladd_16s_16s_31ns_31_4_1_U14_n_14,
      D(13) => mac_muladd_16s_16s_31ns_31_4_1_U14_n_15,
      D(12) => mac_muladd_16s_16s_31ns_31_4_1_U14_n_16,
      D(11) => mac_muladd_16s_16s_31ns_31_4_1_U14_n_17,
      D(10) => mac_muladd_16s_16s_31ns_31_4_1_U14_n_18,
      D(9) => mac_muladd_16s_16s_31ns_31_4_1_U14_n_19,
      D(8) => mac_muladd_16s_16s_31ns_31_4_1_U14_n_20,
      D(7) => mac_muladd_16s_16s_31ns_31_4_1_U14_n_21,
      D(6) => mac_muladd_16s_16s_31ns_31_4_1_U14_n_22,
      D(5) => mac_muladd_16s_16s_31ns_31_4_1_U14_n_23,
      D(4) => mac_muladd_16s_16s_31ns_31_4_1_U14_n_24,
      D(3) => mac_muladd_16s_16s_31ns_31_4_1_U14_n_25,
      D(2) => mac_muladd_16s_16s_31ns_31_4_1_U14_n_26,
      D(1) => mac_muladd_16s_16s_31ns_31_4_1_U14_n_27,
      D(0) => mac_muladd_16s_16s_31ns_31_4_1_U14_n_28,
      E(0) => lhs_fu_236,
      Q(0) => ap_CS_fsm_pp0_stage0,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_16,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      \j_reg_767_reg[4]\ => mac_muladd_16s_16s_31ns_31_4_1_U14_n_30,
      p_reg_reg(6 downto 0) => j_reg_767(6 downto 0),
      q0(15 downto 0) => q0(15 downto 0)
    );
mux_1938_16_1_1_U13: entity work.design_1_transmitter_0_1_transmitter_mux_1938_16_1_1_39
     port map (
      A(13) => tmp_7_fu_319_p195(15),
      A(12 downto 0) => tmp_7_fu_319_p195(12 downto 0),
      Q(7 downto 0) => j_reg_767(7 downto 0),
      p_reg_reg => mac_muladd_16s_16s_31ns_31_4_1_U14_n_30
    );
\ram_reg_0_i_17__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ram_reg_3(2),
      I3 => ram_reg_3_3,
      I4 => ram_reg_3_4,
      O => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg_reg
    );
\ram_reg_0_i_22__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataUpsampledI_V_address0(12),
      I1 => ram_reg_3(2),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_dataUpsampledI_V_address0(11),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_dataUpsampledI_V_address0(10),
      I4 => ram_reg_3(0),
      I5 => ram_reg_3_4,
      O => \ap_CS_fsm_reg[29]_1\
    );
\ram_reg_0_i_26__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataUpsampledI_V_address0(11),
      I1 => ram_reg_3(2),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_dataUpsampledI_V_address0(10),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_dataUpsampledI_V_address0(9),
      I4 => ram_reg_3(0),
      I5 => ram_reg_3_4,
      O => \ap_CS_fsm_reg[29]_2\
    );
\ram_reg_0_i_30__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataUpsampledI_V_address0(10),
      I1 => ram_reg_3(2),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_dataUpsampledI_V_address0(9),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_dataUpsampledI_V_address0(8),
      I4 => ram_reg_3(0),
      I5 => ram_reg_3_4,
      O => \ap_CS_fsm_reg[29]_3\
    );
\ram_reg_0_i_34__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataUpsampledI_V_address0(9),
      I1 => ram_reg_3(2),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_dataUpsampledI_V_address0(8),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_dataUpsampledI_V_address0(7),
      I4 => ram_reg_3(0),
      I5 => ram_reg_3_4,
      O => \ap_CS_fsm_reg[29]_4\
    );
\ram_reg_0_i_38__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataUpsampledI_V_address0(8),
      I1 => ram_reg_3(2),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_dataUpsampledI_V_address0(7),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_dataUpsampledI_V_address0(6),
      I4 => ram_reg_3(0),
      I5 => ram_reg_3_4,
      O => \ap_CS_fsm_reg[29]_5\
    );
\ram_reg_0_i_42__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataUpsampledI_V_address0(7),
      I1 => ram_reg_3(2),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_dataUpsampledI_V_address0(6),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_dataUpsampledI_V_address0(5),
      I4 => ram_reg_3(0),
      I5 => ram_reg_3_4,
      O => \ap_CS_fsm_reg[29]_6\
    );
\ram_reg_0_i_46__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataUpsampledI_V_address0(6),
      I1 => ram_reg_3(2),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_dataUpsampledI_V_address0(5),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_dataUpsampledI_V_address0(4),
      I4 => ram_reg_3(0),
      I5 => ram_reg_3_4,
      O => \ap_CS_fsm_reg[29]_7\
    );
\ram_reg_0_i_50__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataUpsampledI_V_address0(5),
      I1 => ram_reg_3(2),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_dataUpsampledI_V_address0(4),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_dataUpsampledI_V_address0(3),
      I4 => ram_reg_3(0),
      I5 => ram_reg_3_4,
      O => \ap_CS_fsm_reg[29]_8\
    );
\ram_reg_0_i_54__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataUpsampledI_V_address0(4),
      I1 => ram_reg_3(2),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_dataUpsampledI_V_address0(3),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_dataUpsampledI_V_address0(2),
      I4 => ram_reg_3(0),
      I5 => ram_reg_3_4,
      O => \ap_CS_fsm_reg[29]_9\
    );
\ram_reg_0_i_58__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataUpsampledI_V_address0(3),
      I1 => ram_reg_3(2),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_dataUpsampledI_V_address0(2),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_dataUpsampledI_V_address0(1),
      I4 => ram_reg_3(0),
      I5 => ram_reg_3_4,
      O => \ap_CS_fsm_reg[29]_10\
    );
\ram_reg_0_i_62__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataUpsampledI_V_address0(2),
      I1 => ram_reg_3(2),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_dataUpsampledI_V_address0(1),
      I3 => grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_dataUpsampledI_V_address0(0),
      I4 => ram_reg_3(0),
      I5 => ram_reg_3_4,
      O => \ap_CS_fsm_reg[29]_11\
    );
\ram_reg_0_i_65__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out(3),
      I1 => ram_reg_3(3),
      I2 => ram_reg_3_0(3),
      I3 => ram_reg_3_1(3),
      I4 => ram_reg_3(1),
      I5 => ram_reg_3_2,
      O => \lhs_fu_236_reg[3]_0\
    );
\ram_reg_0_i_66__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataUpsampledI_V_address0(1),
      I1 => ram_reg_3(2),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_dataUpsampledI_V_address0(0),
      I3 => ram_reg_3_6(1),
      I4 => ram_reg_3(0),
      I5 => ram_reg_3_4,
      O => \ap_CS_fsm_reg[29]_0\
    );
\ram_reg_0_i_70__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out(2),
      I1 => ram_reg_3(3),
      I2 => ram_reg_3_0(2),
      I3 => ram_reg_3_1(2),
      I4 => ram_reg_3(1),
      I5 => ram_reg_3_2,
      O => \lhs_fu_236_reg[2]_0\
    );
\ram_reg_0_i_74__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out(1),
      I1 => ram_reg_3(3),
      I2 => ram_reg_3_0(1),
      I3 => ram_reg_3_1(1),
      I4 => ram_reg_3(1),
      I5 => ram_reg_3_2,
      O => \lhs_fu_236_reg[1]_0\
    );
\ram_reg_0_i_78__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out(0),
      I1 => ram_reg_3(3),
      I2 => ram_reg_3_0(0),
      I3 => ram_reg_3_1(0),
      I4 => ram_reg_3(1),
      I5 => ram_reg_3_2,
      O => \lhs_fu_236_reg[0]_0\
    );
ram_reg_1_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out(6),
      I1 => ram_reg_3(3),
      I2 => ram_reg_3_0(6),
      I3 => ram_reg_3_1(6),
      I4 => ram_reg_3(1),
      I5 => ram_reg_3_2,
      O => \lhs_fu_236_reg[6]_0\
    );
ram_reg_1_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out(5),
      I1 => ram_reg_3(3),
      I2 => ram_reg_3_0(5),
      I3 => ram_reg_3_1(5),
      I4 => ram_reg_3(1),
      I5 => ram_reg_3_2,
      O => \lhs_fu_236_reg[5]_0\
    );
ram_reg_1_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out(4),
      I1 => ram_reg_3(3),
      I2 => ram_reg_3_0(4),
      I3 => ram_reg_3_1(4),
      I4 => ram_reg_3(1),
      I5 => ram_reg_3_2,
      O => \lhs_fu_236_reg[4]_0\
    );
ram_reg_1_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out(7),
      I1 => ram_reg_3(3),
      I2 => ram_reg_3_0(7),
      I3 => ram_reg_3_1(7),
      I4 => ram_reg_3(1),
      I5 => ram_reg_3_2,
      O => \lhs_fu_236_reg[7]_0\
    );
ram_reg_2_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out(10),
      I1 => ram_reg_3(3),
      I2 => ram_reg_3_0(10),
      I3 => ram_reg_3_1(10),
      I4 => ram_reg_3(1),
      I5 => ram_reg_3_2,
      O => \lhs_fu_236_reg[10]_0\
    );
ram_reg_2_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out(9),
      I1 => ram_reg_3(3),
      I2 => ram_reg_3_0(9),
      I3 => ram_reg_3_1(9),
      I4 => ram_reg_3(1),
      I5 => ram_reg_3_2,
      O => \lhs_fu_236_reg[9]_0\
    );
ram_reg_2_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out(8),
      I1 => ram_reg_3(3),
      I2 => ram_reg_3_0(8),
      I3 => ram_reg_3_1(8),
      I4 => ram_reg_3(1),
      I5 => ram_reg_3_2,
      O => \lhs_fu_236_reg[8]_0\
    );
ram_reg_2_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out(11),
      I1 => ram_reg_3(3),
      I2 => ram_reg_3_0(11),
      I3 => ram_reg_3_1(11),
      I4 => ram_reg_3(1),
      I5 => ram_reg_3_2,
      O => \lhs_fu_236_reg[11]_0\
    );
ram_reg_3_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out(14),
      I1 => ram_reg_3(3),
      I2 => ram_reg_3_0(14),
      I3 => ram_reg_3_1(14),
      I4 => ram_reg_3(1),
      I5 => ram_reg_3_2,
      O => \lhs_fu_236_reg[14]_0\
    );
ram_reg_3_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out(13),
      I1 => ram_reg_3(3),
      I2 => ram_reg_3_0(13),
      I3 => ram_reg_3_1(13),
      I4 => ram_reg_3(1),
      I5 => ram_reg_3_2,
      O => \lhs_fu_236_reg[13]_0\
    );
ram_reg_3_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out(12),
      I1 => ram_reg_3(3),
      I2 => ram_reg_3_0(12),
      I3 => ram_reg_3_1(12),
      I4 => ram_reg_3(1),
      I5 => ram_reg_3_2,
      O => \lhs_fu_236_reg[12]_0\
    );
ram_reg_3_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out(15),
      I1 => ram_reg_3(3),
      I2 => ram_reg_3_0(15),
      I3 => ram_reg_3_1(15),
      I4 => ram_reg_3(1),
      I5 => ram_reg_3_2,
      O => \lhs_fu_236_reg[15]_0\
    );
sub_ln198_fu_299_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sub_ln198_fu_299_p2_carry_n_13,
      CO(2) => sub_ln198_fu_299_p2_carry_n_14,
      CO(1) => sub_ln198_fu_299_p2_carry_n_15,
      CO(0) => sub_ln198_fu_299_p2_carry_n_16,
      CYINIT => flow_control_loop_pipe_sequential_init_U_n_22,
      DI(3) => Q(0),
      DI(2 downto 0) => B"001",
      O(3 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataUpsampledI_V_address0(4 downto 1),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_24,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_25,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_26,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_27
    );
\sub_ln198_fu_299_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sub_ln198_fu_299_p2_carry_n_13,
      CO(3) => \sub_ln198_fu_299_p2_carry__0_n_13\,
      CO(2) => \sub_ln198_fu_299_p2_carry__0_n_14\,
      CO(1) => \sub_ln198_fu_299_p2_carry__0_n_15\,
      CO(0) => \sub_ln198_fu_299_p2_carry__0_n_16\,
      CYINIT => '0',
      DI(3 downto 0) => Q(4 downto 1),
      O(3 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataUpsampledI_V_address0(8 downto 5),
      S(3) => \sub_ln198_fu_299_p2_carry__0_i_1__0_n_13\,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_40,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_41,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_42
    );
\sub_ln198_fu_299_p2_carry__0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(4),
      O => \sub_ln198_fu_299_p2_carry__0_i_1__0_n_13\
    );
\sub_ln198_fu_299_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln198_fu_299_p2_carry__0_n_13\,
      CO(3) => \NLW_sub_ln198_fu_299_p2_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \sub_ln198_fu_299_p2_carry__1_n_14\,
      CO(1) => \sub_ln198_fu_299_p2_carry__1_n_15\,
      CO(0) => \sub_ln198_fu_299_p2_carry__1_n_16\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(7 downto 5),
      O(3 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataUpsampledI_V_address0(12 downto 9),
      S(3) => \sub_ln198_fu_299_p2_carry__1_i_1__0_n_13\,
      S(2) => \sub_ln198_fu_299_p2_carry__1_i_2__0_n_13\,
      S(1) => \sub_ln198_fu_299_p2_carry__1_i_3_n_13\,
      S(0) => \sub_ln198_fu_299_p2_carry__1_i_4_n_13\
    );
\sub_ln198_fu_299_p2_carry__1_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(8),
      O => \sub_ln198_fu_299_p2_carry__1_i_1__0_n_13\
    );
\sub_ln198_fu_299_p2_carry__1_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(7),
      O => \sub_ln198_fu_299_p2_carry__1_i_2__0_n_13\
    );
\sub_ln198_fu_299_p2_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(6),
      O => \sub_ln198_fu_299_p2_carry__1_i_3_n_13\
    );
\sub_ln198_fu_299_p2_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(5),
      O => \sub_ln198_fu_299_p2_carry__1_i_4_n_13\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_93 is
  port (
    grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_dataUpsampledI_V_address0 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \j_4_fu_240_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[30]\ : out STD_LOGIC;
    grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \lhs_fu_236_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[32]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_93 : entity is "transmitter_transmitter_Pipeline_VITIS_LOOP_193_93";
end design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_93;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_93 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln193_fu_289_p2 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \ap_CS_fsm[32]_i_4_n_13\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[0]_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_13_[1]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_13_[2]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__12_n_13\ : STD_LOGIC;
  signal ap_sig_allocacmp_j : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_39 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_40 : STD_LOGIC;
  signal \^j_4_fu_240_reg[2]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \j_4_fu_240_reg_n_13_[0]\ : STD_LOGIC;
  signal \j_4_fu_240_reg_n_13_[1]\ : STD_LOGIC;
  signal \j_4_fu_240_reg_n_13_[2]\ : STD_LOGIC;
  signal \j_4_fu_240_reg_n_13_[3]\ : STD_LOGIC;
  signal \j_4_fu_240_reg_n_13_[4]\ : STD_LOGIC;
  signal \j_4_fu_240_reg_n_13_[5]\ : STD_LOGIC;
  signal \j_4_fu_240_reg_n_13_[6]\ : STD_LOGIC;
  signal \j_4_fu_240_reg_n_13_[7]\ : STD_LOGIC;
  signal j_reg_767 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lhs_fu_236 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U19_n_30 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sub_ln198_fu_299_p2_carry__0_i_1_n_13\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__0_i_2_n_13\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__0_i_3_n_13\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__0_n_13\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__0_n_14\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__0_n_15\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__0_n_16\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__1_i_1_n_13\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__1_i_2_n_13\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__1_n_16\ : STD_LOGIC;
  signal sub_ln198_fu_299_p2_carry_n_13 : STD_LOGIC;
  signal sub_ln198_fu_299_p2_carry_n_14 : STD_LOGIC;
  signal sub_ln198_fu_299_p2_carry_n_15 : STD_LOGIC;
  signal sub_ln198_fu_299_p2_carry_n_16 : STD_LOGIC;
  signal tmp_s_fu_319_p195 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_sub_ln198_fu_299_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sub_ln198_fu_299_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of sub_ln198_fu_299_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln198_fu_299_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln198_fu_299_p2_carry__1\ : label is 35;
begin
  D(0) <= \^d\(0);
  \ap_CS_fsm_reg[0]_0\ <= \^ap_cs_fsm_reg[0]_0\;
  \j_4_fu_240_reg[2]_0\(1 downto 0) <= \^j_4_fu_240_reg[2]_0\(1 downto 0);
\ap_CS_fsm[32]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg,
      O => \^ap_cs_fsm_reg[0]_0\
    );
\ap_CS_fsm[32]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \j_4_fu_240_reg_n_13_[6]\,
      I1 => \j_4_fu_240_reg_n_13_[7]\,
      I2 => \j_4_fu_240_reg_n_13_[4]\,
      I3 => \j_4_fu_240_reg_n_13_[5]\,
      O => \ap_CS_fsm[32]_i_4_n_13\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_pp0_stage0,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \ap_CS_fsm_reg_n_13_[1]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_13_[1]\,
      Q => \ap_CS_fsm_reg_n_13_[2]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_13_[2]\,
      Q => ap_CS_fsm_pp0_stage3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_13,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008800A0AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => ap_CS_fsm_pp0_stage0,
      O => \ap_enable_reg_pp0_iter1_i_1__12_n_13\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__12_n_13\,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_33
     port map (
      D(1 downto 0) => ap_NS_fsm(1 downto 0),
      Q(3) => ap_CS_fsm_pp0_stage3,
      Q(2) => \ap_CS_fsm_reg_n_13_[2]\,
      Q(1) => \ap_CS_fsm_reg_n_13_[1]\,
      Q(0) => ap_CS_fsm_pp0_stage0,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_26,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_27,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_28,
      S(0) => p_0_in(3),
      add_ln193_fu_289_p2(6 downto 0) => add_ln193_fu_289_p2(7 downto 1),
      \ap_CS_fsm_reg[30]\ => \ap_CS_fsm_reg[30]\,
      \ap_CS_fsm_reg[32]\(1 downto 0) => \ap_CS_fsm_reg[32]\(1 downto 0),
      \ap_CS_fsm_reg[32]_0\ => \^ap_cs_fsm_reg[0]_0\,
      \ap_CS_fsm_reg[32]_1\ => \ap_CS_fsm[32]_i_4_n_13\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter0_reg_reg => flow_control_loop_pipe_sequential_init_U_n_13,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_16,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg => grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg,
      grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg_reg => flow_control_loop_pipe_sequential_init_U_n_39,
      grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg_reg_0(1 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg_reg(1 downto 0),
      \j_4_fu_240_reg[2]\(1 downto 0) => \^j_4_fu_240_reg[2]_0\(1 downto 0),
      \j_4_fu_240_reg[3]\ => \j_4_fu_240_reg_n_13_[0]\,
      \j_4_fu_240_reg[3]_0\ => \j_4_fu_240_reg_n_13_[2]\,
      \j_4_fu_240_reg[3]_1\ => \j_4_fu_240_reg_n_13_[1]\,
      \j_4_fu_240_reg[3]_2\ => \j_4_fu_240_reg_n_13_[3]\,
      \j_4_fu_240_reg[4]\ => \j_4_fu_240_reg_n_13_[4]\,
      \j_4_fu_240_reg[7]\(6 downto 2) => ap_sig_allocacmp_j(7 downto 3),
      \j_4_fu_240_reg[7]\(1) => \^d\(0),
      \j_4_fu_240_reg[7]\(0) => ap_sig_allocacmp_j(0),
      \j_4_fu_240_reg[7]_0\ => \j_4_fu_240_reg_n_13_[5]\,
      \j_4_fu_240_reg[7]_1\ => \j_4_fu_240_reg_n_13_[7]\,
      \j_4_fu_240_reg[7]_2\ => \j_4_fu_240_reg_n_13_[6]\,
      \or_ln182_2_reg_5486_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_40,
      p_0_in(0) => p_0_in(2),
      \sub_ln198_fu_299_p2_carry__0\(3 downto 0) => Q(3 downto 0)
    );
\j_4_fu_240_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_39,
      D => \^j_4_fu_240_reg[2]_0\(0),
      Q => \j_4_fu_240_reg_n_13_[0]\,
      R => '0'
    );
\j_4_fu_240_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_39,
      D => add_ln193_fu_289_p2(1),
      Q => \j_4_fu_240_reg_n_13_[1]\,
      R => '0'
    );
\j_4_fu_240_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_39,
      D => add_ln193_fu_289_p2(2),
      Q => \j_4_fu_240_reg_n_13_[2]\,
      R => '0'
    );
\j_4_fu_240_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_39,
      D => add_ln193_fu_289_p2(3),
      Q => \j_4_fu_240_reg_n_13_[3]\,
      R => '0'
    );
\j_4_fu_240_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_39,
      D => add_ln193_fu_289_p2(4),
      Q => \j_4_fu_240_reg_n_13_[4]\,
      R => '0'
    );
\j_4_fu_240_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_39,
      D => add_ln193_fu_289_p2(5),
      Q => \j_4_fu_240_reg_n_13_[5]\,
      R => '0'
    );
\j_4_fu_240_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_39,
      D => add_ln193_fu_289_p2(6),
      Q => \j_4_fu_240_reg_n_13_[6]\,
      R => '0'
    );
\j_4_fu_240_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_39,
      D => add_ln193_fu_289_p2(7),
      Q => \j_4_fu_240_reg_n_13_[7]\,
      R => '0'
    );
\j_reg_767_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j(0),
      Q => j_reg_767(0),
      R => '0'
    );
\j_reg_767_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \^d\(0),
      Q => j_reg_767(1),
      R => '0'
    );
\j_reg_767_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \^j_4_fu_240_reg[2]_0\(1),
      Q => j_reg_767(2),
      R => '0'
    );
\j_reg_767_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j(3),
      Q => j_reg_767(3),
      R => '0'
    );
\j_reg_767_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j(4),
      Q => j_reg_767(4),
      R => '0'
    );
\j_reg_767_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j(5),
      Q => j_reg_767(5),
      R => '0'
    );
\j_reg_767_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j(6),
      Q => j_reg_767(6),
      R => '0'
    );
\j_reg_767_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j(7),
      Q => j_reg_767(7),
      R => '0'
    );
\lhs_fu_236_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => \p_1_in__0\(0),
      Q => \lhs_fu_236_reg[15]_0\(0),
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\lhs_fu_236_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => \p_1_in__0\(10),
      Q => \lhs_fu_236_reg[15]_0\(10),
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\lhs_fu_236_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => \p_1_in__0\(11),
      Q => \lhs_fu_236_reg[15]_0\(11),
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\lhs_fu_236_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => \p_1_in__0\(12),
      Q => \lhs_fu_236_reg[15]_0\(12),
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\lhs_fu_236_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => \p_1_in__0\(13),
      Q => \lhs_fu_236_reg[15]_0\(13),
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\lhs_fu_236_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => \p_1_in__0\(14),
      Q => \lhs_fu_236_reg[15]_0\(14),
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\lhs_fu_236_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => \p_1_in__0\(15),
      Q => \lhs_fu_236_reg[15]_0\(15),
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\lhs_fu_236_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => \p_1_in__0\(1),
      Q => \lhs_fu_236_reg[15]_0\(1),
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\lhs_fu_236_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => \p_1_in__0\(2),
      Q => \lhs_fu_236_reg[15]_0\(2),
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\lhs_fu_236_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => \p_1_in__0\(3),
      Q => \lhs_fu_236_reg[15]_0\(3),
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\lhs_fu_236_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => \p_1_in__0\(4),
      Q => \lhs_fu_236_reg[15]_0\(4),
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\lhs_fu_236_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => \p_1_in__0\(5),
      Q => \lhs_fu_236_reg[15]_0\(5),
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\lhs_fu_236_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => \p_1_in__0\(6),
      Q => \lhs_fu_236_reg[15]_0\(6),
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\lhs_fu_236_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => \p_1_in__0\(7),
      Q => \lhs_fu_236_reg[15]_0\(7),
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\lhs_fu_236_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => \p_1_in__0\(8),
      Q => \lhs_fu_236_reg[15]_0\(8),
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\lhs_fu_236_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => \p_1_in__0\(9),
      Q => \lhs_fu_236_reg[15]_0\(9),
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
mac_muladd_16s_16s_31ns_31_4_1_U19: entity work.design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_34
     port map (
      A(13) => tmp_s_fu_319_p195(15),
      A(12 downto 0) => tmp_s_fu_319_p195(12 downto 0),
      D(15 downto 0) => \p_1_in__0\(15 downto 0),
      E(0) => lhs_fu_236,
      Q(0) => ap_CS_fsm_pp0_stage0,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_16,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      \j_reg_767_reg[4]\ => mac_muladd_16s_16s_31ns_31_4_1_U19_n_30,
      p_reg_reg(6 downto 0) => j_reg_767(6 downto 0),
      q0(15 downto 0) => q0(15 downto 0)
    );
mux_1938_16_1_1_U18: entity work.design_1_transmitter_0_1_transmitter_mux_1938_16_1_1_35
     port map (
      A(13) => tmp_s_fu_319_p195(15),
      A(12 downto 0) => tmp_s_fu_319_p195(12 downto 0),
      Q(7 downto 0) => j_reg_767(7 downto 0),
      p_reg_reg => mac_muladd_16s_16s_31ns_31_4_1_U19_n_30
    );
sub_ln198_fu_299_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sub_ln198_fu_299_p2_carry_n_13,
      CO(2) => sub_ln198_fu_299_p2_carry_n_14,
      CO(1) => sub_ln198_fu_299_p2_carry_n_15,
      CO(0) => sub_ln198_fu_299_p2_carry_n_16,
      CYINIT => p_0_in(2),
      DI(3 downto 1) => Q(2 downto 0),
      DI(0) => '0',
      O(3 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_dataUpsampledI_V_address0(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_26,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_27,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_28,
      S(0) => p_0_in(3)
    );
\sub_ln198_fu_299_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sub_ln198_fu_299_p2_carry_n_13,
      CO(3) => \sub_ln198_fu_299_p2_carry__0_n_13\,
      CO(2) => \sub_ln198_fu_299_p2_carry__0_n_14\,
      CO(1) => \sub_ln198_fu_299_p2_carry__0_n_15\,
      CO(0) => \sub_ln198_fu_299_p2_carry__0_n_16\,
      CYINIT => '0',
      DI(3 downto 0) => Q(6 downto 3),
      O(3 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_dataUpsampledI_V_address0(7 downto 4),
      S(3) => \sub_ln198_fu_299_p2_carry__0_i_1_n_13\,
      S(2) => \sub_ln198_fu_299_p2_carry__0_i_2_n_13\,
      S(1) => \sub_ln198_fu_299_p2_carry__0_i_3_n_13\,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_40
    );
\sub_ln198_fu_299_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(6),
      O => \sub_ln198_fu_299_p2_carry__0_i_1_n_13\
    );
\sub_ln198_fu_299_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(5),
      O => \sub_ln198_fu_299_p2_carry__0_i_2_n_13\
    );
\sub_ln198_fu_299_p2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(4),
      O => \sub_ln198_fu_299_p2_carry__0_i_3_n_13\
    );
\sub_ln198_fu_299_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln198_fu_299_p2_carry__0_n_13\,
      CO(3 downto 1) => \NLW_sub_ln198_fu_299_p2_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sub_ln198_fu_299_p2_carry__1_n_16\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => Q(7),
      O(3 downto 2) => \NLW_sub_ln198_fu_299_p2_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_dataUpsampledI_V_address0(9 downto 8),
      S(3 downto 2) => B"00",
      S(1) => \sub_ln198_fu_299_p2_carry__1_i_1_n_13\,
      S(0) => \sub_ln198_fu_299_p2_carry__1_i_2_n_13\
    );
\sub_ln198_fu_299_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(8),
      O => \sub_ln198_fu_299_p2_carry__1_i_1_n_13\
    );
\sub_ln198_fu_299_p2_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(7),
      O => \sub_ln198_fu_299_p2_carry__1_i_2_n_13\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_94 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg_reg : out STD_LOGIC;
    \or_ln182_3_reg_5492_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[32]\ : out STD_LOGIC;
    \lhs_fu_236_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n : in STD_LOGIC;
    \ram_reg_0_i_33__1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_0_i_33__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_94 : entity is "transmitter_transmitter_Pipeline_VITIS_LOOP_193_94";
end design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_94;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_94 is
  signal add_ln193_fu_289_p2 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_13_[1]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_13_[2]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__0_n_13\ : STD_LOGIC;
  signal ap_sig_allocacmp_j : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_46 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_48 : STD_LOGIC;
  signal \^grp_transmitter_pipeline_vitis_loop_193_94_fu_2366_ap_start_reg_reg_0\ : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_dataUpsampledI_V_address0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \j_5_fu_240_reg_n_13_[0]\ : STD_LOGIC;
  signal \j_5_fu_240_reg_n_13_[1]\ : STD_LOGIC;
  signal \j_5_fu_240_reg_n_13_[2]\ : STD_LOGIC;
  signal \j_5_fu_240_reg_n_13_[3]\ : STD_LOGIC;
  signal \j_5_fu_240_reg_n_13_[4]\ : STD_LOGIC;
  signal \j_5_fu_240_reg_n_13_[5]\ : STD_LOGIC;
  signal \j_5_fu_240_reg_n_13_[6]\ : STD_LOGIC;
  signal \j_5_fu_240_reg_n_13_[7]\ : STD_LOGIC;
  signal j_reg_767 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lhs_fu_236 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
begin
  grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg_reg_0 <= \^grp_transmitter_pipeline_vitis_loop_193_94_fu_2366_ap_start_reg_reg_0\;
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_pp0_stage0,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \ap_CS_fsm_reg_n_13_[1]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_13_[1]\,
      Q => \ap_CS_fsm_reg_n_13_[2]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_13_[2]\,
      Q => ap_CS_fsm_pp0_stage3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_15,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008800A0AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => ap_CS_fsm_pp0_stage0,
      O => \ap_enable_reg_pp0_iter1_i_1__0_n_13\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__0_n_13\,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_30
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      S(0) => S(0),
      add_ln193_fu_289_p2(5 downto 1) => add_ln193_fu_289_p2(7 downto 3),
      add_ln193_fu_289_p2(0) => add_ln193_fu_289_p2(1),
      \ap_CS_fsm_reg[32]\ => \ap_CS_fsm_reg[32]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter0_reg_reg => flow_control_loop_pipe_sequential_init_U_n_15,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_24,
      ap_loop_init_int_reg_1(3) => ap_CS_fsm_pp0_stage3,
      ap_loop_init_int_reg_1(2) => \ap_CS_fsm_reg_n_13_[2]\,
      ap_loop_init_int_reg_1(1) => \ap_CS_fsm_reg_n_13_[1]\,
      ap_loop_init_int_reg_1(0) => ap_CS_fsm_pp0_stage0,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg => grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg,
      grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg_reg(1 downto 0) => ap_NS_fsm(1 downto 0),
      grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg_reg_0 => \^grp_transmitter_pipeline_vitis_loop_193_94_fu_2366_ap_start_reg_reg_0\,
      \j_5_fu_240_reg[2]\ => flow_control_loop_pipe_sequential_init_U_n_48,
      \j_5_fu_240_reg[4]\ => \j_5_fu_240_reg_n_13_[4]\,
      \j_5_fu_240_reg[4]_0\ => \j_5_fu_240_reg_n_13_[1]\,
      \j_5_fu_240_reg[4]_1\ => \j_5_fu_240_reg_n_13_[2]\,
      \j_5_fu_240_reg[4]_2\ => \j_5_fu_240_reg_n_13_[3]\,
      \j_5_fu_240_reg[6]\ => flow_control_loop_pipe_sequential_init_U_n_46,
      \j_5_fu_240_reg[7]\(7 downto 1) => ap_sig_allocacmp_j(7 downto 1),
      \j_5_fu_240_reg[7]\(0) => grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_dataUpsampledI_V_address0(0),
      \j_5_fu_240_reg[7]_0\ => \j_5_fu_240_reg_n_13_[7]\,
      \j_5_fu_240_reg[7]_1\ => \j_5_fu_240_reg_n_13_[5]\,
      \j_5_fu_240_reg[7]_2\ => \j_5_fu_240_reg_n_13_[6]\,
      \j_5_fu_240_reg[7]_3\ => \j_5_fu_240_reg_n_13_[0]\,
      \or_ln182_3_reg_5492_reg[11]\(11 downto 0) => \or_ln182_3_reg_5492_reg[11]\(11 downto 0),
      \ram_reg_0_i_33__1\(7 downto 0) => \ram_reg_0_i_33__1\(7 downto 0),
      \ram_reg_0_i_33__1_0\(3 downto 0) => \ram_reg_0_i_33__1_0\(3 downto 0)
    );
\j_5_fu_240_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_46,
      D => \^grp_transmitter_pipeline_vitis_loop_193_94_fu_2366_ap_start_reg_reg_0\,
      Q => \j_5_fu_240_reg_n_13_[0]\,
      R => '0'
    );
\j_5_fu_240_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_46,
      D => add_ln193_fu_289_p2(1),
      Q => \j_5_fu_240_reg_n_13_[1]\,
      R => '0'
    );
\j_5_fu_240_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_46,
      D => flow_control_loop_pipe_sequential_init_U_n_48,
      Q => \j_5_fu_240_reg_n_13_[2]\,
      R => '0'
    );
\j_5_fu_240_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_46,
      D => add_ln193_fu_289_p2(3),
      Q => \j_5_fu_240_reg_n_13_[3]\,
      R => '0'
    );
\j_5_fu_240_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_46,
      D => add_ln193_fu_289_p2(4),
      Q => \j_5_fu_240_reg_n_13_[4]\,
      R => '0'
    );
\j_5_fu_240_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_46,
      D => add_ln193_fu_289_p2(5),
      Q => \j_5_fu_240_reg_n_13_[5]\,
      R => '0'
    );
\j_5_fu_240_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_46,
      D => add_ln193_fu_289_p2(6),
      Q => \j_5_fu_240_reg_n_13_[6]\,
      R => '0'
    );
\j_5_fu_240_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_46,
      D => add_ln193_fu_289_p2(7),
      Q => \j_5_fu_240_reg_n_13_[7]\,
      R => '0'
    );
\j_reg_767_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_dataUpsampledI_V_address0(0),
      Q => j_reg_767(0),
      R => '0'
    );
\j_reg_767_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j(1),
      Q => j_reg_767(1),
      R => '0'
    );
\j_reg_767_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j(2),
      Q => j_reg_767(2),
      R => '0'
    );
\j_reg_767_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j(3),
      Q => j_reg_767(3),
      R => '0'
    );
\j_reg_767_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j(4),
      Q => j_reg_767(4),
      R => '0'
    );
\j_reg_767_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j(5),
      Q => j_reg_767(5),
      R => '0'
    );
\j_reg_767_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j(6),
      Q => j_reg_767(6),
      R => '0'
    );
\j_reg_767_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j(7),
      Q => j_reg_767(7),
      R => '0'
    );
\lhs_fu_236_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(0),
      Q => \lhs_fu_236_reg[15]_0\(0),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(10),
      Q => \lhs_fu_236_reg[15]_0\(10),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(11),
      Q => \lhs_fu_236_reg[15]_0\(11),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(12),
      Q => \lhs_fu_236_reg[15]_0\(12),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(13),
      Q => \lhs_fu_236_reg[15]_0\(13),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(14),
      Q => \lhs_fu_236_reg[15]_0\(14),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(15),
      Q => \lhs_fu_236_reg[15]_0\(15),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(1),
      Q => \lhs_fu_236_reg[15]_0\(1),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(2),
      Q => \lhs_fu_236_reg[15]_0\(2),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(3),
      Q => \lhs_fu_236_reg[15]_0\(3),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(4),
      Q => \lhs_fu_236_reg[15]_0\(4),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(5),
      Q => \lhs_fu_236_reg[15]_0\(5),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(6),
      Q => \lhs_fu_236_reg[15]_0\(6),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(7),
      Q => \lhs_fu_236_reg[15]_0\(7),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(8),
      Q => \lhs_fu_236_reg[15]_0\(8),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(9),
      Q => \lhs_fu_236_reg[15]_0\(9),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
mac_muladd_16s_16s_31ns_31_4_1_U24: entity work.design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_31
     port map (
      D(15 downto 0) => p_1_in(15 downto 0),
      E(0) => lhs_fu_236,
      Q(0) => ap_CS_fsm_pp0_stage0,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_24,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      p_reg_reg(7 downto 0) => j_reg_767(7 downto 0),
      q0(15 downto 0) => q0(15 downto 0)
    );
ram_reg_0_i_74: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg,
      I1 => ap_CS_fsm_pp0_stage0,
      O => grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_95 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[35]\ : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \ap_CS_fsm_reg[34]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_3_0 : in STD_LOGIC;
    ram_reg_3_1 : in STD_LOGIC;
    ram_reg_3_2 : in STD_LOGIC;
    ram_reg_3_3 : in STD_LOGIC;
    ram_reg_3_4 : in STD_LOGIC;
    ram_reg_3_5 : in STD_LOGIC;
    ram_reg_3_6 : in STD_LOGIC;
    ram_reg_3_7 : in STD_LOGIC;
    ram_reg_3_8 : in STD_LOGIC;
    ram_reg_3_9 : in STD_LOGIC;
    ram_reg_3_10 : in STD_LOGIC;
    ram_reg_3_11 : in STD_LOGIC;
    ram_reg_3_12 : in STD_LOGIC;
    ram_reg_3_13 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_2_0 : in STD_LOGIC;
    ram_reg_2_1 : in STD_LOGIC;
    ram_reg_2_2 : in STD_LOGIC;
    ram_reg_2_3 : in STD_LOGIC;
    ram_reg_2_4 : in STD_LOGIC;
    ram_reg_2_5 : in STD_LOGIC;
    ram_reg_2_6 : in STD_LOGIC;
    ram_reg_2_7 : in STD_LOGIC;
    ram_reg_2_8 : in STD_LOGIC;
    ram_reg_2_9 : in STD_LOGIC;
    ram_reg_2_10 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_1_0 : in STD_LOGIC;
    ram_reg_1_1 : in STD_LOGIC;
    ram_reg_1_2 : in STD_LOGIC;
    ram_reg_1_3 : in STD_LOGIC;
    ram_reg_1_4 : in STD_LOGIC;
    ram_reg_1_5 : in STD_LOGIC;
    ram_reg_1_6 : in STD_LOGIC;
    ram_reg_1_7 : in STD_LOGIC;
    ram_reg_1_8 : in STD_LOGIC;
    ram_reg_1_9 : in STD_LOGIC;
    ram_reg_1_10 : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_0_0 : in STD_LOGIC;
    ram_reg_0_1 : in STD_LOGIC;
    ram_reg_0_2 : in STD_LOGIC;
    ram_reg_0_3 : in STD_LOGIC;
    ram_reg_0_4 : in STD_LOGIC;
    ram_reg_0_5 : in STD_LOGIC;
    ram_reg_0_6 : in STD_LOGIC;
    ram_reg_0_7 : in STD_LOGIC;
    ram_reg_0_8 : in STD_LOGIC;
    ram_reg_0_9 : in STD_LOGIC;
    ram_reg_0_10 : in STD_LOGIC;
    ram_reg_3_14 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_3_15 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_3_16 : in STD_LOGIC;
    ram_reg_3_17 : in STD_LOGIC;
    ram_reg_3_18 : in STD_LOGIC;
    ram_reg_3_19 : in STD_LOGIC;
    ram_reg_3_20 : in STD_LOGIC;
    ram_reg_3_21 : in STD_LOGIC;
    ram_reg_3_22 : in STD_LOGIC;
    ram_reg_3_23 : in STD_LOGIC;
    ram_reg_3_24 : in STD_LOGIC;
    ram_reg_3_25 : in STD_LOGIC;
    ram_reg_3_26 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_3_27 : in STD_LOGIC;
    ram_reg_3_28 : in STD_LOGIC;
    ram_reg_3_29 : in STD_LOGIC;
    ram_reg_3_30 : in STD_LOGIC;
    ram_reg_3_31 : in STD_LOGIC;
    ram_reg_3_32 : in STD_LOGIC;
    ram_reg_3_33 : in STD_LOGIC;
    ram_reg_3_34 : in STD_LOGIC;
    ram_reg_3_35 : in STD_LOGIC;
    ram_reg_3_36 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ram_reg_3_37 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_3_38 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_3_39 : in STD_LOGIC;
    ram_reg_3_40 : in STD_LOGIC;
    ram_reg_3_41 : in STD_LOGIC;
    ram_reg_3_42 : in STD_LOGIC;
    ram_reg_3_43 : in STD_LOGIC;
    ram_reg_3_44 : in STD_LOGIC;
    ram_reg_3_45 : in STD_LOGIC;
    ram_reg_3_46 : in STD_LOGIC;
    ram_reg_3_47 : in STD_LOGIC;
    ram_reg_3_48 : in STD_LOGIC;
    ram_reg_3_49 : in STD_LOGIC;
    ram_reg_3_50 : in STD_LOGIC;
    ram_reg_3_51 : in STD_LOGIC;
    ram_reg_3_52 : in STD_LOGIC;
    ram_reg_3_53 : in STD_LOGIC;
    ram_reg_3_54 : in STD_LOGIC;
    ram_reg_3_55 : in STD_LOGIC;
    ram_reg_3_56 : in STD_LOGIC;
    ram_reg_3_57 : in STD_LOGIC;
    ram_reg_3_58 : in STD_LOGIC;
    ram_reg_3_59 : in STD_LOGIC;
    ram_reg_3_60 : in STD_LOGIC;
    ram_reg_3_61 : in STD_LOGIC;
    ram_reg_3_62 : in STD_LOGIC;
    ram_reg_3_63 : in STD_LOGIC;
    ram_reg_3_64 : in STD_LOGIC;
    ram_reg_3_65 : in STD_LOGIC;
    grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_dataUpsampledI_V_address0 : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_95 : entity is "transmitter_transmitter_Pipeline_VITIS_LOOP_193_95";
end design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_95;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_95 is
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_13_[1]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_13_[2]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__11_n_13\ : STD_LOGIC;
  signal ap_sig_allocacmp_j_5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_38 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_39 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_40 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_42 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_43 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_44 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_45 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataUpsampledI_V_address0 : STD_LOGIC_VECTOR ( 12 downto 2 );
  signal \grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataUpsampledI_V_address0__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal j_5_reg_767 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \j_fu_240_reg_n_13_[0]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[1]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[2]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[3]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[4]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[5]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[6]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[7]\ : STD_LOGIC;
  signal lhs_fu_236 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U29_n_13 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U29_n_14 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U29_n_15 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U29_n_16 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U29_n_17 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U29_n_18 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U29_n_19 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U29_n_20 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U29_n_21 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U29_n_22 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U29_n_23 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U29_n_24 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U29_n_25 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U29_n_26 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U29_n_27 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U29_n_28 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U29_n_30 : STD_LOGIC;
  signal \ram_reg_0_i_15__0_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_21__1_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_25__1_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_29__1_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_33__1_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_37__1_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_41__1_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_45__1_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_49__1_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_53__1_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_57__1_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_61__1_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_63__0_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_69__0_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_73__0_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_73__1_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_77__1_n_13\ : STD_LOGIC;
  signal ram_reg_1_i_13_n_13 : STD_LOGIC;
  signal ram_reg_1_i_17_n_13 : STD_LOGIC;
  signal ram_reg_1_i_5_n_13 : STD_LOGIC;
  signal ram_reg_1_i_9_n_13 : STD_LOGIC;
  signal ram_reg_2_i_13_n_13 : STD_LOGIC;
  signal ram_reg_2_i_17_n_13 : STD_LOGIC;
  signal ram_reg_2_i_5_n_13 : STD_LOGIC;
  signal ram_reg_2_i_9_n_13 : STD_LOGIC;
  signal ram_reg_3_i_13_n_13 : STD_LOGIC;
  signal ram_reg_3_i_17_n_13 : STD_LOGIC;
  signal ram_reg_3_i_5_n_13 : STD_LOGIC;
  signal ram_reg_3_i_9_n_13 : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__0_i_1__5_n_13\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__0_i_2__2_n_13\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__0_n_13\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__0_n_14\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__0_n_15\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__0_n_16\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__1_i_1__5_n_13\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__1_i_2__4_n_13\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__1_i_3__3_n_13\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__1_n_15\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__1_n_16\ : STD_LOGIC;
  signal sub_ln198_fu_299_p2_carry_n_13 : STD_LOGIC;
  signal sub_ln198_fu_299_p2_carry_n_14 : STD_LOGIC;
  signal sub_ln198_fu_299_p2_carry_n_15 : STD_LOGIC;
  signal sub_ln198_fu_299_p2_carry_n_16 : STD_LOGIC;
  signal tmp_3_fu_319_p195 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_sub_ln198_fu_299_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sub_ln198_fu_299_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of sub_ln198_fu_299_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln198_fu_299_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln198_fu_299_p2_carry__1\ : label is 35;
begin
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_pp0_stage0,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \ap_CS_fsm_reg_n_13_[1]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_13_[1]\,
      Q => \ap_CS_fsm_reg_n_13_[2]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_13_[2]\,
      Q => ap_CS_fsm_pp0_stage3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_19,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A000CF00C000"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => ap_rst_n,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => ap_CS_fsm_pp0_stage0,
      O => \ap_enable_reg_pp0_iter1_i_1__11_n_13\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__11_n_13\,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_26
     port map (
      ADDRARDADDR(1 downto 0) => ADDRARDADDR(1 downto 0),
      D(1 downto 0) => D(1 downto 0),
      Q(3) => ap_CS_fsm_pp0_stage3,
      Q(2) => \ap_CS_fsm_reg_n_13_[2]\,
      Q(1) => \ap_CS_fsm_reg_n_13_[1]\,
      Q(0) => ap_CS_fsm_pp0_stage0,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_26,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_27,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_28,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_29,
      \ap_CS_fsm_reg[34]\ => \ap_CS_fsm_reg[34]\,
      \ap_CS_fsm_reg[35]\(3 downto 1) => ram_reg_3(4 downto 2),
      \ap_CS_fsm_reg[35]\(0) => ram_reg_3(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter0_reg_reg => flow_control_loop_pipe_sequential_init_U_n_19,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_23,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg,
      grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg_reg => flow_control_loop_pipe_sequential_init_U_n_17,
      grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg_reg_0 => flow_control_loop_pipe_sequential_init_U_n_18,
      grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg_reg_1(1 downto 0) => ap_NS_fsm(1 downto 0),
      \j_fu_240_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_40,
      \j_fu_240_reg[2]\ => flow_control_loop_pipe_sequential_init_U_n_45,
      \j_fu_240_reg[3]\ => flow_control_loop_pipe_sequential_init_U_n_25,
      \j_fu_240_reg[4]\ => flow_control_loop_pipe_sequential_init_U_n_24,
      \j_fu_240_reg[4]_0\ => \j_fu_240_reg_n_13_[4]\,
      \j_fu_240_reg[4]_1\ => \j_fu_240_reg_n_13_[1]\,
      \j_fu_240_reg[4]_2\ => \j_fu_240_reg_n_13_[2]\,
      \j_fu_240_reg[4]_3\ => \j_fu_240_reg_n_13_[3]\,
      \j_fu_240_reg[5]\ => flow_control_loop_pipe_sequential_init_U_n_39,
      \j_fu_240_reg[6]\ => flow_control_loop_pipe_sequential_init_U_n_38,
      \j_fu_240_reg[6]_0\ => flow_control_loop_pipe_sequential_init_U_n_42,
      \j_fu_240_reg[7]\ => flow_control_loop_pipe_sequential_init_U_n_22,
      \j_fu_240_reg[7]_0\(7 downto 2) => ap_sig_allocacmp_j_5(7 downto 2),
      \j_fu_240_reg[7]_0\(1) => \grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataUpsampledI_V_address0__0\(1),
      \j_fu_240_reg[7]_0\(0) => ap_sig_allocacmp_j_5(0),
      \j_fu_240_reg[7]_1\ => \j_fu_240_reg_n_13_[7]\,
      \j_fu_240_reg[7]_2\ => \j_fu_240_reg_n_13_[5]\,
      \j_fu_240_reg[7]_3\ => \j_fu_240_reg_n_13_[6]\,
      \j_fu_240_reg[7]_4\ => \j_fu_240_reg_n_13_[0]\,
      \or_ln182_4_reg_5498_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_43,
      \or_ln182_4_reg_5498_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_44,
      ram_reg_3 => ram_reg_3_16,
      ram_reg_3_0 => ram_reg_3_23,
      ram_reg_3_1 => ram_reg_3_24,
      ram_reg_3_10(0) => ram_reg_3_38(0),
      ram_reg_3_2 => ram_reg_3_19,
      ram_reg_3_3 => ram_reg_3_25,
      ram_reg_3_4(0) => ram_reg_3_26(0),
      ram_reg_3_5 => ram_reg_3_27,
      ram_reg_3_6 => ram_reg_3_28,
      ram_reg_3_7 => ram_reg_3_29,
      ram_reg_3_8 => ram_reg_3_30,
      ram_reg_3_9(0) => ram_reg_3_37(0),
      \sub_ln198_fu_299_p2_carry__0\(3 downto 0) => Q(3 downto 0)
    );
\j_5_reg_767_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_5(0),
      Q => j_5_reg_767(0),
      R => '0'
    );
\j_5_reg_767_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataUpsampledI_V_address0__0\(1),
      Q => j_5_reg_767(1),
      R => '0'
    );
\j_5_reg_767_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_5(2),
      Q => j_5_reg_767(2),
      R => '0'
    );
\j_5_reg_767_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_5(3),
      Q => j_5_reg_767(3),
      R => '0'
    );
\j_5_reg_767_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_5(4),
      Q => j_5_reg_767(4),
      R => '0'
    );
\j_5_reg_767_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_5(5),
      Q => j_5_reg_767(5),
      R => '0'
    );
\j_5_reg_767_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_5(6),
      Q => j_5_reg_767(6),
      R => '0'
    );
\j_5_reg_767_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_5(7),
      Q => j_5_reg_767(7),
      R => '0'
    );
\j_fu_240_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_42,
      D => flow_control_loop_pipe_sequential_init_U_n_17,
      Q => \j_fu_240_reg_n_13_[0]\,
      R => '0'
    );
\j_fu_240_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_42,
      D => flow_control_loop_pipe_sequential_init_U_n_40,
      Q => \j_fu_240_reg_n_13_[1]\,
      R => '0'
    );
\j_fu_240_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_42,
      D => flow_control_loop_pipe_sequential_init_U_n_45,
      Q => \j_fu_240_reg_n_13_[2]\,
      R => '0'
    );
\j_fu_240_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_42,
      D => flow_control_loop_pipe_sequential_init_U_n_25,
      Q => \j_fu_240_reg_n_13_[3]\,
      R => '0'
    );
\j_fu_240_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_42,
      D => flow_control_loop_pipe_sequential_init_U_n_24,
      Q => \j_fu_240_reg_n_13_[4]\,
      R => '0'
    );
\j_fu_240_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_42,
      D => flow_control_loop_pipe_sequential_init_U_n_39,
      Q => \j_fu_240_reg_n_13_[5]\,
      R => '0'
    );
\j_fu_240_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_42,
      D => flow_control_loop_pipe_sequential_init_U_n_38,
      Q => \j_fu_240_reg_n_13_[6]\,
      R => '0'
    );
\j_fu_240_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_42,
      D => flow_control_loop_pipe_sequential_init_U_n_22,
      Q => \j_fu_240_reg_n_13_[7]\,
      R => '0'
    );
\lhs_fu_236_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U29_n_28,
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out(0),
      R => flow_control_loop_pipe_sequential_init_U_n_23
    );
\lhs_fu_236_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U29_n_18,
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out(10),
      R => flow_control_loop_pipe_sequential_init_U_n_23
    );
\lhs_fu_236_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U29_n_17,
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out(11),
      R => flow_control_loop_pipe_sequential_init_U_n_23
    );
\lhs_fu_236_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U29_n_16,
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out(12),
      R => flow_control_loop_pipe_sequential_init_U_n_23
    );
\lhs_fu_236_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U29_n_15,
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out(13),
      R => flow_control_loop_pipe_sequential_init_U_n_23
    );
\lhs_fu_236_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U29_n_14,
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out(14),
      R => flow_control_loop_pipe_sequential_init_U_n_23
    );
\lhs_fu_236_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U29_n_13,
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out(15),
      R => flow_control_loop_pipe_sequential_init_U_n_23
    );
\lhs_fu_236_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U29_n_27,
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out(1),
      R => flow_control_loop_pipe_sequential_init_U_n_23
    );
\lhs_fu_236_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U29_n_26,
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out(2),
      R => flow_control_loop_pipe_sequential_init_U_n_23
    );
\lhs_fu_236_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U29_n_25,
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out(3),
      R => flow_control_loop_pipe_sequential_init_U_n_23
    );
\lhs_fu_236_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U29_n_24,
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out(4),
      R => flow_control_loop_pipe_sequential_init_U_n_23
    );
\lhs_fu_236_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U29_n_23,
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out(5),
      R => flow_control_loop_pipe_sequential_init_U_n_23
    );
\lhs_fu_236_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U29_n_22,
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out(6),
      R => flow_control_loop_pipe_sequential_init_U_n_23
    );
\lhs_fu_236_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U29_n_21,
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out(7),
      R => flow_control_loop_pipe_sequential_init_U_n_23
    );
\lhs_fu_236_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U29_n_20,
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out(8),
      R => flow_control_loop_pipe_sequential_init_U_n_23
    );
\lhs_fu_236_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U29_n_19,
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out(9),
      R => flow_control_loop_pipe_sequential_init_U_n_23
    );
mac_muladd_16s_16s_31ns_31_4_1_U29: entity work.design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_27
     port map (
      A(13) => tmp_3_fu_319_p195(15),
      A(12 downto 0) => tmp_3_fu_319_p195(12 downto 0),
      D(15) => mac_muladd_16s_16s_31ns_31_4_1_U29_n_13,
      D(14) => mac_muladd_16s_16s_31ns_31_4_1_U29_n_14,
      D(13) => mac_muladd_16s_16s_31ns_31_4_1_U29_n_15,
      D(12) => mac_muladd_16s_16s_31ns_31_4_1_U29_n_16,
      D(11) => mac_muladd_16s_16s_31ns_31_4_1_U29_n_17,
      D(10) => mac_muladd_16s_16s_31ns_31_4_1_U29_n_18,
      D(9) => mac_muladd_16s_16s_31ns_31_4_1_U29_n_19,
      D(8) => mac_muladd_16s_16s_31ns_31_4_1_U29_n_20,
      D(7) => mac_muladd_16s_16s_31ns_31_4_1_U29_n_21,
      D(6) => mac_muladd_16s_16s_31ns_31_4_1_U29_n_22,
      D(5) => mac_muladd_16s_16s_31ns_31_4_1_U29_n_23,
      D(4) => mac_muladd_16s_16s_31ns_31_4_1_U29_n_24,
      D(3) => mac_muladd_16s_16s_31ns_31_4_1_U29_n_25,
      D(2) => mac_muladd_16s_16s_31ns_31_4_1_U29_n_26,
      D(1) => mac_muladd_16s_16s_31ns_31_4_1_U29_n_27,
      D(0) => mac_muladd_16s_16s_31ns_31_4_1_U29_n_28,
      E(0) => lhs_fu_236,
      Q(0) => ap_CS_fsm_pp0_stage0,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_23,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      \j_5_reg_767_reg[4]\ => mac_muladd_16s_16s_31ns_31_4_1_U29_n_30,
      p_reg_reg(6 downto 0) => j_5_reg_767(6 downto 0),
      q0(15 downto 0) => q0(15 downto 0)
    );
mux_1938_16_1_1_U28: entity work.design_1_transmitter_0_1_transmitter_mux_1938_16_1_1_28
     port map (
      A(13) => tmp_3_fu_319_p195(15),
      A(12 downto 0) => tmp_3_fu_319_p195(12 downto 0),
      Q(7 downto 0) => j_5_reg_767(7 downto 0),
      p_reg_reg => mac_muladd_16s_16s_31ns_31_4_1_U29_n_30
    );
\ram_reg_0_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF320000FF32"
    )
        port map (
      I0 => \ram_reg_0_i_53__1_n_13\,
      I1 => ram_reg_3_16,
      I2 => ram_reg_3_63,
      I3 => ram_reg_3_64,
      I4 => ram_reg_3_19,
      I5 => ram_reg_3_65,
      O => ADDRARDADDR(4)
    );
\ram_reg_0_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF320000FF32"
    )
        port map (
      I0 => \ram_reg_0_i_57__1_n_13\,
      I1 => ram_reg_3_16,
      I2 => ram_reg_3_34,
      I3 => ram_reg_3_35,
      I4 => ram_reg_3_19,
      I5 => ram_reg_3_36,
      O => ADDRARDADDR(3)
    );
\ram_reg_0_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF320000FF32"
    )
        port map (
      I0 => \ram_reg_0_i_61__1_n_13\,
      I1 => ram_reg_3_16,
      I2 => ram_reg_3_31,
      I3 => ram_reg_3_32,
      I4 => ram_reg_3_19,
      I5 => ram_reg_3_33,
      O => ADDRARDADDR(2)
    );
ram_reg_0_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF320000FF32"
    )
        port map (
      I0 => \ram_reg_0_i_63__0_n_13\,
      I1 => ram_reg_3_0,
      I2 => ram_reg_0,
      I3 => ram_reg_0_0,
      I4 => ram_reg_3_3,
      I5 => ram_reg_0_1,
      O => d0(3)
    );
\ram_reg_0_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"550F550F55335500"
    )
        port map (
      I0 => \ram_reg_0_i_73__1_n_13\,
      I1 => ram_reg_3_21,
      I2 => ram_reg_3_22,
      I3 => ram_reg_3(4),
      I4 => ram_reg_3(0),
      I5 => ram_reg_3(2),
      O => \ram_reg_0_i_15__0_n_13\
    );
ram_reg_0_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF320000FF32"
    )
        port map (
      I0 => \ram_reg_0_i_69__0_n_13\,
      I1 => ram_reg_3_0,
      I2 => ram_reg_0_2,
      I3 => ram_reg_0_3,
      I4 => ram_reg_3_3,
      I5 => ram_reg_0_4,
      O => d0(2)
    );
ram_reg_0_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF320000FF32"
    )
        port map (
      I0 => \ram_reg_0_i_73__0_n_13\,
      I1 => ram_reg_3_0,
      I2 => ram_reg_0_5,
      I3 => ram_reg_0_6,
      I4 => ram_reg_3_3,
      I5 => ram_reg_0_7,
      O => d0(1)
    );
ram_reg_0_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF320000FF32"
    )
        port map (
      I0 => \ram_reg_0_i_77__1_n_13\,
      I1 => ram_reg_3_0,
      I2 => ram_reg_0_8,
      I3 => ram_reg_0_9,
      I4 => ram_reg_3_3,
      I5 => ram_reg_0_10,
      O => d0(0)
    );
\ram_reg_0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF320000FF32"
    )
        port map (
      I0 => \ram_reg_0_i_15__0_n_13\,
      I1 => ram_reg_3_16,
      I2 => ram_reg_3_17,
      I3 => ram_reg_3_18,
      I4 => ram_reg_3_19,
      I5 => ram_reg_3_20,
      O => \ap_CS_fsm_reg[35]\
    );
\ram_reg_0_i_21__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataUpsampledI_V_address0(12),
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_dataUpsampledI_V_address0(9),
      I2 => ram_reg_3_38(11),
      I3 => ram_reg_3(4),
      I4 => ram_reg_3(0),
      I5 => ram_reg_3(2),
      O => \ram_reg_0_i_21__1_n_13\
    );
\ram_reg_0_i_25__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataUpsampledI_V_address0(11),
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_dataUpsampledI_V_address0(8),
      I2 => ram_reg_3_38(10),
      I3 => ram_reg_3(4),
      I4 => ram_reg_3(0),
      I5 => ram_reg_3(2),
      O => \ram_reg_0_i_25__1_n_13\
    );
\ram_reg_0_i_29__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataUpsampledI_V_address0(10),
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_dataUpsampledI_V_address0(7),
      I2 => ram_reg_3_38(9),
      I3 => ram_reg_3(4),
      I4 => ram_reg_3(0),
      I5 => ram_reg_3(2),
      O => \ram_reg_0_i_29__1_n_13\
    );
\ram_reg_0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF320000FF32"
    )
        port map (
      I0 => \ram_reg_0_i_21__1_n_13\,
      I1 => ram_reg_3_16,
      I2 => ram_reg_3_39,
      I3 => ram_reg_3_40,
      I4 => ram_reg_3_19,
      I5 => ram_reg_3_41,
      O => ADDRARDADDR(12)
    );
\ram_reg_0_i_33__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataUpsampledI_V_address0(9),
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_dataUpsampledI_V_address0(6),
      I2 => ram_reg_3_38(8),
      I3 => ram_reg_3(4),
      I4 => ram_reg_3(0),
      I5 => ram_reg_3(2),
      O => \ram_reg_0_i_33__1_n_13\
    );
\ram_reg_0_i_37__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataUpsampledI_V_address0(8),
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_dataUpsampledI_V_address0(5),
      I2 => ram_reg_3_38(7),
      I3 => ram_reg_3(4),
      I4 => ram_reg_3(0),
      I5 => ram_reg_3(2),
      O => \ram_reg_0_i_37__1_n_13\
    );
\ram_reg_0_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF320000FF32"
    )
        port map (
      I0 => \ram_reg_0_i_25__1_n_13\,
      I1 => ram_reg_3_16,
      I2 => ram_reg_3_42,
      I3 => ram_reg_3_43,
      I4 => ram_reg_3_19,
      I5 => ram_reg_3_44,
      O => ADDRARDADDR(11)
    );
\ram_reg_0_i_41__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataUpsampledI_V_address0(7),
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_dataUpsampledI_V_address0(4),
      I2 => ram_reg_3_38(6),
      I3 => ram_reg_3(4),
      I4 => ram_reg_3(0),
      I5 => ram_reg_3(2),
      O => \ram_reg_0_i_41__1_n_13\
    );
\ram_reg_0_i_45__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataUpsampledI_V_address0(6),
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_dataUpsampledI_V_address0(3),
      I2 => ram_reg_3_38(5),
      I3 => ram_reg_3(4),
      I4 => ram_reg_3(0),
      I5 => ram_reg_3(2),
      O => \ram_reg_0_i_45__1_n_13\
    );
\ram_reg_0_i_49__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataUpsampledI_V_address0(5),
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_dataUpsampledI_V_address0(2),
      I2 => ram_reg_3_38(4),
      I3 => ram_reg_3(4),
      I4 => ram_reg_3(0),
      I5 => ram_reg_3(2),
      O => \ram_reg_0_i_49__1_n_13\
    );
\ram_reg_0_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF320000FF32"
    )
        port map (
      I0 => \ram_reg_0_i_29__1_n_13\,
      I1 => ram_reg_3_16,
      I2 => ram_reg_3_45,
      I3 => ram_reg_3_46,
      I4 => ram_reg_3_19,
      I5 => ram_reg_3_47,
      O => ADDRARDADDR(10)
    );
\ram_reg_0_i_53__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataUpsampledI_V_address0(4),
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_dataUpsampledI_V_address0(1),
      I2 => ram_reg_3_38(3),
      I3 => ram_reg_3(4),
      I4 => ram_reg_3(0),
      I5 => ram_reg_3(2),
      O => \ram_reg_0_i_53__1_n_13\
    );
\ram_reg_0_i_57__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataUpsampledI_V_address0(3),
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_dataUpsampledI_V_address0(0),
      I2 => ram_reg_3_38(2),
      I3 => ram_reg_3(4),
      I4 => ram_reg_3(0),
      I5 => ram_reg_3(2),
      O => \ram_reg_0_i_57__1_n_13\
    );
\ram_reg_0_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF320000FF32"
    )
        port map (
      I0 => \ram_reg_0_i_33__1_n_13\,
      I1 => ram_reg_3_16,
      I2 => ram_reg_3_48,
      I3 => ram_reg_3_49,
      I4 => ram_reg_3_19,
      I5 => ram_reg_3_50,
      O => ADDRARDADDR(9)
    );
\ram_reg_0_i_61__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataUpsampledI_V_address0(2),
      I1 => ram_reg_3_26(1),
      I2 => ram_reg_3_38(1),
      I3 => ram_reg_3(4),
      I4 => ram_reg_3(0),
      I5 => ram_reg_3(2),
      O => \ram_reg_0_i_61__1_n_13\
    );
\ram_reg_0_i_63__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AACCAAF0AA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out(3),
      I1 => ram_reg_3_14(3),
      I2 => ram_reg_3_15(3),
      I3 => ram_reg_3(5),
      I4 => ram_reg_3(3),
      I5 => ram_reg_3(1),
      O => \ram_reg_0_i_63__0_n_13\
    );
\ram_reg_0_i_69__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AACCAAF0AA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out(2),
      I1 => ram_reg_3_14(2),
      I2 => ram_reg_3_15(2),
      I3 => ram_reg_3(5),
      I4 => ram_reg_3(3),
      I5 => ram_reg_3(1),
      O => \ram_reg_0_i_69__0_n_13\
    );
\ram_reg_0_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF320000FF32"
    )
        port map (
      I0 => \ram_reg_0_i_37__1_n_13\,
      I1 => ram_reg_3_16,
      I2 => ram_reg_3_51,
      I3 => ram_reg_3_52,
      I4 => ram_reg_3_19,
      I5 => ram_reg_3_53,
      O => ADDRARDADDR(8)
    );
\ram_reg_0_i_73__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AACCAAF0AA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out(1),
      I1 => ram_reg_3_14(1),
      I2 => ram_reg_3_15(1),
      I3 => ram_reg_3(5),
      I4 => ram_reg_3(3),
      I5 => ram_reg_3(1),
      O => \ram_reg_0_i_73__0_n_13\
    );
\ram_reg_0_i_73__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg,
      I1 => ap_CS_fsm_pp0_stage0,
      O => \ram_reg_0_i_73__1_n_13\
    );
\ram_reg_0_i_77__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AACCAAF0AA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out(0),
      I1 => ram_reg_3_14(0),
      I2 => ram_reg_3_15(0),
      I3 => ram_reg_3(5),
      I4 => ram_reg_3(3),
      I5 => ram_reg_3(1),
      O => \ram_reg_0_i_77__1_n_13\
    );
\ram_reg_0_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF320000FF32"
    )
        port map (
      I0 => \ram_reg_0_i_41__1_n_13\,
      I1 => ram_reg_3_16,
      I2 => ram_reg_3_54,
      I3 => ram_reg_3_55,
      I4 => ram_reg_3_19,
      I5 => ram_reg_3_56,
      O => ADDRARDADDR(7)
    );
\ram_reg_0_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF320000FF32"
    )
        port map (
      I0 => \ram_reg_0_i_45__1_n_13\,
      I1 => ram_reg_3_16,
      I2 => ram_reg_3_57,
      I3 => ram_reg_3_58,
      I4 => ram_reg_3_19,
      I5 => ram_reg_3_59,
      O => ADDRARDADDR(6)
    );
\ram_reg_0_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF320000FF32"
    )
        port map (
      I0 => \ram_reg_0_i_49__1_n_13\,
      I1 => ram_reg_3_16,
      I2 => ram_reg_3_60,
      I3 => ram_reg_3_61,
      I4 => ram_reg_3_19,
      I5 => ram_reg_3_62,
      O => ADDRARDADDR(5)
    );
ram_reg_1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF320000FF32"
    )
        port map (
      I0 => ram_reg_1_i_5_n_13,
      I1 => ram_reg_3_0,
      I2 => ram_reg_1,
      I3 => ram_reg_1_0,
      I4 => ram_reg_3_3,
      I5 => ram_reg_1_1,
      O => d0(7)
    );
ram_reg_1_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AACCAAF0AA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out(5),
      I1 => ram_reg_3_14(5),
      I2 => ram_reg_3_15(5),
      I3 => ram_reg_3(5),
      I4 => ram_reg_3(3),
      I5 => ram_reg_3(1),
      O => ram_reg_1_i_13_n_13
    );
ram_reg_1_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AACCAAF0AA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out(4),
      I1 => ram_reg_3_14(4),
      I2 => ram_reg_3_15(4),
      I3 => ram_reg_3(5),
      I4 => ram_reg_3(3),
      I5 => ram_reg_3(1),
      O => ram_reg_1_i_17_n_13
    );
ram_reg_1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF320000FF32"
    )
        port map (
      I0 => ram_reg_1_i_9_n_13,
      I1 => ram_reg_3_0,
      I2 => ram_reg_1_2,
      I3 => ram_reg_1_3,
      I4 => ram_reg_3_3,
      I5 => ram_reg_1_4,
      O => d0(6)
    );
ram_reg_1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF320000FF32"
    )
        port map (
      I0 => ram_reg_1_i_13_n_13,
      I1 => ram_reg_3_0,
      I2 => ram_reg_1_5,
      I3 => ram_reg_1_6,
      I4 => ram_reg_3_3,
      I5 => ram_reg_1_7,
      O => d0(5)
    );
ram_reg_1_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF320000FF32"
    )
        port map (
      I0 => ram_reg_1_i_17_n_13,
      I1 => ram_reg_3_0,
      I2 => ram_reg_1_8,
      I3 => ram_reg_1_9,
      I4 => ram_reg_3_3,
      I5 => ram_reg_1_10,
      O => d0(4)
    );
ram_reg_1_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AACCAAF0AA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out(7),
      I1 => ram_reg_3_14(7),
      I2 => ram_reg_3_15(7),
      I3 => ram_reg_3(5),
      I4 => ram_reg_3(3),
      I5 => ram_reg_3(1),
      O => ram_reg_1_i_5_n_13
    );
ram_reg_1_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AACCAAF0AA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out(6),
      I1 => ram_reg_3_14(6),
      I2 => ram_reg_3_15(6),
      I3 => ram_reg_3(5),
      I4 => ram_reg_3(3),
      I5 => ram_reg_3(1),
      O => ram_reg_1_i_9_n_13
    );
ram_reg_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF320000FF32"
    )
        port map (
      I0 => ram_reg_2_i_5_n_13,
      I1 => ram_reg_3_0,
      I2 => ram_reg_2,
      I3 => ram_reg_2_0,
      I4 => ram_reg_3_3,
      I5 => ram_reg_2_1,
      O => d0(11)
    );
ram_reg_2_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AACCAAF0AA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out(9),
      I1 => ram_reg_3_14(9),
      I2 => ram_reg_3_15(9),
      I3 => ram_reg_3(5),
      I4 => ram_reg_3(3),
      I5 => ram_reg_3(1),
      O => ram_reg_2_i_13_n_13
    );
ram_reg_2_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AACCAAF0AA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out(8),
      I1 => ram_reg_3_14(8),
      I2 => ram_reg_3_15(8),
      I3 => ram_reg_3(5),
      I4 => ram_reg_3(3),
      I5 => ram_reg_3(1),
      O => ram_reg_2_i_17_n_13
    );
ram_reg_2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF320000FF32"
    )
        port map (
      I0 => ram_reg_2_i_9_n_13,
      I1 => ram_reg_3_0,
      I2 => ram_reg_2_2,
      I3 => ram_reg_2_3,
      I4 => ram_reg_3_3,
      I5 => ram_reg_2_4,
      O => d0(10)
    );
ram_reg_2_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF320000FF32"
    )
        port map (
      I0 => ram_reg_2_i_13_n_13,
      I1 => ram_reg_3_0,
      I2 => ram_reg_2_5,
      I3 => ram_reg_2_6,
      I4 => ram_reg_3_3,
      I5 => ram_reg_2_7,
      O => d0(9)
    );
ram_reg_2_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF320000FF32"
    )
        port map (
      I0 => ram_reg_2_i_17_n_13,
      I1 => ram_reg_3_0,
      I2 => ram_reg_2_8,
      I3 => ram_reg_2_9,
      I4 => ram_reg_3_3,
      I5 => ram_reg_2_10,
      O => d0(8)
    );
ram_reg_2_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AACCAAF0AA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out(11),
      I1 => ram_reg_3_14(11),
      I2 => ram_reg_3_15(11),
      I3 => ram_reg_3(5),
      I4 => ram_reg_3(3),
      I5 => ram_reg_3(1),
      O => ram_reg_2_i_5_n_13
    );
ram_reg_2_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AACCAAF0AA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out(10),
      I1 => ram_reg_3_14(10),
      I2 => ram_reg_3_15(10),
      I3 => ram_reg_3(5),
      I4 => ram_reg_3(3),
      I5 => ram_reg_3(1),
      O => ram_reg_2_i_9_n_13
    );
ram_reg_3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF320000FF32"
    )
        port map (
      I0 => ram_reg_3_i_5_n_13,
      I1 => ram_reg_3_0,
      I2 => ram_reg_3_1,
      I3 => ram_reg_3_2,
      I4 => ram_reg_3_3,
      I5 => ram_reg_3_4,
      O => d0(15)
    );
ram_reg_3_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AACCAAF0AA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out(13),
      I1 => ram_reg_3_14(13),
      I2 => ram_reg_3_15(13),
      I3 => ram_reg_3(5),
      I4 => ram_reg_3(3),
      I5 => ram_reg_3(1),
      O => ram_reg_3_i_13_n_13
    );
ram_reg_3_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AACCAAF0AA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out(12),
      I1 => ram_reg_3_14(12),
      I2 => ram_reg_3_15(12),
      I3 => ram_reg_3(5),
      I4 => ram_reg_3(3),
      I5 => ram_reg_3(1),
      O => ram_reg_3_i_17_n_13
    );
ram_reg_3_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF320000FF32"
    )
        port map (
      I0 => ram_reg_3_i_9_n_13,
      I1 => ram_reg_3_0,
      I2 => ram_reg_3_5,
      I3 => ram_reg_3_6,
      I4 => ram_reg_3_3,
      I5 => ram_reg_3_7,
      O => d0(14)
    );
ram_reg_3_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF320000FF32"
    )
        port map (
      I0 => ram_reg_3_i_13_n_13,
      I1 => ram_reg_3_0,
      I2 => ram_reg_3_8,
      I3 => ram_reg_3_9,
      I4 => ram_reg_3_3,
      I5 => ram_reg_3_10,
      O => d0(13)
    );
ram_reg_3_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF320000FF32"
    )
        port map (
      I0 => ram_reg_3_i_17_n_13,
      I1 => ram_reg_3_0,
      I2 => ram_reg_3_11,
      I3 => ram_reg_3_12,
      I4 => ram_reg_3_3,
      I5 => ram_reg_3_13,
      O => d0(12)
    );
ram_reg_3_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AACCAAF0AA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out(15),
      I1 => ram_reg_3_14(15),
      I2 => ram_reg_3_15(15),
      I3 => ram_reg_3(5),
      I4 => ram_reg_3(3),
      I5 => ram_reg_3(1),
      O => ram_reg_3_i_5_n_13
    );
ram_reg_3_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AACCAAF0AA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out(14),
      I1 => ram_reg_3_14(14),
      I2 => ram_reg_3_15(14),
      I3 => ram_reg_3(5),
      I4 => ram_reg_3(3),
      I5 => ram_reg_3(1),
      O => ram_reg_3_i_9_n_13
    );
sub_ln198_fu_299_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sub_ln198_fu_299_p2_carry_n_13,
      CO(2) => sub_ln198_fu_299_p2_carry_n_14,
      CO(1) => sub_ln198_fu_299_p2_carry_n_15,
      CO(0) => sub_ln198_fu_299_p2_carry_n_16,
      CYINIT => flow_control_loop_pipe_sequential_init_U_n_18,
      DI(3 downto 2) => Q(1 downto 0),
      DI(1 downto 0) => B"01",
      O(3 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataUpsampledI_V_address0(5 downto 2),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_26,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_27,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_28,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_29
    );
\sub_ln198_fu_299_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sub_ln198_fu_299_p2_carry_n_13,
      CO(3) => \sub_ln198_fu_299_p2_carry__0_n_13\,
      CO(2) => \sub_ln198_fu_299_p2_carry__0_n_14\,
      CO(1) => \sub_ln198_fu_299_p2_carry__0_n_15\,
      CO(0) => \sub_ln198_fu_299_p2_carry__0_n_16\,
      CYINIT => '0',
      DI(3 downto 0) => Q(5 downto 2),
      O(3 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataUpsampledI_V_address0(9 downto 6),
      S(3) => \sub_ln198_fu_299_p2_carry__0_i_1__5_n_13\,
      S(2) => \sub_ln198_fu_299_p2_carry__0_i_2__2_n_13\,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_43,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_44
    );
\sub_ln198_fu_299_p2_carry__0_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(5),
      O => \sub_ln198_fu_299_p2_carry__0_i_1__5_n_13\
    );
\sub_ln198_fu_299_p2_carry__0_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(4),
      O => \sub_ln198_fu_299_p2_carry__0_i_2__2_n_13\
    );
\sub_ln198_fu_299_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln198_fu_299_p2_carry__0_n_13\,
      CO(3 downto 2) => \NLW_sub_ln198_fu_299_p2_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sub_ln198_fu_299_p2_carry__1_n_15\,
      CO(0) => \sub_ln198_fu_299_p2_carry__1_n_16\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => Q(7 downto 6),
      O(3) => \NLW_sub_ln198_fu_299_p2_carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataUpsampledI_V_address0(12 downto 10),
      S(3) => '0',
      S(2) => \sub_ln198_fu_299_p2_carry__1_i_1__5_n_13\,
      S(1) => \sub_ln198_fu_299_p2_carry__1_i_2__4_n_13\,
      S(0) => \sub_ln198_fu_299_p2_carry__1_i_3__3_n_13\
    );
\sub_ln198_fu_299_p2_carry__1_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(8),
      O => \sub_ln198_fu_299_p2_carry__1_i_1__5_n_13\
    );
\sub_ln198_fu_299_p2_carry__1_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(7),
      O => \sub_ln198_fu_299_p2_carry__1_i_2__4_n_13\
    );
\sub_ln198_fu_299_p2_carry__1_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(6),
      O => \sub_ln198_fu_299_p2_carry__1_i_3__3_n_13\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_96 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[41]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[41]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[41]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[41]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[41]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[41]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[41]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[41]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[41]_7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[41]_8\ : out STD_LOGIC;
    \ap_CS_fsm_reg[41]_9\ : out STD_LOGIC;
    \ap_CS_fsm_reg[41]_10\ : out STD_LOGIC;
    \j_fu_240_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[36]\ : out STD_LOGIC;
    \lhs_fu_236_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n : in STD_LOGIC;
    dataUpsampledI_V_address0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_3_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_3_1 : in STD_LOGIC;
    grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0 : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_96 : entity is "transmitter_transmitter_Pipeline_VITIS_LOOP_193_96";
end design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_96;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_96 is
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_13_[1]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_13_[2]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__10_n_13\ : STD_LOGIC;
  signal ap_sig_allocacmp_j_4 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_30 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_31 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_33 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_34 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_35 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_36 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_37 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_38 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_40 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_41 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_42 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_43 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_dataUpsampledI_V_address0 : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal j_4_reg_767 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^j_fu_240_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \j_fu_240_reg_n_13_[0]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[1]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[2]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[3]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[4]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[5]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[6]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[7]\ : STD_LOGIC;
  signal lhs_fu_236 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U34_n_13 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U34_n_14 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U34_n_15 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U34_n_16 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U34_n_17 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U34_n_18 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U34_n_19 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U34_n_20 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U34_n_21 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U34_n_22 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U34_n_23 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U34_n_24 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U34_n_25 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U34_n_26 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U34_n_27 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U34_n_28 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U34_n_30 : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__0_i_1__4_n_13\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__0_n_13\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__0_n_14\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__0_n_15\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__0_n_16\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__1_i_1__4_n_13\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__1_i_2__3_n_13\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__1_i_3__2_n_13\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__1_i_4__1_n_13\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__1_n_14\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__1_n_15\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__1_n_16\ : STD_LOGIC;
  signal sub_ln198_fu_299_p2_carry_n_13 : STD_LOGIC;
  signal sub_ln198_fu_299_p2_carry_n_14 : STD_LOGIC;
  signal sub_ln198_fu_299_p2_carry_n_15 : STD_LOGIC;
  signal sub_ln198_fu_299_p2_carry_n_16 : STD_LOGIC;
  signal tmp_4_fu_319_p195 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_sub_ln198_fu_299_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of sub_ln198_fu_299_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln198_fu_299_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln198_fu_299_p2_carry__1\ : label is 35;
begin
  \j_fu_240_reg[0]_0\(0) <= \^j_fu_240_reg[0]_0\(0);
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_pp0_stage0,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \ap_CS_fsm_reg_n_13_[1]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_13_[1]\,
      Q => \ap_CS_fsm_reg_n_13_[2]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_13_[2]\,
      Q => ap_CS_fsm_pp0_stage3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_15,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A000CF00C000"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => ap_rst_n,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => ap_CS_fsm_pp0_stage0,
      O => \ap_enable_reg_pp0_iter1_i_1__10_n_13\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__10_n_13\,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_22
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(3) => ap_CS_fsm_pp0_stage3,
      Q(2) => \ap_CS_fsm_reg_n_13_[2]\,
      Q(1) => \ap_CS_fsm_reg_n_13_[1]\,
      Q(0) => ap_CS_fsm_pp0_stage0,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_31,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_32,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_33,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_34,
      \ap_CS_fsm_reg[36]\ => \ap_CS_fsm_reg[36]\,
      \ap_CS_fsm_reg[37]\(1 downto 0) => ram_reg_3(1 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter0_reg_reg => flow_control_loop_pipe_sequential_init_U_n_15,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_18,
      ap_loop_init_int_reg_1 => flow_control_loop_pipe_sequential_init_U_n_28,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg,
      grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg_reg(1 downto 0) => ap_NS_fsm(1 downto 0),
      \j_4_reg_767_reg[1]\ => \j_fu_240_reg_n_13_[1]\,
      \j_fu_240_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_40,
      \j_fu_240_reg[0]_0\ => flow_control_loop_pipe_sequential_init_U_n_43,
      \j_fu_240_reg[2]\ => flow_control_loop_pipe_sequential_init_U_n_42,
      \j_fu_240_reg[3]\ => flow_control_loop_pipe_sequential_init_U_n_30,
      \j_fu_240_reg[4]\ => flow_control_loop_pipe_sequential_init_U_n_29,
      \j_fu_240_reg[4]_0\ => \j_fu_240_reg_n_13_[4]\,
      \j_fu_240_reg[4]_1\ => \j_fu_240_reg_n_13_[2]\,
      \j_fu_240_reg[4]_2\ => \j_fu_240_reg_n_13_[3]\,
      \j_fu_240_reg[5]\ => flow_control_loop_pipe_sequential_init_U_n_35,
      \j_fu_240_reg[6]\ => flow_control_loop_pipe_sequential_init_U_n_41,
      \j_fu_240_reg[7]\(7 downto 1) => ap_sig_allocacmp_j_4(7 downto 1),
      \j_fu_240_reg[7]\(0) => \^j_fu_240_reg[0]_0\(0),
      \j_fu_240_reg[7]_0\ => flow_control_loop_pipe_sequential_init_U_n_27,
      \j_fu_240_reg[7]_1\ => \j_fu_240_reg_n_13_[0]\,
      \j_fu_240_reg[7]_2\ => \j_fu_240_reg_n_13_[7]\,
      \j_fu_240_reg[7]_3\ => \j_fu_240_reg_n_13_[5]\,
      \j_fu_240_reg[7]_4\ => \j_fu_240_reg_n_13_[6]\,
      \or_ln182_5_reg_5504_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_36,
      \or_ln182_5_reg_5504_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_37,
      \or_ln182_5_reg_5504_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_38,
      \sub_ln198_fu_299_p2_carry__0\(3 downto 0) => Q(3 downto 0)
    );
\j_4_reg_767_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \^j_fu_240_reg[0]_0\(0),
      Q => j_4_reg_767(0),
      R => '0'
    );
\j_4_reg_767_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_4(1),
      Q => j_4_reg_767(1),
      R => '0'
    );
\j_4_reg_767_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_4(2),
      Q => j_4_reg_767(2),
      R => '0'
    );
\j_4_reg_767_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_4(3),
      Q => j_4_reg_767(3),
      R => '0'
    );
\j_4_reg_767_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_4(4),
      Q => j_4_reg_767(4),
      R => '0'
    );
\j_4_reg_767_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_4(5),
      Q => j_4_reg_767(5),
      R => '0'
    );
\j_4_reg_767_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_4(6),
      Q => j_4_reg_767(6),
      R => '0'
    );
\j_4_reg_767_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_4(7),
      Q => j_4_reg_767(7),
      R => '0'
    );
\j_fu_240_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_40,
      D => flow_control_loop_pipe_sequential_init_U_n_18,
      Q => \j_fu_240_reg_n_13_[0]\,
      R => '0'
    );
\j_fu_240_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_40,
      D => flow_control_loop_pipe_sequential_init_U_n_43,
      Q => \j_fu_240_reg_n_13_[1]\,
      R => '0'
    );
\j_fu_240_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_40,
      D => flow_control_loop_pipe_sequential_init_U_n_42,
      Q => \j_fu_240_reg_n_13_[2]\,
      R => '0'
    );
\j_fu_240_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_40,
      D => flow_control_loop_pipe_sequential_init_U_n_30,
      Q => \j_fu_240_reg_n_13_[3]\,
      R => '0'
    );
\j_fu_240_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_40,
      D => flow_control_loop_pipe_sequential_init_U_n_29,
      Q => \j_fu_240_reg_n_13_[4]\,
      R => '0'
    );
\j_fu_240_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_40,
      D => flow_control_loop_pipe_sequential_init_U_n_35,
      Q => \j_fu_240_reg_n_13_[5]\,
      R => '0'
    );
\j_fu_240_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_40,
      D => flow_control_loop_pipe_sequential_init_U_n_41,
      Q => \j_fu_240_reg_n_13_[6]\,
      R => '0'
    );
\j_fu_240_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_40,
      D => flow_control_loop_pipe_sequential_init_U_n_27,
      Q => \j_fu_240_reg_n_13_[7]\,
      R => '0'
    );
\lhs_fu_236_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U34_n_28,
      Q => \lhs_fu_236_reg[15]_0\(0),
      R => flow_control_loop_pipe_sequential_init_U_n_28
    );
\lhs_fu_236_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U34_n_18,
      Q => \lhs_fu_236_reg[15]_0\(10),
      R => flow_control_loop_pipe_sequential_init_U_n_28
    );
\lhs_fu_236_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U34_n_17,
      Q => \lhs_fu_236_reg[15]_0\(11),
      R => flow_control_loop_pipe_sequential_init_U_n_28
    );
\lhs_fu_236_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U34_n_16,
      Q => \lhs_fu_236_reg[15]_0\(12),
      R => flow_control_loop_pipe_sequential_init_U_n_28
    );
\lhs_fu_236_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U34_n_15,
      Q => \lhs_fu_236_reg[15]_0\(13),
      R => flow_control_loop_pipe_sequential_init_U_n_28
    );
\lhs_fu_236_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U34_n_14,
      Q => \lhs_fu_236_reg[15]_0\(14),
      R => flow_control_loop_pipe_sequential_init_U_n_28
    );
\lhs_fu_236_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U34_n_13,
      Q => \lhs_fu_236_reg[15]_0\(15),
      R => flow_control_loop_pipe_sequential_init_U_n_28
    );
\lhs_fu_236_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U34_n_27,
      Q => \lhs_fu_236_reg[15]_0\(1),
      R => flow_control_loop_pipe_sequential_init_U_n_28
    );
\lhs_fu_236_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U34_n_26,
      Q => \lhs_fu_236_reg[15]_0\(2),
      R => flow_control_loop_pipe_sequential_init_U_n_28
    );
\lhs_fu_236_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U34_n_25,
      Q => \lhs_fu_236_reg[15]_0\(3),
      R => flow_control_loop_pipe_sequential_init_U_n_28
    );
\lhs_fu_236_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U34_n_24,
      Q => \lhs_fu_236_reg[15]_0\(4),
      R => flow_control_loop_pipe_sequential_init_U_n_28
    );
\lhs_fu_236_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U34_n_23,
      Q => \lhs_fu_236_reg[15]_0\(5),
      R => flow_control_loop_pipe_sequential_init_U_n_28
    );
\lhs_fu_236_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U34_n_22,
      Q => \lhs_fu_236_reg[15]_0\(6),
      R => flow_control_loop_pipe_sequential_init_U_n_28
    );
\lhs_fu_236_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U34_n_21,
      Q => \lhs_fu_236_reg[15]_0\(7),
      R => flow_control_loop_pipe_sequential_init_U_n_28
    );
\lhs_fu_236_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U34_n_20,
      Q => \lhs_fu_236_reg[15]_0\(8),
      R => flow_control_loop_pipe_sequential_init_U_n_28
    );
\lhs_fu_236_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => mac_muladd_16s_16s_31ns_31_4_1_U34_n_19,
      Q => \lhs_fu_236_reg[15]_0\(9),
      R => flow_control_loop_pipe_sequential_init_U_n_28
    );
mac_muladd_16s_16s_31ns_31_4_1_U34: entity work.design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_23
     port map (
      A(13) => tmp_4_fu_319_p195(15),
      A(12 downto 0) => tmp_4_fu_319_p195(12 downto 0),
      D(15) => mac_muladd_16s_16s_31ns_31_4_1_U34_n_13,
      D(14) => mac_muladd_16s_16s_31ns_31_4_1_U34_n_14,
      D(13) => mac_muladd_16s_16s_31ns_31_4_1_U34_n_15,
      D(12) => mac_muladd_16s_16s_31ns_31_4_1_U34_n_16,
      D(11) => mac_muladd_16s_16s_31ns_31_4_1_U34_n_17,
      D(10) => mac_muladd_16s_16s_31ns_31_4_1_U34_n_18,
      D(9) => mac_muladd_16s_16s_31ns_31_4_1_U34_n_19,
      D(8) => mac_muladd_16s_16s_31ns_31_4_1_U34_n_20,
      D(7) => mac_muladd_16s_16s_31ns_31_4_1_U34_n_21,
      D(6) => mac_muladd_16s_16s_31ns_31_4_1_U34_n_22,
      D(5) => mac_muladd_16s_16s_31ns_31_4_1_U34_n_23,
      D(4) => mac_muladd_16s_16s_31ns_31_4_1_U34_n_24,
      D(3) => mac_muladd_16s_16s_31ns_31_4_1_U34_n_25,
      D(2) => mac_muladd_16s_16s_31ns_31_4_1_U34_n_26,
      D(1) => mac_muladd_16s_16s_31ns_31_4_1_U34_n_27,
      D(0) => mac_muladd_16s_16s_31ns_31_4_1_U34_n_28,
      E(0) => lhs_fu_236,
      Q(0) => ap_CS_fsm_pp0_stage0,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_28,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      \j_4_reg_767_reg[4]\ => mac_muladd_16s_16s_31ns_31_4_1_U34_n_30,
      p_reg_reg(6 downto 0) => j_4_reg_767(6 downto 0),
      q0(15 downto 0) => q0(15 downto 0)
    );
mux_1938_16_1_1_U33: entity work.design_1_transmitter_0_1_transmitter_mux_1938_16_1_1_24
     port map (
      A(13) => tmp_4_fu_319_p195(15),
      A(12 downto 0) => tmp_4_fu_319_p195(12 downto 0),
      Q(7 downto 0) => j_4_reg_767(7 downto 0),
      p_reg_reg => mac_muladd_16s_16s_31ns_31_4_1_U34_n_30
    );
\ram_reg_0_i_23__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => dataUpsampledI_V_address0(11),
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_dataUpsampledI_V_address0(12),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0(8),
      I3 => ram_reg_3(3),
      I4 => ram_reg_3(1),
      I5 => ram_reg_3(2),
      O => \ap_CS_fsm_reg[41]_10\
    );
\ram_reg_0_i_27__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => dataUpsampledI_V_address0(10),
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_dataUpsampledI_V_address0(11),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0(7),
      I3 => ram_reg_3(3),
      I4 => ram_reg_3(1),
      I5 => ram_reg_3(2),
      O => \ap_CS_fsm_reg[41]_9\
    );
\ram_reg_0_i_31__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => dataUpsampledI_V_address0(9),
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_dataUpsampledI_V_address0(10),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0(6),
      I3 => ram_reg_3(3),
      I4 => ram_reg_3(1),
      I5 => ram_reg_3(2),
      O => \ap_CS_fsm_reg[41]_8\
    );
\ram_reg_0_i_35__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => dataUpsampledI_V_address0(8),
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_dataUpsampledI_V_address0(9),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0(5),
      I3 => ram_reg_3(3),
      I4 => ram_reg_3(1),
      I5 => ram_reg_3(2),
      O => \ap_CS_fsm_reg[41]_7\
    );
\ram_reg_0_i_39__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => dataUpsampledI_V_address0(7),
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_dataUpsampledI_V_address0(8),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0(4),
      I3 => ram_reg_3(3),
      I4 => ram_reg_3(1),
      I5 => ram_reg_3(2),
      O => \ap_CS_fsm_reg[41]_6\
    );
\ram_reg_0_i_43__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => dataUpsampledI_V_address0(6),
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_dataUpsampledI_V_address0(7),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0(3),
      I3 => ram_reg_3(3),
      I4 => ram_reg_3(1),
      I5 => ram_reg_3(2),
      O => \ap_CS_fsm_reg[41]_5\
    );
\ram_reg_0_i_47__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => dataUpsampledI_V_address0(5),
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_dataUpsampledI_V_address0(6),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0(2),
      I3 => ram_reg_3(3),
      I4 => ram_reg_3(1),
      I5 => ram_reg_3(2),
      O => \ap_CS_fsm_reg[41]_4\
    );
\ram_reg_0_i_51__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => dataUpsampledI_V_address0(4),
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_dataUpsampledI_V_address0(5),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0(1),
      I3 => ram_reg_3(3),
      I4 => ram_reg_3(1),
      I5 => ram_reg_3(2),
      O => \ap_CS_fsm_reg[41]_3\
    );
\ram_reg_0_i_55__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => dataUpsampledI_V_address0(3),
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_dataUpsampledI_V_address0(4),
      I2 => grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0(0),
      I3 => ram_reg_3(3),
      I4 => ram_reg_3(1),
      I5 => ram_reg_3(2),
      O => \ap_CS_fsm_reg[41]_2\
    );
\ram_reg_0_i_59__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0FAA0FAACCAA00"
    )
        port map (
      I0 => dataUpsampledI_V_address0(2),
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_dataUpsampledI_V_address0(3),
      I2 => ram_reg_3_1,
      I3 => ram_reg_3(3),
      I4 => ram_reg_3(1),
      I5 => ram_reg_3(2),
      O => \ap_CS_fsm_reg[41]_1\
    );
\ram_reg_0_i_63__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0FAA0FAACCAA00"
    )
        port map (
      I0 => dataUpsampledI_V_address0(1),
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_dataUpsampledI_V_address0(2),
      I2 => ram_reg_3_0(0),
      I3 => ram_reg_3(3),
      I4 => ram_reg_3(1),
      I5 => ram_reg_3(2),
      O => \ap_CS_fsm_reg[41]_0\
    );
\ram_reg_0_i_67__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => dataUpsampledI_V_address0(0),
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_dataUpsampledI_V_address0(1),
      I2 => \grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0__0\(0),
      I3 => ram_reg_3(3),
      I4 => ram_reg_3(1),
      I5 => ram_reg_3(2),
      O => \ap_CS_fsm_reg[41]\
    );
\ram_reg_0_i_78__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg,
      I1 => ap_CS_fsm_pp0_stage0,
      O => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg_reg
    );
sub_ln198_fu_299_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sub_ln198_fu_299_p2_carry_n_13,
      CO(2) => sub_ln198_fu_299_p2_carry_n_14,
      CO(1) => sub_ln198_fu_299_p2_carry_n_15,
      CO(0) => sub_ln198_fu_299_p2_carry_n_16,
      CYINIT => flow_control_loop_pipe_sequential_init_U_n_18,
      DI(3) => Q(0),
      DI(2 downto 0) => B"011",
      O(3 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_dataUpsampledI_V_address0(4 downto 1),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_31,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_32,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_33,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_34
    );
\sub_ln198_fu_299_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sub_ln198_fu_299_p2_carry_n_13,
      CO(3) => \sub_ln198_fu_299_p2_carry__0_n_13\,
      CO(2) => \sub_ln198_fu_299_p2_carry__0_n_14\,
      CO(1) => \sub_ln198_fu_299_p2_carry__0_n_15\,
      CO(0) => \sub_ln198_fu_299_p2_carry__0_n_16\,
      CYINIT => '0',
      DI(3 downto 0) => Q(4 downto 1),
      O(3 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_dataUpsampledI_V_address0(8 downto 5),
      S(3) => \sub_ln198_fu_299_p2_carry__0_i_1__4_n_13\,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_36,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_37,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_38
    );
\sub_ln198_fu_299_p2_carry__0_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(4),
      O => \sub_ln198_fu_299_p2_carry__0_i_1__4_n_13\
    );
\sub_ln198_fu_299_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln198_fu_299_p2_carry__0_n_13\,
      CO(3) => \NLW_sub_ln198_fu_299_p2_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \sub_ln198_fu_299_p2_carry__1_n_14\,
      CO(1) => \sub_ln198_fu_299_p2_carry__1_n_15\,
      CO(0) => \sub_ln198_fu_299_p2_carry__1_n_16\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(7 downto 5),
      O(3 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_dataUpsampledI_V_address0(12 downto 9),
      S(3) => \sub_ln198_fu_299_p2_carry__1_i_1__4_n_13\,
      S(2) => \sub_ln198_fu_299_p2_carry__1_i_2__3_n_13\,
      S(1) => \sub_ln198_fu_299_p2_carry__1_i_3__2_n_13\,
      S(0) => \sub_ln198_fu_299_p2_carry__1_i_4__1_n_13\
    );
\sub_ln198_fu_299_p2_carry__1_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(8),
      O => \sub_ln198_fu_299_p2_carry__1_i_1__4_n_13\
    );
\sub_ln198_fu_299_p2_carry__1_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(7),
      O => \sub_ln198_fu_299_p2_carry__1_i_2__3_n_13\
    );
\sub_ln198_fu_299_p2_carry__1_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(6),
      O => \sub_ln198_fu_299_p2_carry__1_i_3__2_n_13\
    );
\sub_ln198_fu_299_p2_carry__1_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(5),
      O => \sub_ln198_fu_299_p2_carry__1_i_4__1_n_13\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_97 is
  port (
    \or_ln182_6_reg_5510_reg[11]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \j_fu_240_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[38]\ : out STD_LOGIC;
    grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg_reg_1 : out STD_LOGIC;
    \lhs_fu_236_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[39]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_97 : entity is "transmitter_transmitter_Pipeline_VITIS_LOOP_193_97";
end design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_97;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_97 is
  signal \add_ln193_fu_289_p2__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_13_[1]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_13_[2]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__9_n_13\ : STD_LOGIC;
  signal ap_sig_allocacmp_j_3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_35 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_36 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_37 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_38 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_40 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_42 : STD_LOGIC;
  signal \^grp_transmitter_pipeline_vitis_loop_193_97_fu_2387_ap_start_reg_reg\ : STD_LOGIC;
  signal \^grp_transmitter_pipeline_vitis_loop_193_97_fu_2387_ap_start_reg_reg_1\ : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal j_3_reg_767 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^j_fu_240_reg[2]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \j_fu_240_reg_n_13_[0]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[1]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[2]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[3]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[4]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[5]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[6]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[7]\ : STD_LOGIC;
  signal lhs_fu_236 : STD_LOGIC;
  signal mac_muladd_16s_16s_31ns_31_4_1_U39_n_30 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sub_ln198_fu_299_p2_carry__0_i_1__3_n_13\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__0_i_2__1_n_13\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__0_i_3__0_n_13\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__0_i_4_n_13\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__0_n_13\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__0_n_14\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__0_n_15\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__0_n_16\ : STD_LOGIC;
  signal \sub_ln198_fu_299_p2_carry__1_i_1__3_n_13\ : STD_LOGIC;
  signal sub_ln198_fu_299_p2_carry_n_13 : STD_LOGIC;
  signal sub_ln198_fu_299_p2_carry_n_14 : STD_LOGIC;
  signal sub_ln198_fu_299_p2_carry_n_15 : STD_LOGIC;
  signal sub_ln198_fu_299_p2_carry_n_16 : STD_LOGIC;
  signal tmp_6_fu_319_p195 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_sub_ln198_fu_299_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sub_ln198_fu_299_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of sub_ln198_fu_299_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln198_fu_299_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln198_fu_299_p2_carry__1\ : label is 35;
begin
  grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg_reg <= \^grp_transmitter_pipeline_vitis_loop_193_97_fu_2387_ap_start_reg_reg\;
  grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg_reg_1 <= \^grp_transmitter_pipeline_vitis_loop_193_97_fu_2387_ap_start_reg_reg_1\;
  \j_fu_240_reg[2]_0\(0) <= \^j_fu_240_reg[2]_0\(0);
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_pp0_stage0,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \ap_CS_fsm_reg_n_13_[1]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_13_[1]\,
      Q => \ap_CS_fsm_reg_n_13_[2]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_13_[2]\,
      Q => ap_CS_fsm_pp0_stage3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_15,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A000CF00C000"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => ap_rst_n,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => ap_CS_fsm_pp0_stage0,
      O => \ap_enable_reg_pp0_iter1_i_1__9_n_13\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__9_n_13\,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_18
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(3) => ap_CS_fsm_pp0_stage3,
      Q(2) => \ap_CS_fsm_reg_n_13_[2]\,
      Q(1) => \ap_CS_fsm_reg_n_13_[1]\,
      Q(0) => ap_CS_fsm_pp0_stage0,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_35,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_36,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_37,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_38,
      \add_ln193_fu_289_p2__0\(5 downto 1) => \add_ln193_fu_289_p2__0\(7 downto 3),
      \add_ln193_fu_289_p2__0\(0) => \add_ln193_fu_289_p2__0\(1),
      \ap_CS_fsm_reg[38]\ => \ap_CS_fsm_reg[38]\,
      \ap_CS_fsm_reg[39]\(1 downto 0) => \ap_CS_fsm_reg[39]\(1 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter0_reg_reg => flow_control_loop_pipe_sequential_init_U_n_15,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_24,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg => grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg,
      grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg_reg(1 downto 0) => ap_NS_fsm(1 downto 0),
      grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg_reg_0 => \^grp_transmitter_pipeline_vitis_loop_193_97_fu_2387_ap_start_reg_reg\,
      grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg_reg_1 => \^grp_transmitter_pipeline_vitis_loop_193_97_fu_2387_ap_start_reg_reg_1\,
      \grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0__0\(0) => \grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0__0\(0),
      \j_fu_240_reg[2]\ => flow_control_loop_pipe_sequential_init_U_n_42,
      \j_fu_240_reg[4]\ => \j_fu_240_reg_n_13_[4]\,
      \j_fu_240_reg[4]_0\ => \j_fu_240_reg_n_13_[1]\,
      \j_fu_240_reg[4]_1\ => \j_fu_240_reg_n_13_[2]\,
      \j_fu_240_reg[4]_2\ => \j_fu_240_reg_n_13_[3]\,
      \j_fu_240_reg[6]\ => flow_control_loop_pipe_sequential_init_U_n_40,
      \j_fu_240_reg[7]\(7 downto 4) => ap_sig_allocacmp_j_3(7 downto 4),
      \j_fu_240_reg[7]\(3) => grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0(3),
      \j_fu_240_reg[7]\(2) => \^j_fu_240_reg[2]_0\(0),
      \j_fu_240_reg[7]\(1 downto 0) => ap_sig_allocacmp_j_3(1 downto 0),
      \j_fu_240_reg[7]_0\ => \j_fu_240_reg_n_13_[7]\,
      \j_fu_240_reg[7]_1\ => \j_fu_240_reg_n_13_[5]\,
      \j_fu_240_reg[7]_2\ => \j_fu_240_reg_n_13_[6]\,
      \j_fu_240_reg[7]_3\ => \j_fu_240_reg_n_13_[0]\,
      sub_ln198_fu_299_p2_carry(3 downto 0) => Q(3 downto 0)
    );
\j_3_reg_767_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_3(0),
      Q => j_3_reg_767(0),
      R => '0'
    );
\j_3_reg_767_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_3(1),
      Q => j_3_reg_767(1),
      R => '0'
    );
\j_3_reg_767_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \^j_fu_240_reg[2]_0\(0),
      Q => j_3_reg_767(2),
      R => '0'
    );
\j_3_reg_767_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0(3),
      Q => j_3_reg_767(3),
      R => '0'
    );
\j_3_reg_767_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_3(4),
      Q => j_3_reg_767(4),
      R => '0'
    );
\j_3_reg_767_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_3(5),
      Q => j_3_reg_767(5),
      R => '0'
    );
\j_3_reg_767_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_3(6),
      Q => j_3_reg_767(6),
      R => '0'
    );
\j_3_reg_767_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_3(7),
      Q => j_3_reg_767(7),
      R => '0'
    );
\j_fu_240_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_40,
      D => \^grp_transmitter_pipeline_vitis_loop_193_97_fu_2387_ap_start_reg_reg_1\,
      Q => \j_fu_240_reg_n_13_[0]\,
      R => '0'
    );
\j_fu_240_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_40,
      D => \add_ln193_fu_289_p2__0\(1),
      Q => \j_fu_240_reg_n_13_[1]\,
      R => '0'
    );
\j_fu_240_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_40,
      D => flow_control_loop_pipe_sequential_init_U_n_42,
      Q => \j_fu_240_reg_n_13_[2]\,
      R => '0'
    );
\j_fu_240_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_40,
      D => \add_ln193_fu_289_p2__0\(3),
      Q => \j_fu_240_reg_n_13_[3]\,
      R => '0'
    );
\j_fu_240_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_40,
      D => \add_ln193_fu_289_p2__0\(4),
      Q => \j_fu_240_reg_n_13_[4]\,
      R => '0'
    );
\j_fu_240_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_40,
      D => \add_ln193_fu_289_p2__0\(5),
      Q => \j_fu_240_reg_n_13_[5]\,
      R => '0'
    );
\j_fu_240_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_40,
      D => \add_ln193_fu_289_p2__0\(6),
      Q => \j_fu_240_reg_n_13_[6]\,
      R => '0'
    );
\j_fu_240_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_40,
      D => \add_ln193_fu_289_p2__0\(7),
      Q => \j_fu_240_reg_n_13_[7]\,
      R => '0'
    );
\lhs_fu_236_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(0),
      Q => \lhs_fu_236_reg[15]_0\(0),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(10),
      Q => \lhs_fu_236_reg[15]_0\(10),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(11),
      Q => \lhs_fu_236_reg[15]_0\(11),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(12),
      Q => \lhs_fu_236_reg[15]_0\(12),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(13),
      Q => \lhs_fu_236_reg[15]_0\(13),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(14),
      Q => \lhs_fu_236_reg[15]_0\(14),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(15),
      Q => \lhs_fu_236_reg[15]_0\(15),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(1),
      Q => \lhs_fu_236_reg[15]_0\(1),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(2),
      Q => \lhs_fu_236_reg[15]_0\(2),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(3),
      Q => \lhs_fu_236_reg[15]_0\(3),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(4),
      Q => \lhs_fu_236_reg[15]_0\(4),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(5),
      Q => \lhs_fu_236_reg[15]_0\(5),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(6),
      Q => \lhs_fu_236_reg[15]_0\(6),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(7),
      Q => \lhs_fu_236_reg[15]_0\(7),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(8),
      Q => \lhs_fu_236_reg[15]_0\(8),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(9),
      Q => \lhs_fu_236_reg[15]_0\(9),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
mac_muladd_16s_16s_31ns_31_4_1_U39: entity work.design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_19
     port map (
      A(13) => tmp_6_fu_319_p195(15),
      A(12 downto 0) => tmp_6_fu_319_p195(12 downto 0),
      D(15 downto 0) => p_1_in(15 downto 0),
      E(0) => lhs_fu_236,
      Q(0) => ap_CS_fsm_pp0_stage0,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_24,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      \j_3_reg_767_reg[4]\ => mac_muladd_16s_16s_31ns_31_4_1_U39_n_30,
      p_reg_reg(6 downto 0) => j_3_reg_767(6 downto 0),
      q0(15 downto 0) => q0(15 downto 0)
    );
mux_1938_16_1_1_U38: entity work.design_1_transmitter_0_1_transmitter_mux_1938_16_1_1_20
     port map (
      A(13) => tmp_6_fu_319_p195(15),
      A(12 downto 0) => tmp_6_fu_319_p195(12 downto 0),
      Q(7 downto 0) => j_3_reg_767(7 downto 0),
      p_reg_reg => mac_muladd_16s_16s_31ns_31_4_1_U39_n_30
    );
\ram_reg_0_i_79__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg,
      I1 => ap_CS_fsm_pp0_stage0,
      O => grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg_reg_0
    );
sub_ln198_fu_299_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sub_ln198_fu_299_p2_carry_n_13,
      CO(2) => sub_ln198_fu_299_p2_carry_n_14,
      CO(1) => sub_ln198_fu_299_p2_carry_n_15,
      CO(0) => sub_ln198_fu_299_p2_carry_n_16,
      CYINIT => \^grp_transmitter_pipeline_vitis_loop_193_97_fu_2387_ap_start_reg_reg\,
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => \or_ln182_6_reg_5510_reg[11]\(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_35,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_36,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_37,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_38
    );
\sub_ln198_fu_299_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sub_ln198_fu_299_p2_carry_n_13,
      CO(3) => \sub_ln198_fu_299_p2_carry__0_n_13\,
      CO(2) => \sub_ln198_fu_299_p2_carry__0_n_14\,
      CO(1) => \sub_ln198_fu_299_p2_carry__0_n_15\,
      CO(0) => \sub_ln198_fu_299_p2_carry__0_n_16\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => \or_ln182_6_reg_5510_reg[11]\(7 downto 4),
      S(3) => \sub_ln198_fu_299_p2_carry__0_i_1__3_n_13\,
      S(2) => \sub_ln198_fu_299_p2_carry__0_i_2__1_n_13\,
      S(1) => \sub_ln198_fu_299_p2_carry__0_i_3__0_n_13\,
      S(0) => \sub_ln198_fu_299_p2_carry__0_i_4_n_13\
    );
\sub_ln198_fu_299_p2_carry__0_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(7),
      O => \sub_ln198_fu_299_p2_carry__0_i_1__3_n_13\
    );
\sub_ln198_fu_299_p2_carry__0_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(6),
      O => \sub_ln198_fu_299_p2_carry__0_i_2__1_n_13\
    );
\sub_ln198_fu_299_p2_carry__0_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(5),
      O => \sub_ln198_fu_299_p2_carry__0_i_3__0_n_13\
    );
\sub_ln198_fu_299_p2_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(4),
      O => \sub_ln198_fu_299_p2_carry__0_i_4_n_13\
    );
\sub_ln198_fu_299_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln198_fu_299_p2_carry__0_n_13\,
      CO(3 downto 0) => \NLW_sub_ln198_fu_299_p2_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_sub_ln198_fu_299_p2_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \or_ln182_6_reg_5510_reg[11]\(8),
      S(3 downto 1) => B"000",
      S(0) => \sub_ln198_fu_299_p2_carry__1_i_1__3_n_13\
    );
\sub_ln198_fu_299_p2_carry__1_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(8),
      O => \sub_ln198_fu_299_p2_carry__1_i_1__3_n_13\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_98 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dataUpsampledI_V_address0 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \lhs_fu_236_reg[15]_0\ : out STD_LOGIC;
    \lhs_fu_236_reg[14]_0\ : out STD_LOGIC;
    \lhs_fu_236_reg[13]_0\ : out STD_LOGIC;
    \lhs_fu_236_reg[12]_0\ : out STD_LOGIC;
    \lhs_fu_236_reg[11]_0\ : out STD_LOGIC;
    \lhs_fu_236_reg[10]_0\ : out STD_LOGIC;
    \lhs_fu_236_reg[9]_0\ : out STD_LOGIC;
    \lhs_fu_236_reg[8]_0\ : out STD_LOGIC;
    \lhs_fu_236_reg[7]_0\ : out STD_LOGIC;
    \lhs_fu_236_reg[6]_0\ : out STD_LOGIC;
    \lhs_fu_236_reg[5]_0\ : out STD_LOGIC;
    \lhs_fu_236_reg[4]_0\ : out STD_LOGIC;
    \lhs_fu_236_reg[3]_0\ : out STD_LOGIC;
    \lhs_fu_236_reg[2]_0\ : out STD_LOGIC;
    \lhs_fu_236_reg[1]_0\ : out STD_LOGIC;
    \lhs_fu_236_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[41]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[41]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[40]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_rst_n : in STD_LOGIC;
    \ram_reg_0_i_35__1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_0_i_35__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_3_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_3_1 : in STD_LOGIC;
    ram_reg_3_2 : in STD_LOGIC;
    ram_reg_3_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_3_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_98 : entity is "transmitter_transmitter_Pipeline_VITIS_LOOP_193_98";
end design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_98;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_98 is
  signal add_ln193_fu_289_p2 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_13_[1]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_13_[2]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__1_n_13\ : STD_LOGIC;
  signal ap_sig_allocacmp_j_2 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_45 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_47 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_49 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataUpsampledI_V_address0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal j_2_reg_767 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \j_fu_240_reg_n_13_[0]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[1]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[2]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[3]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[4]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[5]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[6]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[7]\ : STD_LOGIC;
  signal lhs_fu_236 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ram_reg_0_i_77__0_n_13\ : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
begin
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_pp0_stage0,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \ap_CS_fsm_reg_n_13_[1]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_13_[1]\,
      Q => \ap_CS_fsm_reg_n_13_[2]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_13_[2]\,
      Q => ap_CS_fsm_pp0_stage3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_15,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008800A0AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => ap_CS_fsm_pp0_stage0,
      O => \ap_enable_reg_pp0_iter1_i_1__1_n_13\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__1_n_13\,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_15
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(3 downto 1) => Q(4 downto 2),
      Q(0) => Q(0),
      S(0) => S(0),
      add_ln193_fu_289_p2(5 downto 1) => add_ln193_fu_289_p2(7 downto 3),
      add_ln193_fu_289_p2(0) => add_ln193_fu_289_p2(1),
      \ap_CS_fsm_reg[40]\ => \ap_CS_fsm_reg[40]\,
      \ap_CS_fsm_reg[41]\ => \ap_CS_fsm_reg[41]_0\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter0_reg_reg => flow_control_loop_pipe_sequential_init_U_n_15,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_24,
      ap_loop_init_int_reg_1(3) => ap_CS_fsm_pp0_stage3,
      ap_loop_init_int_reg_1(2) => \ap_CS_fsm_reg_n_13_[2]\,
      ap_loop_init_int_reg_1(1) => \ap_CS_fsm_reg_n_13_[1]\,
      ap_loop_init_int_reg_1(0) => ap_CS_fsm_pp0_stage0,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dataUpsampledI_V_address0(11 downto 0) => dataUpsampledI_V_address0(11 downto 0),
      grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg,
      grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg_reg(1 downto 0) => ap_NS_fsm(1 downto 0),
      grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg_reg_0 => flow_control_loop_pipe_sequential_init_U_n_45,
      \j_fu_240_reg[2]\ => flow_control_loop_pipe_sequential_init_U_n_49,
      \j_fu_240_reg[4]\ => \j_fu_240_reg_n_13_[4]\,
      \j_fu_240_reg[4]_0\ => \j_fu_240_reg_n_13_[1]\,
      \j_fu_240_reg[4]_1\ => \j_fu_240_reg_n_13_[2]\,
      \j_fu_240_reg[4]_2\ => \j_fu_240_reg_n_13_[3]\,
      \j_fu_240_reg[6]\ => flow_control_loop_pipe_sequential_init_U_n_47,
      \j_fu_240_reg[7]\(7 downto 1) => ap_sig_allocacmp_j_2(7 downto 1),
      \j_fu_240_reg[7]\(0) => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataUpsampledI_V_address0(0),
      \j_fu_240_reg[7]_0\ => \j_fu_240_reg_n_13_[7]\,
      \j_fu_240_reg[7]_1\ => \j_fu_240_reg_n_13_[5]\,
      \j_fu_240_reg[7]_2\ => \j_fu_240_reg_n_13_[6]\,
      \j_fu_240_reg[7]_3\ => \j_fu_240_reg_n_13_[0]\,
      \ram_reg_0_i_35__1\(7 downto 0) => \ram_reg_0_i_35__1\(7 downto 0),
      \ram_reg_0_i_35__1_0\(3 downto 0) => \ram_reg_0_i_35__1_0\(3 downto 0),
      ram_reg_3(0) => ram_reg_3_3(0),
      ram_reg_3_0 => ram_reg_3_4
    );
\j_2_reg_767_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataUpsampledI_V_address0(0),
      Q => j_2_reg_767(0),
      R => '0'
    );
\j_2_reg_767_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_2(1),
      Q => j_2_reg_767(1),
      R => '0'
    );
\j_2_reg_767_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_2(2),
      Q => j_2_reg_767(2),
      R => '0'
    );
\j_2_reg_767_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_2(3),
      Q => j_2_reg_767(3),
      R => '0'
    );
\j_2_reg_767_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_2(4),
      Q => j_2_reg_767(4),
      R => '0'
    );
\j_2_reg_767_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_2(5),
      Q => j_2_reg_767(5),
      R => '0'
    );
\j_2_reg_767_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_2(6),
      Q => j_2_reg_767(6),
      R => '0'
    );
\j_2_reg_767_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_2(7),
      Q => j_2_reg_767(7),
      R => '0'
    );
\j_fu_240_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_47,
      D => flow_control_loop_pipe_sequential_init_U_n_45,
      Q => \j_fu_240_reg_n_13_[0]\,
      R => '0'
    );
\j_fu_240_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_47,
      D => add_ln193_fu_289_p2(1),
      Q => \j_fu_240_reg_n_13_[1]\,
      R => '0'
    );
\j_fu_240_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_47,
      D => flow_control_loop_pipe_sequential_init_U_n_49,
      Q => \j_fu_240_reg_n_13_[2]\,
      R => '0'
    );
\j_fu_240_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_47,
      D => add_ln193_fu_289_p2(3),
      Q => \j_fu_240_reg_n_13_[3]\,
      R => '0'
    );
\j_fu_240_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_47,
      D => add_ln193_fu_289_p2(4),
      Q => \j_fu_240_reg_n_13_[4]\,
      R => '0'
    );
\j_fu_240_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_47,
      D => add_ln193_fu_289_p2(5),
      Q => \j_fu_240_reg_n_13_[5]\,
      R => '0'
    );
\j_fu_240_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_47,
      D => add_ln193_fu_289_p2(6),
      Q => \j_fu_240_reg_n_13_[6]\,
      R => '0'
    );
\j_fu_240_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_47,
      D => add_ln193_fu_289_p2(7),
      Q => \j_fu_240_reg_n_13_[7]\,
      R => '0'
    );
\lhs_fu_236_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(0),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out(0),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(10),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out(10),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(11),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out(11),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(12),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out(12),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(13),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out(13),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(14),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out(14),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(15),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out(15),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(1),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out(1),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(2),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out(2),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(3),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out(3),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(4),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out(4),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(5),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out(5),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(6),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out(6),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(7),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out(7),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(8),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out(8),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\lhs_fu_236_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(9),
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out(9),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
mac_muladd_16s_16s_31ns_31_4_1_U44: entity work.design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_16
     port map (
      D(15 downto 0) => p_1_in(15 downto 0),
      E(0) => lhs_fu_236,
      Q(0) => ap_CS_fsm_pp0_stage0,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_24,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      p_reg_reg(7 downto 0) => j_2_reg_767(7 downto 0),
      q0(15 downto 0) => q0(15 downto 0)
    );
\ram_reg_0_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"550F550F55335500"
    )
        port map (
      I0 => \ram_reg_0_i_77__0_n_13\,
      I1 => ram_reg_3_1,
      I2 => ram_reg_3_2,
      I3 => Q(4),
      I4 => Q(0),
      I5 => Q(2),
      O => \ap_CS_fsm_reg[41]\
    );
\ram_reg_0_i_66__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AACCAAF0AA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out(3),
      I1 => ram_reg_3(3),
      I2 => ram_reg_3_0(3),
      I3 => Q(5),
      I4 => Q(3),
      I5 => Q(1),
      O => \lhs_fu_236_reg[3]_0\
    );
\ram_reg_0_i_71__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AACCAAF0AA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out(2),
      I1 => ram_reg_3(2),
      I2 => ram_reg_3_0(2),
      I3 => Q(5),
      I4 => Q(3),
      I5 => Q(1),
      O => \lhs_fu_236_reg[2]_0\
    );
\ram_reg_0_i_75__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AACCAAF0AA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out(1),
      I1 => ram_reg_3(1),
      I2 => ram_reg_3_0(1),
      I3 => Q(5),
      I4 => Q(3),
      I5 => Q(1),
      O => \lhs_fu_236_reg[1]_0\
    );
\ram_reg_0_i_77__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg,
      I1 => ap_CS_fsm_pp0_stage0,
      O => \ram_reg_0_i_77__0_n_13\
    );
\ram_reg_0_i_79__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AACCAAF0AA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out(0),
      I1 => ram_reg_3(0),
      I2 => ram_reg_3_0(0),
      I3 => Q(5),
      I4 => Q(3),
      I5 => Q(1),
      O => \lhs_fu_236_reg[0]_0\
    );
ram_reg_1_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AACCAAF0AA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out(6),
      I1 => ram_reg_3(6),
      I2 => ram_reg_3_0(6),
      I3 => Q(5),
      I4 => Q(3),
      I5 => Q(1),
      O => \lhs_fu_236_reg[6]_0\
    );
ram_reg_1_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AACCAAF0AA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out(5),
      I1 => ram_reg_3(5),
      I2 => ram_reg_3_0(5),
      I3 => Q(5),
      I4 => Q(3),
      I5 => Q(1),
      O => \lhs_fu_236_reg[5]_0\
    );
ram_reg_1_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AACCAAF0AA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out(4),
      I1 => ram_reg_3(4),
      I2 => ram_reg_3_0(4),
      I3 => Q(5),
      I4 => Q(3),
      I5 => Q(1),
      O => \lhs_fu_236_reg[4]_0\
    );
ram_reg_1_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AACCAAF0AA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out(7),
      I1 => ram_reg_3(7),
      I2 => ram_reg_3_0(7),
      I3 => Q(5),
      I4 => Q(3),
      I5 => Q(1),
      O => \lhs_fu_236_reg[7]_0\
    );
ram_reg_2_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AACCAAF0AA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out(10),
      I1 => ram_reg_3(10),
      I2 => ram_reg_3_0(10),
      I3 => Q(5),
      I4 => Q(3),
      I5 => Q(1),
      O => \lhs_fu_236_reg[10]_0\
    );
ram_reg_2_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AACCAAF0AA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out(9),
      I1 => ram_reg_3(9),
      I2 => ram_reg_3_0(9),
      I3 => Q(5),
      I4 => Q(3),
      I5 => Q(1),
      O => \lhs_fu_236_reg[9]_0\
    );
ram_reg_2_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AACCAAF0AA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out(8),
      I1 => ram_reg_3(8),
      I2 => ram_reg_3_0(8),
      I3 => Q(5),
      I4 => Q(3),
      I5 => Q(1),
      O => \lhs_fu_236_reg[8]_0\
    );
ram_reg_2_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AACCAAF0AA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out(11),
      I1 => ram_reg_3(11),
      I2 => ram_reg_3_0(11),
      I3 => Q(5),
      I4 => Q(3),
      I5 => Q(1),
      O => \lhs_fu_236_reg[11]_0\
    );
ram_reg_3_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AACCAAF0AA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out(14),
      I1 => ram_reg_3(14),
      I2 => ram_reg_3_0(14),
      I3 => Q(5),
      I4 => Q(3),
      I5 => Q(1),
      O => \lhs_fu_236_reg[14]_0\
    );
ram_reg_3_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AACCAAF0AA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out(13),
      I1 => ram_reg_3(13),
      I2 => ram_reg_3_0(13),
      I3 => Q(5),
      I4 => Q(3),
      I5 => Q(1),
      O => \lhs_fu_236_reg[13]_0\
    );
ram_reg_3_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AACCAAF0AA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out(12),
      I1 => ram_reg_3(12),
      I2 => ram_reg_3_0(12),
      I3 => Q(5),
      I4 => Q(3),
      I5 => Q(1),
      O => \lhs_fu_236_reg[12]_0\
    );
ram_reg_3_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AACCAAF0AA00"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out(15),
      I1 => ram_reg_3(15),
      I2 => ram_reg_3_0(15),
      I3 => Q(5),
      I4 => Q(3),
      I5 => Q(1),
      O => \lhs_fu_236_reg[15]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_99 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \or_ln182_8_reg_5522_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_loop_init_int_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataUpsampledI_V_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[42]\ : out STD_LOGIC;
    \lhs_fu_236_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ram_reg_0_i_93__0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ram_reg_0_i_93__0_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_99 : entity is "transmitter_transmitter_Pipeline_VITIS_LOOP_193_99";
end design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_99;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_99 is
  signal add_ln193_fu_289_p2 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_13_[1]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_13_[2]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__2_n_13\ : STD_LOGIC;
  signal ap_sig_allocacmp_j_1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_39 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_45 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataUpsampledI_V_address0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal j_1_reg_767 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal j_fu_240 : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[0]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[1]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[2]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[3]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[4]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[5]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[6]\ : STD_LOGIC;
  signal \j_fu_240_reg_n_13_[7]\ : STD_LOGIC;
  signal lhs_fu_236 : STD_LOGIC;
  signal \^or_ln182_8_reg_5522_reg[11]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
begin
  \or_ln182_8_reg_5522_reg[11]\(11 downto 0) <= \^or_ln182_8_reg_5522_reg[11]\(11 downto 0);
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_pp0_stage0,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \ap_CS_fsm_reg_n_13_[1]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_13_[1]\,
      Q => \ap_CS_fsm_reg_n_13_[2]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_13_[2]\,
      Q => ap_CS_fsm_pp0_stage3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_29,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008800A0AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => ap_CS_fsm_pp0_stage0,
      O => \ap_enable_reg_pp0_iter1_i_1__2_n_13\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__2_n_13\,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_12
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      S(1 downto 0) => S(1 downto 0),
      add_ln193_fu_289_p2(6 downto 0) => add_ln193_fu_289_p2(7 downto 1),
      \ap_CS_fsm_reg[1]\(1 downto 0) => ap_NS_fsm(1 downto 0),
      \ap_CS_fsm_reg[42]\ => \ap_CS_fsm_reg[42]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_loop_init_int_reg_0(0) => ap_loop_init_int_reg(0),
      ap_loop_init_int_reg_1(3) => ap_CS_fsm_pp0_stage3,
      ap_loop_init_int_reg_1(2) => \ap_CS_fsm_reg_n_13_[2]\,
      ap_loop_init_int_reg_1(1) => \ap_CS_fsm_reg_n_13_[1]\,
      ap_loop_init_int_reg_1(0) => ap_CS_fsm_pp0_stage0,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => flow_control_loop_pipe_sequential_init_U_n_29,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg => grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg,
      grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg_reg => flow_control_loop_pipe_sequential_init_U_n_39,
      \j_1_reg_767_reg[3]\ => \j_fu_240_reg_n_13_[3]\,
      j_fu_240 => j_fu_240,
      \j_fu_240_reg[0]\ => \j_fu_240_reg_n_13_[0]\,
      \j_fu_240_reg[0]_0\ => \j_fu_240_reg_n_13_[6]\,
      \j_fu_240_reg[3]\ => \j_fu_240_reg_n_13_[2]\,
      \j_fu_240_reg[3]_0\ => \j_fu_240_reg_n_13_[1]\,
      \j_fu_240_reg[4]\ => \j_fu_240_reg_n_13_[4]\,
      \j_fu_240_reg[7]\(7 downto 3) => ap_sig_allocacmp_j_1(7 downto 3),
      \j_fu_240_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_45,
      \j_fu_240_reg[7]\(1) => grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataUpsampledI_V_address0(1),
      \j_fu_240_reg[7]\(0) => ap_sig_allocacmp_j_1(0),
      \j_fu_240_reg[7]_0\ => \j_fu_240_reg_n_13_[7]\,
      \j_fu_240_reg[7]_1\ => \j_fu_240_reg_n_13_[5]\,
      \or_ln182_8_reg_5522_reg[11]\(11 downto 0) => \^or_ln182_8_reg_5522_reg[11]\(11 downto 0),
      \ram_reg_0_i_93__0\(7 downto 0) => \ram_reg_0_i_93__0\(7 downto 0),
      \ram_reg_0_i_93__0_0\(2 downto 0) => \ram_reg_0_i_93__0_0\(2 downto 0)
    );
\j_1_reg_767_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_1(0),
      Q => j_1_reg_767(0),
      R => '0'
    );
\j_1_reg_767_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataUpsampledI_V_address0(1),
      Q => j_1_reg_767(1),
      R => '0'
    );
\j_1_reg_767_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => flow_control_loop_pipe_sequential_init_U_n_45,
      Q => j_1_reg_767(2),
      R => '0'
    );
\j_1_reg_767_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_1(3),
      Q => j_1_reg_767(3),
      R => '0'
    );
\j_1_reg_767_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_1(4),
      Q => j_1_reg_767(4),
      R => '0'
    );
\j_1_reg_767_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_1(5),
      Q => j_1_reg_767(5),
      R => '0'
    );
\j_1_reg_767_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_1(6),
      Q => j_1_reg_767(6),
      R => '0'
    );
\j_1_reg_767_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_1(7),
      Q => j_1_reg_767(7),
      R => '0'
    );
\j_fu_240_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_240,
      D => \^or_ln182_8_reg_5522_reg[11]\(0),
      Q => \j_fu_240_reg_n_13_[0]\,
      R => '0'
    );
\j_fu_240_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_240,
      D => add_ln193_fu_289_p2(1),
      Q => \j_fu_240_reg_n_13_[1]\,
      R => '0'
    );
\j_fu_240_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_240,
      D => add_ln193_fu_289_p2(2),
      Q => \j_fu_240_reg_n_13_[2]\,
      R => '0'
    );
\j_fu_240_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_240,
      D => add_ln193_fu_289_p2(3),
      Q => \j_fu_240_reg_n_13_[3]\,
      R => '0'
    );
\j_fu_240_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_240,
      D => add_ln193_fu_289_p2(4),
      Q => \j_fu_240_reg_n_13_[4]\,
      R => '0'
    );
\j_fu_240_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_240,
      D => add_ln193_fu_289_p2(5),
      Q => \j_fu_240_reg_n_13_[5]\,
      R => '0'
    );
\j_fu_240_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_240,
      D => add_ln193_fu_289_p2(6),
      Q => \j_fu_240_reg_n_13_[6]\,
      R => '0'
    );
\j_fu_240_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_240,
      D => add_ln193_fu_289_p2(7),
      Q => \j_fu_240_reg_n_13_[7]\,
      R => '0'
    );
\lhs_fu_236_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(0),
      Q => \lhs_fu_236_reg[15]_0\(0),
      R => flow_control_loop_pipe_sequential_init_U_n_39
    );
\lhs_fu_236_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(10),
      Q => \lhs_fu_236_reg[15]_0\(10),
      R => flow_control_loop_pipe_sequential_init_U_n_39
    );
\lhs_fu_236_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(11),
      Q => \lhs_fu_236_reg[15]_0\(11),
      R => flow_control_loop_pipe_sequential_init_U_n_39
    );
\lhs_fu_236_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(12),
      Q => \lhs_fu_236_reg[15]_0\(12),
      R => flow_control_loop_pipe_sequential_init_U_n_39
    );
\lhs_fu_236_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(13),
      Q => \lhs_fu_236_reg[15]_0\(13),
      R => flow_control_loop_pipe_sequential_init_U_n_39
    );
\lhs_fu_236_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(14),
      Q => \lhs_fu_236_reg[15]_0\(14),
      R => flow_control_loop_pipe_sequential_init_U_n_39
    );
\lhs_fu_236_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(15),
      Q => \lhs_fu_236_reg[15]_0\(15),
      R => flow_control_loop_pipe_sequential_init_U_n_39
    );
\lhs_fu_236_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(1),
      Q => \lhs_fu_236_reg[15]_0\(1),
      R => flow_control_loop_pipe_sequential_init_U_n_39
    );
\lhs_fu_236_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(2),
      Q => \lhs_fu_236_reg[15]_0\(2),
      R => flow_control_loop_pipe_sequential_init_U_n_39
    );
\lhs_fu_236_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(3),
      Q => \lhs_fu_236_reg[15]_0\(3),
      R => flow_control_loop_pipe_sequential_init_U_n_39
    );
\lhs_fu_236_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(4),
      Q => \lhs_fu_236_reg[15]_0\(4),
      R => flow_control_loop_pipe_sequential_init_U_n_39
    );
\lhs_fu_236_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(5),
      Q => \lhs_fu_236_reg[15]_0\(5),
      R => flow_control_loop_pipe_sequential_init_U_n_39
    );
\lhs_fu_236_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(6),
      Q => \lhs_fu_236_reg[15]_0\(6),
      R => flow_control_loop_pipe_sequential_init_U_n_39
    );
\lhs_fu_236_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(7),
      Q => \lhs_fu_236_reg[15]_0\(7),
      R => flow_control_loop_pipe_sequential_init_U_n_39
    );
\lhs_fu_236_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(8),
      Q => \lhs_fu_236_reg[15]_0\(8),
      R => flow_control_loop_pipe_sequential_init_U_n_39
    );
\lhs_fu_236_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_fu_236,
      D => p_1_in(9),
      Q => \lhs_fu_236_reg[15]_0\(9),
      R => flow_control_loop_pipe_sequential_init_U_n_39
    );
mac_muladd_16s_16s_31ns_31_4_1_U49: entity work.design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_13
     port map (
      D(15 downto 0) => p_1_in(15 downto 0),
      E(0) => lhs_fu_236,
      Q(0) => ap_CS_fsm_pp0_stage0,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_39,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      p_reg_reg(7 downto 0) => j_1_reg_767(7 downto 0),
      q0(15 downto 0) => q0(15 downto 0)
    );
\ram_reg_0_i_132__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg,
      I1 => ap_CS_fsm_pp0_stage0,
      O => grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataUpsampledI_V_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1_transmitter is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    input_i_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_i_TVALID : in STD_LOGIC;
    input_i_TREADY : out STD_LOGIC;
    input_i_TKEEP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_i_TSTRB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_i_TUSER : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_i_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_i_TID : in STD_LOGIC_VECTOR ( 4 downto 0 );
    input_i_TDEST : in STD_LOGIC_VECTOR ( 5 downto 0 );
    input_q_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_q_TVALID : in STD_LOGIC;
    input_q_TREADY : out STD_LOGIC;
    input_q_TKEEP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_q_TSTRB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_q_TUSER : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_q_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_q_TID : in STD_LOGIC_VECTOR ( 4 downto 0 );
    input_q_TDEST : in STD_LOGIC_VECTOR ( 5 downto 0 );
    output_i_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    output_i_TVALID : out STD_LOGIC;
    output_i_TREADY : in STD_LOGIC;
    output_i_TKEEP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    output_i_TSTRB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    output_i_TUSER : out STD_LOGIC_VECTOR ( 1 downto 0 );
    output_i_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_i_TID : out STD_LOGIC_VECTOR ( 4 downto 0 );
    output_i_TDEST : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt : out STD_LOGIC
  );
  attribute C_S_AXI_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH of design_1_transmitter_0_1_transmitter : entity is 4;
  attribute C_S_AXI_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_DATA_WIDTH of design_1_transmitter_0_1_transmitter : entity is 32;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH of design_1_transmitter_0_1_transmitter : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of design_1_transmitter_0_1_transmitter : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of design_1_transmitter_0_1_transmitter : entity is 4;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_transmitter_0_1_transmitter : entity is "transmitter";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000";
  attribute ap_ST_fsm_state100 : string;
  attribute ap_ST_fsm_state100 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state101 : string;
  attribute ap_ST_fsm_state101 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state102 : string;
  attribute ap_ST_fsm_state102 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state103 : string;
  attribute ap_ST_fsm_state103 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state104 : string;
  attribute ap_ST_fsm_state104 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state105 : string;
  attribute ap_ST_fsm_state105 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state106 : string;
  attribute ap_ST_fsm_state106 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state107 : string;
  attribute ap_ST_fsm_state107 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state108 : string;
  attribute ap_ST_fsm_state108 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state109 : string;
  attribute ap_ST_fsm_state109 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000";
  attribute ap_ST_fsm_state110 : string;
  attribute ap_ST_fsm_state110 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state111 : string;
  attribute ap_ST_fsm_state111 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state112 : string;
  attribute ap_ST_fsm_state112 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state113 : string;
  attribute ap_ST_fsm_state113 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state114 : string;
  attribute ap_ST_fsm_state114 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state115 : string;
  attribute ap_ST_fsm_state115 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state116 : string;
  attribute ap_ST_fsm_state116 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state117 : string;
  attribute ap_ST_fsm_state117 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state118 : string;
  attribute ap_ST_fsm_state118 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state119 : string;
  attribute ap_ST_fsm_state119 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000";
  attribute ap_ST_fsm_state120 : string;
  attribute ap_ST_fsm_state120 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state121 : string;
  attribute ap_ST_fsm_state121 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state122 : string;
  attribute ap_ST_fsm_state122 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state123 : string;
  attribute ap_ST_fsm_state123 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state124 : string;
  attribute ap_ST_fsm_state124 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state125 : string;
  attribute ap_ST_fsm_state125 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state126 : string;
  attribute ap_ST_fsm_state126 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state127 : string;
  attribute ap_ST_fsm_state127 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state128 : string;
  attribute ap_ST_fsm_state128 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state129 : string;
  attribute ap_ST_fsm_state129 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000";
  attribute ap_ST_fsm_state130 : string;
  attribute ap_ST_fsm_state130 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state131 : string;
  attribute ap_ST_fsm_state131 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state132 : string;
  attribute ap_ST_fsm_state132 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state133 : string;
  attribute ap_ST_fsm_state133 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state134 : string;
  attribute ap_ST_fsm_state134 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state135 : string;
  attribute ap_ST_fsm_state135 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state136 : string;
  attribute ap_ST_fsm_state136 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state137 : string;
  attribute ap_ST_fsm_state137 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state138 : string;
  attribute ap_ST_fsm_state138 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state139 : string;
  attribute ap_ST_fsm_state139 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000";
  attribute ap_ST_fsm_state140 : string;
  attribute ap_ST_fsm_state140 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state141 : string;
  attribute ap_ST_fsm_state141 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state142 : string;
  attribute ap_ST_fsm_state142 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state143 : string;
  attribute ap_ST_fsm_state143 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state144 : string;
  attribute ap_ST_fsm_state144 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state145 : string;
  attribute ap_ST_fsm_state145 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state146 : string;
  attribute ap_ST_fsm_state146 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state147 : string;
  attribute ap_ST_fsm_state147 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state148 : string;
  attribute ap_ST_fsm_state148 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state149 : string;
  attribute ap_ST_fsm_state149 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state15 : string;
  attribute ap_ST_fsm_state15 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000";
  attribute ap_ST_fsm_state150 : string;
  attribute ap_ST_fsm_state150 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state151 : string;
  attribute ap_ST_fsm_state151 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state152 : string;
  attribute ap_ST_fsm_state152 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state153 : string;
  attribute ap_ST_fsm_state153 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state154 : string;
  attribute ap_ST_fsm_state154 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state155 : string;
  attribute ap_ST_fsm_state155 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state156 : string;
  attribute ap_ST_fsm_state156 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state157 : string;
  attribute ap_ST_fsm_state157 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state158 : string;
  attribute ap_ST_fsm_state158 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state159 : string;
  attribute ap_ST_fsm_state159 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000";
  attribute ap_ST_fsm_state160 : string;
  attribute ap_ST_fsm_state160 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state161 : string;
  attribute ap_ST_fsm_state161 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state162 : string;
  attribute ap_ST_fsm_state162 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state163 : string;
  attribute ap_ST_fsm_state163 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state164 : string;
  attribute ap_ST_fsm_state164 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state165 : string;
  attribute ap_ST_fsm_state165 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state166 : string;
  attribute ap_ST_fsm_state166 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state167 : string;
  attribute ap_ST_fsm_state167 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state168 : string;
  attribute ap_ST_fsm_state168 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state169 : string;
  attribute ap_ST_fsm_state169 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state17 : string;
  attribute ap_ST_fsm_state17 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000";
  attribute ap_ST_fsm_state170 : string;
  attribute ap_ST_fsm_state170 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state171 : string;
  attribute ap_ST_fsm_state171 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state172 : string;
  attribute ap_ST_fsm_state172 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state173 : string;
  attribute ap_ST_fsm_state173 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state174 : string;
  attribute ap_ST_fsm_state174 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state175 : string;
  attribute ap_ST_fsm_state175 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state176 : string;
  attribute ap_ST_fsm_state176 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state177 : string;
  attribute ap_ST_fsm_state177 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state178 : string;
  attribute ap_ST_fsm_state178 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state179 : string;
  attribute ap_ST_fsm_state179 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state18 : string;
  attribute ap_ST_fsm_state18 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000";
  attribute ap_ST_fsm_state180 : string;
  attribute ap_ST_fsm_state180 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state181 : string;
  attribute ap_ST_fsm_state181 of design_1_transmitter_0_1_transmitter : entity is "188'b00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state182 : string;
  attribute ap_ST_fsm_state182 of design_1_transmitter_0_1_transmitter : entity is "188'b00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state183 : string;
  attribute ap_ST_fsm_state183 of design_1_transmitter_0_1_transmitter : entity is "188'b00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state184 : string;
  attribute ap_ST_fsm_state184 of design_1_transmitter_0_1_transmitter : entity is "188'b00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state185 : string;
  attribute ap_ST_fsm_state185 of design_1_transmitter_0_1_transmitter : entity is "188'b00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state186 : string;
  attribute ap_ST_fsm_state186 of design_1_transmitter_0_1_transmitter : entity is "188'b00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state187 : string;
  attribute ap_ST_fsm_state187 of design_1_transmitter_0_1_transmitter : entity is "188'b01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state188 : string;
  attribute ap_ST_fsm_state188 of design_1_transmitter_0_1_transmitter : entity is "188'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state19 : string;
  attribute ap_ST_fsm_state19 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010";
  attribute ap_ST_fsm_state20 : string;
  attribute ap_ST_fsm_state20 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000";
  attribute ap_ST_fsm_state21 : string;
  attribute ap_ST_fsm_state21 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000";
  attribute ap_ST_fsm_state22 : string;
  attribute ap_ST_fsm_state22 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000";
  attribute ap_ST_fsm_state23 : string;
  attribute ap_ST_fsm_state23 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000";
  attribute ap_ST_fsm_state24 : string;
  attribute ap_ST_fsm_state24 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000";
  attribute ap_ST_fsm_state25 : string;
  attribute ap_ST_fsm_state25 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000";
  attribute ap_ST_fsm_state26 : string;
  attribute ap_ST_fsm_state26 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000";
  attribute ap_ST_fsm_state27 : string;
  attribute ap_ST_fsm_state27 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000";
  attribute ap_ST_fsm_state28 : string;
  attribute ap_ST_fsm_state28 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000";
  attribute ap_ST_fsm_state29 : string;
  attribute ap_ST_fsm_state29 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100";
  attribute ap_ST_fsm_state30 : string;
  attribute ap_ST_fsm_state30 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000";
  attribute ap_ST_fsm_state31 : string;
  attribute ap_ST_fsm_state31 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000";
  attribute ap_ST_fsm_state32 : string;
  attribute ap_ST_fsm_state32 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000";
  attribute ap_ST_fsm_state33 : string;
  attribute ap_ST_fsm_state33 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000";
  attribute ap_ST_fsm_state34 : string;
  attribute ap_ST_fsm_state34 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000";
  attribute ap_ST_fsm_state35 : string;
  attribute ap_ST_fsm_state35 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000";
  attribute ap_ST_fsm_state36 : string;
  attribute ap_ST_fsm_state36 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000";
  attribute ap_ST_fsm_state37 : string;
  attribute ap_ST_fsm_state37 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000";
  attribute ap_ST_fsm_state38 : string;
  attribute ap_ST_fsm_state38 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000";
  attribute ap_ST_fsm_state39 : string;
  attribute ap_ST_fsm_state39 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000";
  attribute ap_ST_fsm_state40 : string;
  attribute ap_ST_fsm_state40 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state41 : string;
  attribute ap_ST_fsm_state41 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state42 : string;
  attribute ap_ST_fsm_state42 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state43 : string;
  attribute ap_ST_fsm_state43 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state44 : string;
  attribute ap_ST_fsm_state44 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state45 : string;
  attribute ap_ST_fsm_state45 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state46 : string;
  attribute ap_ST_fsm_state46 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state47 : string;
  attribute ap_ST_fsm_state47 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state48 : string;
  attribute ap_ST_fsm_state48 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state49 : string;
  attribute ap_ST_fsm_state49 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000";
  attribute ap_ST_fsm_state50 : string;
  attribute ap_ST_fsm_state50 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state51 : string;
  attribute ap_ST_fsm_state51 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state52 : string;
  attribute ap_ST_fsm_state52 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state53 : string;
  attribute ap_ST_fsm_state53 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state54 : string;
  attribute ap_ST_fsm_state54 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state55 : string;
  attribute ap_ST_fsm_state55 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state56 : string;
  attribute ap_ST_fsm_state56 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state57 : string;
  attribute ap_ST_fsm_state57 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state58 : string;
  attribute ap_ST_fsm_state58 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state59 : string;
  attribute ap_ST_fsm_state59 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000";
  attribute ap_ST_fsm_state60 : string;
  attribute ap_ST_fsm_state60 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state61 : string;
  attribute ap_ST_fsm_state61 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state62 : string;
  attribute ap_ST_fsm_state62 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state63 : string;
  attribute ap_ST_fsm_state63 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state64 : string;
  attribute ap_ST_fsm_state64 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state65 : string;
  attribute ap_ST_fsm_state65 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state66 : string;
  attribute ap_ST_fsm_state66 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state67 : string;
  attribute ap_ST_fsm_state67 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state68 : string;
  attribute ap_ST_fsm_state68 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state69 : string;
  attribute ap_ST_fsm_state69 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000";
  attribute ap_ST_fsm_state70 : string;
  attribute ap_ST_fsm_state70 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state71 : string;
  attribute ap_ST_fsm_state71 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state72 : string;
  attribute ap_ST_fsm_state72 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state73 : string;
  attribute ap_ST_fsm_state73 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state74 : string;
  attribute ap_ST_fsm_state74 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state75 : string;
  attribute ap_ST_fsm_state75 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state76 : string;
  attribute ap_ST_fsm_state76 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state77 : string;
  attribute ap_ST_fsm_state77 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state78 : string;
  attribute ap_ST_fsm_state78 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state79 : string;
  attribute ap_ST_fsm_state79 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000";
  attribute ap_ST_fsm_state80 : string;
  attribute ap_ST_fsm_state80 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state81 : string;
  attribute ap_ST_fsm_state81 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state82 : string;
  attribute ap_ST_fsm_state82 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state83 : string;
  attribute ap_ST_fsm_state83 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state84 : string;
  attribute ap_ST_fsm_state84 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state85 : string;
  attribute ap_ST_fsm_state85 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state86 : string;
  attribute ap_ST_fsm_state86 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state87 : string;
  attribute ap_ST_fsm_state87 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state88 : string;
  attribute ap_ST_fsm_state88 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state89 : string;
  attribute ap_ST_fsm_state89 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000";
  attribute ap_ST_fsm_state90 : string;
  attribute ap_ST_fsm_state90 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state91 : string;
  attribute ap_ST_fsm_state91 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state92 : string;
  attribute ap_ST_fsm_state92 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state93 : string;
  attribute ap_ST_fsm_state93 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state94 : string;
  attribute ap_ST_fsm_state94 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state95 : string;
  attribute ap_ST_fsm_state95 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state96 : string;
  attribute ap_ST_fsm_state96 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state97 : string;
  attribute ap_ST_fsm_state97 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state98 : string;
  attribute ap_ST_fsm_state98 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state99 : string;
  attribute ap_ST_fsm_state99 of design_1_transmitter_0_1_transmitter : entity is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute hls_module : string;
  attribute hls_module of design_1_transmitter_0_1_transmitter : entity is "yes";
end design_1_transmitter_0_1_transmitter;

architecture STRUCTURE of design_1_transmitter_0_1_transmitter is
  signal \<const0>\ : STD_LOGIC;
  signal add_ln166_fu_3336_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln33_fu_2478_p2 : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal add_ln61_fu_2589_p2 : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \ap_CS_fsm[23]_i_2_n_13\ : STD_LOGIC;
  signal \ap_CS_fsm[25]_i_2_n_13\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_2_n_13\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_13_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_13_[2]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_13_[3]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state100 : STD_LOGIC;
  signal ap_CS_fsm_state101 : STD_LOGIC;
  signal ap_CS_fsm_state102 : STD_LOGIC;
  signal ap_CS_fsm_state103 : STD_LOGIC;
  signal ap_CS_fsm_state104 : STD_LOGIC;
  signal ap_CS_fsm_state105 : STD_LOGIC;
  signal ap_CS_fsm_state106 : STD_LOGIC;
  signal ap_CS_fsm_state107 : STD_LOGIC;
  signal ap_CS_fsm_state108 : STD_LOGIC;
  signal ap_CS_fsm_state109 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state110 : STD_LOGIC;
  signal ap_CS_fsm_state111 : STD_LOGIC;
  signal ap_CS_fsm_state112 : STD_LOGIC;
  signal ap_CS_fsm_state113 : STD_LOGIC;
  signal ap_CS_fsm_state114 : STD_LOGIC;
  signal ap_CS_fsm_state115 : STD_LOGIC;
  signal ap_CS_fsm_state116 : STD_LOGIC;
  signal ap_CS_fsm_state117 : STD_LOGIC;
  signal ap_CS_fsm_state118 : STD_LOGIC;
  signal ap_CS_fsm_state119 : STD_LOGIC;
  signal ap_CS_fsm_state12 : STD_LOGIC;
  signal ap_CS_fsm_state120 : STD_LOGIC;
  signal ap_CS_fsm_state121 : STD_LOGIC;
  signal ap_CS_fsm_state122 : STD_LOGIC;
  signal ap_CS_fsm_state123 : STD_LOGIC;
  signal ap_CS_fsm_state124 : STD_LOGIC;
  signal ap_CS_fsm_state125 : STD_LOGIC;
  signal ap_CS_fsm_state126 : STD_LOGIC;
  signal ap_CS_fsm_state127 : STD_LOGIC;
  signal ap_CS_fsm_state128 : STD_LOGIC;
  signal ap_CS_fsm_state129 : STD_LOGIC;
  signal ap_CS_fsm_state13 : STD_LOGIC;
  signal ap_CS_fsm_state130 : STD_LOGIC;
  signal ap_CS_fsm_state131 : STD_LOGIC;
  signal ap_CS_fsm_state132 : STD_LOGIC;
  signal ap_CS_fsm_state133 : STD_LOGIC;
  signal ap_CS_fsm_state134 : STD_LOGIC;
  signal ap_CS_fsm_state135 : STD_LOGIC;
  signal ap_CS_fsm_state136 : STD_LOGIC;
  signal ap_CS_fsm_state137 : STD_LOGIC;
  signal ap_CS_fsm_state138 : STD_LOGIC;
  signal ap_CS_fsm_state139 : STD_LOGIC;
  signal ap_CS_fsm_state14 : STD_LOGIC;
  signal ap_CS_fsm_state140 : STD_LOGIC;
  signal ap_CS_fsm_state141 : STD_LOGIC;
  signal ap_CS_fsm_state142 : STD_LOGIC;
  signal ap_CS_fsm_state143 : STD_LOGIC;
  signal ap_CS_fsm_state144 : STD_LOGIC;
  signal ap_CS_fsm_state145 : STD_LOGIC;
  signal ap_CS_fsm_state146 : STD_LOGIC;
  signal ap_CS_fsm_state147 : STD_LOGIC;
  signal ap_CS_fsm_state148 : STD_LOGIC;
  signal ap_CS_fsm_state149 : STD_LOGIC;
  signal ap_CS_fsm_state15 : STD_LOGIC;
  signal ap_CS_fsm_state150 : STD_LOGIC;
  signal ap_CS_fsm_state151 : STD_LOGIC;
  signal ap_CS_fsm_state152 : STD_LOGIC;
  signal ap_CS_fsm_state153 : STD_LOGIC;
  signal ap_CS_fsm_state154 : STD_LOGIC;
  signal ap_CS_fsm_state155 : STD_LOGIC;
  signal ap_CS_fsm_state156 : STD_LOGIC;
  signal ap_CS_fsm_state157 : STD_LOGIC;
  signal ap_CS_fsm_state158 : STD_LOGIC;
  signal ap_CS_fsm_state159 : STD_LOGIC;
  signal ap_CS_fsm_state16 : STD_LOGIC;
  signal ap_CS_fsm_state160 : STD_LOGIC;
  signal ap_CS_fsm_state161 : STD_LOGIC;
  signal ap_CS_fsm_state162 : STD_LOGIC;
  signal ap_CS_fsm_state163 : STD_LOGIC;
  signal ap_CS_fsm_state164 : STD_LOGIC;
  signal ap_CS_fsm_state165 : STD_LOGIC;
  signal ap_CS_fsm_state166 : STD_LOGIC;
  signal ap_CS_fsm_state167 : STD_LOGIC;
  signal ap_CS_fsm_state168 : STD_LOGIC;
  signal ap_CS_fsm_state169 : STD_LOGIC;
  signal ap_CS_fsm_state17 : STD_LOGIC;
  signal ap_CS_fsm_state170 : STD_LOGIC;
  signal ap_CS_fsm_state171 : STD_LOGIC;
  signal ap_CS_fsm_state172 : STD_LOGIC;
  signal ap_CS_fsm_state173 : STD_LOGIC;
  signal ap_CS_fsm_state174 : STD_LOGIC;
  signal ap_CS_fsm_state175 : STD_LOGIC;
  signal ap_CS_fsm_state176 : STD_LOGIC;
  signal ap_CS_fsm_state177 : STD_LOGIC;
  signal ap_CS_fsm_state178 : STD_LOGIC;
  signal ap_CS_fsm_state179 : STD_LOGIC;
  signal ap_CS_fsm_state18 : STD_LOGIC;
  signal ap_CS_fsm_state180 : STD_LOGIC;
  signal ap_CS_fsm_state181 : STD_LOGIC;
  signal ap_CS_fsm_state182 : STD_LOGIC;
  signal ap_CS_fsm_state183 : STD_LOGIC;
  signal ap_CS_fsm_state184 : STD_LOGIC;
  signal ap_CS_fsm_state185 : STD_LOGIC;
  signal ap_CS_fsm_state186 : STD_LOGIC;
  signal ap_CS_fsm_state187 : STD_LOGIC;
  signal ap_CS_fsm_state188 : STD_LOGIC;
  signal ap_CS_fsm_state19 : STD_LOGIC;
  signal ap_CS_fsm_state20 : STD_LOGIC;
  signal ap_CS_fsm_state21 : STD_LOGIC;
  signal ap_CS_fsm_state22 : STD_LOGIC;
  signal ap_CS_fsm_state229_in : STD_LOGIC;
  signal ap_CS_fsm_state23 : STD_LOGIC;
  signal ap_CS_fsm_state24 : STD_LOGIC;
  signal ap_CS_fsm_state25 : STD_LOGIC;
  signal ap_CS_fsm_state26 : STD_LOGIC;
  signal ap_CS_fsm_state27 : STD_LOGIC;
  signal ap_CS_fsm_state28 : STD_LOGIC;
  signal ap_CS_fsm_state29 : STD_LOGIC;
  signal ap_CS_fsm_state30 : STD_LOGIC;
  signal ap_CS_fsm_state31 : STD_LOGIC;
  signal ap_CS_fsm_state32 : STD_LOGIC;
  signal ap_CS_fsm_state33 : STD_LOGIC;
  signal ap_CS_fsm_state34 : STD_LOGIC;
  signal ap_CS_fsm_state35 : STD_LOGIC;
  signal ap_CS_fsm_state36 : STD_LOGIC;
  signal ap_CS_fsm_state37 : STD_LOGIC;
  signal ap_CS_fsm_state38 : STD_LOGIC;
  signal ap_CS_fsm_state39 : STD_LOGIC;
  signal ap_CS_fsm_state40 : STD_LOGIC;
  signal ap_CS_fsm_state41 : STD_LOGIC;
  signal ap_CS_fsm_state42 : STD_LOGIC;
  signal ap_CS_fsm_state43 : STD_LOGIC;
  signal ap_CS_fsm_state44 : STD_LOGIC;
  signal ap_CS_fsm_state45 : STD_LOGIC;
  signal ap_CS_fsm_state46 : STD_LOGIC;
  signal ap_CS_fsm_state47 : STD_LOGIC;
  signal ap_CS_fsm_state48 : STD_LOGIC;
  signal ap_CS_fsm_state49 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state50 : STD_LOGIC;
  signal ap_CS_fsm_state51 : STD_LOGIC;
  signal ap_CS_fsm_state52 : STD_LOGIC;
  signal ap_CS_fsm_state53 : STD_LOGIC;
  signal ap_CS_fsm_state54 : STD_LOGIC;
  signal ap_CS_fsm_state55 : STD_LOGIC;
  signal ap_CS_fsm_state56 : STD_LOGIC;
  signal ap_CS_fsm_state57 : STD_LOGIC;
  signal ap_CS_fsm_state58 : STD_LOGIC;
  signal ap_CS_fsm_state59 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state60 : STD_LOGIC;
  signal ap_CS_fsm_state61 : STD_LOGIC;
  signal ap_CS_fsm_state62 : STD_LOGIC;
  signal ap_CS_fsm_state63 : STD_LOGIC;
  signal ap_CS_fsm_state64 : STD_LOGIC;
  signal ap_CS_fsm_state65 : STD_LOGIC;
  signal ap_CS_fsm_state66 : STD_LOGIC;
  signal ap_CS_fsm_state67 : STD_LOGIC;
  signal ap_CS_fsm_state68 : STD_LOGIC;
  signal ap_CS_fsm_state69 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state70 : STD_LOGIC;
  signal ap_CS_fsm_state71 : STD_LOGIC;
  signal ap_CS_fsm_state72 : STD_LOGIC;
  signal ap_CS_fsm_state73 : STD_LOGIC;
  signal ap_CS_fsm_state74 : STD_LOGIC;
  signal ap_CS_fsm_state75 : STD_LOGIC;
  signal ap_CS_fsm_state76 : STD_LOGIC;
  signal ap_CS_fsm_state77 : STD_LOGIC;
  signal ap_CS_fsm_state78 : STD_LOGIC;
  signal ap_CS_fsm_state79 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state80 : STD_LOGIC;
  signal ap_CS_fsm_state81 : STD_LOGIC;
  signal ap_CS_fsm_state82 : STD_LOGIC;
  signal ap_CS_fsm_state83 : STD_LOGIC;
  signal ap_CS_fsm_state84 : STD_LOGIC;
  signal ap_CS_fsm_state85 : STD_LOGIC;
  signal ap_CS_fsm_state86 : STD_LOGIC;
  signal ap_CS_fsm_state87 : STD_LOGIC;
  signal ap_CS_fsm_state88 : STD_LOGIC;
  signal ap_CS_fsm_state89 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_CS_fsm_state90 : STD_LOGIC;
  signal ap_CS_fsm_state91 : STD_LOGIC;
  signal ap_CS_fsm_state92 : STD_LOGIC;
  signal ap_CS_fsm_state93 : STD_LOGIC;
  signal ap_CS_fsm_state94 : STD_LOGIC;
  signal ap_CS_fsm_state95 : STD_LOGIC;
  signal ap_CS_fsm_state96 : STD_LOGIC;
  signal ap_CS_fsm_state97 : STD_LOGIC;
  signal ap_CS_fsm_state98 : STD_LOGIC;
  signal ap_CS_fsm_state99 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 187 downto 0 );
  signal ap_NS_fsm123_out : STD_LOGIC;
  signal ap_NS_fsm124_out : STD_LOGIC;
  signal ap_NS_fsm126_out : STD_LOGIC;
  signal ap_NS_fsm130_out : STD_LOGIC;
  signal ap_NS_fsm131_out : STD_LOGIC;
  signal ap_NS_fsm15_out : STD_LOGIC;
  signal ap_done : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_sig_allocacmp_j : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_sig_allocacmp_j_3 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal ap_sig_allocacmp_j_6 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal ap_start : STD_LOGIC;
  signal control_s_axi_U_n_15 : STD_LOGIC;
  signal dataPulseShapedI_V_U_n_13 : STD_LOGIC;
  signal dataPulseShapedI_V_U_n_14 : STD_LOGIC;
  signal dataPulseShapedI_V_U_n_15 : STD_LOGIC;
  signal dataPulseShapedI_V_U_n_16 : STD_LOGIC;
  signal dataPulseShapedI_V_U_n_17 : STD_LOGIC;
  signal dataPulseShapedI_V_U_n_18 : STD_LOGIC;
  signal dataPulseShapedI_V_U_n_19 : STD_LOGIC;
  signal dataPulseShapedI_V_U_n_20 : STD_LOGIC;
  signal dataPulseShapedI_V_U_n_21 : STD_LOGIC;
  signal dataPulseShapedI_V_U_n_22 : STD_LOGIC;
  signal dataPulseShapedI_V_U_n_23 : STD_LOGIC;
  signal dataPulseShapedI_V_U_n_24 : STD_LOGIC;
  signal dataPulseShapedI_V_U_n_25 : STD_LOGIC;
  signal dataPulseShapedI_V_U_n_26 : STD_LOGIC;
  signal dataPulseShapedI_V_U_n_27 : STD_LOGIC;
  signal dataPulseShapedI_V_U_n_28 : STD_LOGIC;
  signal dataPulseShapedI_V_U_n_29 : STD_LOGIC;
  signal dataPulseShapedI_V_U_n_30 : STD_LOGIC;
  signal dataPulseShapedI_V_U_n_31 : STD_LOGIC;
  signal dataPulseShapedI_V_U_n_32 : STD_LOGIC;
  signal dataPulseShapedI_V_U_n_33 : STD_LOGIC;
  signal dataPulseShapedI_V_U_n_34 : STD_LOGIC;
  signal dataPulseShapedI_V_U_n_35 : STD_LOGIC;
  signal dataPulseShapedI_V_U_n_36 : STD_LOGIC;
  signal dataPulseShapedI_V_U_n_37 : STD_LOGIC;
  signal dataPulseShapedI_V_U_n_38 : STD_LOGIC;
  signal dataPulseShapedI_V_U_n_39 : STD_LOGIC;
  signal dataPulseShapedI_V_U_n_40 : STD_LOGIC;
  signal dataPulseShapedI_V_U_n_41 : STD_LOGIC;
  signal dataPulseShapedI_V_U_n_42 : STD_LOGIC;
  signal dataPulseShapedI_V_U_n_43 : STD_LOGIC;
  signal dataPulseShapedI_V_U_n_44 : STD_LOGIC;
  signal dataPulseShapedI_V_U_n_45 : STD_LOGIC;
  signal dataPulseShapedI_V_U_n_46 : STD_LOGIC;
  signal dataPulseShapedI_V_U_n_47 : STD_LOGIC;
  signal dataPulseShapedI_V_U_n_48 : STD_LOGIC;
  signal dataPulseShapedI_V_U_n_49 : STD_LOGIC;
  signal dataPulseShapedI_V_U_n_50 : STD_LOGIC;
  signal dataPulseShapedI_V_U_n_51 : STD_LOGIC;
  signal dataPulseShapedI_V_U_n_52 : STD_LOGIC;
  signal dataPulseShapedI_V_U_n_53 : STD_LOGIC;
  signal dataPulseShapedI_V_ce0 : STD_LOGIC;
  signal dataPulseShapedI_V_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dataUpsampledI_V_U_n_13 : STD_LOGIC;
  signal dataUpsampledI_V_U_n_14 : STD_LOGIC;
  signal dataUpsampledI_V_U_n_15 : STD_LOGIC;
  signal dataUpsampledI_V_U_n_16 : STD_LOGIC;
  signal dataUpsampledI_V_U_n_17 : STD_LOGIC;
  signal dataUpsampledI_V_U_n_18 : STD_LOGIC;
  signal dataUpsampledI_V_U_n_19 : STD_LOGIC;
  signal dataUpsampledI_V_U_n_20 : STD_LOGIC;
  signal dataUpsampledI_V_U_n_21 : STD_LOGIC;
  signal dataUpsampledI_V_U_n_22 : STD_LOGIC;
  signal dataUpsampledI_V_U_n_23 : STD_LOGIC;
  signal dataUpsampledI_V_U_n_24 : STD_LOGIC;
  signal dataUpsampledI_V_U_n_25 : STD_LOGIC;
  signal dataUpsampledI_V_U_n_26 : STD_LOGIC;
  signal dataUpsampledI_V_U_n_27 : STD_LOGIC;
  signal dataUpsampledI_V_U_n_28 : STD_LOGIC;
  signal dataUpsampledI_V_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_dataPSI_acc_V_53_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_dataUpsampledI_V_address0 : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_n_15 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_n_28 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_n_29 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataUpsampledI_V_address0 : STD_LOGIC_VECTOR ( 12 downto 3 );
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_25 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_26 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_27 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_28 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_29 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_30 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_31 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_32 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_33 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_34 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_35 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_36 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_37 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_38 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_39 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_40 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_41 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_42 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_43 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_44 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_45 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_dataPSI_acc_V_55_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_dataUpsampledI_V_address0 : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_n_15 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_n_28 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_n_29 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_dataPSI_acc_V_56_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_dataUpsampledI_V_address0 : STD_LOGIC_VECTOR ( 12 downto 2 );
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_n_16 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_n_28 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_n_29 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataUpsampledI_V_address0 : STD_LOGIC_VECTOR ( 12 downto 2 );
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_26 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_27 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_28 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_29 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_30 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_31 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_32 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_33 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_34 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_35 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_36 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_37 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_38 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_39 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_40 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_41 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_42 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_43 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_44 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_45 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_dataPSI_acc_V_58_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_dataUpsampledI_V_address0 : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_n_26 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_n_27 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_n_28 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_n_29 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_dataPSI_acc_V_44_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_dataUpsampledI_V_address0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_dataUpsampledI_V_address0__0\ : STD_LOGIC_VECTOR ( 12 downto 2 );
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_n_29 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_15 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_16 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_17 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_18 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_19 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_20 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_21 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_22 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_23 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_24 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_25 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_26 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_27 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_28 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_29 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_30 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_31 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_32 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_33 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_34 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_35 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_36 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_37 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_38 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_39 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_40 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_41 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_42 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_43 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_44 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_45 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_dataPSI_acc_V_46_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_dataUpsampledI_V_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_dataUpsampledI_V_address0__0\ : STD_LOGIC_VECTOR ( 12 downto 3 );
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_n_26 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_n_27 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_dataPSI_acc_V_47_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_dataUpsampledI_V_address0 : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_n_15 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_n_28 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_n_29 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_15 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_16 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_17 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_18 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_19 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_20 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_21 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_22 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_23 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_24 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_25 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_26 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_27 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_28 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_29 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_30 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_31 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_32 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_33 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_34 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_35 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_36 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_37 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_38 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_39 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_40 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_41 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_42 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_43 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_44 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_45 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_dataPSI_acc_V_49_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_dataUpsampledI_V_address0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_15 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_16 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_17 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_18 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_19 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_20 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_21 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_22 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_23 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_24 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_25 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_26 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_28 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_29 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataPSI_acc_V_50_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0 : STD_LOGIC_VECTOR ( 12 downto 4 );
  signal \grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_n_22 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_n_27 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_n_28 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_n_29 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataUpsampledI_V_address0 : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_27 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_28 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_29 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_30 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_31 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_32 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_33 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_34 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_35 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_36 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_37 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_38 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_39 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_40 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_41 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_42 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_43 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_44 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_45 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataPSI_acc_V_52_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataUpsampledI_V_address0 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataUpsampledI_V_ce0 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_n_29 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg0 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_dataPSI_acc_V_43_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_dataUpsampledI_V_address0 : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_n_25 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_n_26 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_n_27 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_done : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_15 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_16 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_17 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_18 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_19 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_20 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_21 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_22 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_23 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_24 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_25 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_26 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_27 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_29 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_30 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_31 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_32 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_33 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_34 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_35 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_36 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_37 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_38 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_39 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_40 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_41 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_42 : STD_LOGIC;
  signal grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_real_output_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal i_11_reg_5443 : STD_LOGIC_VECTOR ( 12 downto 4 );
  signal i_12_reg_5564 : STD_LOGIC_VECTOR ( 12 downto 7 );
  signal \i_1_fu_656[0]_i_1_n_13\ : STD_LOGIC;
  signal i_1_fu_656_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \i_2_fu_660[4]_i_1_n_13\ : STD_LOGIC;
  signal \i_2_fu_660[5]_i_1_n_13\ : STD_LOGIC;
  signal \i_2_fu_660[6]_i_1_n_13\ : STD_LOGIC;
  signal i_2_fu_660_reg : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal \i_3_fu_664[4]_i_1_n_13\ : STD_LOGIC;
  signal \i_3_fu_664[5]_i_1_n_13\ : STD_LOGIC;
  signal \i_3_fu_664[6]_i_1_n_13\ : STD_LOGIC;
  signal i_3_fu_664_reg : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal \i_4_fu_672[5]_i_2_n_13\ : STD_LOGIC;
  signal i_4_fu_672_reg : STD_LOGIC_VECTOR ( 12 downto 5 );
  signal \i_4_fu_672_reg[5]_i_1_n_13\ : STD_LOGIC;
  signal \i_4_fu_672_reg[5]_i_1_n_14\ : STD_LOGIC;
  signal \i_4_fu_672_reg[5]_i_1_n_15\ : STD_LOGIC;
  signal \i_4_fu_672_reg[5]_i_1_n_16\ : STD_LOGIC;
  signal \i_4_fu_672_reg[5]_i_1_n_17\ : STD_LOGIC;
  signal \i_4_fu_672_reg[5]_i_1_n_18\ : STD_LOGIC;
  signal \i_4_fu_672_reg[5]_i_1_n_19\ : STD_LOGIC;
  signal \i_4_fu_672_reg[5]_i_1_n_20\ : STD_LOGIC;
  signal \i_4_fu_672_reg[9]_i_1_n_14\ : STD_LOGIC;
  signal \i_4_fu_672_reg[9]_i_1_n_15\ : STD_LOGIC;
  signal \i_4_fu_672_reg[9]_i_1_n_16\ : STD_LOGIC;
  signal \i_4_fu_672_reg[9]_i_1_n_17\ : STD_LOGIC;
  signal \i_4_fu_672_reg[9]_i_1_n_18\ : STD_LOGIC;
  signal \i_4_fu_672_reg[9]_i_1_n_19\ : STD_LOGIC;
  signal \i_4_fu_672_reg[9]_i_1_n_20\ : STD_LOGIC;
  signal \i_5_fu_676[4]_i_4_n_13\ : STD_LOGIC;
  signal i_5_fu_676_reg : STD_LOGIC_VECTOR ( 12 downto 4 );
  signal \i_5_fu_676_reg[12]_i_1_n_20\ : STD_LOGIC;
  signal \i_5_fu_676_reg[4]_i_3_n_13\ : STD_LOGIC;
  signal \i_5_fu_676_reg[4]_i_3_n_14\ : STD_LOGIC;
  signal \i_5_fu_676_reg[4]_i_3_n_15\ : STD_LOGIC;
  signal \i_5_fu_676_reg[4]_i_3_n_16\ : STD_LOGIC;
  signal \i_5_fu_676_reg[4]_i_3_n_17\ : STD_LOGIC;
  signal \i_5_fu_676_reg[4]_i_3_n_18\ : STD_LOGIC;
  signal \i_5_fu_676_reg[4]_i_3_n_19\ : STD_LOGIC;
  signal \i_5_fu_676_reg[4]_i_3_n_20\ : STD_LOGIC;
  signal \i_5_fu_676_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \i_5_fu_676_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \i_5_fu_676_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \i_5_fu_676_reg[8]_i_1_n_16\ : STD_LOGIC;
  signal \i_5_fu_676_reg[8]_i_1_n_17\ : STD_LOGIC;
  signal \i_5_fu_676_reg[8]_i_1_n_18\ : STD_LOGIC;
  signal \i_5_fu_676_reg[8]_i_1_n_19\ : STD_LOGIC;
  signal \i_5_fu_676_reg[8]_i_1_n_20\ : STD_LOGIC;
  signal \i_7_fu_680[7]_i_4_n_13\ : STD_LOGIC;
  signal i_7_fu_680_reg : STD_LOGIC_VECTOR ( 12 downto 7 );
  signal \i_7_fu_680_reg[11]_i_1_n_16\ : STD_LOGIC;
  signal \i_7_fu_680_reg[11]_i_1_n_19\ : STD_LOGIC;
  signal \i_7_fu_680_reg[11]_i_1_n_20\ : STD_LOGIC;
  signal \i_7_fu_680_reg[7]_i_3_n_13\ : STD_LOGIC;
  signal \i_7_fu_680_reg[7]_i_3_n_14\ : STD_LOGIC;
  signal \i_7_fu_680_reg[7]_i_3_n_15\ : STD_LOGIC;
  signal \i_7_fu_680_reg[7]_i_3_n_16\ : STD_LOGIC;
  signal \i_7_fu_680_reg[7]_i_3_n_17\ : STD_LOGIC;
  signal \i_7_fu_680_reg[7]_i_3_n_18\ : STD_LOGIC;
  signal \i_7_fu_680_reg[7]_i_3_n_19\ : STD_LOGIC;
  signal \i_7_fu_680_reg[7]_i_3_n_20\ : STD_LOGIC;
  signal \i_fu_560[0]_i_1_n_13\ : STD_LOGIC;
  signal i_fu_560_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal icmp_ln33_fu_2472_p2 : STD_LOGIC;
  signal input_i_TDEST_int_regslice : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal input_i_TID_int_regslice : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal input_i_TKEEP_int_regslice : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal input_i_TREADY_int_regslice : STD_LOGIC;
  signal input_i_TSTRB_int_regslice : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal input_i_TUSER_int_regslice : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \j_fu_668[7]_i_3_n_13\ : STD_LOGIC;
  signal j_fu_668_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln182_10_reg_5534 : STD_LOGIC_VECTOR ( 12 downto 4 );
  signal or_ln182_11_reg_5540 : STD_LOGIC_VECTOR ( 12 downto 4 );
  signal or_ln182_12_reg_5546 : STD_LOGIC_VECTOR ( 12 downto 4 );
  signal or_ln182_13_reg_5552 : STD_LOGIC_VECTOR ( 12 downto 4 );
  signal or_ln182_1_reg_5480 : STD_LOGIC_VECTOR ( 12 downto 4 );
  signal or_ln182_3_reg_5492 : STD_LOGIC_VECTOR ( 12 downto 4 );
  signal or_ln182_4_reg_5498 : STD_LOGIC_VECTOR ( 12 downto 4 );
  signal or_ln182_5_reg_5504 : STD_LOGIC_VECTOR ( 12 downto 4 );
  signal or_ln182_7_reg_5516 : STD_LOGIC_VECTOR ( 12 downto 4 );
  signal or_ln182_8_reg_5522 : STD_LOGIC_VECTOR ( 12 downto 4 );
  signal or_ln182_9_reg_5528 : STD_LOGIC_VECTOR ( 12 downto 4 );
  signal output_i_TREADY_int_regslice : STD_LOGIC;
  signal output_i_TVALID_int_regslice : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 to 1 );
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \ram_reg_0_i_134__1_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_135__1_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_136__0_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_137__0_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_138__0_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_139__0_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_140__0_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_141__0_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_153__0_n_13\ : STD_LOGIC;
  signal \ram_reg_0_i_157__0_n_13\ : STD_LOGIC;
  signal ram_reg_0_i_185_n_13 : STD_LOGIC;
  signal ram_reg_0_i_186_n_13 : STD_LOGIC;
  signal ram_reg_0_i_187_n_13 : STD_LOGIC;
  signal ram_reg_0_i_188_n_13 : STD_LOGIC;
  signal ram_reg_0_i_189_n_13 : STD_LOGIC;
  signal ram_reg_0_i_190_n_13 : STD_LOGIC;
  signal ram_reg_0_i_191_n_13 : STD_LOGIC;
  signal ram_reg_0_i_192_n_13 : STD_LOGIC;
  signal ram_reg_0_i_193_n_13 : STD_LOGIC;
  signal ram_reg_0_i_194_n_13 : STD_LOGIC;
  signal ram_reg_0_i_195_n_13 : STD_LOGIC;
  signal ram_reg_0_i_196_n_13 : STD_LOGIC;
  signal ram_reg_0_i_197_n_13 : STD_LOGIC;
  signal ram_reg_0_i_198_n_13 : STD_LOGIC;
  signal ram_reg_0_i_199_n_13 : STD_LOGIC;
  signal ram_reg_0_i_200_n_13 : STD_LOGIC;
  signal ram_reg_0_i_201_n_13 : STD_LOGIC;
  signal ram_reg_0_i_202_n_13 : STD_LOGIC;
  signal ram_reg_0_i_203_n_13 : STD_LOGIC;
  signal ram_reg_0_i_204_n_13 : STD_LOGIC;
  signal ram_reg_0_i_205_n_13 : STD_LOGIC;
  signal ram_reg_0_i_206_n_13 : STD_LOGIC;
  signal ram_reg_0_i_207_n_13 : STD_LOGIC;
  signal ram_reg_0_i_208_n_13 : STD_LOGIC;
  signal ram_reg_0_i_209_n_13 : STD_LOGIC;
  signal ram_reg_0_i_210_n_13 : STD_LOGIC;
  signal ram_reg_0_i_211_n_13 : STD_LOGIC;
  signal ram_reg_0_i_212_n_13 : STD_LOGIC;
  signal ram_reg_0_i_214_n_13 : STD_LOGIC;
  signal ram_reg_0_i_215_n_13 : STD_LOGIC;
  signal ram_reg_0_i_218_n_13 : STD_LOGIC;
  signal ram_reg_0_i_219_n_13 : STD_LOGIC;
  signal ram_reg_0_i_222_n_13 : STD_LOGIC;
  signal ram_reg_0_i_226_n_13 : STD_LOGIC;
  signal ram_reg_0_i_230_n_13 : STD_LOGIC;
  signal real_output_U_n_13 : STD_LOGIC;
  signal real_output_U_n_14 : STD_LOGIC;
  signal real_output_U_n_15 : STD_LOGIC;
  signal real_output_U_n_16 : STD_LOGIC;
  signal real_output_U_n_17 : STD_LOGIC;
  signal real_output_U_n_18 : STD_LOGIC;
  signal real_output_U_n_19 : STD_LOGIC;
  signal real_output_U_n_20 : STD_LOGIC;
  signal real_output_U_n_21 : STD_LOGIC;
  signal real_output_U_n_22 : STD_LOGIC;
  signal real_output_U_n_23 : STD_LOGIC;
  signal real_output_U_n_24 : STD_LOGIC;
  signal real_output_U_n_25 : STD_LOGIC;
  signal real_output_U_n_26 : STD_LOGIC;
  signal real_output_U_n_27 : STD_LOGIC;
  signal real_output_U_n_28 : STD_LOGIC;
  signal real_output_U_n_29 : STD_LOGIC;
  signal real_output_U_n_30 : STD_LOGIC;
  signal real_output_U_n_31 : STD_LOGIC;
  signal real_output_U_n_32 : STD_LOGIC;
  signal real_output_U_n_33 : STD_LOGIC;
  signal real_output_U_n_34 : STD_LOGIC;
  signal real_output_U_n_35 : STD_LOGIC;
  signal real_output_U_n_36 : STD_LOGIC;
  signal real_output_U_n_37 : STD_LOGIC;
  signal real_output_U_n_38 : STD_LOGIC;
  signal real_output_U_n_39 : STD_LOGIC;
  signal real_output_U_n_40 : STD_LOGIC;
  signal real_output_U_n_41 : STD_LOGIC;
  signal real_output_U_n_42 : STD_LOGIC;
  signal real_output_U_n_43 : STD_LOGIC;
  signal real_output_U_n_44 : STD_LOGIC;
  signal real_output_U_n_45 : STD_LOGIC;
  signal real_output_U_n_46 : STD_LOGIC;
  signal real_output_U_n_47 : STD_LOGIC;
  signal real_output_U_n_48 : STD_LOGIC;
  signal real_output_U_n_49 : STD_LOGIC;
  signal real_output_U_n_50 : STD_LOGIC;
  signal real_output_U_n_51 : STD_LOGIC;
  signal real_output_U_n_52 : STD_LOGIC;
  signal real_output_U_n_53 : STD_LOGIC;
  signal real_output_U_n_54 : STD_LOGIC;
  signal real_output_U_n_55 : STD_LOGIC;
  signal real_output_U_n_56 : STD_LOGIC;
  signal real_output_ce0 : STD_LOGIC;
  signal real_output_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal real_output_we0 : STD_LOGIC;
  signal real_sample_pkt_last_V_fu_4930_p2 : STD_LOGIC;
  signal real_sample_pkt_last_V_reg_6353 : STD_LOGIC;
  signal \real_sample_pkt_last_V_reg_6353[0]_i_1_n_13\ : STD_LOGIC;
  signal regslice_both_input_q_V_data_V_U_n_14 : STD_LOGIC;
  signal regslice_both_output_i_V_dest_V_U_n_13 : STD_LOGIC;
  signal regslice_both_output_i_V_dest_V_U_n_14 : STD_LOGIC;
  signal \^s_axi_control_rdata\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal symbolsI_V_U_n_29 : STD_LOGIC;
  signal symbolsI_V_U_n_30 : STD_LOGIC;
  signal symbolsI_V_U_n_31 : STD_LOGIC;
  signal symbolsI_V_d0 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal symbolsI_V_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_2_fu_2793_p3 : STD_LOGIC;
  signal tmp_dest_V_fu_540 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal tmp_id_V_fu_544 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal tmp_keep_V_fu_556 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_strb_V_fu_552 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_user_V_fu_548 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal vld_in7 : STD_LOGIC;
  signal \zext_ln136_reg_5111[4]_i_1_n_13\ : STD_LOGIC;
  signal \zext_ln136_reg_5111[5]_i_1_n_13\ : STD_LOGIC;
  signal \zext_ln136_reg_5111[6]_i_1_n_13\ : STD_LOGIC;
  signal \zext_ln136_reg_5111_reg_n_13_[4]\ : STD_LOGIC;
  signal \zext_ln136_reg_5111_reg_n_13_[5]\ : STD_LOGIC;
  signal \zext_ln136_reg_5111_reg_n_13_[6]\ : STD_LOGIC;
  signal zext_ln138_10_reg_5249 : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal \zext_ln138_10_reg_5249[4]_i_1_n_13\ : STD_LOGIC;
  signal \zext_ln138_10_reg_5249[5]_i_1_n_13\ : STD_LOGIC;
  signal zext_ln138_12_reg_5269 : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal \zext_ln138_12_reg_5269[4]_i_1_n_13\ : STD_LOGIC;
  signal \zext_ln138_12_reg_5269[5]_i_1_n_13\ : STD_LOGIC;
  signal \zext_ln138_14_reg_5289[4]_i_1_n_13\ : STD_LOGIC;
  signal \zext_ln138_14_reg_5289[5]_i_1_n_13\ : STD_LOGIC;
  signal zext_ln138_14_reg_5289_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \zext_ln138_2_reg_5169[4]_i_1_n_13\ : STD_LOGIC;
  signal \zext_ln138_2_reg_5169[5]_i_1_n_13\ : STD_LOGIC;
  signal zext_ln138_2_reg_5169_reg : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal zext_ln138_4_reg_5189 : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal \zext_ln138_4_reg_5189[4]_i_1_n_13\ : STD_LOGIC;
  signal \zext_ln138_4_reg_5189[5]_i_1_n_13\ : STD_LOGIC;
  signal \zext_ln138_6_reg_5209[4]_i_1_n_13\ : STD_LOGIC;
  signal \zext_ln138_6_reg_5209[5]_i_1_n_13\ : STD_LOGIC;
  signal zext_ln138_6_reg_5209_reg : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal zext_ln138_8_reg_5229 : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal \zext_ln138_8_reg_5229[4]_i_1_n_13\ : STD_LOGIC;
  signal \zext_ln138_8_reg_5229[5]_i_1_n_13\ : STD_LOGIC;
  signal \zext_ln138_reg_5142[4]_i_1_n_13\ : STD_LOGIC;
  signal \zext_ln138_reg_5142[5]_i_1_n_13\ : STD_LOGIC;
  signal zext_ln138_reg_5142_reg : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal zext_ln141_1_reg_5323 : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal \zext_ln141_1_reg_5323[4]_i_1_n_13\ : STD_LOGIC;
  signal \zext_ln141_1_reg_5323[5]_i_1_n_13\ : STD_LOGIC;
  signal \zext_ln141_1_reg_5323[6]_i_1_n_13\ : STD_LOGIC;
  signal zext_ln193_14_fu_3607_p1 : STD_LOGIC_VECTOR ( 12 downto 4 );
  signal zext_ln193_2_fu_3439_p1 : STD_LOGIC_VECTOR ( 12 downto 4 );
  signal zext_ln193_6_fu_3495_p1 : STD_LOGIC_VECTOR ( 12 downto 4 );
  signal zext_ln193_fu_3411_p1 : STD_LOGIC_VECTOR ( 12 downto 4 );
  signal \NLW_i_4_fu_672_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_i_5_fu_676_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_5_fu_676_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i_7_fu_680_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i_7_fu_680_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[13]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \ap_CS_fsm[16]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \ap_CS_fsm[22]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \ap_CS_fsm[23]_i_2\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1\ : label is "soft_lutpair269";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[100]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[101]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[102]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[103]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[104]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[105]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[106]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[107]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[108]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[109]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[110]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[111]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[112]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[113]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[114]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[115]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[116]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[117]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[118]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[119]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[120]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[121]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[122]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[123]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[124]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[125]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[126]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[127]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[128]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[129]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[130]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[131]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[132]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[133]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[134]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[135]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[136]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[137]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[138]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[139]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[140]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[141]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[142]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[143]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[144]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[145]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[146]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[147]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[148]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[149]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[150]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[151]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[152]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[153]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[154]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[155]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[156]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[157]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[158]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[159]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[160]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[161]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[162]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[163]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[164]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[165]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[166]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[167]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[168]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[169]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[170]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[171]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[172]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[173]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[174]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[175]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[176]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[177]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[178]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[179]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[180]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[181]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[182]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[183]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[184]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[185]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[186]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[187]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[22]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[23]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[24]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[25]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[26]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[27]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[28]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[29]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[30]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[31]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[32]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[33]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[34]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[35]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[36]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[37]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[38]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[39]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[40]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[41]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[42]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[43]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[44]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[45]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[46]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[47]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[48]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[49]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[50]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[51]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[52]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[53]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[54]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[55]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[56]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[57]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[58]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[59]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[60]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[61]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[62]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[63]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[64]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[65]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[66]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[67]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[68]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[69]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[70]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[71]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[72]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[73]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[74]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[75]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[76]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[77]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[78]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[79]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[80]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[81]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[82]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[83]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[84]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[85]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[86]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[87]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[88]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[89]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[90]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[91]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[92]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[93]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[94]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[95]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[96]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[97]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[98]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[99]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \i_1_fu_656[1]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \i_1_fu_656[2]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \i_1_fu_656[3]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \i_1_fu_656[4]_i_1\ : label is "soft_lutpair262";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_4_fu_672_reg[5]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_4_fu_672_reg[9]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_5_fu_676_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_5_fu_676_reg[4]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_5_fu_676_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_7_fu_680_reg[11]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_7_fu_680_reg[7]_i_3\ : label is 11;
  attribute SOFT_HLUTNM of \i_fu_560[1]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \i_fu_560[2]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \i_fu_560[3]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \i_fu_560[4]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \j_fu_668[0]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \j_fu_668[1]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \j_fu_668[2]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \j_fu_668[3]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \j_fu_668[4]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \j_fu_668[6]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \j_fu_668[7]_i_2\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \zext_ln136_reg_5111[4]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \zext_ln136_reg_5111[5]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \zext_ln138_10_reg_5249[4]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \zext_ln138_10_reg_5249[5]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \zext_ln138_12_reg_5269[4]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \zext_ln138_12_reg_5269[5]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \zext_ln138_14_reg_5289[4]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \zext_ln138_14_reg_5289[5]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \zext_ln138_2_reg_5169[4]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \zext_ln138_2_reg_5169[5]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \zext_ln138_4_reg_5189[4]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \zext_ln138_4_reg_5189[5]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \zext_ln138_6_reg_5209[4]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \zext_ln138_6_reg_5209[5]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \zext_ln138_8_reg_5229[4]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \zext_ln138_8_reg_5229[5]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \zext_ln138_reg_5142[4]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \zext_ln138_reg_5142[5]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \zext_ln141_1_reg_5323[5]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \zext_ln141_1_reg_5323[6]_i_1\ : label is "soft_lutpair268";
begin
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RDATA(31) <= \<const0>\;
  s_axi_control_RDATA(30) <= \<const0>\;
  s_axi_control_RDATA(29) <= \<const0>\;
  s_axi_control_RDATA(28) <= \<const0>\;
  s_axi_control_RDATA(27) <= \<const0>\;
  s_axi_control_RDATA(26) <= \<const0>\;
  s_axi_control_RDATA(25) <= \<const0>\;
  s_axi_control_RDATA(24) <= \<const0>\;
  s_axi_control_RDATA(23) <= \<const0>\;
  s_axi_control_RDATA(22) <= \<const0>\;
  s_axi_control_RDATA(21) <= \<const0>\;
  s_axi_control_RDATA(20) <= \<const0>\;
  s_axi_control_RDATA(19) <= \<const0>\;
  s_axi_control_RDATA(18) <= \<const0>\;
  s_axi_control_RDATA(17) <= \<const0>\;
  s_axi_control_RDATA(16) <= \<const0>\;
  s_axi_control_RDATA(15) <= \<const0>\;
  s_axi_control_RDATA(14) <= \<const0>\;
  s_axi_control_RDATA(13) <= \<const0>\;
  s_axi_control_RDATA(12) <= \<const0>\;
  s_axi_control_RDATA(11) <= \<const0>\;
  s_axi_control_RDATA(10) <= \<const0>\;
  s_axi_control_RDATA(9) <= \^s_axi_control_rdata\(9);
  s_axi_control_RDATA(8) <= \<const0>\;
  s_axi_control_RDATA(7) <= \^s_axi_control_rdata\(7);
  s_axi_control_RDATA(6) <= \<const0>\;
  s_axi_control_RDATA(5) <= \<const0>\;
  s_axi_control_RDATA(4) <= \<const0>\;
  s_axi_control_RDATA(3 downto 0) <= \^s_axi_control_rdata\(3 downto 0);
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\ap_CS_fsm[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => ap_CS_fsm_state22,
      I1 => ap_CS_fsm_state5,
      I2 => tmp_2_fu_2793_p3,
      O => ap_NS_fsm(13)
    );
\ap_CS_fsm[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_CS_fsm_state16,
      I1 => i_3_fu_664_reg(5),
      I2 => i_3_fu_664_reg(6),
      O => ap_NS_fsm(16)
    );
\ap_CS_fsm[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => ap_CS_fsm_state24,
      I1 => i_3_fu_664_reg(6),
      I2 => i_3_fu_664_reg(5),
      I3 => ap_CS_fsm_state16,
      O => ap_NS_fsm(22)
    );
\ap_CS_fsm[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA8AA"
    )
        port map (
      I0 => ap_CS_fsm_state23,
      I1 => \ap_CS_fsm[23]_i_2_n_13\,
      I2 => j_fu_668_reg(4),
      I3 => j_fu_668_reg(5),
      I4 => j_fu_668_reg(6),
      I5 => j_fu_668_reg(3),
      O => ap_NS_fsm(23)
    );
\ap_CS_fsm[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => j_fu_668_reg(0),
      I1 => j_fu_668_reg(1),
      I2 => j_fu_668_reg(2),
      I3 => j_fu_668_reg(7),
      O => \ap_CS_fsm[23]_i_2_n_13\
    );
\ap_CS_fsm[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state57,
      I1 => ap_NS_fsm124_out,
      O => ap_NS_fsm(24)
    );
\ap_CS_fsm[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA888888888"
    )
        port map (
      I0 => i_5_fu_676_reg(12),
      I1 => i_5_fu_676_reg(11),
      I2 => i_5_fu_676_reg(7),
      I3 => i_5_fu_676_reg(8),
      I4 => i_5_fu_676_reg(9),
      I5 => i_5_fu_676_reg(10),
      O => \ap_CS_fsm[25]_i_2_n_13\
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => ap_CS_fsm_state229_in,
      I1 => icmp_ln33_fu_2472_p2,
      I2 => \ap_CS_fsm_reg_n_13_[3]\,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_13_[2]\,
      I1 => \ap_CS_fsm[4]_i_2_n_13\,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_13_[2]\,
      I1 => \ap_CS_fsm[4]_i_2_n_13\,
      I2 => ap_CS_fsm_state13,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => i_1_fu_656_reg(3),
      I1 => i_1_fu_656_reg(2),
      I2 => i_1_fu_656_reg(0),
      I3 => i_1_fu_656_reg(4),
      I4 => i_1_fu_656_reg(1),
      I5 => i_1_fu_656_reg(5),
      O => \ap_CS_fsm[4]_i_2_n_13\
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => tmp_2_fu_2793_p3,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_13_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state100,
      Q => ap_CS_fsm_state101,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state101,
      Q => ap_CS_fsm_state102,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state102,
      Q => ap_CS_fsm_state103,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state103,
      Q => ap_CS_fsm_state104,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state104,
      Q => ap_CS_fsm_state105,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state105,
      Q => ap_CS_fsm_state106,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state106,
      Q => ap_CS_fsm_state107,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state107,
      Q => ap_CS_fsm_state108,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state108,
      Q => ap_CS_fsm_state109,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state109,
      Q => ap_CS_fsm_state110,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state10,
      Q => ap_CS_fsm_state11,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state110,
      Q => ap_CS_fsm_state111,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state111,
      Q => ap_CS_fsm_state112,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state112,
      Q => ap_CS_fsm_state113,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state113,
      Q => ap_CS_fsm_state114,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state114,
      Q => ap_CS_fsm_state115,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state115,
      Q => ap_CS_fsm_state116,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state116,
      Q => ap_CS_fsm_state117,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state117,
      Q => ap_CS_fsm_state118,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state118,
      Q => ap_CS_fsm_state119,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state119,
      Q => ap_CS_fsm_state120,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state11,
      Q => ap_CS_fsm_state12,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state120,
      Q => ap_CS_fsm_state121,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state121,
      Q => ap_CS_fsm_state122,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state122,
      Q => ap_CS_fsm_state123,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state123,
      Q => ap_CS_fsm_state124,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state124,
      Q => ap_CS_fsm_state125,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state125,
      Q => ap_CS_fsm_state126,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state126,
      Q => ap_CS_fsm_state127,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state127,
      Q => ap_CS_fsm_state128,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state128,
      Q => ap_CS_fsm_state129,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state129,
      Q => ap_CS_fsm_state130,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state12,
      Q => ap_CS_fsm_state13,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state130,
      Q => ap_CS_fsm_state131,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state131,
      Q => ap_CS_fsm_state132,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state132,
      Q => ap_CS_fsm_state133,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state133,
      Q => ap_CS_fsm_state134,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[134]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state134,
      Q => ap_CS_fsm_state135,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state135,
      Q => ap_CS_fsm_state136,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[136]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state136,
      Q => ap_CS_fsm_state137,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[137]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state137,
      Q => ap_CS_fsm_state138,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[138]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state138,
      Q => ap_CS_fsm_state139,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[139]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state139,
      Q => ap_CS_fsm_state140,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(13),
      Q => ap_CS_fsm_state14,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[140]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state140,
      Q => ap_CS_fsm_state141,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[141]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state141,
      Q => ap_CS_fsm_state142,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[142]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state142,
      Q => ap_CS_fsm_state143,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[143]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state143,
      Q => ap_CS_fsm_state144,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[144]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state144,
      Q => ap_CS_fsm_state145,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[145]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state145,
      Q => ap_CS_fsm_state146,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[146]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state146,
      Q => ap_CS_fsm_state147,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[147]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state147,
      Q => ap_CS_fsm_state148,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[148]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state148,
      Q => ap_CS_fsm_state149,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[149]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state149,
      Q => ap_CS_fsm_state150,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state14,
      Q => ap_CS_fsm_state15,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[150]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state150,
      Q => ap_CS_fsm_state151,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[151]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state151,
      Q => ap_CS_fsm_state152,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[152]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state152,
      Q => ap_CS_fsm_state153,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[153]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state153,
      Q => ap_CS_fsm_state154,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[154]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state154,
      Q => ap_CS_fsm_state155,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[155]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state155,
      Q => ap_CS_fsm_state156,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[156]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state156,
      Q => ap_CS_fsm_state157,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[157]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state157,
      Q => ap_CS_fsm_state158,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[158]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state158,
      Q => ap_CS_fsm_state159,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[159]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state159,
      Q => ap_CS_fsm_state160,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state15,
      Q => ap_CS_fsm_state16,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[160]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state160,
      Q => ap_CS_fsm_state161,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[161]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state161,
      Q => ap_CS_fsm_state162,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[162]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state162,
      Q => ap_CS_fsm_state163,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[163]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state163,
      Q => ap_CS_fsm_state164,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[164]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state164,
      Q => ap_CS_fsm_state165,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[165]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state165,
      Q => ap_CS_fsm_state166,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[166]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state166,
      Q => ap_CS_fsm_state167,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[167]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state167,
      Q => ap_CS_fsm_state168,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[168]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state168,
      Q => ap_CS_fsm_state169,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[169]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state169,
      Q => ap_CS_fsm_state170,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(16),
      Q => ap_CS_fsm_state17,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[170]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state170,
      Q => ap_CS_fsm_state171,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[171]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state171,
      Q => ap_CS_fsm_state172,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[172]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state172,
      Q => ap_CS_fsm_state173,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[173]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state173,
      Q => ap_CS_fsm_state174,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[174]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state174,
      Q => ap_CS_fsm_state175,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[175]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state175,
      Q => ap_CS_fsm_state176,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[176]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state176,
      Q => ap_CS_fsm_state177,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[177]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state177,
      Q => ap_CS_fsm_state178,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[178]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state178,
      Q => ap_CS_fsm_state179,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[179]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state179,
      Q => ap_CS_fsm_state180,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state17,
      Q => ap_CS_fsm_state18,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[180]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state180,
      Q => ap_CS_fsm_state181,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[181]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state181,
      Q => ap_CS_fsm_state182,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[182]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state182,
      Q => ap_CS_fsm_state183,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[183]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state183,
      Q => ap_CS_fsm_state184,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[184]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state184,
      Q => ap_CS_fsm_state185,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[185]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state185,
      Q => ap_CS_fsm_state186,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[186]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(186),
      Q => ap_CS_fsm_state187,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[187]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(187),
      Q => ap_CS_fsm_state188,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state18,
      Q => ap_CS_fsm_state19,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state19,
      Q => ap_CS_fsm_state20,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state229_in,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state20,
      Q => ap_CS_fsm_state21,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state21,
      Q => ap_CS_fsm_state22,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(22),
      Q => ap_CS_fsm_state23,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(23),
      Q => ap_CS_fsm_state24,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(24),
      Q => ap_CS_fsm_state25,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(25),
      Q => ap_CS_fsm_state26,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(26),
      Q => ap_CS_fsm_state27,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(27),
      Q => ap_CS_fsm_state28,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(28),
      Q => ap_CS_fsm_state29,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(29),
      Q => ap_CS_fsm_state30,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \ap_CS_fsm_reg_n_13_[2]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(30),
      Q => ap_CS_fsm_state31,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(31),
      Q => ap_CS_fsm_state32,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(32),
      Q => ap_CS_fsm_state33,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(33),
      Q => ap_CS_fsm_state34,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(34),
      Q => ap_CS_fsm_state35,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(35),
      Q => ap_CS_fsm_state36,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(36),
      Q => ap_CS_fsm_state37,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(37),
      Q => ap_CS_fsm_state38,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(38),
      Q => ap_CS_fsm_state39,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(39),
      Q => ap_CS_fsm_state40,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \ap_CS_fsm_reg_n_13_[3]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(40),
      Q => ap_CS_fsm_state41,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(41),
      Q => ap_CS_fsm_state42,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(42),
      Q => ap_CS_fsm_state43,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(43),
      Q => ap_CS_fsm_state44,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(44),
      Q => ap_CS_fsm_state45,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(45),
      Q => ap_CS_fsm_state46,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(46),
      Q => ap_CS_fsm_state47,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(47),
      Q => ap_CS_fsm_state48,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(48),
      Q => ap_CS_fsm_state49,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(49),
      Q => ap_CS_fsm_state50,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(50),
      Q => ap_CS_fsm_state51,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(51),
      Q => ap_CS_fsm_state52,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(52),
      Q => ap_CS_fsm_state53,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(53),
      Q => ap_CS_fsm_state54,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(54),
      Q => ap_CS_fsm_state55,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(55),
      Q => ap_CS_fsm_state56,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(56),
      Q => ap_CS_fsm_state57,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(57),
      Q => ap_CS_fsm_state58,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(58),
      Q => ap_CS_fsm_state59,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(59),
      Q => ap_CS_fsm_state60,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state60,
      Q => ap_CS_fsm_state61,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state61,
      Q => ap_CS_fsm_state62,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state62,
      Q => ap_CS_fsm_state63,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state63,
      Q => ap_CS_fsm_state64,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state64,
      Q => ap_CS_fsm_state65,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state65,
      Q => ap_CS_fsm_state66,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state66,
      Q => ap_CS_fsm_state67,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state67,
      Q => ap_CS_fsm_state68,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state68,
      Q => ap_CS_fsm_state69,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state69,
      Q => ap_CS_fsm_state70,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state6,
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state70,
      Q => ap_CS_fsm_state71,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state71,
      Q => ap_CS_fsm_state72,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state72,
      Q => ap_CS_fsm_state73,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state73,
      Q => ap_CS_fsm_state74,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state74,
      Q => ap_CS_fsm_state75,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state75,
      Q => ap_CS_fsm_state76,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state76,
      Q => ap_CS_fsm_state77,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state77,
      Q => ap_CS_fsm_state78,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state78,
      Q => ap_CS_fsm_state79,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state79,
      Q => ap_CS_fsm_state80,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state7,
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state80,
      Q => ap_CS_fsm_state81,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state81,
      Q => ap_CS_fsm_state82,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state82,
      Q => ap_CS_fsm_state83,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state83,
      Q => ap_CS_fsm_state84,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state84,
      Q => ap_CS_fsm_state85,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state85,
      Q => ap_CS_fsm_state86,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state86,
      Q => ap_CS_fsm_state87,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state87,
      Q => ap_CS_fsm_state88,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state88,
      Q => ap_CS_fsm_state89,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state89,
      Q => ap_CS_fsm_state90,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state8,
      Q => ap_CS_fsm_state9,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state90,
      Q => ap_CS_fsm_state91,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state91,
      Q => ap_CS_fsm_state92,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state92,
      Q => ap_CS_fsm_state93,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state93,
      Q => ap_CS_fsm_state94,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state94,
      Q => ap_CS_fsm_state95,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state95,
      Q => ap_CS_fsm_state96,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state96,
      Q => ap_CS_fsm_state97,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state97,
      Q => ap_CS_fsm_state98,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state98,
      Q => ap_CS_fsm_state99,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => output_i_TREADY_int_regslice,
      D => ap_CS_fsm_state99,
      Q => ap_CS_fsm_state100,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state9,
      Q => ap_CS_fsm_state10,
      R => ap_rst_n_inv
    );
control_s_axi_U: entity work.design_1_transmitter_0_1_transmitter_control_s_axi
     port map (
      D(0) => ap_NS_fsm(1),
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_control_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_control_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_control_WREADY,
      Q(1) => ap_CS_fsm_state229_in,
      Q(0) => \ap_CS_fsm_reg_n_13_[0]\,
      SR(0) => ap_NS_fsm131_out,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      i_7_fu_680_reg(5 downto 0) => i_7_fu_680_reg(12 downto 7),
      \i_7_fu_680_reg[12]\ => control_s_axi_U_n_15,
      icmp_ln33_fu_2472_p2 => icmp_ln33_fu_2472_p2,
      interrupt => interrupt,
      s_axi_control_ARADDR(3 downto 0) => s_axi_control_ARADDR(3 downto 0),
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(3 downto 0) => s_axi_control_AWADDR(3 downto 0),
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(5) => \^s_axi_control_rdata\(9),
      s_axi_control_RDATA(4) => \^s_axi_control_rdata\(7),
      s_axi_control_RDATA(3 downto 0) => \^s_axi_control_rdata\(3 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(2) => s_axi_control_WDATA(7),
      s_axi_control_WDATA(1 downto 0) => s_axi_control_WDATA(1 downto 0),
      s_axi_control_WSTRB(0) => s_axi_control_WSTRB(0),
      s_axi_control_WVALID => s_axi_control_WVALID
    );
dataPulseShapedI_V_U: entity work.design_1_transmitter_0_1_transmitter_real_output_RAM_AUTO_1R1W
     port map (
      ADDRARDADDR(12) => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_15,
      ADDRARDADDR(11) => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_16,
      ADDRARDADDR(10) => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_17,
      ADDRARDADDR(9) => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_18,
      ADDRARDADDR(8) => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_19,
      ADDRARDADDR(7) => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_20,
      ADDRARDADDR(6) => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_21,
      ADDRARDADDR(5) => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_22,
      ADDRARDADDR(4) => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_23,
      ADDRARDADDR(3) => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_24,
      ADDRARDADDR(2) => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_25,
      ADDRARDADDR(1) => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_26,
      ADDRARDADDR(0) => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_27,
      Q(15) => ap_CS_fsm_state57,
      Q(14) => ap_CS_fsm_state55,
      Q(13) => ap_CS_fsm_state53,
      Q(12) => ap_CS_fsm_state51,
      Q(11) => ap_CS_fsm_state49,
      Q(10) => ap_CS_fsm_state47,
      Q(9) => ap_CS_fsm_state45,
      Q(8) => ap_CS_fsm_state43,
      Q(7) => ap_CS_fsm_state41,
      Q(6) => ap_CS_fsm_state39,
      Q(5) => ap_CS_fsm_state37,
      Q(4) => ap_CS_fsm_state35,
      Q(3) => ap_CS_fsm_state33,
      Q(2) => ap_CS_fsm_state31,
      Q(1) => ap_CS_fsm_state29,
      Q(0) => ap_CS_fsm_state27,
      \ap_CS_fsm_reg[30]\ => dataPulseShapedI_V_U_n_13,
      \ap_CS_fsm_reg[32]\ => dataPulseShapedI_V_U_n_49,
      \ap_CS_fsm_reg[34]\ => dataPulseShapedI_V_U_n_23,
      \ap_CS_fsm_reg[36]\ => dataPulseShapedI_V_U_n_24,
      \ap_CS_fsm_reg[36]_0\ => dataPulseShapedI_V_U_n_25,
      \ap_CS_fsm_reg[36]_1\ => dataPulseShapedI_V_U_n_26,
      \ap_CS_fsm_reg[36]_2\ => dataPulseShapedI_V_U_n_27,
      \ap_CS_fsm_reg[36]_3\ => dataPulseShapedI_V_U_n_28,
      \ap_CS_fsm_reg[36]_4\ => dataPulseShapedI_V_U_n_29,
      \ap_CS_fsm_reg[36]_5\ => dataPulseShapedI_V_U_n_30,
      \ap_CS_fsm_reg[36]_6\ => dataPulseShapedI_V_U_n_31,
      \ap_CS_fsm_reg[36]_7\ => dataPulseShapedI_V_U_n_32,
      \ap_CS_fsm_reg[36]_8\ => dataPulseShapedI_V_U_n_33,
      \ap_CS_fsm_reg[38]\ => dataPulseShapedI_V_U_n_50,
      \ap_CS_fsm_reg[40]\ => dataPulseShapedI_V_U_n_34,
      \ap_CS_fsm_reg[42]\ => dataPulseShapedI_V_U_n_44,
      \ap_CS_fsm_reg[46]\ => dataPulseShapedI_V_U_n_47,
      \ap_CS_fsm_reg[46]_0\ => dataPulseShapedI_V_U_n_51,
      \ap_CS_fsm_reg[48]\ => dataPulseShapedI_V_U_n_48,
      \ap_CS_fsm_reg[50]\ => dataPulseShapedI_V_U_n_46,
      \ap_CS_fsm_reg[52]\ => dataPulseShapedI_V_U_n_52,
      \ap_CS_fsm_reg[56]\ => dataPulseShapedI_V_U_n_45,
      ap_clk => ap_clk,
      d0(15) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_15,
      d0(14) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_16,
      d0(13) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_17,
      d0(12) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_18,
      d0(11) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_19,
      d0(10) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_20,
      d0(9) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_21,
      d0(8) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_22,
      d0(7) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_23,
      d0(6) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_24,
      d0(5) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_25,
      d0(4) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_26,
      d0(3) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_27,
      d0(2) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_28,
      d0(1) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_29,
      d0(0) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_30,
      dataPulseShapedI_V_ce0 => dataPulseShapedI_V_ce0,
      \or_ln182_13_reg_5552_reg[10]\ => dataPulseShapedI_V_U_n_43,
      \or_ln182_13_reg_5552_reg[11]\ => dataPulseShapedI_V_U_n_36,
      \or_ln182_13_reg_5552_reg[12]\ => dataPulseShapedI_V_U_n_35,
      \or_ln182_13_reg_5552_reg[4]\ => dataPulseShapedI_V_U_n_42,
      \or_ln182_13_reg_5552_reg[5]\ => dataPulseShapedI_V_U_n_41,
      \or_ln182_13_reg_5552_reg[6]\ => dataPulseShapedI_V_U_n_40,
      \or_ln182_13_reg_5552_reg[7]\ => dataPulseShapedI_V_U_n_39,
      \or_ln182_13_reg_5552_reg[8]\ => dataPulseShapedI_V_U_n_38,
      \or_ln182_13_reg_5552_reg[9]\ => dataPulseShapedI_V_U_n_37,
      \or_ln182_1_reg_5480_reg[5]\ => dataPulseShapedI_V_U_n_15,
      \or_ln182_1_reg_5480_reg[7]\ => dataPulseShapedI_V_U_n_17,
      \or_ln182_2_reg_5486_reg[10]\ => dataPulseShapedI_V_U_n_20,
      \or_ln182_2_reg_5486_reg[11]\ => dataPulseShapedI_V_U_n_21,
      \or_ln182_2_reg_5486_reg[12]\ => dataPulseShapedI_V_U_n_22,
      \or_ln182_2_reg_5486_reg[4]\ => dataPulseShapedI_V_U_n_14,
      \or_ln182_2_reg_5486_reg[6]\ => dataPulseShapedI_V_U_n_16,
      \or_ln182_2_reg_5486_reg[8]\ => dataPulseShapedI_V_U_n_18,
      \or_ln182_2_reg_5486_reg[9]\ => dataPulseShapedI_V_U_n_19,
      q0(15 downto 0) => dataPulseShapedI_V_q0(15 downto 0),
      ram_reg_0_i_20(8 downto 0) => zext_ln193_2_fu_3439_p1(12 downto 4),
      ram_reg_0_i_20_0(8 downto 0) => or_ln182_1_reg_5480(12 downto 4),
      ram_reg_0_i_20_1(8 downto 0) => or_ln182_3_reg_5492(12 downto 4),
      \ram_reg_0_i_24__0_0\(8 downto 0) => or_ln182_11_reg_5540(12 downto 4),
      \ram_reg_0_i_24__0_1\(8 downto 0) => or_ln182_12_reg_5546(12 downto 4),
      \ram_reg_0_i_24__0_2\(8 downto 0) => or_ln182_10_reg_5534(12 downto 4),
      \ram_reg_0_i_24__0_3\(8 downto 0) => or_ln182_7_reg_5516(12 downto 4),
      \ram_reg_0_i_86__0_0\(8 downto 0) => or_ln182_9_reg_5528(12 downto 4),
      \ram_reg_0_i_86__0_1\(8 downto 0) => or_ln182_8_reg_5522(12 downto 4),
      ram_reg_3_0(8 downto 0) => or_ln182_4_reg_5498(12 downto 4),
      ram_reg_3_1(8 downto 0) => or_ln182_5_reg_5504(12 downto 4),
      ram_reg_3_2(8 downto 0) => zext_ln193_6_fu_3495_p1(12 downto 4),
      ram_reg_3_3(8 downto 0) => or_ln182_13_reg_5552(12 downto 4),
      ram_reg_3_4(8 downto 0) => zext_ln193_14_fu_3607_p1(12 downto 4),
      we0 => dataPulseShapedI_V_U_n_53
    );
dataUpsampledI_V_U: entity work.design_1_transmitter_0_1_transmitter_real_output_RAM_AUTO_1R1W_0
     port map (
      ADDRARDADDR(12) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_32,
      ADDRARDADDR(11) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_33,
      ADDRARDADDR(10) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_34,
      ADDRARDADDR(9) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_35,
      ADDRARDADDR(8) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_36,
      ADDRARDADDR(7) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_37,
      ADDRARDADDR(6) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_38,
      ADDRARDADDR(5) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_39,
      ADDRARDADDR(4) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_40,
      ADDRARDADDR(3) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_41,
      ADDRARDADDR(2) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_42,
      ADDRARDADDR(1) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_43,
      ADDRARDADDR(0) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_44,
      Q(13) => ap_CS_fsm_state56,
      Q(12) => ap_CS_fsm_state54,
      Q(11) => ap_CS_fsm_state52,
      Q(10) => ap_CS_fsm_state50,
      Q(9) => ap_CS_fsm_state48,
      Q(8) => ap_CS_fsm_state46,
      Q(7) => ap_CS_fsm_state44,
      Q(6) => ap_CS_fsm_state42,
      Q(5) => ap_CS_fsm_state40,
      Q(4) => ap_CS_fsm_state38,
      Q(3) => ap_CS_fsm_state36,
      Q(2) => ap_CS_fsm_state34,
      Q(1) => ap_CS_fsm_state32,
      Q(0) => ap_CS_fsm_state24,
      \ap_CS_fsm_reg[23]\ => dataUpsampledI_V_U_n_13,
      \ap_CS_fsm_reg[23]_0\ => dataUpsampledI_V_U_n_15,
      \ap_CS_fsm_reg[23]_1\ => dataUpsampledI_V_U_n_16,
      \ap_CS_fsm_reg[23]_2\ => dataUpsampledI_V_U_n_17,
      \ap_CS_fsm_reg[23]_3\ => dataUpsampledI_V_U_n_18,
      \ap_CS_fsm_reg[23]_4\ => dataUpsampledI_V_U_n_19,
      \ap_CS_fsm_reg[23]_5\ => dataUpsampledI_V_U_n_20,
      \ap_CS_fsm_reg[23]_6\ => dataUpsampledI_V_U_n_21,
      \ap_CS_fsm_reg[33]\ => dataUpsampledI_V_U_n_28,
      \ap_CS_fsm_reg[39]\ => dataUpsampledI_V_U_n_27,
      \ap_CS_fsm_reg[45]\ => dataUpsampledI_V_U_n_23,
      \ap_CS_fsm_reg[47]\ => dataUpsampledI_V_U_n_26,
      \ap_CS_fsm_reg[51]\ => dataUpsampledI_V_U_n_14,
      \ap_CS_fsm_reg[53]\ => dataUpsampledI_V_U_n_24,
      \ap_CS_fsm_reg[53]_0\ => dataUpsampledI_V_U_n_25,
      \ap_CS_fsm_reg[55]\ => dataUpsampledI_V_U_n_22,
      ap_clk => ap_clk,
      d0(15 downto 0) => symbolsI_V_q0(15 downto 0),
      dataUpsampledI_V_address0(8 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_dataUpsampledI_V_address0(12 downto 4),
      i_4_fu_672_reg(7 downto 0) => i_4_fu_672_reg(12 downto 5),
      q0(15 downto 0) => dataUpsampledI_V_q0(15 downto 0),
      \ram_reg_0_i_24__1_0\(10 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataUpsampledI_V_address0(12 downto 2),
      \ram_reg_0_i_24__1_1\(10 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_dataUpsampledI_V_address0(12 downto 2),
      \ram_reg_0_i_24__1_2\(10 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_dataUpsampledI_V_address0(12 downto 2),
      \ram_reg_0_i_24__1_3\(9 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataUpsampledI_V_address0(12 downto 3),
      \ram_reg_0_i_24__1_4\(9 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataUpsampledI_V_address0(12 downto 3),
      \ram_reg_0_i_24__1_5\(9 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_dataUpsampledI_V_address0(12 downto 3),
      ram_reg_3_0 => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_31
    );
grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408: entity work.design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_910
     port map (
      D(1 downto 0) => ap_NS_fsm(46 downto 45),
      Q(1) => ap_CS_fsm_state46,
      Q(0) => ap_CS_fsm_state45,
      S(0) => ram_reg_0_i_230_n_13,
      \ap_CS_fsm_reg[44]\ => grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_n_29,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dataUpsampledI_V_q0(15 downto 0) => dataUpsampledI_V_q0(15 downto 0),
      grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg => grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg,
      grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg_reg => grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_n_15,
      grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg_reg_0 => grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_n_28,
      \lhs_fu_236_reg[15]_0\(15 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_dataPSI_acc_V_53_out(15 downto 0),
      \or_ln182_9_reg_5528_reg[11]\(11 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_dataUpsampledI_V_address0(12 downto 1),
      \ram_reg_0_i_96__1\(7 downto 0) => or_ln182_9_reg_5528(11 downto 4),
      \ram_reg_0_i_96__1_0\(3) => ram_reg_0_i_201_n_13,
      \ram_reg_0_i_96__1_0\(2) => ram_reg_0_i_202_n_13,
      \ram_reg_0_i_96__1_0\(1) => ram_reg_0_i_203_n_13,
      \ram_reg_0_i_96__1_0\(0) => ram_reg_0_i_204_n_13
    );
grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_n_29,
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415: entity work.design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_911
     port map (
      D(1 downto 0) => ap_NS_fsm(48 downto 47),
      Q(7) => ap_CS_fsm_state56,
      Q(6) => ap_CS_fsm_state49,
      Q(5) => ap_CS_fsm_state48,
      Q(4) => ap_CS_fsm_state47,
      Q(3) => ap_CS_fsm_state46,
      Q(2) => ap_CS_fsm_state45,
      Q(1) => ap_CS_fsm_state44,
      Q(0) => ap_CS_fsm_state24,
      S(2) => ram_reg_0_i_210_n_13,
      S(1) => ram_reg_0_i_211_n_13,
      S(0) => ram_reg_0_i_212_n_13,
      \ap_CS_fsm_reg[46]\ => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_45,
      \ap_CS_fsm_reg[47]\ => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_25,
      \ap_CS_fsm_reg[47]_0\ => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_26,
      \ap_CS_fsm_reg[47]_1\ => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_27,
      \ap_CS_fsm_reg[55]\ => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_28,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg,
      grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataUpsampledI_V_address0(1) => grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataUpsampledI_V_address0(2),
      grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataUpsampledI_V_address0(0) => grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataUpsampledI_V_address0(0),
      grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataUpsampledI_V_ce0 => grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataUpsampledI_V_ce0,
      \lhs_fu_236_reg[0]_0\ => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_29,
      \lhs_fu_236_reg[10]_0\ => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_39,
      \lhs_fu_236_reg[11]_0\ => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_40,
      \lhs_fu_236_reg[12]_0\ => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_41,
      \lhs_fu_236_reg[13]_0\ => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_42,
      \lhs_fu_236_reg[14]_0\ => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_43,
      \lhs_fu_236_reg[15]_0\ => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_44,
      \lhs_fu_236_reg[1]_0\ => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_30,
      \lhs_fu_236_reg[2]_0\ => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_31,
      \lhs_fu_236_reg[3]_0\ => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_32,
      \lhs_fu_236_reg[4]_0\ => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_33,
      \lhs_fu_236_reg[5]_0\ => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_34,
      \lhs_fu_236_reg[6]_0\ => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_35,
      \lhs_fu_236_reg[7]_0\ => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_36,
      \lhs_fu_236_reg[8]_0\ => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_37,
      \lhs_fu_236_reg[9]_0\ => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_38,
      \or_ln182_10_reg_5534_reg[11]\(9 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataUpsampledI_V_address0(12 downto 3),
      p_0_in(0) => p_0_in_0(1),
      q0(15 downto 0) => dataUpsampledI_V_q0(15 downto 0),
      \ram_reg_0_i_20__1\ => grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_n_15,
      \ram_reg_0_i_64__1\(1 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_dataUpsampledI_V_address0(2 downto 1),
      \ram_reg_0_i_72__1\ => grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_n_28,
      \ram_reg_0_i_90__1\(7 downto 0) => or_ln182_10_reg_5534(11 downto 4),
      \ram_reg_0_i_90__1_0\(1) => ram_reg_0_i_196_n_13,
      \ram_reg_0_i_90__1_0\(0) => ram_reg_0_i_197_n_13,
      ram_reg_3 => dataUpsampledI_V_U_n_24,
      ram_reg_3_0 => dataUpsampledI_V_U_n_14,
      ram_reg_3_1(0) => ap_sig_allocacmp_j_6(2),
      ram_reg_3_i_8(15 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataPSI_acc_V_52_out(15 downto 0),
      ram_reg_3_i_8_0(15 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_dataPSI_acc_V_53_out(15 downto 0)
    );
grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_45,
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422: entity work.design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_912
     port map (
      D(1 downto 0) => ap_NS_fsm(50 downto 49),
      Q(1) => ap_CS_fsm_state50,
      Q(0) => ap_CS_fsm_state49,
      S(0) => ram_reg_0_i_226_n_13,
      \ap_CS_fsm_reg[48]\ => grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_n_29,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg => grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg,
      grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg_reg => grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_n_15,
      grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg_reg_0 => grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_n_28,
      \lhs_fu_236_reg[15]_0\(15 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_dataPSI_acc_V_55_out(15 downto 0),
      \or_ln182_11_reg_5540_reg[11]\(11 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_dataUpsampledI_V_address0(12 downto 1),
      q0(15 downto 0) => dataUpsampledI_V_q0(15 downto 0),
      \ram_reg_0_i_95__1\(7 downto 0) => or_ln182_11_reg_5540(11 downto 4),
      \ram_reg_0_i_95__1_0\(3) => ram_reg_0_i_189_n_13,
      \ram_reg_0_i_95__1_0\(2) => ram_reg_0_i_190_n_13,
      \ram_reg_0_i_95__1_0\(1) => ram_reg_0_i_191_n_13,
      \ram_reg_0_i_95__1_0\(0) => ram_reg_0_i_192_n_13
    );
grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_n_29,
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429: entity work.design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_913
     port map (
      D(1 downto 0) => ap_NS_fsm(52 downto 51),
      Q(1) => ap_CS_fsm_state52,
      Q(0) => ap_CS_fsm_state51,
      S(1) => ram_reg_0_i_214_n_13,
      S(0) => ram_reg_0_i_215_n_13,
      \ap_CS_fsm_reg[50]\ => grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_n_28,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg => grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg,
      grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg_reg => grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_n_16,
      grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg_reg_0 => grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_n_29,
      \lhs_fu_236_reg[15]_0\(15 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_dataPSI_acc_V_56_out(15 downto 0),
      \or_ln182_12_reg_5546_reg[11]\(10 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_dataUpsampledI_V_address0(12 downto 2),
      p_0_in(0) => p_0_in(1),
      q0(15 downto 0) => dataUpsampledI_V_q0(15 downto 0),
      \ram_reg_0_i_92__1\(7 downto 0) => or_ln182_12_reg_5546(11 downto 4),
      \ram_reg_0_i_92__1_0\(2) => ram_reg_0_i_193_n_13,
      \ram_reg_0_i_92__1_0\(1) => ram_reg_0_i_194_n_13,
      \ram_reg_0_i_92__1_0\(0) => ram_reg_0_i_195_n_13
    );
grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_n_28,
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436: entity work.design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_914
     port map (
      D(1 downto 0) => ap_NS_fsm(54 downto 53),
      Q(8) => ap_CS_fsm_state57,
      Q(7) => ap_CS_fsm_state56,
      Q(6) => ap_CS_fsm_state55,
      Q(5) => ap_CS_fsm_state54,
      Q(4) => ap_CS_fsm_state53,
      Q(3) => ap_CS_fsm_state52,
      Q(2) => ap_CS_fsm_state51,
      Q(1) => ap_CS_fsm_state50,
      Q(0) => ap_CS_fsm_state24,
      S(0) => ram_reg_0_i_222_n_13,
      \ap_CS_fsm_reg[52]\ => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_45,
      \ap_CS_fsm_reg[55]\ => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_42,
      \ap_CS_fsm_reg[55]_0\ => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_43,
      \ap_CS_fsm_reg[55]_1\ => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_44,
      \ap_CS_fsm_reg[56]\ => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_26,
      \ap_CS_fsm_reg[56]_0\ => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_27,
      \ap_CS_fsm_reg[56]_1\ => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_28,
      \ap_CS_fsm_reg[56]_10\ => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_37,
      \ap_CS_fsm_reg[56]_11\ => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_38,
      \ap_CS_fsm_reg[56]_12\ => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_39,
      \ap_CS_fsm_reg[56]_13\ => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_40,
      \ap_CS_fsm_reg[56]_14\ => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_41,
      \ap_CS_fsm_reg[56]_2\ => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_29,
      \ap_CS_fsm_reg[56]_3\ => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_30,
      \ap_CS_fsm_reg[56]_4\ => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_31,
      \ap_CS_fsm_reg[56]_5\ => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_32,
      \ap_CS_fsm_reg[56]_6\ => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_33,
      \ap_CS_fsm_reg[56]_7\ => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_34,
      \ap_CS_fsm_reg[56]_8\ => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_35,
      \ap_CS_fsm_reg[56]_9\ => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_36,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg,
      grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_dataUpsampledI_V_address0(0) => grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_dataUpsampledI_V_address0(1),
      \or_ln182_13_reg_5552_reg[11]\(10 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataUpsampledI_V_address0(12 downto 2),
      p_0_in(0) => p_0_in(1),
      q0(15 downto 0) => dataUpsampledI_V_q0(15 downto 0),
      ram_reg_0 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_32,
      ram_reg_0_0 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_31,
      ram_reg_0_1 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_30,
      ram_reg_0_2 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_29,
      \ram_reg_0_i_20__1_0\ => grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_n_15,
      \ram_reg_0_i_20__1_1\ => grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_n_16,
      \ram_reg_0_i_68__1\(0) => grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_dataUpsampledI_V_address0(1),
      \ram_reg_0_i_72__1\ => grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_n_28,
      \ram_reg_0_i_72__1_0\ => grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_n_29,
      \ram_reg_0_i_95__1\(7 downto 0) => or_ln182_13_reg_5552(11 downto 4),
      \ram_reg_0_i_95__1_0\(3) => ram_reg_0_i_185_n_13,
      \ram_reg_0_i_95__1_0\(2) => ram_reg_0_i_186_n_13,
      \ram_reg_0_i_95__1_0\(1) => ram_reg_0_i_187_n_13,
      \ram_reg_0_i_95__1_0\(0) => ram_reg_0_i_188_n_13,
      ram_reg_1 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_36,
      ram_reg_1_0 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_35,
      ram_reg_1_1 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_34,
      ram_reg_1_2 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_33,
      ram_reg_2 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_40,
      ram_reg_2_0 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_39,
      ram_reg_2_1 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_38,
      ram_reg_2_2 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_37,
      ram_reg_3 => dataPulseShapedI_V_U_n_52,
      ram_reg_3_0 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_44,
      ram_reg_3_1(15 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_dataPSI_acc_V_58_out(15 downto 0),
      ram_reg_3_10 => grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_n_26,
      ram_reg_3_2 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_43,
      ram_reg_3_3 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_42,
      ram_reg_3_4 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_41,
      ram_reg_3_5 => dataUpsampledI_V_U_n_14,
      ram_reg_3_6 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_25,
      ram_reg_3_7 => grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_n_29,
      ram_reg_3_8 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_26,
      ram_reg_3_9 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_27,
      ram_reg_3_i_8_0(15 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_dataPSI_acc_V_55_out(15 downto 0),
      ram_reg_3_i_8_1(15 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_dataPSI_acc_V_56_out(15 downto 0)
    );
grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_45,
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443: entity work.design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_915
     port map (
      D(1 downto 0) => ap_NS_fsm(56 downto 55),
      Q(2) => ap_CS_fsm_state56,
      Q(1) => ap_CS_fsm_state55,
      Q(0) => ap_CS_fsm_state24,
      S(3) => ram_reg_0_i_206_n_13,
      S(2) => ram_reg_0_i_207_n_13,
      S(1) => ram_reg_0_i_208_n_13,
      S(0) => ram_reg_0_i_209_n_13,
      \ap_CS_fsm_reg[54]\ => grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_n_28,
      \ap_CS_fsm_reg[55]\ => grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_n_27,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg => grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg,
      grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg_reg => grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_n_26,
      grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg_reg_0 => grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_n_29,
      \j_fu_240_reg[2]_0\(0) => ap_sig_allocacmp_j_6(2),
      \lhs_fu_236_reg[15]_0\(15 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_dataPSI_acc_V_58_out(15 downto 0),
      \or_ln182_14_reg_5558_reg[11]\(9 downto 1) => grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_dataUpsampledI_V_address0(12 downto 4),
      \or_ln182_14_reg_5558_reg[11]\(0) => grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_dataUpsampledI_V_address0(1),
      q0(15 downto 0) => dataUpsampledI_V_q0(15 downto 0),
      \ram_reg_0_i_102__1\(7 downto 0) => zext_ln193_14_fu_3607_p1(11 downto 4),
      \ram_reg_0_i_88__1\(0) => ram_reg_0_i_205_n_13,
      ram_reg_3 => dataUpsampledI_V_U_n_25,
      ram_reg_3_0 => dataUpsampledI_V_U_n_14,
      ram_reg_3_1 => dataUpsampledI_V_U_n_26
    );
grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_n_28,
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345: entity work.design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_91
     port map (
      D(1 downto 0) => ap_NS_fsm(28 downto 27),
      Q(8 downto 0) => zext_ln193_fu_3411_p1(12 downto 4),
      \ap_CS_fsm_reg[0]_0\(0) => ap_CS_fsm_pp0_stage0,
      \ap_CS_fsm_reg[26]\ => grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_n_29,
      \ap_CS_fsm_reg[27]\(1) => ap_CS_fsm_state28,
      \ap_CS_fsm_reg[27]\(0) => ap_CS_fsm_state27,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg => grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg,
      grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_dataUpsampledI_V_address0(10 downto 0) => \grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_dataUpsampledI_V_address0__0\(12 downto 2),
      \j_2_fu_240_reg[1]_0\(1 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_dataUpsampledI_V_address0(1 downto 0),
      \lhs_fu_236_reg[15]_0\(15 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_dataPSI_acc_V_44_out(15 downto 0),
      q0(15 downto 0) => dataUpsampledI_V_q0(15 downto 0)
    );
grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_n_29,
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352: entity work.design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_92
     port map (
      D(1 downto 0) => ap_NS_fsm(30 downto 29),
      Q(8 downto 0) => or_ln182_1_reg_5480(12 downto 4),
      \ap_CS_fsm_reg[28]\ => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_31,
      \ap_CS_fsm_reg[29]\ => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_33,
      \ap_CS_fsm_reg[29]_0\ => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_34,
      \ap_CS_fsm_reg[29]_1\ => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_35,
      \ap_CS_fsm_reg[29]_10\ => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_44,
      \ap_CS_fsm_reg[29]_11\ => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_45,
      \ap_CS_fsm_reg[29]_2\ => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_36,
      \ap_CS_fsm_reg[29]_3\ => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_37,
      \ap_CS_fsm_reg[29]_4\ => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_38,
      \ap_CS_fsm_reg[29]_5\ => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_39,
      \ap_CS_fsm_reg[29]_6\ => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_40,
      \ap_CS_fsm_reg[29]_7\ => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_41,
      \ap_CS_fsm_reg[29]_8\ => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_42,
      \ap_CS_fsm_reg[29]_9\ => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_43,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_dataUpsampledI_V_address0(10 downto 0) => \grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_dataUpsampledI_V_address0__0\(12 downto 2),
      grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg,
      grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg_reg => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_32,
      grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_dataUpsampledI_V_address0(11 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_dataUpsampledI_V_address0(12 downto 1),
      \lhs_fu_236_reg[0]_0\ => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_30,
      \lhs_fu_236_reg[10]_0\ => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_20,
      \lhs_fu_236_reg[11]_0\ => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_19,
      \lhs_fu_236_reg[12]_0\ => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_18,
      \lhs_fu_236_reg[13]_0\ => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_17,
      \lhs_fu_236_reg[14]_0\ => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_16,
      \lhs_fu_236_reg[15]_0\ => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_15,
      \lhs_fu_236_reg[1]_0\ => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_29,
      \lhs_fu_236_reg[2]_0\ => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_28,
      \lhs_fu_236_reg[3]_0\ => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_27,
      \lhs_fu_236_reg[4]_0\ => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_26,
      \lhs_fu_236_reg[5]_0\ => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_25,
      \lhs_fu_236_reg[6]_0\ => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_24,
      \lhs_fu_236_reg[7]_0\ => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_23,
      \lhs_fu_236_reg[8]_0\ => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_22,
      \lhs_fu_236_reg[9]_0\ => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_21,
      q0(15 downto 0) => dataUpsampledI_V_q0(15 downto 0),
      ram_reg_3(3) => ap_CS_fsm_state31,
      ram_reg_3(2) => ap_CS_fsm_state30,
      ram_reg_3(1) => ap_CS_fsm_state29,
      ram_reg_3(0) => ap_CS_fsm_state28,
      ram_reg_3_0(15 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_dataPSI_acc_V_43_out(15 downto 0),
      ram_reg_3_1(15 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_dataPSI_acc_V_44_out(15 downto 0),
      ram_reg_3_2 => dataPulseShapedI_V_U_n_49,
      ram_reg_3_3 => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_n_26,
      ram_reg_3_4 => dataUpsampledI_V_U_n_28,
      ram_reg_3_5 => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_n_25,
      ram_reg_3_6(1 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_dataUpsampledI_V_address0(1 downto 0)
    );
grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_31,
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359: entity work.design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_93
     port map (
      D(0) => ap_sig_allocacmp_j(1),
      Q(8 downto 0) => zext_ln193_2_fu_3439_p1(12 downto 4),
      \ap_CS_fsm_reg[0]_0\ => grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_n_26,
      \ap_CS_fsm_reg[30]\ => grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_n_27,
      \ap_CS_fsm_reg[32]\(1) => ap_CS_fsm_state32,
      \ap_CS_fsm_reg[32]\(0) => ap_CS_fsm_state31,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg => grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg,
      grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg_reg(1 downto 0) => ap_NS_fsm(32 downto 31),
      grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_dataUpsampledI_V_address0(9 downto 0) => \grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_dataUpsampledI_V_address0__0\(12 downto 3),
      \j_4_fu_240_reg[2]_0\(1) => grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_dataUpsampledI_V_address0(2),
      \j_4_fu_240_reg[2]_0\(0) => grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_dataUpsampledI_V_address0(0),
      \lhs_fu_236_reg[15]_0\(15 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_dataPSI_acc_V_46_out(15 downto 0),
      q0(15 downto 0) => dataUpsampledI_V_q0(15 downto 0)
    );
grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_n_27,
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366: entity work.design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_94
     port map (
      D(1 downto 0) => ap_NS_fsm(34 downto 33),
      Q(1) => ap_CS_fsm_state34,
      Q(0) => ap_CS_fsm_state33,
      S(0) => \ram_reg_0_i_153__0_n_13\,
      \ap_CS_fsm_reg[32]\ => grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_n_29,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg => grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg,
      grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg_reg => grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_n_15,
      grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg_reg_0 => grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_n_28,
      \lhs_fu_236_reg[15]_0\(15 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_dataPSI_acc_V_47_out(15 downto 0),
      \or_ln182_3_reg_5492_reg[11]\(11 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_dataUpsampledI_V_address0(12 downto 1),
      q0(15 downto 0) => dataUpsampledI_V_q0(15 downto 0),
      \ram_reg_0_i_33__1\(7 downto 0) => or_ln182_3_reg_5492(11 downto 4),
      \ram_reg_0_i_33__1_0\(3) => \ram_reg_0_i_134__1_n_13\,
      \ram_reg_0_i_33__1_0\(2) => \ram_reg_0_i_135__1_n_13\,
      \ram_reg_0_i_33__1_0\(1) => \ram_reg_0_i_136__0_n_13\,
      \ram_reg_0_i_33__1_0\(0) => \ram_reg_0_i_137__0_n_13\
    );
grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_n_29,
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373: entity work.design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_95
     port map (
      ADDRARDADDR(12) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_32,
      ADDRARDADDR(11) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_33,
      ADDRARDADDR(10) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_34,
      ADDRARDADDR(9) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_35,
      ADDRARDADDR(8) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_36,
      ADDRARDADDR(7) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_37,
      ADDRARDADDR(6) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_38,
      ADDRARDADDR(5) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_39,
      ADDRARDADDR(4) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_40,
      ADDRARDADDR(3) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_41,
      ADDRARDADDR(2) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_42,
      ADDRARDADDR(1) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_43,
      ADDRARDADDR(0) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_44,
      D(1 downto 0) => ap_NS_fsm(36 downto 35),
      Q(8 downto 0) => or_ln182_4_reg_5498(12 downto 4),
      \ap_CS_fsm_reg[34]\ => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_45,
      \ap_CS_fsm_reg[35]\ => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_31,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      d0(15) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_15,
      d0(14) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_16,
      d0(13) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_17,
      d0(12) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_18,
      d0(11) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_19,
      d0(10) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_20,
      d0(9) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_21,
      d0(8) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_22,
      d0(7) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_23,
      d0(6) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_24,
      d0(5) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_25,
      d0(4) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_26,
      d0(3) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_27,
      d0(2) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_28,
      d0(1) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_29,
      d0(0) => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_30,
      grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_dataUpsampledI_V_address0(9 downto 0) => \grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_dataUpsampledI_V_address0__0\(12 downto 3),
      grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg,
      q0(15 downto 0) => dataUpsampledI_V_q0(15 downto 0),
      ram_reg_0 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_27,
      ram_reg_0_0 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_39,
      ram_reg_0_1 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_38,
      ram_reg_0_10 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_41,
      ram_reg_0_2 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_28,
      ram_reg_0_3 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_40,
      ram_reg_0_4 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_39,
      ram_reg_0_5 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_29,
      ram_reg_0_6 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_41,
      ram_reg_0_7 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_40,
      ram_reg_0_8 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_30,
      ram_reg_0_9 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_42,
      ram_reg_1 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_23,
      ram_reg_1_0 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_35,
      ram_reg_1_1 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_34,
      ram_reg_1_10 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_37,
      ram_reg_1_2 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_24,
      ram_reg_1_3 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_36,
      ram_reg_1_4 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_35,
      ram_reg_1_5 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_25,
      ram_reg_1_6 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_37,
      ram_reg_1_7 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_36,
      ram_reg_1_8 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_26,
      ram_reg_1_9 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_38,
      ram_reg_2 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_19,
      ram_reg_2_0 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_31,
      ram_reg_2_1 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_30,
      ram_reg_2_10 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_33,
      ram_reg_2_2 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_20,
      ram_reg_2_3 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_32,
      ram_reg_2_4 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_31,
      ram_reg_2_5 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_21,
      ram_reg_2_6 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_33,
      ram_reg_2_7 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_32,
      ram_reg_2_8 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_22,
      ram_reg_2_9 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_34,
      ram_reg_3(5) => ap_CS_fsm_state37,
      ram_reg_3(4) => ap_CS_fsm_state36,
      ram_reg_3(3) => ap_CS_fsm_state35,
      ram_reg_3(2) => ap_CS_fsm_state34,
      ram_reg_3(1) => ap_CS_fsm_state33,
      ram_reg_3(0) => ap_CS_fsm_state32,
      ram_reg_3_0 => dataPulseShapedI_V_U_n_50,
      ram_reg_3_1 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_15,
      ram_reg_3_10 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_28,
      ram_reg_3_11 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_18,
      ram_reg_3_12 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_30,
      ram_reg_3_13 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_29,
      ram_reg_3_14(15 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_dataPSI_acc_V_46_out(15 downto 0),
      ram_reg_3_15(15 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_dataPSI_acc_V_47_out(15 downto 0),
      ram_reg_3_16 => dataUpsampledI_V_U_n_27,
      ram_reg_3_17 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_32,
      ram_reg_3_18 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_43,
      ram_reg_3_19 => dataUpsampledI_V_U_n_23,
      ram_reg_3_2 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_27,
      ram_reg_3_20 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_44,
      ram_reg_3_21 => grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_n_26,
      ram_reg_3_22 => grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_n_15,
      ram_reg_3_23 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_33,
      ram_reg_3_24 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_44,
      ram_reg_3_25 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_42,
      ram_reg_3_26(1) => grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_dataUpsampledI_V_address0(2),
      ram_reg_3_26(0) => grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_dataUpsampledI_V_address0(0),
      ram_reg_3_27 => grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_n_28,
      ram_reg_3_28 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_34,
      ram_reg_3_29 => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_15,
      ram_reg_3_3 => dataPulseShapedI_V_U_n_51,
      ram_reg_3_30 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_43,
      ram_reg_3_31 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_45,
      ram_reg_3_32 => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_16,
      ram_reg_3_33 => grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_28,
      ram_reg_3_34 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_44,
      ram_reg_3_35 => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_17,
      ram_reg_3_36 => grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_n_27,
      ram_reg_3_37(0) => ap_sig_allocacmp_j(1),
      ram_reg_3_38(11 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_dataUpsampledI_V_address0(12 downto 1),
      ram_reg_3_39 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_35,
      ram_reg_3_4 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_26,
      ram_reg_3_40 => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_26,
      ram_reg_3_41 => dataUpsampledI_V_U_n_13,
      ram_reg_3_42 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_36,
      ram_reg_3_43 => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_25,
      ram_reg_3_44 => dataUpsampledI_V_U_n_15,
      ram_reg_3_45 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_37,
      ram_reg_3_46 => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_24,
      ram_reg_3_47 => dataUpsampledI_V_U_n_16,
      ram_reg_3_48 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_38,
      ram_reg_3_49 => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_23,
      ram_reg_3_5 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_16,
      ram_reg_3_50 => dataUpsampledI_V_U_n_17,
      ram_reg_3_51 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_39,
      ram_reg_3_52 => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_22,
      ram_reg_3_53 => dataUpsampledI_V_U_n_18,
      ram_reg_3_54 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_40,
      ram_reg_3_55 => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_21,
      ram_reg_3_56 => dataUpsampledI_V_U_n_19,
      ram_reg_3_57 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_41,
      ram_reg_3_58 => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_20,
      ram_reg_3_59 => dataUpsampledI_V_U_n_20,
      ram_reg_3_6 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_28,
      ram_reg_3_60 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_42,
      ram_reg_3_61 => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_19,
      ram_reg_3_62 => dataUpsampledI_V_U_n_21,
      ram_reg_3_63 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_43,
      ram_reg_3_64 => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_18,
      ram_reg_3_65 => dataUpsampledI_V_U_n_22,
      ram_reg_3_7 => grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_27,
      ram_reg_3_8 => grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_17,
      ram_reg_3_9 => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_29
    );
grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_45,
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380: entity work.design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_96
     port map (
      D(1 downto 0) => ap_NS_fsm(38 downto 37),
      Q(8 downto 0) => or_ln182_5_reg_5504(12 downto 4),
      \ap_CS_fsm_reg[36]\ => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_29,
      \ap_CS_fsm_reg[41]\ => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_15,
      \ap_CS_fsm_reg[41]_0\ => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_16,
      \ap_CS_fsm_reg[41]_1\ => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_17,
      \ap_CS_fsm_reg[41]_10\ => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_26,
      \ap_CS_fsm_reg[41]_2\ => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_18,
      \ap_CS_fsm_reg[41]_3\ => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_19,
      \ap_CS_fsm_reg[41]_4\ => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_20,
      \ap_CS_fsm_reg[41]_5\ => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_21,
      \ap_CS_fsm_reg[41]_6\ => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_22,
      \ap_CS_fsm_reg[41]_7\ => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_23,
      \ap_CS_fsm_reg[41]_8\ => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_24,
      \ap_CS_fsm_reg[41]_9\ => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_25,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dataUpsampledI_V_address0(11 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataUpsampledI_V_address0(12 downto 1),
      grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg,
      grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg_reg => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_28,
      grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0(8 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0(12 downto 4),
      \grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0__0\(0) => \grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0__0\(1),
      \j_fu_240_reg[0]_0\(0) => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_dataUpsampledI_V_address0(0),
      \lhs_fu_236_reg[15]_0\(15 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_dataPSI_acc_V_49_out(15 downto 0),
      q0(15 downto 0) => dataUpsampledI_V_q0(15 downto 0),
      ram_reg_3(3) => ap_CS_fsm_state42,
      ram_reg_3(2) => ap_CS_fsm_state40,
      ram_reg_3(1) => ap_CS_fsm_state38,
      ram_reg_3(0) => ap_CS_fsm_state37,
      ram_reg_3_0(0) => ap_sig_allocacmp_j_3(2),
      ram_reg_3_1 => grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_n_22
    );
grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_29,
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387: entity work.design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_97
     port map (
      D(1 downto 0) => ap_NS_fsm(40 downto 39),
      Q(8 downto 0) => zext_ln193_6_fu_3495_p1(12 downto 4),
      \ap_CS_fsm_reg[38]\ => grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_n_28,
      \ap_CS_fsm_reg[39]\(1) => ap_CS_fsm_state40,
      \ap_CS_fsm_reg[39]\(0) => ap_CS_fsm_state39,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg => grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg,
      grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg_reg => grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_n_22,
      grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg_reg_0 => grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_n_27,
      grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg_reg_1 => grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_n_29,
      \grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0__0\(0) => \grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0__0\(1),
      \j_fu_240_reg[2]_0\(0) => ap_sig_allocacmp_j_3(2),
      \lhs_fu_236_reg[15]_0\(15 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataPSI_acc_V_50_out(15 downto 0),
      \or_ln182_6_reg_5510_reg[11]\(8 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0(12 downto 4),
      q0(15 downto 0) => dataUpsampledI_V_q0(15 downto 0)
    );
grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_n_28,
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394: entity work.design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_98
     port map (
      D(1 downto 0) => ap_NS_fsm(42 downto 41),
      Q(5) => ap_CS_fsm_state43,
      Q(4) => ap_CS_fsm_state42,
      Q(3) => ap_CS_fsm_state41,
      Q(2) => ap_CS_fsm_state40,
      Q(1) => ap_CS_fsm_state39,
      Q(0) => ap_CS_fsm_state38,
      S(0) => \ram_reg_0_i_157__0_n_13\,
      \ap_CS_fsm_reg[40]\ => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_45,
      \ap_CS_fsm_reg[41]\ => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_43,
      \ap_CS_fsm_reg[41]_0\ => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_44,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dataUpsampledI_V_address0(11 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataUpsampledI_V_address0(12 downto 1),
      grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg,
      \lhs_fu_236_reg[0]_0\ => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_42,
      \lhs_fu_236_reg[10]_0\ => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_32,
      \lhs_fu_236_reg[11]_0\ => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_31,
      \lhs_fu_236_reg[12]_0\ => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_30,
      \lhs_fu_236_reg[13]_0\ => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_29,
      \lhs_fu_236_reg[14]_0\ => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_28,
      \lhs_fu_236_reg[15]_0\ => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_27,
      \lhs_fu_236_reg[1]_0\ => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_41,
      \lhs_fu_236_reg[2]_0\ => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_40,
      \lhs_fu_236_reg[3]_0\ => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_39,
      \lhs_fu_236_reg[4]_0\ => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_38,
      \lhs_fu_236_reg[5]_0\ => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_37,
      \lhs_fu_236_reg[6]_0\ => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_36,
      \lhs_fu_236_reg[7]_0\ => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_35,
      \lhs_fu_236_reg[8]_0\ => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_34,
      \lhs_fu_236_reg[9]_0\ => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_33,
      q0(15 downto 0) => dataUpsampledI_V_q0(15 downto 0),
      \ram_reg_0_i_35__1\(7 downto 0) => or_ln182_7_reg_5516(11 downto 4),
      \ram_reg_0_i_35__1_0\(3) => \ram_reg_0_i_138__0_n_13\,
      \ram_reg_0_i_35__1_0\(2) => \ram_reg_0_i_139__0_n_13\,
      \ram_reg_0_i_35__1_0\(1) => \ram_reg_0_i_140__0_n_13\,
      \ram_reg_0_i_35__1_0\(0) => \ram_reg_0_i_141__0_n_13\,
      ram_reg_3(15 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_dataPSI_acc_V_49_out(15 downto 0),
      ram_reg_3_0(15 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataPSI_acc_V_50_out(15 downto 0),
      ram_reg_3_1 => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_28,
      ram_reg_3_2 => grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_n_27,
      ram_reg_3_3(0) => grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_dataUpsampledI_V_address0(0),
      ram_reg_3_4 => grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_n_29
    );
grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_45,
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401: entity work.design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_99
     port map (
      D(1 downto 0) => ap_NS_fsm(44 downto 43),
      Q(1) => ap_CS_fsm_state44,
      Q(0) => ap_CS_fsm_state43,
      S(1) => ram_reg_0_i_218_n_13,
      S(0) => ram_reg_0_i_219_n_13,
      \ap_CS_fsm_reg[42]\ => grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_n_29,
      ap_clk => ap_clk,
      ap_loop_init_int_reg(0) => p_0_in_0(1),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg => grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg,
      grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataUpsampledI_V_ce0 => grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataUpsampledI_V_ce0,
      \lhs_fu_236_reg[15]_0\(15 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataPSI_acc_V_52_out(15 downto 0),
      \or_ln182_8_reg_5522_reg[11]\(11 downto 1) => grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataUpsampledI_V_address0(12 downto 2),
      \or_ln182_8_reg_5522_reg[11]\(0) => grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataUpsampledI_V_address0(0),
      q0(15 downto 0) => dataUpsampledI_V_q0(15 downto 0),
      \ram_reg_0_i_93__0\(7 downto 0) => or_ln182_8_reg_5522(11 downto 4),
      \ram_reg_0_i_93__0_0\(2) => ram_reg_0_i_198_n_13,
      \ram_reg_0_i_93__0_0\(1) => ram_reg_0_i_199_n_13,
      \ram_reg_0_i_93__0_0\(0) => ram_reg_0_i_200_n_13
    );
grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_n_29,
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332: entity work.design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_9
     port map (
      D(1 downto 0) => ap_NS_fsm(26 downto 25),
      Q(8 downto 0) => i_11_reg_5443(12 downto 4),
      \ap_CS_fsm_reg[0]_0\ => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_n_25,
      \ap_CS_fsm_reg[24]\ => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_n_27,
      \ap_CS_fsm_reg[25]\ => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_n_26,
      \ap_CS_fsm_reg[25]_0\ => \ap_CS_fsm[25]_i_2_n_13\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg => grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg,
      grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg,
      \i_11_reg_5443_reg[11]\(11 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_dataUpsampledI_V_address0(12 downto 1),
      \lhs_fu_236_reg[15]_0\(15 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_dataPSI_acc_V_43_out(15 downto 0),
      q0(15 downto 0) => dataUpsampledI_V_q0(15 downto 0),
      \ram_reg_0_i_17__0\(3) => ap_CS_fsm_state30,
      \ram_reg_0_i_17__0\(2) => ap_CS_fsm_state28,
      \ram_reg_0_i_17__0\(1) => ap_CS_fsm_state26,
      \ram_reg_0_i_17__0\(0) => ap_CS_fsm_state25,
      \ram_reg_0_i_17__0_0\(0) => ap_CS_fsm_pp0_stage0
    );
grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_n_27,
      Q => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339: entity work.design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_215_10
     port map (
      ADDRARDADDR(12) => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_15,
      ADDRARDADDR(11) => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_16,
      ADDRARDADDR(10) => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_17,
      ADDRARDADDR(9) => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_18,
      ADDRARDADDR(8) => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_19,
      ADDRARDADDR(7) => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_20,
      ADDRARDADDR(6) => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_21,
      ADDRARDADDR(5) => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_22,
      ADDRARDADDR(4) => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_23,
      ADDRARDADDR(3) => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_24,
      ADDRARDADDR(2) => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_25,
      ADDRARDADDR(1) => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_26,
      ADDRARDADDR(0) => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_27,
      D(0) => ap_NS_fsm(57),
      Q(15) => ap_CS_fsm_state60,
      Q(14) => ap_CS_fsm_state59,
      Q(13) => ap_CS_fsm_state58,
      Q(12) => ap_CS_fsm_state57,
      Q(11) => ap_CS_fsm_state53,
      Q(10) => ap_CS_fsm_state51,
      Q(9) => ap_CS_fsm_state49,
      Q(8) => ap_CS_fsm_state47,
      Q(7) => ap_CS_fsm_state41,
      Q(6) => ap_CS_fsm_state39,
      Q(5) => ap_CS_fsm_state37,
      Q(4) => ap_CS_fsm_state35,
      Q(3) => ap_CS_fsm_state33,
      Q(2) => ap_CS_fsm_state31,
      Q(1) => ap_CS_fsm_state29,
      Q(0) => ap_CS_fsm_state27,
      WEA(0) => real_output_we0,
      ap_CS_fsm_state185 => ap_CS_fsm_state185,
      ap_CS_fsm_state186 => ap_CS_fsm_state186,
      ap_CS_fsm_state61 => ap_CS_fsm_state61,
      ap_CS_fsm_state62 => ap_CS_fsm_state62,
      ap_CS_fsm_state63 => ap_CS_fsm_state63,
      ap_CS_fsm_state64 => ap_CS_fsm_state64,
      ap_CS_fsm_state65 => ap_CS_fsm_state65,
      ap_CS_fsm_state66 => ap_CS_fsm_state66,
      ap_CS_fsm_state71 => ap_CS_fsm_state71,
      ap_CS_fsm_state72 => ap_CS_fsm_state72,
      ap_CS_fsm_state73 => ap_CS_fsm_state73,
      ap_CS_fsm_state74 => ap_CS_fsm_state74,
      ap_CS_fsm_state83 => ap_CS_fsm_state83,
      ap_CS_fsm_state84 => ap_CS_fsm_state84,
      ap_NS_fsm123_out => ap_NS_fsm123_out,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg_reg_0 => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_42,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      d0(15 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_real_output_d0(15 downto 0),
      dataPulseShapedI_V_ce0 => dataPulseShapedI_V_ce0,
      grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_done => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_done,
      grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg,
      \i_12_reg_5564_reg[12]\(12) => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_29,
      \i_12_reg_5564_reg[12]\(11) => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_30,
      \i_12_reg_5564_reg[12]\(10) => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_31,
      \i_12_reg_5564_reg[12]\(9) => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_32,
      \i_12_reg_5564_reg[12]\(8) => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_33,
      \i_12_reg_5564_reg[12]\(7) => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_34,
      \i_12_reg_5564_reg[12]\(6) => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_35,
      \i_12_reg_5564_reg[12]\(5) => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_36,
      \i_12_reg_5564_reg[12]\(4) => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_37,
      \i_12_reg_5564_reg[12]\(3) => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_38,
      \i_12_reg_5564_reg[12]\(2) => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_39,
      \i_12_reg_5564_reg[12]\(1) => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_40,
      \i_12_reg_5564_reg[12]\(0) => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_41,
      i_7_fu_680_reg(5 downto 0) => i_7_fu_680_reg(12 downto 7),
      q0(15 downto 0) => dataPulseShapedI_V_q0(15 downto 0),
      ram_reg_0 => dataPulseShapedI_V_U_n_13,
      ram_reg_0_i_20(8 downto 0) => i_11_reg_5443(12 downto 4),
      ram_reg_0_i_20_0(8 downto 0) => zext_ln193_fu_3411_p1(12 downto 4),
      ram_reg_0_i_45_0 => real_output_U_n_32,
      ram_reg_0_i_45_1 => real_output_U_n_40,
      ram_reg_0_i_45_2 => real_output_U_n_39,
      \ram_reg_0_i_50__0_0\ => real_output_U_n_46,
      ram_reg_0_i_88_0 => real_output_U_n_47,
      ram_reg_3 => dataPulseShapedI_V_U_n_44,
      ram_reg_3_0 => dataPulseShapedI_V_U_n_48,
      ram_reg_3_1 => dataPulseShapedI_V_U_n_45,
      ram_reg_3_10 => dataPulseShapedI_V_U_n_15,
      ram_reg_3_11 => dataPulseShapedI_V_U_n_25,
      ram_reg_3_12 => dataPulseShapedI_V_U_n_41,
      ram_reg_3_13 => dataPulseShapedI_V_U_n_26,
      ram_reg_3_14 => dataPulseShapedI_V_U_n_40,
      ram_reg_3_15 => dataPulseShapedI_V_U_n_16,
      ram_reg_3_16 => dataPulseShapedI_V_U_n_17,
      ram_reg_3_17 => dataPulseShapedI_V_U_n_27,
      ram_reg_3_18 => dataPulseShapedI_V_U_n_39,
      ram_reg_3_19 => dataPulseShapedI_V_U_n_28,
      ram_reg_3_2 => dataPulseShapedI_V_U_n_46,
      ram_reg_3_20 => dataPulseShapedI_V_U_n_38,
      ram_reg_3_21 => dataPulseShapedI_V_U_n_18,
      ram_reg_3_22 => dataPulseShapedI_V_U_n_37,
      ram_reg_3_23 => dataPulseShapedI_V_U_n_29,
      ram_reg_3_24 => dataPulseShapedI_V_U_n_19,
      ram_reg_3_25 => dataPulseShapedI_V_U_n_20,
      ram_reg_3_26 => dataPulseShapedI_V_U_n_30,
      ram_reg_3_27 => dataPulseShapedI_V_U_n_43,
      ram_reg_3_28 => dataPulseShapedI_V_U_n_21,
      ram_reg_3_29 => dataPulseShapedI_V_U_n_31,
      ram_reg_3_3 => dataPulseShapedI_V_U_n_33,
      ram_reg_3_30 => dataPulseShapedI_V_U_n_36,
      ram_reg_3_31 => dataPulseShapedI_V_U_n_32,
      ram_reg_3_32 => dataPulseShapedI_V_U_n_35,
      ram_reg_3_33 => dataPulseShapedI_V_U_n_22,
      ram_reg_3_34 => real_output_U_n_23,
      ram_reg_3_35 => real_output_U_n_26,
      ram_reg_3_36 => real_output_U_n_13,
      ram_reg_3_37 => real_output_U_n_29,
      ram_reg_3_38 => real_output_U_n_15,
      ram_reg_3_39 => real_output_U_n_48,
      ram_reg_3_4 => dataPulseShapedI_V_U_n_47,
      ram_reg_3_40 => real_output_U_n_21,
      ram_reg_3_41 => real_output_U_n_16,
      ram_reg_3_42 => real_output_U_n_50,
      ram_reg_3_43 => real_output_U_n_30,
      ram_reg_3_44 => real_output_U_n_19,
      ram_reg_3_45 => real_output_U_n_52,
      ram_reg_3_46 => real_output_U_n_28,
      ram_reg_3_47 => real_output_U_n_27,
      ram_reg_3_48 => real_output_U_n_20,
      ram_reg_3_49 => real_output_U_n_54,
      ram_reg_3_5 => dataPulseShapedI_V_U_n_34,
      ram_reg_3_50 => real_output_U_n_17,
      ram_reg_3_51 => real_output_U_n_14,
      ram_reg_3_52 => real_output_U_n_31,
      ram_reg_3_53 => real_output_U_n_22,
      ram_reg_3_54 => real_output_U_n_55,
      ram_reg_3_55 => real_output_U_n_51,
      ram_reg_3_56 => real_output_U_n_49,
      ram_reg_3_57 => real_output_U_n_34,
      ram_reg_3_58 => real_output_U_n_53,
      ram_reg_3_59 => real_output_U_n_24,
      ram_reg_3_6 => dataPulseShapedI_V_U_n_14,
      ram_reg_3_60(5 downto 0) => i_12_reg_5564(12 downto 7),
      ram_reg_3_61 => real_output_U_n_38,
      ram_reg_3_62 => real_output_U_n_35,
      ram_reg_3_63 => real_output_U_n_37,
      ram_reg_3_64 => real_output_U_n_41,
      ram_reg_3_65 => real_output_U_n_56,
      ram_reg_3_66 => real_output_U_n_33,
      ram_reg_3_67 => real_output_U_n_36,
      ram_reg_3_7 => dataPulseShapedI_V_U_n_24,
      ram_reg_3_8 => dataPulseShapedI_V_U_n_42,
      ram_reg_3_9 => dataPulseShapedI_V_U_n_23,
      we0 => dataPulseShapedI_V_U_n_53
    );
grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_42,
      Q => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg,
      R => ap_rst_n_inv
    );
\i_11_reg_5443_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => i_5_fu_676_reg(10),
      Q => i_11_reg_5443(10),
      R => '0'
    );
\i_11_reg_5443_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => i_5_fu_676_reg(11),
      Q => i_11_reg_5443(11),
      R => '0'
    );
\i_11_reg_5443_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => i_5_fu_676_reg(12),
      Q => i_11_reg_5443(12),
      R => '0'
    );
\i_11_reg_5443_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => i_5_fu_676_reg(4),
      Q => i_11_reg_5443(4),
      R => '0'
    );
\i_11_reg_5443_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => i_5_fu_676_reg(5),
      Q => i_11_reg_5443(5),
      R => '0'
    );
\i_11_reg_5443_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => i_5_fu_676_reg(6),
      Q => i_11_reg_5443(6),
      R => '0'
    );
\i_11_reg_5443_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => i_5_fu_676_reg(7),
      Q => i_11_reg_5443(7),
      R => '0'
    );
\i_11_reg_5443_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => i_5_fu_676_reg(8),
      Q => i_11_reg_5443(8),
      R => '0'
    );
\i_11_reg_5443_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => i_5_fu_676_reg(9),
      Q => i_11_reg_5443(9),
      R => '0'
    );
\i_12_reg_5564_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state59,
      D => i_7_fu_680_reg(10),
      Q => i_12_reg_5564(10),
      R => '0'
    );
\i_12_reg_5564_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state59,
      D => i_7_fu_680_reg(11),
      Q => i_12_reg_5564(11),
      R => '0'
    );
\i_12_reg_5564_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state59,
      D => i_7_fu_680_reg(12),
      Q => i_12_reg_5564(12),
      R => '0'
    );
\i_12_reg_5564_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state59,
      D => i_7_fu_680_reg(7),
      Q => i_12_reg_5564(7),
      R => '0'
    );
\i_12_reg_5564_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state59,
      D => i_7_fu_680_reg(8),
      Q => i_12_reg_5564(8),
      R => '0'
    );
\i_12_reg_5564_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state59,
      D => i_7_fu_680_reg(9),
      Q => i_12_reg_5564(9),
      R => '0'
    );
\i_1_fu_656[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_1_fu_656_reg(0),
      O => \i_1_fu_656[0]_i_1_n_13\
    );
\i_1_fu_656[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_1_fu_656_reg(1),
      I1 => i_1_fu_656_reg(0),
      O => add_ln61_fu_2589_p2(1)
    );
\i_1_fu_656[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => i_1_fu_656_reg(2),
      I1 => i_1_fu_656_reg(0),
      I2 => i_1_fu_656_reg(1),
      O => add_ln61_fu_2589_p2(2)
    );
\i_1_fu_656[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => i_1_fu_656_reg(3),
      I1 => i_1_fu_656_reg(1),
      I2 => i_1_fu_656_reg(0),
      I3 => i_1_fu_656_reg(2),
      O => add_ln61_fu_2589_p2(3)
    );
\i_1_fu_656[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => i_1_fu_656_reg(4),
      I1 => i_1_fu_656_reg(2),
      I2 => i_1_fu_656_reg(0),
      I3 => i_1_fu_656_reg(1),
      I4 => i_1_fu_656_reg(3),
      O => add_ln61_fu_2589_p2(4)
    );
\i_1_fu_656[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state229_in,
      I1 => icmp_ln33_fu_2472_p2,
      O => ap_NS_fsm130_out
    );
\i_1_fu_656[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => i_1_fu_656_reg(5),
      I1 => i_1_fu_656_reg(3),
      I2 => i_1_fu_656_reg(1),
      I3 => i_1_fu_656_reg(0),
      I4 => i_1_fu_656_reg(2),
      I5 => i_1_fu_656_reg(4),
      O => add_ln61_fu_2589_p2(5)
    );
\i_1_fu_656_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \i_1_fu_656[0]_i_1_n_13\,
      Q => i_1_fu_656_reg(0),
      R => ap_NS_fsm130_out
    );
\i_1_fu_656_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => add_ln61_fu_2589_p2(1),
      Q => i_1_fu_656_reg(1),
      R => ap_NS_fsm130_out
    );
\i_1_fu_656_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => add_ln61_fu_2589_p2(2),
      Q => i_1_fu_656_reg(2),
      R => ap_NS_fsm130_out
    );
\i_1_fu_656_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => add_ln61_fu_2589_p2(3),
      Q => i_1_fu_656_reg(3),
      R => ap_NS_fsm130_out
    );
\i_1_fu_656_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => add_ln61_fu_2589_p2(4),
      Q => i_1_fu_656_reg(4),
      R => ap_NS_fsm130_out
    );
\i_1_fu_656_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => add_ln61_fu_2589_p2(5),
      Q => i_1_fu_656_reg(5),
      R => ap_NS_fsm130_out
    );
\i_2_fu_660[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70700770"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_13_[2]\,
      I1 => \ap_CS_fsm[4]_i_2_n_13\,
      I2 => i_2_fu_660_reg(4),
      I3 => ap_CS_fsm_state5,
      I4 => tmp_2_fu_2793_p3,
      O => \i_2_fu_660[4]_i_1_n_13\
    );
\i_2_fu_660[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7007707070707070"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_13_[2]\,
      I1 => \ap_CS_fsm[4]_i_2_n_13\,
      I2 => i_2_fu_660_reg(5),
      I3 => tmp_2_fu_2793_p3,
      I4 => ap_CS_fsm_state5,
      I5 => i_2_fu_660_reg(4),
      O => \i_2_fu_660[5]_i_1_n_13\
    );
\i_2_fu_660[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7770707070707070"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_13_[2]\,
      I1 => \ap_CS_fsm[4]_i_2_n_13\,
      I2 => tmp_2_fu_2793_p3,
      I3 => ap_CS_fsm_state5,
      I4 => i_2_fu_660_reg(4),
      I5 => i_2_fu_660_reg(5),
      O => \i_2_fu_660[6]_i_1_n_13\
    );
\i_2_fu_660_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_2_fu_660[4]_i_1_n_13\,
      Q => i_2_fu_660_reg(4),
      R => '0'
    );
\i_2_fu_660_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_2_fu_660[5]_i_1_n_13\,
      Q => i_2_fu_660_reg(5),
      R => '0'
    );
\i_2_fu_660_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_2_fu_660[6]_i_1_n_13\,
      Q => tmp_2_fu_2793_p3,
      R => '0'
    );
\i_3_fu_664[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A666A666A666"
    )
        port map (
      I0 => i_3_fu_664_reg(4),
      I1 => ap_CS_fsm_state16,
      I2 => i_3_fu_664_reg(5),
      I3 => i_3_fu_664_reg(6),
      I4 => ap_CS_fsm_state5,
      I5 => tmp_2_fu_2793_p3,
      O => \i_3_fu_664[4]_i_1_n_13\
    );
\i_3_fu_664[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BCCCBCCCBCCC"
    )
        port map (
      I0 => i_3_fu_664_reg(6),
      I1 => i_3_fu_664_reg(5),
      I2 => ap_CS_fsm_state16,
      I3 => i_3_fu_664_reg(4),
      I4 => ap_CS_fsm_state5,
      I5 => tmp_2_fu_2793_p3,
      O => \i_3_fu_664[5]_i_1_n_13\
    );
\i_3_fu_664[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EAAAEAAAEAAA"
    )
        port map (
      I0 => i_3_fu_664_reg(6),
      I1 => i_3_fu_664_reg(5),
      I2 => ap_CS_fsm_state16,
      I3 => i_3_fu_664_reg(4),
      I4 => ap_CS_fsm_state5,
      I5 => tmp_2_fu_2793_p3,
      O => \i_3_fu_664[6]_i_1_n_13\
    );
\i_3_fu_664_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_3_fu_664[4]_i_1_n_13\,
      Q => i_3_fu_664_reg(4),
      R => '0'
    );
\i_3_fu_664_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_3_fu_664[5]_i_1_n_13\,
      Q => i_3_fu_664_reg(5),
      R => '0'
    );
\i_3_fu_664_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_3_fu_664[6]_i_1_n_13\,
      Q => i_3_fu_664_reg(6),
      R => '0'
    );
\i_4_fu_672[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_4_fu_672_reg(5),
      O => \i_4_fu_672[5]_i_2_n_13\
    );
\i_4_fu_672_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => \i_4_fu_672_reg[9]_i_1_n_19\,
      Q => i_4_fu_672_reg(10),
      R => ap_NS_fsm126_out
    );
\i_4_fu_672_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => \i_4_fu_672_reg[9]_i_1_n_18\,
      Q => i_4_fu_672_reg(11),
      R => ap_NS_fsm126_out
    );
\i_4_fu_672_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => \i_4_fu_672_reg[9]_i_1_n_17\,
      Q => i_4_fu_672_reg(12),
      R => ap_NS_fsm126_out
    );
\i_4_fu_672_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => \i_4_fu_672_reg[5]_i_1_n_20\,
      Q => i_4_fu_672_reg(5),
      R => ap_NS_fsm126_out
    );
\i_4_fu_672_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_4_fu_672_reg[5]_i_1_n_13\,
      CO(2) => \i_4_fu_672_reg[5]_i_1_n_14\,
      CO(1) => \i_4_fu_672_reg[5]_i_1_n_15\,
      CO(0) => \i_4_fu_672_reg[5]_i_1_n_16\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \i_4_fu_672_reg[5]_i_1_n_17\,
      O(2) => \i_4_fu_672_reg[5]_i_1_n_18\,
      O(1) => \i_4_fu_672_reg[5]_i_1_n_19\,
      O(0) => \i_4_fu_672_reg[5]_i_1_n_20\,
      S(3 downto 1) => i_4_fu_672_reg(8 downto 6),
      S(0) => \i_4_fu_672[5]_i_2_n_13\
    );
\i_4_fu_672_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => \i_4_fu_672_reg[5]_i_1_n_19\,
      Q => i_4_fu_672_reg(6),
      R => ap_NS_fsm126_out
    );
\i_4_fu_672_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => \i_4_fu_672_reg[5]_i_1_n_18\,
      Q => i_4_fu_672_reg(7),
      R => ap_NS_fsm126_out
    );
\i_4_fu_672_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => \i_4_fu_672_reg[5]_i_1_n_17\,
      Q => i_4_fu_672_reg(8),
      R => ap_NS_fsm126_out
    );
\i_4_fu_672_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => \i_4_fu_672_reg[9]_i_1_n_20\,
      Q => i_4_fu_672_reg(9),
      R => ap_NS_fsm126_out
    );
\i_4_fu_672_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_4_fu_672_reg[5]_i_1_n_13\,
      CO(3) => \NLW_i_4_fu_672_reg[9]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \i_4_fu_672_reg[9]_i_1_n_14\,
      CO(1) => \i_4_fu_672_reg[9]_i_1_n_15\,
      CO(0) => \i_4_fu_672_reg[9]_i_1_n_16\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_4_fu_672_reg[9]_i_1_n_17\,
      O(2) => \i_4_fu_672_reg[9]_i_1_n_18\,
      O(1) => \i_4_fu_672_reg[9]_i_1_n_19\,
      O(0) => \i_4_fu_672_reg[9]_i_1_n_20\,
      S(3 downto 0) => i_4_fu_672_reg(12 downto 9)
    );
\i_5_fu_676[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => ap_CS_fsm_state23,
      I1 => \ap_CS_fsm[23]_i_2_n_13\,
      I2 => j_fu_668_reg(4),
      I3 => j_fu_668_reg(5),
      I4 => j_fu_668_reg(6),
      I5 => j_fu_668_reg(3),
      O => ap_NS_fsm124_out
    );
\i_5_fu_676[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state25,
      I1 => \ap_CS_fsm[25]_i_2_n_13\,
      O => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg0
    );
\i_5_fu_676[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_5_fu_676_reg(4),
      O => \i_5_fu_676[4]_i_4_n_13\
    );
\i_5_fu_676_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg0,
      D => \i_5_fu_676_reg[8]_i_1_n_18\,
      Q => i_5_fu_676_reg(10),
      R => ap_NS_fsm124_out
    );
\i_5_fu_676_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg0,
      D => \i_5_fu_676_reg[8]_i_1_n_17\,
      Q => i_5_fu_676_reg(11),
      R => ap_NS_fsm124_out
    );
\i_5_fu_676_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg0,
      D => \i_5_fu_676_reg[12]_i_1_n_20\,
      Q => i_5_fu_676_reg(12),
      R => ap_NS_fsm124_out
    );
\i_5_fu_676_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_5_fu_676_reg[8]_i_1_n_13\,
      CO(3 downto 0) => \NLW_i_5_fu_676_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_i_5_fu_676_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \i_5_fu_676_reg[12]_i_1_n_20\,
      S(3 downto 1) => B"000",
      S(0) => i_5_fu_676_reg(12)
    );
\i_5_fu_676_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg0,
      D => \i_5_fu_676_reg[4]_i_3_n_20\,
      Q => i_5_fu_676_reg(4),
      R => ap_NS_fsm124_out
    );
\i_5_fu_676_reg[4]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_5_fu_676_reg[4]_i_3_n_13\,
      CO(2) => \i_5_fu_676_reg[4]_i_3_n_14\,
      CO(1) => \i_5_fu_676_reg[4]_i_3_n_15\,
      CO(0) => \i_5_fu_676_reg[4]_i_3_n_16\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \i_5_fu_676_reg[4]_i_3_n_17\,
      O(2) => \i_5_fu_676_reg[4]_i_3_n_18\,
      O(1) => \i_5_fu_676_reg[4]_i_3_n_19\,
      O(0) => \i_5_fu_676_reg[4]_i_3_n_20\,
      S(3 downto 1) => i_5_fu_676_reg(7 downto 5),
      S(0) => \i_5_fu_676[4]_i_4_n_13\
    );
\i_5_fu_676_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg0,
      D => \i_5_fu_676_reg[4]_i_3_n_19\,
      Q => i_5_fu_676_reg(5),
      R => ap_NS_fsm124_out
    );
\i_5_fu_676_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg0,
      D => \i_5_fu_676_reg[4]_i_3_n_18\,
      Q => i_5_fu_676_reg(6),
      R => ap_NS_fsm124_out
    );
\i_5_fu_676_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg0,
      D => \i_5_fu_676_reg[4]_i_3_n_17\,
      Q => i_5_fu_676_reg(7),
      R => ap_NS_fsm124_out
    );
\i_5_fu_676_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg0,
      D => \i_5_fu_676_reg[8]_i_1_n_20\,
      Q => i_5_fu_676_reg(8),
      R => ap_NS_fsm124_out
    );
\i_5_fu_676_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_5_fu_676_reg[4]_i_3_n_13\,
      CO(3) => \i_5_fu_676_reg[8]_i_1_n_13\,
      CO(2) => \i_5_fu_676_reg[8]_i_1_n_14\,
      CO(1) => \i_5_fu_676_reg[8]_i_1_n_15\,
      CO(0) => \i_5_fu_676_reg[8]_i_1_n_16\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_5_fu_676_reg[8]_i_1_n_17\,
      O(2) => \i_5_fu_676_reg[8]_i_1_n_18\,
      O(1) => \i_5_fu_676_reg[8]_i_1_n_19\,
      O(0) => \i_5_fu_676_reg[8]_i_1_n_20\,
      S(3 downto 0) => i_5_fu_676_reg(11 downto 8)
    );
\i_5_fu_676_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg0,
      D => \i_5_fu_676_reg[8]_i_1_n_19\,
      Q => i_5_fu_676_reg(9),
      R => ap_NS_fsm124_out
    );
\i_7_fu_680[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state25,
      I1 => \ap_CS_fsm[25]_i_2_n_13\,
      O => ap_NS_fsm123_out
    );
\i_7_fu_680[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_7_fu_680_reg(7),
      O => \i_7_fu_680[7]_i_4_n_13\
    );
\i_7_fu_680_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => \i_7_fu_680_reg[7]_i_3_n_17\,
      Q => i_7_fu_680_reg(10),
      R => ap_NS_fsm123_out
    );
\i_7_fu_680_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => \i_7_fu_680_reg[11]_i_1_n_20\,
      Q => i_7_fu_680_reg(11),
      R => ap_NS_fsm123_out
    );
\i_7_fu_680_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_7_fu_680_reg[7]_i_3_n_13\,
      CO(3 downto 1) => \NLW_i_7_fu_680_reg[11]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \i_7_fu_680_reg[11]_i_1_n_16\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_i_7_fu_680_reg[11]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \i_7_fu_680_reg[11]_i_1_n_19\,
      O(0) => \i_7_fu_680_reg[11]_i_1_n_20\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => i_7_fu_680_reg(12 downto 11)
    );
\i_7_fu_680_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => \i_7_fu_680_reg[11]_i_1_n_19\,
      Q => i_7_fu_680_reg(12),
      R => ap_NS_fsm123_out
    );
\i_7_fu_680_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => \i_7_fu_680_reg[7]_i_3_n_20\,
      Q => i_7_fu_680_reg(7),
      R => ap_NS_fsm123_out
    );
\i_7_fu_680_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_7_fu_680_reg[7]_i_3_n_13\,
      CO(2) => \i_7_fu_680_reg[7]_i_3_n_14\,
      CO(1) => \i_7_fu_680_reg[7]_i_3_n_15\,
      CO(0) => \i_7_fu_680_reg[7]_i_3_n_16\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \i_7_fu_680_reg[7]_i_3_n_17\,
      O(2) => \i_7_fu_680_reg[7]_i_3_n_18\,
      O(1) => \i_7_fu_680_reg[7]_i_3_n_19\,
      O(0) => \i_7_fu_680_reg[7]_i_3_n_20\,
      S(3 downto 1) => i_7_fu_680_reg(10 downto 8),
      S(0) => \i_7_fu_680[7]_i_4_n_13\
    );
\i_7_fu_680_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => \i_7_fu_680_reg[7]_i_3_n_19\,
      Q => i_7_fu_680_reg(8),
      R => ap_NS_fsm123_out
    );
\i_7_fu_680_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => \i_7_fu_680_reg[7]_i_3_n_18\,
      Q => i_7_fu_680_reg(9),
      R => ap_NS_fsm123_out
    );
\i_fu_560[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_fu_560_reg(0),
      O => \i_fu_560[0]_i_1_n_13\
    );
\i_fu_560[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_fu_560_reg(0),
      I1 => i_fu_560_reg(1),
      O => add_ln33_fu_2478_p2(1)
    );
\i_fu_560[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => i_fu_560_reg(2),
      I1 => i_fu_560_reg(1),
      I2 => i_fu_560_reg(0),
      O => add_ln33_fu_2478_p2(2)
    );
\i_fu_560[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => i_fu_560_reg(3),
      I1 => i_fu_560_reg(0),
      I2 => i_fu_560_reg(1),
      I3 => i_fu_560_reg(2),
      O => add_ln33_fu_2478_p2(3)
    );
\i_fu_560[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => i_fu_560_reg(4),
      I1 => i_fu_560_reg(2),
      I2 => i_fu_560_reg(1),
      I3 => i_fu_560_reg(0),
      I4 => i_fu_560_reg(3),
      O => add_ln33_fu_2478_p2(4)
    );
\i_fu_560[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => i_fu_560_reg(5),
      I1 => i_fu_560_reg(3),
      I2 => i_fu_560_reg(0),
      I3 => i_fu_560_reg(1),
      I4 => i_fu_560_reg(2),
      I5 => i_fu_560_reg(4),
      O => add_ln33_fu_2478_p2(5)
    );
\i_fu_560_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_i_TREADY_int_regslice,
      D => \i_fu_560[0]_i_1_n_13\,
      Q => i_fu_560_reg(0),
      R => ap_NS_fsm131_out
    );
\i_fu_560_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_i_TREADY_int_regslice,
      D => add_ln33_fu_2478_p2(1),
      Q => i_fu_560_reg(1),
      R => ap_NS_fsm131_out
    );
\i_fu_560_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_i_TREADY_int_regslice,
      D => add_ln33_fu_2478_p2(2),
      Q => i_fu_560_reg(2),
      R => ap_NS_fsm131_out
    );
\i_fu_560_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_i_TREADY_int_regslice,
      D => add_ln33_fu_2478_p2(3),
      Q => i_fu_560_reg(3),
      R => ap_NS_fsm131_out
    );
\i_fu_560_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_i_TREADY_int_regslice,
      D => add_ln33_fu_2478_p2(4),
      Q => i_fu_560_reg(4),
      R => ap_NS_fsm131_out
    );
\i_fu_560_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_i_TREADY_int_regslice,
      D => add_ln33_fu_2478_p2(5),
      Q => i_fu_560_reg(5),
      R => ap_NS_fsm131_out
    );
\j_fu_668[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j_fu_668_reg(0),
      O => add_ln166_fu_3336_p2(0)
    );
\j_fu_668[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => j_fu_668_reg(1),
      I1 => j_fu_668_reg(0),
      O => add_ln166_fu_3336_p2(1)
    );
\j_fu_668[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => j_fu_668_reg(2),
      I1 => j_fu_668_reg(0),
      I2 => j_fu_668_reg(1),
      O => add_ln166_fu_3336_p2(2)
    );
\j_fu_668[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => j_fu_668_reg(3),
      I1 => j_fu_668_reg(1),
      I2 => j_fu_668_reg(0),
      I3 => j_fu_668_reg(2),
      O => add_ln166_fu_3336_p2(3)
    );
\j_fu_668[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => j_fu_668_reg(4),
      I1 => j_fu_668_reg(2),
      I2 => j_fu_668_reg(0),
      I3 => j_fu_668_reg(1),
      I4 => j_fu_668_reg(3),
      O => add_ln166_fu_3336_p2(4)
    );
\j_fu_668[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => j_fu_668_reg(5),
      I1 => j_fu_668_reg(3),
      I2 => j_fu_668_reg(1),
      I3 => j_fu_668_reg(0),
      I4 => j_fu_668_reg(2),
      I5 => j_fu_668_reg(4),
      O => add_ln166_fu_3336_p2(5)
    );
\j_fu_668[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => j_fu_668_reg(6),
      I1 => \j_fu_668[7]_i_3_n_13\,
      O => add_ln166_fu_3336_p2(6)
    );
\j_fu_668[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_CS_fsm_state16,
      I1 => i_3_fu_664_reg(5),
      I2 => i_3_fu_664_reg(6),
      O => ap_NS_fsm126_out
    );
\j_fu_668[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => j_fu_668_reg(7),
      I1 => \j_fu_668[7]_i_3_n_13\,
      I2 => j_fu_668_reg(6),
      O => add_ln166_fu_3336_p2(7)
    );
\j_fu_668[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => j_fu_668_reg(5),
      I1 => j_fu_668_reg(3),
      I2 => j_fu_668_reg(1),
      I3 => j_fu_668_reg(0),
      I4 => j_fu_668_reg(2),
      I5 => j_fu_668_reg(4),
      O => \j_fu_668[7]_i_3_n_13\
    );
\j_fu_668_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(23),
      D => add_ln166_fu_3336_p2(0),
      Q => j_fu_668_reg(0),
      R => ap_NS_fsm126_out
    );
\j_fu_668_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(23),
      D => add_ln166_fu_3336_p2(1),
      Q => j_fu_668_reg(1),
      R => ap_NS_fsm126_out
    );
\j_fu_668_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(23),
      D => add_ln166_fu_3336_p2(2),
      Q => j_fu_668_reg(2),
      R => ap_NS_fsm126_out
    );
\j_fu_668_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(23),
      D => add_ln166_fu_3336_p2(3),
      Q => j_fu_668_reg(3),
      R => ap_NS_fsm126_out
    );
\j_fu_668_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(23),
      D => add_ln166_fu_3336_p2(4),
      Q => j_fu_668_reg(4),
      R => ap_NS_fsm126_out
    );
\j_fu_668_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(23),
      D => add_ln166_fu_3336_p2(5),
      Q => j_fu_668_reg(5),
      R => ap_NS_fsm126_out
    );
\j_fu_668_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(23),
      D => add_ln166_fu_3336_p2(6),
      Q => j_fu_668_reg(6),
      R => ap_NS_fsm126_out
    );
\j_fu_668_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(23),
      D => add_ln166_fu_3336_p2(7),
      Q => j_fu_668_reg(7),
      R => ap_NS_fsm126_out
    );
\or_ln182_10_reg_5534_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state47,
      D => i_11_reg_5443(10),
      Q => or_ln182_10_reg_5534(10),
      R => '0'
    );
\or_ln182_10_reg_5534_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state47,
      D => i_11_reg_5443(11),
      Q => or_ln182_10_reg_5534(11),
      R => '0'
    );
\or_ln182_10_reg_5534_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state47,
      D => i_11_reg_5443(12),
      Q => or_ln182_10_reg_5534(12),
      R => '0'
    );
\or_ln182_10_reg_5534_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state47,
      D => i_11_reg_5443(4),
      Q => or_ln182_10_reg_5534(4),
      R => '0'
    );
\or_ln182_10_reg_5534_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state47,
      D => i_11_reg_5443(5),
      Q => or_ln182_10_reg_5534(5),
      R => '0'
    );
\or_ln182_10_reg_5534_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state47,
      D => i_11_reg_5443(6),
      Q => or_ln182_10_reg_5534(6),
      R => '0'
    );
\or_ln182_10_reg_5534_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state47,
      D => i_11_reg_5443(7),
      Q => or_ln182_10_reg_5534(7),
      R => '0'
    );
\or_ln182_10_reg_5534_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state47,
      D => i_11_reg_5443(8),
      Q => or_ln182_10_reg_5534(8),
      R => '0'
    );
\or_ln182_10_reg_5534_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state47,
      D => i_11_reg_5443(9),
      Q => or_ln182_10_reg_5534(9),
      R => '0'
    );
\or_ln182_11_reg_5540_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state49,
      D => i_11_reg_5443(10),
      Q => or_ln182_11_reg_5540(10),
      R => '0'
    );
\or_ln182_11_reg_5540_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state49,
      D => i_11_reg_5443(11),
      Q => or_ln182_11_reg_5540(11),
      R => '0'
    );
\or_ln182_11_reg_5540_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state49,
      D => i_11_reg_5443(12),
      Q => or_ln182_11_reg_5540(12),
      R => '0'
    );
\or_ln182_11_reg_5540_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state49,
      D => i_11_reg_5443(4),
      Q => or_ln182_11_reg_5540(4),
      R => '0'
    );
\or_ln182_11_reg_5540_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state49,
      D => i_11_reg_5443(5),
      Q => or_ln182_11_reg_5540(5),
      R => '0'
    );
\or_ln182_11_reg_5540_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state49,
      D => i_11_reg_5443(6),
      Q => or_ln182_11_reg_5540(6),
      R => '0'
    );
\or_ln182_11_reg_5540_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state49,
      D => i_11_reg_5443(7),
      Q => or_ln182_11_reg_5540(7),
      R => '0'
    );
\or_ln182_11_reg_5540_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state49,
      D => i_11_reg_5443(8),
      Q => or_ln182_11_reg_5540(8),
      R => '0'
    );
\or_ln182_11_reg_5540_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state49,
      D => i_11_reg_5443(9),
      Q => or_ln182_11_reg_5540(9),
      R => '0'
    );
\or_ln182_12_reg_5546_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state51,
      D => i_11_reg_5443(10),
      Q => or_ln182_12_reg_5546(10),
      R => '0'
    );
\or_ln182_12_reg_5546_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state51,
      D => i_11_reg_5443(11),
      Q => or_ln182_12_reg_5546(11),
      R => '0'
    );
\or_ln182_12_reg_5546_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state51,
      D => i_11_reg_5443(12),
      Q => or_ln182_12_reg_5546(12),
      R => '0'
    );
\or_ln182_12_reg_5546_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state51,
      D => i_11_reg_5443(4),
      Q => or_ln182_12_reg_5546(4),
      R => '0'
    );
\or_ln182_12_reg_5546_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state51,
      D => i_11_reg_5443(5),
      Q => or_ln182_12_reg_5546(5),
      R => '0'
    );
\or_ln182_12_reg_5546_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state51,
      D => i_11_reg_5443(6),
      Q => or_ln182_12_reg_5546(6),
      R => '0'
    );
\or_ln182_12_reg_5546_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state51,
      D => i_11_reg_5443(7),
      Q => or_ln182_12_reg_5546(7),
      R => '0'
    );
\or_ln182_12_reg_5546_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state51,
      D => i_11_reg_5443(8),
      Q => or_ln182_12_reg_5546(8),
      R => '0'
    );
\or_ln182_12_reg_5546_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state51,
      D => i_11_reg_5443(9),
      Q => or_ln182_12_reg_5546(9),
      R => '0'
    );
\or_ln182_13_reg_5552_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state53,
      D => i_11_reg_5443(10),
      Q => or_ln182_13_reg_5552(10),
      R => '0'
    );
\or_ln182_13_reg_5552_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state53,
      D => i_11_reg_5443(11),
      Q => or_ln182_13_reg_5552(11),
      R => '0'
    );
\or_ln182_13_reg_5552_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state53,
      D => i_11_reg_5443(12),
      Q => or_ln182_13_reg_5552(12),
      R => '0'
    );
\or_ln182_13_reg_5552_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state53,
      D => i_11_reg_5443(4),
      Q => or_ln182_13_reg_5552(4),
      R => '0'
    );
\or_ln182_13_reg_5552_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state53,
      D => i_11_reg_5443(5),
      Q => or_ln182_13_reg_5552(5),
      R => '0'
    );
\or_ln182_13_reg_5552_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state53,
      D => i_11_reg_5443(6),
      Q => or_ln182_13_reg_5552(6),
      R => '0'
    );
\or_ln182_13_reg_5552_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state53,
      D => i_11_reg_5443(7),
      Q => or_ln182_13_reg_5552(7),
      R => '0'
    );
\or_ln182_13_reg_5552_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state53,
      D => i_11_reg_5443(8),
      Q => or_ln182_13_reg_5552(8),
      R => '0'
    );
\or_ln182_13_reg_5552_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state53,
      D => i_11_reg_5443(9),
      Q => or_ln182_13_reg_5552(9),
      R => '0'
    );
\or_ln182_14_reg_5558_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state55,
      D => i_11_reg_5443(10),
      Q => zext_ln193_14_fu_3607_p1(10),
      R => '0'
    );
\or_ln182_14_reg_5558_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state55,
      D => i_11_reg_5443(11),
      Q => zext_ln193_14_fu_3607_p1(11),
      R => '0'
    );
\or_ln182_14_reg_5558_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state55,
      D => i_11_reg_5443(12),
      Q => zext_ln193_14_fu_3607_p1(12),
      R => '0'
    );
\or_ln182_14_reg_5558_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state55,
      D => i_11_reg_5443(4),
      Q => zext_ln193_14_fu_3607_p1(4),
      R => '0'
    );
\or_ln182_14_reg_5558_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state55,
      D => i_11_reg_5443(5),
      Q => zext_ln193_14_fu_3607_p1(5),
      R => '0'
    );
\or_ln182_14_reg_5558_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state55,
      D => i_11_reg_5443(6),
      Q => zext_ln193_14_fu_3607_p1(6),
      R => '0'
    );
\or_ln182_14_reg_5558_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state55,
      D => i_11_reg_5443(7),
      Q => zext_ln193_14_fu_3607_p1(7),
      R => '0'
    );
\or_ln182_14_reg_5558_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state55,
      D => i_11_reg_5443(8),
      Q => zext_ln193_14_fu_3607_p1(8),
      R => '0'
    );
\or_ln182_14_reg_5558_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state55,
      D => i_11_reg_5443(9),
      Q => zext_ln193_14_fu_3607_p1(9),
      R => '0'
    );
\or_ln182_1_reg_5480_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => i_11_reg_5443(10),
      Q => or_ln182_1_reg_5480(10),
      R => '0'
    );
\or_ln182_1_reg_5480_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => i_11_reg_5443(11),
      Q => or_ln182_1_reg_5480(11),
      R => '0'
    );
\or_ln182_1_reg_5480_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => i_11_reg_5443(12),
      Q => or_ln182_1_reg_5480(12),
      R => '0'
    );
\or_ln182_1_reg_5480_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => i_11_reg_5443(4),
      Q => or_ln182_1_reg_5480(4),
      R => '0'
    );
\or_ln182_1_reg_5480_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => i_11_reg_5443(5),
      Q => or_ln182_1_reg_5480(5),
      R => '0'
    );
\or_ln182_1_reg_5480_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => i_11_reg_5443(6),
      Q => or_ln182_1_reg_5480(6),
      R => '0'
    );
\or_ln182_1_reg_5480_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => i_11_reg_5443(7),
      Q => or_ln182_1_reg_5480(7),
      R => '0'
    );
\or_ln182_1_reg_5480_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => i_11_reg_5443(8),
      Q => or_ln182_1_reg_5480(8),
      R => '0'
    );
\or_ln182_1_reg_5480_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => i_11_reg_5443(9),
      Q => or_ln182_1_reg_5480(9),
      R => '0'
    );
\or_ln182_2_reg_5486_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state31,
      D => i_11_reg_5443(10),
      Q => zext_ln193_2_fu_3439_p1(10),
      R => '0'
    );
\or_ln182_2_reg_5486_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state31,
      D => i_11_reg_5443(11),
      Q => zext_ln193_2_fu_3439_p1(11),
      R => '0'
    );
\or_ln182_2_reg_5486_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state31,
      D => i_11_reg_5443(12),
      Q => zext_ln193_2_fu_3439_p1(12),
      R => '0'
    );
\or_ln182_2_reg_5486_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state31,
      D => i_11_reg_5443(4),
      Q => zext_ln193_2_fu_3439_p1(4),
      R => '0'
    );
\or_ln182_2_reg_5486_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state31,
      D => i_11_reg_5443(5),
      Q => zext_ln193_2_fu_3439_p1(5),
      R => '0'
    );
\or_ln182_2_reg_5486_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state31,
      D => i_11_reg_5443(6),
      Q => zext_ln193_2_fu_3439_p1(6),
      R => '0'
    );
\or_ln182_2_reg_5486_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state31,
      D => i_11_reg_5443(7),
      Q => zext_ln193_2_fu_3439_p1(7),
      R => '0'
    );
\or_ln182_2_reg_5486_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state31,
      D => i_11_reg_5443(8),
      Q => zext_ln193_2_fu_3439_p1(8),
      R => '0'
    );
\or_ln182_2_reg_5486_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state31,
      D => i_11_reg_5443(9),
      Q => zext_ln193_2_fu_3439_p1(9),
      R => '0'
    );
\or_ln182_3_reg_5492_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state33,
      D => i_11_reg_5443(10),
      Q => or_ln182_3_reg_5492(10),
      R => '0'
    );
\or_ln182_3_reg_5492_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state33,
      D => i_11_reg_5443(11),
      Q => or_ln182_3_reg_5492(11),
      R => '0'
    );
\or_ln182_3_reg_5492_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state33,
      D => i_11_reg_5443(12),
      Q => or_ln182_3_reg_5492(12),
      R => '0'
    );
\or_ln182_3_reg_5492_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state33,
      D => i_11_reg_5443(4),
      Q => or_ln182_3_reg_5492(4),
      R => '0'
    );
\or_ln182_3_reg_5492_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state33,
      D => i_11_reg_5443(5),
      Q => or_ln182_3_reg_5492(5),
      R => '0'
    );
\or_ln182_3_reg_5492_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state33,
      D => i_11_reg_5443(6),
      Q => or_ln182_3_reg_5492(6),
      R => '0'
    );
\or_ln182_3_reg_5492_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state33,
      D => i_11_reg_5443(7),
      Q => or_ln182_3_reg_5492(7),
      R => '0'
    );
\or_ln182_3_reg_5492_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state33,
      D => i_11_reg_5443(8),
      Q => or_ln182_3_reg_5492(8),
      R => '0'
    );
\or_ln182_3_reg_5492_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state33,
      D => i_11_reg_5443(9),
      Q => or_ln182_3_reg_5492(9),
      R => '0'
    );
\or_ln182_4_reg_5498_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state35,
      D => i_11_reg_5443(10),
      Q => or_ln182_4_reg_5498(10),
      R => '0'
    );
\or_ln182_4_reg_5498_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state35,
      D => i_11_reg_5443(11),
      Q => or_ln182_4_reg_5498(11),
      R => '0'
    );
\or_ln182_4_reg_5498_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state35,
      D => i_11_reg_5443(12),
      Q => or_ln182_4_reg_5498(12),
      R => '0'
    );
\or_ln182_4_reg_5498_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state35,
      D => i_11_reg_5443(4),
      Q => or_ln182_4_reg_5498(4),
      R => '0'
    );
\or_ln182_4_reg_5498_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state35,
      D => i_11_reg_5443(5),
      Q => or_ln182_4_reg_5498(5),
      R => '0'
    );
\or_ln182_4_reg_5498_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state35,
      D => i_11_reg_5443(6),
      Q => or_ln182_4_reg_5498(6),
      R => '0'
    );
\or_ln182_4_reg_5498_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state35,
      D => i_11_reg_5443(7),
      Q => or_ln182_4_reg_5498(7),
      R => '0'
    );
\or_ln182_4_reg_5498_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state35,
      D => i_11_reg_5443(8),
      Q => or_ln182_4_reg_5498(8),
      R => '0'
    );
\or_ln182_4_reg_5498_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state35,
      D => i_11_reg_5443(9),
      Q => or_ln182_4_reg_5498(9),
      R => '0'
    );
\or_ln182_5_reg_5504_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state37,
      D => i_11_reg_5443(10),
      Q => or_ln182_5_reg_5504(10),
      R => '0'
    );
\or_ln182_5_reg_5504_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state37,
      D => i_11_reg_5443(11),
      Q => or_ln182_5_reg_5504(11),
      R => '0'
    );
\or_ln182_5_reg_5504_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state37,
      D => i_11_reg_5443(12),
      Q => or_ln182_5_reg_5504(12),
      R => '0'
    );
\or_ln182_5_reg_5504_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state37,
      D => i_11_reg_5443(4),
      Q => or_ln182_5_reg_5504(4),
      R => '0'
    );
\or_ln182_5_reg_5504_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state37,
      D => i_11_reg_5443(5),
      Q => or_ln182_5_reg_5504(5),
      R => '0'
    );
\or_ln182_5_reg_5504_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state37,
      D => i_11_reg_5443(6),
      Q => or_ln182_5_reg_5504(6),
      R => '0'
    );
\or_ln182_5_reg_5504_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state37,
      D => i_11_reg_5443(7),
      Q => or_ln182_5_reg_5504(7),
      R => '0'
    );
\or_ln182_5_reg_5504_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state37,
      D => i_11_reg_5443(8),
      Q => or_ln182_5_reg_5504(8),
      R => '0'
    );
\or_ln182_5_reg_5504_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state37,
      D => i_11_reg_5443(9),
      Q => or_ln182_5_reg_5504(9),
      R => '0'
    );
\or_ln182_6_reg_5510_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state39,
      D => i_11_reg_5443(10),
      Q => zext_ln193_6_fu_3495_p1(10),
      R => '0'
    );
\or_ln182_6_reg_5510_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state39,
      D => i_11_reg_5443(11),
      Q => zext_ln193_6_fu_3495_p1(11),
      R => '0'
    );
\or_ln182_6_reg_5510_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state39,
      D => i_11_reg_5443(12),
      Q => zext_ln193_6_fu_3495_p1(12),
      R => '0'
    );
\or_ln182_6_reg_5510_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state39,
      D => i_11_reg_5443(4),
      Q => zext_ln193_6_fu_3495_p1(4),
      R => '0'
    );
\or_ln182_6_reg_5510_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state39,
      D => i_11_reg_5443(5),
      Q => zext_ln193_6_fu_3495_p1(5),
      R => '0'
    );
\or_ln182_6_reg_5510_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state39,
      D => i_11_reg_5443(6),
      Q => zext_ln193_6_fu_3495_p1(6),
      R => '0'
    );
\or_ln182_6_reg_5510_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state39,
      D => i_11_reg_5443(7),
      Q => zext_ln193_6_fu_3495_p1(7),
      R => '0'
    );
\or_ln182_6_reg_5510_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state39,
      D => i_11_reg_5443(8),
      Q => zext_ln193_6_fu_3495_p1(8),
      R => '0'
    );
\or_ln182_6_reg_5510_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state39,
      D => i_11_reg_5443(9),
      Q => zext_ln193_6_fu_3495_p1(9),
      R => '0'
    );
\or_ln182_7_reg_5516_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => i_11_reg_5443(10),
      Q => or_ln182_7_reg_5516(10),
      R => '0'
    );
\or_ln182_7_reg_5516_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => i_11_reg_5443(11),
      Q => or_ln182_7_reg_5516(11),
      R => '0'
    );
\or_ln182_7_reg_5516_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => i_11_reg_5443(12),
      Q => or_ln182_7_reg_5516(12),
      R => '0'
    );
\or_ln182_7_reg_5516_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => i_11_reg_5443(4),
      Q => or_ln182_7_reg_5516(4),
      R => '0'
    );
\or_ln182_7_reg_5516_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => i_11_reg_5443(5),
      Q => or_ln182_7_reg_5516(5),
      R => '0'
    );
\or_ln182_7_reg_5516_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => i_11_reg_5443(6),
      Q => or_ln182_7_reg_5516(6),
      R => '0'
    );
\or_ln182_7_reg_5516_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => i_11_reg_5443(7),
      Q => or_ln182_7_reg_5516(7),
      R => '0'
    );
\or_ln182_7_reg_5516_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => i_11_reg_5443(8),
      Q => or_ln182_7_reg_5516(8),
      R => '0'
    );
\or_ln182_7_reg_5516_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => i_11_reg_5443(9),
      Q => or_ln182_7_reg_5516(9),
      R => '0'
    );
\or_ln182_8_reg_5522_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state43,
      D => i_11_reg_5443(10),
      Q => or_ln182_8_reg_5522(10),
      R => '0'
    );
\or_ln182_8_reg_5522_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state43,
      D => i_11_reg_5443(11),
      Q => or_ln182_8_reg_5522(11),
      R => '0'
    );
\or_ln182_8_reg_5522_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state43,
      D => i_11_reg_5443(12),
      Q => or_ln182_8_reg_5522(12),
      R => '0'
    );
\or_ln182_8_reg_5522_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state43,
      D => i_11_reg_5443(4),
      Q => or_ln182_8_reg_5522(4),
      R => '0'
    );
\or_ln182_8_reg_5522_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state43,
      D => i_11_reg_5443(5),
      Q => or_ln182_8_reg_5522(5),
      R => '0'
    );
\or_ln182_8_reg_5522_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state43,
      D => i_11_reg_5443(6),
      Q => or_ln182_8_reg_5522(6),
      R => '0'
    );
\or_ln182_8_reg_5522_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state43,
      D => i_11_reg_5443(7),
      Q => or_ln182_8_reg_5522(7),
      R => '0'
    );
\or_ln182_8_reg_5522_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state43,
      D => i_11_reg_5443(8),
      Q => or_ln182_8_reg_5522(8),
      R => '0'
    );
\or_ln182_8_reg_5522_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state43,
      D => i_11_reg_5443(9),
      Q => or_ln182_8_reg_5522(9),
      R => '0'
    );
\or_ln182_9_reg_5528_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state45,
      D => i_11_reg_5443(10),
      Q => or_ln182_9_reg_5528(10),
      R => '0'
    );
\or_ln182_9_reg_5528_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state45,
      D => i_11_reg_5443(11),
      Q => or_ln182_9_reg_5528(11),
      R => '0'
    );
\or_ln182_9_reg_5528_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state45,
      D => i_11_reg_5443(12),
      Q => or_ln182_9_reg_5528(12),
      R => '0'
    );
\or_ln182_9_reg_5528_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state45,
      D => i_11_reg_5443(4),
      Q => or_ln182_9_reg_5528(4),
      R => '0'
    );
\or_ln182_9_reg_5528_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state45,
      D => i_11_reg_5443(5),
      Q => or_ln182_9_reg_5528(5),
      R => '0'
    );
\or_ln182_9_reg_5528_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state45,
      D => i_11_reg_5443(6),
      Q => or_ln182_9_reg_5528(6),
      R => '0'
    );
\or_ln182_9_reg_5528_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state45,
      D => i_11_reg_5443(7),
      Q => or_ln182_9_reg_5528(7),
      R => '0'
    );
\or_ln182_9_reg_5528_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state45,
      D => i_11_reg_5443(8),
      Q => or_ln182_9_reg_5528(8),
      R => '0'
    );
\or_ln182_9_reg_5528_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state45,
      D => i_11_reg_5443(9),
      Q => or_ln182_9_reg_5528(9),
      R => '0'
    );
\or_ln182_reg_5474_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => i_11_reg_5443(10),
      Q => zext_ln193_fu_3411_p1(10),
      R => '0'
    );
\or_ln182_reg_5474_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => i_11_reg_5443(11),
      Q => zext_ln193_fu_3411_p1(11),
      R => '0'
    );
\or_ln182_reg_5474_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => i_11_reg_5443(12),
      Q => zext_ln193_fu_3411_p1(12),
      R => '0'
    );
\or_ln182_reg_5474_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => i_11_reg_5443(4),
      Q => zext_ln193_fu_3411_p1(4),
      R => '0'
    );
\or_ln182_reg_5474_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => i_11_reg_5443(5),
      Q => zext_ln193_fu_3411_p1(5),
      R => '0'
    );
\or_ln182_reg_5474_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => i_11_reg_5443(6),
      Q => zext_ln193_fu_3411_p1(6),
      R => '0'
    );
\or_ln182_reg_5474_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => i_11_reg_5443(7),
      Q => zext_ln193_fu_3411_p1(7),
      R => '0'
    );
\or_ln182_reg_5474_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => i_11_reg_5443(8),
      Q => zext_ln193_fu_3411_p1(8),
      R => '0'
    );
\or_ln182_reg_5474_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => i_11_reg_5443(9),
      Q => zext_ln193_fu_3411_p1(9),
      R => '0'
    );
preamble_bpskI_U: entity work.design_1_transmitter_0_1_transmitter_preamble_bpskI_ROM_AUTO_1R
     port map (
      DIADI(0) => symbolsI_V_d0(15),
      Q(10) => ap_CS_fsm_state18,
      Q(9) => ap_CS_fsm_state17,
      Q(8) => ap_CS_fsm_state16,
      Q(7) => ap_CS_fsm_state15,
      Q(6) => ap_CS_fsm_state12,
      Q(5) => ap_CS_fsm_state11,
      Q(4) => ap_CS_fsm_state10,
      Q(3) => ap_CS_fsm_state9,
      Q(2) => ap_CS_fsm_state8,
      Q(1) => ap_CS_fsm_state6,
      Q(0) => ap_CS_fsm_state5,
      ap_clk => ap_clk,
      \q0_reg[15]_0\ => symbolsI_V_U_n_29,
      \q0_reg[15]_1\ => symbolsI_V_U_n_30,
      ram_reg => symbolsI_V_U_n_31,
      zext_ln138_reg_5142_reg(0) => zext_ln138_reg_5142_reg(3)
    );
\ram_reg_0_i_134__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => or_ln182_3_reg_5492(12),
      O => \ram_reg_0_i_134__1_n_13\
    );
\ram_reg_0_i_135__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => or_ln182_3_reg_5492(11),
      O => \ram_reg_0_i_135__1_n_13\
    );
\ram_reg_0_i_136__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => or_ln182_3_reg_5492(10),
      O => \ram_reg_0_i_136__0_n_13\
    );
\ram_reg_0_i_137__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => or_ln182_3_reg_5492(9),
      O => \ram_reg_0_i_137__0_n_13\
    );
\ram_reg_0_i_138__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => or_ln182_7_reg_5516(12),
      O => \ram_reg_0_i_138__0_n_13\
    );
\ram_reg_0_i_139__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => or_ln182_7_reg_5516(11),
      O => \ram_reg_0_i_139__0_n_13\
    );
\ram_reg_0_i_140__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => or_ln182_7_reg_5516(10),
      O => \ram_reg_0_i_140__0_n_13\
    );
\ram_reg_0_i_141__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => or_ln182_7_reg_5516(9),
      O => \ram_reg_0_i_141__0_n_13\
    );
\ram_reg_0_i_153__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => or_ln182_3_reg_5492(8),
      O => \ram_reg_0_i_153__0_n_13\
    );
\ram_reg_0_i_157__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => or_ln182_7_reg_5516(8),
      O => \ram_reg_0_i_157__0_n_13\
    );
ram_reg_0_i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => or_ln182_13_reg_5552(12),
      O => ram_reg_0_i_185_n_13
    );
ram_reg_0_i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => or_ln182_13_reg_5552(11),
      O => ram_reg_0_i_186_n_13
    );
ram_reg_0_i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => or_ln182_13_reg_5552(10),
      O => ram_reg_0_i_187_n_13
    );
ram_reg_0_i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => or_ln182_13_reg_5552(9),
      O => ram_reg_0_i_188_n_13
    );
ram_reg_0_i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => or_ln182_11_reg_5540(12),
      O => ram_reg_0_i_189_n_13
    );
ram_reg_0_i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => or_ln182_11_reg_5540(11),
      O => ram_reg_0_i_190_n_13
    );
ram_reg_0_i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => or_ln182_11_reg_5540(10),
      O => ram_reg_0_i_191_n_13
    );
ram_reg_0_i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => or_ln182_11_reg_5540(9),
      O => ram_reg_0_i_192_n_13
    );
ram_reg_0_i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => or_ln182_12_reg_5546(12),
      O => ram_reg_0_i_193_n_13
    );
ram_reg_0_i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => or_ln182_12_reg_5546(11),
      O => ram_reg_0_i_194_n_13
    );
ram_reg_0_i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => or_ln182_12_reg_5546(10),
      O => ram_reg_0_i_195_n_13
    );
ram_reg_0_i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => or_ln182_10_reg_5534(12),
      O => ram_reg_0_i_196_n_13
    );
ram_reg_0_i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => or_ln182_10_reg_5534(11),
      O => ram_reg_0_i_197_n_13
    );
ram_reg_0_i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => or_ln182_8_reg_5522(12),
      O => ram_reg_0_i_198_n_13
    );
ram_reg_0_i_199: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => or_ln182_8_reg_5522(11),
      O => ram_reg_0_i_199_n_13
    );
ram_reg_0_i_200: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => or_ln182_8_reg_5522(10),
      O => ram_reg_0_i_200_n_13
    );
ram_reg_0_i_201: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => or_ln182_9_reg_5528(12),
      O => ram_reg_0_i_201_n_13
    );
ram_reg_0_i_202: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => or_ln182_9_reg_5528(11),
      O => ram_reg_0_i_202_n_13
    );
ram_reg_0_i_203: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => or_ln182_9_reg_5528(10),
      O => ram_reg_0_i_203_n_13
    );
ram_reg_0_i_204: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => or_ln182_9_reg_5528(9),
      O => ram_reg_0_i_204_n_13
    );
ram_reg_0_i_205: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln193_14_fu_3607_p1(12),
      O => ram_reg_0_i_205_n_13
    );
ram_reg_0_i_206: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln193_14_fu_3607_p1(11),
      O => ram_reg_0_i_206_n_13
    );
ram_reg_0_i_207: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln193_14_fu_3607_p1(10),
      O => ram_reg_0_i_207_n_13
    );
ram_reg_0_i_208: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln193_14_fu_3607_p1(9),
      O => ram_reg_0_i_208_n_13
    );
ram_reg_0_i_209: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln193_14_fu_3607_p1(8),
      O => ram_reg_0_i_209_n_13
    );
ram_reg_0_i_210: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => or_ln182_10_reg_5534(10),
      O => ram_reg_0_i_210_n_13
    );
ram_reg_0_i_211: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => or_ln182_10_reg_5534(9),
      O => ram_reg_0_i_211_n_13
    );
ram_reg_0_i_212: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => or_ln182_10_reg_5534(8),
      O => ram_reg_0_i_212_n_13
    );
ram_reg_0_i_214: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => or_ln182_12_reg_5546(9),
      O => ram_reg_0_i_214_n_13
    );
ram_reg_0_i_215: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => or_ln182_12_reg_5546(8),
      O => ram_reg_0_i_215_n_13
    );
ram_reg_0_i_218: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => or_ln182_8_reg_5522(9),
      O => ram_reg_0_i_218_n_13
    );
ram_reg_0_i_219: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => or_ln182_8_reg_5522(8),
      O => ram_reg_0_i_219_n_13
    );
ram_reg_0_i_222: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => or_ln182_13_reg_5552(8),
      O => ram_reg_0_i_222_n_13
    );
ram_reg_0_i_226: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => or_ln182_11_reg_5540(8),
      O => ram_reg_0_i_226_n_13
    );
ram_reg_0_i_230: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => or_ln182_9_reg_5528(8),
      O => ram_reg_0_i_230_n_13
    );
real_output_U: entity work.design_1_transmitter_0_1_transmitter_real_output_RAM_AUTO_1R1W_1
     port map (
      Q(1) => ap_CS_fsm_state60,
      Q(0) => ap_CS_fsm_state59,
      WEA(0) => real_output_we0,
      \ap_CS_fsm_reg[103]\ => real_output_U_n_42,
      \ap_CS_fsm_reg[105]\ => real_output_U_n_44,
      \ap_CS_fsm_reg[110]\ => real_output_U_n_13,
      \ap_CS_fsm_reg[113]\ => real_output_U_n_14,
      \ap_CS_fsm_reg[113]_0\ => real_output_U_n_19,
      \ap_CS_fsm_reg[113]_1\ => real_output_U_n_51,
      \ap_CS_fsm_reg[113]_2\ => real_output_U_n_54,
      \ap_CS_fsm_reg[119]\ => real_output_U_n_55,
      \ap_CS_fsm_reg[120]\ => real_output_U_n_52,
      \ap_CS_fsm_reg[122]\ => real_output_U_n_53,
      \ap_CS_fsm_reg[124]\ => real_output_U_n_50,
      \ap_CS_fsm_reg[129]\ => real_output_U_n_24,
      \ap_CS_fsm_reg[129]_0\ => real_output_U_n_48,
      \ap_CS_fsm_reg[136]\ => real_output_U_n_49,
      \ap_CS_fsm_reg[145]\ => real_output_U_n_29,
      \ap_CS_fsm_reg[154]\ => real_output_U_n_31,
      \ap_CS_fsm_reg[155]\ => real_output_U_n_21,
      \ap_CS_fsm_reg[155]_0\ => real_output_U_n_23,
      \ap_CS_fsm_reg[165]\ => real_output_U_n_28,
      \ap_CS_fsm_reg[172]\ => real_output_U_n_26,
      \ap_CS_fsm_reg[182]\ => real_output_U_n_30,
      \ap_CS_fsm_reg[183]\ => real_output_U_n_27,
      \ap_CS_fsm_reg[183]_0\ => real_output_U_n_45,
      \ap_CS_fsm_reg[59]\ => real_output_U_n_34,
      \ap_CS_fsm_reg[59]_0\ => real_output_U_n_38,
      \ap_CS_fsm_reg[63]\ => real_output_U_n_46,
      \ap_CS_fsm_reg[63]_0\ => real_output_U_n_47,
      \ap_CS_fsm_reg[64]\ => real_output_U_n_36,
      \ap_CS_fsm_reg[66]\ => real_output_U_n_35,
      \ap_CS_fsm_reg[72]\ => real_output_U_n_33,
      \ap_CS_fsm_reg[73]\ => real_output_U_n_32,
      \ap_CS_fsm_reg[73]_0\ => real_output_U_n_43,
      \ap_CS_fsm_reg[74]\ => real_output_U_n_37,
      \ap_CS_fsm_reg[76]\ => real_output_U_n_39,
      \ap_CS_fsm_reg[81]\ => real_output_U_n_41,
      \ap_CS_fsm_reg[81]_0\ => real_output_U_n_56,
      \ap_CS_fsm_reg[82]\ => real_output_U_n_40,
      \ap_CS_fsm_reg[85]\ => real_output_U_n_16,
      \ap_CS_fsm_reg[85]_0\ => real_output_U_n_20,
      \ap_CS_fsm_reg[87]\ => real_output_U_n_22,
      \ap_CS_fsm_reg[92]\ => real_output_U_n_15,
      \ap_CS_fsm_reg[92]_0\ => real_output_U_n_17,
      \ap_CS_fsm_reg[94]\ => real_output_U_n_25,
      \ap_CS_fsm_reg[96]\ => real_output_U_n_18,
      ap_CS_fsm_state100 => ap_CS_fsm_state100,
      ap_CS_fsm_state101 => ap_CS_fsm_state101,
      ap_CS_fsm_state102 => ap_CS_fsm_state102,
      ap_CS_fsm_state103 => ap_CS_fsm_state103,
      ap_CS_fsm_state104 => ap_CS_fsm_state104,
      ap_CS_fsm_state105 => ap_CS_fsm_state105,
      ap_CS_fsm_state106 => ap_CS_fsm_state106,
      ap_CS_fsm_state107 => ap_CS_fsm_state107,
      ap_CS_fsm_state108 => ap_CS_fsm_state108,
      ap_CS_fsm_state109 => ap_CS_fsm_state109,
      ap_CS_fsm_state110 => ap_CS_fsm_state110,
      ap_CS_fsm_state111 => ap_CS_fsm_state111,
      ap_CS_fsm_state112 => ap_CS_fsm_state112,
      ap_CS_fsm_state113 => ap_CS_fsm_state113,
      ap_CS_fsm_state114 => ap_CS_fsm_state114,
      ap_CS_fsm_state115 => ap_CS_fsm_state115,
      ap_CS_fsm_state116 => ap_CS_fsm_state116,
      ap_CS_fsm_state117 => ap_CS_fsm_state117,
      ap_CS_fsm_state118 => ap_CS_fsm_state118,
      ap_CS_fsm_state119 => ap_CS_fsm_state119,
      ap_CS_fsm_state120 => ap_CS_fsm_state120,
      ap_CS_fsm_state121 => ap_CS_fsm_state121,
      ap_CS_fsm_state122 => ap_CS_fsm_state122,
      ap_CS_fsm_state123 => ap_CS_fsm_state123,
      ap_CS_fsm_state124 => ap_CS_fsm_state124,
      ap_CS_fsm_state125 => ap_CS_fsm_state125,
      ap_CS_fsm_state126 => ap_CS_fsm_state126,
      ap_CS_fsm_state127 => ap_CS_fsm_state127,
      ap_CS_fsm_state128 => ap_CS_fsm_state128,
      ap_CS_fsm_state129 => ap_CS_fsm_state129,
      ap_CS_fsm_state130 => ap_CS_fsm_state130,
      ap_CS_fsm_state131 => ap_CS_fsm_state131,
      ap_CS_fsm_state132 => ap_CS_fsm_state132,
      ap_CS_fsm_state133 => ap_CS_fsm_state133,
      ap_CS_fsm_state134 => ap_CS_fsm_state134,
      ap_CS_fsm_state135 => ap_CS_fsm_state135,
      ap_CS_fsm_state136 => ap_CS_fsm_state136,
      ap_CS_fsm_state137 => ap_CS_fsm_state137,
      ap_CS_fsm_state138 => ap_CS_fsm_state138,
      ap_CS_fsm_state139 => ap_CS_fsm_state139,
      ap_CS_fsm_state140 => ap_CS_fsm_state140,
      ap_CS_fsm_state141 => ap_CS_fsm_state141,
      ap_CS_fsm_state142 => ap_CS_fsm_state142,
      ap_CS_fsm_state143 => ap_CS_fsm_state143,
      ap_CS_fsm_state144 => ap_CS_fsm_state144,
      ap_CS_fsm_state145 => ap_CS_fsm_state145,
      ap_CS_fsm_state146 => ap_CS_fsm_state146,
      ap_CS_fsm_state147 => ap_CS_fsm_state147,
      ap_CS_fsm_state148 => ap_CS_fsm_state148,
      ap_CS_fsm_state149 => ap_CS_fsm_state149,
      ap_CS_fsm_state150 => ap_CS_fsm_state150,
      ap_CS_fsm_state151 => ap_CS_fsm_state151,
      ap_CS_fsm_state152 => ap_CS_fsm_state152,
      ap_CS_fsm_state153 => ap_CS_fsm_state153,
      ap_CS_fsm_state154 => ap_CS_fsm_state154,
      ap_CS_fsm_state155 => ap_CS_fsm_state155,
      ap_CS_fsm_state156 => ap_CS_fsm_state156,
      ap_CS_fsm_state157 => ap_CS_fsm_state157,
      ap_CS_fsm_state158 => ap_CS_fsm_state158,
      ap_CS_fsm_state159 => ap_CS_fsm_state159,
      ap_CS_fsm_state160 => ap_CS_fsm_state160,
      ap_CS_fsm_state161 => ap_CS_fsm_state161,
      ap_CS_fsm_state162 => ap_CS_fsm_state162,
      ap_CS_fsm_state163 => ap_CS_fsm_state163,
      ap_CS_fsm_state164 => ap_CS_fsm_state164,
      ap_CS_fsm_state165 => ap_CS_fsm_state165,
      ap_CS_fsm_state166 => ap_CS_fsm_state166,
      ap_CS_fsm_state167 => ap_CS_fsm_state167,
      ap_CS_fsm_state168 => ap_CS_fsm_state168,
      ap_CS_fsm_state169 => ap_CS_fsm_state169,
      ap_CS_fsm_state170 => ap_CS_fsm_state170,
      ap_CS_fsm_state171 => ap_CS_fsm_state171,
      ap_CS_fsm_state172 => ap_CS_fsm_state172,
      ap_CS_fsm_state173 => ap_CS_fsm_state173,
      ap_CS_fsm_state174 => ap_CS_fsm_state174,
      ap_CS_fsm_state175 => ap_CS_fsm_state175,
      ap_CS_fsm_state176 => ap_CS_fsm_state176,
      ap_CS_fsm_state177 => ap_CS_fsm_state177,
      ap_CS_fsm_state178 => ap_CS_fsm_state178,
      ap_CS_fsm_state179 => ap_CS_fsm_state179,
      ap_CS_fsm_state180 => ap_CS_fsm_state180,
      ap_CS_fsm_state181 => ap_CS_fsm_state181,
      ap_CS_fsm_state182 => ap_CS_fsm_state182,
      ap_CS_fsm_state183 => ap_CS_fsm_state183,
      ap_CS_fsm_state184 => ap_CS_fsm_state184,
      ap_CS_fsm_state185 => ap_CS_fsm_state185,
      ap_CS_fsm_state186 => ap_CS_fsm_state186,
      ap_CS_fsm_state61 => ap_CS_fsm_state61,
      ap_CS_fsm_state62 => ap_CS_fsm_state62,
      ap_CS_fsm_state63 => ap_CS_fsm_state63,
      ap_CS_fsm_state64 => ap_CS_fsm_state64,
      ap_CS_fsm_state65 => ap_CS_fsm_state65,
      ap_CS_fsm_state66 => ap_CS_fsm_state66,
      ap_CS_fsm_state67 => ap_CS_fsm_state67,
      ap_CS_fsm_state68 => ap_CS_fsm_state68,
      ap_CS_fsm_state69 => ap_CS_fsm_state69,
      ap_CS_fsm_state70 => ap_CS_fsm_state70,
      ap_CS_fsm_state71 => ap_CS_fsm_state71,
      ap_CS_fsm_state72 => ap_CS_fsm_state72,
      ap_CS_fsm_state73 => ap_CS_fsm_state73,
      ap_CS_fsm_state74 => ap_CS_fsm_state74,
      ap_CS_fsm_state75 => ap_CS_fsm_state75,
      ap_CS_fsm_state76 => ap_CS_fsm_state76,
      ap_CS_fsm_state77 => ap_CS_fsm_state77,
      ap_CS_fsm_state78 => ap_CS_fsm_state78,
      ap_CS_fsm_state79 => ap_CS_fsm_state79,
      ap_CS_fsm_state80 => ap_CS_fsm_state80,
      ap_CS_fsm_state81 => ap_CS_fsm_state81,
      ap_CS_fsm_state82 => ap_CS_fsm_state82,
      ap_CS_fsm_state83 => ap_CS_fsm_state83,
      ap_CS_fsm_state84 => ap_CS_fsm_state84,
      ap_CS_fsm_state85 => ap_CS_fsm_state85,
      ap_CS_fsm_state86 => ap_CS_fsm_state86,
      ap_CS_fsm_state87 => ap_CS_fsm_state87,
      ap_CS_fsm_state88 => ap_CS_fsm_state88,
      ap_CS_fsm_state89 => ap_CS_fsm_state89,
      ap_CS_fsm_state90 => ap_CS_fsm_state90,
      ap_CS_fsm_state91 => ap_CS_fsm_state91,
      ap_CS_fsm_state92 => ap_CS_fsm_state92,
      ap_CS_fsm_state93 => ap_CS_fsm_state93,
      ap_CS_fsm_state94 => ap_CS_fsm_state94,
      ap_CS_fsm_state95 => ap_CS_fsm_state95,
      ap_CS_fsm_state96 => ap_CS_fsm_state96,
      ap_CS_fsm_state97 => ap_CS_fsm_state97,
      ap_CS_fsm_state98 => ap_CS_fsm_state98,
      ap_CS_fsm_state99 => ap_CS_fsm_state99,
      ap_clk => ap_clk,
      d0(15 downto 0) => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_real_output_d0(15 downto 0),
      q0(15 downto 0) => real_output_q0(15 downto 0),
      ram_reg_3_0(12) => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_29,
      ram_reg_3_0(11) => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_30,
      ram_reg_3_0(10) => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_31,
      ram_reg_3_0(9) => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_32,
      ram_reg_3_0(8) => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_33,
      ram_reg_3_0(7) => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_34,
      ram_reg_3_0(6) => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_35,
      ram_reg_3_0(5) => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_36,
      ram_reg_3_0(4) => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_37,
      ram_reg_3_0(3) => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_38,
      ram_reg_3_0(2) => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_39,
      ram_reg_3_0(1) => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_40,
      ram_reg_3_0(0) => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_41,
      real_output_ce0 => real_output_ce0
    );
\real_sample_pkt_last_V_reg_6353[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => real_sample_pkt_last_V_reg_6353,
      I1 => real_sample_pkt_last_V_fu_4930_p2,
      I2 => ap_CS_fsm_state186,
      O => \real_sample_pkt_last_V_reg_6353[0]_i_1_n_13\
    );
\real_sample_pkt_last_V_reg_6353[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => i_12_reg_5564(8),
      I1 => i_12_reg_5564(11),
      I2 => i_12_reg_5564(7),
      I3 => i_12_reg_5564(12),
      I4 => i_12_reg_5564(9),
      I5 => i_12_reg_5564(10),
      O => real_sample_pkt_last_V_fu_4930_p2
    );
\real_sample_pkt_last_V_reg_6353_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \real_sample_pkt_last_V_reg_6353[0]_i_1_n_13\,
      Q => real_sample_pkt_last_V_reg_6353,
      R => '0'
    );
regslice_both_input_i_V_data_V_U: entity work.design_1_transmitter_0_1_transmitter_regslice_both
     port map (
      Q(0) => ap_CS_fsm_state229_in,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \i_fu_560_reg[0]\ => regslice_both_input_q_V_data_V_U_n_14,
      icmp_ln33_fu_2472_p2 => icmp_ln33_fu_2472_p2,
      input_i_TREADY => input_i_TREADY,
      input_i_TREADY_int_regslice => input_i_TREADY_int_regslice,
      input_i_TVALID => input_i_TVALID
    );
regslice_both_input_i_V_dest_V_U: entity work.\design_1_transmitter_0_1_transmitter_regslice_both__parameterized3\
     port map (
      D(5 downto 0) => input_i_TDEST_int_regslice(5 downto 0),
      Q(5 downto 0) => i_fu_560_reg(5 downto 0),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      icmp_ln33_fu_2472_p2 => icmp_ln33_fu_2472_p2,
      input_i_TDEST(5 downto 0) => input_i_TDEST(5 downto 0),
      input_i_TREADY_int_regslice => input_i_TREADY_int_regslice,
      input_i_TVALID => input_i_TVALID
    );
regslice_both_input_i_V_id_V_U: entity work.\design_1_transmitter_0_1_transmitter_regslice_both__parameterized2\
     port map (
      D(4 downto 0) => input_i_TID_int_regslice(4 downto 0),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      input_i_TID(4 downto 0) => input_i_TID(4 downto 0),
      input_i_TREADY_int_regslice => input_i_TREADY_int_regslice,
      input_i_TVALID => input_i_TVALID
    );
regslice_both_input_i_V_keep_V_U: entity work.\design_1_transmitter_0_1_transmitter_regslice_both__parameterized0\
     port map (
      D(1 downto 0) => input_i_TKEEP_int_regslice(1 downto 0),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      input_i_TKEEP(1 downto 0) => input_i_TKEEP(1 downto 0),
      input_i_TREADY_int_regslice => input_i_TREADY_int_regslice,
      input_i_TVALID => input_i_TVALID
    );
regslice_both_input_i_V_strb_V_U: entity work.\design_1_transmitter_0_1_transmitter_regslice_both__parameterized0_2\
     port map (
      D(1 downto 0) => input_i_TSTRB_int_regslice(1 downto 0),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      input_i_TREADY_int_regslice => input_i_TREADY_int_regslice,
      input_i_TSTRB(1 downto 0) => input_i_TSTRB(1 downto 0),
      input_i_TVALID => input_i_TVALID
    );
regslice_both_input_i_V_user_V_U: entity work.\design_1_transmitter_0_1_transmitter_regslice_both__parameterized0_3\
     port map (
      D(1 downto 0) => input_i_TUSER_int_regslice(1 downto 0),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      input_i_TREADY_int_regslice => input_i_TREADY_int_regslice,
      input_i_TUSER(1 downto 0) => input_i_TUSER(1 downto 0),
      input_i_TVALID => input_i_TVALID
    );
regslice_both_input_q_V_data_V_U: entity work.design_1_transmitter_0_1_transmitter_regslice_both_4
     port map (
      \B_V_data_1_state_reg[0]_0\ => regslice_both_input_q_V_data_V_U_n_14,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      input_i_TREADY_int_regslice => input_i_TREADY_int_regslice,
      input_q_TREADY => input_q_TREADY,
      input_q_TVALID => input_q_TVALID
    );
regslice_both_output_i_V_data_V_U: entity work.design_1_transmitter_0_1_transmitter_regslice_both_5
     port map (
      \B_V_data_1_payload_A_reg[15]_0\(15 downto 0) => real_output_q0(15 downto 0),
      \B_V_data_1_state_reg[0]_0\ => output_i_TVALID,
      \B_V_data_1_state_reg[0]_1\ => regslice_both_output_i_V_dest_V_U_n_13,
      \B_V_data_1_state_reg[0]_2\ => real_output_U_n_25,
      \B_V_data_1_state_reg[0]_3\ => real_output_U_n_45,
      D(4 downto 3) => ap_NS_fsm(187 downto 186),
      D(2 downto 1) => ap_NS_fsm(59 downto 58),
      D(0) => ap_NS_fsm(0),
      Q(5) => ap_CS_fsm_state188,
      Q(4) => ap_CS_fsm_state187,
      Q(3) => ap_CS_fsm_state60,
      Q(2) => ap_CS_fsm_state59,
      Q(1) => ap_CS_fsm_state58,
      Q(0) => \ap_CS_fsm_reg_n_13_[0]\,
      WEA(0) => real_output_we0,
      ap_CS_fsm_state113 => ap_CS_fsm_state113,
      ap_CS_fsm_state114 => ap_CS_fsm_state114,
      ap_CS_fsm_state116 => ap_CS_fsm_state116,
      ap_CS_fsm_state117 => ap_CS_fsm_state117,
      ap_CS_fsm_state118 => ap_CS_fsm_state118,
      ap_CS_fsm_state119 => ap_CS_fsm_state119,
      ap_CS_fsm_state120 => ap_CS_fsm_state120,
      ap_CS_fsm_state121 => ap_CS_fsm_state121,
      ap_CS_fsm_state122 => ap_CS_fsm_state122,
      ap_CS_fsm_state123 => ap_CS_fsm_state123,
      ap_CS_fsm_state125 => ap_CS_fsm_state125,
      ap_CS_fsm_state126 => ap_CS_fsm_state126,
      ap_CS_fsm_state127 => ap_CS_fsm_state127,
      ap_CS_fsm_state128 => ap_CS_fsm_state128,
      ap_CS_fsm_state130 => ap_CS_fsm_state130,
      ap_CS_fsm_state131 => ap_CS_fsm_state131,
      ap_CS_fsm_state133 => ap_CS_fsm_state133,
      ap_CS_fsm_state134 => ap_CS_fsm_state134,
      ap_CS_fsm_state135 => ap_CS_fsm_state135,
      ap_CS_fsm_state137 => ap_CS_fsm_state137,
      ap_CS_fsm_state139 => ap_CS_fsm_state139,
      ap_CS_fsm_state140 => ap_CS_fsm_state140,
      ap_CS_fsm_state141 => ap_CS_fsm_state141,
      ap_CS_fsm_state142 => ap_CS_fsm_state142,
      ap_CS_fsm_state143 => ap_CS_fsm_state143,
      ap_CS_fsm_state144 => ap_CS_fsm_state144,
      ap_CS_fsm_state145 => ap_CS_fsm_state145,
      ap_CS_fsm_state146 => ap_CS_fsm_state146,
      ap_CS_fsm_state147 => ap_CS_fsm_state147,
      ap_CS_fsm_state148 => ap_CS_fsm_state148,
      ap_CS_fsm_state149 => ap_CS_fsm_state149,
      ap_CS_fsm_state150 => ap_CS_fsm_state150,
      ap_CS_fsm_state151 => ap_CS_fsm_state151,
      ap_CS_fsm_state152 => ap_CS_fsm_state152,
      ap_CS_fsm_state153 => ap_CS_fsm_state153,
      ap_CS_fsm_state154 => ap_CS_fsm_state154,
      ap_CS_fsm_state156 => ap_CS_fsm_state156,
      ap_CS_fsm_state157 => ap_CS_fsm_state157,
      ap_CS_fsm_state159 => ap_CS_fsm_state159,
      ap_CS_fsm_state160 => ap_CS_fsm_state160,
      ap_CS_fsm_state161 => ap_CS_fsm_state161,
      ap_CS_fsm_state162 => ap_CS_fsm_state162,
      ap_CS_fsm_state166 => ap_CS_fsm_state166,
      ap_CS_fsm_state167 => ap_CS_fsm_state167,
      ap_CS_fsm_state168 => ap_CS_fsm_state168,
      ap_CS_fsm_state169 => ap_CS_fsm_state169,
      ap_CS_fsm_state170 => ap_CS_fsm_state170,
      ap_CS_fsm_state171 => ap_CS_fsm_state171,
      ap_CS_fsm_state176 => ap_CS_fsm_state176,
      ap_CS_fsm_state177 => ap_CS_fsm_state177,
      ap_CS_fsm_state179 => ap_CS_fsm_state179,
      ap_CS_fsm_state180 => ap_CS_fsm_state180,
      ap_CS_fsm_state186 => ap_CS_fsm_state186,
      ap_CS_fsm_state85 => ap_CS_fsm_state85,
      ap_CS_fsm_state86 => ap_CS_fsm_state86,
      ap_CS_fsm_state89 => ap_CS_fsm_state89,
      ap_CS_fsm_state91 => ap_CS_fsm_state91,
      ap_CS_fsm_state92 => ap_CS_fsm_state92,
      ap_NS_fsm15_out => ap_NS_fsm15_out,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_done => grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_done,
      \i_7_fu_680_reg[7]\ => control_s_axi_U_n_15,
      output_i_TDATA(15 downto 0) => output_i_TDATA(15 downto 0),
      output_i_TREADY => output_i_TREADY,
      output_i_TREADY_int_regslice => output_i_TREADY_int_regslice,
      output_i_TVALID_int_regslice => output_i_TVALID_int_regslice,
      ram_reg_3 => regslice_both_output_i_V_dest_V_U_n_14,
      ram_reg_3_0 => real_output_U_n_42,
      real_output_ce0 => real_output_ce0,
      vld_in7 => vld_in7
    );
regslice_both_output_i_V_dest_V_U: entity work.\design_1_transmitter_0_1_transmitter_regslice_both__parameterized3_6\
     port map (
      \B_V_data_1_state[0]_i_2\ => real_output_U_n_44,
      \B_V_data_1_state[0]_i_2_0\ => real_output_U_n_18,
      \B_V_data_1_state[0]_i_2_1\ => real_output_U_n_43,
      Q(5 downto 0) => tmp_dest_V_fu_540(5 downto 0),
      \ap_CS_fsm_reg[102]\ => regslice_both_output_i_V_dest_V_U_n_13,
      \ap_CS_fsm_reg[131]\ => regslice_both_output_i_V_dest_V_U_n_14,
      ap_CS_fsm_state103 => ap_CS_fsm_state103,
      ap_CS_fsm_state104 => ap_CS_fsm_state104,
      ap_CS_fsm_state105 => ap_CS_fsm_state105,
      ap_CS_fsm_state112 => ap_CS_fsm_state112,
      ap_CS_fsm_state115 => ap_CS_fsm_state115,
      ap_CS_fsm_state124 => ap_CS_fsm_state124,
      ap_CS_fsm_state129 => ap_CS_fsm_state129,
      ap_CS_fsm_state132 => ap_CS_fsm_state132,
      ap_CS_fsm_state136 => ap_CS_fsm_state136,
      ap_CS_fsm_state138 => ap_CS_fsm_state138,
      ap_CS_fsm_state155 => ap_CS_fsm_state155,
      ap_CS_fsm_state158 => ap_CS_fsm_state158,
      ap_CS_fsm_state163 => ap_CS_fsm_state163,
      ap_CS_fsm_state175 => ap_CS_fsm_state175,
      ap_CS_fsm_state178 => ap_CS_fsm_state178,
      ap_CS_fsm_state75 => ap_CS_fsm_state75,
      ap_CS_fsm_state90 => ap_CS_fsm_state90,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      output_i_TDEST(5 downto 0) => output_i_TDEST(5 downto 0),
      output_i_TREADY => output_i_TREADY,
      output_i_TVALID_int_regslice => output_i_TVALID_int_regslice
    );
regslice_both_output_i_V_id_V_U: entity work.\design_1_transmitter_0_1_transmitter_regslice_both__parameterized2_7\
     port map (
      Q(4 downto 0) => tmp_id_V_fu_544(4 downto 0),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      output_i_TID(4 downto 0) => output_i_TID(4 downto 0),
      output_i_TREADY => output_i_TREADY,
      output_i_TVALID_int_regslice => output_i_TVALID_int_regslice
    );
regslice_both_output_i_V_keep_V_U: entity work.\design_1_transmitter_0_1_transmitter_regslice_both__parameterized0_8\
     port map (
      Q(1 downto 0) => tmp_keep_V_fu_556(1 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      output_i_TKEEP(1 downto 0) => output_i_TKEEP(1 downto 0),
      output_i_TREADY => output_i_TREADY,
      output_i_TVALID_int_regslice => output_i_TVALID_int_regslice
    );
regslice_both_output_i_V_last_V_U: entity work.\design_1_transmitter_0_1_transmitter_regslice_both__parameterized1\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      output_i_TLAST(0) => output_i_TLAST(0),
      output_i_TREADY => output_i_TREADY,
      output_i_TVALID_int_regslice => output_i_TVALID_int_regslice,
      real_sample_pkt_last_V_reg_6353 => real_sample_pkt_last_V_reg_6353,
      vld_in7 => vld_in7
    );
regslice_both_output_i_V_strb_V_U: entity work.\design_1_transmitter_0_1_transmitter_regslice_both__parameterized0_9\
     port map (
      Q(1 downto 0) => tmp_strb_V_fu_552(1 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      output_i_TREADY => output_i_TREADY,
      output_i_TSTRB(1 downto 0) => output_i_TSTRB(1 downto 0),
      output_i_TVALID_int_regslice => output_i_TVALID_int_regslice
    );
regslice_both_output_i_V_user_V_U: entity work.\design_1_transmitter_0_1_transmitter_regslice_both__parameterized0_10\
     port map (
      Q(1 downto 0) => tmp_user_V_fu_548(1 downto 0),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      output_i_TREADY => output_i_TREADY,
      output_i_TUSER(1 downto 0) => output_i_TUSER(1 downto 0),
      output_i_TVALID_int_regslice => output_i_TVALID_int_regslice
    );
symbolsI_V_U: entity work.design_1_transmitter_0_1_transmitter_symbolsI_V_RAM_AUTO_1R1W
     port map (
      DIADI(0) => symbolsI_V_d0(15),
      Q(16) => ap_CS_fsm_state23,
      Q(15) => ap_CS_fsm_state22,
      Q(14) => ap_CS_fsm_state21,
      Q(13) => ap_CS_fsm_state20,
      Q(12) => ap_CS_fsm_state19,
      Q(11) => ap_CS_fsm_state18,
      Q(10) => ap_CS_fsm_state17,
      Q(9) => ap_CS_fsm_state16,
      Q(8) => ap_CS_fsm_state15,
      Q(7) => ap_CS_fsm_state13,
      Q(6) => ap_CS_fsm_state12,
      Q(5) => ap_CS_fsm_state11,
      Q(4) => ap_CS_fsm_state10,
      Q(3) => ap_CS_fsm_state9,
      Q(2) => ap_CS_fsm_state8,
      Q(1) => ap_CS_fsm_state7,
      Q(0) => ap_CS_fsm_state6,
      \ap_CS_fsm_reg[21]\ => symbolsI_V_U_n_31,
      \ap_CS_fsm_reg[6]\ => symbolsI_V_U_n_29,
      \ap_CS_fsm_reg[9]\ => symbolsI_V_U_n_30,
      ap_clk => ap_clk,
      d0(15 downto 0) => symbolsI_V_q0(15 downto 0),
      i_3_fu_664_reg(2 downto 0) => i_3_fu_664_reg(6 downto 4),
      ram_reg_0 => \zext_ln136_reg_5111_reg_n_13_[4]\,
      ram_reg_1 => \zext_ln136_reg_5111_reg_n_13_[5]\,
      ram_reg_2 => \zext_ln136_reg_5111_reg_n_13_[6]\,
      ram_reg_3(7 downto 0) => j_fu_668_reg(7 downto 0),
      zext_ln138_10_reg_5249(1 downto 0) => zext_ln138_10_reg_5249(5 downto 4),
      zext_ln138_12_reg_5269(1 downto 0) => zext_ln138_12_reg_5269(5 downto 4),
      zext_ln138_14_reg_5289_reg(1 downto 0) => zext_ln138_14_reg_5289_reg(1 downto 0),
      zext_ln138_2_reg_5169_reg(1 downto 0) => zext_ln138_2_reg_5169_reg(3 downto 2),
      zext_ln138_4_reg_5189(1 downto 0) => zext_ln138_4_reg_5189(5 downto 4),
      zext_ln138_6_reg_5209_reg(1 downto 0) => zext_ln138_6_reg_5209_reg(2 downto 1),
      zext_ln138_8_reg_5229(1 downto 0) => zext_ln138_8_reg_5229(5 downto 4),
      zext_ln138_reg_5142_reg(1 downto 0) => zext_ln138_reg_5142_reg(4 downto 3),
      zext_ln141_1_reg_5323(2 downto 0) => zext_ln141_1_reg_5323(6 downto 4)
    );
\tmp_dest_V_fu_540_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_i_TREADY_int_regslice,
      D => input_i_TDEST_int_regslice(0),
      Q => tmp_dest_V_fu_540(0),
      R => '0'
    );
\tmp_dest_V_fu_540_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_i_TREADY_int_regslice,
      D => input_i_TDEST_int_regslice(1),
      Q => tmp_dest_V_fu_540(1),
      R => '0'
    );
\tmp_dest_V_fu_540_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_i_TREADY_int_regslice,
      D => input_i_TDEST_int_regslice(2),
      Q => tmp_dest_V_fu_540(2),
      R => '0'
    );
\tmp_dest_V_fu_540_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_i_TREADY_int_regslice,
      D => input_i_TDEST_int_regslice(3),
      Q => tmp_dest_V_fu_540(3),
      R => '0'
    );
\tmp_dest_V_fu_540_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_i_TREADY_int_regslice,
      D => input_i_TDEST_int_regslice(4),
      Q => tmp_dest_V_fu_540(4),
      R => '0'
    );
\tmp_dest_V_fu_540_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_i_TREADY_int_regslice,
      D => input_i_TDEST_int_regslice(5),
      Q => tmp_dest_V_fu_540(5),
      R => '0'
    );
\tmp_id_V_fu_544_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_i_TREADY_int_regslice,
      D => input_i_TID_int_regslice(0),
      Q => tmp_id_V_fu_544(0),
      R => '0'
    );
\tmp_id_V_fu_544_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_i_TREADY_int_regslice,
      D => input_i_TID_int_regslice(1),
      Q => tmp_id_V_fu_544(1),
      R => '0'
    );
\tmp_id_V_fu_544_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_i_TREADY_int_regslice,
      D => input_i_TID_int_regslice(2),
      Q => tmp_id_V_fu_544(2),
      R => '0'
    );
\tmp_id_V_fu_544_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_i_TREADY_int_regslice,
      D => input_i_TID_int_regslice(3),
      Q => tmp_id_V_fu_544(3),
      R => '0'
    );
\tmp_id_V_fu_544_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_i_TREADY_int_regslice,
      D => input_i_TID_int_regslice(4),
      Q => tmp_id_V_fu_544(4),
      R => '0'
    );
\tmp_keep_V_fu_556_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_i_TREADY_int_regslice,
      D => input_i_TKEEP_int_regslice(0),
      Q => tmp_keep_V_fu_556(0),
      R => '0'
    );
\tmp_keep_V_fu_556_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_i_TREADY_int_regslice,
      D => input_i_TKEEP_int_regslice(1),
      Q => tmp_keep_V_fu_556(1),
      R => '0'
    );
\tmp_strb_V_fu_552_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_i_TREADY_int_regslice,
      D => input_i_TSTRB_int_regslice(0),
      Q => tmp_strb_V_fu_552(0),
      R => '0'
    );
\tmp_strb_V_fu_552_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_i_TREADY_int_regslice,
      D => input_i_TSTRB_int_regslice(1),
      Q => tmp_strb_V_fu_552(1),
      R => '0'
    );
\tmp_user_V_fu_548_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_i_TREADY_int_regslice,
      D => input_i_TUSER_int_regslice(0),
      Q => tmp_user_V_fu_548(0),
      R => '0'
    );
\tmp_user_V_fu_548_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_i_TREADY_int_regslice,
      D => input_i_TUSER_int_regslice(1),
      Q => tmp_user_V_fu_548(1),
      R => '0'
    );
\zext_ln136_reg_5111[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_2_fu_660_reg(4),
      I1 => ap_CS_fsm_state5,
      I2 => \zext_ln136_reg_5111_reg_n_13_[4]\,
      O => \zext_ln136_reg_5111[4]_i_1_n_13\
    );
\zext_ln136_reg_5111[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_2_fu_660_reg(5),
      I1 => ap_CS_fsm_state5,
      I2 => \zext_ln136_reg_5111_reg_n_13_[5]\,
      O => \zext_ln136_reg_5111[5]_i_1_n_13\
    );
\zext_ln136_reg_5111[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_2_fu_2793_p3,
      I1 => ap_CS_fsm_state5,
      I2 => \zext_ln136_reg_5111_reg_n_13_[6]\,
      O => \zext_ln136_reg_5111[6]_i_1_n_13\
    );
\zext_ln136_reg_5111_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln136_reg_5111[4]_i_1_n_13\,
      Q => \zext_ln136_reg_5111_reg_n_13_[4]\,
      R => '0'
    );
\zext_ln136_reg_5111_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln136_reg_5111[5]_i_1_n_13\,
      Q => \zext_ln136_reg_5111_reg_n_13_[5]\,
      R => '0'
    );
\zext_ln136_reg_5111_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln136_reg_5111[6]_i_1_n_13\,
      Q => \zext_ln136_reg_5111_reg_n_13_[6]\,
      R => '0'
    );
\zext_ln138_10_reg_5249[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => zext_ln138_reg_5142_reg(3),
      I1 => ap_CS_fsm_state10,
      I2 => zext_ln138_10_reg_5249(4),
      O => \zext_ln138_10_reg_5249[4]_i_1_n_13\
    );
\zext_ln138_10_reg_5249[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => zext_ln138_reg_5142_reg(4),
      I1 => ap_CS_fsm_state10,
      I2 => zext_ln138_10_reg_5249(5),
      O => \zext_ln138_10_reg_5249[5]_i_1_n_13\
    );
\zext_ln138_10_reg_5249_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln138_10_reg_5249[4]_i_1_n_13\,
      Q => zext_ln138_10_reg_5249(4),
      R => '0'
    );
\zext_ln138_10_reg_5249_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln138_10_reg_5249[5]_i_1_n_13\,
      Q => zext_ln138_10_reg_5249(5),
      R => '0'
    );
\zext_ln138_12_reg_5269[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => zext_ln138_reg_5142_reg(3),
      I1 => ap_CS_fsm_state11,
      I2 => zext_ln138_12_reg_5269(4),
      O => \zext_ln138_12_reg_5269[4]_i_1_n_13\
    );
\zext_ln138_12_reg_5269[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => zext_ln138_reg_5142_reg(4),
      I1 => ap_CS_fsm_state11,
      I2 => zext_ln138_12_reg_5269(5),
      O => \zext_ln138_12_reg_5269[5]_i_1_n_13\
    );
\zext_ln138_12_reg_5269_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln138_12_reg_5269[4]_i_1_n_13\,
      Q => zext_ln138_12_reg_5269(4),
      R => '0'
    );
\zext_ln138_12_reg_5269_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln138_12_reg_5269[5]_i_1_n_13\,
      Q => zext_ln138_12_reg_5269(5),
      R => '0'
    );
\zext_ln138_14_reg_5289[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => zext_ln138_reg_5142_reg(3),
      I1 => ap_CS_fsm_state12,
      I2 => zext_ln138_14_reg_5289_reg(0),
      O => \zext_ln138_14_reg_5289[4]_i_1_n_13\
    );
\zext_ln138_14_reg_5289[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => zext_ln138_reg_5142_reg(4),
      I1 => ap_CS_fsm_state12,
      I2 => zext_ln138_14_reg_5289_reg(1),
      O => \zext_ln138_14_reg_5289[5]_i_1_n_13\
    );
\zext_ln138_14_reg_5289_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln138_14_reg_5289[4]_i_1_n_13\,
      Q => zext_ln138_14_reg_5289_reg(0),
      R => '0'
    );
\zext_ln138_14_reg_5289_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln138_14_reg_5289[5]_i_1_n_13\,
      Q => zext_ln138_14_reg_5289_reg(1),
      R => '0'
    );
\zext_ln138_2_reg_5169[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => zext_ln138_reg_5142_reg(3),
      I1 => ap_CS_fsm_state6,
      I2 => zext_ln138_2_reg_5169_reg(2),
      O => \zext_ln138_2_reg_5169[4]_i_1_n_13\
    );
\zext_ln138_2_reg_5169[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => zext_ln138_reg_5142_reg(4),
      I1 => ap_CS_fsm_state6,
      I2 => zext_ln138_2_reg_5169_reg(3),
      O => \zext_ln138_2_reg_5169[5]_i_1_n_13\
    );
\zext_ln138_2_reg_5169_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln138_2_reg_5169[4]_i_1_n_13\,
      Q => zext_ln138_2_reg_5169_reg(2),
      R => '0'
    );
\zext_ln138_2_reg_5169_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln138_2_reg_5169[5]_i_1_n_13\,
      Q => zext_ln138_2_reg_5169_reg(3),
      R => '0'
    );
\zext_ln138_4_reg_5189[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => zext_ln138_reg_5142_reg(3),
      I1 => ap_CS_fsm_state7,
      I2 => zext_ln138_4_reg_5189(4),
      O => \zext_ln138_4_reg_5189[4]_i_1_n_13\
    );
\zext_ln138_4_reg_5189[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => zext_ln138_reg_5142_reg(4),
      I1 => ap_CS_fsm_state7,
      I2 => zext_ln138_4_reg_5189(5),
      O => \zext_ln138_4_reg_5189[5]_i_1_n_13\
    );
\zext_ln138_4_reg_5189_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln138_4_reg_5189[4]_i_1_n_13\,
      Q => zext_ln138_4_reg_5189(4),
      R => '0'
    );
\zext_ln138_4_reg_5189_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln138_4_reg_5189[5]_i_1_n_13\,
      Q => zext_ln138_4_reg_5189(5),
      R => '0'
    );
\zext_ln138_6_reg_5209[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => zext_ln138_reg_5142_reg(3),
      I1 => ap_CS_fsm_state8,
      I2 => zext_ln138_6_reg_5209_reg(1),
      O => \zext_ln138_6_reg_5209[4]_i_1_n_13\
    );
\zext_ln138_6_reg_5209[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => zext_ln138_reg_5142_reg(4),
      I1 => ap_CS_fsm_state8,
      I2 => zext_ln138_6_reg_5209_reg(2),
      O => \zext_ln138_6_reg_5209[5]_i_1_n_13\
    );
\zext_ln138_6_reg_5209_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln138_6_reg_5209[4]_i_1_n_13\,
      Q => zext_ln138_6_reg_5209_reg(1),
      R => '0'
    );
\zext_ln138_6_reg_5209_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln138_6_reg_5209[5]_i_1_n_13\,
      Q => zext_ln138_6_reg_5209_reg(2),
      R => '0'
    );
\zext_ln138_8_reg_5229[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => zext_ln138_reg_5142_reg(3),
      I1 => ap_CS_fsm_state9,
      I2 => zext_ln138_8_reg_5229(4),
      O => \zext_ln138_8_reg_5229[4]_i_1_n_13\
    );
\zext_ln138_8_reg_5229[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => zext_ln138_reg_5142_reg(4),
      I1 => ap_CS_fsm_state9,
      I2 => zext_ln138_8_reg_5229(5),
      O => \zext_ln138_8_reg_5229[5]_i_1_n_13\
    );
\zext_ln138_8_reg_5229_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln138_8_reg_5229[4]_i_1_n_13\,
      Q => zext_ln138_8_reg_5229(4),
      R => '0'
    );
\zext_ln138_8_reg_5229_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln138_8_reg_5229[5]_i_1_n_13\,
      Q => zext_ln138_8_reg_5229(5),
      R => '0'
    );
\zext_ln138_reg_5142[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => i_2_fu_660_reg(4),
      I1 => ap_CS_fsm_state5,
      I2 => tmp_2_fu_2793_p3,
      I3 => zext_ln138_reg_5142_reg(3),
      O => \zext_ln138_reg_5142[4]_i_1_n_13\
    );
\zext_ln138_reg_5142[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => i_2_fu_660_reg(5),
      I1 => ap_CS_fsm_state5,
      I2 => tmp_2_fu_2793_p3,
      I3 => zext_ln138_reg_5142_reg(4),
      O => \zext_ln138_reg_5142[5]_i_1_n_13\
    );
\zext_ln138_reg_5142_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln138_reg_5142[4]_i_1_n_13\,
      Q => zext_ln138_reg_5142_reg(3),
      R => '0'
    );
\zext_ln138_reg_5142_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln138_reg_5142[5]_i_1_n_13\,
      Q => zext_ln138_reg_5142_reg(4),
      R => '0'
    );
\zext_ln141_1_reg_5323[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_3_fu_664_reg(4),
      I1 => ap_CS_fsm_state15,
      I2 => zext_ln141_1_reg_5323(4),
      O => \zext_ln141_1_reg_5323[4]_i_1_n_13\
    );
\zext_ln141_1_reg_5323[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_3_fu_664_reg(5),
      I1 => ap_CS_fsm_state15,
      I2 => zext_ln141_1_reg_5323(5),
      O => \zext_ln141_1_reg_5323[5]_i_1_n_13\
    );
\zext_ln141_1_reg_5323[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_3_fu_664_reg(6),
      I1 => ap_CS_fsm_state15,
      I2 => zext_ln141_1_reg_5323(6),
      O => \zext_ln141_1_reg_5323[6]_i_1_n_13\
    );
\zext_ln141_1_reg_5323_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln141_1_reg_5323[4]_i_1_n_13\,
      Q => zext_ln141_1_reg_5323(4),
      R => '0'
    );
\zext_ln141_1_reg_5323_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln141_1_reg_5323[5]_i_1_n_13\,
      Q => zext_ln141_1_reg_5323(5),
      R => '0'
    );
\zext_ln141_1_reg_5323_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln141_1_reg_5323[6]_i_1_n_13\,
      Q => zext_ln141_1_reg_5323(6),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_transmitter_0_1 is
  port (
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    input_i_TVALID : in STD_LOGIC;
    input_i_TREADY : out STD_LOGIC;
    input_i_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_i_TDEST : in STD_LOGIC_VECTOR ( 5 downto 0 );
    input_i_TKEEP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_i_TSTRB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_i_TUSER : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_i_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_i_TID : in STD_LOGIC_VECTOR ( 4 downto 0 );
    input_q_TVALID : in STD_LOGIC;
    input_q_TREADY : out STD_LOGIC;
    input_q_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_q_TDEST : in STD_LOGIC_VECTOR ( 5 downto 0 );
    input_q_TKEEP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_q_TSTRB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_q_TUSER : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_q_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_q_TID : in STD_LOGIC_VECTOR ( 4 downto 0 );
    output_i_TVALID : out STD_LOGIC;
    output_i_TREADY : in STD_LOGIC;
    output_i_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    output_i_TDEST : out STD_LOGIC_VECTOR ( 5 downto 0 );
    output_i_TKEEP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    output_i_TSTRB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    output_i_TUSER : out STD_LOGIC_VECTOR ( 1 downto 0 );
    output_i_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_i_TID : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_transmitter_0_1 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_transmitter_0_1 : entity is "design_1_transmitter_0_1,transmitter,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_transmitter_0_1 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of design_1_transmitter_0_1 : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_transmitter_0_1 : entity is "transmitter,Vivado 2022.2";
  attribute hls_module : string;
  attribute hls_module of design_1_transmitter_0_1 : entity is "yes";
end design_1_transmitter_0_1;

architecture STRUCTURE of design_1_transmitter_0_1 is
  signal \<const0>\ : STD_LOGIC;
  signal \^s_axi_control_rdata\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_inst_s_axi_control_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_control_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal NLW_inst_s_axi_control_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_S_AXI_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH of inst : label is 4;
  attribute C_S_AXI_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute SDX_KERNEL : string;
  attribute SDX_KERNEL of inst : label is "true";
  attribute SDX_KERNEL_SYNTH_INST : string;
  attribute SDX_KERNEL_SYNTH_INST of inst : label is "inst";
  attribute SDX_KERNEL_TYPE : string;
  attribute SDX_KERNEL_TYPE of inst : label is "hls";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000";
  attribute ap_ST_fsm_state100 : string;
  attribute ap_ST_fsm_state100 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state101 : string;
  attribute ap_ST_fsm_state101 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state102 : string;
  attribute ap_ST_fsm_state102 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state103 : string;
  attribute ap_ST_fsm_state103 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state104 : string;
  attribute ap_ST_fsm_state104 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state105 : string;
  attribute ap_ST_fsm_state105 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state106 : string;
  attribute ap_ST_fsm_state106 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state107 : string;
  attribute ap_ST_fsm_state107 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state108 : string;
  attribute ap_ST_fsm_state108 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state109 : string;
  attribute ap_ST_fsm_state109 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000";
  attribute ap_ST_fsm_state110 : string;
  attribute ap_ST_fsm_state110 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state111 : string;
  attribute ap_ST_fsm_state111 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state112 : string;
  attribute ap_ST_fsm_state112 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state113 : string;
  attribute ap_ST_fsm_state113 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state114 : string;
  attribute ap_ST_fsm_state114 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state115 : string;
  attribute ap_ST_fsm_state115 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state116 : string;
  attribute ap_ST_fsm_state116 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state117 : string;
  attribute ap_ST_fsm_state117 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state118 : string;
  attribute ap_ST_fsm_state118 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state119 : string;
  attribute ap_ST_fsm_state119 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000";
  attribute ap_ST_fsm_state120 : string;
  attribute ap_ST_fsm_state120 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state121 : string;
  attribute ap_ST_fsm_state121 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state122 : string;
  attribute ap_ST_fsm_state122 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state123 : string;
  attribute ap_ST_fsm_state123 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state124 : string;
  attribute ap_ST_fsm_state124 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state125 : string;
  attribute ap_ST_fsm_state125 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state126 : string;
  attribute ap_ST_fsm_state126 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state127 : string;
  attribute ap_ST_fsm_state127 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state128 : string;
  attribute ap_ST_fsm_state128 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state129 : string;
  attribute ap_ST_fsm_state129 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000";
  attribute ap_ST_fsm_state130 : string;
  attribute ap_ST_fsm_state130 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state131 : string;
  attribute ap_ST_fsm_state131 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state132 : string;
  attribute ap_ST_fsm_state132 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state133 : string;
  attribute ap_ST_fsm_state133 of inst : label is "188'b00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state134 : string;
  attribute ap_ST_fsm_state134 of inst : label is "188'b00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state135 : string;
  attribute ap_ST_fsm_state135 of inst : label is "188'b00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state136 : string;
  attribute ap_ST_fsm_state136 of inst : label is "188'b00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state137 : string;
  attribute ap_ST_fsm_state137 of inst : label is "188'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state138 : string;
  attribute ap_ST_fsm_state138 of inst : label is "188'b00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state139 : string;
  attribute ap_ST_fsm_state139 of inst : label is "188'b00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000";
  attribute ap_ST_fsm_state140 : string;
  attribute ap_ST_fsm_state140 of inst : label is "188'b00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state141 : string;
  attribute ap_ST_fsm_state141 of inst : label is "188'b00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state142 : string;
  attribute ap_ST_fsm_state142 of inst : label is "188'b00000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state143 : string;
  attribute ap_ST_fsm_state143 of inst : label is "188'b00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state144 : string;
  attribute ap_ST_fsm_state144 of inst : label is "188'b00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state145 : string;
  attribute ap_ST_fsm_state145 of inst : label is "188'b00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state146 : string;
  attribute ap_ST_fsm_state146 of inst : label is "188'b00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state147 : string;
  attribute ap_ST_fsm_state147 of inst : label is "188'b00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state148 : string;
  attribute ap_ST_fsm_state148 of inst : label is "188'b00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state149 : string;
  attribute ap_ST_fsm_state149 of inst : label is "188'b00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state15 : string;
  attribute ap_ST_fsm_state15 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000";
  attribute ap_ST_fsm_state150 : string;
  attribute ap_ST_fsm_state150 of inst : label is "188'b00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state151 : string;
  attribute ap_ST_fsm_state151 of inst : label is "188'b00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state152 : string;
  attribute ap_ST_fsm_state152 of inst : label is "188'b00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state153 : string;
  attribute ap_ST_fsm_state153 of inst : label is "188'b00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state154 : string;
  attribute ap_ST_fsm_state154 of inst : label is "188'b00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state155 : string;
  attribute ap_ST_fsm_state155 of inst : label is "188'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state156 : string;
  attribute ap_ST_fsm_state156 of inst : label is "188'b00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state157 : string;
  attribute ap_ST_fsm_state157 of inst : label is "188'b00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state158 : string;
  attribute ap_ST_fsm_state158 of inst : label is "188'b00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state159 : string;
  attribute ap_ST_fsm_state159 of inst : label is "188'b00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000";
  attribute ap_ST_fsm_state160 : string;
  attribute ap_ST_fsm_state160 of inst : label is "188'b00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state161 : string;
  attribute ap_ST_fsm_state161 of inst : label is "188'b00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state162 : string;
  attribute ap_ST_fsm_state162 of inst : label is "188'b00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state163 : string;
  attribute ap_ST_fsm_state163 of inst : label is "188'b00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state164 : string;
  attribute ap_ST_fsm_state164 of inst : label is "188'b00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state165 : string;
  attribute ap_ST_fsm_state165 of inst : label is "188'b00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state166 : string;
  attribute ap_ST_fsm_state166 of inst : label is "188'b00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state167 : string;
  attribute ap_ST_fsm_state167 of inst : label is "188'b00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state168 : string;
  attribute ap_ST_fsm_state168 of inst : label is "188'b00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state169 : string;
  attribute ap_ST_fsm_state169 of inst : label is "188'b00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state17 : string;
  attribute ap_ST_fsm_state17 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000";
  attribute ap_ST_fsm_state170 : string;
  attribute ap_ST_fsm_state170 of inst : label is "188'b00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state171 : string;
  attribute ap_ST_fsm_state171 of inst : label is "188'b00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state172 : string;
  attribute ap_ST_fsm_state172 of inst : label is "188'b00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state173 : string;
  attribute ap_ST_fsm_state173 of inst : label is "188'b00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state174 : string;
  attribute ap_ST_fsm_state174 of inst : label is "188'b00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state175 : string;
  attribute ap_ST_fsm_state175 of inst : label is "188'b00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state176 : string;
  attribute ap_ST_fsm_state176 of inst : label is "188'b00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state177 : string;
  attribute ap_ST_fsm_state177 of inst : label is "188'b00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state178 : string;
  attribute ap_ST_fsm_state178 of inst : label is "188'b00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state179 : string;
  attribute ap_ST_fsm_state179 of inst : label is "188'b00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state18 : string;
  attribute ap_ST_fsm_state18 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000";
  attribute ap_ST_fsm_state180 : string;
  attribute ap_ST_fsm_state180 of inst : label is "188'b00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state181 : string;
  attribute ap_ST_fsm_state181 of inst : label is "188'b00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state182 : string;
  attribute ap_ST_fsm_state182 of inst : label is "188'b00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state183 : string;
  attribute ap_ST_fsm_state183 of inst : label is "188'b00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state184 : string;
  attribute ap_ST_fsm_state184 of inst : label is "188'b00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state185 : string;
  attribute ap_ST_fsm_state185 of inst : label is "188'b00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state186 : string;
  attribute ap_ST_fsm_state186 of inst : label is "188'b00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state187 : string;
  attribute ap_ST_fsm_state187 of inst : label is "188'b01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state188 : string;
  attribute ap_ST_fsm_state188 of inst : label is "188'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state19 : string;
  attribute ap_ST_fsm_state19 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010";
  attribute ap_ST_fsm_state20 : string;
  attribute ap_ST_fsm_state20 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000";
  attribute ap_ST_fsm_state21 : string;
  attribute ap_ST_fsm_state21 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000";
  attribute ap_ST_fsm_state22 : string;
  attribute ap_ST_fsm_state22 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000";
  attribute ap_ST_fsm_state23 : string;
  attribute ap_ST_fsm_state23 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000";
  attribute ap_ST_fsm_state24 : string;
  attribute ap_ST_fsm_state24 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000";
  attribute ap_ST_fsm_state25 : string;
  attribute ap_ST_fsm_state25 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000";
  attribute ap_ST_fsm_state26 : string;
  attribute ap_ST_fsm_state26 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000";
  attribute ap_ST_fsm_state27 : string;
  attribute ap_ST_fsm_state27 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000";
  attribute ap_ST_fsm_state28 : string;
  attribute ap_ST_fsm_state28 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000";
  attribute ap_ST_fsm_state29 : string;
  attribute ap_ST_fsm_state29 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100";
  attribute ap_ST_fsm_state30 : string;
  attribute ap_ST_fsm_state30 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000";
  attribute ap_ST_fsm_state31 : string;
  attribute ap_ST_fsm_state31 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000";
  attribute ap_ST_fsm_state32 : string;
  attribute ap_ST_fsm_state32 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000";
  attribute ap_ST_fsm_state33 : string;
  attribute ap_ST_fsm_state33 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000";
  attribute ap_ST_fsm_state34 : string;
  attribute ap_ST_fsm_state34 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000";
  attribute ap_ST_fsm_state35 : string;
  attribute ap_ST_fsm_state35 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000";
  attribute ap_ST_fsm_state36 : string;
  attribute ap_ST_fsm_state36 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000";
  attribute ap_ST_fsm_state37 : string;
  attribute ap_ST_fsm_state37 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000";
  attribute ap_ST_fsm_state38 : string;
  attribute ap_ST_fsm_state38 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000";
  attribute ap_ST_fsm_state39 : string;
  attribute ap_ST_fsm_state39 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000";
  attribute ap_ST_fsm_state40 : string;
  attribute ap_ST_fsm_state40 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state41 : string;
  attribute ap_ST_fsm_state41 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state42 : string;
  attribute ap_ST_fsm_state42 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state43 : string;
  attribute ap_ST_fsm_state43 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state44 : string;
  attribute ap_ST_fsm_state44 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state45 : string;
  attribute ap_ST_fsm_state45 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state46 : string;
  attribute ap_ST_fsm_state46 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state47 : string;
  attribute ap_ST_fsm_state47 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state48 : string;
  attribute ap_ST_fsm_state48 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state49 : string;
  attribute ap_ST_fsm_state49 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000";
  attribute ap_ST_fsm_state50 : string;
  attribute ap_ST_fsm_state50 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state51 : string;
  attribute ap_ST_fsm_state51 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state52 : string;
  attribute ap_ST_fsm_state52 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state53 : string;
  attribute ap_ST_fsm_state53 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state54 : string;
  attribute ap_ST_fsm_state54 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state55 : string;
  attribute ap_ST_fsm_state55 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state56 : string;
  attribute ap_ST_fsm_state56 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state57 : string;
  attribute ap_ST_fsm_state57 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state58 : string;
  attribute ap_ST_fsm_state58 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state59 : string;
  attribute ap_ST_fsm_state59 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000";
  attribute ap_ST_fsm_state60 : string;
  attribute ap_ST_fsm_state60 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state61 : string;
  attribute ap_ST_fsm_state61 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state62 : string;
  attribute ap_ST_fsm_state62 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state63 : string;
  attribute ap_ST_fsm_state63 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state64 : string;
  attribute ap_ST_fsm_state64 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state65 : string;
  attribute ap_ST_fsm_state65 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state66 : string;
  attribute ap_ST_fsm_state66 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state67 : string;
  attribute ap_ST_fsm_state67 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state68 : string;
  attribute ap_ST_fsm_state68 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state69 : string;
  attribute ap_ST_fsm_state69 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000";
  attribute ap_ST_fsm_state70 : string;
  attribute ap_ST_fsm_state70 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state71 : string;
  attribute ap_ST_fsm_state71 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state72 : string;
  attribute ap_ST_fsm_state72 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state73 : string;
  attribute ap_ST_fsm_state73 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state74 : string;
  attribute ap_ST_fsm_state74 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state75 : string;
  attribute ap_ST_fsm_state75 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state76 : string;
  attribute ap_ST_fsm_state76 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state77 : string;
  attribute ap_ST_fsm_state77 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state78 : string;
  attribute ap_ST_fsm_state78 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state79 : string;
  attribute ap_ST_fsm_state79 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000";
  attribute ap_ST_fsm_state80 : string;
  attribute ap_ST_fsm_state80 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state81 : string;
  attribute ap_ST_fsm_state81 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state82 : string;
  attribute ap_ST_fsm_state82 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state83 : string;
  attribute ap_ST_fsm_state83 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state84 : string;
  attribute ap_ST_fsm_state84 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state85 : string;
  attribute ap_ST_fsm_state85 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state86 : string;
  attribute ap_ST_fsm_state86 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state87 : string;
  attribute ap_ST_fsm_state87 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state88 : string;
  attribute ap_ST_fsm_state88 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state89 : string;
  attribute ap_ST_fsm_state89 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000";
  attribute ap_ST_fsm_state90 : string;
  attribute ap_ST_fsm_state90 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state91 : string;
  attribute ap_ST_fsm_state91 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state92 : string;
  attribute ap_ST_fsm_state92 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state93 : string;
  attribute ap_ST_fsm_state93 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state94 : string;
  attribute ap_ST_fsm_state94 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state95 : string;
  attribute ap_ST_fsm_state95 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state96 : string;
  attribute ap_ST_fsm_state96 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state97 : string;
  attribute ap_ST_fsm_state97 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state98 : string;
  attribute ap_ST_fsm_state98 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state99 : string;
  attribute ap_ST_fsm_state99 of inst : label is "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:input_i:input_q:output_i, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of input_i_TREADY : signal is "xilinx.com:interface:axis:1.0 input_i TREADY";
  attribute X_INTERFACE_INFO of input_i_TVALID : signal is "xilinx.com:interface:axis:1.0 input_i TVALID";
  attribute X_INTERFACE_INFO of input_q_TREADY : signal is "xilinx.com:interface:axis:1.0 input_q TREADY";
  attribute X_INTERFACE_INFO of input_q_TVALID : signal is "xilinx.com:interface:axis:1.0 input_q TVALID";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of output_i_TREADY : signal is "xilinx.com:interface:axis:1.0 output_i TREADY";
  attribute X_INTERFACE_INFO of output_i_TVALID : signal is "xilinx.com:interface:axis:1.0 output_i TVALID";
  attribute X_INTERFACE_INFO of s_axi_control_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY";
  attribute X_INTERFACE_INFO of s_axi_control_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID";
  attribute X_INTERFACE_INFO of s_axi_control_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY";
  attribute X_INTERFACE_INFO of s_axi_control_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID";
  attribute X_INTERFACE_INFO of s_axi_control_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BREADY";
  attribute X_INTERFACE_INFO of s_axi_control_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BVALID";
  attribute X_INTERFACE_INFO of s_axi_control_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_control_RREADY : signal is "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 4, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 50000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_control_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RVALID";
  attribute X_INTERFACE_INFO of s_axi_control_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WREADY";
  attribute X_INTERFACE_INFO of s_axi_control_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WVALID";
  attribute X_INTERFACE_INFO of input_i_TDATA : signal is "xilinx.com:interface:axis:1.0 input_i TDATA";
  attribute X_INTERFACE_INFO of input_i_TDEST : signal is "xilinx.com:interface:axis:1.0 input_i TDEST";
  attribute X_INTERFACE_INFO of input_i_TID : signal is "xilinx.com:interface:axis:1.0 input_i TID";
  attribute X_INTERFACE_PARAMETER of input_i_TID : signal is "XIL_INTERFACENAME input_i, TDATA_NUM_BYTES 2, TDEST_WIDTH 6, TID_WIDTH 5, TUSER_WIDTH 2, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 50000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of input_i_TKEEP : signal is "xilinx.com:interface:axis:1.0 input_i TKEEP";
  attribute X_INTERFACE_INFO of input_i_TLAST : signal is "xilinx.com:interface:axis:1.0 input_i TLAST";
  attribute X_INTERFACE_INFO of input_i_TSTRB : signal is "xilinx.com:interface:axis:1.0 input_i TSTRB";
  attribute X_INTERFACE_INFO of input_i_TUSER : signal is "xilinx.com:interface:axis:1.0 input_i TUSER";
  attribute X_INTERFACE_INFO of input_q_TDATA : signal is "xilinx.com:interface:axis:1.0 input_q TDATA";
  attribute X_INTERFACE_INFO of input_q_TDEST : signal is "xilinx.com:interface:axis:1.0 input_q TDEST";
  attribute X_INTERFACE_INFO of input_q_TID : signal is "xilinx.com:interface:axis:1.0 input_q TID";
  attribute X_INTERFACE_PARAMETER of input_q_TID : signal is "XIL_INTERFACENAME input_q, TDATA_NUM_BYTES 2, TDEST_WIDTH 6, TID_WIDTH 5, TUSER_WIDTH 2, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 50000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of input_q_TKEEP : signal is "xilinx.com:interface:axis:1.0 input_q TKEEP";
  attribute X_INTERFACE_INFO of input_q_TLAST : signal is "xilinx.com:interface:axis:1.0 input_q TLAST";
  attribute X_INTERFACE_INFO of input_q_TSTRB : signal is "xilinx.com:interface:axis:1.0 input_q TSTRB";
  attribute X_INTERFACE_INFO of input_q_TUSER : signal is "xilinx.com:interface:axis:1.0 input_q TUSER";
  attribute X_INTERFACE_INFO of output_i_TDATA : signal is "xilinx.com:interface:axis:1.0 output_i TDATA";
  attribute X_INTERFACE_INFO of output_i_TDEST : signal is "xilinx.com:interface:axis:1.0 output_i TDEST";
  attribute X_INTERFACE_INFO of output_i_TID : signal is "xilinx.com:interface:axis:1.0 output_i TID";
  attribute X_INTERFACE_PARAMETER of output_i_TID : signal is "XIL_INTERFACENAME output_i, TDATA_NUM_BYTES 2, TDEST_WIDTH 6, TID_WIDTH 5, TUSER_WIDTH 2, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 50000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of output_i_TKEEP : signal is "xilinx.com:interface:axis:1.0 output_i TKEEP";
  attribute X_INTERFACE_INFO of output_i_TLAST : signal is "xilinx.com:interface:axis:1.0 output_i TLAST";
  attribute X_INTERFACE_INFO of output_i_TSTRB : signal is "xilinx.com:interface:axis:1.0 output_i TSTRB";
  attribute X_INTERFACE_INFO of output_i_TUSER : signal is "xilinx.com:interface:axis:1.0 output_i TUSER";
  attribute X_INTERFACE_INFO of s_axi_control_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR";
  attribute X_INTERFACE_INFO of s_axi_control_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR";
  attribute X_INTERFACE_INFO of s_axi_control_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BRESP";
  attribute X_INTERFACE_INFO of s_axi_control_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RDATA";
  attribute X_INTERFACE_INFO of s_axi_control_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RRESP";
  attribute X_INTERFACE_INFO of s_axi_control_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WDATA";
  attribute X_INTERFACE_INFO of s_axi_control_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB";
begin
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RDATA(31) <= \<const0>\;
  s_axi_control_RDATA(30) <= \<const0>\;
  s_axi_control_RDATA(29) <= \<const0>\;
  s_axi_control_RDATA(28) <= \<const0>\;
  s_axi_control_RDATA(27) <= \<const0>\;
  s_axi_control_RDATA(26) <= \<const0>\;
  s_axi_control_RDATA(25) <= \<const0>\;
  s_axi_control_RDATA(24) <= \<const0>\;
  s_axi_control_RDATA(23) <= \<const0>\;
  s_axi_control_RDATA(22) <= \<const0>\;
  s_axi_control_RDATA(21) <= \<const0>\;
  s_axi_control_RDATA(20) <= \<const0>\;
  s_axi_control_RDATA(19) <= \<const0>\;
  s_axi_control_RDATA(18) <= \<const0>\;
  s_axi_control_RDATA(17) <= \<const0>\;
  s_axi_control_RDATA(16) <= \<const0>\;
  s_axi_control_RDATA(15) <= \<const0>\;
  s_axi_control_RDATA(14) <= \<const0>\;
  s_axi_control_RDATA(13) <= \<const0>\;
  s_axi_control_RDATA(12) <= \<const0>\;
  s_axi_control_RDATA(11) <= \<const0>\;
  s_axi_control_RDATA(10) <= \<const0>\;
  s_axi_control_RDATA(9) <= \^s_axi_control_rdata\(9);
  s_axi_control_RDATA(8) <= \<const0>\;
  s_axi_control_RDATA(7) <= \^s_axi_control_rdata\(7);
  s_axi_control_RDATA(6) <= \<const0>\;
  s_axi_control_RDATA(5) <= \<const0>\;
  s_axi_control_RDATA(4) <= \<const0>\;
  s_axi_control_RDATA(3 downto 0) <= \^s_axi_control_rdata\(3 downto 0);
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.design_1_transmitter_0_1_transmitter
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      input_i_TDATA(15 downto 0) => B"0000000000000000",
      input_i_TDEST(5 downto 0) => input_i_TDEST(5 downto 0),
      input_i_TID(4 downto 0) => input_i_TID(4 downto 0),
      input_i_TKEEP(1 downto 0) => input_i_TKEEP(1 downto 0),
      input_i_TLAST(0) => '0',
      input_i_TREADY => input_i_TREADY,
      input_i_TSTRB(1 downto 0) => input_i_TSTRB(1 downto 0),
      input_i_TUSER(1 downto 0) => input_i_TUSER(1 downto 0),
      input_i_TVALID => input_i_TVALID,
      input_q_TDATA(15 downto 0) => B"0000000000000000",
      input_q_TDEST(5 downto 0) => B"000000",
      input_q_TID(4 downto 0) => B"00000",
      input_q_TKEEP(1 downto 0) => B"00",
      input_q_TLAST(0) => '0',
      input_q_TREADY => input_q_TREADY,
      input_q_TSTRB(1 downto 0) => B"00",
      input_q_TUSER(1 downto 0) => B"00",
      input_q_TVALID => input_q_TVALID,
      interrupt => interrupt,
      output_i_TDATA(15 downto 0) => output_i_TDATA(15 downto 0),
      output_i_TDEST(5 downto 0) => output_i_TDEST(5 downto 0),
      output_i_TID(4 downto 0) => output_i_TID(4 downto 0),
      output_i_TKEEP(1 downto 0) => output_i_TKEEP(1 downto 0),
      output_i_TLAST(0) => output_i_TLAST(0),
      output_i_TREADY => output_i_TREADY,
      output_i_TSTRB(1 downto 0) => output_i_TSTRB(1 downto 0),
      output_i_TUSER(1 downto 0) => output_i_TUSER(1 downto 0),
      output_i_TVALID => output_i_TVALID,
      s_axi_control_ARADDR(3 downto 0) => s_axi_control_ARADDR(3 downto 0),
      s_axi_control_ARREADY => s_axi_control_ARREADY,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(3 downto 0) => s_axi_control_AWADDR(3 downto 0),
      s_axi_control_AWREADY => s_axi_control_AWREADY,
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BRESP(1 downto 0) => NLW_inst_s_axi_control_BRESP_UNCONNECTED(1 downto 0),
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 10) => NLW_inst_s_axi_control_RDATA_UNCONNECTED(31 downto 10),
      s_axi_control_RDATA(9) => \^s_axi_control_rdata\(9),
      s_axi_control_RDATA(8) => NLW_inst_s_axi_control_RDATA_UNCONNECTED(8),
      s_axi_control_RDATA(7) => \^s_axi_control_rdata\(7),
      s_axi_control_RDATA(6 downto 4) => NLW_inst_s_axi_control_RDATA_UNCONNECTED(6 downto 4),
      s_axi_control_RDATA(3 downto 0) => \^s_axi_control_rdata\(3 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RRESP(1 downto 0) => NLW_inst_s_axi_control_RRESP_UNCONNECTED(1 downto 0),
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(31 downto 8) => B"000000000000000000000000",
      s_axi_control_WDATA(7) => s_axi_control_WDATA(7),
      s_axi_control_WDATA(6 downto 2) => B"00000",
      s_axi_control_WDATA(1 downto 0) => s_axi_control_WDATA(1 downto 0),
      s_axi_control_WREADY => s_axi_control_WREADY,
      s_axi_control_WSTRB(3 downto 1) => B"000",
      s_axi_control_WSTRB(0) => s_axi_control_WSTRB(0),
      s_axi_control_WVALID => s_axi_control_WVALID
    );
end STRUCTURE;
