spi_clk_gen_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/spi_clk_gen/ip/spi_clk_gen_clk_wiz_0_0/spi_clk_gen_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../QLink.srcs/sources_1/bd/spi_clk_gen/ipshared/b65a"incdir="../../../../QLink.srcs/sources_1/bd/spi_clk_gen/ipshared/b65a"
spi_clk_gen_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/spi_clk_gen/ip/spi_clk_gen_clk_wiz_0_0/spi_clk_gen_clk_wiz_0_0.v,incdir="$ref_dir/../../../../QLink.srcs/sources_1/bd/spi_clk_gen/ipshared/b65a"incdir="../../../../QLink.srcs/sources_1/bd/spi_clk_gen/ipshared/b65a"
spi_clk_gen.vhd,vhdl,xil_defaultlib,../../../bd/spi_clk_gen/sim/spi_clk_gen.vhd,incdir="$ref_dir/../../../../QLink.srcs/sources_1/bd/spi_clk_gen/ipshared/b65a"incdir="../../../../QLink.srcs/sources_1/bd/spi_clk_gen/ipshared/b65a"
glbl.v,Verilog,xil_defaultlib,glbl.v
