
Lab6_I2C_RealTimeClock_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000092f8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00028ba4  08009488  08009488  00019488  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0803202c  0803202c  000501dc  2**0
                  CONTENTS
  4 .ARM          00000008  0803202c  0803202c  0004202c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08032034  08032034  000501dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08032034  08032034  00042034  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08032038  08032038  00042038  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0803203c  00050000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000501dc  2**0
                  CONTENTS
 10 .bss          0000050c  200001dc  200001dc  000501dc  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200006e8  200006e8  000501dc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000501dc  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0005020c  2**0
                  CONTENTS, READONLY
 14 .debug_info   00013cce  00000000  00000000  0005024f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000038d6  00000000  00000000  00063f1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001390  00000000  00000000  000677f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000efc  00000000  00000000  00068b88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00024dd9  00000000  00000000  00069a84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001a160  00000000  00000000  0008e85d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000d2cc2  00000000  00000000  000a89bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000061f4  00000000  00000000  0017b680  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004d  00000000  00000000  00181874  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009470 	.word	0x08009470

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	08009470 	.word	0x08009470

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b970 	b.w	8000ea0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9e08      	ldr	r6, [sp, #32]
 8000bde:	460d      	mov	r5, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	460f      	mov	r7, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4694      	mov	ip, r2
 8000bec:	d965      	bls.n	8000cba <__udivmoddi4+0xe2>
 8000bee:	fab2 f382 	clz	r3, r2
 8000bf2:	b143      	cbz	r3, 8000c06 <__udivmoddi4+0x2e>
 8000bf4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000bf8:	f1c3 0220 	rsb	r2, r3, #32
 8000bfc:	409f      	lsls	r7, r3
 8000bfe:	fa20 f202 	lsr.w	r2, r0, r2
 8000c02:	4317      	orrs	r7, r2
 8000c04:	409c      	lsls	r4, r3
 8000c06:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c0a:	fa1f f58c 	uxth.w	r5, ip
 8000c0e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c12:	0c22      	lsrs	r2, r4, #16
 8000c14:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c18:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c1c:	fb01 f005 	mul.w	r0, r1, r5
 8000c20:	4290      	cmp	r0, r2
 8000c22:	d90a      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c24:	eb1c 0202 	adds.w	r2, ip, r2
 8000c28:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c2c:	f080 811c 	bcs.w	8000e68 <__udivmoddi4+0x290>
 8000c30:	4290      	cmp	r0, r2
 8000c32:	f240 8119 	bls.w	8000e68 <__udivmoddi4+0x290>
 8000c36:	3902      	subs	r1, #2
 8000c38:	4462      	add	r2, ip
 8000c3a:	1a12      	subs	r2, r2, r0
 8000c3c:	b2a4      	uxth	r4, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c4a:	fb00 f505 	mul.w	r5, r0, r5
 8000c4e:	42a5      	cmp	r5, r4
 8000c50:	d90a      	bls.n	8000c68 <__udivmoddi4+0x90>
 8000c52:	eb1c 0404 	adds.w	r4, ip, r4
 8000c56:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c5a:	f080 8107 	bcs.w	8000e6c <__udivmoddi4+0x294>
 8000c5e:	42a5      	cmp	r5, r4
 8000c60:	f240 8104 	bls.w	8000e6c <__udivmoddi4+0x294>
 8000c64:	4464      	add	r4, ip
 8000c66:	3802      	subs	r0, #2
 8000c68:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6c:	1b64      	subs	r4, r4, r5
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11e      	cbz	r6, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40dc      	lsrs	r4, r3
 8000c74:	2300      	movs	r3, #0
 8000c76:	e9c6 4300 	strd	r4, r3, [r6]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d908      	bls.n	8000c94 <__udivmoddi4+0xbc>
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	f000 80ed 	beq.w	8000e62 <__udivmoddi4+0x28a>
 8000c88:	2100      	movs	r1, #0
 8000c8a:	e9c6 0500 	strd	r0, r5, [r6]
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c94:	fab3 f183 	clz	r1, r3
 8000c98:	2900      	cmp	r1, #0
 8000c9a:	d149      	bne.n	8000d30 <__udivmoddi4+0x158>
 8000c9c:	42ab      	cmp	r3, r5
 8000c9e:	d302      	bcc.n	8000ca6 <__udivmoddi4+0xce>
 8000ca0:	4282      	cmp	r2, r0
 8000ca2:	f200 80f8 	bhi.w	8000e96 <__udivmoddi4+0x2be>
 8000ca6:	1a84      	subs	r4, r0, r2
 8000ca8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cac:	2001      	movs	r0, #1
 8000cae:	4617      	mov	r7, r2
 8000cb0:	2e00      	cmp	r6, #0
 8000cb2:	d0e2      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cb8:	e7df      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cba:	b902      	cbnz	r2, 8000cbe <__udivmoddi4+0xe6>
 8000cbc:	deff      	udf	#255	; 0xff
 8000cbe:	fab2 f382 	clz	r3, r2
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	f040 8090 	bne.w	8000de8 <__udivmoddi4+0x210>
 8000cc8:	1a8a      	subs	r2, r1, r2
 8000cca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cce:	fa1f fe8c 	uxth.w	lr, ip
 8000cd2:	2101      	movs	r1, #1
 8000cd4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000cd8:	fb07 2015 	mls	r0, r7, r5, r2
 8000cdc:	0c22      	lsrs	r2, r4, #16
 8000cde:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000ce2:	fb0e f005 	mul.w	r0, lr, r5
 8000ce6:	4290      	cmp	r0, r2
 8000ce8:	d908      	bls.n	8000cfc <__udivmoddi4+0x124>
 8000cea:	eb1c 0202 	adds.w	r2, ip, r2
 8000cee:	f105 38ff 	add.w	r8, r5, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x122>
 8000cf4:	4290      	cmp	r0, r2
 8000cf6:	f200 80cb 	bhi.w	8000e90 <__udivmoddi4+0x2b8>
 8000cfa:	4645      	mov	r5, r8
 8000cfc:	1a12      	subs	r2, r2, r0
 8000cfe:	b2a4      	uxth	r4, r4
 8000d00:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d04:	fb07 2210 	mls	r2, r7, r0, r2
 8000d08:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d0c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d10:	45a6      	cmp	lr, r4
 8000d12:	d908      	bls.n	8000d26 <__udivmoddi4+0x14e>
 8000d14:	eb1c 0404 	adds.w	r4, ip, r4
 8000d18:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d1c:	d202      	bcs.n	8000d24 <__udivmoddi4+0x14c>
 8000d1e:	45a6      	cmp	lr, r4
 8000d20:	f200 80bb 	bhi.w	8000e9a <__udivmoddi4+0x2c2>
 8000d24:	4610      	mov	r0, r2
 8000d26:	eba4 040e 	sub.w	r4, r4, lr
 8000d2a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d2e:	e79f      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d30:	f1c1 0720 	rsb	r7, r1, #32
 8000d34:	408b      	lsls	r3, r1
 8000d36:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d3a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d3e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d42:	fa20 f307 	lsr.w	r3, r0, r7
 8000d46:	40fd      	lsrs	r5, r7
 8000d48:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d4c:	4323      	orrs	r3, r4
 8000d4e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d52:	fa1f fe8c 	uxth.w	lr, ip
 8000d56:	fb09 5518 	mls	r5, r9, r8, r5
 8000d5a:	0c1c      	lsrs	r4, r3, #16
 8000d5c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d60:	fb08 f50e 	mul.w	r5, r8, lr
 8000d64:	42a5      	cmp	r5, r4
 8000d66:	fa02 f201 	lsl.w	r2, r2, r1
 8000d6a:	fa00 f001 	lsl.w	r0, r0, r1
 8000d6e:	d90b      	bls.n	8000d88 <__udivmoddi4+0x1b0>
 8000d70:	eb1c 0404 	adds.w	r4, ip, r4
 8000d74:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d78:	f080 8088 	bcs.w	8000e8c <__udivmoddi4+0x2b4>
 8000d7c:	42a5      	cmp	r5, r4
 8000d7e:	f240 8085 	bls.w	8000e8c <__udivmoddi4+0x2b4>
 8000d82:	f1a8 0802 	sub.w	r8, r8, #2
 8000d86:	4464      	add	r4, ip
 8000d88:	1b64      	subs	r4, r4, r5
 8000d8a:	b29d      	uxth	r5, r3
 8000d8c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d90:	fb09 4413 	mls	r4, r9, r3, r4
 8000d94:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d98:	fb03 fe0e 	mul.w	lr, r3, lr
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x1da>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000da8:	d26c      	bcs.n	8000e84 <__udivmoddi4+0x2ac>
 8000daa:	45a6      	cmp	lr, r4
 8000dac:	d96a      	bls.n	8000e84 <__udivmoddi4+0x2ac>
 8000dae:	3b02      	subs	r3, #2
 8000db0:	4464      	add	r4, ip
 8000db2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000db6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dba:	eba4 040e 	sub.w	r4, r4, lr
 8000dbe:	42ac      	cmp	r4, r5
 8000dc0:	46c8      	mov	r8, r9
 8000dc2:	46ae      	mov	lr, r5
 8000dc4:	d356      	bcc.n	8000e74 <__udivmoddi4+0x29c>
 8000dc6:	d053      	beq.n	8000e70 <__udivmoddi4+0x298>
 8000dc8:	b156      	cbz	r6, 8000de0 <__udivmoddi4+0x208>
 8000dca:	ebb0 0208 	subs.w	r2, r0, r8
 8000dce:	eb64 040e 	sbc.w	r4, r4, lr
 8000dd2:	fa04 f707 	lsl.w	r7, r4, r7
 8000dd6:	40ca      	lsrs	r2, r1
 8000dd8:	40cc      	lsrs	r4, r1
 8000dda:	4317      	orrs	r7, r2
 8000ddc:	e9c6 7400 	strd	r7, r4, [r6]
 8000de0:	4618      	mov	r0, r3
 8000de2:	2100      	movs	r1, #0
 8000de4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de8:	f1c3 0120 	rsb	r1, r3, #32
 8000dec:	fa02 fc03 	lsl.w	ip, r2, r3
 8000df0:	fa20 f201 	lsr.w	r2, r0, r1
 8000df4:	fa25 f101 	lsr.w	r1, r5, r1
 8000df8:	409d      	lsls	r5, r3
 8000dfa:	432a      	orrs	r2, r5
 8000dfc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e00:	fa1f fe8c 	uxth.w	lr, ip
 8000e04:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e08:	fb07 1510 	mls	r5, r7, r0, r1
 8000e0c:	0c11      	lsrs	r1, r2, #16
 8000e0e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e12:	fb00 f50e 	mul.w	r5, r0, lr
 8000e16:	428d      	cmp	r5, r1
 8000e18:	fa04 f403 	lsl.w	r4, r4, r3
 8000e1c:	d908      	bls.n	8000e30 <__udivmoddi4+0x258>
 8000e1e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e22:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e26:	d22f      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e28:	428d      	cmp	r5, r1
 8000e2a:	d92d      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e2c:	3802      	subs	r0, #2
 8000e2e:	4461      	add	r1, ip
 8000e30:	1b49      	subs	r1, r1, r5
 8000e32:	b292      	uxth	r2, r2
 8000e34:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e38:	fb07 1115 	mls	r1, r7, r5, r1
 8000e3c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e40:	fb05 f10e 	mul.w	r1, r5, lr
 8000e44:	4291      	cmp	r1, r2
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x282>
 8000e48:	eb1c 0202 	adds.w	r2, ip, r2
 8000e4c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e50:	d216      	bcs.n	8000e80 <__udivmoddi4+0x2a8>
 8000e52:	4291      	cmp	r1, r2
 8000e54:	d914      	bls.n	8000e80 <__udivmoddi4+0x2a8>
 8000e56:	3d02      	subs	r5, #2
 8000e58:	4462      	add	r2, ip
 8000e5a:	1a52      	subs	r2, r2, r1
 8000e5c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e60:	e738      	b.n	8000cd4 <__udivmoddi4+0xfc>
 8000e62:	4631      	mov	r1, r6
 8000e64:	4630      	mov	r0, r6
 8000e66:	e708      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000e68:	4639      	mov	r1, r7
 8000e6a:	e6e6      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e6c:	4610      	mov	r0, r2
 8000e6e:	e6fb      	b.n	8000c68 <__udivmoddi4+0x90>
 8000e70:	4548      	cmp	r0, r9
 8000e72:	d2a9      	bcs.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e74:	ebb9 0802 	subs.w	r8, r9, r2
 8000e78:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e7c:	3b01      	subs	r3, #1
 8000e7e:	e7a3      	b.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e80:	4645      	mov	r5, r8
 8000e82:	e7ea      	b.n	8000e5a <__udivmoddi4+0x282>
 8000e84:	462b      	mov	r3, r5
 8000e86:	e794      	b.n	8000db2 <__udivmoddi4+0x1da>
 8000e88:	4640      	mov	r0, r8
 8000e8a:	e7d1      	b.n	8000e30 <__udivmoddi4+0x258>
 8000e8c:	46d0      	mov	r8, sl
 8000e8e:	e77b      	b.n	8000d88 <__udivmoddi4+0x1b0>
 8000e90:	3d02      	subs	r5, #2
 8000e92:	4462      	add	r2, ip
 8000e94:	e732      	b.n	8000cfc <__udivmoddi4+0x124>
 8000e96:	4608      	mov	r0, r1
 8000e98:	e70a      	b.n	8000cb0 <__udivmoddi4+0xd8>
 8000e9a:	4464      	add	r4, ip
 8000e9c:	3802      	subs	r0, #2
 8000e9e:	e742      	b.n	8000d26 <__udivmoddi4+0x14e>

08000ea0 <__aeabi_idiv0>:
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop

08000ea4 <button_scan>:
 * @brief  	Scan matrix button
 * @param  	None
 * @note  	Call every 50ms
 * @retval 	None
 */
void button_scan() {
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b084      	sub	sp, #16
 8000ea8:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 0);
 8000eaa:	2200      	movs	r2, #0
 8000eac:	2108      	movs	r1, #8
 8000eae:	482f      	ldr	r0, [pc, #188]	; (8000f6c <button_scan+0xc8>)
 8000eb0:	f003 f946 	bl	8004140 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 8000eb4:	2201      	movs	r2, #1
 8000eb6:	2108      	movs	r1, #8
 8000eb8:	482c      	ldr	r0, [pc, #176]	; (8000f6c <button_scan+0xc8>)
 8000eba:	f003 f941 	bl	8004140 <HAL_GPIO_WritePin>
	HAL_SPI_Receive(&hspi1, (void*) &button_spi_buffer, 2, 10);
 8000ebe:	230a      	movs	r3, #10
 8000ec0:	2202      	movs	r2, #2
 8000ec2:	492b      	ldr	r1, [pc, #172]	; (8000f70 <button_scan+0xcc>)
 8000ec4:	482b      	ldr	r0, [pc, #172]	; (8000f74 <button_scan+0xd0>)
 8000ec6:	f004 fa68 	bl	800539a <HAL_SPI_Receive>

	int button_index = 0;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	60fb      	str	r3, [r7, #12]
	uint16_t mask = 0x8000;
 8000ece:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000ed2:	817b      	strh	r3, [r7, #10]
	for (int i = 0; i < 16; i++) {
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	607b      	str	r3, [r7, #4]
 8000ed8:	e03f      	b.n	8000f5a <button_scan+0xb6>
		if (i >= 0 && i <= 3) {
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	db06      	blt.n	8000eee <button_scan+0x4a>
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	2b03      	cmp	r3, #3
 8000ee4:	dc03      	bgt.n	8000eee <button_scan+0x4a>
			button_index = i + 4;
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	3304      	adds	r3, #4
 8000eea:	60fb      	str	r3, [r7, #12]
 8000eec:	e018      	b.n	8000f20 <button_scan+0x7c>
		} else if (i >= 4 && i <= 7) {
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	2b03      	cmp	r3, #3
 8000ef2:	dd07      	ble.n	8000f04 <button_scan+0x60>
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	2b07      	cmp	r3, #7
 8000ef8:	dc04      	bgt.n	8000f04 <button_scan+0x60>
			button_index = 7 - i;
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	f1c3 0307 	rsb	r3, r3, #7
 8000f00:	60fb      	str	r3, [r7, #12]
 8000f02:	e00d      	b.n	8000f20 <button_scan+0x7c>
		} else if (i >= 8 && i <= 11) {
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	2b07      	cmp	r3, #7
 8000f08:	dd06      	ble.n	8000f18 <button_scan+0x74>
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	2b0b      	cmp	r3, #11
 8000f0e:	dc03      	bgt.n	8000f18 <button_scan+0x74>
			button_index = i + 4;
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	3304      	adds	r3, #4
 8000f14:	60fb      	str	r3, [r7, #12]
 8000f16:	e003      	b.n	8000f20 <button_scan+0x7c>
		} else {
			button_index = 23 - i;
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	f1c3 0317 	rsb	r3, r3, #23
 8000f1e:	60fb      	str	r3, [r7, #12]
		}
		if (button_spi_buffer & mask)
 8000f20:	4b13      	ldr	r3, [pc, #76]	; (8000f70 <button_scan+0xcc>)
 8000f22:	881a      	ldrh	r2, [r3, #0]
 8000f24:	897b      	ldrh	r3, [r7, #10]
 8000f26:	4013      	ands	r3, r2
 8000f28:	b29b      	uxth	r3, r3
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d005      	beq.n	8000f3a <button_scan+0x96>
			button_count[button_index] = 0;
 8000f2e:	4a12      	ldr	r2, [pc, #72]	; (8000f78 <button_scan+0xd4>)
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	2100      	movs	r1, #0
 8000f34:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000f38:	e009      	b.n	8000f4e <button_scan+0xaa>
		else
			button_count[button_index]++;
 8000f3a:	4a0f      	ldr	r2, [pc, #60]	; (8000f78 <button_scan+0xd4>)
 8000f3c:	68fb      	ldr	r3, [r7, #12]
 8000f3e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000f42:	3301      	adds	r3, #1
 8000f44:	b299      	uxth	r1, r3
 8000f46:	4a0c      	ldr	r2, [pc, #48]	; (8000f78 <button_scan+0xd4>)
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		mask = mask >> 1;
 8000f4e:	897b      	ldrh	r3, [r7, #10]
 8000f50:	085b      	lsrs	r3, r3, #1
 8000f52:	817b      	strh	r3, [r7, #10]
	for (int i = 0; i < 16; i++) {
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	3301      	adds	r3, #1
 8000f58:	607b      	str	r3, [r7, #4]
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	2b0f      	cmp	r3, #15
 8000f5e:	ddbc      	ble.n	8000eda <button_scan+0x36>
	}
}
 8000f60:	bf00      	nop
 8000f62:	bf00      	nop
 8000f64:	3710      	adds	r7, #16
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bd80      	pop	{r7, pc}
 8000f6a:	bf00      	nop
 8000f6c:	40020c00 	.word	0x40020c00
 8000f70:	20000218 	.word	0x20000218
 8000f74:	200004ac 	.word	0x200004ac
 8000f78:	200001f8 	.word	0x200001f8

08000f7c <ds3231_init>:
uint8_t ds3231_date = 0;
uint8_t ds3231_day = 0;
uint8_t ds3231_month = 0;
uint8_t ds3231_year = 0;

void ds3231_init() {
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	af00      	add	r7, sp, #0
	ds3231_buffer[0] = DEC2BCD(30); //second
 8000f80:	201e      	movs	r0, #30
 8000f82:	f002 fd4b 	bl	8003a1c <DEC2BCD>
 8000f86:	4603      	mov	r3, r0
 8000f88:	461a      	mov	r2, r3
 8000f8a:	4b1c      	ldr	r3, [pc, #112]	; (8000ffc <ds3231_init+0x80>)
 8000f8c:	701a      	strb	r2, [r3, #0]
	ds3231_buffer[1] = DEC2BCD(22); //minute
 8000f8e:	2016      	movs	r0, #22
 8000f90:	f002 fd44 	bl	8003a1c <DEC2BCD>
 8000f94:	4603      	mov	r3, r0
 8000f96:	461a      	mov	r2, r3
 8000f98:	4b18      	ldr	r3, [pc, #96]	; (8000ffc <ds3231_init+0x80>)
 8000f9a:	705a      	strb	r2, [r3, #1]
	ds3231_buffer[2] = DEC2BCD(21); //hour
 8000f9c:	2015      	movs	r0, #21
 8000f9e:	f002 fd3d 	bl	8003a1c <DEC2BCD>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	461a      	mov	r2, r3
 8000fa6:	4b15      	ldr	r3, [pc, #84]	; (8000ffc <ds3231_init+0x80>)
 8000fa8:	709a      	strb	r2, [r3, #2]
	ds3231_buffer[3] = DEC2BCD(6);  //day
 8000faa:	2006      	movs	r0, #6
 8000fac:	f002 fd36 	bl	8003a1c <DEC2BCD>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	461a      	mov	r2, r3
 8000fb4:	4b11      	ldr	r3, [pc, #68]	; (8000ffc <ds3231_init+0x80>)
 8000fb6:	70da      	strb	r2, [r3, #3]
	ds3231_buffer[4] = DEC2BCD(15); //date
 8000fb8:	200f      	movs	r0, #15
 8000fba:	f002 fd2f 	bl	8003a1c <DEC2BCD>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	461a      	mov	r2, r3
 8000fc2:	4b0e      	ldr	r3, [pc, #56]	; (8000ffc <ds3231_init+0x80>)
 8000fc4:	711a      	strb	r2, [r3, #4]
	ds3231_buffer[5] = DEC2BCD(9);  //month
 8000fc6:	2009      	movs	r0, #9
 8000fc8:	f002 fd28 	bl	8003a1c <DEC2BCD>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	461a      	mov	r2, r3
 8000fd0:	4b0a      	ldr	r3, [pc, #40]	; (8000ffc <ds3231_init+0x80>)
 8000fd2:	715a      	strb	r2, [r3, #5]
	ds3231_buffer[6] = DEC2BCD(23); //year
 8000fd4:	2017      	movs	r0, #23
 8000fd6:	f002 fd21 	bl	8003a1c <DEC2BCD>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	461a      	mov	r2, r3
 8000fde:	4b07      	ldr	r3, [pc, #28]	; (8000ffc <ds3231_init+0x80>)
 8000fe0:	719a      	strb	r2, [r3, #6]

	if (HAL_I2C_IsDeviceReady(&hi2c1, DS3231_ADDRESS, 3, 50) != HAL_OK) {
 8000fe2:	2332      	movs	r3, #50	; 0x32
 8000fe4:	2203      	movs	r2, #3
 8000fe6:	21d0      	movs	r1, #208	; 0xd0
 8000fe8:	4805      	ldr	r0, [pc, #20]	; (8001000 <ds3231_init+0x84>)
 8000fea:	f003 fa07 	bl	80043fc <HAL_I2C_IsDeviceReady>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d000      	beq.n	8000ff6 <ds3231_init+0x7a>
		while (1)
 8000ff4:	e7fe      	b.n	8000ff4 <ds3231_init+0x78>
			;
	};
}
 8000ff6:	bf00      	nop
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	2000021c 	.word	0x2000021c
 8001000:	20000278 	.word	0x20000278

08001004 <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b08e      	sub	sp, #56	; 0x38
 8001008:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 800100a:	f107 031c 	add.w	r3, r7, #28
 800100e:	2200      	movs	r2, #0
 8001010:	601a      	str	r2, [r3, #0]
 8001012:	605a      	str	r2, [r3, #4]
 8001014:	609a      	str	r2, [r3, #8]
 8001016:	60da      	str	r2, [r3, #12]
 8001018:	611a      	str	r2, [r3, #16]
 800101a:	615a      	str	r2, [r3, #20]
 800101c:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 800101e:	463b      	mov	r3, r7
 8001020:	2200      	movs	r2, #0
 8001022:	601a      	str	r2, [r3, #0]
 8001024:	605a      	str	r2, [r3, #4]
 8001026:	609a      	str	r2, [r3, #8]
 8001028:	60da      	str	r2, [r3, #12]
 800102a:	611a      	str	r2, [r3, #16]
 800102c:	615a      	str	r2, [r3, #20]
 800102e:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8001030:	4b2f      	ldr	r3, [pc, #188]	; (80010f0 <MX_FSMC_Init+0xec>)
 8001032:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8001036:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8001038:	4b2d      	ldr	r3, [pc, #180]	; (80010f0 <MX_FSMC_Init+0xec>)
 800103a:	4a2e      	ldr	r2, [pc, #184]	; (80010f4 <MX_FSMC_Init+0xf0>)
 800103c:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 800103e:	4b2c      	ldr	r3, [pc, #176]	; (80010f0 <MX_FSMC_Init+0xec>)
 8001040:	2200      	movs	r2, #0
 8001042:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8001044:	4b2a      	ldr	r3, [pc, #168]	; (80010f0 <MX_FSMC_Init+0xec>)
 8001046:	2200      	movs	r2, #0
 8001048:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 800104a:	4b29      	ldr	r3, [pc, #164]	; (80010f0 <MX_FSMC_Init+0xec>)
 800104c:	2200      	movs	r2, #0
 800104e:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8001050:	4b27      	ldr	r3, [pc, #156]	; (80010f0 <MX_FSMC_Init+0xec>)
 8001052:	2210      	movs	r2, #16
 8001054:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8001056:	4b26      	ldr	r3, [pc, #152]	; (80010f0 <MX_FSMC_Init+0xec>)
 8001058:	2200      	movs	r2, #0
 800105a:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 800105c:	4b24      	ldr	r3, [pc, #144]	; (80010f0 <MX_FSMC_Init+0xec>)
 800105e:	2200      	movs	r2, #0
 8001060:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8001062:	4b23      	ldr	r3, [pc, #140]	; (80010f0 <MX_FSMC_Init+0xec>)
 8001064:	2200      	movs	r2, #0
 8001066:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8001068:	4b21      	ldr	r3, [pc, #132]	; (80010f0 <MX_FSMC_Init+0xec>)
 800106a:	2200      	movs	r2, #0
 800106c:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 800106e:	4b20      	ldr	r3, [pc, #128]	; (80010f0 <MX_FSMC_Init+0xec>)
 8001070:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001074:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8001076:	4b1e      	ldr	r3, [pc, #120]	; (80010f0 <MX_FSMC_Init+0xec>)
 8001078:	2200      	movs	r2, #0
 800107a:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 800107c:	4b1c      	ldr	r3, [pc, #112]	; (80010f0 <MX_FSMC_Init+0xec>)
 800107e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001082:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8001084:	4b1a      	ldr	r3, [pc, #104]	; (80010f0 <MX_FSMC_Init+0xec>)
 8001086:	2200      	movs	r2, #0
 8001088:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 800108a:	4b19      	ldr	r3, [pc, #100]	; (80010f0 <MX_FSMC_Init+0xec>)
 800108c:	2200      	movs	r2, #0
 800108e:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8001090:	4b17      	ldr	r3, [pc, #92]	; (80010f0 <MX_FSMC_Init+0xec>)
 8001092:	2200      	movs	r2, #0
 8001094:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 8001096:	230f      	movs	r3, #15
 8001098:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 800109a:	230f      	movs	r3, #15
 800109c:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 800109e:	233c      	movs	r3, #60	; 0x3c
 80010a0:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 0;
 80010a2:	2300      	movs	r3, #0
 80010a4:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 80010a6:	2310      	movs	r3, #16
 80010a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 80010aa:	2311      	movs	r3, #17
 80010ac:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 80010ae:	2300      	movs	r3, #0
 80010b0:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 8;
 80010b2:	2308      	movs	r3, #8
 80010b4:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 80010b6:	230f      	movs	r3, #15
 80010b8:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 80010ba:	2309      	movs	r3, #9
 80010bc:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 80010be:	2300      	movs	r3, #0
 80010c0:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 80010c2:	2310      	movs	r3, #16
 80010c4:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 80010c6:	2311      	movs	r3, #17
 80010c8:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 80010ca:	2300      	movs	r3, #0
 80010cc:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 80010ce:	463a      	mov	r2, r7
 80010d0:	f107 031c 	add.w	r3, r7, #28
 80010d4:	4619      	mov	r1, r3
 80010d6:	4806      	ldr	r0, [pc, #24]	; (80010f0 <MX_FSMC_Init+0xec>)
 80010d8:	f004 fd42 	bl	8005b60 <HAL_SRAM_Init>
 80010dc:	4603      	mov	r3, r0
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d001      	beq.n	80010e6 <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 80010e2:	f002 f989 	bl	80033f8 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 80010e6:	bf00      	nop
 80010e8:	3738      	adds	r7, #56	; 0x38
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	20000224 	.word	0x20000224
 80010f4:	a0000104 	.word	0xa0000104

080010f8 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b086      	sub	sp, #24
 80010fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010fe:	1d3b      	adds	r3, r7, #4
 8001100:	2200      	movs	r2, #0
 8001102:	601a      	str	r2, [r3, #0]
 8001104:	605a      	str	r2, [r3, #4]
 8001106:	609a      	str	r2, [r3, #8]
 8001108:	60da      	str	r2, [r3, #12]
 800110a:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 800110c:	4b1c      	ldr	r3, [pc, #112]	; (8001180 <HAL_FSMC_MspInit+0x88>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	2b00      	cmp	r3, #0
 8001112:	d131      	bne.n	8001178 <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 8001114:	4b1a      	ldr	r3, [pc, #104]	; (8001180 <HAL_FSMC_MspInit+0x88>)
 8001116:	2201      	movs	r2, #1
 8001118:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 800111a:	2300      	movs	r3, #0
 800111c:	603b      	str	r3, [r7, #0]
 800111e:	4b19      	ldr	r3, [pc, #100]	; (8001184 <HAL_FSMC_MspInit+0x8c>)
 8001120:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001122:	4a18      	ldr	r2, [pc, #96]	; (8001184 <HAL_FSMC_MspInit+0x8c>)
 8001124:	f043 0301 	orr.w	r3, r3, #1
 8001128:	6393      	str	r3, [r2, #56]	; 0x38
 800112a:	4b16      	ldr	r3, [pc, #88]	; (8001184 <HAL_FSMC_MspInit+0x8c>)
 800112c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800112e:	f003 0301 	and.w	r3, r3, #1
 8001132:	603b      	str	r3, [r7, #0]
 8001134:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 8001136:	f64f 7388 	movw	r3, #65416	; 0xff88
 800113a:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800113c:	2302      	movs	r3, #2
 800113e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001140:	2300      	movs	r3, #0
 8001142:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001144:	2303      	movs	r3, #3
 8001146:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001148:	230c      	movs	r3, #12
 800114a:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800114c:	1d3b      	adds	r3, r7, #4
 800114e:	4619      	mov	r1, r3
 8001150:	480d      	ldr	r0, [pc, #52]	; (8001188 <HAL_FSMC_MspInit+0x90>)
 8001152:	f002 fe59 	bl	8003e08 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8001156:	f24c 73b3 	movw	r3, #51123	; 0xc7b3
 800115a:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800115c:	2302      	movs	r3, #2
 800115e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001160:	2300      	movs	r3, #0
 8001162:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001164:	2303      	movs	r3, #3
 8001166:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001168:	230c      	movs	r3, #12
 800116a:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800116c:	1d3b      	adds	r3, r7, #4
 800116e:	4619      	mov	r1, r3
 8001170:	4806      	ldr	r0, [pc, #24]	; (800118c <HAL_FSMC_MspInit+0x94>)
 8001172:	f002 fe49 	bl	8003e08 <HAL_GPIO_Init>
 8001176:	e000      	b.n	800117a <HAL_FSMC_MspInit+0x82>
    return;
 8001178:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 800117a:	3718      	adds	r7, #24
 800117c:	46bd      	mov	sp, r7
 800117e:	bd80      	pop	{r7, pc}
 8001180:	20000274 	.word	0x20000274
 8001184:	40023800 	.word	0x40023800
 8001188:	40021000 	.word	0x40021000
 800118c:	40020c00 	.word	0x40020c00

08001190 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8001190:	b580      	push	{r7, lr}
 8001192:	b082      	sub	sp, #8
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8001198:	f7ff ffae 	bl	80010f8 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 800119c:	bf00      	nop
 800119e:	3708      	adds	r7, #8
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}

080011a4 <circle_aabb_overlap>:
#include "game_logic.h"
#include <math.h>

uint8_t circle_aabb_overlap(int16_t cx, int16_t cy, uint16_t radius,
                          uint16_t rx, uint16_t ry,
                          uint16_t rw, uint16_t rh) {
 80011a4:	b490      	push	{r4, r7}
 80011a6:	b086      	sub	sp, #24
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	4604      	mov	r4, r0
 80011ac:	4608      	mov	r0, r1
 80011ae:	4611      	mov	r1, r2
 80011b0:	461a      	mov	r2, r3
 80011b2:	4623      	mov	r3, r4
 80011b4:	80fb      	strh	r3, [r7, #6]
 80011b6:	4603      	mov	r3, r0
 80011b8:	80bb      	strh	r3, [r7, #4]
 80011ba:	460b      	mov	r3, r1
 80011bc:	807b      	strh	r3, [r7, #2]
 80011be:	4613      	mov	r3, r2
 80011c0:	803b      	strh	r3, [r7, #0]
    // Find the closest point to the circle within the rectangle
    int16_t closest_x = CLAMP(cx, rx, rx + rw);
 80011c2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80011c6:	883b      	ldrh	r3, [r7, #0]
 80011c8:	429a      	cmp	r2, r3
 80011ca:	db09      	blt.n	80011e0 <circle_aabb_overlap+0x3c>
 80011cc:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80011d0:	8839      	ldrh	r1, [r7, #0]
 80011d2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80011d4:	440b      	add	r3, r1
 80011d6:	4293      	cmp	r3, r2
 80011d8:	bfa8      	it	ge
 80011da:	4613      	movge	r3, r2
 80011dc:	b21b      	sxth	r3, r3
 80011de:	e001      	b.n	80011e4 <circle_aabb_overlap+0x40>
 80011e0:	f9b7 3000 	ldrsh.w	r3, [r7]
 80011e4:	82fb      	strh	r3, [r7, #22]
    int16_t closest_y = CLAMP(cy, ry, ry + rh);
 80011e6:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80011ea:	8c3b      	ldrh	r3, [r7, #32]
 80011ec:	429a      	cmp	r2, r3
 80011ee:	db09      	blt.n	8001204 <circle_aabb_overlap+0x60>
 80011f0:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80011f4:	8c39      	ldrh	r1, [r7, #32]
 80011f6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80011f8:	440b      	add	r3, r1
 80011fa:	4293      	cmp	r3, r2
 80011fc:	bfa8      	it	ge
 80011fe:	4613      	movge	r3, r2
 8001200:	b21b      	sxth	r3, r3
 8001202:	e001      	b.n	8001208 <circle_aabb_overlap+0x64>
 8001204:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8001208:	82bb      	strh	r3, [r7, #20]

    // Calculate the distance between the circle's center and this closest point
    int16_t distance_x = cx - closest_x;
 800120a:	88fa      	ldrh	r2, [r7, #6]
 800120c:	8afb      	ldrh	r3, [r7, #22]
 800120e:	1ad3      	subs	r3, r2, r3
 8001210:	b29b      	uxth	r3, r3
 8001212:	827b      	strh	r3, [r7, #18]
    int16_t distance_y = cy - closest_y;
 8001214:	88ba      	ldrh	r2, [r7, #4]
 8001216:	8abb      	ldrh	r3, [r7, #20]
 8001218:	1ad3      	subs	r3, r2, r3
 800121a:	b29b      	uxth	r3, r3
 800121c:	823b      	strh	r3, [r7, #16]

    // If the distance is less than the circle's radius, an intersection occurs
    uint32_t distance_squared = (distance_x * distance_x) + (distance_y * distance_y);
 800121e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001222:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8001226:	fb03 f202 	mul.w	r2, r3, r2
 800122a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800122e:	f9b7 1010 	ldrsh.w	r1, [r7, #16]
 8001232:	fb01 f303 	mul.w	r3, r1, r3
 8001236:	4413      	add	r3, r2
 8001238:	60fb      	str	r3, [r7, #12]
    return distance_squared < (radius * radius);
 800123a:	887b      	ldrh	r3, [r7, #2]
 800123c:	887a      	ldrh	r2, [r7, #2]
 800123e:	fb02 f303 	mul.w	r3, r2, r3
 8001242:	461a      	mov	r2, r3
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	4293      	cmp	r3, r2
 8001248:	bf34      	ite	cc
 800124a:	2301      	movcc	r3, #1
 800124c:	2300      	movcs	r3, #0
 800124e:	b2db      	uxtb	r3, r3
}
 8001250:	4618      	mov	r0, r3
 8001252:	3718      	adds	r7, #24
 8001254:	46bd      	mov	sp, r7
 8001256:	bc90      	pop	{r4, r7}
 8001258:	4770      	bx	lr
	...

0800125c <resolve_ball_brick>:

uint8_t resolve_ball_brick(Ball *ball, Brick *brick) {
 800125c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800125e:	b08b      	sub	sp, #44	; 0x2c
 8001260:	af04      	add	r7, sp, #16
 8001262:	6078      	str	r0, [r7, #4]
 8001264:	6039      	str	r1, [r7, #0]
    if (brick->state == BRICK_STATE_DESTROYED) {
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	7a9b      	ldrb	r3, [r3, #10]
 800126a:	2b01      	cmp	r3, #1
 800126c:	d101      	bne.n	8001272 <resolve_ball_brick+0x16>
        return 0; // No collision if brick is already destroyed
 800126e:	2300      	movs	r3, #0
 8001270:	e10f      	b.n	8001492 <resolve_ball_brick+0x236>
    }

    if (!circle_aabb_overlap(ball->x, ball->y, ball->radius,
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	f9b3 0000 	ldrsh.w	r0, [r3]
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	f9b3 4002 	ldrsh.w	r4, [r3, #2]
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	7b9b      	ldrb	r3, [r3, #14]
 8001282:	b29d      	uxth	r5, r3
 8001284:	683b      	ldr	r3, [r7, #0]
 8001286:	881e      	ldrh	r6, [r3, #0]
 8001288:	683b      	ldr	r3, [r7, #0]
 800128a:	885b      	ldrh	r3, [r3, #2]
 800128c:	683a      	ldr	r2, [r7, #0]
 800128e:	8892      	ldrh	r2, [r2, #4]
 8001290:	6839      	ldr	r1, [r7, #0]
 8001292:	88c9      	ldrh	r1, [r1, #6]
 8001294:	9102      	str	r1, [sp, #8]
 8001296:	9201      	str	r2, [sp, #4]
 8001298:	9300      	str	r3, [sp, #0]
 800129a:	4633      	mov	r3, r6
 800129c:	462a      	mov	r2, r5
 800129e:	4621      	mov	r1, r4
 80012a0:	f7ff ff80 	bl	80011a4 <circle_aabb_overlap>
 80012a4:	4603      	mov	r3, r0
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d101      	bne.n	80012ae <resolve_ball_brick+0x52>
                             brick->x, brick->y,
                             brick->width, brick->height)) {
        return 0; // No collision
 80012aa:	2300      	movs	r3, #0
 80012ac:	e0f1      	b.n	8001492 <resolve_ball_brick+0x236>
    }
    /*
    * Check the side of collision and adjust ball velocity accordingly: vertical or horizontal or corner
    */
    uint8_t overlapL = ball->x + ball->radius - brick->x;
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012b4:	b2da      	uxtb	r2, r3
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	7b9b      	ldrb	r3, [r3, #14]
 80012ba:	4413      	add	r3, r2
 80012bc:	b2da      	uxtb	r2, r3
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	881b      	ldrh	r3, [r3, #0]
 80012c2:	b2db      	uxtb	r3, r3
 80012c4:	1ad3      	subs	r3, r2, r3
 80012c6:	75fb      	strb	r3, [r7, #23]
    uint8_t overlapR = (brick->x + brick->width) - (ball->x - ball->radius);
 80012c8:	683b      	ldr	r3, [r7, #0]
 80012ca:	881b      	ldrh	r3, [r3, #0]
 80012cc:	b2da      	uxtb	r2, r3
 80012ce:	683b      	ldr	r3, [r7, #0]
 80012d0:	889b      	ldrh	r3, [r3, #4]
 80012d2:	b2db      	uxtb	r3, r3
 80012d4:	4413      	add	r3, r2
 80012d6:	b2da      	uxtb	r2, r3
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	7b99      	ldrb	r1, [r3, #14]
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012e2:	b2db      	uxtb	r3, r3
 80012e4:	1acb      	subs	r3, r1, r3
 80012e6:	b2db      	uxtb	r3, r3
 80012e8:	4413      	add	r3, r2
 80012ea:	75bb      	strb	r3, [r7, #22]
    uint8_t overlapT = ball->y + ball->radius - brick->y;
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80012f2:	b2da      	uxtb	r2, r3
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	7b9b      	ldrb	r3, [r3, #14]
 80012f8:	4413      	add	r3, r2
 80012fa:	b2da      	uxtb	r2, r3
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	885b      	ldrh	r3, [r3, #2]
 8001300:	b2db      	uxtb	r3, r3
 8001302:	1ad3      	subs	r3, r2, r3
 8001304:	757b      	strb	r3, [r7, #21]
    uint8_t overlapB = (brick->y + brick->height) - (ball->y - ball->radius);
 8001306:	683b      	ldr	r3, [r7, #0]
 8001308:	885b      	ldrh	r3, [r3, #2]
 800130a:	b2da      	uxtb	r2, r3
 800130c:	683b      	ldr	r3, [r7, #0]
 800130e:	88db      	ldrh	r3, [r3, #6]
 8001310:	b2db      	uxtb	r3, r3
 8001312:	4413      	add	r3, r2
 8001314:	b2da      	uxtb	r2, r3
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	7b99      	ldrb	r1, [r3, #14]
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001320:	b2db      	uxtb	r3, r3
 8001322:	1acb      	subs	r3, r1, r3
 8001324:	b2db      	uxtb	r3, r3
 8001326:	4413      	add	r3, r2
 8001328:	753b      	strb	r3, [r7, #20]
    uint8_t minOverlapX = (overlapL < overlapR) ? overlapL : overlapR;
 800132a:	7dba      	ldrb	r2, [r7, #22]
 800132c:	7dfb      	ldrb	r3, [r7, #23]
 800132e:	4293      	cmp	r3, r2
 8001330:	bf28      	it	cs
 8001332:	4613      	movcs	r3, r2
 8001334:	74fb      	strb	r3, [r7, #19]
    uint8_t minOverlapY = (overlapT < overlapB) ? overlapT : overlapB;
 8001336:	7d3a      	ldrb	r2, [r7, #20]
 8001338:	7d7b      	ldrb	r3, [r7, #21]
 800133a:	4293      	cmp	r3, r2
 800133c:	bf28      	it	cs
 800133e:	4613      	movcs	r3, r2
 8001340:	74bb      	strb	r3, [r7, #18]

    float crit45 = fmaxf(CRIT45_FLOOR, ball->radius * CRIT45_SCALE);
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	7b9b      	ldrb	r3, [r3, #14]
 8001346:	ee07 3a90 	vmov	s15, r3
 800134a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800134e:	ed9f 7a53 	vldr	s14, [pc, #332]	; 800149c <resolve_ball_brick+0x240>
 8001352:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001356:	eef0 0a67 	vmov.f32	s1, s15
 800135a:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 800135e:	f008 f84f 	bl	8009400 <fmaxf>
 8001362:	ed87 0a03 	vstr	s0, [r7, #12]
    if (fabsf(minOverlapX - minOverlapY) <= crit45) {
 8001366:	7cfa      	ldrb	r2, [r7, #19]
 8001368:	7cbb      	ldrb	r3, [r7, #18]
 800136a:	1ad3      	subs	r3, r2, r3
 800136c:	ee07 3a90 	vmov	s15, r3
 8001370:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001374:	eef0 7ae7 	vabs.f32	s15, s15
 8001378:	ed97 7a03 	vldr	s14, [r7, #12]
 800137c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001380:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001384:	db34      	blt.n	80013f0 <resolve_ball_brick+0x194>
        // Corner collision
        ball->dx = -ball->dx;
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800138c:	b29b      	uxth	r3, r3
 800138e:	425b      	negs	r3, r3
 8001390:	b29b      	uxth	r3, r3
 8001392:	b21a      	sxth	r2, r3
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	811a      	strh	r2, [r3, #8]
        ball->dy = -ball->dy;
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800139e:	b29b      	uxth	r3, r3
 80013a0:	425b      	negs	r3, r3
 80013a2:	b29b      	uxth	r3, r3
 80013a4:	b21a      	sxth	r2, r3
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	815a      	strh	r2, [r3, #10]
        // Nudge ball out of collision
        ball->x += (overlapL < overlapR) ? -1 : 1;
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013b0:	b29b      	uxth	r3, r3
 80013b2:	7df9      	ldrb	r1, [r7, #23]
 80013b4:	7dba      	ldrb	r2, [r7, #22]
 80013b6:	4291      	cmp	r1, r2
 80013b8:	d202      	bcs.n	80013c0 <resolve_ball_brick+0x164>
 80013ba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80013be:	e000      	b.n	80013c2 <resolve_ball_brick+0x166>
 80013c0:	2201      	movs	r2, #1
 80013c2:	4413      	add	r3, r2
 80013c4:	b29b      	uxth	r3, r3
 80013c6:	b21a      	sxth	r2, r3
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	801a      	strh	r2, [r3, #0]
        ball->y += (overlapT < overlapB) ? -1 : 1;
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80013d2:	b29b      	uxth	r3, r3
 80013d4:	7d79      	ldrb	r1, [r7, #21]
 80013d6:	7d3a      	ldrb	r2, [r7, #20]
 80013d8:	4291      	cmp	r1, r2
 80013da:	d202      	bcs.n	80013e2 <resolve_ball_brick+0x186>
 80013dc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80013e0:	e000      	b.n	80013e4 <resolve_ball_brick+0x188>
 80013e2:	2201      	movs	r2, #1
 80013e4:	4413      	add	r3, r2
 80013e6:	b29b      	uxth	r3, r3
 80013e8:	b21a      	sxth	r2, r3
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	805a      	strh	r2, [r3, #2]
 80013ee:	e04c      	b.n	800148a <resolve_ball_brick+0x22e>
    } else if (minOverlapX < minOverlapY) {
 80013f0:	7cfa      	ldrb	r2, [r7, #19]
 80013f2:	7cbb      	ldrb	r3, [r7, #18]
 80013f4:	429a      	cmp	r2, r3
 80013f6:	d224      	bcs.n	8001442 <resolve_ball_brick+0x1e6>
        // Vertical collision
        ball->dx = -ball->dx;
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80013fe:	b29b      	uxth	r3, r3
 8001400:	425b      	negs	r3, r3
 8001402:	b29b      	uxth	r3, r3
 8001404:	b21a      	sxth	r2, r3
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	811a      	strh	r2, [r3, #8]
        ball->x = (overlapL < overlapR) ? (brick->x - ball->radius) : (brick->x + brick->width + ball->radius);
 800140a:	7dfa      	ldrb	r2, [r7, #23]
 800140c:	7dbb      	ldrb	r3, [r7, #22]
 800140e:	429a      	cmp	r2, r3
 8001410:	d208      	bcs.n	8001424 <resolve_ball_brick+0x1c8>
 8001412:	683b      	ldr	r3, [r7, #0]
 8001414:	881a      	ldrh	r2, [r3, #0]
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	7b9b      	ldrb	r3, [r3, #14]
 800141a:	b29b      	uxth	r3, r3
 800141c:	1ad3      	subs	r3, r2, r3
 800141e:	b29b      	uxth	r3, r3
 8001420:	b21b      	sxth	r3, r3
 8001422:	e00b      	b.n	800143c <resolve_ball_brick+0x1e0>
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	881a      	ldrh	r2, [r3, #0]
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	889b      	ldrh	r3, [r3, #4]
 800142c:	4413      	add	r3, r2
 800142e:	b29a      	uxth	r2, r3
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	7b9b      	ldrb	r3, [r3, #14]
 8001434:	b29b      	uxth	r3, r3
 8001436:	4413      	add	r3, r2
 8001438:	b29b      	uxth	r3, r3
 800143a:	b21b      	sxth	r3, r3
 800143c:	687a      	ldr	r2, [r7, #4]
 800143e:	8013      	strh	r3, [r2, #0]
 8001440:	e023      	b.n	800148a <resolve_ball_brick+0x22e>
    } else {
        // Horizontal collision
        ball->dy = -ball->dy;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001448:	b29b      	uxth	r3, r3
 800144a:	425b      	negs	r3, r3
 800144c:	b29b      	uxth	r3, r3
 800144e:	b21a      	sxth	r2, r3
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	815a      	strh	r2, [r3, #10]
        ball->y = (overlapT < overlapB) ? (brick->y - ball->radius) : (brick->y + brick->height + ball->radius);
 8001454:	7d7a      	ldrb	r2, [r7, #21]
 8001456:	7d3b      	ldrb	r3, [r7, #20]
 8001458:	429a      	cmp	r2, r3
 800145a:	d208      	bcs.n	800146e <resolve_ball_brick+0x212>
 800145c:	683b      	ldr	r3, [r7, #0]
 800145e:	885a      	ldrh	r2, [r3, #2]
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	7b9b      	ldrb	r3, [r3, #14]
 8001464:	b29b      	uxth	r3, r3
 8001466:	1ad3      	subs	r3, r2, r3
 8001468:	b29b      	uxth	r3, r3
 800146a:	b21b      	sxth	r3, r3
 800146c:	e00b      	b.n	8001486 <resolve_ball_brick+0x22a>
 800146e:	683b      	ldr	r3, [r7, #0]
 8001470:	885a      	ldrh	r2, [r3, #2]
 8001472:	683b      	ldr	r3, [r7, #0]
 8001474:	88db      	ldrh	r3, [r3, #6]
 8001476:	4413      	add	r3, r2
 8001478:	b29a      	uxth	r2, r3
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	7b9b      	ldrb	r3, [r3, #14]
 800147e:	b29b      	uxth	r3, r3
 8001480:	4413      	add	r3, r2
 8001482:	b29b      	uxth	r3, r3
 8001484:	b21b      	sxth	r3, r3
 8001486:	687a      	ldr	r2, [r7, #4]
 8001488:	8053      	strh	r3, [r2, #2]
    }
    brick->state = BRICK_STATE_DESTROYED;
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	2201      	movs	r2, #1
 800148e:	729a      	strb	r2, [r3, #10]
    return 1; // Collision occurred
 8001490:	2301      	movs	r3, #1
}
 8001492:	4618      	mov	r0, r3
 8001494:	371c      	adds	r7, #28
 8001496:	46bd      	mov	sp, r7
 8001498:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800149a:	bf00      	nop
 800149c:	3f350481 	.word	0x3f350481

080014a0 <resolve_ball_paddle>:

uint8_t resolve_ball_paddle(Ball *ball, const Paddle *paddle) {
 80014a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014a2:	b08d      	sub	sp, #52	; 0x34
 80014a4:	af04      	add	r7, sp, #16
 80014a6:	6078      	str	r0, [r7, #4]
 80014a8:	6039      	str	r1, [r7, #0]
    if (!circle_aabb_overlap(ball->x, ball->y, ball->radius,
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	f9b3 0000 	ldrsh.w	r0, [r3]
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	f9b3 4002 	ldrsh.w	r4, [r3, #2]
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	7b9b      	ldrb	r3, [r3, #14]
 80014ba:	b29d      	uxth	r5, r3
                             paddle->x, paddle->y,
 80014bc:	683b      	ldr	r3, [r7, #0]
 80014be:	881e      	ldrh	r6, [r3, #0]
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	885b      	ldrh	r3, [r3, #2]
                             paddle->width, paddle->height)) {
 80014c4:	683a      	ldr	r2, [r7, #0]
 80014c6:	88d2      	ldrh	r2, [r2, #6]
 80014c8:	6839      	ldr	r1, [r7, #0]
 80014ca:	8909      	ldrh	r1, [r1, #8]
    if (!circle_aabb_overlap(ball->x, ball->y, ball->radius,
 80014cc:	9102      	str	r1, [sp, #8]
 80014ce:	9201      	str	r2, [sp, #4]
 80014d0:	9300      	str	r3, [sp, #0]
 80014d2:	4633      	mov	r3, r6
 80014d4:	462a      	mov	r2, r5
 80014d6:	4621      	mov	r1, r4
 80014d8:	f7ff fe64 	bl	80011a4 <circle_aabb_overlap>
 80014dc:	4603      	mov	r3, r0
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d101      	bne.n	80014e6 <resolve_ball_paddle+0x46>
        return 0; // No collision
 80014e2:	2300      	movs	r3, #0
 80014e4:	e05d      	b.n	80015a2 <resolve_ball_paddle+0x102>
    }

    // Simple reflection logic
    ball->dy = -fabsf(ball->dy); // Always reflect upwards
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80014ec:	ee07 3a90 	vmov	s15, r3
 80014f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014f4:	eef0 7ae7 	vabs.f32	s15, s15
 80014f8:	eef1 7a67 	vneg.f32	s15, s15
 80014fc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001500:	ee17 3a90 	vmov	r3, s15
 8001504:	b21a      	sxth	r2, r3
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	815a      	strh	r2, [r3, #10]

    // Adjust horizontal velocity based on where it hit the paddle
    float hitPos = (ball->x - paddle->x) / paddle->width; // 0.0 (left) to 1.0 (right)
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001510:	461a      	mov	r2, r3
 8001512:	683b      	ldr	r3, [r7, #0]
 8001514:	881b      	ldrh	r3, [r3, #0]
 8001516:	1ad3      	subs	r3, r2, r3
 8001518:	683a      	ldr	r2, [r7, #0]
 800151a:	88d2      	ldrh	r2, [r2, #6]
 800151c:	fb93 f3f2 	sdiv	r3, r3, r2
 8001520:	ee07 3a90 	vmov	s15, r3
 8001524:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001528:	edc7 7a07 	vstr	s15, [r7, #28]
    char hit_pos_str[16];
    snprintf(hit_pos_str, sizeof(hit_pos_str), "%f", hitPos);
 800152c:	69f8      	ldr	r0, [r7, #28]
 800152e:	f7ff f80b 	bl	8000548 <__aeabi_f2d>
 8001532:	4602      	mov	r2, r0
 8001534:	460b      	mov	r3, r1
 8001536:	f107 000c 	add.w	r0, r7, #12
 800153a:	e9cd 2300 	strd	r2, r3, [sp]
 800153e:	4a1b      	ldr	r2, [pc, #108]	; (80015ac <resolve_ball_paddle+0x10c>)
 8001540:	2110      	movs	r1, #16
 8001542:	f005 fdcb 	bl	80070dc <sniprintf>
    lcd_show_string_center(0, 164 + 16, hit_pos_str, WHITE, 0, 16, 1);
 8001546:	f107 020c 	add.w	r2, r7, #12
 800154a:	2301      	movs	r3, #1
 800154c:	9302      	str	r3, [sp, #8]
 800154e:	2310      	movs	r3, #16
 8001550:	9301      	str	r3, [sp, #4]
 8001552:	2300      	movs	r3, #0
 8001554:	9300      	str	r3, [sp, #0]
 8001556:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800155a:	21b4      	movs	r1, #180	; 0xb4
 800155c:	2000      	movs	r0, #0
 800155e:	f001 fd09 	bl	8002f74 <lcd_show_string_center>
    ball->dx = (hitPos - 0.5f) * 2.0f * V_X_MAX; // Scale to max horizontal speed
 8001562:	edd7 7a07 	vldr	s15, [r7, #28]
 8001566:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800156a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800156e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001572:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 80015b0 <resolve_ball_paddle+0x110>
 8001576:	ee67 7a87 	vmul.f32	s15, s15, s14
 800157a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800157e:	ee17 3a90 	vmov	r3, s15
 8001582:	b21a      	sxth	r2, r3
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	811a      	strh	r2, [r3, #8]

    // Clamp ball position to be just above the paddle
    ball->y = paddle->y - ball->radius - 1;
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	885a      	ldrh	r2, [r3, #2]
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	7b9b      	ldrb	r3, [r3, #14]
 8001590:	b29b      	uxth	r3, r3
 8001592:	1ad3      	subs	r3, r2, r3
 8001594:	b29b      	uxth	r3, r3
 8001596:	3b01      	subs	r3, #1
 8001598:	b29b      	uxth	r3, r3
 800159a:	b21a      	sxth	r2, r3
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	805a      	strh	r2, [r3, #2]

    return 1; // Collision occurred
 80015a0:	2301      	movs	r3, #1
}
 80015a2:	4618      	mov	r0, r3
 80015a4:	3724      	adds	r7, #36	; 0x24
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015aa:	bf00      	nop
 80015ac:	08009488 	.word	0x08009488
 80015b0:	43340000 	.word	0x43340000

080015b4 <resolve_ball_wall>:

uint8_t resolve_ball_wall(Ball *ball) {
 80015b4:	b480      	push	{r7}
 80015b6:	b085      	sub	sp, #20
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
    uint8_t collided = 0; 
 80015bc:	2300      	movs	r3, #0
 80015be:	73fb      	strb	r3, [r7, #15]
    // collided = 0: no collision
    // collided = 1: wall collision
    // collided = 2: out of bounds (bottom)

    // Left wall
    if (ball->x - ball->radius <= 0) {
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015c6:	461a      	mov	r2, r3
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	7b9b      	ldrb	r3, [r3, #14]
 80015cc:	1ad3      	subs	r3, r2, r3
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	dc1a      	bgt.n	8001608 <resolve_ball_wall+0x54>
        ball->dx = fabsf(ball->dx);
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80015d8:	ee07 3a90 	vmov	s15, r3
 80015dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015e0:	eef0 7ae7 	vabs.f32	s15, s15
 80015e4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80015e8:	ee17 3a90 	vmov	r3, s15
 80015ec:	b21a      	sxth	r2, r3
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	811a      	strh	r2, [r3, #8]
        ball->x = ball->radius + 1;
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	7b9b      	ldrb	r3, [r3, #14]
 80015f6:	b29b      	uxth	r3, r3
 80015f8:	3301      	adds	r3, #1
 80015fa:	b29b      	uxth	r3, r3
 80015fc:	b21a      	sxth	r2, r3
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	801a      	strh	r2, [r3, #0]
        collided = 1;
 8001602:	2301      	movs	r3, #1
 8001604:	73fb      	strb	r3, [r7, #15]
 8001606:	e025      	b.n	8001654 <resolve_ball_wall+0xa0>
    }
    // Right wall
    else if (ball->x + ball->radius >= SCREEN_WIDTH - 1) {
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800160e:	461a      	mov	r2, r3
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	7b9b      	ldrb	r3, [r3, #14]
 8001614:	4413      	add	r3, r2
 8001616:	2bee      	cmp	r3, #238	; 0xee
 8001618:	dd1c      	ble.n	8001654 <resolve_ball_wall+0xa0>
        ball->dx = -fabsf(ball->dx);
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001620:	ee07 3a90 	vmov	s15, r3
 8001624:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001628:	eef0 7ae7 	vabs.f32	s15, s15
 800162c:	eef1 7a67 	vneg.f32	s15, s15
 8001630:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001634:	ee17 3a90 	vmov	r3, s15
 8001638:	b21a      	sxth	r2, r3
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	811a      	strh	r2, [r3, #8]
        ball->x = SCREEN_WIDTH - ball->radius - 1;
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	7b9b      	ldrb	r3, [r3, #14]
 8001642:	b29b      	uxth	r3, r3
 8001644:	f1c3 03ef 	rsb	r3, r3, #239	; 0xef
 8001648:	b29b      	uxth	r3, r3
 800164a:	b21a      	sxth	r2, r3
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	801a      	strh	r2, [r3, #0]
        collided = 1;
 8001650:	2301      	movs	r3, #1
 8001652:	73fb      	strb	r3, [r7, #15]
    }
    // Top wall
    if (ball->y - ball->radius <= UI_BAR_HEIGHT) {
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800165a:	461a      	mov	r2, r3
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	7b9b      	ldrb	r3, [r3, #14]
 8001660:	1ad3      	subs	r3, r2, r3
 8001662:	2b1e      	cmp	r3, #30
 8001664:	dc1a      	bgt.n	800169c <resolve_ball_wall+0xe8>
        ball->dy = fabsf(ball->dy);
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800166c:	ee07 3a90 	vmov	s15, r3
 8001670:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001674:	eef0 7ae7 	vabs.f32	s15, s15
 8001678:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800167c:	ee17 3a90 	vmov	r3, s15
 8001680:	b21a      	sxth	r2, r3
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	815a      	strh	r2, [r3, #10]
        ball->y = UI_BAR_HEIGHT + ball->radius + 1;
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	7b9b      	ldrb	r3, [r3, #14]
 800168a:	b29b      	uxth	r3, r3
 800168c:	331f      	adds	r3, #31
 800168e:	b29b      	uxth	r3, r3
 8001690:	b21a      	sxth	r2, r3
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	805a      	strh	r2, [r3, #2]
        collided = 1;
 8001696:	2301      	movs	r3, #1
 8001698:	73fb      	strb	r3, [r7, #15]
 800169a:	e00b      	b.n	80016b4 <resolve_ball_wall+0x100>
    }
    // Bottom wall (missed paddle)
    else if (ball->y + ball->radius >= SCREEN_HEIGHT - 1) {
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80016a2:	461a      	mov	r2, r3
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	7b9b      	ldrb	r3, [r3, #14]
 80016a8:	4413      	add	r3, r2
 80016aa:	f5b3 7f9f 	cmp.w	r3, #318	; 0x13e
 80016ae:	dd01      	ble.n	80016b4 <resolve_ball_wall+0x100>
        // Ball is out of bounds, typically handled as a life lost
        collided = 2; // Indicate out of bounds
 80016b0:	2302      	movs	r3, #2
 80016b2:	73fb      	strb	r3, [r7, #15]
    }

    return collided;
 80016b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80016b6:	4618      	mov	r0, r3
 80016b8:	3714      	adds	r7, #20
 80016ba:	46bd      	mov	sp, r7
 80016bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c0:	4770      	bx	lr

080016c2 <initialize_ball_velocity>:

void initialize_ball_velocity(Ball *ball) {
 80016c2:	b480      	push	{r7}
 80016c4:	b083      	sub	sp, #12
 80016c6:	af00      	add	r7, sp, #0
 80016c8:	6078      	str	r0, [r7, #4]
    // Start with a fixed angle upwards
    ball->dx = 0.0f;
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	2200      	movs	r2, #0
 80016ce:	811a      	strh	r2, [r3, #8]
    ball->dy = -V_MIN;
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	f64f 729c 	movw	r2, #65436	; 0xff9c
 80016d6:	815a      	strh	r2, [r3, #10]
}
 80016d8:	bf00      	nop
 80016da:	370c      	adds	r7, #12
 80016dc:	46bd      	mov	sp, r7
 80016de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e2:	4770      	bx	lr

080016e4 <step_world>:

void step_world(GameState *state, float dt) {
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b088      	sub	sp, #32
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
 80016ec:	ed87 0a00 	vstr	s0, [r7]
    Ball *ball = &state->ball;
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	f503 73d2 	add.w	r3, r3, #420	; 0x1a4
 80016f6:	617b      	str	r3, [r7, #20]

    // Update ball position
    ball->x += ball->dx * dt;
 80016f8:	697b      	ldr	r3, [r7, #20]
 80016fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016fe:	ee07 3a90 	vmov	s15, r3
 8001702:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001706:	697b      	ldr	r3, [r7, #20]
 8001708:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800170c:	ee07 3a90 	vmov	s15, r3
 8001710:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001714:	edd7 7a00 	vldr	s15, [r7]
 8001718:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800171c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001720:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001724:	ee17 3a90 	vmov	r3, s15
 8001728:	b21a      	sxth	r2, r3
 800172a:	697b      	ldr	r3, [r7, #20]
 800172c:	801a      	strh	r2, [r3, #0]
    ball->y += ball->dy * dt;
 800172e:	697b      	ldr	r3, [r7, #20]
 8001730:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001734:	ee07 3a90 	vmov	s15, r3
 8001738:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800173c:	697b      	ldr	r3, [r7, #20]
 800173e:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001742:	ee07 3a90 	vmov	s15, r3
 8001746:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800174a:	edd7 7a00 	vldr	s15, [r7]
 800174e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001752:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001756:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800175a:	ee17 3a90 	vmov	r3, s15
 800175e:	b21a      	sxth	r2, r3
 8001760:	697b      	ldr	r3, [r7, #20]
 8001762:	805a      	strh	r2, [r3, #2]
    // Resolve wall collisions
    uint8_t wall_collision = resolve_ball_wall(ball);
 8001764:	6978      	ldr	r0, [r7, #20]
 8001766:	f7ff ff25 	bl	80015b4 <resolve_ball_wall>
 800176a:	4603      	mov	r3, r0
 800176c:	74fb      	strb	r3, [r7, #19]
    if (wall_collision == 2) {
 800176e:	7cfb      	ldrb	r3, [r7, #19]
 8001770:	2b02      	cmp	r3, #2
 8001772:	d15b      	bne.n	800182c <step_world+0x148>
        // Ball is out of bounds, lose a life
        state->lives -= 1;
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	f893 31c8 	ldrb.w	r3, [r3, #456]	; 0x1c8
 800177a:	3b01      	subs	r3, #1
 800177c:	b2da      	uxtb	r2, r3
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	f883 21c8 	strb.w	r2, [r3, #456]	; 0x1c8
//        game_update_ui_bar(state->score, state -> lives);
        if (state->lives == 0) {
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	f893 31c8 	ldrb.w	r3, [r3, #456]	; 0x1c8
 800178a:	2b00      	cmp	r3, #0
 800178c:	d111      	bne.n	80017b2 <step_world+0xce>
            state->status = GAME_OVER;
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	2203      	movs	r2, #3
 8001792:	f883 21c9 	strb.w	r2, [r3, #457]	; 0x1c9
            game_update_ui_bar(state -> score, state->lives);
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	f8d3 21c4 	ldr.w	r2, [r3, #452]	; 0x1c4
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	f893 31c8 	ldrb.w	r3, [r3, #456]	; 0x1c8
 80017a2:	4619      	mov	r1, r3
 80017a4:	4610      	mov	r0, r2
 80017a6:	f000 fb64 	bl	8001e72 <game_update_ui_bar>
            game_draw_game_over_screen(state);
 80017aa:	6878      	ldr	r0, [r7, #4]
 80017ac:	f000 fab8 	bl	8001d20 <game_draw_game_over_screen>
 80017b0:	e00c      	b.n	80017cc <step_world+0xe8>
        } 
        else {
        	state->show_potentiometer_prompt = 1;
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	2201      	movs	r2, #1
 80017b6:	f883 21ca 	strb.w	r2, [r3, #458]	; 0x1ca
        	game_update_ball(&state -> ball);
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	f503 73d2 	add.w	r3, r3, #420	; 0x1a4
 80017c0:	4618      	mov	r0, r3
 80017c2:	f000 fb13 	bl	8001dec <game_update_ball>
        	game_draw_initial_scene(state);
 80017c6:	6878      	ldr	r0, [r7, #4]
 80017c8:	f000 f9ea 	bl	8001ba0 <game_draw_initial_scene>
        }

        // Reset ball position above paddle
        ball->x = state->paddle.x + state->paddle.width / 2.0f;
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	f8b3 31b4 	ldrh.w	r3, [r3, #436]	; 0x1b4
 80017d2:	ee07 3a90 	vmov	s15, r3
 80017d6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	f8b3 31ba 	ldrh.w	r3, [r3, #442]	; 0x1ba
 80017e0:	ee07 3a90 	vmov	s15, r3
 80017e4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80017e8:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 80017ec:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80017f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017f4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80017f8:	ee17 3a90 	vmov	r3, s15
 80017fc:	b21a      	sxth	r2, r3
 80017fe:	697b      	ldr	r3, [r7, #20]
 8001800:	801a      	strh	r2, [r3, #0]
        ball->y = state->paddle.y - ball->radius - 1;
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	f8b3 21b6 	ldrh.w	r2, [r3, #438]	; 0x1b6
 8001808:	697b      	ldr	r3, [r7, #20]
 800180a:	7b9b      	ldrb	r3, [r3, #14]
 800180c:	b29b      	uxth	r3, r3
 800180e:	1ad3      	subs	r3, r2, r3
 8001810:	b29b      	uxth	r3, r3
 8001812:	3b01      	subs	r3, #1
 8001814:	b29b      	uxth	r3, r3
 8001816:	b21a      	sxth	r2, r3
 8001818:	697b      	ldr	r3, [r7, #20]
 800181a:	805a      	strh	r2, [r3, #2]
        ball->dx = 0.0f;
 800181c:	697b      	ldr	r3, [r7, #20]
 800181e:	2200      	movs	r2, #0
 8001820:	811a      	strh	r2, [r3, #8]
        ball->dy = -V_MIN;
 8001822:	697b      	ldr	r3, [r7, #20]
 8001824:	f64f 729c 	movw	r2, #65436	; 0xff9c
 8001828:	815a      	strh	r2, [r3, #10]
        return; // Skip further processing this frame
 800182a:	e037      	b.n	800189c <step_world+0x1b8>
    }
    // Resolve paddle collision
    resolve_ball_paddle(ball, &state->paddle);
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	f503 73da 	add.w	r3, r3, #436	; 0x1b4
 8001832:	4619      	mov	r1, r3
 8001834:	6978      	ldr	r0, [r7, #20]
 8001836:	f7ff fe33 	bl	80014a0 <resolve_ball_paddle>
    // Resolve brick collisions
    for (int row = 0; row < BRICK_ROWS; row++) {
 800183a:	2300      	movs	r3, #0
 800183c:	61fb      	str	r3, [r7, #28]
 800183e:	e02a      	b.n	8001896 <step_world+0x1b2>
        for (int col = 0; col < BRICK_COLS; col++) {
 8001840:	2300      	movs	r3, #0
 8001842:	61bb      	str	r3, [r7, #24]
 8001844:	e021      	b.n	800188a <step_world+0x1a6>
            Brick *brick = &state->bricks[row][col];
 8001846:	69ba      	ldr	r2, [r7, #24]
 8001848:	4613      	mov	r3, r2
 800184a:	005b      	lsls	r3, r3, #1
 800184c:	4413      	add	r3, r2
 800184e:	009b      	lsls	r3, r3, #2
 8001850:	69fa      	ldr	r2, [r7, #28]
 8001852:	2154      	movs	r1, #84	; 0x54
 8001854:	fb01 f202 	mul.w	r2, r1, r2
 8001858:	4413      	add	r3, r2
 800185a:	687a      	ldr	r2, [r7, #4]
 800185c:	4413      	add	r3, r2
 800185e:	60fb      	str	r3, [r7, #12]
            if (resolve_ball_brick(ball, brick)) {
 8001860:	68f9      	ldr	r1, [r7, #12]
 8001862:	6978      	ldr	r0, [r7, #20]
 8001864:	f7ff fcfa 	bl	800125c <resolve_ball_brick>
 8001868:	4603      	mov	r3, r0
 800186a:	2b00      	cmp	r3, #0
 800186c:	d00a      	beq.n	8001884 <step_world+0x1a0>
            	game_erase_brick(brick);
 800186e:	68f8      	ldr	r0, [r7, #12]
 8001870:	f000 fae2 	bl	8001e38 <game_erase_brick>
                state->score += 10; // Increment score for destroyed brick
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	f8d3 31c4 	ldr.w	r3, [r3, #452]	; 0x1c4
 800187a:	f103 020a 	add.w	r2, r3, #10
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	f8c3 21c4 	str.w	r2, [r3, #452]	; 0x1c4
        for (int col = 0; col < BRICK_COLS; col++) {
 8001884:	69bb      	ldr	r3, [r7, #24]
 8001886:	3301      	adds	r3, #1
 8001888:	61bb      	str	r3, [r7, #24]
 800188a:	69bb      	ldr	r3, [r7, #24]
 800188c:	2b06      	cmp	r3, #6
 800188e:	ddda      	ble.n	8001846 <step_world+0x162>
    for (int row = 0; row < BRICK_ROWS; row++) {
 8001890:	69fb      	ldr	r3, [r7, #28]
 8001892:	3301      	adds	r3, #1
 8001894:	61fb      	str	r3, [r7, #28]
 8001896:	69fb      	ldr	r3, [r7, #28]
 8001898:	2b04      	cmp	r3, #4
 800189a:	ddd1      	ble.n	8001840 <step_world+0x15c>
            }
        }
    }
}
 800189c:	3720      	adds	r7, #32
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd80      	pop	{r7, pc}
	...

080018a4 <draw_potentiometer_prompt>:


/**
 * @brief Draws the prompt to rotate the potentiometer with a dashed border.
 */
void draw_potentiometer_prompt(void) {
 80018a4:	b590      	push	{r4, r7, lr}
 80018a6:	b08b      	sub	sp, #44	; 0x2c
 80018a8:	af04      	add	r7, sp, #16
    uint16_t box_x1 = 20;
 80018aa:	2314      	movs	r3, #20
 80018ac:	81fb      	strh	r3, [r7, #14]
    uint16_t box_y1 = 150;
 80018ae:	2396      	movs	r3, #150	; 0x96
 80018b0:	81bb      	strh	r3, [r7, #12]
    uint16_t box_x2 = SCREEN_WIDTH - 20;
 80018b2:	23dc      	movs	r3, #220	; 0xdc
 80018b4:	817b      	strh	r3, [r7, #10]
    uint16_t box_y2 = 200;
 80018b6:	23c8      	movs	r3, #200	; 0xc8
 80018b8:	813b      	strh	r3, [r7, #8]
    uint16_t color = WHITE;
 80018ba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018be:	80fb      	strh	r3, [r7, #6]
    uint16_t dash_length = 5;
 80018c0:	2305      	movs	r3, #5
 80018c2:	80bb      	strh	r3, [r7, #4]

    // Draw dashed border
    // Top and bottom
    for (uint16_t x = box_x1; x < box_x2; x += 2 * dash_length) {
 80018c4:	89fb      	ldrh	r3, [r7, #14]
 80018c6:	82fb      	strh	r3, [r7, #22]
 80018c8:	e021      	b.n	800190e <draw_potentiometer_prompt+0x6a>
        uint16_t end_x = x + dash_length;
 80018ca:	8afa      	ldrh	r2, [r7, #22]
 80018cc:	88bb      	ldrh	r3, [r7, #4]
 80018ce:	4413      	add	r3, r2
 80018d0:	82bb      	strh	r3, [r7, #20]
        if (end_x > box_x2) end_x = box_x2;
 80018d2:	8aba      	ldrh	r2, [r7, #20]
 80018d4:	897b      	ldrh	r3, [r7, #10]
 80018d6:	429a      	cmp	r2, r3
 80018d8:	d901      	bls.n	80018de <draw_potentiometer_prompt+0x3a>
 80018da:	897b      	ldrh	r3, [r7, #10]
 80018dc:	82bb      	strh	r3, [r7, #20]
        lcd_draw_line(x, box_y1, end_x, box_y1, color);
 80018de:	89bc      	ldrh	r4, [r7, #12]
 80018e0:	8aba      	ldrh	r2, [r7, #20]
 80018e2:	89b9      	ldrh	r1, [r7, #12]
 80018e4:	8af8      	ldrh	r0, [r7, #22]
 80018e6:	88fb      	ldrh	r3, [r7, #6]
 80018e8:	9300      	str	r3, [sp, #0]
 80018ea:	4623      	mov	r3, r4
 80018ec:	f000 fe81 	bl	80025f2 <lcd_draw_line>
        lcd_draw_line(x, box_y2, end_x, box_y2, color);
 80018f0:	893c      	ldrh	r4, [r7, #8]
 80018f2:	8aba      	ldrh	r2, [r7, #20]
 80018f4:	8939      	ldrh	r1, [r7, #8]
 80018f6:	8af8      	ldrh	r0, [r7, #22]
 80018f8:	88fb      	ldrh	r3, [r7, #6]
 80018fa:	9300      	str	r3, [sp, #0]
 80018fc:	4623      	mov	r3, r4
 80018fe:	f000 fe78 	bl	80025f2 <lcd_draw_line>
    for (uint16_t x = box_x1; x < box_x2; x += 2 * dash_length) {
 8001902:	88bb      	ldrh	r3, [r7, #4]
 8001904:	005b      	lsls	r3, r3, #1
 8001906:	b29a      	uxth	r2, r3
 8001908:	8afb      	ldrh	r3, [r7, #22]
 800190a:	4413      	add	r3, r2
 800190c:	82fb      	strh	r3, [r7, #22]
 800190e:	8afa      	ldrh	r2, [r7, #22]
 8001910:	897b      	ldrh	r3, [r7, #10]
 8001912:	429a      	cmp	r2, r3
 8001914:	d3d9      	bcc.n	80018ca <draw_potentiometer_prompt+0x26>
    }
    // Left and right
    for (uint16_t y = box_y1; y < box_y2; y += 2 * dash_length) {
 8001916:	89bb      	ldrh	r3, [r7, #12]
 8001918:	827b      	strh	r3, [r7, #18]
 800191a:	e021      	b.n	8001960 <draw_potentiometer_prompt+0xbc>
        uint16_t end_y = y + dash_length;
 800191c:	8a7a      	ldrh	r2, [r7, #18]
 800191e:	88bb      	ldrh	r3, [r7, #4]
 8001920:	4413      	add	r3, r2
 8001922:	823b      	strh	r3, [r7, #16]
        if (end_y > box_y2) end_y = box_y2;
 8001924:	8a3a      	ldrh	r2, [r7, #16]
 8001926:	893b      	ldrh	r3, [r7, #8]
 8001928:	429a      	cmp	r2, r3
 800192a:	d901      	bls.n	8001930 <draw_potentiometer_prompt+0x8c>
 800192c:	893b      	ldrh	r3, [r7, #8]
 800192e:	823b      	strh	r3, [r7, #16]
        lcd_draw_line(box_x1, y, box_x1, end_y, color);
 8001930:	8a3c      	ldrh	r4, [r7, #16]
 8001932:	89fa      	ldrh	r2, [r7, #14]
 8001934:	8a79      	ldrh	r1, [r7, #18]
 8001936:	89f8      	ldrh	r0, [r7, #14]
 8001938:	88fb      	ldrh	r3, [r7, #6]
 800193a:	9300      	str	r3, [sp, #0]
 800193c:	4623      	mov	r3, r4
 800193e:	f000 fe58 	bl	80025f2 <lcd_draw_line>
        lcd_draw_line(box_x2, y, box_x2, end_y, color);
 8001942:	8a3c      	ldrh	r4, [r7, #16]
 8001944:	897a      	ldrh	r2, [r7, #10]
 8001946:	8a79      	ldrh	r1, [r7, #18]
 8001948:	8978      	ldrh	r0, [r7, #10]
 800194a:	88fb      	ldrh	r3, [r7, #6]
 800194c:	9300      	str	r3, [sp, #0]
 800194e:	4623      	mov	r3, r4
 8001950:	f000 fe4f 	bl	80025f2 <lcd_draw_line>
    for (uint16_t y = box_y1; y < box_y2; y += 2 * dash_length) {
 8001954:	88bb      	ldrh	r3, [r7, #4]
 8001956:	005b      	lsls	r3, r3, #1
 8001958:	b29a      	uxth	r2, r3
 800195a:	8a7b      	ldrh	r3, [r7, #18]
 800195c:	4413      	add	r3, r2
 800195e:	827b      	strh	r3, [r7, #18]
 8001960:	8a7a      	ldrh	r2, [r7, #18]
 8001962:	893b      	ldrh	r3, [r7, #8]
 8001964:	429a      	cmp	r2, r3
 8001966:	d3d9      	bcc.n	800191c <draw_potentiometer_prompt+0x78>
    }
    // Show the text lines
    lcd_show_string_center(0, 164 - 8, "ROTATE POTENTIOMETER", WHITE, 0, 16, 1);
 8001968:	2301      	movs	r3, #1
 800196a:	9302      	str	r3, [sp, #8]
 800196c:	2310      	movs	r3, #16
 800196e:	9301      	str	r3, [sp, #4]
 8001970:	2300      	movs	r3, #0
 8001972:	9300      	str	r3, [sp, #0]
 8001974:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001978:	4a0a      	ldr	r2, [pc, #40]	; (80019a4 <draw_potentiometer_prompt+0x100>)
 800197a:	219c      	movs	r1, #156	; 0x9c
 800197c:	2000      	movs	r0, #0
 800197e:	f001 faf9 	bl	8002f74 <lcd_show_string_center>
    lcd_show_string_center(0, 164 + 8, "TO PLAY", WHITE, 0, 16, 1);
 8001982:	2301      	movs	r3, #1
 8001984:	9302      	str	r3, [sp, #8]
 8001986:	2310      	movs	r3, #16
 8001988:	9301      	str	r3, [sp, #4]
 800198a:	2300      	movs	r3, #0
 800198c:	9300      	str	r3, [sp, #0]
 800198e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001992:	4a05      	ldr	r2, [pc, #20]	; (80019a8 <draw_potentiometer_prompt+0x104>)
 8001994:	21ac      	movs	r1, #172	; 0xac
 8001996:	2000      	movs	r0, #0
 8001998:	f001 faec 	bl	8002f74 <lcd_show_string_center>

}
 800199c:	bf00      	nop
 800199e:	371c      	adds	r7, #28
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bd90      	pop	{r4, r7, pc}
 80019a4:	0800948c 	.word	0x0800948c
 80019a8:	080094a4 	.word	0x080094a4

080019ac <game_init_state>:


/**
 * @brief Initializes the game state for a new game or level.
 */
void game_init_state(GameState *state) {
 80019ac:	b480      	push	{r7}
 80019ae:	b089      	sub	sp, #36	; 0x24
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
    // 1. Initialize Paddle
    state->paddle.width = 70;
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	2246      	movs	r2, #70	; 0x46
 80019b8:	f8a3 21ba 	strh.w	r2, [r3, #442]	; 0x1ba
    state->paddle.height = 10;
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	220a      	movs	r2, #10
 80019c0:	f8a3 21bc 	strh.w	r2, [r3, #444]	; 0x1bc
    state->paddle.x = (SCREEN_WIDTH - state->paddle.width) / 2.0f;
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	f8b3 31ba 	ldrh.w	r3, [r3, #442]	; 0x1ba
 80019ca:	f1c3 03f0 	rsb	r3, r3, #240	; 0xf0
 80019ce:	ee07 3a90 	vmov	s15, r3
 80019d2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019d6:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80019da:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80019e2:	ee17 3a90 	vmov	r3, s15
 80019e6:	b29a      	uxth	r2, r3
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	f8a3 21b4 	strh.w	r2, [r3, #436]	; 0x1b4
    state->paddle.prev_x = state->paddle.x;
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	f8b3 21b4 	ldrh.w	r2, [r3, #436]	; 0x1b4
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	f8a3 21b8 	strh.w	r2, [r3, #440]	; 0x1b8
    state->paddle.y = SCREEN_HEIGHT - state->paddle.height - 5;
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	f8b3 31bc 	ldrh.w	r3, [r3, #444]	; 0x1bc
 8001a00:	f5c3 739d 	rsb	r3, r3, #314	; 0x13a
 8001a04:	3301      	adds	r3, #1
 8001a06:	b29a      	uxth	r2, r3
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	f8a3 21b6 	strh.w	r2, [r3, #438]	; 0x1b6
    state->paddle.color = WHITE;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001a14:	f8a3 21be 	strh.w	r2, [r3, #446]	; 0x1be

    // 2. Initialize Ball
    state->ball.radius = 7;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	2207      	movs	r2, #7
 8001a1c:	f883 21b2 	strb.w	r2, [r3, #434]	; 0x1b2
    state->ball.x = state->paddle.x + state->paddle.width / 2.0f;
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	f8b3 31b4 	ldrh.w	r3, [r3, #436]	; 0x1b4
 8001a26:	ee07 3a90 	vmov	s15, r3
 8001a2a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	f8b3 31ba 	ldrh.w	r3, [r3, #442]	; 0x1ba
 8001a34:	ee07 3a90 	vmov	s15, r3
 8001a38:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001a3c:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8001a40:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001a44:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a48:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a4c:	ee17 3a90 	vmov	r3, s15
 8001a50:	b21a      	sxth	r2, r3
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	f8a3 21a4 	strh.w	r2, [r3, #420]	; 0x1a4
    state->ball.prev_x = state->ball.x;
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	f9b3 21a4 	ldrsh.w	r2, [r3, #420]	; 0x1a4
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	f8a3 21a8 	strh.w	r2, [r3, #424]	; 0x1a8
    state->ball.y = state->paddle.y - state->ball.radius - 1;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	f8b3 21b6 	ldrh.w	r2, [r3, #438]	; 0x1b6
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	f893 31b2 	ldrb.w	r3, [r3, #434]	; 0x1b2
 8001a70:	b29b      	uxth	r3, r3
 8001a72:	1ad3      	subs	r3, r2, r3
 8001a74:	b29b      	uxth	r3, r3
 8001a76:	3b01      	subs	r3, #1
 8001a78:	b29b      	uxth	r3, r3
 8001a7a:	b21a      	sxth	r2, r3
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	f8a3 21a6 	strh.w	r2, [r3, #422]	; 0x1a6
    state->ball.prev_y = state->ball.y;
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	f9b3 21a6 	ldrsh.w	r2, [r3, #422]	; 0x1a6
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	f8a3 21aa 	strh.w	r2, [r3, #426]	; 0x1aa
    state->ball.dx = 0;  // Initial velocity
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	2200      	movs	r2, #0
 8001a92:	f8a3 21ac 	strh.w	r2, [r3, #428]	; 0x1ac
    state->ball.dy = -60;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	f64f 72c4 	movw	r2, #65476	; 0xffc4
 8001a9c:	f8a3 21ae 	strh.w	r2, [r3, #430]	; 0x1ae
    state->ball.color = WHITE;
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001aa6:	f8a3 21b0 	strh.w	r2, [r3, #432]	; 0x1b0

    // 3. Initialize Score and Lives
    state->score = 0;
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	2200      	movs	r2, #0
 8001aae:	f8c3 21c4 	str.w	r2, [r3, #452]	; 0x1c4
    state->lives = 3;
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	2203      	movs	r2, #3
 8001ab6:	f883 21c8 	strb.w	r2, [r3, #456]	; 0x1c8
    state->status = GAME_PLAYING;
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	2201      	movs	r2, #1
 8001abe:	f883 21c9 	strb.w	r2, [r3, #457]	; 0x1c9
    state->show_potentiometer_prompt = 0;
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	f883 21ca 	strb.w	r2, [r3, #458]	; 0x1ca

    // 4. Initialize Bricks
    uint16_t brick_colors[BRICK_ROWS] = {BLUE, RED, YELLOW, GREEN, MAGENTA};
 8001aca:	4a34      	ldr	r2, [pc, #208]	; (8001b9c <game_init_state+0x1f0>)
 8001acc:	f107 0308 	add.w	r3, r7, #8
 8001ad0:	ca07      	ldmia	r2, {r0, r1, r2}
 8001ad2:	c303      	stmia	r3!, {r0, r1}
 8001ad4:	801a      	strh	r2, [r3, #0]
    for (int row = 0; row < BRICK_ROWS; row++) {
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	61fb      	str	r3, [r7, #28]
 8001ada:	e055      	b.n	8001b88 <game_init_state+0x1dc>
        for (int col = 0; col < BRICK_COLS; col++) {
 8001adc:	2300      	movs	r3, #0
 8001ade:	61bb      	str	r3, [r7, #24]
 8001ae0:	e04c      	b.n	8001b7c <game_init_state+0x1d0>
            Brick *brick = &state->bricks[row][col];
 8001ae2:	69ba      	ldr	r2, [r7, #24]
 8001ae4:	4613      	mov	r3, r2
 8001ae6:	005b      	lsls	r3, r3, #1
 8001ae8:	4413      	add	r3, r2
 8001aea:	009b      	lsls	r3, r3, #2
 8001aec:	69fa      	ldr	r2, [r7, #28]
 8001aee:	2154      	movs	r1, #84	; 0x54
 8001af0:	fb01 f202 	mul.w	r2, r1, r2
 8001af4:	4413      	add	r3, r2
 8001af6:	687a      	ldr	r2, [r7, #4]
 8001af8:	4413      	add	r3, r2
 8001afa:	617b      	str	r3, [r7, #20]
            brick->width = BRICK_WIDTH;
 8001afc:	697b      	ldr	r3, [r7, #20]
 8001afe:	2220      	movs	r2, #32
 8001b00:	809a      	strh	r2, [r3, #4]
            brick->height = BRICK_HEIGHT;
 8001b02:	697b      	ldr	r3, [r7, #20]
 8001b04:	2210      	movs	r2, #16
 8001b06:	80da      	strh	r2, [r3, #6]
            brick->x = GRID_PADDING_X + col * (BRICK_WIDTH + BRICK_GAP);
 8001b08:	69bb      	ldr	r3, [r7, #24]
 8001b0a:	b29b      	uxth	r3, r3
 8001b0c:	461a      	mov	r2, r3
 8001b0e:	0112      	lsls	r2, r2, #4
 8001b10:	4413      	add	r3, r2
 8001b12:	005b      	lsls	r3, r3, #1
 8001b14:	b29b      	uxth	r3, r3
 8001b16:	3302      	adds	r3, #2
 8001b18:	b29a      	uxth	r2, r3
 8001b1a:	697b      	ldr	r3, [r7, #20]
 8001b1c:	801a      	strh	r2, [r3, #0]
            brick->y = GRID_START_Y + row * (BRICK_HEIGHT + BRICK_GAP); // Corrected
 8001b1e:	69fb      	ldr	r3, [r7, #28]
 8001b20:	b29b      	uxth	r3, r3
 8001b22:	461a      	mov	r2, r3
 8001b24:	00d2      	lsls	r2, r2, #3
 8001b26:	4413      	add	r3, r2
 8001b28:	005b      	lsls	r3, r3, #1
 8001b2a:	b29b      	uxth	r3, r3
 8001b2c:	3332      	adds	r3, #50	; 0x32
 8001b2e:	b29a      	uxth	r2, r3
 8001b30:	697b      	ldr	r3, [r7, #20]
 8001b32:	805a      	strh	r2, [r3, #2]
            brick->color = brick_colors[row];
 8001b34:	69fb      	ldr	r3, [r7, #28]
 8001b36:	005b      	lsls	r3, r3, #1
 8001b38:	3320      	adds	r3, #32
 8001b3a:	443b      	add	r3, r7
 8001b3c:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8001b40:	697b      	ldr	r3, [r7, #20]
 8001b42:	811a      	strh	r2, [r3, #8]
            brick->state = BRICK_STATE_ACTIVE;
 8001b44:	697b      	ldr	r3, [r7, #20]
 8001b46:	2200      	movs	r2, #0
 8001b48:	729a      	strb	r2, [r3, #10]
            brick->special = BRICK_SPECIAL_NONE;
 8001b4a:	697b      	ldr	r3, [r7, #20]
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	72da      	strb	r2, [r3, #11]

            // Assign special bricks as per user request
            // Canbe randomized or fixed positions
            if (row == 1 && col == 3) { // Example: Brick with extra ball
 8001b50:	69fb      	ldr	r3, [r7, #28]
 8001b52:	2b01      	cmp	r3, #1
 8001b54:	d106      	bne.n	8001b64 <game_init_state+0x1b8>
 8001b56:	69bb      	ldr	r3, [r7, #24]
 8001b58:	2b03      	cmp	r3, #3
 8001b5a:	d103      	bne.n	8001b64 <game_init_state+0x1b8>
                brick->special = BRICK_SPECIAL_BALL;
 8001b5c:	697b      	ldr	r3, [r7, #20]
 8001b5e:	2201      	movs	r2, #1
 8001b60:	72da      	strb	r2, [r3, #11]
 8001b62:	e008      	b.n	8001b76 <game_init_state+0x1ca>
            } else if (row == 2 && col == 4) { // Example: Brick with power-up
 8001b64:	69fb      	ldr	r3, [r7, #28]
 8001b66:	2b02      	cmp	r3, #2
 8001b68:	d105      	bne.n	8001b76 <game_init_state+0x1ca>
 8001b6a:	69bb      	ldr	r3, [r7, #24]
 8001b6c:	2b04      	cmp	r3, #4
 8001b6e:	d102      	bne.n	8001b76 <game_init_state+0x1ca>
                brick->special = BRICK_SPECIAL_PLUS;
 8001b70:	697b      	ldr	r3, [r7, #20]
 8001b72:	2202      	movs	r2, #2
 8001b74:	72da      	strb	r2, [r3, #11]
        for (int col = 0; col < BRICK_COLS; col++) {
 8001b76:	69bb      	ldr	r3, [r7, #24]
 8001b78:	3301      	adds	r3, #1
 8001b7a:	61bb      	str	r3, [r7, #24]
 8001b7c:	69bb      	ldr	r3, [r7, #24]
 8001b7e:	2b06      	cmp	r3, #6
 8001b80:	ddaf      	ble.n	8001ae2 <game_init_state+0x136>
    for (int row = 0; row < BRICK_ROWS; row++) {
 8001b82:	69fb      	ldr	r3, [r7, #28]
 8001b84:	3301      	adds	r3, #1
 8001b86:	61fb      	str	r3, [r7, #28]
 8001b88:	69fb      	ldr	r3, [r7, #28]
 8001b8a:	2b04      	cmp	r3, #4
 8001b8c:	dda6      	ble.n	8001adc <game_init_state+0x130>
            }
        }
    }
}
 8001b8e:	bf00      	nop
 8001b90:	bf00      	nop
 8001b92:	3724      	adds	r7, #36	; 0x24
 8001b94:	46bd      	mov	sp, r7
 8001b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9a:	4770      	bx	lr
 8001b9c:	080094ac 	.word	0x080094ac

08001ba0 <game_draw_initial_scene>:

/**
 * @brief Draws the entire game screen for the first time.
 * This function clears the screen and draws all static and dynamic elements.
 */
void game_draw_initial_scene(const GameState *state) {
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b082      	sub	sp, #8
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
    lcd_clear(BLACK);
 8001ba8:	2000      	movs	r0, #0
 8001baa:	f000 fca3 	bl	80024f4 <lcd_clear>
    draw_ui_bar(state->lives, state->score);
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	f893 21c8 	ldrb.w	r2, [r3, #456]	; 0x1c8
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	f8d3 31c4 	ldr.w	r3, [r3, #452]	; 0x1c4
 8001bba:	4619      	mov	r1, r3
 8001bbc:	4610      	mov	r0, r2
 8001bbe:	f000 f967 	bl	8001e90 <draw_ui_bar>
    draw_game_border();
 8001bc2:	f000 f9bb 	bl	8001f3c <draw_game_border>
    draw_bricks(state->bricks);
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	4618      	mov	r0, r3
 8001bca:	f000 f9c7 	bl	8001f5c <draw_bricks>
    draw_paddle(&state->paddle);
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	f503 73da 	add.w	r3, r3, #436	; 0x1b4
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	f000 fa67 	bl	80020a8 <draw_paddle>
    draw_ball(&state->ball);
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	f503 73d2 	add.w	r3, r3, #420	; 0x1a4
 8001be0:	4618      	mov	r0, r3
 8001be2:	f000 fa80 	bl	80020e6 <draw_ball>
    if (state->show_potentiometer_prompt) {
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	f893 31ca 	ldrb.w	r3, [r3, #458]	; 0x1ca
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d001      	beq.n	8001bf4 <game_draw_initial_scene+0x54>
    	draw_potentiometer_prompt();
 8001bf0:	f7ff fe58 	bl	80018a4 <draw_potentiometer_prompt>
    }
}
 8001bf4:	bf00      	nop
 8001bf6:	3708      	adds	r7, #8
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	bd80      	pop	{r7, pc}

08001bfc <game_update_screen>:

/**
 * @brief Updates moving objects on the screen efficiently without flickering.
 * Erases objects at their previous positions and redraws them at new positions.
 */
void game_update_screen(GameState *state) {
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b082      	sub	sp, #8
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
	// update components
	game_update_ball(& (state -> ball));
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	f503 73d2 	add.w	r3, r3, #420	; 0x1a4
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f000 f8ee 	bl	8001dec <game_update_ball>
	game_update_paddle(& (state -> paddle));
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	f503 73da 	add.w	r3, r3, #436	; 0x1b4
 8001c16:	4618      	mov	r0, r3
 8001c18:	f000 f8c4 	bl	8001da4 <game_update_paddle>
	game_update_ui_bar(state -> score, state -> lives);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	f8d3 21c4 	ldr.w	r2, [r3, #452]	; 0x1c4
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	f893 31c8 	ldrb.w	r3, [r3, #456]	; 0x1c8
 8001c28:	4619      	mov	r1, r3
 8001c2a:	4610      	mov	r0, r2
 8001c2c:	f000 f921 	bl	8001e72 <game_update_ui_bar>
	draw_game_border();
 8001c30:	f000 f984 	bl	8001f3c <draw_game_border>
    // Update previous positions for the next frame
    state->paddle.prev_x = state->paddle.x;
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	f8b3 21b4 	ldrh.w	r2, [r3, #436]	; 0x1b4
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	f8a3 21b8 	strh.w	r2, [r3, #440]	; 0x1b8
    state->ball.prev_x = state->ball.x;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	f9b3 21a4 	ldrsh.w	r2, [r3, #420]	; 0x1a4
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	f8a3 21a8 	strh.w	r2, [r3, #424]	; 0x1a8
    state->ball.prev_y = state->ball.y;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	f9b3 21a6 	ldrsh.w	r2, [r3, #422]	; 0x1a6
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	f8a3 21aa 	strh.w	r2, [r3, #426]	; 0x1aa
}
 8001c58:	bf00      	nop
 8001c5a:	3708      	adds	r7, #8
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bd80      	pop	{r7, pc}

08001c60 <game_draw_pause_screen>:


/**
 * @brief Displays the pause screen.
 */
void game_draw_pause_screen(const GameState *state) {
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b090      	sub	sp, #64	; 0x40
 8001c64:	af04      	add	r7, sp, #16
 8001c66:	6078      	str	r0, [r7, #4]
    // Draw a semi-transparent overlay (optional, if you have blending)
    // For now, just a solid color box
    lcd_fill(40, 100, SCREEN_WIDTH - 40, SCREEN_HEIGHT - 100, DARKGRAY);
 8001c68:	f243 1386 	movw	r3, #12678	; 0x3186
 8001c6c:	9300      	str	r3, [sp, #0]
 8001c6e:	23dc      	movs	r3, #220	; 0xdc
 8001c70:	22c8      	movs	r2, #200	; 0xc8
 8001c72:	2164      	movs	r1, #100	; 0x64
 8001c74:	2028      	movs	r0, #40	; 0x28
 8001c76:	f000 fc6f 	bl	8002558 <lcd_fill>
    lcd_draw_rectangle(40, 100, SCREEN_WIDTH - 40, SCREEN_HEIGHT - 100, WHITE);
 8001c7a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c7e:	9300      	str	r3, [sp, #0]
 8001c80:	23dc      	movs	r3, #220	; 0xdc
 8001c82:	22c8      	movs	r2, #200	; 0xc8
 8001c84:	2164      	movs	r1, #100	; 0x64
 8001c86:	2028      	movs	r0, #40	; 0x28
 8001c88:	f000 fd37 	bl	80026fa <lcd_draw_rectangle>

    // Show "PAUSED" text
    lcd_show_string_center(-10, 120, "PAUSED", WHITE, DARKGRAY, 24, 1);
 8001c8c:	2301      	movs	r3, #1
 8001c8e:	9302      	str	r3, [sp, #8]
 8001c90:	2318      	movs	r3, #24
 8001c92:	9301      	str	r3, [sp, #4]
 8001c94:	f243 1386 	movw	r3, #12678	; 0x3186
 8001c98:	9300      	str	r3, [sp, #0]
 8001c9a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c9e:	4a1d      	ldr	r2, [pc, #116]	; (8001d14 <game_draw_pause_screen+0xb4>)
 8001ca0:	2178      	movs	r1, #120	; 0x78
 8001ca2:	f64f 70f6 	movw	r0, #65526	; 0xfff6
 8001ca6:	f001 f965 	bl	8002f74 <lcd_show_string_center>

    // Show current score
    char score_str[20];
    sprintf(score_str, "Score: %05lu", state->score);
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	f8d3 21c4 	ldr.w	r2, [r3, #452]	; 0x1c4
 8001cb0:	f107 031c 	add.w	r3, r7, #28
 8001cb4:	4918      	ldr	r1, [pc, #96]	; (8001d18 <game_draw_pause_screen+0xb8>)
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	f005 fa44 	bl	8007144 <siprintf>
    lcd_show_string_center(0, 160, score_str, WHITE, DARKGRAY, 16, 0);
 8001cbc:	f107 021c 	add.w	r2, r7, #28
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	9302      	str	r3, [sp, #8]
 8001cc4:	2310      	movs	r3, #16
 8001cc6:	9301      	str	r3, [sp, #4]
 8001cc8:	f243 1386 	movw	r3, #12678	; 0x3186
 8001ccc:	9300      	str	r3, [sp, #0]
 8001cce:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001cd2:	21a0      	movs	r1, #160	; 0xa0
 8001cd4:	2000      	movs	r0, #0
 8001cd6:	f001 f94d 	bl	8002f74 <lcd_show_string_center>

    // Show current lives
    char lives_str[15];
    sprintf(lives_str, "Lives: %d", state->lives);
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	f893 31c8 	ldrb.w	r3, [r3, #456]	; 0x1c8
 8001ce0:	461a      	mov	r2, r3
 8001ce2:	f107 030c 	add.w	r3, r7, #12
 8001ce6:	490d      	ldr	r1, [pc, #52]	; (8001d1c <game_draw_pause_screen+0xbc>)
 8001ce8:	4618      	mov	r0, r3
 8001cea:	f005 fa2b 	bl	8007144 <siprintf>
    lcd_show_string_center(0, 180, lives_str, WHITE, DARKGRAY, 16, 0);
 8001cee:	f107 020c 	add.w	r2, r7, #12
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	9302      	str	r3, [sp, #8]
 8001cf6:	2310      	movs	r3, #16
 8001cf8:	9301      	str	r3, [sp, #4]
 8001cfa:	f243 1386 	movw	r3, #12678	; 0x3186
 8001cfe:	9300      	str	r3, [sp, #0]
 8001d00:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d04:	21b4      	movs	r1, #180	; 0xb4
 8001d06:	2000      	movs	r0, #0
 8001d08:	f001 f934 	bl	8002f74 <lcd_show_string_center>
}
 8001d0c:	bf00      	nop
 8001d0e:	3730      	adds	r7, #48	; 0x30
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bd80      	pop	{r7, pc}
 8001d14:	080094b8 	.word	0x080094b8
 8001d18:	080094c0 	.word	0x080094c0
 8001d1c:	080094d0 	.word	0x080094d0

08001d20 <game_draw_game_over_screen>:
}

/**
 * @brief Displays the game over screen.
 */
void game_draw_game_over_screen(const GameState *state) {
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b08c      	sub	sp, #48	; 0x30
 8001d24:	af04      	add	r7, sp, #16
 8001d26:	6078      	str	r0, [r7, #4]
    lcd_fill(40, 100, SCREEN_WIDTH - 40, SCREEN_HEIGHT - 100, BLACK);
 8001d28:	2300      	movs	r3, #0
 8001d2a:	9300      	str	r3, [sp, #0]
 8001d2c:	23dc      	movs	r3, #220	; 0xdc
 8001d2e:	22c8      	movs	r2, #200	; 0xc8
 8001d30:	2164      	movs	r1, #100	; 0x64
 8001d32:	2028      	movs	r0, #40	; 0x28
 8001d34:	f000 fc10 	bl	8002558 <lcd_fill>
    lcd_draw_rectangle(40, 100, SCREEN_WIDTH - 40, SCREEN_HEIGHT - 100, RED);
 8001d38:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001d3c:	9300      	str	r3, [sp, #0]
 8001d3e:	23dc      	movs	r3, #220	; 0xdc
 8001d40:	22c8      	movs	r2, #200	; 0xc8
 8001d42:	2164      	movs	r1, #100	; 0x64
 8001d44:	2028      	movs	r0, #40	; 0x28
 8001d46:	f000 fcd8 	bl	80026fa <lcd_draw_rectangle>

    lcd_show_string_center(-20, 120, "GAME OVER", WHITE, BLACK, 24, 1);
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	9302      	str	r3, [sp, #8]
 8001d4e:	2318      	movs	r3, #24
 8001d50:	9301      	str	r3, [sp, #4]
 8001d52:	2300      	movs	r3, #0
 8001d54:	9300      	str	r3, [sp, #0]
 8001d56:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d5a:	4a10      	ldr	r2, [pc, #64]	; (8001d9c <game_draw_game_over_screen+0x7c>)
 8001d5c:	2178      	movs	r1, #120	; 0x78
 8001d5e:	f64f 70ec 	movw	r0, #65516	; 0xffec
 8001d62:	f001 f907 	bl	8002f74 <lcd_show_string_center>

    char score_str[20];
    sprintf(score_str, "Final Score: %05lu", state->score);
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	f8d3 21c4 	ldr.w	r2, [r3, #452]	; 0x1c4
 8001d6c:	f107 030c 	add.w	r3, r7, #12
 8001d70:	490b      	ldr	r1, [pc, #44]	; (8001da0 <game_draw_game_over_screen+0x80>)
 8001d72:	4618      	mov	r0, r3
 8001d74:	f005 f9e6 	bl	8007144 <siprintf>
    lcd_show_string_center(0, 160, score_str, WHITE, BLACK, 16, 0);
 8001d78:	f107 020c 	add.w	r2, r7, #12
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	9302      	str	r3, [sp, #8]
 8001d80:	2310      	movs	r3, #16
 8001d82:	9301      	str	r3, [sp, #4]
 8001d84:	2300      	movs	r3, #0
 8001d86:	9300      	str	r3, [sp, #0]
 8001d88:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d8c:	21a0      	movs	r1, #160	; 0xa0
 8001d8e:	2000      	movs	r0, #0
 8001d90:	f001 f8f0 	bl	8002f74 <lcd_show_string_center>
}
 8001d94:	bf00      	nop
 8001d96:	3720      	adds	r7, #32
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	bd80      	pop	{r7, pc}
 8001d9c:	080094dc 	.word	0x080094dc
 8001da0:	080094e8 	.word	0x080094e8

08001da4 <game_update_paddle>:


// --- Partial Update Functions ---
void game_update_paddle(Paddle *paddle) {
 8001da4:	b590      	push	{r4, r7, lr}
 8001da6:	b085      	sub	sp, #20
 8001da8:	af02      	add	r7, sp, #8
 8001daa:	6078      	str	r0, [r7, #4]
    // Erase old paddle
    lcd_fill(paddle->prev_x, paddle->y, paddle->prev_x + paddle->width, paddle->y + paddle->height, BLACK);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	8898      	ldrh	r0, [r3, #4]
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	8859      	ldrh	r1, [r3, #2]
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	889a      	ldrh	r2, [r3, #4]
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	88db      	ldrh	r3, [r3, #6]
 8001dbc:	4413      	add	r3, r2
 8001dbe:	b29c      	uxth	r4, r3
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	885a      	ldrh	r2, [r3, #2]
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	891b      	ldrh	r3, [r3, #8]
 8001dc8:	4413      	add	r3, r2
 8001dca:	b29b      	uxth	r3, r3
 8001dcc:	2200      	movs	r2, #0
 8001dce:	9200      	str	r2, [sp, #0]
 8001dd0:	4622      	mov	r2, r4
 8001dd2:	f000 fbc1 	bl	8002558 <lcd_fill>
    // Draw new paddle
    draw_paddle(paddle);
 8001dd6:	6878      	ldr	r0, [r7, #4]
 8001dd8:	f000 f966 	bl	80020a8 <draw_paddle>
    // Update previous position
    paddle->prev_x = paddle->x;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	881a      	ldrh	r2, [r3, #0]
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	809a      	strh	r2, [r3, #4]
}
 8001de4:	bf00      	nop
 8001de6:	370c      	adds	r7, #12
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bd90      	pop	{r4, r7, pc}

08001dec <game_update_ball>:

void game_update_ball(Ball *ball) {
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b084      	sub	sp, #16
 8001df0:	af02      	add	r7, sp, #8
 8001df2:	6078      	str	r0, [r7, #4]
    // Erase old ball
    lcd_draw_circle(ball->prev_x, ball->prev_y, BLACK, ball->radius, 1);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001e02:	4619      	mov	r1, r3
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	7b9b      	ldrb	r3, [r3, #14]
 8001e08:	461a      	mov	r2, r3
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	9300      	str	r3, [sp, #0]
 8001e0e:	4613      	mov	r3, r2
 8001e10:	2200      	movs	r2, #0
 8001e12:	f000 ffde 	bl	8002dd2 <lcd_draw_circle>
    // Draw new ball
    draw_ball(ball);
 8001e16:	6878      	ldr	r0, [r7, #4]
 8001e18:	f000 f965 	bl	80020e6 <draw_ball>
    // Update previous position
    ball->prev_x = ball->x;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	809a      	strh	r2, [r3, #4]
    ball->prev_y = ball->y;
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	80da      	strh	r2, [r3, #6]
}
 8001e30:	bf00      	nop
 8001e32:	3708      	adds	r7, #8
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bd80      	pop	{r7, pc}

08001e38 <game_erase_brick>:

/**
 * @brief Erases a single brick from the screen.
 */
void game_erase_brick(const Brick* brick) {
 8001e38:	b590      	push	{r4, r7, lr}
 8001e3a:	b085      	sub	sp, #20
 8001e3c:	af02      	add	r7, sp, #8
 8001e3e:	6078      	str	r0, [r7, #4]
    lcd_fill(brick->x, brick->y, brick->x + brick->width, brick->y + brick->height, BLACK);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	8818      	ldrh	r0, [r3, #0]
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	8859      	ldrh	r1, [r3, #2]
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	881a      	ldrh	r2, [r3, #0]
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	889b      	ldrh	r3, [r3, #4]
 8001e50:	4413      	add	r3, r2
 8001e52:	b29c      	uxth	r4, r3
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	885a      	ldrh	r2, [r3, #2]
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	88db      	ldrh	r3, [r3, #6]
 8001e5c:	4413      	add	r3, r2
 8001e5e:	b29b      	uxth	r3, r3
 8001e60:	2200      	movs	r2, #0
 8001e62:	9200      	str	r2, [sp, #0]
 8001e64:	4622      	mov	r2, r4
 8001e66:	f000 fb77 	bl	8002558 <lcd_fill>
}
 8001e6a:	bf00      	nop
 8001e6c:	370c      	adds	r7, #12
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bd90      	pop	{r4, r7, pc}

08001e72 <game_update_ui_bar>:

void game_update_ui_bar(uint32_t score, uint8_t lives) {
 8001e72:	b580      	push	{r7, lr}
 8001e74:	b082      	sub	sp, #8
 8001e76:	af00      	add	r7, sp, #0
 8001e78:	6078      	str	r0, [r7, #4]
 8001e7a:	460b      	mov	r3, r1
 8001e7c:	70fb      	strb	r3, [r7, #3]
    draw_ui_bar(lives, score);
 8001e7e:	78fb      	ldrb	r3, [r7, #3]
 8001e80:	6879      	ldr	r1, [r7, #4]
 8001e82:	4618      	mov	r0, r3
 8001e84:	f000 f804 	bl	8001e90 <draw_ui_bar>
}
 8001e88:	bf00      	nop
 8001e8a:	3708      	adds	r7, #8
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bd80      	pop	{r7, pc}

08001e90 <draw_ui_bar>:

// --- Private Drawing Functions ---

static void draw_ui_bar(uint8_t lives, uint32_t score) {
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b08c      	sub	sp, #48	; 0x30
 8001e94:	af04      	add	r7, sp, #16
 8001e96:	4603      	mov	r3, r0
 8001e98:	6039      	str	r1, [r7, #0]
 8001e9a:	71fb      	strb	r3, [r7, #7]
    // Draw lives as filled circles
	for (int i = 0; i < 3; i++)
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	61fb      	str	r3, [r7, #28]
 8001ea0:	e010      	b.n	8001ec4 <draw_ui_bar+0x34>
		lcd_draw_circle(15 + i * 20, 10, BLACK, 5, 1);
 8001ea2:	69fa      	ldr	r2, [r7, #28]
 8001ea4:	4613      	mov	r3, r2
 8001ea6:	009b      	lsls	r3, r3, #2
 8001ea8:	4413      	add	r3, r2
 8001eaa:	009b      	lsls	r3, r3, #2
 8001eac:	f103 000f 	add.w	r0, r3, #15
 8001eb0:	2301      	movs	r3, #1
 8001eb2:	9300      	str	r3, [sp, #0]
 8001eb4:	2305      	movs	r3, #5
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	210a      	movs	r1, #10
 8001eba:	f000 ff8a 	bl	8002dd2 <lcd_draw_circle>
	for (int i = 0; i < 3; i++)
 8001ebe:	69fb      	ldr	r3, [r7, #28]
 8001ec0:	3301      	adds	r3, #1
 8001ec2:	61fb      	str	r3, [r7, #28]
 8001ec4:	69fb      	ldr	r3, [r7, #28]
 8001ec6:	2b02      	cmp	r3, #2
 8001ec8:	ddeb      	ble.n	8001ea2 <draw_ui_bar+0x12>
    for (int i = 0; i < 3; i++) {
 8001eca:	2300      	movs	r3, #0
 8001ecc:	61bb      	str	r3, [r7, #24]
 8001ece:	e017      	b.n	8001f00 <draw_ui_bar+0x70>
        // Draw filled circle if lives > i, otherwise hollow
        lcd_draw_circle(15 + i * 20, 10, WHITE, 5, (i < lives));
 8001ed0:	69ba      	ldr	r2, [r7, #24]
 8001ed2:	4613      	mov	r3, r2
 8001ed4:	009b      	lsls	r3, r3, #2
 8001ed6:	4413      	add	r3, r2
 8001ed8:	009b      	lsls	r3, r3, #2
 8001eda:	f103 000f 	add.w	r0, r3, #15
 8001ede:	79fb      	ldrb	r3, [r7, #7]
 8001ee0:	69ba      	ldr	r2, [r7, #24]
 8001ee2:	429a      	cmp	r2, r3
 8001ee4:	bfb4      	ite	lt
 8001ee6:	2301      	movlt	r3, #1
 8001ee8:	2300      	movge	r3, #0
 8001eea:	b2db      	uxtb	r3, r3
 8001eec:	9300      	str	r3, [sp, #0]
 8001eee:	2305      	movs	r3, #5
 8001ef0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001ef4:	210a      	movs	r1, #10
 8001ef6:	f000 ff6c 	bl	8002dd2 <lcd_draw_circle>
    for (int i = 0; i < 3; i++) {
 8001efa:	69bb      	ldr	r3, [r7, #24]
 8001efc:	3301      	adds	r3, #1
 8001efe:	61bb      	str	r3, [r7, #24]
 8001f00:	69bb      	ldr	r3, [r7, #24]
 8001f02:	2b02      	cmp	r3, #2
 8001f04:	dde4      	ble.n	8001ed0 <draw_ui_bar+0x40>
    }

    // Draw score (example format)
    char score_str[10];
    sprintf(score_str, "%05lu", score);
 8001f06:	f107 030c 	add.w	r3, r7, #12
 8001f0a:	683a      	ldr	r2, [r7, #0]
 8001f0c:	490a      	ldr	r1, [pc, #40]	; (8001f38 <draw_ui_bar+0xa8>)
 8001f0e:	4618      	mov	r0, r3
 8001f10:	f005 f918 	bl	8007144 <siprintf>
    lcd_show_string_center(0, 2, score_str, WHITE, BLACK, 16, 0);
 8001f14:	f107 020c 	add.w	r2, r7, #12
 8001f18:	2300      	movs	r3, #0
 8001f1a:	9302      	str	r3, [sp, #8]
 8001f1c:	2310      	movs	r3, #16
 8001f1e:	9301      	str	r3, [sp, #4]
 8001f20:	2300      	movs	r3, #0
 8001f22:	9300      	str	r3, [sp, #0]
 8001f24:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f28:	2102      	movs	r1, #2
 8001f2a:	2000      	movs	r0, #0
 8001f2c:	f001 f822 	bl	8002f74 <lcd_show_string_center>
}
 8001f30:	bf00      	nop
 8001f32:	3720      	adds	r7, #32
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bd80      	pop	{r7, pc}
 8001f38:	080094fc 	.word	0x080094fc

08001f3c <draw_game_border>:

void draw_game_border(void) {
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b082      	sub	sp, #8
 8001f40:	af02      	add	r7, sp, #8
    lcd_draw_rectangle(0, UI_BAR_HEIGHT, SCREEN_WIDTH - 1, SCREEN_HEIGHT - 1, RED);
 8001f42:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001f46:	9300      	str	r3, [sp, #0]
 8001f48:	f240 133f 	movw	r3, #319	; 0x13f
 8001f4c:	22ef      	movs	r2, #239	; 0xef
 8001f4e:	211e      	movs	r1, #30
 8001f50:	2000      	movs	r0, #0
 8001f52:	f000 fbd2 	bl	80026fa <lcd_draw_rectangle>
}
 8001f56:	bf00      	nop
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	bd80      	pop	{r7, pc}

08001f5c <draw_bricks>:

static void draw_bricks(const Brick bricks[BRICK_ROWS][BRICK_COLS]) {
 8001f5c:	b590      	push	{r4, r7, lr}
 8001f5e:	b08b      	sub	sp, #44	; 0x2c
 8001f60:	af02      	add	r7, sp, #8
 8001f62:	6078      	str	r0, [r7, #4]
    for (int row = 0; row < BRICK_ROWS; row++) {
 8001f64:	2300      	movs	r3, #0
 8001f66:	61fb      	str	r3, [r7, #28]
 8001f68:	e095      	b.n	8002096 <draw_bricks+0x13a>
        for (int col = 0; col < BRICK_COLS; col++) {
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	61bb      	str	r3, [r7, #24]
 8001f6e:	e08b      	b.n	8002088 <draw_bricks+0x12c>
            const Brick *brick = &bricks[row][col];
 8001f70:	69fb      	ldr	r3, [r7, #28]
 8001f72:	2254      	movs	r2, #84	; 0x54
 8001f74:	fb02 f303 	mul.w	r3, r2, r3
 8001f78:	687a      	ldr	r2, [r7, #4]
 8001f7a:	18d1      	adds	r1, r2, r3
 8001f7c:	69ba      	ldr	r2, [r7, #24]
 8001f7e:	4613      	mov	r3, r2
 8001f80:	005b      	lsls	r3, r3, #1
 8001f82:	4413      	add	r3, r2
 8001f84:	009b      	lsls	r3, r3, #2
 8001f86:	440b      	add	r3, r1
 8001f88:	617b      	str	r3, [r7, #20]
            if (brick->state == BRICK_STATE_ACTIVE) {
 8001f8a:	697b      	ldr	r3, [r7, #20]
 8001f8c:	7a9b      	ldrb	r3, [r3, #10]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d177      	bne.n	8002082 <draw_bricks+0x126>
                // Draw the main brick body
                lcd_fill(brick->x, brick->y, brick->x + brick->width, brick->y + brick->height, brick->color);
 8001f92:	697b      	ldr	r3, [r7, #20]
 8001f94:	8818      	ldrh	r0, [r3, #0]
 8001f96:	697b      	ldr	r3, [r7, #20]
 8001f98:	8859      	ldrh	r1, [r3, #2]
 8001f9a:	697b      	ldr	r3, [r7, #20]
 8001f9c:	881a      	ldrh	r2, [r3, #0]
 8001f9e:	697b      	ldr	r3, [r7, #20]
 8001fa0:	889b      	ldrh	r3, [r3, #4]
 8001fa2:	4413      	add	r3, r2
 8001fa4:	b29c      	uxth	r4, r3
 8001fa6:	697b      	ldr	r3, [r7, #20]
 8001fa8:	885a      	ldrh	r2, [r3, #2]
 8001faa:	697b      	ldr	r3, [r7, #20]
 8001fac:	88db      	ldrh	r3, [r3, #6]
 8001fae:	4413      	add	r3, r2
 8001fb0:	b29a      	uxth	r2, r3
 8001fb2:	697b      	ldr	r3, [r7, #20]
 8001fb4:	891b      	ldrh	r3, [r3, #8]
 8001fb6:	9300      	str	r3, [sp, #0]
 8001fb8:	4613      	mov	r3, r2
 8001fba:	4622      	mov	r2, r4
 8001fbc:	f000 facc 	bl	8002558 <lcd_fill>

                // Draw special features if any
                switch (brick->special) {
 8001fc0:	697b      	ldr	r3, [r7, #20]
 8001fc2:	7adb      	ldrb	r3, [r3, #11]
 8001fc4:	2b01      	cmp	r3, #1
 8001fc6:	d002      	beq.n	8001fce <draw_bricks+0x72>
 8001fc8:	2b02      	cmp	r3, #2
 8001fca:	d018      	beq.n	8001ffe <draw_bricks+0xa2>
                        }
                        break;
                    case BRICK_SPECIAL_NONE:
                    default:
                        // No special feature
                        break;
 8001fcc:	e059      	b.n	8002082 <draw_bricks+0x126>
                        lcd_draw_circle(brick->x + brick->width / 2, brick->y + brick->height / 2, WHITE, 6, 0);
 8001fce:	697b      	ldr	r3, [r7, #20]
 8001fd0:	881b      	ldrh	r3, [r3, #0]
 8001fd2:	461a      	mov	r2, r3
 8001fd4:	697b      	ldr	r3, [r7, #20]
 8001fd6:	889b      	ldrh	r3, [r3, #4]
 8001fd8:	085b      	lsrs	r3, r3, #1
 8001fda:	b29b      	uxth	r3, r3
 8001fdc:	18d0      	adds	r0, r2, r3
 8001fde:	697b      	ldr	r3, [r7, #20]
 8001fe0:	885b      	ldrh	r3, [r3, #2]
 8001fe2:	461a      	mov	r2, r3
 8001fe4:	697b      	ldr	r3, [r7, #20]
 8001fe6:	88db      	ldrh	r3, [r3, #6]
 8001fe8:	085b      	lsrs	r3, r3, #1
 8001fea:	b29b      	uxth	r3, r3
 8001fec:	18d1      	adds	r1, r2, r3
 8001fee:	2300      	movs	r3, #0
 8001ff0:	9300      	str	r3, [sp, #0]
 8001ff2:	2306      	movs	r3, #6
 8001ff4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001ff8:	f000 feeb 	bl	8002dd2 <lcd_draw_circle>
                        break;
 8001ffc:	e041      	b.n	8002082 <draw_bricks+0x126>
                            int cross_half_len = (brick->height / 2) - 2; // Makes a 12px cross for 16px height
 8001ffe:	697b      	ldr	r3, [r7, #20]
 8002000:	88db      	ldrh	r3, [r3, #6]
 8002002:	085b      	lsrs	r3, r3, #1
 8002004:	b29b      	uxth	r3, r3
 8002006:	3b02      	subs	r3, #2
 8002008:	613b      	str	r3, [r7, #16]
                            int center_x = brick->x + brick->width / 2;
 800200a:	697b      	ldr	r3, [r7, #20]
 800200c:	881b      	ldrh	r3, [r3, #0]
 800200e:	461a      	mov	r2, r3
 8002010:	697b      	ldr	r3, [r7, #20]
 8002012:	889b      	ldrh	r3, [r3, #4]
 8002014:	085b      	lsrs	r3, r3, #1
 8002016:	b29b      	uxth	r3, r3
 8002018:	4413      	add	r3, r2
 800201a:	60fb      	str	r3, [r7, #12]
                            int center_y = brick->y + brick->height / 2;
 800201c:	697b      	ldr	r3, [r7, #20]
 800201e:	885b      	ldrh	r3, [r3, #2]
 8002020:	461a      	mov	r2, r3
 8002022:	697b      	ldr	r3, [r7, #20]
 8002024:	88db      	ldrh	r3, [r3, #6]
 8002026:	085b      	lsrs	r3, r3, #1
 8002028:	b29b      	uxth	r3, r3
 800202a:	4413      	add	r3, r2
 800202c:	60bb      	str	r3, [r7, #8]
                            lcd_draw_line(center_x, center_y - cross_half_len, center_x, center_y + cross_half_len, BLACK);
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	b298      	uxth	r0, r3
 8002032:	68bb      	ldr	r3, [r7, #8]
 8002034:	b29a      	uxth	r2, r3
 8002036:	693b      	ldr	r3, [r7, #16]
 8002038:	b29b      	uxth	r3, r3
 800203a:	1ad3      	subs	r3, r2, r3
 800203c:	b299      	uxth	r1, r3
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	b29c      	uxth	r4, r3
 8002042:	68bb      	ldr	r3, [r7, #8]
 8002044:	b29a      	uxth	r2, r3
 8002046:	693b      	ldr	r3, [r7, #16]
 8002048:	b29b      	uxth	r3, r3
 800204a:	4413      	add	r3, r2
 800204c:	b29b      	uxth	r3, r3
 800204e:	2200      	movs	r2, #0
 8002050:	9200      	str	r2, [sp, #0]
 8002052:	4622      	mov	r2, r4
 8002054:	f000 facd 	bl	80025f2 <lcd_draw_line>
                            lcd_draw_line(center_x - cross_half_len, center_y, center_x + cross_half_len, center_y, BLACK);
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	b29a      	uxth	r2, r3
 800205c:	693b      	ldr	r3, [r7, #16]
 800205e:	b29b      	uxth	r3, r3
 8002060:	1ad3      	subs	r3, r2, r3
 8002062:	b298      	uxth	r0, r3
 8002064:	68bb      	ldr	r3, [r7, #8]
 8002066:	b299      	uxth	r1, r3
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	b29a      	uxth	r2, r3
 800206c:	693b      	ldr	r3, [r7, #16]
 800206e:	b29b      	uxth	r3, r3
 8002070:	4413      	add	r3, r2
 8002072:	b29a      	uxth	r2, r3
 8002074:	68bb      	ldr	r3, [r7, #8]
 8002076:	b29b      	uxth	r3, r3
 8002078:	2400      	movs	r4, #0
 800207a:	9400      	str	r4, [sp, #0]
 800207c:	f000 fab9 	bl	80025f2 <lcd_draw_line>
                        break;
 8002080:	bf00      	nop
        for (int col = 0; col < BRICK_COLS; col++) {
 8002082:	69bb      	ldr	r3, [r7, #24]
 8002084:	3301      	adds	r3, #1
 8002086:	61bb      	str	r3, [r7, #24]
 8002088:	69bb      	ldr	r3, [r7, #24]
 800208a:	2b06      	cmp	r3, #6
 800208c:	f77f af70 	ble.w	8001f70 <draw_bricks+0x14>
    for (int row = 0; row < BRICK_ROWS; row++) {
 8002090:	69fb      	ldr	r3, [r7, #28]
 8002092:	3301      	adds	r3, #1
 8002094:	61fb      	str	r3, [r7, #28]
 8002096:	69fb      	ldr	r3, [r7, #28]
 8002098:	2b04      	cmp	r3, #4
 800209a:	f77f af66 	ble.w	8001f6a <draw_bricks+0xe>
                }
            }
        }
    }
}
 800209e:	bf00      	nop
 80020a0:	bf00      	nop
 80020a2:	3724      	adds	r7, #36	; 0x24
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bd90      	pop	{r4, r7, pc}

080020a8 <draw_paddle>:

static void draw_paddle(const Paddle *paddle) {
 80020a8:	b590      	push	{r4, r7, lr}
 80020aa:	b085      	sub	sp, #20
 80020ac:	af02      	add	r7, sp, #8
 80020ae:	6078      	str	r0, [r7, #4]
    lcd_fill(paddle->x, paddle->y, paddle->x + paddle->width, paddle->y + paddle->height, paddle->color);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	8818      	ldrh	r0, [r3, #0]
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	8859      	ldrh	r1, [r3, #2]
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	881a      	ldrh	r2, [r3, #0]
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	88db      	ldrh	r3, [r3, #6]
 80020c0:	4413      	add	r3, r2
 80020c2:	b29c      	uxth	r4, r3
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	885a      	ldrh	r2, [r3, #2]
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	891b      	ldrh	r3, [r3, #8]
 80020cc:	4413      	add	r3, r2
 80020ce:	b29a      	uxth	r2, r3
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	895b      	ldrh	r3, [r3, #10]
 80020d4:	9300      	str	r3, [sp, #0]
 80020d6:	4613      	mov	r3, r2
 80020d8:	4622      	mov	r2, r4
 80020da:	f000 fa3d 	bl	8002558 <lcd_fill>
}
 80020de:	bf00      	nop
 80020e0:	370c      	adds	r7, #12
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd90      	pop	{r4, r7, pc}

080020e6 <draw_ball>:

static void draw_ball(const Ball *ball) {
 80020e6:	b590      	push	{r4, r7, lr}
 80020e8:	b085      	sub	sp, #20
 80020ea:	af02      	add	r7, sp, #8
 80020ec:	6078      	str	r0, [r7, #4]
    lcd_draw_circle(ball->x, ball->y, ball->color, ball->radius, 1); // Filled circle
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020f4:	4618      	mov	r0, r3
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80020fc:	4619      	mov	r1, r3
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	899a      	ldrh	r2, [r3, #12]
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	7b9b      	ldrb	r3, [r3, #14]
 8002106:	461c      	mov	r4, r3
 8002108:	2301      	movs	r3, #1
 800210a:	9300      	str	r3, [sp, #0]
 800210c:	4623      	mov	r3, r4
 800210e:	f000 fe60 	bl	8002dd2 <lcd_draw_circle>
}
 8002112:	bf00      	nop
 8002114:	370c      	adds	r7, #12
 8002116:	46bd      	mov	sp, r7
 8002118:	bd90      	pop	{r4, r7, pc}
	...

0800211c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b08c      	sub	sp, #48	; 0x30
 8002120:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002122:	f107 031c 	add.w	r3, r7, #28
 8002126:	2200      	movs	r2, #0
 8002128:	601a      	str	r2, [r3, #0]
 800212a:	605a      	str	r2, [r3, #4]
 800212c:	609a      	str	r2, [r3, #8]
 800212e:	60da      	str	r2, [r3, #12]
 8002130:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002132:	2300      	movs	r3, #0
 8002134:	61bb      	str	r3, [r7, #24]
 8002136:	4b6f      	ldr	r3, [pc, #444]	; (80022f4 <MX_GPIO_Init+0x1d8>)
 8002138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800213a:	4a6e      	ldr	r2, [pc, #440]	; (80022f4 <MX_GPIO_Init+0x1d8>)
 800213c:	f043 0310 	orr.w	r3, r3, #16
 8002140:	6313      	str	r3, [r2, #48]	; 0x30
 8002142:	4b6c      	ldr	r3, [pc, #432]	; (80022f4 <MX_GPIO_Init+0x1d8>)
 8002144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002146:	f003 0310 	and.w	r3, r3, #16
 800214a:	61bb      	str	r3, [r7, #24]
 800214c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800214e:	2300      	movs	r3, #0
 8002150:	617b      	str	r3, [r7, #20]
 8002152:	4b68      	ldr	r3, [pc, #416]	; (80022f4 <MX_GPIO_Init+0x1d8>)
 8002154:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002156:	4a67      	ldr	r2, [pc, #412]	; (80022f4 <MX_GPIO_Init+0x1d8>)
 8002158:	f043 0304 	orr.w	r3, r3, #4
 800215c:	6313      	str	r3, [r2, #48]	; 0x30
 800215e:	4b65      	ldr	r3, [pc, #404]	; (80022f4 <MX_GPIO_Init+0x1d8>)
 8002160:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002162:	f003 0304 	and.w	r3, r3, #4
 8002166:	617b      	str	r3, [r7, #20]
 8002168:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800216a:	2300      	movs	r3, #0
 800216c:	613b      	str	r3, [r7, #16]
 800216e:	4b61      	ldr	r3, [pc, #388]	; (80022f4 <MX_GPIO_Init+0x1d8>)
 8002170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002172:	4a60      	ldr	r2, [pc, #384]	; (80022f4 <MX_GPIO_Init+0x1d8>)
 8002174:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002178:	6313      	str	r3, [r2, #48]	; 0x30
 800217a:	4b5e      	ldr	r3, [pc, #376]	; (80022f4 <MX_GPIO_Init+0x1d8>)
 800217c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800217e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002182:	613b      	str	r3, [r7, #16]
 8002184:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002186:	2300      	movs	r3, #0
 8002188:	60fb      	str	r3, [r7, #12]
 800218a:	4b5a      	ldr	r3, [pc, #360]	; (80022f4 <MX_GPIO_Init+0x1d8>)
 800218c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800218e:	4a59      	ldr	r2, [pc, #356]	; (80022f4 <MX_GPIO_Init+0x1d8>)
 8002190:	f043 0301 	orr.w	r3, r3, #1
 8002194:	6313      	str	r3, [r2, #48]	; 0x30
 8002196:	4b57      	ldr	r3, [pc, #348]	; (80022f4 <MX_GPIO_Init+0x1d8>)
 8002198:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800219a:	f003 0301 	and.w	r3, r3, #1
 800219e:	60fb      	str	r3, [r7, #12]
 80021a0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80021a2:	2300      	movs	r3, #0
 80021a4:	60bb      	str	r3, [r7, #8]
 80021a6:	4b53      	ldr	r3, [pc, #332]	; (80022f4 <MX_GPIO_Init+0x1d8>)
 80021a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021aa:	4a52      	ldr	r2, [pc, #328]	; (80022f4 <MX_GPIO_Init+0x1d8>)
 80021ac:	f043 0308 	orr.w	r3, r3, #8
 80021b0:	6313      	str	r3, [r2, #48]	; 0x30
 80021b2:	4b50      	ldr	r3, [pc, #320]	; (80022f4 <MX_GPIO_Init+0x1d8>)
 80021b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021b6:	f003 0308 	and.w	r3, r3, #8
 80021ba:	60bb      	str	r3, [r7, #8]
 80021bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80021be:	2300      	movs	r3, #0
 80021c0:	607b      	str	r3, [r7, #4]
 80021c2:	4b4c      	ldr	r3, [pc, #304]	; (80022f4 <MX_GPIO_Init+0x1d8>)
 80021c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021c6:	4a4b      	ldr	r2, [pc, #300]	; (80022f4 <MX_GPIO_Init+0x1d8>)
 80021c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80021cc:	6313      	str	r3, [r2, #48]	; 0x30
 80021ce:	4b49      	ldr	r3, [pc, #292]	; (80022f4 <MX_GPIO_Init+0x1d8>)
 80021d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021d6:	607b      	str	r3, [r7, #4]
 80021d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80021da:	2300      	movs	r3, #0
 80021dc:	603b      	str	r3, [r7, #0]
 80021de:	4b45      	ldr	r3, [pc, #276]	; (80022f4 <MX_GPIO_Init+0x1d8>)
 80021e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021e2:	4a44      	ldr	r2, [pc, #272]	; (80022f4 <MX_GPIO_Init+0x1d8>)
 80021e4:	f043 0302 	orr.w	r3, r3, #2
 80021e8:	6313      	str	r3, [r2, #48]	; 0x30
 80021ea:	4b42      	ldr	r3, [pc, #264]	; (80022f4 <MX_GPIO_Init+0x1d8>)
 80021ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ee:	f003 0302 	and.w	r3, r3, #2
 80021f2:	603b      	str	r3, [r7, #0]
 80021f4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin, GPIO_PIN_RESET);
 80021f6:	2200      	movs	r2, #0
 80021f8:	2170      	movs	r1, #112	; 0x70
 80021fa:	483f      	ldr	r0, [pc, #252]	; (80022f8 <MX_GPIO_Init+0x1dc>)
 80021fc:	f001 ffa0 	bl	8004140 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8002200:	2200      	movs	r2, #0
 8002202:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002206:	483d      	ldr	r0, [pc, #244]	; (80022fc <MX_GPIO_Init+0x1e0>)
 8002208:	f001 ff9a 	bl	8004140 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, GPIO_PIN_RESET);
 800220c:	2200      	movs	r2, #0
 800220e:	2140      	movs	r1, #64	; 0x40
 8002210:	483b      	ldr	r0, [pc, #236]	; (8002300 <MX_GPIO_Init+0x1e4>)
 8002212:	f001 ff95 	bl	8004140 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, GPIO_PIN_RESET);
 8002216:	2200      	movs	r2, #0
 8002218:	f44f 7180 	mov.w	r1, #256	; 0x100
 800221c:	4839      	ldr	r0, [pc, #228]	; (8002304 <MX_GPIO_Init+0x1e8>)
 800221e:	f001 ff8f 	bl	8004140 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_RESET);
 8002222:	2200      	movs	r2, #0
 8002224:	2108      	movs	r1, #8
 8002226:	4838      	ldr	r0, [pc, #224]	; (8002308 <MX_GPIO_Init+0x1ec>)
 8002228:	f001 ff8a 	bl	8004140 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin;
 800222c:	2370      	movs	r3, #112	; 0x70
 800222e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002230:	2301      	movs	r3, #1
 8002232:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002234:	2300      	movs	r3, #0
 8002236:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002238:	2300      	movs	r3, #0
 800223a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800223c:	f107 031c 	add.w	r3, r7, #28
 8002240:	4619      	mov	r1, r3
 8002242:	482d      	ldr	r0, [pc, #180]	; (80022f8 <MX_GPIO_Init+0x1dc>)
 8002244:	f001 fde0 	bl	8003e08 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin;
 8002248:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800224c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800224e:	2301      	movs	r3, #1
 8002250:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002252:	2300      	movs	r3, #0
 8002254:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002256:	2300      	movs	r3, #0
 8002258:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(FSMC_RES_GPIO_Port, &GPIO_InitStruct);
 800225a:	f107 031c 	add.w	r3, r7, #28
 800225e:	4619      	mov	r1, r3
 8002260:	4826      	ldr	r0, [pc, #152]	; (80022fc <MX_GPIO_Init+0x1e0>)
 8002262:	f001 fdd1 	bl	8003e08 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = INPUT_X0_Pin|INPUT_X1_Pin;
 8002266:	23c0      	movs	r3, #192	; 0xc0
 8002268:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800226a:	2300      	movs	r3, #0
 800226c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800226e:	2300      	movs	r3, #0
 8002270:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002272:	f107 031c 	add.w	r3, r7, #28
 8002276:	4619      	mov	r1, r3
 8002278:	4822      	ldr	r0, [pc, #136]	; (8002304 <MX_GPIO_Init+0x1e8>)
 800227a:	f001 fdc5 	bl	8003e08 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = INPUT_X2_Pin|INPUT_X3_Pin;
 800227e:	2330      	movs	r3, #48	; 0x30
 8002280:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002282:	2300      	movs	r3, #0
 8002284:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002286:	2300      	movs	r3, #0
 8002288:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800228a:	f107 031c 	add.w	r3, r7, #28
 800228e:	4619      	mov	r1, r3
 8002290:	481a      	ldr	r0, [pc, #104]	; (80022fc <MX_GPIO_Init+0x1e0>)
 8002292:	f001 fdb9 	bl	8003e08 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_LATCH_Pin;
 8002296:	2340      	movs	r3, #64	; 0x40
 8002298:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800229a:	2301      	movs	r3, #1
 800229c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800229e:	2300      	movs	r3, #0
 80022a0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022a2:	2300      	movs	r3, #0
 80022a4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_LATCH_GPIO_Port, &GPIO_InitStruct);
 80022a6:	f107 031c 	add.w	r3, r7, #28
 80022aa:	4619      	mov	r1, r3
 80022ac:	4814      	ldr	r0, [pc, #80]	; (8002300 <MX_GPIO_Init+0x1e4>)
 80022ae:	f001 fdab 	bl	8003e08 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin;
 80022b2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80022b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022b8:	2301      	movs	r3, #1
 80022ba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022bc:	2300      	movs	r3, #0
 80022be:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022c0:	2300      	movs	r3, #0
 80022c2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(FSMC_BLK_GPIO_Port, &GPIO_InitStruct);
 80022c4:	f107 031c 	add.w	r3, r7, #28
 80022c8:	4619      	mov	r1, r3
 80022ca:	480e      	ldr	r0, [pc, #56]	; (8002304 <MX_GPIO_Init+0x1e8>)
 80022cc:	f001 fd9c 	bl	8003e08 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_LOAD_Pin;
 80022d0:	2308      	movs	r3, #8
 80022d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022d4:	2301      	movs	r3, #1
 80022d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022d8:	2300      	movs	r3, #0
 80022da:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022dc:	2300      	movs	r3, #0
 80022de:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(BTN_LOAD_GPIO_Port, &GPIO_InitStruct);
 80022e0:	f107 031c 	add.w	r3, r7, #28
 80022e4:	4619      	mov	r1, r3
 80022e6:	4808      	ldr	r0, [pc, #32]	; (8002308 <MX_GPIO_Init+0x1ec>)
 80022e8:	f001 fd8e 	bl	8003e08 <HAL_GPIO_Init>

}
 80022ec:	bf00      	nop
 80022ee:	3730      	adds	r7, #48	; 0x30
 80022f0:	46bd      	mov	sp, r7
 80022f2:	bd80      	pop	{r7, pc}
 80022f4:	40023800 	.word	0x40023800
 80022f8:	40021000 	.word	0x40021000
 80022fc:	40020800 	.word	0x40020800
 8002300:	40021800 	.word	0x40021800
 8002304:	40020000 	.word	0x40020000
 8002308:	40020c00 	.word	0x40020c00

0800230c <MX_I2C1_Init>:
/* USER CODE END 0 */

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void) {
 800230c:	b580      	push	{r7, lr}
 800230e:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8002310:	4b12      	ldr	r3, [pc, #72]	; (800235c <MX_I2C1_Init+0x50>)
 8002312:	4a13      	ldr	r2, [pc, #76]	; (8002360 <MX_I2C1_Init+0x54>)
 8002314:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 100000;
 8002316:	4b11      	ldr	r3, [pc, #68]	; (800235c <MX_I2C1_Init+0x50>)
 8002318:	4a12      	ldr	r2, [pc, #72]	; (8002364 <MX_I2C1_Init+0x58>)
 800231a:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800231c:	4b0f      	ldr	r3, [pc, #60]	; (800235c <MX_I2C1_Init+0x50>)
 800231e:	2200      	movs	r2, #0
 8002320:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 8002322:	4b0e      	ldr	r3, [pc, #56]	; (800235c <MX_I2C1_Init+0x50>)
 8002324:	2200      	movs	r2, #0
 8002326:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002328:	4b0c      	ldr	r3, [pc, #48]	; (800235c <MX_I2C1_Init+0x50>)
 800232a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800232e:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002330:	4b0a      	ldr	r3, [pc, #40]	; (800235c <MX_I2C1_Init+0x50>)
 8002332:	2200      	movs	r2, #0
 8002334:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 8002336:	4b09      	ldr	r3, [pc, #36]	; (800235c <MX_I2C1_Init+0x50>)
 8002338:	2200      	movs	r2, #0
 800233a:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800233c:	4b07      	ldr	r3, [pc, #28]	; (800235c <MX_I2C1_Init+0x50>)
 800233e:	2200      	movs	r2, #0
 8002340:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002342:	4b06      	ldr	r3, [pc, #24]	; (800235c <MX_I2C1_Init+0x50>)
 8002344:	2200      	movs	r2, #0
 8002346:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8002348:	4804      	ldr	r0, [pc, #16]	; (800235c <MX_I2C1_Init+0x50>)
 800234a:	f001 ff13 	bl	8004174 <HAL_I2C_Init>
 800234e:	4603      	mov	r3, r0
 8002350:	2b00      	cmp	r3, #0
 8002352:	d001      	beq.n	8002358 <MX_I2C1_Init+0x4c>
		Error_Handler();
 8002354:	f001 f850 	bl	80033f8 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8002358:	bf00      	nop
 800235a:	bd80      	pop	{r7, pc}
 800235c:	20000278 	.word	0x20000278
 8002360:	40005400 	.word	0x40005400
 8002364:	000186a0 	.word	0x000186a0

08002368 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef *i2cHandle) {
 8002368:	b580      	push	{r7, lr}
 800236a:	b08a      	sub	sp, #40	; 0x28
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]

	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8002370:	f107 0314 	add.w	r3, r7, #20
 8002374:	2200      	movs	r2, #0
 8002376:	601a      	str	r2, [r3, #0]
 8002378:	605a      	str	r2, [r3, #4]
 800237a:	609a      	str	r2, [r3, #8]
 800237c:	60da      	str	r2, [r3, #12]
 800237e:	611a      	str	r2, [r3, #16]
	if (i2cHandle->Instance == I2C1) {
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4a19      	ldr	r2, [pc, #100]	; (80023ec <HAL_I2C_MspInit+0x84>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d12b      	bne.n	80023e2 <HAL_I2C_MspInit+0x7a>
		/* USER CODE BEGIN I2C1_MspInit 0 */

		/* USER CODE END I2C1_MspInit 0 */

		__HAL_RCC_GPIOB_CLK_ENABLE();
 800238a:	2300      	movs	r3, #0
 800238c:	613b      	str	r3, [r7, #16]
 800238e:	4b18      	ldr	r3, [pc, #96]	; (80023f0 <HAL_I2C_MspInit+0x88>)
 8002390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002392:	4a17      	ldr	r2, [pc, #92]	; (80023f0 <HAL_I2C_MspInit+0x88>)
 8002394:	f043 0302 	orr.w	r3, r3, #2
 8002398:	6313      	str	r3, [r2, #48]	; 0x30
 800239a:	4b15      	ldr	r3, [pc, #84]	; (80023f0 <HAL_I2C_MspInit+0x88>)
 800239c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800239e:	f003 0302 	and.w	r3, r3, #2
 80023a2:	613b      	str	r3, [r7, #16]
 80023a4:	693b      	ldr	r3, [r7, #16]
		/**I2C1 GPIO Configuration
		 PB6     ------> I2C1_SCL
		 PB7     ------> I2C1_SDA
		 */
		GPIO_InitStruct.Pin = GPIO_PIN_6 | GPIO_PIN_7;
 80023a6:	23c0      	movs	r3, #192	; 0xc0
 80023a8:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80023aa:	2312      	movs	r3, #18
 80023ac:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ae:	2300      	movs	r3, #0
 80023b0:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023b2:	2303      	movs	r3, #3
 80023b4:	623b      	str	r3, [r7, #32]
		GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80023b6:	2304      	movs	r3, #4
 80023b8:	627b      	str	r3, [r7, #36]	; 0x24
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023ba:	f107 0314 	add.w	r3, r7, #20
 80023be:	4619      	mov	r1, r3
 80023c0:	480c      	ldr	r0, [pc, #48]	; (80023f4 <HAL_I2C_MspInit+0x8c>)
 80023c2:	f001 fd21 	bl	8003e08 <HAL_GPIO_Init>

		/* I2C1 clock enable */
		__HAL_RCC_I2C1_CLK_ENABLE();
 80023c6:	2300      	movs	r3, #0
 80023c8:	60fb      	str	r3, [r7, #12]
 80023ca:	4b09      	ldr	r3, [pc, #36]	; (80023f0 <HAL_I2C_MspInit+0x88>)
 80023cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ce:	4a08      	ldr	r2, [pc, #32]	; (80023f0 <HAL_I2C_MspInit+0x88>)
 80023d0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80023d4:	6413      	str	r3, [r2, #64]	; 0x40
 80023d6:	4b06      	ldr	r3, [pc, #24]	; (80023f0 <HAL_I2C_MspInit+0x88>)
 80023d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023da:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80023de:	60fb      	str	r3, [r7, #12]
 80023e0:	68fb      	ldr	r3, [r7, #12]
		/* USER CODE BEGIN I2C1_MspInit 1 */

		/* USER CODE END I2C1_MspInit 1 */
	}
}
 80023e2:	bf00      	nop
 80023e4:	3728      	adds	r7, #40	; 0x28
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}
 80023ea:	bf00      	nop
 80023ec:	40005400 	.word	0x40005400
 80023f0:	40023800 	.word	0x40023800
 80023f4:	40020400 	.word	0x40020400

080023f8 <LCD_WR_REG>:

static void LCD_WR_DATA(uint16_t data);
static uint16_t LCD_RD_DATA(void);
static uint32_t mypow(uint8_t m, uint8_t n);

void LCD_WR_REG(uint16_t reg) {
 80023f8:	b480      	push	{r7}
 80023fa:	b083      	sub	sp, #12
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	4603      	mov	r3, r0
 8002400:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG = reg;
 8002402:	4a04      	ldr	r2, [pc, #16]	; (8002414 <LCD_WR_REG+0x1c>)
 8002404:	88fb      	ldrh	r3, [r7, #6]
 8002406:	8013      	strh	r3, [r2, #0]
}
 8002408:	bf00      	nop
 800240a:	370c      	adds	r7, #12
 800240c:	46bd      	mov	sp, r7
 800240e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002412:	4770      	bx	lr
 8002414:	600ffffe 	.word	0x600ffffe

08002418 <LCD_WR_DATA>:

void LCD_WR_DATA(uint16_t data) {
 8002418:	b480      	push	{r7}
 800241a:	b083      	sub	sp, #12
 800241c:	af00      	add	r7, sp, #0
 800241e:	4603      	mov	r3, r0
 8002420:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM = data;
 8002422:	4a04      	ldr	r2, [pc, #16]	; (8002434 <LCD_WR_DATA+0x1c>)
 8002424:	88fb      	ldrh	r3, [r7, #6]
 8002426:	8053      	strh	r3, [r2, #2]
}
 8002428:	bf00      	nop
 800242a:	370c      	adds	r7, #12
 800242c:	46bd      	mov	sp, r7
 800242e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002432:	4770      	bx	lr
 8002434:	600ffffe 	.word	0x600ffffe

08002438 <LCD_RD_DATA>:

uint16_t LCD_RD_DATA(void) {
 8002438:	b480      	push	{r7}
 800243a:	b083      	sub	sp, #12
 800243c:	af00      	add	r7, sp, #0
	__IO uint16_t ram;
	ram = LCD->LCD_RAM;
 800243e:	4b06      	ldr	r3, [pc, #24]	; (8002458 <LCD_RD_DATA+0x20>)
 8002440:	885b      	ldrh	r3, [r3, #2]
 8002442:	b29b      	uxth	r3, r3
 8002444:	80fb      	strh	r3, [r7, #6]
	return ram;
 8002446:	88fb      	ldrh	r3, [r7, #6]
 8002448:	b29b      	uxth	r3, r3
}
 800244a:	4618      	mov	r0, r3
 800244c:	370c      	adds	r7, #12
 800244e:	46bd      	mov	sp, r7
 8002450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002454:	4770      	bx	lr
 8002456:	bf00      	nop
 8002458:	600ffffe 	.word	0x600ffffe

0800245c <lcd_set_address>:


void lcd_set_address(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 800245c:	b590      	push	{r4, r7, lr}
 800245e:	b083      	sub	sp, #12
 8002460:	af00      	add	r7, sp, #0
 8002462:	4604      	mov	r4, r0
 8002464:	4608      	mov	r0, r1
 8002466:	4611      	mov	r1, r2
 8002468:	461a      	mov	r2, r3
 800246a:	4623      	mov	r3, r4
 800246c:	80fb      	strh	r3, [r7, #6]
 800246e:	4603      	mov	r3, r0
 8002470:	80bb      	strh	r3, [r7, #4]
 8002472:	460b      	mov	r3, r1
 8002474:	807b      	strh	r3, [r7, #2]
 8002476:	4613      	mov	r3, r2
 8002478:	803b      	strh	r3, [r7, #0]
	LCD_WR_REG(0x2a);
 800247a:	202a      	movs	r0, #42	; 0x2a
 800247c:	f7ff ffbc 	bl	80023f8 <LCD_WR_REG>
	LCD_WR_DATA(x1 >> 8);
 8002480:	88fb      	ldrh	r3, [r7, #6]
 8002482:	0a1b      	lsrs	r3, r3, #8
 8002484:	b29b      	uxth	r3, r3
 8002486:	4618      	mov	r0, r3
 8002488:	f7ff ffc6 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_DATA(x1 & 0xff);
 800248c:	88fb      	ldrh	r3, [r7, #6]
 800248e:	b2db      	uxtb	r3, r3
 8002490:	b29b      	uxth	r3, r3
 8002492:	4618      	mov	r0, r3
 8002494:	f7ff ffc0 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_DATA(x2 >> 8);
 8002498:	887b      	ldrh	r3, [r7, #2]
 800249a:	0a1b      	lsrs	r3, r3, #8
 800249c:	b29b      	uxth	r3, r3
 800249e:	4618      	mov	r0, r3
 80024a0:	f7ff ffba 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_DATA(x2 & 0xff);
 80024a4:	887b      	ldrh	r3, [r7, #2]
 80024a6:	b2db      	uxtb	r3, r3
 80024a8:	b29b      	uxth	r3, r3
 80024aa:	4618      	mov	r0, r3
 80024ac:	f7ff ffb4 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_REG(0x2b);
 80024b0:	202b      	movs	r0, #43	; 0x2b
 80024b2:	f7ff ffa1 	bl	80023f8 <LCD_WR_REG>
	LCD_WR_DATA(y1 >> 8);
 80024b6:	88bb      	ldrh	r3, [r7, #4]
 80024b8:	0a1b      	lsrs	r3, r3, #8
 80024ba:	b29b      	uxth	r3, r3
 80024bc:	4618      	mov	r0, r3
 80024be:	f7ff ffab 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_DATA(y1 & 0xff);
 80024c2:	88bb      	ldrh	r3, [r7, #4]
 80024c4:	b2db      	uxtb	r3, r3
 80024c6:	b29b      	uxth	r3, r3
 80024c8:	4618      	mov	r0, r3
 80024ca:	f7ff ffa5 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_DATA(y2 >> 8);
 80024ce:	883b      	ldrh	r3, [r7, #0]
 80024d0:	0a1b      	lsrs	r3, r3, #8
 80024d2:	b29b      	uxth	r3, r3
 80024d4:	4618      	mov	r0, r3
 80024d6:	f7ff ff9f 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_DATA(y2 & 0xff);
 80024da:	883b      	ldrh	r3, [r7, #0]
 80024dc:	b2db      	uxtb	r3, r3
 80024de:	b29b      	uxth	r3, r3
 80024e0:	4618      	mov	r0, r3
 80024e2:	f7ff ff99 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_REG(0x2c);
 80024e6:	202c      	movs	r0, #44	; 0x2c
 80024e8:	f7ff ff86 	bl	80023f8 <LCD_WR_REG>
}
 80024ec:	bf00      	nop
 80024ee:	370c      	adds	r7, #12
 80024f0:	46bd      	mov	sp, r7
 80024f2:	bd90      	pop	{r4, r7, pc}

080024f4 <lcd_clear>:
/**
 * @brief  Fill all pixels with a color
 * @param  color Color to fill the screen
 * @retval None
 */
void lcd_clear(uint16_t color) {
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b084      	sub	sp, #16
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	4603      	mov	r3, r0
 80024fc:	80fb      	strh	r3, [r7, #6]
	uint16_t i, j;
	lcd_set_address(0, 0, lcddev.width - 1, lcddev.height - 1);
 80024fe:	4b15      	ldr	r3, [pc, #84]	; (8002554 <lcd_clear+0x60>)
 8002500:	881b      	ldrh	r3, [r3, #0]
 8002502:	3b01      	subs	r3, #1
 8002504:	b29a      	uxth	r2, r3
 8002506:	4b13      	ldr	r3, [pc, #76]	; (8002554 <lcd_clear+0x60>)
 8002508:	885b      	ldrh	r3, [r3, #2]
 800250a:	3b01      	subs	r3, #1
 800250c:	b29b      	uxth	r3, r3
 800250e:	2100      	movs	r1, #0
 8002510:	2000      	movs	r0, #0
 8002512:	f7ff ffa3 	bl	800245c <lcd_set_address>
	for (i = 0; i < lcddev.width; i++) {
 8002516:	2300      	movs	r3, #0
 8002518:	81fb      	strh	r3, [r7, #14]
 800251a:	e011      	b.n	8002540 <lcd_clear+0x4c>
		for (j = 0; j < lcddev.height; j++) {
 800251c:	2300      	movs	r3, #0
 800251e:	81bb      	strh	r3, [r7, #12]
 8002520:	e006      	b.n	8002530 <lcd_clear+0x3c>
			LCD_WR_DATA(color);
 8002522:	88fb      	ldrh	r3, [r7, #6]
 8002524:	4618      	mov	r0, r3
 8002526:	f7ff ff77 	bl	8002418 <LCD_WR_DATA>
		for (j = 0; j < lcddev.height; j++) {
 800252a:	89bb      	ldrh	r3, [r7, #12]
 800252c:	3301      	adds	r3, #1
 800252e:	81bb      	strh	r3, [r7, #12]
 8002530:	4b08      	ldr	r3, [pc, #32]	; (8002554 <lcd_clear+0x60>)
 8002532:	885b      	ldrh	r3, [r3, #2]
 8002534:	89ba      	ldrh	r2, [r7, #12]
 8002536:	429a      	cmp	r2, r3
 8002538:	d3f3      	bcc.n	8002522 <lcd_clear+0x2e>
	for (i = 0; i < lcddev.width; i++) {
 800253a:	89fb      	ldrh	r3, [r7, #14]
 800253c:	3301      	adds	r3, #1
 800253e:	81fb      	strh	r3, [r7, #14]
 8002540:	4b04      	ldr	r3, [pc, #16]	; (8002554 <lcd_clear+0x60>)
 8002542:	881b      	ldrh	r3, [r3, #0]
 8002544:	89fa      	ldrh	r2, [r7, #14]
 8002546:	429a      	cmp	r2, r3
 8002548:	d3e8      	bcc.n	800251c <lcd_clear+0x28>
		}
	}
}
 800254a:	bf00      	nop
 800254c:	bf00      	nop
 800254e:	3710      	adds	r7, #16
 8002550:	46bd      	mov	sp, r7
 8002552:	bd80      	pop	{r7, pc}
 8002554:	200002cc 	.word	0x200002cc

08002558 <lcd_fill>:
 * @param  yend	End row
 * @param  color Color to fill
 * @retval None
 */
void lcd_fill(uint16_t xsta, uint16_t ysta, uint16_t xend, uint16_t yend,
		uint16_t color) {
 8002558:	b590      	push	{r4, r7, lr}
 800255a:	b085      	sub	sp, #20
 800255c:	af00      	add	r7, sp, #0
 800255e:	4604      	mov	r4, r0
 8002560:	4608      	mov	r0, r1
 8002562:	4611      	mov	r1, r2
 8002564:	461a      	mov	r2, r3
 8002566:	4623      	mov	r3, r4
 8002568:	80fb      	strh	r3, [r7, #6]
 800256a:	4603      	mov	r3, r0
 800256c:	80bb      	strh	r3, [r7, #4]
 800256e:	460b      	mov	r3, r1
 8002570:	807b      	strh	r3, [r7, #2]
 8002572:	4613      	mov	r3, r2
 8002574:	803b      	strh	r3, [r7, #0]
	uint16_t i, j;
	lcd_set_address(xsta, ysta, xend - 1, yend - 1);
 8002576:	887b      	ldrh	r3, [r7, #2]
 8002578:	3b01      	subs	r3, #1
 800257a:	b29a      	uxth	r2, r3
 800257c:	883b      	ldrh	r3, [r7, #0]
 800257e:	3b01      	subs	r3, #1
 8002580:	b29b      	uxth	r3, r3
 8002582:	88b9      	ldrh	r1, [r7, #4]
 8002584:	88f8      	ldrh	r0, [r7, #6]
 8002586:	f7ff ff69 	bl	800245c <lcd_set_address>
	for (i = ysta; i < yend; i++) {
 800258a:	88bb      	ldrh	r3, [r7, #4]
 800258c:	81fb      	strh	r3, [r7, #14]
 800258e:	e010      	b.n	80025b2 <lcd_fill+0x5a>
		for (j = xsta; j < xend; j++) {
 8002590:	88fb      	ldrh	r3, [r7, #6]
 8002592:	81bb      	strh	r3, [r7, #12]
 8002594:	e006      	b.n	80025a4 <lcd_fill+0x4c>
			LCD_WR_DATA(color);
 8002596:	8c3b      	ldrh	r3, [r7, #32]
 8002598:	4618      	mov	r0, r3
 800259a:	f7ff ff3d 	bl	8002418 <LCD_WR_DATA>
		for (j = xsta; j < xend; j++) {
 800259e:	89bb      	ldrh	r3, [r7, #12]
 80025a0:	3301      	adds	r3, #1
 80025a2:	81bb      	strh	r3, [r7, #12]
 80025a4:	89ba      	ldrh	r2, [r7, #12]
 80025a6:	887b      	ldrh	r3, [r7, #2]
 80025a8:	429a      	cmp	r2, r3
 80025aa:	d3f4      	bcc.n	8002596 <lcd_fill+0x3e>
	for (i = ysta; i < yend; i++) {
 80025ac:	89fb      	ldrh	r3, [r7, #14]
 80025ae:	3301      	adds	r3, #1
 80025b0:	81fb      	strh	r3, [r7, #14]
 80025b2:	89fa      	ldrh	r2, [r7, #14]
 80025b4:	883b      	ldrh	r3, [r7, #0]
 80025b6:	429a      	cmp	r2, r3
 80025b8:	d3ea      	bcc.n	8002590 <lcd_fill+0x38>
		}
	}
}
 80025ba:	bf00      	nop
 80025bc:	bf00      	nop
 80025be:	3714      	adds	r7, #20
 80025c0:	46bd      	mov	sp, r7
 80025c2:	bd90      	pop	{r4, r7, pc}

080025c4 <lcd_draw_point>:
 * @param  x X coordinate
 * @param  y Y coordinate
 * @param  color Color to fill
 * @retval None
 */
void lcd_draw_point(uint16_t x, uint16_t y, uint16_t color) {
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b082      	sub	sp, #8
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	4603      	mov	r3, r0
 80025cc:	80fb      	strh	r3, [r7, #6]
 80025ce:	460b      	mov	r3, r1
 80025d0:	80bb      	strh	r3, [r7, #4]
 80025d2:	4613      	mov	r3, r2
 80025d4:	807b      	strh	r3, [r7, #2]
	lcd_set_address(x, y, x, y);
 80025d6:	88bb      	ldrh	r3, [r7, #4]
 80025d8:	88fa      	ldrh	r2, [r7, #6]
 80025da:	88b9      	ldrh	r1, [r7, #4]
 80025dc:	88f8      	ldrh	r0, [r7, #6]
 80025de:	f7ff ff3d 	bl	800245c <lcd_set_address>
	LCD_WR_DATA(color);
 80025e2:	887b      	ldrh	r3, [r7, #2]
 80025e4:	4618      	mov	r0, r3
 80025e6:	f7ff ff17 	bl	8002418 <LCD_WR_DATA>
}
 80025ea:	bf00      	nop
 80025ec:	3708      	adds	r7, #8
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}

080025f2 <lcd_draw_line>:
 * @param  y2 Y coordinate of end point
 * @param  color Color to fill
 * @retval None
 */
void lcd_draw_line(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2,
		uint16_t color) {
 80025f2:	b590      	push	{r4, r7, lr}
 80025f4:	b08d      	sub	sp, #52	; 0x34
 80025f6:	af00      	add	r7, sp, #0
 80025f8:	4604      	mov	r4, r0
 80025fa:	4608      	mov	r0, r1
 80025fc:	4611      	mov	r1, r2
 80025fe:	461a      	mov	r2, r3
 8002600:	4623      	mov	r3, r4
 8002602:	80fb      	strh	r3, [r7, #6]
 8002604:	4603      	mov	r3, r0
 8002606:	80bb      	strh	r3, [r7, #4]
 8002608:	460b      	mov	r3, r1
 800260a:	807b      	strh	r3, [r7, #2]
 800260c:	4613      	mov	r3, r2
 800260e:	803b      	strh	r3, [r7, #0]
	uint16_t t;
	int xerr = 0, yerr = 0, delta_x, delta_y, distance;
 8002610:	2300      	movs	r3, #0
 8002612:	62bb      	str	r3, [r7, #40]	; 0x28
 8002614:	2300      	movs	r3, #0
 8002616:	627b      	str	r3, [r7, #36]	; 0x24
	int incx, incy, uRow, uCol;
	delta_x = x2 - x1;
 8002618:	887a      	ldrh	r2, [r7, #2]
 800261a:	88fb      	ldrh	r3, [r7, #6]
 800261c:	1ad3      	subs	r3, r2, r3
 800261e:	623b      	str	r3, [r7, #32]
	delta_y = y2 - y1;
 8002620:	883a      	ldrh	r2, [r7, #0]
 8002622:	88bb      	ldrh	r3, [r7, #4]
 8002624:	1ad3      	subs	r3, r2, r3
 8002626:	61fb      	str	r3, [r7, #28]
	uRow = x1;
 8002628:	88fb      	ldrh	r3, [r7, #6]
 800262a:	60fb      	str	r3, [r7, #12]
	uCol = y1;
 800262c:	88bb      	ldrh	r3, [r7, #4]
 800262e:	60bb      	str	r3, [r7, #8]
	if (delta_x > 0)
 8002630:	6a3b      	ldr	r3, [r7, #32]
 8002632:	2b00      	cmp	r3, #0
 8002634:	dd02      	ble.n	800263c <lcd_draw_line+0x4a>
		incx = 1;
 8002636:	2301      	movs	r3, #1
 8002638:	617b      	str	r3, [r7, #20]
 800263a:	e00b      	b.n	8002654 <lcd_draw_line+0x62>
	else if (delta_x == 0)
 800263c:	6a3b      	ldr	r3, [r7, #32]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d102      	bne.n	8002648 <lcd_draw_line+0x56>
		incx = 0;
 8002642:	2300      	movs	r3, #0
 8002644:	617b      	str	r3, [r7, #20]
 8002646:	e005      	b.n	8002654 <lcd_draw_line+0x62>
	else {
		incx = -1;
 8002648:	f04f 33ff 	mov.w	r3, #4294967295
 800264c:	617b      	str	r3, [r7, #20]
		delta_x = -delta_x;
 800264e:	6a3b      	ldr	r3, [r7, #32]
 8002650:	425b      	negs	r3, r3
 8002652:	623b      	str	r3, [r7, #32]
	}
	if (delta_y > 0)
 8002654:	69fb      	ldr	r3, [r7, #28]
 8002656:	2b00      	cmp	r3, #0
 8002658:	dd02      	ble.n	8002660 <lcd_draw_line+0x6e>
		incy = 1;
 800265a:	2301      	movs	r3, #1
 800265c:	613b      	str	r3, [r7, #16]
 800265e:	e00b      	b.n	8002678 <lcd_draw_line+0x86>
	else if (delta_y == 0)
 8002660:	69fb      	ldr	r3, [r7, #28]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d102      	bne.n	800266c <lcd_draw_line+0x7a>
		incy = 0;
 8002666:	2300      	movs	r3, #0
 8002668:	613b      	str	r3, [r7, #16]
 800266a:	e005      	b.n	8002678 <lcd_draw_line+0x86>
	else {
		incy = -1;
 800266c:	f04f 33ff 	mov.w	r3, #4294967295
 8002670:	613b      	str	r3, [r7, #16]
		delta_y = -delta_y;
 8002672:	69fb      	ldr	r3, [r7, #28]
 8002674:	425b      	negs	r3, r3
 8002676:	61fb      	str	r3, [r7, #28]
	}
	if (delta_x > delta_y)
 8002678:	6a3a      	ldr	r2, [r7, #32]
 800267a:	69fb      	ldr	r3, [r7, #28]
 800267c:	429a      	cmp	r2, r3
 800267e:	dd02      	ble.n	8002686 <lcd_draw_line+0x94>
		distance = delta_x;
 8002680:	6a3b      	ldr	r3, [r7, #32]
 8002682:	61bb      	str	r3, [r7, #24]
 8002684:	e001      	b.n	800268a <lcd_draw_line+0x98>
	else
		distance = delta_y;
 8002686:	69fb      	ldr	r3, [r7, #28]
 8002688:	61bb      	str	r3, [r7, #24]
	for (t = 0; t < distance + 1; t++) {
 800268a:	2300      	movs	r3, #0
 800268c:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800268e:	e02b      	b.n	80026e8 <lcd_draw_line+0xf6>
		lcd_draw_point(uRow, uCol, color);
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	b29b      	uxth	r3, r3
 8002694:	68ba      	ldr	r2, [r7, #8]
 8002696:	b291      	uxth	r1, r2
 8002698:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 800269c:	4618      	mov	r0, r3
 800269e:	f7ff ff91 	bl	80025c4 <lcd_draw_point>
		xerr += delta_x;
 80026a2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80026a4:	6a3b      	ldr	r3, [r7, #32]
 80026a6:	4413      	add	r3, r2
 80026a8:	62bb      	str	r3, [r7, #40]	; 0x28
		yerr += delta_y;
 80026aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80026ac:	69fb      	ldr	r3, [r7, #28]
 80026ae:	4413      	add	r3, r2
 80026b0:	627b      	str	r3, [r7, #36]	; 0x24
		if (xerr > distance) {
 80026b2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80026b4:	69bb      	ldr	r3, [r7, #24]
 80026b6:	429a      	cmp	r2, r3
 80026b8:	dd07      	ble.n	80026ca <lcd_draw_line+0xd8>
			xerr -= distance;
 80026ba:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80026bc:	69bb      	ldr	r3, [r7, #24]
 80026be:	1ad3      	subs	r3, r2, r3
 80026c0:	62bb      	str	r3, [r7, #40]	; 0x28
			uRow += incx;
 80026c2:	68fa      	ldr	r2, [r7, #12]
 80026c4:	697b      	ldr	r3, [r7, #20]
 80026c6:	4413      	add	r3, r2
 80026c8:	60fb      	str	r3, [r7, #12]
		}
		if (yerr > distance) {
 80026ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80026cc:	69bb      	ldr	r3, [r7, #24]
 80026ce:	429a      	cmp	r2, r3
 80026d0:	dd07      	ble.n	80026e2 <lcd_draw_line+0xf0>
			yerr -= distance;
 80026d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80026d4:	69bb      	ldr	r3, [r7, #24]
 80026d6:	1ad3      	subs	r3, r2, r3
 80026d8:	627b      	str	r3, [r7, #36]	; 0x24
			uCol += incy;
 80026da:	68ba      	ldr	r2, [r7, #8]
 80026dc:	693b      	ldr	r3, [r7, #16]
 80026de:	4413      	add	r3, r2
 80026e0:	60bb      	str	r3, [r7, #8]
	for (t = 0; t < distance + 1; t++) {
 80026e2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80026e4:	3301      	adds	r3, #1
 80026e6:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80026e8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80026ea:	69ba      	ldr	r2, [r7, #24]
 80026ec:	429a      	cmp	r2, r3
 80026ee:	dacf      	bge.n	8002690 <lcd_draw_line+0x9e>
		}
	}
}
 80026f0:	bf00      	nop
 80026f2:	bf00      	nop
 80026f4:	3734      	adds	r7, #52	; 0x34
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd90      	pop	{r4, r7, pc}

080026fa <lcd_draw_rectangle>:

void lcd_draw_rectangle(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2,
		uint16_t color) {
 80026fa:	b590      	push	{r4, r7, lr}
 80026fc:	b085      	sub	sp, #20
 80026fe:	af02      	add	r7, sp, #8
 8002700:	4604      	mov	r4, r0
 8002702:	4608      	mov	r0, r1
 8002704:	4611      	mov	r1, r2
 8002706:	461a      	mov	r2, r3
 8002708:	4623      	mov	r3, r4
 800270a:	80fb      	strh	r3, [r7, #6]
 800270c:	4603      	mov	r3, r0
 800270e:	80bb      	strh	r3, [r7, #4]
 8002710:	460b      	mov	r3, r1
 8002712:	807b      	strh	r3, [r7, #2]
 8002714:	4613      	mov	r3, r2
 8002716:	803b      	strh	r3, [r7, #0]
	lcd_draw_line(x1, y1, x2, y1, color);
 8002718:	88bc      	ldrh	r4, [r7, #4]
 800271a:	887a      	ldrh	r2, [r7, #2]
 800271c:	88b9      	ldrh	r1, [r7, #4]
 800271e:	88f8      	ldrh	r0, [r7, #6]
 8002720:	8b3b      	ldrh	r3, [r7, #24]
 8002722:	9300      	str	r3, [sp, #0]
 8002724:	4623      	mov	r3, r4
 8002726:	f7ff ff64 	bl	80025f2 <lcd_draw_line>
	lcd_draw_line(x1, y1, x1, y2, color);
 800272a:	883c      	ldrh	r4, [r7, #0]
 800272c:	88fa      	ldrh	r2, [r7, #6]
 800272e:	88b9      	ldrh	r1, [r7, #4]
 8002730:	88f8      	ldrh	r0, [r7, #6]
 8002732:	8b3b      	ldrh	r3, [r7, #24]
 8002734:	9300      	str	r3, [sp, #0]
 8002736:	4623      	mov	r3, r4
 8002738:	f7ff ff5b 	bl	80025f2 <lcd_draw_line>
	lcd_draw_line(x1, y2, x2, y2, color);
 800273c:	883c      	ldrh	r4, [r7, #0]
 800273e:	887a      	ldrh	r2, [r7, #2]
 8002740:	8839      	ldrh	r1, [r7, #0]
 8002742:	88f8      	ldrh	r0, [r7, #6]
 8002744:	8b3b      	ldrh	r3, [r7, #24]
 8002746:	9300      	str	r3, [sp, #0]
 8002748:	4623      	mov	r3, r4
 800274a:	f7ff ff52 	bl	80025f2 <lcd_draw_line>
	lcd_draw_line(x2, y1, x2, y2, color);
 800274e:	883c      	ldrh	r4, [r7, #0]
 8002750:	887a      	ldrh	r2, [r7, #2]
 8002752:	88b9      	ldrh	r1, [r7, #4]
 8002754:	8878      	ldrh	r0, [r7, #2]
 8002756:	8b3b      	ldrh	r3, [r7, #24]
 8002758:	9300      	str	r3, [sp, #0]
 800275a:	4623      	mov	r3, r4
 800275c:	f7ff ff49 	bl	80025f2 <lcd_draw_line>
}
 8002760:	bf00      	nop
 8002762:	370c      	adds	r7, #12
 8002764:	46bd      	mov	sp, r7
 8002766:	bd90      	pop	{r4, r7, pc}

08002768 <lcd_show_char>:

void lcd_show_char(uint16_t x, uint16_t y, uint8_t character, uint16_t fc,
		uint16_t bc, uint8_t sizey, uint8_t mode) {
 8002768:	b590      	push	{r4, r7, lr}
 800276a:	b087      	sub	sp, #28
 800276c:	af00      	add	r7, sp, #0
 800276e:	4604      	mov	r4, r0
 8002770:	4608      	mov	r0, r1
 8002772:	4611      	mov	r1, r2
 8002774:	461a      	mov	r2, r3
 8002776:	4623      	mov	r3, r4
 8002778:	80fb      	strh	r3, [r7, #6]
 800277a:	4603      	mov	r3, r0
 800277c:	80bb      	strh	r3, [r7, #4]
 800277e:	460b      	mov	r3, r1
 8002780:	70fb      	strb	r3, [r7, #3]
 8002782:	4613      	mov	r3, r2
 8002784:	803b      	strh	r3, [r7, #0]
	uint8_t temp, sizex, t, m = 0;
 8002786:	2300      	movs	r3, #0
 8002788:	757b      	strb	r3, [r7, #21]
	uint16_t i, TypefaceNum;
	uint16_t x0 = x;
 800278a:	88fb      	ldrh	r3, [r7, #6]
 800278c:	823b      	strh	r3, [r7, #16]
	sizex = sizey / 2;
 800278e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002792:	085b      	lsrs	r3, r3, #1
 8002794:	73fb      	strb	r3, [r7, #15]
	TypefaceNum = (sizex / 8 + ((sizex % 8) ? 1 : 0)) * sizey;
 8002796:	7bfb      	ldrb	r3, [r7, #15]
 8002798:	08db      	lsrs	r3, r3, #3
 800279a:	b2db      	uxtb	r3, r3
 800279c:	461a      	mov	r2, r3
 800279e:	7bfb      	ldrb	r3, [r7, #15]
 80027a0:	f003 0307 	and.w	r3, r3, #7
 80027a4:	b2db      	uxtb	r3, r3
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	bf14      	ite	ne
 80027aa:	2301      	movne	r3, #1
 80027ac:	2300      	moveq	r3, #0
 80027ae:	b2db      	uxtb	r3, r3
 80027b0:	4413      	add	r3, r2
 80027b2:	b29a      	uxth	r2, r3
 80027b4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80027b8:	b29b      	uxth	r3, r3
 80027ba:	fb12 f303 	smulbb	r3, r2, r3
 80027be:	81bb      	strh	r3, [r7, #12]
	character = character - ' ';
 80027c0:	78fb      	ldrb	r3, [r7, #3]
 80027c2:	3b20      	subs	r3, #32
 80027c4:	70fb      	strb	r3, [r7, #3]
	lcd_set_address(x, y, x + sizex - 1, y + sizey - 1);
 80027c6:	7bfb      	ldrb	r3, [r7, #15]
 80027c8:	b29a      	uxth	r2, r3
 80027ca:	88fb      	ldrh	r3, [r7, #6]
 80027cc:	4413      	add	r3, r2
 80027ce:	b29b      	uxth	r3, r3
 80027d0:	3b01      	subs	r3, #1
 80027d2:	b29c      	uxth	r4, r3
 80027d4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80027d8:	b29a      	uxth	r2, r3
 80027da:	88bb      	ldrh	r3, [r7, #4]
 80027dc:	4413      	add	r3, r2
 80027de:	b29b      	uxth	r3, r3
 80027e0:	3b01      	subs	r3, #1
 80027e2:	b29b      	uxth	r3, r3
 80027e4:	88b9      	ldrh	r1, [r7, #4]
 80027e6:	88f8      	ldrh	r0, [r7, #6]
 80027e8:	4622      	mov	r2, r4
 80027ea:	f7ff fe37 	bl	800245c <lcd_set_address>
	for (i = 0; i < TypefaceNum; i++) {
 80027ee:	2300      	movs	r3, #0
 80027f0:	827b      	strh	r3, [r7, #18]
 80027f2:	e07a      	b.n	80028ea <lcd_show_char+0x182>
		if (sizey == 12)
 80027f4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80027f8:	2b0c      	cmp	r3, #12
 80027fa:	d028      	beq.n	800284e <lcd_show_char+0xe6>
			;
		else if (sizey == 16)
 80027fc:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002800:	2b10      	cmp	r3, #16
 8002802:	d108      	bne.n	8002816 <lcd_show_char+0xae>
			temp = ascii_1608[character][i];
 8002804:	78fa      	ldrb	r2, [r7, #3]
 8002806:	8a7b      	ldrh	r3, [r7, #18]
 8002808:	493c      	ldr	r1, [pc, #240]	; (80028fc <lcd_show_char+0x194>)
 800280a:	0112      	lsls	r2, r2, #4
 800280c:	440a      	add	r2, r1
 800280e:	4413      	add	r3, r2
 8002810:	781b      	ldrb	r3, [r3, #0]
 8002812:	75fb      	strb	r3, [r7, #23]
 8002814:	e01b      	b.n	800284e <lcd_show_char+0xe6>
		else if (sizey == 24)
 8002816:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800281a:	2b18      	cmp	r3, #24
 800281c:	d10b      	bne.n	8002836 <lcd_show_char+0xce>
			temp = ascii_2412[character][i];
 800281e:	78fa      	ldrb	r2, [r7, #3]
 8002820:	8a79      	ldrh	r1, [r7, #18]
 8002822:	4837      	ldr	r0, [pc, #220]	; (8002900 <lcd_show_char+0x198>)
 8002824:	4613      	mov	r3, r2
 8002826:	005b      	lsls	r3, r3, #1
 8002828:	4413      	add	r3, r2
 800282a:	011b      	lsls	r3, r3, #4
 800282c:	4403      	add	r3, r0
 800282e:	440b      	add	r3, r1
 8002830:	781b      	ldrb	r3, [r3, #0]
 8002832:	75fb      	strb	r3, [r7, #23]
 8002834:	e00b      	b.n	800284e <lcd_show_char+0xe6>
		else if (sizey == 32)
 8002836:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800283a:	2b20      	cmp	r3, #32
 800283c:	d15a      	bne.n	80028f4 <lcd_show_char+0x18c>
			temp = ascii_3216[character][i];
 800283e:	78fa      	ldrb	r2, [r7, #3]
 8002840:	8a7b      	ldrh	r3, [r7, #18]
 8002842:	4930      	ldr	r1, [pc, #192]	; (8002904 <lcd_show_char+0x19c>)
 8002844:	0192      	lsls	r2, r2, #6
 8002846:	440a      	add	r2, r1
 8002848:	4413      	add	r3, r2
 800284a:	781b      	ldrb	r3, [r3, #0]
 800284c:	75fb      	strb	r3, [r7, #23]
		else
			return;
		for (t = 0; t < 8; t++) {
 800284e:	2300      	movs	r3, #0
 8002850:	75bb      	strb	r3, [r7, #22]
 8002852:	e044      	b.n	80028de <lcd_show_char+0x176>
			if (!mode) {
 8002854:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8002858:	2b00      	cmp	r3, #0
 800285a:	d120      	bne.n	800289e <lcd_show_char+0x136>
				if (temp & (0x01 << t))
 800285c:	7dfa      	ldrb	r2, [r7, #23]
 800285e:	7dbb      	ldrb	r3, [r7, #22]
 8002860:	fa42 f303 	asr.w	r3, r2, r3
 8002864:	f003 0301 	and.w	r3, r3, #1
 8002868:	2b00      	cmp	r3, #0
 800286a:	d004      	beq.n	8002876 <lcd_show_char+0x10e>
					LCD_WR_DATA(fc);
 800286c:	883b      	ldrh	r3, [r7, #0]
 800286e:	4618      	mov	r0, r3
 8002870:	f7ff fdd2 	bl	8002418 <LCD_WR_DATA>
 8002874:	e003      	b.n	800287e <lcd_show_char+0x116>
				else
					LCD_WR_DATA(bc);
 8002876:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002878:	4618      	mov	r0, r3
 800287a:	f7ff fdcd 	bl	8002418 <LCD_WR_DATA>
				m++;
 800287e:	7d7b      	ldrb	r3, [r7, #21]
 8002880:	3301      	adds	r3, #1
 8002882:	757b      	strb	r3, [r7, #21]
				if (m % sizex == 0) {
 8002884:	7d7b      	ldrb	r3, [r7, #21]
 8002886:	7bfa      	ldrb	r2, [r7, #15]
 8002888:	fbb3 f1f2 	udiv	r1, r3, r2
 800288c:	fb01 f202 	mul.w	r2, r1, r2
 8002890:	1a9b      	subs	r3, r3, r2
 8002892:	b2db      	uxtb	r3, r3
 8002894:	2b00      	cmp	r3, #0
 8002896:	d11f      	bne.n	80028d8 <lcd_show_char+0x170>
					m = 0;
 8002898:	2300      	movs	r3, #0
 800289a:	757b      	strb	r3, [r7, #21]
					break;
 800289c:	e022      	b.n	80028e4 <lcd_show_char+0x17c>
				}
			} else {
				if (temp & (0x01 << t))
 800289e:	7dfa      	ldrb	r2, [r7, #23]
 80028a0:	7dbb      	ldrb	r3, [r7, #22]
 80028a2:	fa42 f303 	asr.w	r3, r2, r3
 80028a6:	f003 0301 	and.w	r3, r3, #1
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d005      	beq.n	80028ba <lcd_show_char+0x152>
					lcd_draw_point(x, y, fc);
 80028ae:	883a      	ldrh	r2, [r7, #0]
 80028b0:	88b9      	ldrh	r1, [r7, #4]
 80028b2:	88fb      	ldrh	r3, [r7, #6]
 80028b4:	4618      	mov	r0, r3
 80028b6:	f7ff fe85 	bl	80025c4 <lcd_draw_point>
				x++;
 80028ba:	88fb      	ldrh	r3, [r7, #6]
 80028bc:	3301      	adds	r3, #1
 80028be:	80fb      	strh	r3, [r7, #6]
				if ((x - x0) == sizex) {
 80028c0:	88fa      	ldrh	r2, [r7, #6]
 80028c2:	8a3b      	ldrh	r3, [r7, #16]
 80028c4:	1ad2      	subs	r2, r2, r3
 80028c6:	7bfb      	ldrb	r3, [r7, #15]
 80028c8:	429a      	cmp	r2, r3
 80028ca:	d105      	bne.n	80028d8 <lcd_show_char+0x170>
					x = x0;
 80028cc:	8a3b      	ldrh	r3, [r7, #16]
 80028ce:	80fb      	strh	r3, [r7, #6]
					y++;
 80028d0:	88bb      	ldrh	r3, [r7, #4]
 80028d2:	3301      	adds	r3, #1
 80028d4:	80bb      	strh	r3, [r7, #4]
					break;
 80028d6:	e005      	b.n	80028e4 <lcd_show_char+0x17c>
		for (t = 0; t < 8; t++) {
 80028d8:	7dbb      	ldrb	r3, [r7, #22]
 80028da:	3301      	adds	r3, #1
 80028dc:	75bb      	strb	r3, [r7, #22]
 80028de:	7dbb      	ldrb	r3, [r7, #22]
 80028e0:	2b07      	cmp	r3, #7
 80028e2:	d9b7      	bls.n	8002854 <lcd_show_char+0xec>
	for (i = 0; i < TypefaceNum; i++) {
 80028e4:	8a7b      	ldrh	r3, [r7, #18]
 80028e6:	3301      	adds	r3, #1
 80028e8:	827b      	strh	r3, [r7, #18]
 80028ea:	8a7a      	ldrh	r2, [r7, #18]
 80028ec:	89bb      	ldrh	r3, [r7, #12]
 80028ee:	429a      	cmp	r2, r3
 80028f0:	d380      	bcc.n	80027f4 <lcd_show_char+0x8c>
 80028f2:	e000      	b.n	80028f6 <lcd_show_char+0x18e>
			return;
 80028f4:	bf00      	nop
				}
			}
		}
	}
}
 80028f6:	371c      	adds	r7, #28
 80028f8:	46bd      	mov	sp, r7
 80028fa:	bd90      	pop	{r4, r7, pc}
 80028fc:	08009520 	.word	0x08009520
 8002900:	08009b10 	.word	0x08009b10
 8002904:	0800ace0 	.word	0x0800ace0

08002908 <lcd_show_picture>:
		lcd_show_char(x + t * sizex, y, temp + 48, fc, bc, sizey, 0);
	}
}

void lcd_show_picture(uint16_t x, uint16_t y, uint16_t length, uint16_t width,
		const uint8_t pic[]) {
 8002908:	b590      	push	{r4, r7, lr}
 800290a:	b087      	sub	sp, #28
 800290c:	af00      	add	r7, sp, #0
 800290e:	4604      	mov	r4, r0
 8002910:	4608      	mov	r0, r1
 8002912:	4611      	mov	r1, r2
 8002914:	461a      	mov	r2, r3
 8002916:	4623      	mov	r3, r4
 8002918:	80fb      	strh	r3, [r7, #6]
 800291a:	4603      	mov	r3, r0
 800291c:	80bb      	strh	r3, [r7, #4]
 800291e:	460b      	mov	r3, r1
 8002920:	807b      	strh	r3, [r7, #2]
 8002922:	4613      	mov	r3, r2
 8002924:	803b      	strh	r3, [r7, #0]
	uint8_t picH, picL;
	uint16_t i, j;
	uint32_t k = 0;
 8002926:	2300      	movs	r3, #0
 8002928:	613b      	str	r3, [r7, #16]
	lcd_set_address(x, y, x + length - 1, y + width - 1);
 800292a:	88fa      	ldrh	r2, [r7, #6]
 800292c:	887b      	ldrh	r3, [r7, #2]
 800292e:	4413      	add	r3, r2
 8002930:	b29b      	uxth	r3, r3
 8002932:	3b01      	subs	r3, #1
 8002934:	b29c      	uxth	r4, r3
 8002936:	88ba      	ldrh	r2, [r7, #4]
 8002938:	883b      	ldrh	r3, [r7, #0]
 800293a:	4413      	add	r3, r2
 800293c:	b29b      	uxth	r3, r3
 800293e:	3b01      	subs	r3, #1
 8002940:	b29b      	uxth	r3, r3
 8002942:	88b9      	ldrh	r1, [r7, #4]
 8002944:	88f8      	ldrh	r0, [r7, #6]
 8002946:	4622      	mov	r2, r4
 8002948:	f7ff fd88 	bl	800245c <lcd_set_address>
	for (i = 0; i < length; i++) {
 800294c:	2300      	movs	r3, #0
 800294e:	82fb      	strh	r3, [r7, #22]
 8002950:	e027      	b.n	80029a2 <lcd_show_picture+0x9a>
		for (j = 0; j < width; j++) {
 8002952:	2300      	movs	r3, #0
 8002954:	82bb      	strh	r3, [r7, #20]
 8002956:	e01d      	b.n	8002994 <lcd_show_picture+0x8c>
			picH = pic[k * 2];
 8002958:	693b      	ldr	r3, [r7, #16]
 800295a:	005b      	lsls	r3, r3, #1
 800295c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800295e:	4413      	add	r3, r2
 8002960:	781b      	ldrb	r3, [r3, #0]
 8002962:	73fb      	strb	r3, [r7, #15]
			picL = pic[k * 2 + 1];
 8002964:	693b      	ldr	r3, [r7, #16]
 8002966:	005b      	lsls	r3, r3, #1
 8002968:	3301      	adds	r3, #1
 800296a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800296c:	4413      	add	r3, r2
 800296e:	781b      	ldrb	r3, [r3, #0]
 8002970:	73bb      	strb	r3, [r7, #14]
			LCD_WR_DATA(picH << 8 | picL);
 8002972:	7bfb      	ldrb	r3, [r7, #15]
 8002974:	021b      	lsls	r3, r3, #8
 8002976:	b21a      	sxth	r2, r3
 8002978:	7bbb      	ldrb	r3, [r7, #14]
 800297a:	b21b      	sxth	r3, r3
 800297c:	4313      	orrs	r3, r2
 800297e:	b21b      	sxth	r3, r3
 8002980:	b29b      	uxth	r3, r3
 8002982:	4618      	mov	r0, r3
 8002984:	f7ff fd48 	bl	8002418 <LCD_WR_DATA>
			k++;
 8002988:	693b      	ldr	r3, [r7, #16]
 800298a:	3301      	adds	r3, #1
 800298c:	613b      	str	r3, [r7, #16]
		for (j = 0; j < width; j++) {
 800298e:	8abb      	ldrh	r3, [r7, #20]
 8002990:	3301      	adds	r3, #1
 8002992:	82bb      	strh	r3, [r7, #20]
 8002994:	8aba      	ldrh	r2, [r7, #20]
 8002996:	883b      	ldrh	r3, [r7, #0]
 8002998:	429a      	cmp	r2, r3
 800299a:	d3dd      	bcc.n	8002958 <lcd_show_picture+0x50>
	for (i = 0; i < length; i++) {
 800299c:	8afb      	ldrh	r3, [r7, #22]
 800299e:	3301      	adds	r3, #1
 80029a0:	82fb      	strh	r3, [r7, #22]
 80029a2:	8afa      	ldrh	r2, [r7, #22]
 80029a4:	887b      	ldrh	r3, [r7, #2]
 80029a6:	429a      	cmp	r2, r3
 80029a8:	d3d3      	bcc.n	8002952 <lcd_show_picture+0x4a>
		}
	}
}
 80029aa:	bf00      	nop
 80029ac:	bf00      	nop
 80029ae:	371c      	adds	r7, #28
 80029b0:	46bd      	mov	sp, r7
 80029b2:	bd90      	pop	{r4, r7, pc}

080029b4 <lcd_set_direction>:

void lcd_set_direction(uint8_t dir) {
 80029b4:	b480      	push	{r7}
 80029b6:	b083      	sub	sp, #12
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	4603      	mov	r3, r0
 80029bc:	71fb      	strb	r3, [r7, #7]
	if ((dir >> 4) % 4) {
 80029be:	79fb      	ldrb	r3, [r7, #7]
 80029c0:	091b      	lsrs	r3, r3, #4
 80029c2:	b2db      	uxtb	r3, r3
 80029c4:	f003 0303 	and.w	r3, r3, #3
 80029c8:	b2db      	uxtb	r3, r3
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d007      	beq.n	80029de <lcd_set_direction+0x2a>
		lcddev.width = 320;
 80029ce:	4b0a      	ldr	r3, [pc, #40]	; (80029f8 <lcd_set_direction+0x44>)
 80029d0:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80029d4:	801a      	strh	r2, [r3, #0]
		lcddev.height = 240;
 80029d6:	4b08      	ldr	r3, [pc, #32]	; (80029f8 <lcd_set_direction+0x44>)
 80029d8:	22f0      	movs	r2, #240	; 0xf0
 80029da:	805a      	strh	r2, [r3, #2]
	} else {
		lcddev.width = 240;
		lcddev.height = 320;
	}
}
 80029dc:	e006      	b.n	80029ec <lcd_set_direction+0x38>
		lcddev.width = 240;
 80029de:	4b06      	ldr	r3, [pc, #24]	; (80029f8 <lcd_set_direction+0x44>)
 80029e0:	22f0      	movs	r2, #240	; 0xf0
 80029e2:	801a      	strh	r2, [r3, #0]
		lcddev.height = 320;
 80029e4:	4b04      	ldr	r3, [pc, #16]	; (80029f8 <lcd_set_direction+0x44>)
 80029e6:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80029ea:	805a      	strh	r2, [r3, #2]
}
 80029ec:	bf00      	nop
 80029ee:	370c      	adds	r7, #12
 80029f0:	46bd      	mov	sp, r7
 80029f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f6:	4770      	bx	lr
 80029f8:	200002cc 	.word	0x200002cc

080029fc <lcd_init>:

void lcd_init(void) {
 80029fc:	b580      	push	{r7, lr}
 80029fe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8002a00:	2200      	movs	r2, #0
 8002a02:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002a06:	48aa      	ldr	r0, [pc, #680]	; (8002cb0 <lcd_init+0x2b4>)
 8002a08:	f001 fb9a 	bl	8004140 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8002a0c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002a10:	f001 f8c4 	bl	8003b9c <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);
 8002a14:	2201      	movs	r2, #1
 8002a16:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002a1a:	48a5      	ldr	r0, [pc, #660]	; (8002cb0 <lcd_init+0x2b4>)
 8002a1c:	f001 fb90 	bl	8004140 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8002a20:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002a24:	f001 f8ba 	bl	8003b9c <HAL_Delay>
	lcd_set_direction(DFT_SCAN_DIR);
 8002a28:	2000      	movs	r0, #0
 8002a2a:	f7ff ffc3 	bl	80029b4 <lcd_set_direction>
	LCD_WR_REG(0XD3);
 8002a2e:	20d3      	movs	r0, #211	; 0xd3
 8002a30:	f7ff fce2 	bl	80023f8 <LCD_WR_REG>
	lcddev.id = LCD_RD_DATA();
 8002a34:	f7ff fd00 	bl	8002438 <LCD_RD_DATA>
 8002a38:	4603      	mov	r3, r0
 8002a3a:	461a      	mov	r2, r3
 8002a3c:	4b9d      	ldr	r3, [pc, #628]	; (8002cb4 <lcd_init+0x2b8>)
 8002a3e:	809a      	strh	r2, [r3, #4]
	lcddev.id = LCD_RD_DATA();
 8002a40:	f7ff fcfa 	bl	8002438 <LCD_RD_DATA>
 8002a44:	4603      	mov	r3, r0
 8002a46:	461a      	mov	r2, r3
 8002a48:	4b9a      	ldr	r3, [pc, #616]	; (8002cb4 <lcd_init+0x2b8>)
 8002a4a:	809a      	strh	r2, [r3, #4]
	lcddev.id = LCD_RD_DATA();
 8002a4c:	f7ff fcf4 	bl	8002438 <LCD_RD_DATA>
 8002a50:	4603      	mov	r3, r0
 8002a52:	461a      	mov	r2, r3
 8002a54:	4b97      	ldr	r3, [pc, #604]	; (8002cb4 <lcd_init+0x2b8>)
 8002a56:	809a      	strh	r2, [r3, #4]
	lcddev.id <<= 8;
 8002a58:	4b96      	ldr	r3, [pc, #600]	; (8002cb4 <lcd_init+0x2b8>)
 8002a5a:	889b      	ldrh	r3, [r3, #4]
 8002a5c:	021b      	lsls	r3, r3, #8
 8002a5e:	b29a      	uxth	r2, r3
 8002a60:	4b94      	ldr	r3, [pc, #592]	; (8002cb4 <lcd_init+0x2b8>)
 8002a62:	809a      	strh	r2, [r3, #4]
	lcddev.id |= LCD_RD_DATA();
 8002a64:	f7ff fce8 	bl	8002438 <LCD_RD_DATA>
 8002a68:	4603      	mov	r3, r0
 8002a6a:	461a      	mov	r2, r3
 8002a6c:	4b91      	ldr	r3, [pc, #580]	; (8002cb4 <lcd_init+0x2b8>)
 8002a6e:	889b      	ldrh	r3, [r3, #4]
 8002a70:	4313      	orrs	r3, r2
 8002a72:	b29a      	uxth	r2, r3
 8002a74:	4b8f      	ldr	r3, [pc, #572]	; (8002cb4 <lcd_init+0x2b8>)
 8002a76:	809a      	strh	r2, [r3, #4]

	LCD_WR_REG(0xCF);
 8002a78:	20cf      	movs	r0, #207	; 0xcf
 8002a7a:	f7ff fcbd 	bl	80023f8 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002a7e:	2000      	movs	r0, #0
 8002a80:	f7ff fcca 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 8002a84:	20c1      	movs	r0, #193	; 0xc1
 8002a86:	f7ff fcc7 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_DATA(0X30);
 8002a8a:	2030      	movs	r0, #48	; 0x30
 8002a8c:	f7ff fcc4 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_REG(0xED);
 8002a90:	20ed      	movs	r0, #237	; 0xed
 8002a92:	f7ff fcb1 	bl	80023f8 <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 8002a96:	2064      	movs	r0, #100	; 0x64
 8002a98:	f7ff fcbe 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 8002a9c:	2003      	movs	r0, #3
 8002a9e:	f7ff fcbb 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_DATA(0X12);
 8002aa2:	2012      	movs	r0, #18
 8002aa4:	f7ff fcb8 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_DATA(0X81);
 8002aa8:	2081      	movs	r0, #129	; 0x81
 8002aaa:	f7ff fcb5 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_REG(0xE8);
 8002aae:	20e8      	movs	r0, #232	; 0xe8
 8002ab0:	f7ff fca2 	bl	80023f8 <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 8002ab4:	2085      	movs	r0, #133	; 0x85
 8002ab6:	f7ff fcaf 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8002aba:	2010      	movs	r0, #16
 8002abc:	f7ff fcac 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_DATA(0x7A);
 8002ac0:	207a      	movs	r0, #122	; 0x7a
 8002ac2:	f7ff fca9 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_REG(0xCB);
 8002ac6:	20cb      	movs	r0, #203	; 0xcb
 8002ac8:	f7ff fc96 	bl	80023f8 <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 8002acc:	2039      	movs	r0, #57	; 0x39
 8002ace:	f7ff fca3 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 8002ad2:	202c      	movs	r0, #44	; 0x2c
 8002ad4:	f7ff fca0 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002ad8:	2000      	movs	r0, #0
 8002ada:	f7ff fc9d 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 8002ade:	2034      	movs	r0, #52	; 0x34
 8002ae0:	f7ff fc9a 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 8002ae4:	2002      	movs	r0, #2
 8002ae6:	f7ff fc97 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_REG(0xF7);
 8002aea:	20f7      	movs	r0, #247	; 0xf7
 8002aec:	f7ff fc84 	bl	80023f8 <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 8002af0:	2020      	movs	r0, #32
 8002af2:	f7ff fc91 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_REG(0xEA);
 8002af6:	20ea      	movs	r0, #234	; 0xea
 8002af8:	f7ff fc7e 	bl	80023f8 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002afc:	2000      	movs	r0, #0
 8002afe:	f7ff fc8b 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002b02:	2000      	movs	r0, #0
 8002b04:	f7ff fc88 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control
 8002b08:	20c0      	movs	r0, #192	; 0xc0
 8002b0a:	f7ff fc75 	bl	80023f8 <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0]
 8002b0e:	201b      	movs	r0, #27
 8002b10:	f7ff fc82 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control
 8002b14:	20c1      	movs	r0, #193	; 0xc1
 8002b16:	f7ff fc6f 	bl	80023f8 <LCD_WR_REG>
	LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 8002b1a:	2001      	movs	r0, #1
 8002b1c:	f7ff fc7c 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control
 8002b20:	20c5      	movs	r0, #197	; 0xc5
 8002b22:	f7ff fc69 	bl	80023f8 <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 8002b26:	2030      	movs	r0, #48	; 0x30
 8002b28:	f7ff fc76 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 8002b2c:	2030      	movs	r0, #48	; 0x30
 8002b2e:	f7ff fc73 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2
 8002b32:	20c7      	movs	r0, #199	; 0xc7
 8002b34:	f7ff fc60 	bl	80023f8 <LCD_WR_REG>
	LCD_WR_DATA(0XB7);
 8002b38:	20b7      	movs	r0, #183	; 0xb7
 8002b3a:	f7ff fc6d 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control
 8002b3e:	2036      	movs	r0, #54	; 0x36
 8002b40:	f7ff fc5a 	bl	80023f8 <LCD_WR_REG>

	LCD_WR_DATA(0x08 | DFT_SCAN_DIR);
 8002b44:	2008      	movs	r0, #8
 8002b46:	f7ff fc67 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_REG(0x3A);
 8002b4a:	203a      	movs	r0, #58	; 0x3a
 8002b4c:	f7ff fc54 	bl	80023f8 <LCD_WR_REG>
	LCD_WR_DATA(0x55);
 8002b50:	2055      	movs	r0, #85	; 0x55
 8002b52:	f7ff fc61 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 8002b56:	20b1      	movs	r0, #177	; 0xb1
 8002b58:	f7ff fc4e 	bl	80023f8 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002b5c:	2000      	movs	r0, #0
 8002b5e:	f7ff fc5b 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_DATA(0x1A);
 8002b62:	201a      	movs	r0, #26
 8002b64:	f7ff fc58 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control
 8002b68:	20b6      	movs	r0, #182	; 0xb6
 8002b6a:	f7ff fc45 	bl	80023f8 <LCD_WR_REG>
	LCD_WR_DATA(0x0A);
 8002b6e:	200a      	movs	r0, #10
 8002b70:	f7ff fc52 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_DATA(0xA2);
 8002b74:	20a2      	movs	r0, #162	; 0xa2
 8002b76:	f7ff fc4f 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 8002b7a:	20f2      	movs	r0, #242	; 0xf2
 8002b7c:	f7ff fc3c 	bl	80023f8 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002b80:	2000      	movs	r0, #0
 8002b82:	f7ff fc49 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected
 8002b86:	2026      	movs	r0, #38	; 0x26
 8002b88:	f7ff fc36 	bl	80023f8 <LCD_WR_REG>
	LCD_WR_DATA(0x01);
 8002b8c:	2001      	movs	r0, #1
 8002b8e:	f7ff fc43 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma
 8002b92:	20e0      	movs	r0, #224	; 0xe0
 8002b94:	f7ff fc30 	bl	80023f8 <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 8002b98:	200f      	movs	r0, #15
 8002b9a:	f7ff fc3d 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_DATA(0x2A);
 8002b9e:	202a      	movs	r0, #42	; 0x2a
 8002ba0:	f7ff fc3a 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 8002ba4:	2028      	movs	r0, #40	; 0x28
 8002ba6:	f7ff fc37 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8002baa:	2008      	movs	r0, #8
 8002bac:	f7ff fc34 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 8002bb0:	200e      	movs	r0, #14
 8002bb2:	f7ff fc31 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8002bb6:	2008      	movs	r0, #8
 8002bb8:	f7ff fc2e 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_DATA(0x54);
 8002bbc:	2054      	movs	r0, #84	; 0x54
 8002bbe:	f7ff fc2b 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_DATA(0XA9);
 8002bc2:	20a9      	movs	r0, #169	; 0xa9
 8002bc4:	f7ff fc28 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_DATA(0x43);
 8002bc8:	2043      	movs	r0, #67	; 0x43
 8002bca:	f7ff fc25 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_DATA(0x0A);
 8002bce:	200a      	movs	r0, #10
 8002bd0:	f7ff fc22 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8002bd4:	200f      	movs	r0, #15
 8002bd6:	f7ff fc1f 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002bda:	2000      	movs	r0, #0
 8002bdc:	f7ff fc1c 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002be0:	2000      	movs	r0, #0
 8002be2:	f7ff fc19 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002be6:	2000      	movs	r0, #0
 8002be8:	f7ff fc16 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002bec:	2000      	movs	r0, #0
 8002bee:	f7ff fc13 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma
 8002bf2:	20e1      	movs	r0, #225	; 0xe1
 8002bf4:	f7ff fc00 	bl	80023f8 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002bf8:	2000      	movs	r0, #0
 8002bfa:	f7ff fc0d 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_DATA(0x15);
 8002bfe:	2015      	movs	r0, #21
 8002c00:	f7ff fc0a 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_DATA(0x17);
 8002c04:	2017      	movs	r0, #23
 8002c06:	f7ff fc07 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 8002c0a:	2007      	movs	r0, #7
 8002c0c:	f7ff fc04 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 8002c10:	2011      	movs	r0, #17
 8002c12:	f7ff fc01 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_DATA(0x06);
 8002c16:	2006      	movs	r0, #6
 8002c18:	f7ff fbfe 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 8002c1c:	202b      	movs	r0, #43	; 0x2b
 8002c1e:	f7ff fbfb 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_DATA(0x56);
 8002c22:	2056      	movs	r0, #86	; 0x56
 8002c24:	f7ff fbf8 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_DATA(0x3C);
 8002c28:	203c      	movs	r0, #60	; 0x3c
 8002c2a:	f7ff fbf5 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_DATA(0x05);
 8002c2e:	2005      	movs	r0, #5
 8002c30:	f7ff fbf2 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8002c34:	2010      	movs	r0, #16
 8002c36:	f7ff fbef 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8002c3a:	200f      	movs	r0, #15
 8002c3c:	f7ff fbec 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8002c40:	203f      	movs	r0, #63	; 0x3f
 8002c42:	f7ff fbe9 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8002c46:	203f      	movs	r0, #63	; 0x3f
 8002c48:	f7ff fbe6 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8002c4c:	200f      	movs	r0, #15
 8002c4e:	f7ff fbe3 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_REG(0x2B);
 8002c52:	202b      	movs	r0, #43	; 0x2b
 8002c54:	f7ff fbd0 	bl	80023f8 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002c58:	2000      	movs	r0, #0
 8002c5a:	f7ff fbdd 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002c5e:	2000      	movs	r0, #0
 8002c60:	f7ff fbda 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 8002c64:	2001      	movs	r0, #1
 8002c66:	f7ff fbd7 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 8002c6a:	203f      	movs	r0, #63	; 0x3f
 8002c6c:	f7ff fbd4 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_REG(0x2A);
 8002c70:	202a      	movs	r0, #42	; 0x2a
 8002c72:	f7ff fbc1 	bl	80023f8 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002c76:	2000      	movs	r0, #0
 8002c78:	f7ff fbce 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002c7c:	2000      	movs	r0, #0
 8002c7e:	f7ff fbcb 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002c82:	2000      	movs	r0, #0
 8002c84:	f7ff fbc8 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_DATA(0xef);
 8002c88:	20ef      	movs	r0, #239	; 0xef
 8002c8a:	f7ff fbc5 	bl	8002418 <LCD_WR_DATA>
	LCD_WR_REG(0x11); // Exit Sleep
 8002c8e:	2011      	movs	r0, #17
 8002c90:	f7ff fbb2 	bl	80023f8 <LCD_WR_REG>
	HAL_Delay(120);
 8002c94:	2078      	movs	r0, #120	; 0x78
 8002c96:	f000 ff81 	bl	8003b9c <HAL_Delay>
	LCD_WR_REG(0x29); // Display on
 8002c9a:	2029      	movs	r0, #41	; 0x29
 8002c9c:	f7ff fbac 	bl	80023f8 <LCD_WR_REG>
	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, 1);
 8002ca0:	2201      	movs	r2, #1
 8002ca2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002ca6:	4804      	ldr	r0, [pc, #16]	; (8002cb8 <lcd_init+0x2bc>)
 8002ca8:	f001 fa4a 	bl	8004140 <HAL_GPIO_WritePin>
}
 8002cac:	bf00      	nop
 8002cae:	bd80      	pop	{r7, pc}
 8002cb0:	40020800 	.word	0x40020800
 8002cb4:	200002cc 	.word	0x200002cc
 8002cb8:	40020000 	.word	0x40020000

08002cbc <_draw_circle_8>:

static void _draw_circle_8(int xc, int yc, int x, int y, uint16_t c) {
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b084      	sub	sp, #16
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	60f8      	str	r0, [r7, #12]
 8002cc4:	60b9      	str	r1, [r7, #8]
 8002cc6:	607a      	str	r2, [r7, #4]
 8002cc8:	603b      	str	r3, [r7, #0]
	lcd_draw_point(xc + x, yc + y, c);
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	b29a      	uxth	r2, r3
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	b29b      	uxth	r3, r3
 8002cd2:	4413      	add	r3, r2
 8002cd4:	b298      	uxth	r0, r3
 8002cd6:	68bb      	ldr	r3, [r7, #8]
 8002cd8:	b29a      	uxth	r2, r3
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	b29b      	uxth	r3, r3
 8002cde:	4413      	add	r3, r2
 8002ce0:	b29b      	uxth	r3, r3
 8002ce2:	8b3a      	ldrh	r2, [r7, #24]
 8002ce4:	4619      	mov	r1, r3
 8002ce6:	f7ff fc6d 	bl	80025c4 <lcd_draw_point>

	lcd_draw_point(xc - x, yc + y, c);
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	b29a      	uxth	r2, r3
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	b29b      	uxth	r3, r3
 8002cf2:	1ad3      	subs	r3, r2, r3
 8002cf4:	b298      	uxth	r0, r3
 8002cf6:	68bb      	ldr	r3, [r7, #8]
 8002cf8:	b29a      	uxth	r2, r3
 8002cfa:	683b      	ldr	r3, [r7, #0]
 8002cfc:	b29b      	uxth	r3, r3
 8002cfe:	4413      	add	r3, r2
 8002d00:	b29b      	uxth	r3, r3
 8002d02:	8b3a      	ldrh	r2, [r7, #24]
 8002d04:	4619      	mov	r1, r3
 8002d06:	f7ff fc5d 	bl	80025c4 <lcd_draw_point>

	lcd_draw_point(xc + x, yc - y, c);
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	b29a      	uxth	r2, r3
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	b29b      	uxth	r3, r3
 8002d12:	4413      	add	r3, r2
 8002d14:	b298      	uxth	r0, r3
 8002d16:	68bb      	ldr	r3, [r7, #8]
 8002d18:	b29a      	uxth	r2, r3
 8002d1a:	683b      	ldr	r3, [r7, #0]
 8002d1c:	b29b      	uxth	r3, r3
 8002d1e:	1ad3      	subs	r3, r2, r3
 8002d20:	b29b      	uxth	r3, r3
 8002d22:	8b3a      	ldrh	r2, [r7, #24]
 8002d24:	4619      	mov	r1, r3
 8002d26:	f7ff fc4d 	bl	80025c4 <lcd_draw_point>

	lcd_draw_point(xc - x, yc - y, c);
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	b29a      	uxth	r2, r3
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	b29b      	uxth	r3, r3
 8002d32:	1ad3      	subs	r3, r2, r3
 8002d34:	b298      	uxth	r0, r3
 8002d36:	68bb      	ldr	r3, [r7, #8]
 8002d38:	b29a      	uxth	r2, r3
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	b29b      	uxth	r3, r3
 8002d3e:	1ad3      	subs	r3, r2, r3
 8002d40:	b29b      	uxth	r3, r3
 8002d42:	8b3a      	ldrh	r2, [r7, #24]
 8002d44:	4619      	mov	r1, r3
 8002d46:	f7ff fc3d 	bl	80025c4 <lcd_draw_point>

	lcd_draw_point(xc + y, yc + x, c);
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	b29a      	uxth	r2, r3
 8002d4e:	683b      	ldr	r3, [r7, #0]
 8002d50:	b29b      	uxth	r3, r3
 8002d52:	4413      	add	r3, r2
 8002d54:	b298      	uxth	r0, r3
 8002d56:	68bb      	ldr	r3, [r7, #8]
 8002d58:	b29a      	uxth	r2, r3
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	b29b      	uxth	r3, r3
 8002d5e:	4413      	add	r3, r2
 8002d60:	b29b      	uxth	r3, r3
 8002d62:	8b3a      	ldrh	r2, [r7, #24]
 8002d64:	4619      	mov	r1, r3
 8002d66:	f7ff fc2d 	bl	80025c4 <lcd_draw_point>

	lcd_draw_point(xc - y, yc + x, c);
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	b29a      	uxth	r2, r3
 8002d6e:	683b      	ldr	r3, [r7, #0]
 8002d70:	b29b      	uxth	r3, r3
 8002d72:	1ad3      	subs	r3, r2, r3
 8002d74:	b298      	uxth	r0, r3
 8002d76:	68bb      	ldr	r3, [r7, #8]
 8002d78:	b29a      	uxth	r2, r3
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	b29b      	uxth	r3, r3
 8002d7e:	4413      	add	r3, r2
 8002d80:	b29b      	uxth	r3, r3
 8002d82:	8b3a      	ldrh	r2, [r7, #24]
 8002d84:	4619      	mov	r1, r3
 8002d86:	f7ff fc1d 	bl	80025c4 <lcd_draw_point>

	lcd_draw_point(xc + y, yc - x, c);
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	b29a      	uxth	r2, r3
 8002d8e:	683b      	ldr	r3, [r7, #0]
 8002d90:	b29b      	uxth	r3, r3
 8002d92:	4413      	add	r3, r2
 8002d94:	b298      	uxth	r0, r3
 8002d96:	68bb      	ldr	r3, [r7, #8]
 8002d98:	b29a      	uxth	r2, r3
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	b29b      	uxth	r3, r3
 8002d9e:	1ad3      	subs	r3, r2, r3
 8002da0:	b29b      	uxth	r3, r3
 8002da2:	8b3a      	ldrh	r2, [r7, #24]
 8002da4:	4619      	mov	r1, r3
 8002da6:	f7ff fc0d 	bl	80025c4 <lcd_draw_point>

	lcd_draw_point(xc - y, yc - x, c);
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	b29a      	uxth	r2, r3
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	b29b      	uxth	r3, r3
 8002db2:	1ad3      	subs	r3, r2, r3
 8002db4:	b298      	uxth	r0, r3
 8002db6:	68bb      	ldr	r3, [r7, #8]
 8002db8:	b29a      	uxth	r2, r3
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	b29b      	uxth	r3, r3
 8002dbe:	1ad3      	subs	r3, r2, r3
 8002dc0:	b29b      	uxth	r3, r3
 8002dc2:	8b3a      	ldrh	r2, [r7, #24]
 8002dc4:	4619      	mov	r1, r3
 8002dc6:	f7ff fbfd 	bl	80025c4 <lcd_draw_point>
}
 8002dca:	bf00      	nop
 8002dcc:	3710      	adds	r7, #16
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bd80      	pop	{r7, pc}

08002dd2 <lcd_draw_circle>:

void lcd_draw_circle(int xc, int yc, uint16_t c, int r, int fill)
{
 8002dd2:	b580      	push	{r7, lr}
 8002dd4:	b08a      	sub	sp, #40	; 0x28
 8002dd6:	af02      	add	r7, sp, #8
 8002dd8:	60f8      	str	r0, [r7, #12]
 8002dda:	60b9      	str	r1, [r7, #8]
 8002ddc:	603b      	str	r3, [r7, #0]
 8002dde:	4613      	mov	r3, r2
 8002de0:	80fb      	strh	r3, [r7, #6]
	int x = 0, y = r, yi, d;
 8002de2:	2300      	movs	r3, #0
 8002de4:	61fb      	str	r3, [r7, #28]
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	61bb      	str	r3, [r7, #24]

	d = 3 - 2 * r;
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	005b      	lsls	r3, r3, #1
 8002dee:	f1c3 0303 	rsb	r3, r3, #3
 8002df2:	613b      	str	r3, [r7, #16]

	if (fill) {
 8002df4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d04f      	beq.n	8002e9a <lcd_draw_circle+0xc8>
		while (x <= y) {
 8002dfa:	e029      	b.n	8002e50 <lcd_draw_circle+0x7e>
			for (yi = x; yi <= y; yi++)
 8002dfc:	69fb      	ldr	r3, [r7, #28]
 8002dfe:	617b      	str	r3, [r7, #20]
 8002e00:	e00a      	b.n	8002e18 <lcd_draw_circle+0x46>
				_draw_circle_8(xc, yc, x, yi, c);
 8002e02:	88fb      	ldrh	r3, [r7, #6]
 8002e04:	9300      	str	r3, [sp, #0]
 8002e06:	697b      	ldr	r3, [r7, #20]
 8002e08:	69fa      	ldr	r2, [r7, #28]
 8002e0a:	68b9      	ldr	r1, [r7, #8]
 8002e0c:	68f8      	ldr	r0, [r7, #12]
 8002e0e:	f7ff ff55 	bl	8002cbc <_draw_circle_8>
			for (yi = x; yi <= y; yi++)
 8002e12:	697b      	ldr	r3, [r7, #20]
 8002e14:	3301      	adds	r3, #1
 8002e16:	617b      	str	r3, [r7, #20]
 8002e18:	697a      	ldr	r2, [r7, #20]
 8002e1a:	69bb      	ldr	r3, [r7, #24]
 8002e1c:	429a      	cmp	r2, r3
 8002e1e:	ddf0      	ble.n	8002e02 <lcd_draw_circle+0x30>

			if (d < 0) {
 8002e20:	693b      	ldr	r3, [r7, #16]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	da06      	bge.n	8002e34 <lcd_draw_circle+0x62>
				d = d + 4 * x + 6;
 8002e26:	69fb      	ldr	r3, [r7, #28]
 8002e28:	009a      	lsls	r2, r3, #2
 8002e2a:	693b      	ldr	r3, [r7, #16]
 8002e2c:	4413      	add	r3, r2
 8002e2e:	3306      	adds	r3, #6
 8002e30:	613b      	str	r3, [r7, #16]
 8002e32:	e00a      	b.n	8002e4a <lcd_draw_circle+0x78>
			} else {
				d = d + 4 * (x - y) + 10;
 8002e34:	69fa      	ldr	r2, [r7, #28]
 8002e36:	69bb      	ldr	r3, [r7, #24]
 8002e38:	1ad3      	subs	r3, r2, r3
 8002e3a:	009a      	lsls	r2, r3, #2
 8002e3c:	693b      	ldr	r3, [r7, #16]
 8002e3e:	4413      	add	r3, r2
 8002e40:	330a      	adds	r3, #10
 8002e42:	613b      	str	r3, [r7, #16]
				y--;
 8002e44:	69bb      	ldr	r3, [r7, #24]
 8002e46:	3b01      	subs	r3, #1
 8002e48:	61bb      	str	r3, [r7, #24]
			}
			x++;
 8002e4a:	69fb      	ldr	r3, [r7, #28]
 8002e4c:	3301      	adds	r3, #1
 8002e4e:	61fb      	str	r3, [r7, #28]
		while (x <= y) {
 8002e50:	69fa      	ldr	r2, [r7, #28]
 8002e52:	69bb      	ldr	r3, [r7, #24]
 8002e54:	429a      	cmp	r2, r3
 8002e56:	ddd1      	ble.n	8002dfc <lcd_draw_circle+0x2a>
				y--;
			}
			x++;
		}
	}
}
 8002e58:	e023      	b.n	8002ea2 <lcd_draw_circle+0xd0>
			_draw_circle_8(xc, yc, x, y, c);
 8002e5a:	88fb      	ldrh	r3, [r7, #6]
 8002e5c:	9300      	str	r3, [sp, #0]
 8002e5e:	69bb      	ldr	r3, [r7, #24]
 8002e60:	69fa      	ldr	r2, [r7, #28]
 8002e62:	68b9      	ldr	r1, [r7, #8]
 8002e64:	68f8      	ldr	r0, [r7, #12]
 8002e66:	f7ff ff29 	bl	8002cbc <_draw_circle_8>
			if (d < 0) {
 8002e6a:	693b      	ldr	r3, [r7, #16]
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	da06      	bge.n	8002e7e <lcd_draw_circle+0xac>
				d = d + 4 * x + 6;
 8002e70:	69fb      	ldr	r3, [r7, #28]
 8002e72:	009a      	lsls	r2, r3, #2
 8002e74:	693b      	ldr	r3, [r7, #16]
 8002e76:	4413      	add	r3, r2
 8002e78:	3306      	adds	r3, #6
 8002e7a:	613b      	str	r3, [r7, #16]
 8002e7c:	e00a      	b.n	8002e94 <lcd_draw_circle+0xc2>
				d = d + 4 * (x - y) + 10;
 8002e7e:	69fa      	ldr	r2, [r7, #28]
 8002e80:	69bb      	ldr	r3, [r7, #24]
 8002e82:	1ad3      	subs	r3, r2, r3
 8002e84:	009a      	lsls	r2, r3, #2
 8002e86:	693b      	ldr	r3, [r7, #16]
 8002e88:	4413      	add	r3, r2
 8002e8a:	330a      	adds	r3, #10
 8002e8c:	613b      	str	r3, [r7, #16]
				y--;
 8002e8e:	69bb      	ldr	r3, [r7, #24]
 8002e90:	3b01      	subs	r3, #1
 8002e92:	61bb      	str	r3, [r7, #24]
			x++;
 8002e94:	69fb      	ldr	r3, [r7, #28]
 8002e96:	3301      	adds	r3, #1
 8002e98:	61fb      	str	r3, [r7, #28]
		while (x <= y) {
 8002e9a:	69fa      	ldr	r2, [r7, #28]
 8002e9c:	69bb      	ldr	r3, [r7, #24]
 8002e9e:	429a      	cmp	r2, r3
 8002ea0:	dddb      	ble.n	8002e5a <lcd_draw_circle+0x88>
}
 8002ea2:	bf00      	nop
 8002ea4:	3720      	adds	r7, #32
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bd80      	pop	{r7, pc}
	...

08002eac <lcd_show_string>:

void lcd_show_string(uint16_t x, uint16_t y, char *str, uint16_t fc, uint16_t bc,
		uint8_t sizey, uint8_t mode) {
 8002eac:	b590      	push	{r4, r7, lr}
 8002eae:	b08b      	sub	sp, #44	; 0x2c
 8002eb0:	af04      	add	r7, sp, #16
 8002eb2:	60ba      	str	r2, [r7, #8]
 8002eb4:	461a      	mov	r2, r3
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	81fb      	strh	r3, [r7, #14]
 8002eba:	460b      	mov	r3, r1
 8002ebc:	81bb      	strh	r3, [r7, #12]
 8002ebe:	4613      	mov	r3, r2
 8002ec0:	80fb      	strh	r3, [r7, #6]
	uint16_t x0 = x;
 8002ec2:	89fb      	ldrh	r3, [r7, #14]
 8002ec4:	82bb      	strh	r3, [r7, #20]
	uint8_t bHz = 0;
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	75fb      	strb	r3, [r7, #23]
	while (*str != 0) {
 8002eca:	e048      	b.n	8002f5e <lcd_show_string+0xb2>
		if (!bHz) {
 8002ecc:	7dfb      	ldrb	r3, [r7, #23]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d145      	bne.n	8002f5e <lcd_show_string+0xb2>
			if (x > (lcddev.width - sizey / 2) || y > (lcddev.height - sizey))
 8002ed2:	89fa      	ldrh	r2, [r7, #14]
 8002ed4:	4b26      	ldr	r3, [pc, #152]	; (8002f70 <lcd_show_string+0xc4>)
 8002ed6:	881b      	ldrh	r3, [r3, #0]
 8002ed8:	4619      	mov	r1, r3
 8002eda:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002ede:	085b      	lsrs	r3, r3, #1
 8002ee0:	b2db      	uxtb	r3, r3
 8002ee2:	1acb      	subs	r3, r1, r3
 8002ee4:	429a      	cmp	r2, r3
 8002ee6:	dc3f      	bgt.n	8002f68 <lcd_show_string+0xbc>
 8002ee8:	89ba      	ldrh	r2, [r7, #12]
 8002eea:	4b21      	ldr	r3, [pc, #132]	; (8002f70 <lcd_show_string+0xc4>)
 8002eec:	885b      	ldrh	r3, [r3, #2]
 8002eee:	4619      	mov	r1, r3
 8002ef0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002ef4:	1acb      	subs	r3, r1, r3
 8002ef6:	429a      	cmp	r2, r3
 8002ef8:	dc36      	bgt.n	8002f68 <lcd_show_string+0xbc>
				return;
			if (*str > 0x80)
 8002efa:	68bb      	ldr	r3, [r7, #8]
 8002efc:	781b      	ldrb	r3, [r3, #0]
 8002efe:	2b80      	cmp	r3, #128	; 0x80
 8002f00:	d902      	bls.n	8002f08 <lcd_show_string+0x5c>
				bHz = 1;
 8002f02:	2301      	movs	r3, #1
 8002f04:	75fb      	strb	r3, [r7, #23]
 8002f06:	e02a      	b.n	8002f5e <lcd_show_string+0xb2>
			else {
				if (*str == 0x0D) {
 8002f08:	68bb      	ldr	r3, [r7, #8]
 8002f0a:	781b      	ldrb	r3, [r3, #0]
 8002f0c:	2b0d      	cmp	r3, #13
 8002f0e:	d10b      	bne.n	8002f28 <lcd_show_string+0x7c>
					y += sizey;
 8002f10:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002f14:	b29a      	uxth	r2, r3
 8002f16:	89bb      	ldrh	r3, [r7, #12]
 8002f18:	4413      	add	r3, r2
 8002f1a:	81bb      	strh	r3, [r7, #12]
					x = x0;
 8002f1c:	8abb      	ldrh	r3, [r7, #20]
 8002f1e:	81fb      	strh	r3, [r7, #14]
					str++;
 8002f20:	68bb      	ldr	r3, [r7, #8]
 8002f22:	3301      	adds	r3, #1
 8002f24:	60bb      	str	r3, [r7, #8]
 8002f26:	e017      	b.n	8002f58 <lcd_show_string+0xac>
				} else {
					lcd_show_char(x, y, *str, fc, bc, sizey, mode);
 8002f28:	68bb      	ldr	r3, [r7, #8]
 8002f2a:	781a      	ldrb	r2, [r3, #0]
 8002f2c:	88fc      	ldrh	r4, [r7, #6]
 8002f2e:	89b9      	ldrh	r1, [r7, #12]
 8002f30:	89f8      	ldrh	r0, [r7, #14]
 8002f32:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8002f36:	9302      	str	r3, [sp, #8]
 8002f38:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002f3c:	9301      	str	r3, [sp, #4]
 8002f3e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002f40:	9300      	str	r3, [sp, #0]
 8002f42:	4623      	mov	r3, r4
 8002f44:	f7ff fc10 	bl	8002768 <lcd_show_char>
					x += sizey / 2;
 8002f48:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002f4c:	085b      	lsrs	r3, r3, #1
 8002f4e:	b2db      	uxtb	r3, r3
 8002f50:	b29a      	uxth	r2, r3
 8002f52:	89fb      	ldrh	r3, [r7, #14]
 8002f54:	4413      	add	r3, r2
 8002f56:	81fb      	strh	r3, [r7, #14]
				}
				str++;
 8002f58:	68bb      	ldr	r3, [r7, #8]
 8002f5a:	3301      	adds	r3, #1
 8002f5c:	60bb      	str	r3, [r7, #8]
	while (*str != 0) {
 8002f5e:	68bb      	ldr	r3, [r7, #8]
 8002f60:	781b      	ldrb	r3, [r3, #0]
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d1b2      	bne.n	8002ecc <lcd_show_string+0x20>
 8002f66:	e000      	b.n	8002f6a <lcd_show_string+0xbe>
				return;
 8002f68:	bf00      	nop
			}
		}
	}
}
 8002f6a:	371c      	adds	r7, #28
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	bd90      	pop	{r4, r7, pc}
 8002f70:	200002cc 	.word	0x200002cc

08002f74 <lcd_show_string_center>:

void lcd_show_string_center(uint16_t x, uint16_t y, char *str, uint16_t fc, uint16_t bc,
		uint8_t sizey, uint8_t mode) {
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b08a      	sub	sp, #40	; 0x28
 8002f78:	af04      	add	r7, sp, #16
 8002f7a:	60ba      	str	r2, [r7, #8]
 8002f7c:	461a      	mov	r2, r3
 8002f7e:	4603      	mov	r3, r0
 8002f80:	81fb      	strh	r3, [r7, #14]
 8002f82:	460b      	mov	r3, r1
 8002f84:	81bb      	strh	r3, [r7, #12]
 8002f86:	4613      	mov	r3, r2
 8002f88:	80fb      	strh	r3, [r7, #6]
	uint16_t len = strlen((const char*) str);
 8002f8a:	68b8      	ldr	r0, [r7, #8]
 8002f8c:	f7fd f970 	bl	8000270 <strlen>
 8002f90:	4603      	mov	r3, r0
 8002f92:	82fb      	strh	r3, [r7, #22]
	uint16_t x1 = (lcddev.width - len * 8) / 2;
 8002f94:	4b0f      	ldr	r3, [pc, #60]	; (8002fd4 <lcd_show_string_center+0x60>)
 8002f96:	881b      	ldrh	r3, [r3, #0]
 8002f98:	461a      	mov	r2, r3
 8002f9a:	8afb      	ldrh	r3, [r7, #22]
 8002f9c:	00db      	lsls	r3, r3, #3
 8002f9e:	1ad3      	subs	r3, r2, r3
 8002fa0:	0fda      	lsrs	r2, r3, #31
 8002fa2:	4413      	add	r3, r2
 8002fa4:	105b      	asrs	r3, r3, #1
 8002fa6:	82bb      	strh	r3, [r7, #20]
	lcd_show_string(x + x1, y, str, fc, bc, sizey, mode);
 8002fa8:	89fa      	ldrh	r2, [r7, #14]
 8002faa:	8abb      	ldrh	r3, [r7, #20]
 8002fac:	4413      	add	r3, r2
 8002fae:	b298      	uxth	r0, r3
 8002fb0:	88fa      	ldrh	r2, [r7, #6]
 8002fb2:	89b9      	ldrh	r1, [r7, #12]
 8002fb4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002fb8:	9302      	str	r3, [sp, #8]
 8002fba:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002fbe:	9301      	str	r3, [sp, #4]
 8002fc0:	8c3b      	ldrh	r3, [r7, #32]
 8002fc2:	9300      	str	r3, [sp, #0]
 8002fc4:	4613      	mov	r3, r2
 8002fc6:	68ba      	ldr	r2, [r7, #8]
 8002fc8:	f7ff ff70 	bl	8002eac <lcd_show_string>
}
 8002fcc:	bf00      	nop
 8002fce:	3718      	adds	r7, #24
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	bd80      	pop	{r7, pc}
 8002fd4:	200002cc 	.word	0x200002cc

08002fd8 <led_7seg_display>:
 * @brief	Scan led 7 segment
 * @param	None
 * @note	Call in 1ms interrupt
 * @retval 	None
 */
void led_7seg_display() {
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	af00      	add	r7, sp, #0
	spi_buffer &= 0x00ff;
 8002fdc:	4b3f      	ldr	r3, [pc, #252]	; (80030dc <led_7seg_display+0x104>)
 8002fde:	881b      	ldrh	r3, [r3, #0]
 8002fe0:	b2db      	uxtb	r3, r3
 8002fe2:	b29a      	uxth	r2, r3
 8002fe4:	4b3d      	ldr	r3, [pc, #244]	; (80030dc <led_7seg_display+0x104>)
 8002fe6:	801a      	strh	r2, [r3, #0]
	spi_buffer |= led_7seg[led_7seg_index] << 8;
 8002fe8:	4b3d      	ldr	r3, [pc, #244]	; (80030e0 <led_7seg_display+0x108>)
 8002fea:	881b      	ldrh	r3, [r3, #0]
 8002fec:	461a      	mov	r2, r3
 8002fee:	4b3d      	ldr	r3, [pc, #244]	; (80030e4 <led_7seg_display+0x10c>)
 8002ff0:	5c9b      	ldrb	r3, [r3, r2]
 8002ff2:	021b      	lsls	r3, r3, #8
 8002ff4:	b21a      	sxth	r2, r3
 8002ff6:	4b39      	ldr	r3, [pc, #228]	; (80030dc <led_7seg_display+0x104>)
 8002ff8:	881b      	ldrh	r3, [r3, #0]
 8002ffa:	b21b      	sxth	r3, r3
 8002ffc:	4313      	orrs	r3, r2
 8002ffe:	b21b      	sxth	r3, r3
 8003000:	b29a      	uxth	r2, r3
 8003002:	4b36      	ldr	r3, [pc, #216]	; (80030dc <led_7seg_display+0x104>)
 8003004:	801a      	strh	r2, [r3, #0]

	switch (led_7seg_index) {
 8003006:	4b36      	ldr	r3, [pc, #216]	; (80030e0 <led_7seg_display+0x108>)
 8003008:	881b      	ldrh	r3, [r3, #0]
 800300a:	2b03      	cmp	r3, #3
 800300c:	d846      	bhi.n	800309c <led_7seg_display+0xc4>
 800300e:	a201      	add	r2, pc, #4	; (adr r2, 8003014 <led_7seg_display+0x3c>)
 8003010:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003014:	08003025 	.word	0x08003025
 8003018:	08003043 	.word	0x08003043
 800301c:	08003061 	.word	0x08003061
 8003020:	0800307f 	.word	0x0800307f
	case 0:
		spi_buffer |= 0x00b0;
 8003024:	4b2d      	ldr	r3, [pc, #180]	; (80030dc <led_7seg_display+0x104>)
 8003026:	881b      	ldrh	r3, [r3, #0]
 8003028:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 800302c:	b29a      	uxth	r2, r3
 800302e:	4b2b      	ldr	r3, [pc, #172]	; (80030dc <led_7seg_display+0x104>)
 8003030:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffbf;
 8003032:	4b2a      	ldr	r3, [pc, #168]	; (80030dc <led_7seg_display+0x104>)
 8003034:	881b      	ldrh	r3, [r3, #0]
 8003036:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800303a:	b29a      	uxth	r2, r3
 800303c:	4b27      	ldr	r3, [pc, #156]	; (80030dc <led_7seg_display+0x104>)
 800303e:	801a      	strh	r2, [r3, #0]
		break;
 8003040:	e02d      	b.n	800309e <led_7seg_display+0xc6>
	case 1:
		spi_buffer |= 0x00d0;
 8003042:	4b26      	ldr	r3, [pc, #152]	; (80030dc <led_7seg_display+0x104>)
 8003044:	881b      	ldrh	r3, [r3, #0]
 8003046:	f043 03d0 	orr.w	r3, r3, #208	; 0xd0
 800304a:	b29a      	uxth	r2, r3
 800304c:	4b23      	ldr	r3, [pc, #140]	; (80030dc <led_7seg_display+0x104>)
 800304e:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffdf;
 8003050:	4b22      	ldr	r3, [pc, #136]	; (80030dc <led_7seg_display+0x104>)
 8003052:	881b      	ldrh	r3, [r3, #0]
 8003054:	f023 0320 	bic.w	r3, r3, #32
 8003058:	b29a      	uxth	r2, r3
 800305a:	4b20      	ldr	r3, [pc, #128]	; (80030dc <led_7seg_display+0x104>)
 800305c:	801a      	strh	r2, [r3, #0]
		break;
 800305e:	e01e      	b.n	800309e <led_7seg_display+0xc6>
	case 2:
		spi_buffer |= 0x00e0;
 8003060:	4b1e      	ldr	r3, [pc, #120]	; (80030dc <led_7seg_display+0x104>)
 8003062:	881b      	ldrh	r3, [r3, #0]
 8003064:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 8003068:	b29a      	uxth	r2, r3
 800306a:	4b1c      	ldr	r3, [pc, #112]	; (80030dc <led_7seg_display+0x104>)
 800306c:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffef;
 800306e:	4b1b      	ldr	r3, [pc, #108]	; (80030dc <led_7seg_display+0x104>)
 8003070:	881b      	ldrh	r3, [r3, #0]
 8003072:	f023 0310 	bic.w	r3, r3, #16
 8003076:	b29a      	uxth	r2, r3
 8003078:	4b18      	ldr	r3, [pc, #96]	; (80030dc <led_7seg_display+0x104>)
 800307a:	801a      	strh	r2, [r3, #0]
		break;
 800307c:	e00f      	b.n	800309e <led_7seg_display+0xc6>
	case 3:
		spi_buffer |= 0x0070;
 800307e:	4b17      	ldr	r3, [pc, #92]	; (80030dc <led_7seg_display+0x104>)
 8003080:	881b      	ldrh	r3, [r3, #0]
 8003082:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8003086:	b29a      	uxth	r2, r3
 8003088:	4b14      	ldr	r3, [pc, #80]	; (80030dc <led_7seg_display+0x104>)
 800308a:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xff7f;
 800308c:	4b13      	ldr	r3, [pc, #76]	; (80030dc <led_7seg_display+0x104>)
 800308e:	881b      	ldrh	r3, [r3, #0]
 8003090:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003094:	b29a      	uxth	r2, r3
 8003096:	4b11      	ldr	r3, [pc, #68]	; (80030dc <led_7seg_display+0x104>)
 8003098:	801a      	strh	r2, [r3, #0]
		break;
 800309a:	e000      	b.n	800309e <led_7seg_display+0xc6>
	default:
		break;
 800309c:	bf00      	nop
	}

	led_7seg_index = (led_7seg_index + 1) % 4;
 800309e:	4b10      	ldr	r3, [pc, #64]	; (80030e0 <led_7seg_display+0x108>)
 80030a0:	881b      	ldrh	r3, [r3, #0]
 80030a2:	3301      	adds	r3, #1
 80030a4:	425a      	negs	r2, r3
 80030a6:	f003 0303 	and.w	r3, r3, #3
 80030aa:	f002 0203 	and.w	r2, r2, #3
 80030ae:	bf58      	it	pl
 80030b0:	4253      	negpl	r3, r2
 80030b2:	b29a      	uxth	r2, r3
 80030b4:	4b0a      	ldr	r3, [pc, #40]	; (80030e0 <led_7seg_display+0x108>)
 80030b6:	801a      	strh	r2, [r3, #0]

	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 0);
 80030b8:	2200      	movs	r2, #0
 80030ba:	2140      	movs	r1, #64	; 0x40
 80030bc:	480a      	ldr	r0, [pc, #40]	; (80030e8 <led_7seg_display+0x110>)
 80030be:	f001 f83f 	bl	8004140 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (void*) &spi_buffer, 2, 1);
 80030c2:	2301      	movs	r3, #1
 80030c4:	2202      	movs	r2, #2
 80030c6:	4905      	ldr	r1, [pc, #20]	; (80030dc <led_7seg_display+0x104>)
 80030c8:	4808      	ldr	r0, [pc, #32]	; (80030ec <led_7seg_display+0x114>)
 80030ca:	f002 f82a 	bl	8005122 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 80030ce:	2201      	movs	r2, #1
 80030d0:	2140      	movs	r1, #64	; 0x40
 80030d2:	4805      	ldr	r0, [pc, #20]	; (80030e8 <led_7seg_display+0x110>)
 80030d4:	f001 f834 	bl	8004140 <HAL_GPIO_WritePin>
}
 80030d8:	bf00      	nop
 80030da:	bd80      	pop	{r7, pc}
 80030dc:	20000004 	.word	0x20000004
 80030e0:	200002d2 	.word	0x200002d2
 80030e4:	20000000 	.word	0x20000000
 80030e8:	40021800 	.word	0x40021800
 80030ec:	200004ac 	.word	0x200004ac

080030f0 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b08c      	sub	sp, #48	; 0x30
 80030f4:	af04      	add	r7, sp, #16
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80030f6:	f000 fcdf 	bl	8003ab8 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80030fa:	f000 f8f7 	bl	80032ec <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80030fe:	f7ff f80d 	bl	800211c <MX_GPIO_Init>
	MX_TIM2_Init();
 8003102:	f000 fbad 	bl	8003860 <MX_TIM2_Init>
	MX_SPI1_Init();
 8003106:	f000 f9ef 	bl	80034e8 <MX_SPI1_Init>
	MX_FSMC_Init();
 800310a:	f7fd ff7b 	bl	8001004 <MX_FSMC_Init>
	MX_I2C1_Init();
 800310e:	f7ff f8fd 	bl	800230c <MX_I2C1_Init>
	MX_TIM4_Init();
 8003112:	f000 fbf1 	bl	80038f8 <MX_TIM4_Init>
	/* USER CODE BEGIN 2 */
	system_init();
 8003116:	f000 f953 	bl	80033c0 <system_init>
	timer2_set(20); // ~50 FPS ~ 20ms
 800311a:	2014      	movs	r0, #20
 800311c:	f000 f97c 	bl	8003418 <timer2_set>
	game_state.status = GAME_START_SCREEN;
 8003120:	4b6a      	ldr	r3, [pc, #424]	; (80032cc <main+0x1dc>)
 8003122:	2200      	movs	r2, #0
 8003124:	f883 21c9 	strb.w	r2, [r3, #457]	; 0x1c9
	// Display Intro Screen (Background Image + "PRESS BUTTON 1 TO PLAY")
	lcd_show_picture(0, 0, 240, 320, gImage_BK);
 8003128:	4b69      	ldr	r3, [pc, #420]	; (80032d0 <main+0x1e0>)
 800312a:	9300      	str	r3, [sp, #0]
 800312c:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8003130:	22f0      	movs	r2, #240	; 0xf0
 8003132:	2100      	movs	r1, #0
 8003134:	2000      	movs	r0, #0
 8003136:	f7ff fbe7 	bl	8002908 <lcd_show_picture>
	lcd_show_string_center(0, 164, "PRESS BUTTON 1 TO PLAY", WHITE, 0, 16, 1);
 800313a:	2301      	movs	r3, #1
 800313c:	9302      	str	r3, [sp, #8]
 800313e:	2310      	movs	r3, #16
 8003140:	9301      	str	r3, [sp, #4]
 8003142:	2300      	movs	r3, #0
 8003144:	9300      	str	r3, [sp, #0]
 8003146:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800314a:	4a62      	ldr	r2, [pc, #392]	; (80032d4 <main+0x1e4>)
 800314c:	21a4      	movs	r1, #164	; 0xa4
 800314e:	2000      	movs	r0, #0
 8003150:	f7ff ff10 	bl	8002f74 <lcd_show_string_center>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		button_scan();
 8003154:	f7fd fea6 	bl	8000ea4 <button_scan>

		switch (game_state.status) {
 8003158:	4b5c      	ldr	r3, [pc, #368]	; (80032cc <main+0x1dc>)
 800315a:	f893 31c9 	ldrb.w	r3, [r3, #457]	; 0x1c9
 800315e:	2b03      	cmp	r3, #3
 8003160:	f200 80aa 	bhi.w	80032b8 <main+0x1c8>
 8003164:	a201      	add	r2, pc, #4	; (adr r2, 800316c <main+0x7c>)
 8003166:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800316a:	bf00      	nop
 800316c:	0800317d 	.word	0x0800317d
 8003170:	080031a5 	.word	0x080031a5
 8003174:	0800327b 	.word	0x0800327b
 8003178:	08003293 	.word	0x08003293
		case GAME_START_SCREEN:
			if (button_count[0] == 1) { // Change from Intro to Playing Screen
 800317c:	4b56      	ldr	r3, [pc, #344]	; (80032d8 <main+0x1e8>)
 800317e:	881b      	ldrh	r3, [r3, #0]
 8003180:	2b01      	cmp	r3, #1
 8003182:	f040 809b 	bne.w	80032bc <main+0x1cc>
				game_init_state(&game_state);
 8003186:	4851      	ldr	r0, [pc, #324]	; (80032cc <main+0x1dc>)
 8003188:	f7fe fc10 	bl	80019ac <game_init_state>
				game_state.show_potentiometer_prompt = 1;
 800318c:	4b4f      	ldr	r3, [pc, #316]	; (80032cc <main+0x1dc>)
 800318e:	2201      	movs	r2, #1
 8003190:	f883 21ca 	strb.w	r2, [r3, #458]	; 0x1ca
				game_state.status = GAME_PLAYING;
 8003194:	4b4d      	ldr	r3, [pc, #308]	; (80032cc <main+0x1dc>)
 8003196:	2201      	movs	r2, #1
 8003198:	f883 21c9 	strb.w	r2, [r3, #457]	; 0x1c9
				game_draw_initial_scene(&game_state);
 800319c:	484b      	ldr	r0, [pc, #300]	; (80032cc <main+0x1dc>)
 800319e:	f7fe fcff 	bl	8001ba0 <game_draw_initial_scene>
			}
			break;
 80031a2:	e08b      	b.n	80032bc <main+0x1cc>
		case GAME_PLAYING:
			if (!game_state.show_potentiometer_prompt && timer2_flag == 1) { // Game Update over ~50 FPS
 80031a4:	4b49      	ldr	r3, [pc, #292]	; (80032cc <main+0x1dc>)
 80031a6:	f893 31ca 	ldrb.w	r3, [r3, #458]	; 0x1ca
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d13a      	bne.n	8003224 <main+0x134>
 80031ae:	4b4b      	ldr	r3, [pc, #300]	; (80032dc <main+0x1ec>)
 80031b0:	781b      	ldrb	r3, [r3, #0]
 80031b2:	2b01      	cmp	r3, #1
 80031b4:	d136      	bne.n	8003224 <main+0x134>
				step_world(&game_state, 0.02f); // Assuming dt = 0.02 seconds for ~50 FPS
 80031b6:	ed9f 0a4a 	vldr	s0, [pc, #296]	; 80032e0 <main+0x1f0>
 80031ba:	4844      	ldr	r0, [pc, #272]	; (80032cc <main+0x1dc>)
 80031bc:	f7fe fa92 	bl	80016e4 <step_world>
				timer2_flag = 0;
 80031c0:	4b46      	ldr	r3, [pc, #280]	; (80032dc <main+0x1ec>)
 80031c2:	2200      	movs	r2, #0
 80031c4:	701a      	strb	r2, [r3, #0]
				// debug
			    char vx_str[16];
			    char vy_str[16];

			    snprintf(vx_str, sizeof(vx_str), "%d", game_state.ball.dx);
 80031c6:	4b41      	ldr	r3, [pc, #260]	; (80032cc <main+0x1dc>)
 80031c8:	f9b3 31ac 	ldrsh.w	r3, [r3, #428]	; 0x1ac
 80031cc:	f107 0010 	add.w	r0, r7, #16
 80031d0:	4a44      	ldr	r2, [pc, #272]	; (80032e4 <main+0x1f4>)
 80031d2:	2110      	movs	r1, #16
 80031d4:	f003 ff82 	bl	80070dc <sniprintf>
			    snprintf(vy_str, sizeof(vy_str), "%d", game_state.ball.dy);
 80031d8:	4b3c      	ldr	r3, [pc, #240]	; (80032cc <main+0x1dc>)
 80031da:	f9b3 31ae 	ldrsh.w	r3, [r3, #430]	; 0x1ae
 80031de:	4638      	mov	r0, r7
 80031e0:	4a40      	ldr	r2, [pc, #256]	; (80032e4 <main+0x1f4>)
 80031e2:	2110      	movs	r1, #16
 80031e4:	f003 ff7a 	bl	80070dc <sniprintf>
			    lcd_show_string_center(0, 164 - 8, vx_str, WHITE, 0, 16, 1);
 80031e8:	f107 0210 	add.w	r2, r7, #16
 80031ec:	2301      	movs	r3, #1
 80031ee:	9302      	str	r3, [sp, #8]
 80031f0:	2310      	movs	r3, #16
 80031f2:	9301      	str	r3, [sp, #4]
 80031f4:	2300      	movs	r3, #0
 80031f6:	9300      	str	r3, [sp, #0]
 80031f8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80031fc:	219c      	movs	r1, #156	; 0x9c
 80031fe:	2000      	movs	r0, #0
 8003200:	f7ff feb8 	bl	8002f74 <lcd_show_string_center>
			    lcd_show_string_center(0, 164 + 8, vy_str, WHITE, 0, 16, 1);
 8003204:	463a      	mov	r2, r7
 8003206:	2301      	movs	r3, #1
 8003208:	9302      	str	r3, [sp, #8]
 800320a:	2310      	movs	r3, #16
 800320c:	9301      	str	r3, [sp, #4]
 800320e:	2300      	movs	r3, #0
 8003210:	9300      	str	r3, [sp, #0]
 8003212:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003216:	21ac      	movs	r1, #172	; 0xac
 8003218:	2000      	movs	r0, #0
 800321a:	f7ff feab 	bl	8002f74 <lcd_show_string_center>
			    //end debug
				game_update_screen(&game_state); // only updates changed components like paddle  and ball
 800321e:	482b      	ldr	r0, [pc, #172]	; (80032cc <main+0x1dc>)
 8003220:	f7fe fcec 	bl	8001bfc <game_update_screen>
			}
			if (game_state.show_potentiometer_prompt && button_count[2] == 1) { // Start Game after showing prompt, 
 8003224:	4b29      	ldr	r3, [pc, #164]	; (80032cc <main+0x1dc>)
 8003226:	f893 31ca 	ldrb.w	r3, [r3, #458]	; 0x1ca
 800322a:	2b00      	cmp	r3, #0
 800322c:	d00d      	beq.n	800324a <main+0x15a>
 800322e:	4b2a      	ldr	r3, [pc, #168]	; (80032d8 <main+0x1e8>)
 8003230:	889b      	ldrh	r3, [r3, #4]
 8003232:	2b01      	cmp	r3, #1
 8003234:	d109      	bne.n	800324a <main+0x15a>
																				// use potentiometer check  in the future
				game_state.show_potentiometer_prompt = 0;
 8003236:	4b25      	ldr	r3, [pc, #148]	; (80032cc <main+0x1dc>)
 8003238:	2200      	movs	r2, #0
 800323a:	f883 21ca 	strb.w	r2, [r3, #458]	; 0x1ca
				initialize_ball_velocity(&game_state.ball);		
 800323e:	482a      	ldr	r0, [pc, #168]	; (80032e8 <main+0x1f8>)
 8003240:	f7fe fa3f 	bl	80016c2 <initialize_ball_velocity>
				game_draw_initial_scene(&game_state);
 8003244:	4821      	ldr	r0, [pc, #132]	; (80032cc <main+0x1dc>)
 8003246:	f7fe fcab 	bl	8001ba0 <game_draw_initial_scene>
			}

			if (button_count[4] == 1) { // Pause Button
 800324a:	4b23      	ldr	r3, [pc, #140]	; (80032d8 <main+0x1e8>)
 800324c:	891b      	ldrh	r3, [r3, #8]
 800324e:	2b01      	cmp	r3, #1
 8003250:	d107      	bne.n	8003262 <main+0x172>
				game_state.status = GAME_PAUSED;
 8003252:	4b1e      	ldr	r3, [pc, #120]	; (80032cc <main+0x1dc>)
 8003254:	2202      	movs	r2, #2
 8003256:	f883 21c9 	strb.w	r2, [r3, #457]	; 0x1c9
				game_draw_pause_screen(&game_state);
 800325a:	481c      	ldr	r0, [pc, #112]	; (80032cc <main+0x1dc>)
 800325c:	f7fe fd00 	bl	8001c60 <game_draw_pause_screen>
			} else if (button_count[5] == 1) { // Game Over Button
				game_state.status = GAME_OVER;
				game_draw_game_over_screen(&game_state);
			}
			break;
 8003260:	e02e      	b.n	80032c0 <main+0x1d0>
			} else if (button_count[5] == 1) { // Game Over Button
 8003262:	4b1d      	ldr	r3, [pc, #116]	; (80032d8 <main+0x1e8>)
 8003264:	895b      	ldrh	r3, [r3, #10]
 8003266:	2b01      	cmp	r3, #1
 8003268:	d12a      	bne.n	80032c0 <main+0x1d0>
				game_state.status = GAME_OVER;
 800326a:	4b18      	ldr	r3, [pc, #96]	; (80032cc <main+0x1dc>)
 800326c:	2203      	movs	r2, #3
 800326e:	f883 21c9 	strb.w	r2, [r3, #457]	; 0x1c9
				game_draw_game_over_screen(&game_state);
 8003272:	4816      	ldr	r0, [pc, #88]	; (80032cc <main+0x1dc>)
 8003274:	f7fe fd54 	bl	8001d20 <game_draw_game_over_screen>
			break;
 8003278:	e022      	b.n	80032c0 <main+0x1d0>
		case GAME_PAUSED:
			if (button_count[4] == 1) { // Resume Button
 800327a:	4b17      	ldr	r3, [pc, #92]	; (80032d8 <main+0x1e8>)
 800327c:	891b      	ldrh	r3, [r3, #8]
 800327e:	2b01      	cmp	r3, #1
 8003280:	d120      	bne.n	80032c4 <main+0x1d4>
				game_state.status = GAME_PLAYING;
 8003282:	4b12      	ldr	r3, [pc, #72]	; (80032cc <main+0x1dc>)
 8003284:	2201      	movs	r2, #1
 8003286:	f883 21c9 	strb.w	r2, [r3, #457]	; 0x1c9
				game_draw_initial_scene(&game_state);
 800328a:	4810      	ldr	r0, [pc, #64]	; (80032cc <main+0x1dc>)
 800328c:	f7fe fc88 	bl	8001ba0 <game_draw_initial_scene>
			}
			break;
 8003290:	e018      	b.n	80032c4 <main+0x1d4>
		case GAME_OVER:
			if (button_count[5] == 1) { // Restart Game from Game Over
 8003292:	4b11      	ldr	r3, [pc, #68]	; (80032d8 <main+0x1e8>)
 8003294:	895b      	ldrh	r3, [r3, #10]
 8003296:	2b01      	cmp	r3, #1
 8003298:	d116      	bne.n	80032c8 <main+0x1d8>
				game_init_state(&game_state);
 800329a:	480c      	ldr	r0, [pc, #48]	; (80032cc <main+0x1dc>)
 800329c:	f7fe fb86 	bl	80019ac <game_init_state>
				game_state.status = GAME_PLAYING;
 80032a0:	4b0a      	ldr	r3, [pc, #40]	; (80032cc <main+0x1dc>)
 80032a2:	2201      	movs	r2, #1
 80032a4:	f883 21c9 	strb.w	r2, [r3, #457]	; 0x1c9
				game_state.show_potentiometer_prompt = 1;
 80032a8:	4b08      	ldr	r3, [pc, #32]	; (80032cc <main+0x1dc>)
 80032aa:	2201      	movs	r2, #1
 80032ac:	f883 21ca 	strb.w	r2, [r3, #458]	; 0x1ca
				game_draw_initial_scene(&game_state);
 80032b0:	4806      	ldr	r0, [pc, #24]	; (80032cc <main+0x1dc>)
 80032b2:	f7fe fc75 	bl	8001ba0 <game_draw_initial_scene>
			}
			break;
 80032b6:	e007      	b.n	80032c8 <main+0x1d8>
		default:
			break;
 80032b8:	bf00      	nop
 80032ba:	e74b      	b.n	8003154 <main+0x64>
			break;
 80032bc:	bf00      	nop
 80032be:	e749      	b.n	8003154 <main+0x64>
			break;
 80032c0:	bf00      	nop
 80032c2:	e747      	b.n	8003154 <main+0x64>
			break;
 80032c4:	bf00      	nop
 80032c6:	e745      	b.n	8003154 <main+0x64>
			break;
 80032c8:	bf00      	nop
		button_scan();
 80032ca:	e743      	b.n	8003154 <main+0x64>
 80032cc:	200002d4 	.word	0x200002d4
 80032d0:	0800c4a0 	.word	0x0800c4a0
 80032d4:	08009504 	.word	0x08009504
 80032d8:	200001f8 	.word	0x200001f8
 80032dc:	200004a0 	.word	0x200004a0
 80032e0:	3ca3d70a 	.word	0x3ca3d70a
 80032e4:	0800951c 	.word	0x0800951c
 80032e8:	20000478 	.word	0x20000478

080032ec <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b094      	sub	sp, #80	; 0x50
 80032f0:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80032f2:	f107 0320 	add.w	r3, r7, #32
 80032f6:	2230      	movs	r2, #48	; 0x30
 80032f8:	2100      	movs	r1, #0
 80032fa:	4618      	mov	r0, r3
 80032fc:	f003 ff85 	bl	800720a <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8003300:	f107 030c 	add.w	r3, r7, #12
 8003304:	2200      	movs	r2, #0
 8003306:	601a      	str	r2, [r3, #0]
 8003308:	605a      	str	r2, [r3, #4]
 800330a:	609a      	str	r2, [r3, #8]
 800330c:	60da      	str	r2, [r3, #12]
 800330e:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8003310:	2300      	movs	r3, #0
 8003312:	60bb      	str	r3, [r7, #8]
 8003314:	4b28      	ldr	r3, [pc, #160]	; (80033b8 <SystemClock_Config+0xcc>)
 8003316:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003318:	4a27      	ldr	r2, [pc, #156]	; (80033b8 <SystemClock_Config+0xcc>)
 800331a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800331e:	6413      	str	r3, [r2, #64]	; 0x40
 8003320:	4b25      	ldr	r3, [pc, #148]	; (80033b8 <SystemClock_Config+0xcc>)
 8003322:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003324:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003328:	60bb      	str	r3, [r7, #8]
 800332a:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800332c:	2300      	movs	r3, #0
 800332e:	607b      	str	r3, [r7, #4]
 8003330:	4b22      	ldr	r3, [pc, #136]	; (80033bc <SystemClock_Config+0xd0>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	4a21      	ldr	r2, [pc, #132]	; (80033bc <SystemClock_Config+0xd0>)
 8003336:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800333a:	6013      	str	r3, [r2, #0]
 800333c:	4b1f      	ldr	r3, [pc, #124]	; (80033bc <SystemClock_Config+0xd0>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003344:	607b      	str	r3, [r7, #4]
 8003346:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003348:	2302      	movs	r3, #2
 800334a:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800334c:	2301      	movs	r3, #1
 800334e:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003350:	2310      	movs	r3, #16
 8003352:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003354:	2302      	movs	r3, #2
 8003356:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003358:	2300      	movs	r3, #0
 800335a:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 800335c:	2308      	movs	r3, #8
 800335e:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 168;
 8003360:	23a8      	movs	r3, #168	; 0xa8
 8003362:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003364:	2302      	movs	r3, #2
 8003366:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8003368:	2304      	movs	r3, #4
 800336a:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800336c:	f107 0320 	add.w	r3, r7, #32
 8003370:	4618      	mov	r0, r3
 8003372:	f001 f9c9 	bl	8004708 <HAL_RCC_OscConfig>
 8003376:	4603      	mov	r3, r0
 8003378:	2b00      	cmp	r3, #0
 800337a:	d001      	beq.n	8003380 <SystemClock_Config+0x94>
		Error_Handler();
 800337c:	f000 f83c 	bl	80033f8 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8003380:	230f      	movs	r3, #15
 8003382:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003384:	2302      	movs	r3, #2
 8003386:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003388:	2300      	movs	r3, #0
 800338a:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800338c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003390:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8003392:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003396:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 8003398:	f107 030c 	add.w	r3, r7, #12
 800339c:	2105      	movs	r1, #5
 800339e:	4618      	mov	r0, r3
 80033a0:	f001 fc2a 	bl	8004bf8 <HAL_RCC_ClockConfig>
 80033a4:	4603      	mov	r3, r0
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d001      	beq.n	80033ae <SystemClock_Config+0xc2>
		Error_Handler();
 80033aa:	f000 f825 	bl	80033f8 <Error_Handler>
	}
}
 80033ae:	bf00      	nop
 80033b0:	3750      	adds	r7, #80	; 0x50
 80033b2:	46bd      	mov	sp, r7
 80033b4:	bd80      	pop	{r7, pc}
 80033b6:	bf00      	nop
 80033b8:	40023800 	.word	0x40023800
 80033bc:	40007000 	.word	0x40007000

080033c0 <system_init>:

/* USER CODE BEGIN 4 */
void system_init() {
 80033c0:	b580      	push	{r7, lr}
 80033c2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(OUTPUT_Y0_GPIO_Port, OUTPUT_Y0_Pin, 0);
 80033c4:	2200      	movs	r2, #0
 80033c6:	2120      	movs	r1, #32
 80033c8:	480a      	ldr	r0, [pc, #40]	; (80033f4 <system_init+0x34>)
 80033ca:	f000 feb9 	bl	8004140 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OUTPUT_Y1_GPIO_Port, OUTPUT_Y1_Pin, 0);
 80033ce:	2200      	movs	r2, #0
 80033d0:	2140      	movs	r1, #64	; 0x40
 80033d2:	4808      	ldr	r0, [pc, #32]	; (80033f4 <system_init+0x34>)
 80033d4:	f000 feb4 	bl	8004140 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin, 0);
 80033d8:	2200      	movs	r2, #0
 80033da:	2110      	movs	r1, #16
 80033dc:	4805      	ldr	r0, [pc, #20]	; (80033f4 <system_init+0x34>)
 80033de:	f000 feaf 	bl	8004140 <HAL_GPIO_WritePin>

	lcd_init();
 80033e2:	f7ff fb0b 	bl	80029fc <lcd_init>
	ds3231_init();
 80033e6:	f7fd fdc9 	bl	8000f7c <ds3231_init>

	timer2_init();
 80033ea:	f000 f80b 	bl	8003404 <timer2_init>
}
 80033ee:	bf00      	nop
 80033f0:	bd80      	pop	{r7, pc}
 80033f2:	bf00      	nop
 80033f4:	40021000 	.word	0x40021000

080033f8 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80033f8:	b480      	push	{r7}
 80033fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80033fc:	b672      	cpsid	i
}
 80033fe:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8003400:	e7fe      	b.n	8003400 <Error_Handler+0x8>
	...

08003404 <timer2_init>:
/**
 * @brief  	Init timer interrupt
 * @param  	None
 * @retval 	None
 */
void timer2_init(void) {
 8003404:	b580      	push	{r7, lr}
 8003406:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 8003408:	4802      	ldr	r0, [pc, #8]	; (8003414 <timer2_init+0x10>)
 800340a:	f002 fc3d 	bl	8005c88 <HAL_TIM_Base_Start_IT>
}
 800340e:	bf00      	nop
 8003410:	bd80      	pop	{r7, pc}
 8003412:	bf00      	nop
 8003414:	20000508 	.word	0x20000508

08003418 <timer2_set>:
/**
 * @brief	Set duration of software timer interrupt
 * @param	duration Duration of software timer interrupt
 * @retval 	None
 */
void timer2_set(int ms) {
 8003418:	b480      	push	{r7}
 800341a:	b083      	sub	sp, #12
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
	timer2_mul = ms / TIMER_CYCLE_2;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	b29a      	uxth	r2, r3
 8003424:	4b07      	ldr	r3, [pc, #28]	; (8003444 <timer2_set+0x2c>)
 8003426:	801a      	strh	r2, [r3, #0]
	timer2_counter = timer2_mul;
 8003428:	4b06      	ldr	r3, [pc, #24]	; (8003444 <timer2_set+0x2c>)
 800342a:	881a      	ldrh	r2, [r3, #0]
 800342c:	4b06      	ldr	r3, [pc, #24]	; (8003448 <timer2_set+0x30>)
 800342e:	801a      	strh	r2, [r3, #0]
	timer2_flag = 0;
 8003430:	4b06      	ldr	r3, [pc, #24]	; (800344c <timer2_set+0x34>)
 8003432:	2200      	movs	r2, #0
 8003434:	701a      	strb	r2, [r3, #0]
}
 8003436:	bf00      	nop
 8003438:	370c      	adds	r7, #12
 800343a:	46bd      	mov	sp, r7
 800343c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003440:	4770      	bx	lr
 8003442:	bf00      	nop
 8003444:	200004a4 	.word	0x200004a4
 8003448:	200004a2 	.word	0x200004a2
 800344c:	200004a0 	.word	0x200004a0

08003450 <HAL_TIM_PeriodElapsedCallback>:
 * @brief  	Timer interrupt routine
 * @param  	htim TIM Base handle
 * @note	This callback function is called by system
 * @retval 	None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8003450:	b580      	push	{r7, lr}
 8003452:	b082      	sub	sp, #8
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2) {
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003460:	d114      	bne.n	800348c <HAL_TIM_PeriodElapsedCallback+0x3c>
		if (timer2_counter > 0) {
 8003462:	4b1a      	ldr	r3, [pc, #104]	; (80034cc <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8003464:	881b      	ldrh	r3, [r3, #0]
 8003466:	2b00      	cmp	r3, #0
 8003468:	d010      	beq.n	800348c <HAL_TIM_PeriodElapsedCallback+0x3c>
			timer2_counter--;
 800346a:	4b18      	ldr	r3, [pc, #96]	; (80034cc <HAL_TIM_PeriodElapsedCallback+0x7c>)
 800346c:	881b      	ldrh	r3, [r3, #0]
 800346e:	3b01      	subs	r3, #1
 8003470:	b29a      	uxth	r2, r3
 8003472:	4b16      	ldr	r3, [pc, #88]	; (80034cc <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8003474:	801a      	strh	r2, [r3, #0]
			if (timer2_counter == 0) {
 8003476:	4b15      	ldr	r3, [pc, #84]	; (80034cc <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8003478:	881b      	ldrh	r3, [r3, #0]
 800347a:	2b00      	cmp	r3, #0
 800347c:	d106      	bne.n	800348c <HAL_TIM_PeriodElapsedCallback+0x3c>
				timer2_flag = 1;
 800347e:	4b14      	ldr	r3, [pc, #80]	; (80034d0 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8003480:	2201      	movs	r2, #1
 8003482:	701a      	strb	r2, [r3, #0]
				timer2_counter = timer2_mul;
 8003484:	4b13      	ldr	r3, [pc, #76]	; (80034d4 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8003486:	881a      	ldrh	r2, [r3, #0]
 8003488:	4b10      	ldr	r3, [pc, #64]	; (80034cc <HAL_TIM_PeriodElapsedCallback+0x7c>)
 800348a:	801a      	strh	r2, [r3, #0]
			}
		}
	}

	if (htim->Instance == TIM4) {
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	4a11      	ldr	r2, [pc, #68]	; (80034d8 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8003492:	4293      	cmp	r3, r2
 8003494:	d116      	bne.n	80034c4 <HAL_TIM_PeriodElapsedCallback+0x74>
		if (timer4_counter > 0) {
 8003496:	4b11      	ldr	r3, [pc, #68]	; (80034dc <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8003498:	881b      	ldrh	r3, [r3, #0]
 800349a:	2b00      	cmp	r3, #0
 800349c:	d010      	beq.n	80034c0 <HAL_TIM_PeriodElapsedCallback+0x70>
			timer4_counter--;
 800349e:	4b0f      	ldr	r3, [pc, #60]	; (80034dc <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80034a0:	881b      	ldrh	r3, [r3, #0]
 80034a2:	3b01      	subs	r3, #1
 80034a4:	b29a      	uxth	r2, r3
 80034a6:	4b0d      	ldr	r3, [pc, #52]	; (80034dc <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80034a8:	801a      	strh	r2, [r3, #0]
			if (timer4_counter == 0) {
 80034aa:	4b0c      	ldr	r3, [pc, #48]	; (80034dc <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80034ac:	881b      	ldrh	r3, [r3, #0]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d106      	bne.n	80034c0 <HAL_TIM_PeriodElapsedCallback+0x70>
				timer4_flag = 1;
 80034b2:	4b0b      	ldr	r3, [pc, #44]	; (80034e0 <HAL_TIM_PeriodElapsedCallback+0x90>)
 80034b4:	2201      	movs	r2, #1
 80034b6:	701a      	strb	r2, [r3, #0]
				timer4_counter = timer4_mul;
 80034b8:	4b0a      	ldr	r3, [pc, #40]	; (80034e4 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80034ba:	881a      	ldrh	r2, [r3, #0]
 80034bc:	4b07      	ldr	r3, [pc, #28]	; (80034dc <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80034be:	801a      	strh	r2, [r3, #0]
			}
		}

		led_7seg_display();
 80034c0:	f7ff fd8a 	bl	8002fd8 <led_7seg_display>
	}
}
 80034c4:	bf00      	nop
 80034c6:	3708      	adds	r7, #8
 80034c8:	46bd      	mov	sp, r7
 80034ca:	bd80      	pop	{r7, pc}
 80034cc:	200004a2 	.word	0x200004a2
 80034d0:	200004a0 	.word	0x200004a0
 80034d4:	200004a4 	.word	0x200004a4
 80034d8:	40000800 	.word	0x40000800
 80034dc:	200004a8 	.word	0x200004a8
 80034e0:	200004a6 	.word	0x200004a6
 80034e4:	200004aa 	.word	0x200004aa

080034e8 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80034ec:	4b17      	ldr	r3, [pc, #92]	; (800354c <MX_SPI1_Init+0x64>)
 80034ee:	4a18      	ldr	r2, [pc, #96]	; (8003550 <MX_SPI1_Init+0x68>)
 80034f0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80034f2:	4b16      	ldr	r3, [pc, #88]	; (800354c <MX_SPI1_Init+0x64>)
 80034f4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80034f8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80034fa:	4b14      	ldr	r3, [pc, #80]	; (800354c <MX_SPI1_Init+0x64>)
 80034fc:	2200      	movs	r2, #0
 80034fe:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003500:	4b12      	ldr	r3, [pc, #72]	; (800354c <MX_SPI1_Init+0x64>)
 8003502:	2200      	movs	r2, #0
 8003504:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003506:	4b11      	ldr	r3, [pc, #68]	; (800354c <MX_SPI1_Init+0x64>)
 8003508:	2200      	movs	r2, #0
 800350a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800350c:	4b0f      	ldr	r3, [pc, #60]	; (800354c <MX_SPI1_Init+0x64>)
 800350e:	2200      	movs	r2, #0
 8003510:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003512:	4b0e      	ldr	r3, [pc, #56]	; (800354c <MX_SPI1_Init+0x64>)
 8003514:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003518:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800351a:	4b0c      	ldr	r3, [pc, #48]	; (800354c <MX_SPI1_Init+0x64>)
 800351c:	2200      	movs	r2, #0
 800351e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003520:	4b0a      	ldr	r3, [pc, #40]	; (800354c <MX_SPI1_Init+0x64>)
 8003522:	2200      	movs	r2, #0
 8003524:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003526:	4b09      	ldr	r3, [pc, #36]	; (800354c <MX_SPI1_Init+0x64>)
 8003528:	2200      	movs	r2, #0
 800352a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800352c:	4b07      	ldr	r3, [pc, #28]	; (800354c <MX_SPI1_Init+0x64>)
 800352e:	2200      	movs	r2, #0
 8003530:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8003532:	4b06      	ldr	r3, [pc, #24]	; (800354c <MX_SPI1_Init+0x64>)
 8003534:	220a      	movs	r2, #10
 8003536:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003538:	4804      	ldr	r0, [pc, #16]	; (800354c <MX_SPI1_Init+0x64>)
 800353a:	f001 fd69 	bl	8005010 <HAL_SPI_Init>
 800353e:	4603      	mov	r3, r0
 8003540:	2b00      	cmp	r3, #0
 8003542:	d001      	beq.n	8003548 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8003544:	f7ff ff58 	bl	80033f8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003548:	bf00      	nop
 800354a:	bd80      	pop	{r7, pc}
 800354c:	200004ac 	.word	0x200004ac
 8003550:	40013000 	.word	0x40013000

08003554 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b08a      	sub	sp, #40	; 0x28
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800355c:	f107 0314 	add.w	r3, r7, #20
 8003560:	2200      	movs	r2, #0
 8003562:	601a      	str	r2, [r3, #0]
 8003564:	605a      	str	r2, [r3, #4]
 8003566:	609a      	str	r2, [r3, #8]
 8003568:	60da      	str	r2, [r3, #12]
 800356a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4a19      	ldr	r2, [pc, #100]	; (80035d8 <HAL_SPI_MspInit+0x84>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d12b      	bne.n	80035ce <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003576:	2300      	movs	r3, #0
 8003578:	613b      	str	r3, [r7, #16]
 800357a:	4b18      	ldr	r3, [pc, #96]	; (80035dc <HAL_SPI_MspInit+0x88>)
 800357c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800357e:	4a17      	ldr	r2, [pc, #92]	; (80035dc <HAL_SPI_MspInit+0x88>)
 8003580:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003584:	6453      	str	r3, [r2, #68]	; 0x44
 8003586:	4b15      	ldr	r3, [pc, #84]	; (80035dc <HAL_SPI_MspInit+0x88>)
 8003588:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800358a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800358e:	613b      	str	r3, [r7, #16]
 8003590:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003592:	2300      	movs	r3, #0
 8003594:	60fb      	str	r3, [r7, #12]
 8003596:	4b11      	ldr	r3, [pc, #68]	; (80035dc <HAL_SPI_MspInit+0x88>)
 8003598:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800359a:	4a10      	ldr	r2, [pc, #64]	; (80035dc <HAL_SPI_MspInit+0x88>)
 800359c:	f043 0302 	orr.w	r3, r3, #2
 80035a0:	6313      	str	r3, [r2, #48]	; 0x30
 80035a2:	4b0e      	ldr	r3, [pc, #56]	; (80035dc <HAL_SPI_MspInit+0x88>)
 80035a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035a6:	f003 0302 	and.w	r3, r3, #2
 80035aa:	60fb      	str	r3, [r7, #12]
 80035ac:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80035ae:	2338      	movs	r3, #56	; 0x38
 80035b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035b2:	2302      	movs	r3, #2
 80035b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035b6:	2300      	movs	r3, #0
 80035b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80035ba:	2303      	movs	r3, #3
 80035bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80035be:	2305      	movs	r3, #5
 80035c0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035c2:	f107 0314 	add.w	r3, r7, #20
 80035c6:	4619      	mov	r1, r3
 80035c8:	4805      	ldr	r0, [pc, #20]	; (80035e0 <HAL_SPI_MspInit+0x8c>)
 80035ca:	f000 fc1d 	bl	8003e08 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80035ce:	bf00      	nop
 80035d0:	3728      	adds	r7, #40	; 0x28
 80035d2:	46bd      	mov	sp, r7
 80035d4:	bd80      	pop	{r7, pc}
 80035d6:	bf00      	nop
 80035d8:	40013000 	.word	0x40013000
 80035dc:	40023800 	.word	0x40023800
 80035e0:	40020400 	.word	0x40020400

080035e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80035e4:	b480      	push	{r7}
 80035e6:	b083      	sub	sp, #12
 80035e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035ea:	2300      	movs	r3, #0
 80035ec:	607b      	str	r3, [r7, #4]
 80035ee:	4b10      	ldr	r3, [pc, #64]	; (8003630 <HAL_MspInit+0x4c>)
 80035f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035f2:	4a0f      	ldr	r2, [pc, #60]	; (8003630 <HAL_MspInit+0x4c>)
 80035f4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80035f8:	6453      	str	r3, [r2, #68]	; 0x44
 80035fa:	4b0d      	ldr	r3, [pc, #52]	; (8003630 <HAL_MspInit+0x4c>)
 80035fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003602:	607b      	str	r3, [r7, #4]
 8003604:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003606:	2300      	movs	r3, #0
 8003608:	603b      	str	r3, [r7, #0]
 800360a:	4b09      	ldr	r3, [pc, #36]	; (8003630 <HAL_MspInit+0x4c>)
 800360c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800360e:	4a08      	ldr	r2, [pc, #32]	; (8003630 <HAL_MspInit+0x4c>)
 8003610:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003614:	6413      	str	r3, [r2, #64]	; 0x40
 8003616:	4b06      	ldr	r3, [pc, #24]	; (8003630 <HAL_MspInit+0x4c>)
 8003618:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800361a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800361e:	603b      	str	r3, [r7, #0]
 8003620:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003622:	bf00      	nop
 8003624:	370c      	adds	r7, #12
 8003626:	46bd      	mov	sp, r7
 8003628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362c:	4770      	bx	lr
 800362e:	bf00      	nop
 8003630:	40023800 	.word	0x40023800

08003634 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003634:	b480      	push	{r7}
 8003636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003638:	e7fe      	b.n	8003638 <NMI_Handler+0x4>

0800363a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800363a:	b480      	push	{r7}
 800363c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800363e:	e7fe      	b.n	800363e <HardFault_Handler+0x4>

08003640 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003640:	b480      	push	{r7}
 8003642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003644:	e7fe      	b.n	8003644 <MemManage_Handler+0x4>

08003646 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003646:	b480      	push	{r7}
 8003648:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800364a:	e7fe      	b.n	800364a <BusFault_Handler+0x4>

0800364c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800364c:	b480      	push	{r7}
 800364e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003650:	e7fe      	b.n	8003650 <UsageFault_Handler+0x4>

08003652 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003652:	b480      	push	{r7}
 8003654:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003656:	bf00      	nop
 8003658:	46bd      	mov	sp, r7
 800365a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365e:	4770      	bx	lr

08003660 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003660:	b480      	push	{r7}
 8003662:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003664:	bf00      	nop
 8003666:	46bd      	mov	sp, r7
 8003668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366c:	4770      	bx	lr

0800366e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800366e:	b480      	push	{r7}
 8003670:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003672:	bf00      	nop
 8003674:	46bd      	mov	sp, r7
 8003676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367a:	4770      	bx	lr

0800367c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003680:	f000 fa6c 	bl	8003b5c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003684:	bf00      	nop
 8003686:	bd80      	pop	{r7, pc}

08003688 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800368c:	4802      	ldr	r0, [pc, #8]	; (8003698 <TIM2_IRQHandler+0x10>)
 800368e:	f002 fb6b 	bl	8005d68 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003692:	bf00      	nop
 8003694:	bd80      	pop	{r7, pc}
 8003696:	bf00      	nop
 8003698:	20000508 	.word	0x20000508

0800369c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80036a0:	4802      	ldr	r0, [pc, #8]	; (80036ac <TIM4_IRQHandler+0x10>)
 80036a2:	f002 fb61 	bl	8005d68 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80036a6:	bf00      	nop
 80036a8:	bd80      	pop	{r7, pc}
 80036aa:	bf00      	nop
 80036ac:	20000550 	.word	0x20000550

080036b0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80036b0:	b480      	push	{r7}
 80036b2:	af00      	add	r7, sp, #0
	return 1;
 80036b4:	2301      	movs	r3, #1
}
 80036b6:	4618      	mov	r0, r3
 80036b8:	46bd      	mov	sp, r7
 80036ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036be:	4770      	bx	lr

080036c0 <_kill>:

int _kill(int pid, int sig)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b082      	sub	sp, #8
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
 80036c8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80036ca:	f003 fdf1 	bl	80072b0 <__errno>
 80036ce:	4603      	mov	r3, r0
 80036d0:	2216      	movs	r2, #22
 80036d2:	601a      	str	r2, [r3, #0]
	return -1;
 80036d4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80036d8:	4618      	mov	r0, r3
 80036da:	3708      	adds	r7, #8
 80036dc:	46bd      	mov	sp, r7
 80036de:	bd80      	pop	{r7, pc}

080036e0 <_exit>:

void _exit (int status)
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b082      	sub	sp, #8
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80036e8:	f04f 31ff 	mov.w	r1, #4294967295
 80036ec:	6878      	ldr	r0, [r7, #4]
 80036ee:	f7ff ffe7 	bl	80036c0 <_kill>
	while (1) {}		/* Make sure we hang here */
 80036f2:	e7fe      	b.n	80036f2 <_exit+0x12>

080036f4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b086      	sub	sp, #24
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	60f8      	str	r0, [r7, #12]
 80036fc:	60b9      	str	r1, [r7, #8]
 80036fe:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003700:	2300      	movs	r3, #0
 8003702:	617b      	str	r3, [r7, #20]
 8003704:	e00a      	b.n	800371c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003706:	f3af 8000 	nop.w
 800370a:	4601      	mov	r1, r0
 800370c:	68bb      	ldr	r3, [r7, #8]
 800370e:	1c5a      	adds	r2, r3, #1
 8003710:	60ba      	str	r2, [r7, #8]
 8003712:	b2ca      	uxtb	r2, r1
 8003714:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003716:	697b      	ldr	r3, [r7, #20]
 8003718:	3301      	adds	r3, #1
 800371a:	617b      	str	r3, [r7, #20]
 800371c:	697a      	ldr	r2, [r7, #20]
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	429a      	cmp	r2, r3
 8003722:	dbf0      	blt.n	8003706 <_read+0x12>
	}

return len;
 8003724:	687b      	ldr	r3, [r7, #4]
}
 8003726:	4618      	mov	r0, r3
 8003728:	3718      	adds	r7, #24
 800372a:	46bd      	mov	sp, r7
 800372c:	bd80      	pop	{r7, pc}

0800372e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800372e:	b580      	push	{r7, lr}
 8003730:	b086      	sub	sp, #24
 8003732:	af00      	add	r7, sp, #0
 8003734:	60f8      	str	r0, [r7, #12]
 8003736:	60b9      	str	r1, [r7, #8]
 8003738:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800373a:	2300      	movs	r3, #0
 800373c:	617b      	str	r3, [r7, #20]
 800373e:	e009      	b.n	8003754 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003740:	68bb      	ldr	r3, [r7, #8]
 8003742:	1c5a      	adds	r2, r3, #1
 8003744:	60ba      	str	r2, [r7, #8]
 8003746:	781b      	ldrb	r3, [r3, #0]
 8003748:	4618      	mov	r0, r3
 800374a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800374e:	697b      	ldr	r3, [r7, #20]
 8003750:	3301      	adds	r3, #1
 8003752:	617b      	str	r3, [r7, #20]
 8003754:	697a      	ldr	r2, [r7, #20]
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	429a      	cmp	r2, r3
 800375a:	dbf1      	blt.n	8003740 <_write+0x12>
	}
	return len;
 800375c:	687b      	ldr	r3, [r7, #4]
}
 800375e:	4618      	mov	r0, r3
 8003760:	3718      	adds	r7, #24
 8003762:	46bd      	mov	sp, r7
 8003764:	bd80      	pop	{r7, pc}

08003766 <_close>:

int _close(int file)
{
 8003766:	b480      	push	{r7}
 8003768:	b083      	sub	sp, #12
 800376a:	af00      	add	r7, sp, #0
 800376c:	6078      	str	r0, [r7, #4]
	return -1;
 800376e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003772:	4618      	mov	r0, r3
 8003774:	370c      	adds	r7, #12
 8003776:	46bd      	mov	sp, r7
 8003778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377c:	4770      	bx	lr

0800377e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800377e:	b480      	push	{r7}
 8003780:	b083      	sub	sp, #12
 8003782:	af00      	add	r7, sp, #0
 8003784:	6078      	str	r0, [r7, #4]
 8003786:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003788:	683b      	ldr	r3, [r7, #0]
 800378a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800378e:	605a      	str	r2, [r3, #4]
	return 0;
 8003790:	2300      	movs	r3, #0
}
 8003792:	4618      	mov	r0, r3
 8003794:	370c      	adds	r7, #12
 8003796:	46bd      	mov	sp, r7
 8003798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379c:	4770      	bx	lr

0800379e <_isatty>:

int _isatty(int file)
{
 800379e:	b480      	push	{r7}
 80037a0:	b083      	sub	sp, #12
 80037a2:	af00      	add	r7, sp, #0
 80037a4:	6078      	str	r0, [r7, #4]
	return 1;
 80037a6:	2301      	movs	r3, #1
}
 80037a8:	4618      	mov	r0, r3
 80037aa:	370c      	adds	r7, #12
 80037ac:	46bd      	mov	sp, r7
 80037ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b2:	4770      	bx	lr

080037b4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80037b4:	b480      	push	{r7}
 80037b6:	b085      	sub	sp, #20
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	60f8      	str	r0, [r7, #12]
 80037bc:	60b9      	str	r1, [r7, #8]
 80037be:	607a      	str	r2, [r7, #4]
	return 0;
 80037c0:	2300      	movs	r3, #0
}
 80037c2:	4618      	mov	r0, r3
 80037c4:	3714      	adds	r7, #20
 80037c6:	46bd      	mov	sp, r7
 80037c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037cc:	4770      	bx	lr
	...

080037d0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b086      	sub	sp, #24
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80037d8:	4a14      	ldr	r2, [pc, #80]	; (800382c <_sbrk+0x5c>)
 80037da:	4b15      	ldr	r3, [pc, #84]	; (8003830 <_sbrk+0x60>)
 80037dc:	1ad3      	subs	r3, r2, r3
 80037de:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80037e0:	697b      	ldr	r3, [r7, #20]
 80037e2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80037e4:	4b13      	ldr	r3, [pc, #76]	; (8003834 <_sbrk+0x64>)
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d102      	bne.n	80037f2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80037ec:	4b11      	ldr	r3, [pc, #68]	; (8003834 <_sbrk+0x64>)
 80037ee:	4a12      	ldr	r2, [pc, #72]	; (8003838 <_sbrk+0x68>)
 80037f0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80037f2:	4b10      	ldr	r3, [pc, #64]	; (8003834 <_sbrk+0x64>)
 80037f4:	681a      	ldr	r2, [r3, #0]
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	4413      	add	r3, r2
 80037fa:	693a      	ldr	r2, [r7, #16]
 80037fc:	429a      	cmp	r2, r3
 80037fe:	d207      	bcs.n	8003810 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003800:	f003 fd56 	bl	80072b0 <__errno>
 8003804:	4603      	mov	r3, r0
 8003806:	220c      	movs	r2, #12
 8003808:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800380a:	f04f 33ff 	mov.w	r3, #4294967295
 800380e:	e009      	b.n	8003824 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003810:	4b08      	ldr	r3, [pc, #32]	; (8003834 <_sbrk+0x64>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003816:	4b07      	ldr	r3, [pc, #28]	; (8003834 <_sbrk+0x64>)
 8003818:	681a      	ldr	r2, [r3, #0]
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	4413      	add	r3, r2
 800381e:	4a05      	ldr	r2, [pc, #20]	; (8003834 <_sbrk+0x64>)
 8003820:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003822:	68fb      	ldr	r3, [r7, #12]
}
 8003824:	4618      	mov	r0, r3
 8003826:	3718      	adds	r7, #24
 8003828:	46bd      	mov	sp, r7
 800382a:	bd80      	pop	{r7, pc}
 800382c:	20020000 	.word	0x20020000
 8003830:	00000400 	.word	0x00000400
 8003834:	20000504 	.word	0x20000504
 8003838:	200006e8 	.word	0x200006e8

0800383c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800383c:	b480      	push	{r7}
 800383e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003840:	4b06      	ldr	r3, [pc, #24]	; (800385c <SystemInit+0x20>)
 8003842:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003846:	4a05      	ldr	r2, [pc, #20]	; (800385c <SystemInit+0x20>)
 8003848:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800384c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003850:	bf00      	nop
 8003852:	46bd      	mov	sp, r7
 8003854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003858:	4770      	bx	lr
 800385a:	bf00      	nop
 800385c:	e000ed00 	.word	0xe000ed00

08003860 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b086      	sub	sp, #24
 8003864:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003866:	f107 0308 	add.w	r3, r7, #8
 800386a:	2200      	movs	r2, #0
 800386c:	601a      	str	r2, [r3, #0]
 800386e:	605a      	str	r2, [r3, #4]
 8003870:	609a      	str	r2, [r3, #8]
 8003872:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003874:	463b      	mov	r3, r7
 8003876:	2200      	movs	r2, #0
 8003878:	601a      	str	r2, [r3, #0]
 800387a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800387c:	4b1d      	ldr	r3, [pc, #116]	; (80038f4 <MX_TIM2_Init+0x94>)
 800387e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003882:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840-1;
 8003884:	4b1b      	ldr	r3, [pc, #108]	; (80038f4 <MX_TIM2_Init+0x94>)
 8003886:	f240 3247 	movw	r2, #839	; 0x347
 800388a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800388c:	4b19      	ldr	r3, [pc, #100]	; (80038f4 <MX_TIM2_Init+0x94>)
 800388e:	2200      	movs	r2, #0
 8003890:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8003892:	4b18      	ldr	r3, [pc, #96]	; (80038f4 <MX_TIM2_Init+0x94>)
 8003894:	2263      	movs	r2, #99	; 0x63
 8003896:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003898:	4b16      	ldr	r3, [pc, #88]	; (80038f4 <MX_TIM2_Init+0x94>)
 800389a:	2200      	movs	r2, #0
 800389c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800389e:	4b15      	ldr	r3, [pc, #84]	; (80038f4 <MX_TIM2_Init+0x94>)
 80038a0:	2200      	movs	r2, #0
 80038a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80038a4:	4813      	ldr	r0, [pc, #76]	; (80038f4 <MX_TIM2_Init+0x94>)
 80038a6:	f002 f99f 	bl	8005be8 <HAL_TIM_Base_Init>
 80038aa:	4603      	mov	r3, r0
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d001      	beq.n	80038b4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80038b0:	f7ff fda2 	bl	80033f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80038b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80038b8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80038ba:	f107 0308 	add.w	r3, r7, #8
 80038be:	4619      	mov	r1, r3
 80038c0:	480c      	ldr	r0, [pc, #48]	; (80038f4 <MX_TIM2_Init+0x94>)
 80038c2:	f002 fb59 	bl	8005f78 <HAL_TIM_ConfigClockSource>
 80038c6:	4603      	mov	r3, r0
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d001      	beq.n	80038d0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80038cc:	f7ff fd94 	bl	80033f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80038d0:	2300      	movs	r3, #0
 80038d2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80038d4:	2300      	movs	r3, #0
 80038d6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80038d8:	463b      	mov	r3, r7
 80038da:	4619      	mov	r1, r3
 80038dc:	4805      	ldr	r0, [pc, #20]	; (80038f4 <MX_TIM2_Init+0x94>)
 80038de:	f002 fd75 	bl	80063cc <HAL_TIMEx_MasterConfigSynchronization>
 80038e2:	4603      	mov	r3, r0
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d001      	beq.n	80038ec <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80038e8:	f7ff fd86 	bl	80033f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80038ec:	bf00      	nop
 80038ee:	3718      	adds	r7, #24
 80038f0:	46bd      	mov	sp, r7
 80038f2:	bd80      	pop	{r7, pc}
 80038f4:	20000508 	.word	0x20000508

080038f8 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80038f8:	b580      	push	{r7, lr}
 80038fa:	b086      	sub	sp, #24
 80038fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80038fe:	f107 0308 	add.w	r3, r7, #8
 8003902:	2200      	movs	r2, #0
 8003904:	601a      	str	r2, [r3, #0]
 8003906:	605a      	str	r2, [r3, #4]
 8003908:	609a      	str	r2, [r3, #8]
 800390a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800390c:	463b      	mov	r3, r7
 800390e:	2200      	movs	r2, #0
 8003910:	601a      	str	r2, [r3, #0]
 8003912:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8003914:	4b1d      	ldr	r3, [pc, #116]	; (800398c <MX_TIM4_Init+0x94>)
 8003916:	4a1e      	ldr	r2, [pc, #120]	; (8003990 <MX_TIM4_Init+0x98>)
 8003918:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 840-1;
 800391a:	4b1c      	ldr	r3, [pc, #112]	; (800398c <MX_TIM4_Init+0x94>)
 800391c:	f240 3247 	movw	r2, #839	; 0x347
 8003920:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003922:	4b1a      	ldr	r3, [pc, #104]	; (800398c <MX_TIM4_Init+0x94>)
 8003924:	2200      	movs	r2, #0
 8003926:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100-1;
 8003928:	4b18      	ldr	r3, [pc, #96]	; (800398c <MX_TIM4_Init+0x94>)
 800392a:	2263      	movs	r2, #99	; 0x63
 800392c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800392e:	4b17      	ldr	r3, [pc, #92]	; (800398c <MX_TIM4_Init+0x94>)
 8003930:	2200      	movs	r2, #0
 8003932:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003934:	4b15      	ldr	r3, [pc, #84]	; (800398c <MX_TIM4_Init+0x94>)
 8003936:	2200      	movs	r2, #0
 8003938:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800393a:	4814      	ldr	r0, [pc, #80]	; (800398c <MX_TIM4_Init+0x94>)
 800393c:	f002 f954 	bl	8005be8 <HAL_TIM_Base_Init>
 8003940:	4603      	mov	r3, r0
 8003942:	2b00      	cmp	r3, #0
 8003944:	d001      	beq.n	800394a <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8003946:	f7ff fd57 	bl	80033f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800394a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800394e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8003950:	f107 0308 	add.w	r3, r7, #8
 8003954:	4619      	mov	r1, r3
 8003956:	480d      	ldr	r0, [pc, #52]	; (800398c <MX_TIM4_Init+0x94>)
 8003958:	f002 fb0e 	bl	8005f78 <HAL_TIM_ConfigClockSource>
 800395c:	4603      	mov	r3, r0
 800395e:	2b00      	cmp	r3, #0
 8003960:	d001      	beq.n	8003966 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8003962:	f7ff fd49 	bl	80033f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003966:	2300      	movs	r3, #0
 8003968:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800396a:	2300      	movs	r3, #0
 800396c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800396e:	463b      	mov	r3, r7
 8003970:	4619      	mov	r1, r3
 8003972:	4806      	ldr	r0, [pc, #24]	; (800398c <MX_TIM4_Init+0x94>)
 8003974:	f002 fd2a 	bl	80063cc <HAL_TIMEx_MasterConfigSynchronization>
 8003978:	4603      	mov	r3, r0
 800397a:	2b00      	cmp	r3, #0
 800397c:	d001      	beq.n	8003982 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 800397e:	f7ff fd3b 	bl	80033f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8003982:	bf00      	nop
 8003984:	3718      	adds	r7, #24
 8003986:	46bd      	mov	sp, r7
 8003988:	bd80      	pop	{r7, pc}
 800398a:	bf00      	nop
 800398c:	20000550 	.word	0x20000550
 8003990:	40000800 	.word	0x40000800

08003994 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b084      	sub	sp, #16
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039a4:	d116      	bne.n	80039d4 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80039a6:	2300      	movs	r3, #0
 80039a8:	60fb      	str	r3, [r7, #12]
 80039aa:	4b1a      	ldr	r3, [pc, #104]	; (8003a14 <HAL_TIM_Base_MspInit+0x80>)
 80039ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ae:	4a19      	ldr	r2, [pc, #100]	; (8003a14 <HAL_TIM_Base_MspInit+0x80>)
 80039b0:	f043 0301 	orr.w	r3, r3, #1
 80039b4:	6413      	str	r3, [r2, #64]	; 0x40
 80039b6:	4b17      	ldr	r3, [pc, #92]	; (8003a14 <HAL_TIM_Base_MspInit+0x80>)
 80039b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ba:	f003 0301 	and.w	r3, r3, #1
 80039be:	60fb      	str	r3, [r7, #12]
 80039c0:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80039c2:	2200      	movs	r2, #0
 80039c4:	2100      	movs	r1, #0
 80039c6:	201c      	movs	r0, #28
 80039c8:	f000 f9e7 	bl	8003d9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80039cc:	201c      	movs	r0, #28
 80039ce:	f000 fa00 	bl	8003dd2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80039d2:	e01a      	b.n	8003a0a <HAL_TIM_Base_MspInit+0x76>
  else if(tim_baseHandle->Instance==TIM4)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4a0f      	ldr	r2, [pc, #60]	; (8003a18 <HAL_TIM_Base_MspInit+0x84>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	d115      	bne.n	8003a0a <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80039de:	2300      	movs	r3, #0
 80039e0:	60bb      	str	r3, [r7, #8]
 80039e2:	4b0c      	ldr	r3, [pc, #48]	; (8003a14 <HAL_TIM_Base_MspInit+0x80>)
 80039e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039e6:	4a0b      	ldr	r2, [pc, #44]	; (8003a14 <HAL_TIM_Base_MspInit+0x80>)
 80039e8:	f043 0304 	orr.w	r3, r3, #4
 80039ec:	6413      	str	r3, [r2, #64]	; 0x40
 80039ee:	4b09      	ldr	r3, [pc, #36]	; (8003a14 <HAL_TIM_Base_MspInit+0x80>)
 80039f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039f2:	f003 0304 	and.w	r3, r3, #4
 80039f6:	60bb      	str	r3, [r7, #8]
 80039f8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80039fa:	2200      	movs	r2, #0
 80039fc:	2100      	movs	r1, #0
 80039fe:	201e      	movs	r0, #30
 8003a00:	f000 f9cb 	bl	8003d9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003a04:	201e      	movs	r0, #30
 8003a06:	f000 f9e4 	bl	8003dd2 <HAL_NVIC_EnableIRQ>
}
 8003a0a:	bf00      	nop
 8003a0c:	3710      	adds	r7, #16
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	bd80      	pop	{r7, pc}
 8003a12:	bf00      	nop
 8003a14:	40023800 	.word	0x40023800
 8003a18:	40000800 	.word	0x40000800

08003a1c <DEC2BCD>:

uint8_t BCD2DEC(uint8_t data) {
	return (data >> 4) * 10 + (data & 0x0f);
}

uint8_t DEC2BCD(uint8_t data) {
 8003a1c:	b480      	push	{r7}
 8003a1e:	b083      	sub	sp, #12
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	4603      	mov	r3, r0
 8003a24:	71fb      	strb	r3, [r7, #7]
	return (data / 10) << 4 | (data % 10);
 8003a26:	79fb      	ldrb	r3, [r7, #7]
 8003a28:	4a0d      	ldr	r2, [pc, #52]	; (8003a60 <DEC2BCD+0x44>)
 8003a2a:	fba2 2303 	umull	r2, r3, r2, r3
 8003a2e:	08db      	lsrs	r3, r3, #3
 8003a30:	b2db      	uxtb	r3, r3
 8003a32:	011b      	lsls	r3, r3, #4
 8003a34:	b258      	sxtb	r0, r3
 8003a36:	79fa      	ldrb	r2, [r7, #7]
 8003a38:	4b09      	ldr	r3, [pc, #36]	; (8003a60 <DEC2BCD+0x44>)
 8003a3a:	fba3 1302 	umull	r1, r3, r3, r2
 8003a3e:	08d9      	lsrs	r1, r3, #3
 8003a40:	460b      	mov	r3, r1
 8003a42:	009b      	lsls	r3, r3, #2
 8003a44:	440b      	add	r3, r1
 8003a46:	005b      	lsls	r3, r3, #1
 8003a48:	1ad3      	subs	r3, r2, r3
 8003a4a:	b2db      	uxtb	r3, r3
 8003a4c:	b25b      	sxtb	r3, r3
 8003a4e:	4303      	orrs	r3, r0
 8003a50:	b25b      	sxtb	r3, r3
 8003a52:	b2db      	uxtb	r3, r3
}
 8003a54:	4618      	mov	r0, r3
 8003a56:	370c      	adds	r7, #12
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5e:	4770      	bx	lr
 8003a60:	cccccccd 	.word	0xcccccccd

08003a64 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003a64:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003a9c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003a68:	480d      	ldr	r0, [pc, #52]	; (8003aa0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003a6a:	490e      	ldr	r1, [pc, #56]	; (8003aa4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003a6c:	4a0e      	ldr	r2, [pc, #56]	; (8003aa8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003a6e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003a70:	e002      	b.n	8003a78 <LoopCopyDataInit>

08003a72 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003a72:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003a74:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003a76:	3304      	adds	r3, #4

08003a78 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003a78:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003a7a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003a7c:	d3f9      	bcc.n	8003a72 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003a7e:	4a0b      	ldr	r2, [pc, #44]	; (8003aac <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003a80:	4c0b      	ldr	r4, [pc, #44]	; (8003ab0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003a82:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003a84:	e001      	b.n	8003a8a <LoopFillZerobss>

08003a86 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003a86:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003a88:	3204      	adds	r2, #4

08003a8a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003a8a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003a8c:	d3fb      	bcc.n	8003a86 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003a8e:	f7ff fed5 	bl	800383c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003a92:	f003 fc13 	bl	80072bc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003a96:	f7ff fb2b 	bl	80030f0 <main>
  bx  lr    
 8003a9a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003a9c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003aa0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003aa4:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8003aa8:	0803203c 	.word	0x0803203c
  ldr r2, =_sbss
 8003aac:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8003ab0:	200006e8 	.word	0x200006e8

08003ab4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003ab4:	e7fe      	b.n	8003ab4 <ADC_IRQHandler>
	...

08003ab8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003abc:	4b0e      	ldr	r3, [pc, #56]	; (8003af8 <HAL_Init+0x40>)
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4a0d      	ldr	r2, [pc, #52]	; (8003af8 <HAL_Init+0x40>)
 8003ac2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003ac6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003ac8:	4b0b      	ldr	r3, [pc, #44]	; (8003af8 <HAL_Init+0x40>)
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4a0a      	ldr	r2, [pc, #40]	; (8003af8 <HAL_Init+0x40>)
 8003ace:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003ad2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003ad4:	4b08      	ldr	r3, [pc, #32]	; (8003af8 <HAL_Init+0x40>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	4a07      	ldr	r2, [pc, #28]	; (8003af8 <HAL_Init+0x40>)
 8003ada:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ade:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003ae0:	2003      	movs	r0, #3
 8003ae2:	f000 f94f 	bl	8003d84 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003ae6:	200f      	movs	r0, #15
 8003ae8:	f000 f808 	bl	8003afc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003aec:	f7ff fd7a 	bl	80035e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003af0:	2300      	movs	r3, #0
}
 8003af2:	4618      	mov	r0, r3
 8003af4:	bd80      	pop	{r7, pc}
 8003af6:	bf00      	nop
 8003af8:	40023c00 	.word	0x40023c00

08003afc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b082      	sub	sp, #8
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003b04:	4b12      	ldr	r3, [pc, #72]	; (8003b50 <HAL_InitTick+0x54>)
 8003b06:	681a      	ldr	r2, [r3, #0]
 8003b08:	4b12      	ldr	r3, [pc, #72]	; (8003b54 <HAL_InitTick+0x58>)
 8003b0a:	781b      	ldrb	r3, [r3, #0]
 8003b0c:	4619      	mov	r1, r3
 8003b0e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003b12:	fbb3 f3f1 	udiv	r3, r3, r1
 8003b16:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	f000 f967 	bl	8003dee <HAL_SYSTICK_Config>
 8003b20:	4603      	mov	r3, r0
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d001      	beq.n	8003b2a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003b26:	2301      	movs	r3, #1
 8003b28:	e00e      	b.n	8003b48 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2b0f      	cmp	r3, #15
 8003b2e:	d80a      	bhi.n	8003b46 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003b30:	2200      	movs	r2, #0
 8003b32:	6879      	ldr	r1, [r7, #4]
 8003b34:	f04f 30ff 	mov.w	r0, #4294967295
 8003b38:	f000 f92f 	bl	8003d9a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003b3c:	4a06      	ldr	r2, [pc, #24]	; (8003b58 <HAL_InitTick+0x5c>)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003b42:	2300      	movs	r3, #0
 8003b44:	e000      	b.n	8003b48 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003b46:	2301      	movs	r3, #1
}
 8003b48:	4618      	mov	r0, r3
 8003b4a:	3708      	adds	r7, #8
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	bd80      	pop	{r7, pc}
 8003b50:	20000008 	.word	0x20000008
 8003b54:	20000010 	.word	0x20000010
 8003b58:	2000000c 	.word	0x2000000c

08003b5c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003b5c:	b480      	push	{r7}
 8003b5e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003b60:	4b06      	ldr	r3, [pc, #24]	; (8003b7c <HAL_IncTick+0x20>)
 8003b62:	781b      	ldrb	r3, [r3, #0]
 8003b64:	461a      	mov	r2, r3
 8003b66:	4b06      	ldr	r3, [pc, #24]	; (8003b80 <HAL_IncTick+0x24>)
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	4413      	add	r3, r2
 8003b6c:	4a04      	ldr	r2, [pc, #16]	; (8003b80 <HAL_IncTick+0x24>)
 8003b6e:	6013      	str	r3, [r2, #0]
}
 8003b70:	bf00      	nop
 8003b72:	46bd      	mov	sp, r7
 8003b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b78:	4770      	bx	lr
 8003b7a:	bf00      	nop
 8003b7c:	20000010 	.word	0x20000010
 8003b80:	20000598 	.word	0x20000598

08003b84 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003b84:	b480      	push	{r7}
 8003b86:	af00      	add	r7, sp, #0
  return uwTick;
 8003b88:	4b03      	ldr	r3, [pc, #12]	; (8003b98 <HAL_GetTick+0x14>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
}
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b94:	4770      	bx	lr
 8003b96:	bf00      	nop
 8003b98:	20000598 	.word	0x20000598

08003b9c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	b084      	sub	sp, #16
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003ba4:	f7ff ffee 	bl	8003b84 <HAL_GetTick>
 8003ba8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bb4:	d005      	beq.n	8003bc2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003bb6:	4b0a      	ldr	r3, [pc, #40]	; (8003be0 <HAL_Delay+0x44>)
 8003bb8:	781b      	ldrb	r3, [r3, #0]
 8003bba:	461a      	mov	r2, r3
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	4413      	add	r3, r2
 8003bc0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003bc2:	bf00      	nop
 8003bc4:	f7ff ffde 	bl	8003b84 <HAL_GetTick>
 8003bc8:	4602      	mov	r2, r0
 8003bca:	68bb      	ldr	r3, [r7, #8]
 8003bcc:	1ad3      	subs	r3, r2, r3
 8003bce:	68fa      	ldr	r2, [r7, #12]
 8003bd0:	429a      	cmp	r2, r3
 8003bd2:	d8f7      	bhi.n	8003bc4 <HAL_Delay+0x28>
  {
  }
}
 8003bd4:	bf00      	nop
 8003bd6:	bf00      	nop
 8003bd8:	3710      	adds	r7, #16
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	bd80      	pop	{r7, pc}
 8003bde:	bf00      	nop
 8003be0:	20000010 	.word	0x20000010

08003be4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003be4:	b480      	push	{r7}
 8003be6:	b085      	sub	sp, #20
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	f003 0307 	and.w	r3, r3, #7
 8003bf2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003bf4:	4b0c      	ldr	r3, [pc, #48]	; (8003c28 <__NVIC_SetPriorityGrouping+0x44>)
 8003bf6:	68db      	ldr	r3, [r3, #12]
 8003bf8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003bfa:	68ba      	ldr	r2, [r7, #8]
 8003bfc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003c00:	4013      	ands	r3, r2
 8003c02:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003c08:	68bb      	ldr	r3, [r7, #8]
 8003c0a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003c0c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003c10:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003c14:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003c16:	4a04      	ldr	r2, [pc, #16]	; (8003c28 <__NVIC_SetPriorityGrouping+0x44>)
 8003c18:	68bb      	ldr	r3, [r7, #8]
 8003c1a:	60d3      	str	r3, [r2, #12]
}
 8003c1c:	bf00      	nop
 8003c1e:	3714      	adds	r7, #20
 8003c20:	46bd      	mov	sp, r7
 8003c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c26:	4770      	bx	lr
 8003c28:	e000ed00 	.word	0xe000ed00

08003c2c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003c2c:	b480      	push	{r7}
 8003c2e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003c30:	4b04      	ldr	r3, [pc, #16]	; (8003c44 <__NVIC_GetPriorityGrouping+0x18>)
 8003c32:	68db      	ldr	r3, [r3, #12]
 8003c34:	0a1b      	lsrs	r3, r3, #8
 8003c36:	f003 0307 	and.w	r3, r3, #7
}
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c42:	4770      	bx	lr
 8003c44:	e000ed00 	.word	0xe000ed00

08003c48 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c48:	b480      	push	{r7}
 8003c4a:	b083      	sub	sp, #12
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	4603      	mov	r3, r0
 8003c50:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	db0b      	blt.n	8003c72 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003c5a:	79fb      	ldrb	r3, [r7, #7]
 8003c5c:	f003 021f 	and.w	r2, r3, #31
 8003c60:	4907      	ldr	r1, [pc, #28]	; (8003c80 <__NVIC_EnableIRQ+0x38>)
 8003c62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c66:	095b      	lsrs	r3, r3, #5
 8003c68:	2001      	movs	r0, #1
 8003c6a:	fa00 f202 	lsl.w	r2, r0, r2
 8003c6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003c72:	bf00      	nop
 8003c74:	370c      	adds	r7, #12
 8003c76:	46bd      	mov	sp, r7
 8003c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7c:	4770      	bx	lr
 8003c7e:	bf00      	nop
 8003c80:	e000e100 	.word	0xe000e100

08003c84 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003c84:	b480      	push	{r7}
 8003c86:	b083      	sub	sp, #12
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	4603      	mov	r3, r0
 8003c8c:	6039      	str	r1, [r7, #0]
 8003c8e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	db0a      	blt.n	8003cae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	b2da      	uxtb	r2, r3
 8003c9c:	490c      	ldr	r1, [pc, #48]	; (8003cd0 <__NVIC_SetPriority+0x4c>)
 8003c9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ca2:	0112      	lsls	r2, r2, #4
 8003ca4:	b2d2      	uxtb	r2, r2
 8003ca6:	440b      	add	r3, r1
 8003ca8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003cac:	e00a      	b.n	8003cc4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	b2da      	uxtb	r2, r3
 8003cb2:	4908      	ldr	r1, [pc, #32]	; (8003cd4 <__NVIC_SetPriority+0x50>)
 8003cb4:	79fb      	ldrb	r3, [r7, #7]
 8003cb6:	f003 030f 	and.w	r3, r3, #15
 8003cba:	3b04      	subs	r3, #4
 8003cbc:	0112      	lsls	r2, r2, #4
 8003cbe:	b2d2      	uxtb	r2, r2
 8003cc0:	440b      	add	r3, r1
 8003cc2:	761a      	strb	r2, [r3, #24]
}
 8003cc4:	bf00      	nop
 8003cc6:	370c      	adds	r7, #12
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cce:	4770      	bx	lr
 8003cd0:	e000e100 	.word	0xe000e100
 8003cd4:	e000ed00 	.word	0xe000ed00

08003cd8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003cd8:	b480      	push	{r7}
 8003cda:	b089      	sub	sp, #36	; 0x24
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	60f8      	str	r0, [r7, #12]
 8003ce0:	60b9      	str	r1, [r7, #8]
 8003ce2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	f003 0307 	and.w	r3, r3, #7
 8003cea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003cec:	69fb      	ldr	r3, [r7, #28]
 8003cee:	f1c3 0307 	rsb	r3, r3, #7
 8003cf2:	2b04      	cmp	r3, #4
 8003cf4:	bf28      	it	cs
 8003cf6:	2304      	movcs	r3, #4
 8003cf8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003cfa:	69fb      	ldr	r3, [r7, #28]
 8003cfc:	3304      	adds	r3, #4
 8003cfe:	2b06      	cmp	r3, #6
 8003d00:	d902      	bls.n	8003d08 <NVIC_EncodePriority+0x30>
 8003d02:	69fb      	ldr	r3, [r7, #28]
 8003d04:	3b03      	subs	r3, #3
 8003d06:	e000      	b.n	8003d0a <NVIC_EncodePriority+0x32>
 8003d08:	2300      	movs	r3, #0
 8003d0a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d0c:	f04f 32ff 	mov.w	r2, #4294967295
 8003d10:	69bb      	ldr	r3, [r7, #24]
 8003d12:	fa02 f303 	lsl.w	r3, r2, r3
 8003d16:	43da      	mvns	r2, r3
 8003d18:	68bb      	ldr	r3, [r7, #8]
 8003d1a:	401a      	ands	r2, r3
 8003d1c:	697b      	ldr	r3, [r7, #20]
 8003d1e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003d20:	f04f 31ff 	mov.w	r1, #4294967295
 8003d24:	697b      	ldr	r3, [r7, #20]
 8003d26:	fa01 f303 	lsl.w	r3, r1, r3
 8003d2a:	43d9      	mvns	r1, r3
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d30:	4313      	orrs	r3, r2
         );
}
 8003d32:	4618      	mov	r0, r3
 8003d34:	3724      	adds	r7, #36	; 0x24
 8003d36:	46bd      	mov	sp, r7
 8003d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3c:	4770      	bx	lr
	...

08003d40 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b082      	sub	sp, #8
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	3b01      	subs	r3, #1
 8003d4c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003d50:	d301      	bcc.n	8003d56 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003d52:	2301      	movs	r3, #1
 8003d54:	e00f      	b.n	8003d76 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003d56:	4a0a      	ldr	r2, [pc, #40]	; (8003d80 <SysTick_Config+0x40>)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	3b01      	subs	r3, #1
 8003d5c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003d5e:	210f      	movs	r1, #15
 8003d60:	f04f 30ff 	mov.w	r0, #4294967295
 8003d64:	f7ff ff8e 	bl	8003c84 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003d68:	4b05      	ldr	r3, [pc, #20]	; (8003d80 <SysTick_Config+0x40>)
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003d6e:	4b04      	ldr	r3, [pc, #16]	; (8003d80 <SysTick_Config+0x40>)
 8003d70:	2207      	movs	r2, #7
 8003d72:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003d74:	2300      	movs	r3, #0
}
 8003d76:	4618      	mov	r0, r3
 8003d78:	3708      	adds	r7, #8
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	bd80      	pop	{r7, pc}
 8003d7e:	bf00      	nop
 8003d80:	e000e010 	.word	0xe000e010

08003d84 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	b082      	sub	sp, #8
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003d8c:	6878      	ldr	r0, [r7, #4]
 8003d8e:	f7ff ff29 	bl	8003be4 <__NVIC_SetPriorityGrouping>
}
 8003d92:	bf00      	nop
 8003d94:	3708      	adds	r7, #8
 8003d96:	46bd      	mov	sp, r7
 8003d98:	bd80      	pop	{r7, pc}

08003d9a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003d9a:	b580      	push	{r7, lr}
 8003d9c:	b086      	sub	sp, #24
 8003d9e:	af00      	add	r7, sp, #0
 8003da0:	4603      	mov	r3, r0
 8003da2:	60b9      	str	r1, [r7, #8]
 8003da4:	607a      	str	r2, [r7, #4]
 8003da6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003da8:	2300      	movs	r3, #0
 8003daa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003dac:	f7ff ff3e 	bl	8003c2c <__NVIC_GetPriorityGrouping>
 8003db0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003db2:	687a      	ldr	r2, [r7, #4]
 8003db4:	68b9      	ldr	r1, [r7, #8]
 8003db6:	6978      	ldr	r0, [r7, #20]
 8003db8:	f7ff ff8e 	bl	8003cd8 <NVIC_EncodePriority>
 8003dbc:	4602      	mov	r2, r0
 8003dbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003dc2:	4611      	mov	r1, r2
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	f7ff ff5d 	bl	8003c84 <__NVIC_SetPriority>
}
 8003dca:	bf00      	nop
 8003dcc:	3718      	adds	r7, #24
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	bd80      	pop	{r7, pc}

08003dd2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003dd2:	b580      	push	{r7, lr}
 8003dd4:	b082      	sub	sp, #8
 8003dd6:	af00      	add	r7, sp, #0
 8003dd8:	4603      	mov	r3, r0
 8003dda:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003ddc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003de0:	4618      	mov	r0, r3
 8003de2:	f7ff ff31 	bl	8003c48 <__NVIC_EnableIRQ>
}
 8003de6:	bf00      	nop
 8003de8:	3708      	adds	r7, #8
 8003dea:	46bd      	mov	sp, r7
 8003dec:	bd80      	pop	{r7, pc}

08003dee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003dee:	b580      	push	{r7, lr}
 8003df0:	b082      	sub	sp, #8
 8003df2:	af00      	add	r7, sp, #0
 8003df4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003df6:	6878      	ldr	r0, [r7, #4]
 8003df8:	f7ff ffa2 	bl	8003d40 <SysTick_Config>
 8003dfc:	4603      	mov	r3, r0
}
 8003dfe:	4618      	mov	r0, r3
 8003e00:	3708      	adds	r7, #8
 8003e02:	46bd      	mov	sp, r7
 8003e04:	bd80      	pop	{r7, pc}
	...

08003e08 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003e08:	b480      	push	{r7}
 8003e0a:	b089      	sub	sp, #36	; 0x24
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
 8003e10:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003e12:	2300      	movs	r3, #0
 8003e14:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003e16:	2300      	movs	r3, #0
 8003e18:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003e1e:	2300      	movs	r3, #0
 8003e20:	61fb      	str	r3, [r7, #28]
 8003e22:	e16b      	b.n	80040fc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003e24:	2201      	movs	r2, #1
 8003e26:	69fb      	ldr	r3, [r7, #28]
 8003e28:	fa02 f303 	lsl.w	r3, r2, r3
 8003e2c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003e2e:	683b      	ldr	r3, [r7, #0]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	697a      	ldr	r2, [r7, #20]
 8003e34:	4013      	ands	r3, r2
 8003e36:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003e38:	693a      	ldr	r2, [r7, #16]
 8003e3a:	697b      	ldr	r3, [r7, #20]
 8003e3c:	429a      	cmp	r2, r3
 8003e3e:	f040 815a 	bne.w	80040f6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003e42:	683b      	ldr	r3, [r7, #0]
 8003e44:	685b      	ldr	r3, [r3, #4]
 8003e46:	f003 0303 	and.w	r3, r3, #3
 8003e4a:	2b01      	cmp	r3, #1
 8003e4c:	d005      	beq.n	8003e5a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	685b      	ldr	r3, [r3, #4]
 8003e52:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003e56:	2b02      	cmp	r3, #2
 8003e58:	d130      	bne.n	8003ebc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	689b      	ldr	r3, [r3, #8]
 8003e5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003e60:	69fb      	ldr	r3, [r7, #28]
 8003e62:	005b      	lsls	r3, r3, #1
 8003e64:	2203      	movs	r2, #3
 8003e66:	fa02 f303 	lsl.w	r3, r2, r3
 8003e6a:	43db      	mvns	r3, r3
 8003e6c:	69ba      	ldr	r2, [r7, #24]
 8003e6e:	4013      	ands	r3, r2
 8003e70:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	68da      	ldr	r2, [r3, #12]
 8003e76:	69fb      	ldr	r3, [r7, #28]
 8003e78:	005b      	lsls	r3, r3, #1
 8003e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e7e:	69ba      	ldr	r2, [r7, #24]
 8003e80:	4313      	orrs	r3, r2
 8003e82:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	69ba      	ldr	r2, [r7, #24]
 8003e88:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	685b      	ldr	r3, [r3, #4]
 8003e8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003e90:	2201      	movs	r2, #1
 8003e92:	69fb      	ldr	r3, [r7, #28]
 8003e94:	fa02 f303 	lsl.w	r3, r2, r3
 8003e98:	43db      	mvns	r3, r3
 8003e9a:	69ba      	ldr	r2, [r7, #24]
 8003e9c:	4013      	ands	r3, r2
 8003e9e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003ea0:	683b      	ldr	r3, [r7, #0]
 8003ea2:	685b      	ldr	r3, [r3, #4]
 8003ea4:	091b      	lsrs	r3, r3, #4
 8003ea6:	f003 0201 	and.w	r2, r3, #1
 8003eaa:	69fb      	ldr	r3, [r7, #28]
 8003eac:	fa02 f303 	lsl.w	r3, r2, r3
 8003eb0:	69ba      	ldr	r2, [r7, #24]
 8003eb2:	4313      	orrs	r3, r2
 8003eb4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	69ba      	ldr	r2, [r7, #24]
 8003eba:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	685b      	ldr	r3, [r3, #4]
 8003ec0:	f003 0303 	and.w	r3, r3, #3
 8003ec4:	2b03      	cmp	r3, #3
 8003ec6:	d017      	beq.n	8003ef8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	68db      	ldr	r3, [r3, #12]
 8003ecc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003ece:	69fb      	ldr	r3, [r7, #28]
 8003ed0:	005b      	lsls	r3, r3, #1
 8003ed2:	2203      	movs	r2, #3
 8003ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ed8:	43db      	mvns	r3, r3
 8003eda:	69ba      	ldr	r2, [r7, #24]
 8003edc:	4013      	ands	r3, r2
 8003ede:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	689a      	ldr	r2, [r3, #8]
 8003ee4:	69fb      	ldr	r3, [r7, #28]
 8003ee6:	005b      	lsls	r3, r3, #1
 8003ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8003eec:	69ba      	ldr	r2, [r7, #24]
 8003eee:	4313      	orrs	r3, r2
 8003ef0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	69ba      	ldr	r2, [r7, #24]
 8003ef6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	685b      	ldr	r3, [r3, #4]
 8003efc:	f003 0303 	and.w	r3, r3, #3
 8003f00:	2b02      	cmp	r3, #2
 8003f02:	d123      	bne.n	8003f4c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003f04:	69fb      	ldr	r3, [r7, #28]
 8003f06:	08da      	lsrs	r2, r3, #3
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	3208      	adds	r2, #8
 8003f0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f10:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003f12:	69fb      	ldr	r3, [r7, #28]
 8003f14:	f003 0307 	and.w	r3, r3, #7
 8003f18:	009b      	lsls	r3, r3, #2
 8003f1a:	220f      	movs	r2, #15
 8003f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f20:	43db      	mvns	r3, r3
 8003f22:	69ba      	ldr	r2, [r7, #24]
 8003f24:	4013      	ands	r3, r2
 8003f26:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	691a      	ldr	r2, [r3, #16]
 8003f2c:	69fb      	ldr	r3, [r7, #28]
 8003f2e:	f003 0307 	and.w	r3, r3, #7
 8003f32:	009b      	lsls	r3, r3, #2
 8003f34:	fa02 f303 	lsl.w	r3, r2, r3
 8003f38:	69ba      	ldr	r2, [r7, #24]
 8003f3a:	4313      	orrs	r3, r2
 8003f3c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003f3e:	69fb      	ldr	r3, [r7, #28]
 8003f40:	08da      	lsrs	r2, r3, #3
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	3208      	adds	r2, #8
 8003f46:	69b9      	ldr	r1, [r7, #24]
 8003f48:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003f52:	69fb      	ldr	r3, [r7, #28]
 8003f54:	005b      	lsls	r3, r3, #1
 8003f56:	2203      	movs	r2, #3
 8003f58:	fa02 f303 	lsl.w	r3, r2, r3
 8003f5c:	43db      	mvns	r3, r3
 8003f5e:	69ba      	ldr	r2, [r7, #24]
 8003f60:	4013      	ands	r3, r2
 8003f62:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	685b      	ldr	r3, [r3, #4]
 8003f68:	f003 0203 	and.w	r2, r3, #3
 8003f6c:	69fb      	ldr	r3, [r7, #28]
 8003f6e:	005b      	lsls	r3, r3, #1
 8003f70:	fa02 f303 	lsl.w	r3, r2, r3
 8003f74:	69ba      	ldr	r2, [r7, #24]
 8003f76:	4313      	orrs	r3, r2
 8003f78:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	69ba      	ldr	r2, [r7, #24]
 8003f7e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	685b      	ldr	r3, [r3, #4]
 8003f84:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	f000 80b4 	beq.w	80040f6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f8e:	2300      	movs	r3, #0
 8003f90:	60fb      	str	r3, [r7, #12]
 8003f92:	4b60      	ldr	r3, [pc, #384]	; (8004114 <HAL_GPIO_Init+0x30c>)
 8003f94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f96:	4a5f      	ldr	r2, [pc, #380]	; (8004114 <HAL_GPIO_Init+0x30c>)
 8003f98:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003f9c:	6453      	str	r3, [r2, #68]	; 0x44
 8003f9e:	4b5d      	ldr	r3, [pc, #372]	; (8004114 <HAL_GPIO_Init+0x30c>)
 8003fa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fa2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003fa6:	60fb      	str	r3, [r7, #12]
 8003fa8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003faa:	4a5b      	ldr	r2, [pc, #364]	; (8004118 <HAL_GPIO_Init+0x310>)
 8003fac:	69fb      	ldr	r3, [r7, #28]
 8003fae:	089b      	lsrs	r3, r3, #2
 8003fb0:	3302      	adds	r3, #2
 8003fb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003fb8:	69fb      	ldr	r3, [r7, #28]
 8003fba:	f003 0303 	and.w	r3, r3, #3
 8003fbe:	009b      	lsls	r3, r3, #2
 8003fc0:	220f      	movs	r2, #15
 8003fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8003fc6:	43db      	mvns	r3, r3
 8003fc8:	69ba      	ldr	r2, [r7, #24]
 8003fca:	4013      	ands	r3, r2
 8003fcc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	4a52      	ldr	r2, [pc, #328]	; (800411c <HAL_GPIO_Init+0x314>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d02b      	beq.n	800402e <HAL_GPIO_Init+0x226>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	4a51      	ldr	r2, [pc, #324]	; (8004120 <HAL_GPIO_Init+0x318>)
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d025      	beq.n	800402a <HAL_GPIO_Init+0x222>
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	4a50      	ldr	r2, [pc, #320]	; (8004124 <HAL_GPIO_Init+0x31c>)
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d01f      	beq.n	8004026 <HAL_GPIO_Init+0x21e>
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	4a4f      	ldr	r2, [pc, #316]	; (8004128 <HAL_GPIO_Init+0x320>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d019      	beq.n	8004022 <HAL_GPIO_Init+0x21a>
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	4a4e      	ldr	r2, [pc, #312]	; (800412c <HAL_GPIO_Init+0x324>)
 8003ff2:	4293      	cmp	r3, r2
 8003ff4:	d013      	beq.n	800401e <HAL_GPIO_Init+0x216>
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	4a4d      	ldr	r2, [pc, #308]	; (8004130 <HAL_GPIO_Init+0x328>)
 8003ffa:	4293      	cmp	r3, r2
 8003ffc:	d00d      	beq.n	800401a <HAL_GPIO_Init+0x212>
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	4a4c      	ldr	r2, [pc, #304]	; (8004134 <HAL_GPIO_Init+0x32c>)
 8004002:	4293      	cmp	r3, r2
 8004004:	d007      	beq.n	8004016 <HAL_GPIO_Init+0x20e>
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	4a4b      	ldr	r2, [pc, #300]	; (8004138 <HAL_GPIO_Init+0x330>)
 800400a:	4293      	cmp	r3, r2
 800400c:	d101      	bne.n	8004012 <HAL_GPIO_Init+0x20a>
 800400e:	2307      	movs	r3, #7
 8004010:	e00e      	b.n	8004030 <HAL_GPIO_Init+0x228>
 8004012:	2308      	movs	r3, #8
 8004014:	e00c      	b.n	8004030 <HAL_GPIO_Init+0x228>
 8004016:	2306      	movs	r3, #6
 8004018:	e00a      	b.n	8004030 <HAL_GPIO_Init+0x228>
 800401a:	2305      	movs	r3, #5
 800401c:	e008      	b.n	8004030 <HAL_GPIO_Init+0x228>
 800401e:	2304      	movs	r3, #4
 8004020:	e006      	b.n	8004030 <HAL_GPIO_Init+0x228>
 8004022:	2303      	movs	r3, #3
 8004024:	e004      	b.n	8004030 <HAL_GPIO_Init+0x228>
 8004026:	2302      	movs	r3, #2
 8004028:	e002      	b.n	8004030 <HAL_GPIO_Init+0x228>
 800402a:	2301      	movs	r3, #1
 800402c:	e000      	b.n	8004030 <HAL_GPIO_Init+0x228>
 800402e:	2300      	movs	r3, #0
 8004030:	69fa      	ldr	r2, [r7, #28]
 8004032:	f002 0203 	and.w	r2, r2, #3
 8004036:	0092      	lsls	r2, r2, #2
 8004038:	4093      	lsls	r3, r2
 800403a:	69ba      	ldr	r2, [r7, #24]
 800403c:	4313      	orrs	r3, r2
 800403e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004040:	4935      	ldr	r1, [pc, #212]	; (8004118 <HAL_GPIO_Init+0x310>)
 8004042:	69fb      	ldr	r3, [r7, #28]
 8004044:	089b      	lsrs	r3, r3, #2
 8004046:	3302      	adds	r3, #2
 8004048:	69ba      	ldr	r2, [r7, #24]
 800404a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800404e:	4b3b      	ldr	r3, [pc, #236]	; (800413c <HAL_GPIO_Init+0x334>)
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004054:	693b      	ldr	r3, [r7, #16]
 8004056:	43db      	mvns	r3, r3
 8004058:	69ba      	ldr	r2, [r7, #24]
 800405a:	4013      	ands	r3, r2
 800405c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800405e:	683b      	ldr	r3, [r7, #0]
 8004060:	685b      	ldr	r3, [r3, #4]
 8004062:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004066:	2b00      	cmp	r3, #0
 8004068:	d003      	beq.n	8004072 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800406a:	69ba      	ldr	r2, [r7, #24]
 800406c:	693b      	ldr	r3, [r7, #16]
 800406e:	4313      	orrs	r3, r2
 8004070:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004072:	4a32      	ldr	r2, [pc, #200]	; (800413c <HAL_GPIO_Init+0x334>)
 8004074:	69bb      	ldr	r3, [r7, #24]
 8004076:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004078:	4b30      	ldr	r3, [pc, #192]	; (800413c <HAL_GPIO_Init+0x334>)
 800407a:	685b      	ldr	r3, [r3, #4]
 800407c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800407e:	693b      	ldr	r3, [r7, #16]
 8004080:	43db      	mvns	r3, r3
 8004082:	69ba      	ldr	r2, [r7, #24]
 8004084:	4013      	ands	r3, r2
 8004086:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	685b      	ldr	r3, [r3, #4]
 800408c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004090:	2b00      	cmp	r3, #0
 8004092:	d003      	beq.n	800409c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004094:	69ba      	ldr	r2, [r7, #24]
 8004096:	693b      	ldr	r3, [r7, #16]
 8004098:	4313      	orrs	r3, r2
 800409a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800409c:	4a27      	ldr	r2, [pc, #156]	; (800413c <HAL_GPIO_Init+0x334>)
 800409e:	69bb      	ldr	r3, [r7, #24]
 80040a0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80040a2:	4b26      	ldr	r3, [pc, #152]	; (800413c <HAL_GPIO_Init+0x334>)
 80040a4:	689b      	ldr	r3, [r3, #8]
 80040a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040a8:	693b      	ldr	r3, [r7, #16]
 80040aa:	43db      	mvns	r3, r3
 80040ac:	69ba      	ldr	r2, [r7, #24]
 80040ae:	4013      	ands	r3, r2
 80040b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80040b2:	683b      	ldr	r3, [r7, #0]
 80040b4:	685b      	ldr	r3, [r3, #4]
 80040b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d003      	beq.n	80040c6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80040be:	69ba      	ldr	r2, [r7, #24]
 80040c0:	693b      	ldr	r3, [r7, #16]
 80040c2:	4313      	orrs	r3, r2
 80040c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80040c6:	4a1d      	ldr	r2, [pc, #116]	; (800413c <HAL_GPIO_Init+0x334>)
 80040c8:	69bb      	ldr	r3, [r7, #24]
 80040ca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80040cc:	4b1b      	ldr	r3, [pc, #108]	; (800413c <HAL_GPIO_Init+0x334>)
 80040ce:	68db      	ldr	r3, [r3, #12]
 80040d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040d2:	693b      	ldr	r3, [r7, #16]
 80040d4:	43db      	mvns	r3, r3
 80040d6:	69ba      	ldr	r2, [r7, #24]
 80040d8:	4013      	ands	r3, r2
 80040da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	685b      	ldr	r3, [r3, #4]
 80040e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d003      	beq.n	80040f0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80040e8:	69ba      	ldr	r2, [r7, #24]
 80040ea:	693b      	ldr	r3, [r7, #16]
 80040ec:	4313      	orrs	r3, r2
 80040ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80040f0:	4a12      	ldr	r2, [pc, #72]	; (800413c <HAL_GPIO_Init+0x334>)
 80040f2:	69bb      	ldr	r3, [r7, #24]
 80040f4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80040f6:	69fb      	ldr	r3, [r7, #28]
 80040f8:	3301      	adds	r3, #1
 80040fa:	61fb      	str	r3, [r7, #28]
 80040fc:	69fb      	ldr	r3, [r7, #28]
 80040fe:	2b0f      	cmp	r3, #15
 8004100:	f67f ae90 	bls.w	8003e24 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004104:	bf00      	nop
 8004106:	bf00      	nop
 8004108:	3724      	adds	r7, #36	; 0x24
 800410a:	46bd      	mov	sp, r7
 800410c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004110:	4770      	bx	lr
 8004112:	bf00      	nop
 8004114:	40023800 	.word	0x40023800
 8004118:	40013800 	.word	0x40013800
 800411c:	40020000 	.word	0x40020000
 8004120:	40020400 	.word	0x40020400
 8004124:	40020800 	.word	0x40020800
 8004128:	40020c00 	.word	0x40020c00
 800412c:	40021000 	.word	0x40021000
 8004130:	40021400 	.word	0x40021400
 8004134:	40021800 	.word	0x40021800
 8004138:	40021c00 	.word	0x40021c00
 800413c:	40013c00 	.word	0x40013c00

08004140 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004140:	b480      	push	{r7}
 8004142:	b083      	sub	sp, #12
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
 8004148:	460b      	mov	r3, r1
 800414a:	807b      	strh	r3, [r7, #2]
 800414c:	4613      	mov	r3, r2
 800414e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004150:	787b      	ldrb	r3, [r7, #1]
 8004152:	2b00      	cmp	r3, #0
 8004154:	d003      	beq.n	800415e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004156:	887a      	ldrh	r2, [r7, #2]
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800415c:	e003      	b.n	8004166 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800415e:	887b      	ldrh	r3, [r7, #2]
 8004160:	041a      	lsls	r2, r3, #16
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	619a      	str	r2, [r3, #24]
}
 8004166:	bf00      	nop
 8004168:	370c      	adds	r7, #12
 800416a:	46bd      	mov	sp, r7
 800416c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004170:	4770      	bx	lr
	...

08004174 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b084      	sub	sp, #16
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d101      	bne.n	8004186 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004182:	2301      	movs	r3, #1
 8004184:	e12b      	b.n	80043de <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800418c:	b2db      	uxtb	r3, r3
 800418e:	2b00      	cmp	r3, #0
 8004190:	d106      	bne.n	80041a0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2200      	movs	r2, #0
 8004196:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800419a:	6878      	ldr	r0, [r7, #4]
 800419c:	f7fe f8e4 	bl	8002368 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2224      	movs	r2, #36	; 0x24
 80041a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	681a      	ldr	r2, [r3, #0]
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f022 0201 	bic.w	r2, r2, #1
 80041b6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	681a      	ldr	r2, [r3, #0]
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80041c6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	681a      	ldr	r2, [r3, #0]
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80041d6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80041d8:	f000 ff06 	bl	8004fe8 <HAL_RCC_GetPCLK1Freq>
 80041dc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	685b      	ldr	r3, [r3, #4]
 80041e2:	4a81      	ldr	r2, [pc, #516]	; (80043e8 <HAL_I2C_Init+0x274>)
 80041e4:	4293      	cmp	r3, r2
 80041e6:	d807      	bhi.n	80041f8 <HAL_I2C_Init+0x84>
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	4a80      	ldr	r2, [pc, #512]	; (80043ec <HAL_I2C_Init+0x278>)
 80041ec:	4293      	cmp	r3, r2
 80041ee:	bf94      	ite	ls
 80041f0:	2301      	movls	r3, #1
 80041f2:	2300      	movhi	r3, #0
 80041f4:	b2db      	uxtb	r3, r3
 80041f6:	e006      	b.n	8004206 <HAL_I2C_Init+0x92>
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	4a7d      	ldr	r2, [pc, #500]	; (80043f0 <HAL_I2C_Init+0x27c>)
 80041fc:	4293      	cmp	r3, r2
 80041fe:	bf94      	ite	ls
 8004200:	2301      	movls	r3, #1
 8004202:	2300      	movhi	r3, #0
 8004204:	b2db      	uxtb	r3, r3
 8004206:	2b00      	cmp	r3, #0
 8004208:	d001      	beq.n	800420e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800420a:	2301      	movs	r3, #1
 800420c:	e0e7      	b.n	80043de <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	4a78      	ldr	r2, [pc, #480]	; (80043f4 <HAL_I2C_Init+0x280>)
 8004212:	fba2 2303 	umull	r2, r3, r2, r3
 8004216:	0c9b      	lsrs	r3, r3, #18
 8004218:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	685b      	ldr	r3, [r3, #4]
 8004220:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	68ba      	ldr	r2, [r7, #8]
 800422a:	430a      	orrs	r2, r1
 800422c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	6a1b      	ldr	r3, [r3, #32]
 8004234:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	685b      	ldr	r3, [r3, #4]
 800423c:	4a6a      	ldr	r2, [pc, #424]	; (80043e8 <HAL_I2C_Init+0x274>)
 800423e:	4293      	cmp	r3, r2
 8004240:	d802      	bhi.n	8004248 <HAL_I2C_Init+0xd4>
 8004242:	68bb      	ldr	r3, [r7, #8]
 8004244:	3301      	adds	r3, #1
 8004246:	e009      	b.n	800425c <HAL_I2C_Init+0xe8>
 8004248:	68bb      	ldr	r3, [r7, #8]
 800424a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800424e:	fb02 f303 	mul.w	r3, r2, r3
 8004252:	4a69      	ldr	r2, [pc, #420]	; (80043f8 <HAL_I2C_Init+0x284>)
 8004254:	fba2 2303 	umull	r2, r3, r2, r3
 8004258:	099b      	lsrs	r3, r3, #6
 800425a:	3301      	adds	r3, #1
 800425c:	687a      	ldr	r2, [r7, #4]
 800425e:	6812      	ldr	r2, [r2, #0]
 8004260:	430b      	orrs	r3, r1
 8004262:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	69db      	ldr	r3, [r3, #28]
 800426a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800426e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	685b      	ldr	r3, [r3, #4]
 8004276:	495c      	ldr	r1, [pc, #368]	; (80043e8 <HAL_I2C_Init+0x274>)
 8004278:	428b      	cmp	r3, r1
 800427a:	d819      	bhi.n	80042b0 <HAL_I2C_Init+0x13c>
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	1e59      	subs	r1, r3, #1
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	685b      	ldr	r3, [r3, #4]
 8004284:	005b      	lsls	r3, r3, #1
 8004286:	fbb1 f3f3 	udiv	r3, r1, r3
 800428a:	1c59      	adds	r1, r3, #1
 800428c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004290:	400b      	ands	r3, r1
 8004292:	2b00      	cmp	r3, #0
 8004294:	d00a      	beq.n	80042ac <HAL_I2C_Init+0x138>
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	1e59      	subs	r1, r3, #1
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	685b      	ldr	r3, [r3, #4]
 800429e:	005b      	lsls	r3, r3, #1
 80042a0:	fbb1 f3f3 	udiv	r3, r1, r3
 80042a4:	3301      	adds	r3, #1
 80042a6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80042aa:	e051      	b.n	8004350 <HAL_I2C_Init+0x1dc>
 80042ac:	2304      	movs	r3, #4
 80042ae:	e04f      	b.n	8004350 <HAL_I2C_Init+0x1dc>
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	689b      	ldr	r3, [r3, #8]
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d111      	bne.n	80042dc <HAL_I2C_Init+0x168>
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	1e58      	subs	r0, r3, #1
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	6859      	ldr	r1, [r3, #4]
 80042c0:	460b      	mov	r3, r1
 80042c2:	005b      	lsls	r3, r3, #1
 80042c4:	440b      	add	r3, r1
 80042c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80042ca:	3301      	adds	r3, #1
 80042cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	bf0c      	ite	eq
 80042d4:	2301      	moveq	r3, #1
 80042d6:	2300      	movne	r3, #0
 80042d8:	b2db      	uxtb	r3, r3
 80042da:	e012      	b.n	8004302 <HAL_I2C_Init+0x18e>
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	1e58      	subs	r0, r3, #1
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	6859      	ldr	r1, [r3, #4]
 80042e4:	460b      	mov	r3, r1
 80042e6:	009b      	lsls	r3, r3, #2
 80042e8:	440b      	add	r3, r1
 80042ea:	0099      	lsls	r1, r3, #2
 80042ec:	440b      	add	r3, r1
 80042ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80042f2:	3301      	adds	r3, #1
 80042f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	bf0c      	ite	eq
 80042fc:	2301      	moveq	r3, #1
 80042fe:	2300      	movne	r3, #0
 8004300:	b2db      	uxtb	r3, r3
 8004302:	2b00      	cmp	r3, #0
 8004304:	d001      	beq.n	800430a <HAL_I2C_Init+0x196>
 8004306:	2301      	movs	r3, #1
 8004308:	e022      	b.n	8004350 <HAL_I2C_Init+0x1dc>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	689b      	ldr	r3, [r3, #8]
 800430e:	2b00      	cmp	r3, #0
 8004310:	d10e      	bne.n	8004330 <HAL_I2C_Init+0x1bc>
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	1e58      	subs	r0, r3, #1
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6859      	ldr	r1, [r3, #4]
 800431a:	460b      	mov	r3, r1
 800431c:	005b      	lsls	r3, r3, #1
 800431e:	440b      	add	r3, r1
 8004320:	fbb0 f3f3 	udiv	r3, r0, r3
 8004324:	3301      	adds	r3, #1
 8004326:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800432a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800432e:	e00f      	b.n	8004350 <HAL_I2C_Init+0x1dc>
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	1e58      	subs	r0, r3, #1
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6859      	ldr	r1, [r3, #4]
 8004338:	460b      	mov	r3, r1
 800433a:	009b      	lsls	r3, r3, #2
 800433c:	440b      	add	r3, r1
 800433e:	0099      	lsls	r1, r3, #2
 8004340:	440b      	add	r3, r1
 8004342:	fbb0 f3f3 	udiv	r3, r0, r3
 8004346:	3301      	adds	r3, #1
 8004348:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800434c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004350:	6879      	ldr	r1, [r7, #4]
 8004352:	6809      	ldr	r1, [r1, #0]
 8004354:	4313      	orrs	r3, r2
 8004356:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	69da      	ldr	r2, [r3, #28]
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6a1b      	ldr	r3, [r3, #32]
 800436a:	431a      	orrs	r2, r3
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	430a      	orrs	r2, r1
 8004372:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	689b      	ldr	r3, [r3, #8]
 800437a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800437e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004382:	687a      	ldr	r2, [r7, #4]
 8004384:	6911      	ldr	r1, [r2, #16]
 8004386:	687a      	ldr	r2, [r7, #4]
 8004388:	68d2      	ldr	r2, [r2, #12]
 800438a:	4311      	orrs	r1, r2
 800438c:	687a      	ldr	r2, [r7, #4]
 800438e:	6812      	ldr	r2, [r2, #0]
 8004390:	430b      	orrs	r3, r1
 8004392:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	68db      	ldr	r3, [r3, #12]
 800439a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	695a      	ldr	r2, [r3, #20]
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	699b      	ldr	r3, [r3, #24]
 80043a6:	431a      	orrs	r2, r3
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	430a      	orrs	r2, r1
 80043ae:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	681a      	ldr	r2, [r3, #0]
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f042 0201 	orr.w	r2, r2, #1
 80043be:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2200      	movs	r2, #0
 80043c4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2220      	movs	r2, #32
 80043ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2200      	movs	r2, #0
 80043d2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2200      	movs	r2, #0
 80043d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80043dc:	2300      	movs	r3, #0
}
 80043de:	4618      	mov	r0, r3
 80043e0:	3710      	adds	r7, #16
 80043e2:	46bd      	mov	sp, r7
 80043e4:	bd80      	pop	{r7, pc}
 80043e6:	bf00      	nop
 80043e8:	000186a0 	.word	0x000186a0
 80043ec:	001e847f 	.word	0x001e847f
 80043f0:	003d08ff 	.word	0x003d08ff
 80043f4:	431bde83 	.word	0x431bde83
 80043f8:	10624dd3 	.word	0x10624dd3

080043fc <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80043fc:	b580      	push	{r7, lr}
 80043fe:	b08a      	sub	sp, #40	; 0x28
 8004400:	af02      	add	r7, sp, #8
 8004402:	60f8      	str	r0, [r7, #12]
 8004404:	607a      	str	r2, [r7, #4]
 8004406:	603b      	str	r3, [r7, #0]
 8004408:	460b      	mov	r3, r1
 800440a:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 800440c:	f7ff fbba 	bl	8003b84 <HAL_GetTick>
 8004410:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8004412:	2301      	movs	r3, #1
 8004414:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800441c:	b2db      	uxtb	r3, r3
 800441e:	2b20      	cmp	r3, #32
 8004420:	f040 8111 	bne.w	8004646 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004424:	69fb      	ldr	r3, [r7, #28]
 8004426:	9300      	str	r3, [sp, #0]
 8004428:	2319      	movs	r3, #25
 800442a:	2201      	movs	r2, #1
 800442c:	4988      	ldr	r1, [pc, #544]	; (8004650 <HAL_I2C_IsDeviceReady+0x254>)
 800442e:	68f8      	ldr	r0, [r7, #12]
 8004430:	f000 f912 	bl	8004658 <I2C_WaitOnFlagUntilTimeout>
 8004434:	4603      	mov	r3, r0
 8004436:	2b00      	cmp	r3, #0
 8004438:	d001      	beq.n	800443e <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800443a:	2302      	movs	r3, #2
 800443c:	e104      	b.n	8004648 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004444:	2b01      	cmp	r3, #1
 8004446:	d101      	bne.n	800444c <HAL_I2C_IsDeviceReady+0x50>
 8004448:	2302      	movs	r3, #2
 800444a:	e0fd      	b.n	8004648 <HAL_I2C_IsDeviceReady+0x24c>
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	2201      	movs	r2, #1
 8004450:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f003 0301 	and.w	r3, r3, #1
 800445e:	2b01      	cmp	r3, #1
 8004460:	d007      	beq.n	8004472 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	681a      	ldr	r2, [r3, #0]
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f042 0201 	orr.w	r2, r2, #1
 8004470:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	681a      	ldr	r2, [r3, #0]
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004480:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	2224      	movs	r2, #36	; 0x24
 8004486:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	2200      	movs	r2, #0
 800448e:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	4a70      	ldr	r2, [pc, #448]	; (8004654 <HAL_I2C_IsDeviceReady+0x258>)
 8004494:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	681a      	ldr	r2, [r3, #0]
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80044a4:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80044a6:	69fb      	ldr	r3, [r7, #28]
 80044a8:	9300      	str	r3, [sp, #0]
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	2200      	movs	r2, #0
 80044ae:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80044b2:	68f8      	ldr	r0, [r7, #12]
 80044b4:	f000 f8d0 	bl	8004658 <I2C_WaitOnFlagUntilTimeout>
 80044b8:	4603      	mov	r3, r0
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d00d      	beq.n	80044da <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80044cc:	d103      	bne.n	80044d6 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80044d4:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 80044d6:	2303      	movs	r3, #3
 80044d8:	e0b6      	b.n	8004648 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80044da:	897b      	ldrh	r3, [r7, #10]
 80044dc:	b2db      	uxtb	r3, r3
 80044de:	461a      	mov	r2, r3
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80044e8:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80044ea:	f7ff fb4b 	bl	8003b84 <HAL_GetTick>
 80044ee:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	695b      	ldr	r3, [r3, #20]
 80044f6:	f003 0302 	and.w	r3, r3, #2
 80044fa:	2b02      	cmp	r3, #2
 80044fc:	bf0c      	ite	eq
 80044fe:	2301      	moveq	r3, #1
 8004500:	2300      	movne	r3, #0
 8004502:	b2db      	uxtb	r3, r3
 8004504:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	695b      	ldr	r3, [r3, #20]
 800450c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004510:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004514:	bf0c      	ite	eq
 8004516:	2301      	moveq	r3, #1
 8004518:	2300      	movne	r3, #0
 800451a:	b2db      	uxtb	r3, r3
 800451c:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800451e:	e025      	b.n	800456c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004520:	f7ff fb30 	bl	8003b84 <HAL_GetTick>
 8004524:	4602      	mov	r2, r0
 8004526:	69fb      	ldr	r3, [r7, #28]
 8004528:	1ad3      	subs	r3, r2, r3
 800452a:	683a      	ldr	r2, [r7, #0]
 800452c:	429a      	cmp	r2, r3
 800452e:	d302      	bcc.n	8004536 <HAL_I2C_IsDeviceReady+0x13a>
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	2b00      	cmp	r3, #0
 8004534:	d103      	bne.n	800453e <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	22a0      	movs	r2, #160	; 0xa0
 800453a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	695b      	ldr	r3, [r3, #20]
 8004544:	f003 0302 	and.w	r3, r3, #2
 8004548:	2b02      	cmp	r3, #2
 800454a:	bf0c      	ite	eq
 800454c:	2301      	moveq	r3, #1
 800454e:	2300      	movne	r3, #0
 8004550:	b2db      	uxtb	r3, r3
 8004552:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	695b      	ldr	r3, [r3, #20]
 800455a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800455e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004562:	bf0c      	ite	eq
 8004564:	2301      	moveq	r3, #1
 8004566:	2300      	movne	r3, #0
 8004568:	b2db      	uxtb	r3, r3
 800456a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004572:	b2db      	uxtb	r3, r3
 8004574:	2ba0      	cmp	r3, #160	; 0xa0
 8004576:	d005      	beq.n	8004584 <HAL_I2C_IsDeviceReady+0x188>
 8004578:	7dfb      	ldrb	r3, [r7, #23]
 800457a:	2b00      	cmp	r3, #0
 800457c:	d102      	bne.n	8004584 <HAL_I2C_IsDeviceReady+0x188>
 800457e:	7dbb      	ldrb	r3, [r7, #22]
 8004580:	2b00      	cmp	r3, #0
 8004582:	d0cd      	beq.n	8004520 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	2220      	movs	r2, #32
 8004588:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	695b      	ldr	r3, [r3, #20]
 8004592:	f003 0302 	and.w	r3, r3, #2
 8004596:	2b02      	cmp	r3, #2
 8004598:	d129      	bne.n	80045ee <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	681a      	ldr	r2, [r3, #0]
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80045a8:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80045aa:	2300      	movs	r3, #0
 80045ac:	613b      	str	r3, [r7, #16]
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	695b      	ldr	r3, [r3, #20]
 80045b4:	613b      	str	r3, [r7, #16]
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	699b      	ldr	r3, [r3, #24]
 80045bc:	613b      	str	r3, [r7, #16]
 80045be:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80045c0:	69fb      	ldr	r3, [r7, #28]
 80045c2:	9300      	str	r3, [sp, #0]
 80045c4:	2319      	movs	r3, #25
 80045c6:	2201      	movs	r2, #1
 80045c8:	4921      	ldr	r1, [pc, #132]	; (8004650 <HAL_I2C_IsDeviceReady+0x254>)
 80045ca:	68f8      	ldr	r0, [r7, #12]
 80045cc:	f000 f844 	bl	8004658 <I2C_WaitOnFlagUntilTimeout>
 80045d0:	4603      	mov	r3, r0
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d001      	beq.n	80045da <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80045d6:	2301      	movs	r3, #1
 80045d8:	e036      	b.n	8004648 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	2220      	movs	r2, #32
 80045de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	2200      	movs	r2, #0
 80045e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 80045ea:	2300      	movs	r3, #0
 80045ec:	e02c      	b.n	8004648 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	681a      	ldr	r2, [r3, #0]
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80045fc:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004606:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004608:	69fb      	ldr	r3, [r7, #28]
 800460a:	9300      	str	r3, [sp, #0]
 800460c:	2319      	movs	r3, #25
 800460e:	2201      	movs	r2, #1
 8004610:	490f      	ldr	r1, [pc, #60]	; (8004650 <HAL_I2C_IsDeviceReady+0x254>)
 8004612:	68f8      	ldr	r0, [r7, #12]
 8004614:	f000 f820 	bl	8004658 <I2C_WaitOnFlagUntilTimeout>
 8004618:	4603      	mov	r3, r0
 800461a:	2b00      	cmp	r3, #0
 800461c:	d001      	beq.n	8004622 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800461e:	2301      	movs	r3, #1
 8004620:	e012      	b.n	8004648 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8004622:	69bb      	ldr	r3, [r7, #24]
 8004624:	3301      	adds	r3, #1
 8004626:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8004628:	69ba      	ldr	r2, [r7, #24]
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	429a      	cmp	r2, r3
 800462e:	f4ff af32 	bcc.w	8004496 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	2220      	movs	r2, #32
 8004636:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	2200      	movs	r2, #0
 800463e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004642:	2301      	movs	r3, #1
 8004644:	e000      	b.n	8004648 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8004646:	2302      	movs	r3, #2
  }
}
 8004648:	4618      	mov	r0, r3
 800464a:	3720      	adds	r7, #32
 800464c:	46bd      	mov	sp, r7
 800464e:	bd80      	pop	{r7, pc}
 8004650:	00100002 	.word	0x00100002
 8004654:	ffff0000 	.word	0xffff0000

08004658 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004658:	b580      	push	{r7, lr}
 800465a:	b084      	sub	sp, #16
 800465c:	af00      	add	r7, sp, #0
 800465e:	60f8      	str	r0, [r7, #12]
 8004660:	60b9      	str	r1, [r7, #8]
 8004662:	603b      	str	r3, [r7, #0]
 8004664:	4613      	mov	r3, r2
 8004666:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004668:	e025      	b.n	80046b6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004670:	d021      	beq.n	80046b6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004672:	f7ff fa87 	bl	8003b84 <HAL_GetTick>
 8004676:	4602      	mov	r2, r0
 8004678:	69bb      	ldr	r3, [r7, #24]
 800467a:	1ad3      	subs	r3, r2, r3
 800467c:	683a      	ldr	r2, [r7, #0]
 800467e:	429a      	cmp	r2, r3
 8004680:	d302      	bcc.n	8004688 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004682:	683b      	ldr	r3, [r7, #0]
 8004684:	2b00      	cmp	r3, #0
 8004686:	d116      	bne.n	80046b6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	2200      	movs	r2, #0
 800468c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	2220      	movs	r2, #32
 8004692:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	2200      	movs	r2, #0
 800469a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046a2:	f043 0220 	orr.w	r2, r3, #32
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	2200      	movs	r2, #0
 80046ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80046b2:	2301      	movs	r3, #1
 80046b4:	e023      	b.n	80046fe <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80046b6:	68bb      	ldr	r3, [r7, #8]
 80046b8:	0c1b      	lsrs	r3, r3, #16
 80046ba:	b2db      	uxtb	r3, r3
 80046bc:	2b01      	cmp	r3, #1
 80046be:	d10d      	bne.n	80046dc <I2C_WaitOnFlagUntilTimeout+0x84>
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	695b      	ldr	r3, [r3, #20]
 80046c6:	43da      	mvns	r2, r3
 80046c8:	68bb      	ldr	r3, [r7, #8]
 80046ca:	4013      	ands	r3, r2
 80046cc:	b29b      	uxth	r3, r3
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	bf0c      	ite	eq
 80046d2:	2301      	moveq	r3, #1
 80046d4:	2300      	movne	r3, #0
 80046d6:	b2db      	uxtb	r3, r3
 80046d8:	461a      	mov	r2, r3
 80046da:	e00c      	b.n	80046f6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	699b      	ldr	r3, [r3, #24]
 80046e2:	43da      	mvns	r2, r3
 80046e4:	68bb      	ldr	r3, [r7, #8]
 80046e6:	4013      	ands	r3, r2
 80046e8:	b29b      	uxth	r3, r3
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	bf0c      	ite	eq
 80046ee:	2301      	moveq	r3, #1
 80046f0:	2300      	movne	r3, #0
 80046f2:	b2db      	uxtb	r3, r3
 80046f4:	461a      	mov	r2, r3
 80046f6:	79fb      	ldrb	r3, [r7, #7]
 80046f8:	429a      	cmp	r2, r3
 80046fa:	d0b6      	beq.n	800466a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80046fc:	2300      	movs	r3, #0
}
 80046fe:	4618      	mov	r0, r3
 8004700:	3710      	adds	r7, #16
 8004702:	46bd      	mov	sp, r7
 8004704:	bd80      	pop	{r7, pc}
	...

08004708 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004708:	b580      	push	{r7, lr}
 800470a:	b086      	sub	sp, #24
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2b00      	cmp	r3, #0
 8004714:	d101      	bne.n	800471a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004716:	2301      	movs	r3, #1
 8004718:	e267      	b.n	8004bea <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f003 0301 	and.w	r3, r3, #1
 8004722:	2b00      	cmp	r3, #0
 8004724:	d075      	beq.n	8004812 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004726:	4b88      	ldr	r3, [pc, #544]	; (8004948 <HAL_RCC_OscConfig+0x240>)
 8004728:	689b      	ldr	r3, [r3, #8]
 800472a:	f003 030c 	and.w	r3, r3, #12
 800472e:	2b04      	cmp	r3, #4
 8004730:	d00c      	beq.n	800474c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004732:	4b85      	ldr	r3, [pc, #532]	; (8004948 <HAL_RCC_OscConfig+0x240>)
 8004734:	689b      	ldr	r3, [r3, #8]
 8004736:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800473a:	2b08      	cmp	r3, #8
 800473c:	d112      	bne.n	8004764 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800473e:	4b82      	ldr	r3, [pc, #520]	; (8004948 <HAL_RCC_OscConfig+0x240>)
 8004740:	685b      	ldr	r3, [r3, #4]
 8004742:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004746:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800474a:	d10b      	bne.n	8004764 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800474c:	4b7e      	ldr	r3, [pc, #504]	; (8004948 <HAL_RCC_OscConfig+0x240>)
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004754:	2b00      	cmp	r3, #0
 8004756:	d05b      	beq.n	8004810 <HAL_RCC_OscConfig+0x108>
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	685b      	ldr	r3, [r3, #4]
 800475c:	2b00      	cmp	r3, #0
 800475e:	d157      	bne.n	8004810 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004760:	2301      	movs	r3, #1
 8004762:	e242      	b.n	8004bea <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	685b      	ldr	r3, [r3, #4]
 8004768:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800476c:	d106      	bne.n	800477c <HAL_RCC_OscConfig+0x74>
 800476e:	4b76      	ldr	r3, [pc, #472]	; (8004948 <HAL_RCC_OscConfig+0x240>)
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	4a75      	ldr	r2, [pc, #468]	; (8004948 <HAL_RCC_OscConfig+0x240>)
 8004774:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004778:	6013      	str	r3, [r2, #0]
 800477a:	e01d      	b.n	80047b8 <HAL_RCC_OscConfig+0xb0>
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	685b      	ldr	r3, [r3, #4]
 8004780:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004784:	d10c      	bne.n	80047a0 <HAL_RCC_OscConfig+0x98>
 8004786:	4b70      	ldr	r3, [pc, #448]	; (8004948 <HAL_RCC_OscConfig+0x240>)
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	4a6f      	ldr	r2, [pc, #444]	; (8004948 <HAL_RCC_OscConfig+0x240>)
 800478c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004790:	6013      	str	r3, [r2, #0]
 8004792:	4b6d      	ldr	r3, [pc, #436]	; (8004948 <HAL_RCC_OscConfig+0x240>)
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	4a6c      	ldr	r2, [pc, #432]	; (8004948 <HAL_RCC_OscConfig+0x240>)
 8004798:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800479c:	6013      	str	r3, [r2, #0]
 800479e:	e00b      	b.n	80047b8 <HAL_RCC_OscConfig+0xb0>
 80047a0:	4b69      	ldr	r3, [pc, #420]	; (8004948 <HAL_RCC_OscConfig+0x240>)
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	4a68      	ldr	r2, [pc, #416]	; (8004948 <HAL_RCC_OscConfig+0x240>)
 80047a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80047aa:	6013      	str	r3, [r2, #0]
 80047ac:	4b66      	ldr	r3, [pc, #408]	; (8004948 <HAL_RCC_OscConfig+0x240>)
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	4a65      	ldr	r2, [pc, #404]	; (8004948 <HAL_RCC_OscConfig+0x240>)
 80047b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80047b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	685b      	ldr	r3, [r3, #4]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d013      	beq.n	80047e8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047c0:	f7ff f9e0 	bl	8003b84 <HAL_GetTick>
 80047c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047c6:	e008      	b.n	80047da <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80047c8:	f7ff f9dc 	bl	8003b84 <HAL_GetTick>
 80047cc:	4602      	mov	r2, r0
 80047ce:	693b      	ldr	r3, [r7, #16]
 80047d0:	1ad3      	subs	r3, r2, r3
 80047d2:	2b64      	cmp	r3, #100	; 0x64
 80047d4:	d901      	bls.n	80047da <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80047d6:	2303      	movs	r3, #3
 80047d8:	e207      	b.n	8004bea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047da:	4b5b      	ldr	r3, [pc, #364]	; (8004948 <HAL_RCC_OscConfig+0x240>)
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d0f0      	beq.n	80047c8 <HAL_RCC_OscConfig+0xc0>
 80047e6:	e014      	b.n	8004812 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047e8:	f7ff f9cc 	bl	8003b84 <HAL_GetTick>
 80047ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80047ee:	e008      	b.n	8004802 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80047f0:	f7ff f9c8 	bl	8003b84 <HAL_GetTick>
 80047f4:	4602      	mov	r2, r0
 80047f6:	693b      	ldr	r3, [r7, #16]
 80047f8:	1ad3      	subs	r3, r2, r3
 80047fa:	2b64      	cmp	r3, #100	; 0x64
 80047fc:	d901      	bls.n	8004802 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80047fe:	2303      	movs	r3, #3
 8004800:	e1f3      	b.n	8004bea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004802:	4b51      	ldr	r3, [pc, #324]	; (8004948 <HAL_RCC_OscConfig+0x240>)
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800480a:	2b00      	cmp	r3, #0
 800480c:	d1f0      	bne.n	80047f0 <HAL_RCC_OscConfig+0xe8>
 800480e:	e000      	b.n	8004812 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004810:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f003 0302 	and.w	r3, r3, #2
 800481a:	2b00      	cmp	r3, #0
 800481c:	d063      	beq.n	80048e6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800481e:	4b4a      	ldr	r3, [pc, #296]	; (8004948 <HAL_RCC_OscConfig+0x240>)
 8004820:	689b      	ldr	r3, [r3, #8]
 8004822:	f003 030c 	and.w	r3, r3, #12
 8004826:	2b00      	cmp	r3, #0
 8004828:	d00b      	beq.n	8004842 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800482a:	4b47      	ldr	r3, [pc, #284]	; (8004948 <HAL_RCC_OscConfig+0x240>)
 800482c:	689b      	ldr	r3, [r3, #8]
 800482e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004832:	2b08      	cmp	r3, #8
 8004834:	d11c      	bne.n	8004870 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004836:	4b44      	ldr	r3, [pc, #272]	; (8004948 <HAL_RCC_OscConfig+0x240>)
 8004838:	685b      	ldr	r3, [r3, #4]
 800483a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800483e:	2b00      	cmp	r3, #0
 8004840:	d116      	bne.n	8004870 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004842:	4b41      	ldr	r3, [pc, #260]	; (8004948 <HAL_RCC_OscConfig+0x240>)
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f003 0302 	and.w	r3, r3, #2
 800484a:	2b00      	cmp	r3, #0
 800484c:	d005      	beq.n	800485a <HAL_RCC_OscConfig+0x152>
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	68db      	ldr	r3, [r3, #12]
 8004852:	2b01      	cmp	r3, #1
 8004854:	d001      	beq.n	800485a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004856:	2301      	movs	r3, #1
 8004858:	e1c7      	b.n	8004bea <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800485a:	4b3b      	ldr	r3, [pc, #236]	; (8004948 <HAL_RCC_OscConfig+0x240>)
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	691b      	ldr	r3, [r3, #16]
 8004866:	00db      	lsls	r3, r3, #3
 8004868:	4937      	ldr	r1, [pc, #220]	; (8004948 <HAL_RCC_OscConfig+0x240>)
 800486a:	4313      	orrs	r3, r2
 800486c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800486e:	e03a      	b.n	80048e6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	68db      	ldr	r3, [r3, #12]
 8004874:	2b00      	cmp	r3, #0
 8004876:	d020      	beq.n	80048ba <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004878:	4b34      	ldr	r3, [pc, #208]	; (800494c <HAL_RCC_OscConfig+0x244>)
 800487a:	2201      	movs	r2, #1
 800487c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800487e:	f7ff f981 	bl	8003b84 <HAL_GetTick>
 8004882:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004884:	e008      	b.n	8004898 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004886:	f7ff f97d 	bl	8003b84 <HAL_GetTick>
 800488a:	4602      	mov	r2, r0
 800488c:	693b      	ldr	r3, [r7, #16]
 800488e:	1ad3      	subs	r3, r2, r3
 8004890:	2b02      	cmp	r3, #2
 8004892:	d901      	bls.n	8004898 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004894:	2303      	movs	r3, #3
 8004896:	e1a8      	b.n	8004bea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004898:	4b2b      	ldr	r3, [pc, #172]	; (8004948 <HAL_RCC_OscConfig+0x240>)
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f003 0302 	and.w	r3, r3, #2
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d0f0      	beq.n	8004886 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048a4:	4b28      	ldr	r3, [pc, #160]	; (8004948 <HAL_RCC_OscConfig+0x240>)
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	691b      	ldr	r3, [r3, #16]
 80048b0:	00db      	lsls	r3, r3, #3
 80048b2:	4925      	ldr	r1, [pc, #148]	; (8004948 <HAL_RCC_OscConfig+0x240>)
 80048b4:	4313      	orrs	r3, r2
 80048b6:	600b      	str	r3, [r1, #0]
 80048b8:	e015      	b.n	80048e6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80048ba:	4b24      	ldr	r3, [pc, #144]	; (800494c <HAL_RCC_OscConfig+0x244>)
 80048bc:	2200      	movs	r2, #0
 80048be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048c0:	f7ff f960 	bl	8003b84 <HAL_GetTick>
 80048c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80048c6:	e008      	b.n	80048da <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80048c8:	f7ff f95c 	bl	8003b84 <HAL_GetTick>
 80048cc:	4602      	mov	r2, r0
 80048ce:	693b      	ldr	r3, [r7, #16]
 80048d0:	1ad3      	subs	r3, r2, r3
 80048d2:	2b02      	cmp	r3, #2
 80048d4:	d901      	bls.n	80048da <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80048d6:	2303      	movs	r3, #3
 80048d8:	e187      	b.n	8004bea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80048da:	4b1b      	ldr	r3, [pc, #108]	; (8004948 <HAL_RCC_OscConfig+0x240>)
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f003 0302 	and.w	r3, r3, #2
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d1f0      	bne.n	80048c8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f003 0308 	and.w	r3, r3, #8
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d036      	beq.n	8004960 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	695b      	ldr	r3, [r3, #20]
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d016      	beq.n	8004928 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80048fa:	4b15      	ldr	r3, [pc, #84]	; (8004950 <HAL_RCC_OscConfig+0x248>)
 80048fc:	2201      	movs	r2, #1
 80048fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004900:	f7ff f940 	bl	8003b84 <HAL_GetTick>
 8004904:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004906:	e008      	b.n	800491a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004908:	f7ff f93c 	bl	8003b84 <HAL_GetTick>
 800490c:	4602      	mov	r2, r0
 800490e:	693b      	ldr	r3, [r7, #16]
 8004910:	1ad3      	subs	r3, r2, r3
 8004912:	2b02      	cmp	r3, #2
 8004914:	d901      	bls.n	800491a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004916:	2303      	movs	r3, #3
 8004918:	e167      	b.n	8004bea <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800491a:	4b0b      	ldr	r3, [pc, #44]	; (8004948 <HAL_RCC_OscConfig+0x240>)
 800491c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800491e:	f003 0302 	and.w	r3, r3, #2
 8004922:	2b00      	cmp	r3, #0
 8004924:	d0f0      	beq.n	8004908 <HAL_RCC_OscConfig+0x200>
 8004926:	e01b      	b.n	8004960 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004928:	4b09      	ldr	r3, [pc, #36]	; (8004950 <HAL_RCC_OscConfig+0x248>)
 800492a:	2200      	movs	r2, #0
 800492c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800492e:	f7ff f929 	bl	8003b84 <HAL_GetTick>
 8004932:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004934:	e00e      	b.n	8004954 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004936:	f7ff f925 	bl	8003b84 <HAL_GetTick>
 800493a:	4602      	mov	r2, r0
 800493c:	693b      	ldr	r3, [r7, #16]
 800493e:	1ad3      	subs	r3, r2, r3
 8004940:	2b02      	cmp	r3, #2
 8004942:	d907      	bls.n	8004954 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004944:	2303      	movs	r3, #3
 8004946:	e150      	b.n	8004bea <HAL_RCC_OscConfig+0x4e2>
 8004948:	40023800 	.word	0x40023800
 800494c:	42470000 	.word	0x42470000
 8004950:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004954:	4b88      	ldr	r3, [pc, #544]	; (8004b78 <HAL_RCC_OscConfig+0x470>)
 8004956:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004958:	f003 0302 	and.w	r3, r3, #2
 800495c:	2b00      	cmp	r3, #0
 800495e:	d1ea      	bne.n	8004936 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f003 0304 	and.w	r3, r3, #4
 8004968:	2b00      	cmp	r3, #0
 800496a:	f000 8097 	beq.w	8004a9c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800496e:	2300      	movs	r3, #0
 8004970:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004972:	4b81      	ldr	r3, [pc, #516]	; (8004b78 <HAL_RCC_OscConfig+0x470>)
 8004974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004976:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800497a:	2b00      	cmp	r3, #0
 800497c:	d10f      	bne.n	800499e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800497e:	2300      	movs	r3, #0
 8004980:	60bb      	str	r3, [r7, #8]
 8004982:	4b7d      	ldr	r3, [pc, #500]	; (8004b78 <HAL_RCC_OscConfig+0x470>)
 8004984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004986:	4a7c      	ldr	r2, [pc, #496]	; (8004b78 <HAL_RCC_OscConfig+0x470>)
 8004988:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800498c:	6413      	str	r3, [r2, #64]	; 0x40
 800498e:	4b7a      	ldr	r3, [pc, #488]	; (8004b78 <HAL_RCC_OscConfig+0x470>)
 8004990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004992:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004996:	60bb      	str	r3, [r7, #8]
 8004998:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800499a:	2301      	movs	r3, #1
 800499c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800499e:	4b77      	ldr	r3, [pc, #476]	; (8004b7c <HAL_RCC_OscConfig+0x474>)
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d118      	bne.n	80049dc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80049aa:	4b74      	ldr	r3, [pc, #464]	; (8004b7c <HAL_RCC_OscConfig+0x474>)
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	4a73      	ldr	r2, [pc, #460]	; (8004b7c <HAL_RCC_OscConfig+0x474>)
 80049b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80049b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80049b6:	f7ff f8e5 	bl	8003b84 <HAL_GetTick>
 80049ba:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049bc:	e008      	b.n	80049d0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80049be:	f7ff f8e1 	bl	8003b84 <HAL_GetTick>
 80049c2:	4602      	mov	r2, r0
 80049c4:	693b      	ldr	r3, [r7, #16]
 80049c6:	1ad3      	subs	r3, r2, r3
 80049c8:	2b02      	cmp	r3, #2
 80049ca:	d901      	bls.n	80049d0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80049cc:	2303      	movs	r3, #3
 80049ce:	e10c      	b.n	8004bea <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049d0:	4b6a      	ldr	r3, [pc, #424]	; (8004b7c <HAL_RCC_OscConfig+0x474>)
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d0f0      	beq.n	80049be <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	689b      	ldr	r3, [r3, #8]
 80049e0:	2b01      	cmp	r3, #1
 80049e2:	d106      	bne.n	80049f2 <HAL_RCC_OscConfig+0x2ea>
 80049e4:	4b64      	ldr	r3, [pc, #400]	; (8004b78 <HAL_RCC_OscConfig+0x470>)
 80049e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049e8:	4a63      	ldr	r2, [pc, #396]	; (8004b78 <HAL_RCC_OscConfig+0x470>)
 80049ea:	f043 0301 	orr.w	r3, r3, #1
 80049ee:	6713      	str	r3, [r2, #112]	; 0x70
 80049f0:	e01c      	b.n	8004a2c <HAL_RCC_OscConfig+0x324>
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	689b      	ldr	r3, [r3, #8]
 80049f6:	2b05      	cmp	r3, #5
 80049f8:	d10c      	bne.n	8004a14 <HAL_RCC_OscConfig+0x30c>
 80049fa:	4b5f      	ldr	r3, [pc, #380]	; (8004b78 <HAL_RCC_OscConfig+0x470>)
 80049fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049fe:	4a5e      	ldr	r2, [pc, #376]	; (8004b78 <HAL_RCC_OscConfig+0x470>)
 8004a00:	f043 0304 	orr.w	r3, r3, #4
 8004a04:	6713      	str	r3, [r2, #112]	; 0x70
 8004a06:	4b5c      	ldr	r3, [pc, #368]	; (8004b78 <HAL_RCC_OscConfig+0x470>)
 8004a08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a0a:	4a5b      	ldr	r2, [pc, #364]	; (8004b78 <HAL_RCC_OscConfig+0x470>)
 8004a0c:	f043 0301 	orr.w	r3, r3, #1
 8004a10:	6713      	str	r3, [r2, #112]	; 0x70
 8004a12:	e00b      	b.n	8004a2c <HAL_RCC_OscConfig+0x324>
 8004a14:	4b58      	ldr	r3, [pc, #352]	; (8004b78 <HAL_RCC_OscConfig+0x470>)
 8004a16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a18:	4a57      	ldr	r2, [pc, #348]	; (8004b78 <HAL_RCC_OscConfig+0x470>)
 8004a1a:	f023 0301 	bic.w	r3, r3, #1
 8004a1e:	6713      	str	r3, [r2, #112]	; 0x70
 8004a20:	4b55      	ldr	r3, [pc, #340]	; (8004b78 <HAL_RCC_OscConfig+0x470>)
 8004a22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a24:	4a54      	ldr	r2, [pc, #336]	; (8004b78 <HAL_RCC_OscConfig+0x470>)
 8004a26:	f023 0304 	bic.w	r3, r3, #4
 8004a2a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	689b      	ldr	r3, [r3, #8]
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d015      	beq.n	8004a60 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a34:	f7ff f8a6 	bl	8003b84 <HAL_GetTick>
 8004a38:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a3a:	e00a      	b.n	8004a52 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004a3c:	f7ff f8a2 	bl	8003b84 <HAL_GetTick>
 8004a40:	4602      	mov	r2, r0
 8004a42:	693b      	ldr	r3, [r7, #16]
 8004a44:	1ad3      	subs	r3, r2, r3
 8004a46:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d901      	bls.n	8004a52 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004a4e:	2303      	movs	r3, #3
 8004a50:	e0cb      	b.n	8004bea <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a52:	4b49      	ldr	r3, [pc, #292]	; (8004b78 <HAL_RCC_OscConfig+0x470>)
 8004a54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a56:	f003 0302 	and.w	r3, r3, #2
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d0ee      	beq.n	8004a3c <HAL_RCC_OscConfig+0x334>
 8004a5e:	e014      	b.n	8004a8a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a60:	f7ff f890 	bl	8003b84 <HAL_GetTick>
 8004a64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a66:	e00a      	b.n	8004a7e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004a68:	f7ff f88c 	bl	8003b84 <HAL_GetTick>
 8004a6c:	4602      	mov	r2, r0
 8004a6e:	693b      	ldr	r3, [r7, #16]
 8004a70:	1ad3      	subs	r3, r2, r3
 8004a72:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a76:	4293      	cmp	r3, r2
 8004a78:	d901      	bls.n	8004a7e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004a7a:	2303      	movs	r3, #3
 8004a7c:	e0b5      	b.n	8004bea <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a7e:	4b3e      	ldr	r3, [pc, #248]	; (8004b78 <HAL_RCC_OscConfig+0x470>)
 8004a80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a82:	f003 0302 	and.w	r3, r3, #2
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d1ee      	bne.n	8004a68 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004a8a:	7dfb      	ldrb	r3, [r7, #23]
 8004a8c:	2b01      	cmp	r3, #1
 8004a8e:	d105      	bne.n	8004a9c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a90:	4b39      	ldr	r3, [pc, #228]	; (8004b78 <HAL_RCC_OscConfig+0x470>)
 8004a92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a94:	4a38      	ldr	r2, [pc, #224]	; (8004b78 <HAL_RCC_OscConfig+0x470>)
 8004a96:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004a9a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	699b      	ldr	r3, [r3, #24]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	f000 80a1 	beq.w	8004be8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004aa6:	4b34      	ldr	r3, [pc, #208]	; (8004b78 <HAL_RCC_OscConfig+0x470>)
 8004aa8:	689b      	ldr	r3, [r3, #8]
 8004aaa:	f003 030c 	and.w	r3, r3, #12
 8004aae:	2b08      	cmp	r3, #8
 8004ab0:	d05c      	beq.n	8004b6c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	699b      	ldr	r3, [r3, #24]
 8004ab6:	2b02      	cmp	r3, #2
 8004ab8:	d141      	bne.n	8004b3e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004aba:	4b31      	ldr	r3, [pc, #196]	; (8004b80 <HAL_RCC_OscConfig+0x478>)
 8004abc:	2200      	movs	r2, #0
 8004abe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ac0:	f7ff f860 	bl	8003b84 <HAL_GetTick>
 8004ac4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ac6:	e008      	b.n	8004ada <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004ac8:	f7ff f85c 	bl	8003b84 <HAL_GetTick>
 8004acc:	4602      	mov	r2, r0
 8004ace:	693b      	ldr	r3, [r7, #16]
 8004ad0:	1ad3      	subs	r3, r2, r3
 8004ad2:	2b02      	cmp	r3, #2
 8004ad4:	d901      	bls.n	8004ada <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004ad6:	2303      	movs	r3, #3
 8004ad8:	e087      	b.n	8004bea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ada:	4b27      	ldr	r3, [pc, #156]	; (8004b78 <HAL_RCC_OscConfig+0x470>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d1f0      	bne.n	8004ac8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	69da      	ldr	r2, [r3, #28]
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6a1b      	ldr	r3, [r3, #32]
 8004aee:	431a      	orrs	r2, r3
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004af4:	019b      	lsls	r3, r3, #6
 8004af6:	431a      	orrs	r2, r3
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004afc:	085b      	lsrs	r3, r3, #1
 8004afe:	3b01      	subs	r3, #1
 8004b00:	041b      	lsls	r3, r3, #16
 8004b02:	431a      	orrs	r2, r3
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b08:	061b      	lsls	r3, r3, #24
 8004b0a:	491b      	ldr	r1, [pc, #108]	; (8004b78 <HAL_RCC_OscConfig+0x470>)
 8004b0c:	4313      	orrs	r3, r2
 8004b0e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004b10:	4b1b      	ldr	r3, [pc, #108]	; (8004b80 <HAL_RCC_OscConfig+0x478>)
 8004b12:	2201      	movs	r2, #1
 8004b14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b16:	f7ff f835 	bl	8003b84 <HAL_GetTick>
 8004b1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b1c:	e008      	b.n	8004b30 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b1e:	f7ff f831 	bl	8003b84 <HAL_GetTick>
 8004b22:	4602      	mov	r2, r0
 8004b24:	693b      	ldr	r3, [r7, #16]
 8004b26:	1ad3      	subs	r3, r2, r3
 8004b28:	2b02      	cmp	r3, #2
 8004b2a:	d901      	bls.n	8004b30 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004b2c:	2303      	movs	r3, #3
 8004b2e:	e05c      	b.n	8004bea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b30:	4b11      	ldr	r3, [pc, #68]	; (8004b78 <HAL_RCC_OscConfig+0x470>)
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d0f0      	beq.n	8004b1e <HAL_RCC_OscConfig+0x416>
 8004b3c:	e054      	b.n	8004be8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b3e:	4b10      	ldr	r3, [pc, #64]	; (8004b80 <HAL_RCC_OscConfig+0x478>)
 8004b40:	2200      	movs	r2, #0
 8004b42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b44:	f7ff f81e 	bl	8003b84 <HAL_GetTick>
 8004b48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b4a:	e008      	b.n	8004b5e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b4c:	f7ff f81a 	bl	8003b84 <HAL_GetTick>
 8004b50:	4602      	mov	r2, r0
 8004b52:	693b      	ldr	r3, [r7, #16]
 8004b54:	1ad3      	subs	r3, r2, r3
 8004b56:	2b02      	cmp	r3, #2
 8004b58:	d901      	bls.n	8004b5e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004b5a:	2303      	movs	r3, #3
 8004b5c:	e045      	b.n	8004bea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b5e:	4b06      	ldr	r3, [pc, #24]	; (8004b78 <HAL_RCC_OscConfig+0x470>)
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d1f0      	bne.n	8004b4c <HAL_RCC_OscConfig+0x444>
 8004b6a:	e03d      	b.n	8004be8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	699b      	ldr	r3, [r3, #24]
 8004b70:	2b01      	cmp	r3, #1
 8004b72:	d107      	bne.n	8004b84 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004b74:	2301      	movs	r3, #1
 8004b76:	e038      	b.n	8004bea <HAL_RCC_OscConfig+0x4e2>
 8004b78:	40023800 	.word	0x40023800
 8004b7c:	40007000 	.word	0x40007000
 8004b80:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004b84:	4b1b      	ldr	r3, [pc, #108]	; (8004bf4 <HAL_RCC_OscConfig+0x4ec>)
 8004b86:	685b      	ldr	r3, [r3, #4]
 8004b88:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	699b      	ldr	r3, [r3, #24]
 8004b8e:	2b01      	cmp	r3, #1
 8004b90:	d028      	beq.n	8004be4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004b9c:	429a      	cmp	r2, r3
 8004b9e:	d121      	bne.n	8004be4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004baa:	429a      	cmp	r2, r3
 8004bac:	d11a      	bne.n	8004be4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004bae:	68fa      	ldr	r2, [r7, #12]
 8004bb0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004bb4:	4013      	ands	r3, r2
 8004bb6:	687a      	ldr	r2, [r7, #4]
 8004bb8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004bba:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004bbc:	4293      	cmp	r3, r2
 8004bbe:	d111      	bne.n	8004be4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bca:	085b      	lsrs	r3, r3, #1
 8004bcc:	3b01      	subs	r3, #1
 8004bce:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004bd0:	429a      	cmp	r2, r3
 8004bd2:	d107      	bne.n	8004be4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bde:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004be0:	429a      	cmp	r2, r3
 8004be2:	d001      	beq.n	8004be8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004be4:	2301      	movs	r3, #1
 8004be6:	e000      	b.n	8004bea <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004be8:	2300      	movs	r3, #0
}
 8004bea:	4618      	mov	r0, r3
 8004bec:	3718      	adds	r7, #24
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	bd80      	pop	{r7, pc}
 8004bf2:	bf00      	nop
 8004bf4:	40023800 	.word	0x40023800

08004bf8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b084      	sub	sp, #16
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
 8004c00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d101      	bne.n	8004c0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004c08:	2301      	movs	r3, #1
 8004c0a:	e0cc      	b.n	8004da6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004c0c:	4b68      	ldr	r3, [pc, #416]	; (8004db0 <HAL_RCC_ClockConfig+0x1b8>)
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f003 0307 	and.w	r3, r3, #7
 8004c14:	683a      	ldr	r2, [r7, #0]
 8004c16:	429a      	cmp	r2, r3
 8004c18:	d90c      	bls.n	8004c34 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c1a:	4b65      	ldr	r3, [pc, #404]	; (8004db0 <HAL_RCC_ClockConfig+0x1b8>)
 8004c1c:	683a      	ldr	r2, [r7, #0]
 8004c1e:	b2d2      	uxtb	r2, r2
 8004c20:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c22:	4b63      	ldr	r3, [pc, #396]	; (8004db0 <HAL_RCC_ClockConfig+0x1b8>)
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f003 0307 	and.w	r3, r3, #7
 8004c2a:	683a      	ldr	r2, [r7, #0]
 8004c2c:	429a      	cmp	r2, r3
 8004c2e:	d001      	beq.n	8004c34 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004c30:	2301      	movs	r3, #1
 8004c32:	e0b8      	b.n	8004da6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f003 0302 	and.w	r3, r3, #2
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d020      	beq.n	8004c82 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f003 0304 	and.w	r3, r3, #4
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d005      	beq.n	8004c58 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004c4c:	4b59      	ldr	r3, [pc, #356]	; (8004db4 <HAL_RCC_ClockConfig+0x1bc>)
 8004c4e:	689b      	ldr	r3, [r3, #8]
 8004c50:	4a58      	ldr	r2, [pc, #352]	; (8004db4 <HAL_RCC_ClockConfig+0x1bc>)
 8004c52:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004c56:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f003 0308 	and.w	r3, r3, #8
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d005      	beq.n	8004c70 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004c64:	4b53      	ldr	r3, [pc, #332]	; (8004db4 <HAL_RCC_ClockConfig+0x1bc>)
 8004c66:	689b      	ldr	r3, [r3, #8]
 8004c68:	4a52      	ldr	r2, [pc, #328]	; (8004db4 <HAL_RCC_ClockConfig+0x1bc>)
 8004c6a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004c6e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c70:	4b50      	ldr	r3, [pc, #320]	; (8004db4 <HAL_RCC_ClockConfig+0x1bc>)
 8004c72:	689b      	ldr	r3, [r3, #8]
 8004c74:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	689b      	ldr	r3, [r3, #8]
 8004c7c:	494d      	ldr	r1, [pc, #308]	; (8004db4 <HAL_RCC_ClockConfig+0x1bc>)
 8004c7e:	4313      	orrs	r3, r2
 8004c80:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f003 0301 	and.w	r3, r3, #1
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d044      	beq.n	8004d18 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	685b      	ldr	r3, [r3, #4]
 8004c92:	2b01      	cmp	r3, #1
 8004c94:	d107      	bne.n	8004ca6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c96:	4b47      	ldr	r3, [pc, #284]	; (8004db4 <HAL_RCC_ClockConfig+0x1bc>)
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d119      	bne.n	8004cd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ca2:	2301      	movs	r3, #1
 8004ca4:	e07f      	b.n	8004da6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	685b      	ldr	r3, [r3, #4]
 8004caa:	2b02      	cmp	r3, #2
 8004cac:	d003      	beq.n	8004cb6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004cb2:	2b03      	cmp	r3, #3
 8004cb4:	d107      	bne.n	8004cc6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004cb6:	4b3f      	ldr	r3, [pc, #252]	; (8004db4 <HAL_RCC_ClockConfig+0x1bc>)
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d109      	bne.n	8004cd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004cc2:	2301      	movs	r3, #1
 8004cc4:	e06f      	b.n	8004da6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004cc6:	4b3b      	ldr	r3, [pc, #236]	; (8004db4 <HAL_RCC_ClockConfig+0x1bc>)
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f003 0302 	and.w	r3, r3, #2
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d101      	bne.n	8004cd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004cd2:	2301      	movs	r3, #1
 8004cd4:	e067      	b.n	8004da6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004cd6:	4b37      	ldr	r3, [pc, #220]	; (8004db4 <HAL_RCC_ClockConfig+0x1bc>)
 8004cd8:	689b      	ldr	r3, [r3, #8]
 8004cda:	f023 0203 	bic.w	r2, r3, #3
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	685b      	ldr	r3, [r3, #4]
 8004ce2:	4934      	ldr	r1, [pc, #208]	; (8004db4 <HAL_RCC_ClockConfig+0x1bc>)
 8004ce4:	4313      	orrs	r3, r2
 8004ce6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004ce8:	f7fe ff4c 	bl	8003b84 <HAL_GetTick>
 8004cec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cee:	e00a      	b.n	8004d06 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004cf0:	f7fe ff48 	bl	8003b84 <HAL_GetTick>
 8004cf4:	4602      	mov	r2, r0
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	1ad3      	subs	r3, r2, r3
 8004cfa:	f241 3288 	movw	r2, #5000	; 0x1388
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	d901      	bls.n	8004d06 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004d02:	2303      	movs	r3, #3
 8004d04:	e04f      	b.n	8004da6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d06:	4b2b      	ldr	r3, [pc, #172]	; (8004db4 <HAL_RCC_ClockConfig+0x1bc>)
 8004d08:	689b      	ldr	r3, [r3, #8]
 8004d0a:	f003 020c 	and.w	r2, r3, #12
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	685b      	ldr	r3, [r3, #4]
 8004d12:	009b      	lsls	r3, r3, #2
 8004d14:	429a      	cmp	r2, r3
 8004d16:	d1eb      	bne.n	8004cf0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004d18:	4b25      	ldr	r3, [pc, #148]	; (8004db0 <HAL_RCC_ClockConfig+0x1b8>)
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f003 0307 	and.w	r3, r3, #7
 8004d20:	683a      	ldr	r2, [r7, #0]
 8004d22:	429a      	cmp	r2, r3
 8004d24:	d20c      	bcs.n	8004d40 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d26:	4b22      	ldr	r3, [pc, #136]	; (8004db0 <HAL_RCC_ClockConfig+0x1b8>)
 8004d28:	683a      	ldr	r2, [r7, #0]
 8004d2a:	b2d2      	uxtb	r2, r2
 8004d2c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d2e:	4b20      	ldr	r3, [pc, #128]	; (8004db0 <HAL_RCC_ClockConfig+0x1b8>)
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f003 0307 	and.w	r3, r3, #7
 8004d36:	683a      	ldr	r2, [r7, #0]
 8004d38:	429a      	cmp	r2, r3
 8004d3a:	d001      	beq.n	8004d40 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004d3c:	2301      	movs	r3, #1
 8004d3e:	e032      	b.n	8004da6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f003 0304 	and.w	r3, r3, #4
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d008      	beq.n	8004d5e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004d4c:	4b19      	ldr	r3, [pc, #100]	; (8004db4 <HAL_RCC_ClockConfig+0x1bc>)
 8004d4e:	689b      	ldr	r3, [r3, #8]
 8004d50:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	68db      	ldr	r3, [r3, #12]
 8004d58:	4916      	ldr	r1, [pc, #88]	; (8004db4 <HAL_RCC_ClockConfig+0x1bc>)
 8004d5a:	4313      	orrs	r3, r2
 8004d5c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f003 0308 	and.w	r3, r3, #8
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d009      	beq.n	8004d7e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004d6a:	4b12      	ldr	r3, [pc, #72]	; (8004db4 <HAL_RCC_ClockConfig+0x1bc>)
 8004d6c:	689b      	ldr	r3, [r3, #8]
 8004d6e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	691b      	ldr	r3, [r3, #16]
 8004d76:	00db      	lsls	r3, r3, #3
 8004d78:	490e      	ldr	r1, [pc, #56]	; (8004db4 <HAL_RCC_ClockConfig+0x1bc>)
 8004d7a:	4313      	orrs	r3, r2
 8004d7c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004d7e:	f000 f821 	bl	8004dc4 <HAL_RCC_GetSysClockFreq>
 8004d82:	4602      	mov	r2, r0
 8004d84:	4b0b      	ldr	r3, [pc, #44]	; (8004db4 <HAL_RCC_ClockConfig+0x1bc>)
 8004d86:	689b      	ldr	r3, [r3, #8]
 8004d88:	091b      	lsrs	r3, r3, #4
 8004d8a:	f003 030f 	and.w	r3, r3, #15
 8004d8e:	490a      	ldr	r1, [pc, #40]	; (8004db8 <HAL_RCC_ClockConfig+0x1c0>)
 8004d90:	5ccb      	ldrb	r3, [r1, r3]
 8004d92:	fa22 f303 	lsr.w	r3, r2, r3
 8004d96:	4a09      	ldr	r2, [pc, #36]	; (8004dbc <HAL_RCC_ClockConfig+0x1c4>)
 8004d98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004d9a:	4b09      	ldr	r3, [pc, #36]	; (8004dc0 <HAL_RCC_ClockConfig+0x1c8>)
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	4618      	mov	r0, r3
 8004da0:	f7fe feac 	bl	8003afc <HAL_InitTick>

  return HAL_OK;
 8004da4:	2300      	movs	r3, #0
}
 8004da6:	4618      	mov	r0, r3
 8004da8:	3710      	adds	r7, #16
 8004daa:	46bd      	mov	sp, r7
 8004dac:	bd80      	pop	{r7, pc}
 8004dae:	bf00      	nop
 8004db0:	40023c00 	.word	0x40023c00
 8004db4:	40023800 	.word	0x40023800
 8004db8:	08031ca0 	.word	0x08031ca0
 8004dbc:	20000008 	.word	0x20000008
 8004dc0:	2000000c 	.word	0x2000000c

08004dc4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004dc4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004dc8:	b094      	sub	sp, #80	; 0x50
 8004dca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004dcc:	2300      	movs	r3, #0
 8004dce:	647b      	str	r3, [r7, #68]	; 0x44
 8004dd0:	2300      	movs	r3, #0
 8004dd2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004dd4:	2300      	movs	r3, #0
 8004dd6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004dd8:	2300      	movs	r3, #0
 8004dda:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004ddc:	4b79      	ldr	r3, [pc, #484]	; (8004fc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004dde:	689b      	ldr	r3, [r3, #8]
 8004de0:	f003 030c 	and.w	r3, r3, #12
 8004de4:	2b08      	cmp	r3, #8
 8004de6:	d00d      	beq.n	8004e04 <HAL_RCC_GetSysClockFreq+0x40>
 8004de8:	2b08      	cmp	r3, #8
 8004dea:	f200 80e1 	bhi.w	8004fb0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d002      	beq.n	8004df8 <HAL_RCC_GetSysClockFreq+0x34>
 8004df2:	2b04      	cmp	r3, #4
 8004df4:	d003      	beq.n	8004dfe <HAL_RCC_GetSysClockFreq+0x3a>
 8004df6:	e0db      	b.n	8004fb0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004df8:	4b73      	ldr	r3, [pc, #460]	; (8004fc8 <HAL_RCC_GetSysClockFreq+0x204>)
 8004dfa:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004dfc:	e0db      	b.n	8004fb6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004dfe:	4b73      	ldr	r3, [pc, #460]	; (8004fcc <HAL_RCC_GetSysClockFreq+0x208>)
 8004e00:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004e02:	e0d8      	b.n	8004fb6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004e04:	4b6f      	ldr	r3, [pc, #444]	; (8004fc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004e06:	685b      	ldr	r3, [r3, #4]
 8004e08:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004e0c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004e0e:	4b6d      	ldr	r3, [pc, #436]	; (8004fc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004e10:	685b      	ldr	r3, [r3, #4]
 8004e12:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d063      	beq.n	8004ee2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004e1a:	4b6a      	ldr	r3, [pc, #424]	; (8004fc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004e1c:	685b      	ldr	r3, [r3, #4]
 8004e1e:	099b      	lsrs	r3, r3, #6
 8004e20:	2200      	movs	r2, #0
 8004e22:	63bb      	str	r3, [r7, #56]	; 0x38
 8004e24:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004e26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e2c:	633b      	str	r3, [r7, #48]	; 0x30
 8004e2e:	2300      	movs	r3, #0
 8004e30:	637b      	str	r3, [r7, #52]	; 0x34
 8004e32:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004e36:	4622      	mov	r2, r4
 8004e38:	462b      	mov	r3, r5
 8004e3a:	f04f 0000 	mov.w	r0, #0
 8004e3e:	f04f 0100 	mov.w	r1, #0
 8004e42:	0159      	lsls	r1, r3, #5
 8004e44:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004e48:	0150      	lsls	r0, r2, #5
 8004e4a:	4602      	mov	r2, r0
 8004e4c:	460b      	mov	r3, r1
 8004e4e:	4621      	mov	r1, r4
 8004e50:	1a51      	subs	r1, r2, r1
 8004e52:	6139      	str	r1, [r7, #16]
 8004e54:	4629      	mov	r1, r5
 8004e56:	eb63 0301 	sbc.w	r3, r3, r1
 8004e5a:	617b      	str	r3, [r7, #20]
 8004e5c:	f04f 0200 	mov.w	r2, #0
 8004e60:	f04f 0300 	mov.w	r3, #0
 8004e64:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004e68:	4659      	mov	r1, fp
 8004e6a:	018b      	lsls	r3, r1, #6
 8004e6c:	4651      	mov	r1, sl
 8004e6e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004e72:	4651      	mov	r1, sl
 8004e74:	018a      	lsls	r2, r1, #6
 8004e76:	4651      	mov	r1, sl
 8004e78:	ebb2 0801 	subs.w	r8, r2, r1
 8004e7c:	4659      	mov	r1, fp
 8004e7e:	eb63 0901 	sbc.w	r9, r3, r1
 8004e82:	f04f 0200 	mov.w	r2, #0
 8004e86:	f04f 0300 	mov.w	r3, #0
 8004e8a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004e8e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004e92:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004e96:	4690      	mov	r8, r2
 8004e98:	4699      	mov	r9, r3
 8004e9a:	4623      	mov	r3, r4
 8004e9c:	eb18 0303 	adds.w	r3, r8, r3
 8004ea0:	60bb      	str	r3, [r7, #8]
 8004ea2:	462b      	mov	r3, r5
 8004ea4:	eb49 0303 	adc.w	r3, r9, r3
 8004ea8:	60fb      	str	r3, [r7, #12]
 8004eaa:	f04f 0200 	mov.w	r2, #0
 8004eae:	f04f 0300 	mov.w	r3, #0
 8004eb2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004eb6:	4629      	mov	r1, r5
 8004eb8:	024b      	lsls	r3, r1, #9
 8004eba:	4621      	mov	r1, r4
 8004ebc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004ec0:	4621      	mov	r1, r4
 8004ec2:	024a      	lsls	r2, r1, #9
 8004ec4:	4610      	mov	r0, r2
 8004ec6:	4619      	mov	r1, r3
 8004ec8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004eca:	2200      	movs	r2, #0
 8004ecc:	62bb      	str	r3, [r7, #40]	; 0x28
 8004ece:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004ed0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004ed4:	f7fb fe68 	bl	8000ba8 <__aeabi_uldivmod>
 8004ed8:	4602      	mov	r2, r0
 8004eda:	460b      	mov	r3, r1
 8004edc:	4613      	mov	r3, r2
 8004ede:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004ee0:	e058      	b.n	8004f94 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004ee2:	4b38      	ldr	r3, [pc, #224]	; (8004fc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004ee4:	685b      	ldr	r3, [r3, #4]
 8004ee6:	099b      	lsrs	r3, r3, #6
 8004ee8:	2200      	movs	r2, #0
 8004eea:	4618      	mov	r0, r3
 8004eec:	4611      	mov	r1, r2
 8004eee:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004ef2:	623b      	str	r3, [r7, #32]
 8004ef4:	2300      	movs	r3, #0
 8004ef6:	627b      	str	r3, [r7, #36]	; 0x24
 8004ef8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004efc:	4642      	mov	r2, r8
 8004efe:	464b      	mov	r3, r9
 8004f00:	f04f 0000 	mov.w	r0, #0
 8004f04:	f04f 0100 	mov.w	r1, #0
 8004f08:	0159      	lsls	r1, r3, #5
 8004f0a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004f0e:	0150      	lsls	r0, r2, #5
 8004f10:	4602      	mov	r2, r0
 8004f12:	460b      	mov	r3, r1
 8004f14:	4641      	mov	r1, r8
 8004f16:	ebb2 0a01 	subs.w	sl, r2, r1
 8004f1a:	4649      	mov	r1, r9
 8004f1c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004f20:	f04f 0200 	mov.w	r2, #0
 8004f24:	f04f 0300 	mov.w	r3, #0
 8004f28:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004f2c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004f30:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004f34:	ebb2 040a 	subs.w	r4, r2, sl
 8004f38:	eb63 050b 	sbc.w	r5, r3, fp
 8004f3c:	f04f 0200 	mov.w	r2, #0
 8004f40:	f04f 0300 	mov.w	r3, #0
 8004f44:	00eb      	lsls	r3, r5, #3
 8004f46:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004f4a:	00e2      	lsls	r2, r4, #3
 8004f4c:	4614      	mov	r4, r2
 8004f4e:	461d      	mov	r5, r3
 8004f50:	4643      	mov	r3, r8
 8004f52:	18e3      	adds	r3, r4, r3
 8004f54:	603b      	str	r3, [r7, #0]
 8004f56:	464b      	mov	r3, r9
 8004f58:	eb45 0303 	adc.w	r3, r5, r3
 8004f5c:	607b      	str	r3, [r7, #4]
 8004f5e:	f04f 0200 	mov.w	r2, #0
 8004f62:	f04f 0300 	mov.w	r3, #0
 8004f66:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004f6a:	4629      	mov	r1, r5
 8004f6c:	028b      	lsls	r3, r1, #10
 8004f6e:	4621      	mov	r1, r4
 8004f70:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004f74:	4621      	mov	r1, r4
 8004f76:	028a      	lsls	r2, r1, #10
 8004f78:	4610      	mov	r0, r2
 8004f7a:	4619      	mov	r1, r3
 8004f7c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004f7e:	2200      	movs	r2, #0
 8004f80:	61bb      	str	r3, [r7, #24]
 8004f82:	61fa      	str	r2, [r7, #28]
 8004f84:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004f88:	f7fb fe0e 	bl	8000ba8 <__aeabi_uldivmod>
 8004f8c:	4602      	mov	r2, r0
 8004f8e:	460b      	mov	r3, r1
 8004f90:	4613      	mov	r3, r2
 8004f92:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004f94:	4b0b      	ldr	r3, [pc, #44]	; (8004fc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004f96:	685b      	ldr	r3, [r3, #4]
 8004f98:	0c1b      	lsrs	r3, r3, #16
 8004f9a:	f003 0303 	and.w	r3, r3, #3
 8004f9e:	3301      	adds	r3, #1
 8004fa0:	005b      	lsls	r3, r3, #1
 8004fa2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004fa4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004fa6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004fa8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fac:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004fae:	e002      	b.n	8004fb6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004fb0:	4b05      	ldr	r3, [pc, #20]	; (8004fc8 <HAL_RCC_GetSysClockFreq+0x204>)
 8004fb2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004fb4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004fb6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004fb8:	4618      	mov	r0, r3
 8004fba:	3750      	adds	r7, #80	; 0x50
 8004fbc:	46bd      	mov	sp, r7
 8004fbe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004fc2:	bf00      	nop
 8004fc4:	40023800 	.word	0x40023800
 8004fc8:	00f42400 	.word	0x00f42400
 8004fcc:	007a1200 	.word	0x007a1200

08004fd0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004fd0:	b480      	push	{r7}
 8004fd2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004fd4:	4b03      	ldr	r3, [pc, #12]	; (8004fe4 <HAL_RCC_GetHCLKFreq+0x14>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
}
 8004fd8:	4618      	mov	r0, r3
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe0:	4770      	bx	lr
 8004fe2:	bf00      	nop
 8004fe4:	20000008 	.word	0x20000008

08004fe8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004fec:	f7ff fff0 	bl	8004fd0 <HAL_RCC_GetHCLKFreq>
 8004ff0:	4602      	mov	r2, r0
 8004ff2:	4b05      	ldr	r3, [pc, #20]	; (8005008 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004ff4:	689b      	ldr	r3, [r3, #8]
 8004ff6:	0a9b      	lsrs	r3, r3, #10
 8004ff8:	f003 0307 	and.w	r3, r3, #7
 8004ffc:	4903      	ldr	r1, [pc, #12]	; (800500c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004ffe:	5ccb      	ldrb	r3, [r1, r3]
 8005000:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005004:	4618      	mov	r0, r3
 8005006:	bd80      	pop	{r7, pc}
 8005008:	40023800 	.word	0x40023800
 800500c:	08031cb0 	.word	0x08031cb0

08005010 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005010:	b580      	push	{r7, lr}
 8005012:	b082      	sub	sp, #8
 8005014:	af00      	add	r7, sp, #0
 8005016:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2b00      	cmp	r3, #0
 800501c:	d101      	bne.n	8005022 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800501e:	2301      	movs	r3, #1
 8005020:	e07b      	b.n	800511a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005026:	2b00      	cmp	r3, #0
 8005028:	d108      	bne.n	800503c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	685b      	ldr	r3, [r3, #4]
 800502e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005032:	d009      	beq.n	8005048 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2200      	movs	r2, #0
 8005038:	61da      	str	r2, [r3, #28]
 800503a:	e005      	b.n	8005048 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2200      	movs	r2, #0
 8005040:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2200      	movs	r2, #0
 8005046:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2200      	movs	r2, #0
 800504c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005054:	b2db      	uxtb	r3, r3
 8005056:	2b00      	cmp	r3, #0
 8005058:	d106      	bne.n	8005068 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	2200      	movs	r2, #0
 800505e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005062:	6878      	ldr	r0, [r7, #4]
 8005064:	f7fe fa76 	bl	8003554 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2202      	movs	r2, #2
 800506c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	681a      	ldr	r2, [r3, #0]
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800507e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	685b      	ldr	r3, [r3, #4]
 8005084:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	689b      	ldr	r3, [r3, #8]
 800508c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005090:	431a      	orrs	r2, r3
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	68db      	ldr	r3, [r3, #12]
 8005096:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800509a:	431a      	orrs	r2, r3
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	691b      	ldr	r3, [r3, #16]
 80050a0:	f003 0302 	and.w	r3, r3, #2
 80050a4:	431a      	orrs	r2, r3
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	695b      	ldr	r3, [r3, #20]
 80050aa:	f003 0301 	and.w	r3, r3, #1
 80050ae:	431a      	orrs	r2, r3
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	699b      	ldr	r3, [r3, #24]
 80050b4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80050b8:	431a      	orrs	r2, r3
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	69db      	ldr	r3, [r3, #28]
 80050be:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80050c2:	431a      	orrs	r2, r3
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	6a1b      	ldr	r3, [r3, #32]
 80050c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050cc:	ea42 0103 	orr.w	r1, r2, r3
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050d4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	430a      	orrs	r2, r1
 80050de:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	699b      	ldr	r3, [r3, #24]
 80050e4:	0c1b      	lsrs	r3, r3, #16
 80050e6:	f003 0104 	and.w	r1, r3, #4
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050ee:	f003 0210 	and.w	r2, r3, #16
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	430a      	orrs	r2, r1
 80050f8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	69da      	ldr	r2, [r3, #28]
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005108:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2200      	movs	r2, #0
 800510e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2201      	movs	r2, #1
 8005114:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005118:	2300      	movs	r3, #0
}
 800511a:	4618      	mov	r0, r3
 800511c:	3708      	adds	r7, #8
 800511e:	46bd      	mov	sp, r7
 8005120:	bd80      	pop	{r7, pc}

08005122 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005122:	b580      	push	{r7, lr}
 8005124:	b088      	sub	sp, #32
 8005126:	af00      	add	r7, sp, #0
 8005128:	60f8      	str	r0, [r7, #12]
 800512a:	60b9      	str	r1, [r7, #8]
 800512c:	603b      	str	r3, [r7, #0]
 800512e:	4613      	mov	r3, r2
 8005130:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005132:	2300      	movs	r3, #0
 8005134:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800513c:	2b01      	cmp	r3, #1
 800513e:	d101      	bne.n	8005144 <HAL_SPI_Transmit+0x22>
 8005140:	2302      	movs	r3, #2
 8005142:	e126      	b.n	8005392 <HAL_SPI_Transmit+0x270>
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	2201      	movs	r2, #1
 8005148:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800514c:	f7fe fd1a 	bl	8003b84 <HAL_GetTick>
 8005150:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005152:	88fb      	ldrh	r3, [r7, #6]
 8005154:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800515c:	b2db      	uxtb	r3, r3
 800515e:	2b01      	cmp	r3, #1
 8005160:	d002      	beq.n	8005168 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005162:	2302      	movs	r3, #2
 8005164:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005166:	e10b      	b.n	8005380 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8005168:	68bb      	ldr	r3, [r7, #8]
 800516a:	2b00      	cmp	r3, #0
 800516c:	d002      	beq.n	8005174 <HAL_SPI_Transmit+0x52>
 800516e:	88fb      	ldrh	r3, [r7, #6]
 8005170:	2b00      	cmp	r3, #0
 8005172:	d102      	bne.n	800517a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005174:	2301      	movs	r3, #1
 8005176:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005178:	e102      	b.n	8005380 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	2203      	movs	r2, #3
 800517e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	2200      	movs	r2, #0
 8005186:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	68ba      	ldr	r2, [r7, #8]
 800518c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	88fa      	ldrh	r2, [r7, #6]
 8005192:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	88fa      	ldrh	r2, [r7, #6]
 8005198:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	2200      	movs	r2, #0
 800519e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	2200      	movs	r2, #0
 80051a4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	2200      	movs	r2, #0
 80051aa:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	2200      	movs	r2, #0
 80051b0:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	2200      	movs	r2, #0
 80051b6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	689b      	ldr	r3, [r3, #8]
 80051bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80051c0:	d10f      	bne.n	80051e2 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	681a      	ldr	r2, [r3, #0]
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80051d0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	681a      	ldr	r2, [r3, #0]
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80051e0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051ec:	2b40      	cmp	r3, #64	; 0x40
 80051ee:	d007      	beq.n	8005200 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	681a      	ldr	r2, [r3, #0]
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80051fe:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	68db      	ldr	r3, [r3, #12]
 8005204:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005208:	d14b      	bne.n	80052a2 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	685b      	ldr	r3, [r3, #4]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d002      	beq.n	8005218 <HAL_SPI_Transmit+0xf6>
 8005212:	8afb      	ldrh	r3, [r7, #22]
 8005214:	2b01      	cmp	r3, #1
 8005216:	d13e      	bne.n	8005296 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800521c:	881a      	ldrh	r2, [r3, #0]
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005228:	1c9a      	adds	r2, r3, #2
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005232:	b29b      	uxth	r3, r3
 8005234:	3b01      	subs	r3, #1
 8005236:	b29a      	uxth	r2, r3
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800523c:	e02b      	b.n	8005296 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	689b      	ldr	r3, [r3, #8]
 8005244:	f003 0302 	and.w	r3, r3, #2
 8005248:	2b02      	cmp	r3, #2
 800524a:	d112      	bne.n	8005272 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005250:	881a      	ldrh	r2, [r3, #0]
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800525c:	1c9a      	adds	r2, r3, #2
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005266:	b29b      	uxth	r3, r3
 8005268:	3b01      	subs	r3, #1
 800526a:	b29a      	uxth	r2, r3
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	86da      	strh	r2, [r3, #54]	; 0x36
 8005270:	e011      	b.n	8005296 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005272:	f7fe fc87 	bl	8003b84 <HAL_GetTick>
 8005276:	4602      	mov	r2, r0
 8005278:	69bb      	ldr	r3, [r7, #24]
 800527a:	1ad3      	subs	r3, r2, r3
 800527c:	683a      	ldr	r2, [r7, #0]
 800527e:	429a      	cmp	r2, r3
 8005280:	d803      	bhi.n	800528a <HAL_SPI_Transmit+0x168>
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005288:	d102      	bne.n	8005290 <HAL_SPI_Transmit+0x16e>
 800528a:	683b      	ldr	r3, [r7, #0]
 800528c:	2b00      	cmp	r3, #0
 800528e:	d102      	bne.n	8005296 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8005290:	2303      	movs	r3, #3
 8005292:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005294:	e074      	b.n	8005380 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800529a:	b29b      	uxth	r3, r3
 800529c:	2b00      	cmp	r3, #0
 800529e:	d1ce      	bne.n	800523e <HAL_SPI_Transmit+0x11c>
 80052a0:	e04c      	b.n	800533c <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	685b      	ldr	r3, [r3, #4]
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d002      	beq.n	80052b0 <HAL_SPI_Transmit+0x18e>
 80052aa:	8afb      	ldrh	r3, [r7, #22]
 80052ac:	2b01      	cmp	r3, #1
 80052ae:	d140      	bne.n	8005332 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	330c      	adds	r3, #12
 80052ba:	7812      	ldrb	r2, [r2, #0]
 80052bc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052c2:	1c5a      	adds	r2, r3, #1
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80052cc:	b29b      	uxth	r3, r3
 80052ce:	3b01      	subs	r3, #1
 80052d0:	b29a      	uxth	r2, r3
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80052d6:	e02c      	b.n	8005332 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	689b      	ldr	r3, [r3, #8]
 80052de:	f003 0302 	and.w	r3, r3, #2
 80052e2:	2b02      	cmp	r3, #2
 80052e4:	d113      	bne.n	800530e <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	330c      	adds	r3, #12
 80052f0:	7812      	ldrb	r2, [r2, #0]
 80052f2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052f8:	1c5a      	adds	r2, r3, #1
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005302:	b29b      	uxth	r3, r3
 8005304:	3b01      	subs	r3, #1
 8005306:	b29a      	uxth	r2, r3
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	86da      	strh	r2, [r3, #54]	; 0x36
 800530c:	e011      	b.n	8005332 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800530e:	f7fe fc39 	bl	8003b84 <HAL_GetTick>
 8005312:	4602      	mov	r2, r0
 8005314:	69bb      	ldr	r3, [r7, #24]
 8005316:	1ad3      	subs	r3, r2, r3
 8005318:	683a      	ldr	r2, [r7, #0]
 800531a:	429a      	cmp	r2, r3
 800531c:	d803      	bhi.n	8005326 <HAL_SPI_Transmit+0x204>
 800531e:	683b      	ldr	r3, [r7, #0]
 8005320:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005324:	d102      	bne.n	800532c <HAL_SPI_Transmit+0x20a>
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	2b00      	cmp	r3, #0
 800532a:	d102      	bne.n	8005332 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800532c:	2303      	movs	r3, #3
 800532e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005330:	e026      	b.n	8005380 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005336:	b29b      	uxth	r3, r3
 8005338:	2b00      	cmp	r3, #0
 800533a:	d1cd      	bne.n	80052d8 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800533c:	69ba      	ldr	r2, [r7, #24]
 800533e:	6839      	ldr	r1, [r7, #0]
 8005340:	68f8      	ldr	r0, [r7, #12]
 8005342:	f000 fbcb 	bl	8005adc <SPI_EndRxTxTransaction>
 8005346:	4603      	mov	r3, r0
 8005348:	2b00      	cmp	r3, #0
 800534a:	d002      	beq.n	8005352 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	2220      	movs	r2, #32
 8005350:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	689b      	ldr	r3, [r3, #8]
 8005356:	2b00      	cmp	r3, #0
 8005358:	d10a      	bne.n	8005370 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800535a:	2300      	movs	r3, #0
 800535c:	613b      	str	r3, [r7, #16]
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	68db      	ldr	r3, [r3, #12]
 8005364:	613b      	str	r3, [r7, #16]
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	689b      	ldr	r3, [r3, #8]
 800536c:	613b      	str	r3, [r7, #16]
 800536e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005374:	2b00      	cmp	r3, #0
 8005376:	d002      	beq.n	800537e <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8005378:	2301      	movs	r3, #1
 800537a:	77fb      	strb	r3, [r7, #31]
 800537c:	e000      	b.n	8005380 <HAL_SPI_Transmit+0x25e>
  }

error:
 800537e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	2201      	movs	r2, #1
 8005384:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	2200      	movs	r2, #0
 800538c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005390:	7ffb      	ldrb	r3, [r7, #31]
}
 8005392:	4618      	mov	r0, r3
 8005394:	3720      	adds	r7, #32
 8005396:	46bd      	mov	sp, r7
 8005398:	bd80      	pop	{r7, pc}

0800539a <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800539a:	b580      	push	{r7, lr}
 800539c:	b088      	sub	sp, #32
 800539e:	af02      	add	r7, sp, #8
 80053a0:	60f8      	str	r0, [r7, #12]
 80053a2:	60b9      	str	r1, [r7, #8]
 80053a4:	603b      	str	r3, [r7, #0]
 80053a6:	4613      	mov	r3, r2
 80053a8:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80053aa:	2300      	movs	r3, #0
 80053ac:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	685b      	ldr	r3, [r3, #4]
 80053b2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80053b6:	d112      	bne.n	80053de <HAL_SPI_Receive+0x44>
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	689b      	ldr	r3, [r3, #8]
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d10e      	bne.n	80053de <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	2204      	movs	r2, #4
 80053c4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80053c8:	88fa      	ldrh	r2, [r7, #6]
 80053ca:	683b      	ldr	r3, [r7, #0]
 80053cc:	9300      	str	r3, [sp, #0]
 80053ce:	4613      	mov	r3, r2
 80053d0:	68ba      	ldr	r2, [r7, #8]
 80053d2:	68b9      	ldr	r1, [r7, #8]
 80053d4:	68f8      	ldr	r0, [r7, #12]
 80053d6:	f000 f8f1 	bl	80055bc <HAL_SPI_TransmitReceive>
 80053da:	4603      	mov	r3, r0
 80053dc:	e0ea      	b.n	80055b4 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80053e4:	2b01      	cmp	r3, #1
 80053e6:	d101      	bne.n	80053ec <HAL_SPI_Receive+0x52>
 80053e8:	2302      	movs	r3, #2
 80053ea:	e0e3      	b.n	80055b4 <HAL_SPI_Receive+0x21a>
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	2201      	movs	r2, #1
 80053f0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80053f4:	f7fe fbc6 	bl	8003b84 <HAL_GetTick>
 80053f8:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005400:	b2db      	uxtb	r3, r3
 8005402:	2b01      	cmp	r3, #1
 8005404:	d002      	beq.n	800540c <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8005406:	2302      	movs	r3, #2
 8005408:	75fb      	strb	r3, [r7, #23]
    goto error;
 800540a:	e0ca      	b.n	80055a2 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 800540c:	68bb      	ldr	r3, [r7, #8]
 800540e:	2b00      	cmp	r3, #0
 8005410:	d002      	beq.n	8005418 <HAL_SPI_Receive+0x7e>
 8005412:	88fb      	ldrh	r3, [r7, #6]
 8005414:	2b00      	cmp	r3, #0
 8005416:	d102      	bne.n	800541e <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8005418:	2301      	movs	r3, #1
 800541a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800541c:	e0c1      	b.n	80055a2 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	2204      	movs	r2, #4
 8005422:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	2200      	movs	r2, #0
 800542a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	68ba      	ldr	r2, [r7, #8]
 8005430:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	88fa      	ldrh	r2, [r7, #6]
 8005436:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	88fa      	ldrh	r2, [r7, #6]
 800543c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	2200      	movs	r2, #0
 8005442:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	2200      	movs	r2, #0
 8005448:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	2200      	movs	r2, #0
 800544e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	2200      	movs	r2, #0
 8005454:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	2200      	movs	r2, #0
 800545a:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	689b      	ldr	r3, [r3, #8]
 8005460:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005464:	d10f      	bne.n	8005486 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	681a      	ldr	r2, [r3, #0]
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005474:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	681a      	ldr	r2, [r3, #0]
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005484:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005490:	2b40      	cmp	r3, #64	; 0x40
 8005492:	d007      	beq.n	80054a4 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	681a      	ldr	r2, [r3, #0]
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80054a2:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	68db      	ldr	r3, [r3, #12]
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d162      	bne.n	8005572 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80054ac:	e02e      	b.n	800550c <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	689b      	ldr	r3, [r3, #8]
 80054b4:	f003 0301 	and.w	r3, r3, #1
 80054b8:	2b01      	cmp	r3, #1
 80054ba:	d115      	bne.n	80054e8 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f103 020c 	add.w	r2, r3, #12
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054c8:	7812      	ldrb	r2, [r2, #0]
 80054ca:	b2d2      	uxtb	r2, r2
 80054cc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054d2:	1c5a      	adds	r2, r3, #1
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80054dc:	b29b      	uxth	r3, r3
 80054de:	3b01      	subs	r3, #1
 80054e0:	b29a      	uxth	r2, r3
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	87da      	strh	r2, [r3, #62]	; 0x3e
 80054e6:	e011      	b.n	800550c <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80054e8:	f7fe fb4c 	bl	8003b84 <HAL_GetTick>
 80054ec:	4602      	mov	r2, r0
 80054ee:	693b      	ldr	r3, [r7, #16]
 80054f0:	1ad3      	subs	r3, r2, r3
 80054f2:	683a      	ldr	r2, [r7, #0]
 80054f4:	429a      	cmp	r2, r3
 80054f6:	d803      	bhi.n	8005500 <HAL_SPI_Receive+0x166>
 80054f8:	683b      	ldr	r3, [r7, #0]
 80054fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054fe:	d102      	bne.n	8005506 <HAL_SPI_Receive+0x16c>
 8005500:	683b      	ldr	r3, [r7, #0]
 8005502:	2b00      	cmp	r3, #0
 8005504:	d102      	bne.n	800550c <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8005506:	2303      	movs	r3, #3
 8005508:	75fb      	strb	r3, [r7, #23]
          goto error;
 800550a:	e04a      	b.n	80055a2 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005510:	b29b      	uxth	r3, r3
 8005512:	2b00      	cmp	r3, #0
 8005514:	d1cb      	bne.n	80054ae <HAL_SPI_Receive+0x114>
 8005516:	e031      	b.n	800557c <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	689b      	ldr	r3, [r3, #8]
 800551e:	f003 0301 	and.w	r3, r3, #1
 8005522:	2b01      	cmp	r3, #1
 8005524:	d113      	bne.n	800554e <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	68da      	ldr	r2, [r3, #12]
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005530:	b292      	uxth	r2, r2
 8005532:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005538:	1c9a      	adds	r2, r3, #2
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005542:	b29b      	uxth	r3, r3
 8005544:	3b01      	subs	r3, #1
 8005546:	b29a      	uxth	r2, r3
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800554c:	e011      	b.n	8005572 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800554e:	f7fe fb19 	bl	8003b84 <HAL_GetTick>
 8005552:	4602      	mov	r2, r0
 8005554:	693b      	ldr	r3, [r7, #16]
 8005556:	1ad3      	subs	r3, r2, r3
 8005558:	683a      	ldr	r2, [r7, #0]
 800555a:	429a      	cmp	r2, r3
 800555c:	d803      	bhi.n	8005566 <HAL_SPI_Receive+0x1cc>
 800555e:	683b      	ldr	r3, [r7, #0]
 8005560:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005564:	d102      	bne.n	800556c <HAL_SPI_Receive+0x1d2>
 8005566:	683b      	ldr	r3, [r7, #0]
 8005568:	2b00      	cmp	r3, #0
 800556a:	d102      	bne.n	8005572 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 800556c:	2303      	movs	r3, #3
 800556e:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005570:	e017      	b.n	80055a2 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005576:	b29b      	uxth	r3, r3
 8005578:	2b00      	cmp	r3, #0
 800557a:	d1cd      	bne.n	8005518 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800557c:	693a      	ldr	r2, [r7, #16]
 800557e:	6839      	ldr	r1, [r7, #0]
 8005580:	68f8      	ldr	r0, [r7, #12]
 8005582:	f000 fa45 	bl	8005a10 <SPI_EndRxTransaction>
 8005586:	4603      	mov	r3, r0
 8005588:	2b00      	cmp	r3, #0
 800558a:	d002      	beq.n	8005592 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	2220      	movs	r2, #32
 8005590:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005596:	2b00      	cmp	r3, #0
 8005598:	d002      	beq.n	80055a0 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 800559a:	2301      	movs	r3, #1
 800559c:	75fb      	strb	r3, [r7, #23]
 800559e:	e000      	b.n	80055a2 <HAL_SPI_Receive+0x208>
  }

error :
 80055a0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	2201      	movs	r2, #1
 80055a6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	2200      	movs	r2, #0
 80055ae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80055b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80055b4:	4618      	mov	r0, r3
 80055b6:	3718      	adds	r7, #24
 80055b8:	46bd      	mov	sp, r7
 80055ba:	bd80      	pop	{r7, pc}

080055bc <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80055bc:	b580      	push	{r7, lr}
 80055be:	b08c      	sub	sp, #48	; 0x30
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	60f8      	str	r0, [r7, #12]
 80055c4:	60b9      	str	r1, [r7, #8]
 80055c6:	607a      	str	r2, [r7, #4]
 80055c8:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80055ca:	2301      	movs	r3, #1
 80055cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80055ce:	2300      	movs	r3, #0
 80055d0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80055da:	2b01      	cmp	r3, #1
 80055dc:	d101      	bne.n	80055e2 <HAL_SPI_TransmitReceive+0x26>
 80055de:	2302      	movs	r3, #2
 80055e0:	e18a      	b.n	80058f8 <HAL_SPI_TransmitReceive+0x33c>
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	2201      	movs	r2, #1
 80055e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80055ea:	f7fe facb 	bl	8003b84 <HAL_GetTick>
 80055ee:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80055f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	685b      	ldr	r3, [r3, #4]
 80055fe:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005600:	887b      	ldrh	r3, [r7, #2]
 8005602:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005604:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005608:	2b01      	cmp	r3, #1
 800560a:	d00f      	beq.n	800562c <HAL_SPI_TransmitReceive+0x70>
 800560c:	69fb      	ldr	r3, [r7, #28]
 800560e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005612:	d107      	bne.n	8005624 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	689b      	ldr	r3, [r3, #8]
 8005618:	2b00      	cmp	r3, #0
 800561a:	d103      	bne.n	8005624 <HAL_SPI_TransmitReceive+0x68>
 800561c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005620:	2b04      	cmp	r3, #4
 8005622:	d003      	beq.n	800562c <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8005624:	2302      	movs	r3, #2
 8005626:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800562a:	e15b      	b.n	80058e4 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800562c:	68bb      	ldr	r3, [r7, #8]
 800562e:	2b00      	cmp	r3, #0
 8005630:	d005      	beq.n	800563e <HAL_SPI_TransmitReceive+0x82>
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	2b00      	cmp	r3, #0
 8005636:	d002      	beq.n	800563e <HAL_SPI_TransmitReceive+0x82>
 8005638:	887b      	ldrh	r3, [r7, #2]
 800563a:	2b00      	cmp	r3, #0
 800563c:	d103      	bne.n	8005646 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800563e:	2301      	movs	r3, #1
 8005640:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005644:	e14e      	b.n	80058e4 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800564c:	b2db      	uxtb	r3, r3
 800564e:	2b04      	cmp	r3, #4
 8005650:	d003      	beq.n	800565a <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	2205      	movs	r2, #5
 8005656:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	2200      	movs	r2, #0
 800565e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	687a      	ldr	r2, [r7, #4]
 8005664:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	887a      	ldrh	r2, [r7, #2]
 800566a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	887a      	ldrh	r2, [r7, #2]
 8005670:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	68ba      	ldr	r2, [r7, #8]
 8005676:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	887a      	ldrh	r2, [r7, #2]
 800567c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	887a      	ldrh	r2, [r7, #2]
 8005682:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	2200      	movs	r2, #0
 8005688:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	2200      	movs	r2, #0
 800568e:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800569a:	2b40      	cmp	r3, #64	; 0x40
 800569c:	d007      	beq.n	80056ae <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	681a      	ldr	r2, [r3, #0]
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80056ac:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	68db      	ldr	r3, [r3, #12]
 80056b2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80056b6:	d178      	bne.n	80057aa <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	685b      	ldr	r3, [r3, #4]
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d002      	beq.n	80056c6 <HAL_SPI_TransmitReceive+0x10a>
 80056c0:	8b7b      	ldrh	r3, [r7, #26]
 80056c2:	2b01      	cmp	r3, #1
 80056c4:	d166      	bne.n	8005794 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056ca:	881a      	ldrh	r2, [r3, #0]
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056d6:	1c9a      	adds	r2, r3, #2
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80056e0:	b29b      	uxth	r3, r3
 80056e2:	3b01      	subs	r3, #1
 80056e4:	b29a      	uxth	r2, r3
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80056ea:	e053      	b.n	8005794 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	689b      	ldr	r3, [r3, #8]
 80056f2:	f003 0302 	and.w	r3, r3, #2
 80056f6:	2b02      	cmp	r3, #2
 80056f8:	d11b      	bne.n	8005732 <HAL_SPI_TransmitReceive+0x176>
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80056fe:	b29b      	uxth	r3, r3
 8005700:	2b00      	cmp	r3, #0
 8005702:	d016      	beq.n	8005732 <HAL_SPI_TransmitReceive+0x176>
 8005704:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005706:	2b01      	cmp	r3, #1
 8005708:	d113      	bne.n	8005732 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800570e:	881a      	ldrh	r2, [r3, #0]
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800571a:	1c9a      	adds	r2, r3, #2
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005724:	b29b      	uxth	r3, r3
 8005726:	3b01      	subs	r3, #1
 8005728:	b29a      	uxth	r2, r3
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800572e:	2300      	movs	r3, #0
 8005730:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	689b      	ldr	r3, [r3, #8]
 8005738:	f003 0301 	and.w	r3, r3, #1
 800573c:	2b01      	cmp	r3, #1
 800573e:	d119      	bne.n	8005774 <HAL_SPI_TransmitReceive+0x1b8>
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005744:	b29b      	uxth	r3, r3
 8005746:	2b00      	cmp	r3, #0
 8005748:	d014      	beq.n	8005774 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	68da      	ldr	r2, [r3, #12]
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005754:	b292      	uxth	r2, r2
 8005756:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800575c:	1c9a      	adds	r2, r3, #2
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005766:	b29b      	uxth	r3, r3
 8005768:	3b01      	subs	r3, #1
 800576a:	b29a      	uxth	r2, r3
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005770:	2301      	movs	r3, #1
 8005772:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005774:	f7fe fa06 	bl	8003b84 <HAL_GetTick>
 8005778:	4602      	mov	r2, r0
 800577a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800577c:	1ad3      	subs	r3, r2, r3
 800577e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005780:	429a      	cmp	r2, r3
 8005782:	d807      	bhi.n	8005794 <HAL_SPI_TransmitReceive+0x1d8>
 8005784:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005786:	f1b3 3fff 	cmp.w	r3, #4294967295
 800578a:	d003      	beq.n	8005794 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800578c:	2303      	movs	r3, #3
 800578e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005792:	e0a7      	b.n	80058e4 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005798:	b29b      	uxth	r3, r3
 800579a:	2b00      	cmp	r3, #0
 800579c:	d1a6      	bne.n	80056ec <HAL_SPI_TransmitReceive+0x130>
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80057a2:	b29b      	uxth	r3, r3
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d1a1      	bne.n	80056ec <HAL_SPI_TransmitReceive+0x130>
 80057a8:	e07c      	b.n	80058a4 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	685b      	ldr	r3, [r3, #4]
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d002      	beq.n	80057b8 <HAL_SPI_TransmitReceive+0x1fc>
 80057b2:	8b7b      	ldrh	r3, [r7, #26]
 80057b4:	2b01      	cmp	r3, #1
 80057b6:	d16b      	bne.n	8005890 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	330c      	adds	r3, #12
 80057c2:	7812      	ldrb	r2, [r2, #0]
 80057c4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057ca:	1c5a      	adds	r2, r3, #1
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80057d4:	b29b      	uxth	r3, r3
 80057d6:	3b01      	subs	r3, #1
 80057d8:	b29a      	uxth	r2, r3
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80057de:	e057      	b.n	8005890 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	689b      	ldr	r3, [r3, #8]
 80057e6:	f003 0302 	and.w	r3, r3, #2
 80057ea:	2b02      	cmp	r3, #2
 80057ec:	d11c      	bne.n	8005828 <HAL_SPI_TransmitReceive+0x26c>
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80057f2:	b29b      	uxth	r3, r3
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d017      	beq.n	8005828 <HAL_SPI_TransmitReceive+0x26c>
 80057f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057fa:	2b01      	cmp	r3, #1
 80057fc:	d114      	bne.n	8005828 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	330c      	adds	r3, #12
 8005808:	7812      	ldrb	r2, [r2, #0]
 800580a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005810:	1c5a      	adds	r2, r3, #1
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800581a:	b29b      	uxth	r3, r3
 800581c:	3b01      	subs	r3, #1
 800581e:	b29a      	uxth	r2, r3
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005824:	2300      	movs	r3, #0
 8005826:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	689b      	ldr	r3, [r3, #8]
 800582e:	f003 0301 	and.w	r3, r3, #1
 8005832:	2b01      	cmp	r3, #1
 8005834:	d119      	bne.n	800586a <HAL_SPI_TransmitReceive+0x2ae>
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800583a:	b29b      	uxth	r3, r3
 800583c:	2b00      	cmp	r3, #0
 800583e:	d014      	beq.n	800586a <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	68da      	ldr	r2, [r3, #12]
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800584a:	b2d2      	uxtb	r2, r2
 800584c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005852:	1c5a      	adds	r2, r3, #1
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800585c:	b29b      	uxth	r3, r3
 800585e:	3b01      	subs	r3, #1
 8005860:	b29a      	uxth	r2, r3
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005866:	2301      	movs	r3, #1
 8005868:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800586a:	f7fe f98b 	bl	8003b84 <HAL_GetTick>
 800586e:	4602      	mov	r2, r0
 8005870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005872:	1ad3      	subs	r3, r2, r3
 8005874:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005876:	429a      	cmp	r2, r3
 8005878:	d803      	bhi.n	8005882 <HAL_SPI_TransmitReceive+0x2c6>
 800587a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800587c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005880:	d102      	bne.n	8005888 <HAL_SPI_TransmitReceive+0x2cc>
 8005882:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005884:	2b00      	cmp	r3, #0
 8005886:	d103      	bne.n	8005890 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8005888:	2303      	movs	r3, #3
 800588a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800588e:	e029      	b.n	80058e4 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005894:	b29b      	uxth	r3, r3
 8005896:	2b00      	cmp	r3, #0
 8005898:	d1a2      	bne.n	80057e0 <HAL_SPI_TransmitReceive+0x224>
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800589e:	b29b      	uxth	r3, r3
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d19d      	bne.n	80057e0 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80058a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058a6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80058a8:	68f8      	ldr	r0, [r7, #12]
 80058aa:	f000 f917 	bl	8005adc <SPI_EndRxTxTransaction>
 80058ae:	4603      	mov	r3, r0
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d006      	beq.n	80058c2 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80058b4:	2301      	movs	r3, #1
 80058b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	2220      	movs	r2, #32
 80058be:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80058c0:	e010      	b.n	80058e4 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	689b      	ldr	r3, [r3, #8]
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d10b      	bne.n	80058e2 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80058ca:	2300      	movs	r3, #0
 80058cc:	617b      	str	r3, [r7, #20]
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	68db      	ldr	r3, [r3, #12]
 80058d4:	617b      	str	r3, [r7, #20]
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	689b      	ldr	r3, [r3, #8]
 80058dc:	617b      	str	r3, [r7, #20]
 80058de:	697b      	ldr	r3, [r7, #20]
 80058e0:	e000      	b.n	80058e4 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80058e2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	2201      	movs	r2, #1
 80058e8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	2200      	movs	r2, #0
 80058f0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80058f4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80058f8:	4618      	mov	r0, r3
 80058fa:	3730      	adds	r7, #48	; 0x30
 80058fc:	46bd      	mov	sp, r7
 80058fe:	bd80      	pop	{r7, pc}

08005900 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005900:	b580      	push	{r7, lr}
 8005902:	b088      	sub	sp, #32
 8005904:	af00      	add	r7, sp, #0
 8005906:	60f8      	str	r0, [r7, #12]
 8005908:	60b9      	str	r1, [r7, #8]
 800590a:	603b      	str	r3, [r7, #0]
 800590c:	4613      	mov	r3, r2
 800590e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005910:	f7fe f938 	bl	8003b84 <HAL_GetTick>
 8005914:	4602      	mov	r2, r0
 8005916:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005918:	1a9b      	subs	r3, r3, r2
 800591a:	683a      	ldr	r2, [r7, #0]
 800591c:	4413      	add	r3, r2
 800591e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005920:	f7fe f930 	bl	8003b84 <HAL_GetTick>
 8005924:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005926:	4b39      	ldr	r3, [pc, #228]	; (8005a0c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	015b      	lsls	r3, r3, #5
 800592c:	0d1b      	lsrs	r3, r3, #20
 800592e:	69fa      	ldr	r2, [r7, #28]
 8005930:	fb02 f303 	mul.w	r3, r2, r3
 8005934:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005936:	e054      	b.n	80059e2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005938:	683b      	ldr	r3, [r7, #0]
 800593a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800593e:	d050      	beq.n	80059e2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005940:	f7fe f920 	bl	8003b84 <HAL_GetTick>
 8005944:	4602      	mov	r2, r0
 8005946:	69bb      	ldr	r3, [r7, #24]
 8005948:	1ad3      	subs	r3, r2, r3
 800594a:	69fa      	ldr	r2, [r7, #28]
 800594c:	429a      	cmp	r2, r3
 800594e:	d902      	bls.n	8005956 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005950:	69fb      	ldr	r3, [r7, #28]
 8005952:	2b00      	cmp	r3, #0
 8005954:	d13d      	bne.n	80059d2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	685a      	ldr	r2, [r3, #4]
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005964:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	685b      	ldr	r3, [r3, #4]
 800596a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800596e:	d111      	bne.n	8005994 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	689b      	ldr	r3, [r3, #8]
 8005974:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005978:	d004      	beq.n	8005984 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	689b      	ldr	r3, [r3, #8]
 800597e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005982:	d107      	bne.n	8005994 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	681a      	ldr	r2, [r3, #0]
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005992:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005998:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800599c:	d10f      	bne.n	80059be <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	681a      	ldr	r2, [r3, #0]
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80059ac:	601a      	str	r2, [r3, #0]
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	681a      	ldr	r2, [r3, #0]
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80059bc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	2201      	movs	r2, #1
 80059c2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	2200      	movs	r2, #0
 80059ca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80059ce:	2303      	movs	r3, #3
 80059d0:	e017      	b.n	8005a02 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80059d2:	697b      	ldr	r3, [r7, #20]
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d101      	bne.n	80059dc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80059d8:	2300      	movs	r3, #0
 80059da:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80059dc:	697b      	ldr	r3, [r7, #20]
 80059de:	3b01      	subs	r3, #1
 80059e0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	689a      	ldr	r2, [r3, #8]
 80059e8:	68bb      	ldr	r3, [r7, #8]
 80059ea:	4013      	ands	r3, r2
 80059ec:	68ba      	ldr	r2, [r7, #8]
 80059ee:	429a      	cmp	r2, r3
 80059f0:	bf0c      	ite	eq
 80059f2:	2301      	moveq	r3, #1
 80059f4:	2300      	movne	r3, #0
 80059f6:	b2db      	uxtb	r3, r3
 80059f8:	461a      	mov	r2, r3
 80059fa:	79fb      	ldrb	r3, [r7, #7]
 80059fc:	429a      	cmp	r2, r3
 80059fe:	d19b      	bne.n	8005938 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005a00:	2300      	movs	r3, #0
}
 8005a02:	4618      	mov	r0, r3
 8005a04:	3720      	adds	r7, #32
 8005a06:	46bd      	mov	sp, r7
 8005a08:	bd80      	pop	{r7, pc}
 8005a0a:	bf00      	nop
 8005a0c:	20000008 	.word	0x20000008

08005a10 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b086      	sub	sp, #24
 8005a14:	af02      	add	r7, sp, #8
 8005a16:	60f8      	str	r0, [r7, #12]
 8005a18:	60b9      	str	r1, [r7, #8]
 8005a1a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	685b      	ldr	r3, [r3, #4]
 8005a20:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005a24:	d111      	bne.n	8005a4a <SPI_EndRxTransaction+0x3a>
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	689b      	ldr	r3, [r3, #8]
 8005a2a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005a2e:	d004      	beq.n	8005a3a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	689b      	ldr	r3, [r3, #8]
 8005a34:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005a38:	d107      	bne.n	8005a4a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	681a      	ldr	r2, [r3, #0]
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a48:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	685b      	ldr	r3, [r3, #4]
 8005a4e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005a52:	d12a      	bne.n	8005aaa <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	689b      	ldr	r3, [r3, #8]
 8005a58:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005a5c:	d012      	beq.n	8005a84 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	9300      	str	r3, [sp, #0]
 8005a62:	68bb      	ldr	r3, [r7, #8]
 8005a64:	2200      	movs	r2, #0
 8005a66:	2180      	movs	r1, #128	; 0x80
 8005a68:	68f8      	ldr	r0, [r7, #12]
 8005a6a:	f7ff ff49 	bl	8005900 <SPI_WaitFlagStateUntilTimeout>
 8005a6e:	4603      	mov	r3, r0
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d02d      	beq.n	8005ad0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a78:	f043 0220 	orr.w	r2, r3, #32
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8005a80:	2303      	movs	r3, #3
 8005a82:	e026      	b.n	8005ad2 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	9300      	str	r3, [sp, #0]
 8005a88:	68bb      	ldr	r3, [r7, #8]
 8005a8a:	2200      	movs	r2, #0
 8005a8c:	2101      	movs	r1, #1
 8005a8e:	68f8      	ldr	r0, [r7, #12]
 8005a90:	f7ff ff36 	bl	8005900 <SPI_WaitFlagStateUntilTimeout>
 8005a94:	4603      	mov	r3, r0
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d01a      	beq.n	8005ad0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a9e:	f043 0220 	orr.w	r2, r3, #32
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8005aa6:	2303      	movs	r3, #3
 8005aa8:	e013      	b.n	8005ad2 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	9300      	str	r3, [sp, #0]
 8005aae:	68bb      	ldr	r3, [r7, #8]
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	2101      	movs	r1, #1
 8005ab4:	68f8      	ldr	r0, [r7, #12]
 8005ab6:	f7ff ff23 	bl	8005900 <SPI_WaitFlagStateUntilTimeout>
 8005aba:	4603      	mov	r3, r0
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d007      	beq.n	8005ad0 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ac4:	f043 0220 	orr.w	r2, r3, #32
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005acc:	2303      	movs	r3, #3
 8005ace:	e000      	b.n	8005ad2 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8005ad0:	2300      	movs	r3, #0
}
 8005ad2:	4618      	mov	r0, r3
 8005ad4:	3710      	adds	r7, #16
 8005ad6:	46bd      	mov	sp, r7
 8005ad8:	bd80      	pop	{r7, pc}
	...

08005adc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005adc:	b580      	push	{r7, lr}
 8005ade:	b088      	sub	sp, #32
 8005ae0:	af02      	add	r7, sp, #8
 8005ae2:	60f8      	str	r0, [r7, #12]
 8005ae4:	60b9      	str	r1, [r7, #8]
 8005ae6:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005ae8:	4b1b      	ldr	r3, [pc, #108]	; (8005b58 <SPI_EndRxTxTransaction+0x7c>)
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	4a1b      	ldr	r2, [pc, #108]	; (8005b5c <SPI_EndRxTxTransaction+0x80>)
 8005aee:	fba2 2303 	umull	r2, r3, r2, r3
 8005af2:	0d5b      	lsrs	r3, r3, #21
 8005af4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005af8:	fb02 f303 	mul.w	r3, r2, r3
 8005afc:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	685b      	ldr	r3, [r3, #4]
 8005b02:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005b06:	d112      	bne.n	8005b2e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	9300      	str	r3, [sp, #0]
 8005b0c:	68bb      	ldr	r3, [r7, #8]
 8005b0e:	2200      	movs	r2, #0
 8005b10:	2180      	movs	r1, #128	; 0x80
 8005b12:	68f8      	ldr	r0, [r7, #12]
 8005b14:	f7ff fef4 	bl	8005900 <SPI_WaitFlagStateUntilTimeout>
 8005b18:	4603      	mov	r3, r0
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d016      	beq.n	8005b4c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b22:	f043 0220 	orr.w	r2, r3, #32
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005b2a:	2303      	movs	r3, #3
 8005b2c:	e00f      	b.n	8005b4e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005b2e:	697b      	ldr	r3, [r7, #20]
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d00a      	beq.n	8005b4a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005b34:	697b      	ldr	r3, [r7, #20]
 8005b36:	3b01      	subs	r3, #1
 8005b38:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	689b      	ldr	r3, [r3, #8]
 8005b40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b44:	2b80      	cmp	r3, #128	; 0x80
 8005b46:	d0f2      	beq.n	8005b2e <SPI_EndRxTxTransaction+0x52>
 8005b48:	e000      	b.n	8005b4c <SPI_EndRxTxTransaction+0x70>
        break;
 8005b4a:	bf00      	nop
  }

  return HAL_OK;
 8005b4c:	2300      	movs	r3, #0
}
 8005b4e:	4618      	mov	r0, r3
 8005b50:	3718      	adds	r7, #24
 8005b52:	46bd      	mov	sp, r7
 8005b54:	bd80      	pop	{r7, pc}
 8005b56:	bf00      	nop
 8005b58:	20000008 	.word	0x20000008
 8005b5c:	165e9f81 	.word	0x165e9f81

08005b60 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8005b60:	b580      	push	{r7, lr}
 8005b62:	b084      	sub	sp, #16
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	60f8      	str	r0, [r7, #12]
 8005b68:	60b9      	str	r1, [r7, #8]
 8005b6a:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d101      	bne.n	8005b76 <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 8005b72:	2301      	movs	r3, #1
 8005b74:	e034      	b.n	8005be0 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8005b7c:	b2db      	uxtb	r3, r3
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d106      	bne.n	8005b90 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	2200      	movs	r2, #0
 8005b86:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8005b8a:	68f8      	ldr	r0, [r7, #12]
 8005b8c:	f7fb fb00 	bl	8001190 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	681a      	ldr	r2, [r3, #0]
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	3308      	adds	r3, #8
 8005b98:	4619      	mov	r1, r3
 8005b9a:	4610      	mov	r0, r2
 8005b9c:	f000 fca6 	bl	80064ec <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	6818      	ldr	r0, [r3, #0]
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	689b      	ldr	r3, [r3, #8]
 8005ba8:	461a      	mov	r2, r3
 8005baa:	68b9      	ldr	r1, [r7, #8]
 8005bac:	f000 fcf0 	bl	8006590 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	6858      	ldr	r0, [r3, #4]
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	689a      	ldr	r2, [r3, #8]
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bbc:	6879      	ldr	r1, [r7, #4]
 8005bbe:	f000 fd25 	bl	800660c <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	68fa      	ldr	r2, [r7, #12]
 8005bc8:	6892      	ldr	r2, [r2, #8]
 8005bca:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	68fa      	ldr	r2, [r7, #12]
 8005bd4:	6892      	ldr	r2, [r2, #8]
 8005bd6:	f041 0101 	orr.w	r1, r1, #1
 8005bda:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 8005bde:	2300      	movs	r3, #0
}
 8005be0:	4618      	mov	r0, r3
 8005be2:	3710      	adds	r7, #16
 8005be4:	46bd      	mov	sp, r7
 8005be6:	bd80      	pop	{r7, pc}

08005be8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005be8:	b580      	push	{r7, lr}
 8005bea:	b082      	sub	sp, #8
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d101      	bne.n	8005bfa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005bf6:	2301      	movs	r3, #1
 8005bf8:	e041      	b.n	8005c7e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c00:	b2db      	uxtb	r3, r3
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d106      	bne.n	8005c14 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	2200      	movs	r2, #0
 8005c0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005c0e:	6878      	ldr	r0, [r7, #4]
 8005c10:	f7fd fec0 	bl	8003994 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2202      	movs	r2, #2
 8005c18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681a      	ldr	r2, [r3, #0]
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	3304      	adds	r3, #4
 8005c24:	4619      	mov	r1, r3
 8005c26:	4610      	mov	r0, r2
 8005c28:	f000 fa96 	bl	8006158 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	2201      	movs	r2, #1
 8005c30:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	2201      	movs	r2, #1
 8005c38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2201      	movs	r2, #1
 8005c40:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2201      	movs	r2, #1
 8005c48:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2201      	movs	r2, #1
 8005c50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2201      	movs	r2, #1
 8005c58:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2201      	movs	r2, #1
 8005c60:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2201      	movs	r2, #1
 8005c68:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	2201      	movs	r2, #1
 8005c70:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	2201      	movs	r2, #1
 8005c78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005c7c:	2300      	movs	r3, #0
}
 8005c7e:	4618      	mov	r0, r3
 8005c80:	3708      	adds	r7, #8
 8005c82:	46bd      	mov	sp, r7
 8005c84:	bd80      	pop	{r7, pc}
	...

08005c88 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005c88:	b480      	push	{r7}
 8005c8a:	b085      	sub	sp, #20
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c96:	b2db      	uxtb	r3, r3
 8005c98:	2b01      	cmp	r3, #1
 8005c9a:	d001      	beq.n	8005ca0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005c9c:	2301      	movs	r3, #1
 8005c9e:	e04e      	b.n	8005d3e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2202      	movs	r2, #2
 8005ca4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	68da      	ldr	r2, [r3, #12]
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	f042 0201 	orr.w	r2, r2, #1
 8005cb6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	4a23      	ldr	r2, [pc, #140]	; (8005d4c <HAL_TIM_Base_Start_IT+0xc4>)
 8005cbe:	4293      	cmp	r3, r2
 8005cc0:	d022      	beq.n	8005d08 <HAL_TIM_Base_Start_IT+0x80>
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005cca:	d01d      	beq.n	8005d08 <HAL_TIM_Base_Start_IT+0x80>
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	4a1f      	ldr	r2, [pc, #124]	; (8005d50 <HAL_TIM_Base_Start_IT+0xc8>)
 8005cd2:	4293      	cmp	r3, r2
 8005cd4:	d018      	beq.n	8005d08 <HAL_TIM_Base_Start_IT+0x80>
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	4a1e      	ldr	r2, [pc, #120]	; (8005d54 <HAL_TIM_Base_Start_IT+0xcc>)
 8005cdc:	4293      	cmp	r3, r2
 8005cde:	d013      	beq.n	8005d08 <HAL_TIM_Base_Start_IT+0x80>
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	4a1c      	ldr	r2, [pc, #112]	; (8005d58 <HAL_TIM_Base_Start_IT+0xd0>)
 8005ce6:	4293      	cmp	r3, r2
 8005ce8:	d00e      	beq.n	8005d08 <HAL_TIM_Base_Start_IT+0x80>
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	4a1b      	ldr	r2, [pc, #108]	; (8005d5c <HAL_TIM_Base_Start_IT+0xd4>)
 8005cf0:	4293      	cmp	r3, r2
 8005cf2:	d009      	beq.n	8005d08 <HAL_TIM_Base_Start_IT+0x80>
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	4a19      	ldr	r2, [pc, #100]	; (8005d60 <HAL_TIM_Base_Start_IT+0xd8>)
 8005cfa:	4293      	cmp	r3, r2
 8005cfc:	d004      	beq.n	8005d08 <HAL_TIM_Base_Start_IT+0x80>
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	4a18      	ldr	r2, [pc, #96]	; (8005d64 <HAL_TIM_Base_Start_IT+0xdc>)
 8005d04:	4293      	cmp	r3, r2
 8005d06:	d111      	bne.n	8005d2c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	689b      	ldr	r3, [r3, #8]
 8005d0e:	f003 0307 	and.w	r3, r3, #7
 8005d12:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	2b06      	cmp	r3, #6
 8005d18:	d010      	beq.n	8005d3c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	681a      	ldr	r2, [r3, #0]
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	f042 0201 	orr.w	r2, r2, #1
 8005d28:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d2a:	e007      	b.n	8005d3c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	681a      	ldr	r2, [r3, #0]
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f042 0201 	orr.w	r2, r2, #1
 8005d3a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005d3c:	2300      	movs	r3, #0
}
 8005d3e:	4618      	mov	r0, r3
 8005d40:	3714      	adds	r7, #20
 8005d42:	46bd      	mov	sp, r7
 8005d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d48:	4770      	bx	lr
 8005d4a:	bf00      	nop
 8005d4c:	40010000 	.word	0x40010000
 8005d50:	40000400 	.word	0x40000400
 8005d54:	40000800 	.word	0x40000800
 8005d58:	40000c00 	.word	0x40000c00
 8005d5c:	40010400 	.word	0x40010400
 8005d60:	40014000 	.word	0x40014000
 8005d64:	40001800 	.word	0x40001800

08005d68 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005d68:	b580      	push	{r7, lr}
 8005d6a:	b082      	sub	sp, #8
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	691b      	ldr	r3, [r3, #16]
 8005d76:	f003 0302 	and.w	r3, r3, #2
 8005d7a:	2b02      	cmp	r3, #2
 8005d7c:	d122      	bne.n	8005dc4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	68db      	ldr	r3, [r3, #12]
 8005d84:	f003 0302 	and.w	r3, r3, #2
 8005d88:	2b02      	cmp	r3, #2
 8005d8a:	d11b      	bne.n	8005dc4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	f06f 0202 	mvn.w	r2, #2
 8005d94:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	2201      	movs	r2, #1
 8005d9a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	699b      	ldr	r3, [r3, #24]
 8005da2:	f003 0303 	and.w	r3, r3, #3
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d003      	beq.n	8005db2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005daa:	6878      	ldr	r0, [r7, #4]
 8005dac:	f000 f9b5 	bl	800611a <HAL_TIM_IC_CaptureCallback>
 8005db0:	e005      	b.n	8005dbe <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005db2:	6878      	ldr	r0, [r7, #4]
 8005db4:	f000 f9a7 	bl	8006106 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005db8:	6878      	ldr	r0, [r7, #4]
 8005dba:	f000 f9b8 	bl	800612e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	691b      	ldr	r3, [r3, #16]
 8005dca:	f003 0304 	and.w	r3, r3, #4
 8005dce:	2b04      	cmp	r3, #4
 8005dd0:	d122      	bne.n	8005e18 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	68db      	ldr	r3, [r3, #12]
 8005dd8:	f003 0304 	and.w	r3, r3, #4
 8005ddc:	2b04      	cmp	r3, #4
 8005dde:	d11b      	bne.n	8005e18 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f06f 0204 	mvn.w	r2, #4
 8005de8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	2202      	movs	r2, #2
 8005dee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	699b      	ldr	r3, [r3, #24]
 8005df6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d003      	beq.n	8005e06 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005dfe:	6878      	ldr	r0, [r7, #4]
 8005e00:	f000 f98b 	bl	800611a <HAL_TIM_IC_CaptureCallback>
 8005e04:	e005      	b.n	8005e12 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e06:	6878      	ldr	r0, [r7, #4]
 8005e08:	f000 f97d 	bl	8006106 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e0c:	6878      	ldr	r0, [r7, #4]
 8005e0e:	f000 f98e 	bl	800612e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	2200      	movs	r2, #0
 8005e16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	691b      	ldr	r3, [r3, #16]
 8005e1e:	f003 0308 	and.w	r3, r3, #8
 8005e22:	2b08      	cmp	r3, #8
 8005e24:	d122      	bne.n	8005e6c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	68db      	ldr	r3, [r3, #12]
 8005e2c:	f003 0308 	and.w	r3, r3, #8
 8005e30:	2b08      	cmp	r3, #8
 8005e32:	d11b      	bne.n	8005e6c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	f06f 0208 	mvn.w	r2, #8
 8005e3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	2204      	movs	r2, #4
 8005e42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	69db      	ldr	r3, [r3, #28]
 8005e4a:	f003 0303 	and.w	r3, r3, #3
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d003      	beq.n	8005e5a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e52:	6878      	ldr	r0, [r7, #4]
 8005e54:	f000 f961 	bl	800611a <HAL_TIM_IC_CaptureCallback>
 8005e58:	e005      	b.n	8005e66 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e5a:	6878      	ldr	r0, [r7, #4]
 8005e5c:	f000 f953 	bl	8006106 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e60:	6878      	ldr	r0, [r7, #4]
 8005e62:	f000 f964 	bl	800612e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	2200      	movs	r2, #0
 8005e6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	691b      	ldr	r3, [r3, #16]
 8005e72:	f003 0310 	and.w	r3, r3, #16
 8005e76:	2b10      	cmp	r3, #16
 8005e78:	d122      	bne.n	8005ec0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	68db      	ldr	r3, [r3, #12]
 8005e80:	f003 0310 	and.w	r3, r3, #16
 8005e84:	2b10      	cmp	r3, #16
 8005e86:	d11b      	bne.n	8005ec0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	f06f 0210 	mvn.w	r2, #16
 8005e90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	2208      	movs	r2, #8
 8005e96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	69db      	ldr	r3, [r3, #28]
 8005e9e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d003      	beq.n	8005eae <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005ea6:	6878      	ldr	r0, [r7, #4]
 8005ea8:	f000 f937 	bl	800611a <HAL_TIM_IC_CaptureCallback>
 8005eac:	e005      	b.n	8005eba <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005eae:	6878      	ldr	r0, [r7, #4]
 8005eb0:	f000 f929 	bl	8006106 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005eb4:	6878      	ldr	r0, [r7, #4]
 8005eb6:	f000 f93a 	bl	800612e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	2200      	movs	r2, #0
 8005ebe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	691b      	ldr	r3, [r3, #16]
 8005ec6:	f003 0301 	and.w	r3, r3, #1
 8005eca:	2b01      	cmp	r3, #1
 8005ecc:	d10e      	bne.n	8005eec <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	68db      	ldr	r3, [r3, #12]
 8005ed4:	f003 0301 	and.w	r3, r3, #1
 8005ed8:	2b01      	cmp	r3, #1
 8005eda:	d107      	bne.n	8005eec <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f06f 0201 	mvn.w	r2, #1
 8005ee4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005ee6:	6878      	ldr	r0, [r7, #4]
 8005ee8:	f7fd fab2 	bl	8003450 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	691b      	ldr	r3, [r3, #16]
 8005ef2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ef6:	2b80      	cmp	r3, #128	; 0x80
 8005ef8:	d10e      	bne.n	8005f18 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	68db      	ldr	r3, [r3, #12]
 8005f00:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f04:	2b80      	cmp	r3, #128	; 0x80
 8005f06:	d107      	bne.n	8005f18 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005f10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005f12:	6878      	ldr	r0, [r7, #4]
 8005f14:	f000 fae0 	bl	80064d8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	691b      	ldr	r3, [r3, #16]
 8005f1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f22:	2b40      	cmp	r3, #64	; 0x40
 8005f24:	d10e      	bne.n	8005f44 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	68db      	ldr	r3, [r3, #12]
 8005f2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f30:	2b40      	cmp	r3, #64	; 0x40
 8005f32:	d107      	bne.n	8005f44 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005f3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005f3e:	6878      	ldr	r0, [r7, #4]
 8005f40:	f000 f8ff 	bl	8006142 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	691b      	ldr	r3, [r3, #16]
 8005f4a:	f003 0320 	and.w	r3, r3, #32
 8005f4e:	2b20      	cmp	r3, #32
 8005f50:	d10e      	bne.n	8005f70 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	68db      	ldr	r3, [r3, #12]
 8005f58:	f003 0320 	and.w	r3, r3, #32
 8005f5c:	2b20      	cmp	r3, #32
 8005f5e:	d107      	bne.n	8005f70 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f06f 0220 	mvn.w	r2, #32
 8005f68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005f6a:	6878      	ldr	r0, [r7, #4]
 8005f6c:	f000 faaa 	bl	80064c4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005f70:	bf00      	nop
 8005f72:	3708      	adds	r7, #8
 8005f74:	46bd      	mov	sp, r7
 8005f76:	bd80      	pop	{r7, pc}

08005f78 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005f78:	b580      	push	{r7, lr}
 8005f7a:	b084      	sub	sp, #16
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	6078      	str	r0, [r7, #4]
 8005f80:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005f82:	2300      	movs	r3, #0
 8005f84:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f8c:	2b01      	cmp	r3, #1
 8005f8e:	d101      	bne.n	8005f94 <HAL_TIM_ConfigClockSource+0x1c>
 8005f90:	2302      	movs	r3, #2
 8005f92:	e0b4      	b.n	80060fe <HAL_TIM_ConfigClockSource+0x186>
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2201      	movs	r2, #1
 8005f98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2202      	movs	r2, #2
 8005fa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	689b      	ldr	r3, [r3, #8]
 8005faa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005fac:	68bb      	ldr	r3, [r7, #8]
 8005fae:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005fb2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005fb4:	68bb      	ldr	r3, [r7, #8]
 8005fb6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005fba:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	68ba      	ldr	r2, [r7, #8]
 8005fc2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005fcc:	d03e      	beq.n	800604c <HAL_TIM_ConfigClockSource+0xd4>
 8005fce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005fd2:	f200 8087 	bhi.w	80060e4 <HAL_TIM_ConfigClockSource+0x16c>
 8005fd6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005fda:	f000 8086 	beq.w	80060ea <HAL_TIM_ConfigClockSource+0x172>
 8005fde:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005fe2:	d87f      	bhi.n	80060e4 <HAL_TIM_ConfigClockSource+0x16c>
 8005fe4:	2b70      	cmp	r3, #112	; 0x70
 8005fe6:	d01a      	beq.n	800601e <HAL_TIM_ConfigClockSource+0xa6>
 8005fe8:	2b70      	cmp	r3, #112	; 0x70
 8005fea:	d87b      	bhi.n	80060e4 <HAL_TIM_ConfigClockSource+0x16c>
 8005fec:	2b60      	cmp	r3, #96	; 0x60
 8005fee:	d050      	beq.n	8006092 <HAL_TIM_ConfigClockSource+0x11a>
 8005ff0:	2b60      	cmp	r3, #96	; 0x60
 8005ff2:	d877      	bhi.n	80060e4 <HAL_TIM_ConfigClockSource+0x16c>
 8005ff4:	2b50      	cmp	r3, #80	; 0x50
 8005ff6:	d03c      	beq.n	8006072 <HAL_TIM_ConfigClockSource+0xfa>
 8005ff8:	2b50      	cmp	r3, #80	; 0x50
 8005ffa:	d873      	bhi.n	80060e4 <HAL_TIM_ConfigClockSource+0x16c>
 8005ffc:	2b40      	cmp	r3, #64	; 0x40
 8005ffe:	d058      	beq.n	80060b2 <HAL_TIM_ConfigClockSource+0x13a>
 8006000:	2b40      	cmp	r3, #64	; 0x40
 8006002:	d86f      	bhi.n	80060e4 <HAL_TIM_ConfigClockSource+0x16c>
 8006004:	2b30      	cmp	r3, #48	; 0x30
 8006006:	d064      	beq.n	80060d2 <HAL_TIM_ConfigClockSource+0x15a>
 8006008:	2b30      	cmp	r3, #48	; 0x30
 800600a:	d86b      	bhi.n	80060e4 <HAL_TIM_ConfigClockSource+0x16c>
 800600c:	2b20      	cmp	r3, #32
 800600e:	d060      	beq.n	80060d2 <HAL_TIM_ConfigClockSource+0x15a>
 8006010:	2b20      	cmp	r3, #32
 8006012:	d867      	bhi.n	80060e4 <HAL_TIM_ConfigClockSource+0x16c>
 8006014:	2b00      	cmp	r3, #0
 8006016:	d05c      	beq.n	80060d2 <HAL_TIM_ConfigClockSource+0x15a>
 8006018:	2b10      	cmp	r3, #16
 800601a:	d05a      	beq.n	80060d2 <HAL_TIM_ConfigClockSource+0x15a>
 800601c:	e062      	b.n	80060e4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	6818      	ldr	r0, [r3, #0]
 8006022:	683b      	ldr	r3, [r7, #0]
 8006024:	6899      	ldr	r1, [r3, #8]
 8006026:	683b      	ldr	r3, [r7, #0]
 8006028:	685a      	ldr	r2, [r3, #4]
 800602a:	683b      	ldr	r3, [r7, #0]
 800602c:	68db      	ldr	r3, [r3, #12]
 800602e:	f000 f9ad 	bl	800638c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	689b      	ldr	r3, [r3, #8]
 8006038:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800603a:	68bb      	ldr	r3, [r7, #8]
 800603c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006040:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	68ba      	ldr	r2, [r7, #8]
 8006048:	609a      	str	r2, [r3, #8]
      break;
 800604a:	e04f      	b.n	80060ec <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	6818      	ldr	r0, [r3, #0]
 8006050:	683b      	ldr	r3, [r7, #0]
 8006052:	6899      	ldr	r1, [r3, #8]
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	685a      	ldr	r2, [r3, #4]
 8006058:	683b      	ldr	r3, [r7, #0]
 800605a:	68db      	ldr	r3, [r3, #12]
 800605c:	f000 f996 	bl	800638c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	689a      	ldr	r2, [r3, #8]
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800606e:	609a      	str	r2, [r3, #8]
      break;
 8006070:	e03c      	b.n	80060ec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	6818      	ldr	r0, [r3, #0]
 8006076:	683b      	ldr	r3, [r7, #0]
 8006078:	6859      	ldr	r1, [r3, #4]
 800607a:	683b      	ldr	r3, [r7, #0]
 800607c:	68db      	ldr	r3, [r3, #12]
 800607e:	461a      	mov	r2, r3
 8006080:	f000 f90a 	bl	8006298 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	2150      	movs	r1, #80	; 0x50
 800608a:	4618      	mov	r0, r3
 800608c:	f000 f963 	bl	8006356 <TIM_ITRx_SetConfig>
      break;
 8006090:	e02c      	b.n	80060ec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	6818      	ldr	r0, [r3, #0]
 8006096:	683b      	ldr	r3, [r7, #0]
 8006098:	6859      	ldr	r1, [r3, #4]
 800609a:	683b      	ldr	r3, [r7, #0]
 800609c:	68db      	ldr	r3, [r3, #12]
 800609e:	461a      	mov	r2, r3
 80060a0:	f000 f929 	bl	80062f6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	2160      	movs	r1, #96	; 0x60
 80060aa:	4618      	mov	r0, r3
 80060ac:	f000 f953 	bl	8006356 <TIM_ITRx_SetConfig>
      break;
 80060b0:	e01c      	b.n	80060ec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	6818      	ldr	r0, [r3, #0]
 80060b6:	683b      	ldr	r3, [r7, #0]
 80060b8:	6859      	ldr	r1, [r3, #4]
 80060ba:	683b      	ldr	r3, [r7, #0]
 80060bc:	68db      	ldr	r3, [r3, #12]
 80060be:	461a      	mov	r2, r3
 80060c0:	f000 f8ea 	bl	8006298 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	2140      	movs	r1, #64	; 0x40
 80060ca:	4618      	mov	r0, r3
 80060cc:	f000 f943 	bl	8006356 <TIM_ITRx_SetConfig>
      break;
 80060d0:	e00c      	b.n	80060ec <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681a      	ldr	r2, [r3, #0]
 80060d6:	683b      	ldr	r3, [r7, #0]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	4619      	mov	r1, r3
 80060dc:	4610      	mov	r0, r2
 80060de:	f000 f93a 	bl	8006356 <TIM_ITRx_SetConfig>
      break;
 80060e2:	e003      	b.n	80060ec <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80060e4:	2301      	movs	r3, #1
 80060e6:	73fb      	strb	r3, [r7, #15]
      break;
 80060e8:	e000      	b.n	80060ec <HAL_TIM_ConfigClockSource+0x174>
      break;
 80060ea:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	2201      	movs	r2, #1
 80060f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	2200      	movs	r2, #0
 80060f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80060fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80060fe:	4618      	mov	r0, r3
 8006100:	3710      	adds	r7, #16
 8006102:	46bd      	mov	sp, r7
 8006104:	bd80      	pop	{r7, pc}

08006106 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006106:	b480      	push	{r7}
 8006108:	b083      	sub	sp, #12
 800610a:	af00      	add	r7, sp, #0
 800610c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800610e:	bf00      	nop
 8006110:	370c      	adds	r7, #12
 8006112:	46bd      	mov	sp, r7
 8006114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006118:	4770      	bx	lr

0800611a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800611a:	b480      	push	{r7}
 800611c:	b083      	sub	sp, #12
 800611e:	af00      	add	r7, sp, #0
 8006120:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006122:	bf00      	nop
 8006124:	370c      	adds	r7, #12
 8006126:	46bd      	mov	sp, r7
 8006128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612c:	4770      	bx	lr

0800612e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800612e:	b480      	push	{r7}
 8006130:	b083      	sub	sp, #12
 8006132:	af00      	add	r7, sp, #0
 8006134:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006136:	bf00      	nop
 8006138:	370c      	adds	r7, #12
 800613a:	46bd      	mov	sp, r7
 800613c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006140:	4770      	bx	lr

08006142 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006142:	b480      	push	{r7}
 8006144:	b083      	sub	sp, #12
 8006146:	af00      	add	r7, sp, #0
 8006148:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800614a:	bf00      	nop
 800614c:	370c      	adds	r7, #12
 800614e:	46bd      	mov	sp, r7
 8006150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006154:	4770      	bx	lr
	...

08006158 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006158:	b480      	push	{r7}
 800615a:	b085      	sub	sp, #20
 800615c:	af00      	add	r7, sp, #0
 800615e:	6078      	str	r0, [r7, #4]
 8006160:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	4a40      	ldr	r2, [pc, #256]	; (800626c <TIM_Base_SetConfig+0x114>)
 800616c:	4293      	cmp	r3, r2
 800616e:	d013      	beq.n	8006198 <TIM_Base_SetConfig+0x40>
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006176:	d00f      	beq.n	8006198 <TIM_Base_SetConfig+0x40>
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	4a3d      	ldr	r2, [pc, #244]	; (8006270 <TIM_Base_SetConfig+0x118>)
 800617c:	4293      	cmp	r3, r2
 800617e:	d00b      	beq.n	8006198 <TIM_Base_SetConfig+0x40>
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	4a3c      	ldr	r2, [pc, #240]	; (8006274 <TIM_Base_SetConfig+0x11c>)
 8006184:	4293      	cmp	r3, r2
 8006186:	d007      	beq.n	8006198 <TIM_Base_SetConfig+0x40>
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	4a3b      	ldr	r2, [pc, #236]	; (8006278 <TIM_Base_SetConfig+0x120>)
 800618c:	4293      	cmp	r3, r2
 800618e:	d003      	beq.n	8006198 <TIM_Base_SetConfig+0x40>
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	4a3a      	ldr	r2, [pc, #232]	; (800627c <TIM_Base_SetConfig+0x124>)
 8006194:	4293      	cmp	r3, r2
 8006196:	d108      	bne.n	80061aa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800619e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80061a0:	683b      	ldr	r3, [r7, #0]
 80061a2:	685b      	ldr	r3, [r3, #4]
 80061a4:	68fa      	ldr	r2, [r7, #12]
 80061a6:	4313      	orrs	r3, r2
 80061a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	4a2f      	ldr	r2, [pc, #188]	; (800626c <TIM_Base_SetConfig+0x114>)
 80061ae:	4293      	cmp	r3, r2
 80061b0:	d02b      	beq.n	800620a <TIM_Base_SetConfig+0xb2>
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80061b8:	d027      	beq.n	800620a <TIM_Base_SetConfig+0xb2>
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	4a2c      	ldr	r2, [pc, #176]	; (8006270 <TIM_Base_SetConfig+0x118>)
 80061be:	4293      	cmp	r3, r2
 80061c0:	d023      	beq.n	800620a <TIM_Base_SetConfig+0xb2>
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	4a2b      	ldr	r2, [pc, #172]	; (8006274 <TIM_Base_SetConfig+0x11c>)
 80061c6:	4293      	cmp	r3, r2
 80061c8:	d01f      	beq.n	800620a <TIM_Base_SetConfig+0xb2>
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	4a2a      	ldr	r2, [pc, #168]	; (8006278 <TIM_Base_SetConfig+0x120>)
 80061ce:	4293      	cmp	r3, r2
 80061d0:	d01b      	beq.n	800620a <TIM_Base_SetConfig+0xb2>
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	4a29      	ldr	r2, [pc, #164]	; (800627c <TIM_Base_SetConfig+0x124>)
 80061d6:	4293      	cmp	r3, r2
 80061d8:	d017      	beq.n	800620a <TIM_Base_SetConfig+0xb2>
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	4a28      	ldr	r2, [pc, #160]	; (8006280 <TIM_Base_SetConfig+0x128>)
 80061de:	4293      	cmp	r3, r2
 80061e0:	d013      	beq.n	800620a <TIM_Base_SetConfig+0xb2>
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	4a27      	ldr	r2, [pc, #156]	; (8006284 <TIM_Base_SetConfig+0x12c>)
 80061e6:	4293      	cmp	r3, r2
 80061e8:	d00f      	beq.n	800620a <TIM_Base_SetConfig+0xb2>
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	4a26      	ldr	r2, [pc, #152]	; (8006288 <TIM_Base_SetConfig+0x130>)
 80061ee:	4293      	cmp	r3, r2
 80061f0:	d00b      	beq.n	800620a <TIM_Base_SetConfig+0xb2>
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	4a25      	ldr	r2, [pc, #148]	; (800628c <TIM_Base_SetConfig+0x134>)
 80061f6:	4293      	cmp	r3, r2
 80061f8:	d007      	beq.n	800620a <TIM_Base_SetConfig+0xb2>
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	4a24      	ldr	r2, [pc, #144]	; (8006290 <TIM_Base_SetConfig+0x138>)
 80061fe:	4293      	cmp	r3, r2
 8006200:	d003      	beq.n	800620a <TIM_Base_SetConfig+0xb2>
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	4a23      	ldr	r2, [pc, #140]	; (8006294 <TIM_Base_SetConfig+0x13c>)
 8006206:	4293      	cmp	r3, r2
 8006208:	d108      	bne.n	800621c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006210:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006212:	683b      	ldr	r3, [r7, #0]
 8006214:	68db      	ldr	r3, [r3, #12]
 8006216:	68fa      	ldr	r2, [r7, #12]
 8006218:	4313      	orrs	r3, r2
 800621a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006222:	683b      	ldr	r3, [r7, #0]
 8006224:	695b      	ldr	r3, [r3, #20]
 8006226:	4313      	orrs	r3, r2
 8006228:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	68fa      	ldr	r2, [r7, #12]
 800622e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006230:	683b      	ldr	r3, [r7, #0]
 8006232:	689a      	ldr	r2, [r3, #8]
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006238:	683b      	ldr	r3, [r7, #0]
 800623a:	681a      	ldr	r2, [r3, #0]
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	4a0a      	ldr	r2, [pc, #40]	; (800626c <TIM_Base_SetConfig+0x114>)
 8006244:	4293      	cmp	r3, r2
 8006246:	d003      	beq.n	8006250 <TIM_Base_SetConfig+0xf8>
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	4a0c      	ldr	r2, [pc, #48]	; (800627c <TIM_Base_SetConfig+0x124>)
 800624c:	4293      	cmp	r3, r2
 800624e:	d103      	bne.n	8006258 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006250:	683b      	ldr	r3, [r7, #0]
 8006252:	691a      	ldr	r2, [r3, #16]
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	2201      	movs	r2, #1
 800625c:	615a      	str	r2, [r3, #20]
}
 800625e:	bf00      	nop
 8006260:	3714      	adds	r7, #20
 8006262:	46bd      	mov	sp, r7
 8006264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006268:	4770      	bx	lr
 800626a:	bf00      	nop
 800626c:	40010000 	.word	0x40010000
 8006270:	40000400 	.word	0x40000400
 8006274:	40000800 	.word	0x40000800
 8006278:	40000c00 	.word	0x40000c00
 800627c:	40010400 	.word	0x40010400
 8006280:	40014000 	.word	0x40014000
 8006284:	40014400 	.word	0x40014400
 8006288:	40014800 	.word	0x40014800
 800628c:	40001800 	.word	0x40001800
 8006290:	40001c00 	.word	0x40001c00
 8006294:	40002000 	.word	0x40002000

08006298 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006298:	b480      	push	{r7}
 800629a:	b087      	sub	sp, #28
 800629c:	af00      	add	r7, sp, #0
 800629e:	60f8      	str	r0, [r7, #12]
 80062a0:	60b9      	str	r1, [r7, #8]
 80062a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	6a1b      	ldr	r3, [r3, #32]
 80062a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	6a1b      	ldr	r3, [r3, #32]
 80062ae:	f023 0201 	bic.w	r2, r3, #1
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	699b      	ldr	r3, [r3, #24]
 80062ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80062bc:	693b      	ldr	r3, [r7, #16]
 80062be:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80062c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	011b      	lsls	r3, r3, #4
 80062c8:	693a      	ldr	r2, [r7, #16]
 80062ca:	4313      	orrs	r3, r2
 80062cc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80062ce:	697b      	ldr	r3, [r7, #20]
 80062d0:	f023 030a 	bic.w	r3, r3, #10
 80062d4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80062d6:	697a      	ldr	r2, [r7, #20]
 80062d8:	68bb      	ldr	r3, [r7, #8]
 80062da:	4313      	orrs	r3, r2
 80062dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	693a      	ldr	r2, [r7, #16]
 80062e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	697a      	ldr	r2, [r7, #20]
 80062e8:	621a      	str	r2, [r3, #32]
}
 80062ea:	bf00      	nop
 80062ec:	371c      	adds	r7, #28
 80062ee:	46bd      	mov	sp, r7
 80062f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f4:	4770      	bx	lr

080062f6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80062f6:	b480      	push	{r7}
 80062f8:	b087      	sub	sp, #28
 80062fa:	af00      	add	r7, sp, #0
 80062fc:	60f8      	str	r0, [r7, #12]
 80062fe:	60b9      	str	r1, [r7, #8]
 8006300:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	6a1b      	ldr	r3, [r3, #32]
 8006306:	f023 0210 	bic.w	r2, r3, #16
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	699b      	ldr	r3, [r3, #24]
 8006312:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	6a1b      	ldr	r3, [r3, #32]
 8006318:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800631a:	697b      	ldr	r3, [r7, #20]
 800631c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006320:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	031b      	lsls	r3, r3, #12
 8006326:	697a      	ldr	r2, [r7, #20]
 8006328:	4313      	orrs	r3, r2
 800632a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800632c:	693b      	ldr	r3, [r7, #16]
 800632e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006332:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006334:	68bb      	ldr	r3, [r7, #8]
 8006336:	011b      	lsls	r3, r3, #4
 8006338:	693a      	ldr	r2, [r7, #16]
 800633a:	4313      	orrs	r3, r2
 800633c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	697a      	ldr	r2, [r7, #20]
 8006342:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	693a      	ldr	r2, [r7, #16]
 8006348:	621a      	str	r2, [r3, #32]
}
 800634a:	bf00      	nop
 800634c:	371c      	adds	r7, #28
 800634e:	46bd      	mov	sp, r7
 8006350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006354:	4770      	bx	lr

08006356 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006356:	b480      	push	{r7}
 8006358:	b085      	sub	sp, #20
 800635a:	af00      	add	r7, sp, #0
 800635c:	6078      	str	r0, [r7, #4]
 800635e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	689b      	ldr	r3, [r3, #8]
 8006364:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800636c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800636e:	683a      	ldr	r2, [r7, #0]
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	4313      	orrs	r3, r2
 8006374:	f043 0307 	orr.w	r3, r3, #7
 8006378:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	68fa      	ldr	r2, [r7, #12]
 800637e:	609a      	str	r2, [r3, #8]
}
 8006380:	bf00      	nop
 8006382:	3714      	adds	r7, #20
 8006384:	46bd      	mov	sp, r7
 8006386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800638a:	4770      	bx	lr

0800638c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800638c:	b480      	push	{r7}
 800638e:	b087      	sub	sp, #28
 8006390:	af00      	add	r7, sp, #0
 8006392:	60f8      	str	r0, [r7, #12]
 8006394:	60b9      	str	r1, [r7, #8]
 8006396:	607a      	str	r2, [r7, #4]
 8006398:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	689b      	ldr	r3, [r3, #8]
 800639e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80063a0:	697b      	ldr	r3, [r7, #20]
 80063a2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80063a6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80063a8:	683b      	ldr	r3, [r7, #0]
 80063aa:	021a      	lsls	r2, r3, #8
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	431a      	orrs	r2, r3
 80063b0:	68bb      	ldr	r3, [r7, #8]
 80063b2:	4313      	orrs	r3, r2
 80063b4:	697a      	ldr	r2, [r7, #20]
 80063b6:	4313      	orrs	r3, r2
 80063b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	697a      	ldr	r2, [r7, #20]
 80063be:	609a      	str	r2, [r3, #8]
}
 80063c0:	bf00      	nop
 80063c2:	371c      	adds	r7, #28
 80063c4:	46bd      	mov	sp, r7
 80063c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ca:	4770      	bx	lr

080063cc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80063cc:	b480      	push	{r7}
 80063ce:	b085      	sub	sp, #20
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	6078      	str	r0, [r7, #4]
 80063d4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80063dc:	2b01      	cmp	r3, #1
 80063de:	d101      	bne.n	80063e4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80063e0:	2302      	movs	r3, #2
 80063e2:	e05a      	b.n	800649a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2201      	movs	r2, #1
 80063e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	2202      	movs	r2, #2
 80063f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	685b      	ldr	r3, [r3, #4]
 80063fa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	689b      	ldr	r3, [r3, #8]
 8006402:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800640a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800640c:	683b      	ldr	r3, [r7, #0]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	68fa      	ldr	r2, [r7, #12]
 8006412:	4313      	orrs	r3, r2
 8006414:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	68fa      	ldr	r2, [r7, #12]
 800641c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	4a21      	ldr	r2, [pc, #132]	; (80064a8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006424:	4293      	cmp	r3, r2
 8006426:	d022      	beq.n	800646e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006430:	d01d      	beq.n	800646e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	4a1d      	ldr	r2, [pc, #116]	; (80064ac <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006438:	4293      	cmp	r3, r2
 800643a:	d018      	beq.n	800646e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	4a1b      	ldr	r2, [pc, #108]	; (80064b0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006442:	4293      	cmp	r3, r2
 8006444:	d013      	beq.n	800646e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	4a1a      	ldr	r2, [pc, #104]	; (80064b4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800644c:	4293      	cmp	r3, r2
 800644e:	d00e      	beq.n	800646e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	4a18      	ldr	r2, [pc, #96]	; (80064b8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006456:	4293      	cmp	r3, r2
 8006458:	d009      	beq.n	800646e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	4a17      	ldr	r2, [pc, #92]	; (80064bc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006460:	4293      	cmp	r3, r2
 8006462:	d004      	beq.n	800646e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	4a15      	ldr	r2, [pc, #84]	; (80064c0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800646a:	4293      	cmp	r3, r2
 800646c:	d10c      	bne.n	8006488 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800646e:	68bb      	ldr	r3, [r7, #8]
 8006470:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006474:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006476:	683b      	ldr	r3, [r7, #0]
 8006478:	685b      	ldr	r3, [r3, #4]
 800647a:	68ba      	ldr	r2, [r7, #8]
 800647c:	4313      	orrs	r3, r2
 800647e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	68ba      	ldr	r2, [r7, #8]
 8006486:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2201      	movs	r2, #1
 800648c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	2200      	movs	r2, #0
 8006494:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006498:	2300      	movs	r3, #0
}
 800649a:	4618      	mov	r0, r3
 800649c:	3714      	adds	r7, #20
 800649e:	46bd      	mov	sp, r7
 80064a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a4:	4770      	bx	lr
 80064a6:	bf00      	nop
 80064a8:	40010000 	.word	0x40010000
 80064ac:	40000400 	.word	0x40000400
 80064b0:	40000800 	.word	0x40000800
 80064b4:	40000c00 	.word	0x40000c00
 80064b8:	40010400 	.word	0x40010400
 80064bc:	40014000 	.word	0x40014000
 80064c0:	40001800 	.word	0x40001800

080064c4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80064c4:	b480      	push	{r7}
 80064c6:	b083      	sub	sp, #12
 80064c8:	af00      	add	r7, sp, #0
 80064ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80064cc:	bf00      	nop
 80064ce:	370c      	adds	r7, #12
 80064d0:	46bd      	mov	sp, r7
 80064d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d6:	4770      	bx	lr

080064d8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80064d8:	b480      	push	{r7}
 80064da:	b083      	sub	sp, #12
 80064dc:	af00      	add	r7, sp, #0
 80064de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80064e0:	bf00      	nop
 80064e2:	370c      	adds	r7, #12
 80064e4:	46bd      	mov	sp, r7
 80064e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ea:	4770      	bx	lr

080064ec <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 80064ec:	b480      	push	{r7}
 80064ee:	b085      	sub	sp, #20
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	6078      	str	r0, [r7, #4]
 80064f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 80064f6:	2300      	movs	r3, #0
 80064f8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 80064fa:	683b      	ldr	r3, [r7, #0]
 80064fc:	681a      	ldr	r2, [r3, #0]
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006504:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 8006506:	68fa      	ldr	r2, [r7, #12]
 8006508:	4b20      	ldr	r3, [pc, #128]	; (800658c <FSMC_NORSRAM_Init+0xa0>)
 800650a:	4013      	ands	r3, r2
 800650c:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800650e:	683b      	ldr	r3, [r7, #0]
 8006510:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 8006512:	683b      	ldr	r3, [r7, #0]
 8006514:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8006516:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 8006518:	683b      	ldr	r3, [r7, #0]
 800651a:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 800651c:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 800651e:	683b      	ldr	r3, [r7, #0]
 8006520:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 8006522:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 8006524:	683b      	ldr	r3, [r7, #0]
 8006526:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 8006528:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 800652a:	683b      	ldr	r3, [r7, #0]
 800652c:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 800652e:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 8006530:	683b      	ldr	r3, [r7, #0]
 8006532:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 8006534:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 8006536:	683b      	ldr	r3, [r7, #0]
 8006538:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 800653a:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 800653c:	683b      	ldr	r3, [r7, #0]
 800653e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 8006540:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 8006542:	683b      	ldr	r3, [r7, #0]
 8006544:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 8006546:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 8006548:	683b      	ldr	r3, [r7, #0]
 800654a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 800654c:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 800654e:	683b      	ldr	r3, [r7, #0]
 8006550:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 8006552:	431a      	orrs	r2, r3
                     Init->WriteBurst
 8006554:	683b      	ldr	r3, [r7, #0]
 8006556:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 8006558:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800655a:	68fa      	ldr	r2, [r7, #12]
 800655c:	4313      	orrs	r3, r2
 800655e:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8006560:	683b      	ldr	r3, [r7, #0]
 8006562:	689b      	ldr	r3, [r3, #8]
 8006564:	2b08      	cmp	r3, #8
 8006566:	d103      	bne.n	8006570 <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800656e:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 8006570:	683b      	ldr	r3, [r7, #0]
 8006572:	681a      	ldr	r2, [r3, #0]
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	68f9      	ldr	r1, [r7, #12]
 8006578:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 800657c:	2300      	movs	r3, #0
}
 800657e:	4618      	mov	r0, r3
 8006580:	3714      	adds	r7, #20
 8006582:	46bd      	mov	sp, r7
 8006584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006588:	4770      	bx	lr
 800658a:	bf00      	nop
 800658c:	fff00080 	.word	0xfff00080

08006590 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8006590:	b480      	push	{r7}
 8006592:	b087      	sub	sp, #28
 8006594:	af00      	add	r7, sp, #0
 8006596:	60f8      	str	r0, [r7, #12]
 8006598:	60b9      	str	r1, [r7, #8]
 800659a:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 800659c:	2300      	movs	r3, #0
 800659e:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	1c5a      	adds	r2, r3, #1
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80065aa:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 80065ac:	697b      	ldr	r3, [r7, #20]
 80065ae:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 80065b2:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80065b4:	68bb      	ldr	r3, [r7, #8]
 80065b6:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 80065b8:	68bb      	ldr	r3, [r7, #8]
 80065ba:	685b      	ldr	r3, [r3, #4]
 80065bc:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80065be:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 80065c0:	68bb      	ldr	r3, [r7, #8]
 80065c2:	689b      	ldr	r3, [r3, #8]
 80065c4:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 80065c6:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 80065c8:	68bb      	ldr	r3, [r7, #8]
 80065ca:	68db      	ldr	r3, [r3, #12]
 80065cc:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 80065ce:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 80065d0:	68bb      	ldr	r3, [r7, #8]
 80065d2:	691b      	ldr	r3, [r3, #16]
 80065d4:	3b01      	subs	r3, #1
 80065d6:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 80065d8:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 80065da:	68bb      	ldr	r3, [r7, #8]
 80065dc:	695b      	ldr	r3, [r3, #20]
 80065de:	3b02      	subs	r3, #2
 80065e0:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 80065e2:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 80065e4:	68bb      	ldr	r3, [r7, #8]
 80065e6:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80065e8:	4313      	orrs	r3, r2
 80065ea:	697a      	ldr	r2, [r7, #20]
 80065ec:	4313      	orrs	r3, r2
 80065ee:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	1c5a      	adds	r2, r3, #1
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	6979      	ldr	r1, [r7, #20]
 80065f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 80065fc:	2300      	movs	r3, #0
}
 80065fe:	4618      	mov	r0, r3
 8006600:	371c      	adds	r7, #28
 8006602:	46bd      	mov	sp, r7
 8006604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006608:	4770      	bx	lr
	...

0800660c <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 800660c:	b480      	push	{r7}
 800660e:	b087      	sub	sp, #28
 8006610:	af00      	add	r7, sp, #0
 8006612:	60f8      	str	r0, [r7, #12]
 8006614:	60b9      	str	r1, [r7, #8]
 8006616:	607a      	str	r2, [r7, #4]
 8006618:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 800661a:	2300      	movs	r3, #0
 800661c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 800661e:	683b      	ldr	r3, [r7, #0]
 8006620:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006624:	d122      	bne.n	800666c <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	687a      	ldr	r2, [r7, #4]
 800662a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800662e:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 8006630:	697a      	ldr	r2, [r7, #20]
 8006632:	4b15      	ldr	r3, [pc, #84]	; (8006688 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 8006634:	4013      	ands	r3, r2
 8006636:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8006638:	68bb      	ldr	r3, [r7, #8]
 800663a:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 800663c:	68bb      	ldr	r3, [r7, #8]
 800663e:	685b      	ldr	r3, [r3, #4]
 8006640:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8006642:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 8006644:	68bb      	ldr	r3, [r7, #8]
 8006646:	689b      	ldr	r3, [r3, #8]
 8006648:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 800664a:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 800664c:	68bb      	ldr	r3, [r7, #8]
 800664e:	68db      	ldr	r3, [r3, #12]
 8006650:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 8006652:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 8006654:	68bb      	ldr	r3, [r7, #8]
 8006656:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8006658:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800665a:	697a      	ldr	r2, [r7, #20]
 800665c:	4313      	orrs	r3, r2
 800665e:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	687a      	ldr	r2, [r7, #4]
 8006664:	6979      	ldr	r1, [r7, #20]
 8006666:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800666a:	e005      	b.n	8006678 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	687a      	ldr	r2, [r7, #4]
 8006670:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8006674:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 8006678:	2300      	movs	r3, #0
}
 800667a:	4618      	mov	r0, r3
 800667c:	371c      	adds	r7, #28
 800667e:	46bd      	mov	sp, r7
 8006680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006684:	4770      	bx	lr
 8006686:	bf00      	nop
 8006688:	cff00000 	.word	0xcff00000

0800668c <__cvt>:
 800668c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006690:	ec55 4b10 	vmov	r4, r5, d0
 8006694:	2d00      	cmp	r5, #0
 8006696:	460e      	mov	r6, r1
 8006698:	4619      	mov	r1, r3
 800669a:	462b      	mov	r3, r5
 800669c:	bfbb      	ittet	lt
 800669e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80066a2:	461d      	movlt	r5, r3
 80066a4:	2300      	movge	r3, #0
 80066a6:	232d      	movlt	r3, #45	; 0x2d
 80066a8:	700b      	strb	r3, [r1, #0]
 80066aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80066ac:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80066b0:	4691      	mov	r9, r2
 80066b2:	f023 0820 	bic.w	r8, r3, #32
 80066b6:	bfbc      	itt	lt
 80066b8:	4622      	movlt	r2, r4
 80066ba:	4614      	movlt	r4, r2
 80066bc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80066c0:	d005      	beq.n	80066ce <__cvt+0x42>
 80066c2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80066c6:	d100      	bne.n	80066ca <__cvt+0x3e>
 80066c8:	3601      	adds	r6, #1
 80066ca:	2102      	movs	r1, #2
 80066cc:	e000      	b.n	80066d0 <__cvt+0x44>
 80066ce:	2103      	movs	r1, #3
 80066d0:	ab03      	add	r3, sp, #12
 80066d2:	9301      	str	r3, [sp, #4]
 80066d4:	ab02      	add	r3, sp, #8
 80066d6:	9300      	str	r3, [sp, #0]
 80066d8:	ec45 4b10 	vmov	d0, r4, r5
 80066dc:	4653      	mov	r3, sl
 80066de:	4632      	mov	r2, r6
 80066e0:	f000 fe9e 	bl	8007420 <_dtoa_r>
 80066e4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80066e8:	4607      	mov	r7, r0
 80066ea:	d102      	bne.n	80066f2 <__cvt+0x66>
 80066ec:	f019 0f01 	tst.w	r9, #1
 80066f0:	d022      	beq.n	8006738 <__cvt+0xac>
 80066f2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80066f6:	eb07 0906 	add.w	r9, r7, r6
 80066fa:	d110      	bne.n	800671e <__cvt+0x92>
 80066fc:	783b      	ldrb	r3, [r7, #0]
 80066fe:	2b30      	cmp	r3, #48	; 0x30
 8006700:	d10a      	bne.n	8006718 <__cvt+0x8c>
 8006702:	2200      	movs	r2, #0
 8006704:	2300      	movs	r3, #0
 8006706:	4620      	mov	r0, r4
 8006708:	4629      	mov	r1, r5
 800670a:	f7fa f9dd 	bl	8000ac8 <__aeabi_dcmpeq>
 800670e:	b918      	cbnz	r0, 8006718 <__cvt+0x8c>
 8006710:	f1c6 0601 	rsb	r6, r6, #1
 8006714:	f8ca 6000 	str.w	r6, [sl]
 8006718:	f8da 3000 	ldr.w	r3, [sl]
 800671c:	4499      	add	r9, r3
 800671e:	2200      	movs	r2, #0
 8006720:	2300      	movs	r3, #0
 8006722:	4620      	mov	r0, r4
 8006724:	4629      	mov	r1, r5
 8006726:	f7fa f9cf 	bl	8000ac8 <__aeabi_dcmpeq>
 800672a:	b108      	cbz	r0, 8006730 <__cvt+0xa4>
 800672c:	f8cd 900c 	str.w	r9, [sp, #12]
 8006730:	2230      	movs	r2, #48	; 0x30
 8006732:	9b03      	ldr	r3, [sp, #12]
 8006734:	454b      	cmp	r3, r9
 8006736:	d307      	bcc.n	8006748 <__cvt+0xbc>
 8006738:	9b03      	ldr	r3, [sp, #12]
 800673a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800673c:	1bdb      	subs	r3, r3, r7
 800673e:	4638      	mov	r0, r7
 8006740:	6013      	str	r3, [r2, #0]
 8006742:	b004      	add	sp, #16
 8006744:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006748:	1c59      	adds	r1, r3, #1
 800674a:	9103      	str	r1, [sp, #12]
 800674c:	701a      	strb	r2, [r3, #0]
 800674e:	e7f0      	b.n	8006732 <__cvt+0xa6>

08006750 <__exponent>:
 8006750:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006752:	4603      	mov	r3, r0
 8006754:	2900      	cmp	r1, #0
 8006756:	bfb8      	it	lt
 8006758:	4249      	neglt	r1, r1
 800675a:	f803 2b02 	strb.w	r2, [r3], #2
 800675e:	bfb4      	ite	lt
 8006760:	222d      	movlt	r2, #45	; 0x2d
 8006762:	222b      	movge	r2, #43	; 0x2b
 8006764:	2909      	cmp	r1, #9
 8006766:	7042      	strb	r2, [r0, #1]
 8006768:	dd2a      	ble.n	80067c0 <__exponent+0x70>
 800676a:	f10d 0207 	add.w	r2, sp, #7
 800676e:	4617      	mov	r7, r2
 8006770:	260a      	movs	r6, #10
 8006772:	4694      	mov	ip, r2
 8006774:	fb91 f5f6 	sdiv	r5, r1, r6
 8006778:	fb06 1415 	mls	r4, r6, r5, r1
 800677c:	3430      	adds	r4, #48	; 0x30
 800677e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8006782:	460c      	mov	r4, r1
 8006784:	2c63      	cmp	r4, #99	; 0x63
 8006786:	f102 32ff 	add.w	r2, r2, #4294967295
 800678a:	4629      	mov	r1, r5
 800678c:	dcf1      	bgt.n	8006772 <__exponent+0x22>
 800678e:	3130      	adds	r1, #48	; 0x30
 8006790:	f1ac 0402 	sub.w	r4, ip, #2
 8006794:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006798:	1c41      	adds	r1, r0, #1
 800679a:	4622      	mov	r2, r4
 800679c:	42ba      	cmp	r2, r7
 800679e:	d30a      	bcc.n	80067b6 <__exponent+0x66>
 80067a0:	f10d 0209 	add.w	r2, sp, #9
 80067a4:	eba2 020c 	sub.w	r2, r2, ip
 80067a8:	42bc      	cmp	r4, r7
 80067aa:	bf88      	it	hi
 80067ac:	2200      	movhi	r2, #0
 80067ae:	4413      	add	r3, r2
 80067b0:	1a18      	subs	r0, r3, r0
 80067b2:	b003      	add	sp, #12
 80067b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80067b6:	f812 5b01 	ldrb.w	r5, [r2], #1
 80067ba:	f801 5f01 	strb.w	r5, [r1, #1]!
 80067be:	e7ed      	b.n	800679c <__exponent+0x4c>
 80067c0:	2330      	movs	r3, #48	; 0x30
 80067c2:	3130      	adds	r1, #48	; 0x30
 80067c4:	7083      	strb	r3, [r0, #2]
 80067c6:	70c1      	strb	r1, [r0, #3]
 80067c8:	1d03      	adds	r3, r0, #4
 80067ca:	e7f1      	b.n	80067b0 <__exponent+0x60>

080067cc <_printf_float>:
 80067cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067d0:	ed2d 8b02 	vpush	{d8}
 80067d4:	b08d      	sub	sp, #52	; 0x34
 80067d6:	460c      	mov	r4, r1
 80067d8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80067dc:	4616      	mov	r6, r2
 80067de:	461f      	mov	r7, r3
 80067e0:	4605      	mov	r5, r0
 80067e2:	f000 fd1b 	bl	800721c <_localeconv_r>
 80067e6:	f8d0 a000 	ldr.w	sl, [r0]
 80067ea:	4650      	mov	r0, sl
 80067ec:	f7f9 fd40 	bl	8000270 <strlen>
 80067f0:	2300      	movs	r3, #0
 80067f2:	930a      	str	r3, [sp, #40]	; 0x28
 80067f4:	6823      	ldr	r3, [r4, #0]
 80067f6:	9305      	str	r3, [sp, #20]
 80067f8:	f8d8 3000 	ldr.w	r3, [r8]
 80067fc:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006800:	3307      	adds	r3, #7
 8006802:	f023 0307 	bic.w	r3, r3, #7
 8006806:	f103 0208 	add.w	r2, r3, #8
 800680a:	f8c8 2000 	str.w	r2, [r8]
 800680e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006812:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006816:	9307      	str	r3, [sp, #28]
 8006818:	f8cd 8018 	str.w	r8, [sp, #24]
 800681c:	ee08 0a10 	vmov	s16, r0
 8006820:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8006824:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006828:	4b9e      	ldr	r3, [pc, #632]	; (8006aa4 <_printf_float+0x2d8>)
 800682a:	f04f 32ff 	mov.w	r2, #4294967295
 800682e:	f7fa f97d 	bl	8000b2c <__aeabi_dcmpun>
 8006832:	bb88      	cbnz	r0, 8006898 <_printf_float+0xcc>
 8006834:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006838:	4b9a      	ldr	r3, [pc, #616]	; (8006aa4 <_printf_float+0x2d8>)
 800683a:	f04f 32ff 	mov.w	r2, #4294967295
 800683e:	f7fa f957 	bl	8000af0 <__aeabi_dcmple>
 8006842:	bb48      	cbnz	r0, 8006898 <_printf_float+0xcc>
 8006844:	2200      	movs	r2, #0
 8006846:	2300      	movs	r3, #0
 8006848:	4640      	mov	r0, r8
 800684a:	4649      	mov	r1, r9
 800684c:	f7fa f946 	bl	8000adc <__aeabi_dcmplt>
 8006850:	b110      	cbz	r0, 8006858 <_printf_float+0x8c>
 8006852:	232d      	movs	r3, #45	; 0x2d
 8006854:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006858:	4a93      	ldr	r2, [pc, #588]	; (8006aa8 <_printf_float+0x2dc>)
 800685a:	4b94      	ldr	r3, [pc, #592]	; (8006aac <_printf_float+0x2e0>)
 800685c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006860:	bf94      	ite	ls
 8006862:	4690      	movls	r8, r2
 8006864:	4698      	movhi	r8, r3
 8006866:	2303      	movs	r3, #3
 8006868:	6123      	str	r3, [r4, #16]
 800686a:	9b05      	ldr	r3, [sp, #20]
 800686c:	f023 0304 	bic.w	r3, r3, #4
 8006870:	6023      	str	r3, [r4, #0]
 8006872:	f04f 0900 	mov.w	r9, #0
 8006876:	9700      	str	r7, [sp, #0]
 8006878:	4633      	mov	r3, r6
 800687a:	aa0b      	add	r2, sp, #44	; 0x2c
 800687c:	4621      	mov	r1, r4
 800687e:	4628      	mov	r0, r5
 8006880:	f000 f9da 	bl	8006c38 <_printf_common>
 8006884:	3001      	adds	r0, #1
 8006886:	f040 8090 	bne.w	80069aa <_printf_float+0x1de>
 800688a:	f04f 30ff 	mov.w	r0, #4294967295
 800688e:	b00d      	add	sp, #52	; 0x34
 8006890:	ecbd 8b02 	vpop	{d8}
 8006894:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006898:	4642      	mov	r2, r8
 800689a:	464b      	mov	r3, r9
 800689c:	4640      	mov	r0, r8
 800689e:	4649      	mov	r1, r9
 80068a0:	f7fa f944 	bl	8000b2c <__aeabi_dcmpun>
 80068a4:	b140      	cbz	r0, 80068b8 <_printf_float+0xec>
 80068a6:	464b      	mov	r3, r9
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	bfbc      	itt	lt
 80068ac:	232d      	movlt	r3, #45	; 0x2d
 80068ae:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80068b2:	4a7f      	ldr	r2, [pc, #508]	; (8006ab0 <_printf_float+0x2e4>)
 80068b4:	4b7f      	ldr	r3, [pc, #508]	; (8006ab4 <_printf_float+0x2e8>)
 80068b6:	e7d1      	b.n	800685c <_printf_float+0x90>
 80068b8:	6863      	ldr	r3, [r4, #4]
 80068ba:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80068be:	9206      	str	r2, [sp, #24]
 80068c0:	1c5a      	adds	r2, r3, #1
 80068c2:	d13f      	bne.n	8006944 <_printf_float+0x178>
 80068c4:	2306      	movs	r3, #6
 80068c6:	6063      	str	r3, [r4, #4]
 80068c8:	9b05      	ldr	r3, [sp, #20]
 80068ca:	6861      	ldr	r1, [r4, #4]
 80068cc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80068d0:	2300      	movs	r3, #0
 80068d2:	9303      	str	r3, [sp, #12]
 80068d4:	ab0a      	add	r3, sp, #40	; 0x28
 80068d6:	e9cd b301 	strd	fp, r3, [sp, #4]
 80068da:	ab09      	add	r3, sp, #36	; 0x24
 80068dc:	ec49 8b10 	vmov	d0, r8, r9
 80068e0:	9300      	str	r3, [sp, #0]
 80068e2:	6022      	str	r2, [r4, #0]
 80068e4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80068e8:	4628      	mov	r0, r5
 80068ea:	f7ff fecf 	bl	800668c <__cvt>
 80068ee:	9b06      	ldr	r3, [sp, #24]
 80068f0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80068f2:	2b47      	cmp	r3, #71	; 0x47
 80068f4:	4680      	mov	r8, r0
 80068f6:	d108      	bne.n	800690a <_printf_float+0x13e>
 80068f8:	1cc8      	adds	r0, r1, #3
 80068fa:	db02      	blt.n	8006902 <_printf_float+0x136>
 80068fc:	6863      	ldr	r3, [r4, #4]
 80068fe:	4299      	cmp	r1, r3
 8006900:	dd41      	ble.n	8006986 <_printf_float+0x1ba>
 8006902:	f1ab 0302 	sub.w	r3, fp, #2
 8006906:	fa5f fb83 	uxtb.w	fp, r3
 800690a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800690e:	d820      	bhi.n	8006952 <_printf_float+0x186>
 8006910:	3901      	subs	r1, #1
 8006912:	465a      	mov	r2, fp
 8006914:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006918:	9109      	str	r1, [sp, #36]	; 0x24
 800691a:	f7ff ff19 	bl	8006750 <__exponent>
 800691e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006920:	1813      	adds	r3, r2, r0
 8006922:	2a01      	cmp	r2, #1
 8006924:	4681      	mov	r9, r0
 8006926:	6123      	str	r3, [r4, #16]
 8006928:	dc02      	bgt.n	8006930 <_printf_float+0x164>
 800692a:	6822      	ldr	r2, [r4, #0]
 800692c:	07d2      	lsls	r2, r2, #31
 800692e:	d501      	bpl.n	8006934 <_printf_float+0x168>
 8006930:	3301      	adds	r3, #1
 8006932:	6123      	str	r3, [r4, #16]
 8006934:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006938:	2b00      	cmp	r3, #0
 800693a:	d09c      	beq.n	8006876 <_printf_float+0xaa>
 800693c:	232d      	movs	r3, #45	; 0x2d
 800693e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006942:	e798      	b.n	8006876 <_printf_float+0xaa>
 8006944:	9a06      	ldr	r2, [sp, #24]
 8006946:	2a47      	cmp	r2, #71	; 0x47
 8006948:	d1be      	bne.n	80068c8 <_printf_float+0xfc>
 800694a:	2b00      	cmp	r3, #0
 800694c:	d1bc      	bne.n	80068c8 <_printf_float+0xfc>
 800694e:	2301      	movs	r3, #1
 8006950:	e7b9      	b.n	80068c6 <_printf_float+0xfa>
 8006952:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006956:	d118      	bne.n	800698a <_printf_float+0x1be>
 8006958:	2900      	cmp	r1, #0
 800695a:	6863      	ldr	r3, [r4, #4]
 800695c:	dd0b      	ble.n	8006976 <_printf_float+0x1aa>
 800695e:	6121      	str	r1, [r4, #16]
 8006960:	b913      	cbnz	r3, 8006968 <_printf_float+0x19c>
 8006962:	6822      	ldr	r2, [r4, #0]
 8006964:	07d0      	lsls	r0, r2, #31
 8006966:	d502      	bpl.n	800696e <_printf_float+0x1a2>
 8006968:	3301      	adds	r3, #1
 800696a:	440b      	add	r3, r1
 800696c:	6123      	str	r3, [r4, #16]
 800696e:	65a1      	str	r1, [r4, #88]	; 0x58
 8006970:	f04f 0900 	mov.w	r9, #0
 8006974:	e7de      	b.n	8006934 <_printf_float+0x168>
 8006976:	b913      	cbnz	r3, 800697e <_printf_float+0x1b2>
 8006978:	6822      	ldr	r2, [r4, #0]
 800697a:	07d2      	lsls	r2, r2, #31
 800697c:	d501      	bpl.n	8006982 <_printf_float+0x1b6>
 800697e:	3302      	adds	r3, #2
 8006980:	e7f4      	b.n	800696c <_printf_float+0x1a0>
 8006982:	2301      	movs	r3, #1
 8006984:	e7f2      	b.n	800696c <_printf_float+0x1a0>
 8006986:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800698a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800698c:	4299      	cmp	r1, r3
 800698e:	db05      	blt.n	800699c <_printf_float+0x1d0>
 8006990:	6823      	ldr	r3, [r4, #0]
 8006992:	6121      	str	r1, [r4, #16]
 8006994:	07d8      	lsls	r0, r3, #31
 8006996:	d5ea      	bpl.n	800696e <_printf_float+0x1a2>
 8006998:	1c4b      	adds	r3, r1, #1
 800699a:	e7e7      	b.n	800696c <_printf_float+0x1a0>
 800699c:	2900      	cmp	r1, #0
 800699e:	bfd4      	ite	le
 80069a0:	f1c1 0202 	rsble	r2, r1, #2
 80069a4:	2201      	movgt	r2, #1
 80069a6:	4413      	add	r3, r2
 80069a8:	e7e0      	b.n	800696c <_printf_float+0x1a0>
 80069aa:	6823      	ldr	r3, [r4, #0]
 80069ac:	055a      	lsls	r2, r3, #21
 80069ae:	d407      	bmi.n	80069c0 <_printf_float+0x1f4>
 80069b0:	6923      	ldr	r3, [r4, #16]
 80069b2:	4642      	mov	r2, r8
 80069b4:	4631      	mov	r1, r6
 80069b6:	4628      	mov	r0, r5
 80069b8:	47b8      	blx	r7
 80069ba:	3001      	adds	r0, #1
 80069bc:	d12c      	bne.n	8006a18 <_printf_float+0x24c>
 80069be:	e764      	b.n	800688a <_printf_float+0xbe>
 80069c0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80069c4:	f240 80e0 	bls.w	8006b88 <_printf_float+0x3bc>
 80069c8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80069cc:	2200      	movs	r2, #0
 80069ce:	2300      	movs	r3, #0
 80069d0:	f7fa f87a 	bl	8000ac8 <__aeabi_dcmpeq>
 80069d4:	2800      	cmp	r0, #0
 80069d6:	d034      	beq.n	8006a42 <_printf_float+0x276>
 80069d8:	4a37      	ldr	r2, [pc, #220]	; (8006ab8 <_printf_float+0x2ec>)
 80069da:	2301      	movs	r3, #1
 80069dc:	4631      	mov	r1, r6
 80069de:	4628      	mov	r0, r5
 80069e0:	47b8      	blx	r7
 80069e2:	3001      	adds	r0, #1
 80069e4:	f43f af51 	beq.w	800688a <_printf_float+0xbe>
 80069e8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80069ec:	429a      	cmp	r2, r3
 80069ee:	db02      	blt.n	80069f6 <_printf_float+0x22a>
 80069f0:	6823      	ldr	r3, [r4, #0]
 80069f2:	07d8      	lsls	r0, r3, #31
 80069f4:	d510      	bpl.n	8006a18 <_printf_float+0x24c>
 80069f6:	ee18 3a10 	vmov	r3, s16
 80069fa:	4652      	mov	r2, sl
 80069fc:	4631      	mov	r1, r6
 80069fe:	4628      	mov	r0, r5
 8006a00:	47b8      	blx	r7
 8006a02:	3001      	adds	r0, #1
 8006a04:	f43f af41 	beq.w	800688a <_printf_float+0xbe>
 8006a08:	f04f 0800 	mov.w	r8, #0
 8006a0c:	f104 091a 	add.w	r9, r4, #26
 8006a10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a12:	3b01      	subs	r3, #1
 8006a14:	4543      	cmp	r3, r8
 8006a16:	dc09      	bgt.n	8006a2c <_printf_float+0x260>
 8006a18:	6823      	ldr	r3, [r4, #0]
 8006a1a:	079b      	lsls	r3, r3, #30
 8006a1c:	f100 8107 	bmi.w	8006c2e <_printf_float+0x462>
 8006a20:	68e0      	ldr	r0, [r4, #12]
 8006a22:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006a24:	4298      	cmp	r0, r3
 8006a26:	bfb8      	it	lt
 8006a28:	4618      	movlt	r0, r3
 8006a2a:	e730      	b.n	800688e <_printf_float+0xc2>
 8006a2c:	2301      	movs	r3, #1
 8006a2e:	464a      	mov	r2, r9
 8006a30:	4631      	mov	r1, r6
 8006a32:	4628      	mov	r0, r5
 8006a34:	47b8      	blx	r7
 8006a36:	3001      	adds	r0, #1
 8006a38:	f43f af27 	beq.w	800688a <_printf_float+0xbe>
 8006a3c:	f108 0801 	add.w	r8, r8, #1
 8006a40:	e7e6      	b.n	8006a10 <_printf_float+0x244>
 8006a42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	dc39      	bgt.n	8006abc <_printf_float+0x2f0>
 8006a48:	4a1b      	ldr	r2, [pc, #108]	; (8006ab8 <_printf_float+0x2ec>)
 8006a4a:	2301      	movs	r3, #1
 8006a4c:	4631      	mov	r1, r6
 8006a4e:	4628      	mov	r0, r5
 8006a50:	47b8      	blx	r7
 8006a52:	3001      	adds	r0, #1
 8006a54:	f43f af19 	beq.w	800688a <_printf_float+0xbe>
 8006a58:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006a5c:	4313      	orrs	r3, r2
 8006a5e:	d102      	bne.n	8006a66 <_printf_float+0x29a>
 8006a60:	6823      	ldr	r3, [r4, #0]
 8006a62:	07d9      	lsls	r1, r3, #31
 8006a64:	d5d8      	bpl.n	8006a18 <_printf_float+0x24c>
 8006a66:	ee18 3a10 	vmov	r3, s16
 8006a6a:	4652      	mov	r2, sl
 8006a6c:	4631      	mov	r1, r6
 8006a6e:	4628      	mov	r0, r5
 8006a70:	47b8      	blx	r7
 8006a72:	3001      	adds	r0, #1
 8006a74:	f43f af09 	beq.w	800688a <_printf_float+0xbe>
 8006a78:	f04f 0900 	mov.w	r9, #0
 8006a7c:	f104 0a1a 	add.w	sl, r4, #26
 8006a80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a82:	425b      	negs	r3, r3
 8006a84:	454b      	cmp	r3, r9
 8006a86:	dc01      	bgt.n	8006a8c <_printf_float+0x2c0>
 8006a88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a8a:	e792      	b.n	80069b2 <_printf_float+0x1e6>
 8006a8c:	2301      	movs	r3, #1
 8006a8e:	4652      	mov	r2, sl
 8006a90:	4631      	mov	r1, r6
 8006a92:	4628      	mov	r0, r5
 8006a94:	47b8      	blx	r7
 8006a96:	3001      	adds	r0, #1
 8006a98:	f43f aef7 	beq.w	800688a <_printf_float+0xbe>
 8006a9c:	f109 0901 	add.w	r9, r9, #1
 8006aa0:	e7ee      	b.n	8006a80 <_printf_float+0x2b4>
 8006aa2:	bf00      	nop
 8006aa4:	7fefffff 	.word	0x7fefffff
 8006aa8:	08031cb8 	.word	0x08031cb8
 8006aac:	08031cbc 	.word	0x08031cbc
 8006ab0:	08031cc0 	.word	0x08031cc0
 8006ab4:	08031cc4 	.word	0x08031cc4
 8006ab8:	08031cc8 	.word	0x08031cc8
 8006abc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006abe:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006ac0:	429a      	cmp	r2, r3
 8006ac2:	bfa8      	it	ge
 8006ac4:	461a      	movge	r2, r3
 8006ac6:	2a00      	cmp	r2, #0
 8006ac8:	4691      	mov	r9, r2
 8006aca:	dc37      	bgt.n	8006b3c <_printf_float+0x370>
 8006acc:	f04f 0b00 	mov.w	fp, #0
 8006ad0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006ad4:	f104 021a 	add.w	r2, r4, #26
 8006ad8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006ada:	9305      	str	r3, [sp, #20]
 8006adc:	eba3 0309 	sub.w	r3, r3, r9
 8006ae0:	455b      	cmp	r3, fp
 8006ae2:	dc33      	bgt.n	8006b4c <_printf_float+0x380>
 8006ae4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006ae8:	429a      	cmp	r2, r3
 8006aea:	db3b      	blt.n	8006b64 <_printf_float+0x398>
 8006aec:	6823      	ldr	r3, [r4, #0]
 8006aee:	07da      	lsls	r2, r3, #31
 8006af0:	d438      	bmi.n	8006b64 <_printf_float+0x398>
 8006af2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006af6:	eba2 0903 	sub.w	r9, r2, r3
 8006afa:	9b05      	ldr	r3, [sp, #20]
 8006afc:	1ad2      	subs	r2, r2, r3
 8006afe:	4591      	cmp	r9, r2
 8006b00:	bfa8      	it	ge
 8006b02:	4691      	movge	r9, r2
 8006b04:	f1b9 0f00 	cmp.w	r9, #0
 8006b08:	dc35      	bgt.n	8006b76 <_printf_float+0x3aa>
 8006b0a:	f04f 0800 	mov.w	r8, #0
 8006b0e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006b12:	f104 0a1a 	add.w	sl, r4, #26
 8006b16:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006b1a:	1a9b      	subs	r3, r3, r2
 8006b1c:	eba3 0309 	sub.w	r3, r3, r9
 8006b20:	4543      	cmp	r3, r8
 8006b22:	f77f af79 	ble.w	8006a18 <_printf_float+0x24c>
 8006b26:	2301      	movs	r3, #1
 8006b28:	4652      	mov	r2, sl
 8006b2a:	4631      	mov	r1, r6
 8006b2c:	4628      	mov	r0, r5
 8006b2e:	47b8      	blx	r7
 8006b30:	3001      	adds	r0, #1
 8006b32:	f43f aeaa 	beq.w	800688a <_printf_float+0xbe>
 8006b36:	f108 0801 	add.w	r8, r8, #1
 8006b3a:	e7ec      	b.n	8006b16 <_printf_float+0x34a>
 8006b3c:	4613      	mov	r3, r2
 8006b3e:	4631      	mov	r1, r6
 8006b40:	4642      	mov	r2, r8
 8006b42:	4628      	mov	r0, r5
 8006b44:	47b8      	blx	r7
 8006b46:	3001      	adds	r0, #1
 8006b48:	d1c0      	bne.n	8006acc <_printf_float+0x300>
 8006b4a:	e69e      	b.n	800688a <_printf_float+0xbe>
 8006b4c:	2301      	movs	r3, #1
 8006b4e:	4631      	mov	r1, r6
 8006b50:	4628      	mov	r0, r5
 8006b52:	9205      	str	r2, [sp, #20]
 8006b54:	47b8      	blx	r7
 8006b56:	3001      	adds	r0, #1
 8006b58:	f43f ae97 	beq.w	800688a <_printf_float+0xbe>
 8006b5c:	9a05      	ldr	r2, [sp, #20]
 8006b5e:	f10b 0b01 	add.w	fp, fp, #1
 8006b62:	e7b9      	b.n	8006ad8 <_printf_float+0x30c>
 8006b64:	ee18 3a10 	vmov	r3, s16
 8006b68:	4652      	mov	r2, sl
 8006b6a:	4631      	mov	r1, r6
 8006b6c:	4628      	mov	r0, r5
 8006b6e:	47b8      	blx	r7
 8006b70:	3001      	adds	r0, #1
 8006b72:	d1be      	bne.n	8006af2 <_printf_float+0x326>
 8006b74:	e689      	b.n	800688a <_printf_float+0xbe>
 8006b76:	9a05      	ldr	r2, [sp, #20]
 8006b78:	464b      	mov	r3, r9
 8006b7a:	4442      	add	r2, r8
 8006b7c:	4631      	mov	r1, r6
 8006b7e:	4628      	mov	r0, r5
 8006b80:	47b8      	blx	r7
 8006b82:	3001      	adds	r0, #1
 8006b84:	d1c1      	bne.n	8006b0a <_printf_float+0x33e>
 8006b86:	e680      	b.n	800688a <_printf_float+0xbe>
 8006b88:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006b8a:	2a01      	cmp	r2, #1
 8006b8c:	dc01      	bgt.n	8006b92 <_printf_float+0x3c6>
 8006b8e:	07db      	lsls	r3, r3, #31
 8006b90:	d53a      	bpl.n	8006c08 <_printf_float+0x43c>
 8006b92:	2301      	movs	r3, #1
 8006b94:	4642      	mov	r2, r8
 8006b96:	4631      	mov	r1, r6
 8006b98:	4628      	mov	r0, r5
 8006b9a:	47b8      	blx	r7
 8006b9c:	3001      	adds	r0, #1
 8006b9e:	f43f ae74 	beq.w	800688a <_printf_float+0xbe>
 8006ba2:	ee18 3a10 	vmov	r3, s16
 8006ba6:	4652      	mov	r2, sl
 8006ba8:	4631      	mov	r1, r6
 8006baa:	4628      	mov	r0, r5
 8006bac:	47b8      	blx	r7
 8006bae:	3001      	adds	r0, #1
 8006bb0:	f43f ae6b 	beq.w	800688a <_printf_float+0xbe>
 8006bb4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006bb8:	2200      	movs	r2, #0
 8006bba:	2300      	movs	r3, #0
 8006bbc:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8006bc0:	f7f9 ff82 	bl	8000ac8 <__aeabi_dcmpeq>
 8006bc4:	b9d8      	cbnz	r0, 8006bfe <_printf_float+0x432>
 8006bc6:	f10a 33ff 	add.w	r3, sl, #4294967295
 8006bca:	f108 0201 	add.w	r2, r8, #1
 8006bce:	4631      	mov	r1, r6
 8006bd0:	4628      	mov	r0, r5
 8006bd2:	47b8      	blx	r7
 8006bd4:	3001      	adds	r0, #1
 8006bd6:	d10e      	bne.n	8006bf6 <_printf_float+0x42a>
 8006bd8:	e657      	b.n	800688a <_printf_float+0xbe>
 8006bda:	2301      	movs	r3, #1
 8006bdc:	4652      	mov	r2, sl
 8006bde:	4631      	mov	r1, r6
 8006be0:	4628      	mov	r0, r5
 8006be2:	47b8      	blx	r7
 8006be4:	3001      	adds	r0, #1
 8006be6:	f43f ae50 	beq.w	800688a <_printf_float+0xbe>
 8006bea:	f108 0801 	add.w	r8, r8, #1
 8006bee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006bf0:	3b01      	subs	r3, #1
 8006bf2:	4543      	cmp	r3, r8
 8006bf4:	dcf1      	bgt.n	8006bda <_printf_float+0x40e>
 8006bf6:	464b      	mov	r3, r9
 8006bf8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006bfc:	e6da      	b.n	80069b4 <_printf_float+0x1e8>
 8006bfe:	f04f 0800 	mov.w	r8, #0
 8006c02:	f104 0a1a 	add.w	sl, r4, #26
 8006c06:	e7f2      	b.n	8006bee <_printf_float+0x422>
 8006c08:	2301      	movs	r3, #1
 8006c0a:	4642      	mov	r2, r8
 8006c0c:	e7df      	b.n	8006bce <_printf_float+0x402>
 8006c0e:	2301      	movs	r3, #1
 8006c10:	464a      	mov	r2, r9
 8006c12:	4631      	mov	r1, r6
 8006c14:	4628      	mov	r0, r5
 8006c16:	47b8      	blx	r7
 8006c18:	3001      	adds	r0, #1
 8006c1a:	f43f ae36 	beq.w	800688a <_printf_float+0xbe>
 8006c1e:	f108 0801 	add.w	r8, r8, #1
 8006c22:	68e3      	ldr	r3, [r4, #12]
 8006c24:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006c26:	1a5b      	subs	r3, r3, r1
 8006c28:	4543      	cmp	r3, r8
 8006c2a:	dcf0      	bgt.n	8006c0e <_printf_float+0x442>
 8006c2c:	e6f8      	b.n	8006a20 <_printf_float+0x254>
 8006c2e:	f04f 0800 	mov.w	r8, #0
 8006c32:	f104 0919 	add.w	r9, r4, #25
 8006c36:	e7f4      	b.n	8006c22 <_printf_float+0x456>

08006c38 <_printf_common>:
 8006c38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c3c:	4616      	mov	r6, r2
 8006c3e:	4699      	mov	r9, r3
 8006c40:	688a      	ldr	r2, [r1, #8]
 8006c42:	690b      	ldr	r3, [r1, #16]
 8006c44:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006c48:	4293      	cmp	r3, r2
 8006c4a:	bfb8      	it	lt
 8006c4c:	4613      	movlt	r3, r2
 8006c4e:	6033      	str	r3, [r6, #0]
 8006c50:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006c54:	4607      	mov	r7, r0
 8006c56:	460c      	mov	r4, r1
 8006c58:	b10a      	cbz	r2, 8006c5e <_printf_common+0x26>
 8006c5a:	3301      	adds	r3, #1
 8006c5c:	6033      	str	r3, [r6, #0]
 8006c5e:	6823      	ldr	r3, [r4, #0]
 8006c60:	0699      	lsls	r1, r3, #26
 8006c62:	bf42      	ittt	mi
 8006c64:	6833      	ldrmi	r3, [r6, #0]
 8006c66:	3302      	addmi	r3, #2
 8006c68:	6033      	strmi	r3, [r6, #0]
 8006c6a:	6825      	ldr	r5, [r4, #0]
 8006c6c:	f015 0506 	ands.w	r5, r5, #6
 8006c70:	d106      	bne.n	8006c80 <_printf_common+0x48>
 8006c72:	f104 0a19 	add.w	sl, r4, #25
 8006c76:	68e3      	ldr	r3, [r4, #12]
 8006c78:	6832      	ldr	r2, [r6, #0]
 8006c7a:	1a9b      	subs	r3, r3, r2
 8006c7c:	42ab      	cmp	r3, r5
 8006c7e:	dc26      	bgt.n	8006cce <_printf_common+0x96>
 8006c80:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006c84:	1e13      	subs	r3, r2, #0
 8006c86:	6822      	ldr	r2, [r4, #0]
 8006c88:	bf18      	it	ne
 8006c8a:	2301      	movne	r3, #1
 8006c8c:	0692      	lsls	r2, r2, #26
 8006c8e:	d42b      	bmi.n	8006ce8 <_printf_common+0xb0>
 8006c90:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006c94:	4649      	mov	r1, r9
 8006c96:	4638      	mov	r0, r7
 8006c98:	47c0      	blx	r8
 8006c9a:	3001      	adds	r0, #1
 8006c9c:	d01e      	beq.n	8006cdc <_printf_common+0xa4>
 8006c9e:	6823      	ldr	r3, [r4, #0]
 8006ca0:	6922      	ldr	r2, [r4, #16]
 8006ca2:	f003 0306 	and.w	r3, r3, #6
 8006ca6:	2b04      	cmp	r3, #4
 8006ca8:	bf02      	ittt	eq
 8006caa:	68e5      	ldreq	r5, [r4, #12]
 8006cac:	6833      	ldreq	r3, [r6, #0]
 8006cae:	1aed      	subeq	r5, r5, r3
 8006cb0:	68a3      	ldr	r3, [r4, #8]
 8006cb2:	bf0c      	ite	eq
 8006cb4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006cb8:	2500      	movne	r5, #0
 8006cba:	4293      	cmp	r3, r2
 8006cbc:	bfc4      	itt	gt
 8006cbe:	1a9b      	subgt	r3, r3, r2
 8006cc0:	18ed      	addgt	r5, r5, r3
 8006cc2:	2600      	movs	r6, #0
 8006cc4:	341a      	adds	r4, #26
 8006cc6:	42b5      	cmp	r5, r6
 8006cc8:	d11a      	bne.n	8006d00 <_printf_common+0xc8>
 8006cca:	2000      	movs	r0, #0
 8006ccc:	e008      	b.n	8006ce0 <_printf_common+0xa8>
 8006cce:	2301      	movs	r3, #1
 8006cd0:	4652      	mov	r2, sl
 8006cd2:	4649      	mov	r1, r9
 8006cd4:	4638      	mov	r0, r7
 8006cd6:	47c0      	blx	r8
 8006cd8:	3001      	adds	r0, #1
 8006cda:	d103      	bne.n	8006ce4 <_printf_common+0xac>
 8006cdc:	f04f 30ff 	mov.w	r0, #4294967295
 8006ce0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ce4:	3501      	adds	r5, #1
 8006ce6:	e7c6      	b.n	8006c76 <_printf_common+0x3e>
 8006ce8:	18e1      	adds	r1, r4, r3
 8006cea:	1c5a      	adds	r2, r3, #1
 8006cec:	2030      	movs	r0, #48	; 0x30
 8006cee:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006cf2:	4422      	add	r2, r4
 8006cf4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006cf8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006cfc:	3302      	adds	r3, #2
 8006cfe:	e7c7      	b.n	8006c90 <_printf_common+0x58>
 8006d00:	2301      	movs	r3, #1
 8006d02:	4622      	mov	r2, r4
 8006d04:	4649      	mov	r1, r9
 8006d06:	4638      	mov	r0, r7
 8006d08:	47c0      	blx	r8
 8006d0a:	3001      	adds	r0, #1
 8006d0c:	d0e6      	beq.n	8006cdc <_printf_common+0xa4>
 8006d0e:	3601      	adds	r6, #1
 8006d10:	e7d9      	b.n	8006cc6 <_printf_common+0x8e>
	...

08006d14 <_printf_i>:
 8006d14:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006d18:	7e0f      	ldrb	r7, [r1, #24]
 8006d1a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006d1c:	2f78      	cmp	r7, #120	; 0x78
 8006d1e:	4691      	mov	r9, r2
 8006d20:	4680      	mov	r8, r0
 8006d22:	460c      	mov	r4, r1
 8006d24:	469a      	mov	sl, r3
 8006d26:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006d2a:	d807      	bhi.n	8006d3c <_printf_i+0x28>
 8006d2c:	2f62      	cmp	r7, #98	; 0x62
 8006d2e:	d80a      	bhi.n	8006d46 <_printf_i+0x32>
 8006d30:	2f00      	cmp	r7, #0
 8006d32:	f000 80d4 	beq.w	8006ede <_printf_i+0x1ca>
 8006d36:	2f58      	cmp	r7, #88	; 0x58
 8006d38:	f000 80c0 	beq.w	8006ebc <_printf_i+0x1a8>
 8006d3c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006d40:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006d44:	e03a      	b.n	8006dbc <_printf_i+0xa8>
 8006d46:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006d4a:	2b15      	cmp	r3, #21
 8006d4c:	d8f6      	bhi.n	8006d3c <_printf_i+0x28>
 8006d4e:	a101      	add	r1, pc, #4	; (adr r1, 8006d54 <_printf_i+0x40>)
 8006d50:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006d54:	08006dad 	.word	0x08006dad
 8006d58:	08006dc1 	.word	0x08006dc1
 8006d5c:	08006d3d 	.word	0x08006d3d
 8006d60:	08006d3d 	.word	0x08006d3d
 8006d64:	08006d3d 	.word	0x08006d3d
 8006d68:	08006d3d 	.word	0x08006d3d
 8006d6c:	08006dc1 	.word	0x08006dc1
 8006d70:	08006d3d 	.word	0x08006d3d
 8006d74:	08006d3d 	.word	0x08006d3d
 8006d78:	08006d3d 	.word	0x08006d3d
 8006d7c:	08006d3d 	.word	0x08006d3d
 8006d80:	08006ec5 	.word	0x08006ec5
 8006d84:	08006ded 	.word	0x08006ded
 8006d88:	08006e7f 	.word	0x08006e7f
 8006d8c:	08006d3d 	.word	0x08006d3d
 8006d90:	08006d3d 	.word	0x08006d3d
 8006d94:	08006ee7 	.word	0x08006ee7
 8006d98:	08006d3d 	.word	0x08006d3d
 8006d9c:	08006ded 	.word	0x08006ded
 8006da0:	08006d3d 	.word	0x08006d3d
 8006da4:	08006d3d 	.word	0x08006d3d
 8006da8:	08006e87 	.word	0x08006e87
 8006dac:	682b      	ldr	r3, [r5, #0]
 8006dae:	1d1a      	adds	r2, r3, #4
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	602a      	str	r2, [r5, #0]
 8006db4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006db8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006dbc:	2301      	movs	r3, #1
 8006dbe:	e09f      	b.n	8006f00 <_printf_i+0x1ec>
 8006dc0:	6820      	ldr	r0, [r4, #0]
 8006dc2:	682b      	ldr	r3, [r5, #0]
 8006dc4:	0607      	lsls	r7, r0, #24
 8006dc6:	f103 0104 	add.w	r1, r3, #4
 8006dca:	6029      	str	r1, [r5, #0]
 8006dcc:	d501      	bpl.n	8006dd2 <_printf_i+0xbe>
 8006dce:	681e      	ldr	r6, [r3, #0]
 8006dd0:	e003      	b.n	8006dda <_printf_i+0xc6>
 8006dd2:	0646      	lsls	r6, r0, #25
 8006dd4:	d5fb      	bpl.n	8006dce <_printf_i+0xba>
 8006dd6:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006dda:	2e00      	cmp	r6, #0
 8006ddc:	da03      	bge.n	8006de6 <_printf_i+0xd2>
 8006dde:	232d      	movs	r3, #45	; 0x2d
 8006de0:	4276      	negs	r6, r6
 8006de2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006de6:	485a      	ldr	r0, [pc, #360]	; (8006f50 <_printf_i+0x23c>)
 8006de8:	230a      	movs	r3, #10
 8006dea:	e012      	b.n	8006e12 <_printf_i+0xfe>
 8006dec:	682b      	ldr	r3, [r5, #0]
 8006dee:	6820      	ldr	r0, [r4, #0]
 8006df0:	1d19      	adds	r1, r3, #4
 8006df2:	6029      	str	r1, [r5, #0]
 8006df4:	0605      	lsls	r5, r0, #24
 8006df6:	d501      	bpl.n	8006dfc <_printf_i+0xe8>
 8006df8:	681e      	ldr	r6, [r3, #0]
 8006dfa:	e002      	b.n	8006e02 <_printf_i+0xee>
 8006dfc:	0641      	lsls	r1, r0, #25
 8006dfe:	d5fb      	bpl.n	8006df8 <_printf_i+0xe4>
 8006e00:	881e      	ldrh	r6, [r3, #0]
 8006e02:	4853      	ldr	r0, [pc, #332]	; (8006f50 <_printf_i+0x23c>)
 8006e04:	2f6f      	cmp	r7, #111	; 0x6f
 8006e06:	bf0c      	ite	eq
 8006e08:	2308      	moveq	r3, #8
 8006e0a:	230a      	movne	r3, #10
 8006e0c:	2100      	movs	r1, #0
 8006e0e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006e12:	6865      	ldr	r5, [r4, #4]
 8006e14:	60a5      	str	r5, [r4, #8]
 8006e16:	2d00      	cmp	r5, #0
 8006e18:	bfa2      	ittt	ge
 8006e1a:	6821      	ldrge	r1, [r4, #0]
 8006e1c:	f021 0104 	bicge.w	r1, r1, #4
 8006e20:	6021      	strge	r1, [r4, #0]
 8006e22:	b90e      	cbnz	r6, 8006e28 <_printf_i+0x114>
 8006e24:	2d00      	cmp	r5, #0
 8006e26:	d04b      	beq.n	8006ec0 <_printf_i+0x1ac>
 8006e28:	4615      	mov	r5, r2
 8006e2a:	fbb6 f1f3 	udiv	r1, r6, r3
 8006e2e:	fb03 6711 	mls	r7, r3, r1, r6
 8006e32:	5dc7      	ldrb	r7, [r0, r7]
 8006e34:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006e38:	4637      	mov	r7, r6
 8006e3a:	42bb      	cmp	r3, r7
 8006e3c:	460e      	mov	r6, r1
 8006e3e:	d9f4      	bls.n	8006e2a <_printf_i+0x116>
 8006e40:	2b08      	cmp	r3, #8
 8006e42:	d10b      	bne.n	8006e5c <_printf_i+0x148>
 8006e44:	6823      	ldr	r3, [r4, #0]
 8006e46:	07de      	lsls	r6, r3, #31
 8006e48:	d508      	bpl.n	8006e5c <_printf_i+0x148>
 8006e4a:	6923      	ldr	r3, [r4, #16]
 8006e4c:	6861      	ldr	r1, [r4, #4]
 8006e4e:	4299      	cmp	r1, r3
 8006e50:	bfde      	ittt	le
 8006e52:	2330      	movle	r3, #48	; 0x30
 8006e54:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006e58:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006e5c:	1b52      	subs	r2, r2, r5
 8006e5e:	6122      	str	r2, [r4, #16]
 8006e60:	f8cd a000 	str.w	sl, [sp]
 8006e64:	464b      	mov	r3, r9
 8006e66:	aa03      	add	r2, sp, #12
 8006e68:	4621      	mov	r1, r4
 8006e6a:	4640      	mov	r0, r8
 8006e6c:	f7ff fee4 	bl	8006c38 <_printf_common>
 8006e70:	3001      	adds	r0, #1
 8006e72:	d14a      	bne.n	8006f0a <_printf_i+0x1f6>
 8006e74:	f04f 30ff 	mov.w	r0, #4294967295
 8006e78:	b004      	add	sp, #16
 8006e7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e7e:	6823      	ldr	r3, [r4, #0]
 8006e80:	f043 0320 	orr.w	r3, r3, #32
 8006e84:	6023      	str	r3, [r4, #0]
 8006e86:	4833      	ldr	r0, [pc, #204]	; (8006f54 <_printf_i+0x240>)
 8006e88:	2778      	movs	r7, #120	; 0x78
 8006e8a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006e8e:	6823      	ldr	r3, [r4, #0]
 8006e90:	6829      	ldr	r1, [r5, #0]
 8006e92:	061f      	lsls	r7, r3, #24
 8006e94:	f851 6b04 	ldr.w	r6, [r1], #4
 8006e98:	d402      	bmi.n	8006ea0 <_printf_i+0x18c>
 8006e9a:	065f      	lsls	r7, r3, #25
 8006e9c:	bf48      	it	mi
 8006e9e:	b2b6      	uxthmi	r6, r6
 8006ea0:	07df      	lsls	r7, r3, #31
 8006ea2:	bf48      	it	mi
 8006ea4:	f043 0320 	orrmi.w	r3, r3, #32
 8006ea8:	6029      	str	r1, [r5, #0]
 8006eaa:	bf48      	it	mi
 8006eac:	6023      	strmi	r3, [r4, #0]
 8006eae:	b91e      	cbnz	r6, 8006eb8 <_printf_i+0x1a4>
 8006eb0:	6823      	ldr	r3, [r4, #0]
 8006eb2:	f023 0320 	bic.w	r3, r3, #32
 8006eb6:	6023      	str	r3, [r4, #0]
 8006eb8:	2310      	movs	r3, #16
 8006eba:	e7a7      	b.n	8006e0c <_printf_i+0xf8>
 8006ebc:	4824      	ldr	r0, [pc, #144]	; (8006f50 <_printf_i+0x23c>)
 8006ebe:	e7e4      	b.n	8006e8a <_printf_i+0x176>
 8006ec0:	4615      	mov	r5, r2
 8006ec2:	e7bd      	b.n	8006e40 <_printf_i+0x12c>
 8006ec4:	682b      	ldr	r3, [r5, #0]
 8006ec6:	6826      	ldr	r6, [r4, #0]
 8006ec8:	6961      	ldr	r1, [r4, #20]
 8006eca:	1d18      	adds	r0, r3, #4
 8006ecc:	6028      	str	r0, [r5, #0]
 8006ece:	0635      	lsls	r5, r6, #24
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	d501      	bpl.n	8006ed8 <_printf_i+0x1c4>
 8006ed4:	6019      	str	r1, [r3, #0]
 8006ed6:	e002      	b.n	8006ede <_printf_i+0x1ca>
 8006ed8:	0670      	lsls	r0, r6, #25
 8006eda:	d5fb      	bpl.n	8006ed4 <_printf_i+0x1c0>
 8006edc:	8019      	strh	r1, [r3, #0]
 8006ede:	2300      	movs	r3, #0
 8006ee0:	6123      	str	r3, [r4, #16]
 8006ee2:	4615      	mov	r5, r2
 8006ee4:	e7bc      	b.n	8006e60 <_printf_i+0x14c>
 8006ee6:	682b      	ldr	r3, [r5, #0]
 8006ee8:	1d1a      	adds	r2, r3, #4
 8006eea:	602a      	str	r2, [r5, #0]
 8006eec:	681d      	ldr	r5, [r3, #0]
 8006eee:	6862      	ldr	r2, [r4, #4]
 8006ef0:	2100      	movs	r1, #0
 8006ef2:	4628      	mov	r0, r5
 8006ef4:	f7f9 f96c 	bl	80001d0 <memchr>
 8006ef8:	b108      	cbz	r0, 8006efe <_printf_i+0x1ea>
 8006efa:	1b40      	subs	r0, r0, r5
 8006efc:	6060      	str	r0, [r4, #4]
 8006efe:	6863      	ldr	r3, [r4, #4]
 8006f00:	6123      	str	r3, [r4, #16]
 8006f02:	2300      	movs	r3, #0
 8006f04:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006f08:	e7aa      	b.n	8006e60 <_printf_i+0x14c>
 8006f0a:	6923      	ldr	r3, [r4, #16]
 8006f0c:	462a      	mov	r2, r5
 8006f0e:	4649      	mov	r1, r9
 8006f10:	4640      	mov	r0, r8
 8006f12:	47d0      	blx	sl
 8006f14:	3001      	adds	r0, #1
 8006f16:	d0ad      	beq.n	8006e74 <_printf_i+0x160>
 8006f18:	6823      	ldr	r3, [r4, #0]
 8006f1a:	079b      	lsls	r3, r3, #30
 8006f1c:	d413      	bmi.n	8006f46 <_printf_i+0x232>
 8006f1e:	68e0      	ldr	r0, [r4, #12]
 8006f20:	9b03      	ldr	r3, [sp, #12]
 8006f22:	4298      	cmp	r0, r3
 8006f24:	bfb8      	it	lt
 8006f26:	4618      	movlt	r0, r3
 8006f28:	e7a6      	b.n	8006e78 <_printf_i+0x164>
 8006f2a:	2301      	movs	r3, #1
 8006f2c:	4632      	mov	r2, r6
 8006f2e:	4649      	mov	r1, r9
 8006f30:	4640      	mov	r0, r8
 8006f32:	47d0      	blx	sl
 8006f34:	3001      	adds	r0, #1
 8006f36:	d09d      	beq.n	8006e74 <_printf_i+0x160>
 8006f38:	3501      	adds	r5, #1
 8006f3a:	68e3      	ldr	r3, [r4, #12]
 8006f3c:	9903      	ldr	r1, [sp, #12]
 8006f3e:	1a5b      	subs	r3, r3, r1
 8006f40:	42ab      	cmp	r3, r5
 8006f42:	dcf2      	bgt.n	8006f2a <_printf_i+0x216>
 8006f44:	e7eb      	b.n	8006f1e <_printf_i+0x20a>
 8006f46:	2500      	movs	r5, #0
 8006f48:	f104 0619 	add.w	r6, r4, #25
 8006f4c:	e7f5      	b.n	8006f3a <_printf_i+0x226>
 8006f4e:	bf00      	nop
 8006f50:	08031cca 	.word	0x08031cca
 8006f54:	08031cdb 	.word	0x08031cdb

08006f58 <std>:
 8006f58:	2300      	movs	r3, #0
 8006f5a:	b510      	push	{r4, lr}
 8006f5c:	4604      	mov	r4, r0
 8006f5e:	e9c0 3300 	strd	r3, r3, [r0]
 8006f62:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006f66:	6083      	str	r3, [r0, #8]
 8006f68:	8181      	strh	r1, [r0, #12]
 8006f6a:	6643      	str	r3, [r0, #100]	; 0x64
 8006f6c:	81c2      	strh	r2, [r0, #14]
 8006f6e:	6183      	str	r3, [r0, #24]
 8006f70:	4619      	mov	r1, r3
 8006f72:	2208      	movs	r2, #8
 8006f74:	305c      	adds	r0, #92	; 0x5c
 8006f76:	f000 f948 	bl	800720a <memset>
 8006f7a:	4b0d      	ldr	r3, [pc, #52]	; (8006fb0 <std+0x58>)
 8006f7c:	6263      	str	r3, [r4, #36]	; 0x24
 8006f7e:	4b0d      	ldr	r3, [pc, #52]	; (8006fb4 <std+0x5c>)
 8006f80:	62a3      	str	r3, [r4, #40]	; 0x28
 8006f82:	4b0d      	ldr	r3, [pc, #52]	; (8006fb8 <std+0x60>)
 8006f84:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006f86:	4b0d      	ldr	r3, [pc, #52]	; (8006fbc <std+0x64>)
 8006f88:	6323      	str	r3, [r4, #48]	; 0x30
 8006f8a:	4b0d      	ldr	r3, [pc, #52]	; (8006fc0 <std+0x68>)
 8006f8c:	6224      	str	r4, [r4, #32]
 8006f8e:	429c      	cmp	r4, r3
 8006f90:	d006      	beq.n	8006fa0 <std+0x48>
 8006f92:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8006f96:	4294      	cmp	r4, r2
 8006f98:	d002      	beq.n	8006fa0 <std+0x48>
 8006f9a:	33d0      	adds	r3, #208	; 0xd0
 8006f9c:	429c      	cmp	r4, r3
 8006f9e:	d105      	bne.n	8006fac <std+0x54>
 8006fa0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006fa4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006fa8:	f000 b9ac 	b.w	8007304 <__retarget_lock_init_recursive>
 8006fac:	bd10      	pop	{r4, pc}
 8006fae:	bf00      	nop
 8006fb0:	08007185 	.word	0x08007185
 8006fb4:	080071a7 	.word	0x080071a7
 8006fb8:	080071df 	.word	0x080071df
 8006fbc:	08007203 	.word	0x08007203
 8006fc0:	2000059c 	.word	0x2000059c

08006fc4 <stdio_exit_handler>:
 8006fc4:	4a02      	ldr	r2, [pc, #8]	; (8006fd0 <stdio_exit_handler+0xc>)
 8006fc6:	4903      	ldr	r1, [pc, #12]	; (8006fd4 <stdio_exit_handler+0x10>)
 8006fc8:	4803      	ldr	r0, [pc, #12]	; (8006fd8 <stdio_exit_handler+0x14>)
 8006fca:	f000 b869 	b.w	80070a0 <_fwalk_sglue>
 8006fce:	bf00      	nop
 8006fd0:	20000014 	.word	0x20000014
 8006fd4:	08008cb9 	.word	0x08008cb9
 8006fd8:	20000020 	.word	0x20000020

08006fdc <cleanup_stdio>:
 8006fdc:	6841      	ldr	r1, [r0, #4]
 8006fde:	4b0c      	ldr	r3, [pc, #48]	; (8007010 <cleanup_stdio+0x34>)
 8006fe0:	4299      	cmp	r1, r3
 8006fe2:	b510      	push	{r4, lr}
 8006fe4:	4604      	mov	r4, r0
 8006fe6:	d001      	beq.n	8006fec <cleanup_stdio+0x10>
 8006fe8:	f001 fe66 	bl	8008cb8 <_fflush_r>
 8006fec:	68a1      	ldr	r1, [r4, #8]
 8006fee:	4b09      	ldr	r3, [pc, #36]	; (8007014 <cleanup_stdio+0x38>)
 8006ff0:	4299      	cmp	r1, r3
 8006ff2:	d002      	beq.n	8006ffa <cleanup_stdio+0x1e>
 8006ff4:	4620      	mov	r0, r4
 8006ff6:	f001 fe5f 	bl	8008cb8 <_fflush_r>
 8006ffa:	68e1      	ldr	r1, [r4, #12]
 8006ffc:	4b06      	ldr	r3, [pc, #24]	; (8007018 <cleanup_stdio+0x3c>)
 8006ffe:	4299      	cmp	r1, r3
 8007000:	d004      	beq.n	800700c <cleanup_stdio+0x30>
 8007002:	4620      	mov	r0, r4
 8007004:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007008:	f001 be56 	b.w	8008cb8 <_fflush_r>
 800700c:	bd10      	pop	{r4, pc}
 800700e:	bf00      	nop
 8007010:	2000059c 	.word	0x2000059c
 8007014:	20000604 	.word	0x20000604
 8007018:	2000066c 	.word	0x2000066c

0800701c <global_stdio_init.part.0>:
 800701c:	b510      	push	{r4, lr}
 800701e:	4b0b      	ldr	r3, [pc, #44]	; (800704c <global_stdio_init.part.0+0x30>)
 8007020:	4c0b      	ldr	r4, [pc, #44]	; (8007050 <global_stdio_init.part.0+0x34>)
 8007022:	4a0c      	ldr	r2, [pc, #48]	; (8007054 <global_stdio_init.part.0+0x38>)
 8007024:	601a      	str	r2, [r3, #0]
 8007026:	4620      	mov	r0, r4
 8007028:	2200      	movs	r2, #0
 800702a:	2104      	movs	r1, #4
 800702c:	f7ff ff94 	bl	8006f58 <std>
 8007030:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8007034:	2201      	movs	r2, #1
 8007036:	2109      	movs	r1, #9
 8007038:	f7ff ff8e 	bl	8006f58 <std>
 800703c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8007040:	2202      	movs	r2, #2
 8007042:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007046:	2112      	movs	r1, #18
 8007048:	f7ff bf86 	b.w	8006f58 <std>
 800704c:	200006d4 	.word	0x200006d4
 8007050:	2000059c 	.word	0x2000059c
 8007054:	08006fc5 	.word	0x08006fc5

08007058 <__sfp_lock_acquire>:
 8007058:	4801      	ldr	r0, [pc, #4]	; (8007060 <__sfp_lock_acquire+0x8>)
 800705a:	f000 b954 	b.w	8007306 <__retarget_lock_acquire_recursive>
 800705e:	bf00      	nop
 8007060:	200006dd 	.word	0x200006dd

08007064 <__sfp_lock_release>:
 8007064:	4801      	ldr	r0, [pc, #4]	; (800706c <__sfp_lock_release+0x8>)
 8007066:	f000 b94f 	b.w	8007308 <__retarget_lock_release_recursive>
 800706a:	bf00      	nop
 800706c:	200006dd 	.word	0x200006dd

08007070 <__sinit>:
 8007070:	b510      	push	{r4, lr}
 8007072:	4604      	mov	r4, r0
 8007074:	f7ff fff0 	bl	8007058 <__sfp_lock_acquire>
 8007078:	6a23      	ldr	r3, [r4, #32]
 800707a:	b11b      	cbz	r3, 8007084 <__sinit+0x14>
 800707c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007080:	f7ff bff0 	b.w	8007064 <__sfp_lock_release>
 8007084:	4b04      	ldr	r3, [pc, #16]	; (8007098 <__sinit+0x28>)
 8007086:	6223      	str	r3, [r4, #32]
 8007088:	4b04      	ldr	r3, [pc, #16]	; (800709c <__sinit+0x2c>)
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	2b00      	cmp	r3, #0
 800708e:	d1f5      	bne.n	800707c <__sinit+0xc>
 8007090:	f7ff ffc4 	bl	800701c <global_stdio_init.part.0>
 8007094:	e7f2      	b.n	800707c <__sinit+0xc>
 8007096:	bf00      	nop
 8007098:	08006fdd 	.word	0x08006fdd
 800709c:	200006d4 	.word	0x200006d4

080070a0 <_fwalk_sglue>:
 80070a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80070a4:	4607      	mov	r7, r0
 80070a6:	4688      	mov	r8, r1
 80070a8:	4614      	mov	r4, r2
 80070aa:	2600      	movs	r6, #0
 80070ac:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80070b0:	f1b9 0901 	subs.w	r9, r9, #1
 80070b4:	d505      	bpl.n	80070c2 <_fwalk_sglue+0x22>
 80070b6:	6824      	ldr	r4, [r4, #0]
 80070b8:	2c00      	cmp	r4, #0
 80070ba:	d1f7      	bne.n	80070ac <_fwalk_sglue+0xc>
 80070bc:	4630      	mov	r0, r6
 80070be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80070c2:	89ab      	ldrh	r3, [r5, #12]
 80070c4:	2b01      	cmp	r3, #1
 80070c6:	d907      	bls.n	80070d8 <_fwalk_sglue+0x38>
 80070c8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80070cc:	3301      	adds	r3, #1
 80070ce:	d003      	beq.n	80070d8 <_fwalk_sglue+0x38>
 80070d0:	4629      	mov	r1, r5
 80070d2:	4638      	mov	r0, r7
 80070d4:	47c0      	blx	r8
 80070d6:	4306      	orrs	r6, r0
 80070d8:	3568      	adds	r5, #104	; 0x68
 80070da:	e7e9      	b.n	80070b0 <_fwalk_sglue+0x10>

080070dc <sniprintf>:
 80070dc:	b40c      	push	{r2, r3}
 80070de:	b530      	push	{r4, r5, lr}
 80070e0:	4b17      	ldr	r3, [pc, #92]	; (8007140 <sniprintf+0x64>)
 80070e2:	1e0c      	subs	r4, r1, #0
 80070e4:	681d      	ldr	r5, [r3, #0]
 80070e6:	b09d      	sub	sp, #116	; 0x74
 80070e8:	da08      	bge.n	80070fc <sniprintf+0x20>
 80070ea:	238b      	movs	r3, #139	; 0x8b
 80070ec:	602b      	str	r3, [r5, #0]
 80070ee:	f04f 30ff 	mov.w	r0, #4294967295
 80070f2:	b01d      	add	sp, #116	; 0x74
 80070f4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80070f8:	b002      	add	sp, #8
 80070fa:	4770      	bx	lr
 80070fc:	f44f 7302 	mov.w	r3, #520	; 0x208
 8007100:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007104:	bf14      	ite	ne
 8007106:	f104 33ff 	addne.w	r3, r4, #4294967295
 800710a:	4623      	moveq	r3, r4
 800710c:	9304      	str	r3, [sp, #16]
 800710e:	9307      	str	r3, [sp, #28]
 8007110:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007114:	9002      	str	r0, [sp, #8]
 8007116:	9006      	str	r0, [sp, #24]
 8007118:	f8ad 3016 	strh.w	r3, [sp, #22]
 800711c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800711e:	ab21      	add	r3, sp, #132	; 0x84
 8007120:	a902      	add	r1, sp, #8
 8007122:	4628      	mov	r0, r5
 8007124:	9301      	str	r3, [sp, #4]
 8007126:	f001 fc43 	bl	80089b0 <_svfiprintf_r>
 800712a:	1c43      	adds	r3, r0, #1
 800712c:	bfbc      	itt	lt
 800712e:	238b      	movlt	r3, #139	; 0x8b
 8007130:	602b      	strlt	r3, [r5, #0]
 8007132:	2c00      	cmp	r4, #0
 8007134:	d0dd      	beq.n	80070f2 <sniprintf+0x16>
 8007136:	9b02      	ldr	r3, [sp, #8]
 8007138:	2200      	movs	r2, #0
 800713a:	701a      	strb	r2, [r3, #0]
 800713c:	e7d9      	b.n	80070f2 <sniprintf+0x16>
 800713e:	bf00      	nop
 8007140:	2000006c 	.word	0x2000006c

08007144 <siprintf>:
 8007144:	b40e      	push	{r1, r2, r3}
 8007146:	b500      	push	{lr}
 8007148:	b09c      	sub	sp, #112	; 0x70
 800714a:	ab1d      	add	r3, sp, #116	; 0x74
 800714c:	9002      	str	r0, [sp, #8]
 800714e:	9006      	str	r0, [sp, #24]
 8007150:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007154:	4809      	ldr	r0, [pc, #36]	; (800717c <siprintf+0x38>)
 8007156:	9107      	str	r1, [sp, #28]
 8007158:	9104      	str	r1, [sp, #16]
 800715a:	4909      	ldr	r1, [pc, #36]	; (8007180 <siprintf+0x3c>)
 800715c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007160:	9105      	str	r1, [sp, #20]
 8007162:	6800      	ldr	r0, [r0, #0]
 8007164:	9301      	str	r3, [sp, #4]
 8007166:	a902      	add	r1, sp, #8
 8007168:	f001 fc22 	bl	80089b0 <_svfiprintf_r>
 800716c:	9b02      	ldr	r3, [sp, #8]
 800716e:	2200      	movs	r2, #0
 8007170:	701a      	strb	r2, [r3, #0]
 8007172:	b01c      	add	sp, #112	; 0x70
 8007174:	f85d eb04 	ldr.w	lr, [sp], #4
 8007178:	b003      	add	sp, #12
 800717a:	4770      	bx	lr
 800717c:	2000006c 	.word	0x2000006c
 8007180:	ffff0208 	.word	0xffff0208

08007184 <__sread>:
 8007184:	b510      	push	{r4, lr}
 8007186:	460c      	mov	r4, r1
 8007188:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800718c:	f000 f86c 	bl	8007268 <_read_r>
 8007190:	2800      	cmp	r0, #0
 8007192:	bfab      	itete	ge
 8007194:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007196:	89a3      	ldrhlt	r3, [r4, #12]
 8007198:	181b      	addge	r3, r3, r0
 800719a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800719e:	bfac      	ite	ge
 80071a0:	6563      	strge	r3, [r4, #84]	; 0x54
 80071a2:	81a3      	strhlt	r3, [r4, #12]
 80071a4:	bd10      	pop	{r4, pc}

080071a6 <__swrite>:
 80071a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80071aa:	461f      	mov	r7, r3
 80071ac:	898b      	ldrh	r3, [r1, #12]
 80071ae:	05db      	lsls	r3, r3, #23
 80071b0:	4605      	mov	r5, r0
 80071b2:	460c      	mov	r4, r1
 80071b4:	4616      	mov	r6, r2
 80071b6:	d505      	bpl.n	80071c4 <__swrite+0x1e>
 80071b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071bc:	2302      	movs	r3, #2
 80071be:	2200      	movs	r2, #0
 80071c0:	f000 f840 	bl	8007244 <_lseek_r>
 80071c4:	89a3      	ldrh	r3, [r4, #12]
 80071c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80071ca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80071ce:	81a3      	strh	r3, [r4, #12]
 80071d0:	4632      	mov	r2, r6
 80071d2:	463b      	mov	r3, r7
 80071d4:	4628      	mov	r0, r5
 80071d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80071da:	f000 b857 	b.w	800728c <_write_r>

080071de <__sseek>:
 80071de:	b510      	push	{r4, lr}
 80071e0:	460c      	mov	r4, r1
 80071e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071e6:	f000 f82d 	bl	8007244 <_lseek_r>
 80071ea:	1c43      	adds	r3, r0, #1
 80071ec:	89a3      	ldrh	r3, [r4, #12]
 80071ee:	bf15      	itete	ne
 80071f0:	6560      	strne	r0, [r4, #84]	; 0x54
 80071f2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80071f6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80071fa:	81a3      	strheq	r3, [r4, #12]
 80071fc:	bf18      	it	ne
 80071fe:	81a3      	strhne	r3, [r4, #12]
 8007200:	bd10      	pop	{r4, pc}

08007202 <__sclose>:
 8007202:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007206:	f000 b80d 	b.w	8007224 <_close_r>

0800720a <memset>:
 800720a:	4402      	add	r2, r0
 800720c:	4603      	mov	r3, r0
 800720e:	4293      	cmp	r3, r2
 8007210:	d100      	bne.n	8007214 <memset+0xa>
 8007212:	4770      	bx	lr
 8007214:	f803 1b01 	strb.w	r1, [r3], #1
 8007218:	e7f9      	b.n	800720e <memset+0x4>
	...

0800721c <_localeconv_r>:
 800721c:	4800      	ldr	r0, [pc, #0]	; (8007220 <_localeconv_r+0x4>)
 800721e:	4770      	bx	lr
 8007220:	20000160 	.word	0x20000160

08007224 <_close_r>:
 8007224:	b538      	push	{r3, r4, r5, lr}
 8007226:	4d06      	ldr	r5, [pc, #24]	; (8007240 <_close_r+0x1c>)
 8007228:	2300      	movs	r3, #0
 800722a:	4604      	mov	r4, r0
 800722c:	4608      	mov	r0, r1
 800722e:	602b      	str	r3, [r5, #0]
 8007230:	f7fc fa99 	bl	8003766 <_close>
 8007234:	1c43      	adds	r3, r0, #1
 8007236:	d102      	bne.n	800723e <_close_r+0x1a>
 8007238:	682b      	ldr	r3, [r5, #0]
 800723a:	b103      	cbz	r3, 800723e <_close_r+0x1a>
 800723c:	6023      	str	r3, [r4, #0]
 800723e:	bd38      	pop	{r3, r4, r5, pc}
 8007240:	200006d8 	.word	0x200006d8

08007244 <_lseek_r>:
 8007244:	b538      	push	{r3, r4, r5, lr}
 8007246:	4d07      	ldr	r5, [pc, #28]	; (8007264 <_lseek_r+0x20>)
 8007248:	4604      	mov	r4, r0
 800724a:	4608      	mov	r0, r1
 800724c:	4611      	mov	r1, r2
 800724e:	2200      	movs	r2, #0
 8007250:	602a      	str	r2, [r5, #0]
 8007252:	461a      	mov	r2, r3
 8007254:	f7fc faae 	bl	80037b4 <_lseek>
 8007258:	1c43      	adds	r3, r0, #1
 800725a:	d102      	bne.n	8007262 <_lseek_r+0x1e>
 800725c:	682b      	ldr	r3, [r5, #0]
 800725e:	b103      	cbz	r3, 8007262 <_lseek_r+0x1e>
 8007260:	6023      	str	r3, [r4, #0]
 8007262:	bd38      	pop	{r3, r4, r5, pc}
 8007264:	200006d8 	.word	0x200006d8

08007268 <_read_r>:
 8007268:	b538      	push	{r3, r4, r5, lr}
 800726a:	4d07      	ldr	r5, [pc, #28]	; (8007288 <_read_r+0x20>)
 800726c:	4604      	mov	r4, r0
 800726e:	4608      	mov	r0, r1
 8007270:	4611      	mov	r1, r2
 8007272:	2200      	movs	r2, #0
 8007274:	602a      	str	r2, [r5, #0]
 8007276:	461a      	mov	r2, r3
 8007278:	f7fc fa3c 	bl	80036f4 <_read>
 800727c:	1c43      	adds	r3, r0, #1
 800727e:	d102      	bne.n	8007286 <_read_r+0x1e>
 8007280:	682b      	ldr	r3, [r5, #0]
 8007282:	b103      	cbz	r3, 8007286 <_read_r+0x1e>
 8007284:	6023      	str	r3, [r4, #0]
 8007286:	bd38      	pop	{r3, r4, r5, pc}
 8007288:	200006d8 	.word	0x200006d8

0800728c <_write_r>:
 800728c:	b538      	push	{r3, r4, r5, lr}
 800728e:	4d07      	ldr	r5, [pc, #28]	; (80072ac <_write_r+0x20>)
 8007290:	4604      	mov	r4, r0
 8007292:	4608      	mov	r0, r1
 8007294:	4611      	mov	r1, r2
 8007296:	2200      	movs	r2, #0
 8007298:	602a      	str	r2, [r5, #0]
 800729a:	461a      	mov	r2, r3
 800729c:	f7fc fa47 	bl	800372e <_write>
 80072a0:	1c43      	adds	r3, r0, #1
 80072a2:	d102      	bne.n	80072aa <_write_r+0x1e>
 80072a4:	682b      	ldr	r3, [r5, #0]
 80072a6:	b103      	cbz	r3, 80072aa <_write_r+0x1e>
 80072a8:	6023      	str	r3, [r4, #0]
 80072aa:	bd38      	pop	{r3, r4, r5, pc}
 80072ac:	200006d8 	.word	0x200006d8

080072b0 <__errno>:
 80072b0:	4b01      	ldr	r3, [pc, #4]	; (80072b8 <__errno+0x8>)
 80072b2:	6818      	ldr	r0, [r3, #0]
 80072b4:	4770      	bx	lr
 80072b6:	bf00      	nop
 80072b8:	2000006c 	.word	0x2000006c

080072bc <__libc_init_array>:
 80072bc:	b570      	push	{r4, r5, r6, lr}
 80072be:	4d0d      	ldr	r5, [pc, #52]	; (80072f4 <__libc_init_array+0x38>)
 80072c0:	4c0d      	ldr	r4, [pc, #52]	; (80072f8 <__libc_init_array+0x3c>)
 80072c2:	1b64      	subs	r4, r4, r5
 80072c4:	10a4      	asrs	r4, r4, #2
 80072c6:	2600      	movs	r6, #0
 80072c8:	42a6      	cmp	r6, r4
 80072ca:	d109      	bne.n	80072e0 <__libc_init_array+0x24>
 80072cc:	4d0b      	ldr	r5, [pc, #44]	; (80072fc <__libc_init_array+0x40>)
 80072ce:	4c0c      	ldr	r4, [pc, #48]	; (8007300 <__libc_init_array+0x44>)
 80072d0:	f002 f8ce 	bl	8009470 <_init>
 80072d4:	1b64      	subs	r4, r4, r5
 80072d6:	10a4      	asrs	r4, r4, #2
 80072d8:	2600      	movs	r6, #0
 80072da:	42a6      	cmp	r6, r4
 80072dc:	d105      	bne.n	80072ea <__libc_init_array+0x2e>
 80072de:	bd70      	pop	{r4, r5, r6, pc}
 80072e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80072e4:	4798      	blx	r3
 80072e6:	3601      	adds	r6, #1
 80072e8:	e7ee      	b.n	80072c8 <__libc_init_array+0xc>
 80072ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80072ee:	4798      	blx	r3
 80072f0:	3601      	adds	r6, #1
 80072f2:	e7f2      	b.n	80072da <__libc_init_array+0x1e>
 80072f4:	08032034 	.word	0x08032034
 80072f8:	08032034 	.word	0x08032034
 80072fc:	08032034 	.word	0x08032034
 8007300:	08032038 	.word	0x08032038

08007304 <__retarget_lock_init_recursive>:
 8007304:	4770      	bx	lr

08007306 <__retarget_lock_acquire_recursive>:
 8007306:	4770      	bx	lr

08007308 <__retarget_lock_release_recursive>:
 8007308:	4770      	bx	lr

0800730a <quorem>:
 800730a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800730e:	6903      	ldr	r3, [r0, #16]
 8007310:	690c      	ldr	r4, [r1, #16]
 8007312:	42a3      	cmp	r3, r4
 8007314:	4607      	mov	r7, r0
 8007316:	db7e      	blt.n	8007416 <quorem+0x10c>
 8007318:	3c01      	subs	r4, #1
 800731a:	f101 0814 	add.w	r8, r1, #20
 800731e:	f100 0514 	add.w	r5, r0, #20
 8007322:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007326:	9301      	str	r3, [sp, #4]
 8007328:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800732c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007330:	3301      	adds	r3, #1
 8007332:	429a      	cmp	r2, r3
 8007334:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007338:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800733c:	fbb2 f6f3 	udiv	r6, r2, r3
 8007340:	d331      	bcc.n	80073a6 <quorem+0x9c>
 8007342:	f04f 0e00 	mov.w	lr, #0
 8007346:	4640      	mov	r0, r8
 8007348:	46ac      	mov	ip, r5
 800734a:	46f2      	mov	sl, lr
 800734c:	f850 2b04 	ldr.w	r2, [r0], #4
 8007350:	b293      	uxth	r3, r2
 8007352:	fb06 e303 	mla	r3, r6, r3, lr
 8007356:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800735a:	0c1a      	lsrs	r2, r3, #16
 800735c:	b29b      	uxth	r3, r3
 800735e:	ebaa 0303 	sub.w	r3, sl, r3
 8007362:	f8dc a000 	ldr.w	sl, [ip]
 8007366:	fa13 f38a 	uxtah	r3, r3, sl
 800736a:	fb06 220e 	mla	r2, r6, lr, r2
 800736e:	9300      	str	r3, [sp, #0]
 8007370:	9b00      	ldr	r3, [sp, #0]
 8007372:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007376:	b292      	uxth	r2, r2
 8007378:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800737c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007380:	f8bd 3000 	ldrh.w	r3, [sp]
 8007384:	4581      	cmp	r9, r0
 8007386:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800738a:	f84c 3b04 	str.w	r3, [ip], #4
 800738e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007392:	d2db      	bcs.n	800734c <quorem+0x42>
 8007394:	f855 300b 	ldr.w	r3, [r5, fp]
 8007398:	b92b      	cbnz	r3, 80073a6 <quorem+0x9c>
 800739a:	9b01      	ldr	r3, [sp, #4]
 800739c:	3b04      	subs	r3, #4
 800739e:	429d      	cmp	r5, r3
 80073a0:	461a      	mov	r2, r3
 80073a2:	d32c      	bcc.n	80073fe <quorem+0xf4>
 80073a4:	613c      	str	r4, [r7, #16]
 80073a6:	4638      	mov	r0, r7
 80073a8:	f001 f9a8 	bl	80086fc <__mcmp>
 80073ac:	2800      	cmp	r0, #0
 80073ae:	db22      	blt.n	80073f6 <quorem+0xec>
 80073b0:	3601      	adds	r6, #1
 80073b2:	4629      	mov	r1, r5
 80073b4:	2000      	movs	r0, #0
 80073b6:	f858 2b04 	ldr.w	r2, [r8], #4
 80073ba:	f8d1 c000 	ldr.w	ip, [r1]
 80073be:	b293      	uxth	r3, r2
 80073c0:	1ac3      	subs	r3, r0, r3
 80073c2:	0c12      	lsrs	r2, r2, #16
 80073c4:	fa13 f38c 	uxtah	r3, r3, ip
 80073c8:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80073cc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80073d0:	b29b      	uxth	r3, r3
 80073d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80073d6:	45c1      	cmp	r9, r8
 80073d8:	f841 3b04 	str.w	r3, [r1], #4
 80073dc:	ea4f 4022 	mov.w	r0, r2, asr #16
 80073e0:	d2e9      	bcs.n	80073b6 <quorem+0xac>
 80073e2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80073e6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80073ea:	b922      	cbnz	r2, 80073f6 <quorem+0xec>
 80073ec:	3b04      	subs	r3, #4
 80073ee:	429d      	cmp	r5, r3
 80073f0:	461a      	mov	r2, r3
 80073f2:	d30a      	bcc.n	800740a <quorem+0x100>
 80073f4:	613c      	str	r4, [r7, #16]
 80073f6:	4630      	mov	r0, r6
 80073f8:	b003      	add	sp, #12
 80073fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073fe:	6812      	ldr	r2, [r2, #0]
 8007400:	3b04      	subs	r3, #4
 8007402:	2a00      	cmp	r2, #0
 8007404:	d1ce      	bne.n	80073a4 <quorem+0x9a>
 8007406:	3c01      	subs	r4, #1
 8007408:	e7c9      	b.n	800739e <quorem+0x94>
 800740a:	6812      	ldr	r2, [r2, #0]
 800740c:	3b04      	subs	r3, #4
 800740e:	2a00      	cmp	r2, #0
 8007410:	d1f0      	bne.n	80073f4 <quorem+0xea>
 8007412:	3c01      	subs	r4, #1
 8007414:	e7eb      	b.n	80073ee <quorem+0xe4>
 8007416:	2000      	movs	r0, #0
 8007418:	e7ee      	b.n	80073f8 <quorem+0xee>
 800741a:	0000      	movs	r0, r0
 800741c:	0000      	movs	r0, r0
	...

08007420 <_dtoa_r>:
 8007420:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007424:	ed2d 8b04 	vpush	{d8-d9}
 8007428:	69c5      	ldr	r5, [r0, #28]
 800742a:	b093      	sub	sp, #76	; 0x4c
 800742c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007430:	ec57 6b10 	vmov	r6, r7, d0
 8007434:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007438:	9107      	str	r1, [sp, #28]
 800743a:	4604      	mov	r4, r0
 800743c:	920a      	str	r2, [sp, #40]	; 0x28
 800743e:	930d      	str	r3, [sp, #52]	; 0x34
 8007440:	b975      	cbnz	r5, 8007460 <_dtoa_r+0x40>
 8007442:	2010      	movs	r0, #16
 8007444:	f000 fe2a 	bl	800809c <malloc>
 8007448:	4602      	mov	r2, r0
 800744a:	61e0      	str	r0, [r4, #28]
 800744c:	b920      	cbnz	r0, 8007458 <_dtoa_r+0x38>
 800744e:	4bae      	ldr	r3, [pc, #696]	; (8007708 <_dtoa_r+0x2e8>)
 8007450:	21ef      	movs	r1, #239	; 0xef
 8007452:	48ae      	ldr	r0, [pc, #696]	; (800770c <_dtoa_r+0x2ec>)
 8007454:	f001 fc90 	bl	8008d78 <__assert_func>
 8007458:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800745c:	6005      	str	r5, [r0, #0]
 800745e:	60c5      	str	r5, [r0, #12]
 8007460:	69e3      	ldr	r3, [r4, #28]
 8007462:	6819      	ldr	r1, [r3, #0]
 8007464:	b151      	cbz	r1, 800747c <_dtoa_r+0x5c>
 8007466:	685a      	ldr	r2, [r3, #4]
 8007468:	604a      	str	r2, [r1, #4]
 800746a:	2301      	movs	r3, #1
 800746c:	4093      	lsls	r3, r2
 800746e:	608b      	str	r3, [r1, #8]
 8007470:	4620      	mov	r0, r4
 8007472:	f000 ff07 	bl	8008284 <_Bfree>
 8007476:	69e3      	ldr	r3, [r4, #28]
 8007478:	2200      	movs	r2, #0
 800747a:	601a      	str	r2, [r3, #0]
 800747c:	1e3b      	subs	r3, r7, #0
 800747e:	bfbb      	ittet	lt
 8007480:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007484:	9303      	strlt	r3, [sp, #12]
 8007486:	2300      	movge	r3, #0
 8007488:	2201      	movlt	r2, #1
 800748a:	bfac      	ite	ge
 800748c:	f8c8 3000 	strge.w	r3, [r8]
 8007490:	f8c8 2000 	strlt.w	r2, [r8]
 8007494:	4b9e      	ldr	r3, [pc, #632]	; (8007710 <_dtoa_r+0x2f0>)
 8007496:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800749a:	ea33 0308 	bics.w	r3, r3, r8
 800749e:	d11b      	bne.n	80074d8 <_dtoa_r+0xb8>
 80074a0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80074a2:	f242 730f 	movw	r3, #9999	; 0x270f
 80074a6:	6013      	str	r3, [r2, #0]
 80074a8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80074ac:	4333      	orrs	r3, r6
 80074ae:	f000 8593 	beq.w	8007fd8 <_dtoa_r+0xbb8>
 80074b2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80074b4:	b963      	cbnz	r3, 80074d0 <_dtoa_r+0xb0>
 80074b6:	4b97      	ldr	r3, [pc, #604]	; (8007714 <_dtoa_r+0x2f4>)
 80074b8:	e027      	b.n	800750a <_dtoa_r+0xea>
 80074ba:	4b97      	ldr	r3, [pc, #604]	; (8007718 <_dtoa_r+0x2f8>)
 80074bc:	9300      	str	r3, [sp, #0]
 80074be:	3308      	adds	r3, #8
 80074c0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80074c2:	6013      	str	r3, [r2, #0]
 80074c4:	9800      	ldr	r0, [sp, #0]
 80074c6:	b013      	add	sp, #76	; 0x4c
 80074c8:	ecbd 8b04 	vpop	{d8-d9}
 80074cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074d0:	4b90      	ldr	r3, [pc, #576]	; (8007714 <_dtoa_r+0x2f4>)
 80074d2:	9300      	str	r3, [sp, #0]
 80074d4:	3303      	adds	r3, #3
 80074d6:	e7f3      	b.n	80074c0 <_dtoa_r+0xa0>
 80074d8:	ed9d 7b02 	vldr	d7, [sp, #8]
 80074dc:	2200      	movs	r2, #0
 80074de:	ec51 0b17 	vmov	r0, r1, d7
 80074e2:	eeb0 8a47 	vmov.f32	s16, s14
 80074e6:	eef0 8a67 	vmov.f32	s17, s15
 80074ea:	2300      	movs	r3, #0
 80074ec:	f7f9 faec 	bl	8000ac8 <__aeabi_dcmpeq>
 80074f0:	4681      	mov	r9, r0
 80074f2:	b160      	cbz	r0, 800750e <_dtoa_r+0xee>
 80074f4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80074f6:	2301      	movs	r3, #1
 80074f8:	6013      	str	r3, [r2, #0]
 80074fa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	f000 8568 	beq.w	8007fd2 <_dtoa_r+0xbb2>
 8007502:	4b86      	ldr	r3, [pc, #536]	; (800771c <_dtoa_r+0x2fc>)
 8007504:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007506:	6013      	str	r3, [r2, #0]
 8007508:	3b01      	subs	r3, #1
 800750a:	9300      	str	r3, [sp, #0]
 800750c:	e7da      	b.n	80074c4 <_dtoa_r+0xa4>
 800750e:	aa10      	add	r2, sp, #64	; 0x40
 8007510:	a911      	add	r1, sp, #68	; 0x44
 8007512:	4620      	mov	r0, r4
 8007514:	eeb0 0a48 	vmov.f32	s0, s16
 8007518:	eef0 0a68 	vmov.f32	s1, s17
 800751c:	f001 f994 	bl	8008848 <__d2b>
 8007520:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8007524:	4682      	mov	sl, r0
 8007526:	2d00      	cmp	r5, #0
 8007528:	d07f      	beq.n	800762a <_dtoa_r+0x20a>
 800752a:	ee18 3a90 	vmov	r3, s17
 800752e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007532:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8007536:	ec51 0b18 	vmov	r0, r1, d8
 800753a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800753e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007542:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8007546:	4619      	mov	r1, r3
 8007548:	2200      	movs	r2, #0
 800754a:	4b75      	ldr	r3, [pc, #468]	; (8007720 <_dtoa_r+0x300>)
 800754c:	f7f8 fe9c 	bl	8000288 <__aeabi_dsub>
 8007550:	a367      	add	r3, pc, #412	; (adr r3, 80076f0 <_dtoa_r+0x2d0>)
 8007552:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007556:	f7f9 f84f 	bl	80005f8 <__aeabi_dmul>
 800755a:	a367      	add	r3, pc, #412	; (adr r3, 80076f8 <_dtoa_r+0x2d8>)
 800755c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007560:	f7f8 fe94 	bl	800028c <__adddf3>
 8007564:	4606      	mov	r6, r0
 8007566:	4628      	mov	r0, r5
 8007568:	460f      	mov	r7, r1
 800756a:	f7f8 ffdb 	bl	8000524 <__aeabi_i2d>
 800756e:	a364      	add	r3, pc, #400	; (adr r3, 8007700 <_dtoa_r+0x2e0>)
 8007570:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007574:	f7f9 f840 	bl	80005f8 <__aeabi_dmul>
 8007578:	4602      	mov	r2, r0
 800757a:	460b      	mov	r3, r1
 800757c:	4630      	mov	r0, r6
 800757e:	4639      	mov	r1, r7
 8007580:	f7f8 fe84 	bl	800028c <__adddf3>
 8007584:	4606      	mov	r6, r0
 8007586:	460f      	mov	r7, r1
 8007588:	f7f9 fae6 	bl	8000b58 <__aeabi_d2iz>
 800758c:	2200      	movs	r2, #0
 800758e:	4683      	mov	fp, r0
 8007590:	2300      	movs	r3, #0
 8007592:	4630      	mov	r0, r6
 8007594:	4639      	mov	r1, r7
 8007596:	f7f9 faa1 	bl	8000adc <__aeabi_dcmplt>
 800759a:	b148      	cbz	r0, 80075b0 <_dtoa_r+0x190>
 800759c:	4658      	mov	r0, fp
 800759e:	f7f8 ffc1 	bl	8000524 <__aeabi_i2d>
 80075a2:	4632      	mov	r2, r6
 80075a4:	463b      	mov	r3, r7
 80075a6:	f7f9 fa8f 	bl	8000ac8 <__aeabi_dcmpeq>
 80075aa:	b908      	cbnz	r0, 80075b0 <_dtoa_r+0x190>
 80075ac:	f10b 3bff 	add.w	fp, fp, #4294967295
 80075b0:	f1bb 0f16 	cmp.w	fp, #22
 80075b4:	d857      	bhi.n	8007666 <_dtoa_r+0x246>
 80075b6:	4b5b      	ldr	r3, [pc, #364]	; (8007724 <_dtoa_r+0x304>)
 80075b8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80075bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075c0:	ec51 0b18 	vmov	r0, r1, d8
 80075c4:	f7f9 fa8a 	bl	8000adc <__aeabi_dcmplt>
 80075c8:	2800      	cmp	r0, #0
 80075ca:	d04e      	beq.n	800766a <_dtoa_r+0x24a>
 80075cc:	f10b 3bff 	add.w	fp, fp, #4294967295
 80075d0:	2300      	movs	r3, #0
 80075d2:	930c      	str	r3, [sp, #48]	; 0x30
 80075d4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80075d6:	1b5b      	subs	r3, r3, r5
 80075d8:	1e5a      	subs	r2, r3, #1
 80075da:	bf45      	ittet	mi
 80075dc:	f1c3 0301 	rsbmi	r3, r3, #1
 80075e0:	9305      	strmi	r3, [sp, #20]
 80075e2:	2300      	movpl	r3, #0
 80075e4:	2300      	movmi	r3, #0
 80075e6:	9206      	str	r2, [sp, #24]
 80075e8:	bf54      	ite	pl
 80075ea:	9305      	strpl	r3, [sp, #20]
 80075ec:	9306      	strmi	r3, [sp, #24]
 80075ee:	f1bb 0f00 	cmp.w	fp, #0
 80075f2:	db3c      	blt.n	800766e <_dtoa_r+0x24e>
 80075f4:	9b06      	ldr	r3, [sp, #24]
 80075f6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80075fa:	445b      	add	r3, fp
 80075fc:	9306      	str	r3, [sp, #24]
 80075fe:	2300      	movs	r3, #0
 8007600:	9308      	str	r3, [sp, #32]
 8007602:	9b07      	ldr	r3, [sp, #28]
 8007604:	2b09      	cmp	r3, #9
 8007606:	d868      	bhi.n	80076da <_dtoa_r+0x2ba>
 8007608:	2b05      	cmp	r3, #5
 800760a:	bfc4      	itt	gt
 800760c:	3b04      	subgt	r3, #4
 800760e:	9307      	strgt	r3, [sp, #28]
 8007610:	9b07      	ldr	r3, [sp, #28]
 8007612:	f1a3 0302 	sub.w	r3, r3, #2
 8007616:	bfcc      	ite	gt
 8007618:	2500      	movgt	r5, #0
 800761a:	2501      	movle	r5, #1
 800761c:	2b03      	cmp	r3, #3
 800761e:	f200 8085 	bhi.w	800772c <_dtoa_r+0x30c>
 8007622:	e8df f003 	tbb	[pc, r3]
 8007626:	3b2e      	.short	0x3b2e
 8007628:	5839      	.short	0x5839
 800762a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800762e:	441d      	add	r5, r3
 8007630:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007634:	2b20      	cmp	r3, #32
 8007636:	bfc1      	itttt	gt
 8007638:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800763c:	fa08 f803 	lslgt.w	r8, r8, r3
 8007640:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8007644:	fa26 f303 	lsrgt.w	r3, r6, r3
 8007648:	bfd6      	itet	le
 800764a:	f1c3 0320 	rsble	r3, r3, #32
 800764e:	ea48 0003 	orrgt.w	r0, r8, r3
 8007652:	fa06 f003 	lslle.w	r0, r6, r3
 8007656:	f7f8 ff55 	bl	8000504 <__aeabi_ui2d>
 800765a:	2201      	movs	r2, #1
 800765c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8007660:	3d01      	subs	r5, #1
 8007662:	920e      	str	r2, [sp, #56]	; 0x38
 8007664:	e76f      	b.n	8007546 <_dtoa_r+0x126>
 8007666:	2301      	movs	r3, #1
 8007668:	e7b3      	b.n	80075d2 <_dtoa_r+0x1b2>
 800766a:	900c      	str	r0, [sp, #48]	; 0x30
 800766c:	e7b2      	b.n	80075d4 <_dtoa_r+0x1b4>
 800766e:	9b05      	ldr	r3, [sp, #20]
 8007670:	eba3 030b 	sub.w	r3, r3, fp
 8007674:	9305      	str	r3, [sp, #20]
 8007676:	f1cb 0300 	rsb	r3, fp, #0
 800767a:	9308      	str	r3, [sp, #32]
 800767c:	2300      	movs	r3, #0
 800767e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007680:	e7bf      	b.n	8007602 <_dtoa_r+0x1e2>
 8007682:	2300      	movs	r3, #0
 8007684:	9309      	str	r3, [sp, #36]	; 0x24
 8007686:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007688:	2b00      	cmp	r3, #0
 800768a:	dc52      	bgt.n	8007732 <_dtoa_r+0x312>
 800768c:	2301      	movs	r3, #1
 800768e:	9301      	str	r3, [sp, #4]
 8007690:	9304      	str	r3, [sp, #16]
 8007692:	461a      	mov	r2, r3
 8007694:	920a      	str	r2, [sp, #40]	; 0x28
 8007696:	e00b      	b.n	80076b0 <_dtoa_r+0x290>
 8007698:	2301      	movs	r3, #1
 800769a:	e7f3      	b.n	8007684 <_dtoa_r+0x264>
 800769c:	2300      	movs	r3, #0
 800769e:	9309      	str	r3, [sp, #36]	; 0x24
 80076a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80076a2:	445b      	add	r3, fp
 80076a4:	9301      	str	r3, [sp, #4]
 80076a6:	3301      	adds	r3, #1
 80076a8:	2b01      	cmp	r3, #1
 80076aa:	9304      	str	r3, [sp, #16]
 80076ac:	bfb8      	it	lt
 80076ae:	2301      	movlt	r3, #1
 80076b0:	69e0      	ldr	r0, [r4, #28]
 80076b2:	2100      	movs	r1, #0
 80076b4:	2204      	movs	r2, #4
 80076b6:	f102 0614 	add.w	r6, r2, #20
 80076ba:	429e      	cmp	r6, r3
 80076bc:	d93d      	bls.n	800773a <_dtoa_r+0x31a>
 80076be:	6041      	str	r1, [r0, #4]
 80076c0:	4620      	mov	r0, r4
 80076c2:	f000 fd9f 	bl	8008204 <_Balloc>
 80076c6:	9000      	str	r0, [sp, #0]
 80076c8:	2800      	cmp	r0, #0
 80076ca:	d139      	bne.n	8007740 <_dtoa_r+0x320>
 80076cc:	4b16      	ldr	r3, [pc, #88]	; (8007728 <_dtoa_r+0x308>)
 80076ce:	4602      	mov	r2, r0
 80076d0:	f240 11af 	movw	r1, #431	; 0x1af
 80076d4:	e6bd      	b.n	8007452 <_dtoa_r+0x32>
 80076d6:	2301      	movs	r3, #1
 80076d8:	e7e1      	b.n	800769e <_dtoa_r+0x27e>
 80076da:	2501      	movs	r5, #1
 80076dc:	2300      	movs	r3, #0
 80076de:	9307      	str	r3, [sp, #28]
 80076e0:	9509      	str	r5, [sp, #36]	; 0x24
 80076e2:	f04f 33ff 	mov.w	r3, #4294967295
 80076e6:	9301      	str	r3, [sp, #4]
 80076e8:	9304      	str	r3, [sp, #16]
 80076ea:	2200      	movs	r2, #0
 80076ec:	2312      	movs	r3, #18
 80076ee:	e7d1      	b.n	8007694 <_dtoa_r+0x274>
 80076f0:	636f4361 	.word	0x636f4361
 80076f4:	3fd287a7 	.word	0x3fd287a7
 80076f8:	8b60c8b3 	.word	0x8b60c8b3
 80076fc:	3fc68a28 	.word	0x3fc68a28
 8007700:	509f79fb 	.word	0x509f79fb
 8007704:	3fd34413 	.word	0x3fd34413
 8007708:	08031cf9 	.word	0x08031cf9
 800770c:	08031d10 	.word	0x08031d10
 8007710:	7ff00000 	.word	0x7ff00000
 8007714:	08031cf5 	.word	0x08031cf5
 8007718:	08031cec 	.word	0x08031cec
 800771c:	08031cc9 	.word	0x08031cc9
 8007720:	3ff80000 	.word	0x3ff80000
 8007724:	08031e00 	.word	0x08031e00
 8007728:	08031d68 	.word	0x08031d68
 800772c:	2301      	movs	r3, #1
 800772e:	9309      	str	r3, [sp, #36]	; 0x24
 8007730:	e7d7      	b.n	80076e2 <_dtoa_r+0x2c2>
 8007732:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007734:	9301      	str	r3, [sp, #4]
 8007736:	9304      	str	r3, [sp, #16]
 8007738:	e7ba      	b.n	80076b0 <_dtoa_r+0x290>
 800773a:	3101      	adds	r1, #1
 800773c:	0052      	lsls	r2, r2, #1
 800773e:	e7ba      	b.n	80076b6 <_dtoa_r+0x296>
 8007740:	69e3      	ldr	r3, [r4, #28]
 8007742:	9a00      	ldr	r2, [sp, #0]
 8007744:	601a      	str	r2, [r3, #0]
 8007746:	9b04      	ldr	r3, [sp, #16]
 8007748:	2b0e      	cmp	r3, #14
 800774a:	f200 80a8 	bhi.w	800789e <_dtoa_r+0x47e>
 800774e:	2d00      	cmp	r5, #0
 8007750:	f000 80a5 	beq.w	800789e <_dtoa_r+0x47e>
 8007754:	f1bb 0f00 	cmp.w	fp, #0
 8007758:	dd38      	ble.n	80077cc <_dtoa_r+0x3ac>
 800775a:	4bc0      	ldr	r3, [pc, #768]	; (8007a5c <_dtoa_r+0x63c>)
 800775c:	f00b 020f 	and.w	r2, fp, #15
 8007760:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007764:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8007768:	e9d3 6700 	ldrd	r6, r7, [r3]
 800776c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8007770:	d019      	beq.n	80077a6 <_dtoa_r+0x386>
 8007772:	4bbb      	ldr	r3, [pc, #748]	; (8007a60 <_dtoa_r+0x640>)
 8007774:	ec51 0b18 	vmov	r0, r1, d8
 8007778:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800777c:	f7f9 f866 	bl	800084c <__aeabi_ddiv>
 8007780:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007784:	f008 080f 	and.w	r8, r8, #15
 8007788:	2503      	movs	r5, #3
 800778a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8007a60 <_dtoa_r+0x640>
 800778e:	f1b8 0f00 	cmp.w	r8, #0
 8007792:	d10a      	bne.n	80077aa <_dtoa_r+0x38a>
 8007794:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007798:	4632      	mov	r2, r6
 800779a:	463b      	mov	r3, r7
 800779c:	f7f9 f856 	bl	800084c <__aeabi_ddiv>
 80077a0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80077a4:	e02b      	b.n	80077fe <_dtoa_r+0x3de>
 80077a6:	2502      	movs	r5, #2
 80077a8:	e7ef      	b.n	800778a <_dtoa_r+0x36a>
 80077aa:	f018 0f01 	tst.w	r8, #1
 80077ae:	d008      	beq.n	80077c2 <_dtoa_r+0x3a2>
 80077b0:	4630      	mov	r0, r6
 80077b2:	4639      	mov	r1, r7
 80077b4:	e9d9 2300 	ldrd	r2, r3, [r9]
 80077b8:	f7f8 ff1e 	bl	80005f8 <__aeabi_dmul>
 80077bc:	3501      	adds	r5, #1
 80077be:	4606      	mov	r6, r0
 80077c0:	460f      	mov	r7, r1
 80077c2:	ea4f 0868 	mov.w	r8, r8, asr #1
 80077c6:	f109 0908 	add.w	r9, r9, #8
 80077ca:	e7e0      	b.n	800778e <_dtoa_r+0x36e>
 80077cc:	f000 809f 	beq.w	800790e <_dtoa_r+0x4ee>
 80077d0:	f1cb 0600 	rsb	r6, fp, #0
 80077d4:	4ba1      	ldr	r3, [pc, #644]	; (8007a5c <_dtoa_r+0x63c>)
 80077d6:	4fa2      	ldr	r7, [pc, #648]	; (8007a60 <_dtoa_r+0x640>)
 80077d8:	f006 020f 	and.w	r2, r6, #15
 80077dc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80077e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077e4:	ec51 0b18 	vmov	r0, r1, d8
 80077e8:	f7f8 ff06 	bl	80005f8 <__aeabi_dmul>
 80077ec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80077f0:	1136      	asrs	r6, r6, #4
 80077f2:	2300      	movs	r3, #0
 80077f4:	2502      	movs	r5, #2
 80077f6:	2e00      	cmp	r6, #0
 80077f8:	d17e      	bne.n	80078f8 <_dtoa_r+0x4d8>
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d1d0      	bne.n	80077a0 <_dtoa_r+0x380>
 80077fe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007800:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007804:	2b00      	cmp	r3, #0
 8007806:	f000 8084 	beq.w	8007912 <_dtoa_r+0x4f2>
 800780a:	4b96      	ldr	r3, [pc, #600]	; (8007a64 <_dtoa_r+0x644>)
 800780c:	2200      	movs	r2, #0
 800780e:	4640      	mov	r0, r8
 8007810:	4649      	mov	r1, r9
 8007812:	f7f9 f963 	bl	8000adc <__aeabi_dcmplt>
 8007816:	2800      	cmp	r0, #0
 8007818:	d07b      	beq.n	8007912 <_dtoa_r+0x4f2>
 800781a:	9b04      	ldr	r3, [sp, #16]
 800781c:	2b00      	cmp	r3, #0
 800781e:	d078      	beq.n	8007912 <_dtoa_r+0x4f2>
 8007820:	9b01      	ldr	r3, [sp, #4]
 8007822:	2b00      	cmp	r3, #0
 8007824:	dd39      	ble.n	800789a <_dtoa_r+0x47a>
 8007826:	4b90      	ldr	r3, [pc, #576]	; (8007a68 <_dtoa_r+0x648>)
 8007828:	2200      	movs	r2, #0
 800782a:	4640      	mov	r0, r8
 800782c:	4649      	mov	r1, r9
 800782e:	f7f8 fee3 	bl	80005f8 <__aeabi_dmul>
 8007832:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007836:	9e01      	ldr	r6, [sp, #4]
 8007838:	f10b 37ff 	add.w	r7, fp, #4294967295
 800783c:	3501      	adds	r5, #1
 800783e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007842:	4628      	mov	r0, r5
 8007844:	f7f8 fe6e 	bl	8000524 <__aeabi_i2d>
 8007848:	4642      	mov	r2, r8
 800784a:	464b      	mov	r3, r9
 800784c:	f7f8 fed4 	bl	80005f8 <__aeabi_dmul>
 8007850:	4b86      	ldr	r3, [pc, #536]	; (8007a6c <_dtoa_r+0x64c>)
 8007852:	2200      	movs	r2, #0
 8007854:	f7f8 fd1a 	bl	800028c <__adddf3>
 8007858:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800785c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007860:	9303      	str	r3, [sp, #12]
 8007862:	2e00      	cmp	r6, #0
 8007864:	d158      	bne.n	8007918 <_dtoa_r+0x4f8>
 8007866:	4b82      	ldr	r3, [pc, #520]	; (8007a70 <_dtoa_r+0x650>)
 8007868:	2200      	movs	r2, #0
 800786a:	4640      	mov	r0, r8
 800786c:	4649      	mov	r1, r9
 800786e:	f7f8 fd0b 	bl	8000288 <__aeabi_dsub>
 8007872:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007876:	4680      	mov	r8, r0
 8007878:	4689      	mov	r9, r1
 800787a:	f7f9 f94d 	bl	8000b18 <__aeabi_dcmpgt>
 800787e:	2800      	cmp	r0, #0
 8007880:	f040 8296 	bne.w	8007db0 <_dtoa_r+0x990>
 8007884:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007888:	4640      	mov	r0, r8
 800788a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800788e:	4649      	mov	r1, r9
 8007890:	f7f9 f924 	bl	8000adc <__aeabi_dcmplt>
 8007894:	2800      	cmp	r0, #0
 8007896:	f040 8289 	bne.w	8007dac <_dtoa_r+0x98c>
 800789a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800789e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	f2c0 814e 	blt.w	8007b42 <_dtoa_r+0x722>
 80078a6:	f1bb 0f0e 	cmp.w	fp, #14
 80078aa:	f300 814a 	bgt.w	8007b42 <_dtoa_r+0x722>
 80078ae:	4b6b      	ldr	r3, [pc, #428]	; (8007a5c <_dtoa_r+0x63c>)
 80078b0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80078b4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80078b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	f280 80dc 	bge.w	8007a78 <_dtoa_r+0x658>
 80078c0:	9b04      	ldr	r3, [sp, #16]
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	f300 80d8 	bgt.w	8007a78 <_dtoa_r+0x658>
 80078c8:	f040 826f 	bne.w	8007daa <_dtoa_r+0x98a>
 80078cc:	4b68      	ldr	r3, [pc, #416]	; (8007a70 <_dtoa_r+0x650>)
 80078ce:	2200      	movs	r2, #0
 80078d0:	4640      	mov	r0, r8
 80078d2:	4649      	mov	r1, r9
 80078d4:	f7f8 fe90 	bl	80005f8 <__aeabi_dmul>
 80078d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80078dc:	f7f9 f912 	bl	8000b04 <__aeabi_dcmpge>
 80078e0:	9e04      	ldr	r6, [sp, #16]
 80078e2:	4637      	mov	r7, r6
 80078e4:	2800      	cmp	r0, #0
 80078e6:	f040 8245 	bne.w	8007d74 <_dtoa_r+0x954>
 80078ea:	9d00      	ldr	r5, [sp, #0]
 80078ec:	2331      	movs	r3, #49	; 0x31
 80078ee:	f805 3b01 	strb.w	r3, [r5], #1
 80078f2:	f10b 0b01 	add.w	fp, fp, #1
 80078f6:	e241      	b.n	8007d7c <_dtoa_r+0x95c>
 80078f8:	07f2      	lsls	r2, r6, #31
 80078fa:	d505      	bpl.n	8007908 <_dtoa_r+0x4e8>
 80078fc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007900:	f7f8 fe7a 	bl	80005f8 <__aeabi_dmul>
 8007904:	3501      	adds	r5, #1
 8007906:	2301      	movs	r3, #1
 8007908:	1076      	asrs	r6, r6, #1
 800790a:	3708      	adds	r7, #8
 800790c:	e773      	b.n	80077f6 <_dtoa_r+0x3d6>
 800790e:	2502      	movs	r5, #2
 8007910:	e775      	b.n	80077fe <_dtoa_r+0x3de>
 8007912:	9e04      	ldr	r6, [sp, #16]
 8007914:	465f      	mov	r7, fp
 8007916:	e792      	b.n	800783e <_dtoa_r+0x41e>
 8007918:	9900      	ldr	r1, [sp, #0]
 800791a:	4b50      	ldr	r3, [pc, #320]	; (8007a5c <_dtoa_r+0x63c>)
 800791c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007920:	4431      	add	r1, r6
 8007922:	9102      	str	r1, [sp, #8]
 8007924:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007926:	eeb0 9a47 	vmov.f32	s18, s14
 800792a:	eef0 9a67 	vmov.f32	s19, s15
 800792e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007932:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007936:	2900      	cmp	r1, #0
 8007938:	d044      	beq.n	80079c4 <_dtoa_r+0x5a4>
 800793a:	494e      	ldr	r1, [pc, #312]	; (8007a74 <_dtoa_r+0x654>)
 800793c:	2000      	movs	r0, #0
 800793e:	f7f8 ff85 	bl	800084c <__aeabi_ddiv>
 8007942:	ec53 2b19 	vmov	r2, r3, d9
 8007946:	f7f8 fc9f 	bl	8000288 <__aeabi_dsub>
 800794a:	9d00      	ldr	r5, [sp, #0]
 800794c:	ec41 0b19 	vmov	d9, r0, r1
 8007950:	4649      	mov	r1, r9
 8007952:	4640      	mov	r0, r8
 8007954:	f7f9 f900 	bl	8000b58 <__aeabi_d2iz>
 8007958:	4606      	mov	r6, r0
 800795a:	f7f8 fde3 	bl	8000524 <__aeabi_i2d>
 800795e:	4602      	mov	r2, r0
 8007960:	460b      	mov	r3, r1
 8007962:	4640      	mov	r0, r8
 8007964:	4649      	mov	r1, r9
 8007966:	f7f8 fc8f 	bl	8000288 <__aeabi_dsub>
 800796a:	3630      	adds	r6, #48	; 0x30
 800796c:	f805 6b01 	strb.w	r6, [r5], #1
 8007970:	ec53 2b19 	vmov	r2, r3, d9
 8007974:	4680      	mov	r8, r0
 8007976:	4689      	mov	r9, r1
 8007978:	f7f9 f8b0 	bl	8000adc <__aeabi_dcmplt>
 800797c:	2800      	cmp	r0, #0
 800797e:	d164      	bne.n	8007a4a <_dtoa_r+0x62a>
 8007980:	4642      	mov	r2, r8
 8007982:	464b      	mov	r3, r9
 8007984:	4937      	ldr	r1, [pc, #220]	; (8007a64 <_dtoa_r+0x644>)
 8007986:	2000      	movs	r0, #0
 8007988:	f7f8 fc7e 	bl	8000288 <__aeabi_dsub>
 800798c:	ec53 2b19 	vmov	r2, r3, d9
 8007990:	f7f9 f8a4 	bl	8000adc <__aeabi_dcmplt>
 8007994:	2800      	cmp	r0, #0
 8007996:	f040 80b6 	bne.w	8007b06 <_dtoa_r+0x6e6>
 800799a:	9b02      	ldr	r3, [sp, #8]
 800799c:	429d      	cmp	r5, r3
 800799e:	f43f af7c 	beq.w	800789a <_dtoa_r+0x47a>
 80079a2:	4b31      	ldr	r3, [pc, #196]	; (8007a68 <_dtoa_r+0x648>)
 80079a4:	ec51 0b19 	vmov	r0, r1, d9
 80079a8:	2200      	movs	r2, #0
 80079aa:	f7f8 fe25 	bl	80005f8 <__aeabi_dmul>
 80079ae:	4b2e      	ldr	r3, [pc, #184]	; (8007a68 <_dtoa_r+0x648>)
 80079b0:	ec41 0b19 	vmov	d9, r0, r1
 80079b4:	2200      	movs	r2, #0
 80079b6:	4640      	mov	r0, r8
 80079b8:	4649      	mov	r1, r9
 80079ba:	f7f8 fe1d 	bl	80005f8 <__aeabi_dmul>
 80079be:	4680      	mov	r8, r0
 80079c0:	4689      	mov	r9, r1
 80079c2:	e7c5      	b.n	8007950 <_dtoa_r+0x530>
 80079c4:	ec51 0b17 	vmov	r0, r1, d7
 80079c8:	f7f8 fe16 	bl	80005f8 <__aeabi_dmul>
 80079cc:	9b02      	ldr	r3, [sp, #8]
 80079ce:	9d00      	ldr	r5, [sp, #0]
 80079d0:	930f      	str	r3, [sp, #60]	; 0x3c
 80079d2:	ec41 0b19 	vmov	d9, r0, r1
 80079d6:	4649      	mov	r1, r9
 80079d8:	4640      	mov	r0, r8
 80079da:	f7f9 f8bd 	bl	8000b58 <__aeabi_d2iz>
 80079de:	4606      	mov	r6, r0
 80079e0:	f7f8 fda0 	bl	8000524 <__aeabi_i2d>
 80079e4:	3630      	adds	r6, #48	; 0x30
 80079e6:	4602      	mov	r2, r0
 80079e8:	460b      	mov	r3, r1
 80079ea:	4640      	mov	r0, r8
 80079ec:	4649      	mov	r1, r9
 80079ee:	f7f8 fc4b 	bl	8000288 <__aeabi_dsub>
 80079f2:	f805 6b01 	strb.w	r6, [r5], #1
 80079f6:	9b02      	ldr	r3, [sp, #8]
 80079f8:	429d      	cmp	r5, r3
 80079fa:	4680      	mov	r8, r0
 80079fc:	4689      	mov	r9, r1
 80079fe:	f04f 0200 	mov.w	r2, #0
 8007a02:	d124      	bne.n	8007a4e <_dtoa_r+0x62e>
 8007a04:	4b1b      	ldr	r3, [pc, #108]	; (8007a74 <_dtoa_r+0x654>)
 8007a06:	ec51 0b19 	vmov	r0, r1, d9
 8007a0a:	f7f8 fc3f 	bl	800028c <__adddf3>
 8007a0e:	4602      	mov	r2, r0
 8007a10:	460b      	mov	r3, r1
 8007a12:	4640      	mov	r0, r8
 8007a14:	4649      	mov	r1, r9
 8007a16:	f7f9 f87f 	bl	8000b18 <__aeabi_dcmpgt>
 8007a1a:	2800      	cmp	r0, #0
 8007a1c:	d173      	bne.n	8007b06 <_dtoa_r+0x6e6>
 8007a1e:	ec53 2b19 	vmov	r2, r3, d9
 8007a22:	4914      	ldr	r1, [pc, #80]	; (8007a74 <_dtoa_r+0x654>)
 8007a24:	2000      	movs	r0, #0
 8007a26:	f7f8 fc2f 	bl	8000288 <__aeabi_dsub>
 8007a2a:	4602      	mov	r2, r0
 8007a2c:	460b      	mov	r3, r1
 8007a2e:	4640      	mov	r0, r8
 8007a30:	4649      	mov	r1, r9
 8007a32:	f7f9 f853 	bl	8000adc <__aeabi_dcmplt>
 8007a36:	2800      	cmp	r0, #0
 8007a38:	f43f af2f 	beq.w	800789a <_dtoa_r+0x47a>
 8007a3c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007a3e:	1e6b      	subs	r3, r5, #1
 8007a40:	930f      	str	r3, [sp, #60]	; 0x3c
 8007a42:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007a46:	2b30      	cmp	r3, #48	; 0x30
 8007a48:	d0f8      	beq.n	8007a3c <_dtoa_r+0x61c>
 8007a4a:	46bb      	mov	fp, r7
 8007a4c:	e04a      	b.n	8007ae4 <_dtoa_r+0x6c4>
 8007a4e:	4b06      	ldr	r3, [pc, #24]	; (8007a68 <_dtoa_r+0x648>)
 8007a50:	f7f8 fdd2 	bl	80005f8 <__aeabi_dmul>
 8007a54:	4680      	mov	r8, r0
 8007a56:	4689      	mov	r9, r1
 8007a58:	e7bd      	b.n	80079d6 <_dtoa_r+0x5b6>
 8007a5a:	bf00      	nop
 8007a5c:	08031e00 	.word	0x08031e00
 8007a60:	08031dd8 	.word	0x08031dd8
 8007a64:	3ff00000 	.word	0x3ff00000
 8007a68:	40240000 	.word	0x40240000
 8007a6c:	401c0000 	.word	0x401c0000
 8007a70:	40140000 	.word	0x40140000
 8007a74:	3fe00000 	.word	0x3fe00000
 8007a78:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007a7c:	9d00      	ldr	r5, [sp, #0]
 8007a7e:	4642      	mov	r2, r8
 8007a80:	464b      	mov	r3, r9
 8007a82:	4630      	mov	r0, r6
 8007a84:	4639      	mov	r1, r7
 8007a86:	f7f8 fee1 	bl	800084c <__aeabi_ddiv>
 8007a8a:	f7f9 f865 	bl	8000b58 <__aeabi_d2iz>
 8007a8e:	9001      	str	r0, [sp, #4]
 8007a90:	f7f8 fd48 	bl	8000524 <__aeabi_i2d>
 8007a94:	4642      	mov	r2, r8
 8007a96:	464b      	mov	r3, r9
 8007a98:	f7f8 fdae 	bl	80005f8 <__aeabi_dmul>
 8007a9c:	4602      	mov	r2, r0
 8007a9e:	460b      	mov	r3, r1
 8007aa0:	4630      	mov	r0, r6
 8007aa2:	4639      	mov	r1, r7
 8007aa4:	f7f8 fbf0 	bl	8000288 <__aeabi_dsub>
 8007aa8:	9e01      	ldr	r6, [sp, #4]
 8007aaa:	9f04      	ldr	r7, [sp, #16]
 8007aac:	3630      	adds	r6, #48	; 0x30
 8007aae:	f805 6b01 	strb.w	r6, [r5], #1
 8007ab2:	9e00      	ldr	r6, [sp, #0]
 8007ab4:	1bae      	subs	r6, r5, r6
 8007ab6:	42b7      	cmp	r7, r6
 8007ab8:	4602      	mov	r2, r0
 8007aba:	460b      	mov	r3, r1
 8007abc:	d134      	bne.n	8007b28 <_dtoa_r+0x708>
 8007abe:	f7f8 fbe5 	bl	800028c <__adddf3>
 8007ac2:	4642      	mov	r2, r8
 8007ac4:	464b      	mov	r3, r9
 8007ac6:	4606      	mov	r6, r0
 8007ac8:	460f      	mov	r7, r1
 8007aca:	f7f9 f825 	bl	8000b18 <__aeabi_dcmpgt>
 8007ace:	b9c8      	cbnz	r0, 8007b04 <_dtoa_r+0x6e4>
 8007ad0:	4642      	mov	r2, r8
 8007ad2:	464b      	mov	r3, r9
 8007ad4:	4630      	mov	r0, r6
 8007ad6:	4639      	mov	r1, r7
 8007ad8:	f7f8 fff6 	bl	8000ac8 <__aeabi_dcmpeq>
 8007adc:	b110      	cbz	r0, 8007ae4 <_dtoa_r+0x6c4>
 8007ade:	9b01      	ldr	r3, [sp, #4]
 8007ae0:	07db      	lsls	r3, r3, #31
 8007ae2:	d40f      	bmi.n	8007b04 <_dtoa_r+0x6e4>
 8007ae4:	4651      	mov	r1, sl
 8007ae6:	4620      	mov	r0, r4
 8007ae8:	f000 fbcc 	bl	8008284 <_Bfree>
 8007aec:	2300      	movs	r3, #0
 8007aee:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007af0:	702b      	strb	r3, [r5, #0]
 8007af2:	f10b 0301 	add.w	r3, fp, #1
 8007af6:	6013      	str	r3, [r2, #0]
 8007af8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	f43f ace2 	beq.w	80074c4 <_dtoa_r+0xa4>
 8007b00:	601d      	str	r5, [r3, #0]
 8007b02:	e4df      	b.n	80074c4 <_dtoa_r+0xa4>
 8007b04:	465f      	mov	r7, fp
 8007b06:	462b      	mov	r3, r5
 8007b08:	461d      	mov	r5, r3
 8007b0a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007b0e:	2a39      	cmp	r2, #57	; 0x39
 8007b10:	d106      	bne.n	8007b20 <_dtoa_r+0x700>
 8007b12:	9a00      	ldr	r2, [sp, #0]
 8007b14:	429a      	cmp	r2, r3
 8007b16:	d1f7      	bne.n	8007b08 <_dtoa_r+0x6e8>
 8007b18:	9900      	ldr	r1, [sp, #0]
 8007b1a:	2230      	movs	r2, #48	; 0x30
 8007b1c:	3701      	adds	r7, #1
 8007b1e:	700a      	strb	r2, [r1, #0]
 8007b20:	781a      	ldrb	r2, [r3, #0]
 8007b22:	3201      	adds	r2, #1
 8007b24:	701a      	strb	r2, [r3, #0]
 8007b26:	e790      	b.n	8007a4a <_dtoa_r+0x62a>
 8007b28:	4ba3      	ldr	r3, [pc, #652]	; (8007db8 <_dtoa_r+0x998>)
 8007b2a:	2200      	movs	r2, #0
 8007b2c:	f7f8 fd64 	bl	80005f8 <__aeabi_dmul>
 8007b30:	2200      	movs	r2, #0
 8007b32:	2300      	movs	r3, #0
 8007b34:	4606      	mov	r6, r0
 8007b36:	460f      	mov	r7, r1
 8007b38:	f7f8 ffc6 	bl	8000ac8 <__aeabi_dcmpeq>
 8007b3c:	2800      	cmp	r0, #0
 8007b3e:	d09e      	beq.n	8007a7e <_dtoa_r+0x65e>
 8007b40:	e7d0      	b.n	8007ae4 <_dtoa_r+0x6c4>
 8007b42:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007b44:	2a00      	cmp	r2, #0
 8007b46:	f000 80ca 	beq.w	8007cde <_dtoa_r+0x8be>
 8007b4a:	9a07      	ldr	r2, [sp, #28]
 8007b4c:	2a01      	cmp	r2, #1
 8007b4e:	f300 80ad 	bgt.w	8007cac <_dtoa_r+0x88c>
 8007b52:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007b54:	2a00      	cmp	r2, #0
 8007b56:	f000 80a5 	beq.w	8007ca4 <_dtoa_r+0x884>
 8007b5a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007b5e:	9e08      	ldr	r6, [sp, #32]
 8007b60:	9d05      	ldr	r5, [sp, #20]
 8007b62:	9a05      	ldr	r2, [sp, #20]
 8007b64:	441a      	add	r2, r3
 8007b66:	9205      	str	r2, [sp, #20]
 8007b68:	9a06      	ldr	r2, [sp, #24]
 8007b6a:	2101      	movs	r1, #1
 8007b6c:	441a      	add	r2, r3
 8007b6e:	4620      	mov	r0, r4
 8007b70:	9206      	str	r2, [sp, #24]
 8007b72:	f000 fc3d 	bl	80083f0 <__i2b>
 8007b76:	4607      	mov	r7, r0
 8007b78:	b165      	cbz	r5, 8007b94 <_dtoa_r+0x774>
 8007b7a:	9b06      	ldr	r3, [sp, #24]
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	dd09      	ble.n	8007b94 <_dtoa_r+0x774>
 8007b80:	42ab      	cmp	r3, r5
 8007b82:	9a05      	ldr	r2, [sp, #20]
 8007b84:	bfa8      	it	ge
 8007b86:	462b      	movge	r3, r5
 8007b88:	1ad2      	subs	r2, r2, r3
 8007b8a:	9205      	str	r2, [sp, #20]
 8007b8c:	9a06      	ldr	r2, [sp, #24]
 8007b8e:	1aed      	subs	r5, r5, r3
 8007b90:	1ad3      	subs	r3, r2, r3
 8007b92:	9306      	str	r3, [sp, #24]
 8007b94:	9b08      	ldr	r3, [sp, #32]
 8007b96:	b1f3      	cbz	r3, 8007bd6 <_dtoa_r+0x7b6>
 8007b98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	f000 80a3 	beq.w	8007ce6 <_dtoa_r+0x8c6>
 8007ba0:	2e00      	cmp	r6, #0
 8007ba2:	dd10      	ble.n	8007bc6 <_dtoa_r+0x7a6>
 8007ba4:	4639      	mov	r1, r7
 8007ba6:	4632      	mov	r2, r6
 8007ba8:	4620      	mov	r0, r4
 8007baa:	f000 fce1 	bl	8008570 <__pow5mult>
 8007bae:	4652      	mov	r2, sl
 8007bb0:	4601      	mov	r1, r0
 8007bb2:	4607      	mov	r7, r0
 8007bb4:	4620      	mov	r0, r4
 8007bb6:	f000 fc31 	bl	800841c <__multiply>
 8007bba:	4651      	mov	r1, sl
 8007bbc:	4680      	mov	r8, r0
 8007bbe:	4620      	mov	r0, r4
 8007bc0:	f000 fb60 	bl	8008284 <_Bfree>
 8007bc4:	46c2      	mov	sl, r8
 8007bc6:	9b08      	ldr	r3, [sp, #32]
 8007bc8:	1b9a      	subs	r2, r3, r6
 8007bca:	d004      	beq.n	8007bd6 <_dtoa_r+0x7b6>
 8007bcc:	4651      	mov	r1, sl
 8007bce:	4620      	mov	r0, r4
 8007bd0:	f000 fcce 	bl	8008570 <__pow5mult>
 8007bd4:	4682      	mov	sl, r0
 8007bd6:	2101      	movs	r1, #1
 8007bd8:	4620      	mov	r0, r4
 8007bda:	f000 fc09 	bl	80083f0 <__i2b>
 8007bde:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	4606      	mov	r6, r0
 8007be4:	f340 8081 	ble.w	8007cea <_dtoa_r+0x8ca>
 8007be8:	461a      	mov	r2, r3
 8007bea:	4601      	mov	r1, r0
 8007bec:	4620      	mov	r0, r4
 8007bee:	f000 fcbf 	bl	8008570 <__pow5mult>
 8007bf2:	9b07      	ldr	r3, [sp, #28]
 8007bf4:	2b01      	cmp	r3, #1
 8007bf6:	4606      	mov	r6, r0
 8007bf8:	dd7a      	ble.n	8007cf0 <_dtoa_r+0x8d0>
 8007bfa:	f04f 0800 	mov.w	r8, #0
 8007bfe:	6933      	ldr	r3, [r6, #16]
 8007c00:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007c04:	6918      	ldr	r0, [r3, #16]
 8007c06:	f000 fba5 	bl	8008354 <__hi0bits>
 8007c0a:	f1c0 0020 	rsb	r0, r0, #32
 8007c0e:	9b06      	ldr	r3, [sp, #24]
 8007c10:	4418      	add	r0, r3
 8007c12:	f010 001f 	ands.w	r0, r0, #31
 8007c16:	f000 8094 	beq.w	8007d42 <_dtoa_r+0x922>
 8007c1a:	f1c0 0320 	rsb	r3, r0, #32
 8007c1e:	2b04      	cmp	r3, #4
 8007c20:	f340 8085 	ble.w	8007d2e <_dtoa_r+0x90e>
 8007c24:	9b05      	ldr	r3, [sp, #20]
 8007c26:	f1c0 001c 	rsb	r0, r0, #28
 8007c2a:	4403      	add	r3, r0
 8007c2c:	9305      	str	r3, [sp, #20]
 8007c2e:	9b06      	ldr	r3, [sp, #24]
 8007c30:	4403      	add	r3, r0
 8007c32:	4405      	add	r5, r0
 8007c34:	9306      	str	r3, [sp, #24]
 8007c36:	9b05      	ldr	r3, [sp, #20]
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	dd05      	ble.n	8007c48 <_dtoa_r+0x828>
 8007c3c:	4651      	mov	r1, sl
 8007c3e:	461a      	mov	r2, r3
 8007c40:	4620      	mov	r0, r4
 8007c42:	f000 fcef 	bl	8008624 <__lshift>
 8007c46:	4682      	mov	sl, r0
 8007c48:	9b06      	ldr	r3, [sp, #24]
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	dd05      	ble.n	8007c5a <_dtoa_r+0x83a>
 8007c4e:	4631      	mov	r1, r6
 8007c50:	461a      	mov	r2, r3
 8007c52:	4620      	mov	r0, r4
 8007c54:	f000 fce6 	bl	8008624 <__lshift>
 8007c58:	4606      	mov	r6, r0
 8007c5a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d072      	beq.n	8007d46 <_dtoa_r+0x926>
 8007c60:	4631      	mov	r1, r6
 8007c62:	4650      	mov	r0, sl
 8007c64:	f000 fd4a 	bl	80086fc <__mcmp>
 8007c68:	2800      	cmp	r0, #0
 8007c6a:	da6c      	bge.n	8007d46 <_dtoa_r+0x926>
 8007c6c:	2300      	movs	r3, #0
 8007c6e:	4651      	mov	r1, sl
 8007c70:	220a      	movs	r2, #10
 8007c72:	4620      	mov	r0, r4
 8007c74:	f000 fb28 	bl	80082c8 <__multadd>
 8007c78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c7a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007c7e:	4682      	mov	sl, r0
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	f000 81b0 	beq.w	8007fe6 <_dtoa_r+0xbc6>
 8007c86:	2300      	movs	r3, #0
 8007c88:	4639      	mov	r1, r7
 8007c8a:	220a      	movs	r2, #10
 8007c8c:	4620      	mov	r0, r4
 8007c8e:	f000 fb1b 	bl	80082c8 <__multadd>
 8007c92:	9b01      	ldr	r3, [sp, #4]
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	4607      	mov	r7, r0
 8007c98:	f300 8096 	bgt.w	8007dc8 <_dtoa_r+0x9a8>
 8007c9c:	9b07      	ldr	r3, [sp, #28]
 8007c9e:	2b02      	cmp	r3, #2
 8007ca0:	dc59      	bgt.n	8007d56 <_dtoa_r+0x936>
 8007ca2:	e091      	b.n	8007dc8 <_dtoa_r+0x9a8>
 8007ca4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007ca6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007caa:	e758      	b.n	8007b5e <_dtoa_r+0x73e>
 8007cac:	9b04      	ldr	r3, [sp, #16]
 8007cae:	1e5e      	subs	r6, r3, #1
 8007cb0:	9b08      	ldr	r3, [sp, #32]
 8007cb2:	42b3      	cmp	r3, r6
 8007cb4:	bfbf      	itttt	lt
 8007cb6:	9b08      	ldrlt	r3, [sp, #32]
 8007cb8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8007cba:	9608      	strlt	r6, [sp, #32]
 8007cbc:	1af3      	sublt	r3, r6, r3
 8007cbe:	bfb4      	ite	lt
 8007cc0:	18d2      	addlt	r2, r2, r3
 8007cc2:	1b9e      	subge	r6, r3, r6
 8007cc4:	9b04      	ldr	r3, [sp, #16]
 8007cc6:	bfbc      	itt	lt
 8007cc8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8007cca:	2600      	movlt	r6, #0
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	bfb7      	itett	lt
 8007cd0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8007cd4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8007cd8:	1a9d      	sublt	r5, r3, r2
 8007cda:	2300      	movlt	r3, #0
 8007cdc:	e741      	b.n	8007b62 <_dtoa_r+0x742>
 8007cde:	9e08      	ldr	r6, [sp, #32]
 8007ce0:	9d05      	ldr	r5, [sp, #20]
 8007ce2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007ce4:	e748      	b.n	8007b78 <_dtoa_r+0x758>
 8007ce6:	9a08      	ldr	r2, [sp, #32]
 8007ce8:	e770      	b.n	8007bcc <_dtoa_r+0x7ac>
 8007cea:	9b07      	ldr	r3, [sp, #28]
 8007cec:	2b01      	cmp	r3, #1
 8007cee:	dc19      	bgt.n	8007d24 <_dtoa_r+0x904>
 8007cf0:	9b02      	ldr	r3, [sp, #8]
 8007cf2:	b9bb      	cbnz	r3, 8007d24 <_dtoa_r+0x904>
 8007cf4:	9b03      	ldr	r3, [sp, #12]
 8007cf6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007cfa:	b99b      	cbnz	r3, 8007d24 <_dtoa_r+0x904>
 8007cfc:	9b03      	ldr	r3, [sp, #12]
 8007cfe:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007d02:	0d1b      	lsrs	r3, r3, #20
 8007d04:	051b      	lsls	r3, r3, #20
 8007d06:	b183      	cbz	r3, 8007d2a <_dtoa_r+0x90a>
 8007d08:	9b05      	ldr	r3, [sp, #20]
 8007d0a:	3301      	adds	r3, #1
 8007d0c:	9305      	str	r3, [sp, #20]
 8007d0e:	9b06      	ldr	r3, [sp, #24]
 8007d10:	3301      	adds	r3, #1
 8007d12:	9306      	str	r3, [sp, #24]
 8007d14:	f04f 0801 	mov.w	r8, #1
 8007d18:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	f47f af6f 	bne.w	8007bfe <_dtoa_r+0x7de>
 8007d20:	2001      	movs	r0, #1
 8007d22:	e774      	b.n	8007c0e <_dtoa_r+0x7ee>
 8007d24:	f04f 0800 	mov.w	r8, #0
 8007d28:	e7f6      	b.n	8007d18 <_dtoa_r+0x8f8>
 8007d2a:	4698      	mov	r8, r3
 8007d2c:	e7f4      	b.n	8007d18 <_dtoa_r+0x8f8>
 8007d2e:	d082      	beq.n	8007c36 <_dtoa_r+0x816>
 8007d30:	9a05      	ldr	r2, [sp, #20]
 8007d32:	331c      	adds	r3, #28
 8007d34:	441a      	add	r2, r3
 8007d36:	9205      	str	r2, [sp, #20]
 8007d38:	9a06      	ldr	r2, [sp, #24]
 8007d3a:	441a      	add	r2, r3
 8007d3c:	441d      	add	r5, r3
 8007d3e:	9206      	str	r2, [sp, #24]
 8007d40:	e779      	b.n	8007c36 <_dtoa_r+0x816>
 8007d42:	4603      	mov	r3, r0
 8007d44:	e7f4      	b.n	8007d30 <_dtoa_r+0x910>
 8007d46:	9b04      	ldr	r3, [sp, #16]
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	dc37      	bgt.n	8007dbc <_dtoa_r+0x99c>
 8007d4c:	9b07      	ldr	r3, [sp, #28]
 8007d4e:	2b02      	cmp	r3, #2
 8007d50:	dd34      	ble.n	8007dbc <_dtoa_r+0x99c>
 8007d52:	9b04      	ldr	r3, [sp, #16]
 8007d54:	9301      	str	r3, [sp, #4]
 8007d56:	9b01      	ldr	r3, [sp, #4]
 8007d58:	b963      	cbnz	r3, 8007d74 <_dtoa_r+0x954>
 8007d5a:	4631      	mov	r1, r6
 8007d5c:	2205      	movs	r2, #5
 8007d5e:	4620      	mov	r0, r4
 8007d60:	f000 fab2 	bl	80082c8 <__multadd>
 8007d64:	4601      	mov	r1, r0
 8007d66:	4606      	mov	r6, r0
 8007d68:	4650      	mov	r0, sl
 8007d6a:	f000 fcc7 	bl	80086fc <__mcmp>
 8007d6e:	2800      	cmp	r0, #0
 8007d70:	f73f adbb 	bgt.w	80078ea <_dtoa_r+0x4ca>
 8007d74:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d76:	9d00      	ldr	r5, [sp, #0]
 8007d78:	ea6f 0b03 	mvn.w	fp, r3
 8007d7c:	f04f 0800 	mov.w	r8, #0
 8007d80:	4631      	mov	r1, r6
 8007d82:	4620      	mov	r0, r4
 8007d84:	f000 fa7e 	bl	8008284 <_Bfree>
 8007d88:	2f00      	cmp	r7, #0
 8007d8a:	f43f aeab 	beq.w	8007ae4 <_dtoa_r+0x6c4>
 8007d8e:	f1b8 0f00 	cmp.w	r8, #0
 8007d92:	d005      	beq.n	8007da0 <_dtoa_r+0x980>
 8007d94:	45b8      	cmp	r8, r7
 8007d96:	d003      	beq.n	8007da0 <_dtoa_r+0x980>
 8007d98:	4641      	mov	r1, r8
 8007d9a:	4620      	mov	r0, r4
 8007d9c:	f000 fa72 	bl	8008284 <_Bfree>
 8007da0:	4639      	mov	r1, r7
 8007da2:	4620      	mov	r0, r4
 8007da4:	f000 fa6e 	bl	8008284 <_Bfree>
 8007da8:	e69c      	b.n	8007ae4 <_dtoa_r+0x6c4>
 8007daa:	2600      	movs	r6, #0
 8007dac:	4637      	mov	r7, r6
 8007dae:	e7e1      	b.n	8007d74 <_dtoa_r+0x954>
 8007db0:	46bb      	mov	fp, r7
 8007db2:	4637      	mov	r7, r6
 8007db4:	e599      	b.n	80078ea <_dtoa_r+0x4ca>
 8007db6:	bf00      	nop
 8007db8:	40240000 	.word	0x40240000
 8007dbc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	f000 80c8 	beq.w	8007f54 <_dtoa_r+0xb34>
 8007dc4:	9b04      	ldr	r3, [sp, #16]
 8007dc6:	9301      	str	r3, [sp, #4]
 8007dc8:	2d00      	cmp	r5, #0
 8007dca:	dd05      	ble.n	8007dd8 <_dtoa_r+0x9b8>
 8007dcc:	4639      	mov	r1, r7
 8007dce:	462a      	mov	r2, r5
 8007dd0:	4620      	mov	r0, r4
 8007dd2:	f000 fc27 	bl	8008624 <__lshift>
 8007dd6:	4607      	mov	r7, r0
 8007dd8:	f1b8 0f00 	cmp.w	r8, #0
 8007ddc:	d05b      	beq.n	8007e96 <_dtoa_r+0xa76>
 8007dde:	6879      	ldr	r1, [r7, #4]
 8007de0:	4620      	mov	r0, r4
 8007de2:	f000 fa0f 	bl	8008204 <_Balloc>
 8007de6:	4605      	mov	r5, r0
 8007de8:	b928      	cbnz	r0, 8007df6 <_dtoa_r+0x9d6>
 8007dea:	4b83      	ldr	r3, [pc, #524]	; (8007ff8 <_dtoa_r+0xbd8>)
 8007dec:	4602      	mov	r2, r0
 8007dee:	f240 21ef 	movw	r1, #751	; 0x2ef
 8007df2:	f7ff bb2e 	b.w	8007452 <_dtoa_r+0x32>
 8007df6:	693a      	ldr	r2, [r7, #16]
 8007df8:	3202      	adds	r2, #2
 8007dfa:	0092      	lsls	r2, r2, #2
 8007dfc:	f107 010c 	add.w	r1, r7, #12
 8007e00:	300c      	adds	r0, #12
 8007e02:	f000 ffab 	bl	8008d5c <memcpy>
 8007e06:	2201      	movs	r2, #1
 8007e08:	4629      	mov	r1, r5
 8007e0a:	4620      	mov	r0, r4
 8007e0c:	f000 fc0a 	bl	8008624 <__lshift>
 8007e10:	9b00      	ldr	r3, [sp, #0]
 8007e12:	3301      	adds	r3, #1
 8007e14:	9304      	str	r3, [sp, #16]
 8007e16:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007e1a:	4413      	add	r3, r2
 8007e1c:	9308      	str	r3, [sp, #32]
 8007e1e:	9b02      	ldr	r3, [sp, #8]
 8007e20:	f003 0301 	and.w	r3, r3, #1
 8007e24:	46b8      	mov	r8, r7
 8007e26:	9306      	str	r3, [sp, #24]
 8007e28:	4607      	mov	r7, r0
 8007e2a:	9b04      	ldr	r3, [sp, #16]
 8007e2c:	4631      	mov	r1, r6
 8007e2e:	3b01      	subs	r3, #1
 8007e30:	4650      	mov	r0, sl
 8007e32:	9301      	str	r3, [sp, #4]
 8007e34:	f7ff fa69 	bl	800730a <quorem>
 8007e38:	4641      	mov	r1, r8
 8007e3a:	9002      	str	r0, [sp, #8]
 8007e3c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007e40:	4650      	mov	r0, sl
 8007e42:	f000 fc5b 	bl	80086fc <__mcmp>
 8007e46:	463a      	mov	r2, r7
 8007e48:	9005      	str	r0, [sp, #20]
 8007e4a:	4631      	mov	r1, r6
 8007e4c:	4620      	mov	r0, r4
 8007e4e:	f000 fc71 	bl	8008734 <__mdiff>
 8007e52:	68c2      	ldr	r2, [r0, #12]
 8007e54:	4605      	mov	r5, r0
 8007e56:	bb02      	cbnz	r2, 8007e9a <_dtoa_r+0xa7a>
 8007e58:	4601      	mov	r1, r0
 8007e5a:	4650      	mov	r0, sl
 8007e5c:	f000 fc4e 	bl	80086fc <__mcmp>
 8007e60:	4602      	mov	r2, r0
 8007e62:	4629      	mov	r1, r5
 8007e64:	4620      	mov	r0, r4
 8007e66:	9209      	str	r2, [sp, #36]	; 0x24
 8007e68:	f000 fa0c 	bl	8008284 <_Bfree>
 8007e6c:	9b07      	ldr	r3, [sp, #28]
 8007e6e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007e70:	9d04      	ldr	r5, [sp, #16]
 8007e72:	ea43 0102 	orr.w	r1, r3, r2
 8007e76:	9b06      	ldr	r3, [sp, #24]
 8007e78:	4319      	orrs	r1, r3
 8007e7a:	d110      	bne.n	8007e9e <_dtoa_r+0xa7e>
 8007e7c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007e80:	d029      	beq.n	8007ed6 <_dtoa_r+0xab6>
 8007e82:	9b05      	ldr	r3, [sp, #20]
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	dd02      	ble.n	8007e8e <_dtoa_r+0xa6e>
 8007e88:	9b02      	ldr	r3, [sp, #8]
 8007e8a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8007e8e:	9b01      	ldr	r3, [sp, #4]
 8007e90:	f883 9000 	strb.w	r9, [r3]
 8007e94:	e774      	b.n	8007d80 <_dtoa_r+0x960>
 8007e96:	4638      	mov	r0, r7
 8007e98:	e7ba      	b.n	8007e10 <_dtoa_r+0x9f0>
 8007e9a:	2201      	movs	r2, #1
 8007e9c:	e7e1      	b.n	8007e62 <_dtoa_r+0xa42>
 8007e9e:	9b05      	ldr	r3, [sp, #20]
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	db04      	blt.n	8007eae <_dtoa_r+0xa8e>
 8007ea4:	9907      	ldr	r1, [sp, #28]
 8007ea6:	430b      	orrs	r3, r1
 8007ea8:	9906      	ldr	r1, [sp, #24]
 8007eaa:	430b      	orrs	r3, r1
 8007eac:	d120      	bne.n	8007ef0 <_dtoa_r+0xad0>
 8007eae:	2a00      	cmp	r2, #0
 8007eb0:	dded      	ble.n	8007e8e <_dtoa_r+0xa6e>
 8007eb2:	4651      	mov	r1, sl
 8007eb4:	2201      	movs	r2, #1
 8007eb6:	4620      	mov	r0, r4
 8007eb8:	f000 fbb4 	bl	8008624 <__lshift>
 8007ebc:	4631      	mov	r1, r6
 8007ebe:	4682      	mov	sl, r0
 8007ec0:	f000 fc1c 	bl	80086fc <__mcmp>
 8007ec4:	2800      	cmp	r0, #0
 8007ec6:	dc03      	bgt.n	8007ed0 <_dtoa_r+0xab0>
 8007ec8:	d1e1      	bne.n	8007e8e <_dtoa_r+0xa6e>
 8007eca:	f019 0f01 	tst.w	r9, #1
 8007ece:	d0de      	beq.n	8007e8e <_dtoa_r+0xa6e>
 8007ed0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007ed4:	d1d8      	bne.n	8007e88 <_dtoa_r+0xa68>
 8007ed6:	9a01      	ldr	r2, [sp, #4]
 8007ed8:	2339      	movs	r3, #57	; 0x39
 8007eda:	7013      	strb	r3, [r2, #0]
 8007edc:	462b      	mov	r3, r5
 8007ede:	461d      	mov	r5, r3
 8007ee0:	3b01      	subs	r3, #1
 8007ee2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007ee6:	2a39      	cmp	r2, #57	; 0x39
 8007ee8:	d06c      	beq.n	8007fc4 <_dtoa_r+0xba4>
 8007eea:	3201      	adds	r2, #1
 8007eec:	701a      	strb	r2, [r3, #0]
 8007eee:	e747      	b.n	8007d80 <_dtoa_r+0x960>
 8007ef0:	2a00      	cmp	r2, #0
 8007ef2:	dd07      	ble.n	8007f04 <_dtoa_r+0xae4>
 8007ef4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007ef8:	d0ed      	beq.n	8007ed6 <_dtoa_r+0xab6>
 8007efa:	9a01      	ldr	r2, [sp, #4]
 8007efc:	f109 0301 	add.w	r3, r9, #1
 8007f00:	7013      	strb	r3, [r2, #0]
 8007f02:	e73d      	b.n	8007d80 <_dtoa_r+0x960>
 8007f04:	9b04      	ldr	r3, [sp, #16]
 8007f06:	9a08      	ldr	r2, [sp, #32]
 8007f08:	f803 9c01 	strb.w	r9, [r3, #-1]
 8007f0c:	4293      	cmp	r3, r2
 8007f0e:	d043      	beq.n	8007f98 <_dtoa_r+0xb78>
 8007f10:	4651      	mov	r1, sl
 8007f12:	2300      	movs	r3, #0
 8007f14:	220a      	movs	r2, #10
 8007f16:	4620      	mov	r0, r4
 8007f18:	f000 f9d6 	bl	80082c8 <__multadd>
 8007f1c:	45b8      	cmp	r8, r7
 8007f1e:	4682      	mov	sl, r0
 8007f20:	f04f 0300 	mov.w	r3, #0
 8007f24:	f04f 020a 	mov.w	r2, #10
 8007f28:	4641      	mov	r1, r8
 8007f2a:	4620      	mov	r0, r4
 8007f2c:	d107      	bne.n	8007f3e <_dtoa_r+0xb1e>
 8007f2e:	f000 f9cb 	bl	80082c8 <__multadd>
 8007f32:	4680      	mov	r8, r0
 8007f34:	4607      	mov	r7, r0
 8007f36:	9b04      	ldr	r3, [sp, #16]
 8007f38:	3301      	adds	r3, #1
 8007f3a:	9304      	str	r3, [sp, #16]
 8007f3c:	e775      	b.n	8007e2a <_dtoa_r+0xa0a>
 8007f3e:	f000 f9c3 	bl	80082c8 <__multadd>
 8007f42:	4639      	mov	r1, r7
 8007f44:	4680      	mov	r8, r0
 8007f46:	2300      	movs	r3, #0
 8007f48:	220a      	movs	r2, #10
 8007f4a:	4620      	mov	r0, r4
 8007f4c:	f000 f9bc 	bl	80082c8 <__multadd>
 8007f50:	4607      	mov	r7, r0
 8007f52:	e7f0      	b.n	8007f36 <_dtoa_r+0xb16>
 8007f54:	9b04      	ldr	r3, [sp, #16]
 8007f56:	9301      	str	r3, [sp, #4]
 8007f58:	9d00      	ldr	r5, [sp, #0]
 8007f5a:	4631      	mov	r1, r6
 8007f5c:	4650      	mov	r0, sl
 8007f5e:	f7ff f9d4 	bl	800730a <quorem>
 8007f62:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007f66:	9b00      	ldr	r3, [sp, #0]
 8007f68:	f805 9b01 	strb.w	r9, [r5], #1
 8007f6c:	1aea      	subs	r2, r5, r3
 8007f6e:	9b01      	ldr	r3, [sp, #4]
 8007f70:	4293      	cmp	r3, r2
 8007f72:	dd07      	ble.n	8007f84 <_dtoa_r+0xb64>
 8007f74:	4651      	mov	r1, sl
 8007f76:	2300      	movs	r3, #0
 8007f78:	220a      	movs	r2, #10
 8007f7a:	4620      	mov	r0, r4
 8007f7c:	f000 f9a4 	bl	80082c8 <__multadd>
 8007f80:	4682      	mov	sl, r0
 8007f82:	e7ea      	b.n	8007f5a <_dtoa_r+0xb3a>
 8007f84:	9b01      	ldr	r3, [sp, #4]
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	bfc8      	it	gt
 8007f8a:	461d      	movgt	r5, r3
 8007f8c:	9b00      	ldr	r3, [sp, #0]
 8007f8e:	bfd8      	it	le
 8007f90:	2501      	movle	r5, #1
 8007f92:	441d      	add	r5, r3
 8007f94:	f04f 0800 	mov.w	r8, #0
 8007f98:	4651      	mov	r1, sl
 8007f9a:	2201      	movs	r2, #1
 8007f9c:	4620      	mov	r0, r4
 8007f9e:	f000 fb41 	bl	8008624 <__lshift>
 8007fa2:	4631      	mov	r1, r6
 8007fa4:	4682      	mov	sl, r0
 8007fa6:	f000 fba9 	bl	80086fc <__mcmp>
 8007faa:	2800      	cmp	r0, #0
 8007fac:	dc96      	bgt.n	8007edc <_dtoa_r+0xabc>
 8007fae:	d102      	bne.n	8007fb6 <_dtoa_r+0xb96>
 8007fb0:	f019 0f01 	tst.w	r9, #1
 8007fb4:	d192      	bne.n	8007edc <_dtoa_r+0xabc>
 8007fb6:	462b      	mov	r3, r5
 8007fb8:	461d      	mov	r5, r3
 8007fba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007fbe:	2a30      	cmp	r2, #48	; 0x30
 8007fc0:	d0fa      	beq.n	8007fb8 <_dtoa_r+0xb98>
 8007fc2:	e6dd      	b.n	8007d80 <_dtoa_r+0x960>
 8007fc4:	9a00      	ldr	r2, [sp, #0]
 8007fc6:	429a      	cmp	r2, r3
 8007fc8:	d189      	bne.n	8007ede <_dtoa_r+0xabe>
 8007fca:	f10b 0b01 	add.w	fp, fp, #1
 8007fce:	2331      	movs	r3, #49	; 0x31
 8007fd0:	e796      	b.n	8007f00 <_dtoa_r+0xae0>
 8007fd2:	4b0a      	ldr	r3, [pc, #40]	; (8007ffc <_dtoa_r+0xbdc>)
 8007fd4:	f7ff ba99 	b.w	800750a <_dtoa_r+0xea>
 8007fd8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	f47f aa6d 	bne.w	80074ba <_dtoa_r+0x9a>
 8007fe0:	4b07      	ldr	r3, [pc, #28]	; (8008000 <_dtoa_r+0xbe0>)
 8007fe2:	f7ff ba92 	b.w	800750a <_dtoa_r+0xea>
 8007fe6:	9b01      	ldr	r3, [sp, #4]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	dcb5      	bgt.n	8007f58 <_dtoa_r+0xb38>
 8007fec:	9b07      	ldr	r3, [sp, #28]
 8007fee:	2b02      	cmp	r3, #2
 8007ff0:	f73f aeb1 	bgt.w	8007d56 <_dtoa_r+0x936>
 8007ff4:	e7b0      	b.n	8007f58 <_dtoa_r+0xb38>
 8007ff6:	bf00      	nop
 8007ff8:	08031d68 	.word	0x08031d68
 8007ffc:	08031cc8 	.word	0x08031cc8
 8008000:	08031cec 	.word	0x08031cec

08008004 <_free_r>:
 8008004:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008006:	2900      	cmp	r1, #0
 8008008:	d044      	beq.n	8008094 <_free_r+0x90>
 800800a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800800e:	9001      	str	r0, [sp, #4]
 8008010:	2b00      	cmp	r3, #0
 8008012:	f1a1 0404 	sub.w	r4, r1, #4
 8008016:	bfb8      	it	lt
 8008018:	18e4      	addlt	r4, r4, r3
 800801a:	f000 f8e7 	bl	80081ec <__malloc_lock>
 800801e:	4a1e      	ldr	r2, [pc, #120]	; (8008098 <_free_r+0x94>)
 8008020:	9801      	ldr	r0, [sp, #4]
 8008022:	6813      	ldr	r3, [r2, #0]
 8008024:	b933      	cbnz	r3, 8008034 <_free_r+0x30>
 8008026:	6063      	str	r3, [r4, #4]
 8008028:	6014      	str	r4, [r2, #0]
 800802a:	b003      	add	sp, #12
 800802c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008030:	f000 b8e2 	b.w	80081f8 <__malloc_unlock>
 8008034:	42a3      	cmp	r3, r4
 8008036:	d908      	bls.n	800804a <_free_r+0x46>
 8008038:	6825      	ldr	r5, [r4, #0]
 800803a:	1961      	adds	r1, r4, r5
 800803c:	428b      	cmp	r3, r1
 800803e:	bf01      	itttt	eq
 8008040:	6819      	ldreq	r1, [r3, #0]
 8008042:	685b      	ldreq	r3, [r3, #4]
 8008044:	1949      	addeq	r1, r1, r5
 8008046:	6021      	streq	r1, [r4, #0]
 8008048:	e7ed      	b.n	8008026 <_free_r+0x22>
 800804a:	461a      	mov	r2, r3
 800804c:	685b      	ldr	r3, [r3, #4]
 800804e:	b10b      	cbz	r3, 8008054 <_free_r+0x50>
 8008050:	42a3      	cmp	r3, r4
 8008052:	d9fa      	bls.n	800804a <_free_r+0x46>
 8008054:	6811      	ldr	r1, [r2, #0]
 8008056:	1855      	adds	r5, r2, r1
 8008058:	42a5      	cmp	r5, r4
 800805a:	d10b      	bne.n	8008074 <_free_r+0x70>
 800805c:	6824      	ldr	r4, [r4, #0]
 800805e:	4421      	add	r1, r4
 8008060:	1854      	adds	r4, r2, r1
 8008062:	42a3      	cmp	r3, r4
 8008064:	6011      	str	r1, [r2, #0]
 8008066:	d1e0      	bne.n	800802a <_free_r+0x26>
 8008068:	681c      	ldr	r4, [r3, #0]
 800806a:	685b      	ldr	r3, [r3, #4]
 800806c:	6053      	str	r3, [r2, #4]
 800806e:	440c      	add	r4, r1
 8008070:	6014      	str	r4, [r2, #0]
 8008072:	e7da      	b.n	800802a <_free_r+0x26>
 8008074:	d902      	bls.n	800807c <_free_r+0x78>
 8008076:	230c      	movs	r3, #12
 8008078:	6003      	str	r3, [r0, #0]
 800807a:	e7d6      	b.n	800802a <_free_r+0x26>
 800807c:	6825      	ldr	r5, [r4, #0]
 800807e:	1961      	adds	r1, r4, r5
 8008080:	428b      	cmp	r3, r1
 8008082:	bf04      	itt	eq
 8008084:	6819      	ldreq	r1, [r3, #0]
 8008086:	685b      	ldreq	r3, [r3, #4]
 8008088:	6063      	str	r3, [r4, #4]
 800808a:	bf04      	itt	eq
 800808c:	1949      	addeq	r1, r1, r5
 800808e:	6021      	streq	r1, [r4, #0]
 8008090:	6054      	str	r4, [r2, #4]
 8008092:	e7ca      	b.n	800802a <_free_r+0x26>
 8008094:	b003      	add	sp, #12
 8008096:	bd30      	pop	{r4, r5, pc}
 8008098:	200006e0 	.word	0x200006e0

0800809c <malloc>:
 800809c:	4b02      	ldr	r3, [pc, #8]	; (80080a8 <malloc+0xc>)
 800809e:	4601      	mov	r1, r0
 80080a0:	6818      	ldr	r0, [r3, #0]
 80080a2:	f000 b823 	b.w	80080ec <_malloc_r>
 80080a6:	bf00      	nop
 80080a8:	2000006c 	.word	0x2000006c

080080ac <sbrk_aligned>:
 80080ac:	b570      	push	{r4, r5, r6, lr}
 80080ae:	4e0e      	ldr	r6, [pc, #56]	; (80080e8 <sbrk_aligned+0x3c>)
 80080b0:	460c      	mov	r4, r1
 80080b2:	6831      	ldr	r1, [r6, #0]
 80080b4:	4605      	mov	r5, r0
 80080b6:	b911      	cbnz	r1, 80080be <sbrk_aligned+0x12>
 80080b8:	f000 fe40 	bl	8008d3c <_sbrk_r>
 80080bc:	6030      	str	r0, [r6, #0]
 80080be:	4621      	mov	r1, r4
 80080c0:	4628      	mov	r0, r5
 80080c2:	f000 fe3b 	bl	8008d3c <_sbrk_r>
 80080c6:	1c43      	adds	r3, r0, #1
 80080c8:	d00a      	beq.n	80080e0 <sbrk_aligned+0x34>
 80080ca:	1cc4      	adds	r4, r0, #3
 80080cc:	f024 0403 	bic.w	r4, r4, #3
 80080d0:	42a0      	cmp	r0, r4
 80080d2:	d007      	beq.n	80080e4 <sbrk_aligned+0x38>
 80080d4:	1a21      	subs	r1, r4, r0
 80080d6:	4628      	mov	r0, r5
 80080d8:	f000 fe30 	bl	8008d3c <_sbrk_r>
 80080dc:	3001      	adds	r0, #1
 80080de:	d101      	bne.n	80080e4 <sbrk_aligned+0x38>
 80080e0:	f04f 34ff 	mov.w	r4, #4294967295
 80080e4:	4620      	mov	r0, r4
 80080e6:	bd70      	pop	{r4, r5, r6, pc}
 80080e8:	200006e4 	.word	0x200006e4

080080ec <_malloc_r>:
 80080ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80080f0:	1ccd      	adds	r5, r1, #3
 80080f2:	f025 0503 	bic.w	r5, r5, #3
 80080f6:	3508      	adds	r5, #8
 80080f8:	2d0c      	cmp	r5, #12
 80080fa:	bf38      	it	cc
 80080fc:	250c      	movcc	r5, #12
 80080fe:	2d00      	cmp	r5, #0
 8008100:	4607      	mov	r7, r0
 8008102:	db01      	blt.n	8008108 <_malloc_r+0x1c>
 8008104:	42a9      	cmp	r1, r5
 8008106:	d905      	bls.n	8008114 <_malloc_r+0x28>
 8008108:	230c      	movs	r3, #12
 800810a:	603b      	str	r3, [r7, #0]
 800810c:	2600      	movs	r6, #0
 800810e:	4630      	mov	r0, r6
 8008110:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008114:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80081e8 <_malloc_r+0xfc>
 8008118:	f000 f868 	bl	80081ec <__malloc_lock>
 800811c:	f8d8 3000 	ldr.w	r3, [r8]
 8008120:	461c      	mov	r4, r3
 8008122:	bb5c      	cbnz	r4, 800817c <_malloc_r+0x90>
 8008124:	4629      	mov	r1, r5
 8008126:	4638      	mov	r0, r7
 8008128:	f7ff ffc0 	bl	80080ac <sbrk_aligned>
 800812c:	1c43      	adds	r3, r0, #1
 800812e:	4604      	mov	r4, r0
 8008130:	d155      	bne.n	80081de <_malloc_r+0xf2>
 8008132:	f8d8 4000 	ldr.w	r4, [r8]
 8008136:	4626      	mov	r6, r4
 8008138:	2e00      	cmp	r6, #0
 800813a:	d145      	bne.n	80081c8 <_malloc_r+0xdc>
 800813c:	2c00      	cmp	r4, #0
 800813e:	d048      	beq.n	80081d2 <_malloc_r+0xe6>
 8008140:	6823      	ldr	r3, [r4, #0]
 8008142:	4631      	mov	r1, r6
 8008144:	4638      	mov	r0, r7
 8008146:	eb04 0903 	add.w	r9, r4, r3
 800814a:	f000 fdf7 	bl	8008d3c <_sbrk_r>
 800814e:	4581      	cmp	r9, r0
 8008150:	d13f      	bne.n	80081d2 <_malloc_r+0xe6>
 8008152:	6821      	ldr	r1, [r4, #0]
 8008154:	1a6d      	subs	r5, r5, r1
 8008156:	4629      	mov	r1, r5
 8008158:	4638      	mov	r0, r7
 800815a:	f7ff ffa7 	bl	80080ac <sbrk_aligned>
 800815e:	3001      	adds	r0, #1
 8008160:	d037      	beq.n	80081d2 <_malloc_r+0xe6>
 8008162:	6823      	ldr	r3, [r4, #0]
 8008164:	442b      	add	r3, r5
 8008166:	6023      	str	r3, [r4, #0]
 8008168:	f8d8 3000 	ldr.w	r3, [r8]
 800816c:	2b00      	cmp	r3, #0
 800816e:	d038      	beq.n	80081e2 <_malloc_r+0xf6>
 8008170:	685a      	ldr	r2, [r3, #4]
 8008172:	42a2      	cmp	r2, r4
 8008174:	d12b      	bne.n	80081ce <_malloc_r+0xe2>
 8008176:	2200      	movs	r2, #0
 8008178:	605a      	str	r2, [r3, #4]
 800817a:	e00f      	b.n	800819c <_malloc_r+0xb0>
 800817c:	6822      	ldr	r2, [r4, #0]
 800817e:	1b52      	subs	r2, r2, r5
 8008180:	d41f      	bmi.n	80081c2 <_malloc_r+0xd6>
 8008182:	2a0b      	cmp	r2, #11
 8008184:	d917      	bls.n	80081b6 <_malloc_r+0xca>
 8008186:	1961      	adds	r1, r4, r5
 8008188:	42a3      	cmp	r3, r4
 800818a:	6025      	str	r5, [r4, #0]
 800818c:	bf18      	it	ne
 800818e:	6059      	strne	r1, [r3, #4]
 8008190:	6863      	ldr	r3, [r4, #4]
 8008192:	bf08      	it	eq
 8008194:	f8c8 1000 	streq.w	r1, [r8]
 8008198:	5162      	str	r2, [r4, r5]
 800819a:	604b      	str	r3, [r1, #4]
 800819c:	4638      	mov	r0, r7
 800819e:	f104 060b 	add.w	r6, r4, #11
 80081a2:	f000 f829 	bl	80081f8 <__malloc_unlock>
 80081a6:	f026 0607 	bic.w	r6, r6, #7
 80081aa:	1d23      	adds	r3, r4, #4
 80081ac:	1af2      	subs	r2, r6, r3
 80081ae:	d0ae      	beq.n	800810e <_malloc_r+0x22>
 80081b0:	1b9b      	subs	r3, r3, r6
 80081b2:	50a3      	str	r3, [r4, r2]
 80081b4:	e7ab      	b.n	800810e <_malloc_r+0x22>
 80081b6:	42a3      	cmp	r3, r4
 80081b8:	6862      	ldr	r2, [r4, #4]
 80081ba:	d1dd      	bne.n	8008178 <_malloc_r+0x8c>
 80081bc:	f8c8 2000 	str.w	r2, [r8]
 80081c0:	e7ec      	b.n	800819c <_malloc_r+0xb0>
 80081c2:	4623      	mov	r3, r4
 80081c4:	6864      	ldr	r4, [r4, #4]
 80081c6:	e7ac      	b.n	8008122 <_malloc_r+0x36>
 80081c8:	4634      	mov	r4, r6
 80081ca:	6876      	ldr	r6, [r6, #4]
 80081cc:	e7b4      	b.n	8008138 <_malloc_r+0x4c>
 80081ce:	4613      	mov	r3, r2
 80081d0:	e7cc      	b.n	800816c <_malloc_r+0x80>
 80081d2:	230c      	movs	r3, #12
 80081d4:	603b      	str	r3, [r7, #0]
 80081d6:	4638      	mov	r0, r7
 80081d8:	f000 f80e 	bl	80081f8 <__malloc_unlock>
 80081dc:	e797      	b.n	800810e <_malloc_r+0x22>
 80081de:	6025      	str	r5, [r4, #0]
 80081e0:	e7dc      	b.n	800819c <_malloc_r+0xb0>
 80081e2:	605b      	str	r3, [r3, #4]
 80081e4:	deff      	udf	#255	; 0xff
 80081e6:	bf00      	nop
 80081e8:	200006e0 	.word	0x200006e0

080081ec <__malloc_lock>:
 80081ec:	4801      	ldr	r0, [pc, #4]	; (80081f4 <__malloc_lock+0x8>)
 80081ee:	f7ff b88a 	b.w	8007306 <__retarget_lock_acquire_recursive>
 80081f2:	bf00      	nop
 80081f4:	200006dc 	.word	0x200006dc

080081f8 <__malloc_unlock>:
 80081f8:	4801      	ldr	r0, [pc, #4]	; (8008200 <__malloc_unlock+0x8>)
 80081fa:	f7ff b885 	b.w	8007308 <__retarget_lock_release_recursive>
 80081fe:	bf00      	nop
 8008200:	200006dc 	.word	0x200006dc

08008204 <_Balloc>:
 8008204:	b570      	push	{r4, r5, r6, lr}
 8008206:	69c6      	ldr	r6, [r0, #28]
 8008208:	4604      	mov	r4, r0
 800820a:	460d      	mov	r5, r1
 800820c:	b976      	cbnz	r6, 800822c <_Balloc+0x28>
 800820e:	2010      	movs	r0, #16
 8008210:	f7ff ff44 	bl	800809c <malloc>
 8008214:	4602      	mov	r2, r0
 8008216:	61e0      	str	r0, [r4, #28]
 8008218:	b920      	cbnz	r0, 8008224 <_Balloc+0x20>
 800821a:	4b18      	ldr	r3, [pc, #96]	; (800827c <_Balloc+0x78>)
 800821c:	4818      	ldr	r0, [pc, #96]	; (8008280 <_Balloc+0x7c>)
 800821e:	216b      	movs	r1, #107	; 0x6b
 8008220:	f000 fdaa 	bl	8008d78 <__assert_func>
 8008224:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008228:	6006      	str	r6, [r0, #0]
 800822a:	60c6      	str	r6, [r0, #12]
 800822c:	69e6      	ldr	r6, [r4, #28]
 800822e:	68f3      	ldr	r3, [r6, #12]
 8008230:	b183      	cbz	r3, 8008254 <_Balloc+0x50>
 8008232:	69e3      	ldr	r3, [r4, #28]
 8008234:	68db      	ldr	r3, [r3, #12]
 8008236:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800823a:	b9b8      	cbnz	r0, 800826c <_Balloc+0x68>
 800823c:	2101      	movs	r1, #1
 800823e:	fa01 f605 	lsl.w	r6, r1, r5
 8008242:	1d72      	adds	r2, r6, #5
 8008244:	0092      	lsls	r2, r2, #2
 8008246:	4620      	mov	r0, r4
 8008248:	f000 fdb4 	bl	8008db4 <_calloc_r>
 800824c:	b160      	cbz	r0, 8008268 <_Balloc+0x64>
 800824e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008252:	e00e      	b.n	8008272 <_Balloc+0x6e>
 8008254:	2221      	movs	r2, #33	; 0x21
 8008256:	2104      	movs	r1, #4
 8008258:	4620      	mov	r0, r4
 800825a:	f000 fdab 	bl	8008db4 <_calloc_r>
 800825e:	69e3      	ldr	r3, [r4, #28]
 8008260:	60f0      	str	r0, [r6, #12]
 8008262:	68db      	ldr	r3, [r3, #12]
 8008264:	2b00      	cmp	r3, #0
 8008266:	d1e4      	bne.n	8008232 <_Balloc+0x2e>
 8008268:	2000      	movs	r0, #0
 800826a:	bd70      	pop	{r4, r5, r6, pc}
 800826c:	6802      	ldr	r2, [r0, #0]
 800826e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008272:	2300      	movs	r3, #0
 8008274:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008278:	e7f7      	b.n	800826a <_Balloc+0x66>
 800827a:	bf00      	nop
 800827c:	08031cf9 	.word	0x08031cf9
 8008280:	08031d79 	.word	0x08031d79

08008284 <_Bfree>:
 8008284:	b570      	push	{r4, r5, r6, lr}
 8008286:	69c6      	ldr	r6, [r0, #28]
 8008288:	4605      	mov	r5, r0
 800828a:	460c      	mov	r4, r1
 800828c:	b976      	cbnz	r6, 80082ac <_Bfree+0x28>
 800828e:	2010      	movs	r0, #16
 8008290:	f7ff ff04 	bl	800809c <malloc>
 8008294:	4602      	mov	r2, r0
 8008296:	61e8      	str	r0, [r5, #28]
 8008298:	b920      	cbnz	r0, 80082a4 <_Bfree+0x20>
 800829a:	4b09      	ldr	r3, [pc, #36]	; (80082c0 <_Bfree+0x3c>)
 800829c:	4809      	ldr	r0, [pc, #36]	; (80082c4 <_Bfree+0x40>)
 800829e:	218f      	movs	r1, #143	; 0x8f
 80082a0:	f000 fd6a 	bl	8008d78 <__assert_func>
 80082a4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80082a8:	6006      	str	r6, [r0, #0]
 80082aa:	60c6      	str	r6, [r0, #12]
 80082ac:	b13c      	cbz	r4, 80082be <_Bfree+0x3a>
 80082ae:	69eb      	ldr	r3, [r5, #28]
 80082b0:	6862      	ldr	r2, [r4, #4]
 80082b2:	68db      	ldr	r3, [r3, #12]
 80082b4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80082b8:	6021      	str	r1, [r4, #0]
 80082ba:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80082be:	bd70      	pop	{r4, r5, r6, pc}
 80082c0:	08031cf9 	.word	0x08031cf9
 80082c4:	08031d79 	.word	0x08031d79

080082c8 <__multadd>:
 80082c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80082cc:	690d      	ldr	r5, [r1, #16]
 80082ce:	4607      	mov	r7, r0
 80082d0:	460c      	mov	r4, r1
 80082d2:	461e      	mov	r6, r3
 80082d4:	f101 0c14 	add.w	ip, r1, #20
 80082d8:	2000      	movs	r0, #0
 80082da:	f8dc 3000 	ldr.w	r3, [ip]
 80082de:	b299      	uxth	r1, r3
 80082e0:	fb02 6101 	mla	r1, r2, r1, r6
 80082e4:	0c1e      	lsrs	r6, r3, #16
 80082e6:	0c0b      	lsrs	r3, r1, #16
 80082e8:	fb02 3306 	mla	r3, r2, r6, r3
 80082ec:	b289      	uxth	r1, r1
 80082ee:	3001      	adds	r0, #1
 80082f0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80082f4:	4285      	cmp	r5, r0
 80082f6:	f84c 1b04 	str.w	r1, [ip], #4
 80082fa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80082fe:	dcec      	bgt.n	80082da <__multadd+0x12>
 8008300:	b30e      	cbz	r6, 8008346 <__multadd+0x7e>
 8008302:	68a3      	ldr	r3, [r4, #8]
 8008304:	42ab      	cmp	r3, r5
 8008306:	dc19      	bgt.n	800833c <__multadd+0x74>
 8008308:	6861      	ldr	r1, [r4, #4]
 800830a:	4638      	mov	r0, r7
 800830c:	3101      	adds	r1, #1
 800830e:	f7ff ff79 	bl	8008204 <_Balloc>
 8008312:	4680      	mov	r8, r0
 8008314:	b928      	cbnz	r0, 8008322 <__multadd+0x5a>
 8008316:	4602      	mov	r2, r0
 8008318:	4b0c      	ldr	r3, [pc, #48]	; (800834c <__multadd+0x84>)
 800831a:	480d      	ldr	r0, [pc, #52]	; (8008350 <__multadd+0x88>)
 800831c:	21ba      	movs	r1, #186	; 0xba
 800831e:	f000 fd2b 	bl	8008d78 <__assert_func>
 8008322:	6922      	ldr	r2, [r4, #16]
 8008324:	3202      	adds	r2, #2
 8008326:	f104 010c 	add.w	r1, r4, #12
 800832a:	0092      	lsls	r2, r2, #2
 800832c:	300c      	adds	r0, #12
 800832e:	f000 fd15 	bl	8008d5c <memcpy>
 8008332:	4621      	mov	r1, r4
 8008334:	4638      	mov	r0, r7
 8008336:	f7ff ffa5 	bl	8008284 <_Bfree>
 800833a:	4644      	mov	r4, r8
 800833c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008340:	3501      	adds	r5, #1
 8008342:	615e      	str	r6, [r3, #20]
 8008344:	6125      	str	r5, [r4, #16]
 8008346:	4620      	mov	r0, r4
 8008348:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800834c:	08031d68 	.word	0x08031d68
 8008350:	08031d79 	.word	0x08031d79

08008354 <__hi0bits>:
 8008354:	0c03      	lsrs	r3, r0, #16
 8008356:	041b      	lsls	r3, r3, #16
 8008358:	b9d3      	cbnz	r3, 8008390 <__hi0bits+0x3c>
 800835a:	0400      	lsls	r0, r0, #16
 800835c:	2310      	movs	r3, #16
 800835e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008362:	bf04      	itt	eq
 8008364:	0200      	lsleq	r0, r0, #8
 8008366:	3308      	addeq	r3, #8
 8008368:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800836c:	bf04      	itt	eq
 800836e:	0100      	lsleq	r0, r0, #4
 8008370:	3304      	addeq	r3, #4
 8008372:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008376:	bf04      	itt	eq
 8008378:	0080      	lsleq	r0, r0, #2
 800837a:	3302      	addeq	r3, #2
 800837c:	2800      	cmp	r0, #0
 800837e:	db05      	blt.n	800838c <__hi0bits+0x38>
 8008380:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008384:	f103 0301 	add.w	r3, r3, #1
 8008388:	bf08      	it	eq
 800838a:	2320      	moveq	r3, #32
 800838c:	4618      	mov	r0, r3
 800838e:	4770      	bx	lr
 8008390:	2300      	movs	r3, #0
 8008392:	e7e4      	b.n	800835e <__hi0bits+0xa>

08008394 <__lo0bits>:
 8008394:	6803      	ldr	r3, [r0, #0]
 8008396:	f013 0207 	ands.w	r2, r3, #7
 800839a:	d00c      	beq.n	80083b6 <__lo0bits+0x22>
 800839c:	07d9      	lsls	r1, r3, #31
 800839e:	d422      	bmi.n	80083e6 <__lo0bits+0x52>
 80083a0:	079a      	lsls	r2, r3, #30
 80083a2:	bf49      	itett	mi
 80083a4:	085b      	lsrmi	r3, r3, #1
 80083a6:	089b      	lsrpl	r3, r3, #2
 80083a8:	6003      	strmi	r3, [r0, #0]
 80083aa:	2201      	movmi	r2, #1
 80083ac:	bf5c      	itt	pl
 80083ae:	6003      	strpl	r3, [r0, #0]
 80083b0:	2202      	movpl	r2, #2
 80083b2:	4610      	mov	r0, r2
 80083b4:	4770      	bx	lr
 80083b6:	b299      	uxth	r1, r3
 80083b8:	b909      	cbnz	r1, 80083be <__lo0bits+0x2a>
 80083ba:	0c1b      	lsrs	r3, r3, #16
 80083bc:	2210      	movs	r2, #16
 80083be:	b2d9      	uxtb	r1, r3
 80083c0:	b909      	cbnz	r1, 80083c6 <__lo0bits+0x32>
 80083c2:	3208      	adds	r2, #8
 80083c4:	0a1b      	lsrs	r3, r3, #8
 80083c6:	0719      	lsls	r1, r3, #28
 80083c8:	bf04      	itt	eq
 80083ca:	091b      	lsreq	r3, r3, #4
 80083cc:	3204      	addeq	r2, #4
 80083ce:	0799      	lsls	r1, r3, #30
 80083d0:	bf04      	itt	eq
 80083d2:	089b      	lsreq	r3, r3, #2
 80083d4:	3202      	addeq	r2, #2
 80083d6:	07d9      	lsls	r1, r3, #31
 80083d8:	d403      	bmi.n	80083e2 <__lo0bits+0x4e>
 80083da:	085b      	lsrs	r3, r3, #1
 80083dc:	f102 0201 	add.w	r2, r2, #1
 80083e0:	d003      	beq.n	80083ea <__lo0bits+0x56>
 80083e2:	6003      	str	r3, [r0, #0]
 80083e4:	e7e5      	b.n	80083b2 <__lo0bits+0x1e>
 80083e6:	2200      	movs	r2, #0
 80083e8:	e7e3      	b.n	80083b2 <__lo0bits+0x1e>
 80083ea:	2220      	movs	r2, #32
 80083ec:	e7e1      	b.n	80083b2 <__lo0bits+0x1e>
	...

080083f0 <__i2b>:
 80083f0:	b510      	push	{r4, lr}
 80083f2:	460c      	mov	r4, r1
 80083f4:	2101      	movs	r1, #1
 80083f6:	f7ff ff05 	bl	8008204 <_Balloc>
 80083fa:	4602      	mov	r2, r0
 80083fc:	b928      	cbnz	r0, 800840a <__i2b+0x1a>
 80083fe:	4b05      	ldr	r3, [pc, #20]	; (8008414 <__i2b+0x24>)
 8008400:	4805      	ldr	r0, [pc, #20]	; (8008418 <__i2b+0x28>)
 8008402:	f240 1145 	movw	r1, #325	; 0x145
 8008406:	f000 fcb7 	bl	8008d78 <__assert_func>
 800840a:	2301      	movs	r3, #1
 800840c:	6144      	str	r4, [r0, #20]
 800840e:	6103      	str	r3, [r0, #16]
 8008410:	bd10      	pop	{r4, pc}
 8008412:	bf00      	nop
 8008414:	08031d68 	.word	0x08031d68
 8008418:	08031d79 	.word	0x08031d79

0800841c <__multiply>:
 800841c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008420:	4691      	mov	r9, r2
 8008422:	690a      	ldr	r2, [r1, #16]
 8008424:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008428:	429a      	cmp	r2, r3
 800842a:	bfb8      	it	lt
 800842c:	460b      	movlt	r3, r1
 800842e:	460c      	mov	r4, r1
 8008430:	bfbc      	itt	lt
 8008432:	464c      	movlt	r4, r9
 8008434:	4699      	movlt	r9, r3
 8008436:	6927      	ldr	r7, [r4, #16]
 8008438:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800843c:	68a3      	ldr	r3, [r4, #8]
 800843e:	6861      	ldr	r1, [r4, #4]
 8008440:	eb07 060a 	add.w	r6, r7, sl
 8008444:	42b3      	cmp	r3, r6
 8008446:	b085      	sub	sp, #20
 8008448:	bfb8      	it	lt
 800844a:	3101      	addlt	r1, #1
 800844c:	f7ff feda 	bl	8008204 <_Balloc>
 8008450:	b930      	cbnz	r0, 8008460 <__multiply+0x44>
 8008452:	4602      	mov	r2, r0
 8008454:	4b44      	ldr	r3, [pc, #272]	; (8008568 <__multiply+0x14c>)
 8008456:	4845      	ldr	r0, [pc, #276]	; (800856c <__multiply+0x150>)
 8008458:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800845c:	f000 fc8c 	bl	8008d78 <__assert_func>
 8008460:	f100 0514 	add.w	r5, r0, #20
 8008464:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008468:	462b      	mov	r3, r5
 800846a:	2200      	movs	r2, #0
 800846c:	4543      	cmp	r3, r8
 800846e:	d321      	bcc.n	80084b4 <__multiply+0x98>
 8008470:	f104 0314 	add.w	r3, r4, #20
 8008474:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008478:	f109 0314 	add.w	r3, r9, #20
 800847c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008480:	9202      	str	r2, [sp, #8]
 8008482:	1b3a      	subs	r2, r7, r4
 8008484:	3a15      	subs	r2, #21
 8008486:	f022 0203 	bic.w	r2, r2, #3
 800848a:	3204      	adds	r2, #4
 800848c:	f104 0115 	add.w	r1, r4, #21
 8008490:	428f      	cmp	r7, r1
 8008492:	bf38      	it	cc
 8008494:	2204      	movcc	r2, #4
 8008496:	9201      	str	r2, [sp, #4]
 8008498:	9a02      	ldr	r2, [sp, #8]
 800849a:	9303      	str	r3, [sp, #12]
 800849c:	429a      	cmp	r2, r3
 800849e:	d80c      	bhi.n	80084ba <__multiply+0x9e>
 80084a0:	2e00      	cmp	r6, #0
 80084a2:	dd03      	ble.n	80084ac <__multiply+0x90>
 80084a4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d05b      	beq.n	8008564 <__multiply+0x148>
 80084ac:	6106      	str	r6, [r0, #16]
 80084ae:	b005      	add	sp, #20
 80084b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084b4:	f843 2b04 	str.w	r2, [r3], #4
 80084b8:	e7d8      	b.n	800846c <__multiply+0x50>
 80084ba:	f8b3 a000 	ldrh.w	sl, [r3]
 80084be:	f1ba 0f00 	cmp.w	sl, #0
 80084c2:	d024      	beq.n	800850e <__multiply+0xf2>
 80084c4:	f104 0e14 	add.w	lr, r4, #20
 80084c8:	46a9      	mov	r9, r5
 80084ca:	f04f 0c00 	mov.w	ip, #0
 80084ce:	f85e 2b04 	ldr.w	r2, [lr], #4
 80084d2:	f8d9 1000 	ldr.w	r1, [r9]
 80084d6:	fa1f fb82 	uxth.w	fp, r2
 80084da:	b289      	uxth	r1, r1
 80084dc:	fb0a 110b 	mla	r1, sl, fp, r1
 80084e0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80084e4:	f8d9 2000 	ldr.w	r2, [r9]
 80084e8:	4461      	add	r1, ip
 80084ea:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80084ee:	fb0a c20b 	mla	r2, sl, fp, ip
 80084f2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80084f6:	b289      	uxth	r1, r1
 80084f8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80084fc:	4577      	cmp	r7, lr
 80084fe:	f849 1b04 	str.w	r1, [r9], #4
 8008502:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008506:	d8e2      	bhi.n	80084ce <__multiply+0xb2>
 8008508:	9a01      	ldr	r2, [sp, #4]
 800850a:	f845 c002 	str.w	ip, [r5, r2]
 800850e:	9a03      	ldr	r2, [sp, #12]
 8008510:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008514:	3304      	adds	r3, #4
 8008516:	f1b9 0f00 	cmp.w	r9, #0
 800851a:	d021      	beq.n	8008560 <__multiply+0x144>
 800851c:	6829      	ldr	r1, [r5, #0]
 800851e:	f104 0c14 	add.w	ip, r4, #20
 8008522:	46ae      	mov	lr, r5
 8008524:	f04f 0a00 	mov.w	sl, #0
 8008528:	f8bc b000 	ldrh.w	fp, [ip]
 800852c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008530:	fb09 220b 	mla	r2, r9, fp, r2
 8008534:	4452      	add	r2, sl
 8008536:	b289      	uxth	r1, r1
 8008538:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800853c:	f84e 1b04 	str.w	r1, [lr], #4
 8008540:	f85c 1b04 	ldr.w	r1, [ip], #4
 8008544:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008548:	f8be 1000 	ldrh.w	r1, [lr]
 800854c:	fb09 110a 	mla	r1, r9, sl, r1
 8008550:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8008554:	4567      	cmp	r7, ip
 8008556:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800855a:	d8e5      	bhi.n	8008528 <__multiply+0x10c>
 800855c:	9a01      	ldr	r2, [sp, #4]
 800855e:	50a9      	str	r1, [r5, r2]
 8008560:	3504      	adds	r5, #4
 8008562:	e799      	b.n	8008498 <__multiply+0x7c>
 8008564:	3e01      	subs	r6, #1
 8008566:	e79b      	b.n	80084a0 <__multiply+0x84>
 8008568:	08031d68 	.word	0x08031d68
 800856c:	08031d79 	.word	0x08031d79

08008570 <__pow5mult>:
 8008570:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008574:	4615      	mov	r5, r2
 8008576:	f012 0203 	ands.w	r2, r2, #3
 800857a:	4606      	mov	r6, r0
 800857c:	460f      	mov	r7, r1
 800857e:	d007      	beq.n	8008590 <__pow5mult+0x20>
 8008580:	4c25      	ldr	r4, [pc, #148]	; (8008618 <__pow5mult+0xa8>)
 8008582:	3a01      	subs	r2, #1
 8008584:	2300      	movs	r3, #0
 8008586:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800858a:	f7ff fe9d 	bl	80082c8 <__multadd>
 800858e:	4607      	mov	r7, r0
 8008590:	10ad      	asrs	r5, r5, #2
 8008592:	d03d      	beq.n	8008610 <__pow5mult+0xa0>
 8008594:	69f4      	ldr	r4, [r6, #28]
 8008596:	b97c      	cbnz	r4, 80085b8 <__pow5mult+0x48>
 8008598:	2010      	movs	r0, #16
 800859a:	f7ff fd7f 	bl	800809c <malloc>
 800859e:	4602      	mov	r2, r0
 80085a0:	61f0      	str	r0, [r6, #28]
 80085a2:	b928      	cbnz	r0, 80085b0 <__pow5mult+0x40>
 80085a4:	4b1d      	ldr	r3, [pc, #116]	; (800861c <__pow5mult+0xac>)
 80085a6:	481e      	ldr	r0, [pc, #120]	; (8008620 <__pow5mult+0xb0>)
 80085a8:	f240 11b3 	movw	r1, #435	; 0x1b3
 80085ac:	f000 fbe4 	bl	8008d78 <__assert_func>
 80085b0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80085b4:	6004      	str	r4, [r0, #0]
 80085b6:	60c4      	str	r4, [r0, #12]
 80085b8:	f8d6 801c 	ldr.w	r8, [r6, #28]
 80085bc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80085c0:	b94c      	cbnz	r4, 80085d6 <__pow5mult+0x66>
 80085c2:	f240 2171 	movw	r1, #625	; 0x271
 80085c6:	4630      	mov	r0, r6
 80085c8:	f7ff ff12 	bl	80083f0 <__i2b>
 80085cc:	2300      	movs	r3, #0
 80085ce:	f8c8 0008 	str.w	r0, [r8, #8]
 80085d2:	4604      	mov	r4, r0
 80085d4:	6003      	str	r3, [r0, #0]
 80085d6:	f04f 0900 	mov.w	r9, #0
 80085da:	07eb      	lsls	r3, r5, #31
 80085dc:	d50a      	bpl.n	80085f4 <__pow5mult+0x84>
 80085de:	4639      	mov	r1, r7
 80085e0:	4622      	mov	r2, r4
 80085e2:	4630      	mov	r0, r6
 80085e4:	f7ff ff1a 	bl	800841c <__multiply>
 80085e8:	4639      	mov	r1, r7
 80085ea:	4680      	mov	r8, r0
 80085ec:	4630      	mov	r0, r6
 80085ee:	f7ff fe49 	bl	8008284 <_Bfree>
 80085f2:	4647      	mov	r7, r8
 80085f4:	106d      	asrs	r5, r5, #1
 80085f6:	d00b      	beq.n	8008610 <__pow5mult+0xa0>
 80085f8:	6820      	ldr	r0, [r4, #0]
 80085fa:	b938      	cbnz	r0, 800860c <__pow5mult+0x9c>
 80085fc:	4622      	mov	r2, r4
 80085fe:	4621      	mov	r1, r4
 8008600:	4630      	mov	r0, r6
 8008602:	f7ff ff0b 	bl	800841c <__multiply>
 8008606:	6020      	str	r0, [r4, #0]
 8008608:	f8c0 9000 	str.w	r9, [r0]
 800860c:	4604      	mov	r4, r0
 800860e:	e7e4      	b.n	80085da <__pow5mult+0x6a>
 8008610:	4638      	mov	r0, r7
 8008612:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008616:	bf00      	nop
 8008618:	08031ec8 	.word	0x08031ec8
 800861c:	08031cf9 	.word	0x08031cf9
 8008620:	08031d79 	.word	0x08031d79

08008624 <__lshift>:
 8008624:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008628:	460c      	mov	r4, r1
 800862a:	6849      	ldr	r1, [r1, #4]
 800862c:	6923      	ldr	r3, [r4, #16]
 800862e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008632:	68a3      	ldr	r3, [r4, #8]
 8008634:	4607      	mov	r7, r0
 8008636:	4691      	mov	r9, r2
 8008638:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800863c:	f108 0601 	add.w	r6, r8, #1
 8008640:	42b3      	cmp	r3, r6
 8008642:	db0b      	blt.n	800865c <__lshift+0x38>
 8008644:	4638      	mov	r0, r7
 8008646:	f7ff fddd 	bl	8008204 <_Balloc>
 800864a:	4605      	mov	r5, r0
 800864c:	b948      	cbnz	r0, 8008662 <__lshift+0x3e>
 800864e:	4602      	mov	r2, r0
 8008650:	4b28      	ldr	r3, [pc, #160]	; (80086f4 <__lshift+0xd0>)
 8008652:	4829      	ldr	r0, [pc, #164]	; (80086f8 <__lshift+0xd4>)
 8008654:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8008658:	f000 fb8e 	bl	8008d78 <__assert_func>
 800865c:	3101      	adds	r1, #1
 800865e:	005b      	lsls	r3, r3, #1
 8008660:	e7ee      	b.n	8008640 <__lshift+0x1c>
 8008662:	2300      	movs	r3, #0
 8008664:	f100 0114 	add.w	r1, r0, #20
 8008668:	f100 0210 	add.w	r2, r0, #16
 800866c:	4618      	mov	r0, r3
 800866e:	4553      	cmp	r3, sl
 8008670:	db33      	blt.n	80086da <__lshift+0xb6>
 8008672:	6920      	ldr	r0, [r4, #16]
 8008674:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008678:	f104 0314 	add.w	r3, r4, #20
 800867c:	f019 091f 	ands.w	r9, r9, #31
 8008680:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008684:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008688:	d02b      	beq.n	80086e2 <__lshift+0xbe>
 800868a:	f1c9 0e20 	rsb	lr, r9, #32
 800868e:	468a      	mov	sl, r1
 8008690:	2200      	movs	r2, #0
 8008692:	6818      	ldr	r0, [r3, #0]
 8008694:	fa00 f009 	lsl.w	r0, r0, r9
 8008698:	4310      	orrs	r0, r2
 800869a:	f84a 0b04 	str.w	r0, [sl], #4
 800869e:	f853 2b04 	ldr.w	r2, [r3], #4
 80086a2:	459c      	cmp	ip, r3
 80086a4:	fa22 f20e 	lsr.w	r2, r2, lr
 80086a8:	d8f3      	bhi.n	8008692 <__lshift+0x6e>
 80086aa:	ebac 0304 	sub.w	r3, ip, r4
 80086ae:	3b15      	subs	r3, #21
 80086b0:	f023 0303 	bic.w	r3, r3, #3
 80086b4:	3304      	adds	r3, #4
 80086b6:	f104 0015 	add.w	r0, r4, #21
 80086ba:	4584      	cmp	ip, r0
 80086bc:	bf38      	it	cc
 80086be:	2304      	movcc	r3, #4
 80086c0:	50ca      	str	r2, [r1, r3]
 80086c2:	b10a      	cbz	r2, 80086c8 <__lshift+0xa4>
 80086c4:	f108 0602 	add.w	r6, r8, #2
 80086c8:	3e01      	subs	r6, #1
 80086ca:	4638      	mov	r0, r7
 80086cc:	612e      	str	r6, [r5, #16]
 80086ce:	4621      	mov	r1, r4
 80086d0:	f7ff fdd8 	bl	8008284 <_Bfree>
 80086d4:	4628      	mov	r0, r5
 80086d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086da:	f842 0f04 	str.w	r0, [r2, #4]!
 80086de:	3301      	adds	r3, #1
 80086e0:	e7c5      	b.n	800866e <__lshift+0x4a>
 80086e2:	3904      	subs	r1, #4
 80086e4:	f853 2b04 	ldr.w	r2, [r3], #4
 80086e8:	f841 2f04 	str.w	r2, [r1, #4]!
 80086ec:	459c      	cmp	ip, r3
 80086ee:	d8f9      	bhi.n	80086e4 <__lshift+0xc0>
 80086f0:	e7ea      	b.n	80086c8 <__lshift+0xa4>
 80086f2:	bf00      	nop
 80086f4:	08031d68 	.word	0x08031d68
 80086f8:	08031d79 	.word	0x08031d79

080086fc <__mcmp>:
 80086fc:	b530      	push	{r4, r5, lr}
 80086fe:	6902      	ldr	r2, [r0, #16]
 8008700:	690c      	ldr	r4, [r1, #16]
 8008702:	1b12      	subs	r2, r2, r4
 8008704:	d10e      	bne.n	8008724 <__mcmp+0x28>
 8008706:	f100 0314 	add.w	r3, r0, #20
 800870a:	3114      	adds	r1, #20
 800870c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008710:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008714:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008718:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800871c:	42a5      	cmp	r5, r4
 800871e:	d003      	beq.n	8008728 <__mcmp+0x2c>
 8008720:	d305      	bcc.n	800872e <__mcmp+0x32>
 8008722:	2201      	movs	r2, #1
 8008724:	4610      	mov	r0, r2
 8008726:	bd30      	pop	{r4, r5, pc}
 8008728:	4283      	cmp	r3, r0
 800872a:	d3f3      	bcc.n	8008714 <__mcmp+0x18>
 800872c:	e7fa      	b.n	8008724 <__mcmp+0x28>
 800872e:	f04f 32ff 	mov.w	r2, #4294967295
 8008732:	e7f7      	b.n	8008724 <__mcmp+0x28>

08008734 <__mdiff>:
 8008734:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008738:	460c      	mov	r4, r1
 800873a:	4606      	mov	r6, r0
 800873c:	4611      	mov	r1, r2
 800873e:	4620      	mov	r0, r4
 8008740:	4690      	mov	r8, r2
 8008742:	f7ff ffdb 	bl	80086fc <__mcmp>
 8008746:	1e05      	subs	r5, r0, #0
 8008748:	d110      	bne.n	800876c <__mdiff+0x38>
 800874a:	4629      	mov	r1, r5
 800874c:	4630      	mov	r0, r6
 800874e:	f7ff fd59 	bl	8008204 <_Balloc>
 8008752:	b930      	cbnz	r0, 8008762 <__mdiff+0x2e>
 8008754:	4b3a      	ldr	r3, [pc, #232]	; (8008840 <__mdiff+0x10c>)
 8008756:	4602      	mov	r2, r0
 8008758:	f240 2137 	movw	r1, #567	; 0x237
 800875c:	4839      	ldr	r0, [pc, #228]	; (8008844 <__mdiff+0x110>)
 800875e:	f000 fb0b 	bl	8008d78 <__assert_func>
 8008762:	2301      	movs	r3, #1
 8008764:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008768:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800876c:	bfa4      	itt	ge
 800876e:	4643      	movge	r3, r8
 8008770:	46a0      	movge	r8, r4
 8008772:	4630      	mov	r0, r6
 8008774:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008778:	bfa6      	itte	ge
 800877a:	461c      	movge	r4, r3
 800877c:	2500      	movge	r5, #0
 800877e:	2501      	movlt	r5, #1
 8008780:	f7ff fd40 	bl	8008204 <_Balloc>
 8008784:	b920      	cbnz	r0, 8008790 <__mdiff+0x5c>
 8008786:	4b2e      	ldr	r3, [pc, #184]	; (8008840 <__mdiff+0x10c>)
 8008788:	4602      	mov	r2, r0
 800878a:	f240 2145 	movw	r1, #581	; 0x245
 800878e:	e7e5      	b.n	800875c <__mdiff+0x28>
 8008790:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008794:	6926      	ldr	r6, [r4, #16]
 8008796:	60c5      	str	r5, [r0, #12]
 8008798:	f104 0914 	add.w	r9, r4, #20
 800879c:	f108 0514 	add.w	r5, r8, #20
 80087a0:	f100 0e14 	add.w	lr, r0, #20
 80087a4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80087a8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80087ac:	f108 0210 	add.w	r2, r8, #16
 80087b0:	46f2      	mov	sl, lr
 80087b2:	2100      	movs	r1, #0
 80087b4:	f859 3b04 	ldr.w	r3, [r9], #4
 80087b8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80087bc:	fa11 f88b 	uxtah	r8, r1, fp
 80087c0:	b299      	uxth	r1, r3
 80087c2:	0c1b      	lsrs	r3, r3, #16
 80087c4:	eba8 0801 	sub.w	r8, r8, r1
 80087c8:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80087cc:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80087d0:	fa1f f888 	uxth.w	r8, r8
 80087d4:	1419      	asrs	r1, r3, #16
 80087d6:	454e      	cmp	r6, r9
 80087d8:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80087dc:	f84a 3b04 	str.w	r3, [sl], #4
 80087e0:	d8e8      	bhi.n	80087b4 <__mdiff+0x80>
 80087e2:	1b33      	subs	r3, r6, r4
 80087e4:	3b15      	subs	r3, #21
 80087e6:	f023 0303 	bic.w	r3, r3, #3
 80087ea:	3304      	adds	r3, #4
 80087ec:	3415      	adds	r4, #21
 80087ee:	42a6      	cmp	r6, r4
 80087f0:	bf38      	it	cc
 80087f2:	2304      	movcc	r3, #4
 80087f4:	441d      	add	r5, r3
 80087f6:	4473      	add	r3, lr
 80087f8:	469e      	mov	lr, r3
 80087fa:	462e      	mov	r6, r5
 80087fc:	4566      	cmp	r6, ip
 80087fe:	d30e      	bcc.n	800881e <__mdiff+0xea>
 8008800:	f10c 0203 	add.w	r2, ip, #3
 8008804:	1b52      	subs	r2, r2, r5
 8008806:	f022 0203 	bic.w	r2, r2, #3
 800880a:	3d03      	subs	r5, #3
 800880c:	45ac      	cmp	ip, r5
 800880e:	bf38      	it	cc
 8008810:	2200      	movcc	r2, #0
 8008812:	4413      	add	r3, r2
 8008814:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8008818:	b17a      	cbz	r2, 800883a <__mdiff+0x106>
 800881a:	6107      	str	r7, [r0, #16]
 800881c:	e7a4      	b.n	8008768 <__mdiff+0x34>
 800881e:	f856 8b04 	ldr.w	r8, [r6], #4
 8008822:	fa11 f288 	uxtah	r2, r1, r8
 8008826:	1414      	asrs	r4, r2, #16
 8008828:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800882c:	b292      	uxth	r2, r2
 800882e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008832:	f84e 2b04 	str.w	r2, [lr], #4
 8008836:	1421      	asrs	r1, r4, #16
 8008838:	e7e0      	b.n	80087fc <__mdiff+0xc8>
 800883a:	3f01      	subs	r7, #1
 800883c:	e7ea      	b.n	8008814 <__mdiff+0xe0>
 800883e:	bf00      	nop
 8008840:	08031d68 	.word	0x08031d68
 8008844:	08031d79 	.word	0x08031d79

08008848 <__d2b>:
 8008848:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800884c:	460f      	mov	r7, r1
 800884e:	2101      	movs	r1, #1
 8008850:	ec59 8b10 	vmov	r8, r9, d0
 8008854:	4616      	mov	r6, r2
 8008856:	f7ff fcd5 	bl	8008204 <_Balloc>
 800885a:	4604      	mov	r4, r0
 800885c:	b930      	cbnz	r0, 800886c <__d2b+0x24>
 800885e:	4602      	mov	r2, r0
 8008860:	4b24      	ldr	r3, [pc, #144]	; (80088f4 <__d2b+0xac>)
 8008862:	4825      	ldr	r0, [pc, #148]	; (80088f8 <__d2b+0xb0>)
 8008864:	f240 310f 	movw	r1, #783	; 0x30f
 8008868:	f000 fa86 	bl	8008d78 <__assert_func>
 800886c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008870:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008874:	bb2d      	cbnz	r5, 80088c2 <__d2b+0x7a>
 8008876:	9301      	str	r3, [sp, #4]
 8008878:	f1b8 0300 	subs.w	r3, r8, #0
 800887c:	d026      	beq.n	80088cc <__d2b+0x84>
 800887e:	4668      	mov	r0, sp
 8008880:	9300      	str	r3, [sp, #0]
 8008882:	f7ff fd87 	bl	8008394 <__lo0bits>
 8008886:	e9dd 1200 	ldrd	r1, r2, [sp]
 800888a:	b1e8      	cbz	r0, 80088c8 <__d2b+0x80>
 800888c:	f1c0 0320 	rsb	r3, r0, #32
 8008890:	fa02 f303 	lsl.w	r3, r2, r3
 8008894:	430b      	orrs	r3, r1
 8008896:	40c2      	lsrs	r2, r0
 8008898:	6163      	str	r3, [r4, #20]
 800889a:	9201      	str	r2, [sp, #4]
 800889c:	9b01      	ldr	r3, [sp, #4]
 800889e:	61a3      	str	r3, [r4, #24]
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	bf14      	ite	ne
 80088a4:	2202      	movne	r2, #2
 80088a6:	2201      	moveq	r2, #1
 80088a8:	6122      	str	r2, [r4, #16]
 80088aa:	b1bd      	cbz	r5, 80088dc <__d2b+0x94>
 80088ac:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80088b0:	4405      	add	r5, r0
 80088b2:	603d      	str	r5, [r7, #0]
 80088b4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80088b8:	6030      	str	r0, [r6, #0]
 80088ba:	4620      	mov	r0, r4
 80088bc:	b003      	add	sp, #12
 80088be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80088c2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80088c6:	e7d6      	b.n	8008876 <__d2b+0x2e>
 80088c8:	6161      	str	r1, [r4, #20]
 80088ca:	e7e7      	b.n	800889c <__d2b+0x54>
 80088cc:	a801      	add	r0, sp, #4
 80088ce:	f7ff fd61 	bl	8008394 <__lo0bits>
 80088d2:	9b01      	ldr	r3, [sp, #4]
 80088d4:	6163      	str	r3, [r4, #20]
 80088d6:	3020      	adds	r0, #32
 80088d8:	2201      	movs	r2, #1
 80088da:	e7e5      	b.n	80088a8 <__d2b+0x60>
 80088dc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80088e0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80088e4:	6038      	str	r0, [r7, #0]
 80088e6:	6918      	ldr	r0, [r3, #16]
 80088e8:	f7ff fd34 	bl	8008354 <__hi0bits>
 80088ec:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80088f0:	e7e2      	b.n	80088b8 <__d2b+0x70>
 80088f2:	bf00      	nop
 80088f4:	08031d68 	.word	0x08031d68
 80088f8:	08031d79 	.word	0x08031d79

080088fc <__ssputs_r>:
 80088fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008900:	688e      	ldr	r6, [r1, #8]
 8008902:	461f      	mov	r7, r3
 8008904:	42be      	cmp	r6, r7
 8008906:	680b      	ldr	r3, [r1, #0]
 8008908:	4682      	mov	sl, r0
 800890a:	460c      	mov	r4, r1
 800890c:	4690      	mov	r8, r2
 800890e:	d82c      	bhi.n	800896a <__ssputs_r+0x6e>
 8008910:	898a      	ldrh	r2, [r1, #12]
 8008912:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008916:	d026      	beq.n	8008966 <__ssputs_r+0x6a>
 8008918:	6965      	ldr	r5, [r4, #20]
 800891a:	6909      	ldr	r1, [r1, #16]
 800891c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008920:	eba3 0901 	sub.w	r9, r3, r1
 8008924:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008928:	1c7b      	adds	r3, r7, #1
 800892a:	444b      	add	r3, r9
 800892c:	106d      	asrs	r5, r5, #1
 800892e:	429d      	cmp	r5, r3
 8008930:	bf38      	it	cc
 8008932:	461d      	movcc	r5, r3
 8008934:	0553      	lsls	r3, r2, #21
 8008936:	d527      	bpl.n	8008988 <__ssputs_r+0x8c>
 8008938:	4629      	mov	r1, r5
 800893a:	f7ff fbd7 	bl	80080ec <_malloc_r>
 800893e:	4606      	mov	r6, r0
 8008940:	b360      	cbz	r0, 800899c <__ssputs_r+0xa0>
 8008942:	6921      	ldr	r1, [r4, #16]
 8008944:	464a      	mov	r2, r9
 8008946:	f000 fa09 	bl	8008d5c <memcpy>
 800894a:	89a3      	ldrh	r3, [r4, #12]
 800894c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008950:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008954:	81a3      	strh	r3, [r4, #12]
 8008956:	6126      	str	r6, [r4, #16]
 8008958:	6165      	str	r5, [r4, #20]
 800895a:	444e      	add	r6, r9
 800895c:	eba5 0509 	sub.w	r5, r5, r9
 8008960:	6026      	str	r6, [r4, #0]
 8008962:	60a5      	str	r5, [r4, #8]
 8008964:	463e      	mov	r6, r7
 8008966:	42be      	cmp	r6, r7
 8008968:	d900      	bls.n	800896c <__ssputs_r+0x70>
 800896a:	463e      	mov	r6, r7
 800896c:	6820      	ldr	r0, [r4, #0]
 800896e:	4632      	mov	r2, r6
 8008970:	4641      	mov	r1, r8
 8008972:	f000 f9c9 	bl	8008d08 <memmove>
 8008976:	68a3      	ldr	r3, [r4, #8]
 8008978:	1b9b      	subs	r3, r3, r6
 800897a:	60a3      	str	r3, [r4, #8]
 800897c:	6823      	ldr	r3, [r4, #0]
 800897e:	4433      	add	r3, r6
 8008980:	6023      	str	r3, [r4, #0]
 8008982:	2000      	movs	r0, #0
 8008984:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008988:	462a      	mov	r2, r5
 800898a:	f000 fa3b 	bl	8008e04 <_realloc_r>
 800898e:	4606      	mov	r6, r0
 8008990:	2800      	cmp	r0, #0
 8008992:	d1e0      	bne.n	8008956 <__ssputs_r+0x5a>
 8008994:	6921      	ldr	r1, [r4, #16]
 8008996:	4650      	mov	r0, sl
 8008998:	f7ff fb34 	bl	8008004 <_free_r>
 800899c:	230c      	movs	r3, #12
 800899e:	f8ca 3000 	str.w	r3, [sl]
 80089a2:	89a3      	ldrh	r3, [r4, #12]
 80089a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80089a8:	81a3      	strh	r3, [r4, #12]
 80089aa:	f04f 30ff 	mov.w	r0, #4294967295
 80089ae:	e7e9      	b.n	8008984 <__ssputs_r+0x88>

080089b0 <_svfiprintf_r>:
 80089b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089b4:	4698      	mov	r8, r3
 80089b6:	898b      	ldrh	r3, [r1, #12]
 80089b8:	061b      	lsls	r3, r3, #24
 80089ba:	b09d      	sub	sp, #116	; 0x74
 80089bc:	4607      	mov	r7, r0
 80089be:	460d      	mov	r5, r1
 80089c0:	4614      	mov	r4, r2
 80089c2:	d50e      	bpl.n	80089e2 <_svfiprintf_r+0x32>
 80089c4:	690b      	ldr	r3, [r1, #16]
 80089c6:	b963      	cbnz	r3, 80089e2 <_svfiprintf_r+0x32>
 80089c8:	2140      	movs	r1, #64	; 0x40
 80089ca:	f7ff fb8f 	bl	80080ec <_malloc_r>
 80089ce:	6028      	str	r0, [r5, #0]
 80089d0:	6128      	str	r0, [r5, #16]
 80089d2:	b920      	cbnz	r0, 80089de <_svfiprintf_r+0x2e>
 80089d4:	230c      	movs	r3, #12
 80089d6:	603b      	str	r3, [r7, #0]
 80089d8:	f04f 30ff 	mov.w	r0, #4294967295
 80089dc:	e0d0      	b.n	8008b80 <_svfiprintf_r+0x1d0>
 80089de:	2340      	movs	r3, #64	; 0x40
 80089e0:	616b      	str	r3, [r5, #20]
 80089e2:	2300      	movs	r3, #0
 80089e4:	9309      	str	r3, [sp, #36]	; 0x24
 80089e6:	2320      	movs	r3, #32
 80089e8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80089ec:	f8cd 800c 	str.w	r8, [sp, #12]
 80089f0:	2330      	movs	r3, #48	; 0x30
 80089f2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008b98 <_svfiprintf_r+0x1e8>
 80089f6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80089fa:	f04f 0901 	mov.w	r9, #1
 80089fe:	4623      	mov	r3, r4
 8008a00:	469a      	mov	sl, r3
 8008a02:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008a06:	b10a      	cbz	r2, 8008a0c <_svfiprintf_r+0x5c>
 8008a08:	2a25      	cmp	r2, #37	; 0x25
 8008a0a:	d1f9      	bne.n	8008a00 <_svfiprintf_r+0x50>
 8008a0c:	ebba 0b04 	subs.w	fp, sl, r4
 8008a10:	d00b      	beq.n	8008a2a <_svfiprintf_r+0x7a>
 8008a12:	465b      	mov	r3, fp
 8008a14:	4622      	mov	r2, r4
 8008a16:	4629      	mov	r1, r5
 8008a18:	4638      	mov	r0, r7
 8008a1a:	f7ff ff6f 	bl	80088fc <__ssputs_r>
 8008a1e:	3001      	adds	r0, #1
 8008a20:	f000 80a9 	beq.w	8008b76 <_svfiprintf_r+0x1c6>
 8008a24:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008a26:	445a      	add	r2, fp
 8008a28:	9209      	str	r2, [sp, #36]	; 0x24
 8008a2a:	f89a 3000 	ldrb.w	r3, [sl]
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	f000 80a1 	beq.w	8008b76 <_svfiprintf_r+0x1c6>
 8008a34:	2300      	movs	r3, #0
 8008a36:	f04f 32ff 	mov.w	r2, #4294967295
 8008a3a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008a3e:	f10a 0a01 	add.w	sl, sl, #1
 8008a42:	9304      	str	r3, [sp, #16]
 8008a44:	9307      	str	r3, [sp, #28]
 8008a46:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008a4a:	931a      	str	r3, [sp, #104]	; 0x68
 8008a4c:	4654      	mov	r4, sl
 8008a4e:	2205      	movs	r2, #5
 8008a50:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a54:	4850      	ldr	r0, [pc, #320]	; (8008b98 <_svfiprintf_r+0x1e8>)
 8008a56:	f7f7 fbbb 	bl	80001d0 <memchr>
 8008a5a:	9a04      	ldr	r2, [sp, #16]
 8008a5c:	b9d8      	cbnz	r0, 8008a96 <_svfiprintf_r+0xe6>
 8008a5e:	06d0      	lsls	r0, r2, #27
 8008a60:	bf44      	itt	mi
 8008a62:	2320      	movmi	r3, #32
 8008a64:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008a68:	0711      	lsls	r1, r2, #28
 8008a6a:	bf44      	itt	mi
 8008a6c:	232b      	movmi	r3, #43	; 0x2b
 8008a6e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008a72:	f89a 3000 	ldrb.w	r3, [sl]
 8008a76:	2b2a      	cmp	r3, #42	; 0x2a
 8008a78:	d015      	beq.n	8008aa6 <_svfiprintf_r+0xf6>
 8008a7a:	9a07      	ldr	r2, [sp, #28]
 8008a7c:	4654      	mov	r4, sl
 8008a7e:	2000      	movs	r0, #0
 8008a80:	f04f 0c0a 	mov.w	ip, #10
 8008a84:	4621      	mov	r1, r4
 8008a86:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008a8a:	3b30      	subs	r3, #48	; 0x30
 8008a8c:	2b09      	cmp	r3, #9
 8008a8e:	d94d      	bls.n	8008b2c <_svfiprintf_r+0x17c>
 8008a90:	b1b0      	cbz	r0, 8008ac0 <_svfiprintf_r+0x110>
 8008a92:	9207      	str	r2, [sp, #28]
 8008a94:	e014      	b.n	8008ac0 <_svfiprintf_r+0x110>
 8008a96:	eba0 0308 	sub.w	r3, r0, r8
 8008a9a:	fa09 f303 	lsl.w	r3, r9, r3
 8008a9e:	4313      	orrs	r3, r2
 8008aa0:	9304      	str	r3, [sp, #16]
 8008aa2:	46a2      	mov	sl, r4
 8008aa4:	e7d2      	b.n	8008a4c <_svfiprintf_r+0x9c>
 8008aa6:	9b03      	ldr	r3, [sp, #12]
 8008aa8:	1d19      	adds	r1, r3, #4
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	9103      	str	r1, [sp, #12]
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	bfbb      	ittet	lt
 8008ab2:	425b      	neglt	r3, r3
 8008ab4:	f042 0202 	orrlt.w	r2, r2, #2
 8008ab8:	9307      	strge	r3, [sp, #28]
 8008aba:	9307      	strlt	r3, [sp, #28]
 8008abc:	bfb8      	it	lt
 8008abe:	9204      	strlt	r2, [sp, #16]
 8008ac0:	7823      	ldrb	r3, [r4, #0]
 8008ac2:	2b2e      	cmp	r3, #46	; 0x2e
 8008ac4:	d10c      	bne.n	8008ae0 <_svfiprintf_r+0x130>
 8008ac6:	7863      	ldrb	r3, [r4, #1]
 8008ac8:	2b2a      	cmp	r3, #42	; 0x2a
 8008aca:	d134      	bne.n	8008b36 <_svfiprintf_r+0x186>
 8008acc:	9b03      	ldr	r3, [sp, #12]
 8008ace:	1d1a      	adds	r2, r3, #4
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	9203      	str	r2, [sp, #12]
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	bfb8      	it	lt
 8008ad8:	f04f 33ff 	movlt.w	r3, #4294967295
 8008adc:	3402      	adds	r4, #2
 8008ade:	9305      	str	r3, [sp, #20]
 8008ae0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8008ba8 <_svfiprintf_r+0x1f8>
 8008ae4:	7821      	ldrb	r1, [r4, #0]
 8008ae6:	2203      	movs	r2, #3
 8008ae8:	4650      	mov	r0, sl
 8008aea:	f7f7 fb71 	bl	80001d0 <memchr>
 8008aee:	b138      	cbz	r0, 8008b00 <_svfiprintf_r+0x150>
 8008af0:	9b04      	ldr	r3, [sp, #16]
 8008af2:	eba0 000a 	sub.w	r0, r0, sl
 8008af6:	2240      	movs	r2, #64	; 0x40
 8008af8:	4082      	lsls	r2, r0
 8008afa:	4313      	orrs	r3, r2
 8008afc:	3401      	adds	r4, #1
 8008afe:	9304      	str	r3, [sp, #16]
 8008b00:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b04:	4825      	ldr	r0, [pc, #148]	; (8008b9c <_svfiprintf_r+0x1ec>)
 8008b06:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008b0a:	2206      	movs	r2, #6
 8008b0c:	f7f7 fb60 	bl	80001d0 <memchr>
 8008b10:	2800      	cmp	r0, #0
 8008b12:	d038      	beq.n	8008b86 <_svfiprintf_r+0x1d6>
 8008b14:	4b22      	ldr	r3, [pc, #136]	; (8008ba0 <_svfiprintf_r+0x1f0>)
 8008b16:	bb1b      	cbnz	r3, 8008b60 <_svfiprintf_r+0x1b0>
 8008b18:	9b03      	ldr	r3, [sp, #12]
 8008b1a:	3307      	adds	r3, #7
 8008b1c:	f023 0307 	bic.w	r3, r3, #7
 8008b20:	3308      	adds	r3, #8
 8008b22:	9303      	str	r3, [sp, #12]
 8008b24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b26:	4433      	add	r3, r6
 8008b28:	9309      	str	r3, [sp, #36]	; 0x24
 8008b2a:	e768      	b.n	80089fe <_svfiprintf_r+0x4e>
 8008b2c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008b30:	460c      	mov	r4, r1
 8008b32:	2001      	movs	r0, #1
 8008b34:	e7a6      	b.n	8008a84 <_svfiprintf_r+0xd4>
 8008b36:	2300      	movs	r3, #0
 8008b38:	3401      	adds	r4, #1
 8008b3a:	9305      	str	r3, [sp, #20]
 8008b3c:	4619      	mov	r1, r3
 8008b3e:	f04f 0c0a 	mov.w	ip, #10
 8008b42:	4620      	mov	r0, r4
 8008b44:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008b48:	3a30      	subs	r2, #48	; 0x30
 8008b4a:	2a09      	cmp	r2, #9
 8008b4c:	d903      	bls.n	8008b56 <_svfiprintf_r+0x1a6>
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d0c6      	beq.n	8008ae0 <_svfiprintf_r+0x130>
 8008b52:	9105      	str	r1, [sp, #20]
 8008b54:	e7c4      	b.n	8008ae0 <_svfiprintf_r+0x130>
 8008b56:	fb0c 2101 	mla	r1, ip, r1, r2
 8008b5a:	4604      	mov	r4, r0
 8008b5c:	2301      	movs	r3, #1
 8008b5e:	e7f0      	b.n	8008b42 <_svfiprintf_r+0x192>
 8008b60:	ab03      	add	r3, sp, #12
 8008b62:	9300      	str	r3, [sp, #0]
 8008b64:	462a      	mov	r2, r5
 8008b66:	4b0f      	ldr	r3, [pc, #60]	; (8008ba4 <_svfiprintf_r+0x1f4>)
 8008b68:	a904      	add	r1, sp, #16
 8008b6a:	4638      	mov	r0, r7
 8008b6c:	f7fd fe2e 	bl	80067cc <_printf_float>
 8008b70:	1c42      	adds	r2, r0, #1
 8008b72:	4606      	mov	r6, r0
 8008b74:	d1d6      	bne.n	8008b24 <_svfiprintf_r+0x174>
 8008b76:	89ab      	ldrh	r3, [r5, #12]
 8008b78:	065b      	lsls	r3, r3, #25
 8008b7a:	f53f af2d 	bmi.w	80089d8 <_svfiprintf_r+0x28>
 8008b7e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008b80:	b01d      	add	sp, #116	; 0x74
 8008b82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b86:	ab03      	add	r3, sp, #12
 8008b88:	9300      	str	r3, [sp, #0]
 8008b8a:	462a      	mov	r2, r5
 8008b8c:	4b05      	ldr	r3, [pc, #20]	; (8008ba4 <_svfiprintf_r+0x1f4>)
 8008b8e:	a904      	add	r1, sp, #16
 8008b90:	4638      	mov	r0, r7
 8008b92:	f7fe f8bf 	bl	8006d14 <_printf_i>
 8008b96:	e7eb      	b.n	8008b70 <_svfiprintf_r+0x1c0>
 8008b98:	08031ed4 	.word	0x08031ed4
 8008b9c:	08031ede 	.word	0x08031ede
 8008ba0:	080067cd 	.word	0x080067cd
 8008ba4:	080088fd 	.word	0x080088fd
 8008ba8:	08031eda 	.word	0x08031eda

08008bac <__sflush_r>:
 8008bac:	898a      	ldrh	r2, [r1, #12]
 8008bae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008bb2:	4605      	mov	r5, r0
 8008bb4:	0710      	lsls	r0, r2, #28
 8008bb6:	460c      	mov	r4, r1
 8008bb8:	d458      	bmi.n	8008c6c <__sflush_r+0xc0>
 8008bba:	684b      	ldr	r3, [r1, #4]
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	dc05      	bgt.n	8008bcc <__sflush_r+0x20>
 8008bc0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	dc02      	bgt.n	8008bcc <__sflush_r+0x20>
 8008bc6:	2000      	movs	r0, #0
 8008bc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008bcc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008bce:	2e00      	cmp	r6, #0
 8008bd0:	d0f9      	beq.n	8008bc6 <__sflush_r+0x1a>
 8008bd2:	2300      	movs	r3, #0
 8008bd4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008bd8:	682f      	ldr	r7, [r5, #0]
 8008bda:	6a21      	ldr	r1, [r4, #32]
 8008bdc:	602b      	str	r3, [r5, #0]
 8008bde:	d032      	beq.n	8008c46 <__sflush_r+0x9a>
 8008be0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008be2:	89a3      	ldrh	r3, [r4, #12]
 8008be4:	075a      	lsls	r2, r3, #29
 8008be6:	d505      	bpl.n	8008bf4 <__sflush_r+0x48>
 8008be8:	6863      	ldr	r3, [r4, #4]
 8008bea:	1ac0      	subs	r0, r0, r3
 8008bec:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008bee:	b10b      	cbz	r3, 8008bf4 <__sflush_r+0x48>
 8008bf0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008bf2:	1ac0      	subs	r0, r0, r3
 8008bf4:	2300      	movs	r3, #0
 8008bf6:	4602      	mov	r2, r0
 8008bf8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008bfa:	6a21      	ldr	r1, [r4, #32]
 8008bfc:	4628      	mov	r0, r5
 8008bfe:	47b0      	blx	r6
 8008c00:	1c43      	adds	r3, r0, #1
 8008c02:	89a3      	ldrh	r3, [r4, #12]
 8008c04:	d106      	bne.n	8008c14 <__sflush_r+0x68>
 8008c06:	6829      	ldr	r1, [r5, #0]
 8008c08:	291d      	cmp	r1, #29
 8008c0a:	d82b      	bhi.n	8008c64 <__sflush_r+0xb8>
 8008c0c:	4a29      	ldr	r2, [pc, #164]	; (8008cb4 <__sflush_r+0x108>)
 8008c0e:	410a      	asrs	r2, r1
 8008c10:	07d6      	lsls	r6, r2, #31
 8008c12:	d427      	bmi.n	8008c64 <__sflush_r+0xb8>
 8008c14:	2200      	movs	r2, #0
 8008c16:	6062      	str	r2, [r4, #4]
 8008c18:	04d9      	lsls	r1, r3, #19
 8008c1a:	6922      	ldr	r2, [r4, #16]
 8008c1c:	6022      	str	r2, [r4, #0]
 8008c1e:	d504      	bpl.n	8008c2a <__sflush_r+0x7e>
 8008c20:	1c42      	adds	r2, r0, #1
 8008c22:	d101      	bne.n	8008c28 <__sflush_r+0x7c>
 8008c24:	682b      	ldr	r3, [r5, #0]
 8008c26:	b903      	cbnz	r3, 8008c2a <__sflush_r+0x7e>
 8008c28:	6560      	str	r0, [r4, #84]	; 0x54
 8008c2a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008c2c:	602f      	str	r7, [r5, #0]
 8008c2e:	2900      	cmp	r1, #0
 8008c30:	d0c9      	beq.n	8008bc6 <__sflush_r+0x1a>
 8008c32:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008c36:	4299      	cmp	r1, r3
 8008c38:	d002      	beq.n	8008c40 <__sflush_r+0x94>
 8008c3a:	4628      	mov	r0, r5
 8008c3c:	f7ff f9e2 	bl	8008004 <_free_r>
 8008c40:	2000      	movs	r0, #0
 8008c42:	6360      	str	r0, [r4, #52]	; 0x34
 8008c44:	e7c0      	b.n	8008bc8 <__sflush_r+0x1c>
 8008c46:	2301      	movs	r3, #1
 8008c48:	4628      	mov	r0, r5
 8008c4a:	47b0      	blx	r6
 8008c4c:	1c41      	adds	r1, r0, #1
 8008c4e:	d1c8      	bne.n	8008be2 <__sflush_r+0x36>
 8008c50:	682b      	ldr	r3, [r5, #0]
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d0c5      	beq.n	8008be2 <__sflush_r+0x36>
 8008c56:	2b1d      	cmp	r3, #29
 8008c58:	d001      	beq.n	8008c5e <__sflush_r+0xb2>
 8008c5a:	2b16      	cmp	r3, #22
 8008c5c:	d101      	bne.n	8008c62 <__sflush_r+0xb6>
 8008c5e:	602f      	str	r7, [r5, #0]
 8008c60:	e7b1      	b.n	8008bc6 <__sflush_r+0x1a>
 8008c62:	89a3      	ldrh	r3, [r4, #12]
 8008c64:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008c68:	81a3      	strh	r3, [r4, #12]
 8008c6a:	e7ad      	b.n	8008bc8 <__sflush_r+0x1c>
 8008c6c:	690f      	ldr	r7, [r1, #16]
 8008c6e:	2f00      	cmp	r7, #0
 8008c70:	d0a9      	beq.n	8008bc6 <__sflush_r+0x1a>
 8008c72:	0793      	lsls	r3, r2, #30
 8008c74:	680e      	ldr	r6, [r1, #0]
 8008c76:	bf08      	it	eq
 8008c78:	694b      	ldreq	r3, [r1, #20]
 8008c7a:	600f      	str	r7, [r1, #0]
 8008c7c:	bf18      	it	ne
 8008c7e:	2300      	movne	r3, #0
 8008c80:	eba6 0807 	sub.w	r8, r6, r7
 8008c84:	608b      	str	r3, [r1, #8]
 8008c86:	f1b8 0f00 	cmp.w	r8, #0
 8008c8a:	dd9c      	ble.n	8008bc6 <__sflush_r+0x1a>
 8008c8c:	6a21      	ldr	r1, [r4, #32]
 8008c8e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008c90:	4643      	mov	r3, r8
 8008c92:	463a      	mov	r2, r7
 8008c94:	4628      	mov	r0, r5
 8008c96:	47b0      	blx	r6
 8008c98:	2800      	cmp	r0, #0
 8008c9a:	dc06      	bgt.n	8008caa <__sflush_r+0xfe>
 8008c9c:	89a3      	ldrh	r3, [r4, #12]
 8008c9e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008ca2:	81a3      	strh	r3, [r4, #12]
 8008ca4:	f04f 30ff 	mov.w	r0, #4294967295
 8008ca8:	e78e      	b.n	8008bc8 <__sflush_r+0x1c>
 8008caa:	4407      	add	r7, r0
 8008cac:	eba8 0800 	sub.w	r8, r8, r0
 8008cb0:	e7e9      	b.n	8008c86 <__sflush_r+0xda>
 8008cb2:	bf00      	nop
 8008cb4:	dfbffffe 	.word	0xdfbffffe

08008cb8 <_fflush_r>:
 8008cb8:	b538      	push	{r3, r4, r5, lr}
 8008cba:	690b      	ldr	r3, [r1, #16]
 8008cbc:	4605      	mov	r5, r0
 8008cbe:	460c      	mov	r4, r1
 8008cc0:	b913      	cbnz	r3, 8008cc8 <_fflush_r+0x10>
 8008cc2:	2500      	movs	r5, #0
 8008cc4:	4628      	mov	r0, r5
 8008cc6:	bd38      	pop	{r3, r4, r5, pc}
 8008cc8:	b118      	cbz	r0, 8008cd2 <_fflush_r+0x1a>
 8008cca:	6a03      	ldr	r3, [r0, #32]
 8008ccc:	b90b      	cbnz	r3, 8008cd2 <_fflush_r+0x1a>
 8008cce:	f7fe f9cf 	bl	8007070 <__sinit>
 8008cd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d0f3      	beq.n	8008cc2 <_fflush_r+0xa>
 8008cda:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008cdc:	07d0      	lsls	r0, r2, #31
 8008cde:	d404      	bmi.n	8008cea <_fflush_r+0x32>
 8008ce0:	0599      	lsls	r1, r3, #22
 8008ce2:	d402      	bmi.n	8008cea <_fflush_r+0x32>
 8008ce4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008ce6:	f7fe fb0e 	bl	8007306 <__retarget_lock_acquire_recursive>
 8008cea:	4628      	mov	r0, r5
 8008cec:	4621      	mov	r1, r4
 8008cee:	f7ff ff5d 	bl	8008bac <__sflush_r>
 8008cf2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008cf4:	07da      	lsls	r2, r3, #31
 8008cf6:	4605      	mov	r5, r0
 8008cf8:	d4e4      	bmi.n	8008cc4 <_fflush_r+0xc>
 8008cfa:	89a3      	ldrh	r3, [r4, #12]
 8008cfc:	059b      	lsls	r3, r3, #22
 8008cfe:	d4e1      	bmi.n	8008cc4 <_fflush_r+0xc>
 8008d00:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008d02:	f7fe fb01 	bl	8007308 <__retarget_lock_release_recursive>
 8008d06:	e7dd      	b.n	8008cc4 <_fflush_r+0xc>

08008d08 <memmove>:
 8008d08:	4288      	cmp	r0, r1
 8008d0a:	b510      	push	{r4, lr}
 8008d0c:	eb01 0402 	add.w	r4, r1, r2
 8008d10:	d902      	bls.n	8008d18 <memmove+0x10>
 8008d12:	4284      	cmp	r4, r0
 8008d14:	4623      	mov	r3, r4
 8008d16:	d807      	bhi.n	8008d28 <memmove+0x20>
 8008d18:	1e43      	subs	r3, r0, #1
 8008d1a:	42a1      	cmp	r1, r4
 8008d1c:	d008      	beq.n	8008d30 <memmove+0x28>
 8008d1e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008d22:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008d26:	e7f8      	b.n	8008d1a <memmove+0x12>
 8008d28:	4402      	add	r2, r0
 8008d2a:	4601      	mov	r1, r0
 8008d2c:	428a      	cmp	r2, r1
 8008d2e:	d100      	bne.n	8008d32 <memmove+0x2a>
 8008d30:	bd10      	pop	{r4, pc}
 8008d32:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008d36:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008d3a:	e7f7      	b.n	8008d2c <memmove+0x24>

08008d3c <_sbrk_r>:
 8008d3c:	b538      	push	{r3, r4, r5, lr}
 8008d3e:	4d06      	ldr	r5, [pc, #24]	; (8008d58 <_sbrk_r+0x1c>)
 8008d40:	2300      	movs	r3, #0
 8008d42:	4604      	mov	r4, r0
 8008d44:	4608      	mov	r0, r1
 8008d46:	602b      	str	r3, [r5, #0]
 8008d48:	f7fa fd42 	bl	80037d0 <_sbrk>
 8008d4c:	1c43      	adds	r3, r0, #1
 8008d4e:	d102      	bne.n	8008d56 <_sbrk_r+0x1a>
 8008d50:	682b      	ldr	r3, [r5, #0]
 8008d52:	b103      	cbz	r3, 8008d56 <_sbrk_r+0x1a>
 8008d54:	6023      	str	r3, [r4, #0]
 8008d56:	bd38      	pop	{r3, r4, r5, pc}
 8008d58:	200006d8 	.word	0x200006d8

08008d5c <memcpy>:
 8008d5c:	440a      	add	r2, r1
 8008d5e:	4291      	cmp	r1, r2
 8008d60:	f100 33ff 	add.w	r3, r0, #4294967295
 8008d64:	d100      	bne.n	8008d68 <memcpy+0xc>
 8008d66:	4770      	bx	lr
 8008d68:	b510      	push	{r4, lr}
 8008d6a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008d6e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008d72:	4291      	cmp	r1, r2
 8008d74:	d1f9      	bne.n	8008d6a <memcpy+0xe>
 8008d76:	bd10      	pop	{r4, pc}

08008d78 <__assert_func>:
 8008d78:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008d7a:	4614      	mov	r4, r2
 8008d7c:	461a      	mov	r2, r3
 8008d7e:	4b09      	ldr	r3, [pc, #36]	; (8008da4 <__assert_func+0x2c>)
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	4605      	mov	r5, r0
 8008d84:	68d8      	ldr	r0, [r3, #12]
 8008d86:	b14c      	cbz	r4, 8008d9c <__assert_func+0x24>
 8008d88:	4b07      	ldr	r3, [pc, #28]	; (8008da8 <__assert_func+0x30>)
 8008d8a:	9100      	str	r1, [sp, #0]
 8008d8c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008d90:	4906      	ldr	r1, [pc, #24]	; (8008dac <__assert_func+0x34>)
 8008d92:	462b      	mov	r3, r5
 8008d94:	f000 f872 	bl	8008e7c <fiprintf>
 8008d98:	f000 f882 	bl	8008ea0 <abort>
 8008d9c:	4b04      	ldr	r3, [pc, #16]	; (8008db0 <__assert_func+0x38>)
 8008d9e:	461c      	mov	r4, r3
 8008da0:	e7f3      	b.n	8008d8a <__assert_func+0x12>
 8008da2:	bf00      	nop
 8008da4:	2000006c 	.word	0x2000006c
 8008da8:	08031eef 	.word	0x08031eef
 8008dac:	08031efc 	.word	0x08031efc
 8008db0:	08031f2a 	.word	0x08031f2a

08008db4 <_calloc_r>:
 8008db4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008db6:	fba1 2402 	umull	r2, r4, r1, r2
 8008dba:	b94c      	cbnz	r4, 8008dd0 <_calloc_r+0x1c>
 8008dbc:	4611      	mov	r1, r2
 8008dbe:	9201      	str	r2, [sp, #4]
 8008dc0:	f7ff f994 	bl	80080ec <_malloc_r>
 8008dc4:	9a01      	ldr	r2, [sp, #4]
 8008dc6:	4605      	mov	r5, r0
 8008dc8:	b930      	cbnz	r0, 8008dd8 <_calloc_r+0x24>
 8008dca:	4628      	mov	r0, r5
 8008dcc:	b003      	add	sp, #12
 8008dce:	bd30      	pop	{r4, r5, pc}
 8008dd0:	220c      	movs	r2, #12
 8008dd2:	6002      	str	r2, [r0, #0]
 8008dd4:	2500      	movs	r5, #0
 8008dd6:	e7f8      	b.n	8008dca <_calloc_r+0x16>
 8008dd8:	4621      	mov	r1, r4
 8008dda:	f7fe fa16 	bl	800720a <memset>
 8008dde:	e7f4      	b.n	8008dca <_calloc_r+0x16>

08008de0 <__ascii_mbtowc>:
 8008de0:	b082      	sub	sp, #8
 8008de2:	b901      	cbnz	r1, 8008de6 <__ascii_mbtowc+0x6>
 8008de4:	a901      	add	r1, sp, #4
 8008de6:	b142      	cbz	r2, 8008dfa <__ascii_mbtowc+0x1a>
 8008de8:	b14b      	cbz	r3, 8008dfe <__ascii_mbtowc+0x1e>
 8008dea:	7813      	ldrb	r3, [r2, #0]
 8008dec:	600b      	str	r3, [r1, #0]
 8008dee:	7812      	ldrb	r2, [r2, #0]
 8008df0:	1e10      	subs	r0, r2, #0
 8008df2:	bf18      	it	ne
 8008df4:	2001      	movne	r0, #1
 8008df6:	b002      	add	sp, #8
 8008df8:	4770      	bx	lr
 8008dfa:	4610      	mov	r0, r2
 8008dfc:	e7fb      	b.n	8008df6 <__ascii_mbtowc+0x16>
 8008dfe:	f06f 0001 	mvn.w	r0, #1
 8008e02:	e7f8      	b.n	8008df6 <__ascii_mbtowc+0x16>

08008e04 <_realloc_r>:
 8008e04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e08:	4680      	mov	r8, r0
 8008e0a:	4614      	mov	r4, r2
 8008e0c:	460e      	mov	r6, r1
 8008e0e:	b921      	cbnz	r1, 8008e1a <_realloc_r+0x16>
 8008e10:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008e14:	4611      	mov	r1, r2
 8008e16:	f7ff b969 	b.w	80080ec <_malloc_r>
 8008e1a:	b92a      	cbnz	r2, 8008e28 <_realloc_r+0x24>
 8008e1c:	f7ff f8f2 	bl	8008004 <_free_r>
 8008e20:	4625      	mov	r5, r4
 8008e22:	4628      	mov	r0, r5
 8008e24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e28:	f000 f841 	bl	8008eae <_malloc_usable_size_r>
 8008e2c:	4284      	cmp	r4, r0
 8008e2e:	4607      	mov	r7, r0
 8008e30:	d802      	bhi.n	8008e38 <_realloc_r+0x34>
 8008e32:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008e36:	d812      	bhi.n	8008e5e <_realloc_r+0x5a>
 8008e38:	4621      	mov	r1, r4
 8008e3a:	4640      	mov	r0, r8
 8008e3c:	f7ff f956 	bl	80080ec <_malloc_r>
 8008e40:	4605      	mov	r5, r0
 8008e42:	2800      	cmp	r0, #0
 8008e44:	d0ed      	beq.n	8008e22 <_realloc_r+0x1e>
 8008e46:	42bc      	cmp	r4, r7
 8008e48:	4622      	mov	r2, r4
 8008e4a:	4631      	mov	r1, r6
 8008e4c:	bf28      	it	cs
 8008e4e:	463a      	movcs	r2, r7
 8008e50:	f7ff ff84 	bl	8008d5c <memcpy>
 8008e54:	4631      	mov	r1, r6
 8008e56:	4640      	mov	r0, r8
 8008e58:	f7ff f8d4 	bl	8008004 <_free_r>
 8008e5c:	e7e1      	b.n	8008e22 <_realloc_r+0x1e>
 8008e5e:	4635      	mov	r5, r6
 8008e60:	e7df      	b.n	8008e22 <_realloc_r+0x1e>

08008e62 <__ascii_wctomb>:
 8008e62:	b149      	cbz	r1, 8008e78 <__ascii_wctomb+0x16>
 8008e64:	2aff      	cmp	r2, #255	; 0xff
 8008e66:	bf85      	ittet	hi
 8008e68:	238a      	movhi	r3, #138	; 0x8a
 8008e6a:	6003      	strhi	r3, [r0, #0]
 8008e6c:	700a      	strbls	r2, [r1, #0]
 8008e6e:	f04f 30ff 	movhi.w	r0, #4294967295
 8008e72:	bf98      	it	ls
 8008e74:	2001      	movls	r0, #1
 8008e76:	4770      	bx	lr
 8008e78:	4608      	mov	r0, r1
 8008e7a:	4770      	bx	lr

08008e7c <fiprintf>:
 8008e7c:	b40e      	push	{r1, r2, r3}
 8008e7e:	b503      	push	{r0, r1, lr}
 8008e80:	4601      	mov	r1, r0
 8008e82:	ab03      	add	r3, sp, #12
 8008e84:	4805      	ldr	r0, [pc, #20]	; (8008e9c <fiprintf+0x20>)
 8008e86:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e8a:	6800      	ldr	r0, [r0, #0]
 8008e8c:	9301      	str	r3, [sp, #4]
 8008e8e:	f000 f83f 	bl	8008f10 <_vfiprintf_r>
 8008e92:	b002      	add	sp, #8
 8008e94:	f85d eb04 	ldr.w	lr, [sp], #4
 8008e98:	b003      	add	sp, #12
 8008e9a:	4770      	bx	lr
 8008e9c:	2000006c 	.word	0x2000006c

08008ea0 <abort>:
 8008ea0:	b508      	push	{r3, lr}
 8008ea2:	2006      	movs	r0, #6
 8008ea4:	f000 fa0c 	bl	80092c0 <raise>
 8008ea8:	2001      	movs	r0, #1
 8008eaa:	f7fa fc19 	bl	80036e0 <_exit>

08008eae <_malloc_usable_size_r>:
 8008eae:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008eb2:	1f18      	subs	r0, r3, #4
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	bfbc      	itt	lt
 8008eb8:	580b      	ldrlt	r3, [r1, r0]
 8008eba:	18c0      	addlt	r0, r0, r3
 8008ebc:	4770      	bx	lr

08008ebe <__sfputc_r>:
 8008ebe:	6893      	ldr	r3, [r2, #8]
 8008ec0:	3b01      	subs	r3, #1
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	b410      	push	{r4}
 8008ec6:	6093      	str	r3, [r2, #8]
 8008ec8:	da08      	bge.n	8008edc <__sfputc_r+0x1e>
 8008eca:	6994      	ldr	r4, [r2, #24]
 8008ecc:	42a3      	cmp	r3, r4
 8008ece:	db01      	blt.n	8008ed4 <__sfputc_r+0x16>
 8008ed0:	290a      	cmp	r1, #10
 8008ed2:	d103      	bne.n	8008edc <__sfputc_r+0x1e>
 8008ed4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008ed8:	f000 b934 	b.w	8009144 <__swbuf_r>
 8008edc:	6813      	ldr	r3, [r2, #0]
 8008ede:	1c58      	adds	r0, r3, #1
 8008ee0:	6010      	str	r0, [r2, #0]
 8008ee2:	7019      	strb	r1, [r3, #0]
 8008ee4:	4608      	mov	r0, r1
 8008ee6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008eea:	4770      	bx	lr

08008eec <__sfputs_r>:
 8008eec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008eee:	4606      	mov	r6, r0
 8008ef0:	460f      	mov	r7, r1
 8008ef2:	4614      	mov	r4, r2
 8008ef4:	18d5      	adds	r5, r2, r3
 8008ef6:	42ac      	cmp	r4, r5
 8008ef8:	d101      	bne.n	8008efe <__sfputs_r+0x12>
 8008efa:	2000      	movs	r0, #0
 8008efc:	e007      	b.n	8008f0e <__sfputs_r+0x22>
 8008efe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f02:	463a      	mov	r2, r7
 8008f04:	4630      	mov	r0, r6
 8008f06:	f7ff ffda 	bl	8008ebe <__sfputc_r>
 8008f0a:	1c43      	adds	r3, r0, #1
 8008f0c:	d1f3      	bne.n	8008ef6 <__sfputs_r+0xa>
 8008f0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008f10 <_vfiprintf_r>:
 8008f10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f14:	460d      	mov	r5, r1
 8008f16:	b09d      	sub	sp, #116	; 0x74
 8008f18:	4614      	mov	r4, r2
 8008f1a:	4698      	mov	r8, r3
 8008f1c:	4606      	mov	r6, r0
 8008f1e:	b118      	cbz	r0, 8008f28 <_vfiprintf_r+0x18>
 8008f20:	6a03      	ldr	r3, [r0, #32]
 8008f22:	b90b      	cbnz	r3, 8008f28 <_vfiprintf_r+0x18>
 8008f24:	f7fe f8a4 	bl	8007070 <__sinit>
 8008f28:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008f2a:	07d9      	lsls	r1, r3, #31
 8008f2c:	d405      	bmi.n	8008f3a <_vfiprintf_r+0x2a>
 8008f2e:	89ab      	ldrh	r3, [r5, #12]
 8008f30:	059a      	lsls	r2, r3, #22
 8008f32:	d402      	bmi.n	8008f3a <_vfiprintf_r+0x2a>
 8008f34:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008f36:	f7fe f9e6 	bl	8007306 <__retarget_lock_acquire_recursive>
 8008f3a:	89ab      	ldrh	r3, [r5, #12]
 8008f3c:	071b      	lsls	r3, r3, #28
 8008f3e:	d501      	bpl.n	8008f44 <_vfiprintf_r+0x34>
 8008f40:	692b      	ldr	r3, [r5, #16]
 8008f42:	b99b      	cbnz	r3, 8008f6c <_vfiprintf_r+0x5c>
 8008f44:	4629      	mov	r1, r5
 8008f46:	4630      	mov	r0, r6
 8008f48:	f000 f93a 	bl	80091c0 <__swsetup_r>
 8008f4c:	b170      	cbz	r0, 8008f6c <_vfiprintf_r+0x5c>
 8008f4e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008f50:	07dc      	lsls	r4, r3, #31
 8008f52:	d504      	bpl.n	8008f5e <_vfiprintf_r+0x4e>
 8008f54:	f04f 30ff 	mov.w	r0, #4294967295
 8008f58:	b01d      	add	sp, #116	; 0x74
 8008f5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f5e:	89ab      	ldrh	r3, [r5, #12]
 8008f60:	0598      	lsls	r0, r3, #22
 8008f62:	d4f7      	bmi.n	8008f54 <_vfiprintf_r+0x44>
 8008f64:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008f66:	f7fe f9cf 	bl	8007308 <__retarget_lock_release_recursive>
 8008f6a:	e7f3      	b.n	8008f54 <_vfiprintf_r+0x44>
 8008f6c:	2300      	movs	r3, #0
 8008f6e:	9309      	str	r3, [sp, #36]	; 0x24
 8008f70:	2320      	movs	r3, #32
 8008f72:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008f76:	f8cd 800c 	str.w	r8, [sp, #12]
 8008f7a:	2330      	movs	r3, #48	; 0x30
 8008f7c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8009130 <_vfiprintf_r+0x220>
 8008f80:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008f84:	f04f 0901 	mov.w	r9, #1
 8008f88:	4623      	mov	r3, r4
 8008f8a:	469a      	mov	sl, r3
 8008f8c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008f90:	b10a      	cbz	r2, 8008f96 <_vfiprintf_r+0x86>
 8008f92:	2a25      	cmp	r2, #37	; 0x25
 8008f94:	d1f9      	bne.n	8008f8a <_vfiprintf_r+0x7a>
 8008f96:	ebba 0b04 	subs.w	fp, sl, r4
 8008f9a:	d00b      	beq.n	8008fb4 <_vfiprintf_r+0xa4>
 8008f9c:	465b      	mov	r3, fp
 8008f9e:	4622      	mov	r2, r4
 8008fa0:	4629      	mov	r1, r5
 8008fa2:	4630      	mov	r0, r6
 8008fa4:	f7ff ffa2 	bl	8008eec <__sfputs_r>
 8008fa8:	3001      	adds	r0, #1
 8008faa:	f000 80a9 	beq.w	8009100 <_vfiprintf_r+0x1f0>
 8008fae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008fb0:	445a      	add	r2, fp
 8008fb2:	9209      	str	r2, [sp, #36]	; 0x24
 8008fb4:	f89a 3000 	ldrb.w	r3, [sl]
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	f000 80a1 	beq.w	8009100 <_vfiprintf_r+0x1f0>
 8008fbe:	2300      	movs	r3, #0
 8008fc0:	f04f 32ff 	mov.w	r2, #4294967295
 8008fc4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008fc8:	f10a 0a01 	add.w	sl, sl, #1
 8008fcc:	9304      	str	r3, [sp, #16]
 8008fce:	9307      	str	r3, [sp, #28]
 8008fd0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008fd4:	931a      	str	r3, [sp, #104]	; 0x68
 8008fd6:	4654      	mov	r4, sl
 8008fd8:	2205      	movs	r2, #5
 8008fda:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008fde:	4854      	ldr	r0, [pc, #336]	; (8009130 <_vfiprintf_r+0x220>)
 8008fe0:	f7f7 f8f6 	bl	80001d0 <memchr>
 8008fe4:	9a04      	ldr	r2, [sp, #16]
 8008fe6:	b9d8      	cbnz	r0, 8009020 <_vfiprintf_r+0x110>
 8008fe8:	06d1      	lsls	r1, r2, #27
 8008fea:	bf44      	itt	mi
 8008fec:	2320      	movmi	r3, #32
 8008fee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008ff2:	0713      	lsls	r3, r2, #28
 8008ff4:	bf44      	itt	mi
 8008ff6:	232b      	movmi	r3, #43	; 0x2b
 8008ff8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008ffc:	f89a 3000 	ldrb.w	r3, [sl]
 8009000:	2b2a      	cmp	r3, #42	; 0x2a
 8009002:	d015      	beq.n	8009030 <_vfiprintf_r+0x120>
 8009004:	9a07      	ldr	r2, [sp, #28]
 8009006:	4654      	mov	r4, sl
 8009008:	2000      	movs	r0, #0
 800900a:	f04f 0c0a 	mov.w	ip, #10
 800900e:	4621      	mov	r1, r4
 8009010:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009014:	3b30      	subs	r3, #48	; 0x30
 8009016:	2b09      	cmp	r3, #9
 8009018:	d94d      	bls.n	80090b6 <_vfiprintf_r+0x1a6>
 800901a:	b1b0      	cbz	r0, 800904a <_vfiprintf_r+0x13a>
 800901c:	9207      	str	r2, [sp, #28]
 800901e:	e014      	b.n	800904a <_vfiprintf_r+0x13a>
 8009020:	eba0 0308 	sub.w	r3, r0, r8
 8009024:	fa09 f303 	lsl.w	r3, r9, r3
 8009028:	4313      	orrs	r3, r2
 800902a:	9304      	str	r3, [sp, #16]
 800902c:	46a2      	mov	sl, r4
 800902e:	e7d2      	b.n	8008fd6 <_vfiprintf_r+0xc6>
 8009030:	9b03      	ldr	r3, [sp, #12]
 8009032:	1d19      	adds	r1, r3, #4
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	9103      	str	r1, [sp, #12]
 8009038:	2b00      	cmp	r3, #0
 800903a:	bfbb      	ittet	lt
 800903c:	425b      	neglt	r3, r3
 800903e:	f042 0202 	orrlt.w	r2, r2, #2
 8009042:	9307      	strge	r3, [sp, #28]
 8009044:	9307      	strlt	r3, [sp, #28]
 8009046:	bfb8      	it	lt
 8009048:	9204      	strlt	r2, [sp, #16]
 800904a:	7823      	ldrb	r3, [r4, #0]
 800904c:	2b2e      	cmp	r3, #46	; 0x2e
 800904e:	d10c      	bne.n	800906a <_vfiprintf_r+0x15a>
 8009050:	7863      	ldrb	r3, [r4, #1]
 8009052:	2b2a      	cmp	r3, #42	; 0x2a
 8009054:	d134      	bne.n	80090c0 <_vfiprintf_r+0x1b0>
 8009056:	9b03      	ldr	r3, [sp, #12]
 8009058:	1d1a      	adds	r2, r3, #4
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	9203      	str	r2, [sp, #12]
 800905e:	2b00      	cmp	r3, #0
 8009060:	bfb8      	it	lt
 8009062:	f04f 33ff 	movlt.w	r3, #4294967295
 8009066:	3402      	adds	r4, #2
 8009068:	9305      	str	r3, [sp, #20]
 800906a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8009140 <_vfiprintf_r+0x230>
 800906e:	7821      	ldrb	r1, [r4, #0]
 8009070:	2203      	movs	r2, #3
 8009072:	4650      	mov	r0, sl
 8009074:	f7f7 f8ac 	bl	80001d0 <memchr>
 8009078:	b138      	cbz	r0, 800908a <_vfiprintf_r+0x17a>
 800907a:	9b04      	ldr	r3, [sp, #16]
 800907c:	eba0 000a 	sub.w	r0, r0, sl
 8009080:	2240      	movs	r2, #64	; 0x40
 8009082:	4082      	lsls	r2, r0
 8009084:	4313      	orrs	r3, r2
 8009086:	3401      	adds	r4, #1
 8009088:	9304      	str	r3, [sp, #16]
 800908a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800908e:	4829      	ldr	r0, [pc, #164]	; (8009134 <_vfiprintf_r+0x224>)
 8009090:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009094:	2206      	movs	r2, #6
 8009096:	f7f7 f89b 	bl	80001d0 <memchr>
 800909a:	2800      	cmp	r0, #0
 800909c:	d03f      	beq.n	800911e <_vfiprintf_r+0x20e>
 800909e:	4b26      	ldr	r3, [pc, #152]	; (8009138 <_vfiprintf_r+0x228>)
 80090a0:	bb1b      	cbnz	r3, 80090ea <_vfiprintf_r+0x1da>
 80090a2:	9b03      	ldr	r3, [sp, #12]
 80090a4:	3307      	adds	r3, #7
 80090a6:	f023 0307 	bic.w	r3, r3, #7
 80090aa:	3308      	adds	r3, #8
 80090ac:	9303      	str	r3, [sp, #12]
 80090ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80090b0:	443b      	add	r3, r7
 80090b2:	9309      	str	r3, [sp, #36]	; 0x24
 80090b4:	e768      	b.n	8008f88 <_vfiprintf_r+0x78>
 80090b6:	fb0c 3202 	mla	r2, ip, r2, r3
 80090ba:	460c      	mov	r4, r1
 80090bc:	2001      	movs	r0, #1
 80090be:	e7a6      	b.n	800900e <_vfiprintf_r+0xfe>
 80090c0:	2300      	movs	r3, #0
 80090c2:	3401      	adds	r4, #1
 80090c4:	9305      	str	r3, [sp, #20]
 80090c6:	4619      	mov	r1, r3
 80090c8:	f04f 0c0a 	mov.w	ip, #10
 80090cc:	4620      	mov	r0, r4
 80090ce:	f810 2b01 	ldrb.w	r2, [r0], #1
 80090d2:	3a30      	subs	r2, #48	; 0x30
 80090d4:	2a09      	cmp	r2, #9
 80090d6:	d903      	bls.n	80090e0 <_vfiprintf_r+0x1d0>
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d0c6      	beq.n	800906a <_vfiprintf_r+0x15a>
 80090dc:	9105      	str	r1, [sp, #20]
 80090de:	e7c4      	b.n	800906a <_vfiprintf_r+0x15a>
 80090e0:	fb0c 2101 	mla	r1, ip, r1, r2
 80090e4:	4604      	mov	r4, r0
 80090e6:	2301      	movs	r3, #1
 80090e8:	e7f0      	b.n	80090cc <_vfiprintf_r+0x1bc>
 80090ea:	ab03      	add	r3, sp, #12
 80090ec:	9300      	str	r3, [sp, #0]
 80090ee:	462a      	mov	r2, r5
 80090f0:	4b12      	ldr	r3, [pc, #72]	; (800913c <_vfiprintf_r+0x22c>)
 80090f2:	a904      	add	r1, sp, #16
 80090f4:	4630      	mov	r0, r6
 80090f6:	f7fd fb69 	bl	80067cc <_printf_float>
 80090fa:	4607      	mov	r7, r0
 80090fc:	1c78      	adds	r0, r7, #1
 80090fe:	d1d6      	bne.n	80090ae <_vfiprintf_r+0x19e>
 8009100:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009102:	07d9      	lsls	r1, r3, #31
 8009104:	d405      	bmi.n	8009112 <_vfiprintf_r+0x202>
 8009106:	89ab      	ldrh	r3, [r5, #12]
 8009108:	059a      	lsls	r2, r3, #22
 800910a:	d402      	bmi.n	8009112 <_vfiprintf_r+0x202>
 800910c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800910e:	f7fe f8fb 	bl	8007308 <__retarget_lock_release_recursive>
 8009112:	89ab      	ldrh	r3, [r5, #12]
 8009114:	065b      	lsls	r3, r3, #25
 8009116:	f53f af1d 	bmi.w	8008f54 <_vfiprintf_r+0x44>
 800911a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800911c:	e71c      	b.n	8008f58 <_vfiprintf_r+0x48>
 800911e:	ab03      	add	r3, sp, #12
 8009120:	9300      	str	r3, [sp, #0]
 8009122:	462a      	mov	r2, r5
 8009124:	4b05      	ldr	r3, [pc, #20]	; (800913c <_vfiprintf_r+0x22c>)
 8009126:	a904      	add	r1, sp, #16
 8009128:	4630      	mov	r0, r6
 800912a:	f7fd fdf3 	bl	8006d14 <_printf_i>
 800912e:	e7e4      	b.n	80090fa <_vfiprintf_r+0x1ea>
 8009130:	08031ed4 	.word	0x08031ed4
 8009134:	08031ede 	.word	0x08031ede
 8009138:	080067cd 	.word	0x080067cd
 800913c:	08008eed 	.word	0x08008eed
 8009140:	08031eda 	.word	0x08031eda

08009144 <__swbuf_r>:
 8009144:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009146:	460e      	mov	r6, r1
 8009148:	4614      	mov	r4, r2
 800914a:	4605      	mov	r5, r0
 800914c:	b118      	cbz	r0, 8009156 <__swbuf_r+0x12>
 800914e:	6a03      	ldr	r3, [r0, #32]
 8009150:	b90b      	cbnz	r3, 8009156 <__swbuf_r+0x12>
 8009152:	f7fd ff8d 	bl	8007070 <__sinit>
 8009156:	69a3      	ldr	r3, [r4, #24]
 8009158:	60a3      	str	r3, [r4, #8]
 800915a:	89a3      	ldrh	r3, [r4, #12]
 800915c:	071a      	lsls	r2, r3, #28
 800915e:	d525      	bpl.n	80091ac <__swbuf_r+0x68>
 8009160:	6923      	ldr	r3, [r4, #16]
 8009162:	b31b      	cbz	r3, 80091ac <__swbuf_r+0x68>
 8009164:	6823      	ldr	r3, [r4, #0]
 8009166:	6922      	ldr	r2, [r4, #16]
 8009168:	1a98      	subs	r0, r3, r2
 800916a:	6963      	ldr	r3, [r4, #20]
 800916c:	b2f6      	uxtb	r6, r6
 800916e:	4283      	cmp	r3, r0
 8009170:	4637      	mov	r7, r6
 8009172:	dc04      	bgt.n	800917e <__swbuf_r+0x3a>
 8009174:	4621      	mov	r1, r4
 8009176:	4628      	mov	r0, r5
 8009178:	f7ff fd9e 	bl	8008cb8 <_fflush_r>
 800917c:	b9e0      	cbnz	r0, 80091b8 <__swbuf_r+0x74>
 800917e:	68a3      	ldr	r3, [r4, #8]
 8009180:	3b01      	subs	r3, #1
 8009182:	60a3      	str	r3, [r4, #8]
 8009184:	6823      	ldr	r3, [r4, #0]
 8009186:	1c5a      	adds	r2, r3, #1
 8009188:	6022      	str	r2, [r4, #0]
 800918a:	701e      	strb	r6, [r3, #0]
 800918c:	6962      	ldr	r2, [r4, #20]
 800918e:	1c43      	adds	r3, r0, #1
 8009190:	429a      	cmp	r2, r3
 8009192:	d004      	beq.n	800919e <__swbuf_r+0x5a>
 8009194:	89a3      	ldrh	r3, [r4, #12]
 8009196:	07db      	lsls	r3, r3, #31
 8009198:	d506      	bpl.n	80091a8 <__swbuf_r+0x64>
 800919a:	2e0a      	cmp	r6, #10
 800919c:	d104      	bne.n	80091a8 <__swbuf_r+0x64>
 800919e:	4621      	mov	r1, r4
 80091a0:	4628      	mov	r0, r5
 80091a2:	f7ff fd89 	bl	8008cb8 <_fflush_r>
 80091a6:	b938      	cbnz	r0, 80091b8 <__swbuf_r+0x74>
 80091a8:	4638      	mov	r0, r7
 80091aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80091ac:	4621      	mov	r1, r4
 80091ae:	4628      	mov	r0, r5
 80091b0:	f000 f806 	bl	80091c0 <__swsetup_r>
 80091b4:	2800      	cmp	r0, #0
 80091b6:	d0d5      	beq.n	8009164 <__swbuf_r+0x20>
 80091b8:	f04f 37ff 	mov.w	r7, #4294967295
 80091bc:	e7f4      	b.n	80091a8 <__swbuf_r+0x64>
	...

080091c0 <__swsetup_r>:
 80091c0:	b538      	push	{r3, r4, r5, lr}
 80091c2:	4b2a      	ldr	r3, [pc, #168]	; (800926c <__swsetup_r+0xac>)
 80091c4:	4605      	mov	r5, r0
 80091c6:	6818      	ldr	r0, [r3, #0]
 80091c8:	460c      	mov	r4, r1
 80091ca:	b118      	cbz	r0, 80091d4 <__swsetup_r+0x14>
 80091cc:	6a03      	ldr	r3, [r0, #32]
 80091ce:	b90b      	cbnz	r3, 80091d4 <__swsetup_r+0x14>
 80091d0:	f7fd ff4e 	bl	8007070 <__sinit>
 80091d4:	89a3      	ldrh	r3, [r4, #12]
 80091d6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80091da:	0718      	lsls	r0, r3, #28
 80091dc:	d422      	bmi.n	8009224 <__swsetup_r+0x64>
 80091de:	06d9      	lsls	r1, r3, #27
 80091e0:	d407      	bmi.n	80091f2 <__swsetup_r+0x32>
 80091e2:	2309      	movs	r3, #9
 80091e4:	602b      	str	r3, [r5, #0]
 80091e6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80091ea:	81a3      	strh	r3, [r4, #12]
 80091ec:	f04f 30ff 	mov.w	r0, #4294967295
 80091f0:	e034      	b.n	800925c <__swsetup_r+0x9c>
 80091f2:	0758      	lsls	r0, r3, #29
 80091f4:	d512      	bpl.n	800921c <__swsetup_r+0x5c>
 80091f6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80091f8:	b141      	cbz	r1, 800920c <__swsetup_r+0x4c>
 80091fa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80091fe:	4299      	cmp	r1, r3
 8009200:	d002      	beq.n	8009208 <__swsetup_r+0x48>
 8009202:	4628      	mov	r0, r5
 8009204:	f7fe fefe 	bl	8008004 <_free_r>
 8009208:	2300      	movs	r3, #0
 800920a:	6363      	str	r3, [r4, #52]	; 0x34
 800920c:	89a3      	ldrh	r3, [r4, #12]
 800920e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009212:	81a3      	strh	r3, [r4, #12]
 8009214:	2300      	movs	r3, #0
 8009216:	6063      	str	r3, [r4, #4]
 8009218:	6923      	ldr	r3, [r4, #16]
 800921a:	6023      	str	r3, [r4, #0]
 800921c:	89a3      	ldrh	r3, [r4, #12]
 800921e:	f043 0308 	orr.w	r3, r3, #8
 8009222:	81a3      	strh	r3, [r4, #12]
 8009224:	6923      	ldr	r3, [r4, #16]
 8009226:	b94b      	cbnz	r3, 800923c <__swsetup_r+0x7c>
 8009228:	89a3      	ldrh	r3, [r4, #12]
 800922a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800922e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009232:	d003      	beq.n	800923c <__swsetup_r+0x7c>
 8009234:	4621      	mov	r1, r4
 8009236:	4628      	mov	r0, r5
 8009238:	f000 f884 	bl	8009344 <__smakebuf_r>
 800923c:	89a0      	ldrh	r0, [r4, #12]
 800923e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009242:	f010 0301 	ands.w	r3, r0, #1
 8009246:	d00a      	beq.n	800925e <__swsetup_r+0x9e>
 8009248:	2300      	movs	r3, #0
 800924a:	60a3      	str	r3, [r4, #8]
 800924c:	6963      	ldr	r3, [r4, #20]
 800924e:	425b      	negs	r3, r3
 8009250:	61a3      	str	r3, [r4, #24]
 8009252:	6923      	ldr	r3, [r4, #16]
 8009254:	b943      	cbnz	r3, 8009268 <__swsetup_r+0xa8>
 8009256:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800925a:	d1c4      	bne.n	80091e6 <__swsetup_r+0x26>
 800925c:	bd38      	pop	{r3, r4, r5, pc}
 800925e:	0781      	lsls	r1, r0, #30
 8009260:	bf58      	it	pl
 8009262:	6963      	ldrpl	r3, [r4, #20]
 8009264:	60a3      	str	r3, [r4, #8]
 8009266:	e7f4      	b.n	8009252 <__swsetup_r+0x92>
 8009268:	2000      	movs	r0, #0
 800926a:	e7f7      	b.n	800925c <__swsetup_r+0x9c>
 800926c:	2000006c 	.word	0x2000006c

08009270 <_raise_r>:
 8009270:	291f      	cmp	r1, #31
 8009272:	b538      	push	{r3, r4, r5, lr}
 8009274:	4604      	mov	r4, r0
 8009276:	460d      	mov	r5, r1
 8009278:	d904      	bls.n	8009284 <_raise_r+0x14>
 800927a:	2316      	movs	r3, #22
 800927c:	6003      	str	r3, [r0, #0]
 800927e:	f04f 30ff 	mov.w	r0, #4294967295
 8009282:	bd38      	pop	{r3, r4, r5, pc}
 8009284:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8009286:	b112      	cbz	r2, 800928e <_raise_r+0x1e>
 8009288:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800928c:	b94b      	cbnz	r3, 80092a2 <_raise_r+0x32>
 800928e:	4620      	mov	r0, r4
 8009290:	f000 f830 	bl	80092f4 <_getpid_r>
 8009294:	462a      	mov	r2, r5
 8009296:	4601      	mov	r1, r0
 8009298:	4620      	mov	r0, r4
 800929a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800929e:	f000 b817 	b.w	80092d0 <_kill_r>
 80092a2:	2b01      	cmp	r3, #1
 80092a4:	d00a      	beq.n	80092bc <_raise_r+0x4c>
 80092a6:	1c59      	adds	r1, r3, #1
 80092a8:	d103      	bne.n	80092b2 <_raise_r+0x42>
 80092aa:	2316      	movs	r3, #22
 80092ac:	6003      	str	r3, [r0, #0]
 80092ae:	2001      	movs	r0, #1
 80092b0:	e7e7      	b.n	8009282 <_raise_r+0x12>
 80092b2:	2400      	movs	r4, #0
 80092b4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80092b8:	4628      	mov	r0, r5
 80092ba:	4798      	blx	r3
 80092bc:	2000      	movs	r0, #0
 80092be:	e7e0      	b.n	8009282 <_raise_r+0x12>

080092c0 <raise>:
 80092c0:	4b02      	ldr	r3, [pc, #8]	; (80092cc <raise+0xc>)
 80092c2:	4601      	mov	r1, r0
 80092c4:	6818      	ldr	r0, [r3, #0]
 80092c6:	f7ff bfd3 	b.w	8009270 <_raise_r>
 80092ca:	bf00      	nop
 80092cc:	2000006c 	.word	0x2000006c

080092d0 <_kill_r>:
 80092d0:	b538      	push	{r3, r4, r5, lr}
 80092d2:	4d07      	ldr	r5, [pc, #28]	; (80092f0 <_kill_r+0x20>)
 80092d4:	2300      	movs	r3, #0
 80092d6:	4604      	mov	r4, r0
 80092d8:	4608      	mov	r0, r1
 80092da:	4611      	mov	r1, r2
 80092dc:	602b      	str	r3, [r5, #0]
 80092de:	f7fa f9ef 	bl	80036c0 <_kill>
 80092e2:	1c43      	adds	r3, r0, #1
 80092e4:	d102      	bne.n	80092ec <_kill_r+0x1c>
 80092e6:	682b      	ldr	r3, [r5, #0]
 80092e8:	b103      	cbz	r3, 80092ec <_kill_r+0x1c>
 80092ea:	6023      	str	r3, [r4, #0]
 80092ec:	bd38      	pop	{r3, r4, r5, pc}
 80092ee:	bf00      	nop
 80092f0:	200006d8 	.word	0x200006d8

080092f4 <_getpid_r>:
 80092f4:	f7fa b9dc 	b.w	80036b0 <_getpid>

080092f8 <__swhatbuf_r>:
 80092f8:	b570      	push	{r4, r5, r6, lr}
 80092fa:	460c      	mov	r4, r1
 80092fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009300:	2900      	cmp	r1, #0
 8009302:	b096      	sub	sp, #88	; 0x58
 8009304:	4615      	mov	r5, r2
 8009306:	461e      	mov	r6, r3
 8009308:	da0d      	bge.n	8009326 <__swhatbuf_r+0x2e>
 800930a:	89a3      	ldrh	r3, [r4, #12]
 800930c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8009310:	f04f 0100 	mov.w	r1, #0
 8009314:	bf0c      	ite	eq
 8009316:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800931a:	2340      	movne	r3, #64	; 0x40
 800931c:	2000      	movs	r0, #0
 800931e:	6031      	str	r1, [r6, #0]
 8009320:	602b      	str	r3, [r5, #0]
 8009322:	b016      	add	sp, #88	; 0x58
 8009324:	bd70      	pop	{r4, r5, r6, pc}
 8009326:	466a      	mov	r2, sp
 8009328:	f000 f848 	bl	80093bc <_fstat_r>
 800932c:	2800      	cmp	r0, #0
 800932e:	dbec      	blt.n	800930a <__swhatbuf_r+0x12>
 8009330:	9901      	ldr	r1, [sp, #4]
 8009332:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8009336:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800933a:	4259      	negs	r1, r3
 800933c:	4159      	adcs	r1, r3
 800933e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009342:	e7eb      	b.n	800931c <__swhatbuf_r+0x24>

08009344 <__smakebuf_r>:
 8009344:	898b      	ldrh	r3, [r1, #12]
 8009346:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009348:	079d      	lsls	r5, r3, #30
 800934a:	4606      	mov	r6, r0
 800934c:	460c      	mov	r4, r1
 800934e:	d507      	bpl.n	8009360 <__smakebuf_r+0x1c>
 8009350:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009354:	6023      	str	r3, [r4, #0]
 8009356:	6123      	str	r3, [r4, #16]
 8009358:	2301      	movs	r3, #1
 800935a:	6163      	str	r3, [r4, #20]
 800935c:	b002      	add	sp, #8
 800935e:	bd70      	pop	{r4, r5, r6, pc}
 8009360:	ab01      	add	r3, sp, #4
 8009362:	466a      	mov	r2, sp
 8009364:	f7ff ffc8 	bl	80092f8 <__swhatbuf_r>
 8009368:	9900      	ldr	r1, [sp, #0]
 800936a:	4605      	mov	r5, r0
 800936c:	4630      	mov	r0, r6
 800936e:	f7fe febd 	bl	80080ec <_malloc_r>
 8009372:	b948      	cbnz	r0, 8009388 <__smakebuf_r+0x44>
 8009374:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009378:	059a      	lsls	r2, r3, #22
 800937a:	d4ef      	bmi.n	800935c <__smakebuf_r+0x18>
 800937c:	f023 0303 	bic.w	r3, r3, #3
 8009380:	f043 0302 	orr.w	r3, r3, #2
 8009384:	81a3      	strh	r3, [r4, #12]
 8009386:	e7e3      	b.n	8009350 <__smakebuf_r+0xc>
 8009388:	89a3      	ldrh	r3, [r4, #12]
 800938a:	6020      	str	r0, [r4, #0]
 800938c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009390:	81a3      	strh	r3, [r4, #12]
 8009392:	9b00      	ldr	r3, [sp, #0]
 8009394:	6163      	str	r3, [r4, #20]
 8009396:	9b01      	ldr	r3, [sp, #4]
 8009398:	6120      	str	r0, [r4, #16]
 800939a:	b15b      	cbz	r3, 80093b4 <__smakebuf_r+0x70>
 800939c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80093a0:	4630      	mov	r0, r6
 80093a2:	f000 f81d 	bl	80093e0 <_isatty_r>
 80093a6:	b128      	cbz	r0, 80093b4 <__smakebuf_r+0x70>
 80093a8:	89a3      	ldrh	r3, [r4, #12]
 80093aa:	f023 0303 	bic.w	r3, r3, #3
 80093ae:	f043 0301 	orr.w	r3, r3, #1
 80093b2:	81a3      	strh	r3, [r4, #12]
 80093b4:	89a3      	ldrh	r3, [r4, #12]
 80093b6:	431d      	orrs	r5, r3
 80093b8:	81a5      	strh	r5, [r4, #12]
 80093ba:	e7cf      	b.n	800935c <__smakebuf_r+0x18>

080093bc <_fstat_r>:
 80093bc:	b538      	push	{r3, r4, r5, lr}
 80093be:	4d07      	ldr	r5, [pc, #28]	; (80093dc <_fstat_r+0x20>)
 80093c0:	2300      	movs	r3, #0
 80093c2:	4604      	mov	r4, r0
 80093c4:	4608      	mov	r0, r1
 80093c6:	4611      	mov	r1, r2
 80093c8:	602b      	str	r3, [r5, #0]
 80093ca:	f7fa f9d8 	bl	800377e <_fstat>
 80093ce:	1c43      	adds	r3, r0, #1
 80093d0:	d102      	bne.n	80093d8 <_fstat_r+0x1c>
 80093d2:	682b      	ldr	r3, [r5, #0]
 80093d4:	b103      	cbz	r3, 80093d8 <_fstat_r+0x1c>
 80093d6:	6023      	str	r3, [r4, #0]
 80093d8:	bd38      	pop	{r3, r4, r5, pc}
 80093da:	bf00      	nop
 80093dc:	200006d8 	.word	0x200006d8

080093e0 <_isatty_r>:
 80093e0:	b538      	push	{r3, r4, r5, lr}
 80093e2:	4d06      	ldr	r5, [pc, #24]	; (80093fc <_isatty_r+0x1c>)
 80093e4:	2300      	movs	r3, #0
 80093e6:	4604      	mov	r4, r0
 80093e8:	4608      	mov	r0, r1
 80093ea:	602b      	str	r3, [r5, #0]
 80093ec:	f7fa f9d7 	bl	800379e <_isatty>
 80093f0:	1c43      	adds	r3, r0, #1
 80093f2:	d102      	bne.n	80093fa <_isatty_r+0x1a>
 80093f4:	682b      	ldr	r3, [r5, #0]
 80093f6:	b103      	cbz	r3, 80093fa <_isatty_r+0x1a>
 80093f8:	6023      	str	r3, [r4, #0]
 80093fa:	bd38      	pop	{r3, r4, r5, pc}
 80093fc:	200006d8 	.word	0x200006d8

08009400 <fmaxf>:
 8009400:	b508      	push	{r3, lr}
 8009402:	ed2d 8b02 	vpush	{d8}
 8009406:	eeb0 8a40 	vmov.f32	s16, s0
 800940a:	eef0 8a60 	vmov.f32	s17, s1
 800940e:	f000 f813 	bl	8009438 <__fpclassifyf>
 8009412:	b148      	cbz	r0, 8009428 <fmaxf+0x28>
 8009414:	eeb0 0a68 	vmov.f32	s0, s17
 8009418:	f000 f80e 	bl	8009438 <__fpclassifyf>
 800941c:	b130      	cbz	r0, 800942c <fmaxf+0x2c>
 800941e:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8009422:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009426:	dc01      	bgt.n	800942c <fmaxf+0x2c>
 8009428:	eeb0 8a68 	vmov.f32	s16, s17
 800942c:	eeb0 0a48 	vmov.f32	s0, s16
 8009430:	ecbd 8b02 	vpop	{d8}
 8009434:	bd08      	pop	{r3, pc}
	...

08009438 <__fpclassifyf>:
 8009438:	ee10 3a10 	vmov	r3, s0
 800943c:	f033 4000 	bics.w	r0, r3, #2147483648	; 0x80000000
 8009440:	d00d      	beq.n	800945e <__fpclassifyf+0x26>
 8009442:	f5a0 0300 	sub.w	r3, r0, #8388608	; 0x800000
 8009446:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 800944a:	d30a      	bcc.n	8009462 <__fpclassifyf+0x2a>
 800944c:	4b07      	ldr	r3, [pc, #28]	; (800946c <__fpclassifyf+0x34>)
 800944e:	1e42      	subs	r2, r0, #1
 8009450:	429a      	cmp	r2, r3
 8009452:	d908      	bls.n	8009466 <__fpclassifyf+0x2e>
 8009454:	f1a0 43ff 	sub.w	r3, r0, #2139095040	; 0x7f800000
 8009458:	4258      	negs	r0, r3
 800945a:	4158      	adcs	r0, r3
 800945c:	4770      	bx	lr
 800945e:	2002      	movs	r0, #2
 8009460:	4770      	bx	lr
 8009462:	2004      	movs	r0, #4
 8009464:	4770      	bx	lr
 8009466:	2003      	movs	r0, #3
 8009468:	4770      	bx	lr
 800946a:	bf00      	nop
 800946c:	007ffffe 	.word	0x007ffffe

08009470 <_init>:
 8009470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009472:	bf00      	nop
 8009474:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009476:	bc08      	pop	{r3}
 8009478:	469e      	mov	lr, r3
 800947a:	4770      	bx	lr

0800947c <_fini>:
 800947c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800947e:	bf00      	nop
 8009480:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009482:	bc08      	pop	{r3}
 8009484:	469e      	mov	lr, r3
 8009486:	4770      	bx	lr
