Analysis & Synthesis report for TLC_Project
Wed Jan 08 20:36:40 2025
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |TLC_Project|count
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: counter_divider:div
 14. Parameter Settings for User Entity Instance: clock_divider_1hz:comb_3
 15. Parameter Settings for User Entity Instance: Control:controller
 16. Parameter Settings for Inferred Entity Instance: counter_split:north_split|lpm_divide:Mod0
 17. Parameter Settings for Inferred Entity Instance: counter_split:north_split|lpm_divide:Div0
 18. Port Connectivity Checks: "Control:controller"
 19. Elapsed Time Per Partition
 20. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jan 08 20:36:40 2025      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; TLC_Project                                ;
; Top-level Entity Name              ; TLC_Project                                ;
; Family                             ; Cyclone III                                ;
; Total logic elements               ; 162                                        ;
;     Total combinational functions  ; 157                                        ;
;     Dedicated logic registers      ; 57                                         ;
; Total registers                    ; 57                                         ;
; Total pins                         ; 21                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C120F780C7      ;                    ;
; Top-level entity name                                                      ; TLC_Project        ; TLC_Project        ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                           ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                       ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+---------+
; counter_split.v                  ; yes             ; User Verilog HDL File        ; C:/altera/13.1/TLC_Project/counter_split.v                         ;         ;
; top.v                            ; yes             ; User Verilog HDL File        ; C:/altera/13.1/TLC_Project/top.v                                   ;         ;
; seven_segment_decoder.v          ; yes             ; User Verilog HDL File        ; C:/altera/13.1/TLC_Project/seven_segment_decoder.v                 ;         ;
; counter_divider.v                ; yes             ; User Verilog HDL File        ; C:/altera/13.1/TLC_Project/counter_divider.v                       ;         ;
; Control.v                        ; yes             ; User Verilog HDL File        ; C:/altera/13.1/TLC_Project/Control.v                               ;         ;
; clock_divider_1hz.v              ; yes             ; User Verilog HDL File        ; C:/altera/13.1/TLC_Project/clock_divider_1hz.v                     ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc      ;         ;
; db/lpm_divide_a8m.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/altera/13.1/TLC_Project/db/lpm_divide_a8m.tdf                   ;         ;
; db/sign_div_unsign_8kh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/altera/13.1/TLC_Project/db/sign_div_unsign_8kh.tdf              ;         ;
; db/alt_u_div_r2f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/altera/13.1/TLC_Project/db/alt_u_div_r2f.tdf                    ;         ;
; db/add_sub_unc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/altera/13.1/TLC_Project/db/add_sub_unc.tdf                      ;         ;
; db/add_sub_vnc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/altera/13.1/TLC_Project/db/add_sub_vnc.tdf                      ;         ;
; db/lpm_divide_7gm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/altera/13.1/TLC_Project/db/lpm_divide_7gm.tdf                   ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 162            ;
;                                             ;                ;
; Total combinational functions               ; 157            ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 36             ;
;     -- 3 input functions                    ; 30             ;
;     -- <=2 input functions                  ; 91             ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 110            ;
;     -- arithmetic mode                      ; 47             ;
;                                             ;                ;
; Total registers                             ; 57             ;
;     -- Dedicated logic registers            ; 57             ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 21             ;
; Embedded Multiplier 9-bit elements          ; 0              ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 33             ;
; Total fan-out                               ; 596            ;
; Average fan-out                             ; 2.33           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                           ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                    ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |TLC_Project                              ; 157 (14)          ; 57 (15)      ; 0           ; 0            ; 0       ; 0         ; 21   ; 0            ; |TLC_Project                                                                                                                           ; work         ;
;    |Control:controller|                   ; 26 (26)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TLC_Project|Control:controller                                                                                                        ; work         ;
;    |clock_divider_1hz:comb_3|             ; 54 (54)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TLC_Project|clock_divider_1hz:comb_3                                                                                                  ; work         ;
;    |counter_divider:div|                  ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TLC_Project|counter_divider:div                                                                                                       ; work         ;
;    |counter_split:north_split|            ; 37 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TLC_Project|counter_split:north_split                                                                                                 ; work         ;
;       |lpm_divide:Div0|                   ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TLC_Project|counter_split:north_split|lpm_divide:Div0                                                                                 ; work         ;
;          |lpm_divide_7gm:auto_generated|  ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TLC_Project|counter_split:north_split|lpm_divide:Div0|lpm_divide_7gm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_8kh:divider| ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TLC_Project|counter_split:north_split|lpm_divide:Div0|lpm_divide_7gm:auto_generated|sign_div_unsign_8kh:divider                       ; work         ;
;                |alt_u_div_r2f:divider|    ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TLC_Project|counter_split:north_split|lpm_divide:Div0|lpm_divide_7gm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_r2f:divider ; work         ;
;       |lpm_divide:Mod0|                   ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TLC_Project|counter_split:north_split|lpm_divide:Mod0                                                                                 ; work         ;
;          |lpm_divide_a8m:auto_generated|  ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TLC_Project|counter_split:north_split|lpm_divide:Mod0|lpm_divide_a8m:auto_generated                                                   ; work         ;
;             |sign_div_unsign_8kh:divider| ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TLC_Project|counter_split:north_split|lpm_divide:Mod0|lpm_divide_a8m:auto_generated|sign_div_unsign_8kh:divider                       ; work         ;
;                |alt_u_div_r2f:divider|    ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TLC_Project|counter_split:north_split|lpm_divide:Mod0|lpm_divide_a8m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_r2f:divider ; work         ;
;    |seven_segment_decoder:ssd0|           ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TLC_Project|seven_segment_decoder:ssd0                                                                                                ; work         ;
;    |seven_segment_decoder:ssd1|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TLC_Project|seven_segment_decoder:ssd1                                                                                                ; work         ;
;    |seven_segment_decoder:ssd2|           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TLC_Project|seven_segment_decoder:ssd2                                                                                                ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |TLC_Project|count                   ;
+----------+----------+----------+----------+----------+
; Name     ; count.11 ; count.10 ; count.01 ; count.00 ;
+----------+----------+----------+----------+----------+
; count.00 ; 0        ; 0        ; 0        ; 0        ;
; count.01 ; 0        ; 0        ; 1        ; 1        ;
; count.10 ; 0        ; 1        ; 0        ; 1        ;
; count.11 ; 1        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+


+----------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                            ;
+-----------------------------------------------------+---------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal             ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------------------+------------------------+
; Control:controller|NorthRed                         ; Control:controller|Mux11        ; yes                    ;
; Control:controller|NorthYellow                      ; Control:controller|Mux11        ; yes                    ;
; Control:controller|NorthGreen                       ; Control:controller|Mux11        ; yes                    ;
; Control:controller|EastRed                          ; Control:controller|Mux11        ; yes                    ;
; Control:controller|EastYellow                       ; Control:controller|Mux11        ; yes                    ;
; Control:controller|EastGreen                        ; Control:controller|Mux11        ; yes                    ;
; seven_segment_decoder:ssd2|SSD[0]                   ; seven_segment_decoder:ssd0|Mux7 ; yes                    ;
; seven_segment_decoder:ssd0|SSD[0]                   ; seven_segment_decoder:ssd0|Mux7 ; yes                    ;
; seven_segment_decoder:ssd2|SSD[1]                   ; seven_segment_decoder:ssd0|Mux7 ; yes                    ;
; seven_segment_decoder:ssd0|SSD[1]                   ; seven_segment_decoder:ssd0|Mux7 ; yes                    ;
; seven_segment_decoder:ssd2|SSD[2]                   ; seven_segment_decoder:ssd0|Mux7 ; yes                    ;
; seven_segment_decoder:ssd0|SSD[2]                   ; seven_segment_decoder:ssd0|Mux7 ; yes                    ;
; seven_segment_decoder:ssd2|SSD[3]                   ; seven_segment_decoder:ssd0|Mux7 ; yes                    ;
; seven_segment_decoder:ssd0|SSD[3]                   ; seven_segment_decoder:ssd0|Mux7 ; yes                    ;
; seven_segment_decoder:ssd2|SSD[4]                   ; seven_segment_decoder:ssd0|Mux7 ; yes                    ;
; seven_segment_decoder:ssd0|SSD[4]                   ; seven_segment_decoder:ssd0|Mux7 ; yes                    ;
; seven_segment_decoder:ssd2|SSD[5]                   ; seven_segment_decoder:ssd0|Mux7 ; yes                    ;
; seven_segment_decoder:ssd0|SSD[5]                   ; seven_segment_decoder:ssd0|Mux7 ; yes                    ;
; seven_segment_decoder:ssd2|SSD[6]                   ; seven_segment_decoder:ssd0|Mux7 ; yes                    ;
; seven_segment_decoder:ssd0|SSD[6]                   ; seven_segment_decoder:ssd0|Mux7 ; yes                    ;
; Number of user-specified and inferred latches = 20  ;                                 ;                        ;
+-----------------------------------------------------+---------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; Control:controller|current            ; Stuck at GND due to stuck port data_in ;
; count~2                               ; Lost fanout                            ;
; count~3                               ; Lost fanout                            ;
; Total Number of Removed Registers = 3 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 57    ;
; Number of registers using Synchronous Clear  ; 5     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 33    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 5     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |TLC_Project|HEX[5]~reg0                   ;
; 8:1                ; 5 bits    ; 25 LEs        ; 5 LEs                ; 20 LEs                 ; Yes        ; |TLC_Project|Control:controller|counter[1] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: counter_divider:div ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; N              ; 6     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_divider_1hz:comb_3 ;
+----------------+----------+-------------------------------------------+
; Parameter Name ; Value    ; Type                                      ;
+----------------+----------+-------------------------------------------+
; DIV_FACTOR     ; 49999999 ; Signed Integer                            ;
+----------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Control:controller ;
+-------------------+-------+-------------------------------------+
; Parameter Name    ; Value ; Type                                ;
+-------------------+-------+-------------------------------------+
; S0_North_G_East_R ; 000   ; Unsigned Binary                     ;
; S1_Check          ; 001   ; Unsigned Binary                     ;
; S2_East_Y_North_Y ; 010   ; Unsigned Binary                     ;
; S3_East_G_North_R ; 011   ; Unsigned Binary                     ;
; S4_North_Y_East_Y ; 100   ; Unsigned Binary                     ;
+-------------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: counter_split:north_split|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_a8m ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: counter_split:north_split|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_7gm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Control:controller"                                                                                                                           ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                      ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; state ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; reset ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Wed Jan 08 20:36:39 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TLC_Project -c TLC_Project
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file counter_split.v
    Info (12023): Found entity 1: counter_split
Info (12021): Found 1 design units, including 1 entities, in source file bin2bcd.v
    Info (12023): Found entity 1: bin2bcd
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: TLC_Project
Info (12021): Found 1 design units, including 1 entities, in source file seven_segment_decoder.v
    Info (12023): Found entity 1: seven_segment_decoder
Info (12021): Found 1 design units, including 1 entities, in source file counter_divider.v
    Info (12023): Found entity 1: counter_divider
Info (12021): Found 1 design units, including 1 entities, in source file control.v
    Info (12023): Found entity 1: Control
Info (12021): Found 1 design units, including 1 entities, in source file clock_divider_1hz.v
    Info (12023): Found entity 1: clock_divider_1hz
Critical Warning (10846): Verilog HDL Instantiation warning at top.v(39): instance has no name
Info (12127): Elaborating entity "TLC_Project" for the top level hierarchy
Info (12128): Elaborating entity "counter_divider" for hierarchy "counter_divider:div"
Warning (10230): Verilog HDL assignment warning at counter_divider.v(13): truncated value with size 32 to match size of target (6)
Critical Warning (10237): Verilog HDL warning at counter_divider.v(14): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Info (12128): Elaborating entity "clock_divider_1hz" for hierarchy "clock_divider_1hz:comb_3"
Warning (10230): Verilog HDL assignment warning at clock_divider_1hz.v(18): truncated value with size 32 to match size of target (26)
Info (12128): Elaborating entity "Control" for hierarchy "Control:controller"
Warning (10230): Verilog HDL assignment warning at Control.v(26): truncated value with size 32 to match size of target (5)
Warning (10270): Verilog HDL Case Statement warning at Control.v(135): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at Control.v(135): inferring latch(es) for variable "NorthRed", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Control.v(135): inferring latch(es) for variable "NorthYellow", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Control.v(135): inferring latch(es) for variable "NorthGreen", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Control.v(135): inferring latch(es) for variable "EastRed", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Control.v(135): inferring latch(es) for variable "EastYellow", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Control.v(135): inferring latch(es) for variable "EastGreen", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "EastGreen" at Control.v(135)
Info (10041): Inferred latch for "EastYellow" at Control.v(135)
Info (10041): Inferred latch for "EastRed" at Control.v(135)
Info (10041): Inferred latch for "NorthGreen" at Control.v(135)
Info (10041): Inferred latch for "NorthYellow" at Control.v(135)
Info (10041): Inferred latch for "NorthRed" at Control.v(135)
Info (12128): Elaborating entity "counter_split" for hierarchy "counter_split:north_split"
Warning (10230): Verilog HDL assignment warning at counter_split.v(8): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at counter_split.v(9): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "seven_segment_decoder" for hierarchy "seven_segment_decoder:ssd0"
Warning (10270): Verilog HDL Case Statement warning at seven_segment_decoder.v(6): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at seven_segment_decoder.v(6): inferring latch(es) for variable "SSD", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "SSD[0]" at seven_segment_decoder.v(6)
Info (10041): Inferred latch for "SSD[1]" at seven_segment_decoder.v(6)
Info (10041): Inferred latch for "SSD[2]" at seven_segment_decoder.v(6)
Info (10041): Inferred latch for "SSD[3]" at seven_segment_decoder.v(6)
Info (10041): Inferred latch for "SSD[4]" at seven_segment_decoder.v(6)
Info (10041): Inferred latch for "SSD[5]" at seven_segment_decoder.v(6)
Info (10041): Inferred latch for "SSD[6]" at seven_segment_decoder.v(6)
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "counter_split:north_split|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "counter_split:north_split|Div0"
Info (12130): Elaborated megafunction instantiation "counter_split:north_split|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "counter_split:north_split|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_a8m.tdf
    Info (12023): Found entity 1: lpm_divide_a8m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_8kh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_r2f.tdf
    Info (12023): Found entity 1: alt_u_div_r2f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf
    Info (12023): Found entity 1: add_sub_unc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf
    Info (12023): Found entity 1: add_sub_vnc
Info (12130): Elaborated megafunction instantiation "counter_split:north_split|lpm_divide:Div0"
Info (12133): Instantiated megafunction "counter_split:north_split|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_7gm.tdf
    Info (12023): Found entity 1: lpm_divide_7gm
Warning (14026): LATCH primitive "seven_segment_decoder:ssd1|SSD[0]" is permanently enabled
Warning (14026): LATCH primitive "seven_segment_decoder:ssd3|SSD[0]" is permanently enabled
Warning (14026): LATCH primitive "seven_segment_decoder:ssd1|SSD[2]" is permanently enabled
Warning (14026): LATCH primitive "seven_segment_decoder:ssd3|SSD[2]" is permanently enabled
Warning (14026): LATCH primitive "seven_segment_decoder:ssd1|SSD[3]" is permanently enabled
Warning (14026): LATCH primitive "seven_segment_decoder:ssd3|SSD[3]" is permanently enabled
Warning (14026): LATCH primitive "seven_segment_decoder:ssd1|SSD[4]" is permanently enabled
Warning (14026): LATCH primitive "seven_segment_decoder:ssd3|SSD[4]" is permanently enabled
Warning (14026): LATCH primitive "seven_segment_decoder:ssd1|SSD[5]" is permanently enabled
Warning (14026): LATCH primitive "seven_segment_decoder:ssd3|SSD[5]" is permanently enabled
Warning (14026): LATCH primitive "seven_segment_decoder:ssd1|SSD[6]" is permanently enabled
Warning (14026): LATCH primitive "seven_segment_decoder:ssd3|SSD[6]" is permanently enabled
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "Control:controller|EastGreen" merged with LATCH primitive "Control:controller|NorthRed"
    Info (13026): Duplicate LATCH primitive "Control:controller|EastYellow" merged with LATCH primitive "Control:controller|NorthYellow"
    Info (13026): Duplicate LATCH primitive "Control:controller|EastRed" merged with LATCH primitive "Control:controller|NorthGreen"
    Info (13026): Duplicate LATCH primitive "seven_segment_decoder:ssd0|SSD[0]" merged with LATCH primitive "seven_segment_decoder:ssd2|SSD[0]"
    Info (13026): Duplicate LATCH primitive "seven_segment_decoder:ssd0|SSD[1]" merged with LATCH primitive "seven_segment_decoder:ssd2|SSD[1]"
    Info (13026): Duplicate LATCH primitive "seven_segment_decoder:ssd0|SSD[2]" merged with LATCH primitive "seven_segment_decoder:ssd2|SSD[2]"
    Info (13026): Duplicate LATCH primitive "seven_segment_decoder:ssd0|SSD[3]" merged with LATCH primitive "seven_segment_decoder:ssd2|SSD[3]"
    Info (13026): Duplicate LATCH primitive "seven_segment_decoder:ssd0|SSD[4]" merged with LATCH primitive "seven_segment_decoder:ssd2|SSD[4]"
    Info (13026): Duplicate LATCH primitive "seven_segment_decoder:ssd0|SSD[5]" merged with LATCH primitive "seven_segment_decoder:ssd2|SSD[5]"
    Info (13026): Duplicate LATCH primitive "seven_segment_decoder:ssd0|SSD[6]" merged with LATCH primitive "seven_segment_decoder:ssd2|SSD[6]"
Warning (13012): Latch Control:controller|NorthRed has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control:controller|state[0]
Warning (13012): Latch Control:controller|NorthYellow has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control:controller|state[0]
Warning (13012): Latch Control:controller|NorthGreen has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control:controller|state[1]
Warning (13012): Latch seven_segment_decoder:ssd2|SSD[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control:controller|counter[1]
Warning (13012): Latch seven_segment_decoder:ssd2|SSD[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control:controller|counter[1]
Warning (13012): Latch seven_segment_decoder:ssd2|SSD[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control:controller|counter[1]
Warning (13012): Latch seven_segment_decoder:ssd2|SSD[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control:controller|counter[1]
Warning (13012): Latch seven_segment_decoder:ssd2|SSD[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control:controller|counter[1]
Warning (13012): Latch seven_segment_decoder:ssd2|SSD[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control:controller|counter[1]
Warning (13012): Latch seven_segment_decoder:ssd2|SSD[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control:controller|counter[1]
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 183 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 17 output pins
    Info (21061): Implemented 162 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 50 warnings
    Info: Peak virtual memory: 4629 megabytes
    Info: Processing ended: Wed Jan 08 20:36:40 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


