// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xfiltro_mich0v7670.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XFiltro_mich0v7670_CfgInitialize(XFiltro_mich0v7670 *InstancePtr, XFiltro_mich0v7670_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Axilites_BaseAddress = ConfigPtr->Axilites_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XFiltro_mich0v7670_Set_outStream_grayscale_V(XFiltro_mich0v7670 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XFiltro_mich0v7670_WriteReg(InstancePtr->Axilites_BaseAddress, XFILTRO_MICH0V7670_AXILITES_ADDR_OUTSTREAM_GRAYSCALE_V_DATA, Data);
}

u32 XFiltro_mich0v7670_Get_outStream_grayscale_V(XFiltro_mich0v7670 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XFiltro_mich0v7670_ReadReg(InstancePtr->Axilites_BaseAddress, XFILTRO_MICH0V7670_AXILITES_ADDR_OUTSTREAM_GRAYSCALE_V_DATA);
    return Data;
}

