[
    {
        "age": null,
        "album": "",
        "author": "/u/alberthemagician",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-11-13T12:25:40.100983+00:00",
        "date_dead_since": null,
        "date_published": "2025-11-13T11:54:04+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Look at this idiom for loading a 32 bit constant. LUI sets 20 bits, ORI sets 12 bits. The cooperation is obvious and IMO intended:</p> <pre><code> STACKMASK = 0x7fffabcd LUI R0, STACKMASK&gt;&gt;0xc ORI R0, R0, (STACKMASK &amp; 0x0fff) </code></pre> <p>This doesn&#39;t work in the gas assembler. If the bit 11 of the mask is 1 (0..11) this is refused by incorrect operand. </p> <pre><code> LUI R0, STACKMASK&gt;&gt;0xc ORI R0, R0, (STACKMASK &amp; 0x07ff) </code></pre> <p>Is always accepted. </p> <ul> <li><p>I&#39;m I correct that the idiom is intended?</p></li> <li><p>should I report this at a bug in as/</p></li> </ul> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/alberthemagician\"> /u/alberthemagician </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1ovz3td/loading_32_bits_constant_in_riscv_assembler/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1ovz3td/loading_32_",
        "id": 4058380,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1ovz3td/loading_32_bits_constant_in_riscv_assembler",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Loading 32 bits constant in riscv assembler",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/I00I-SqAR",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-11-13T09:23:41.662059+00:00",
        "date_dead_since": null,
        "date_published": "2025-11-13T09:01:32+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p><a href=\"https://riscv.org/blog/risc-v-hpc-sc25/\">https://riscv.org/blog/risc-v-hpc-sc25/</a></p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/I00I-SqAR\"> /u/I00I-SqAR </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1ovwbr7/riscv_international_to_showcase_riscv_at_sc25_the/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1ovwbr7/riscv_international_to_showcase_riscv_at_sc25_the/\">[comments]</a></span>",
        "id": 4057153,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1ovwbr7/riscv_international_to_showcase_riscv_at_sc25_the",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "RISC-V International to showcase RISC-V at SC25, the World\u2019s Largest Supercomputing Conference",
        "vote": 0
    }
]