--
-- VHDL Architecture training_lib.comp_numeric2.rtl2
--
-- Created:
--          by - net.UNKNOWN (KPERSM7467)
--          at - 19:48:27 02.11.2017
--
-- using Mentor Graphics HDL Designer(TM) 2016.2 (Build 5)
--

LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;

entity comp_numeric2 is
  port(signal_in1: in std_logic_vector(31 downto 0);
       signal_in2: in std_logic_vector(31 downto 0);
       signal_sum: out std_logic_vector(31 downto 0);
       signal_diff: out std_logic_vector(31 downto 0);
       signal_compare: out std_logic
     );
end entity comp_numeric2;
--
architecture rtl2 of comp_numeric2 is
  signal value_int: integer;
  signal value_vec: std_logic_vector(15 downto 0) := "1000111100001010";
begin
  value_int   <= to_integer(signed(value_vec)); 
  signal_sum  <= std_logic_vector(signed(signal_in1) + signed(signal_in2));  
  signal_diff <= std_logic_vector(signed(signal_in1) - signed(signal_in2)); 
  signal_compare <= '1' when unsigned(signal_in1) > unsigned(signal_in2) else '0'; 
end architecture rtl2;

