// Seed: 1107997717
module module_0 ();
  logic id_1;
  ;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    output tri id_2,
    input supply0 id_3,
    input tri id_4,
    input tri0 id_5,
    input tri0 id_6,
    input uwire id_7,
    output wire id_8,
    input wand id_9,
    output wor id_10,
    input tri0 id_11,
    input supply1 id_12,
    input wire id_13,
    output wire id_14,
    output supply0 id_15,
    input tri id_16,
    input supply0 id_17,
    output tri0 id_18,
    input wand id_19,
    input supply0 id_20,
    output uwire id_21,
    input wire id_22,
    input wand id_23,
    output wand id_24,
    input tri0 id_25,
    input wor id_26,
    input tri0 id_27,
    input supply0 id_28,
    input tri0 id_29
    , id_31
);
  assign id_31 = 1;
  xnor primCall (
      id_10,
      id_11,
      id_12,
      id_13,
      id_16,
      id_17,
      id_19,
      id_20,
      id_22,
      id_23,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_3,
      id_31,
      id_4,
      id_5,
      id_6,
      id_7,
      id_9
  );
  module_0 modCall_1 ();
endmodule
