cocci_test_suite() {
	struct platform_driver cocci_id/* drivers/gpu/drm/omapdrm/dss/venc.c 936 */;
	const struct of_device_id cocci_id/* drivers/gpu/drm/omapdrm/dss/venc.c 929 */[];
	const struct dev_pm_ops cocci_id/* drivers/gpu/drm/omapdrm/dss/venc.c 924 */;
	struct resource *cocci_id/* drivers/gpu/drm/omapdrm/dss/venc.c 827 */;
	struct platform_device *cocci_id/* drivers/gpu/drm/omapdrm/dss/venc.c 824 */;
	const struct soc_device_attribute cocci_id/* drivers/gpu/drm/omapdrm/dss/venc.c 818 */[];
	struct venc_config {
		u32 f_control;
		u32 vidout_ctrl;
		u32 sync_ctrl;
		u32 llen;
		u32 flens;
		u32 hfltr_ctrl;
		u32 cc_carr_wss_carr;
		u32 c_phase;
		u32 gain_u;
		u32 gain_v;
		u32 gain_y;
		u32 black_level;
		u32 blank_level;
		u32 x_color;
		u32 m_control;
		u32 bstamp_wss_data;
		u32 s_carr;
		u32 line21;
		u32 ln_sel;
		u32 l21__wc_ctl;
		u32 htrigger_vtrigger;
		u32 savid__eavid;
		u32 flen__fal;
		u32 lal__phase_reset;
		u32 hs_int_start_stop_x;
		u32 hs_ext_start_stop_x;
		u32 vs_int_start_x;
		u32 vs_int_stop_x__vs_int_start_y;
		u32 vs_int_stop_y__vs_ext_start_x;
		u32 vs_ext_stop_x__vs_ext_start_y;
		u32 vs_ext_stop_y;
		u32 avid_start_stop_x;
		u32 avid_start_stop_y;
		u32 fid_int_start_x__fid_int_start_y;
		u32 fid_int_offset_y__fid_ext_start_x;
		u32 fid_ext_start_y__fid_ext_offset_y;
		u32 tvdetgp_int_start_stop_x;
		u32 tvdetgp_int_start_stop_y;
		u32 gen_ctrl;
	} cocci_id/* drivers/gpu/drm/omapdrm/dss/venc.c 78 */;
	struct device_node *cocci_id/* drivers/gpu/drm/omapdrm/dss/venc.c 777 */;
	const struct component_ops cocci_id/* drivers/gpu/drm/omapdrm/dss/venc.c 736 */;
	u8 cocci_id/* drivers/gpu/drm/omapdrm/dss/venc.c 709 */;
	struct venc_device *cocci_id/* drivers/gpu/drm/omapdrm/dss/venc.c 708 */;
	struct dss_device *cocci_id/* drivers/gpu/drm/omapdrm/dss/venc.c 707 */;
	struct device *cocci_id/* drivers/gpu/drm/omapdrm/dss/venc.c 705 */;
	void *cocci_id/* drivers/gpu/drm/omapdrm/dss/venc.c 705 */;
	int cocci_id/* drivers/gpu/drm/omapdrm/dss/venc.c 705 */;
	const struct omap_dss_device_ops cocci_id/* drivers/gpu/drm/omapdrm/dss/venc.c 688 */;
	void cocci_id/* drivers/gpu/drm/omapdrm/dss/venc.c 682 */;
	struct clk *cocci_id/* drivers/gpu/drm/omapdrm/dss/venc.c 659 */;
	struct seq_file *cocci_id/* drivers/gpu/drm/omapdrm/dss/venc.c 599 */;
	struct drm_display_mode *cocci_id/* drivers/gpu/drm/omapdrm/dss/venc.c 577 */;
	struct omap_dss_device *cocci_id/* drivers/gpu/drm/omapdrm/dss/venc.c 576 */;
	enum venc_videomode cocci_id/* drivers/gpu/drm/omapdrm/dss/venc.c 530 */;
	const struct drm_display_mode *cocci_id/* drivers/gpu/drm/omapdrm/dss/venc.c 530 */;
	unsigned int cocci_id/* drivers/gpu/drm/omapdrm/dss/venc.c 513 */;
	const struct drm_display_mode *cocci_id/* drivers/gpu/drm/omapdrm/dss/venc.c 509 */[];
	struct drm_connector *cocci_id/* drivers/gpu/drm/omapdrm/dss/venc.c 507 */;
	u32 cocci_id/* drivers/gpu/drm/omapdrm/dss/venc.c 422 */;
	const struct venc_config *cocci_id/* drivers/gpu/drm/omapdrm/dss/venc.c 322 */;
	struct venc_device cocci_id/* drivers/gpu/drm/omapdrm/dss/venc.c 308 */;
	struct venc_device {
		struct platform_device *pdev;
		void __iomem *base;
		struct mutex venc_lock;
		struct regulator *vdda_dac_reg;
		struct dss_device *dss;
		struct dss_debugfs_entry *debugfs;
		struct clk *tv_dac_clk;
		const struct venc_config *config;
		enum omap_dss_venc_type type;
		bool invert_polarity;
		bool requires_tv_dac_clk;
		struct omap_dss_device output;
	} cocci_id/* drivers/gpu/drm/omapdrm/dss/venc.c 289 */;
	const struct drm_display_mode cocci_id/* drivers/gpu/drm/omapdrm/dss/venc.c 274 */;
	enum venc_videomode{VENC_MODE_UNKNOWN, VENC_MODE_PAL, VENC_MODE_NTSC,} cocci_id/* drivers/gpu/drm/omapdrm/dss/venc.c 253 */;
	const struct venc_config cocci_id/* drivers/gpu/drm/omapdrm/dss/venc.c 166 */;
}
