// Seed: 1906129389
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_4 = id_3;
endmodule
module module_1 (
    input  tri0  id_0
    , id_12,
    output tri0  id_1,
    output tri0  id_2,
    input  wor   id_3,
    output wand  id_4,
    output tri0  id_5,
    output wire  id_6,
    output wor   id_7,
    input  wand  id_8,
    output uwire id_9,
    input  wire  id_10
);
  wire id_13;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_13,
      id_13,
      id_12,
      id_13,
      id_12,
      id_13
  );
endmodule
