Classic Timing Analyzer report for FlappyBirds
Thu May 30 21:06:54 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                        ;
+------------------------------+-------+---------------+----------------------------------+---------------+---------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From          ; To            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------+---------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.184 ns                         ; clk_div       ; pipe_x[0]     ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.294 ns                         ; pipe_gap_y[1] ; pipe_pos[8]   ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.358 ns                        ; clk_div       ; pipe_x[2]     ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 308.83 MHz ( period = 3.238 ns ) ; pipe_gap_y[1] ; pipe_gap_y[3] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;               ;               ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------+---------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                     ;
+-------+------------------------------------------------+-------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                    ; To                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 308.83 MHz ( period = 3.238 ns )               ; pipe_gap_y[1]           ; pipe_gap_y[3]~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 3.069 ns                ;
; N/A   ; 308.83 MHz ( period = 3.238 ns )               ; pipe_gap_y[1]           ; pipe_gap_y[3]           ; clk        ; clk      ; None                        ; None                      ; 3.069 ns                ;
; N/A   ; 319.59 MHz ( period = 3.129 ns )               ; pipe_gap_y[1]           ; pipe_gap_y[2]           ; clk        ; clk      ; None                        ; None                      ; 2.960 ns                ;
; N/A   ; 321.03 MHz ( period = 3.115 ns )               ; pipe_gap_y[2]           ; pipe_gap_y[3]~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; 321.03 MHz ( period = 3.115 ns )               ; pipe_gap_y[2]           ; pipe_gap_y[3]           ; clk        ; clk      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; 325.41 MHz ( period = 3.073 ns )               ; pipe_gap_y[0]           ; pipe_gap_y[3]~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 2.904 ns                ;
; N/A   ; 325.41 MHz ( period = 3.073 ns )               ; pipe_gap_y[0]           ; pipe_gap_y[3]           ; clk        ; clk      ; None                        ; None                      ; 2.904 ns                ;
; N/A   ; 330.58 MHz ( period = 3.025 ns )               ; pipe_gap_y[1]           ; pipe_gap_y[1]           ; clk        ; clk      ; None                        ; None                      ; 2.841 ns                ;
; N/A   ; 330.69 MHz ( period = 3.024 ns )               ; pipe_gap_y[1]           ; pipe_gap_y[1]~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 2.840 ns                ;
; N/A   ; 331.13 MHz ( period = 3.020 ns )               ; pipe_gap_y[1]           ; pipe_gap_y[0]           ; clk        ; clk      ; None                        ; None                      ; 2.836 ns                ;
; N/A   ; 332.01 MHz ( period = 3.012 ns )               ; pipe_gap_y[3]~DUPLICATE ; pipe_gap_y[3]~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 2.828 ns                ;
; N/A   ; 332.01 MHz ( period = 3.012 ns )               ; pipe_gap_y[3]~DUPLICATE ; pipe_gap_y[3]           ; clk        ; clk      ; None                        ; None                      ; 2.828 ns                ;
; N/A   ; 332.67 MHz ( period = 3.006 ns )               ; pipe_gap_y[2]           ; pipe_gap_y[2]           ; clk        ; clk      ; None                        ; None                      ; 2.822 ns                ;
; N/A   ; 335.57 MHz ( period = 2.980 ns )               ; pipe_gap_y[1]~DUPLICATE ; pipe_gap_y[3]~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 2.811 ns                ;
; N/A   ; 335.57 MHz ( period = 2.980 ns )               ; pipe_gap_y[1]~DUPLICATE ; pipe_gap_y[3]           ; clk        ; clk      ; None                        ; None                      ; 2.811 ns                ;
; N/A   ; 337.38 MHz ( period = 2.964 ns )               ; pipe_gap_y[0]           ; pipe_gap_y[2]           ; clk        ; clk      ; None                        ; None                      ; 2.795 ns                ;
; N/A   ; 337.50 MHz ( period = 2.963 ns )               ; pipe_gap_y[3]           ; pipe_gap_y[3]~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 2.779 ns                ;
; N/A   ; 337.50 MHz ( period = 2.963 ns )               ; pipe_gap_y[3]           ; pipe_gap_y[3]           ; clk        ; clk      ; None                        ; None                      ; 2.779 ns                ;
; N/A   ; 344.47 MHz ( period = 2.903 ns )               ; pipe_gap_y[3]~DUPLICATE ; pipe_gap_y[2]           ; clk        ; clk      ; None                        ; None                      ; 2.719 ns                ;
; N/A   ; 344.59 MHz ( period = 2.902 ns )               ; pipe_gap_y[2]           ; pipe_gap_y[1]           ; clk        ; clk      ; None                        ; None                      ; 2.703 ns                ;
; N/A   ; 344.71 MHz ( period = 2.901 ns )               ; pipe_gap_y[2]           ; pipe_gap_y[1]~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 2.702 ns                ;
; N/A   ; 345.18 MHz ( period = 2.897 ns )               ; pipe_gap_y[2]           ; pipe_gap_y[0]           ; clk        ; clk      ; None                        ; None                      ; 2.698 ns                ;
; N/A   ; 348.31 MHz ( period = 2.871 ns )               ; pipe_gap_y[1]~DUPLICATE ; pipe_gap_y[2]           ; clk        ; clk      ; None                        ; None                      ; 2.702 ns                ;
; N/A   ; 349.65 MHz ( period = 2.860 ns )               ; pipe_gap_y[0]           ; pipe_gap_y[1]           ; clk        ; clk      ; None                        ; None                      ; 2.676 ns                ;
; N/A   ; 349.77 MHz ( period = 2.859 ns )               ; pipe_gap_y[0]           ; pipe_gap_y[1]~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 2.675 ns                ;
; N/A   ; 350.26 MHz ( period = 2.855 ns )               ; pipe_gap_y[0]           ; pipe_gap_y[0]           ; clk        ; clk      ; None                        ; None                      ; 2.671 ns                ;
; N/A   ; 350.39 MHz ( period = 2.854 ns )               ; pipe_gap_y[3]           ; pipe_gap_y[2]           ; clk        ; clk      ; None                        ; None                      ; 2.670 ns                ;
; N/A   ; 357.27 MHz ( period = 2.799 ns )               ; pipe_gap_y[3]~DUPLICATE ; pipe_gap_y[1]           ; clk        ; clk      ; None                        ; None                      ; 2.600 ns                ;
; N/A   ; 357.40 MHz ( period = 2.798 ns )               ; pipe_gap_y[3]~DUPLICATE ; pipe_gap_y[1]~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 2.599 ns                ;
; N/A   ; 357.91 MHz ( period = 2.794 ns )               ; pipe_gap_y[3]~DUPLICATE ; pipe_gap_y[0]           ; clk        ; clk      ; None                        ; None                      ; 2.595 ns                ;
; N/A   ; 361.40 MHz ( period = 2.767 ns )               ; pipe_gap_y[1]~DUPLICATE ; pipe_gap_y[1]           ; clk        ; clk      ; None                        ; None                      ; 2.583 ns                ;
; N/A   ; 361.53 MHz ( period = 2.766 ns )               ; pipe_gap_y[1]~DUPLICATE ; pipe_gap_y[1]~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 2.582 ns                ;
; N/A   ; 362.06 MHz ( period = 2.762 ns )               ; pipe_gap_y[1]~DUPLICATE ; pipe_gap_y[0]           ; clk        ; clk      ; None                        ; None                      ; 2.578 ns                ;
; N/A   ; 363.64 MHz ( period = 2.750 ns )               ; pipe_gap_y[3]           ; pipe_gap_y[1]           ; clk        ; clk      ; None                        ; None                      ; 2.551 ns                ;
; N/A   ; 363.77 MHz ( period = 2.749 ns )               ; pipe_gap_y[3]           ; pipe_gap_y[1]~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 2.550 ns                ;
; N/A   ; 364.30 MHz ( period = 2.745 ns )               ; pipe_gap_y[3]           ; pipe_gap_y[0]           ; clk        ; clk      ; None                        ; None                      ; 2.546 ns                ;
; N/A   ; 447.83 MHz ( period = 2.233 ns )               ; pipe_x[0]               ; pipe_gap_y[0]           ; clk        ; clk      ; None                        ; None                      ; 3.066 ns                ;
; N/A   ; 447.83 MHz ( period = 2.233 ns )               ; pipe_x[0]               ; pipe_gap_y[1]~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 3.066 ns                ;
; N/A   ; 447.83 MHz ( period = 2.233 ns )               ; pipe_x[0]               ; pipe_gap_y[1]           ; clk        ; clk      ; None                        ; None                      ; 3.066 ns                ;
; N/A   ; 473.26 MHz ( period = 2.113 ns )               ; pipe_x[0]               ; pipe_gap_y[3]~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 2.961 ns                ;
; N/A   ; 473.26 MHz ( period = 2.113 ns )               ; pipe_x[0]               ; pipe_gap_y[2]           ; clk        ; clk      ; None                        ; None                      ; 2.961 ns                ;
; N/A   ; 473.26 MHz ( period = 2.113 ns )               ; pipe_x[0]               ; pipe_gap_y[3]           ; clk        ; clk      ; None                        ; None                      ; 2.961 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pipe_x[1]               ; pipe_gap_y[0]           ; clk        ; clk      ; None                        ; None                      ; 1.682 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pipe_x[1]               ; pipe_gap_y[1]~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 1.682 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pipe_x[1]               ; pipe_gap_y[1]           ; clk        ; clk      ; None                        ; None                      ; 1.682 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pipe_x[1]               ; pipe_gap_y[3]~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 1.577 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pipe_x[1]               ; pipe_gap_y[2]           ; clk        ; clk      ; None                        ; None                      ; 1.577 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pipe_x[1]               ; pipe_gap_y[3]           ; clk        ; clk      ; None                        ; None                      ; 1.577 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pipe_x[3]               ; pipe_gap_y[0]           ; clk        ; clk      ; None                        ; None                      ; 1.533 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pipe_x[3]               ; pipe_gap_y[1]~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 1.533 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pipe_x[3]               ; pipe_gap_y[1]           ; clk        ; clk      ; None                        ; None                      ; 1.533 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pipe_x[3]               ; pipe_gap_y[3]~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 1.428 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pipe_x[3]               ; pipe_gap_y[2]           ; clk        ; clk      ; None                        ; None                      ; 1.428 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pipe_x[3]               ; pipe_gap_y[3]           ; clk        ; clk      ; None                        ; None                      ; 1.428 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pipe_x[2]               ; pipe_gap_y[0]           ; clk        ; clk      ; None                        ; None                      ; 1.341 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pipe_x[2]               ; pipe_gap_y[1]~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 1.341 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pipe_x[2]               ; pipe_gap_y[1]           ; clk        ; clk      ; None                        ; None                      ; 1.341 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pipe_x[2]               ; pipe_gap_y[3]~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 1.236 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pipe_x[2]               ; pipe_gap_y[2]           ; clk        ; clk      ; None                        ; None                      ; 1.236 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pipe_x[2]               ; pipe_gap_y[3]           ; clk        ; clk      ; None                        ; None                      ; 1.236 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pipe_x[0]               ; pipe_x[1]               ; clk        ; clk      ; None                        ; None                      ; 1.939 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pipe_x[0]               ; pipe_x[3]               ; clk        ; clk      ; None                        ; None                      ; 1.939 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pipe_x[0]               ; pipe_x[2]               ; clk        ; clk      ; None                        ; None                      ; 1.936 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pipe_x[1]               ; pipe_x[2]               ; clk        ; clk      ; None                        ; None                      ; 0.764 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pipe_x[1]               ; pipe_x[3]               ; clk        ; clk      ; None                        ; None                      ; 0.763 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pipe_x[2]               ; pipe_x[3]               ; clk        ; clk      ; None                        ; None                      ; 0.638 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pipe_x[1]               ; pipe_x[1]               ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pipe_x[3]               ; pipe_x[3]               ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pipe_x[2]               ; pipe_x[2]               ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pipe_x[0]               ; pipe_x[0]               ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+-------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------+
; tsu                                                                              ;
+-------+--------------+------------+---------+-------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To                      ; To Clock ;
+-------+--------------+------------+---------+-------------------------+----------+
; N/A   ; None         ; 4.184 ns   ; clk_div ; pipe_x[0]               ; clk      ;
; N/A   ; None         ; 3.384 ns   ; clk_div ; pipe_gap_y[0]           ; clk      ;
; N/A   ; None         ; 3.384 ns   ; clk_div ; pipe_gap_y[1]~DUPLICATE ; clk      ;
; N/A   ; None         ; 3.384 ns   ; clk_div ; pipe_gap_y[1]           ; clk      ;
; N/A   ; None         ; 3.264 ns   ; clk_div ; pipe_gap_y[3]~DUPLICATE ; clk      ;
; N/A   ; None         ; 3.264 ns   ; clk_div ; pipe_gap_y[2]           ; clk      ;
; N/A   ; None         ; 3.264 ns   ; clk_div ; pipe_gap_y[3]           ; clk      ;
; N/A   ; None         ; 2.597 ns   ; clk_div ; pipe_x[1]               ; clk      ;
; N/A   ; None         ; 2.597 ns   ; clk_div ; pipe_x[3]               ; clk      ;
; N/A   ; None         ; 2.597 ns   ; clk_div ; pipe_x[2]               ; clk      ;
+-------+--------------+------------+---------+-------------------------+----------+


+-----------------------------------------------------------------------------------------+
; tco                                                                                     ;
+-------+--------------+------------+-------------------------+--------------+------------+
; Slack ; Required tco ; Actual tco ; From                    ; To           ; From Clock ;
+-------+--------------+------------+-------------------------+--------------+------------+
; N/A   ; None         ; 9.294 ns   ; pipe_gap_y[1]           ; pipe_pos[8]  ; clk        ;
; N/A   ; None         ; 9.239 ns   ; pipe_gap_y[0]           ; pipe_pos[8]  ; clk        ;
; N/A   ; None         ; 9.213 ns   ; pipe_gap_y[1]           ; pipe_pos[9]  ; clk        ;
; N/A   ; None         ; 9.200 ns   ; pipe_gap_y[2]           ; pipe_pos[9]  ; clk        ;
; N/A   ; None         ; 9.150 ns   ; pipe_gap_y[2]           ; pipe_pos[8]  ; clk        ;
; N/A   ; None         ; 9.068 ns   ; pipe_gap_y[2]           ; pipe_pos[6]  ; clk        ;
; N/A   ; None         ; 8.933 ns   ; pipe_gap_y[3]~DUPLICATE ; pipe_pos[8]  ; clk        ;
; N/A   ; None         ; 8.868 ns   ; pipe_gap_y[1]           ; pipe_pos[1]  ; clk        ;
; N/A   ; None         ; 8.849 ns   ; pipe_gap_y[3]~DUPLICATE ; pipe_pos[9]  ; clk        ;
; N/A   ; None         ; 8.840 ns   ; pipe_gap_y[2]           ; pipe_pos[1]  ; clk        ;
; N/A   ; None         ; 8.704 ns   ; pipe_gap_y[1]           ; pipe_pos[12] ; clk        ;
; N/A   ; None         ; 8.694 ns   ; pipe_gap_y[0]           ; pipe_pos[12] ; clk        ;
; N/A   ; None         ; 8.674 ns   ; pipe_gap_y[2]           ; pipe_pos[12] ; clk        ;
; N/A   ; None         ; 8.657 ns   ; pipe_gap_y[2]           ; pipe_pos[11] ; clk        ;
; N/A   ; None         ; 8.639 ns   ; pipe_gap_y[0]           ; pipe_pos[6]  ; clk        ;
; N/A   ; None         ; 8.506 ns   ; pipe_gap_y[3]~DUPLICATE ; pipe_pos[1]  ; clk        ;
; N/A   ; None         ; 8.448 ns   ; pipe_gap_y[3]~DUPLICATE ; pipe_pos[11] ; clk        ;
; N/A   ; None         ; 8.343 ns   ; pipe_gap_y[3]~DUPLICATE ; pipe_pos[12] ; clk        ;
; N/A   ; None         ; 8.288 ns   ; pipe_gap_y[1]           ; pipe_pos[4]  ; clk        ;
; N/A   ; None         ; 8.279 ns   ; pipe_gap_y[0]           ; pipe_pos[4]  ; clk        ;
; N/A   ; None         ; 8.258 ns   ; pipe_gap_y[2]           ; pipe_pos[4]  ; clk        ;
; N/A   ; None         ; 8.225 ns   ; pipe_gap_y[2]           ; pipe_pos[10] ; clk        ;
; N/A   ; None         ; 8.210 ns   ; pipe_gap_y[1]           ; pipe_pos[6]  ; clk        ;
; N/A   ; None         ; 8.162 ns   ; pipe_gap_y[0]           ; pipe_pos[2]  ; clk        ;
; N/A   ; None         ; 8.143 ns   ; pipe_gap_y[3]~DUPLICATE ; pipe_pos[6]  ; clk        ;
; N/A   ; None         ; 8.015 ns   ; pipe_gap_y[2]           ; pipe_pos[3]  ; clk        ;
; N/A   ; None         ; 7.957 ns   ; pipe_gap_y[0]           ; pipe_pos[0]  ; clk        ;
; N/A   ; None         ; 7.926 ns   ; pipe_gap_y[3]~DUPLICATE ; pipe_pos[4]  ; clk        ;
; N/A   ; None         ; 7.880 ns   ; pipe_gap_y[2]           ; pipe_pos[14] ; clk        ;
; N/A   ; None         ; 7.816 ns   ; pipe_gap_y[1]           ; pipe_pos[0]  ; clk        ;
; N/A   ; None         ; 7.799 ns   ; pipe_gap_y[3]~DUPLICATE ; pipe_pos[3]  ; clk        ;
; N/A   ; None         ; 7.672 ns   ; pipe_gap_y[2]           ; pipe_pos[0]  ; clk        ;
; N/A   ; None         ; 7.660 ns   ; pipe_gap_y[1]           ; pipe_pos[2]  ; clk        ;
; N/A   ; None         ; 7.659 ns   ; pipe_gap_y[2]           ; pipe_pos[2]  ; clk        ;
; N/A   ; None         ; 7.639 ns   ; pipe_gap_y[1]           ; pipe_pos[5]  ; clk        ;
; N/A   ; None         ; 7.611 ns   ; pipe_gap_y[2]           ; pipe_pos[5]  ; clk        ;
; N/A   ; None         ; 7.556 ns   ; pipe_gap_y[2]           ; pipe_pos[15] ; clk        ;
; N/A   ; None         ; 7.510 ns   ; pipe_gap_y[3]~DUPLICATE ; pipe_pos[2]  ; clk        ;
; N/A   ; None         ; 7.454 ns   ; pipe_gap_y[3]~DUPLICATE ; pipe_pos[0]  ; clk        ;
; N/A   ; None         ; 7.390 ns   ; pipe_gap_y[1]           ; pipe_pos[13] ; clk        ;
; N/A   ; None         ; 7.377 ns   ; pipe_gap_y[2]           ; pipe_pos[13] ; clk        ;
; N/A   ; None         ; 7.365 ns   ; pipe_gap_y[2]           ; pipe_pos[7]  ; clk        ;
; N/A   ; None         ; 7.323 ns   ; pipe_gap_y[0]           ; pipe_pos[10] ; clk        ;
; N/A   ; None         ; 7.276 ns   ; pipe_gap_y[3]~DUPLICATE ; pipe_pos[5]  ; clk        ;
; N/A   ; None         ; 7.225 ns   ; pipe_gap_y[3]~DUPLICATE ; pipe_pos[15] ; clk        ;
; N/A   ; None         ; 7.133 ns   ; pipe_gap_y[0]           ; pipe_pos[14] ; clk        ;
; N/A   ; None         ; 7.075 ns   ; pipe_gap_y[1]           ; pipe_pos[10] ; clk        ;
; N/A   ; None         ; 7.035 ns   ; pipe_gap_y[3]~DUPLICATE ; pipe_pos[7]  ; clk        ;
; N/A   ; None         ; 7.028 ns   ; pipe_gap_y[3]~DUPLICATE ; pipe_pos[13] ; clk        ;
; N/A   ; None         ; 7.028 ns   ; pipe_gap_y[3]           ; pipe_pos[10] ; clk        ;
; N/A   ; None         ; 6.813 ns   ; pipe_gap_y[3]~DUPLICATE ; pipe_pos[10] ; clk        ;
; N/A   ; None         ; 6.764 ns   ; pipe_gap_y[1]           ; pipe_pos[14] ; clk        ;
; N/A   ; None         ; 6.745 ns   ; pipe_gap_y[3]~DUPLICATE ; pipe_pos[14] ; clk        ;
+-------+--------------+------------+-------------------------+--------------+------------+


+----------------------------------------------------------------------------------------+
; th                                                                                     ;
+---------------+-------------+-----------+---------+-------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To                      ; To Clock ;
+---------------+-------------+-----------+---------+-------------------------+----------+
; N/A           ; None        ; -2.358 ns ; clk_div ; pipe_x[1]               ; clk      ;
; N/A           ; None        ; -2.358 ns ; clk_div ; pipe_x[3]               ; clk      ;
; N/A           ; None        ; -2.358 ns ; clk_div ; pipe_x[2]               ; clk      ;
; N/A           ; None        ; -3.025 ns ; clk_div ; pipe_gap_y[3]~DUPLICATE ; clk      ;
; N/A           ; None        ; -3.025 ns ; clk_div ; pipe_gap_y[2]           ; clk      ;
; N/A           ; None        ; -3.025 ns ; clk_div ; pipe_gap_y[3]           ; clk      ;
; N/A           ; None        ; -3.145 ns ; clk_div ; pipe_gap_y[0]           ; clk      ;
; N/A           ; None        ; -3.145 ns ; clk_div ; pipe_gap_y[1]~DUPLICATE ; clk      ;
; N/A           ; None        ; -3.145 ns ; clk_div ; pipe_gap_y[1]           ; clk      ;
; N/A           ; None        ; -3.945 ns ; clk_div ; pipe_x[0]               ; clk      ;
+---------------+-------------+-----------+---------+-------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu May 30 21:06:54 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FlappyBirds -c FlappyBirds --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 308.83 MHz between source register "pipe_gap_y[1]" and destination register "pipe_gap_y[3]~DUPLICATE" (period= 3.238 ns)
    Info: + Longest register to register delay is 3.069 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y22_N29; Fanout = 24; REG Node = 'pipe_gap_y[1]'
        Info: 2: + IC(0.234 ns) + CELL(0.225 ns) = 0.459 ns; Loc. = LCCOMB_X35_Y22_N26; Fanout = 7; COMB Node = 'Decoder2~4'
        Info: 3: + IC(0.228 ns) + CELL(0.309 ns) = 0.996 ns; Loc. = LCCOMB_X35_Y22_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_4~6'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 1.031 ns; Loc. = LCCOMB_X35_Y22_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_4~10'
        Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 1.066 ns; Loc. = LCCOMB_X35_Y22_N22; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_4~14'
        Info: 6: + IC(0.000 ns) + CELL(0.125 ns) = 1.191 ns; Loc. = LCCOMB_X35_Y22_N24; Fanout = 10; COMB Node = 'lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_4~17'
        Info: 7: + IC(0.347 ns) + CELL(0.053 ns) = 1.591 ns; Loc. = LCCOMB_X35_Y22_N12; Fanout = 3; COMB Node = 'lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|StageOut[16]~0'
        Info: 8: + IC(0.212 ns) + CELL(0.350 ns) = 2.153 ns; Loc. = LCCOMB_X35_Y22_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~10'
        Info: 9: + IC(0.000 ns) + CELL(0.125 ns) = 2.278 ns; Loc. = LCCOMB_X35_Y22_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~13'
        Info: 10: + IC(0.364 ns) + CELL(0.272 ns) = 2.914 ns; Loc. = LCCOMB_X34_Y22_N6; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|StageOut[23]~4DUPLICATE'
        Info: 11: + IC(0.000 ns) + CELL(0.155 ns) = 3.069 ns; Loc. = LCFF_X34_Y22_N7; Fanout = 25; REG Node = 'pipe_gap_y[3]~DUPLICATE'
        Info: Total cell delay = 1.684 ns ( 54.87 % )
        Info: Total interconnect delay = 1.385 ns ( 45.13 % )
    Info: - Smallest clock skew is 0.015 ns
        Info: + Shortest clock path from clock "clk" to destination register is 3.216 ns
            Info: 1: + IC(0.000 ns) + CELL(0.816 ns) = 0.816 ns; Loc. = PIN_T2; Fanout = 10; CLK Node = 'clk'
            Info: 2: + IC(1.782 ns) + CELL(0.618 ns) = 3.216 ns; Loc. = LCFF_X34_Y22_N7; Fanout = 25; REG Node = 'pipe_gap_y[3]~DUPLICATE'
            Info: Total cell delay = 1.434 ns ( 44.59 % )
            Info: Total interconnect delay = 1.782 ns ( 55.41 % )
        Info: - Longest clock path from clock "clk" to source register is 3.201 ns
            Info: 1: + IC(0.000 ns) + CELL(0.816 ns) = 0.816 ns; Loc. = PIN_T2; Fanout = 10; CLK Node = 'clk'
            Info: 2: + IC(1.767 ns) + CELL(0.618 ns) = 3.201 ns; Loc. = LCFF_X35_Y22_N29; Fanout = 24; REG Node = 'pipe_gap_y[1]'
            Info: Total cell delay = 1.434 ns ( 44.80 % )
            Info: Total interconnect delay = 1.767 ns ( 55.20 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "pipe_x[0]" (data pin = "clk_div", clock pin = "clk") is 4.184 ns
    Info: + Longest pin to register delay is 6.278 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_A5; Fanout = 5; PIN Node = 'clk_div'
        Info: 2: + IC(4.678 ns) + CELL(0.746 ns) = 6.278 ns; Loc. = LCFF_X38_Y7_N17; Fanout = 5; REG Node = 'pipe_x[0]'
        Info: Total cell delay = 1.600 ns ( 25.49 % )
        Info: Total interconnect delay = 4.678 ns ( 74.51 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.184 ns
        Info: 1: + IC(0.000 ns) + CELL(0.816 ns) = 0.816 ns; Loc. = PIN_T2; Fanout = 10; CLK Node = 'clk'
        Info: 2: + IC(0.750 ns) + CELL(0.618 ns) = 2.184 ns; Loc. = LCFF_X38_Y7_N17; Fanout = 5; REG Node = 'pipe_x[0]'
        Info: Total cell delay = 1.434 ns ( 65.66 % )
        Info: Total interconnect delay = 0.750 ns ( 34.34 % )
Info: tco from clock "clk" to destination pin "pipe_pos[8]" through register "pipe_gap_y[1]" is 9.294 ns
    Info: + Longest clock path from clock "clk" to source register is 3.201 ns
        Info: 1: + IC(0.000 ns) + CELL(0.816 ns) = 0.816 ns; Loc. = PIN_T2; Fanout = 10; CLK Node = 'clk'
        Info: 2: + IC(1.767 ns) + CELL(0.618 ns) = 3.201 ns; Loc. = LCFF_X35_Y22_N29; Fanout = 24; REG Node = 'pipe_gap_y[1]'
        Info: Total cell delay = 1.434 ns ( 44.80 % )
        Info: Total interconnect delay = 1.767 ns ( 55.20 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 5.999 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y22_N29; Fanout = 24; REG Node = 'pipe_gap_y[1]'
        Info: 2: + IC(1.360 ns) + CELL(0.366 ns) = 1.726 ns; Loc. = LCCOMB_X22_Y26_N22; Fanout = 1; COMB Node = 'pipes~10'
        Info: 3: + IC(0.245 ns) + CELL(0.346 ns) = 2.317 ns; Loc. = LCCOMB_X22_Y26_N20; Fanout = 1; COMB Node = 'pipes~11'
        Info: 4: + IC(1.864 ns) + CELL(1.818 ns) = 5.999 ns; Loc. = PIN_H5; Fanout = 0; PIN Node = 'pipe_pos[8]'
        Info: Total cell delay = 2.530 ns ( 42.17 % )
        Info: Total interconnect delay = 3.469 ns ( 57.83 % )
Info: th for register "pipe_x[1]" (data pin = "clk_div", clock pin = "clk") is -2.358 ns
    Info: + Longest clock path from clock "clk" to destination register is 3.216 ns
        Info: 1: + IC(0.000 ns) + CELL(0.816 ns) = 0.816 ns; Loc. = PIN_T2; Fanout = 10; CLK Node = 'clk'
        Info: 2: + IC(1.782 ns) + CELL(0.618 ns) = 3.216 ns; Loc. = LCFF_X34_Y22_N15; Fanout = 4; REG Node = 'pipe_x[1]'
        Info: Total cell delay = 1.434 ns ( 44.59 % )
        Info: Total interconnect delay = 1.782 ns ( 55.41 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.723 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_A5; Fanout = 5; PIN Node = 'clk_div'
        Info: 2: + IC(4.123 ns) + CELL(0.746 ns) = 5.723 ns; Loc. = LCFF_X34_Y22_N15; Fanout = 4; REG Node = 'pipe_x[1]'
        Info: Total cell delay = 1.600 ns ( 27.96 % )
        Info: Total interconnect delay = 4.123 ns ( 72.04 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 98 megabytes
    Info: Processing ended: Thu May 30 21:06:54 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


