# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Booth_RA_Mul_ppl_csla.srcs/sources_1/new/CSLA28.v" \
"../../../../Booth_RA_Mul_ppl_csla.srcs/sources_1/new/RA_Mul_ppl_csla.v" \
"../../../../Booth_RA_Mul_ppl_csla.srcs/sim_1/new/Booth_RA_Mul_ppl_csla_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
