
TX_MODE_FROM_SCRATCH.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002614  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a8  080027b4  080027b4  000037b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800285c  0800285c  00004068  2**0
                  CONTENTS
  4 .ARM          00000008  0800285c  0800285c  0000385c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002864  08002864  00004068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002864  08002864  00003864  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002868  08002868  00003868  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  0800286c  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000017c  20000068  080028d4  00004068  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200001e4  080028d4  000041e4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00004068  2**0
                  CONTENTS, READONLY
 12 .debug_info   000046d2  00000000  00000000  00004098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001425  00000000  00000000  0000876a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000588  00000000  00000000  00009b90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000003ef  00000000  00000000  0000a118  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001645c  00000000  00000000  0000a507  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000671c  00000000  00000000  00020963  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008571e  00000000  00000000  0002707f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ac79d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001b40  00000000  00000000  000ac7e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  000ae320  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800279c 	.word	0x0800279c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	0800279c 	.word	0x0800279c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <millis>:
}



uint64_t millis()
	{
 8000570:	b480      	push	{r7}
 8000572:	b083      	sub	sp, #12
 8000574:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000576:	b672      	cpsid	i
}
 8000578:	bf00      	nop
	__disable_irq();
	uint64_t ml=mil;
 800057a:	4b08      	ldr	r3, [pc, #32]	@ (800059c <millis+0x2c>)
 800057c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000580:	e9c7 2300 	strd	r2, r3, [r7]
  __ASM volatile ("cpsie i" : : : "memory");
 8000584:	b662      	cpsie	i
}
 8000586:	bf00      	nop
	__enable_irq();
	return ml;
 8000588:	e9d7 2300 	ldrd	r2, r3, [r7]
	}
 800058c:	4610      	mov	r0, r2
 800058e:	4619      	mov	r1, r3
 8000590:	370c      	adds	r7, #12
 8000592:	46bd      	mov	sp, r7
 8000594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop
 800059c:	20000088 	.word	0x20000088

080005a0 <delay>:



void delay(uint32_t time)
	{
 80005a0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80005a4:	b084      	sub	sp, #16
 80005a6:	af00      	add	r7, sp, #0
 80005a8:	6078      	str	r0, [r7, #4]

	uint64_t start=millis();
 80005aa:	f7ff ffe1 	bl	8000570 <millis>
 80005ae:	e9c7 0102 	strd	r0, r1, [r7, #8]
	while((millis() - start) < time);
 80005b2:	bf00      	nop
 80005b4:	f7ff ffdc 	bl	8000570 <millis>
 80005b8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80005bc:	1a84      	subs	r4, r0, r2
 80005be:	eb61 0503 	sbc.w	r5, r1, r3
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	2200      	movs	r2, #0
 80005c6:	4698      	mov	r8, r3
 80005c8:	4691      	mov	r9, r2
 80005ca:	4544      	cmp	r4, r8
 80005cc:	eb75 0309 	sbcs.w	r3, r5, r9
 80005d0:	d3f0      	bcc.n	80005b4 <delay+0x14>

	}
 80005d2:	bf00      	nop
 80005d4:	bf00      	nop
 80005d6:	3710      	adds	r7, #16
 80005d8:	46bd      	mov	sp, r7
 80005da:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
	...

080005e0 <SysTick_Handler>:

void SysTick_Handler(void)
{
 80005e0:	b480      	push	{r7}
 80005e2:	af00      	add	r7, sp, #0
	mil++;
 80005e4:	4b06      	ldr	r3, [pc, #24]	@ (8000600 <SysTick_Handler+0x20>)
 80005e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80005ea:	1c50      	adds	r0, r2, #1
 80005ec:	f143 0100 	adc.w	r1, r3, #0
 80005f0:	4b03      	ldr	r3, [pc, #12]	@ (8000600 <SysTick_Handler+0x20>)
 80005f2:	e9c3 0100 	strd	r0, r1, [r3]
}
 80005f6:	bf00      	nop
 80005f8:	46bd      	mov	sp, r7
 80005fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fe:	4770      	bx	lr
 8000600:	20000088 	.word	0x20000088

08000604 <init_CSN_CE_PINS>:
	#include"NRF_DRIVER.h"
	#include"delay.h"
	#include"SPI.h"
	#include"utilities.h"

void init_CSN_CE_PINS(){
 8000604:	b480      	push	{r7}
 8000606:	af00      	add	r7, sp, #0
	RCC->AHB1ENR|=RCC_AHB1ENR_GPIOAEN;
 8000608:	4b0d      	ldr	r3, [pc, #52]	@ (8000640 <init_CSN_CE_PINS+0x3c>)
 800060a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800060c:	4a0c      	ldr	r2, [pc, #48]	@ (8000640 <init_CSN_CE_PINS+0x3c>)
 800060e:	f043 0301 	orr.w	r3, r3, #1
 8000612:	6313      	str	r3, [r2, #48]	@ 0x30
	MODIFY_FIELD(GPIOA->MODER, GPIO_MODER_MODER4, ESF_GPIO_MODER_OUTPUT); // NSS pin for now4 as outpu
 8000614:	4b0b      	ldr	r3, [pc, #44]	@ (8000644 <init_CSN_CE_PINS+0x40>)
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800061c:	4a09      	ldr	r2, [pc, #36]	@ (8000644 <init_CSN_CE_PINS+0x40>)
 800061e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000622:	6013      	str	r3, [r2, #0]
	MODIFY_FIELD(GPIOA->MODER, GPIO_MODER_MODER0, ESF_GPIO_MODER_OUTPUT); // NSS pin for now4 as outpu
 8000624:	4b07      	ldr	r3, [pc, #28]	@ (8000644 <init_CSN_CE_PINS+0x40>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	f023 0303 	bic.w	r3, r3, #3
 800062c:	4a05      	ldr	r2, [pc, #20]	@ (8000644 <init_CSN_CE_PINS+0x40>)
 800062e:	f043 0301 	orr.w	r3, r3, #1
 8000632:	6013      	str	r3, [r2, #0]
}
 8000634:	bf00      	nop
 8000636:	46bd      	mov	sp, r7
 8000638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063c:	4770      	bx	lr
 800063e:	bf00      	nop
 8000640:	40023800 	.word	0x40023800
 8000644:	40020000 	.word	0x40020000

08000648 <CSN_SELECT_NRF>:


	void CSN_SELECT_NRF(){
 8000648:	b480      	push	{r7}
 800064a:	af00      	add	r7, sp, #0
		  GPIOA->BSRR |= GPIO_BSRR_BR_4; //pull low to enable nrf
 800064c:	4b05      	ldr	r3, [pc, #20]	@ (8000664 <CSN_SELECT_NRF+0x1c>)
 800064e:	699b      	ldr	r3, [r3, #24]
 8000650:	4a04      	ldr	r2, [pc, #16]	@ (8000664 <CSN_SELECT_NRF+0x1c>)
 8000652:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000656:	6193      	str	r3, [r2, #24]
	}
 8000658:	bf00      	nop
 800065a:	46bd      	mov	sp, r7
 800065c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000660:	4770      	bx	lr
 8000662:	bf00      	nop
 8000664:	40020000 	.word	0x40020000

08000668 <CSN_UNSELECT_NRF>:

	void CSN_UNSELECT_NRF(){
 8000668:	b480      	push	{r7}
 800066a:	af00      	add	r7, sp, #0
		  GPIOA->BSRR |= GPIO_BSRR_BS_4; //make high to disable
 800066c:	4b05      	ldr	r3, [pc, #20]	@ (8000684 <CSN_UNSELECT_NRF+0x1c>)
 800066e:	699b      	ldr	r3, [r3, #24]
 8000670:	4a04      	ldr	r2, [pc, #16]	@ (8000684 <CSN_UNSELECT_NRF+0x1c>)
 8000672:	f043 0310 	orr.w	r3, r3, #16
 8000676:	6193      	str	r3, [r2, #24]
	}
 8000678:	bf00      	nop
 800067a:	46bd      	mov	sp, r7
 800067c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000680:	4770      	bx	lr
 8000682:	bf00      	nop
 8000684:	40020000 	.word	0x40020000

08000688 <NRF_ENABLE>:

	void NRF_ENABLE(){
 8000688:	b480      	push	{r7}
 800068a:	af00      	add	r7, sp, #0
		GPIOA->BSRR |= GPIO_BSRR_BS_0;
 800068c:	4b05      	ldr	r3, [pc, #20]	@ (80006a4 <NRF_ENABLE+0x1c>)
 800068e:	699b      	ldr	r3, [r3, #24]
 8000690:	4a04      	ldr	r2, [pc, #16]	@ (80006a4 <NRF_ENABLE+0x1c>)
 8000692:	f043 0301 	orr.w	r3, r3, #1
 8000696:	6193      	str	r3, [r2, #24]
	}
 8000698:	bf00      	nop
 800069a:	46bd      	mov	sp, r7
 800069c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a0:	4770      	bx	lr
 80006a2:	bf00      	nop
 80006a4:	40020000 	.word	0x40020000

080006a8 <NRF_DISABLE>:

	void NRF_DISABLE(){
 80006a8:	b480      	push	{r7}
 80006aa:	af00      	add	r7, sp, #0
		GPIOA->BSRR |= GPIO_BSRR_BR_0;
 80006ac:	4b05      	ldr	r3, [pc, #20]	@ (80006c4 <NRF_DISABLE+0x1c>)
 80006ae:	699b      	ldr	r3, [r3, #24]
 80006b0:	4a04      	ldr	r2, [pc, #16]	@ (80006c4 <NRF_DISABLE+0x1c>)
 80006b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80006b6:	6193      	str	r3, [r2, #24]
	}
 80006b8:	bf00      	nop
 80006ba:	46bd      	mov	sp, r7
 80006bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c0:	4770      	bx	lr
 80006c2:	bf00      	nop
 80006c4:	40020000 	.word	0x40020000

080006c8 <NRF_WRITE_REGISTER>:



	void NRF_WRITE_REGISTER(uint8_t REG_ADDRESS,uint8_t data){
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b084      	sub	sp, #16
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	4603      	mov	r3, r0
 80006d0:	460a      	mov	r2, r1
 80006d2:	71fb      	strb	r3, [r7, #7]
 80006d4:	4613      	mov	r3, r2
 80006d6:	71bb      	strb	r3, [r7, #6]
		uint8_t trans_buff[2];
		trans_buff[0]=REG_ADDRESS|W_REGISTER;
 80006d8:	79fb      	ldrb	r3, [r7, #7]
 80006da:	f043 0320 	orr.w	r3, r3, #32
 80006de:	b2db      	uxtb	r3, r3
 80006e0:	733b      	strb	r3, [r7, #12]
		trans_buff[1]=data;
 80006e2:	79bb      	ldrb	r3, [r7, #6]
 80006e4:	737b      	strb	r3, [r7, #13]
		CSN_SELECT_NRF();
 80006e6:	f7ff ffaf 	bl	8000648 <CSN_SELECT_NRF>
		SPI_TX_MULTI(trans_buff,2);
 80006ea:	f107 030c 	add.w	r3, r7, #12
 80006ee:	2102      	movs	r1, #2
 80006f0:	4618      	mov	r0, r3
 80006f2:	f000 f927 	bl	8000944 <SPI_TX_MULTI>
		CSN_UNSELECT_NRF();
 80006f6:	f7ff ffb7 	bl	8000668 <CSN_UNSELECT_NRF>

	}
 80006fa:	bf00      	nop
 80006fc:	3710      	adds	r7, #16
 80006fe:	46bd      	mov	sp, r7
 8000700:	bd80      	pop	{r7, pc}

08000702 <NRF_WRITE_REG_MULTI_BYTES>:
	void NRF_WRITE_REG_MULTI_BYTES(uint8_t REG_ADDRESS,uint8_t* data_trans,int size_trans){
 8000702:	b580      	push	{r7, lr}
 8000704:	b086      	sub	sp, #24
 8000706:	af00      	add	r7, sp, #0
 8000708:	4603      	mov	r3, r0
 800070a:	60b9      	str	r1, [r7, #8]
 800070c:	607a      	str	r2, [r7, #4]
 800070e:	73fb      	strb	r3, [r7, #15]
		uint8_t trans_buff[2];
		trans_buff[0]=REG_ADDRESS|W_REGISTER;
 8000710:	7bfb      	ldrb	r3, [r7, #15]
 8000712:	f043 0320 	orr.w	r3, r3, #32
 8000716:	b2db      	uxtb	r3, r3
 8000718:	753b      	strb	r3, [r7, #20]
		CSN_SELECT_NRF();
 800071a:	f7ff ff95 	bl	8000648 <CSN_SELECT_NRF>
		SPI_TX_MULTI(trans_buff,1);
 800071e:	f107 0314 	add.w	r3, r7, #20
 8000722:	2101      	movs	r1, #1
 8000724:	4618      	mov	r0, r3
 8000726:	f000 f90d 	bl	8000944 <SPI_TX_MULTI>
		SPI_TX_MULTI(data_trans,size_trans);
 800072a:	6879      	ldr	r1, [r7, #4]
 800072c:	68b8      	ldr	r0, [r7, #8]
 800072e:	f000 f909 	bl	8000944 <SPI_TX_MULTI>
		CSN_UNSELECT_NRF();
 8000732:	f7ff ff99 	bl	8000668 <CSN_UNSELECT_NRF>
	}
 8000736:	bf00      	nop
 8000738:	3718      	adds	r7, #24
 800073a:	46bd      	mov	sp, r7
 800073c:	bd80      	pop	{r7, pc}

0800073e <NRF_READ_REGISTER>:

	uint8_t NRF_READ_REGISTER(uint8_t REG_ADDRESS){
 800073e:	b580      	push	{r7, lr}
 8000740:	b084      	sub	sp, #16
 8000742:	af00      	add	r7, sp, #0
 8000744:	4603      	mov	r3, r0
 8000746:	71fb      	strb	r3, [r7, #7]
		uint8_t data_returned=0;
 8000748:	2300      	movs	r3, #0
 800074a:	73fb      	strb	r3, [r7, #15]
		CSN_SELECT_NRF();
 800074c:	f7ff ff7c 	bl	8000648 <CSN_SELECT_NRF>
		SPI_TX_MULTI(&REG_ADDRESS,1);
 8000750:	1dfb      	adds	r3, r7, #7
 8000752:	2101      	movs	r1, #1
 8000754:	4618      	mov	r0, r3
 8000756:	f000 f8f5 	bl	8000944 <SPI_TX_MULTI>
		SPI_READ_MULTI(&data_returned,1);
 800075a:	f107 030f 	add.w	r3, r7, #15
 800075e:	2101      	movs	r1, #1
 8000760:	4618      	mov	r0, r3
 8000762:	f000 f927 	bl	80009b4 <SPI_READ_MULTI>
		CSN_UNSELECT_NRF();
 8000766:	f7ff ff7f 	bl	8000668 <CSN_UNSELECT_NRF>
		return data_returned;
 800076a:	7bfb      	ldrb	r3, [r7, #15]
	}
 800076c:	4618      	mov	r0, r3
 800076e:	3710      	adds	r7, #16
 8000770:	46bd      	mov	sp, r7
 8000772:	bd80      	pop	{r7, pc}

08000774 <NRF_PTX_CONFIG>:
		SPI_TX_MULTI(&REG_ADDRESS,1);
		SPI_READ_MULTI(RECV_BUFFER,RECV_BUFFER_SIZE);
		CSN_UNSELECT_NRF();
	}

	void NRF_PTX_CONFIG(uint8_t *Address, uint8_t channel){
 8000774:	b580      	push	{r7, lr}
 8000776:	b082      	sub	sp, #8
 8000778:	af00      	add	r7, sp, #0
 800077a:	6078      	str	r0, [r7, #4]
 800077c:	460b      	mov	r3, r1
 800077e:	70fb      	strb	r3, [r7, #3]
		NRF_DISABLE();
 8000780:	f7ff ff92 	bl	80006a8 <NRF_DISABLE>
		NRF_WRITE_REGISTER(RF_CH,channel); //select channel
 8000784:	78fb      	ldrb	r3, [r7, #3]
 8000786:	4619      	mov	r1, r3
 8000788:	2005      	movs	r0, #5
 800078a:	f7ff ff9d 	bl	80006c8 <NRF_WRITE_REGISTER>
		NRF_WRITE_REG_MULTI_BYTES(TX_ADDR,Address,5); //set address
 800078e:	2205      	movs	r2, #5
 8000790:	6879      	ldr	r1, [r7, #4]
 8000792:	2010      	movs	r0, #16
 8000794:	f7ff ffb5 	bl	8000702 <NRF_WRITE_REG_MULTI_BYTES>
		NRF_WRITE_REGISTER(CONFIG,0x02); //powwr on device and keep in tx mode
 8000798:	2102      	movs	r1, #2
 800079a:	2000      	movs	r0, #0
 800079c:	f7ff ff94 	bl	80006c8 <NRF_WRITE_REGISTER>
		NRF_ENABLE();
 80007a0:	f7ff ff72 	bl	8000688 <NRF_ENABLE>
	}
 80007a4:	bf00      	nop
 80007a6:	3708      	adds	r7, #8
 80007a8:	46bd      	mov	sp, r7
 80007aa:	bd80      	pop	{r7, pc}

080007ac <NRF_INIT>:
		NRF_WRITE_REGISTER(CONFIG,0x03); //powwr on device and keep in tx mode
		NRF_ENABLE();
	}


	void NRF_INIT(){
 80007ac:	b580      	push	{r7, lr}
 80007ae:	af00      	add	r7, sp, #0
		SPI_INIT(); //initalize spi comms
 80007b0:	f000 f86e 	bl	8000890 <SPI_INIT>
		init_CSN_CE_PINS();
 80007b4:	f7ff ff26 	bl	8000604 <init_CSN_CE_PINS>
		NRF_DISABLE();
 80007b8:	f7ff ff76 	bl	80006a8 <NRF_DISABLE>
		NRF_WRITE_REGISTER(CONFIG, 0);  // will be configured later
 80007bc:	2100      	movs	r1, #0
 80007be:	2000      	movs	r0, #0
 80007c0:	f7ff ff82 	bl	80006c8 <NRF_WRITE_REGISTER>

		NRF_WRITE_REGISTER(EN_AA, 0);  // No Auto ACK
 80007c4:	2100      	movs	r1, #0
 80007c6:	2001      	movs	r0, #1
 80007c8:	f7ff ff7e 	bl	80006c8 <NRF_WRITE_REGISTER>

		NRF_WRITE_REGISTER (EN_RXADDR, 0);  // Not Enabling any data pipe right now
 80007cc:	2100      	movs	r1, #0
 80007ce:	2002      	movs	r0, #2
 80007d0:	f7ff ff7a 	bl	80006c8 <NRF_WRITE_REGISTER>

		NRF_WRITE_REGISTER (SETUP_AW, 0x03);  // 5 Bytes for the TX/RX address
 80007d4:	2103      	movs	r1, #3
 80007d6:	2003      	movs	r0, #3
 80007d8:	f7ff ff76 	bl	80006c8 <NRF_WRITE_REGISTER>

		NRF_WRITE_REGISTER (SETUP_RETR, 0);   // No retransmission
 80007dc:	2100      	movs	r1, #0
 80007de:	2004      	movs	r0, #4
 80007e0:	f7ff ff72 	bl	80006c8 <NRF_WRITE_REGISTER>

		NRF_WRITE_REGISTER (RF_CH, 0);  // will be setup during Tx or RX
 80007e4:	2100      	movs	r1, #0
 80007e6:	2005      	movs	r0, #5
 80007e8:	f7ff ff6e 	bl	80006c8 <NRF_WRITE_REGISTER>

		NRF_WRITE_REGISTER (RF_SETUP, 0x0E);   // Power= 0db, data rate = 2Mbps
 80007ec:	210e      	movs	r1, #14
 80007ee:	2006      	movs	r0, #6
 80007f0:	f7ff ff6a 	bl	80006c8 <NRF_WRITE_REGISTER>
		NRF_ENABLE();
 80007f4:	f7ff ff48 	bl	8000688 <NRF_ENABLE>
	}
 80007f8:	bf00      	nop
 80007fa:	bd80      	pop	{r7, pc}

080007fc <NRD_SEND_CMD>:


	void NRD_SEND_CMD (uint8_t cmd)
	{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b082      	sub	sp, #8
 8000800:	af00      	add	r7, sp, #0
 8000802:	4603      	mov	r3, r0
 8000804:	71fb      	strb	r3, [r7, #7]
		// Pull the CS Pin LOW to select the device
		CSN_SELECT_NRF();
 8000806:	f7ff ff1f 	bl	8000648 <CSN_SELECT_NRF>

		SPI_TX_MULTI(&cmd, 1);
 800080a:	1dfb      	adds	r3, r7, #7
 800080c:	2101      	movs	r1, #1
 800080e:	4618      	mov	r0, r3
 8000810:	f000 f898 	bl	8000944 <SPI_TX_MULTI>

		// Pull the CS HIGH to release the device
		CSN_UNSELECT_NRF();
 8000814:	f7ff ff28 	bl	8000668 <CSN_UNSELECT_NRF>
	}
 8000818:	bf00      	nop
 800081a:	3708      	adds	r7, #8
 800081c:	46bd      	mov	sp, r7
 800081e:	bd80      	pop	{r7, pc}

08000820 <NRF_TX_DATA>:


	uint8_t NRF_TX_DATA(uint8_t *data_ptr){
 8000820:	b580      	push	{r7, lr}
 8000822:	b084      	sub	sp, #16
 8000824:	af00      	add	r7, sp, #0
 8000826:	6078      	str	r0, [r7, #4]
		uint8_t tx_fifo_stat;
		CSN_SELECT_NRF();
 8000828:	f7ff ff0e 	bl	8000648 <CSN_SELECT_NRF>
	  uint8_t cmd = W_TX_PAYLOAD;
 800082c:	23a0      	movs	r3, #160	@ 0xa0
 800082e:	73bb      	strb	r3, [r7, #14]
	  SPI_TX_MULTI( &cmd, 1);
 8000830:	f107 030e 	add.w	r3, r7, #14
 8000834:	2101      	movs	r1, #1
 8000836:	4618      	mov	r0, r3
 8000838:	f000 f884 	bl	8000944 <SPI_TX_MULTI>
		SPI_TX_MULTI(data_ptr,32);//send payload
 800083c:	2120      	movs	r1, #32
 800083e:	6878      	ldr	r0, [r7, #4]
 8000840:	f000 f880 	bl	8000944 <SPI_TX_MULTI>
		CSN_UNSELECT_NRF();
 8000844:	f7ff ff10 	bl	8000668 <CSN_UNSELECT_NRF>
		delay(1);
 8000848:	2001      	movs	r0, #1
 800084a:	f7ff fea9 	bl	80005a0 <delay>
		tx_fifo_stat=NRF_READ_REGISTER(FIFO_STATUS);
 800084e:	2017      	movs	r0, #23
 8000850:	f7ff ff75 	bl	800073e <NRF_READ_REGISTER>
 8000854:	4603      	mov	r3, r0
 8000856:	73fb      	strb	r3, [r7, #15]
		if ((tx_fifo_stat&(1<<4)) && (!(tx_fifo_stat&(1<<3)))){
 8000858:	7bfb      	ldrb	r3, [r7, #15]
 800085a:	f003 0310 	and.w	r3, r3, #16
 800085e:	2b00      	cmp	r3, #0
 8000860:	d010      	beq.n	8000884 <NRF_TX_DATA+0x64>
 8000862:	7bfb      	ldrb	r3, [r7, #15]
 8000864:	f003 0308 	and.w	r3, r3, #8
 8000868:	2b00      	cmp	r3, #0
 800086a:	d10b      	bne.n	8000884 <NRF_TX_DATA+0x64>
			cmd=FLUSH_TX;
 800086c:	23e1      	movs	r3, #225	@ 0xe1
 800086e:	73bb      	strb	r3, [r7, #14]
			NRD_SEND_CMD(cmd);
 8000870:	7bbb      	ldrb	r3, [r7, #14]
 8000872:	4618      	mov	r0, r3
 8000874:	f7ff ffc2 	bl	80007fc <NRD_SEND_CMD>
			NRF_WRITE_REGISTER(FIFO_STATUS, 0x11); //reset fifo
 8000878:	2111      	movs	r1, #17
 800087a:	2017      	movs	r0, #23
 800087c:	f7ff ff24 	bl	80006c8 <NRF_WRITE_REGISTER>
			return 1;
 8000880:	2301      	movs	r3, #1
 8000882:	e000      	b.n	8000886 <NRF_TX_DATA+0x66>
		}
		return 0;
 8000884:	2300      	movs	r3, #0

	}
 8000886:	4618      	mov	r0, r3
 8000888:	3710      	adds	r7, #16
 800088a:	46bd      	mov	sp, r7
 800088c:	bd80      	pop	{r7, pc}
	...

08000890 <SPI_INIT>:
#include"SPI.h"
#include"stdio.h"
#define AF05  (0x05)


void SPI_INIT(){
 8000890:	b480      	push	{r7}
 8000892:	af00      	add	r7, sp, #0
	//enable clock for GPIOA
	RCC->AHB1ENR|=RCC_AHB1ENR_GPIOAEN;
 8000894:	4b28      	ldr	r3, [pc, #160]	@ (8000938 <SPI_INIT+0xa8>)
 8000896:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000898:	4a27      	ldr	r2, [pc, #156]	@ (8000938 <SPI_INIT+0xa8>)
 800089a:	f043 0301 	orr.w	r3, r3, #1
 800089e:	6313      	str	r3, [r2, #48]	@ 0x30
	//set PA5, PA6 and PA7 to alternate function mode
	GPIOA->MODER|=GPIO_MODER_MODE5_1|GPIO_MODER_MODE6_1|GPIO_MODER_MODE7_1;
 80008a0:	4b26      	ldr	r3, [pc, #152]	@ (800093c <SPI_INIT+0xac>)
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	4a25      	ldr	r2, [pc, #148]	@ (800093c <SPI_INIT+0xac>)
 80008a6:	f443 4328 	orr.w	r3, r3, #43008	@ 0xa800
 80008aa:	6013      	str	r3, [r2, #0]
	//set which type of alternate function is
	GPIOA->AFR[0]|=(AF05<<20)|(AF05<<24)|(AF05<<28);
 80008ac:	4b23      	ldr	r3, [pc, #140]	@ (800093c <SPI_INIT+0xac>)
 80008ae:	6a1b      	ldr	r3, [r3, #32]
 80008b0:	4a22      	ldr	r2, [pc, #136]	@ (800093c <SPI_INIT+0xac>)
 80008b2:	f043 43aa 	orr.w	r3, r3, #1426063360	@ 0x55000000
 80008b6:	f443 03a0 	orr.w	r3, r3, #5242880	@ 0x500000
 80008ba:	6213      	str	r3, [r2, #32]
	//enable clock access to SPI1
	RCC->APB2ENR|=RCC_APB2ENR_SPI1EN;
 80008bc:	4b1e      	ldr	r3, [pc, #120]	@ (8000938 <SPI_INIT+0xa8>)
 80008be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008c0:	4a1d      	ldr	r2, [pc, #116]	@ (8000938 <SPI_INIT+0xa8>)
 80008c2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80008c6:	6453      	str	r3, [r2, #68]	@ 0x44
	//set software slave managment
	SPI1->CR1|=SPI_CR1_SSM|SPI_CR1_SSI;
 80008c8:	4b1d      	ldr	r3, [pc, #116]	@ (8000940 <SPI_INIT+0xb0>)
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	4a1c      	ldr	r2, [pc, #112]	@ (8000940 <SPI_INIT+0xb0>)
 80008ce:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80008d2:	6013      	str	r3, [r2, #0]
	//set SPI in master mode
	MODIFY_FIELD(SPI1->CR1, SPI_CR1_MSTR, 1);
 80008d4:	4b1a      	ldr	r3, [pc, #104]	@ (8000940 <SPI_INIT+0xb0>)
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	4a19      	ldr	r2, [pc, #100]	@ (8000940 <SPI_INIT+0xb0>)
 80008da:	f043 0304 	orr.w	r3, r3, #4
 80008de:	6013      	str	r3, [r2, #0]
	MODIFY_FIELD(SPI1->CR1, SPI_CR1_BR,  3);
 80008e0:	4b17      	ldr	r3, [pc, #92]	@ (8000940 <SPI_INIT+0xb0>)
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 80008e8:	4a15      	ldr	r2, [pc, #84]	@ (8000940 <SPI_INIT+0xb0>)
 80008ea:	f043 0318 	orr.w	r3, r3, #24
 80008ee:	6013      	str	r3, [r2, #0]
	MODIFY_FIELD(SPI1->CR1, SPI_CR1_CPHA, 0);
 80008f0:	4b13      	ldr	r3, [pc, #76]	@ (8000940 <SPI_INIT+0xb0>)
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	4a12      	ldr	r2, [pc, #72]	@ (8000940 <SPI_INIT+0xb0>)
 80008f6:	f023 0301 	bic.w	r3, r3, #1
 80008fa:	6013      	str	r3, [r2, #0]
	MODIFY_FIELD(SPI1->CR1, SPI_CR1_CPOL, 0);
 80008fc:	4b10      	ldr	r3, [pc, #64]	@ (8000940 <SPI_INIT+0xb0>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	4a0f      	ldr	r2, [pc, #60]	@ (8000940 <SPI_INIT+0xb0>)
 8000902:	f023 0302 	bic.w	r3, r3, #2
 8000906:	6013      	str	r3, [r2, #0]
	//MODIFY_FIELD(SPI1->CR1, SPI_CR1_LSBFIRST, 1);
	SPI1->CR2 |= 0x4;
 8000908:	4b0d      	ldr	r3, [pc, #52]	@ (8000940 <SPI_INIT+0xb0>)
 800090a:	685b      	ldr	r3, [r3, #4]
 800090c:	4a0c      	ldr	r2, [pc, #48]	@ (8000940 <SPI_INIT+0xb0>)
 800090e:	f043 0304 	orr.w	r3, r3, #4
 8000912:	6053      	str	r3, [r2, #4]
	SPI1->CR1 |= 0x40; // Enabling SPI SPI periph
 8000914:	4b0a      	ldr	r3, [pc, #40]	@ (8000940 <SPI_INIT+0xb0>)
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	4a09      	ldr	r2, [pc, #36]	@ (8000940 <SPI_INIT+0xb0>)
 800091a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800091e:	6013      	str	r3, [r2, #0]
	MODIFY_FIELD(SPI1->CR1, SPI_CR1_SPE, 1);
 8000920:	4b07      	ldr	r3, [pc, #28]	@ (8000940 <SPI_INIT+0xb0>)
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	4a06      	ldr	r2, [pc, #24]	@ (8000940 <SPI_INIT+0xb0>)
 8000926:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800092a:	6013      	str	r3, [r2, #0]
}
 800092c:	bf00      	nop
 800092e:	46bd      	mov	sp, r7
 8000930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000934:	4770      	bx	lr
 8000936:	bf00      	nop
 8000938:	40023800 	.word	0x40023800
 800093c:	40020000 	.word	0x40020000
 8000940:	40013000 	.word	0x40013000

08000944 <SPI_TX_MULTI>:

//send multiple bytes in case size>1
void SPI_TX_MULTI(uint8_t *data_ptr,int size){
 8000944:	b480      	push	{r7}
 8000946:	b085      	sub	sp, #20
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]
 800094c:	6039      	str	r1, [r7, #0]
int i=0;
 800094e:	2300      	movs	r3, #0
 8000950:	60fb      	str	r3, [r7, #12]
uint8_t temp;
while(i<size){
 8000952:	e00f      	b.n	8000974 <SPI_TX_MULTI+0x30>
	while(!(SPI1->SR & (SPI_SR_TXE))){}
 8000954:	bf00      	nop
 8000956:	4b16      	ldr	r3, [pc, #88]	@ (80009b0 <SPI_TX_MULTI+0x6c>)
 8000958:	689b      	ldr	r3, [r3, #8]
 800095a:	f003 0302 	and.w	r3, r3, #2
 800095e:	2b00      	cmp	r3, #0
 8000960:	d0f9      	beq.n	8000956 <SPI_TX_MULTI+0x12>
	SPI1->DR = data_ptr[i];
 8000962:	68fb      	ldr	r3, [r7, #12]
 8000964:	687a      	ldr	r2, [r7, #4]
 8000966:	4413      	add	r3, r2
 8000968:	781a      	ldrb	r2, [r3, #0]
 800096a:	4b11      	ldr	r3, [pc, #68]	@ (80009b0 <SPI_TX_MULTI+0x6c>)
 800096c:	60da      	str	r2, [r3, #12]
	i++;
 800096e:	68fb      	ldr	r3, [r7, #12]
 8000970:	3301      	adds	r3, #1
 8000972:	60fb      	str	r3, [r7, #12]
while(i<size){
 8000974:	68fa      	ldr	r2, [r7, #12]
 8000976:	683b      	ldr	r3, [r7, #0]
 8000978:	429a      	cmp	r2, r3
 800097a:	dbeb      	blt.n	8000954 <SPI_TX_MULTI+0x10>
}
/*Wait until TXE is set*/
while(!(SPI1->SR & (SPI_SR_TXE))){}
 800097c:	bf00      	nop
 800097e:	4b0c      	ldr	r3, [pc, #48]	@ (80009b0 <SPI_TX_MULTI+0x6c>)
 8000980:	689b      	ldr	r3, [r3, #8]
 8000982:	f003 0302 	and.w	r3, r3, #2
 8000986:	2b00      	cmp	r3, #0
 8000988:	d0f9      	beq.n	800097e <SPI_TX_MULTI+0x3a>

/*Wait for BUSY flag to reset*/
while((SPI1->SR & (SPI_SR_BSY))){}
 800098a:	bf00      	nop
 800098c:	4b08      	ldr	r3, [pc, #32]	@ (80009b0 <SPI_TX_MULTI+0x6c>)
 800098e:	689b      	ldr	r3, [r3, #8]
 8000990:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000994:	2b00      	cmp	r3, #0
 8000996:	d1f9      	bne.n	800098c <SPI_TX_MULTI+0x48>

/*Clear OVR flag*/
temp = SPI1->DR;
 8000998:	4b05      	ldr	r3, [pc, #20]	@ (80009b0 <SPI_TX_MULTI+0x6c>)
 800099a:	68db      	ldr	r3, [r3, #12]
 800099c:	72fb      	strb	r3, [r7, #11]
temp = SPI1->SR;
 800099e:	4b04      	ldr	r3, [pc, #16]	@ (80009b0 <SPI_TX_MULTI+0x6c>)
 80009a0:	689b      	ldr	r3, [r3, #8]
 80009a2:	72fb      	strb	r3, [r7, #11]
}
 80009a4:	bf00      	nop
 80009a6:	3714      	adds	r7, #20
 80009a8:	46bd      	mov	sp, r7
 80009aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ae:	4770      	bx	lr
 80009b0:	40013000 	.word	0x40013000

080009b4 <SPI_READ_MULTI>:


void SPI_READ_MULTI(uint8_t *data_ptr,int size){
 80009b4:	b480      	push	{r7}
 80009b6:	b083      	sub	sp, #12
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]
 80009bc:	6039      	str	r1, [r7, #0]
	while(size)
 80009be:	e013      	b.n	80009e8 <SPI_READ_MULTI+0x34>
	{
		/*Send dummy data*/
		SPI1->DR =0;
 80009c0:	4b0e      	ldr	r3, [pc, #56]	@ (80009fc <SPI_READ_MULTI+0x48>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	60da      	str	r2, [r3, #12]

		/*Wait for RXNE flag to be set*/
		while(!(SPI1->SR & (SPI_SR_RXNE))){}
 80009c6:	bf00      	nop
 80009c8:	4b0c      	ldr	r3, [pc, #48]	@ (80009fc <SPI_READ_MULTI+0x48>)
 80009ca:	689b      	ldr	r3, [r3, #8]
 80009cc:	f003 0301 	and.w	r3, r3, #1
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d0f9      	beq.n	80009c8 <SPI_READ_MULTI+0x14>

		/*Read data from data register*/
		*data_ptr++ = (SPI1->DR);
 80009d4:	4b09      	ldr	r3, [pc, #36]	@ (80009fc <SPI_READ_MULTI+0x48>)
 80009d6:	68d9      	ldr	r1, [r3, #12]
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	1c5a      	adds	r2, r3, #1
 80009dc:	607a      	str	r2, [r7, #4]
 80009de:	b2ca      	uxtb	r2, r1
 80009e0:	701a      	strb	r2, [r3, #0]
		size--;
 80009e2:	683b      	ldr	r3, [r7, #0]
 80009e4:	3b01      	subs	r3, #1
 80009e6:	603b      	str	r3, [r7, #0]
	while(size)
 80009e8:	683b      	ldr	r3, [r7, #0]
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d1e8      	bne.n	80009c0 <SPI_READ_MULTI+0xc>
	}
}
 80009ee:	bf00      	nop
 80009f0:	bf00      	nop
 80009f2:	370c      	adds	r7, #12
 80009f4:	46bd      	mov	sp, r7
 80009f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fa:	4770      	bx	lr
 80009fc:	40013000 	.word	0x40013000

08000a00 <main>:
#include"NRF_DRIVER.h"


void SystemClock_Config(void);
int main(void)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b08c      	sub	sp, #48	@ 0x30
 8000a04:	af00      	add	r7, sp, #0

SystemClock_Config();
 8000a06:	f000 f84b 	bl	8000aa0 <SystemClock_Config>
delay(6000);
 8000a0a:	f241 7070 	movw	r0, #6000	@ 0x1770
 8000a0e:	f7ff fdc7 	bl	80005a0 <delay>
uint8_t TxAddress[] = {0xEE,0xDD,0xCC,0xBB,0xAA};
 8000a12:	4a1f      	ldr	r2, [pc, #124]	@ (8000a90 <main+0x90>)
 8000a14:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a18:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000a1c:	6018      	str	r0, [r3, #0]
 8000a1e:	3304      	adds	r3, #4
 8000a20:	7019      	strb	r1, [r3, #0]
uint8_t TxData[32] ;
uint8_t channel=10;
 8000a22:	230a      	movs	r3, #10
 8000a24:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
usart_init();
 8000a28:	f000 f988 	bl	8000d3c <usart_init>
NRF_INIT();
 8000a2c:	f7ff febe 	bl	80007ac <NRF_INIT>
NRF_PTX_CONFIG(TxAddress,channel);
 8000a30:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8000a34:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a38:	4611      	mov	r1, r2
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	f7ff fe9a 	bl	8000774 <NRF_PTX_CONFIG>

for(int i=0;i<0x1D;i++){
 8000a40:	2300      	movs	r3, #0
 8000a42:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000a44:	e00d      	b.n	8000a62 <main+0x62>
	printf("\n \r register %x is value %x \n \r",i,NRF_READ_REGISTER(i));
 8000a46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a48:	b2db      	uxtb	r3, r3
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	f7ff fe77 	bl	800073e <NRF_READ_REGISTER>
 8000a50:	4603      	mov	r3, r0
 8000a52:	461a      	mov	r2, r3
 8000a54:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8000a56:	480f      	ldr	r0, [pc, #60]	@ (8000a94 <main+0x94>)
 8000a58:	f001 f832 	bl	8001ac0 <iprintf>
for(int i=0;i<0x1D;i++){
 8000a5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a5e:	3301      	adds	r3, #1
 8000a60:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000a62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a64:	2b1c      	cmp	r3, #28
 8000a66:	ddee      	ble.n	8000a46 <main+0x46>
}

while(1){
delay(600);
 8000a68:	f44f 7016 	mov.w	r0, #600	@ 0x258
 8000a6c:	f7ff fd98 	bl	80005a0 <delay>
if(NRF_TX_DATA(TxData)==1){
 8000a70:	1d3b      	adds	r3, r7, #4
 8000a72:	4618      	mov	r0, r3
 8000a74:	f7ff fed4 	bl	8000820 <NRF_TX_DATA>
 8000a78:	4603      	mov	r3, r0
 8000a7a:	2b01      	cmp	r3, #1
 8000a7c:	d103      	bne.n	8000a86 <main+0x86>
printf("\n \r transmit success \n \r");
 8000a7e:	4806      	ldr	r0, [pc, #24]	@ (8000a98 <main+0x98>)
 8000a80:	f001 f81e 	bl	8001ac0 <iprintf>
 8000a84:	e7f0      	b.n	8000a68 <main+0x68>
}
else{
	printf("\n \r Something went wrong ! \n \r");
 8000a86:	4805      	ldr	r0, [pc, #20]	@ (8000a9c <main+0x9c>)
 8000a88:	f001 f81a 	bl	8001ac0 <iprintf>
delay(600);
 8000a8c:	e7ec      	b.n	8000a68 <main+0x68>
 8000a8e:	bf00      	nop
 8000a90:	08002810 	.word	0x08002810
 8000a94:	080027b4 	.word	0x080027b4
 8000a98:	080027d4 	.word	0x080027d4
 8000a9c:	080027f0 	.word	0x080027f0

08000aa0 <SystemClock_Config>:
}
}
}
void SystemClock_Config(void)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b094      	sub	sp, #80	@ 0x50
 8000aa4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000aa6:	f107 0320 	add.w	r3, r7, #32
 8000aaa:	2230      	movs	r2, #48	@ 0x30
 8000aac:	2100      	movs	r1, #0
 8000aae:	4618      	mov	r0, r3
 8000ab0:	f001 f85b 	bl	8001b6a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ab4:	f107 030c 	add.w	r3, r7, #12
 8000ab8:	2200      	movs	r2, #0
 8000aba:	601a      	str	r2, [r3, #0]
 8000abc:	605a      	str	r2, [r3, #4]
 8000abe:	609a      	str	r2, [r3, #8]
 8000ac0:	60da      	str	r2, [r3, #12]
 8000ac2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	60bb      	str	r3, [r7, #8]
 8000ac8:	4b28      	ldr	r3, [pc, #160]	@ (8000b6c <SystemClock_Config+0xcc>)
 8000aca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000acc:	4a27      	ldr	r2, [pc, #156]	@ (8000b6c <SystemClock_Config+0xcc>)
 8000ace:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ad2:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ad4:	4b25      	ldr	r3, [pc, #148]	@ (8000b6c <SystemClock_Config+0xcc>)
 8000ad6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ad8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000adc:	60bb      	str	r3, [r7, #8]
 8000ade:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	607b      	str	r3, [r7, #4]
 8000ae4:	4b22      	ldr	r3, [pc, #136]	@ (8000b70 <SystemClock_Config+0xd0>)
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	4a21      	ldr	r2, [pc, #132]	@ (8000b70 <SystemClock_Config+0xd0>)
 8000aea:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000aee:	6013      	str	r3, [r2, #0]
 8000af0:	4b1f      	ldr	r3, [pc, #124]	@ (8000b70 <SystemClock_Config+0xd0>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000af8:	607b      	str	r3, [r7, #4]
 8000afa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000afc:	2302      	movs	r3, #2
 8000afe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b00:	2301      	movs	r3, #1
 8000b02:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b04:	2310      	movs	r3, #16
 8000b06:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b08:	2302      	movs	r3, #2
 8000b0a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000b10:	2308      	movs	r3, #8
 8000b12:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8000b14:	23c0      	movs	r3, #192	@ 0xc0
 8000b16:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000b18:	2304      	movs	r3, #4
 8000b1a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8000b1c:	2308      	movs	r3, #8
 8000b1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b20:	f107 0320 	add.w	r3, r7, #32
 8000b24:	4618      	mov	r0, r3
 8000b26:	f000 faa5 	bl	8001074 <HAL_RCC_OscConfig>
 8000b2a:	4603      	mov	r3, r0
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d001      	beq.n	8000b34 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000b30:	f000 f820 	bl	8000b74 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b34:	230f      	movs	r3, #15
 8000b36:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b38:	2302      	movs	r3, #2
 8000b3a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000b40:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000b44:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000b46:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b4a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000b4c:	f107 030c 	add.w	r3, r7, #12
 8000b50:	2103      	movs	r1, #3
 8000b52:	4618      	mov	r0, r3
 8000b54:	f000 fd06 	bl	8001564 <HAL_RCC_ClockConfig>
 8000b58:	4603      	mov	r3, r0
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d001      	beq.n	8000b62 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000b5e:	f000 f809 	bl	8000b74 <Error_Handler>
  }
}
 8000b62:	bf00      	nop
 8000b64:	3750      	adds	r7, #80	@ 0x50
 8000b66:	46bd      	mov	sp, r7
 8000b68:	bd80      	pop	{r7, pc}
 8000b6a:	bf00      	nop
 8000b6c:	40023800 	.word	0x40023800
 8000b70:	40007000 	.word	0x40007000

08000b74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b74:	b480      	push	{r7}
 8000b76:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000b78:	b672      	cpsid	i
}
 8000b7a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b7c:	bf00      	nop
 8000b7e:	e7fd      	b.n	8000b7c <Error_Handler+0x8>

08000b80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b80:	b480      	push	{r7}
 8000b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b84:	bf00      	nop
 8000b86:	e7fd      	b.n	8000b84 <NMI_Handler+0x4>

08000b88 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b8c:	bf00      	nop
 8000b8e:	e7fd      	b.n	8000b8c <HardFault_Handler+0x4>

08000b90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b90:	b480      	push	{r7}
 8000b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b94:	bf00      	nop
 8000b96:	e7fd      	b.n	8000b94 <MemManage_Handler+0x4>

08000b98 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b9c:	bf00      	nop
 8000b9e:	e7fd      	b.n	8000b9c <BusFault_Handler+0x4>

08000ba0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ba4:	bf00      	nop
 8000ba6:	e7fd      	b.n	8000ba4 <UsageFault_Handler+0x4>

08000ba8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000bac:	bf00      	nop
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb4:	4770      	bx	lr

08000bb6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bb6:	b480      	push	{r7}
 8000bb8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bba:	bf00      	nop
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc2:	4770      	bx	lr

08000bc4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bc8:	bf00      	nop
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd0:	4770      	bx	lr

08000bd2 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000bd2:	b580      	push	{r7, lr}
 8000bd4:	b086      	sub	sp, #24
 8000bd6:	af00      	add	r7, sp, #0
 8000bd8:	60f8      	str	r0, [r7, #12]
 8000bda:	60b9      	str	r1, [r7, #8]
 8000bdc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bde:	2300      	movs	r3, #0
 8000be0:	617b      	str	r3, [r7, #20]
 8000be2:	e00a      	b.n	8000bfa <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000be4:	f000 f922 	bl	8000e2c <__io_getchar>
 8000be8:	4601      	mov	r1, r0
 8000bea:	68bb      	ldr	r3, [r7, #8]
 8000bec:	1c5a      	adds	r2, r3, #1
 8000bee:	60ba      	str	r2, [r7, #8]
 8000bf0:	b2ca      	uxtb	r2, r1
 8000bf2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bf4:	697b      	ldr	r3, [r7, #20]
 8000bf6:	3301      	adds	r3, #1
 8000bf8:	617b      	str	r3, [r7, #20]
 8000bfa:	697a      	ldr	r2, [r7, #20]
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	429a      	cmp	r2, r3
 8000c00:	dbf0      	blt.n	8000be4 <_read+0x12>
  }

  return len;
 8000c02:	687b      	ldr	r3, [r7, #4]
}
 8000c04:	4618      	mov	r0, r3
 8000c06:	3718      	adds	r7, #24
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	bd80      	pop	{r7, pc}

08000c0c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b086      	sub	sp, #24
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	60f8      	str	r0, [r7, #12]
 8000c14:	60b9      	str	r1, [r7, #8]
 8000c16:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c18:	2300      	movs	r3, #0
 8000c1a:	617b      	str	r3, [r7, #20]
 8000c1c:	e009      	b.n	8000c32 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000c1e:	68bb      	ldr	r3, [r7, #8]
 8000c20:	1c5a      	adds	r2, r3, #1
 8000c22:	60ba      	str	r2, [r7, #8]
 8000c24:	781b      	ldrb	r3, [r3, #0]
 8000c26:	4618      	mov	r0, r3
 8000c28:	f000 f8f2 	bl	8000e10 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c2c:	697b      	ldr	r3, [r7, #20]
 8000c2e:	3301      	adds	r3, #1
 8000c30:	617b      	str	r3, [r7, #20]
 8000c32:	697a      	ldr	r2, [r7, #20]
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	429a      	cmp	r2, r3
 8000c38:	dbf1      	blt.n	8000c1e <_write+0x12>
  }
  return len;
 8000c3a:	687b      	ldr	r3, [r7, #4]
}
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	3718      	adds	r7, #24
 8000c40:	46bd      	mov	sp, r7
 8000c42:	bd80      	pop	{r7, pc}

08000c44 <_close>:

int _close(int file)
{
 8000c44:	b480      	push	{r7}
 8000c46:	b083      	sub	sp, #12
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000c4c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c50:	4618      	mov	r0, r3
 8000c52:	370c      	adds	r7, #12
 8000c54:	46bd      	mov	sp, r7
 8000c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5a:	4770      	bx	lr

08000c5c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	b083      	sub	sp, #12
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
 8000c64:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000c66:	683b      	ldr	r3, [r7, #0]
 8000c68:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000c6c:	605a      	str	r2, [r3, #4]
  return 0;
 8000c6e:	2300      	movs	r3, #0
}
 8000c70:	4618      	mov	r0, r3
 8000c72:	370c      	adds	r7, #12
 8000c74:	46bd      	mov	sp, r7
 8000c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7a:	4770      	bx	lr

08000c7c <_isatty>:

int _isatty(int file)
{
 8000c7c:	b480      	push	{r7}
 8000c7e:	b083      	sub	sp, #12
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000c84:	2301      	movs	r3, #1
}
 8000c86:	4618      	mov	r0, r3
 8000c88:	370c      	adds	r7, #12
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c90:	4770      	bx	lr

08000c92 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c92:	b480      	push	{r7}
 8000c94:	b085      	sub	sp, #20
 8000c96:	af00      	add	r7, sp, #0
 8000c98:	60f8      	str	r0, [r7, #12]
 8000c9a:	60b9      	str	r1, [r7, #8]
 8000c9c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000c9e:	2300      	movs	r3, #0
}
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	3714      	adds	r7, #20
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000caa:	4770      	bx	lr

08000cac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b086      	sub	sp, #24
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000cb4:	4a14      	ldr	r2, [pc, #80]	@ (8000d08 <_sbrk+0x5c>)
 8000cb6:	4b15      	ldr	r3, [pc, #84]	@ (8000d0c <_sbrk+0x60>)
 8000cb8:	1ad3      	subs	r3, r2, r3
 8000cba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000cbc:	697b      	ldr	r3, [r7, #20]
 8000cbe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000cc0:	4b13      	ldr	r3, [pc, #76]	@ (8000d10 <_sbrk+0x64>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d102      	bne.n	8000cce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000cc8:	4b11      	ldr	r3, [pc, #68]	@ (8000d10 <_sbrk+0x64>)
 8000cca:	4a12      	ldr	r2, [pc, #72]	@ (8000d14 <_sbrk+0x68>)
 8000ccc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cce:	4b10      	ldr	r3, [pc, #64]	@ (8000d10 <_sbrk+0x64>)
 8000cd0:	681a      	ldr	r2, [r3, #0]
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	4413      	add	r3, r2
 8000cd6:	693a      	ldr	r2, [r7, #16]
 8000cd8:	429a      	cmp	r2, r3
 8000cda:	d207      	bcs.n	8000cec <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cdc:	f000 ff94 	bl	8001c08 <__errno>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	220c      	movs	r2, #12
 8000ce4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ce6:	f04f 33ff 	mov.w	r3, #4294967295
 8000cea:	e009      	b.n	8000d00 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cec:	4b08      	ldr	r3, [pc, #32]	@ (8000d10 <_sbrk+0x64>)
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cf2:	4b07      	ldr	r3, [pc, #28]	@ (8000d10 <_sbrk+0x64>)
 8000cf4:	681a      	ldr	r2, [r3, #0]
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	4413      	add	r3, r2
 8000cfa:	4a05      	ldr	r2, [pc, #20]	@ (8000d10 <_sbrk+0x64>)
 8000cfc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cfe:	68fb      	ldr	r3, [r7, #12]
}
 8000d00:	4618      	mov	r0, r3
 8000d02:	3718      	adds	r7, #24
 8000d04:	46bd      	mov	sp, r7
 8000d06:	bd80      	pop	{r7, pc}
 8000d08:	20020000 	.word	0x20020000
 8000d0c:	00000400 	.word	0x00000400
 8000d10:	20000090 	.word	0x20000090
 8000d14:	200001e8 	.word	0x200001e8

08000d18 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d1c:	4b06      	ldr	r3, [pc, #24]	@ (8000d38 <SystemInit+0x20>)
 8000d1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d22:	4a05      	ldr	r2, [pc, #20]	@ (8000d38 <SystemInit+0x20>)
 8000d24:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d28:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d2c:	bf00      	nop
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d34:	4770      	bx	lr
 8000d36:	bf00      	nop
 8000d38:	e000ed00 	.word	0xe000ed00

08000d3c <usart_init>:
 *  usart get and put and usart init
 */

#include "usart.h"

void usart_init() {
 8000d3c:	b480      	push	{r7}
 8000d3e:	af00      	add	r7, sp, #0
    RCC->APB1ENR |= RCC_APB1ENR_USART2EN; // Enable USART2 clock
 8000d40:	4b1a      	ldr	r3, [pc, #104]	@ (8000dac <usart_init+0x70>)
 8000d42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d44:	4a19      	ldr	r2, [pc, #100]	@ (8000dac <usart_init+0x70>)
 8000d46:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d4a:	6413      	str	r3, [r2, #64]	@ 0x40
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;  // Enable GPIOA clock
 8000d4c:	4b17      	ldr	r3, [pc, #92]	@ (8000dac <usart_init+0x70>)
 8000d4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d50:	4a16      	ldr	r2, [pc, #88]	@ (8000dac <usart_init+0x70>)
 8000d52:	f043 0301 	orr.w	r3, r3, #1
 8000d56:	6313      	str	r3, [r2, #48]	@ 0x30

    // Set PA2 and PA3 as alternate function
    GPIOA->MODER |= (ALTERNATE_MODE << GPIO_MODER_MODER2_Pos);
 8000d58:	4b15      	ldr	r3, [pc, #84]	@ (8000db0 <usart_init+0x74>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	4a14      	ldr	r2, [pc, #80]	@ (8000db0 <usart_init+0x74>)
 8000d5e:	f043 0320 	orr.w	r3, r3, #32
 8000d62:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |= (ALTERNATE_MODE << GPIO_MODER_MODER3_Pos);
 8000d64:	4b12      	ldr	r3, [pc, #72]	@ (8000db0 <usart_init+0x74>)
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	4a11      	ldr	r2, [pc, #68]	@ (8000db0 <usart_init+0x74>)
 8000d6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000d6e:	6013      	str	r3, [r2, #0]

    // Set PA2 to USART_TX and PA3 to USART_RX
    GPIOA->AFR[0] |= (7 << GPIO_AFRL_AFSEL2_Pos); // TX alternate function
 8000d70:	4b0f      	ldr	r3, [pc, #60]	@ (8000db0 <usart_init+0x74>)
 8000d72:	6a1b      	ldr	r3, [r3, #32]
 8000d74:	4a0e      	ldr	r2, [pc, #56]	@ (8000db0 <usart_init+0x74>)
 8000d76:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8000d7a:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[0] |= (7 << GPIO_AFRL_AFSEL3_Pos); // RX alternate function
 8000d7c:	4b0c      	ldr	r3, [pc, #48]	@ (8000db0 <usart_init+0x74>)
 8000d7e:	6a1b      	ldr	r3, [r3, #32]
 8000d80:	4a0b      	ldr	r2, [pc, #44]	@ (8000db0 <usart_init+0x74>)
 8000d82:	f443 43e0 	orr.w	r3, r3, #28672	@ 0x7000
 8000d86:	6213      	str	r3, [r2, #32]

    // Enable USART, transmitter, and receiver
    USART2->CR1 |= USART_CR1_UE | USART_CR1_TE | USART_CR1_RE;
 8000d88:	4b0a      	ldr	r3, [pc, #40]	@ (8000db4 <usart_init+0x78>)
 8000d8a:	68db      	ldr	r3, [r3, #12]
 8000d8c:	4a09      	ldr	r2, [pc, #36]	@ (8000db4 <usart_init+0x78>)
 8000d8e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000d92:	f043 030c 	orr.w	r3, r3, #12
 8000d96:	60d3      	str	r3, [r2, #12]

    // Set baud rate to 9600 (make sure BAUD_9600 is defined based on your clock setup)
    USART2->BRR = BAUD_9600;
 8000d98:	4b06      	ldr	r3, [pc, #24]	@ (8000db4 <usart_init+0x78>)
 8000d9a:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 8000d9e:	609a      	str	r2, [r3, #8]

    // Test character output to verify USART setup
   // USART2->DR = 'B';
}
 8000da0:	bf00      	nop
 8000da2:	46bd      	mov	sp, r7
 8000da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da8:	4770      	bx	lr
 8000daa:	bf00      	nop
 8000dac:	40023800 	.word	0x40023800
 8000db0:	40020000 	.word	0x40020000
 8000db4:	40004400 	.word	0x40004400

08000db8 <usart_out>:

void usart_out(char ch) {
 8000db8:	b480      	push	{r7}
 8000dba:	b083      	sub	sp, #12
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	71fb      	strb	r3, [r7, #7]
    while (!(USART2->SR & USART_SR_TXE)) {
 8000dc2:	bf00      	nop
 8000dc4:	4b07      	ldr	r3, [pc, #28]	@ (8000de4 <usart_out+0x2c>)
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d0f9      	beq.n	8000dc4 <usart_out+0xc>
        // Wait until transmit buffer is empty
    }
    USART2->DR = ch;
 8000dd0:	4a04      	ldr	r2, [pc, #16]	@ (8000de4 <usart_out+0x2c>)
 8000dd2:	79fb      	ldrb	r3, [r7, #7]
 8000dd4:	6053      	str	r3, [r2, #4]
}
 8000dd6:	bf00      	nop
 8000dd8:	370c      	adds	r7, #12
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de0:	4770      	bx	lr
 8000de2:	bf00      	nop
 8000de4:	40004400 	.word	0x40004400

08000de8 <usart_get>:
    while (*string) {
        usart_out(*string++);
    }
}

char usart_get() {
 8000de8:	b480      	push	{r7}
 8000dea:	af00      	add	r7, sp, #0
    while (!(USART2->SR & USART_SR_RXNE)) {
 8000dec:	bf00      	nop
 8000dee:	4b07      	ldr	r3, [pc, #28]	@ (8000e0c <usart_get+0x24>)
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	f003 0320 	and.w	r3, r3, #32
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d0f9      	beq.n	8000dee <usart_get+0x6>
        // Wait until receive buffer is not empty
    }
    return USART2->DR;
 8000dfa:	4b04      	ldr	r3, [pc, #16]	@ (8000e0c <usart_get+0x24>)
 8000dfc:	685b      	ldr	r3, [r3, #4]
 8000dfe:	b2db      	uxtb	r3, r3
}
 8000e00:	4618      	mov	r0, r3
 8000e02:	46bd      	mov	sp, r7
 8000e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e08:	4770      	bx	lr
 8000e0a:	bf00      	nop
 8000e0c:	40004400 	.word	0x40004400

08000e10 <__io_putchar>:

// Override weak symbols for printf and getchar compatibility
int __io_putchar(int ch) {
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b082      	sub	sp, #8
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6078      	str	r0, [r7, #4]
    usart_out((char)ch); // Send character using USART
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	b2db      	uxtb	r3, r3
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	f7ff ffcb 	bl	8000db8 <usart_out>
    return ch;           // Return the character for compatibility
 8000e22:	687b      	ldr	r3, [r7, #4]
}
 8000e24:	4618      	mov	r0, r3
 8000e26:	3708      	adds	r7, #8
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	bd80      	pop	{r7, pc}

08000e2c <__io_getchar>:

int __io_getchar(void) {
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	af00      	add	r7, sp, #0
    return usart_get();  // Receive character using USART
 8000e30:	f7ff ffda 	bl	8000de8 <usart_get>
 8000e34:	4603      	mov	r3, r0
}
 8000e36:	4618      	mov	r0, r3
 8000e38:	bd80      	pop	{r7, pc}
	...

08000e3c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000e3c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000e74 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000e40:	f7ff ff6a 	bl	8000d18 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000e44:	480c      	ldr	r0, [pc, #48]	@ (8000e78 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000e46:	490d      	ldr	r1, [pc, #52]	@ (8000e7c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000e48:	4a0d      	ldr	r2, [pc, #52]	@ (8000e80 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000e4a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e4c:	e002      	b.n	8000e54 <LoopCopyDataInit>

08000e4e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e4e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e50:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e52:	3304      	adds	r3, #4

08000e54 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e54:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e56:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e58:	d3f9      	bcc.n	8000e4e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e5a:	4a0a      	ldr	r2, [pc, #40]	@ (8000e84 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000e5c:	4c0a      	ldr	r4, [pc, #40]	@ (8000e88 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000e5e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e60:	e001      	b.n	8000e66 <LoopFillZerobss>

08000e62 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e62:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e64:	3204      	adds	r2, #4

08000e66 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e66:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e68:	d3fb      	bcc.n	8000e62 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e6a:	f000 fed3 	bl	8001c14 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e6e:	f7ff fdc7 	bl	8000a00 <main>
  bx  lr    
 8000e72:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000e74:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000e78:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e7c:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000e80:	0800286c 	.word	0x0800286c
  ldr r2, =_sbss
 8000e84:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000e88:	200001e4 	.word	0x200001e4

08000e8c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e8c:	e7fe      	b.n	8000e8c <ADC_IRQHandler>
	...

08000e90 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b082      	sub	sp, #8
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e98:	4b12      	ldr	r3, [pc, #72]	@ (8000ee4 <HAL_InitTick+0x54>)
 8000e9a:	681a      	ldr	r2, [r3, #0]
 8000e9c:	4b12      	ldr	r3, [pc, #72]	@ (8000ee8 <HAL_InitTick+0x58>)
 8000e9e:	781b      	ldrb	r3, [r3, #0]
 8000ea0:	4619      	mov	r1, r3
 8000ea2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ea6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000eaa:	fbb2 f3f3 	udiv	r3, r2, r3
 8000eae:	4618      	mov	r0, r3
 8000eb0:	f000 f8d4 	bl	800105c <HAL_SYSTICK_Config>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d001      	beq.n	8000ebe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000eba:	2301      	movs	r3, #1
 8000ebc:	e00e      	b.n	8000edc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	2b0f      	cmp	r3, #15
 8000ec2:	d80a      	bhi.n	8000eda <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	6879      	ldr	r1, [r7, #4]
 8000ec8:	f04f 30ff 	mov.w	r0, #4294967295
 8000ecc:	f000 f8aa 	bl	8001024 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ed0:	4a06      	ldr	r2, [pc, #24]	@ (8000eec <HAL_InitTick+0x5c>)
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	e000      	b.n	8000edc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000eda:	2301      	movs	r3, #1
}
 8000edc:	4618      	mov	r0, r3
 8000ede:	3708      	adds	r7, #8
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bd80      	pop	{r7, pc}
 8000ee4:	20000000 	.word	0x20000000
 8000ee8:	20000008 	.word	0x20000008
 8000eec:	20000004 	.word	0x20000004

08000ef0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	af00      	add	r7, sp, #0
  return uwTick;
 8000ef4:	4b03      	ldr	r3, [pc, #12]	@ (8000f04 <HAL_GetTick+0x14>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
}
 8000ef8:	4618      	mov	r0, r3
 8000efa:	46bd      	mov	sp, r7
 8000efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop
 8000f04:	20000094 	.word	0x20000094

08000f08 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f0c:	4b04      	ldr	r3, [pc, #16]	@ (8000f20 <__NVIC_GetPriorityGrouping+0x18>)
 8000f0e:	68db      	ldr	r3, [r3, #12]
 8000f10:	0a1b      	lsrs	r3, r3, #8
 8000f12:	f003 0307 	and.w	r3, r3, #7
}
 8000f16:	4618      	mov	r0, r3
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1e:	4770      	bx	lr
 8000f20:	e000ed00 	.word	0xe000ed00

08000f24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f24:	b480      	push	{r7}
 8000f26:	b083      	sub	sp, #12
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	6039      	str	r1, [r7, #0]
 8000f2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	db0a      	blt.n	8000f4e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f38:	683b      	ldr	r3, [r7, #0]
 8000f3a:	b2da      	uxtb	r2, r3
 8000f3c:	490c      	ldr	r1, [pc, #48]	@ (8000f70 <__NVIC_SetPriority+0x4c>)
 8000f3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f42:	0112      	lsls	r2, r2, #4
 8000f44:	b2d2      	uxtb	r2, r2
 8000f46:	440b      	add	r3, r1
 8000f48:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f4c:	e00a      	b.n	8000f64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f4e:	683b      	ldr	r3, [r7, #0]
 8000f50:	b2da      	uxtb	r2, r3
 8000f52:	4908      	ldr	r1, [pc, #32]	@ (8000f74 <__NVIC_SetPriority+0x50>)
 8000f54:	79fb      	ldrb	r3, [r7, #7]
 8000f56:	f003 030f 	and.w	r3, r3, #15
 8000f5a:	3b04      	subs	r3, #4
 8000f5c:	0112      	lsls	r2, r2, #4
 8000f5e:	b2d2      	uxtb	r2, r2
 8000f60:	440b      	add	r3, r1
 8000f62:	761a      	strb	r2, [r3, #24]
}
 8000f64:	bf00      	nop
 8000f66:	370c      	adds	r7, #12
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6e:	4770      	bx	lr
 8000f70:	e000e100 	.word	0xe000e100
 8000f74:	e000ed00 	.word	0xe000ed00

08000f78 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	b089      	sub	sp, #36	@ 0x24
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	60f8      	str	r0, [r7, #12]
 8000f80:	60b9      	str	r1, [r7, #8]
 8000f82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f84:	68fb      	ldr	r3, [r7, #12]
 8000f86:	f003 0307 	and.w	r3, r3, #7
 8000f8a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f8c:	69fb      	ldr	r3, [r7, #28]
 8000f8e:	f1c3 0307 	rsb	r3, r3, #7
 8000f92:	2b04      	cmp	r3, #4
 8000f94:	bf28      	it	cs
 8000f96:	2304      	movcs	r3, #4
 8000f98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f9a:	69fb      	ldr	r3, [r7, #28]
 8000f9c:	3304      	adds	r3, #4
 8000f9e:	2b06      	cmp	r3, #6
 8000fa0:	d902      	bls.n	8000fa8 <NVIC_EncodePriority+0x30>
 8000fa2:	69fb      	ldr	r3, [r7, #28]
 8000fa4:	3b03      	subs	r3, #3
 8000fa6:	e000      	b.n	8000faa <NVIC_EncodePriority+0x32>
 8000fa8:	2300      	movs	r3, #0
 8000faa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fac:	f04f 32ff 	mov.w	r2, #4294967295
 8000fb0:	69bb      	ldr	r3, [r7, #24]
 8000fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb6:	43da      	mvns	r2, r3
 8000fb8:	68bb      	ldr	r3, [r7, #8]
 8000fba:	401a      	ands	r2, r3
 8000fbc:	697b      	ldr	r3, [r7, #20]
 8000fbe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fc0:	f04f 31ff 	mov.w	r1, #4294967295
 8000fc4:	697b      	ldr	r3, [r7, #20]
 8000fc6:	fa01 f303 	lsl.w	r3, r1, r3
 8000fca:	43d9      	mvns	r1, r3
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fd0:	4313      	orrs	r3, r2
         );
}
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	3724      	adds	r7, #36	@ 0x24
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fdc:	4770      	bx	lr
	...

08000fe0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b082      	sub	sp, #8
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	3b01      	subs	r3, #1
 8000fec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000ff0:	d301      	bcc.n	8000ff6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ff2:	2301      	movs	r3, #1
 8000ff4:	e00f      	b.n	8001016 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ff6:	4a0a      	ldr	r2, [pc, #40]	@ (8001020 <SysTick_Config+0x40>)
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	3b01      	subs	r3, #1
 8000ffc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ffe:	210f      	movs	r1, #15
 8001000:	f04f 30ff 	mov.w	r0, #4294967295
 8001004:	f7ff ff8e 	bl	8000f24 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001008:	4b05      	ldr	r3, [pc, #20]	@ (8001020 <SysTick_Config+0x40>)
 800100a:	2200      	movs	r2, #0
 800100c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800100e:	4b04      	ldr	r3, [pc, #16]	@ (8001020 <SysTick_Config+0x40>)
 8001010:	2207      	movs	r2, #7
 8001012:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001014:	2300      	movs	r3, #0
}
 8001016:	4618      	mov	r0, r3
 8001018:	3708      	adds	r7, #8
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}
 800101e:	bf00      	nop
 8001020:	e000e010 	.word	0xe000e010

08001024 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001024:	b580      	push	{r7, lr}
 8001026:	b086      	sub	sp, #24
 8001028:	af00      	add	r7, sp, #0
 800102a:	4603      	mov	r3, r0
 800102c:	60b9      	str	r1, [r7, #8]
 800102e:	607a      	str	r2, [r7, #4]
 8001030:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001032:	2300      	movs	r3, #0
 8001034:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001036:	f7ff ff67 	bl	8000f08 <__NVIC_GetPriorityGrouping>
 800103a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800103c:	687a      	ldr	r2, [r7, #4]
 800103e:	68b9      	ldr	r1, [r7, #8]
 8001040:	6978      	ldr	r0, [r7, #20]
 8001042:	f7ff ff99 	bl	8000f78 <NVIC_EncodePriority>
 8001046:	4602      	mov	r2, r0
 8001048:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800104c:	4611      	mov	r1, r2
 800104e:	4618      	mov	r0, r3
 8001050:	f7ff ff68 	bl	8000f24 <__NVIC_SetPriority>
}
 8001054:	bf00      	nop
 8001056:	3718      	adds	r7, #24
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}

0800105c <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b082      	sub	sp, #8
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001064:	6878      	ldr	r0, [r7, #4]
 8001066:	f7ff ffbb 	bl	8000fe0 <SysTick_Config>
 800106a:	4603      	mov	r3, r0
}
 800106c:	4618      	mov	r0, r3
 800106e:	3708      	adds	r7, #8
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}

08001074 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b086      	sub	sp, #24
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	2b00      	cmp	r3, #0
 8001080:	d101      	bne.n	8001086 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001082:	2301      	movs	r3, #1
 8001084:	e267      	b.n	8001556 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	f003 0301 	and.w	r3, r3, #1
 800108e:	2b00      	cmp	r3, #0
 8001090:	d075      	beq.n	800117e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001092:	4b88      	ldr	r3, [pc, #544]	@ (80012b4 <HAL_RCC_OscConfig+0x240>)
 8001094:	689b      	ldr	r3, [r3, #8]
 8001096:	f003 030c 	and.w	r3, r3, #12
 800109a:	2b04      	cmp	r3, #4
 800109c:	d00c      	beq.n	80010b8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800109e:	4b85      	ldr	r3, [pc, #532]	@ (80012b4 <HAL_RCC_OscConfig+0x240>)
 80010a0:	689b      	ldr	r3, [r3, #8]
 80010a2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80010a6:	2b08      	cmp	r3, #8
 80010a8:	d112      	bne.n	80010d0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80010aa:	4b82      	ldr	r3, [pc, #520]	@ (80012b4 <HAL_RCC_OscConfig+0x240>)
 80010ac:	685b      	ldr	r3, [r3, #4]
 80010ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80010b2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80010b6:	d10b      	bne.n	80010d0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010b8:	4b7e      	ldr	r3, [pc, #504]	@ (80012b4 <HAL_RCC_OscConfig+0x240>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d05b      	beq.n	800117c <HAL_RCC_OscConfig+0x108>
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	685b      	ldr	r3, [r3, #4]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d157      	bne.n	800117c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80010cc:	2301      	movs	r3, #1
 80010ce:	e242      	b.n	8001556 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	685b      	ldr	r3, [r3, #4]
 80010d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80010d8:	d106      	bne.n	80010e8 <HAL_RCC_OscConfig+0x74>
 80010da:	4b76      	ldr	r3, [pc, #472]	@ (80012b4 <HAL_RCC_OscConfig+0x240>)
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	4a75      	ldr	r2, [pc, #468]	@ (80012b4 <HAL_RCC_OscConfig+0x240>)
 80010e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80010e4:	6013      	str	r3, [r2, #0]
 80010e6:	e01d      	b.n	8001124 <HAL_RCC_OscConfig+0xb0>
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	685b      	ldr	r3, [r3, #4]
 80010ec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80010f0:	d10c      	bne.n	800110c <HAL_RCC_OscConfig+0x98>
 80010f2:	4b70      	ldr	r3, [pc, #448]	@ (80012b4 <HAL_RCC_OscConfig+0x240>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	4a6f      	ldr	r2, [pc, #444]	@ (80012b4 <HAL_RCC_OscConfig+0x240>)
 80010f8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80010fc:	6013      	str	r3, [r2, #0]
 80010fe:	4b6d      	ldr	r3, [pc, #436]	@ (80012b4 <HAL_RCC_OscConfig+0x240>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	4a6c      	ldr	r2, [pc, #432]	@ (80012b4 <HAL_RCC_OscConfig+0x240>)
 8001104:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001108:	6013      	str	r3, [r2, #0]
 800110a:	e00b      	b.n	8001124 <HAL_RCC_OscConfig+0xb0>
 800110c:	4b69      	ldr	r3, [pc, #420]	@ (80012b4 <HAL_RCC_OscConfig+0x240>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	4a68      	ldr	r2, [pc, #416]	@ (80012b4 <HAL_RCC_OscConfig+0x240>)
 8001112:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001116:	6013      	str	r3, [r2, #0]
 8001118:	4b66      	ldr	r3, [pc, #408]	@ (80012b4 <HAL_RCC_OscConfig+0x240>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	4a65      	ldr	r2, [pc, #404]	@ (80012b4 <HAL_RCC_OscConfig+0x240>)
 800111e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001122:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	685b      	ldr	r3, [r3, #4]
 8001128:	2b00      	cmp	r3, #0
 800112a:	d013      	beq.n	8001154 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800112c:	f7ff fee0 	bl	8000ef0 <HAL_GetTick>
 8001130:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001132:	e008      	b.n	8001146 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001134:	f7ff fedc 	bl	8000ef0 <HAL_GetTick>
 8001138:	4602      	mov	r2, r0
 800113a:	693b      	ldr	r3, [r7, #16]
 800113c:	1ad3      	subs	r3, r2, r3
 800113e:	2b64      	cmp	r3, #100	@ 0x64
 8001140:	d901      	bls.n	8001146 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001142:	2303      	movs	r3, #3
 8001144:	e207      	b.n	8001556 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001146:	4b5b      	ldr	r3, [pc, #364]	@ (80012b4 <HAL_RCC_OscConfig+0x240>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800114e:	2b00      	cmp	r3, #0
 8001150:	d0f0      	beq.n	8001134 <HAL_RCC_OscConfig+0xc0>
 8001152:	e014      	b.n	800117e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001154:	f7ff fecc 	bl	8000ef0 <HAL_GetTick>
 8001158:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800115a:	e008      	b.n	800116e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800115c:	f7ff fec8 	bl	8000ef0 <HAL_GetTick>
 8001160:	4602      	mov	r2, r0
 8001162:	693b      	ldr	r3, [r7, #16]
 8001164:	1ad3      	subs	r3, r2, r3
 8001166:	2b64      	cmp	r3, #100	@ 0x64
 8001168:	d901      	bls.n	800116e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800116a:	2303      	movs	r3, #3
 800116c:	e1f3      	b.n	8001556 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800116e:	4b51      	ldr	r3, [pc, #324]	@ (80012b4 <HAL_RCC_OscConfig+0x240>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001176:	2b00      	cmp	r3, #0
 8001178:	d1f0      	bne.n	800115c <HAL_RCC_OscConfig+0xe8>
 800117a:	e000      	b.n	800117e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800117c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	f003 0302 	and.w	r3, r3, #2
 8001186:	2b00      	cmp	r3, #0
 8001188:	d063      	beq.n	8001252 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800118a:	4b4a      	ldr	r3, [pc, #296]	@ (80012b4 <HAL_RCC_OscConfig+0x240>)
 800118c:	689b      	ldr	r3, [r3, #8]
 800118e:	f003 030c 	and.w	r3, r3, #12
 8001192:	2b00      	cmp	r3, #0
 8001194:	d00b      	beq.n	80011ae <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001196:	4b47      	ldr	r3, [pc, #284]	@ (80012b4 <HAL_RCC_OscConfig+0x240>)
 8001198:	689b      	ldr	r3, [r3, #8]
 800119a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800119e:	2b08      	cmp	r3, #8
 80011a0:	d11c      	bne.n	80011dc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80011a2:	4b44      	ldr	r3, [pc, #272]	@ (80012b4 <HAL_RCC_OscConfig+0x240>)
 80011a4:	685b      	ldr	r3, [r3, #4]
 80011a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d116      	bne.n	80011dc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011ae:	4b41      	ldr	r3, [pc, #260]	@ (80012b4 <HAL_RCC_OscConfig+0x240>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	f003 0302 	and.w	r3, r3, #2
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d005      	beq.n	80011c6 <HAL_RCC_OscConfig+0x152>
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	68db      	ldr	r3, [r3, #12]
 80011be:	2b01      	cmp	r3, #1
 80011c0:	d001      	beq.n	80011c6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80011c2:	2301      	movs	r3, #1
 80011c4:	e1c7      	b.n	8001556 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011c6:	4b3b      	ldr	r3, [pc, #236]	@ (80012b4 <HAL_RCC_OscConfig+0x240>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	691b      	ldr	r3, [r3, #16]
 80011d2:	00db      	lsls	r3, r3, #3
 80011d4:	4937      	ldr	r1, [pc, #220]	@ (80012b4 <HAL_RCC_OscConfig+0x240>)
 80011d6:	4313      	orrs	r3, r2
 80011d8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011da:	e03a      	b.n	8001252 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	68db      	ldr	r3, [r3, #12]
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d020      	beq.n	8001226 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80011e4:	4b34      	ldr	r3, [pc, #208]	@ (80012b8 <HAL_RCC_OscConfig+0x244>)
 80011e6:	2201      	movs	r2, #1
 80011e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011ea:	f7ff fe81 	bl	8000ef0 <HAL_GetTick>
 80011ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011f0:	e008      	b.n	8001204 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80011f2:	f7ff fe7d 	bl	8000ef0 <HAL_GetTick>
 80011f6:	4602      	mov	r2, r0
 80011f8:	693b      	ldr	r3, [r7, #16]
 80011fa:	1ad3      	subs	r3, r2, r3
 80011fc:	2b02      	cmp	r3, #2
 80011fe:	d901      	bls.n	8001204 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001200:	2303      	movs	r3, #3
 8001202:	e1a8      	b.n	8001556 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001204:	4b2b      	ldr	r3, [pc, #172]	@ (80012b4 <HAL_RCC_OscConfig+0x240>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	f003 0302 	and.w	r3, r3, #2
 800120c:	2b00      	cmp	r3, #0
 800120e:	d0f0      	beq.n	80011f2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001210:	4b28      	ldr	r3, [pc, #160]	@ (80012b4 <HAL_RCC_OscConfig+0x240>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	691b      	ldr	r3, [r3, #16]
 800121c:	00db      	lsls	r3, r3, #3
 800121e:	4925      	ldr	r1, [pc, #148]	@ (80012b4 <HAL_RCC_OscConfig+0x240>)
 8001220:	4313      	orrs	r3, r2
 8001222:	600b      	str	r3, [r1, #0]
 8001224:	e015      	b.n	8001252 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001226:	4b24      	ldr	r3, [pc, #144]	@ (80012b8 <HAL_RCC_OscConfig+0x244>)
 8001228:	2200      	movs	r2, #0
 800122a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800122c:	f7ff fe60 	bl	8000ef0 <HAL_GetTick>
 8001230:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001232:	e008      	b.n	8001246 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001234:	f7ff fe5c 	bl	8000ef0 <HAL_GetTick>
 8001238:	4602      	mov	r2, r0
 800123a:	693b      	ldr	r3, [r7, #16]
 800123c:	1ad3      	subs	r3, r2, r3
 800123e:	2b02      	cmp	r3, #2
 8001240:	d901      	bls.n	8001246 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001242:	2303      	movs	r3, #3
 8001244:	e187      	b.n	8001556 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001246:	4b1b      	ldr	r3, [pc, #108]	@ (80012b4 <HAL_RCC_OscConfig+0x240>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	f003 0302 	and.w	r3, r3, #2
 800124e:	2b00      	cmp	r3, #0
 8001250:	d1f0      	bne.n	8001234 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	f003 0308 	and.w	r3, r3, #8
 800125a:	2b00      	cmp	r3, #0
 800125c:	d036      	beq.n	80012cc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	695b      	ldr	r3, [r3, #20]
 8001262:	2b00      	cmp	r3, #0
 8001264:	d016      	beq.n	8001294 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001266:	4b15      	ldr	r3, [pc, #84]	@ (80012bc <HAL_RCC_OscConfig+0x248>)
 8001268:	2201      	movs	r2, #1
 800126a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800126c:	f7ff fe40 	bl	8000ef0 <HAL_GetTick>
 8001270:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001272:	e008      	b.n	8001286 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001274:	f7ff fe3c 	bl	8000ef0 <HAL_GetTick>
 8001278:	4602      	mov	r2, r0
 800127a:	693b      	ldr	r3, [r7, #16]
 800127c:	1ad3      	subs	r3, r2, r3
 800127e:	2b02      	cmp	r3, #2
 8001280:	d901      	bls.n	8001286 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001282:	2303      	movs	r3, #3
 8001284:	e167      	b.n	8001556 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001286:	4b0b      	ldr	r3, [pc, #44]	@ (80012b4 <HAL_RCC_OscConfig+0x240>)
 8001288:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800128a:	f003 0302 	and.w	r3, r3, #2
 800128e:	2b00      	cmp	r3, #0
 8001290:	d0f0      	beq.n	8001274 <HAL_RCC_OscConfig+0x200>
 8001292:	e01b      	b.n	80012cc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001294:	4b09      	ldr	r3, [pc, #36]	@ (80012bc <HAL_RCC_OscConfig+0x248>)
 8001296:	2200      	movs	r2, #0
 8001298:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800129a:	f7ff fe29 	bl	8000ef0 <HAL_GetTick>
 800129e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012a0:	e00e      	b.n	80012c0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80012a2:	f7ff fe25 	bl	8000ef0 <HAL_GetTick>
 80012a6:	4602      	mov	r2, r0
 80012a8:	693b      	ldr	r3, [r7, #16]
 80012aa:	1ad3      	subs	r3, r2, r3
 80012ac:	2b02      	cmp	r3, #2
 80012ae:	d907      	bls.n	80012c0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80012b0:	2303      	movs	r3, #3
 80012b2:	e150      	b.n	8001556 <HAL_RCC_OscConfig+0x4e2>
 80012b4:	40023800 	.word	0x40023800
 80012b8:	42470000 	.word	0x42470000
 80012bc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012c0:	4b88      	ldr	r3, [pc, #544]	@ (80014e4 <HAL_RCC_OscConfig+0x470>)
 80012c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80012c4:	f003 0302 	and.w	r3, r3, #2
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d1ea      	bne.n	80012a2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	f003 0304 	and.w	r3, r3, #4
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	f000 8097 	beq.w	8001408 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80012da:	2300      	movs	r3, #0
 80012dc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80012de:	4b81      	ldr	r3, [pc, #516]	@ (80014e4 <HAL_RCC_OscConfig+0x470>)
 80012e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d10f      	bne.n	800130a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80012ea:	2300      	movs	r3, #0
 80012ec:	60bb      	str	r3, [r7, #8]
 80012ee:	4b7d      	ldr	r3, [pc, #500]	@ (80014e4 <HAL_RCC_OscConfig+0x470>)
 80012f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012f2:	4a7c      	ldr	r2, [pc, #496]	@ (80014e4 <HAL_RCC_OscConfig+0x470>)
 80012f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80012fa:	4b7a      	ldr	r3, [pc, #488]	@ (80014e4 <HAL_RCC_OscConfig+0x470>)
 80012fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001302:	60bb      	str	r3, [r7, #8]
 8001304:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001306:	2301      	movs	r3, #1
 8001308:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800130a:	4b77      	ldr	r3, [pc, #476]	@ (80014e8 <HAL_RCC_OscConfig+0x474>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001312:	2b00      	cmp	r3, #0
 8001314:	d118      	bne.n	8001348 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001316:	4b74      	ldr	r3, [pc, #464]	@ (80014e8 <HAL_RCC_OscConfig+0x474>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	4a73      	ldr	r2, [pc, #460]	@ (80014e8 <HAL_RCC_OscConfig+0x474>)
 800131c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001320:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001322:	f7ff fde5 	bl	8000ef0 <HAL_GetTick>
 8001326:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001328:	e008      	b.n	800133c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800132a:	f7ff fde1 	bl	8000ef0 <HAL_GetTick>
 800132e:	4602      	mov	r2, r0
 8001330:	693b      	ldr	r3, [r7, #16]
 8001332:	1ad3      	subs	r3, r2, r3
 8001334:	2b02      	cmp	r3, #2
 8001336:	d901      	bls.n	800133c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001338:	2303      	movs	r3, #3
 800133a:	e10c      	b.n	8001556 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800133c:	4b6a      	ldr	r3, [pc, #424]	@ (80014e8 <HAL_RCC_OscConfig+0x474>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001344:	2b00      	cmp	r3, #0
 8001346:	d0f0      	beq.n	800132a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	689b      	ldr	r3, [r3, #8]
 800134c:	2b01      	cmp	r3, #1
 800134e:	d106      	bne.n	800135e <HAL_RCC_OscConfig+0x2ea>
 8001350:	4b64      	ldr	r3, [pc, #400]	@ (80014e4 <HAL_RCC_OscConfig+0x470>)
 8001352:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001354:	4a63      	ldr	r2, [pc, #396]	@ (80014e4 <HAL_RCC_OscConfig+0x470>)
 8001356:	f043 0301 	orr.w	r3, r3, #1
 800135a:	6713      	str	r3, [r2, #112]	@ 0x70
 800135c:	e01c      	b.n	8001398 <HAL_RCC_OscConfig+0x324>
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	689b      	ldr	r3, [r3, #8]
 8001362:	2b05      	cmp	r3, #5
 8001364:	d10c      	bne.n	8001380 <HAL_RCC_OscConfig+0x30c>
 8001366:	4b5f      	ldr	r3, [pc, #380]	@ (80014e4 <HAL_RCC_OscConfig+0x470>)
 8001368:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800136a:	4a5e      	ldr	r2, [pc, #376]	@ (80014e4 <HAL_RCC_OscConfig+0x470>)
 800136c:	f043 0304 	orr.w	r3, r3, #4
 8001370:	6713      	str	r3, [r2, #112]	@ 0x70
 8001372:	4b5c      	ldr	r3, [pc, #368]	@ (80014e4 <HAL_RCC_OscConfig+0x470>)
 8001374:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001376:	4a5b      	ldr	r2, [pc, #364]	@ (80014e4 <HAL_RCC_OscConfig+0x470>)
 8001378:	f043 0301 	orr.w	r3, r3, #1
 800137c:	6713      	str	r3, [r2, #112]	@ 0x70
 800137e:	e00b      	b.n	8001398 <HAL_RCC_OscConfig+0x324>
 8001380:	4b58      	ldr	r3, [pc, #352]	@ (80014e4 <HAL_RCC_OscConfig+0x470>)
 8001382:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001384:	4a57      	ldr	r2, [pc, #348]	@ (80014e4 <HAL_RCC_OscConfig+0x470>)
 8001386:	f023 0301 	bic.w	r3, r3, #1
 800138a:	6713      	str	r3, [r2, #112]	@ 0x70
 800138c:	4b55      	ldr	r3, [pc, #340]	@ (80014e4 <HAL_RCC_OscConfig+0x470>)
 800138e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001390:	4a54      	ldr	r2, [pc, #336]	@ (80014e4 <HAL_RCC_OscConfig+0x470>)
 8001392:	f023 0304 	bic.w	r3, r3, #4
 8001396:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	689b      	ldr	r3, [r3, #8]
 800139c:	2b00      	cmp	r3, #0
 800139e:	d015      	beq.n	80013cc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013a0:	f7ff fda6 	bl	8000ef0 <HAL_GetTick>
 80013a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013a6:	e00a      	b.n	80013be <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013a8:	f7ff fda2 	bl	8000ef0 <HAL_GetTick>
 80013ac:	4602      	mov	r2, r0
 80013ae:	693b      	ldr	r3, [r7, #16]
 80013b0:	1ad3      	subs	r3, r2, r3
 80013b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80013b6:	4293      	cmp	r3, r2
 80013b8:	d901      	bls.n	80013be <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80013ba:	2303      	movs	r3, #3
 80013bc:	e0cb      	b.n	8001556 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013be:	4b49      	ldr	r3, [pc, #292]	@ (80014e4 <HAL_RCC_OscConfig+0x470>)
 80013c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80013c2:	f003 0302 	and.w	r3, r3, #2
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d0ee      	beq.n	80013a8 <HAL_RCC_OscConfig+0x334>
 80013ca:	e014      	b.n	80013f6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013cc:	f7ff fd90 	bl	8000ef0 <HAL_GetTick>
 80013d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80013d2:	e00a      	b.n	80013ea <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013d4:	f7ff fd8c 	bl	8000ef0 <HAL_GetTick>
 80013d8:	4602      	mov	r2, r0
 80013da:	693b      	ldr	r3, [r7, #16]
 80013dc:	1ad3      	subs	r3, r2, r3
 80013de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80013e2:	4293      	cmp	r3, r2
 80013e4:	d901      	bls.n	80013ea <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80013e6:	2303      	movs	r3, #3
 80013e8:	e0b5      	b.n	8001556 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80013ea:	4b3e      	ldr	r3, [pc, #248]	@ (80014e4 <HAL_RCC_OscConfig+0x470>)
 80013ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80013ee:	f003 0302 	and.w	r3, r3, #2
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d1ee      	bne.n	80013d4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80013f6:	7dfb      	ldrb	r3, [r7, #23]
 80013f8:	2b01      	cmp	r3, #1
 80013fa:	d105      	bne.n	8001408 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80013fc:	4b39      	ldr	r3, [pc, #228]	@ (80014e4 <HAL_RCC_OscConfig+0x470>)
 80013fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001400:	4a38      	ldr	r2, [pc, #224]	@ (80014e4 <HAL_RCC_OscConfig+0x470>)
 8001402:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001406:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	699b      	ldr	r3, [r3, #24]
 800140c:	2b00      	cmp	r3, #0
 800140e:	f000 80a1 	beq.w	8001554 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001412:	4b34      	ldr	r3, [pc, #208]	@ (80014e4 <HAL_RCC_OscConfig+0x470>)
 8001414:	689b      	ldr	r3, [r3, #8]
 8001416:	f003 030c 	and.w	r3, r3, #12
 800141a:	2b08      	cmp	r3, #8
 800141c:	d05c      	beq.n	80014d8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	699b      	ldr	r3, [r3, #24]
 8001422:	2b02      	cmp	r3, #2
 8001424:	d141      	bne.n	80014aa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001426:	4b31      	ldr	r3, [pc, #196]	@ (80014ec <HAL_RCC_OscConfig+0x478>)
 8001428:	2200      	movs	r2, #0
 800142a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800142c:	f7ff fd60 	bl	8000ef0 <HAL_GetTick>
 8001430:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001432:	e008      	b.n	8001446 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001434:	f7ff fd5c 	bl	8000ef0 <HAL_GetTick>
 8001438:	4602      	mov	r2, r0
 800143a:	693b      	ldr	r3, [r7, #16]
 800143c:	1ad3      	subs	r3, r2, r3
 800143e:	2b02      	cmp	r3, #2
 8001440:	d901      	bls.n	8001446 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001442:	2303      	movs	r3, #3
 8001444:	e087      	b.n	8001556 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001446:	4b27      	ldr	r3, [pc, #156]	@ (80014e4 <HAL_RCC_OscConfig+0x470>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800144e:	2b00      	cmp	r3, #0
 8001450:	d1f0      	bne.n	8001434 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	69da      	ldr	r2, [r3, #28]
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	6a1b      	ldr	r3, [r3, #32]
 800145a:	431a      	orrs	r2, r3
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001460:	019b      	lsls	r3, r3, #6
 8001462:	431a      	orrs	r2, r3
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001468:	085b      	lsrs	r3, r3, #1
 800146a:	3b01      	subs	r3, #1
 800146c:	041b      	lsls	r3, r3, #16
 800146e:	431a      	orrs	r2, r3
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001474:	061b      	lsls	r3, r3, #24
 8001476:	491b      	ldr	r1, [pc, #108]	@ (80014e4 <HAL_RCC_OscConfig+0x470>)
 8001478:	4313      	orrs	r3, r2
 800147a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800147c:	4b1b      	ldr	r3, [pc, #108]	@ (80014ec <HAL_RCC_OscConfig+0x478>)
 800147e:	2201      	movs	r2, #1
 8001480:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001482:	f7ff fd35 	bl	8000ef0 <HAL_GetTick>
 8001486:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001488:	e008      	b.n	800149c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800148a:	f7ff fd31 	bl	8000ef0 <HAL_GetTick>
 800148e:	4602      	mov	r2, r0
 8001490:	693b      	ldr	r3, [r7, #16]
 8001492:	1ad3      	subs	r3, r2, r3
 8001494:	2b02      	cmp	r3, #2
 8001496:	d901      	bls.n	800149c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001498:	2303      	movs	r3, #3
 800149a:	e05c      	b.n	8001556 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800149c:	4b11      	ldr	r3, [pc, #68]	@ (80014e4 <HAL_RCC_OscConfig+0x470>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d0f0      	beq.n	800148a <HAL_RCC_OscConfig+0x416>
 80014a8:	e054      	b.n	8001554 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014aa:	4b10      	ldr	r3, [pc, #64]	@ (80014ec <HAL_RCC_OscConfig+0x478>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014b0:	f7ff fd1e 	bl	8000ef0 <HAL_GetTick>
 80014b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80014b6:	e008      	b.n	80014ca <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014b8:	f7ff fd1a 	bl	8000ef0 <HAL_GetTick>
 80014bc:	4602      	mov	r2, r0
 80014be:	693b      	ldr	r3, [r7, #16]
 80014c0:	1ad3      	subs	r3, r2, r3
 80014c2:	2b02      	cmp	r3, #2
 80014c4:	d901      	bls.n	80014ca <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80014c6:	2303      	movs	r3, #3
 80014c8:	e045      	b.n	8001556 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80014ca:	4b06      	ldr	r3, [pc, #24]	@ (80014e4 <HAL_RCC_OscConfig+0x470>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d1f0      	bne.n	80014b8 <HAL_RCC_OscConfig+0x444>
 80014d6:	e03d      	b.n	8001554 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	699b      	ldr	r3, [r3, #24]
 80014dc:	2b01      	cmp	r3, #1
 80014de:	d107      	bne.n	80014f0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80014e0:	2301      	movs	r3, #1
 80014e2:	e038      	b.n	8001556 <HAL_RCC_OscConfig+0x4e2>
 80014e4:	40023800 	.word	0x40023800
 80014e8:	40007000 	.word	0x40007000
 80014ec:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80014f0:	4b1b      	ldr	r3, [pc, #108]	@ (8001560 <HAL_RCC_OscConfig+0x4ec>)
 80014f2:	685b      	ldr	r3, [r3, #4]
 80014f4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	699b      	ldr	r3, [r3, #24]
 80014fa:	2b01      	cmp	r3, #1
 80014fc:	d028      	beq.n	8001550 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001508:	429a      	cmp	r2, r3
 800150a:	d121      	bne.n	8001550 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001516:	429a      	cmp	r2, r3
 8001518:	d11a      	bne.n	8001550 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800151a:	68fa      	ldr	r2, [r7, #12]
 800151c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001520:	4013      	ands	r3, r2
 8001522:	687a      	ldr	r2, [r7, #4]
 8001524:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001526:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001528:	4293      	cmp	r3, r2
 800152a:	d111      	bne.n	8001550 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001536:	085b      	lsrs	r3, r3, #1
 8001538:	3b01      	subs	r3, #1
 800153a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800153c:	429a      	cmp	r2, r3
 800153e:	d107      	bne.n	8001550 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800154a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800154c:	429a      	cmp	r2, r3
 800154e:	d001      	beq.n	8001554 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001550:	2301      	movs	r3, #1
 8001552:	e000      	b.n	8001556 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001554:	2300      	movs	r3, #0
}
 8001556:	4618      	mov	r0, r3
 8001558:	3718      	adds	r7, #24
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop
 8001560:	40023800 	.word	0x40023800

08001564 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b084      	sub	sp, #16
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
 800156c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	2b00      	cmp	r3, #0
 8001572:	d101      	bne.n	8001578 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001574:	2301      	movs	r3, #1
 8001576:	e0cc      	b.n	8001712 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001578:	4b68      	ldr	r3, [pc, #416]	@ (800171c <HAL_RCC_ClockConfig+0x1b8>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	f003 0307 	and.w	r3, r3, #7
 8001580:	683a      	ldr	r2, [r7, #0]
 8001582:	429a      	cmp	r2, r3
 8001584:	d90c      	bls.n	80015a0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001586:	4b65      	ldr	r3, [pc, #404]	@ (800171c <HAL_RCC_ClockConfig+0x1b8>)
 8001588:	683a      	ldr	r2, [r7, #0]
 800158a:	b2d2      	uxtb	r2, r2
 800158c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800158e:	4b63      	ldr	r3, [pc, #396]	@ (800171c <HAL_RCC_ClockConfig+0x1b8>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	f003 0307 	and.w	r3, r3, #7
 8001596:	683a      	ldr	r2, [r7, #0]
 8001598:	429a      	cmp	r2, r3
 800159a:	d001      	beq.n	80015a0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800159c:	2301      	movs	r3, #1
 800159e:	e0b8      	b.n	8001712 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	f003 0302 	and.w	r3, r3, #2
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d020      	beq.n	80015ee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	f003 0304 	and.w	r3, r3, #4
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d005      	beq.n	80015c4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80015b8:	4b59      	ldr	r3, [pc, #356]	@ (8001720 <HAL_RCC_ClockConfig+0x1bc>)
 80015ba:	689b      	ldr	r3, [r3, #8]
 80015bc:	4a58      	ldr	r2, [pc, #352]	@ (8001720 <HAL_RCC_ClockConfig+0x1bc>)
 80015be:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80015c2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f003 0308 	and.w	r3, r3, #8
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d005      	beq.n	80015dc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80015d0:	4b53      	ldr	r3, [pc, #332]	@ (8001720 <HAL_RCC_ClockConfig+0x1bc>)
 80015d2:	689b      	ldr	r3, [r3, #8]
 80015d4:	4a52      	ldr	r2, [pc, #328]	@ (8001720 <HAL_RCC_ClockConfig+0x1bc>)
 80015d6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80015da:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80015dc:	4b50      	ldr	r3, [pc, #320]	@ (8001720 <HAL_RCC_ClockConfig+0x1bc>)
 80015de:	689b      	ldr	r3, [r3, #8]
 80015e0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	689b      	ldr	r3, [r3, #8]
 80015e8:	494d      	ldr	r1, [pc, #308]	@ (8001720 <HAL_RCC_ClockConfig+0x1bc>)
 80015ea:	4313      	orrs	r3, r2
 80015ec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f003 0301 	and.w	r3, r3, #1
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d044      	beq.n	8001684 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	685b      	ldr	r3, [r3, #4]
 80015fe:	2b01      	cmp	r3, #1
 8001600:	d107      	bne.n	8001612 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001602:	4b47      	ldr	r3, [pc, #284]	@ (8001720 <HAL_RCC_ClockConfig+0x1bc>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800160a:	2b00      	cmp	r3, #0
 800160c:	d119      	bne.n	8001642 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800160e:	2301      	movs	r3, #1
 8001610:	e07f      	b.n	8001712 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	685b      	ldr	r3, [r3, #4]
 8001616:	2b02      	cmp	r3, #2
 8001618:	d003      	beq.n	8001622 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800161e:	2b03      	cmp	r3, #3
 8001620:	d107      	bne.n	8001632 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001622:	4b3f      	ldr	r3, [pc, #252]	@ (8001720 <HAL_RCC_ClockConfig+0x1bc>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800162a:	2b00      	cmp	r3, #0
 800162c:	d109      	bne.n	8001642 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800162e:	2301      	movs	r3, #1
 8001630:	e06f      	b.n	8001712 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001632:	4b3b      	ldr	r3, [pc, #236]	@ (8001720 <HAL_RCC_ClockConfig+0x1bc>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f003 0302 	and.w	r3, r3, #2
 800163a:	2b00      	cmp	r3, #0
 800163c:	d101      	bne.n	8001642 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800163e:	2301      	movs	r3, #1
 8001640:	e067      	b.n	8001712 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001642:	4b37      	ldr	r3, [pc, #220]	@ (8001720 <HAL_RCC_ClockConfig+0x1bc>)
 8001644:	689b      	ldr	r3, [r3, #8]
 8001646:	f023 0203 	bic.w	r2, r3, #3
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	685b      	ldr	r3, [r3, #4]
 800164e:	4934      	ldr	r1, [pc, #208]	@ (8001720 <HAL_RCC_ClockConfig+0x1bc>)
 8001650:	4313      	orrs	r3, r2
 8001652:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001654:	f7ff fc4c 	bl	8000ef0 <HAL_GetTick>
 8001658:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800165a:	e00a      	b.n	8001672 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800165c:	f7ff fc48 	bl	8000ef0 <HAL_GetTick>
 8001660:	4602      	mov	r2, r0
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	1ad3      	subs	r3, r2, r3
 8001666:	f241 3288 	movw	r2, #5000	@ 0x1388
 800166a:	4293      	cmp	r3, r2
 800166c:	d901      	bls.n	8001672 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800166e:	2303      	movs	r3, #3
 8001670:	e04f      	b.n	8001712 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001672:	4b2b      	ldr	r3, [pc, #172]	@ (8001720 <HAL_RCC_ClockConfig+0x1bc>)
 8001674:	689b      	ldr	r3, [r3, #8]
 8001676:	f003 020c 	and.w	r2, r3, #12
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	685b      	ldr	r3, [r3, #4]
 800167e:	009b      	lsls	r3, r3, #2
 8001680:	429a      	cmp	r2, r3
 8001682:	d1eb      	bne.n	800165c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001684:	4b25      	ldr	r3, [pc, #148]	@ (800171c <HAL_RCC_ClockConfig+0x1b8>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f003 0307 	and.w	r3, r3, #7
 800168c:	683a      	ldr	r2, [r7, #0]
 800168e:	429a      	cmp	r2, r3
 8001690:	d20c      	bcs.n	80016ac <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001692:	4b22      	ldr	r3, [pc, #136]	@ (800171c <HAL_RCC_ClockConfig+0x1b8>)
 8001694:	683a      	ldr	r2, [r7, #0]
 8001696:	b2d2      	uxtb	r2, r2
 8001698:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800169a:	4b20      	ldr	r3, [pc, #128]	@ (800171c <HAL_RCC_ClockConfig+0x1b8>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	f003 0307 	and.w	r3, r3, #7
 80016a2:	683a      	ldr	r2, [r7, #0]
 80016a4:	429a      	cmp	r2, r3
 80016a6:	d001      	beq.n	80016ac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80016a8:	2301      	movs	r3, #1
 80016aa:	e032      	b.n	8001712 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	f003 0304 	and.w	r3, r3, #4
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d008      	beq.n	80016ca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80016b8:	4b19      	ldr	r3, [pc, #100]	@ (8001720 <HAL_RCC_ClockConfig+0x1bc>)
 80016ba:	689b      	ldr	r3, [r3, #8]
 80016bc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	68db      	ldr	r3, [r3, #12]
 80016c4:	4916      	ldr	r1, [pc, #88]	@ (8001720 <HAL_RCC_ClockConfig+0x1bc>)
 80016c6:	4313      	orrs	r3, r2
 80016c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f003 0308 	and.w	r3, r3, #8
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d009      	beq.n	80016ea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80016d6:	4b12      	ldr	r3, [pc, #72]	@ (8001720 <HAL_RCC_ClockConfig+0x1bc>)
 80016d8:	689b      	ldr	r3, [r3, #8]
 80016da:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	691b      	ldr	r3, [r3, #16]
 80016e2:	00db      	lsls	r3, r3, #3
 80016e4:	490e      	ldr	r1, [pc, #56]	@ (8001720 <HAL_RCC_ClockConfig+0x1bc>)
 80016e6:	4313      	orrs	r3, r2
 80016e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80016ea:	f000 f821 	bl	8001730 <HAL_RCC_GetSysClockFreq>
 80016ee:	4602      	mov	r2, r0
 80016f0:	4b0b      	ldr	r3, [pc, #44]	@ (8001720 <HAL_RCC_ClockConfig+0x1bc>)
 80016f2:	689b      	ldr	r3, [r3, #8]
 80016f4:	091b      	lsrs	r3, r3, #4
 80016f6:	f003 030f 	and.w	r3, r3, #15
 80016fa:	490a      	ldr	r1, [pc, #40]	@ (8001724 <HAL_RCC_ClockConfig+0x1c0>)
 80016fc:	5ccb      	ldrb	r3, [r1, r3]
 80016fe:	fa22 f303 	lsr.w	r3, r2, r3
 8001702:	4a09      	ldr	r2, [pc, #36]	@ (8001728 <HAL_RCC_ClockConfig+0x1c4>)
 8001704:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001706:	4b09      	ldr	r3, [pc, #36]	@ (800172c <HAL_RCC_ClockConfig+0x1c8>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	4618      	mov	r0, r3
 800170c:	f7ff fbc0 	bl	8000e90 <HAL_InitTick>

  return HAL_OK;
 8001710:	2300      	movs	r3, #0
}
 8001712:	4618      	mov	r0, r3
 8001714:	3710      	adds	r7, #16
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	40023c00 	.word	0x40023c00
 8001720:	40023800 	.word	0x40023800
 8001724:	08002818 	.word	0x08002818
 8001728:	20000000 	.word	0x20000000
 800172c:	20000004 	.word	0x20000004

08001730 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001730:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001734:	b094      	sub	sp, #80	@ 0x50
 8001736:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001738:	2300      	movs	r3, #0
 800173a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800173c:	2300      	movs	r3, #0
 800173e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8001740:	2300      	movs	r3, #0
 8001742:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8001744:	2300      	movs	r3, #0
 8001746:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001748:	4b79      	ldr	r3, [pc, #484]	@ (8001930 <HAL_RCC_GetSysClockFreq+0x200>)
 800174a:	689b      	ldr	r3, [r3, #8]
 800174c:	f003 030c 	and.w	r3, r3, #12
 8001750:	2b08      	cmp	r3, #8
 8001752:	d00d      	beq.n	8001770 <HAL_RCC_GetSysClockFreq+0x40>
 8001754:	2b08      	cmp	r3, #8
 8001756:	f200 80e1 	bhi.w	800191c <HAL_RCC_GetSysClockFreq+0x1ec>
 800175a:	2b00      	cmp	r3, #0
 800175c:	d002      	beq.n	8001764 <HAL_RCC_GetSysClockFreq+0x34>
 800175e:	2b04      	cmp	r3, #4
 8001760:	d003      	beq.n	800176a <HAL_RCC_GetSysClockFreq+0x3a>
 8001762:	e0db      	b.n	800191c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001764:	4b73      	ldr	r3, [pc, #460]	@ (8001934 <HAL_RCC_GetSysClockFreq+0x204>)
 8001766:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001768:	e0db      	b.n	8001922 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800176a:	4b73      	ldr	r3, [pc, #460]	@ (8001938 <HAL_RCC_GetSysClockFreq+0x208>)
 800176c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800176e:	e0d8      	b.n	8001922 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001770:	4b6f      	ldr	r3, [pc, #444]	@ (8001930 <HAL_RCC_GetSysClockFreq+0x200>)
 8001772:	685b      	ldr	r3, [r3, #4]
 8001774:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001778:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800177a:	4b6d      	ldr	r3, [pc, #436]	@ (8001930 <HAL_RCC_GetSysClockFreq+0x200>)
 800177c:	685b      	ldr	r3, [r3, #4]
 800177e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001782:	2b00      	cmp	r3, #0
 8001784:	d063      	beq.n	800184e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001786:	4b6a      	ldr	r3, [pc, #424]	@ (8001930 <HAL_RCC_GetSysClockFreq+0x200>)
 8001788:	685b      	ldr	r3, [r3, #4]
 800178a:	099b      	lsrs	r3, r3, #6
 800178c:	2200      	movs	r2, #0
 800178e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001790:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001792:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001794:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001798:	633b      	str	r3, [r7, #48]	@ 0x30
 800179a:	2300      	movs	r3, #0
 800179c:	637b      	str	r3, [r7, #52]	@ 0x34
 800179e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80017a2:	4622      	mov	r2, r4
 80017a4:	462b      	mov	r3, r5
 80017a6:	f04f 0000 	mov.w	r0, #0
 80017aa:	f04f 0100 	mov.w	r1, #0
 80017ae:	0159      	lsls	r1, r3, #5
 80017b0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80017b4:	0150      	lsls	r0, r2, #5
 80017b6:	4602      	mov	r2, r0
 80017b8:	460b      	mov	r3, r1
 80017ba:	4621      	mov	r1, r4
 80017bc:	1a51      	subs	r1, r2, r1
 80017be:	6139      	str	r1, [r7, #16]
 80017c0:	4629      	mov	r1, r5
 80017c2:	eb63 0301 	sbc.w	r3, r3, r1
 80017c6:	617b      	str	r3, [r7, #20]
 80017c8:	f04f 0200 	mov.w	r2, #0
 80017cc:	f04f 0300 	mov.w	r3, #0
 80017d0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80017d4:	4659      	mov	r1, fp
 80017d6:	018b      	lsls	r3, r1, #6
 80017d8:	4651      	mov	r1, sl
 80017da:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80017de:	4651      	mov	r1, sl
 80017e0:	018a      	lsls	r2, r1, #6
 80017e2:	4651      	mov	r1, sl
 80017e4:	ebb2 0801 	subs.w	r8, r2, r1
 80017e8:	4659      	mov	r1, fp
 80017ea:	eb63 0901 	sbc.w	r9, r3, r1
 80017ee:	f04f 0200 	mov.w	r2, #0
 80017f2:	f04f 0300 	mov.w	r3, #0
 80017f6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80017fa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80017fe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001802:	4690      	mov	r8, r2
 8001804:	4699      	mov	r9, r3
 8001806:	4623      	mov	r3, r4
 8001808:	eb18 0303 	adds.w	r3, r8, r3
 800180c:	60bb      	str	r3, [r7, #8]
 800180e:	462b      	mov	r3, r5
 8001810:	eb49 0303 	adc.w	r3, r9, r3
 8001814:	60fb      	str	r3, [r7, #12]
 8001816:	f04f 0200 	mov.w	r2, #0
 800181a:	f04f 0300 	mov.w	r3, #0
 800181e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001822:	4629      	mov	r1, r5
 8001824:	024b      	lsls	r3, r1, #9
 8001826:	4621      	mov	r1, r4
 8001828:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800182c:	4621      	mov	r1, r4
 800182e:	024a      	lsls	r2, r1, #9
 8001830:	4610      	mov	r0, r2
 8001832:	4619      	mov	r1, r3
 8001834:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001836:	2200      	movs	r2, #0
 8001838:	62bb      	str	r3, [r7, #40]	@ 0x28
 800183a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800183c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001840:	f7fe fd1e 	bl	8000280 <__aeabi_uldivmod>
 8001844:	4602      	mov	r2, r0
 8001846:	460b      	mov	r3, r1
 8001848:	4613      	mov	r3, r2
 800184a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800184c:	e058      	b.n	8001900 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800184e:	4b38      	ldr	r3, [pc, #224]	@ (8001930 <HAL_RCC_GetSysClockFreq+0x200>)
 8001850:	685b      	ldr	r3, [r3, #4]
 8001852:	099b      	lsrs	r3, r3, #6
 8001854:	2200      	movs	r2, #0
 8001856:	4618      	mov	r0, r3
 8001858:	4611      	mov	r1, r2
 800185a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800185e:	623b      	str	r3, [r7, #32]
 8001860:	2300      	movs	r3, #0
 8001862:	627b      	str	r3, [r7, #36]	@ 0x24
 8001864:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001868:	4642      	mov	r2, r8
 800186a:	464b      	mov	r3, r9
 800186c:	f04f 0000 	mov.w	r0, #0
 8001870:	f04f 0100 	mov.w	r1, #0
 8001874:	0159      	lsls	r1, r3, #5
 8001876:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800187a:	0150      	lsls	r0, r2, #5
 800187c:	4602      	mov	r2, r0
 800187e:	460b      	mov	r3, r1
 8001880:	4641      	mov	r1, r8
 8001882:	ebb2 0a01 	subs.w	sl, r2, r1
 8001886:	4649      	mov	r1, r9
 8001888:	eb63 0b01 	sbc.w	fp, r3, r1
 800188c:	f04f 0200 	mov.w	r2, #0
 8001890:	f04f 0300 	mov.w	r3, #0
 8001894:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001898:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800189c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80018a0:	ebb2 040a 	subs.w	r4, r2, sl
 80018a4:	eb63 050b 	sbc.w	r5, r3, fp
 80018a8:	f04f 0200 	mov.w	r2, #0
 80018ac:	f04f 0300 	mov.w	r3, #0
 80018b0:	00eb      	lsls	r3, r5, #3
 80018b2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80018b6:	00e2      	lsls	r2, r4, #3
 80018b8:	4614      	mov	r4, r2
 80018ba:	461d      	mov	r5, r3
 80018bc:	4643      	mov	r3, r8
 80018be:	18e3      	adds	r3, r4, r3
 80018c0:	603b      	str	r3, [r7, #0]
 80018c2:	464b      	mov	r3, r9
 80018c4:	eb45 0303 	adc.w	r3, r5, r3
 80018c8:	607b      	str	r3, [r7, #4]
 80018ca:	f04f 0200 	mov.w	r2, #0
 80018ce:	f04f 0300 	mov.w	r3, #0
 80018d2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80018d6:	4629      	mov	r1, r5
 80018d8:	028b      	lsls	r3, r1, #10
 80018da:	4621      	mov	r1, r4
 80018dc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80018e0:	4621      	mov	r1, r4
 80018e2:	028a      	lsls	r2, r1, #10
 80018e4:	4610      	mov	r0, r2
 80018e6:	4619      	mov	r1, r3
 80018e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80018ea:	2200      	movs	r2, #0
 80018ec:	61bb      	str	r3, [r7, #24]
 80018ee:	61fa      	str	r2, [r7, #28]
 80018f0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80018f4:	f7fe fcc4 	bl	8000280 <__aeabi_uldivmod>
 80018f8:	4602      	mov	r2, r0
 80018fa:	460b      	mov	r3, r1
 80018fc:	4613      	mov	r3, r2
 80018fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001900:	4b0b      	ldr	r3, [pc, #44]	@ (8001930 <HAL_RCC_GetSysClockFreq+0x200>)
 8001902:	685b      	ldr	r3, [r3, #4]
 8001904:	0c1b      	lsrs	r3, r3, #16
 8001906:	f003 0303 	and.w	r3, r3, #3
 800190a:	3301      	adds	r3, #1
 800190c:	005b      	lsls	r3, r3, #1
 800190e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8001910:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001912:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001914:	fbb2 f3f3 	udiv	r3, r2, r3
 8001918:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800191a:	e002      	b.n	8001922 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800191c:	4b05      	ldr	r3, [pc, #20]	@ (8001934 <HAL_RCC_GetSysClockFreq+0x204>)
 800191e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001920:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001922:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001924:	4618      	mov	r0, r3
 8001926:	3750      	adds	r7, #80	@ 0x50
 8001928:	46bd      	mov	sp, r7
 800192a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800192e:	bf00      	nop
 8001930:	40023800 	.word	0x40023800
 8001934:	00f42400 	.word	0x00f42400
 8001938:	007a1200 	.word	0x007a1200

0800193c <std>:
 800193c:	2300      	movs	r3, #0
 800193e:	b510      	push	{r4, lr}
 8001940:	4604      	mov	r4, r0
 8001942:	e9c0 3300 	strd	r3, r3, [r0]
 8001946:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800194a:	6083      	str	r3, [r0, #8]
 800194c:	8181      	strh	r1, [r0, #12]
 800194e:	6643      	str	r3, [r0, #100]	@ 0x64
 8001950:	81c2      	strh	r2, [r0, #14]
 8001952:	6183      	str	r3, [r0, #24]
 8001954:	4619      	mov	r1, r3
 8001956:	2208      	movs	r2, #8
 8001958:	305c      	adds	r0, #92	@ 0x5c
 800195a:	f000 f906 	bl	8001b6a <memset>
 800195e:	4b0d      	ldr	r3, [pc, #52]	@ (8001994 <std+0x58>)
 8001960:	6263      	str	r3, [r4, #36]	@ 0x24
 8001962:	4b0d      	ldr	r3, [pc, #52]	@ (8001998 <std+0x5c>)
 8001964:	62a3      	str	r3, [r4, #40]	@ 0x28
 8001966:	4b0d      	ldr	r3, [pc, #52]	@ (800199c <std+0x60>)
 8001968:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800196a:	4b0d      	ldr	r3, [pc, #52]	@ (80019a0 <std+0x64>)
 800196c:	6323      	str	r3, [r4, #48]	@ 0x30
 800196e:	4b0d      	ldr	r3, [pc, #52]	@ (80019a4 <std+0x68>)
 8001970:	6224      	str	r4, [r4, #32]
 8001972:	429c      	cmp	r4, r3
 8001974:	d006      	beq.n	8001984 <std+0x48>
 8001976:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800197a:	4294      	cmp	r4, r2
 800197c:	d002      	beq.n	8001984 <std+0x48>
 800197e:	33d0      	adds	r3, #208	@ 0xd0
 8001980:	429c      	cmp	r4, r3
 8001982:	d105      	bne.n	8001990 <std+0x54>
 8001984:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8001988:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800198c:	f000 b966 	b.w	8001c5c <__retarget_lock_init_recursive>
 8001990:	bd10      	pop	{r4, pc}
 8001992:	bf00      	nop
 8001994:	08001ae5 	.word	0x08001ae5
 8001998:	08001b07 	.word	0x08001b07
 800199c:	08001b3f 	.word	0x08001b3f
 80019a0:	08001b63 	.word	0x08001b63
 80019a4:	20000098 	.word	0x20000098

080019a8 <stdio_exit_handler>:
 80019a8:	4a02      	ldr	r2, [pc, #8]	@ (80019b4 <stdio_exit_handler+0xc>)
 80019aa:	4903      	ldr	r1, [pc, #12]	@ (80019b8 <stdio_exit_handler+0x10>)
 80019ac:	4803      	ldr	r0, [pc, #12]	@ (80019bc <stdio_exit_handler+0x14>)
 80019ae:	f000 b869 	b.w	8001a84 <_fwalk_sglue>
 80019b2:	bf00      	nop
 80019b4:	2000000c 	.word	0x2000000c
 80019b8:	080024fd 	.word	0x080024fd
 80019bc:	2000001c 	.word	0x2000001c

080019c0 <cleanup_stdio>:
 80019c0:	6841      	ldr	r1, [r0, #4]
 80019c2:	4b0c      	ldr	r3, [pc, #48]	@ (80019f4 <cleanup_stdio+0x34>)
 80019c4:	4299      	cmp	r1, r3
 80019c6:	b510      	push	{r4, lr}
 80019c8:	4604      	mov	r4, r0
 80019ca:	d001      	beq.n	80019d0 <cleanup_stdio+0x10>
 80019cc:	f000 fd96 	bl	80024fc <_fflush_r>
 80019d0:	68a1      	ldr	r1, [r4, #8]
 80019d2:	4b09      	ldr	r3, [pc, #36]	@ (80019f8 <cleanup_stdio+0x38>)
 80019d4:	4299      	cmp	r1, r3
 80019d6:	d002      	beq.n	80019de <cleanup_stdio+0x1e>
 80019d8:	4620      	mov	r0, r4
 80019da:	f000 fd8f 	bl	80024fc <_fflush_r>
 80019de:	68e1      	ldr	r1, [r4, #12]
 80019e0:	4b06      	ldr	r3, [pc, #24]	@ (80019fc <cleanup_stdio+0x3c>)
 80019e2:	4299      	cmp	r1, r3
 80019e4:	d004      	beq.n	80019f0 <cleanup_stdio+0x30>
 80019e6:	4620      	mov	r0, r4
 80019e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80019ec:	f000 bd86 	b.w	80024fc <_fflush_r>
 80019f0:	bd10      	pop	{r4, pc}
 80019f2:	bf00      	nop
 80019f4:	20000098 	.word	0x20000098
 80019f8:	20000100 	.word	0x20000100
 80019fc:	20000168 	.word	0x20000168

08001a00 <global_stdio_init.part.0>:
 8001a00:	b510      	push	{r4, lr}
 8001a02:	4b0b      	ldr	r3, [pc, #44]	@ (8001a30 <global_stdio_init.part.0+0x30>)
 8001a04:	4c0b      	ldr	r4, [pc, #44]	@ (8001a34 <global_stdio_init.part.0+0x34>)
 8001a06:	4a0c      	ldr	r2, [pc, #48]	@ (8001a38 <global_stdio_init.part.0+0x38>)
 8001a08:	601a      	str	r2, [r3, #0]
 8001a0a:	4620      	mov	r0, r4
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	2104      	movs	r1, #4
 8001a10:	f7ff ff94 	bl	800193c <std>
 8001a14:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8001a18:	2201      	movs	r2, #1
 8001a1a:	2109      	movs	r1, #9
 8001a1c:	f7ff ff8e 	bl	800193c <std>
 8001a20:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8001a24:	2202      	movs	r2, #2
 8001a26:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001a2a:	2112      	movs	r1, #18
 8001a2c:	f7ff bf86 	b.w	800193c <std>
 8001a30:	200001d0 	.word	0x200001d0
 8001a34:	20000098 	.word	0x20000098
 8001a38:	080019a9 	.word	0x080019a9

08001a3c <__sfp_lock_acquire>:
 8001a3c:	4801      	ldr	r0, [pc, #4]	@ (8001a44 <__sfp_lock_acquire+0x8>)
 8001a3e:	f000 b90e 	b.w	8001c5e <__retarget_lock_acquire_recursive>
 8001a42:	bf00      	nop
 8001a44:	200001d9 	.word	0x200001d9

08001a48 <__sfp_lock_release>:
 8001a48:	4801      	ldr	r0, [pc, #4]	@ (8001a50 <__sfp_lock_release+0x8>)
 8001a4a:	f000 b909 	b.w	8001c60 <__retarget_lock_release_recursive>
 8001a4e:	bf00      	nop
 8001a50:	200001d9 	.word	0x200001d9

08001a54 <__sinit>:
 8001a54:	b510      	push	{r4, lr}
 8001a56:	4604      	mov	r4, r0
 8001a58:	f7ff fff0 	bl	8001a3c <__sfp_lock_acquire>
 8001a5c:	6a23      	ldr	r3, [r4, #32]
 8001a5e:	b11b      	cbz	r3, 8001a68 <__sinit+0x14>
 8001a60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001a64:	f7ff bff0 	b.w	8001a48 <__sfp_lock_release>
 8001a68:	4b04      	ldr	r3, [pc, #16]	@ (8001a7c <__sinit+0x28>)
 8001a6a:	6223      	str	r3, [r4, #32]
 8001a6c:	4b04      	ldr	r3, [pc, #16]	@ (8001a80 <__sinit+0x2c>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d1f5      	bne.n	8001a60 <__sinit+0xc>
 8001a74:	f7ff ffc4 	bl	8001a00 <global_stdio_init.part.0>
 8001a78:	e7f2      	b.n	8001a60 <__sinit+0xc>
 8001a7a:	bf00      	nop
 8001a7c:	080019c1 	.word	0x080019c1
 8001a80:	200001d0 	.word	0x200001d0

08001a84 <_fwalk_sglue>:
 8001a84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001a88:	4607      	mov	r7, r0
 8001a8a:	4688      	mov	r8, r1
 8001a8c:	4614      	mov	r4, r2
 8001a8e:	2600      	movs	r6, #0
 8001a90:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8001a94:	f1b9 0901 	subs.w	r9, r9, #1
 8001a98:	d505      	bpl.n	8001aa6 <_fwalk_sglue+0x22>
 8001a9a:	6824      	ldr	r4, [r4, #0]
 8001a9c:	2c00      	cmp	r4, #0
 8001a9e:	d1f7      	bne.n	8001a90 <_fwalk_sglue+0xc>
 8001aa0:	4630      	mov	r0, r6
 8001aa2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001aa6:	89ab      	ldrh	r3, [r5, #12]
 8001aa8:	2b01      	cmp	r3, #1
 8001aaa:	d907      	bls.n	8001abc <_fwalk_sglue+0x38>
 8001aac:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8001ab0:	3301      	adds	r3, #1
 8001ab2:	d003      	beq.n	8001abc <_fwalk_sglue+0x38>
 8001ab4:	4629      	mov	r1, r5
 8001ab6:	4638      	mov	r0, r7
 8001ab8:	47c0      	blx	r8
 8001aba:	4306      	orrs	r6, r0
 8001abc:	3568      	adds	r5, #104	@ 0x68
 8001abe:	e7e9      	b.n	8001a94 <_fwalk_sglue+0x10>

08001ac0 <iprintf>:
 8001ac0:	b40f      	push	{r0, r1, r2, r3}
 8001ac2:	b507      	push	{r0, r1, r2, lr}
 8001ac4:	4906      	ldr	r1, [pc, #24]	@ (8001ae0 <iprintf+0x20>)
 8001ac6:	ab04      	add	r3, sp, #16
 8001ac8:	6808      	ldr	r0, [r1, #0]
 8001aca:	f853 2b04 	ldr.w	r2, [r3], #4
 8001ace:	6881      	ldr	r1, [r0, #8]
 8001ad0:	9301      	str	r3, [sp, #4]
 8001ad2:	f000 f9e9 	bl	8001ea8 <_vfiprintf_r>
 8001ad6:	b003      	add	sp, #12
 8001ad8:	f85d eb04 	ldr.w	lr, [sp], #4
 8001adc:	b004      	add	sp, #16
 8001ade:	4770      	bx	lr
 8001ae0:	20000018 	.word	0x20000018

08001ae4 <__sread>:
 8001ae4:	b510      	push	{r4, lr}
 8001ae6:	460c      	mov	r4, r1
 8001ae8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001aec:	f000 f868 	bl	8001bc0 <_read_r>
 8001af0:	2800      	cmp	r0, #0
 8001af2:	bfab      	itete	ge
 8001af4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8001af6:	89a3      	ldrhlt	r3, [r4, #12]
 8001af8:	181b      	addge	r3, r3, r0
 8001afa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8001afe:	bfac      	ite	ge
 8001b00:	6563      	strge	r3, [r4, #84]	@ 0x54
 8001b02:	81a3      	strhlt	r3, [r4, #12]
 8001b04:	bd10      	pop	{r4, pc}

08001b06 <__swrite>:
 8001b06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001b0a:	461f      	mov	r7, r3
 8001b0c:	898b      	ldrh	r3, [r1, #12]
 8001b0e:	05db      	lsls	r3, r3, #23
 8001b10:	4605      	mov	r5, r0
 8001b12:	460c      	mov	r4, r1
 8001b14:	4616      	mov	r6, r2
 8001b16:	d505      	bpl.n	8001b24 <__swrite+0x1e>
 8001b18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001b1c:	2302      	movs	r3, #2
 8001b1e:	2200      	movs	r2, #0
 8001b20:	f000 f83c 	bl	8001b9c <_lseek_r>
 8001b24:	89a3      	ldrh	r3, [r4, #12]
 8001b26:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001b2a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001b2e:	81a3      	strh	r3, [r4, #12]
 8001b30:	4632      	mov	r2, r6
 8001b32:	463b      	mov	r3, r7
 8001b34:	4628      	mov	r0, r5
 8001b36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001b3a:	f000 b853 	b.w	8001be4 <_write_r>

08001b3e <__sseek>:
 8001b3e:	b510      	push	{r4, lr}
 8001b40:	460c      	mov	r4, r1
 8001b42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001b46:	f000 f829 	bl	8001b9c <_lseek_r>
 8001b4a:	1c43      	adds	r3, r0, #1
 8001b4c:	89a3      	ldrh	r3, [r4, #12]
 8001b4e:	bf15      	itete	ne
 8001b50:	6560      	strne	r0, [r4, #84]	@ 0x54
 8001b52:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8001b56:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8001b5a:	81a3      	strheq	r3, [r4, #12]
 8001b5c:	bf18      	it	ne
 8001b5e:	81a3      	strhne	r3, [r4, #12]
 8001b60:	bd10      	pop	{r4, pc}

08001b62 <__sclose>:
 8001b62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001b66:	f000 b809 	b.w	8001b7c <_close_r>

08001b6a <memset>:
 8001b6a:	4402      	add	r2, r0
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	4293      	cmp	r3, r2
 8001b70:	d100      	bne.n	8001b74 <memset+0xa>
 8001b72:	4770      	bx	lr
 8001b74:	f803 1b01 	strb.w	r1, [r3], #1
 8001b78:	e7f9      	b.n	8001b6e <memset+0x4>
	...

08001b7c <_close_r>:
 8001b7c:	b538      	push	{r3, r4, r5, lr}
 8001b7e:	4d06      	ldr	r5, [pc, #24]	@ (8001b98 <_close_r+0x1c>)
 8001b80:	2300      	movs	r3, #0
 8001b82:	4604      	mov	r4, r0
 8001b84:	4608      	mov	r0, r1
 8001b86:	602b      	str	r3, [r5, #0]
 8001b88:	f7ff f85c 	bl	8000c44 <_close>
 8001b8c:	1c43      	adds	r3, r0, #1
 8001b8e:	d102      	bne.n	8001b96 <_close_r+0x1a>
 8001b90:	682b      	ldr	r3, [r5, #0]
 8001b92:	b103      	cbz	r3, 8001b96 <_close_r+0x1a>
 8001b94:	6023      	str	r3, [r4, #0]
 8001b96:	bd38      	pop	{r3, r4, r5, pc}
 8001b98:	200001d4 	.word	0x200001d4

08001b9c <_lseek_r>:
 8001b9c:	b538      	push	{r3, r4, r5, lr}
 8001b9e:	4d07      	ldr	r5, [pc, #28]	@ (8001bbc <_lseek_r+0x20>)
 8001ba0:	4604      	mov	r4, r0
 8001ba2:	4608      	mov	r0, r1
 8001ba4:	4611      	mov	r1, r2
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	602a      	str	r2, [r5, #0]
 8001baa:	461a      	mov	r2, r3
 8001bac:	f7ff f871 	bl	8000c92 <_lseek>
 8001bb0:	1c43      	adds	r3, r0, #1
 8001bb2:	d102      	bne.n	8001bba <_lseek_r+0x1e>
 8001bb4:	682b      	ldr	r3, [r5, #0]
 8001bb6:	b103      	cbz	r3, 8001bba <_lseek_r+0x1e>
 8001bb8:	6023      	str	r3, [r4, #0]
 8001bba:	bd38      	pop	{r3, r4, r5, pc}
 8001bbc:	200001d4 	.word	0x200001d4

08001bc0 <_read_r>:
 8001bc0:	b538      	push	{r3, r4, r5, lr}
 8001bc2:	4d07      	ldr	r5, [pc, #28]	@ (8001be0 <_read_r+0x20>)
 8001bc4:	4604      	mov	r4, r0
 8001bc6:	4608      	mov	r0, r1
 8001bc8:	4611      	mov	r1, r2
 8001bca:	2200      	movs	r2, #0
 8001bcc:	602a      	str	r2, [r5, #0]
 8001bce:	461a      	mov	r2, r3
 8001bd0:	f7fe ffff 	bl	8000bd2 <_read>
 8001bd4:	1c43      	adds	r3, r0, #1
 8001bd6:	d102      	bne.n	8001bde <_read_r+0x1e>
 8001bd8:	682b      	ldr	r3, [r5, #0]
 8001bda:	b103      	cbz	r3, 8001bde <_read_r+0x1e>
 8001bdc:	6023      	str	r3, [r4, #0]
 8001bde:	bd38      	pop	{r3, r4, r5, pc}
 8001be0:	200001d4 	.word	0x200001d4

08001be4 <_write_r>:
 8001be4:	b538      	push	{r3, r4, r5, lr}
 8001be6:	4d07      	ldr	r5, [pc, #28]	@ (8001c04 <_write_r+0x20>)
 8001be8:	4604      	mov	r4, r0
 8001bea:	4608      	mov	r0, r1
 8001bec:	4611      	mov	r1, r2
 8001bee:	2200      	movs	r2, #0
 8001bf0:	602a      	str	r2, [r5, #0]
 8001bf2:	461a      	mov	r2, r3
 8001bf4:	f7ff f80a 	bl	8000c0c <_write>
 8001bf8:	1c43      	adds	r3, r0, #1
 8001bfa:	d102      	bne.n	8001c02 <_write_r+0x1e>
 8001bfc:	682b      	ldr	r3, [r5, #0]
 8001bfe:	b103      	cbz	r3, 8001c02 <_write_r+0x1e>
 8001c00:	6023      	str	r3, [r4, #0]
 8001c02:	bd38      	pop	{r3, r4, r5, pc}
 8001c04:	200001d4 	.word	0x200001d4

08001c08 <__errno>:
 8001c08:	4b01      	ldr	r3, [pc, #4]	@ (8001c10 <__errno+0x8>)
 8001c0a:	6818      	ldr	r0, [r3, #0]
 8001c0c:	4770      	bx	lr
 8001c0e:	bf00      	nop
 8001c10:	20000018 	.word	0x20000018

08001c14 <__libc_init_array>:
 8001c14:	b570      	push	{r4, r5, r6, lr}
 8001c16:	4d0d      	ldr	r5, [pc, #52]	@ (8001c4c <__libc_init_array+0x38>)
 8001c18:	4c0d      	ldr	r4, [pc, #52]	@ (8001c50 <__libc_init_array+0x3c>)
 8001c1a:	1b64      	subs	r4, r4, r5
 8001c1c:	10a4      	asrs	r4, r4, #2
 8001c1e:	2600      	movs	r6, #0
 8001c20:	42a6      	cmp	r6, r4
 8001c22:	d109      	bne.n	8001c38 <__libc_init_array+0x24>
 8001c24:	4d0b      	ldr	r5, [pc, #44]	@ (8001c54 <__libc_init_array+0x40>)
 8001c26:	4c0c      	ldr	r4, [pc, #48]	@ (8001c58 <__libc_init_array+0x44>)
 8001c28:	f000 fdb8 	bl	800279c <_init>
 8001c2c:	1b64      	subs	r4, r4, r5
 8001c2e:	10a4      	asrs	r4, r4, #2
 8001c30:	2600      	movs	r6, #0
 8001c32:	42a6      	cmp	r6, r4
 8001c34:	d105      	bne.n	8001c42 <__libc_init_array+0x2e>
 8001c36:	bd70      	pop	{r4, r5, r6, pc}
 8001c38:	f855 3b04 	ldr.w	r3, [r5], #4
 8001c3c:	4798      	blx	r3
 8001c3e:	3601      	adds	r6, #1
 8001c40:	e7ee      	b.n	8001c20 <__libc_init_array+0xc>
 8001c42:	f855 3b04 	ldr.w	r3, [r5], #4
 8001c46:	4798      	blx	r3
 8001c48:	3601      	adds	r6, #1
 8001c4a:	e7f2      	b.n	8001c32 <__libc_init_array+0x1e>
 8001c4c:	08002864 	.word	0x08002864
 8001c50:	08002864 	.word	0x08002864
 8001c54:	08002864 	.word	0x08002864
 8001c58:	08002868 	.word	0x08002868

08001c5c <__retarget_lock_init_recursive>:
 8001c5c:	4770      	bx	lr

08001c5e <__retarget_lock_acquire_recursive>:
 8001c5e:	4770      	bx	lr

08001c60 <__retarget_lock_release_recursive>:
 8001c60:	4770      	bx	lr
	...

08001c64 <_free_r>:
 8001c64:	b538      	push	{r3, r4, r5, lr}
 8001c66:	4605      	mov	r5, r0
 8001c68:	2900      	cmp	r1, #0
 8001c6a:	d041      	beq.n	8001cf0 <_free_r+0x8c>
 8001c6c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001c70:	1f0c      	subs	r4, r1, #4
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	bfb8      	it	lt
 8001c76:	18e4      	addlt	r4, r4, r3
 8001c78:	f000 f8e0 	bl	8001e3c <__malloc_lock>
 8001c7c:	4a1d      	ldr	r2, [pc, #116]	@ (8001cf4 <_free_r+0x90>)
 8001c7e:	6813      	ldr	r3, [r2, #0]
 8001c80:	b933      	cbnz	r3, 8001c90 <_free_r+0x2c>
 8001c82:	6063      	str	r3, [r4, #4]
 8001c84:	6014      	str	r4, [r2, #0]
 8001c86:	4628      	mov	r0, r5
 8001c88:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001c8c:	f000 b8dc 	b.w	8001e48 <__malloc_unlock>
 8001c90:	42a3      	cmp	r3, r4
 8001c92:	d908      	bls.n	8001ca6 <_free_r+0x42>
 8001c94:	6820      	ldr	r0, [r4, #0]
 8001c96:	1821      	adds	r1, r4, r0
 8001c98:	428b      	cmp	r3, r1
 8001c9a:	bf01      	itttt	eq
 8001c9c:	6819      	ldreq	r1, [r3, #0]
 8001c9e:	685b      	ldreq	r3, [r3, #4]
 8001ca0:	1809      	addeq	r1, r1, r0
 8001ca2:	6021      	streq	r1, [r4, #0]
 8001ca4:	e7ed      	b.n	8001c82 <_free_r+0x1e>
 8001ca6:	461a      	mov	r2, r3
 8001ca8:	685b      	ldr	r3, [r3, #4]
 8001caa:	b10b      	cbz	r3, 8001cb0 <_free_r+0x4c>
 8001cac:	42a3      	cmp	r3, r4
 8001cae:	d9fa      	bls.n	8001ca6 <_free_r+0x42>
 8001cb0:	6811      	ldr	r1, [r2, #0]
 8001cb2:	1850      	adds	r0, r2, r1
 8001cb4:	42a0      	cmp	r0, r4
 8001cb6:	d10b      	bne.n	8001cd0 <_free_r+0x6c>
 8001cb8:	6820      	ldr	r0, [r4, #0]
 8001cba:	4401      	add	r1, r0
 8001cbc:	1850      	adds	r0, r2, r1
 8001cbe:	4283      	cmp	r3, r0
 8001cc0:	6011      	str	r1, [r2, #0]
 8001cc2:	d1e0      	bne.n	8001c86 <_free_r+0x22>
 8001cc4:	6818      	ldr	r0, [r3, #0]
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	6053      	str	r3, [r2, #4]
 8001cca:	4408      	add	r0, r1
 8001ccc:	6010      	str	r0, [r2, #0]
 8001cce:	e7da      	b.n	8001c86 <_free_r+0x22>
 8001cd0:	d902      	bls.n	8001cd8 <_free_r+0x74>
 8001cd2:	230c      	movs	r3, #12
 8001cd4:	602b      	str	r3, [r5, #0]
 8001cd6:	e7d6      	b.n	8001c86 <_free_r+0x22>
 8001cd8:	6820      	ldr	r0, [r4, #0]
 8001cda:	1821      	adds	r1, r4, r0
 8001cdc:	428b      	cmp	r3, r1
 8001cde:	bf04      	itt	eq
 8001ce0:	6819      	ldreq	r1, [r3, #0]
 8001ce2:	685b      	ldreq	r3, [r3, #4]
 8001ce4:	6063      	str	r3, [r4, #4]
 8001ce6:	bf04      	itt	eq
 8001ce8:	1809      	addeq	r1, r1, r0
 8001cea:	6021      	streq	r1, [r4, #0]
 8001cec:	6054      	str	r4, [r2, #4]
 8001cee:	e7ca      	b.n	8001c86 <_free_r+0x22>
 8001cf0:	bd38      	pop	{r3, r4, r5, pc}
 8001cf2:	bf00      	nop
 8001cf4:	200001e0 	.word	0x200001e0

08001cf8 <sbrk_aligned>:
 8001cf8:	b570      	push	{r4, r5, r6, lr}
 8001cfa:	4e0f      	ldr	r6, [pc, #60]	@ (8001d38 <sbrk_aligned+0x40>)
 8001cfc:	460c      	mov	r4, r1
 8001cfe:	6831      	ldr	r1, [r6, #0]
 8001d00:	4605      	mov	r5, r0
 8001d02:	b911      	cbnz	r1, 8001d0a <sbrk_aligned+0x12>
 8001d04:	f000 fcb6 	bl	8002674 <_sbrk_r>
 8001d08:	6030      	str	r0, [r6, #0]
 8001d0a:	4621      	mov	r1, r4
 8001d0c:	4628      	mov	r0, r5
 8001d0e:	f000 fcb1 	bl	8002674 <_sbrk_r>
 8001d12:	1c43      	adds	r3, r0, #1
 8001d14:	d103      	bne.n	8001d1e <sbrk_aligned+0x26>
 8001d16:	f04f 34ff 	mov.w	r4, #4294967295
 8001d1a:	4620      	mov	r0, r4
 8001d1c:	bd70      	pop	{r4, r5, r6, pc}
 8001d1e:	1cc4      	adds	r4, r0, #3
 8001d20:	f024 0403 	bic.w	r4, r4, #3
 8001d24:	42a0      	cmp	r0, r4
 8001d26:	d0f8      	beq.n	8001d1a <sbrk_aligned+0x22>
 8001d28:	1a21      	subs	r1, r4, r0
 8001d2a:	4628      	mov	r0, r5
 8001d2c:	f000 fca2 	bl	8002674 <_sbrk_r>
 8001d30:	3001      	adds	r0, #1
 8001d32:	d1f2      	bne.n	8001d1a <sbrk_aligned+0x22>
 8001d34:	e7ef      	b.n	8001d16 <sbrk_aligned+0x1e>
 8001d36:	bf00      	nop
 8001d38:	200001dc 	.word	0x200001dc

08001d3c <_malloc_r>:
 8001d3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001d40:	1ccd      	adds	r5, r1, #3
 8001d42:	f025 0503 	bic.w	r5, r5, #3
 8001d46:	3508      	adds	r5, #8
 8001d48:	2d0c      	cmp	r5, #12
 8001d4a:	bf38      	it	cc
 8001d4c:	250c      	movcc	r5, #12
 8001d4e:	2d00      	cmp	r5, #0
 8001d50:	4606      	mov	r6, r0
 8001d52:	db01      	blt.n	8001d58 <_malloc_r+0x1c>
 8001d54:	42a9      	cmp	r1, r5
 8001d56:	d904      	bls.n	8001d62 <_malloc_r+0x26>
 8001d58:	230c      	movs	r3, #12
 8001d5a:	6033      	str	r3, [r6, #0]
 8001d5c:	2000      	movs	r0, #0
 8001d5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001d62:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8001e38 <_malloc_r+0xfc>
 8001d66:	f000 f869 	bl	8001e3c <__malloc_lock>
 8001d6a:	f8d8 3000 	ldr.w	r3, [r8]
 8001d6e:	461c      	mov	r4, r3
 8001d70:	bb44      	cbnz	r4, 8001dc4 <_malloc_r+0x88>
 8001d72:	4629      	mov	r1, r5
 8001d74:	4630      	mov	r0, r6
 8001d76:	f7ff ffbf 	bl	8001cf8 <sbrk_aligned>
 8001d7a:	1c43      	adds	r3, r0, #1
 8001d7c:	4604      	mov	r4, r0
 8001d7e:	d158      	bne.n	8001e32 <_malloc_r+0xf6>
 8001d80:	f8d8 4000 	ldr.w	r4, [r8]
 8001d84:	4627      	mov	r7, r4
 8001d86:	2f00      	cmp	r7, #0
 8001d88:	d143      	bne.n	8001e12 <_malloc_r+0xd6>
 8001d8a:	2c00      	cmp	r4, #0
 8001d8c:	d04b      	beq.n	8001e26 <_malloc_r+0xea>
 8001d8e:	6823      	ldr	r3, [r4, #0]
 8001d90:	4639      	mov	r1, r7
 8001d92:	4630      	mov	r0, r6
 8001d94:	eb04 0903 	add.w	r9, r4, r3
 8001d98:	f000 fc6c 	bl	8002674 <_sbrk_r>
 8001d9c:	4581      	cmp	r9, r0
 8001d9e:	d142      	bne.n	8001e26 <_malloc_r+0xea>
 8001da0:	6821      	ldr	r1, [r4, #0]
 8001da2:	1a6d      	subs	r5, r5, r1
 8001da4:	4629      	mov	r1, r5
 8001da6:	4630      	mov	r0, r6
 8001da8:	f7ff ffa6 	bl	8001cf8 <sbrk_aligned>
 8001dac:	3001      	adds	r0, #1
 8001dae:	d03a      	beq.n	8001e26 <_malloc_r+0xea>
 8001db0:	6823      	ldr	r3, [r4, #0]
 8001db2:	442b      	add	r3, r5
 8001db4:	6023      	str	r3, [r4, #0]
 8001db6:	f8d8 3000 	ldr.w	r3, [r8]
 8001dba:	685a      	ldr	r2, [r3, #4]
 8001dbc:	bb62      	cbnz	r2, 8001e18 <_malloc_r+0xdc>
 8001dbe:	f8c8 7000 	str.w	r7, [r8]
 8001dc2:	e00f      	b.n	8001de4 <_malloc_r+0xa8>
 8001dc4:	6822      	ldr	r2, [r4, #0]
 8001dc6:	1b52      	subs	r2, r2, r5
 8001dc8:	d420      	bmi.n	8001e0c <_malloc_r+0xd0>
 8001dca:	2a0b      	cmp	r2, #11
 8001dcc:	d917      	bls.n	8001dfe <_malloc_r+0xc2>
 8001dce:	1961      	adds	r1, r4, r5
 8001dd0:	42a3      	cmp	r3, r4
 8001dd2:	6025      	str	r5, [r4, #0]
 8001dd4:	bf18      	it	ne
 8001dd6:	6059      	strne	r1, [r3, #4]
 8001dd8:	6863      	ldr	r3, [r4, #4]
 8001dda:	bf08      	it	eq
 8001ddc:	f8c8 1000 	streq.w	r1, [r8]
 8001de0:	5162      	str	r2, [r4, r5]
 8001de2:	604b      	str	r3, [r1, #4]
 8001de4:	4630      	mov	r0, r6
 8001de6:	f000 f82f 	bl	8001e48 <__malloc_unlock>
 8001dea:	f104 000b 	add.w	r0, r4, #11
 8001dee:	1d23      	adds	r3, r4, #4
 8001df0:	f020 0007 	bic.w	r0, r0, #7
 8001df4:	1ac2      	subs	r2, r0, r3
 8001df6:	bf1c      	itt	ne
 8001df8:	1a1b      	subne	r3, r3, r0
 8001dfa:	50a3      	strne	r3, [r4, r2]
 8001dfc:	e7af      	b.n	8001d5e <_malloc_r+0x22>
 8001dfe:	6862      	ldr	r2, [r4, #4]
 8001e00:	42a3      	cmp	r3, r4
 8001e02:	bf0c      	ite	eq
 8001e04:	f8c8 2000 	streq.w	r2, [r8]
 8001e08:	605a      	strne	r2, [r3, #4]
 8001e0a:	e7eb      	b.n	8001de4 <_malloc_r+0xa8>
 8001e0c:	4623      	mov	r3, r4
 8001e0e:	6864      	ldr	r4, [r4, #4]
 8001e10:	e7ae      	b.n	8001d70 <_malloc_r+0x34>
 8001e12:	463c      	mov	r4, r7
 8001e14:	687f      	ldr	r7, [r7, #4]
 8001e16:	e7b6      	b.n	8001d86 <_malloc_r+0x4a>
 8001e18:	461a      	mov	r2, r3
 8001e1a:	685b      	ldr	r3, [r3, #4]
 8001e1c:	42a3      	cmp	r3, r4
 8001e1e:	d1fb      	bne.n	8001e18 <_malloc_r+0xdc>
 8001e20:	2300      	movs	r3, #0
 8001e22:	6053      	str	r3, [r2, #4]
 8001e24:	e7de      	b.n	8001de4 <_malloc_r+0xa8>
 8001e26:	230c      	movs	r3, #12
 8001e28:	6033      	str	r3, [r6, #0]
 8001e2a:	4630      	mov	r0, r6
 8001e2c:	f000 f80c 	bl	8001e48 <__malloc_unlock>
 8001e30:	e794      	b.n	8001d5c <_malloc_r+0x20>
 8001e32:	6005      	str	r5, [r0, #0]
 8001e34:	e7d6      	b.n	8001de4 <_malloc_r+0xa8>
 8001e36:	bf00      	nop
 8001e38:	200001e0 	.word	0x200001e0

08001e3c <__malloc_lock>:
 8001e3c:	4801      	ldr	r0, [pc, #4]	@ (8001e44 <__malloc_lock+0x8>)
 8001e3e:	f7ff bf0e 	b.w	8001c5e <__retarget_lock_acquire_recursive>
 8001e42:	bf00      	nop
 8001e44:	200001d8 	.word	0x200001d8

08001e48 <__malloc_unlock>:
 8001e48:	4801      	ldr	r0, [pc, #4]	@ (8001e50 <__malloc_unlock+0x8>)
 8001e4a:	f7ff bf09 	b.w	8001c60 <__retarget_lock_release_recursive>
 8001e4e:	bf00      	nop
 8001e50:	200001d8 	.word	0x200001d8

08001e54 <__sfputc_r>:
 8001e54:	6893      	ldr	r3, [r2, #8]
 8001e56:	3b01      	subs	r3, #1
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	b410      	push	{r4}
 8001e5c:	6093      	str	r3, [r2, #8]
 8001e5e:	da08      	bge.n	8001e72 <__sfputc_r+0x1e>
 8001e60:	6994      	ldr	r4, [r2, #24]
 8001e62:	42a3      	cmp	r3, r4
 8001e64:	db01      	blt.n	8001e6a <__sfputc_r+0x16>
 8001e66:	290a      	cmp	r1, #10
 8001e68:	d103      	bne.n	8001e72 <__sfputc_r+0x1e>
 8001e6a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001e6e:	f000 bb6d 	b.w	800254c <__swbuf_r>
 8001e72:	6813      	ldr	r3, [r2, #0]
 8001e74:	1c58      	adds	r0, r3, #1
 8001e76:	6010      	str	r0, [r2, #0]
 8001e78:	7019      	strb	r1, [r3, #0]
 8001e7a:	4608      	mov	r0, r1
 8001e7c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001e80:	4770      	bx	lr

08001e82 <__sfputs_r>:
 8001e82:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e84:	4606      	mov	r6, r0
 8001e86:	460f      	mov	r7, r1
 8001e88:	4614      	mov	r4, r2
 8001e8a:	18d5      	adds	r5, r2, r3
 8001e8c:	42ac      	cmp	r4, r5
 8001e8e:	d101      	bne.n	8001e94 <__sfputs_r+0x12>
 8001e90:	2000      	movs	r0, #0
 8001e92:	e007      	b.n	8001ea4 <__sfputs_r+0x22>
 8001e94:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001e98:	463a      	mov	r2, r7
 8001e9a:	4630      	mov	r0, r6
 8001e9c:	f7ff ffda 	bl	8001e54 <__sfputc_r>
 8001ea0:	1c43      	adds	r3, r0, #1
 8001ea2:	d1f3      	bne.n	8001e8c <__sfputs_r+0xa>
 8001ea4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08001ea8 <_vfiprintf_r>:
 8001ea8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001eac:	460d      	mov	r5, r1
 8001eae:	b09d      	sub	sp, #116	@ 0x74
 8001eb0:	4614      	mov	r4, r2
 8001eb2:	4698      	mov	r8, r3
 8001eb4:	4606      	mov	r6, r0
 8001eb6:	b118      	cbz	r0, 8001ec0 <_vfiprintf_r+0x18>
 8001eb8:	6a03      	ldr	r3, [r0, #32]
 8001eba:	b90b      	cbnz	r3, 8001ec0 <_vfiprintf_r+0x18>
 8001ebc:	f7ff fdca 	bl	8001a54 <__sinit>
 8001ec0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8001ec2:	07d9      	lsls	r1, r3, #31
 8001ec4:	d405      	bmi.n	8001ed2 <_vfiprintf_r+0x2a>
 8001ec6:	89ab      	ldrh	r3, [r5, #12]
 8001ec8:	059a      	lsls	r2, r3, #22
 8001eca:	d402      	bmi.n	8001ed2 <_vfiprintf_r+0x2a>
 8001ecc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8001ece:	f7ff fec6 	bl	8001c5e <__retarget_lock_acquire_recursive>
 8001ed2:	89ab      	ldrh	r3, [r5, #12]
 8001ed4:	071b      	lsls	r3, r3, #28
 8001ed6:	d501      	bpl.n	8001edc <_vfiprintf_r+0x34>
 8001ed8:	692b      	ldr	r3, [r5, #16]
 8001eda:	b99b      	cbnz	r3, 8001f04 <_vfiprintf_r+0x5c>
 8001edc:	4629      	mov	r1, r5
 8001ede:	4630      	mov	r0, r6
 8001ee0:	f000 fb72 	bl	80025c8 <__swsetup_r>
 8001ee4:	b170      	cbz	r0, 8001f04 <_vfiprintf_r+0x5c>
 8001ee6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8001ee8:	07dc      	lsls	r4, r3, #31
 8001eea:	d504      	bpl.n	8001ef6 <_vfiprintf_r+0x4e>
 8001eec:	f04f 30ff 	mov.w	r0, #4294967295
 8001ef0:	b01d      	add	sp, #116	@ 0x74
 8001ef2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001ef6:	89ab      	ldrh	r3, [r5, #12]
 8001ef8:	0598      	lsls	r0, r3, #22
 8001efa:	d4f7      	bmi.n	8001eec <_vfiprintf_r+0x44>
 8001efc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8001efe:	f7ff feaf 	bl	8001c60 <__retarget_lock_release_recursive>
 8001f02:	e7f3      	b.n	8001eec <_vfiprintf_r+0x44>
 8001f04:	2300      	movs	r3, #0
 8001f06:	9309      	str	r3, [sp, #36]	@ 0x24
 8001f08:	2320      	movs	r3, #32
 8001f0a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8001f0e:	f8cd 800c 	str.w	r8, [sp, #12]
 8001f12:	2330      	movs	r3, #48	@ 0x30
 8001f14:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80020c4 <_vfiprintf_r+0x21c>
 8001f18:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8001f1c:	f04f 0901 	mov.w	r9, #1
 8001f20:	4623      	mov	r3, r4
 8001f22:	469a      	mov	sl, r3
 8001f24:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001f28:	b10a      	cbz	r2, 8001f2e <_vfiprintf_r+0x86>
 8001f2a:	2a25      	cmp	r2, #37	@ 0x25
 8001f2c:	d1f9      	bne.n	8001f22 <_vfiprintf_r+0x7a>
 8001f2e:	ebba 0b04 	subs.w	fp, sl, r4
 8001f32:	d00b      	beq.n	8001f4c <_vfiprintf_r+0xa4>
 8001f34:	465b      	mov	r3, fp
 8001f36:	4622      	mov	r2, r4
 8001f38:	4629      	mov	r1, r5
 8001f3a:	4630      	mov	r0, r6
 8001f3c:	f7ff ffa1 	bl	8001e82 <__sfputs_r>
 8001f40:	3001      	adds	r0, #1
 8001f42:	f000 80a7 	beq.w	8002094 <_vfiprintf_r+0x1ec>
 8001f46:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8001f48:	445a      	add	r2, fp
 8001f4a:	9209      	str	r2, [sp, #36]	@ 0x24
 8001f4c:	f89a 3000 	ldrb.w	r3, [sl]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	f000 809f 	beq.w	8002094 <_vfiprintf_r+0x1ec>
 8001f56:	2300      	movs	r3, #0
 8001f58:	f04f 32ff 	mov.w	r2, #4294967295
 8001f5c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001f60:	f10a 0a01 	add.w	sl, sl, #1
 8001f64:	9304      	str	r3, [sp, #16]
 8001f66:	9307      	str	r3, [sp, #28]
 8001f68:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8001f6c:	931a      	str	r3, [sp, #104]	@ 0x68
 8001f6e:	4654      	mov	r4, sl
 8001f70:	2205      	movs	r2, #5
 8001f72:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001f76:	4853      	ldr	r0, [pc, #332]	@ (80020c4 <_vfiprintf_r+0x21c>)
 8001f78:	f7fe f932 	bl	80001e0 <memchr>
 8001f7c:	9a04      	ldr	r2, [sp, #16]
 8001f7e:	b9d8      	cbnz	r0, 8001fb8 <_vfiprintf_r+0x110>
 8001f80:	06d1      	lsls	r1, r2, #27
 8001f82:	bf44      	itt	mi
 8001f84:	2320      	movmi	r3, #32
 8001f86:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001f8a:	0713      	lsls	r3, r2, #28
 8001f8c:	bf44      	itt	mi
 8001f8e:	232b      	movmi	r3, #43	@ 0x2b
 8001f90:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001f94:	f89a 3000 	ldrb.w	r3, [sl]
 8001f98:	2b2a      	cmp	r3, #42	@ 0x2a
 8001f9a:	d015      	beq.n	8001fc8 <_vfiprintf_r+0x120>
 8001f9c:	9a07      	ldr	r2, [sp, #28]
 8001f9e:	4654      	mov	r4, sl
 8001fa0:	2000      	movs	r0, #0
 8001fa2:	f04f 0c0a 	mov.w	ip, #10
 8001fa6:	4621      	mov	r1, r4
 8001fa8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001fac:	3b30      	subs	r3, #48	@ 0x30
 8001fae:	2b09      	cmp	r3, #9
 8001fb0:	d94b      	bls.n	800204a <_vfiprintf_r+0x1a2>
 8001fb2:	b1b0      	cbz	r0, 8001fe2 <_vfiprintf_r+0x13a>
 8001fb4:	9207      	str	r2, [sp, #28]
 8001fb6:	e014      	b.n	8001fe2 <_vfiprintf_r+0x13a>
 8001fb8:	eba0 0308 	sub.w	r3, r0, r8
 8001fbc:	fa09 f303 	lsl.w	r3, r9, r3
 8001fc0:	4313      	orrs	r3, r2
 8001fc2:	9304      	str	r3, [sp, #16]
 8001fc4:	46a2      	mov	sl, r4
 8001fc6:	e7d2      	b.n	8001f6e <_vfiprintf_r+0xc6>
 8001fc8:	9b03      	ldr	r3, [sp, #12]
 8001fca:	1d19      	adds	r1, r3, #4
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	9103      	str	r1, [sp, #12]
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	bfbb      	ittet	lt
 8001fd4:	425b      	neglt	r3, r3
 8001fd6:	f042 0202 	orrlt.w	r2, r2, #2
 8001fda:	9307      	strge	r3, [sp, #28]
 8001fdc:	9307      	strlt	r3, [sp, #28]
 8001fde:	bfb8      	it	lt
 8001fe0:	9204      	strlt	r2, [sp, #16]
 8001fe2:	7823      	ldrb	r3, [r4, #0]
 8001fe4:	2b2e      	cmp	r3, #46	@ 0x2e
 8001fe6:	d10a      	bne.n	8001ffe <_vfiprintf_r+0x156>
 8001fe8:	7863      	ldrb	r3, [r4, #1]
 8001fea:	2b2a      	cmp	r3, #42	@ 0x2a
 8001fec:	d132      	bne.n	8002054 <_vfiprintf_r+0x1ac>
 8001fee:	9b03      	ldr	r3, [sp, #12]
 8001ff0:	1d1a      	adds	r2, r3, #4
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	9203      	str	r2, [sp, #12]
 8001ff6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8001ffa:	3402      	adds	r4, #2
 8001ffc:	9305      	str	r3, [sp, #20]
 8001ffe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80020d4 <_vfiprintf_r+0x22c>
 8002002:	7821      	ldrb	r1, [r4, #0]
 8002004:	2203      	movs	r2, #3
 8002006:	4650      	mov	r0, sl
 8002008:	f7fe f8ea 	bl	80001e0 <memchr>
 800200c:	b138      	cbz	r0, 800201e <_vfiprintf_r+0x176>
 800200e:	9b04      	ldr	r3, [sp, #16]
 8002010:	eba0 000a 	sub.w	r0, r0, sl
 8002014:	2240      	movs	r2, #64	@ 0x40
 8002016:	4082      	lsls	r2, r0
 8002018:	4313      	orrs	r3, r2
 800201a:	3401      	adds	r4, #1
 800201c:	9304      	str	r3, [sp, #16]
 800201e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002022:	4829      	ldr	r0, [pc, #164]	@ (80020c8 <_vfiprintf_r+0x220>)
 8002024:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002028:	2206      	movs	r2, #6
 800202a:	f7fe f8d9 	bl	80001e0 <memchr>
 800202e:	2800      	cmp	r0, #0
 8002030:	d03f      	beq.n	80020b2 <_vfiprintf_r+0x20a>
 8002032:	4b26      	ldr	r3, [pc, #152]	@ (80020cc <_vfiprintf_r+0x224>)
 8002034:	bb1b      	cbnz	r3, 800207e <_vfiprintf_r+0x1d6>
 8002036:	9b03      	ldr	r3, [sp, #12]
 8002038:	3307      	adds	r3, #7
 800203a:	f023 0307 	bic.w	r3, r3, #7
 800203e:	3308      	adds	r3, #8
 8002040:	9303      	str	r3, [sp, #12]
 8002042:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002044:	443b      	add	r3, r7
 8002046:	9309      	str	r3, [sp, #36]	@ 0x24
 8002048:	e76a      	b.n	8001f20 <_vfiprintf_r+0x78>
 800204a:	fb0c 3202 	mla	r2, ip, r2, r3
 800204e:	460c      	mov	r4, r1
 8002050:	2001      	movs	r0, #1
 8002052:	e7a8      	b.n	8001fa6 <_vfiprintf_r+0xfe>
 8002054:	2300      	movs	r3, #0
 8002056:	3401      	adds	r4, #1
 8002058:	9305      	str	r3, [sp, #20]
 800205a:	4619      	mov	r1, r3
 800205c:	f04f 0c0a 	mov.w	ip, #10
 8002060:	4620      	mov	r0, r4
 8002062:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002066:	3a30      	subs	r2, #48	@ 0x30
 8002068:	2a09      	cmp	r2, #9
 800206a:	d903      	bls.n	8002074 <_vfiprintf_r+0x1cc>
 800206c:	2b00      	cmp	r3, #0
 800206e:	d0c6      	beq.n	8001ffe <_vfiprintf_r+0x156>
 8002070:	9105      	str	r1, [sp, #20]
 8002072:	e7c4      	b.n	8001ffe <_vfiprintf_r+0x156>
 8002074:	fb0c 2101 	mla	r1, ip, r1, r2
 8002078:	4604      	mov	r4, r0
 800207a:	2301      	movs	r3, #1
 800207c:	e7f0      	b.n	8002060 <_vfiprintf_r+0x1b8>
 800207e:	ab03      	add	r3, sp, #12
 8002080:	9300      	str	r3, [sp, #0]
 8002082:	462a      	mov	r2, r5
 8002084:	4b12      	ldr	r3, [pc, #72]	@ (80020d0 <_vfiprintf_r+0x228>)
 8002086:	a904      	add	r1, sp, #16
 8002088:	4630      	mov	r0, r6
 800208a:	f3af 8000 	nop.w
 800208e:	4607      	mov	r7, r0
 8002090:	1c78      	adds	r0, r7, #1
 8002092:	d1d6      	bne.n	8002042 <_vfiprintf_r+0x19a>
 8002094:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002096:	07d9      	lsls	r1, r3, #31
 8002098:	d405      	bmi.n	80020a6 <_vfiprintf_r+0x1fe>
 800209a:	89ab      	ldrh	r3, [r5, #12]
 800209c:	059a      	lsls	r2, r3, #22
 800209e:	d402      	bmi.n	80020a6 <_vfiprintf_r+0x1fe>
 80020a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80020a2:	f7ff fddd 	bl	8001c60 <__retarget_lock_release_recursive>
 80020a6:	89ab      	ldrh	r3, [r5, #12]
 80020a8:	065b      	lsls	r3, r3, #25
 80020aa:	f53f af1f 	bmi.w	8001eec <_vfiprintf_r+0x44>
 80020ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80020b0:	e71e      	b.n	8001ef0 <_vfiprintf_r+0x48>
 80020b2:	ab03      	add	r3, sp, #12
 80020b4:	9300      	str	r3, [sp, #0]
 80020b6:	462a      	mov	r2, r5
 80020b8:	4b05      	ldr	r3, [pc, #20]	@ (80020d0 <_vfiprintf_r+0x228>)
 80020ba:	a904      	add	r1, sp, #16
 80020bc:	4630      	mov	r0, r6
 80020be:	f000 f879 	bl	80021b4 <_printf_i>
 80020c2:	e7e4      	b.n	800208e <_vfiprintf_r+0x1e6>
 80020c4:	08002828 	.word	0x08002828
 80020c8:	08002832 	.word	0x08002832
 80020cc:	00000000 	.word	0x00000000
 80020d0:	08001e83 	.word	0x08001e83
 80020d4:	0800282e 	.word	0x0800282e

080020d8 <_printf_common>:
 80020d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80020dc:	4616      	mov	r6, r2
 80020de:	4698      	mov	r8, r3
 80020e0:	688a      	ldr	r2, [r1, #8]
 80020e2:	690b      	ldr	r3, [r1, #16]
 80020e4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80020e8:	4293      	cmp	r3, r2
 80020ea:	bfb8      	it	lt
 80020ec:	4613      	movlt	r3, r2
 80020ee:	6033      	str	r3, [r6, #0]
 80020f0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80020f4:	4607      	mov	r7, r0
 80020f6:	460c      	mov	r4, r1
 80020f8:	b10a      	cbz	r2, 80020fe <_printf_common+0x26>
 80020fa:	3301      	adds	r3, #1
 80020fc:	6033      	str	r3, [r6, #0]
 80020fe:	6823      	ldr	r3, [r4, #0]
 8002100:	0699      	lsls	r1, r3, #26
 8002102:	bf42      	ittt	mi
 8002104:	6833      	ldrmi	r3, [r6, #0]
 8002106:	3302      	addmi	r3, #2
 8002108:	6033      	strmi	r3, [r6, #0]
 800210a:	6825      	ldr	r5, [r4, #0]
 800210c:	f015 0506 	ands.w	r5, r5, #6
 8002110:	d106      	bne.n	8002120 <_printf_common+0x48>
 8002112:	f104 0a19 	add.w	sl, r4, #25
 8002116:	68e3      	ldr	r3, [r4, #12]
 8002118:	6832      	ldr	r2, [r6, #0]
 800211a:	1a9b      	subs	r3, r3, r2
 800211c:	42ab      	cmp	r3, r5
 800211e:	dc26      	bgt.n	800216e <_printf_common+0x96>
 8002120:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002124:	6822      	ldr	r2, [r4, #0]
 8002126:	3b00      	subs	r3, #0
 8002128:	bf18      	it	ne
 800212a:	2301      	movne	r3, #1
 800212c:	0692      	lsls	r2, r2, #26
 800212e:	d42b      	bmi.n	8002188 <_printf_common+0xb0>
 8002130:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002134:	4641      	mov	r1, r8
 8002136:	4638      	mov	r0, r7
 8002138:	47c8      	blx	r9
 800213a:	3001      	adds	r0, #1
 800213c:	d01e      	beq.n	800217c <_printf_common+0xa4>
 800213e:	6823      	ldr	r3, [r4, #0]
 8002140:	6922      	ldr	r2, [r4, #16]
 8002142:	f003 0306 	and.w	r3, r3, #6
 8002146:	2b04      	cmp	r3, #4
 8002148:	bf02      	ittt	eq
 800214a:	68e5      	ldreq	r5, [r4, #12]
 800214c:	6833      	ldreq	r3, [r6, #0]
 800214e:	1aed      	subeq	r5, r5, r3
 8002150:	68a3      	ldr	r3, [r4, #8]
 8002152:	bf0c      	ite	eq
 8002154:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002158:	2500      	movne	r5, #0
 800215a:	4293      	cmp	r3, r2
 800215c:	bfc4      	itt	gt
 800215e:	1a9b      	subgt	r3, r3, r2
 8002160:	18ed      	addgt	r5, r5, r3
 8002162:	2600      	movs	r6, #0
 8002164:	341a      	adds	r4, #26
 8002166:	42b5      	cmp	r5, r6
 8002168:	d11a      	bne.n	80021a0 <_printf_common+0xc8>
 800216a:	2000      	movs	r0, #0
 800216c:	e008      	b.n	8002180 <_printf_common+0xa8>
 800216e:	2301      	movs	r3, #1
 8002170:	4652      	mov	r2, sl
 8002172:	4641      	mov	r1, r8
 8002174:	4638      	mov	r0, r7
 8002176:	47c8      	blx	r9
 8002178:	3001      	adds	r0, #1
 800217a:	d103      	bne.n	8002184 <_printf_common+0xac>
 800217c:	f04f 30ff 	mov.w	r0, #4294967295
 8002180:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002184:	3501      	adds	r5, #1
 8002186:	e7c6      	b.n	8002116 <_printf_common+0x3e>
 8002188:	18e1      	adds	r1, r4, r3
 800218a:	1c5a      	adds	r2, r3, #1
 800218c:	2030      	movs	r0, #48	@ 0x30
 800218e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8002192:	4422      	add	r2, r4
 8002194:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002198:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800219c:	3302      	adds	r3, #2
 800219e:	e7c7      	b.n	8002130 <_printf_common+0x58>
 80021a0:	2301      	movs	r3, #1
 80021a2:	4622      	mov	r2, r4
 80021a4:	4641      	mov	r1, r8
 80021a6:	4638      	mov	r0, r7
 80021a8:	47c8      	blx	r9
 80021aa:	3001      	adds	r0, #1
 80021ac:	d0e6      	beq.n	800217c <_printf_common+0xa4>
 80021ae:	3601      	adds	r6, #1
 80021b0:	e7d9      	b.n	8002166 <_printf_common+0x8e>
	...

080021b4 <_printf_i>:
 80021b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80021b8:	7e0f      	ldrb	r7, [r1, #24]
 80021ba:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80021bc:	2f78      	cmp	r7, #120	@ 0x78
 80021be:	4691      	mov	r9, r2
 80021c0:	4680      	mov	r8, r0
 80021c2:	460c      	mov	r4, r1
 80021c4:	469a      	mov	sl, r3
 80021c6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80021ca:	d807      	bhi.n	80021dc <_printf_i+0x28>
 80021cc:	2f62      	cmp	r7, #98	@ 0x62
 80021ce:	d80a      	bhi.n	80021e6 <_printf_i+0x32>
 80021d0:	2f00      	cmp	r7, #0
 80021d2:	f000 80d2 	beq.w	800237a <_printf_i+0x1c6>
 80021d6:	2f58      	cmp	r7, #88	@ 0x58
 80021d8:	f000 80b9 	beq.w	800234e <_printf_i+0x19a>
 80021dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80021e0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80021e4:	e03a      	b.n	800225c <_printf_i+0xa8>
 80021e6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80021ea:	2b15      	cmp	r3, #21
 80021ec:	d8f6      	bhi.n	80021dc <_printf_i+0x28>
 80021ee:	a101      	add	r1, pc, #4	@ (adr r1, 80021f4 <_printf_i+0x40>)
 80021f0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80021f4:	0800224d 	.word	0x0800224d
 80021f8:	08002261 	.word	0x08002261
 80021fc:	080021dd 	.word	0x080021dd
 8002200:	080021dd 	.word	0x080021dd
 8002204:	080021dd 	.word	0x080021dd
 8002208:	080021dd 	.word	0x080021dd
 800220c:	08002261 	.word	0x08002261
 8002210:	080021dd 	.word	0x080021dd
 8002214:	080021dd 	.word	0x080021dd
 8002218:	080021dd 	.word	0x080021dd
 800221c:	080021dd 	.word	0x080021dd
 8002220:	08002361 	.word	0x08002361
 8002224:	0800228b 	.word	0x0800228b
 8002228:	0800231b 	.word	0x0800231b
 800222c:	080021dd 	.word	0x080021dd
 8002230:	080021dd 	.word	0x080021dd
 8002234:	08002383 	.word	0x08002383
 8002238:	080021dd 	.word	0x080021dd
 800223c:	0800228b 	.word	0x0800228b
 8002240:	080021dd 	.word	0x080021dd
 8002244:	080021dd 	.word	0x080021dd
 8002248:	08002323 	.word	0x08002323
 800224c:	6833      	ldr	r3, [r6, #0]
 800224e:	1d1a      	adds	r2, r3, #4
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	6032      	str	r2, [r6, #0]
 8002254:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002258:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800225c:	2301      	movs	r3, #1
 800225e:	e09d      	b.n	800239c <_printf_i+0x1e8>
 8002260:	6833      	ldr	r3, [r6, #0]
 8002262:	6820      	ldr	r0, [r4, #0]
 8002264:	1d19      	adds	r1, r3, #4
 8002266:	6031      	str	r1, [r6, #0]
 8002268:	0606      	lsls	r6, r0, #24
 800226a:	d501      	bpl.n	8002270 <_printf_i+0xbc>
 800226c:	681d      	ldr	r5, [r3, #0]
 800226e:	e003      	b.n	8002278 <_printf_i+0xc4>
 8002270:	0645      	lsls	r5, r0, #25
 8002272:	d5fb      	bpl.n	800226c <_printf_i+0xb8>
 8002274:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002278:	2d00      	cmp	r5, #0
 800227a:	da03      	bge.n	8002284 <_printf_i+0xd0>
 800227c:	232d      	movs	r3, #45	@ 0x2d
 800227e:	426d      	negs	r5, r5
 8002280:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002284:	4859      	ldr	r0, [pc, #356]	@ (80023ec <_printf_i+0x238>)
 8002286:	230a      	movs	r3, #10
 8002288:	e011      	b.n	80022ae <_printf_i+0xfa>
 800228a:	6821      	ldr	r1, [r4, #0]
 800228c:	6833      	ldr	r3, [r6, #0]
 800228e:	0608      	lsls	r0, r1, #24
 8002290:	f853 5b04 	ldr.w	r5, [r3], #4
 8002294:	d402      	bmi.n	800229c <_printf_i+0xe8>
 8002296:	0649      	lsls	r1, r1, #25
 8002298:	bf48      	it	mi
 800229a:	b2ad      	uxthmi	r5, r5
 800229c:	2f6f      	cmp	r7, #111	@ 0x6f
 800229e:	4853      	ldr	r0, [pc, #332]	@ (80023ec <_printf_i+0x238>)
 80022a0:	6033      	str	r3, [r6, #0]
 80022a2:	bf14      	ite	ne
 80022a4:	230a      	movne	r3, #10
 80022a6:	2308      	moveq	r3, #8
 80022a8:	2100      	movs	r1, #0
 80022aa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80022ae:	6866      	ldr	r6, [r4, #4]
 80022b0:	60a6      	str	r6, [r4, #8]
 80022b2:	2e00      	cmp	r6, #0
 80022b4:	bfa2      	ittt	ge
 80022b6:	6821      	ldrge	r1, [r4, #0]
 80022b8:	f021 0104 	bicge.w	r1, r1, #4
 80022bc:	6021      	strge	r1, [r4, #0]
 80022be:	b90d      	cbnz	r5, 80022c4 <_printf_i+0x110>
 80022c0:	2e00      	cmp	r6, #0
 80022c2:	d04b      	beq.n	800235c <_printf_i+0x1a8>
 80022c4:	4616      	mov	r6, r2
 80022c6:	fbb5 f1f3 	udiv	r1, r5, r3
 80022ca:	fb03 5711 	mls	r7, r3, r1, r5
 80022ce:	5dc7      	ldrb	r7, [r0, r7]
 80022d0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80022d4:	462f      	mov	r7, r5
 80022d6:	42bb      	cmp	r3, r7
 80022d8:	460d      	mov	r5, r1
 80022da:	d9f4      	bls.n	80022c6 <_printf_i+0x112>
 80022dc:	2b08      	cmp	r3, #8
 80022de:	d10b      	bne.n	80022f8 <_printf_i+0x144>
 80022e0:	6823      	ldr	r3, [r4, #0]
 80022e2:	07df      	lsls	r7, r3, #31
 80022e4:	d508      	bpl.n	80022f8 <_printf_i+0x144>
 80022e6:	6923      	ldr	r3, [r4, #16]
 80022e8:	6861      	ldr	r1, [r4, #4]
 80022ea:	4299      	cmp	r1, r3
 80022ec:	bfde      	ittt	le
 80022ee:	2330      	movle	r3, #48	@ 0x30
 80022f0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80022f4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80022f8:	1b92      	subs	r2, r2, r6
 80022fa:	6122      	str	r2, [r4, #16]
 80022fc:	f8cd a000 	str.w	sl, [sp]
 8002300:	464b      	mov	r3, r9
 8002302:	aa03      	add	r2, sp, #12
 8002304:	4621      	mov	r1, r4
 8002306:	4640      	mov	r0, r8
 8002308:	f7ff fee6 	bl	80020d8 <_printf_common>
 800230c:	3001      	adds	r0, #1
 800230e:	d14a      	bne.n	80023a6 <_printf_i+0x1f2>
 8002310:	f04f 30ff 	mov.w	r0, #4294967295
 8002314:	b004      	add	sp, #16
 8002316:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800231a:	6823      	ldr	r3, [r4, #0]
 800231c:	f043 0320 	orr.w	r3, r3, #32
 8002320:	6023      	str	r3, [r4, #0]
 8002322:	4833      	ldr	r0, [pc, #204]	@ (80023f0 <_printf_i+0x23c>)
 8002324:	2778      	movs	r7, #120	@ 0x78
 8002326:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800232a:	6823      	ldr	r3, [r4, #0]
 800232c:	6831      	ldr	r1, [r6, #0]
 800232e:	061f      	lsls	r7, r3, #24
 8002330:	f851 5b04 	ldr.w	r5, [r1], #4
 8002334:	d402      	bmi.n	800233c <_printf_i+0x188>
 8002336:	065f      	lsls	r7, r3, #25
 8002338:	bf48      	it	mi
 800233a:	b2ad      	uxthmi	r5, r5
 800233c:	6031      	str	r1, [r6, #0]
 800233e:	07d9      	lsls	r1, r3, #31
 8002340:	bf44      	itt	mi
 8002342:	f043 0320 	orrmi.w	r3, r3, #32
 8002346:	6023      	strmi	r3, [r4, #0]
 8002348:	b11d      	cbz	r5, 8002352 <_printf_i+0x19e>
 800234a:	2310      	movs	r3, #16
 800234c:	e7ac      	b.n	80022a8 <_printf_i+0xf4>
 800234e:	4827      	ldr	r0, [pc, #156]	@ (80023ec <_printf_i+0x238>)
 8002350:	e7e9      	b.n	8002326 <_printf_i+0x172>
 8002352:	6823      	ldr	r3, [r4, #0]
 8002354:	f023 0320 	bic.w	r3, r3, #32
 8002358:	6023      	str	r3, [r4, #0]
 800235a:	e7f6      	b.n	800234a <_printf_i+0x196>
 800235c:	4616      	mov	r6, r2
 800235e:	e7bd      	b.n	80022dc <_printf_i+0x128>
 8002360:	6833      	ldr	r3, [r6, #0]
 8002362:	6825      	ldr	r5, [r4, #0]
 8002364:	6961      	ldr	r1, [r4, #20]
 8002366:	1d18      	adds	r0, r3, #4
 8002368:	6030      	str	r0, [r6, #0]
 800236a:	062e      	lsls	r6, r5, #24
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	d501      	bpl.n	8002374 <_printf_i+0x1c0>
 8002370:	6019      	str	r1, [r3, #0]
 8002372:	e002      	b.n	800237a <_printf_i+0x1c6>
 8002374:	0668      	lsls	r0, r5, #25
 8002376:	d5fb      	bpl.n	8002370 <_printf_i+0x1bc>
 8002378:	8019      	strh	r1, [r3, #0]
 800237a:	2300      	movs	r3, #0
 800237c:	6123      	str	r3, [r4, #16]
 800237e:	4616      	mov	r6, r2
 8002380:	e7bc      	b.n	80022fc <_printf_i+0x148>
 8002382:	6833      	ldr	r3, [r6, #0]
 8002384:	1d1a      	adds	r2, r3, #4
 8002386:	6032      	str	r2, [r6, #0]
 8002388:	681e      	ldr	r6, [r3, #0]
 800238a:	6862      	ldr	r2, [r4, #4]
 800238c:	2100      	movs	r1, #0
 800238e:	4630      	mov	r0, r6
 8002390:	f7fd ff26 	bl	80001e0 <memchr>
 8002394:	b108      	cbz	r0, 800239a <_printf_i+0x1e6>
 8002396:	1b80      	subs	r0, r0, r6
 8002398:	6060      	str	r0, [r4, #4]
 800239a:	6863      	ldr	r3, [r4, #4]
 800239c:	6123      	str	r3, [r4, #16]
 800239e:	2300      	movs	r3, #0
 80023a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80023a4:	e7aa      	b.n	80022fc <_printf_i+0x148>
 80023a6:	6923      	ldr	r3, [r4, #16]
 80023a8:	4632      	mov	r2, r6
 80023aa:	4649      	mov	r1, r9
 80023ac:	4640      	mov	r0, r8
 80023ae:	47d0      	blx	sl
 80023b0:	3001      	adds	r0, #1
 80023b2:	d0ad      	beq.n	8002310 <_printf_i+0x15c>
 80023b4:	6823      	ldr	r3, [r4, #0]
 80023b6:	079b      	lsls	r3, r3, #30
 80023b8:	d413      	bmi.n	80023e2 <_printf_i+0x22e>
 80023ba:	68e0      	ldr	r0, [r4, #12]
 80023bc:	9b03      	ldr	r3, [sp, #12]
 80023be:	4298      	cmp	r0, r3
 80023c0:	bfb8      	it	lt
 80023c2:	4618      	movlt	r0, r3
 80023c4:	e7a6      	b.n	8002314 <_printf_i+0x160>
 80023c6:	2301      	movs	r3, #1
 80023c8:	4632      	mov	r2, r6
 80023ca:	4649      	mov	r1, r9
 80023cc:	4640      	mov	r0, r8
 80023ce:	47d0      	blx	sl
 80023d0:	3001      	adds	r0, #1
 80023d2:	d09d      	beq.n	8002310 <_printf_i+0x15c>
 80023d4:	3501      	adds	r5, #1
 80023d6:	68e3      	ldr	r3, [r4, #12]
 80023d8:	9903      	ldr	r1, [sp, #12]
 80023da:	1a5b      	subs	r3, r3, r1
 80023dc:	42ab      	cmp	r3, r5
 80023de:	dcf2      	bgt.n	80023c6 <_printf_i+0x212>
 80023e0:	e7eb      	b.n	80023ba <_printf_i+0x206>
 80023e2:	2500      	movs	r5, #0
 80023e4:	f104 0619 	add.w	r6, r4, #25
 80023e8:	e7f5      	b.n	80023d6 <_printf_i+0x222>
 80023ea:	bf00      	nop
 80023ec:	08002839 	.word	0x08002839
 80023f0:	0800284a 	.word	0x0800284a

080023f4 <__sflush_r>:
 80023f4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80023f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80023fc:	0716      	lsls	r6, r2, #28
 80023fe:	4605      	mov	r5, r0
 8002400:	460c      	mov	r4, r1
 8002402:	d454      	bmi.n	80024ae <__sflush_r+0xba>
 8002404:	684b      	ldr	r3, [r1, #4]
 8002406:	2b00      	cmp	r3, #0
 8002408:	dc02      	bgt.n	8002410 <__sflush_r+0x1c>
 800240a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800240c:	2b00      	cmp	r3, #0
 800240e:	dd48      	ble.n	80024a2 <__sflush_r+0xae>
 8002410:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002412:	2e00      	cmp	r6, #0
 8002414:	d045      	beq.n	80024a2 <__sflush_r+0xae>
 8002416:	2300      	movs	r3, #0
 8002418:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800241c:	682f      	ldr	r7, [r5, #0]
 800241e:	6a21      	ldr	r1, [r4, #32]
 8002420:	602b      	str	r3, [r5, #0]
 8002422:	d030      	beq.n	8002486 <__sflush_r+0x92>
 8002424:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8002426:	89a3      	ldrh	r3, [r4, #12]
 8002428:	0759      	lsls	r1, r3, #29
 800242a:	d505      	bpl.n	8002438 <__sflush_r+0x44>
 800242c:	6863      	ldr	r3, [r4, #4]
 800242e:	1ad2      	subs	r2, r2, r3
 8002430:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002432:	b10b      	cbz	r3, 8002438 <__sflush_r+0x44>
 8002434:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002436:	1ad2      	subs	r2, r2, r3
 8002438:	2300      	movs	r3, #0
 800243a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800243c:	6a21      	ldr	r1, [r4, #32]
 800243e:	4628      	mov	r0, r5
 8002440:	47b0      	blx	r6
 8002442:	1c43      	adds	r3, r0, #1
 8002444:	89a3      	ldrh	r3, [r4, #12]
 8002446:	d106      	bne.n	8002456 <__sflush_r+0x62>
 8002448:	6829      	ldr	r1, [r5, #0]
 800244a:	291d      	cmp	r1, #29
 800244c:	d82b      	bhi.n	80024a6 <__sflush_r+0xb2>
 800244e:	4a2a      	ldr	r2, [pc, #168]	@ (80024f8 <__sflush_r+0x104>)
 8002450:	410a      	asrs	r2, r1
 8002452:	07d6      	lsls	r6, r2, #31
 8002454:	d427      	bmi.n	80024a6 <__sflush_r+0xb2>
 8002456:	2200      	movs	r2, #0
 8002458:	6062      	str	r2, [r4, #4]
 800245a:	04d9      	lsls	r1, r3, #19
 800245c:	6922      	ldr	r2, [r4, #16]
 800245e:	6022      	str	r2, [r4, #0]
 8002460:	d504      	bpl.n	800246c <__sflush_r+0x78>
 8002462:	1c42      	adds	r2, r0, #1
 8002464:	d101      	bne.n	800246a <__sflush_r+0x76>
 8002466:	682b      	ldr	r3, [r5, #0]
 8002468:	b903      	cbnz	r3, 800246c <__sflush_r+0x78>
 800246a:	6560      	str	r0, [r4, #84]	@ 0x54
 800246c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800246e:	602f      	str	r7, [r5, #0]
 8002470:	b1b9      	cbz	r1, 80024a2 <__sflush_r+0xae>
 8002472:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002476:	4299      	cmp	r1, r3
 8002478:	d002      	beq.n	8002480 <__sflush_r+0x8c>
 800247a:	4628      	mov	r0, r5
 800247c:	f7ff fbf2 	bl	8001c64 <_free_r>
 8002480:	2300      	movs	r3, #0
 8002482:	6363      	str	r3, [r4, #52]	@ 0x34
 8002484:	e00d      	b.n	80024a2 <__sflush_r+0xae>
 8002486:	2301      	movs	r3, #1
 8002488:	4628      	mov	r0, r5
 800248a:	47b0      	blx	r6
 800248c:	4602      	mov	r2, r0
 800248e:	1c50      	adds	r0, r2, #1
 8002490:	d1c9      	bne.n	8002426 <__sflush_r+0x32>
 8002492:	682b      	ldr	r3, [r5, #0]
 8002494:	2b00      	cmp	r3, #0
 8002496:	d0c6      	beq.n	8002426 <__sflush_r+0x32>
 8002498:	2b1d      	cmp	r3, #29
 800249a:	d001      	beq.n	80024a0 <__sflush_r+0xac>
 800249c:	2b16      	cmp	r3, #22
 800249e:	d11e      	bne.n	80024de <__sflush_r+0xea>
 80024a0:	602f      	str	r7, [r5, #0]
 80024a2:	2000      	movs	r0, #0
 80024a4:	e022      	b.n	80024ec <__sflush_r+0xf8>
 80024a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80024aa:	b21b      	sxth	r3, r3
 80024ac:	e01b      	b.n	80024e6 <__sflush_r+0xf2>
 80024ae:	690f      	ldr	r7, [r1, #16]
 80024b0:	2f00      	cmp	r7, #0
 80024b2:	d0f6      	beq.n	80024a2 <__sflush_r+0xae>
 80024b4:	0793      	lsls	r3, r2, #30
 80024b6:	680e      	ldr	r6, [r1, #0]
 80024b8:	bf08      	it	eq
 80024ba:	694b      	ldreq	r3, [r1, #20]
 80024bc:	600f      	str	r7, [r1, #0]
 80024be:	bf18      	it	ne
 80024c0:	2300      	movne	r3, #0
 80024c2:	eba6 0807 	sub.w	r8, r6, r7
 80024c6:	608b      	str	r3, [r1, #8]
 80024c8:	f1b8 0f00 	cmp.w	r8, #0
 80024cc:	dde9      	ble.n	80024a2 <__sflush_r+0xae>
 80024ce:	6a21      	ldr	r1, [r4, #32]
 80024d0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80024d2:	4643      	mov	r3, r8
 80024d4:	463a      	mov	r2, r7
 80024d6:	4628      	mov	r0, r5
 80024d8:	47b0      	blx	r6
 80024da:	2800      	cmp	r0, #0
 80024dc:	dc08      	bgt.n	80024f0 <__sflush_r+0xfc>
 80024de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80024e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80024e6:	81a3      	strh	r3, [r4, #12]
 80024e8:	f04f 30ff 	mov.w	r0, #4294967295
 80024ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80024f0:	4407      	add	r7, r0
 80024f2:	eba8 0800 	sub.w	r8, r8, r0
 80024f6:	e7e7      	b.n	80024c8 <__sflush_r+0xd4>
 80024f8:	dfbffffe 	.word	0xdfbffffe

080024fc <_fflush_r>:
 80024fc:	b538      	push	{r3, r4, r5, lr}
 80024fe:	690b      	ldr	r3, [r1, #16]
 8002500:	4605      	mov	r5, r0
 8002502:	460c      	mov	r4, r1
 8002504:	b913      	cbnz	r3, 800250c <_fflush_r+0x10>
 8002506:	2500      	movs	r5, #0
 8002508:	4628      	mov	r0, r5
 800250a:	bd38      	pop	{r3, r4, r5, pc}
 800250c:	b118      	cbz	r0, 8002516 <_fflush_r+0x1a>
 800250e:	6a03      	ldr	r3, [r0, #32]
 8002510:	b90b      	cbnz	r3, 8002516 <_fflush_r+0x1a>
 8002512:	f7ff fa9f 	bl	8001a54 <__sinit>
 8002516:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d0f3      	beq.n	8002506 <_fflush_r+0xa>
 800251e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8002520:	07d0      	lsls	r0, r2, #31
 8002522:	d404      	bmi.n	800252e <_fflush_r+0x32>
 8002524:	0599      	lsls	r1, r3, #22
 8002526:	d402      	bmi.n	800252e <_fflush_r+0x32>
 8002528:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800252a:	f7ff fb98 	bl	8001c5e <__retarget_lock_acquire_recursive>
 800252e:	4628      	mov	r0, r5
 8002530:	4621      	mov	r1, r4
 8002532:	f7ff ff5f 	bl	80023f4 <__sflush_r>
 8002536:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002538:	07da      	lsls	r2, r3, #31
 800253a:	4605      	mov	r5, r0
 800253c:	d4e4      	bmi.n	8002508 <_fflush_r+0xc>
 800253e:	89a3      	ldrh	r3, [r4, #12]
 8002540:	059b      	lsls	r3, r3, #22
 8002542:	d4e1      	bmi.n	8002508 <_fflush_r+0xc>
 8002544:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002546:	f7ff fb8b 	bl	8001c60 <__retarget_lock_release_recursive>
 800254a:	e7dd      	b.n	8002508 <_fflush_r+0xc>

0800254c <__swbuf_r>:
 800254c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800254e:	460e      	mov	r6, r1
 8002550:	4614      	mov	r4, r2
 8002552:	4605      	mov	r5, r0
 8002554:	b118      	cbz	r0, 800255e <__swbuf_r+0x12>
 8002556:	6a03      	ldr	r3, [r0, #32]
 8002558:	b90b      	cbnz	r3, 800255e <__swbuf_r+0x12>
 800255a:	f7ff fa7b 	bl	8001a54 <__sinit>
 800255e:	69a3      	ldr	r3, [r4, #24]
 8002560:	60a3      	str	r3, [r4, #8]
 8002562:	89a3      	ldrh	r3, [r4, #12]
 8002564:	071a      	lsls	r2, r3, #28
 8002566:	d501      	bpl.n	800256c <__swbuf_r+0x20>
 8002568:	6923      	ldr	r3, [r4, #16]
 800256a:	b943      	cbnz	r3, 800257e <__swbuf_r+0x32>
 800256c:	4621      	mov	r1, r4
 800256e:	4628      	mov	r0, r5
 8002570:	f000 f82a 	bl	80025c8 <__swsetup_r>
 8002574:	b118      	cbz	r0, 800257e <__swbuf_r+0x32>
 8002576:	f04f 37ff 	mov.w	r7, #4294967295
 800257a:	4638      	mov	r0, r7
 800257c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800257e:	6823      	ldr	r3, [r4, #0]
 8002580:	6922      	ldr	r2, [r4, #16]
 8002582:	1a98      	subs	r0, r3, r2
 8002584:	6963      	ldr	r3, [r4, #20]
 8002586:	b2f6      	uxtb	r6, r6
 8002588:	4283      	cmp	r3, r0
 800258a:	4637      	mov	r7, r6
 800258c:	dc05      	bgt.n	800259a <__swbuf_r+0x4e>
 800258e:	4621      	mov	r1, r4
 8002590:	4628      	mov	r0, r5
 8002592:	f7ff ffb3 	bl	80024fc <_fflush_r>
 8002596:	2800      	cmp	r0, #0
 8002598:	d1ed      	bne.n	8002576 <__swbuf_r+0x2a>
 800259a:	68a3      	ldr	r3, [r4, #8]
 800259c:	3b01      	subs	r3, #1
 800259e:	60a3      	str	r3, [r4, #8]
 80025a0:	6823      	ldr	r3, [r4, #0]
 80025a2:	1c5a      	adds	r2, r3, #1
 80025a4:	6022      	str	r2, [r4, #0]
 80025a6:	701e      	strb	r6, [r3, #0]
 80025a8:	6962      	ldr	r2, [r4, #20]
 80025aa:	1c43      	adds	r3, r0, #1
 80025ac:	429a      	cmp	r2, r3
 80025ae:	d004      	beq.n	80025ba <__swbuf_r+0x6e>
 80025b0:	89a3      	ldrh	r3, [r4, #12]
 80025b2:	07db      	lsls	r3, r3, #31
 80025b4:	d5e1      	bpl.n	800257a <__swbuf_r+0x2e>
 80025b6:	2e0a      	cmp	r6, #10
 80025b8:	d1df      	bne.n	800257a <__swbuf_r+0x2e>
 80025ba:	4621      	mov	r1, r4
 80025bc:	4628      	mov	r0, r5
 80025be:	f7ff ff9d 	bl	80024fc <_fflush_r>
 80025c2:	2800      	cmp	r0, #0
 80025c4:	d0d9      	beq.n	800257a <__swbuf_r+0x2e>
 80025c6:	e7d6      	b.n	8002576 <__swbuf_r+0x2a>

080025c8 <__swsetup_r>:
 80025c8:	b538      	push	{r3, r4, r5, lr}
 80025ca:	4b29      	ldr	r3, [pc, #164]	@ (8002670 <__swsetup_r+0xa8>)
 80025cc:	4605      	mov	r5, r0
 80025ce:	6818      	ldr	r0, [r3, #0]
 80025d0:	460c      	mov	r4, r1
 80025d2:	b118      	cbz	r0, 80025dc <__swsetup_r+0x14>
 80025d4:	6a03      	ldr	r3, [r0, #32]
 80025d6:	b90b      	cbnz	r3, 80025dc <__swsetup_r+0x14>
 80025d8:	f7ff fa3c 	bl	8001a54 <__sinit>
 80025dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80025e0:	0719      	lsls	r1, r3, #28
 80025e2:	d422      	bmi.n	800262a <__swsetup_r+0x62>
 80025e4:	06da      	lsls	r2, r3, #27
 80025e6:	d407      	bmi.n	80025f8 <__swsetup_r+0x30>
 80025e8:	2209      	movs	r2, #9
 80025ea:	602a      	str	r2, [r5, #0]
 80025ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80025f0:	81a3      	strh	r3, [r4, #12]
 80025f2:	f04f 30ff 	mov.w	r0, #4294967295
 80025f6:	e033      	b.n	8002660 <__swsetup_r+0x98>
 80025f8:	0758      	lsls	r0, r3, #29
 80025fa:	d512      	bpl.n	8002622 <__swsetup_r+0x5a>
 80025fc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80025fe:	b141      	cbz	r1, 8002612 <__swsetup_r+0x4a>
 8002600:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002604:	4299      	cmp	r1, r3
 8002606:	d002      	beq.n	800260e <__swsetup_r+0x46>
 8002608:	4628      	mov	r0, r5
 800260a:	f7ff fb2b 	bl	8001c64 <_free_r>
 800260e:	2300      	movs	r3, #0
 8002610:	6363      	str	r3, [r4, #52]	@ 0x34
 8002612:	89a3      	ldrh	r3, [r4, #12]
 8002614:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8002618:	81a3      	strh	r3, [r4, #12]
 800261a:	2300      	movs	r3, #0
 800261c:	6063      	str	r3, [r4, #4]
 800261e:	6923      	ldr	r3, [r4, #16]
 8002620:	6023      	str	r3, [r4, #0]
 8002622:	89a3      	ldrh	r3, [r4, #12]
 8002624:	f043 0308 	orr.w	r3, r3, #8
 8002628:	81a3      	strh	r3, [r4, #12]
 800262a:	6923      	ldr	r3, [r4, #16]
 800262c:	b94b      	cbnz	r3, 8002642 <__swsetup_r+0x7a>
 800262e:	89a3      	ldrh	r3, [r4, #12]
 8002630:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8002634:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002638:	d003      	beq.n	8002642 <__swsetup_r+0x7a>
 800263a:	4621      	mov	r1, r4
 800263c:	4628      	mov	r0, r5
 800263e:	f000 f84f 	bl	80026e0 <__smakebuf_r>
 8002642:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002646:	f013 0201 	ands.w	r2, r3, #1
 800264a:	d00a      	beq.n	8002662 <__swsetup_r+0x9a>
 800264c:	2200      	movs	r2, #0
 800264e:	60a2      	str	r2, [r4, #8]
 8002650:	6962      	ldr	r2, [r4, #20]
 8002652:	4252      	negs	r2, r2
 8002654:	61a2      	str	r2, [r4, #24]
 8002656:	6922      	ldr	r2, [r4, #16]
 8002658:	b942      	cbnz	r2, 800266c <__swsetup_r+0xa4>
 800265a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800265e:	d1c5      	bne.n	80025ec <__swsetup_r+0x24>
 8002660:	bd38      	pop	{r3, r4, r5, pc}
 8002662:	0799      	lsls	r1, r3, #30
 8002664:	bf58      	it	pl
 8002666:	6962      	ldrpl	r2, [r4, #20]
 8002668:	60a2      	str	r2, [r4, #8]
 800266a:	e7f4      	b.n	8002656 <__swsetup_r+0x8e>
 800266c:	2000      	movs	r0, #0
 800266e:	e7f7      	b.n	8002660 <__swsetup_r+0x98>
 8002670:	20000018 	.word	0x20000018

08002674 <_sbrk_r>:
 8002674:	b538      	push	{r3, r4, r5, lr}
 8002676:	4d06      	ldr	r5, [pc, #24]	@ (8002690 <_sbrk_r+0x1c>)
 8002678:	2300      	movs	r3, #0
 800267a:	4604      	mov	r4, r0
 800267c:	4608      	mov	r0, r1
 800267e:	602b      	str	r3, [r5, #0]
 8002680:	f7fe fb14 	bl	8000cac <_sbrk>
 8002684:	1c43      	adds	r3, r0, #1
 8002686:	d102      	bne.n	800268e <_sbrk_r+0x1a>
 8002688:	682b      	ldr	r3, [r5, #0]
 800268a:	b103      	cbz	r3, 800268e <_sbrk_r+0x1a>
 800268c:	6023      	str	r3, [r4, #0]
 800268e:	bd38      	pop	{r3, r4, r5, pc}
 8002690:	200001d4 	.word	0x200001d4

08002694 <__swhatbuf_r>:
 8002694:	b570      	push	{r4, r5, r6, lr}
 8002696:	460c      	mov	r4, r1
 8002698:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800269c:	2900      	cmp	r1, #0
 800269e:	b096      	sub	sp, #88	@ 0x58
 80026a0:	4615      	mov	r5, r2
 80026a2:	461e      	mov	r6, r3
 80026a4:	da0d      	bge.n	80026c2 <__swhatbuf_r+0x2e>
 80026a6:	89a3      	ldrh	r3, [r4, #12]
 80026a8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80026ac:	f04f 0100 	mov.w	r1, #0
 80026b0:	bf14      	ite	ne
 80026b2:	2340      	movne	r3, #64	@ 0x40
 80026b4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80026b8:	2000      	movs	r0, #0
 80026ba:	6031      	str	r1, [r6, #0]
 80026bc:	602b      	str	r3, [r5, #0]
 80026be:	b016      	add	sp, #88	@ 0x58
 80026c0:	bd70      	pop	{r4, r5, r6, pc}
 80026c2:	466a      	mov	r2, sp
 80026c4:	f000 f848 	bl	8002758 <_fstat_r>
 80026c8:	2800      	cmp	r0, #0
 80026ca:	dbec      	blt.n	80026a6 <__swhatbuf_r+0x12>
 80026cc:	9901      	ldr	r1, [sp, #4]
 80026ce:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80026d2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80026d6:	4259      	negs	r1, r3
 80026d8:	4159      	adcs	r1, r3
 80026da:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80026de:	e7eb      	b.n	80026b8 <__swhatbuf_r+0x24>

080026e0 <__smakebuf_r>:
 80026e0:	898b      	ldrh	r3, [r1, #12]
 80026e2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80026e4:	079d      	lsls	r5, r3, #30
 80026e6:	4606      	mov	r6, r0
 80026e8:	460c      	mov	r4, r1
 80026ea:	d507      	bpl.n	80026fc <__smakebuf_r+0x1c>
 80026ec:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80026f0:	6023      	str	r3, [r4, #0]
 80026f2:	6123      	str	r3, [r4, #16]
 80026f4:	2301      	movs	r3, #1
 80026f6:	6163      	str	r3, [r4, #20]
 80026f8:	b003      	add	sp, #12
 80026fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80026fc:	ab01      	add	r3, sp, #4
 80026fe:	466a      	mov	r2, sp
 8002700:	f7ff ffc8 	bl	8002694 <__swhatbuf_r>
 8002704:	9f00      	ldr	r7, [sp, #0]
 8002706:	4605      	mov	r5, r0
 8002708:	4639      	mov	r1, r7
 800270a:	4630      	mov	r0, r6
 800270c:	f7ff fb16 	bl	8001d3c <_malloc_r>
 8002710:	b948      	cbnz	r0, 8002726 <__smakebuf_r+0x46>
 8002712:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002716:	059a      	lsls	r2, r3, #22
 8002718:	d4ee      	bmi.n	80026f8 <__smakebuf_r+0x18>
 800271a:	f023 0303 	bic.w	r3, r3, #3
 800271e:	f043 0302 	orr.w	r3, r3, #2
 8002722:	81a3      	strh	r3, [r4, #12]
 8002724:	e7e2      	b.n	80026ec <__smakebuf_r+0xc>
 8002726:	89a3      	ldrh	r3, [r4, #12]
 8002728:	6020      	str	r0, [r4, #0]
 800272a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800272e:	81a3      	strh	r3, [r4, #12]
 8002730:	9b01      	ldr	r3, [sp, #4]
 8002732:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8002736:	b15b      	cbz	r3, 8002750 <__smakebuf_r+0x70>
 8002738:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800273c:	4630      	mov	r0, r6
 800273e:	f000 f81d 	bl	800277c <_isatty_r>
 8002742:	b128      	cbz	r0, 8002750 <__smakebuf_r+0x70>
 8002744:	89a3      	ldrh	r3, [r4, #12]
 8002746:	f023 0303 	bic.w	r3, r3, #3
 800274a:	f043 0301 	orr.w	r3, r3, #1
 800274e:	81a3      	strh	r3, [r4, #12]
 8002750:	89a3      	ldrh	r3, [r4, #12]
 8002752:	431d      	orrs	r5, r3
 8002754:	81a5      	strh	r5, [r4, #12]
 8002756:	e7cf      	b.n	80026f8 <__smakebuf_r+0x18>

08002758 <_fstat_r>:
 8002758:	b538      	push	{r3, r4, r5, lr}
 800275a:	4d07      	ldr	r5, [pc, #28]	@ (8002778 <_fstat_r+0x20>)
 800275c:	2300      	movs	r3, #0
 800275e:	4604      	mov	r4, r0
 8002760:	4608      	mov	r0, r1
 8002762:	4611      	mov	r1, r2
 8002764:	602b      	str	r3, [r5, #0]
 8002766:	f7fe fa79 	bl	8000c5c <_fstat>
 800276a:	1c43      	adds	r3, r0, #1
 800276c:	d102      	bne.n	8002774 <_fstat_r+0x1c>
 800276e:	682b      	ldr	r3, [r5, #0]
 8002770:	b103      	cbz	r3, 8002774 <_fstat_r+0x1c>
 8002772:	6023      	str	r3, [r4, #0]
 8002774:	bd38      	pop	{r3, r4, r5, pc}
 8002776:	bf00      	nop
 8002778:	200001d4 	.word	0x200001d4

0800277c <_isatty_r>:
 800277c:	b538      	push	{r3, r4, r5, lr}
 800277e:	4d06      	ldr	r5, [pc, #24]	@ (8002798 <_isatty_r+0x1c>)
 8002780:	2300      	movs	r3, #0
 8002782:	4604      	mov	r4, r0
 8002784:	4608      	mov	r0, r1
 8002786:	602b      	str	r3, [r5, #0]
 8002788:	f7fe fa78 	bl	8000c7c <_isatty>
 800278c:	1c43      	adds	r3, r0, #1
 800278e:	d102      	bne.n	8002796 <_isatty_r+0x1a>
 8002790:	682b      	ldr	r3, [r5, #0]
 8002792:	b103      	cbz	r3, 8002796 <_isatty_r+0x1a>
 8002794:	6023      	str	r3, [r4, #0]
 8002796:	bd38      	pop	{r3, r4, r5, pc}
 8002798:	200001d4 	.word	0x200001d4

0800279c <_init>:
 800279c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800279e:	bf00      	nop
 80027a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80027a2:	bc08      	pop	{r3}
 80027a4:	469e      	mov	lr, r3
 80027a6:	4770      	bx	lr

080027a8 <_fini>:
 80027a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027aa:	bf00      	nop
 80027ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80027ae:	bc08      	pop	{r3}
 80027b0:	469e      	mov	lr, r3
 80027b2:	4770      	bx	lr
