{
    "id": "W2015408758",
    "doi": "https://doi.org/10.1016/j.procs.2013.05.199",
    "title": "a methodology for invasive programming on virtualizable embedded mpsoc architectures",
    "display_name": "A Methodology for Invasive Programming on Virtualizable Embedded MPSoC Architectures",
    "publication_year": 2013,
    "publication_date": "2013-01-01",
    "ids": "{'openalex': 'https://openalex.org/W2015408758', 'doi': 'https://doi.org/10.1016/j.procs.2013.05.199', 'mag': '2015408758'}",
    "language": "en",
    "primary_location": "{'is_oa': True, 'landing_page_url': 'https://doi.org/10.1016/j.procs.2013.05.199', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S120348307', 'display_name': 'Procedia Computer Science', 'issn_l': '1877-0509', 'issn': ['1877-0509'], 'is_oa': True, 'is_in_doaj': False, 'is_core': True, 'host_organization': 'https://openalex.org/P4310320990', 'host_organization_name': 'Elsevier BV', 'host_organization_lineage': ['https://openalex.org/P4310320990'], 'host_organization_lineage_names': ['Elsevier BV'], 'type': 'journal'}, 'license': None, 'license_id': None, 'version': 'publishedVersion', 'is_accepted': True, 'is_published': True}",
    "type": "article",
    "type_crossref": "journal-article",
    "indexed_in": "['crossref']",
    "open_access": "{'is_oa': True, 'oa_status': 'gold', 'oa_url': 'https://doi.org/10.1016/j.procs.2013.05.199', 'any_repository_has_fulltext': False}",
    "authorships": "[{'author_position': 'first', 'author': {'id': 'https://openalex.org/A5035982424', 'display_name': 'Alexander Biedermann', 'orcid': None}, 'institutions': [{'id': 'https://openalex.org/I31512782', 'display_name': 'Technical University of Darmstadt', 'ror': 'https://ror.org/05n911h24', 'country_code': 'DE', 'type': 'education', 'lineage': ['https://openalex.org/I31512782']}], 'countries': ['DE'], 'is_corresponding': True, 'raw_author_name': 'Alexander Biedermann', 'raw_affiliation_strings': ['Integrated Circuits and Systems Lab, TU Darmstadt, Hochschulstr. 10, 64289 Darmstadt, Germany'], 'affiliations': [{'raw_affiliation_string': 'Integrated Circuits and Systems Lab, TU Darmstadt, Hochschulstr. 10, 64289 Darmstadt, Germany', 'institution_ids': ['https://openalex.org/I31512782']}]}, {'author_position': 'last', 'author': {'id': 'https://openalex.org/A5003770014', 'display_name': 'Sorin A. Huss', 'orcid': None}, 'institutions': [{'id': 'https://openalex.org/I31512782', 'display_name': 'Technical University of Darmstadt', 'ror': 'https://ror.org/05n911h24', 'country_code': 'DE', 'type': 'education', 'lineage': ['https://openalex.org/I31512782']}], 'countries': ['DE'], 'is_corresponding': False, 'raw_author_name': 'Sorin A. Huss', 'raw_affiliation_strings': ['Integrated Circuits and Systems Lab, TU Darmstadt, Hochschulstr. 10, 64289 Darmstadt, Germany'], 'affiliations': [{'raw_affiliation_string': 'Integrated Circuits and Systems Lab, TU Darmstadt, Hochschulstr. 10, 64289 Darmstadt, Germany', 'institution_ids': ['https://openalex.org/I31512782']}]}]",
    "countries_distinct_count": 1,
    "institutions_distinct_count": 1,
    "corresponding_author_ids": "['https://openalex.org/A5035982424']",
    "corresponding_institution_ids": "['https://openalex.org/I31512782']",
    "apc_list": NaN,
    "apc_paid": NaN,
    "fwci": 0.0,
    "has_fulltext": true,
    "fulltext_origin": "ngrams",
    "cited_by_count": 1,
    "cited_by_percentile_year": "{'min': 68, 'max': 74}",
    "biblio": "{'volume': '18', 'issue': None, 'first_page': '359', 'last_page': '368'}",
    "is_retracted": false,
    "is_paratext": false,
    "primary_topic": "{'id': 'https://openalex.org/T10054', 'display_name': 'Parallel Computing and Performance Optimization', 'score': 1.0, 'subfield': {'id': 'https://openalex.org/subfields/1708', 'display_name': 'Hardware and Architecture'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}",
    "topics": "[{'id': 'https://openalex.org/T10054', 'display_name': 'Parallel Computing and Performance Optimization', 'score': 1.0, 'subfield': {'id': 'https://openalex.org/subfields/1708', 'display_name': 'Hardware and Architecture'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T10904', 'display_name': 'Reconfigurable Computing Systems and Design Methods', 'score': 0.9995, 'subfield': {'id': 'https://openalex.org/subfields/1708', 'display_name': 'Hardware and Architecture'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T10829', 'display_name': 'Networks on Chip in System-on-Chip Design', 'score': 0.9992, 'subfield': {'id': 'https://openalex.org/subfields/1705', 'display_name': 'Computer Networks and Communications'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}]",
    "keywords": "[{'id': 'https://openalex.org/keywords/multicore-architectures', 'display_name': 'Multicore Architectures', 'score': 0.588078}, {'id': 'https://openalex.org/keywords/parallel-computing', 'display_name': 'Parallel Computing', 'score': 0.578668}, {'id': 'https://openalex.org/keywords/multi-core-processors', 'display_name': 'Multi-core Processors', 'score': 0.560044}, {'id': 'https://openalex.org/keywords/multiprocessor-soc', 'display_name': 'Multiprocessor SoC', 'score': 0.537005}, {'id': 'https://openalex.org/keywords/embedded-systems', 'display_name': 'Embedded Systems', 'score': 0.536693}]",
    "concepts": "[{'id': 'https://openalex.org/C2777187653', 'wikidata': 'https://www.wikidata.org/wiki/Q975106', 'display_name': 'MPSoC', 'level': 3, 'score': 0.97370476}, {'id': 'https://openalex.org/C41008148', 'wikidata': 'https://www.wikidata.org/wiki/Q21198', 'display_name': 'Computer science', 'level': 0, 'score': 0.9005207}, {'id': 'https://openalex.org/C48044578', 'wikidata': 'https://www.wikidata.org/wiki/Q727490', 'display_name': 'Scalability', 'level': 2, 'score': 0.6823621}, {'id': 'https://openalex.org/C2780451532', 'wikidata': 'https://www.wikidata.org/wiki/Q759676', 'display_name': 'Task (project management)', 'level': 2, 'score': 0.60156476}, {'id': 'https://openalex.org/C149635348', 'wikidata': 'https://www.wikidata.org/wiki/Q193040', 'display_name': 'Embedded system', 'level': 1, 'score': 0.57582444}, {'id': 'https://openalex.org/C118524514', 'wikidata': 'https://www.wikidata.org/wiki/Q173212', 'display_name': 'Computer architecture', 'level': 1, 'score': 0.547573}, {'id': 'https://openalex.org/C118021083', 'wikidata': 'https://www.wikidata.org/wiki/Q610398', 'display_name': 'System on a chip', 'level': 2, 'score': 0.4840738}, {'id': 'https://openalex.org/C78766204', 'wikidata': 'https://www.wikidata.org/wiki/Q555032', 'display_name': 'Multi-core processor', 'level': 2, 'score': 0.48120192}, {'id': 'https://openalex.org/C34165917', 'wikidata': 'https://www.wikidata.org/wiki/Q188267', 'display_name': 'Programming paradigm', 'level': 2, 'score': 0.46692464}, {'id': 'https://openalex.org/C77618280', 'wikidata': 'https://www.wikidata.org/wiki/Q1155772', 'display_name': 'Scheme (mathematics)', 'level': 2, 'score': 0.42930344}, {'id': 'https://openalex.org/C2777904410', 'wikidata': 'https://www.wikidata.org/wiki/Q7397', 'display_name': 'Software', 'level': 2, 'score': 0.42819932}, {'id': 'https://openalex.org/C173608175', 'wikidata': 'https://www.wikidata.org/wiki/Q232661', 'display_name': 'Parallel computing', 'level': 1, 'score': 0.3809114}, {'id': 'https://openalex.org/C111919701', 'wikidata': 'https://www.wikidata.org/wiki/Q9135', 'display_name': 'Operating system', 'level': 1, 'score': 0.153065}, {'id': 'https://openalex.org/C199360897', 'wikidata': 'https://www.wikidata.org/wiki/Q9143', 'display_name': 'Programming language', 'level': 1, 'score': 0.11946115}, {'id': 'https://openalex.org/C134306372', 'wikidata': 'https://www.wikidata.org/wiki/Q7754', 'display_name': 'Mathematical analysis', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C33923547', 'wikidata': 'https://www.wikidata.org/wiki/Q395', 'display_name': 'Mathematics', 'level': 0, 'score': 0.0}, {'id': 'https://openalex.org/C187736073', 'wikidata': 'https://www.wikidata.org/wiki/Q2920921', 'display_name': 'Management', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C162324750', 'wikidata': 'https://www.wikidata.org/wiki/Q8134', 'display_name': 'Economics', 'level': 0, 'score': 0.0}]",
    "mesh": "[]",
    "locations_count": 1,
    "locations": "[{'is_oa': True, 'landing_page_url': 'https://doi.org/10.1016/j.procs.2013.05.199', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S120348307', 'display_name': 'Procedia Computer Science', 'issn_l': '1877-0509', 'issn': ['1877-0509'], 'is_oa': True, 'is_in_doaj': False, 'is_core': True, 'host_organization': 'https://openalex.org/P4310320990', 'host_organization_name': 'Elsevier BV', 'host_organization_lineage': ['https://openalex.org/P4310320990'], 'host_organization_lineage_names': ['Elsevier BV'], 'type': 'journal'}, 'license': None, 'license_id': None, 'version': 'publishedVersion', 'is_accepted': True, 'is_published': True}]",
    "best_oa_location": "{'is_oa': True, 'landing_page_url': 'https://doi.org/10.1016/j.procs.2013.05.199', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S120348307', 'display_name': 'Procedia Computer Science', 'issn_l': '1877-0509', 'issn': ['1877-0509'], 'is_oa': True, 'is_in_doaj': False, 'is_core': True, 'host_organization': 'https://openalex.org/P4310320990', 'host_organization_name': 'Elsevier BV', 'host_organization_lineage': ['https://openalex.org/P4310320990'], 'host_organization_lineage_names': ['Elsevier BV'], 'type': 'journal'}, 'license': None, 'license_id': None, 'version': 'publishedVersion', 'is_accepted': True, 'is_published': True}",
    "sustainable_development_goals": "[{'id': 'https://metadata.un.org/sdg/9', 'display_name': 'Industry, innovation and infrastructure', 'score': 0.51}]",
    "grants": "[]",
    "datasets": "[]",
    "versions": "[]",
    "referenced_works_count": 9,
    "referenced_works": "['https://openalex.org/W1500027436', 'https://openalex.org/W1516548115', 'https://openalex.org/W1985889268', 'https://openalex.org/W1988888548', 'https://openalex.org/W2000921084', 'https://openalex.org/W2042762825', 'https://openalex.org/W2097033573', 'https://openalex.org/W2141597697', 'https://openalex.org/W2159170263']",
    "related_works": "['https://openalex.org/W4387782849', 'https://openalex.org/W2502691491', 'https://openalex.org/W2157008728', 'https://openalex.org/W2153502022', 'https://openalex.org/W2137671689', 'https://openalex.org/W2113449380', 'https://openalex.org/W2092587530', 'https://openalex.org/W2012131147', 'https://openalex.org/W2002682434', 'https://openalex.org/W1976012348']",
    "abstract_inverted_index": "{'Exploiting': [0], 'the': [1, 45, 52, 100, 107, 167, 177, 190], 'huge': [2], 'logic': [3], 'resources': [4, 81], 'in': [5, 44, 82, 88], 'current': [6], 'embedded': [7, 48, 131, 151], 'devices': [8], 'has': [9], 'led': [10], 'to': [11, 67, 86, 124, 176], 'a': [12, 28, 38, 83, 121, 140, 146, 161, 172], 'plethora': [13], 'of': [14, 47, 102, 109, 180, 192], 'on-chip': [15], 'multi-processor': [16, 84, 110], 'architec-': [17], 'tures.': [18], 'However,': [19], 'besides': [20], 'instantiating': [21], 'more': [22, 24], 'and': [23, 149, 208], 'soft-core': [25], 'processors': [26, 197], 'on': [27, 129], 'chip,': [29], 'developing': [30], 'applications': [31], 'suited': [32, 103], 'for': [33, 166], 'such': [34], 'architectures': [35, 111], 'still': [36], 'remains': [37], 'hard': [39], 'task.': [40], 'A': [41, 72], 'further': [42], 'step': [43], 'evolution': [46], 'multi-processing': [49], 'might': [50], 'be': [51, 63], 'so': [53], 'called': [54], 'Invasive': [55, 126], 'Programming.': [56], 'In': [57], 'this': [58, 113, 118], 'paradigm,': [59], 'an': [60, 130, 193, 199], 'application': [61, 200], 'may': [62, 74], 'switched': [64], 'from': [65], 'sequential': [66, 207], 'parallel': [68, 89, 209], 'execution': [69, 90], 'at': [70, 204], 'runtime.': [71], 'task': [73, 159], 'then': [75], 'dynamically': [76, 202], 'invade': [77], 'currently': [78], 'unused': [79], 'processor': [80], 'system': [85], 'resume': [87], 'mode.': [91], 'This': [92, 135], 'hardens': [93], 'existing': [94], 'problems,': [95], 'however,': [96], 'because': [97], 'not': [98], 'only': [99], 'development': [101], 'software,': [104], 'but': [105], 'also': [106], 'creation': [108, 179], 'supporting': [112], 'paradigm': [114], 'is': [115, 136, 169, 183, 187], 'needed.': [116], 'Therefore,': [117], 'work': [119], 'presents': [120], 'concise': [122], 'methodology': [123], 'enable': [125], 'Programming': [127], 'properties': [128], 'Multi-Processor': [132], 'System-on-Chip': [133], '(MPSoC).': [134], 'achieved': [137], 'by': [138, 189], 'combining': [139], 'designer-guided': [141], 'code': [142], 'parallelization': [143], 'approach': [144, 186], 'with': [145], 'virtualizable,': [147], 'generic,': [148], 'scalable': [150], 'MPSoC': [152, 168, 182, 194], 'architecture.': [153], 'To': [154], 'resolve': [155], 'data': [156], 'dependencies': [157], 'during': [158], 'invasion,': [160], 'processor-independent': [162], 'task-based': [163], 'communication': [164], 'scheme': [165], 'proposed.': [170], 'Moreover,': [171], 'tool': [173], 'framework': [174], 'dedicated': [175], 'generic': [178], 'virtualizable': [181], 'provided.': [184], 'The': [185], 'demonstrated': [188], 'generation': [191], 'featuring': [195], 'eight': [196], 'executing': [198], 'which': [201], 'switches': [203], 'runtime': [205], 'between': [206], 'execution.': [210]}",
    "cited_by_api_url": "https://api.openalex.org/works?filter=cites:W2015408758",
    "counts_by_year": "[{'year': 2019, 'cited_by_count': 1}]",
    "updated_date": "2024-07-24T14:39:55.183503",
    "created_date": "2016-06-24",
    "institution_assertions": NaN,
    "citation_normalized_percentile": NaN
}