// Seed: 1557170935
module module_0 (
    input tri id_0,
    input wor id_1,
    input wor id_2,
    input wire id_3,
    input wire id_4,
    input tri0 id_5,
    input tri id_6,
    output uwire id_7,
    output supply0 id_8,
    output wire id_9,
    output tri id_10,
    input supply1 id_11,
    input uwire id_12#(.id_15(1)),
    input wire id_13
);
  logic id_16;
  ;
  assign module_1.id_0 = 0;
  assign id_10 = -1 ==? id_0 - id_1;
endmodule
module module_1 (
    inout  tri0 id_0,
    output tri  id_1,
    input  tri0 id_2,
    input  wor  id_3,
    output wand id_4,
    input  tri0 id_5,
    input  tri  id_6
);
  assign id_4 = id_6;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_6,
      id_2,
      id_5,
      id_0,
      id_5,
      id_1,
      id_0,
      id_4,
      id_0,
      id_2,
      id_6,
      id_0
  );
endmodule
