--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/m/q/mqiu/Downloads/6111/bodydrums/lab5_12bit_24khz/lab5_12bit.ise
-intstyle ise -v 3 -s 4 -xml lab5_12bit lab5_12bit.ncd -o lab5_12bit.twr
lab5_12bit.pcf -ucf labkit.ucf

Design file:              lab5_12bit.ncd
Physical constraint file: lab5_12bit.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ac97_bit_clock
-------------+------------+------------+--------------------+--------+
             |  Setup to  |  Hold to   |                    | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
-------------+------------+------------+--------------------+--------+
ac97_sdata_in|   -0.314(F)|    0.586(F)|analyzer1_clock_OBUF|   0.000|
-------------+------------+------------+--------------------+--------+

Setup/Hold to clock clock_27mhz
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
button_down |    4.816(R)|   -2.499(R)|clock_27mhz_BUFGP |   0.000|
button_enter|    6.481(R)|   -3.553(R)|clock_27mhz_BUFGP |   0.000|
button_up   |    5.134(R)|   -0.920(R)|clock_27mhz_BUFGP |   0.000|
switch<0>   |    3.368(R)|   -1.643(R)|clock_27mhz_BUFGP |   0.000|
------------+------------+------------+------------------+--------+

Clock ac97_bit_clock to Pad
------------------+------------+--------------------+--------+
                  | clk (edge) |                    | Clock  |
Destination       |   to PAD   |Internal Clock(s)   | Phase  |
------------------+------------+--------------------+--------+
ac97_sdata_out    |   14.527(R)|analyzer1_clock_OBUF|   0.000|
ac97_synch        |   14.563(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<1> |   18.453(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<3> |   17.902(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<12>|   17.207(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<13>|   17.734(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<14>|   17.091(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<15>|   17.370(F)|analyzer1_clock_OBUF|   0.000|
------------------+------------+--------------------+--------+

Clock clock_27mhz to Pad
------------------+------------+------------------+--------+
                  | clk (edge) |                  | Clock  |
Destination       |   to PAD   |Internal Clock(s) | Phase  |
------------------+------------+------------------+--------+
analyzer1_data<0> |   13.652(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_clock   |   17.572(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<0> |   13.257(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<1> |   13.395(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<2> |   13.072(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<3> |   14.395(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<4> |   13.386(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<5> |   14.010(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<6> |   15.614(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<7> |   15.787(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<8> |   13.552(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<9> |   13.905(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<10>|   15.807(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<11>|   14.940(R)|clock_27mhz_BUFGP |   0.000|
audio_reset_b     |   12.529(R)|clock_27mhz_BUFGP |   0.000|
led<0>            |   17.088(R)|clock_27mhz_BUFGP |   0.000|
led<1>            |   16.266(R)|clock_27mhz_BUFGP |   0.000|
led<2>            |   16.165(R)|clock_27mhz_BUFGP |   0.000|
led<3>            |   15.823(R)|clock_27mhz_BUFGP |   0.000|
led<4>            |   15.458(R)|clock_27mhz_BUFGP |   0.000|
led<5>            |   13.591(R)|clock_27mhz_BUFGP |   0.000|
led<6>            |   15.285(R)|clock_27mhz_BUFGP |   0.000|
led<7>            |   11.385(R)|clock_27mhz_BUFGP |   0.000|
------------------+------------+------------------+--------+

Clock to Setup on destination clock ac97_bit_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    8.667|         |    9.161|    3.283|
clock_27mhz    |    3.891|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    3.160|    4.122|         |         |
clock_27mhz    |   13.175|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-----------------+---------+
Source Pad     |Destination Pad  |  Delay  |
---------------+-----------------+---------+
ac97_bit_clock |analyzer1_clock  |   17.015|
ac97_sdata_in  |analyzer1_data<2>|   14.683|
---------------+-----------------+---------+


Analysis completed Wed Nov 18 21:01:49 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 356 MB



