// Copyright (c) Microsoft Corporation. All rights reserved.
// Licensed under the MIT License.
//
// Module Name:
//
//   iMX6SoloXDefs.cpp
//
// Abstract:
//
//  This module contains iMX6SoloX definitions
//
// Environment:
//
//  Kernel mode only
//

IMX_NONPAGED_SEGMENT_BEGIN; //====================================================

namespace {

    // i.MX6 SOC specific pin data
    // Default values are updated to values found in HW at IMX_GPIO::PrepareController
    //
    // IMX6 SoloX
    const IMX_PIN_DATA Imx6SXGpioPinDataSparseMap[] = {
        //--------------------------------------------------
        // Pin Absolute Number | Ctl Reg Offset | Default Value | Mux Reg Offset | Mux Default
        //--------------------------------------------------
        { IMX_MAKE_PIN_1(1, 0), 0x35C, 0x000010B0, 0x14, 0x05 }, // GPIO1_IO00 GPIO1_IO00
        { IMX_MAKE_PIN_1(1, 1), 0x360, 0x000010B0, 0x18, 0x05 }, // GPIO1_IO01 GPIO1_IO01
        { IMX_MAKE_PIN_1(1, 2), 0x364, 0x000010B0, 0x1C, 0x05 }, // GPIO1_IO02 GPIO1_IO02
        { IMX_MAKE_PIN_1(1, 3), 0x368, 0x000010B0, 0x20, 0x05 }, // GPIO1_IO03 GPIO1_IO03
        { IMX_MAKE_PIN_1(1, 4), 0x36C, 0x000010B0, 0x24, 0x05 }, // GPIO1_IO04 GPIO1_IO04
        { IMX_MAKE_PIN_1(1, 5), 0x370, 0x000010B0, 0x28, 0x05 }, // GPIO1_IO05 GPIO1_IO05
        { IMX_MAKE_PIN_1(1, 6), 0x374, 0x000010B0, 0x2C, 0x05 }, // GPIO1_IO06 GPIO1_IO06
        { IMX_MAKE_PIN_1(1, 7), 0x378, 0x000010B0, 0x30, 0x05 }, // GPIO1_IO07 GPIO1_IO07
        { IMX_MAKE_PIN_1(1, 8), 0x37C, 0x000010B0, 0x34, 0x05 }, // GPIO1_IO08 GPIO1_IO08
        { IMX_MAKE_PIN_1(1, 9), 0x380, 0x000010B0, 0x38, 0x05 }, // GPIO1_IO09 GPIO1_IO09
        { IMX_MAKE_PIN_1(1, 10), 0x384, 0x000010B0, 0x3C, 0x05 }, // GPIO1_IO10 GPIO1_IO10
        { IMX_MAKE_PIN_1(1, 11), 0x388, 0x000010B0, 0x40, 0x05 }, // GPIO1_IO11 GPIO1_IO11
        { IMX_MAKE_PIN_1(1, 12), 0x38C, 0x000010B0, 0x44, 0x05 }, // GPIO1_IO12 GPIO1_IO12
        { IMX_MAKE_PIN_1(1, 13), 0x390, 0x000010B0, 0x48, 0x05 }, // GPIO1_IO13 GPIO1_IO13
        { IMX_MAKE_PIN_1(1, 14), 0x394, 0x000010B0, 0x4C, 0x05 }, // GPIO1_IO14 CSI_DATA00
        { IMX_MAKE_PIN_1(1, 15), 0x398, 0x000010B0, 0x50, 0x05 }, // GPIO1_IO15 CSI_DATA01
        { IMX_MAKE_PIN_1(1, 16), 0x39C, 0x000010B0, 0x54, 0x05 }, // GPIO1_IO16 CSI_DATA02
        { IMX_MAKE_PIN_1(1, 17), 0x3A0, 0x000010B0, 0x58, 0x05 }, // GPIO1_IO17 CSI_DATA03
        { IMX_MAKE_PIN_1(1, 18), 0x3A4, 0x000010B0, 0x5C, 0x05 }, // GPIO1_IO18 CSI_DATA04
        { IMX_MAKE_PIN_1(1, 19), 0x3A8, 0x000010B0, 0x60, 0x05 }, // GPIO1_IO19 CSI_DATA05
        { IMX_MAKE_PIN_1(1, 20), 0x3AC, 0x000010B0, 0x64, 0x05 }, // GPIO1_IO20 CSI_DATA06
        { IMX_MAKE_PIN_1(1, 21), 0x3B0, 0x000010B0, 0x68, 0x05 }, // GPIO1_IO21 CSI_DATA07
        { IMX_MAKE_PIN_1(1, 22), 0x3B4, 0x000010B0, 0x6C, 0x05 }, // GPIO1_IO22 CSI_HSYNC
        { IMX_MAKE_PIN_1(1, 23), 0x3B8, 0x000010B0, 0x70, 0x05 }, // GPIO1_IO23 CSI_MCLK
        { IMX_MAKE_PIN_1(1, 24), 0x3BC, 0x000010B0, 0x74, 0x05 }, // GPIO1_IO24 CSI_PIXCLK
        { IMX_MAKE_PIN_1(1, 25), 0x3C0, 0x000010B0, 0x78, 0x05 }, // GPIO1_IO25 CSI_VSYNC
        { IMX_MAKE_PIN_1(2, 0), 0x3C4, 0x000010B0, 0x7C, 0x05 }, // GPIO2_IO00 ENET1_COL
        { IMX_MAKE_PIN_1(2, 1), 0x3C8, 0x000010B0, 0x80, 0x05 }, // GPIO2_IO01 ENET1_CRS
        { IMX_MAKE_PIN_1(2, 2), 0x3CC, 0x000010B0, 0x84, 0x05 }, // GPIO2_IO02 ENET1_MDC
        { IMX_MAKE_PIN_1(2, 3), 0x3D0, 0x000010B0, 0x88, 0x05 }, // GPIO2_IO03 ENET1_MDIO
        { IMX_MAKE_PIN_1(2, 4), 0x3D4, 0x000010B0, 0x8C, 0x05 }, // GPIO2_IO04 ENET1_RX_CLK
        { IMX_MAKE_PIN_1(2, 5), 0x3D8, 0x000010B0, 0x90, 0x05 }, // GPIO2_IO05 ENET1_TX_CLK
        { IMX_MAKE_PIN_1(2, 6), 0x3DC, 0x000010B0, 0x94, 0x05 }, // GPIO2_IO06 ENET2_COL
        { IMX_MAKE_PIN_1(2, 7), 0x3E0, 0x000010B0, 0x98, 0x05 }, // GPIO2_IO07 ENET2_CRS
        { IMX_MAKE_PIN_1(2, 8), 0x3E4, 0x000010B0, 0x9C, 0x05 }, // GPIO2_IO08 ENET2_RX_CLK
        { IMX_MAKE_PIN_1(2, 9), 0x3E8, 0x000010B0, 0xA0, 0x05 }, // GPIO2_IO09 ENET2_TX_CLK
        { IMX_MAKE_PIN_1(2, 10), 0x3EC, 0x000010B0, 0xA4, 0x05 }, // GPIO2_IO10 KEY_COL0
        { IMX_MAKE_PIN_1(2, 11), 0x3F0, 0x000010B0, 0xA8, 0x05 }, // GPIO2_IO11 KEY_COL1
        { IMX_MAKE_PIN_1(2, 12), 0x3F4, 0x000010B0, 0xAC, 0x05 }, // GPIO2_IO12 KEY_COL2
        { IMX_MAKE_PIN_1(2, 13), 0x3F8, 0x000010B0, 0xB0, 0x05 }, // GPIO2_IO13 KEY_COL3
        { IMX_MAKE_PIN_1(2, 14), 0x3FC, 0x000010B0, 0xB4, 0x05 }, // GPIO2_IO14 KEY_COL4
        { IMX_MAKE_PIN_1(2, 15), 0x400, 0x000010B0, 0xB8, 0x05 }, // GPIO2_IO15 KEY_ROW0
        { IMX_MAKE_PIN_1(2, 16), 0x404, 0x000010B0, 0xBC, 0x05 }, // GPIO2_IO16 KEY_ROW1
        { IMX_MAKE_PIN_1(2, 17), 0x408, 0x000010B0, 0xC0, 0x05 }, // GPIO2_IO17 KEY_ROW2
        { IMX_MAKE_PIN_1(2, 18), 0x40C, 0x000010B0, 0xC4, 0x05 }, // GPIO2_IO18 KEY_ROW3
        { IMX_MAKE_PIN_1(2, 19), 0x410, 0x000010B0, 0xC8, 0x05 }, // GPIO2_IO19 KEY_ROW4
        { IMX_MAKE_PIN_1(3, 0), 0x414, 0x000010B0, 0xCC, 0x05 }, // GPIO3_IO00 LCD1_CLK
        { IMX_MAKE_PIN_1(3, 1), 0x418, 0x000010B0, 0xD0, 0x05 }, // GPIO3_IO01 LCD1_DATA00
        { IMX_MAKE_PIN_1(3, 2), 0x41C, 0x000010B0, 0xD4, 0x05 }, // GPIO3_IO02 LCD1_DATA01
        { IMX_MAKE_PIN_1(3, 3), 0x420, 0x000010B0, 0xD8, 0x05 }, // GPIO3_IO03 LCD1_DATA02
        { IMX_MAKE_PIN_1(3, 4), 0x424, 0x000010B0, 0xDC, 0x05 }, // GPIO3_IO04 LCD1_DATA03
        { IMX_MAKE_PIN_1(3, 5), 0x428, 0x000010B0, 0xE0, 0x05 }, // GPIO3_IO05 LCD1_DATA04
        { IMX_MAKE_PIN_1(3, 6), 0x42C, 0x000010B0, 0xE4, 0x05 }, // GPIO3_IO06 LCD1_DATA05
        { IMX_MAKE_PIN_1(3, 7), 0x430, 0x000010B0, 0xE8, 0x05 }, // GPIO3_IO07 LCD1_DATA06
        { IMX_MAKE_PIN_1(3, 8), 0x434, 0x000010B0, 0xEC, 0x05 }, // GPIO3_IO08 LCD1_DATA07
        { IMX_MAKE_PIN_1(3, 9), 0x438, 0x000010B0, 0xF0, 0x05 }, // GPIO3_IO09 LCD1_DATA08
        { IMX_MAKE_PIN_1(3, 10), 0x43C, 0x000010B0, 0xF4, 0x05 }, // GPIO3_IO10 LCD1_DATA09
        { IMX_MAKE_PIN_1(3, 11), 0x440, 0x000010B0, 0xF8, 0x05 }, // GPIO3_IO11 LCD1_DATA10
        { IMX_MAKE_PIN_1(3, 12), 0x444, 0x000010B0, 0xFC, 0x05 }, // GPIO3_IO12 LCD1_DATA11
        { IMX_MAKE_PIN_1(3, 13), 0x448, 0x000010B0, 0x100, 0x05 }, // GPIO3_IO13 LCD1_DATA12
        { IMX_MAKE_PIN_1(3, 14), 0x44C, 0x000010B0, 0x104, 0x05 }, // GPIO3_IO14 LCD1_DATA13
        { IMX_MAKE_PIN_1(3, 15), 0x450, 0x000010B0, 0x108, 0x05 }, // GPIO3_IO15 LCD1_DATA14
        { IMX_MAKE_PIN_1(3, 16), 0x454, 0x000010B0, 0x10C, 0x05 }, // GPIO3_IO16 LCD1_DATA15
        { IMX_MAKE_PIN_1(3, 17), 0x458, 0x000010B0, 0x110, 0x05 }, // GPIO3_IO17 LCD1_DATA16
        { IMX_MAKE_PIN_1(3, 18), 0x45C, 0x000010B0, 0x114, 0x05 }, // GPIO3_IO18 LCD1_DATA17
        { IMX_MAKE_PIN_1(3, 19), 0x460, 0x000010B0, 0x118, 0x05 }, // GPIO3_IO19 LCD1_DATA18
        { IMX_MAKE_PIN_1(3, 20), 0x464, 0x000010B0, 0x11C, 0x05 }, // GPIO3_IO20 LCD1_DATA19
        { IMX_MAKE_PIN_1(3, 21), 0x468, 0x000010B0, 0x120, 0x05 }, // GPIO3_IO21 LCD1_DATA20
        { IMX_MAKE_PIN_1(3, 22), 0x46C, 0x000010B0, 0x124, 0x05 }, // GPIO3_IO22 LCD1_DATA21
        { IMX_MAKE_PIN_1(3, 23), 0x470, 0x000010B0, 0x128, 0x05 }, // GPIO3_IO23 LCD1_DATA22
        { IMX_MAKE_PIN_1(3, 24), 0x474, 0x000010B0, 0x12C, 0x05 }, // GPIO3_IO24 LCD1_DATA23
        { IMX_MAKE_PIN_1(3, 25), 0x478, 0x000010B0, 0x130, 0x05 }, // GPIO3_IO25 LCD1_ENABLE
        { IMX_MAKE_PIN_1(3, 26), 0x47C, 0x000010B0, 0x134, 0x05 }, // GPIO3_IO26 LCD1_HSYNC
        { IMX_MAKE_PIN_1(3, 27), 0x480, 0x000010B0, 0x138, 0x05 }, // GPIO3_IO27 LCD1_RESET
        { IMX_MAKE_PIN_1(3, 28), 0x484, 0x000010B0, 0x13C, 0x05 }, // GPIO3_IO28 LCD1_VSYNC
        { IMX_MAKE_PIN_1(4, 0), 0x488, 0x000010B0, 0x140, 0x05 }, // GPIO4_IO00 NAND_ALE
        { IMX_MAKE_PIN_1(4, 1), 0x48C, 0x000010B0, 0x144, 0x05 }, // GPIO4_IO01 NAND_CE0_B
        { IMX_MAKE_PIN_1(4, 2), 0x490, 0x000010B0, 0x148, 0x05 }, // GPIO4_IO02 NAND_CE1_B
        { IMX_MAKE_PIN_1(4, 3), 0x494, 0x000010B0, 0x14C, 0x05 }, // GPIO4_IO03 NAND_CLE
        { IMX_MAKE_PIN_1(4, 4), 0x498, 0x000010B0, 0x150, 0x05 }, // GPIO4_IO04 NAND_DATA00
        { IMX_MAKE_PIN_1(4, 5), 0x49C, 0x000010B0, 0x154, 0x05 }, // GPIO4_IO05 NAND_DATA01
        { IMX_MAKE_PIN_1(4, 6), 0x4A0, 0x000010B0, 0x158, 0x05 }, // GPIO4_IO06 NAND_DATA02
        { IMX_MAKE_PIN_1(4, 7), 0x4A4, 0x000010B0, 0x15C, 0x05 }, // GPIO4_IO07 NAND_DATA03
        { IMX_MAKE_PIN_1(4, 8), 0x4A8, 0x000010B0, 0x160, 0x05 }, // GPIO4_IO08 NAND_DATA04
        { IMX_MAKE_PIN_1(4, 9), 0x4AC, 0x000010B0, 0x164, 0x05 }, // GPIO4_IO09 NAND_DATA05
        { IMX_MAKE_PIN_1(4, 10), 0x4B0, 0x000010B0, 0x168, 0x05 }, // GPIO4_IO10 NAND_DATA06
        { IMX_MAKE_PIN_1(4, 11), 0x4B4, 0x000010B0, 0x16C, 0x05 }, // GPIO4_IO11 NAND_DATA07
        { IMX_MAKE_PIN_1(4, 12), 0x4B8, 0x000010B0, 0x170, 0x05 }, // GPIO4_IO12 NAND_RE_B
        { IMX_MAKE_PIN_1(4, 13), 0x4BC, 0x000010B0, 0x174, 0x05 }, // GPIO4_IO13 NAND_READY_B
        { IMX_MAKE_PIN_1(4, 14), 0x4C0, 0x000010B0, 0x178, 0x05 }, // GPIO4_IO14 NAND_WE_B
        { IMX_MAKE_PIN_1(4, 15), 0x4C4, 0x000010B0, 0x17C, 0x05 }, // GPIO4_IO15 NAND_WP_B
        { IMX_MAKE_PIN_1(4, 16), 0x4C8, 0x000010B0, 0x180, 0x05 }, // GPIO4_IO16 QSPI1A_DATA0
        { IMX_MAKE_PIN_1(4, 17), 0x4CC, 0x000010B0, 0x184, 0x05 }, // GPIO4_IO17 QSPI1A_DATA1
        { IMX_MAKE_PIN_1(4, 18), 0x4D0, 0x000010B0, 0x188, 0x05 }, // GPIO4_IO18 QSPI1A_DATA2
        { IMX_MAKE_PIN_1(4, 19), 0x4D4, 0x000010B0, 0x18C, 0x05 }, // GPIO4_IO19 QSPI1A_DATA3
        { IMX_MAKE_PIN_1(4, 20), 0x4D8, 0x000010B0, 0x190, 0x05 }, // GPIO4_IO20 QSPI1A_DQS
        { IMX_MAKE_PIN_1(4, 21), 0x4DC, 0x000010B0, 0x194, 0x05 }, // GPIO4_IO21 QSPI1A_SCLK
        { IMX_MAKE_PIN_1(4, 22), 0x4E0, 0x000010B0, 0x198, 0x05 }, // GPIO4_IO22 QSPI1A_SS0_B
        { IMX_MAKE_PIN_1(4, 23), 0x4E4, 0x000010B0, 0x19C, 0x05 }, // GPIO4_IO23 QSPI1A_SS1_B
        { IMX_MAKE_PIN_1(4, 24), 0x4E8, 0x000010B0, 0x1A0, 0x05 }, // GPIO4_IO24 QSPI1B_DATA0
        { IMX_MAKE_PIN_1(4, 25), 0x4EC, 0x000010B0, 0x1A4, 0x05 }, // GPIO4_IO25 QSPI1B_DATA1
        { IMX_MAKE_PIN_1(4, 26), 0x4F0, 0x000010B0, 0x1A8, 0x05 }, // GPIO4_IO26 QSPI1B_DATA2
        { IMX_MAKE_PIN_1(4, 27), 0x4F4, 0x000010B0, 0x1AC, 0x05 }, // GPIO4_IO27 QSPI1B_DATA3
        { IMX_MAKE_PIN_1(4, 28), 0x4F8, 0x000010B0, 0x1B0, 0x05 }, // GPIO4_IO28 QSPI1B_DQS
        { IMX_MAKE_PIN_1(4, 29), 0x4FC, 0x000010B0, 0x1B4, 0x05 }, // GPIO4_IO29 QSPI1B_SCLK
        { IMX_MAKE_PIN_1(4, 30), 0x500, 0x000010B0, 0x1B8, 0x05 }, // GPIO4_IO30 QSPI1B_SS0_B
        { IMX_MAKE_PIN_1(4, 31), 0x504, 0x000010B0, 0x1BC, 0x05 }, // GPIO4_IO31 QSPI1B_SS1_B
        { IMX_MAKE_PIN_1(5, 0), 0x508, 0x000010B0, 0x1C0, 0x05 }, // GPIO5_IO00 RGMII1_RD0
        { IMX_MAKE_PIN_1(5, 1), 0x50C, 0x000010B0, 0x1C4, 0x05 }, // GPIO5_IO01 RGMII1_RD1
        { IMX_MAKE_PIN_1(5, 2), 0x510, 0x000010B0, 0x1C8, 0x05 }, // GPIO5_IO02 RGMII1_RD2
        { IMX_MAKE_PIN_1(5, 3), 0x514, 0x000010B0, 0x1CC, 0x05 }, // GPIO5_IO03 RGMII1_RD3
        { IMX_MAKE_PIN_1(5, 4), 0x518, 0x000010B0, 0x1D0, 0x05 }, // GPIO5_IO04 RGMII1_RX_CTL
        { IMX_MAKE_PIN_1(5, 5), 0x51C, 0x000010B0, 0x1D4, 0x05 }, // GPIO5_IO05 RGMII1_RXC
        { IMX_MAKE_PIN_1(5, 6), 0x520, 0x000010B0, 0x1D8, 0x05 }, // GPIO5_IO06 RGMII1_TD0
        { IMX_MAKE_PIN_1(5, 7), 0x524, 0x000010B0, 0x1DC, 0x05 }, // GPIO5_IO07 RGMII1_TD1
        { IMX_MAKE_PIN_1(5, 8), 0x528, 0x000010B0, 0x1E0, 0x05 }, // GPIO5_IO08 RGMII1_TD2
        { IMX_MAKE_PIN_1(5, 9), 0x52C, 0x000010B0, 0x1E4, 0x05 }, // GPIO5_IO09 RGMII1_TD3
        { IMX_MAKE_PIN_1(5, 10), 0x530, 0x000010B0, 0x1E8, 0x05 }, // GPIO5_IO10 RGMII1_TX_CTL
        { IMX_MAKE_PIN_1(5, 11), 0x534, 0x000010B0, 0x1EC, 0x05 }, // GPIO5_IO11 RGMII1_TXC
        { IMX_MAKE_PIN_1(5, 12), 0x538, 0x000010B0, 0x1F0, 0x05 }, // GPIO5_IO12 RGMII2_RD0
        { IMX_MAKE_PIN_1(5, 13), 0x53C, 0x000010B0, 0x1F4, 0x05 }, // GPIO5_IO13 RGMII2_RD1
        { IMX_MAKE_PIN_1(5, 14), 0x540, 0x000010B0, 0x1F8, 0x05 }, // GPIO5_IO14 RGMII2_RD2
        { IMX_MAKE_PIN_1(5, 15), 0x544, 0x000010B0, 0x1FC, 0x05 }, // GPIO5_IO15 RGMII2_RD3
        { IMX_MAKE_PIN_1(5, 16), 0x548, 0x000010B0, 0x200, 0x05 }, // GPIO5_IO16 RGMII2_RX_CTL
        { IMX_MAKE_PIN_1(5, 17), 0x54C, 0x000010B0, 0x204, 0x05 }, // GPIO5_IO17 RGMII2_RXC
        { IMX_MAKE_PIN_1(5, 18), 0x550, 0x000010B0, 0x208, 0x05 }, // GPIO5_IO18 RGMII2_TD0
        { IMX_MAKE_PIN_1(5, 19), 0x554, 0x000010B0, 0x20C, 0x05 }, // GPIO5_IO19 RGMII2_TD1
        { IMX_MAKE_PIN_1(5, 20), 0x558, 0x000010B0, 0x210, 0x05 }, // GPIO5_IO20 RGMII2_TD2
        { IMX_MAKE_PIN_1(5, 21), 0x55C, 0x000010B0, 0x214, 0x05 }, // GPIO5_IO21 RGMII2_TD3
        { IMX_MAKE_PIN_1(5, 22), 0x560, 0x000010B0, 0x218, 0x05 }, // GPIO5_IO22 RGMII2_TX_CTL
        { IMX_MAKE_PIN_1(5, 23), 0x564, 0x000010B0, 0x21C, 0x05 }, // GPIO5_IO23 RGMII2_TXC
        { IMX_MAKE_PIN_1(6, 0), 0x568, 0x000010B0, 0x220, 0x05 }, // GPIO6_IO00 SD1_CLK
        { IMX_MAKE_PIN_1(6, 1), 0x56C, 0x000010B0, 0x224, 0x05 }, // GPIO6_IO01 SD1_CMD
        { IMX_MAKE_PIN_1(6, 2), 0x570, 0x000010B0, 0x228, 0x05 }, // GPIO6_IO02 SD1_DATA0
        { IMX_MAKE_PIN_1(6, 3), 0x574, 0x000010B0, 0x22C, 0x05 }, // GPIO6_IO03 SD1_DATA1
        { IMX_MAKE_PIN_1(6, 4), 0x578, 0x000010B0, 0x230, 0x05 }, // GPIO6_IO04 SD1_DATA2
        { IMX_MAKE_PIN_1(6, 5), 0x57C, 0x000010B0, 0x234, 0x05 }, // GPIO6_IO05 SD1_DATA3
        { IMX_MAKE_PIN_1(6, 6), 0x580, 0x000010B0, 0x238, 0x05 }, // GPIO6_IO06 SD2_CLK
        { IMX_MAKE_PIN_1(6, 7), 0x584, 0x000010B0, 0x23C, 0x05 }, // GPIO6_IO07 SD2_CMD
        { IMX_MAKE_PIN_1(6, 8), 0x588, 0x000010B0, 0x240, 0x05 }, // GPIO6_IO08 SD2_DATA0
        { IMX_MAKE_PIN_1(6, 9), 0x58C, 0x000010B0, 0x244, 0x05 }, // GPIO6_IO09 SD2_DATA1
        { IMX_MAKE_PIN_1(6, 10), 0x590, 0x000010B0, 0x248, 0x05 }, // GPIO6_IO10 SD2_DATA2
        { IMX_MAKE_PIN_1(6, 11), 0x594, 0x000010B0, 0x24C, 0x05 }, // GPIO6_IO11 SD2_DATA3
        { IMX_MAKE_PIN_1(6, 12), 0x5C0, 0x000010B0, 0x278, 0x05 }, // GPIO6_IO12 SD4_CLK
        { IMX_MAKE_PIN_1(6, 13), 0x5C4, 0x000010B0, 0x27C, 0x05 }, // GPIO6_IO13 SD4_CMD
        { IMX_MAKE_PIN_1(6, 14), 0x5C8, 0x000010B0, 0x280, 0x05 }, // GPIO6_IO14 SD4_DATA0
        { IMX_MAKE_PIN_1(6, 15), 0x5CC, 0x000010B0, 0x284, 0x05 }, // GPIO6_IO15 SD4_DATA1
        { IMX_MAKE_PIN_1(6, 16), 0x5D0, 0x000010B0, 0x288, 0x05 }, // GPIO6_IO16 SD4_DATA2
        { IMX_MAKE_PIN_1(6, 17), 0x5D4, 0x000010B0, 0x28C, 0x05 }, // GPIO6_IO17 SD4_DATA3
        { IMX_MAKE_PIN_1(6, 18), 0x5D8, 0x000010B0, 0x290, 0x05 }, // GPIO6_IO18 SD4_DATA4
        { IMX_MAKE_PIN_1(6, 19), 0x5DC, 0x000010B0, 0x294, 0x05 }, // GPIO6_IO19 SD4_DATA5
        { IMX_MAKE_PIN_1(6, 20), 0x5E0, 0x000010B0, 0x298, 0x05 }, // GPIO6_IO20 SD4_DATA6
        { IMX_MAKE_PIN_1(6, 21), 0x5E4, 0x000010B0, 0x29C, 0x05 }, // GPIO6_IO21 SD4_DATA7
        { IMX_MAKE_PIN_1(6, 22), 0x5E8, 0x000010B0, 0x2A0, 0x05 }, // GPIO6_IO22 SD4_RESET_B
        { IMX_MAKE_PIN_1(7, 0), 0x598, 0x000030B0, 0x250, 0x05 }, // GPIO7_IO00 SD3_CLK
        { IMX_MAKE_PIN_1(7, 1), 0x59C, 0x000030B0, 0x254, 0x05 }, // GPIO7_IO01 SD3_CMD
        { IMX_MAKE_PIN_1(7, 2), 0x5A0, 0x000030B0, 0x258, 0x05 }, // GPIO7_IO02 SD3_DATA0
        { IMX_MAKE_PIN_1(7, 3), 0x5A4, 0x000030B0, 0x25C, 0x05 }, // GPIO7_IO03 SD3_DATA1
        { IMX_MAKE_PIN_1(7, 4), 0x5A8, 0x000030B0, 0x260, 0x05 }, // GPIO7_IO04 SD3_DATA2
        { IMX_MAKE_PIN_1(7, 5), 0x5AC, 0x000030B0, 0x264, 0x05 }, // GPIO7_IO05 SD3_DATA3
        { IMX_MAKE_PIN_1(7, 6), 0x5B0, 0x000030B0, 0x268, 0x05 }, // GPIO7_IO06 SD3_DATA4
        { IMX_MAKE_PIN_1(7, 7), 0x5B4, 0x000030B0, 0x26C, 0x05 }, // GPIO7_IO07 SD3_DATA5
        { IMX_MAKE_PIN_1(7, 8), 0x5B8, 0x000030B0, 0x270, 0x05 }, // GPIO7_IO08 SD3_DATA6
        { IMX_MAKE_PIN_1(7, 9), 0x5BC, 0x000030B0, 0x274, 0x05 }, // GPIO7_IO09 SD3_DATA7
        { IMX_MAKE_PIN_1(7, 10), 0x5EC, 0x00083030, 0x2A4, 0x00 }, // GPIO7_IO10 USB_H_DATA
        { IMX_MAKE_PIN_1(7, 11), 0x5F0, 0x00083030, 0x2A8, 0x00 }, // GPIO7_IO11 USB_H_STROBE
    };

	// iMX6 SoloX
    const IMX_PIN_INPUT_DATA Imx6SXGpioPinInputSelectTable[] = {
        //--------------------------------------------------
        // Pin Absolute Number | Pin Alt Mode value | Select Input Reg Offset | Input Select value
        //--------------------------------------------------
        { IMX_MAKE_PIN_1(1, 0), 0, 0x7A8, 1 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO00 - ALT0 - I2C1_SCL - IOMUXC_I2C1_IPP_SCL_IN_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 1), 0, 0x7AC, 1 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO01 - ALT0 - I2C1_SDA - IOMUXC_I2C1_IPP_SDA_IN_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 2), 0, 0x7B0, 1 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO02 - ALT0 - I2C2_SCL - IOMUXC_I2C2_IPP_SCL_IN_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 2), 1, 0x864, 1 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO02 - ALT1 - SD1_CD_B - IOMUXC_USDHC1_IPP_CARD_DET_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 3), 0, 0x7B4, 1 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO03 - ALT0 - I2C2_SDA - IOMUXC_I2C2_IPP_SDA_IN_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 3), 1, 0x868, 1 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO03 - ALT1 - SD1_WP - IOMUXC_USDHC1_IPP_WP_ON_SELECT_INPUT

//        { IMX_MAKE_PIN_1(1, 4), 0, 0x830, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO04 - ALT0 - UART1_TX_DATA - IOMUXC_UART1_IPP_UART_RXD_MUX_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 4), 4, 0x76C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO04 - ALT4 - ENET2_REF_CLK2 - IOMUXC_ENET2_IPG_CLK_RMII_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 5), 0, 0x830, 1 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO05 - ALT0 - UART1_RX_DATA - IOMUXC_UART1_IPP_UART_RXD_MUX_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 5), 2, 0x764, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO05 - ALT2 - ENET1_MDIO - IOMUXC_ENET1_IPP_IND_MAC0_MDIO_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 5), 4, 0x760, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO05 - ALT4 - ENET1_REF_CLK1 - IOMUXC_ENET1_IPG_CLK_RMII_SELECT_INPUT

//        { IMX_MAKE_PIN_1(1, 6), 0, 0x838, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO06 - ALT0 - UART2_TX_DATA - IOMUXC_UART2_IPP_UART_RXD_MUX_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 6), 1, 0x86C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO06 - ALT1 - SD2_CD_B - IOMUXC_USDHC2_IPP_CARD_DET_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 6), 4, 0x82C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO06 - ALT4 - UART1_RTS_B - IOMUXC_UART1_IPP_UART_RTS_B_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 7), 0, 0x838, 1 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO07 - ALT0 - UART2_RX_DATA - IOMUXC_UART2_IPP_UART_RXD_MUX_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 7), 1, 0x870, 1 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO07 - ALT1 - SD2_WP - IOMUXC_USDHC2_IPP_WP_ON_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 7), 2, 0x770, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO07 - ALT2 - ENET2_MDIO - IOMUXC_ENET2_IPP_IND_MAC0_MDIO_SELECT_INPUT
//        { IMX_MAKE_PIN_1(1, 7), 4, 0x82C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO07 - ALT4 - UART1_CTS_B - IOMUXC_UART1_IPP_UART_RTS_B_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 8), 0, 0x860, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO08 - ALT0 - USB_OTG1_OC - IOMUXC_USB_IPP_IND_OTG_OC_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 8), 2, 0x81C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO08 - ALT2 - SDMA_EXT_EVENT0 - IOMUXC_SDMA_EVENTS_SELECT_INPUT_14
        { IMX_MAKE_PIN_1(1, 8), 3, 0x69C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO08 - ALT3 - CCM_PMIC_READY - IOMUXC_CCM_PMIC_VFUNCIONAL_READY_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 8), 4, 0x834, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO08 - ALT4 - UART2_RTS_B - IOMUXC_UART2_IPP_UART_RTS_B_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 9), 2, 0x820, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO09 - ALT2 - SDMA_EXT_EVENT1 - IOMUXC_SDMA_EVENTS_SELECT_INPUT_15
//        { IMX_MAKE_PIN_1(1, 9), 4, 0x834, 1 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO09 - ALT4 - UART2_CTS_B - IOMUXC_UART2_IPP_UART_RTS_B_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 10), 0, 0x624, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO10 - ALT0 - USB_OTG1_ID - IOMUXC_ANATOP_USB_OTG_ID_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 10), 1, 0x828, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO10 - ALT1 - SPDIF_EXT_CLK - IOMUXC_SPDIF_TX_CLK2_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 10), 4, 0x70C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO10 - ALT4 - CSI1_FIELD - IOMUXC_CSI1_TVDECODER_IN_FIELD_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 11), 0, 0x85C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO11 - ALT0 - USB_OTG2_OC - IOMUXC_USB_IPP_IND_OTG2_OC_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 11), 1, 0x824, 2 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO11 - ALT1 - SPDIF_IN - IOMUXC_SPDIF_SPDIF_IN1_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 11), 4, 0x7EC, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO11 - ALT4 - MLB_DATA - IOMUXC_MLB_MLB_DATA_IN_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 12), 4, 0x7E8, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO12 - ALT4 - MLB_CLK - IOMUXC_MLB_MLB_CLK_IN_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 13), 1, 0x628, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO13 - ALT1 - USB_OTG2_ID - IOMUXC_ANATOP_USB_UH1_ID_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 13), 4, 0x7F0, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO13 - ALT4 - MLB_SIG - IOMUXC_MLB_MLB_SIG_IN_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 14), 0, 0x6A8, 0 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA00 - ALT0 - CSI1_DATA02 - IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_2
        { IMX_MAKE_PIN_1(1, 14), 1, 0x78C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA00 - ALT1 - ESAI_TX_CLK - IOMUXC_ESAI_IPP_IND_SCKT_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 14), 2, 0x684, 1 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA00 - ALT2 - AUD6_TXC - IOMUXC_AUDMUX_P6_INPUT_TXCLK_AMX_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 14), 3, 0x7A8, 0 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA00 - ALT3 - I2C1_SCL - IOMUXC_I2C1_IPP_SCL_IN_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 14), 7, 0x800, 0 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA00 - ALT7 - SAI1_TX_BCLK - IOMUXC_SAI1_IPP_IND_SAI_TXBCLK_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 15), 0, 0x6AC, 0 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA01 - ALT0 - CSI1_DATA03 - IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_3
        { IMX_MAKE_PIN_1(1, 15), 1, 0x77C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA01 - ALT1 - ESAI_TX_FS - IOMUXC_ESAI_IPP_IND_FST_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 15), 2, 0x688, 1 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA01 - ALT2 - AUD6_TXFS - IOMUXC_AUDMUX_P6_INPUT_TXFS_AMX_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 15), 3, 0x7AC, 0 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA01 - ALT3 - I2C1_SDA - IOMUXC_I2C1_IPP_SDA_IN_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 15), 7, 0x804, 0 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA01 - ALT7 - SAI1_TX_SYNC - IOMUXC_SAI1_IPP_IND_SAI_TXSYNC_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 16), 0, 0x6B0, 0 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA02 - ALT0 - CSI1_DATA04 - IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_4
        { IMX_MAKE_PIN_1(1, 16), 1, 0x788, 1 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA02 - ALT1 - ESAI_RX_CLK - IOMUXC_ESAI_IPP_IND_SCKR_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 16), 2, 0x67C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA02 - ALT2 - AUD6_RXC - IOMUXC_AUDMUX_P6_INPUT_RXCLK_AMX_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 16), 3, 0x7C8, 0 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA02 - ALT3 - KPP_COL5 - IOMUXC_KPP_IPP_IND_COL_SELECT_INPUT_5
        { IMX_MAKE_PIN_1(1, 16), 7, 0x7F4, 0 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA02 - ALT7 - SAI1_RX_BCLK - IOMUXC_SAI1_IPP_IND_SAI_RXBCLK_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 17), 0, 0x6B4, 0 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA03 - ALT0 - CSI1_DATA05 - IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_5
        { IMX_MAKE_PIN_1(1, 17), 1, 0x778, 1 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA03 - ALT1 - ESAI_RX_FS - IOMUXC_ESAI_IPP_IND_FSR_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 17), 2, 0x680, 1 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA03 - ALT2 - AUD6_RXFS - IOMUXC_AUDMUX_P6_INPUT_RXFS_AMX_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 17), 3, 0x7D4, 0 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA03 - ALT3 - KPP_ROW5 - IOMUXC_KPP_IPP_IND_ROW_SELECT_INPUT_5
        { IMX_MAKE_PIN_1(1, 17), 7, 0x7FC, 0 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA03 - ALT7 - SAI1_RX_SYNC - IOMUXC_SAI1_IPP_IND_SAI_RXSYNC_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 18), 0, 0x6B8, 0 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA04 - ALT0 - CSI1_DATA06 - IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_6
        { IMX_MAKE_PIN_1(1, 18), 1, 0x794, 1 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA04 - ALT1 - ESAI_TX1 - IOMUXC_ESAI_IPP_IND_SDO1_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 18), 3, 0x7CC, 0 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA04 - ALT3 - KPP_COL6 - IOMUXC_KPP_IPP_IND_COL_SELECT_INPUT_6
        { IMX_MAKE_PIN_1(1, 18), 4, 0x858, 0 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA04 - ALT4 - UART6_RX_DATA - IOMUXC_UART6_IPP_UART_RXD_MUX_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 19), 0, 0x6BC, 0 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA05 - ALT0 - CSI1_DATA07 - IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_7
        { IMX_MAKE_PIN_1(1, 19), 1, 0x7A0, 1 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA05 - ALT1 - ESAI_TX4_RX1 - IOMUXC_ESAI_IPP_IND_SDO4_SDI1_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 19), 2, 0x824, 1 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA05 - ALT2 - SPDIF_IN - IOMUXC_SPDIF_SPDIF_IN1_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 19), 3, 0x7D8, 0 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA05 - ALT3 - KPP_ROW6 - IOMUXC_KPP_IPP_IND_ROW_SELECT_INPUT_6
//        { IMX_MAKE_PIN_1(1, 19), 4, 0x858, 1 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA05 - ALT4 - UART6_TX_DATA - IOMUXC_UART6_IPP_UART_RXD_MUX_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 20), 0, 0x6C0, 0 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA06 - ALT0 - CSI1_DATA08 - IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_8
        { IMX_MAKE_PIN_1(1, 20), 1, 0x798, 1 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA06 - ALT1 - ESAI_TX2_RX3 - IOMUXC_ESAI_IPP_IND_SDO2_SDI3_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 20), 2, 0x7C0, 2 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA06 - ALT2 - I2C4_SCL - IOMUXC_I2C4_IPP_SCL_IN_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 20), 3, 0x7D0, 0 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA06 - ALT3 - KPP_COL7 - IOMUXC_KPP_IPP_IND_COL_SELECT_INPUT_7
        { IMX_MAKE_PIN_1(1, 20), 4, 0x854, 0 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA06 - ALT4 - UART6_RTS_B - IOMUXC_UART6_IPP_UART_RTS_B_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 21), 0, 0x6C4, 0 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA07 - ALT0 - CSI1_DATA09 - IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_9
        { IMX_MAKE_PIN_1(1, 21), 1, 0x79C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA07 - ALT1 - ESAI_TX3_RX2 - IOMUXC_ESAI_IPP_IND_SDO3_SDI2_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 21), 2, 0x7C4, 2 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA07 - ALT2 - I2C4_SDA - IOMUXC_I2C4_IPP_SDA_IN_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 21), 3, 0x7DC, 0 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA07 - ALT3 - KPP_ROW7 - IOMUXC_KPP_IPP_IND_ROW_SELECT_INPUT_7
//        { IMX_MAKE_PIN_1(1, 21), 4, 0x854, 1 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA07 - ALT4 - UART6_CTS_B - IOMUXC_UART6_IPP_UART_RTS_B_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 22), 0, 0x700, 0 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_HSYNC - ALT0 - CSI1_HSYNC - IOMUXC_CSI1_IPP_CSI_HSYNC_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 22), 1, 0x790, 1 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_HSYNC - ALT1 - ESAI_TX0 - IOMUXC_ESAI_IPP_IND_SDO0_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 22), 2, 0x678, 1 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_HSYNC - ALT2 - AUD6_TXD - IOMUXC_AUDMUX_P6_INPUT_DB_AMX_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 22), 3, 0x844, 2 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_HSYNC - ALT3 - UART4_RTS_B - IOMUXC_UART4_IPP_UART_RTS_B_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 23), 1, 0x784, 1 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_MCLK - ALT1 - ESAI_TX_HF_CLK - IOMUXC_ESAI_IPP_IND_HCKT_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 23), 3, 0x848, 2 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_MCLK - ALT3 - UART4_RX_DATA - IOMUXC_UART4_IPP_UART_RXD_MUX_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 23), 7, 0x70C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_MCLK - ALT7 - CSI1_FIELD - IOMUXC_CSI1_TVDECODER_IN_FIELD_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 24), 0, 0x704, 0 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_PIXCLK - ALT0 - CSI1_PIXCLK - IOMUXC_CSI1_IPP_CSI_PIXCLK_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 24), 1, 0x780, 1 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_PIXCLK - ALT1 - ESAI_RX_HF_CLK - IOMUXC_ESAI_IPP_IND_HCKR_SELECT_INPUT
//        { IMX_MAKE_PIN_1(1, 24), 3, 0x848, 3 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_PIXCLK - ALT3 - UART4_TX_DATA - IOMUXC_UART4_IPP_UART_RXD_MUX_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 24), 7, 0x784, 2 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_PIXCLK - ALT7 - ESAI_TX_HF_CLK - IOMUXC_ESAI_IPP_IND_HCKT_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 25), 0, 0x708, 0 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_VSYNC - ALT0 - CSI1_VSYNC - IOMUXC_CSI1_IPP_CSI_VSYNC_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 25), 1, 0x7A4, 1 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_VSYNC - ALT1 - ESAI_TX5_RX0 - IOMUXC_ESAI_IPP_IND_SDO5_SDI0_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 25), 2, 0x674, 1 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_VSYNC - ALT2 - AUD6_RXD - IOMUXC_AUDMUX_P6_INPUT_DA_AMX_SELECT_INPUT
//        { IMX_MAKE_PIN_1(1, 25), 3, 0x844, 3 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_VSYNC - ALT3 - UART4_CTS_B - IOMUXC_UART4_IPP_UART_RTS_B_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 25), 7, 0x7F8, 0 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_VSYNC - ALT7 - SAI1_RX_DATA0 - IOMUXC_SAI1_IPP_IND_SAI_RXDATA_SELECT_INPUT_0

        { IMX_MAKE_PIN_1(2, 0), 2, 0x654, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_COL - ALT2 - AUD4_TXC - IOMUXC_AUDMUX_P4_INPUT_TXCLK_AMX_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 0), 4, 0x828, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_COL - ALT4 - SPDIF_EXT_CLK - IOMUXC_SPDIF_TX_CLK2_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 1), 1, 0x770, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_CRS - ALT1 - ENET2_MDIO - IOMUXC_ENET2_IPP_IND_MAC0_MDIO_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 1), 2, 0x648, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_CRS - ALT2 - AUD4_TXD - IOMUXC_AUDMUX_P4_INPUT_DB_AMX_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 2), 2, 0x638, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_MDC - ALT2 - AUD3_RXFS - IOMUXC_AUDMUX_P3_INPUT_RXFS_AMX_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 3), 0, 0x764, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_MDIO - ALT0 - ENET1_MDIO - IOMUXC_ENET1_IPP_IND_MAC0_MDIO_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 3), 1, 0x770, 2 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_MDIO - ALT1 - ENET2_MDIO - IOMUXC_ENET2_IPP_IND_MAC0_MDIO_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 3), 6, 0x860, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_MDIO - ALT6 - USB_OTG1_OC - IOMUXC_USB_IPP_IND_OTG_OC_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 4), 0, 0x768, 0 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_RX_CLK - ALT0 - ENET1_RX_CLK - IOMUXC_ENET1_IPP_IND_MAC0_RXCLK_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 4), 2, 0x658, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_RX_CLK - ALT2 - AUD4_TXFS - IOMUXC_AUDMUX_P4_INPUT_TXFS_AMX_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 5), 1, 0x760, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_TX_CLK - ALT1 - ENET1_REF_CLK1 - IOMUXC_ENET1_IPG_CLK_RMII_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 5), 2, 0x644, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_TX_CLK - ALT2 - AUD4_RXD - IOMUXC_AUDMUX_P4_INPUT_DA_AMX_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 6), 2, 0x64C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ENET2_COL - ALT2 - AUD4_RXC - IOMUXC_AUDMUX_P4_INPUT_RXCLK_AMX_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 6), 3, 0x830, 2 }, // IOMUXC_SW_MUX_CTL_PAD_ENET2_COL - ALT3 - UART1_RX_DATA - IOMUXC_UART1_IPP_UART_RXD_MUX_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 6), 4, 0x824, 3 }, // IOMUXC_SW_MUX_CTL_PAD_ENET2_COL - ALT4 - SPDIF_IN - IOMUXC_SPDIF_SPDIF_IN1_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 6), 6, 0x624, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ENET2_COL - ALT6 - USB_OTG1_ID - IOMUXC_ANATOP_USB_OTG_ID_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 7), 1, 0x764, 2 }, // IOMUXC_SW_MUX_CTL_PAD_ENET2_CRS - ALT1 - ENET1_MDIO - IOMUXC_ENET1_IPP_IND_MAC0_MDIO_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 7), 2, 0x650, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ENET2_CRS - ALT2 - AUD4_RXFS - IOMUXC_AUDMUX_P4_INPUT_RXFS_AMX_SELECT_INPUT
//        { IMX_MAKE_PIN_1(2, 7), 3, 0x830, 3 }, // IOMUXC_SW_MUX_CTL_PAD_ENET2_CRS - ALT3 - UART1_TX_DATA - IOMUXC_UART1_IPP_UART_RXD_MUX_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 7), 4, 0x7F0, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ENET2_CRS - ALT4 - MLB_SIG - IOMUXC_MLB_MLB_SIG_IN_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 7), 6, 0x628, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ENET2_CRS - ALT6 - USB_OTG2_ID - IOMUXC_ANATOP_USB_UH1_ID_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 8), 0, 0x774, 0 }, // IOMUXC_SW_MUX_CTL_PAD_ENET2_RX_CLK - ALT0 - ENET2_RX_CLK - IOMUXC_ENET2_IPP_IND_MAC0_RXCLK_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 8), 2, 0x7B8, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ENET2_RX_CLK - ALT2 - I2C3_SCL - IOMUXC_I2C3_IPP_SCL_IN_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 8), 3, 0x82C, 2 }, // IOMUXC_SW_MUX_CTL_PAD_ENET2_RX_CLK - ALT3 - UART1_RTS_B - IOMUXC_UART1_IPP_UART_RTS_B_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 8), 4, 0x7EC, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ENET2_RX_CLK - ALT4 - MLB_DATA - IOMUXC_MLB_MLB_DATA_IN_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 8), 6, 0x85C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ENET2_RX_CLK - ALT6 - USB_OTG2_OC - IOMUXC_USB_IPP_IND_OTG2_OC_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 9), 1, 0x76C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ENET2_TX_CLK - ALT1 - ENET2_REF_CLK2 - IOMUXC_ENET2_IPG_CLK_RMII_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 9), 2, 0x7BC, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ENET2_TX_CLK - ALT2 - I2C3_SDA - IOMUXC_I2C3_IPP_SDA_IN_SELECT_INPUT
//        { IMX_MAKE_PIN_1(2, 9), 3, 0x82C, 3 }, // IOMUXC_SW_MUX_CTL_PAD_ENET2_TX_CLK - ALT3 - UART1_CTS_B - IOMUXC_UART1_IPP_UART_RTS_B_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 9), 4, 0x7E8, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ENET2_TX_CLK - ALT4 - MLB_CLK - IOMUXC_MLB_MLB_CLK_IN_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 10), 2, 0x854, 2 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_COL0 - ALT2 - UART6_RTS_B - IOMUXC_UART6_IPP_UART_RTS_B_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 10), 3, 0x710, 0 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_COL0 - ALT3 - ECSPI1_SCLK - IOMUXC_ECSPI1_IPP_CSPI_CLK_IN_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 10), 4, 0x66C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_COL0 - ALT4 - AUD5_TXC - IOMUXC_AUDMUX_P5_INPUT_TXCLK_AMX_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 10), 6, 0x820, 1 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_COL0 - ALT6 - SDMA_EXT_EVENT1 - IOMUXC_SDMA_EVENTS_SELECT_INPUT_15
        { IMX_MAKE_PIN_1(2, 10), 7, 0x814, 0 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_COL0 - ALT7 - SAI2_TX_BCLK - IOMUXC_SAI2_IPP_IND_SAI_TXBCLK_SELECT_INPUT

//        { IMX_MAKE_PIN_1(2, 11), 2, 0x858, 2 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_COL1 - ALT2 - UART6_TX_DATA - IOMUXC_UART6_IPP_UART_RXD_MUX_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 11), 3, 0x714, 0 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_COL1 - ALT3 - ECSPI1_MISO - IOMUXC_ECSPI1_IPP_IND_MISO_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 11), 4, 0x670, 0 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_COL1 - ALT4 - AUD5_TXFS - IOMUXC_AUDMUX_P5_INPUT_TXFS_AMX_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 11), 7, 0x818, 0 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_COL1 - ALT7 - SAI2_TX_SYNC - IOMUXC_SAI2_IPP_IND_SAI_TXSYNC_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 12), 1, 0x874, 1 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_COL2 - ALT1 - SD4_CD_B - IOMUXC_USDHC4_IPP_CARD_DET_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 12), 2, 0x84C, 2 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_COL2 - ALT2 - UART5_RTS_B - IOMUXC_UART5_IPP_UART_RTS_B_SELECT_INPUT

//        { IMX_MAKE_PIN_1(2, 13), 2, 0x850, 2 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_COL3 - ALT2 - UART5_TX_DATA - IOMUXC_UART5_IPP_UART_RXD_MUX_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 14), 2, 0x7B8, 2 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_COL4 - ALT2 - I2C3_SCL - IOMUXC_I2C3_IPP_SCL_IN_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 14), 4, 0x664, 0 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_COL4 - ALT4 - AUD5_RXC - IOMUXC_AUDMUX_P5_INPUT_RXCLK_AMX_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 14), 7, 0x808, 0 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_COL4 - ALT7 - SAI2_RX_BCLK - IOMUXC_SAI2_IPP_IND_SAI_RXBCLK_SELECT_INPUT

//        { IMX_MAKE_PIN_1(2, 15), 2, 0x854, 3 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_ROW0 - ALT2 - UART6_CTS_B - IOMUXC_UART6_IPP_UART_RTS_B_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 15), 3, 0x718, 0 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_ROW0 - ALT3 - ECSPI1_MOSI - IOMUXC_ECSPI1_IPP_IND_MOSI_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 15), 4, 0x660, 0 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_ROW0 - ALT4 - AUD5_TXD - IOMUXC_AUDMUX_P5_INPUT_DB_AMX_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 15), 6, 0x81C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_ROW0 - ALT6 - SDMA_EXT_EVENT0 - IOMUXC_SDMA_EVENTS_SELECT_INPUT_14

        { IMX_MAKE_PIN_1(2, 16), 2, 0x858, 3 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_ROW1 - ALT2 - UART6_RX_DATA - IOMUXC_UART6_IPP_UART_RXD_MUX_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 16), 3, 0x71C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_ROW1 - ALT3 - ECSPI1_SS0 - IOMUXC_ECSPI1_IPP_IND_SS_B_SELECT_INPUT_0
        { IMX_MAKE_PIN_1(2, 16), 4, 0x65C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_ROW1 - ALT4 - AUD5_RXD - IOMUXC_AUDMUX_P5_INPUT_DA_AMX_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 16), 7, 0x80C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_ROW1 - ALT7 - SAI2_RX_DATA0 - IOMUXC_SAI2_IPP_IND_SAI_RXDATA_SELECT_INPUT_0

//        { IMX_MAKE_PIN_1(2, 17), 2, 0x84C, 3 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_ROW2 - ALT2 - UART5_CTS_B - IOMUXC_UART5_IPP_UART_RTS_B_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 17), 3, 0x68C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_ROW2 - ALT3 - CAN1_RX - IOMUXC_CAN1_IPP_IND_CANRX_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 18), 2, 0x850, 3 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_ROW3 - ALT2 - UART5_RX_DATA - IOMUXC_UART5_IPP_UART_RXD_MUX_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 18), 3, 0x690, 1 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_ROW3 - ALT3 - CAN2_RX - IOMUXC_CAN2_IPP_IND_CANRX_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 19), 1, 0x770, 3 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_ROW4 - ALT1 - ENET2_MDIO - IOMUXC_ENET2_IPP_IND_MAC0_MDIO_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 19), 2, 0x7BC, 2 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_ROW4 - ALT2 - I2C3_SDA - IOMUXC_I2C3_IPP_SDA_IN_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 19), 4, 0x668, 0 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_ROW4 - ALT4 - AUD5_RXFS - IOMUXC_AUDMUX_P5_INPUT_RXFS_AMX_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 19), 7, 0x810, 0 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_ROW4 - ALT7 - SAI2_RX_SYNC - IOMUXC_SAI2_IPP_IND_SAI_RXSYNC_SELECT_INPUT

        { IMX_MAKE_PIN_1(3, 0), 2, 0x634, 1 }, // IOMUXC_SW_MUX_CTL_PAD_LCD1_CLK - ALT2 - AUD3_RXC - IOMUXC_AUDMUX_P3_INPUT_RXCLK_AMX_SELECT_INPUT
        { IMX_MAKE_PIN_1(3, 0), 4, 0x6DC, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD1_CLK - ALT4 - CSI1_DATA16 - IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_16
        { IMX_MAKE_PIN_1(3, 0), 6, 0x868, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD1_CLK - ALT6 - SD1_WP - IOMUXC_USDHC1_IPP_WP_ON_SELECT_INPUT

        { IMX_MAKE_PIN_1(3, 1), 4, 0x6EC, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA00 - ALT4 - CSI1_DATA20 - IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_20

        { IMX_MAKE_PIN_1(3, 2), 4, 0x6F0, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA01 - ALT4 - CSI1_DATA21 - IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_21

        { IMX_MAKE_PIN_1(3, 3), 4, 0x6F4, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA02 - ALT4 - CSI1_DATA22 - IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_22

        { IMX_MAKE_PIN_1(3, 4), 4, 0x6F8, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA03 - ALT4 - CSI1_DATA23 - IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_23

        { IMX_MAKE_PIN_1(3, 5), 4, 0x708, 1 }, // IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA04 - ALT4 - CSI1_VSYNC - IOMUXC_CSI1_IPP_CSI_VSYNC_SELECT_INPUT

        { IMX_MAKE_PIN_1(3, 6), 4, 0x700, 1 }, // IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA05 - ALT4 - CSI1_HSYNC - IOMUXC_CSI1_IPP_CSI_HSYNC_SELECT_INPUT

        { IMX_MAKE_PIN_1(3, 7), 4, 0x704, 1 }, // IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA06 - ALT4 - CSI1_PIXCLK - IOMUXC_CSI1_IPP_CSI_PIXCLK_SELECT_INPUT

        { IMX_MAKE_PIN_1(3, 9), 4, 0x6C4, 1 }, // IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA08 - ALT4 - CSI1_DATA09 - IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_9

        { IMX_MAKE_PIN_1(3, 10), 4, 0x6C0, 1 }, // IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA09 - ALT4 - CSI1_DATA08 - IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_8

        { IMX_MAKE_PIN_1(3, 11), 4, 0x6BC, 1 }, // IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA10 - ALT4 - CSI1_DATA07 - IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_7

        { IMX_MAKE_PIN_1(3, 12), 4, 0x6B8, 1 }, // IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA11 - ALT4 - CSI1_DATA06 - IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_6

        { IMX_MAKE_PIN_1(3, 13), 4, 0x6B4, 1 }, // IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA12 - ALT4 - CSI1_DATA05 - IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_5

        { IMX_MAKE_PIN_1(3, 14), 4, 0x6B0, 1 }, // IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA13 - ALT4 - CSI1_DATA04 - IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_4

        { IMX_MAKE_PIN_1(3, 15), 4, 0x6AC, 1 }, // IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA14 - ALT4 - CSI1_DATA03 - IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_3

        { IMX_MAKE_PIN_1(3, 16), 4, 0x6A8, 1 }, // IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA15 - ALT4 - CSI1_DATA02 - IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_2

        { IMX_MAKE_PIN_1(3, 17), 4, 0x6A4, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA16 - ALT4 - CSI1_DATA01 - IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_1

        { IMX_MAKE_PIN_1(3, 18), 4, 0x6A0, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA17 - ALT4 - CSI1_DATA00 - IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_0

        { IMX_MAKE_PIN_1(3, 19), 4, 0x6D8, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA18 - ALT4 - CSI1_DATA15 - IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_15

        { IMX_MAKE_PIN_1(3, 20), 4, 0x6D4, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA19 - ALT4 - CSI1_DATA14 - IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_14

        { IMX_MAKE_PIN_1(3, 21), 4, 0x6D0, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA20 - ALT4 - CSI1_DATA13 - IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_13

        { IMX_MAKE_PIN_1(3, 22), 4, 0x6CC, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA21 - ALT4 - CSI1_DATA12 - IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_12

        { IMX_MAKE_PIN_1(3, 23), 4, 0x6C8, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA22 - ALT4 - CSI1_DATA11 - IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_11

        { IMX_MAKE_PIN_1(3, 24), 4, 0x6FC, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA23 - ALT4 - CSI1_DATA10 - IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_10

        { IMX_MAKE_PIN_1(3, 25), 2, 0x63C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_LCD1_ENABLE - ALT2 - AUD3_TXC - IOMUXC_AUDMUX_P3_INPUT_TXCLK_AMX_SELECT_INPUT
        { IMX_MAKE_PIN_1(3, 25), 4, 0x6E0, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD1_ENABLE - ALT4 - CSI1_DATA17 - IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_17
        { IMX_MAKE_PIN_1(3, 25), 6, 0x864, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD1_ENABLE - ALT6 - SD1_CD_B - IOMUXC_USDHC1_IPP_CARD_DET_SELECT_INPUT

        { IMX_MAKE_PIN_1(3, 26), 0, 0x7E0, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD1_HSYNC - ALT0 - LCD1_HSYNC - IOMUXC_LCD1_BUSY_SELECT_INPUT
        { IMX_MAKE_PIN_1(3, 26), 2, 0x630, 1 }, // IOMUXC_SW_MUX_CTL_PAD_LCD1_HSYNC - ALT2 - AUD3_TXD - IOMUXC_AUDMUX_P3_INPUT_DB_AMX_SELECT_INPUT
        { IMX_MAKE_PIN_1(3, 26), 4, 0x6E4, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD1_HSYNC - ALT4 - CSI1_DATA18 - IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_18
        { IMX_MAKE_PIN_1(3, 26), 6, 0x870, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD1_HSYNC - ALT6 - SD2_WP - IOMUXC_USDHC2_IPP_WP_ON_SELECT_INPUT

        { IMX_MAKE_PIN_1(3, 27), 2, 0x62C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_LCD1_RESET - ALT2 - AUD3_RXD - IOMUXC_AUDMUX_P3_INPUT_DA_AMX_SELECT_INPUT
        { IMX_MAKE_PIN_1(3, 27), 6, 0x69C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD1_RESET - ALT6 - CCM_PMIC_READY - IOMUXC_CCM_PMIC_VFUNCIONAL_READY_SELECT_INPUT

        { IMX_MAKE_PIN_1(3, 28), 1, 0x7E0, 1 }, // IOMUXC_SW_MUX_CTL_PAD_LCD1_VSYNC - ALT1 - LCD1_BUSY - IOMUXC_LCD1_BUSY_SELECT_INPUT
        { IMX_MAKE_PIN_1(3, 28), 2, 0x640, 1 }, // IOMUXC_SW_MUX_CTL_PAD_LCD1_VSYNC - ALT2 - AUD3_TXFS - IOMUXC_AUDMUX_P3_INPUT_TXFS_AMX_SELECT_INPUT
        { IMX_MAKE_PIN_1(3, 28), 4, 0x6E8, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD1_VSYNC - ALT4 - CSI1_DATA19 - IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_19
        { IMX_MAKE_PIN_1(3, 28), 6, 0x86C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD1_VSYNC - ALT6 - SD2_CD_B - IOMUXC_USDHC2_IPP_CARD_DET_SELECT_INPUT

        { IMX_MAKE_PIN_1(4, 0), 1, 0x7BC, 0 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_ALE - ALT1 - I2C3_SDA - IOMUXC_I2C3_IPP_SDA_IN_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 0), 3, 0x72C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_ALE - ALT3 - ECSPI2_SS0 - IOMUXC_ECSPI2_IPP_IND_SS_B_SELECT_INPUT_0
        { IMX_MAKE_PIN_1(4, 0), 4, 0x79C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_ALE - ALT4 - ESAI_TX3_RX2 - IOMUXC_ESAI_IPP_IND_SDO3_SDI2_SELECT_INPUT

        { IMX_MAKE_PIN_1(4, 1), 3, 0x654, 0 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_CE0_B - ALT3 - AUD4_TXC - IOMUXC_AUDMUX_P4_INPUT_TXCLK_AMX_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 1), 4, 0x78C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_CE0_B - ALT4 - ESAI_TX_CLK - IOMUXC_ESAI_IPP_IND_SCKT_SELECT_INPUT

        { IMX_MAKE_PIN_1(4, 2), 3, 0x648, 0 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_CE1_B - ALT3 - AUD4_TXD - IOMUXC_AUDMUX_P4_INPUT_DB_AMX_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 2), 4, 0x790, 0 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_CE1_B - ALT4 - ESAI_TX0 - IOMUXC_ESAI_IPP_IND_SDO0_SELECT_INPUT

        { IMX_MAKE_PIN_1(4, 3), 1, 0x7B8, 0 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_CLE - ALT1 - I2C3_SCL - IOMUXC_I2C3_IPP_SCL_IN_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 3), 3, 0x720, 0 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_CLE - ALT3 - ECSPI2_SCLK - IOMUXC_ECSPI2_IPP_CSPI_CLK_IN_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 3), 4, 0x798, 0 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_CLE - ALT4 - ESAI_TX2_RX3 - IOMUXC_ESAI_IPP_IND_SDO2_SDI3_SELECT_INPUT

        { IMX_MAKE_PIN_1(4, 4), 3, 0x754, 0 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_DATA00 - ALT3 - ECSPI5_MISO - IOMUXC_ECSPI5_IPP_IND_MISO_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 4), 4, 0x788, 0 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_DATA00 - ALT4 - ESAI_RX_CLK - IOMUXC_ESAI_IPP_IND_SCKR_SELECT_INPUT

        { IMX_MAKE_PIN_1(4, 5), 3, 0x758, 0 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_DATA01 - ALT3 - ECSPI5_MOSI - IOMUXC_ECSPI5_IPP_IND_MOSI_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 5), 4, 0x778, 0 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_DATA01 - ALT4 - ESAI_RX_FS - IOMUXC_ESAI_IPP_IND_FSR_SELECT_INPUT

        { IMX_MAKE_PIN_1(4, 6), 3, 0x750, 0 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_DATA02 - ALT3 - ECSPI5_SCLK - IOMUXC_ECSPI5_IPP_CSPI_CLK_IN_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 6), 4, 0x784, 0 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_DATA02 - ALT4 - ESAI_TX_HF_CLK - IOMUXC_ESAI_IPP_IND_HCKT_SELECT_INPUT

        { IMX_MAKE_PIN_1(4, 7), 3, 0x75C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_DATA03 - ALT3 - ECSPI5_SS0 - IOMUXC_ECSPI5_IPP_IND_SS_B_SELECT_INPUT_0
        { IMX_MAKE_PIN_1(4, 7), 4, 0x780, 0 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_DATA03 - ALT4 - ESAI_RX_HF_CLK - IOMUXC_ESAI_IPP_IND_HCKR_SELECT_INPUT

        { IMX_MAKE_PIN_1(4, 8), 3, 0x83C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_DATA04 - ALT3 - UART3_RTS_B - IOMUXC_UART3_IPP_UART_RTS_B_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 8), 4, 0x650, 0 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_DATA04 - ALT4 - AUD4_RXFS - IOMUXC_AUDMUX_P4_INPUT_RXFS_AMX_SELECT_INPUT

//        { IMX_MAKE_PIN_1(4, 9), 3, 0x83C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_DATA05 - ALT3 - UART3_CTS_B - IOMUXC_UART3_IPP_UART_RTS_B_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 9), 4, 0x64C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_DATA05 - ALT4 - AUD4_RXC - IOMUXC_AUDMUX_P4_INPUT_RXCLK_AMX_SELECT_INPUT

        { IMX_MAKE_PIN_1(4, 10), 3, 0x840, 0 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_DATA06 - ALT3 - UART3_RX_DATA - IOMUXC_UART3_IPP_UART_RXD_MUX_SELECT_INPUT

//        { IMX_MAKE_PIN_1(4, 11), 3, 0x840, 1 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_DATA07 - ALT3 - UART3_TX_DATA - IOMUXC_UART3_IPP_UART_RXD_MUX_SELECT_INPUT

        { IMX_MAKE_PIN_1(4, 12), 3, 0x658, 0 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_RE_B - ALT3 - AUD4_TXFS - IOMUXC_AUDMUX_P4_INPUT_TXFS_AMX_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 12), 4, 0x77C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_RE_B - ALT4 - ESAI_TX_FS - IOMUXC_ESAI_IPP_IND_FST_SELECT_INPUT

        { IMX_MAKE_PIN_1(4, 13), 3, 0x724, 0 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_READY_B - ALT3 - ECSPI2_MISO - IOMUXC_ECSPI2_IPP_IND_MISO_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 13), 4, 0x794, 0 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_READY_B - ALT4 - ESAI_TX1 - IOMUXC_ESAI_IPP_IND_SDO1_SELECT_INPUT

        { IMX_MAKE_PIN_1(4, 14), 3, 0x644, 0 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_WE_B - ALT3 - AUD4_RXD - IOMUXC_AUDMUX_P4_INPUT_DA_AMX_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 14), 4, 0x7A4, 0 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_WE_B - ALT4 - ESAI_TX5_RX0 - IOMUXC_ESAI_IPP_IND_SDO5_SDI0_SELECT_INPUT

        { IMX_MAKE_PIN_1(4, 15), 3, 0x728, 0 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_WP_B - ALT3 - ECSPI2_MOSI - IOMUXC_ECSPI2_IPP_IND_MOSI_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 15), 4, 0x7A0, 0 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_WP_B - ALT4 - ESAI_TX4_RX1 - IOMUXC_ESAI_IPP_IND_SDO4_SDI1_SELECT_INPUT

        { IMX_MAKE_PIN_1(4, 16), 1, 0x85C, 2 }, // IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA0 - ALT1 - USB_OTG2_OC - IOMUXC_USB_IPP_IND_OTG2_OC_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 16), 2, 0x718, 1 }, // IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA0 - ALT2 - ECSPI1_MOSI - IOMUXC_ECSPI1_IPP_IND_MOSI_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 16), 3, 0x7A0, 2 }, // IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA0 - ALT3 - ESAI_TX4_RX1 - IOMUXC_ESAI_IPP_IND_SDO4_SDI1_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 16), 4, 0x6D4, 1 }, // IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA0 - ALT4 - CSI1_DATA14 - IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_14

        { IMX_MAKE_PIN_1(4, 17), 1, 0x624, 2 }, // IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA1 - ALT1 - USB_OTG1_ID - IOMUXC_ANATOP_USB_OTG_ID_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 17), 2, 0x714, 1 }, // IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA1 - ALT2 - ECSPI1_MISO - IOMUXC_ECSPI1_IPP_IND_MISO_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 17), 3, 0x794, 2 }, // IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA1 - ALT3 - ESAI_TX1 - IOMUXC_ESAI_IPP_IND_SDO1_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 17), 4, 0x6D0, 1 }, // IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA1 - ALT4 - CSI1_DATA13 - IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_13

        { IMX_MAKE_PIN_1(4, 18), 3, 0x78C, 2 }, // IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA2 - ALT3 - ESAI_TX_CLK - IOMUXC_ESAI_IPP_IND_SCKT_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 18), 4, 0x6CC, 1 }, // IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA2 - ALT4 - CSI1_DATA12 - IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_12

        { IMX_MAKE_PIN_1(4, 19), 1, 0x860, 2 }, // IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA3 - ALT1 - USB_OTG1_OC - IOMUXC_USB_IPP_IND_OTG_OC_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 19), 3, 0x790, 2 }, // IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA3 - ALT3 - ESAI_TX0 - IOMUXC_ESAI_IPP_IND_SDO0_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 19), 4, 0x6C8, 1 }, // IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA3 - ALT4 - CSI1_DATA11 - IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_11

        { IMX_MAKE_PIN_1(4, 20), 3, 0x758, 1 }, // IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DQS - ALT3 - ECSPI5_MOSI - IOMUXC_ECSPI5_IPP_IND_MOSI_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 20), 4, 0x6D8, 1 }, // IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DQS - ALT4 - CSI1_DATA15 - IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_15

        { IMX_MAKE_PIN_1(4, 21), 1, 0x628, 2 }, // IOMUXC_SW_MUX_CTL_PAD_QSPI1A_SCLK - ALT1 - USB_OTG2_ID - IOMUXC_ANATOP_USB_UH1_ID_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 21), 2, 0x710, 1 }, // IOMUXC_SW_MUX_CTL_PAD_QSPI1A_SCLK - ALT2 - ECSPI1_SCLK - IOMUXC_ECSPI1_IPP_CSPI_CLK_IN_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 21), 3, 0x798, 2 }, // IOMUXC_SW_MUX_CTL_PAD_QSPI1A_SCLK - ALT3 - ESAI_TX2_RX3 - IOMUXC_ESAI_IPP_IND_SDO2_SDI3_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 21), 4, 0x6A4, 1 }, // IOMUXC_SW_MUX_CTL_PAD_QSPI1A_SCLK - ALT4 - CSI1_DATA01 - IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_1

        { IMX_MAKE_PIN_1(4, 22), 2, 0x71C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_QSPI1A_SS0_B - ALT2 - ECSPI1_SS0 - IOMUXC_ECSPI1_IPP_IND_SS_B_SELECT_INPUT_0
        { IMX_MAKE_PIN_1(4, 22), 3, 0x79C, 2 }, // IOMUXC_SW_MUX_CTL_PAD_QSPI1A_SS0_B - ALT3 - ESAI_TX3_RX2 - IOMUXC_ESAI_IPP_IND_SDO3_SDI2_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 22), 4, 0x6A0, 1 }, // IOMUXC_SW_MUX_CTL_PAD_QSPI1A_SS0_B - ALT4 - CSI1_DATA00 - IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_0

        { IMX_MAKE_PIN_1(4, 23), 1, 0x68C, 2 }, // IOMUXC_SW_MUX_CTL_PAD_QSPI1A_SS1_B - ALT1 - CAN1_RX - IOMUXC_CAN1_IPP_IND_CANRX_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 23), 3, 0x754, 1 }, // IOMUXC_SW_MUX_CTL_PAD_QSPI1A_SS1_B - ALT3 - ECSPI5_MISO - IOMUXC_ECSPI5_IPP_IND_MISO_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 23), 4, 0x6FC, 1 }, // IOMUXC_SW_MUX_CTL_PAD_QSPI1A_SS1_B - ALT4 - CSI1_DATA10 - IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_10

//        { IMX_MAKE_PIN_1(4, 24), 1, 0x83C, 4 }, // IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA0 - ALT1 - UART3_CTS_B - IOMUXC_UART3_IPP_UART_RTS_B_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 24), 2, 0x738, 1 }, // IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA0 - ALT2 - ECSPI3_MOSI - IOMUXC_ECSPI3_IPP_IND_MOSI_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 24), 3, 0x778, 2 }, // IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA0 - ALT3 - ESAI_RX_FS - IOMUXC_ESAI_IPP_IND_FSR_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 24), 4, 0x6F4, 1 }, // IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA0 - ALT4 - CSI1_DATA22 - IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_22

        { IMX_MAKE_PIN_1(4, 25), 1, 0x83C, 5 }, // IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA1 - ALT1 - UART3_RTS_B - IOMUXC_UART3_IPP_UART_RTS_B_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 25), 2, 0x734, 1 }, // IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA1 - ALT2 - ECSPI3_MISO - IOMUXC_ECSPI3_IPP_IND_MISO_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 25), 3, 0x788, 2 }, // IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA1 - ALT3 - ESAI_RX_CLK - IOMUXC_ESAI_IPP_IND_SCKR_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 25), 4, 0x6F0, 1 }, // IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA1 - ALT4 - CSI1_DATA21 - IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_21

        { IMX_MAKE_PIN_1(4, 26), 1, 0x7B4, 2 }, // IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA2 - ALT1 - I2C2_SDA - IOMUXC_I2C2_IPP_SDA_IN_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 26), 3, 0x7A4, 2 }, // IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA2 - ALT3 - ESAI_TX5_RX0 - IOMUXC_ESAI_IPP_IND_SDO5_SDI0_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 26), 4, 0x6EC, 1 }, // IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA2 - ALT4 - CSI1_DATA20 - IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_20

        { IMX_MAKE_PIN_1(4, 27), 1, 0x7B0, 2 }, // IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA3 - ALT1 - I2C2_SCL - IOMUXC_I2C2_IPP_SCL_IN_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 27), 3, 0x77C, 2 }, // IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA3 - ALT3 - ESAI_TX_FS - IOMUXC_ESAI_IPP_IND_FST_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 27), 4, 0x6E8, 1 }, // IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA3 - ALT4 - CSI1_DATA19 - IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_19

        { IMX_MAKE_PIN_1(4, 28), 3, 0x75C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DQS - ALT3 - ECSPI5_SS0 - IOMUXC_ECSPI5_IPP_IND_SS_B_SELECT_INPUT_0
        { IMX_MAKE_PIN_1(4, 28), 4, 0x6F8, 1 }, // IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DQS - ALT4 - CSI1_DATA23 - IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_23

        { IMX_MAKE_PIN_1(4, 29), 1, 0x840, 4 }, // IOMUXC_SW_MUX_CTL_PAD_QSPI1B_SCLK - ALT1 - UART3_RX_DATA - IOMUXC_UART3_IPP_UART_RXD_MUX_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 29), 2, 0x730, 1 }, // IOMUXC_SW_MUX_CTL_PAD_QSPI1B_SCLK - ALT2 - ECSPI3_SCLK - IOMUXC_ECSPI3_IPP_CSPI_CLK_IN_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 29), 3, 0x780, 2 }, // IOMUXC_SW_MUX_CTL_PAD_QSPI1B_SCLK - ALT3 - ESAI_RX_HF_CLK - IOMUXC_ESAI_IPP_IND_HCKR_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 29), 4, 0x6DC, 1 }, // IOMUXC_SW_MUX_CTL_PAD_QSPI1B_SCLK - ALT4 - CSI1_DATA16 - IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_16

//        { IMX_MAKE_PIN_1(4, 30), 1, 0x840, 5 }, // IOMUXC_SW_MUX_CTL_PAD_QSPI1B_SS0_B - ALT1 - UART3_TX_DATA - IOMUXC_UART3_IPP_UART_RXD_MUX_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 30), 2, 0x73C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_QSPI1B_SS0_B - ALT2 - ECSPI3_SS0 - IOMUXC_ECSPI3_IPP_IND_SS_B_SELECT_INPUT_0
        { IMX_MAKE_PIN_1(4, 30), 3, 0x784, 3 }, // IOMUXC_SW_MUX_CTL_PAD_QSPI1B_SS0_B - ALT3 - ESAI_TX_HF_CLK - IOMUXC_ESAI_IPP_IND_HCKT_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 30), 4, 0x6E0, 1 }, // IOMUXC_SW_MUX_CTL_PAD_QSPI1B_SS0_B - ALT4 - CSI1_DATA17 - IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_17

        { IMX_MAKE_PIN_1(4, 31), 1, 0x690, 2 }, // IOMUXC_SW_MUX_CTL_PAD_QSPI1B_SS1_B - ALT1 - CAN2_RX - IOMUXC_CAN2_IPP_IND_CANRX_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 31), 3, 0x750, 1 }, // IOMUXC_SW_MUX_CTL_PAD_QSPI1B_SS1_B - ALT3 - ECSPI5_SCLK - IOMUXC_ECSPI5_IPP_CSPI_CLK_IN_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 31), 4, 0x6E4, 1 }, // IOMUXC_SW_MUX_CTL_PAD_QSPI1B_SS1_B - ALT4 - CSI1_DATA18 - IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_18

        { IMX_MAKE_PIN_1(5, 6), 2, 0x810, 1 }, // IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD0 - ALT2 - SAI2_RX_SYNC - IOMUXC_SAI2_IPP_IND_SAI_RXSYNC_SELECT_INPUT

        { IMX_MAKE_PIN_1(5, 7), 2, 0x808, 1 }, // IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD1 - ALT2 - SAI2_RX_BCLK - IOMUXC_SAI2_IPP_IND_SAI_RXBCLK_SELECT_INPUT

        { IMX_MAKE_PIN_1(5, 8), 2, 0x818, 1 }, // IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD2 - ALT2 - SAI2_TX_SYNC - IOMUXC_SAI2_IPP_IND_SAI_TXSYNC_SELECT_INPUT

        { IMX_MAKE_PIN_1(5, 9), 2, 0x814, 1 }, // IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD3 - ALT2 - SAI2_TX_BCLK - IOMUXC_SAI2_IPP_IND_SAI_TXBCLK_SELECT_INPUT

        { IMX_MAKE_PIN_1(5, 10), 2, 0x80C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_RGMII1_TX_CTL - ALT2 - SAI2_RX_DATA0 - IOMUXC_SAI2_IPP_IND_SAI_RXDATA_SELECT_INPUT_0

        { IMX_MAKE_PIN_1(5, 18), 2, 0x7FC, 1 }, // IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD0 - ALT2 - SAI1_RX_SYNC - IOMUXC_SAI1_IPP_IND_SAI_RXSYNC_SELECT_INPUT

        { IMX_MAKE_PIN_1(5, 19), 2, 0x7F4, 1 }, // IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD1 - ALT2 - SAI1_RX_BCLK - IOMUXC_SAI1_IPP_IND_SAI_RXBCLK_SELECT_INPUT

        { IMX_MAKE_PIN_1(5, 20), 2, 0x804, 1 }, // IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD2 - ALT2 - SAI1_TX_SYNC - IOMUXC_SAI1_IPP_IND_SAI_TXSYNC_SELECT_INPUT

        { IMX_MAKE_PIN_1(5, 21), 2, 0x800, 1 }, // IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD3 - ALT2 - SAI1_TX_BCLK - IOMUXC_SAI1_IPP_IND_SAI_TXBCLK_SELECT_INPUT

        { IMX_MAKE_PIN_1(5, 22), 2, 0x7F8, 1 }, // IOMUXC_SW_MUX_CTL_PAD_RGMII2_TX_CTL - ALT2 - SAI1_RX_DATA0 - IOMUXC_SAI1_IPP_IND_SAI_RXDATA_SELECT_INPUT_0

        { IMX_MAKE_PIN_1(6, 0), 1, 0x668, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD1_CLK - ALT1 - AUD5_RXFS - IOMUXC_AUDMUX_P5_INPUT_RXFS_AMX_SELECT_INPUT

        { IMX_MAKE_PIN_1(6, 1), 1, 0x664, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD1_CMD - ALT1 - AUD5_RXC - IOMUXC_AUDMUX_P5_INPUT_RXCLK_AMX_SELECT_INPUT

        { IMX_MAKE_PIN_1(6, 2), 1, 0x65C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD1_DATA0 - ALT1 - AUD5_RXD - IOMUXC_AUDMUX_P5_INPUT_DA_AMX_SELECT_INPUT
        { IMX_MAKE_PIN_1(6, 2), 4, 0x838, 2 }, // IOMUXC_SW_MUX_CTL_PAD_SD1_DATA0 - ALT4 - UART2_RX_DATA - IOMUXC_UART2_IPP_UART_RXD_MUX_SELECT_INPUT

        { IMX_MAKE_PIN_1(6, 3), 1, 0x66C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD1_DATA1 - ALT1 - AUD5_TXC - IOMUXC_AUDMUX_P5_INPUT_TXCLK_AMX_SELECT_INPUT
//        { IMX_MAKE_PIN_1(6, 3), 4, 0x838, 3 }, // IOMUXC_SW_MUX_CTL_PAD_SD1_DATA1 - ALT4 - UART2_TX_DATA - IOMUXC_UART2_IPP_UART_RXD_MUX_SELECT_INPUT

        { IMX_MAKE_PIN_1(6, 4), 1, 0x670, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD1_DATA2 - ALT1 - AUD5_TXFS - IOMUXC_AUDMUX_P5_INPUT_TXFS_AMX_SELECT_INPUT
//        { IMX_MAKE_PIN_1(6, 4), 4, 0x834, 2 }, // IOMUXC_SW_MUX_CTL_PAD_SD1_DATA2 - ALT4 - UART2_CTS_B - IOMUXC_UART2_IPP_UART_RTS_B_SELECT_INPUT

        { IMX_MAKE_PIN_1(6, 5), 1, 0x660, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD1_DATA3 - ALT1 - AUD5_TXD - IOMUXC_AUDMUX_P5_INPUT_DB_AMX_SELECT_INPUT
        { IMX_MAKE_PIN_1(6, 5), 2, 0x65C, 2 }, // IOMUXC_SW_MUX_CTL_PAD_SD1_DATA3 - ALT2 - AUD5_RXD - IOMUXC_AUDMUX_P5_INPUT_DA_AMX_SELECT_INPUT
        { IMX_MAKE_PIN_1(6, 5), 4, 0x834, 3 }, // IOMUXC_SW_MUX_CTL_PAD_SD1_DATA3 - ALT4 - UART2_RTS_B - IOMUXC_UART2_IPP_UART_RTS_B_SELECT_INPUT
        { IMX_MAKE_PIN_1(6, 5), 7, 0x69C, 2 }, // IOMUXC_SW_MUX_CTL_PAD_SD1_DATA3 - ALT7 - CCM_PMIC_READY - IOMUXC_CCM_PMIC_VFUNCIONAL_READY_SELECT_INPUT

        { IMX_MAKE_PIN_1(6, 6), 1, 0x680, 2 }, // IOMUXC_SW_MUX_CTL_PAD_SD2_CLK - ALT1 - AUD6_RXFS - IOMUXC_AUDMUX_P6_INPUT_RXFS_AMX_SELECT_INPUT
        { IMX_MAKE_PIN_1(6, 6), 2, 0x7C8, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD2_CLK - ALT2 - KPP_COL5 - IOMUXC_KPP_IPP_IND_COL_SELECT_INPUT_5
        { IMX_MAKE_PIN_1(6, 6), 3, 0x740, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD2_CLK - ALT3 - ECSPI4_SCLK - IOMUXC_ECSPI4_IPP_CSPI_CLK_IN_SELECT_INPUT
        { IMX_MAKE_PIN_1(6, 6), 4, 0x7F0, 2 }, // IOMUXC_SW_MUX_CTL_PAD_SD2_CLK - ALT4 - MLB_SIG - IOMUXC_MLB_MLB_SIG_IN_SELECT_INPUT

        { IMX_MAKE_PIN_1(6, 7), 1, 0x67C, 2 }, // IOMUXC_SW_MUX_CTL_PAD_SD2_CMD - ALT1 - AUD6_RXC - IOMUXC_AUDMUX_P6_INPUT_RXCLK_AMX_SELECT_INPUT
        { IMX_MAKE_PIN_1(6, 7), 2, 0x7D4, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD2_CMD - ALT2 - KPP_ROW5 - IOMUXC_KPP_IPP_IND_ROW_SELECT_INPUT_5
        { IMX_MAKE_PIN_1(6, 7), 3, 0x748, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD2_CMD - ALT3 - ECSPI4_MOSI - IOMUXC_ECSPI4_IPP_IND_MOSI_SELECT_INPUT
        { IMX_MAKE_PIN_1(6, 7), 4, 0x7E8, 2 }, // IOMUXC_SW_MUX_CTL_PAD_SD2_CMD - ALT4 - MLB_CLK - IOMUXC_MLB_MLB_CLK_IN_SELECT_INPUT

        { IMX_MAKE_PIN_1(6, 8), 1, 0x674, 2 }, // IOMUXC_SW_MUX_CTL_PAD_SD2_DATA0 - ALT1 - AUD6_RXD - IOMUXC_AUDMUX_P6_INPUT_DA_AMX_SELECT_INPUT
        { IMX_MAKE_PIN_1(6, 8), 2, 0x7DC, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD2_DATA0 - ALT2 - KPP_ROW7 - IOMUXC_KPP_IPP_IND_ROW_SELECT_INPUT_7
        { IMX_MAKE_PIN_1(6, 8), 4, 0x7C4, 3 }, // IOMUXC_SW_MUX_CTL_PAD_SD2_DATA0 - ALT4 - I2C4_SDA - IOMUXC_I2C4_IPP_SDA_IN_SELECT_INPUT
        { IMX_MAKE_PIN_1(6, 8), 7, 0x848, 4 }, // IOMUXC_SW_MUX_CTL_PAD_SD2_DATA0 - ALT7 - UART4_RX_DATA - IOMUXC_UART4_IPP_UART_RXD_MUX_SELECT_INPUT

        { IMX_MAKE_PIN_1(6, 9), 1, 0x684, 2 }, // IOMUXC_SW_MUX_CTL_PAD_SD2_DATA1 - ALT1 - AUD6_TXC - IOMUXC_AUDMUX_P6_INPUT_TXCLK_AMX_SELECT_INPUT
        { IMX_MAKE_PIN_1(6, 9), 2, 0x7D0, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD2_DATA1 - ALT2 - KPP_COL7 - IOMUXC_KPP_IPP_IND_COL_SELECT_INPUT_7
        { IMX_MAKE_PIN_1(6, 9), 4, 0x7C0, 3 }, // IOMUXC_SW_MUX_CTL_PAD_SD2_DATA1 - ALT4 - I2C4_SCL - IOMUXC_I2C4_IPP_SCL_IN_SELECT_INPUT
//        { IMX_MAKE_PIN_1(6, 9), 7, 0x848, 5 }, // IOMUXC_SW_MUX_CTL_PAD_SD2_DATA1 - ALT7 - UART4_TX_DATA - IOMUXC_UART4_IPP_UART_RXD_MUX_SELECT_INPUT

        { IMX_MAKE_PIN_1(6, 10), 1, 0x688, 2 }, // IOMUXC_SW_MUX_CTL_PAD_SD2_DATA2 - ALT1 - AUD6_TXFS - IOMUXC_AUDMUX_P6_INPUT_TXFS_AMX_SELECT_INPUT
        { IMX_MAKE_PIN_1(6, 10), 2, 0x7D8, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD2_DATA2 - ALT2 - KPP_ROW6 - IOMUXC_KPP_IPP_IND_ROW_SELECT_INPUT_6
        { IMX_MAKE_PIN_1(6, 10), 3, 0x74C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD2_DATA2 - ALT3 - ECSPI4_SS0 - IOMUXC_ECSPI4_IPP_IND_SS_B_SELECT_INPUT_0
        { IMX_MAKE_PIN_1(6, 10), 4, 0x81C, 2 }, // IOMUXC_SW_MUX_CTL_PAD_SD2_DATA2 - ALT4 - SDMA_EXT_EVENT0 - IOMUXC_SDMA_EVENTS_SELECT_INPUT_14
        { IMX_MAKE_PIN_1(6, 10), 7, 0x858, 4 }, // IOMUXC_SW_MUX_CTL_PAD_SD2_DATA2 - ALT7 - UART6_RX_DATA - IOMUXC_UART6_IPP_UART_RXD_MUX_SELECT_INPUT

        { IMX_MAKE_PIN_1(6, 11), 1, 0x678, 2 }, // IOMUXC_SW_MUX_CTL_PAD_SD2_DATA3 - ALT1 - AUD6_TXD - IOMUXC_AUDMUX_P6_INPUT_DB_AMX_SELECT_INPUT
        { IMX_MAKE_PIN_1(6, 11), 2, 0x7CC, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD2_DATA3 - ALT2 - KPP_COL6 - IOMUXC_KPP_IPP_IND_COL_SELECT_INPUT_6
        { IMX_MAKE_PIN_1(6, 11), 3, 0x744, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD2_DATA3 - ALT3 - ECSPI4_MISO - IOMUXC_ECSPI4_IPP_IND_MISO_SELECT_INPUT
        { IMX_MAKE_PIN_1(6, 11), 4, 0x7EC, 2 }, // IOMUXC_SW_MUX_CTL_PAD_SD2_DATA3 - ALT4 - MLB_DATA - IOMUXC_MLB_MLB_DATA_IN_SELECT_INPUT
        { IMX_MAKE_PIN_1(6, 11), 6, 0x824, 4 }, // IOMUXC_SW_MUX_CTL_PAD_SD2_DATA3 - ALT6 - SPDIF_IN - IOMUXC_SPDIF_SPDIF_IN1_SELECT_INPUT
//        { IMX_MAKE_PIN_1(6, 11), 7, 0x858, 5 }, // IOMUXC_SW_MUX_CTL_PAD_SD2_DATA3 - ALT7 - UART6_TX_DATA - IOMUXC_UART6_IPP_UART_RXD_MUX_SELECT_INPUT

        { IMX_MAKE_PIN_1(6, 12), 2, 0x724, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD4_CLK - ALT2 - ECSPI2_MISO - IOMUXC_ECSPI2_IPP_IND_MISO_SELECT_INPUT
        { IMX_MAKE_PIN_1(6, 12), 3, 0x638, 0 }, // IOMUXC_SW_MUX_CTL_PAD_SD4_CLK - ALT3 - AUD3_RXFS - IOMUXC_AUDMUX_P3_INPUT_RXFS_AMX_SELECT_INPUT

        { IMX_MAKE_PIN_1(6, 13), 2, 0x728, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD4_CMD - ALT2 - ECSPI2_MOSI - IOMUXC_ECSPI2_IPP_IND_MOSI_SELECT_INPUT
        { IMX_MAKE_PIN_1(6, 13), 3, 0x634, 0 }, // IOMUXC_SW_MUX_CTL_PAD_SD4_CMD - ALT3 - AUD3_RXC - IOMUXC_AUDMUX_P3_INPUT_RXCLK_AMX_SELECT_INPUT

        { IMX_MAKE_PIN_1(6, 14), 2, 0x72C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD4_DATA0 - ALT2 - ECSPI2_SS0 - IOMUXC_ECSPI2_IPP_IND_SS_B_SELECT_INPUT_0
        { IMX_MAKE_PIN_1(6, 14), 3, 0x62C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_SD4_DATA0 - ALT3 - AUD3_RXD - IOMUXC_AUDMUX_P3_INPUT_DA_AMX_SELECT_INPUT

        { IMX_MAKE_PIN_1(6, 15), 2, 0x720, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD4_DATA1 - ALT2 - ECSPI2_SCLK - IOMUXC_ECSPI2_IPP_CSPI_CLK_IN_SELECT_INPUT
        { IMX_MAKE_PIN_1(6, 15), 3, 0x63C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_SD4_DATA1 - ALT3 - AUD3_TXC - IOMUXC_AUDMUX_P3_INPUT_TXCLK_AMX_SELECT_INPUT

        { IMX_MAKE_PIN_1(6, 16), 2, 0x7B4, 0 }, // IOMUXC_SW_MUX_CTL_PAD_SD4_DATA2 - ALT2 - I2C2_SDA - IOMUXC_I2C2_IPP_SDA_IN_SELECT_INPUT
        { IMX_MAKE_PIN_1(6, 16), 3, 0x640, 0 }, // IOMUXC_SW_MUX_CTL_PAD_SD4_DATA2 - ALT3 - AUD3_TXFS - IOMUXC_AUDMUX_P3_INPUT_TXFS_AMX_SELECT_INPUT

        { IMX_MAKE_PIN_1(6, 17), 2, 0x7B0, 0 }, // IOMUXC_SW_MUX_CTL_PAD_SD4_DATA3 - ALT2 - I2C2_SCL - IOMUXC_I2C2_IPP_SCL_IN_SELECT_INPUT
        { IMX_MAKE_PIN_1(6, 17), 3, 0x630, 0 }, // IOMUXC_SW_MUX_CTL_PAD_SD4_DATA3 - ALT3 - AUD3_TXD - IOMUXC_AUDMUX_P3_INPUT_DB_AMX_SELECT_INPUT

        { IMX_MAKE_PIN_1(6, 18), 2, 0x850, 0 }, // IOMUXC_SW_MUX_CTL_PAD_SD4_DATA4 - ALT2 - UART5_RX_DATA - IOMUXC_UART5_IPP_UART_RXD_MUX_SELECT_INPUT
        { IMX_MAKE_PIN_1(6, 18), 3, 0x730, 0 }, // IOMUXC_SW_MUX_CTL_PAD_SD4_DATA4 - ALT3 - ECSPI3_SCLK - IOMUXC_ECSPI3_IPP_CSPI_CLK_IN_SELECT_INPUT

//        { IMX_MAKE_PIN_1(6, 19), 2, 0x850, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD4_DATA5 - ALT2 - UART5_TX_DATA - IOMUXC_UART5_IPP_UART_RXD_MUX_SELECT_INPUT
        { IMX_MAKE_PIN_1(6, 19), 3, 0x738, 0 }, // IOMUXC_SW_MUX_CTL_PAD_SD4_DATA5 - ALT3 - ECSPI3_MOSI - IOMUXC_ECSPI3_IPP_IND_MOSI_SELECT_INPUT
        { IMX_MAKE_PIN_1(6, 19), 6, 0x824, 0 }, // IOMUXC_SW_MUX_CTL_PAD_SD4_DATA5 - ALT6 - SPDIF_IN - IOMUXC_SPDIF_SPDIF_IN1_SELECT_INPUT

        { IMX_MAKE_PIN_1(6, 20), 2, 0x84C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_SD4_DATA6 - ALT2 - UART5_RTS_B - IOMUXC_UART5_IPP_UART_RTS_B_SELECT_INPUT
        { IMX_MAKE_PIN_1(6, 20), 3, 0x734, 0 }, // IOMUXC_SW_MUX_CTL_PAD_SD4_DATA6 - ALT3 - ECSPI3_MISO - IOMUXC_ECSPI3_IPP_IND_MISO_SELECT_INPUT
        { IMX_MAKE_PIN_1(6, 20), 6, 0x878, 0 }, // IOMUXC_SW_MUX_CTL_PAD_SD4_DATA6 - ALT6 - SD4_WP - IOMUXC_USDHC4_IPP_WP_ON_SELECT_INPUT

//        { IMX_MAKE_PIN_1(6, 21), 2, 0x84C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD4_DATA7 - ALT2 - UART5_CTS_B - IOMUXC_UART5_IPP_UART_RTS_B_SELECT_INPUT
        { IMX_MAKE_PIN_1(6, 21), 3, 0x73C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_SD4_DATA7 - ALT3 - ECSPI3_SS0 - IOMUXC_ECSPI3_IPP_IND_SS_B_SELECT_INPUT_0
        { IMX_MAKE_PIN_1(6, 21), 6, 0x874, 0 }, // IOMUXC_SW_MUX_CTL_PAD_SD4_DATA7 - ALT6 - SD4_CD_B - IOMUXC_USDHC4_IPP_CARD_DET_SELECT_INPUT

//        { IMX_MAKE_PIN_1(7, 0), 1, 0x844, 0 }, // IOMUXC_SW_MUX_CTL_PAD_SD3_CLK - ALT1 - UART4_CTS_B - IOMUXC_UART4_IPP_UART_RTS_B_SELECT_INPUT
        { IMX_MAKE_PIN_1(7, 0), 2, 0x740, 0 }, // IOMUXC_SW_MUX_CTL_PAD_SD3_CLK - ALT2 - ECSPI4_SCLK - IOMUXC_ECSPI4_IPP_CSPI_CLK_IN_SELECT_INPUT
        { IMX_MAKE_PIN_1(7, 0), 3, 0x680, 0 }, // IOMUXC_SW_MUX_CTL_PAD_SD3_CLK - ALT3 - AUD6_RXFS - IOMUXC_AUDMUX_P6_INPUT_RXFS_AMX_SELECT_INPUT
        { IMX_MAKE_PIN_1(7, 0), 6, 0x7E4, 0 }, // IOMUXC_SW_MUX_CTL_PAD_SD3_CLK - ALT6 - LCD2_BUSY - IOMUXC_LCD2_BUSY_SELECT_INPUT

//        { IMX_MAKE_PIN_1(7, 1), 1, 0x848, 0 }, // IOMUXC_SW_MUX_CTL_PAD_SD3_CMD - ALT1 - UART4_TX_DATA - IOMUXC_UART4_IPP_UART_RXD_MUX_SELECT_INPUT
        { IMX_MAKE_PIN_1(7, 1), 2, 0x748, 0 }, // IOMUXC_SW_MUX_CTL_PAD_SD3_CMD - ALT2 - ECSPI4_MOSI - IOMUXC_ECSPI4_IPP_IND_MOSI_SELECT_INPUT
        { IMX_MAKE_PIN_1(7, 1), 3, 0x67C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_SD3_CMD - ALT3 - AUD6_RXC - IOMUXC_AUDMUX_P6_INPUT_RXCLK_AMX_SELECT_INPUT
        { IMX_MAKE_PIN_1(7, 1), 4, 0x7E4, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD3_CMD - ALT4 - LCD2_HSYNC - IOMUXC_LCD2_BUSY_SELECT_INPUT

        { IMX_MAKE_PIN_1(7, 2), 1, 0x7C0, 0 }, // IOMUXC_SW_MUX_CTL_PAD_SD3_DATA0 - ALT1 - I2C4_SCL - IOMUXC_I2C4_IPP_SCL_IN_SELECT_INPUT
        { IMX_MAKE_PIN_1(7, 2), 3, 0x674, 0 }, // IOMUXC_SW_MUX_CTL_PAD_SD3_DATA0 - ALT3 - AUD6_RXD - IOMUXC_AUDMUX_P6_INPUT_DA_AMX_SELECT_INPUT

        { IMX_MAKE_PIN_1(7, 3), 1, 0x7C4, 0 }, // IOMUXC_SW_MUX_CTL_PAD_SD3_DATA1 - ALT1 - I2C4_SDA - IOMUXC_I2C4_IPP_SDA_IN_SELECT_INPUT
        { IMX_MAKE_PIN_1(7, 3), 3, 0x684, 0 }, // IOMUXC_SW_MUX_CTL_PAD_SD3_DATA1 - ALT3 - AUD6_TXC - IOMUXC_AUDMUX_P6_INPUT_TXCLK_AMX_SELECT_INPUT

        { IMX_MAKE_PIN_1(7, 4), 1, 0x844, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD3_DATA2 - ALT1 - UART4_RTS_B - IOMUXC_UART4_IPP_UART_RTS_B_SELECT_INPUT
        { IMX_MAKE_PIN_1(7, 4), 2, 0x74C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_SD3_DATA2 - ALT2 - ECSPI4_SS0 - IOMUXC_ECSPI4_IPP_IND_SS_B_SELECT_INPUT_0
        { IMX_MAKE_PIN_1(7, 4), 3, 0x688, 0 }, // IOMUXC_SW_MUX_CTL_PAD_SD3_DATA2 - ALT3 - AUD6_TXFS - IOMUXC_AUDMUX_P6_INPUT_TXFS_AMX_SELECT_INPUT

        { IMX_MAKE_PIN_1(7, 5), 1, 0x848, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD3_DATA3 - ALT1 - UART4_RX_DATA - IOMUXC_UART4_IPP_UART_RXD_MUX_SELECT_INPUT
        { IMX_MAKE_PIN_1(7, 5), 2, 0x744, 0 }, // IOMUXC_SW_MUX_CTL_PAD_SD3_DATA3 - ALT2 - ECSPI4_MISO - IOMUXC_ECSPI4_IPP_IND_MISO_SELECT_INPUT
        { IMX_MAKE_PIN_1(7, 5), 3, 0x678, 0 }, // IOMUXC_SW_MUX_CTL_PAD_SD3_DATA3 - ALT3 - AUD6_TXD - IOMUXC_AUDMUX_P6_INPUT_DB_AMX_SELECT_INPUT

        { IMX_MAKE_PIN_1(7, 6), 1, 0x690, 0 }, // IOMUXC_SW_MUX_CTL_PAD_SD3_DATA4 - ALT1 - CAN2_RX - IOMUXC_CAN2_IPP_IND_CANRX_SELECT_INPUT
        { IMX_MAKE_PIN_1(7, 6), 3, 0x840, 2 }, // IOMUXC_SW_MUX_CTL_PAD_SD3_DATA4 - ALT3 - UART3_RX_DATA - IOMUXC_UART3_IPP_UART_RXD_MUX_SELECT_INPUT

//        { IMX_MAKE_PIN_1(7, 7), 3, 0x840, 3 }, // IOMUXC_SW_MUX_CTL_PAD_SD3_DATA5 - ALT3 - UART3_TX_DATA - IOMUXC_UART3_IPP_UART_RXD_MUX_SELECT_INPUT

        { IMX_MAKE_PIN_1(7, 8), 3, 0x83C, 2 }, // IOMUXC_SW_MUX_CTL_PAD_SD3_DATA6 - ALT3 - UART3_RTS_B - IOMUXC_UART3_IPP_UART_RTS_B_SELECT_INPUT

        { IMX_MAKE_PIN_1(7, 9), 1, 0x68C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_SD3_DATA7 - ALT1 - CAN1_RX - IOMUXC_CAN1_IPP_IND_CANRX_SELECT_INPUT
//        { IMX_MAKE_PIN_1(7, 9), 3, 0x83C, 3 }, // IOMUXC_SW_MUX_CTL_PAD_SD3_DATA7 - ALT3 - UART3_CTS_B - IOMUXC_UART3_IPP_UART_RTS_B_SELECT_INPUT

        { IMX_MAKE_PIN_1(7, 10), 3, 0x7C4, 1 }, // IOMUXC_SW_MUX_CTL_PAD_USB_H_DATA - ALT3 - I2C4_SDA - IOMUXC_I2C4_IPP_SDA_IN_SELECT_INPUT

        { IMX_MAKE_PIN_1(7, 11), 3, 0x7C0, 1 }, // IOMUXC_SW_MUX_CTL_PAD_USB_H_STROBE - ALT3 - I2C4_SCL - IOMUXC_I2C4_IPP_SCL_IN_SELECT_INPUT
    };
} // namespace

IMX_NONPAGED_SEGMENT_END; //====================================================