         1 I       I0 1 _1112_[0]
         1 I       I1 2 \corescorecore.axis_mux.arb_inst.masked_request_index [2]
         1 O        O 1 \corescorecore.axis_mux.arb_inst.masked_request_valid 
         2 I       I0 1 _1049_[0]
         2 I       I1 2 _1049_[1]
         2 I       I2 3 _1049_[2]
         2 I       I3 4 _1049_[3]
         2 O        O 1 \corescorecore.axis_mux.arb_inst.masked_request_index [2]
         3 I       I0 1 \corescorecore.axis_mux.arb_inst.grant [3]
         3 I       I1 2 \corescorecore.axis_mux.arb_inst.mask_reg [3]
         3 I       I2 3 \corescorecore.core_3.o_tvalid 
         3 O        O 1 _1049_[0]
         4 I       I0 1 \corescorecore.core_3.serving.cpu.alu.i_en 
         4 I       I1 2 _1048_[1]
         4 I       I2 3 _1048_[2]
         4 I       I3 4 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_we 
         4 O        O 1 \corescorecore.core_3.o_tvalid 
         5 I       I0 1 \corescorecore.core_3.serving.cpu.decode.m3 
         5 I       I1 2 \corescorecore.core_3.serving.cpu.decode.opcode [0]
         5 I       I2 3 \corescorecore.core_3.serving.cpu.decode.opcode [2]
         5 I       I3 4 \corescorecore.core_3.serving.cpu.state.stage_two_pending 
         5 O        O 1 _1048_[2]
         6 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [31]
         6 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [30]
         6 I       I2 3 \corescorecore.core_3.serving.i_wb_ack 
         6 O        O 1 _1048_[1]
         7 I       I0 1 \corescorecore.axis_mux.arb_inst.grant [0]
         7 I       I1 2 \corescorecore.axis_mux.arb_inst.mask_reg [0]
         7 I       I2 3 \corescorecore.core_0.o_tvalid 
         7 O        O 1 _1049_[1]
         8 I       I0 1 \corescorecore.core_0.serving.cpu.alu.i_en 
         8 I       I1 2 _1046_[1]
         8 I       I2 3 _1018_[3]
         8 I       I3 4 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_we 
         8 O        O 1 \corescorecore.core_0.o_tvalid 
         9 I       I0 1 \corescorecore.core_0.serving.cpu.decode.m3 
         9 I       I1 2 \corescorecore.core_0.serving.cpu.decode.opcode [0]
         9 I       I2 3 \corescorecore.core_0.serving.cpu.decode.opcode [2]
         9 I       I3 4 \corescorecore.core_0.serving.cpu.state.stage_two_pending 
         9 O        O 1 _1018_[3]
        10 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [31]
        10 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [30]
        10 I       I2 3 \corescorecore.core_0.serving.i_wb_ack 
        10 O        O 1 _1046_[1]
        11 I       I0 1 \corescorecore.axis_mux.arb_inst.grant [1]
        11 I       I1 2 \corescorecore.axis_mux.arb_inst.mask_reg [1]
        11 I       I2 3 \corescorecore.core_1.o_tvalid 
        11 O        O 1 _1049_[2]
        12 I       I0 1 \corescorecore.core_1.serving.cpu.alu.i_en 
        12 I       I1 2 _1045_[1]
        12 I       I2 3 _1024_[1]
        12 I       I3 4 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_we 
        12 O        O 1 \corescorecore.core_1.o_tvalid 
        13 I       I0 1 \corescorecore.core_1.serving.cpu.decode.m3 
        13 I       I1 2 \corescorecore.core_1.serving.cpu.decode.opcode [0]
        13 I       I2 3 \corescorecore.core_1.serving.cpu.decode.opcode [2]
        13 I       I3 4 \corescorecore.core_1.serving.cpu.state.stage_two_pending 
        13 O        O 1 _1024_[1]
        14 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [31]
        14 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [30]
        14 I       I2 3 \corescorecore.core_1.serving.i_wb_ack 
        14 O        O 1 _1045_[1]
        15 I       I0 1 \corescorecore.axis_mux.arb_inst.grant [2]
        15 I       I1 2 \corescorecore.axis_mux.arb_inst.mask_reg [2]
        15 I       I2 3 \corescorecore.core_2.o_tvalid 
        15 O        O 1 _1049_[3]
        16 I       I0 1 \corescorecore.core_2.serving.cpu.alu.i_en 
        16 I       I1 2 _1047_[1]
        16 I       I2 3 _1047_[2]
        16 I       I3 4 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_we 
        16 O        O 1 \corescorecore.core_2.o_tvalid 
        17 I       I0 1 \corescorecore.core_2.serving.cpu.decode.m3 
        17 I       I1 2 \corescorecore.core_2.serving.cpu.decode.opcode [0]
        17 I       I2 3 \corescorecore.core_2.serving.cpu.decode.opcode [2]
        17 I       I3 4 \corescorecore.core_2.serving.cpu.state.stage_two_pending 
        17 O        O 1 _1047_[2]
        18 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [31]
        18 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [30]
        18 I       I2 3 \corescorecore.core_2.serving.i_wb_ack 
        18 O        O 1 _1047_[1]
        19 I       I0 1 _1061_[2]
        19 I       I1 2 \corescorecore.axis_mux.arb_inst.mask_reg [4]
        19 O        O 1 _1112_[0]
        20 I       I0 1 \corescorecore.axis_mux.arb_inst.grant [4]
        20 I       I1 2 _1059_[0]
        20 O        O 1 _1061_[2]
        21 I       I0 1 \corescorecore.core_4.serving.cpu.alu.i_en 
        21 I       I1 2 _1058_[1]
        21 I       I2 3 _1058_[2]
        21 I       I3 4 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_we 
        21 O        O 1 _1059_[0]
        22 I       I0 1 \corescorecore.core_4.serving.cpu.decode.m3 
        22 I       I1 2 \corescorecore.core_4.serving.cpu.decode.opcode [0]
        22 I       I2 3 \corescorecore.core_4.serving.cpu.decode.opcode [2]
        22 I       I3 4 \corescorecore.core_4.serving.cpu.state.stage_two_pending 
        22 O        O 1 _1058_[2]
        23 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [31]
        23 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [30]
        23 I       I2 3 \corescorecore.core_4.serving.i_wb_ack 
        23 O        O 1 _1058_[1]
        24 I       I0 1 _0871_[3]
        24 I       I1 2 _0868_[3]
        24 I       I2 3 \corescorecore.axis_mux.arb_inst.masked_request_valid 
        24 O        O 1 _0000_
        25 I       I0 1 _1112_[0]
        25 I       I1 2 \corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_encoded [2]
        25 I       I2 3 \corescorecore.axis_mux.arb_inst.masked_request_index [2]
        25 O        O 1 _1113_[2]
        26 I       I0 1 _1061_[0]
        26 I       I1 2 _1061_[1]
        26 I       I2 3 _1061_[3]
        26 O        O 1 \corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_encoded [2]
        27 I       I0 1 \corescorecore.axis_mux.arb_inst.grant [3]
        27 I       I1 2 \corescorecore.core_3.o_tvalid 
        27 O        O 1 _1061_[0]
        28 I       I0 1 \corescorecore.axis_mux.arb_inst.grant [2]
        28 I       I1 2 \corescorecore.core_2.o_tvalid 
        28 O        O 1 _1061_[1]
        29 I       I0 1 \corescorecore.axis_mux.arb_inst.grant [1]
        29 I       I1 2 \corescorecore.core_1.o_tvalid 
        29 I       I2 3 \corescorecore.axis_mux.arb_inst.grant [0]
        29 I       I3 4 \corescorecore.core_0.o_tvalid 
        29 O        O 1 _1061_[3]
        30 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [14]
        30 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [15]
        30 I       I2 3 \clkgen.o_rst_core 
        30 I       I3 4 _1081_[0]
        30 O        O 1 _0014_
        31 I       I0 1 \corescorecore.core_4.serving.cpu.alu.i_init 
        31 I       I1 2 \corescorecore.core_4.serving.cpu.alu.i_en 
        31 O        O 1 _1081_[0]
        32 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [26]
        32 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [27]
        32 I       I2 3 \clkgen.o_rst_core 
        32 I       I3 4 _1089_[0]
        32 O        O 1 _0092_
        33 I       I0 1 \corescorecore.core_3.serving.cpu.alu.i_init 
        33 I       I1 2 \corescorecore.core_3.serving.cpu.alu.i_en 
        33 O        O 1 _1089_[0]
        34 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [7]
        34 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [8]
        34 I       I2 3 \clkgen.o_rst_core 
        34 I       I3 4 _1081_[0]
        34 O        O 1 _0368_
        35 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [18]
        35 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [19]
        35 I       I2 3 \clkgen.o_rst_core 
        35 I       I3 4 _1089_[0]
        35 O        O 1 _0084_
        36 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [7]
        36 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [8]
        36 I       I2 3 \clkgen.o_rst_core 
        36 I       I3 4 _1089_[0]
        36 O        O 1 _0073_
        37 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [8]
        37 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [9]
        37 I       I2 3 \clkgen.o_rst_core 
        37 I       I3 4 _1089_[0]
        37 O        O 1 _0074_
        38 I       I0 1 \clkgen.o_rst_core 
        38 I       I1 2 _0889_[2]
        38 O        O 1 _0055_
        39 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [8]
        39 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [9]
        39 I       I2 3 \clkgen.o_rst_core 
        39 I       I3 4 _1081_[0]
        39 O        O 1 _0369_
        40 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [9]
        40 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [10]
        40 I       I2 3 \clkgen.o_rst_core 
        40 I       I3 4 _1081_[0]
        40 O        O 1 _0370_
        41 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [10]
        41 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [11]
        41 I       I2 3 \clkgen.o_rst_core 
        41 I       I3 4 _1081_[0]
        41 O        O 1 _0371_
        42 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [11]
        42 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [12]
        42 I       I2 3 \clkgen.o_rst_core 
        42 I       I3 4 _1081_[0]
        42 O        O 1 _0372_
        43 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [12]
        43 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [13]
        43 I       I2 3 \clkgen.o_rst_core 
        43 I       I3 4 _1081_[0]
        43 O        O 1 _0373_
        44 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [5]
        44 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [6]
        44 I       I2 3 \clkgen.o_rst_core 
        44 I       I3 4 _1081_[0]
        44 O        O 1 _0366_
        45 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [6]
        45 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [7]
        45 I       I2 3 \clkgen.o_rst_core 
        45 I       I3 4 _1081_[0]
        45 O        O 1 _0367_
        46 I       I0 1 \corescorecore.core_4.serving.cpu.ctrl.pc 
        46 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [1]
        46 I       I2 3 \clkgen.o_rst_core 
        46 I       I3 4 _1081_[0]
        46 O        O 1 _0361_
        47 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [1]
        47 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [2]
        47 I       I2 3 \clkgen.o_rst_core 
        47 I       I3 4 _1081_[0]
        47 O        O 1 _0362_
        48 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [2]
        48 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [3]
        48 I       I2 3 \clkgen.o_rst_core 
        48 I       I3 4 _1081_[0]
        48 O        O 1 _0363_
        49 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [3]
        49 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [4]
        49 I       I2 3 \clkgen.o_rst_core 
        49 I       I3 4 _1081_[0]
        49 O        O 1 _0364_
        50 I       I0 1 \corescorecore.core_4.serving.cpu.alu.i_init 
        50 I       I1 2 \corescorecore.core_4.serving.cpu.state.stage_two_pending 
        50 I       I2 3 \clkgen.o_rst_core 
        50 I       I3 4 \corescorecore.core_4.serving.cpu.alu.i_en 
        50 O        O 1 _0359_
        51 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [9]
        51 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [10]
        51 I       I2 3 \clkgen.o_rst_core 
        51 I       I3 4 _1089_[0]
        51 O        O 1 _0075_
        52 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [10]
        52 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [11]
        52 I       I2 3 \clkgen.o_rst_core 
        52 I       I3 4 _1089_[0]
        52 O        O 1 _0076_
        53 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [19]
        53 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [20]
        53 I       I2 3 \clkgen.o_rst_core 
        53 I       I3 4 _1089_[0]
        53 O        O 1 _0085_
        54 I       I0 1 _1082_[0]
        54 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_mem_ack 
        54 O        O 1 \corescorecore.core_4.serving.cpu.decode.i_wb_en 
        55 I       I0 1 _1081_[0]
        55 I       I1 2 \corescorecore.core_4.serving.cpu.ctrl.en_pc_r 
        55 O        O 1 _1082_[0]
        56 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_ack 
        56 I       I1 2 \corescorecore.core_4.serving.cpu.ctrl.en_pc_r 
        56 I       I2 3 _1081_[0]
        56 I       I3 4 \clkgen.o_rst_core 
        56 O        O 1 _0360_
        57 I       I0 1 \corescorecore.core_4.serving.cpu.state.o_cnt_r [1]
        57 I       I1 2 \corescorecore.core_4.serving.cpu.state.o_cnt_r [0]
        57 I       I2 3 \clkgen.o_rst_core 
        57 I       I3 4 \corescorecore.core_4.serving.cpu.alu.i_en 
        57 O        O 1 _0356_
        58 I       I0 1 \corescorecore.core_4.serving.cpu.state.o_cnt_r [2]
        58 I       I1 2 \corescorecore.core_4.serving.cpu.state.o_cnt_r [1]
        58 I       I2 3 \clkgen.o_rst_core 
        58 I       I3 4 \corescorecore.core_4.serving.cpu.alu.i_en 
        58 O        O 1 _0357_
        59 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [15]
        59 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [16]
        59 I       I2 3 \clkgen.o_rst_core 
        59 I       I3 4 _1081_[0]
        59 O        O 1 _0015_
        60 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [16]
        60 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [17]
        60 I       I2 3 \clkgen.o_rst_core 
        60 I       I3 4 _1081_[0]
        60 O        O 1 _0016_
        61 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [17]
        61 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [18]
        61 I       I2 3 \clkgen.o_rst_core 
        61 I       I3 4 _1081_[0]
        61 O        O 1 _0017_
        62 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [18]
        62 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [19]
        62 I       I2 3 \clkgen.o_rst_core 
        62 I       I3 4 _1081_[0]
        62 O        O 1 _0018_
        63 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [19]
        63 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [20]
        63 I       I2 3 \clkgen.o_rst_core 
        63 I       I3 4 _1081_[0]
        63 O        O 1 _0019_
        64 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [20]
        64 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [21]
        64 I       I2 3 \clkgen.o_rst_core 
        64 I       I3 4 _1081_[0]
        64 O        O 1 _0020_
        65 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [21]
        65 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [22]
        65 I       I2 3 \clkgen.o_rst_core 
        65 I       I3 4 _1081_[0]
        65 O        O 1 _0021_
        66 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [23]
        66 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [24]
        66 I       I2 3 \clkgen.o_rst_core 
        66 I       I3 4 _1081_[0]
        66 O        O 1 _0023_
        67 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [24]
        67 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [25]
        67 I       I2 3 \clkgen.o_rst_core 
        67 I       I3 4 _1081_[0]
        67 O        O 1 _0024_
        68 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [25]
        68 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [26]
        68 I       I2 3 \clkgen.o_rst_core 
        68 I       I3 4 _1081_[0]
        68 O        O 1 _0025_
        69 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [26]
        69 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [27]
        69 I       I2 3 \clkgen.o_rst_core 
        69 I       I3 4 _1081_[0]
        69 O        O 1 _0026_
        70 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [27]
        70 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [28]
        70 I       I2 3 \clkgen.o_rst_core 
        70 I       I3 4 _1081_[0]
        70 O        O 1 _0027_
        71 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [28]
        71 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [29]
        71 I       I2 3 \clkgen.o_rst_core 
        71 I       I3 4 _1081_[0]
        71 O        O 1 _0028_
        72 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [29]
        72 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [30]
        72 I       I2 3 \clkgen.o_rst_core 
        72 I       I3 4 _1081_[0]
        72 O        O 1 _0029_
        73 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [30]
        73 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [31]
        73 I       I2 3 \clkgen.o_rst_core 
        73 I       I3 4 _1081_[0]
        73 O        O 1 _0030_
        74 I       I0 1 \corescorecore.core_4.serving.cpu.alu.i_init 
        74 I       I1 2 _0930_[0]
        74 O        O 1 _0032_
        75 I       I0 1 \corescorecore.core_4.serving.cpu.alu.i_init 
        75 I       I1 2 _0930_[1]
        75 O        O 1 _0033_
        76 I       I0 1 \corescorecore.core_4.serving.cpu.alu.i_init 
        76 I       I1 2 _0930_[2]
        76 O        O 1 _0034_
        77 I       I0 1 \corescorecore.core_4.serving.cpu.alu.i_init 
        77 I       I1 2 _0930_[3]
        77 O        O 1 _0035_
        78 I       I0 1 \corescorecore.core_4.serving.cpu.alu.i_init 
        78 I       I1 2 _0930_[4]
        78 O        O 1 _0036_
        79 I       I0 1 \corescorecore.core_4.serving.cpu.alu.i_init 
        79 I       I1 2 _0930_[5]
        79 O        O 1 _0037_
        80 I       I0 1 \clkgen.o_rst_core 
        80 I       I1 2 _1268_[1]
        80 I       I2 3 _1048_[1]
        80 I       I3 4 _1192_[0]
        80 O        O 1 _0038_
        81 I       I0 1 \corescorecore.core_3.serving.cpu.alu.i_en 
        81 I       I1 2 _1048_[2]
        81 O        O 1 _1192_[0]
        82 I       I0 1 \corescorecore.axis_mux.arb_inst.grant_encoded [2]
        82 I       I1 2 _1055_[2]
        82 I       I2 3 \corescorecore.axis_mux.arb_inst.grant_encoded [1]
        82 O        O 1 _1268_[1]
        83 I       I0 1 \corescorecore.axis_mux.m_axis_tready_int_reg 
        83 I       I1 2 \corescorecore.axis_mux.arb_inst.grant_valid 
        83 I       I2 3 \corescorecore.axis_mux.arb_inst.grant_encoded [0]
        83 O        O 1 _1055_[2]
        84 I       I0 1 \corescorecore.core_4.serving.rf_ram_if.rtrig1 
        84 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [31]
        84 O        O 1 _0039_
        85 I       I0 1 \clkgen.o_rst_core 
        85 I       I1 2 \corescorecore.core_4.serving.rf_ram_if.rreq_r 
        85 O        O 1 _0041_
        86 I       I0 1 \corescorecore.core_4.serving.cpu.decode.i_wb_en 
        86 I       I1 2 _0884_[0]
        86 O        O 1 _0042_
        87 I       I0 1 \corescorecore.core_4.serving.cpu.decode.i_wb_en 
        87 I       I1 2 _0884_[1]
        87 O        O 1 _0043_
        88 I       I0 1 \corescorecore.core_4.serving.cpu.decode.i_wb_en 
        88 I       I1 2 _0884_[2]
        88 O        O 1 _0044_
        89 I       I0 1 \corescorecore.core_4.serving.cpu.decode.i_wb_en 
        89 I       I1 2 _0884_[4]
        89 O        O 1 _0046_
        90 I       I0 1 _1253_[1]
        90 I       I1 2 _1255_[1]
        90 I       I2 3 \corescorecore.core_4.serving.rf_ram_if.rgnt 
        90 I       I3 4 _1255_[3]
        90 O        O 1 \corescorecore.core_4.serving.cpu.i_rf_ready 
        91 I       I0 1 \corescorecore.core_4.serving.i_wb_ack 
        91 I       I1 2 _1199_[1]
        91 I       I2 3 _1254_[2]
        91 O        O 1 _1255_[1]
        92 I       I0 1 _1082_[0]
        92 I       I1 2 _1199_[1]
        92 I       I2 3 \corescorecore.core_4.serving.arbiter.i_wb_mem_ack 
        92 O        O 1 _1254_[2]
        93 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [30]
        93 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [31]
        93 O        O 1 _1199_[1]
        94 I       I0 1 _1195_[0]
        94 I       I1 2 _1195_[1]
        94 O        O 1 _1196_[1]
        95 I       I0 1 \corescorecore.core_4.serving.cpu.decode.m3 
        95 I       I1 2 \corescorecore.core_4.serving.cpu.decode.opcode [0]
        95 I       I2 3 \corescorecore.core_4.serving.cpu.decode.opcode [2]
        95 O        O 1 _1195_[0]
        96 I       I0 1 \corescorecore.core_4.serving.cpu.decode.o_mem_word 
        96 I       I1 2 \corescorecore.core_4.serving.cpu.decode.o_mem_half 
        96 O        O 1 _1195_[1]
        97 I       I0 1 \corescorecore.core_4.serving.cpu.alu.shift.cnt [3]
        97 I       I1 2 \corescorecore.core_4.serving.cpu.alu.shamt [3]
        97 I       I2 3 \corescorecore.core_4.serving.cpu.alu.shift.cnt [2]
        97 I       I3 4 \corescorecore.core_4.serving.cpu.alu.shamt [2]
        97 O        O 1 _1238_[3]
        98 I       I0 1 \corescorecore.core_4.serving.cpu.decode.opcode [0]
        98 I       I1 2 _1239_[1]
        98 I       I2 3 \corescorecore.core_4.serving.cpu.decode.m3 
        98 I       I3 4 \corescorecore.core_4.serving.cpu.decode.opcode [2]
        98 O        O 1 _1240_[0]
        99 I       I0 1 \corescorecore.core_4.serving.cpu.alu.i_sh_right 
        99 I       I1 2 \corescorecore.core_4.serving.cpu.decode.o_mem_word 
        99 O        O 1 _1239_[1]
       100 I       I0 1 \corescorecore.core_4.serving.cpu.decode.m3 
       100 I       I1 2 \corescorecore.core_4.serving.cpu.decode.opcode [0]
       100 I       I2 3 \corescorecore.core_4.serving.cpu.decode.opcode [2]
       100 O        O 1 _1253_[1]
       101 I       I0 1 \corescorecore.core_4.serving.cpu.alu.i_en 
       101 I       I1 2 \corescorecore.core_4.serving.cpu.i_rf_ready 
       101 I       I2 3 \corescorecore.core_4.serving.cpu.alu.i_cnt_done 
       101 O        O 1 _0353_
       102 I       I0 1 \corescorecore.core_4.serving.cpu.decode.i_wb_en 
       102 I       I1 2 _0884_[3]
       102 O        O 1 _0045_
       103 I       I0 1 \corescorecore.core_4.serving.cpu.state.o_cnt_r [0]
       103 I       I1 2 \corescorecore.core_4.serving.cpu.state.o_cnt_r [3]
       103 I       I2 3 \clkgen.o_rst_core 
       103 I       I3 4 \corescorecore.core_4.serving.cpu.alu.i_en 
       103 O        O 1 _0355_
       104 I       I0 1 _0877_[0]
       104 I       I1 2 \corescorecore.core_4.serving.rf_ram_if.wcnt [0]
       104 I       I2 3 \clkgen.o_rst_core 
       104 I       I3 4 \corescorecore.core_4.serving.rf_ram_if.wgo 
       104 O        O 1 _0047_
       105 I       I0 1 \corescorecore.core_4.serving.rf_ram_if.wreq_r 
       105 I       I1 2 \corescorecore.core_4.serving.rf_ram_if.wgo 
       105 I       I2 3 _1284_[2]
       105 I       I3 4 \corescorecore.core_4.serving.rf_ram_if.o_waddr [1]
       105 O        O 1 _0052_
       106 I       I0 1 \corescorecore.core_4.serving.rf_ram_if.wcnt [0]
       106 I       I1 2 \corescorecore.core_4.serving.rf_ram_if.wcnt [1]
       106 I       I2 3 \corescorecore.core_4.serving.rf_ram_if.wcnt [2]
       106 I       I3 4 \corescorecore.core_4.serving.rf_ram_if.o_waddr [0]
       106 O        O 1 _1284_[2]
       107 I       I0 1 \corescorecore.core_4.serving.rf_ram_if.wcnt [1]
       107 I       I1 2 _0877_[1]
       107 I       I2 3 \clkgen.o_rst_core 
       107 I       I3 4 \corescorecore.core_4.serving.rf_ram_if.wgo 
       107 O        O 1 _0048_
       108 I       I0 1 \corescorecore.core_4.serving.rf_ram_if.o_waddr [1]
       108 I       I1 2 _0877_[4]
       108 I       I2 3 \clkgen.o_rst_core 
       108 I       I3 4 \corescorecore.core_4.serving.rf_ram_if.wgo 
       108 O        O 1 _0051_
       109 I       I0 1 \corescorecore.core_4.serving.rf_ram_if.wcnt [2]
       109 I       I1 2 _0877_[2]
       109 I       I2 3 \clkgen.o_rst_core 
       109 I       I3 4 \corescorecore.core_4.serving.rf_ram_if.wgo 
       109 O        O 1 _0049_
       110 I       I0 1 \corescorecore.core_2.serving.cpu.state.o_cnt_r [0]
       110 I       I1 2 \corescorecore.core_2.serving.cpu.state.o_cnt_r [1]
       110 I       I2 3 \clkgen.o_rst_core 
       110 I       I3 4 \corescorecore.core_2.serving.cpu.alu.i_en 
       110 O        O 1 _0137_
       111 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [21]
       111 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [22]
       111 I       I2 3 \clkgen.o_rst_core 
       111 I       I3 4 _1089_[0]
       111 O        O 1 _0087_
       112 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [20]
       112 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [21]
       112 I       I2 3 \clkgen.o_rst_core 
       112 I       I3 4 _1089_[0]
       112 O        O 1 _0086_
       113 I       I0 1 \corescorecore.core_2.serving.cpu.state.o_cnt_r [2]
       113 I       I1 2 \corescorecore.core_2.serving.cpu.state.o_cnt_r [1]
       113 I       I2 3 \clkgen.o_rst_core 
       113 I       I3 4 \corescorecore.core_2.serving.cpu.alu.i_en 
       113 O        O 1 _0138_
       114 I       I0 1 \corescorecore.core_2.serving.cpu.state.o_cnt_r [3]
       114 I       I1 2 \corescorecore.core_2.serving.cpu.state.o_cnt_r [2]
       114 I       I2 3 \clkgen.o_rst_core 
       114 I       I3 4 \corescorecore.core_2.serving.cpu.alu.i_en 
       114 O        O 1 _0139_
       115 I       I0 1 \corescorecore.core_4.serving.cpu.alu.i_init 
       115 I       I1 2 _1256_[1]
       115 I       I2 3 \corescorecore.core_4.serving.cpu.alu.i_cnt_done 
       115 I       I3 4 _1256_[3]
       115 O        O 1 _0352_
       116 I       I0 1 \corescorecore.core_4.serving.cpu.state.stage_two_pending 
       116 I       I1 2 \corescorecore.core_4.serving.cpu.i_rf_ready 
       116 O        O 1 _1256_[3]
       117 I       I0 1 _1196_[1]
       117 I       I1 2 _1253_[1]
       117 I       I2 3 _1240_[0]
       117 O        O 1 _1256_[1]
       118 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [22]
       118 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [23]
       118 I       I2 3 \clkgen.o_rst_core 
       118 I       I3 4 _1089_[0]
       118 O        O 1 _0088_
       119 I       I0 1 \corescorecore.core_2.serving.cpu.ctrl.pc 
       119 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [1]
       119 I       I2 3 \clkgen.o_rst_core 
       119 I       I3 4 _1095_[0]
       119 O        O 1 _0142_
       120 I       I0 1 \corescorecore.core_2.serving.cpu.alu.i_init 
       120 I       I1 2 \corescorecore.core_2.serving.cpu.alu.i_en 
       120 O        O 1 _1095_[0]
       121 I       I0 1 _1096_[0]
       121 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_mem_ack 
       121 O        O 1 \corescorecore.core_2.serving.cpu.decode.i_wb_en 
       122 I       I0 1 _1095_[0]
       122 I       I1 2 \corescorecore.core_2.serving.cpu.ctrl.en_pc_r 
       122 O        O 1 _1096_[0]
       123 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_ack 
       123 I       I1 2 \corescorecore.core_2.serving.cpu.ctrl.en_pc_r 
       123 I       I2 3 _1095_[0]
       123 I       I3 4 \clkgen.o_rst_core 
       123 O        O 1 _0141_
       124 I       I0 1 \corescorecore.core_2.serving.cpu.state.stage_two_pending 
       124 I       I1 2 \corescorecore.core_2.serving.cpu.alu.i_init 
       124 I       I2 3 \clkgen.o_rst_core 
       124 I       I3 4 \corescorecore.core_2.serving.cpu.alu.i_en 
       124 O        O 1 _0140_
       125 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [1]
       125 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [2]
       125 I       I2 3 \clkgen.o_rst_core 
       125 I       I3 4 _1095_[0]
       125 O        O 1 _0143_
       126 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [2]
       126 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [3]
       126 I       I2 3 \clkgen.o_rst_core 
       126 I       I3 4 _1095_[0]
       126 O        O 1 _0144_
       127 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [23]
       127 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [24]
       127 I       I2 3 \clkgen.o_rst_core 
       127 I       I3 4 _1089_[0]
       127 O        O 1 _0089_
       128 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [24]
       128 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [25]
       128 I       I2 3 \clkgen.o_rst_core 
       128 I       I3 4 _1089_[0]
       128 O        O 1 _0090_
       129 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [25]
       129 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [26]
       129 I       I2 3 \clkgen.o_rst_core 
       129 I       I3 4 _1089_[0]
       129 O        O 1 _0091_
       130 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [5]
       130 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [6]
       130 I       I2 3 \clkgen.o_rst_core 
       130 I       I3 4 _1095_[0]
       130 O        O 1 _0147_
       131 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [6]
       131 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [7]
       131 I       I2 3 \clkgen.o_rst_core 
       131 I       I3 4 _1095_[0]
       131 O        O 1 _0148_
       132 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [7]
       132 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [8]
       132 I       I2 3 \clkgen.o_rst_core 
       132 I       I3 4 _1095_[0]
       132 O        O 1 _0149_
       133 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [8]
       133 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [9]
       133 I       I2 3 \clkgen.o_rst_core 
       133 I       I3 4 _1095_[0]
       133 O        O 1 _0150_
       134 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [10]
       134 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [11]
       134 I       I2 3 \clkgen.o_rst_core 
       134 I       I3 4 _1095_[0]
       134 O        O 1 _0152_
       135 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [11]
       135 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [12]
       135 I       I2 3 \clkgen.o_rst_core 
       135 I       I3 4 _1095_[0]
       135 O        O 1 _0153_
       136 I       I0 1 \corescorecore.axis_mux.arb_inst.mask_reg [3]
       136 I       I1 2 _1261_[1]
       136 I       I2 3 \clkgen.o_rst_core 
       136 I       I3 4 _1063_[3]
       136 O        O 1 _0349_
       137 I       I0 1 _1062_[0]
       137 I       I1 2 _1062_[1]
       137 O        O 1 _1063_[3]
       138 I       I0 1 _1061_[0]
       138 I       I1 2 _1061_[1]
       138 I       I2 3 _1061_[2]
       138 I       I3 4 _1061_[3]
       138 O        O 1 _1062_[0]
       139 I       I0 1 _1060_[0]
       139 I       I1 2 _1060_[1]
       139 I       I2 3 _1060_[2]
       139 I       I3 4 _1060_[3]
       139 O        O 1 _1062_[1]
       140 I       I0 1 \corescorecore.core_1.o_tvalid 
       140 I       I1 2 _1057_[1]
       140 I       I2 3 _1057_[2]
       140 I       I3 4 \corescorecore.axis_mux.arb_inst.grant_valid 
       140 O        O 1 _1060_[2]
       141 I       I0 1 \corescorecore.axis_mux.arb_inst.grant_encoded [2]
       141 I       I1 2 \corescorecore.axis_mux.arb_inst.grant_encoded [1]
       141 I       I2 3 _1055_[2]
       141 O        O 1 _1057_[1]
       142 I       I0 1 \corescorecore.axis_mux.arb_inst.grant [1]
       142 I       I1 2 \corescorecore.core_1.o_tlast 
       142 O        O 1 _1057_[2]
       143 I       I0 1 \corescorecore.core_2.o_tvalid 
       143 I       I1 2 _1053_[1]
       143 I       I2 3 \corescorecore.axis_mux.arb_inst.grant [2]
       143 I       I3 4 \corescorecore.core_2.o_tlast 
       143 O        O 1 _1060_[0]
       144 I       I0 1 \corescorecore.axis_mux.arb_inst.grant_encoded [2]
       144 I       I1 2 _1052_[1]
       144 I       I2 3 \corescorecore.axis_mux.arb_inst.grant_encoded [1]
       144 O        O 1 _1053_[1]
       145 I       I0 1 \corescorecore.axis_mux.arb_inst.grant_encoded [0]
       145 I       I1 2 \corescorecore.axis_mux.arb_inst.grant_valid 
       145 I       I2 3 \corescorecore.axis_mux.m_axis_tready_int_reg 
       145 O        O 1 _1052_[1]
       146 I       I0 1 _1059_[0]
       146 I       I1 2 _1059_[1]
       146 I       I2 3 \corescorecore.axis_mux.arb_inst.grant [4]
       146 I       I3 4 \corescorecore.core_4.o_tlast 
       146 O        O 1 _1060_[1]
       147 I       I0 1 \corescorecore.axis_mux.arb_inst.grant_encoded [1]
       147 I       I1 2 \corescorecore.axis_mux.arb_inst.grant_encoded [2]
       147 I       I2 3 _1052_[1]
       147 O        O 1 _1059_[1]
       148 I       I0 1 \corescorecore.core_0.o_tvalid 
       148 I       I1 2 _1056_[1]
       148 I       I2 3 \corescorecore.core_3.o_tvalid 
       148 I       I3 4 _1056_[3]
       148 O        O 1 _1060_[3]
       149 I       I0 1 \corescorecore.axis_mux.arb_inst.grant_encoded [2]
       149 I       I1 2 _1055_[1]
       149 I       I2 3 _1055_[2]
       149 I       I3 4 \corescorecore.axis_mux.arb_inst.grant_encoded [1]
       149 O        O 1 _1056_[3]
       150 I       I0 1 \corescorecore.axis_mux.arb_inst.grant [3]
       150 I       I1 2 \corescorecore.core_3.o_tlast 
       150 O        O 1 _1055_[1]
       151 I       I0 1 \corescorecore.axis_mux.arb_inst.grant_encoded [2]
       151 I       I1 2 \corescorecore.axis_mux.arb_inst.grant_encoded [1]
       151 I       I2 3 _1052_[1]
       151 I       I3 4 _1054_[3]
       151 O        O 1 _1056_[1]
       152 I       I0 1 \corescorecore.core_0.o_tlast 
       152 I       I1 2 \corescorecore.axis_mux.arb_inst.grant [0]
       152 O        O 1 _1054_[3]
       153 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [12]
       153 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [13]
       153 I       I2 3 \clkgen.o_rst_core 
       153 I       I3 4 _1095_[0]
       153 O        O 1 _0154_
       154 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [13]
       154 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [14]
       154 I       I2 3 \clkgen.o_rst_core 
       154 I       I3 4 _1095_[0]
       154 O        O 1 _0155_
       155 I       I0 1 _0871_[0]
       155 I       I1 2 _0871_[1]
       155 I       I2 3 _0871_[2]
       155 O        O 1 _0855_
       156 I       I0 1 _0868_[0]
       156 I       I1 2 _0868_[1]
       156 I       I2 3 _0868_[2]
       156 O        O 1 _0851_
       157 I       I0 1 \corescorecore.axis_mux.arb_inst.mask_reg [2]
       157 I       I1 2 _1252_[1]
       157 I       I2 3 \clkgen.o_rst_core 
       157 I       I3 4 _1063_[3]
       157 O        O 1 _0348_
       158 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [15]
       158 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [16]
       158 I       I2 3 \clkgen.o_rst_core 
       158 I       I3 4 _1095_[0]
       158 O        O 1 _0157_
       159 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [16]
       159 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [17]
       159 I       I2 3 \clkgen.o_rst_core 
       159 I       I3 4 _1095_[0]
       159 O        O 1 _0158_
       160 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [17]
       160 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [18]
       160 I       I2 3 \clkgen.o_rst_core 
       160 I       I3 4 _1095_[0]
       160 O        O 1 _0159_
       161 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [18]
       161 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [19]
       161 I       I2 3 \clkgen.o_rst_core 
       161 I       I3 4 _1095_[0]
       161 O        O 1 _0160_
       162 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [3]
       162 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [4]
       162 I       I2 3 \clkgen.o_rst_core 
       162 I       I3 4 _1089_[0]
       162 O        O 1 _0069_
       163 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [21]
       163 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [22]
       163 I       I2 3 \clkgen.o_rst_core 
       163 I       I3 4 _1095_[0]
       163 O        O 1 _0163_
       164 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [22]
       164 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [23]
       164 I       I2 3 \clkgen.o_rst_core 
       164 I       I3 4 _1095_[0]
       164 O        O 1 _0164_
       165 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [24]
       165 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [25]
       165 I       I2 3 \clkgen.o_rst_core 
       165 I       I3 4 _1095_[0]
       165 O        O 1 _0166_
       166 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [23]
       166 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [24]
       166 I       I2 3 \clkgen.o_rst_core 
       166 I       I3 4 _1095_[0]
       166 O        O 1 _0165_
       167 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [25]
       167 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [26]
       167 I       I2 3 \clkgen.o_rst_core 
       167 I       I3 4 _1095_[0]
       167 O        O 1 _0167_
       168 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [28]
       168 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [29]
       168 I       I2 3 \clkgen.o_rst_core 
       168 I       I3 4 _1095_[0]
       168 O        O 1 _0170_
       169 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [27]
       169 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [28]
       169 I       I2 3 \clkgen.o_rst_core 
       169 I       I3 4 _1095_[0]
       169 O        O 1 _0169_
       170 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [29]
       170 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [30]
       170 I       I2 3 \clkgen.o_rst_core 
       170 I       I3 4 _1095_[0]
       170 O        O 1 _0171_
       171 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [30]
       171 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [31]
       171 I       I2 3 \clkgen.o_rst_core 
       171 I       I3 4 _1095_[0]
       171 O        O 1 _0172_
       172 I       I0 1 \corescorecore.core_2.serving.cpu.alu.i_init 
       172 I       I1 2 _0927_[0]
       172 O        O 1 _0174_
       173 I       I0 1 \corescorecore.core_2.serving.cpu.alu.i_init 
       173 I       I1 2 _0927_[1]
       173 O        O 1 _0175_
       174 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [31]
       174 I       I1 2 _1260_[1]
       174 I       I2 3 \clkgen.o_rst_core 
       174 I       I3 4 _1095_[0]
       174 O        O 1 _0173_
       175 I       I0 1 _1259_[0]
       175 I       I1 2 _1259_[1]
       175 I       I2 3 \corescorecore.core_2.serving.cpu.ctrl.i_jump 
       175 O        O 1 _1260_[1]
       176 I       I0 1 _1258_[0]
       176 I       I1 2 _1223_[0]
       176 I       I2 3 \corescorecore.core_2.serving.cpu.ctrl.en_pc_r 
       176 O        O 1 _1259_[1]
       177 I       I0 1 _1223_[1]
       177 I       I1 2 \corescorecore.core_2.serving.cpu.ctrl.pc_plus_offset_cy_r 
       177 O        O 1 _1258_[0]
       178 I       I0 1 \corescorecore.core_2.serving.cpu.decode.m3 
       178 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_we 
       178 I       I2 3 _1222_[2]
       178 I       I3 4 \corescorecore.core_2.serving.cpu.ctrl.pc 
       178 O        O 1 _1223_[1]
       179 I       I0 1 \corescorecore.core_2.serving.cpu.decode.opcode [2]
       179 I       I1 2 \corescorecore.core_2.serving.cpu.decode.opcode [0]
       179 I       I2 3 \corescorecore.core_2.serving.cpu.decode.opcode [1]
       179 O        O 1 _1222_[2]
       180 I       I0 1 _1177_[1]
       180 I       I1 2 _1177_[0]
       180 I       I2 3 _1221_[2]
       180 I       I3 4 _1221_[3]
       180 O        O 1 _1223_[0]
       181 I       I0 1 \corescorecore.core_2.serving.cpu.decode.imm24_20 [0]
       181 I       I1 2 \corescorecore.core_2.serving.cpu.decode.imm11_7 [0]
       181 I       I2 3 \corescorecore.core_2.serving.cpu.alu.i_cnt_done 
       181 I       I3 4 _1176_[3]
       181 O        O 1 _1177_[1]
       182 I       I0 1 \corescorecore.core_2.serving.cpu.decode.opcode [1]
       182 I       I1 2 \corescorecore.core_2.serving.cpu.decode.opcode [0]
       182 I       I2 3 \corescorecore.core_2.serving.cpu.decode.opcode [2]
       182 I       I3 4 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_we 
       182 O        O 1 _1176_[3]
       183 I       I0 1 _1220_[3]
       183 I       I1 2 \corescorecore.core_2.serving.cpu.alu.i_buf 
       183 O        O 1 _1221_[3]
       184 I       I0 1 \corescorecore.core_2.serving.cpu.decode.m3 
       184 I       I1 2 \corescorecore.core_2.serving.cpu.decode.opcode [0]
       184 I       I2 3 \corescorecore.core_2.serving.cpu.decode.opcode [2]
       184 O        O 1 _1220_[3]
       185 I       I0 1 \corescorecore.core_2.serving.cpu.mem_bytecnt [0]
       185 I       I1 2 \corescorecore.core_2.serving.cpu.state.o_cnt [2]
       185 I       I2 3 \corescorecore.core_2.serving.cpu.mem_bytecnt [1]
       185 I       I3 4 _1220_[3]
       185 O        O 1 _1221_[2]
       186 I       I0 1 \corescorecore.core_2.serving.cpu.alu.i_cnt_done 
       186 I       I1 2 \corescorecore.core_2.serving.cpu.decode.signbit 
       186 O        O 1 _1177_[0]
       187 I       I0 1 _1257_[0]
       187 I       I1 2 \corescorecore.core_2.serving.cpu.ctrl.pc 
       187 I       I2 3 \corescorecore.core_2.serving.cpu.ctrl.pc_plus_4_cy_r 
       187 O        O 1 _1259_[0]
       188 I       I0 1 \corescorecore.core_2.serving.cpu.state.o_cnt [2]
       188 I       I1 2 \corescorecore.core_2.serving.cpu.state.o_cnt_r [2]
       188 I       I2 3 _1214_[2]
       188 O        O 1 _1257_[0]
       189 I       I0 1 \corescorecore.core_2.serving.cpu.mem_bytecnt [0]
       189 I       I1 2 \corescorecore.core_2.serving.cpu.mem_bytecnt [1]
       189 O        O 1 _1214_[2]
       190 I       I0 1 \corescorecore.core_2.serving.cpu.alu.i_init 
       190 I       I1 2 _0927_[2]
       190 O        O 1 _0176_
       191 I       I0 1 \corescorecore.core_2.serving.cpu.alu.i_init 
       191 I       I1 2 _0927_[3]
       191 O        O 1 _0177_
       192 I       I0 1 \corescorecore.core_2.serving.cpu.alu.i_init 
       192 I       I1 2 _0927_[4]
       192 O        O 1 _0178_
       193 I       I0 1 \corescorecore.core_2.serving.cpu.alu.i_init 
       193 I       I1 2 _0927_[5]
       193 O        O 1 _0179_
       194 I       I0 1 \corescorecore.core_2.serving.rf_ram_if.wen0_r 
       194 I       I1 2 \corescorecore.core_2.serving.rf_ram_if.wtrig0 
       194 I       I2 3 \corescorecore.core_2.serving.rf_ram_if.wgo 
       194 I       I3 4 _1212_[3]
       194 O        O 1 \corescorecore.core_2.serving.ram.wb_en 
       195 I       I0 1 _1211_[0]
       195 I       I1 2 _1096_[0]
       195 I       I2 3 \corescorecore.core_2.serving.arbiter.i_wb_mem_ack 
       195 O        O 1 _1212_[3]
       196 I       I0 1 \corescorecore.core_2.serving.cpu.alu.i_en 
       196 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [30]
       196 I       I2 3 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [31]
       196 I       I3 4 _1047_[2]
       196 O        O 1 _1211_[0]
       197 I       I0 1 \corescorecore.core_2.serving.rf_ram_if.wcnt [0]
       197 I       I1 2 \corescorecore.core_2.serving.rf_ram_if.wcnt [1]
       197 I       I2 3 \corescorecore.core_2.serving.rf_ram_if.wcnt [2]
       197 O        O 1 \corescorecore.core_2.serving.rf_ram_if.wtrig0 
       198 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [7]
       198 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [7]
       198 I       I2 3 _1096_[0]
       198 I       I3 4 \corescorecore.core_2.serving.ram.wb_en 
       198 O        O 1 \corescorecore.core_2.serving.ram.raddr [7]
       199 I       I0 1 \corescorecore.core_2.serving.cpu.decode.i_wb_en 
       199 I       I1 2 _0943_[0]
       199 O        O 1 _0184_
       200 I       I0 1 \clkgen.o_rst_core 
       200 I       I1 2 \corescorecore.core_2.serving.rf_ram_if.rreq_r 
       200 O        O 1 _0183_
       201 I       I0 1 \corescorecore.core_2.serving.cpu.decode.i_wb_en 
       201 I       I1 2 _0943_[1]
       201 O        O 1 _0185_
       202 I       I0 1 \corescorecore.core_2.serving.rf_ram_if.rtrig0 
       202 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [31]
       202 O        O 1 _0182_
       203 I       I0 1 \corescorecore.core_2.serving.rf_ram_if.rcnt [1]
       203 I       I1 2 \corescorecore.core_2.serving.rf_ram_if.rcnt [2]
       203 I       I2 3 \corescorecore.core_2.serving.rf_ram_if.rcnt [0]
       203 O        O 1 \corescorecore.core_2.serving.rf_ram_if.rtrig0 
       204 I       I0 1 \corescorecore.core_2.serving.cpu.decode.i_wb_en 
       204 I       I1 2 _0943_[2]
       204 O        O 1 _0186_
       205 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [31]
       205 I       I1 2 \corescorecore.core_2.serving.rf_ram_if.rtrig1 
       205 O        O 1 _0181_
       206 I       I0 1 \corescorecore.core_2.serving.cpu.decode.i_wb_en 
       206 I       I1 2 _0943_[3]
       206 O        O 1 _0187_
       207 I       I0 1 \corescorecore.core_2.serving.cpu.decode.i_wb_en 
       207 I       I1 2 _0943_[4]
       207 O        O 1 _0188_
       208 I       I0 1 _0946_[0]
       208 I       I1 2 \corescorecore.core_2.serving.rf_ram_if.wcnt [0]
       208 I       I2 3 \clkgen.o_rst_core 
       208 I       I3 4 \corescorecore.core_2.serving.rf_ram_if.wgo 
       208 O        O 1 _0189_
       209 I       I0 1 \corescorecore.core_2.serving.rf_ram_if.wcnt [1]
       209 I       I1 2 _0946_[1]
       209 I       I2 3 \clkgen.o_rst_core 
       209 I       I3 4 \corescorecore.core_2.serving.rf_ram_if.wgo 
       209 O        O 1 _0190_
       210 I       I0 1 \corescorecore.core_2.serving.rf_ram_if.wcnt [2]
       210 I       I1 2 _0946_[2]
       210 I       I2 3 \clkgen.o_rst_core 
       210 I       I3 4 \corescorecore.core_2.serving.rf_ram_if.wgo 
       210 O        O 1 _0191_
       211 I       I0 1 \corescorecore.core_2.serving.rf_ram_if.o_waddr [0]
       211 I       I1 2 _0946_[3]
       211 I       I2 3 \clkgen.o_rst_core 
       211 I       I3 4 \corescorecore.core_2.serving.rf_ram_if.wgo 
       211 O        O 1 _0192_
       212 I       I0 1 \corescorecore.core_2.serving.rf_ram_if.wgo 
       212 I       I1 2 \corescorecore.core_2.serving.rf_ram_if.wreq_r 
       212 I       I2 3 _1269_[2]
       212 I       I3 4 \corescorecore.core_2.serving.rf_ram_if.o_waddr [0]
       212 O        O 1 _0194_
       213 I       I0 1 \corescorecore.core_2.serving.rf_ram_if.wcnt [0]
       213 I       I1 2 \corescorecore.core_2.serving.rf_ram_if.wcnt [1]
       213 I       I2 3 \corescorecore.core_2.serving.rf_ram_if.wcnt [2]
       213 I       I3 4 \corescorecore.core_2.serving.rf_ram_if.o_waddr [1]
       213 O        O 1 _1269_[2]
       214 I       I0 1 \clkgen.o_rst_core 
       214 I       I1 2 _0938_[0]
       214 O        O 1 _0196_
       215 I       I0 1 \clkgen.o_rst_core 
       215 I       I1 2 _0938_[1]
       215 O        O 1 _0197_
       216 I       I0 1 \clkgen.o_rst_core 
       216 I       I1 2 _0938_[2]
       216 O        O 1 _0198_
       217 I       I0 1 \clkgen.o_rst_core 
       217 I       I1 2 \corescorecore.core_1.serving.cpu.decode.i_wb_en 
       217 O        O 1 _0199_
       218 I       I0 1 _1007_[0]
       218 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_mem_ack 
       218 O        O 1 \corescorecore.core_1.serving.cpu.decode.i_wb_en 
       219 I       I0 1 _1006_[0]
       219 I       I1 2 \corescorecore.core_1.serving.cpu.ctrl.en_pc_r 
       219 O        O 1 _1007_[0]
       220 I       I0 1 \corescorecore.core_1.serving.cpu.alu.i_init 
       220 I       I1 2 \corescorecore.core_1.serving.cpu.alu.i_en 
       220 O        O 1 _1006_[0]
       221 I       I0 1 \corescorecore.core_3.serving.cpu.state.o_cnt_r [1]
       221 I       I1 2 \corescorecore.core_3.serving.cpu.state.o_cnt_r [2]
       221 I       I2 3 \clkgen.o_rst_core 
       221 I       I3 4 \corescorecore.core_3.serving.cpu.alu.i_en 
       221 O        O 1 _0062_
       222 I       I0 1 _1135_[0]
       222 I       I1 2 _1009_[2]
       222 I       I2 3 \corescorecore.core_1.serving.rf_ram_if.rgnt 
       222 I       I3 4 _1171_[3]
       222 O        O 1 \corescorecore.core_1.serving.cpu.i_rf_ready 
       223 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [30]
       223 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [31]
       223 I       I2 3 \corescorecore.core_1.serving.i_wb_ack 
       223 I       I3 4 _1008_[3]
       223 O        O 1 _1009_[2]
       224 I       I0 1 _1007_[0]
       224 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [30]
       224 I       I2 3 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [31]
       224 I       I3 4 \corescorecore.core_1.serving.arbiter.i_wb_mem_ack 
       224 O        O 1 _1008_[3]
       225 I       I0 1 _1120_[3]
       225 I       I1 2 _1137_[3]
       225 O        O 1 _1169_[2]
       226 I       I0 1 \corescorecore.core_1.serving.cpu.decode.m3 
       226 I       I1 2 \corescorecore.core_1.serving.cpu.decode.opcode [0]
       226 I       I2 3 \corescorecore.core_1.serving.cpu.decode.opcode [2]
       226 O        O 1 _1120_[3]
       227 I       I0 1 \corescorecore.core_1.serving.cpu.decode.o_mem_word 
       227 I       I1 2 \corescorecore.core_1.serving.cpu.decode.o_mem_half 
       227 O        O 1 _1137_[3]
       228 I       I0 1 \corescorecore.core_1.serving.cpu.alu.shift.cnt [1]
       228 I       I1 2 \corescorecore.core_1.serving.cpu.alu.shamt [1]
       228 I       I2 3 \corescorecore.core_1.serving.cpu.alu.shift.cnt [2]
       228 I       I3 4 \corescorecore.core_1.serving.cpu.alu.shamt [2]
       228 O        O 1 _1168_[3]
       229 I       I0 1 \corescorecore.core_1.serving.cpu.decode.opcode [0]
       229 I       I1 2 _1127_[1]
       229 I       I2 3 \corescorecore.core_1.serving.cpu.decode.m3 
       229 I       I3 4 \corescorecore.core_1.serving.cpu.decode.opcode [2]
       229 O        O 1 _1170_[0]
       230 I       I0 1 \corescorecore.core_1.serving.cpu.alu.i_sh_right 
       230 I       I1 2 \corescorecore.core_1.serving.cpu.decode.o_mem_word 
       230 O        O 1 _1127_[1]
       231 I       I0 1 \corescorecore.core_1.serving.cpu.decode.m3 
       231 I       I1 2 \corescorecore.core_1.serving.cpu.decode.opcode [0]
       231 I       I2 3 \corescorecore.core_1.serving.cpu.decode.opcode [2]
       231 O        O 1 _1135_[0]
       232 I       I0 1 \corescorecore.core_1.serving.cpu.alu.i_en 
       232 I       I1 2 \corescorecore.core_1.serving.cpu.i_rf_ready 
       232 I       I2 3 \corescorecore.core_1.serving.cpu.alu.i_cnt_done 
       232 O        O 1 _0201_
       233 I       I0 1 _0871_[0]
       233 I       I1 2 _1126_[1]
       233 O        O 1 _0854_
       234 I       I0 1 _0871_[1]
       234 I       I1 2 _0871_[2]
       234 O        O 1 _1126_[1]
       235 I       I0 1 _0868_[0]
       235 I       I1 2 _1128_[1]
       235 O        O 1 _0850_
       236 I       I0 1 _0868_[1]
       236 I       I1 2 _0868_[2]
       236 O        O 1 _1128_[1]
       237 I       I0 1 \corescorecore.axis_mux.arb_inst.mask_reg [0]
       237 I       I1 2 _1264_[1]
       237 I       I2 3 \clkgen.o_rst_core 
       237 I       I3 4 _1063_[3]
       237 O        O 1 _0346_
       238 I       I0 1 \corescorecore.core_1.serving.cpu.state.o_cnt_r [1]
       238 I       I1 2 \corescorecore.core_1.serving.cpu.state.o_cnt_r [0]
       238 I       I2 3 \clkgen.o_rst_core 
       238 I       I3 4 \corescorecore.core_1.serving.cpu.alu.i_en 
       238 O        O 1 _0204_
       239 I       I0 1 \corescorecore.core_1.serving.cpu.state.o_cnt_r [0]
       239 I       I1 2 \corescorecore.core_1.serving.cpu.state.o_cnt_r [3]
       239 I       I2 3 \clkgen.o_rst_core 
       239 I       I3 4 \corescorecore.core_1.serving.cpu.alu.i_en 
       239 O        O 1 _0203_
       240 I       I0 1 \corescorecore.core_1.serving.cpu.state.o_cnt_r [2]
       240 I       I1 2 \corescorecore.core_1.serving.cpu.state.o_cnt_r [1]
       240 I       I2 3 \clkgen.o_rst_core 
       240 I       I3 4 \corescorecore.core_1.serving.cpu.alu.i_en 
       240 O        O 1 _0205_
       241 I       I0 1 \corescorecore.core_1.serving.cpu.state.o_cnt_r [3]
       241 I       I1 2 \corescorecore.core_1.serving.cpu.state.o_cnt_r [2]
       241 I       I2 3 \clkgen.o_rst_core 
       241 I       I3 4 \corescorecore.core_1.serving.cpu.alu.i_en 
       241 O        O 1 _0206_
       242 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [27]
       242 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [28]
       242 I       I2 3 \clkgen.o_rst_core 
       242 I       I3 4 _1089_[0]
       242 O        O 1 _0093_
       243 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [28]
       243 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [29]
       243 I       I2 3 \clkgen.o_rst_core 
       243 I       I3 4 _1089_[0]
       243 O        O 1 _0094_
       244 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [29]
       244 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [30]
       244 I       I2 3 \clkgen.o_rst_core 
       244 I       I3 4 _1089_[0]
       244 O        O 1 _0095_
       245 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [30]
       245 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [31]
       245 I       I2 3 \clkgen.o_rst_core 
       245 I       I3 4 _1089_[0]
       245 O        O 1 _0096_
       246 I       I0 1 \corescorecore.core_4.serving.cpu.state.o_cnt_r [3]
       246 I       I1 2 \corescorecore.core_4.serving.cpu.state.o_cnt_r [2]
       246 I       I2 3 \clkgen.o_rst_core 
       246 I       I3 4 \corescorecore.core_4.serving.cpu.alu.i_en 
       246 O        O 1 _0358_
       247 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [31]
       247 I       I1 2 _1373_[1]
       247 I       I2 3 \clkgen.o_rst_core 
       247 I       I3 4 _1089_[0]
       247 O        O 1 _0097_
       248 I       I0 1 _1270_[0]
       248 I       I1 2 _1270_[1]
       248 I       I2 3 \corescorecore.core_3.serving.cpu.ctrl.i_jump 
       248 O        O 1 _1373_[1]
       249 I       I0 1 _1125_[0]
       249 I       I1 2 _1125_[1]
       249 I       I2 3 \corescorecore.core_3.serving.cpu.ctrl.en_pc_r 
       249 O        O 1 _1270_[1]
       250 I       I0 1 _1124_[0]
       250 I       I1 2 \corescorecore.core_3.serving.cpu.ctrl.pc_plus_offset_cy_r 
       250 O        O 1 _1125_[0]
       251 I       I0 1 \corescorecore.core_3.serving.cpu.decode.m3 
       251 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_we 
       251 I       I2 3 _1123_[2]
       251 I       I3 4 \corescorecore.core_3.serving.cpu.ctrl.pc 
       251 O        O 1 _1124_[0]
       252 I       I0 1 \corescorecore.core_3.serving.cpu.decode.opcode [2]
       252 I       I1 2 \corescorecore.core_3.serving.cpu.decode.opcode [0]
       252 I       I2 3 \corescorecore.core_3.serving.cpu.decode.opcode [1]
       252 O        O 1 _1123_[2]
       253 I       I0 1 _1122_[0]
       253 I       I1 2 _1122_[1]
       253 I       I2 3 _1122_[2]
       253 I       I3 4 _1122_[3]
       253 O        O 1 _1125_[1]
       254 I       I0 1 \corescorecore.core_3.serving.cpu.decode.imm24_20 [0]
       254 I       I1 2 \corescorecore.core_3.serving.cpu.decode.imm11_7 [0]
       254 I       I2 3 \corescorecore.core_3.serving.cpu.alu.i_cnt_done 
       254 I       I3 4 _1121_[3]
       254 O        O 1 _1122_[0]
       255 I       I0 1 \corescorecore.core_3.serving.cpu.decode.opcode [1]
       255 I       I1 2 \corescorecore.core_3.serving.cpu.decode.opcode [0]
       255 I       I2 3 \corescorecore.core_3.serving.cpu.decode.opcode [2]
       255 I       I3 4 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_we 
       255 O        O 1 _1121_[3]
       256 I       I0 1 _1116_[3]
       256 I       I1 2 \corescorecore.core_3.serving.cpu.alu.i_buf 
       256 O        O 1 _1122_[3]
       257 I       I0 1 \corescorecore.core_3.serving.cpu.decode.m3 
       257 I       I1 2 \corescorecore.core_3.serving.cpu.decode.opcode [0]
       257 I       I2 3 \corescorecore.core_3.serving.cpu.decode.opcode [2]
       257 O        O 1 _1116_[3]
       258 I       I0 1 \corescorecore.core_3.serving.cpu.mem_bytecnt [0]
       258 I       I1 2 \corescorecore.core_3.serving.cpu.state.o_cnt [2]
       258 I       I2 3 \corescorecore.core_3.serving.cpu.mem_bytecnt [1]
       258 I       I3 4 _1116_[3]
       258 O        O 1 _1122_[2]
       259 I       I0 1 \corescorecore.core_3.serving.cpu.alu.i_cnt_done 
       259 I       I1 2 \corescorecore.core_3.serving.cpu.decode.signbit 
       259 O        O 1 _1122_[1]
       260 I       I0 1 _1198_[0]
       260 I       I1 2 \corescorecore.core_3.serving.cpu.ctrl.pc 
       260 I       I2 3 \corescorecore.core_3.serving.cpu.ctrl.pc_plus_4_cy_r 
       260 O        O 1 _1270_[0]
       261 I       I0 1 \corescorecore.core_3.serving.cpu.state.o_cnt [2]
       261 I       I1 2 \corescorecore.core_3.serving.cpu.state.o_cnt_r [2]
       261 I       I2 3 _1129_[2]
       261 O        O 1 _1198_[0]
       262 I       I0 1 \corescorecore.core_3.serving.cpu.mem_bytecnt [0]
       262 I       I1 2 \corescorecore.core_3.serving.cpu.mem_bytecnt [1]
       262 O        O 1 _1129_[2]
       263 I       I0 1 \corescorecore.core_3.serving.cpu.alu.i_init 
       263 I       I1 2 _0953_[0]
       263 O        O 1 _0098_
       264 I       I0 1 \corescorecore.core_3.serving.cpu.alu.i_init 
       264 I       I1 2 _0953_[1]
       264 O        O 1 _0099_
       265 I       I0 1 \corescorecore.core_3.serving.cpu.alu.i_init 
       265 I       I1 2 _0953_[2]
       265 O        O 1 _0100_
       266 I       I0 1 \clkgen.o_rst_core 
       266 I       I1 2 _1053_[1]
       266 I       I2 3 _1271_[2]
       266 O        O 1 _0104_
       267 I       I0 1 \corescorecore.core_2.serving.cpu.alu.i_en 
       267 I       I1 2 _1047_[1]
       267 I       I2 3 _1047_[2]
       267 O        O 1 _1271_[2]
       268 I       I0 1 \corescorecore.core_3.serving.cpu.alu.i_init 
       268 I       I1 2 _0953_[5]
       268 O        O 1 _0103_
       269 I       I0 1 \corescorecore.core_3.serving.rf_ram_if.rtrig1 
       269 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [31]
       269 O        O 1 _0105_
       270 I       I0 1 \corescorecore.core_3.serving.cpu.alu.i_init 
       270 I       I1 2 _0953_[4]
       270 O        O 1 _0102_
       271 I       I0 1 \corescorecore.core_3.serving.cpu.alu.i_init 
       271 I       I1 2 _0953_[3]
       271 O        O 1 _0101_
       272 I       I0 1 \corescorecore.core_3.serving.rf_ram_if.rtrig0 
       272 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [31]
       272 O        O 1 _0106_
       273 I       I0 1 \corescorecore.core_3.serving.rf_ram_if.rcnt [1]
       273 I       I1 2 \corescorecore.core_3.serving.rf_ram_if.rcnt [2]
       273 I       I2 3 \corescorecore.core_3.serving.rf_ram_if.rcnt [0]
       273 O        O 1 \corescorecore.core_3.serving.rf_ram_if.rtrig0 
       274 I       I0 1 \corescorecore.core_3.serving.cpu.decode.i_wb_en 
       274 I       I1 2 _0959_[2]
       274 O        O 1 _0110_
       275 I       I0 1 _1090_[0]
       275 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_mem_ack 
       275 O        O 1 \corescorecore.core_3.serving.cpu.decode.i_wb_en 
       276 I       I0 1 _1089_[0]
       276 I       I1 2 \corescorecore.core_3.serving.cpu.ctrl.en_pc_r 
       276 O        O 1 _1090_[0]
       277 I       I0 1 \corescorecore.core_3.serving.cpu.decode.i_wb_en 
       277 I       I1 2 _0959_[1]
       277 O        O 1 _0109_
       278 I       I0 1 \corescorecore.core_3.serving.cpu.decode.i_wb_en 
       278 I       I1 2 _0959_[3]
       278 O        O 1 _0111_
       279 I       I0 1 \corescorecore.core_3.serving.cpu.decode.i_wb_en 
       279 I       I1 2 _0959_[0]
       279 O        O 1 _0108_
       280 I       I0 1 \corescorecore.core_3.serving.cpu.decode.i_wb_en 
       280 I       I1 2 _0959_[4]
       280 O        O 1 _0112_
       281 I       I0 1 \clkgen.o_rst_core 
       281 I       I1 2 \corescorecore.core_3.serving.rf_ram_if.rreq_r 
       281 O        O 1 _0107_
       282 I       I0 1 _0956_[0]
       282 I       I1 2 \corescorecore.core_3.serving.rf_ram_if.wcnt [0]
       282 I       I2 3 \clkgen.o_rst_core 
       282 I       I3 4 \corescorecore.core_3.serving.rf_ram_if.wgo 
       282 O        O 1 _0113_
       283 I       I0 1 \corescorecore.core_3.serving.rf_ram_if.wcnt [2]
       283 I       I1 2 _0956_[2]
       283 I       I2 3 \clkgen.o_rst_core 
       283 I       I3 4 \corescorecore.core_3.serving.rf_ram_if.wgo 
       283 O        O 1 _0115_
       284 I       I0 1 \corescorecore.core_3.serving.rf_ram_if.o_waddr [1]
       284 I       I1 2 _0956_[4]
       284 I       I2 3 \clkgen.o_rst_core 
       284 I       I3 4 \corescorecore.core_3.serving.rf_ram_if.wgo 
       284 O        O 1 _0117_
       285 I       I0 1 _1114_[0]
       285 I       I1 2 \clkgen.o_rst_core 
       285 O        O 1 _0345_
       286 I       I0 1 _1062_[1]
       286 I       I1 2 \corescorecore.axis_mux.arb_inst.grant_encoded [2]
       286 I       I2 3 _1113_[2]
       286 I       I3 4 _1063_[3]
       286 O        O 1 _1114_[0]
       287 I       I0 1 \corescorecore.axis_mux.m_axis_tready 
       287 I       I1 2 \emitter.cnt [9]
       287 I       I2 3 _0874_[3]
       287 O        O 1 _0122_
       288 I       I0 1 \corescorecore.axis_mux.m_axis_tready 
       288 I       I1 2 \emitter.cnt [9]
       288 I       I2 3 _0874_[1]
       288 O        O 1 _0120_
       289 I       I0 1 _0874_[4]
       289 I       I1 2 \corescorecore.axis_mux.m_axis_tready 
       289 I       I2 3 \emitter.cnt [9]
       289 O        O 1 _0123_
       290 I       I0 1 \corescorecore.axis_mux.m_axis_tready 
       290 I       I1 2 \emitter.cnt [9]
       290 I       I2 3 _0874_[5]
       290 O        O 1 _0124_
       291 I       I0 1 _0874_[0]
       291 I       I1 2 \corescorecore.axis_mux.m_axis_tready 
       291 I       I2 3 \emitter.cnt [9]
       291 O        O 1 _0119_
       292 I       I0 1 \corescorecore.axis_mux.m_axis_tready 
       292 I       I1 2 \emitter.cnt [9]
       292 I       I2 3 _0874_[6]
       292 O        O 1 _0125_
       293 I       I0 1 \corescorecore.axis_mux.m_axis_tready 
       293 I       I1 2 \emitter.cnt [9]
       293 I       I2 3 _0874_[7]
       293 O        O 1 _0126_
       294 I       I0 1 _0874_[8]
       294 I       I1 2 \corescorecore.axis_mux.m_axis_tready 
       294 I       I2 3 \emitter.cnt [9]
       294 O        O 1 _0127_
       295 I       I0 1 \clkgen.o_rst_core 
       295 I       I1 2 _0949_[0]
       295 O        O 1 _0129_
       296 I       I0 1 \clkgen.o_rst_core 
       296 I       I1 2 _0949_[1]
       296 O        O 1 _0130_
       297 I       I0 1 \clkgen.o_rst_core 
       297 I       I1 2 _0949_[2]
       297 O        O 1 _0131_
       298 I       I0 1 \clkgen.o_rst_core 
       298 I       I1 2 \corescorecore.core_2.serving.cpu.decode.i_wb_en 
       298 O        O 1 _0132_
       299 I       I0 1 \corescorecore.core_2.serving.cpu.alu.i_init 
       299 I       I1 2 _1105_[1]
       299 I       I2 3 \corescorecore.core_2.serving.cpu.alu.i_cnt_done 
       299 I       I3 4 _1105_[3]
       299 O        O 1 _0133_
       300 I       I0 1 \corescorecore.core_2.serving.cpu.state.stage_two_pending 
       300 I       I1 2 \corescorecore.core_2.serving.cpu.i_rf_ready 
       300 O        O 1 _1105_[3]
       301 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [30]
       301 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [31]
       301 I       I2 3 \corescorecore.core_2.serving.i_wb_ack 
       301 I       I3 4 _1097_[3]
       301 O        O 1 _1104_[1]
       302 I       I0 1 _1096_[0]
       302 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [30]
       302 I       I2 3 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [31]
       302 I       I3 4 \corescorecore.core_2.serving.arbiter.i_wb_mem_ack 
       302 O        O 1 _1097_[3]
       303 I       I0 1 _1101_[0]
       303 I       I1 2 _1101_[1]
       303 O        O 1 _1103_[2]
       304 I       I0 1 \corescorecore.core_2.serving.cpu.decode.m3 
       304 I       I1 2 \corescorecore.core_2.serving.cpu.decode.opcode [0]
       304 I       I2 3 \corescorecore.core_2.serving.cpu.decode.opcode [2]
       304 O        O 1 _1101_[0]
       305 I       I0 1 \corescorecore.core_2.serving.cpu.decode.o_mem_word 
       305 I       I1 2 \corescorecore.core_2.serving.cpu.decode.o_mem_half 
       305 O        O 1 _1101_[1]
       306 I       I0 1 \corescorecore.core_2.serving.cpu.state.stage_two_req 
       306 I       I1 2 _1100_[1]
       306 I       I2 3 \corescorecore.core_2.serving.rf_ram_if.rgnt 
       306 O        O 1 _1104_[2]
       307 I       I0 1 \corescorecore.core_2.serving.cpu.decode.opcode [0]
       307 I       I1 2 _1099_[1]
       307 I       I2 3 \corescorecore.core_2.serving.cpu.decode.m3 
       307 I       I3 4 \corescorecore.core_2.serving.cpu.decode.opcode [2]
       307 O        O 1 _1100_[1]
       308 I       I0 1 \corescorecore.core_2.serving.cpu.alu.i_sh_right 
       308 I       I1 2 \corescorecore.core_2.serving.cpu.decode.o_mem_word 
       308 O        O 1 _1099_[1]
       309 I       I0 1 \corescorecore.core_2.serving.cpu.decode.m3 
       309 I       I1 2 \corescorecore.core_2.serving.cpu.decode.opcode [0]
       309 I       I2 3 \corescorecore.core_2.serving.cpu.decode.opcode [2]
       309 O        O 1 _1104_[0]
       310 I       I0 1 _1103_[2]
       310 I       I1 2 _1104_[0]
       310 I       I2 3 _1100_[1]
       310 O        O 1 _1105_[1]
       311 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [11]
       311 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [12]
       311 I       I2 3 \clkgen.o_rst_core 
       311 I       I3 4 _1089_[0]
       311 O        O 1 _0077_
       312 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [12]
       312 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [13]
       312 I       I2 3 \clkgen.o_rst_core 
       312 I       I3 4 _1089_[0]
       312 O        O 1 _0078_
       313 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [13]
       313 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [14]
       313 I       I2 3 \clkgen.o_rst_core 
       313 I       I3 4 _1089_[0]
       313 O        O 1 _0079_
       314 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [14]
       314 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [15]
       314 I       I2 3 \clkgen.o_rst_core 
       314 I       I3 4 _1089_[0]
       314 O        O 1 _0080_
       315 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [6]
       315 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [7]
       315 I       I2 3 \clkgen.o_rst_core 
       315 I       I3 4 _1089_[0]
       315 O        O 1 _0072_
       316 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [17]
       316 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [18]
       316 I       I2 3 \clkgen.o_rst_core 
       316 I       I3 4 _1089_[0]
       316 O        O 1 _0083_
       317 I       I0 1 \corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_encoded [2]
       317 I       I1 2 _1061_[3]
       317 I       I2 3 _1062_[0]
       317 O        O 1 \corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_encoded [1]
       318 I       I0 1 _1115_[2]
       318 I       I1 2 \corescorecore.axis_mux.arb_inst.masked_request_valid 
       318 O        O 1 \corescorecore.axis_mux.arb_inst.masked_request_index [1]
       319 I       I0 1 \corescorecore.axis_mux.arb_inst.masked_request_index [2]
       319 I       I1 2 _1049_[1]
       319 I       I2 3 _1049_[2]
       319 O        O 1 _1115_[2]
       320 I       I0 1 _1062_[1]
       320 I       I1 2 \corescorecore.axis_mux.arb_inst.grant_encoded [1]
       320 I       I2 3 _1272_[2]
       320 I       I3 4 \clkgen.o_rst_core 
       320 O        O 1 _0344_
       321 I       I0 1 \corescorecore.axis_mux.arb_inst.masked_request_valid 
       321 I       I1 2 \corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_encoded [1]
       321 I       I2 3 _1115_[2]
       321 I       I3 4 _1063_[3]
       321 O        O 1 _1272_[2]
       322 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [1]
       322 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [2]
       322 I       I2 3 \clkgen.o_rst_core 
       322 I       I3 4 _1089_[0]
       322 O        O 1 _0067_
       323 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [2]
       323 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [3]
       323 I       I2 3 \clkgen.o_rst_core 
       323 I       I3 4 _1089_[0]
       323 O        O 1 _0068_
       324 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [4]
       324 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [5]
       324 I       I2 3 \clkgen.o_rst_core 
       324 I       I3 4 _1089_[0]
       324 O        O 1 _0070_
       325 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [5]
       325 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [6]
       325 I       I2 3 \clkgen.o_rst_core 
       325 I       I3 4 _1089_[0]
       325 O        O 1 _0071_
       326 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_ack 
       326 I       I1 2 \corescorecore.core_3.serving.cpu.ctrl.en_pc_r 
       326 I       I2 3 _1089_[0]
       326 I       I3 4 \clkgen.o_rst_core 
       326 O        O 1 _0065_
       327 I       I0 1 \corescorecore.core_3.serving.cpu.ctrl.pc 
       327 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [1]
       327 I       I2 3 \clkgen.o_rst_core 
       327 I       I3 4 _1089_[0]
       327 O        O 1 _0066_
       328 I       I0 1 \corescorecore.axis_mux.arb_inst.mask_reg [1]
       328 I       I1 2 _1286_[1]
       328 I       I2 3 \clkgen.o_rst_core 
       328 I       I3 4 _1063_[3]
       328 O        O 1 _0347_
       329 I       I0 1 \corescorecore.core_3.serving.cpu.state.o_cnt_r [0]
       329 I       I1 2 \corescorecore.core_3.serving.cpu.state.o_cnt_r [3]
       329 I       I2 3 \clkgen.o_rst_core 
       329 I       I3 4 \corescorecore.core_3.serving.cpu.alu.i_en 
       329 O        O 1 _0060_
       330 I       I0 1 \corescorecore.core_3.serving.cpu.state.o_cnt_r [0]
       330 I       I1 2 \corescorecore.core_3.serving.cpu.state.o_cnt_r [1]
       330 I       I2 3 \clkgen.o_rst_core 
       330 I       I3 4 \corescorecore.core_3.serving.cpu.alu.i_en 
       330 O        O 1 _0061_
       331 I       I0 1 \corescorecore.core_3.serving.cpu.state.o_cnt_r [3]
       331 I       I1 2 \corescorecore.core_3.serving.cpu.state.o_cnt_r [2]
       331 I       I2 3 \clkgen.o_rst_core 
       331 I       I3 4 \corescorecore.core_3.serving.cpu.alu.i_en 
       331 O        O 1 _0063_
       332 I       I0 1 \corescorecore.core_3.serving.cpu.state.stage_two_pending 
       332 I       I1 2 \corescorecore.core_3.serving.cpu.alu.i_init 
       332 I       I2 3 \clkgen.o_rst_core 
       332 I       I3 4 \corescorecore.core_3.serving.cpu.alu.i_en 
       332 O        O 1 _0064_
       333 I       I0 1 \corescorecore.core_3.serving.cpu.alu.i_init 
       333 I       I1 2 _1285_[1]
       333 I       I2 3 \corescorecore.core_3.serving.cpu.alu.i_cnt_done 
       333 I       I3 4 _1285_[3]
       333 O        O 1 _0057_
       334 I       I0 1 \corescorecore.core_3.serving.cpu.state.stage_two_pending 
       334 I       I1 2 \corescorecore.core_3.serving.cpu.i_rf_ready 
       334 O        O 1 _1285_[3]
       335 I       I0 1 _1092_[0]
       335 I       I1 2 _1092_[1]
       335 I       I2 3 \corescorecore.core_3.serving.rf_ram_if.rgnt 
       335 I       I3 4 _1092_[3]
       335 O        O 1 \corescorecore.core_3.serving.cpu.i_rf_ready 
       336 I       I0 1 \corescorecore.core_3.serving.i_wb_ack 
       336 I       I1 2 _1090_[1]
       336 I       I2 3 _1091_[2]
       336 O        O 1 _1092_[1]
       337 I       I0 1 _1090_[0]
       337 I       I1 2 _1090_[1]
       337 I       I2 3 \corescorecore.core_3.serving.arbiter.i_wb_mem_ack 
       337 O        O 1 _1091_[2]
       338 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [30]
       338 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [31]
       338 O        O 1 _1090_[1]
       339 I       I0 1 \corescorecore.core_3.serving.cpu.alu.shift.cnt [3]
       339 I       I1 2 \corescorecore.core_3.serving.cpu.alu.shamt [3]
       339 I       I2 3 \corescorecore.core_3.serving.cpu.alu.shift.cnt [4]
       339 I       I3 4 \corescorecore.core_3.serving.cpu.alu.shamt [4]
       339 O        O 1 _1085_[3]
       340 I       I0 1 _1086_[0]
       340 I       I1 2 _1086_[1]
       340 O        O 1 _1087_[2]
       341 I       I0 1 \corescorecore.core_3.serving.cpu.decode.m3 
       341 I       I1 2 \corescorecore.core_3.serving.cpu.decode.opcode [0]
       341 I       I2 3 \corescorecore.core_3.serving.cpu.decode.opcode [2]
       341 O        O 1 _1086_[0]
       342 I       I0 1 \corescorecore.core_3.serving.cpu.decode.o_mem_word 
       342 I       I1 2 \corescorecore.core_3.serving.cpu.decode.o_mem_half 
       342 O        O 1 _1086_[1]
       343 I       I0 1 \corescorecore.core_3.serving.cpu.decode.opcode [0]
       343 I       I1 2 _1084_[1]
       343 I       I2 3 \corescorecore.core_3.serving.cpu.decode.m3 
       343 I       I3 4 \corescorecore.core_3.serving.cpu.decode.opcode [2]
       343 O        O 1 _1088_[0]
       344 I       I0 1 \corescorecore.core_3.serving.cpu.alu.i_sh_right 
       344 I       I1 2 \corescorecore.core_3.serving.cpu.decode.o_mem_word 
       344 O        O 1 _1084_[1]
       345 I       I0 1 \corescorecore.core_3.serving.cpu.decode.m3 
       345 I       I1 2 \corescorecore.core_3.serving.cpu.decode.opcode [0]
       345 I       I2 3 \corescorecore.core_3.serving.cpu.decode.opcode [2]
       345 O        O 1 _1092_[0]
       346 I       I0 1 _1087_[2]
       346 I       I1 2 _1092_[0]
       346 I       I2 3 _1088_[0]
       346 O        O 1 _1285_[1]
       347 I       I0 1 \corescorecore.core_3.serving.cpu.alu.i_en 
       347 I       I1 2 \corescorecore.core_3.serving.cpu.i_rf_ready 
       347 I       I2 3 \corescorecore.core_3.serving.cpu.alu.i_cnt_done 
       347 O        O 1 _0058_
       348 I       I0 1 \clkgen.o_rst_core 
       348 I       I1 2 \corescorecore.core_3.serving.cpu.decode.i_wb_en 
       348 O        O 1 _0056_
       349 I       I0 1 \corescorecore.core_3.serving.cpu.alu.i_cnt_done 
       349 I       I1 2 \corescorecore.core_3.serving.cpu.ctrl.i_jump 
       349 I       I2 3 _1267_[2]
       349 I       I3 4 \clkgen.o_rst_core 
       349 O        O 1 _0059_
       350 I       I0 1 \corescorecore.core_3.serving.cpu.decode.opcode [0]
       350 I       I1 2 _1266_[1]
       350 I       I2 3 \corescorecore.core_3.serving.cpu.decode.o_mem_half 
       350 I       I3 4 _1266_[3]
       350 O        O 1 _1267_[2]
       351 I       I0 1 _1245_[0]
       351 I       I1 2 \corescorecore.core_3.serving.cpu.alu.result_lt 
       351 I       I2 3 \corescorecore.core_3.serving.cpu.decode.o_mem_word 
       351 I       I3 4 \corescorecore.core_3.serving.cpu.alu.i_sh_right 
       351 O        O 1 _1266_[1]
       352 I       I0 1 _1265_[0]
       352 I       I1 2 \corescorecore.core_3.serving.cpu.alu.lt_r 
       352 I       I2 3 _0950_
       352 I       I3 4 \corescorecore.core_3.serving.cpu.alu.i_rs1 
       352 O        O 1 \corescorecore.core_3.serving.cpu.alu.result_lt 
       353 I       I0 1 _1122_[1]
       353 I       I1 2 _1122_[0]
       353 I       I2 3 _1197_[2]
       353 I       I3 4 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_we 
       353 O        O 1 _0950_
       354 I       I0 1 \corescorecore.core_3.serving.rf_ram_if.rdata1 [0]
       354 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [24]
       354 I       I2 3 \corescorecore.core_3.serving.rf_ram_if.rtrig1 
       354 O        O 1 _1197_[2]
       355 I       I0 1 \corescorecore.core_3.serving.cpu.alu.i_sh_right 
       355 I       I1 2 \corescorecore.core_3.serving.cpu.decode.o_mem_half 
       355 I       I2 3 \corescorecore.core_3.serving.cpu.decode.o_mem_word 
       355 I       I3 4 \corescorecore.core_3.serving.cpu.alu.i_cnt_done 
       355 O        O 1 _1265_[0]
       356 I       I0 1 _0950_
       356 I       I1 2 \corescorecore.core_3.serving.cpu.alu.i_rs1 
       356 I       I2 3 \corescorecore.core_3.serving.cpu.alu.eq_r 
       356 O        O 1 _1245_[0]
       357 I       I0 1 \corescorecore.core_3.serving.cpu.decode.opcode [2]
       357 I       I1 2 \corescorecore.core_3.serving.cpu.decode.m3 
       357 I       I2 3 _1093_[2]
       357 O        O 1 _1266_[3]
       358 I       I0 1 \corescorecore.core_3.serving.cpu.alu.i_init 
       358 I       I1 2 \corescorecore.core_3.serving.cpu.alu.i_cnt_done 
       358 O        O 1 _1093_[2]
       359 I       I0 1 \clkgen.o_rst_core 
       359 I       I1 2 \corescorecore.core_4.serving.cpu.decode.i_wb_en 
       359 O        O 1 _0351_
       360 I       I0 1 \clkgen.o_rst_core 
       360 I       I1 2 _0889_[1]
       360 O        O 1 _0054_
       361 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [25]
       361 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [26]
       361 I       I2 3 \clkgen.o_rst_core 
       361 I       I3 4 _1006_[0]
       361 O        O 1 _0234_
       362 I       I0 1 _1083_[0]
       362 I       I1 2 \corescorecore.axis_mux.s_axis_tdata [32]
       362 I       I2 3 \corescorecore.axis_mux.arb_inst.grant_encoded [2]
       362 O        O 1 \corescorecore.axis_mux.current_s_tdata [0]
       363 I       I0 1 _1076_[0]
       363 I       I1 2 \corescorecore.axis_mux.s_axis_tdata [33]
       363 I       I2 3 \corescorecore.axis_mux.arb_inst.grant_encoded [2]
       363 O        O 1 \corescorecore.axis_mux.current_s_tdata [1]
       364 I       I0 1 _1075_[0]
       364 I       I1 2 \corescorecore.axis_mux.s_axis_tdata [34]
       364 I       I2 3 \corescorecore.axis_mux.arb_inst.grant_encoded [2]
       364 O        O 1 \corescorecore.axis_mux.current_s_tdata [2]
       365 I       I0 1 _1080_[0]
       365 I       I1 2 \corescorecore.axis_mux.s_axis_tdata [35]
       365 I       I2 3 \corescorecore.axis_mux.arb_inst.grant_encoded [2]
       365 O        O 1 \corescorecore.axis_mux.current_s_tdata [3]
       366 I       I0 1 _1079_[0]
       366 I       I1 2 \corescorecore.axis_mux.s_axis_tdata [36]
       366 I       I2 3 \corescorecore.axis_mux.arb_inst.grant_encoded [2]
       366 O        O 1 \corescorecore.axis_mux.current_s_tdata [4]
       367 I       I0 1 _1078_[0]
       367 I       I1 2 \corescorecore.axis_mux.s_axis_tdata [37]
       367 I       I2 3 \corescorecore.axis_mux.arb_inst.grant_encoded [2]
       367 O        O 1 \corescorecore.axis_mux.current_s_tdata [5]
       368 I       I0 1 _1077_[0]
       368 I       I1 2 \corescorecore.axis_mux.s_axis_tdata [38]
       368 I       I2 3 \corescorecore.axis_mux.arb_inst.grant_encoded [2]
       368 O        O 1 \corescorecore.axis_mux.current_s_tdata [6]
       369 I       I0 1 _1068_[0]
       369 I       I1 2 \corescorecore.axis_mux.s_axis_tdata [39]
       369 I       I2 3 \corescorecore.axis_mux.arb_inst.grant_encoded [2]
       369 O        O 1 \corescorecore.axis_mux.current_s_tdata [7]
       370 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [26]
       370 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [27]
       370 I       I2 3 \clkgen.o_rst_core 
       370 I       I3 4 _1006_[0]
       370 O        O 1 _0235_
       371 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [27]
       371 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [28]
       371 I       I2 3 \clkgen.o_rst_core 
       371 I       I3 4 _1006_[0]
       371 O        O 1 _0236_
       372 I       I0 1 \corescorecore.axis_mux.m_axis_tready 
       372 I       I1 2 \corescorecore.axis_mux.m_axis_tready_int_reg 
       372 I       I2 3 \corescorecore.axis_mux.m_axis_tvalid 
       372 O        O 1 \corescorecore.axis_mux.store_axis_int_to_temp 
       373 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [28]
       373 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [29]
       373 I       I2 3 \clkgen.o_rst_core 
       373 I       I3 4 _1006_[0]
       373 O        O 1 _0237_
       374 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [29]
       374 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [30]
       374 I       I2 3 \clkgen.o_rst_core 
       374 I       I3 4 _1006_[0]
       374 O        O 1 _0238_
       375 I       I0 1 \corescorecore.axis_mux.temp_m_axis_tdata_reg [0]
       375 I       I1 2 \corescorecore.axis_mux.current_s_tdata [0]
       375 I       I2 3 _1069_[2]
       375 O        O 1 _0457_
       376 I       I0 1 \corescorecore.axis_mux.m_axis_tvalid 
       376 I       I1 2 \corescorecore.axis_mux.m_axis_tready 
       376 I       I2 3 \corescorecore.axis_mux.m_axis_tready_int_reg 
       376 O        O 1 _1069_[2]
       377 I       I0 1 \corescorecore.axis_mux.temp_m_axis_tdata_reg [1]
       377 I       I1 2 \corescorecore.axis_mux.current_s_tdata [1]
       377 I       I2 3 _1069_[2]
       377 O        O 1 _0458_
       378 I       I0 1 \corescorecore.axis_mux.temp_m_axis_tdata_reg [2]
       378 I       I1 2 \corescorecore.axis_mux.current_s_tdata [2]
       378 I       I2 3 _1069_[2]
       378 O        O 1 _0459_
       379 I       I0 1 \corescorecore.axis_mux.temp_m_axis_tdata_reg [3]
       379 I       I1 2 \corescorecore.axis_mux.current_s_tdata [3]
       379 I       I2 3 _1069_[2]
       379 O        O 1 _0460_
       380 I       I0 1 \corescorecore.axis_mux.temp_m_axis_tdata_reg [4]
       380 I       I1 2 \corescorecore.axis_mux.current_s_tdata [4]
       380 I       I2 3 _1069_[2]
       380 O        O 1 _0461_
       381 I       I0 1 \corescorecore.axis_mux.temp_m_axis_tdata_reg [5]
       381 I       I1 2 \corescorecore.axis_mux.current_s_tdata [5]
       381 I       I2 3 _1069_[2]
       381 O        O 1 _0462_
       382 I       I0 1 \corescorecore.axis_mux.temp_m_axis_tdata_reg [6]
       382 I       I1 2 \corescorecore.axis_mux.current_s_tdata [6]
       382 I       I2 3 _1069_[2]
       382 O        O 1 _0463_
       383 I       I0 1 \corescorecore.axis_mux.temp_m_axis_tdata_reg [7]
       383 I       I1 2 \corescorecore.axis_mux.current_s_tdata [7]
       383 I       I2 3 _1069_[2]
       383 O        O 1 _0464_
       384 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [30]
       384 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [31]
       384 I       I2 3 \clkgen.o_rst_core 
       384 I       I3 4 _1006_[0]
       384 O        O 1 _0239_
       385 I       I0 1 \clkgen.o_rst_core 
       385 I       I1 2 _0889_[0]
       385 O        O 1 _0053_
       386 I       I0 1 \corescorecore.core_1.serving.cpu.alu.i_init 
       386 I       I1 2 _0908_[0]
       386 O        O 1 _0241_
       387 I       I0 1 \corescorecore.core_1.serving.cpu.alu.i_init 
       387 I       I1 2 _0908_[1]
       387 O        O 1 _0242_
       388 I       I0 1 \corescorecore.core_1.serving.cpu.alu.i_init 
       388 I       I1 2 _0908_[2]
       388 O        O 1 _0243_
       389 I       I0 1 \corescorecore.core_1.serving.cpu.alu.i_init 
       389 I       I1 2 _0908_[3]
       389 O        O 1 _0244_
       390 I       I0 1 \corescorecore.core_1.serving.cpu.alu.i_init 
       390 I       I1 2 _0908_[4]
       390 O        O 1 _0245_
       391 I       I0 1 \corescorecore.core_1.serving.cpu.alu.i_init 
       391 I       I1 2 _0908_[5]
       391 O        O 1 _0246_
       392 I       I0 1 \corescorecore.core_0.serving.cpu.alu.i_en 
       392 I       I1 2 _1018_[3]
       392 I       I2 3 _1046_[1]
       392 I       I3 4 _1273_[3]
       392 O        O 1 _0247_
       393 I       I0 1 \clkgen.o_rst_core 
       393 I       I1 2 \corescorecore.axis_mux.arb_inst.grant_encoded [2]
       393 I       I2 3 \corescorecore.axis_mux.arb_inst.grant_encoded [1]
       393 I       I3 4 _1052_[1]
       393 O        O 1 _1273_[3]
       394 I       I0 1 _0871_[1]
       394 I       I1 2 _0871_[0]
       394 I       I2 3 _0871_[2]
       394 O        O 1 _0857_
       395 I       I0 1 _0868_[1]
       395 I       I1 2 _0868_[0]
       395 I       I2 3 _0868_[2]
       395 O        O 1 _0853_
       396 I       I0 1 \corescorecore.axis_mux.arb_inst.mask_reg [4]
       396 I       I1 2 _1063_[1]
       396 I       I2 3 \clkgen.o_rst_core 
       396 I       I3 4 _1063_[3]
       396 O        O 1 _0350_
       397 I       I0 1 \corescorecore.core_1.serving.rf_ram_if.rtrig1 
       397 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [31]
       397 O        O 1 _0248_
       398 I       I0 1 \corescorecore.core_1.serving.rf_ram_if.rtrig0 
       398 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [31]
       398 O        O 1 _0249_
       399 I       I0 1 \corescorecore.core_1.serving.rf_ram_if.rcnt [1]
       399 I       I1 2 \corescorecore.core_1.serving.rf_ram_if.rcnt [2]
       399 I       I2 3 \corescorecore.core_1.serving.rf_ram_if.rcnt [0]
       399 O        O 1 \corescorecore.core_1.serving.rf_ram_if.rtrig0 
       400 I       I0 1 \clkgen.o_rst_core 
       400 I       I1 2 \corescorecore.core_1.serving.rf_ram_if.rreq_r 
       400 O        O 1 _0250_
       401 I       I0 1 \corescorecore.core_1.serving.cpu.decode.i_wb_en 
       401 I       I1 2 _0920_[0]
       401 O        O 1 _0251_
       402 I       I0 1 \corescorecore.core_1.serving.cpu.decode.i_wb_en 
       402 I       I1 2 _0920_[1]
       402 O        O 1 _0252_
       403 I       I0 1 \corescorecore.core_1.serving.cpu.decode.i_wb_en 
       403 I       I1 2 _0920_[2]
       403 O        O 1 _0253_
       404 I       I0 1 \corescorecore.core_1.serving.cpu.decode.i_wb_en 
       404 I       I1 2 _0920_[3]
       404 O        O 1 _0254_
       405 I       I0 1 _1062_[0]
       405 I       I1 2 _1065_[1]
       405 O        O 1 \corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_encoded [0]
       406 I       I0 1 _1061_[1]
       406 I       I1 2 _1061_[0]
       406 I       I2 3 _1064_[2]
       406 I       I3 4 _1064_[3]
       406 O        O 1 _1065_[1]
       407 I       I0 1 \corescorecore.axis_mux.arb_inst.grant [0]
       407 I       I1 2 \corescorecore.core_0.o_tvalid 
       407 O        O 1 _1064_[3]
       408 I       I0 1 \corescorecore.axis_mux.arb_inst.grant [1]
       408 I       I1 2 \corescorecore.core_1.o_tvalid 
       408 O        O 1 _1064_[2]
       409 I       I0 1 _0923_[0]
       409 I       I1 2 \corescorecore.core_1.serving.rf_ram_if.wcnt [0]
       409 I       I2 3 \clkgen.o_rst_core 
       409 I       I3 4 \corescorecore.core_1.serving.rf_ram_if.wgo 
       409 O        O 1 _0256_
       410 I       I0 1 \corescorecore.core_1.serving.rf_ram_if.o_waddr [0]
       410 I       I1 2 _0923_[3]
       410 I       I2 3 \clkgen.o_rst_core 
       410 I       I3 4 \corescorecore.core_1.serving.rf_ram_if.wgo 
       410 O        O 1 _0259_
       411 I       I0 1 \emitter.data [2]
       411 I       I1 2 \corescorecore.axis_mux.m_axis_tdata [0]
       411 I       I2 3 \emitter.cnt [9]
       411 O        O 1 _0449_
       412 I       I0 1 \corescorecore.axis_mux.m_axis_tdata [1]
       412 I       I1 2 \emitter.data [3]
       412 I       I2 3 \emitter.cnt [9]
       412 O        O 1 _0450_
       413 I       I0 1 \corescorecore.axis_mux.m_axis_tdata [2]
       413 I       I1 2 \emitter.data [4]
       413 I       I2 3 \emitter.cnt [9]
       413 O        O 1 _0451_
       414 I       I0 1 \corescorecore.axis_mux.m_axis_tdata [3]
       414 I       I1 2 \emitter.data [5]
       414 I       I2 3 \emitter.cnt [9]
       414 O        O 1 _0452_
       415 I       I0 1 \corescorecore.axis_mux.m_axis_tdata [4]
       415 I       I1 2 \emitter.data [6]
       415 I       I2 3 \emitter.cnt [9]
       415 O        O 1 _0453_
       416 I       I0 1 \corescorecore.axis_mux.m_axis_tdata [5]
       416 I       I1 2 \emitter.data [7]
       416 I       I2 3 \emitter.cnt [9]
       416 O        O 1 _0454_
       417 I       I0 1 \corescorecore.axis_mux.m_axis_tdata [6]
       417 I       I1 2 \emitter.data [8]
       417 I       I2 3 \emitter.cnt [9]
       417 O        O 1 _0455_
       418 I       I0 1 \corescorecore.axis_mux.m_axis_tdata [7]
       418 I       I1 2 \emitter.data [9]
       418 I       I2 3 \emitter.cnt [9]
       418 O        O 1 _0456_
       419 I       I0 1 _1117_[0]
       419 I       I1 2 \corescorecore.axis_mux.arb_inst.masked_request_valid 
       419 O        O 1 \corescorecore.axis_mux.arb_inst.masked_request_index [0]
       420 I       I0 1 _1049_[3]
       420 I       I1 2 _1049_[2]
       420 I       I2 3 \corescorecore.axis_mux.arb_inst.masked_request_index [2]
       420 I       I3 4 _1049_[1]
       420 O        O 1 _1117_[0]
       421 I       I0 1 \corescorecore.core_0.serving.rf_ram_if.wen0_r 
       421 I       I1 2 \corescorecore.core_0.serving.rf_ram_if.wtrig0 
       421 I       I2 3 \corescorecore.core_0.serving.rf_ram_if.wgo 
       421 I       I3 4 _1067_[3]
       421 O        O 1 \corescorecore.core_0.serving.ram.wb_en 
       422 I       I0 1 _1066_[0]
       422 I       I1 2 _1003_[0]
       422 I       I2 3 \corescorecore.core_0.serving.arbiter.i_wb_mem_ack 
       422 O        O 1 _1067_[3]
       423 I       I0 1 _1002_[0]
       423 I       I1 2 \corescorecore.core_0.serving.cpu.ctrl.en_pc_r 
       423 O        O 1 _1003_[0]
       424 I       I0 1 \corescorecore.core_0.serving.cpu.alu.i_init 
       424 I       I1 2 \corescorecore.core_0.serving.cpu.alu.i_en 
       424 O        O 1 _1002_[0]
       425 I       I0 1 \corescorecore.core_0.serving.cpu.alu.i_en 
       425 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [30]
       425 I       I2 3 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [31]
       425 I       I3 4 _1018_[3]
       425 O        O 1 _1066_[0]
       426 I       I0 1 \corescorecore.core_0.serving.rf_ram_if.wcnt [0]
       426 I       I1 2 \corescorecore.core_0.serving.rf_ram_if.wcnt [1]
       426 I       I2 3 \corescorecore.core_0.serving.rf_ram_if.wcnt [2]
       426 O        O 1 \corescorecore.core_0.serving.rf_ram_if.wtrig0 
       427 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [7]
       427 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [7]
       427 I       I2 3 _1003_[0]
       427 I       I3 4 \corescorecore.core_0.serving.ram.wb_en 
       427 O        O 1 \corescorecore.core_0.serving.ram.raddr [7]
       428 I       I0 1 \corescorecore.core_4.serving.rf_ram_if.o_waddr [0]
       428 I       I1 2 _0877_[3]
       428 I       I2 3 \clkgen.o_rst_core 
       428 I       I3 4 \corescorecore.core_4.serving.rf_ram_if.wgo 
       428 O        O 1 _0050_
       429 I       I0 1 \corescorecore.core_1.serving.rf_ram_if.o_waddr [1]
       429 I       I1 2 _0923_[4]
       429 I       I2 3 \clkgen.o_rst_core 
       429 I       I3 4 \corescorecore.core_1.serving.rf_ram_if.wgo 
       429 O        O 1 _0260_
       430 I       I0 1 \corescorecore.core_1.serving.rf_ram_if.wgo 
       430 I       I1 2 \corescorecore.core_1.serving.rf_ram_if.wreq_r 
       430 I       I2 3 _1251_[2]
       430 I       I3 4 \corescorecore.core_1.serving.rf_ram_if.o_waddr [0]
       430 O        O 1 _0261_
       431 I       I0 1 \corescorecore.core_1.serving.rf_ram_if.wcnt [0]
       431 I       I1 2 \corescorecore.core_1.serving.rf_ram_if.o_waddr [1]
       431 I       I2 3 \corescorecore.core_1.serving.rf_ram_if.wcnt [2]
       431 I       I3 4 \corescorecore.core_1.serving.rf_ram_if.wcnt [1]
       431 O        O 1 _1251_[2]
       432 I       I0 1 \clkgen.o_rst_core 
       432 I       I1 2 _0915_[0]
       432 O        O 1 _0262_
       433 I       I0 1 \clkgen.o_rst_core 
       433 I       I1 2 _0915_[1]
       433 O        O 1 _0263_
       434 I       I0 1 \clkgen.o_rst_core 
       434 I       I1 2 _0915_[2]
       434 O        O 1 _0264_
       435 I       I0 1 \clkgen.o_rst_core 
       435 I       I1 2 \corescorecore.core_0.serving.cpu.decode.i_wb_en 
       435 O        O 1 _0265_
       436 I       I0 1 _1003_[0]
       436 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_mem_ack 
       436 O        O 1 \corescorecore.core_0.serving.cpu.decode.i_wb_en 
       437 I       I0 1 \corescorecore.core_4.serving.rf_ram_if.rdata1 [1]
       437 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [25]
       437 I       I2 3 \corescorecore.core_4.serving.rf_ram_if.rtrig1 
       437 O        O 1 _0443_
       438 I       I0 1 \corescorecore.core_4.serving.rf_ram_if.rdata1 [2]
       438 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [26]
       438 I       I2 3 \corescorecore.core_4.serving.rf_ram_if.rtrig1 
       438 O        O 1 _0444_
       439 I       I0 1 \corescorecore.core_4.serving.rf_ram_if.rdata1 [3]
       439 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [27]
       439 I       I2 3 \corescorecore.core_4.serving.rf_ram_if.rtrig1 
       439 O        O 1 _0445_
       440 I       I0 1 \corescorecore.core_4.serving.rf_ram_if.rdata1 [4]
       440 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [28]
       440 I       I2 3 \corescorecore.core_4.serving.rf_ram_if.rtrig1 
       440 O        O 1 _0446_
       441 I       I0 1 \corescorecore.core_4.serving.rf_ram_if.rdata1 [5]
       441 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [29]
       441 I       I2 3 \corescorecore.core_4.serving.rf_ram_if.rtrig1 
       441 O        O 1 _0447_
       442 I       I0 1 \corescorecore.core_4.serving.rf_ram_if.rdata1 [6]
       442 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [30]
       442 I       I2 3 \corescorecore.core_4.serving.rf_ram_if.rtrig1 
       442 O        O 1 _0448_
       443 I       I0 1 \corescorecore.core_0.serving.cpu.alu.i_init 
       443 I       I1 2 _1094_[1]
       443 I       I2 3 \corescorecore.core_0.serving.cpu.alu.i_cnt_done 
       443 I       I3 4 _1094_[3]
       443 O        O 1 _0266_
       444 I       I0 1 \corescorecore.core_0.serving.cpu.state.stage_two_pending 
       444 I       I1 2 \corescorecore.core_0.serving.cpu.i_rf_ready 
       444 O        O 1 _1094_[3]
       445 I       I0 1 _1015_[0]
       445 I       I1 2 _1005_[2]
       445 I       I2 3 \corescorecore.core_0.serving.rf_ram_if.rgnt 
       445 I       I3 4 _1015_[3]
       445 O        O 1 \corescorecore.core_0.serving.cpu.i_rf_ready 
       446 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [30]
       446 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [31]
       446 I       I2 3 \corescorecore.core_0.serving.i_wb_ack 
       446 I       I3 4 _1004_[3]
       446 O        O 1 _1005_[2]
       447 I       I0 1 _1003_[0]
       447 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [30]
       447 I       I2 3 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [31]
       447 I       I3 4 \corescorecore.core_0.serving.arbiter.i_wb_mem_ack 
       447 O        O 1 _1004_[3]
       448 I       I0 1 \corescorecore.core_0.serving.cpu.alu.shift.cnt [3]
       448 I       I1 2 \corescorecore.core_0.serving.cpu.alu.shamt [3]
       448 I       I2 3 \corescorecore.core_0.serving.cpu.alu.shift.cnt [4]
       448 I       I3 4 \corescorecore.core_0.serving.cpu.alu.shamt [4]
       448 O        O 1 _1012_[3]
       449 I       I0 1 _1011_[0]
       449 I       I1 2 _1011_[1]
       449 O        O 1 _1013_[2]
       450 I       I0 1 \corescorecore.core_0.serving.cpu.decode.m3 
       450 I       I1 2 \corescorecore.core_0.serving.cpu.decode.opcode [0]
       450 I       I2 3 \corescorecore.core_0.serving.cpu.decode.opcode [2]
       450 O        O 1 _1011_[0]
       451 I       I0 1 \corescorecore.core_0.serving.cpu.decode.o_mem_word 
       451 I       I1 2 \corescorecore.core_0.serving.cpu.decode.o_mem_half 
       451 O        O 1 _1011_[1]
       452 I       I0 1 \corescorecore.core_0.serving.cpu.decode.opcode [0]
       452 I       I1 2 _1010_[1]
       452 I       I2 3 \corescorecore.core_0.serving.cpu.decode.m3 
       452 I       I3 4 \corescorecore.core_0.serving.cpu.decode.opcode [2]
       452 O        O 1 _1014_[0]
       453 I       I0 1 \corescorecore.core_0.serving.cpu.alu.i_sh_right 
       453 I       I1 2 \corescorecore.core_0.serving.cpu.decode.o_mem_word 
       453 O        O 1 _1010_[1]
       454 I       I0 1 \corescorecore.core_0.serving.cpu.decode.m3 
       454 I       I1 2 \corescorecore.core_0.serving.cpu.decode.opcode [0]
       454 I       I2 3 \corescorecore.core_0.serving.cpu.decode.opcode [2]
       454 O        O 1 _1015_[0]
       455 I       I0 1 _1013_[2]
       455 I       I1 2 _1015_[0]
       455 I       I2 3 _1014_[0]
       455 O        O 1 _1094_[1]
       456 I       I0 1 \corescorecore.core_0.serving.cpu.alu.i_en 
       456 I       I1 2 \corescorecore.core_0.serving.cpu.i_rf_ready 
       456 I       I2 3 \corescorecore.core_0.serving.cpu.alu.i_cnt_done 
       456 O        O 1 _0267_
       457 I       I0 1 \corescorecore.core_0.serving.cpu.alu.i_cnt_done 
       457 I       I1 2 \corescorecore.core_0.serving.cpu.ctrl.i_jump 
       457 I       I2 3 _1023_[2]
       457 I       I3 4 \clkgen.o_rst_core 
       457 O        O 1 _0268_
       458 I       I0 1 \corescorecore.core_0.serving.cpu.decode.opcode [0]
       458 I       I1 2 \corescorecore.core_0.serving.cpu.decode.o_mem_half 
       458 I       I2 3 _1022_[2]
       458 I       I3 4 _1022_[3]
       458 O        O 1 _1023_[2]
       459 I       I0 1 _1020_[0]
       459 I       I1 2 \corescorecore.core_0.serving.cpu.alu.result_lt 
       459 I       I2 3 \corescorecore.core_0.serving.cpu.decode.o_mem_word 
       459 I       I3 4 \corescorecore.core_0.serving.cpu.alu.i_sh_right 
       459 O        O 1 _1022_[2]
       460 I       I0 1 _1019_[0]
       460 I       I1 2 \corescorecore.core_0.serving.cpu.alu.lt_r 
       460 I       I2 3 _0878_
       460 I       I3 4 \corescorecore.core_0.serving.cpu.alu.i_rs1 
       460 O        O 1 \corescorecore.core_0.serving.cpu.alu.result_lt 
       461 I       I0 1 _1017_[0]
       461 I       I1 2 _1017_[1]
       461 I       I2 3 _1017_[2]
       461 I       I3 4 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_we 
       461 O        O 1 _0878_
       462 I       I0 1 \corescorecore.core_0.serving.cpu.decode.imm24_20 [0]
       462 I       I1 2 \corescorecore.core_0.serving.cpu.decode.imm11_7 [0]
       462 I       I2 3 \corescorecore.core_0.serving.cpu.alu.i_cnt_done 
       462 I       I3 4 _1016_[3]
       462 O        O 1 _1017_[1]
       463 I       I0 1 \corescorecore.core_0.serving.cpu.decode.opcode [1]
       463 I       I1 2 \corescorecore.core_0.serving.cpu.decode.opcode [0]
       463 I       I2 3 \corescorecore.core_0.serving.cpu.decode.opcode [2]
       463 I       I3 4 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_we 
       463 O        O 1 _1016_[3]
       464 I       I0 1 \corescorecore.core_0.serving.cpu.alu.i_cnt_done 
       464 I       I1 2 \corescorecore.core_0.serving.cpu.decode.signbit 
       464 O        O 1 _1017_[0]
       465 I       I0 1 \corescorecore.core_0.serving.rf_ram_if.rdata1 [0]
       465 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [24]
       465 I       I2 3 \corescorecore.core_0.serving.rf_ram_if.rtrig1 
       465 O        O 1 _1017_[2]
       466 I       I0 1 \corescorecore.core_0.serving.cpu.alu.i_sh_right 
       466 I       I1 2 \corescorecore.core_0.serving.cpu.decode.o_mem_half 
       466 I       I2 3 \corescorecore.core_0.serving.cpu.decode.o_mem_word 
       466 I       I3 4 \corescorecore.core_0.serving.cpu.alu.i_cnt_done 
       466 O        O 1 _1019_[0]
       467 I       I0 1 _0878_
       467 I       I1 2 \corescorecore.core_0.serving.cpu.alu.i_rs1 
       467 I       I2 3 \corescorecore.core_0.serving.cpu.alu.eq_r 
       467 O        O 1 _1020_[0]
       468 I       I0 1 \corescorecore.core_0.serving.cpu.decode.opcode [2]
       468 I       I1 2 \corescorecore.core_0.serving.cpu.decode.m3 
       468 I       I2 3 _1021_[2]
       468 O        O 1 _1022_[3]
       469 I       I0 1 \corescorecore.core_0.serving.cpu.alu.i_init 
       469 I       I1 2 \corescorecore.core_0.serving.cpu.alu.i_cnt_done 
       469 O        O 1 _1021_[2]
       470 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [7]
       470 I       I1 2 \corescorecore.core_4.serving.cpu.decode.imm11_7 [1]
       470 I       I2 3 \corescorecore.core_4.serving.cpu.alu.i_en 
       470 O        O 1 _0785_
       471 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [8]
       471 I       I1 2 \corescorecore.core_4.serving.cpu.decode.imm11_7 [2]
       471 I       I2 3 \corescorecore.core_4.serving.cpu.alu.i_en 
       471 O        O 1 _0786_
       472 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [9]
       472 I       I1 2 \corescorecore.core_4.serving.cpu.decode.imm11_7 [3]
       472 I       I2 3 \corescorecore.core_4.serving.cpu.alu.i_en 
       472 O        O 1 _0787_
       473 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [10]
       473 I       I1 2 \corescorecore.core_4.serving.cpu.decode.imm11_7 [4]
       473 I       I2 3 \corescorecore.core_4.serving.cpu.alu.i_en 
       473 O        O 1 _0788_
       474 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [11]
       474 I       I1 2 \corescorecore.core_4.serving.cpu.decode.imm30_25 [0]
       474 I       I2 3 \corescorecore.core_4.serving.cpu.alu.i_en 
       474 O        O 1 _0789_
       475 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [20]
       475 I       I1 2 \corescorecore.core_4.serving.cpu.decode.imm24_20 [1]
       475 I       I2 3 \corescorecore.core_4.serving.cpu.alu.i_en 
       475 O        O 1 _0799_
       476 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [21]
       476 I       I1 2 \corescorecore.core_4.serving.cpu.decode.imm24_20 [2]
       476 I       I2 3 \corescorecore.core_4.serving.cpu.alu.i_en 
       476 O        O 1 _0800_
       477 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [22]
       477 I       I1 2 \corescorecore.core_4.serving.cpu.decode.imm24_20 [3]
       477 I       I2 3 \corescorecore.core_4.serving.cpu.alu.i_en 
       477 O        O 1 _0801_
       478 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [23]
       478 I       I1 2 \corescorecore.core_4.serving.cpu.decode.imm24_20 [4]
       478 I       I2 3 \corescorecore.core_4.serving.cpu.alu.i_en 
       478 O        O 1 _0802_
       479 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [24]
       479 I       I1 2 \corescorecore.core_4.serving.cpu.decode.imm30_25 [0]
       479 I       I2 3 \corescorecore.core_4.serving.cpu.alu.i_en 
       479 O        O 1 _0803_
       480 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [25]
       480 I       I1 2 \corescorecore.core_4.serving.cpu.decode.imm30_25 [1]
       480 I       I2 3 \corescorecore.core_4.serving.cpu.alu.i_en 
       480 O        O 1 _0804_
       481 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [26]
       481 I       I1 2 \corescorecore.core_4.serving.cpu.decode.imm30_25 [2]
       481 I       I2 3 \corescorecore.core_4.serving.cpu.alu.i_en 
       481 O        O 1 _0805_
       482 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [27]
       482 I       I1 2 \corescorecore.core_4.serving.cpu.decode.imm30_25 [3]
       482 I       I2 3 \corescorecore.core_4.serving.cpu.alu.i_en 
       482 O        O 1 _0806_
       483 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [28]
       483 I       I1 2 \corescorecore.core_4.serving.cpu.decode.imm30_25 [4]
       483 I       I2 3 \corescorecore.core_4.serving.cpu.alu.i_en 
       483 O        O 1 _0807_
       484 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [29]
       484 I       I1 2 \corescorecore.core_4.serving.cpu.decode.imm30_25 [5]
       484 I       I2 3 \corescorecore.core_4.serving.cpu.alu.i_en 
       484 O        O 1 _0808_
       485 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [7]
       485 I       I1 2 \corescorecore.core_4.serving.cpu.decode.signbit 
       485 I       I2 3 \corescorecore.core_4.serving.cpu.alu.i_en 
       485 O        O 1 _0810_
       486 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [20]
       486 I       I1 2 \corescorecore.core_4.serving.cpu.decode.imm19_12_20 [1]
       486 I       I2 3 \corescorecore.core_4.serving.cpu.alu.i_en 
       486 O        O 1 _0790_
       487 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [12]
       487 I       I1 2 \corescorecore.core_4.serving.cpu.decode.imm19_12_20 [2]
       487 I       I2 3 \corescorecore.core_4.serving.cpu.alu.i_en 
       487 O        O 1 _0791_
       488 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [13]
       488 I       I1 2 \corescorecore.core_4.serving.cpu.decode.imm19_12_20 [3]
       488 I       I2 3 \corescorecore.core_4.serving.cpu.alu.i_en 
       488 O        O 1 _0792_
       489 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [14]
       489 I       I1 2 \corescorecore.core_4.serving.cpu.decode.imm19_12_20 [4]
       489 I       I2 3 \corescorecore.core_4.serving.cpu.alu.i_en 
       489 O        O 1 _0793_
       490 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [15]
       490 I       I1 2 \corescorecore.core_4.serving.cpu.decode.imm19_12_20 [5]
       490 I       I2 3 \corescorecore.core_4.serving.cpu.alu.i_en 
       490 O        O 1 _0794_
       491 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [16]
       491 I       I1 2 \corescorecore.core_4.serving.cpu.decode.imm19_12_20 [6]
       491 I       I2 3 \corescorecore.core_4.serving.cpu.alu.i_en 
       491 O        O 1 _0795_
       492 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [17]
       492 I       I1 2 \corescorecore.core_4.serving.cpu.decode.imm19_12_20 [7]
       492 I       I2 3 \corescorecore.core_4.serving.cpu.alu.i_en 
       492 O        O 1 _0796_
       493 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [18]
       493 I       I1 2 \corescorecore.core_4.serving.cpu.decode.imm19_12_20 [8]
       493 I       I2 3 \corescorecore.core_4.serving.cpu.alu.i_en 
       493 O        O 1 _0797_
       494 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [19]
       494 I       I1 2 _1289_[1]
       494 I       I2 3 \corescorecore.core_4.serving.cpu.alu.i_en 
       494 O        O 1 _0798_
       495 I       I0 1 \corescorecore.core_4.serving.cpu.decode.imm24_20 [0]
       495 I       I1 2 \corescorecore.core_4.serving.cpu.decode.signbit 
       495 I       I2 3 \corescorecore.core_4.serving.cpu.decode.m3 
       495 O        O 1 _1289_[1]
       496 I       I0 1 \corescorecore.core_4.serving.cpu.decode.o_rf_rs1_addr [1]
       496 I       I1 2 _1372_[1]
       496 I       I2 3 _1288_[2]
       496 O        O 1 _0811_
       497 I       I0 1 \corescorecore.core_4.serving.cpu.csr_imm 
       497 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [15]
       497 I       I2 3 \corescorecore.core_4.serving.cpu.decode.i_wb_en 
       497 O        O 1 _1372_[1]
       498 I       I0 1 \corescorecore.core_4.serving.cpu.alu.i_en 
       498 I       I1 2 \corescorecore.core_4.serving.cpu.decode.m3 
       498 I       I2 3 \corescorecore.core_4.serving.cpu.alu.i_sh_right 
       498 I       I3 4 \corescorecore.core_4.serving.cpu.decode.opcode [2]
       498 O        O 1 _1288_[2]
       499 I       I0 1 \corescorecore.core_4.serving.cpu.decode.o_rf_rs1_addr [2]
       499 I       I1 2 _1288_[1]
       499 I       I2 3 _1288_[2]
       499 O        O 1 _0812_
       500 I       I0 1 \corescorecore.core_4.serving.cpu.decode.o_rf_rs1_addr [1]
       500 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [16]
       500 I       I2 3 \corescorecore.core_4.serving.cpu.decode.i_wb_en 
       500 O        O 1 _1288_[1]
       501 I       I0 1 \corescorecore.core_4.serving.cpu.decode.o_rf_rs1_addr [3]
       501 I       I1 2 _1337_[1]
       501 I       I2 3 _1288_[2]
       501 O        O 1 _0813_
       502 I       I0 1 \corescorecore.core_4.serving.cpu.decode.o_rf_rs1_addr [2]
       502 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [17]
       502 I       I2 3 \corescorecore.core_4.serving.cpu.decode.i_wb_en 
       502 O        O 1 _1337_[1]
       503 I       I0 1 \corescorecore.core_4.serving.cpu.decode.o_rf_rs1_addr [4]
       503 I       I1 2 _1377_[1]
       503 I       I2 3 _1288_[2]
       503 O        O 1 _0814_
       504 I       I0 1 \corescorecore.core_4.serving.cpu.decode.o_rf_rs1_addr [3]
       504 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [18]
       504 I       I2 3 \corescorecore.core_4.serving.cpu.decode.i_wb_en 
       504 O        O 1 _1377_[1]
       505 I       I0 1 \corescorecore.core_4.serving.cpu.decode.o_rf_rs1_addr [4]
       505 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [19]
       505 I       I2 3 _1288_[2]
       505 I       I3 4 \corescorecore.core_4.serving.cpu.decode.i_wb_en 
       505 O        O 1 _0815_
       506 I       I0 1 _1062_[1]
       506 I       I1 2 _1062_[0]
       506 I       I2 3 \clkgen.o_rst_core 
       506 O        O 1 _0342_
       507 I       I0 1 \corescorecore.core_0.serving.cpu.state.o_cnt_r [2]
       507 I       I1 2 \corescorecore.core_0.serving.cpu.state.o_cnt_r [1]
       507 I       I2 3 \clkgen.o_rst_core 
       507 I       I3 4 \corescorecore.core_0.serving.cpu.alu.i_en 
       507 O        O 1 _0271_
       508 I       I0 1 _1344_[0]
       508 I       I1 2 \clkgen.o_rst_core 
       508 O        O 1 _0341_
       509 I       I0 1 _1062_[1]
       509 I       I1 2 \corescorecore.axis_mux.arb_inst.grant [4]
       509 I       I2 3 _1063_[3]
       509 I       I3 4 _1343_[3]
       509 O        O 1 _1344_[0]
       510 I       I0 1 \corescorecore.core_0.serving.cpu.state.o_cnt_r [3]
       510 I       I1 2 \corescorecore.core_0.serving.cpu.state.o_cnt_r [2]
       510 I       I2 3 \clkgen.o_rst_core 
       510 I       I3 4 \corescorecore.core_0.serving.cpu.alu.i_en 
       510 O        O 1 _0272_
       511 I       I0 1 _1040_[0]
       511 I       I1 2 \corescorecore.core_4.serving.cpu.alu.lt_r 
       511 I       I2 3 _0931_
       511 I       I3 4 \corescorecore.core_4.serving.cpu.alu.i_rs1 
       511 O        O 1 \corescorecore.core_4.serving.cpu.alu.result_lt 
       512 I       I0 1 _1039_[0]
       512 I       I1 2 _1039_[1]
       512 I       I2 3 _1039_[2]
       512 I       I3 4 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_we 
       512 O        O 1 _0931_
       513 I       I0 1 \corescorecore.core_4.serving.cpu.decode.imm24_20 [0]
       513 I       I1 2 \corescorecore.core_4.serving.cpu.decode.imm11_7 [0]
       513 I       I2 3 \corescorecore.core_4.serving.cpu.alu.i_cnt_done 
       513 I       I3 4 _1038_[3]
       513 O        O 1 _1039_[1]
       514 I       I0 1 \corescorecore.core_4.serving.cpu.decode.opcode [1]
       514 I       I1 2 \corescorecore.core_4.serving.cpu.decode.opcode [0]
       514 I       I2 3 \corescorecore.core_4.serving.cpu.decode.opcode [2]
       514 I       I3 4 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_we 
       514 O        O 1 _1038_[3]
       515 I       I0 1 \corescorecore.core_4.serving.cpu.alu.i_cnt_done 
       515 I       I1 2 \corescorecore.core_4.serving.cpu.decode.signbit 
       515 O        O 1 _1039_[0]
       516 I       I0 1 \corescorecore.core_4.serving.rf_ram_if.rdata1 [0]
       516 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [24]
       516 I       I2 3 \corescorecore.core_4.serving.rf_ram_if.rtrig1 
       516 O        O 1 _1039_[2]
       517 I       I0 1 \corescorecore.core_4.serving.cpu.alu.i_sh_right 
       517 I       I1 2 \corescorecore.core_4.serving.cpu.decode.o_mem_half 
       517 I       I2 3 \corescorecore.core_4.serving.cpu.decode.o_mem_word 
       517 I       I3 4 \corescorecore.core_4.serving.cpu.alu.i_cnt_done 
       517 O        O 1 _1040_[0]
       518 I       I0 1 \corescorecore.core_0.serving.cpu.state.stage_two_pending 
       518 I       I1 2 \corescorecore.core_0.serving.cpu.alu.i_init 
       518 I       I2 3 \clkgen.o_rst_core 
       518 I       I3 4 \corescorecore.core_0.serving.cpu.alu.i_en 
       518 O        O 1 _0273_
       519 I       I0 1 _1263_[0]
       519 I       I1 2 _1263_[1]
       519 I       I2 3 \corescorecore.core_4.serving.cpu.bufreg.c_r 
       519 O        O 1 \corescorecore.core_4.serving.cpu.bufreg.q 
       520 I       I0 1 _1039_[0]
       520 I       I1 2 _1039_[1]
       520 I       I2 3 _1262_[2]
       520 I       I3 4 \corescorecore.core_4.serving.cpu.decode.opcode [2]
       520 O        O 1 _1263_[0]
       521 I       I0 1 \corescorecore.core_4.serving.cpu.decode.opcode [1]
       521 I       I1 2 \corescorecore.core_4.serving.cpu.decode.opcode [0]
       521 I       I2 3 _1204_[1]
       521 I       I3 4 \corescorecore.core_4.serving.cpu.decode.m3 
       521 O        O 1 _1262_[2]
       522 I       I0 1 \corescorecore.core_4.serving.cpu.state.o_cnt [2]
       522 I       I1 2 \corescorecore.core_4.serving.cpu.state.o_cnt_r [0]
       522 I       I2 3 _1203_[2]
       522 O        O 1 _1204_[1]
       523 I       I0 1 \corescorecore.core_4.serving.cpu.mem_bytecnt [0]
       523 I       I1 2 \corescorecore.core_4.serving.cpu.mem_bytecnt [1]
       523 O        O 1 _1203_[2]
       524 I       I0 1 \corescorecore.core_4.serving.cpu.decode.opcode [1]
       524 I       I1 2 \corescorecore.core_4.serving.cpu.decode.opcode [0]
       524 I       I2 3 \corescorecore.core_4.serving.cpu.decode.m3 
       524 I       I3 4 \corescorecore.core_4.serving.cpu.alu.i_rs1 
       524 O        O 1 _1263_[1]
       525 I       I0 1 \corescorecore.core_4.serving.cpu.alu.i_buf 
       525 I       I1 2 \corescorecore.core_4.serving.cpu.bufreg.q 
       525 I       I2 3 \corescorecore.core_4.serving.cpu.alu.i_init 
       525 I       I3 4 _1195_[0]
       525 O        O 1 _0782_
       526 I       I0 1 \corescorecore.core_4.serving.rf_ram_if.wen0_r 
       526 I       I1 2 \corescorecore.core_4.serving.rf_ram_if.wtrig0 
       526 I       I2 3 \corescorecore.core_4.serving.rf_ram_if.wgo 
       526 I       I3 4 _1201_[3]
       526 O        O 1 \corescorecore.core_4.serving.ram.wb_en 
       527 I       I0 1 _1200_[0]
       527 I       I1 2 _1082_[0]
       527 I       I2 3 \corescorecore.core_4.serving.arbiter.i_wb_mem_ack 
       527 O        O 1 _1201_[3]
       528 I       I0 1 \corescorecore.core_4.serving.cpu.alu.i_en 
       528 I       I1 2 _1199_[1]
       528 I       I2 3 _1058_[2]
       528 O        O 1 _1200_[0]
       529 I       I0 1 \corescorecore.core_4.serving.rf_ram_if.wcnt [0]
       529 I       I1 2 \corescorecore.core_4.serving.rf_ram_if.wcnt [1]
       529 I       I2 3 \corescorecore.core_4.serving.rf_ram_if.wcnt [2]
       529 O        O 1 \corescorecore.core_4.serving.rf_ram_if.wtrig0 
       530 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [7]
       530 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [7]
       530 I       I2 3 _1082_[0]
       530 I       I3 4 \corescorecore.core_4.serving.ram.wb_en 
       530 O        O 1 \corescorecore.core_4.serving.ram.raddr [7]
       531 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_ack 
       531 I       I1 2 \corescorecore.core_0.serving.cpu.ctrl.en_pc_r 
       531 I       I2 3 _1002_[0]
       531 I       I3 4 \clkgen.o_rst_core 
       531 O        O 1 _0274_
       532 I       I0 1 \corescorecore.core_0.serving.cpu.ctrl.pc 
       532 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [1]
       532 I       I2 3 \clkgen.o_rst_core 
       532 I       I3 4 _1002_[0]
       532 O        O 1 _0275_
       533 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [1]
       533 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [2]
       533 I       I2 3 \clkgen.o_rst_core 
       533 I       I3 4 _1002_[0]
       533 O        O 1 _0276_
       534 I       I0 1 \corescorecore.core_4.serving.cpu.alu.i_sh_right 
       534 I       I1 2 _1204_[1]
       534 I       I2 3 \corescorecore.core_4.serving.cpu.alu.b_inv_plus_1_cy_r 
       534 I       I3 4 _0931_
       534 O        O 1 \corescorecore.core_4.serving.cpu.alu.shamt_ser 
       535 I       I0 1 \corescorecore.core_4.serving.rf_ram_if.rdata0 [1]
       535 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [24]
       535 I       I2 3 \corescorecore.core_4.serving.rf_ram_if.rtrig0 
       535 O        O 1 _0436_
       536 I       I0 1 \corescorecore.core_4.serving.rf_ram_if.rcnt [1]
       536 I       I1 2 \corescorecore.core_4.serving.rf_ram_if.rcnt [2]
       536 I       I2 3 \corescorecore.core_4.serving.rf_ram_if.rcnt [0]
       536 O        O 1 \corescorecore.core_4.serving.rf_ram_if.rtrig0 
       537 I       I0 1 \corescorecore.core_4.serving.rf_ram_if.rdata0 [2]
       537 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [25]
       537 I       I2 3 \corescorecore.core_4.serving.rf_ram_if.rtrig0 
       537 O        O 1 _0437_
       538 I       I0 1 \corescorecore.core_4.serving.rf_ram_if.rdata0 [3]
       538 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [26]
       538 I       I2 3 \corescorecore.core_4.serving.rf_ram_if.rtrig0 
       538 O        O 1 _0438_
       539 I       I0 1 \corescorecore.core_4.serving.rf_ram_if.rdata0 [4]
       539 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [27]
       539 I       I2 3 \corescorecore.core_4.serving.rf_ram_if.rtrig0 
       539 O        O 1 _0439_
       540 I       I0 1 \corescorecore.core_4.serving.rf_ram_if.rdata0 [5]
       540 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [28]
       540 I       I2 3 \corescorecore.core_4.serving.rf_ram_if.rtrig0 
       540 O        O 1 _0440_
       541 I       I0 1 \corescorecore.core_4.serving.rf_ram_if.rdata0 [6]
       541 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [29]
       541 I       I2 3 \corescorecore.core_4.serving.rf_ram_if.rtrig0 
       541 O        O 1 _0441_
       542 I       I0 1 \corescorecore.core_4.serving.rf_ram_if.rdata0 [7]
       542 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [30]
       542 I       I2 3 \corescorecore.core_4.serving.rf_ram_if.rtrig0 
       542 O        O 1 _0442_
       543 I       I0 1 _1254_[2]
       543 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [0]
       543 I       I2 3 _1255_[1]
       543 I       I3 4 \corescorecore.axis_mux.s_axis_tdata [33]
       543 O        O 1 _0816_
       544 I       I0 1 _1254_[2]
       544 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [1]
       544 I       I2 3 _1255_[1]
       544 I       I3 4 \corescorecore.axis_mux.s_axis_tdata [34]
       544 O        O 1 _0827_
       545 I       I0 1 _1254_[2]
       545 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [2]
       545 I       I2 3 _1255_[1]
       545 I       I3 4 \corescorecore.axis_mux.s_axis_tdata [35]
       545 O        O 1 _0838_
       546 I       I0 1 _1254_[2]
       546 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [3]
       546 I       I2 3 _1255_[1]
       546 I       I3 4 \corescorecore.axis_mux.s_axis_tdata [36]
       546 O        O 1 _0841_
       547 I       I0 1 _1254_[2]
       547 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [4]
       547 I       I2 3 _1255_[1]
       547 I       I3 4 \corescorecore.axis_mux.s_axis_tdata [37]
       547 O        O 1 _0842_
       548 I       I0 1 _1254_[2]
       548 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [5]
       548 I       I2 3 _1255_[1]
       548 I       I3 4 \corescorecore.axis_mux.s_axis_tdata [38]
       548 O        O 1 _0843_
       549 I       I0 1 _1254_[2]
       549 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [6]
       549 I       I2 3 _1255_[1]
       549 I       I3 4 \corescorecore.axis_mux.s_axis_tdata [39]
       549 O        O 1 _0844_
       550 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [7]
       550 I       I1 2 _1254_[2]
       550 I       I2 3 _1255_[1]
       550 I       I3 4 \corescorecore.core_4.o_tlast 
       550 O        O 1 _0845_
       551 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [8]
       551 I       I1 2 _1254_[2]
       551 I       I2 3 _1255_[1]
       551 I       I3 4 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [9]
       551 O        O 1 _0846_
       552 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [9]
       552 I       I1 2 _1254_[2]
       552 I       I2 3 _1255_[1]
       552 I       I3 4 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [10]
       552 O        O 1 _0847_
       553 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [10]
       553 I       I1 2 _1254_[2]
       553 I       I2 3 _1255_[1]
       553 I       I3 4 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [11]
       553 O        O 1 _0817_
       554 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [11]
       554 I       I1 2 _1254_[2]
       554 I       I2 3 _1255_[1]
       554 I       I3 4 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [12]
       554 O        O 1 _0818_
       555 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [12]
       555 I       I1 2 _1254_[2]
       555 I       I2 3 _1255_[1]
       555 I       I3 4 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [13]
       555 O        O 1 _0819_
       556 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [13]
       556 I       I1 2 _1254_[2]
       556 I       I2 3 _1255_[1]
       556 I       I3 4 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [14]
       556 O        O 1 _0820_
       557 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [14]
       557 I       I1 2 _1254_[2]
       557 I       I2 3 _1255_[1]
       557 I       I3 4 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [15]
       557 O        O 1 _0821_
       558 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [15]
       558 I       I1 2 _1254_[2]
       558 I       I2 3 _1255_[1]
       558 I       I3 4 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [16]
       558 O        O 1 _0822_
       559 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [16]
       559 I       I1 2 _1254_[2]
       559 I       I2 3 _1255_[1]
       559 I       I3 4 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [17]
       559 O        O 1 _0823_
       560 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [17]
       560 I       I1 2 _1254_[2]
       560 I       I2 3 _1255_[1]
       560 I       I3 4 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [18]
       560 O        O 1 _0824_
       561 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [18]
       561 I       I1 2 _1254_[2]
       561 I       I2 3 _1255_[1]
       561 I       I3 4 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [19]
       561 O        O 1 _0825_
       562 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [19]
       562 I       I1 2 _1254_[2]
       562 I       I2 3 _1255_[1]
       562 I       I3 4 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [20]
       562 O        O 1 _0826_
       563 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [20]
       563 I       I1 2 _1254_[2]
       563 I       I2 3 _1255_[1]
       563 I       I3 4 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [21]
       563 O        O 1 _0828_
       564 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [21]
       564 I       I1 2 _1254_[2]
       564 I       I2 3 _1255_[1]
       564 I       I3 4 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [22]
       564 O        O 1 _0829_
       565 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [22]
       565 I       I1 2 _1254_[2]
       565 I       I2 3 _1255_[1]
       565 I       I3 4 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [23]
       565 O        O 1 _0830_
       566 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [23]
       566 I       I1 2 _1254_[2]
       566 I       I2 3 _1255_[1]
       566 I       I3 4 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [24]
       566 O        O 1 _0831_
       567 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [24]
       567 I       I1 2 _1254_[2]
       567 I       I2 3 _1255_[1]
       567 I       I3 4 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [25]
       567 O        O 1 _0832_
       568 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [25]
       568 I       I1 2 _1254_[2]
       568 I       I2 3 _1255_[1]
       568 I       I3 4 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [26]
       568 O        O 1 _0833_
       569 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [26]
       569 I       I1 2 _1254_[2]
       569 I       I2 3 _1255_[1]
       569 I       I3 4 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [27]
       569 O        O 1 _0834_
       570 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [27]
       570 I       I1 2 _1254_[2]
       570 I       I2 3 _1255_[1]
       570 I       I3 4 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [28]
       570 O        O 1 _0835_
       571 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [28]
       571 I       I1 2 _1254_[2]
       571 I       I2 3 _1255_[1]
       571 I       I3 4 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [29]
       571 O        O 1 _0836_
       572 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [29]
       572 I       I1 2 _1254_[2]
       572 I       I2 3 _1255_[1]
       572 I       I3 4 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [30]
       572 O        O 1 _0837_
       573 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [30]
       573 I       I1 2 _1254_[2]
       573 I       I2 3 _1255_[1]
       573 I       I3 4 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [31]
       573 O        O 1 _0839_
       574 I       I0 1 _1254_[2]
       574 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [31]
       574 I       I2 3 _1039_[2]
       574 I       I3 4 _1255_[1]
       574 O        O 1 _0840_
       575 I       I0 1 \corescorecore.core_4.serving.cpu.decode.o_mem_half 
       575 I       I1 2 \corescorecore.core_4.serving.cpu.mem_bytecnt [0]
       575 I       I2 3 \corescorecore.core_4.serving.cpu.mem_bytecnt [1]
       575 I       I3 4 \corescorecore.core_4.serving.cpu.decode.o_mem_word 
       575 O        O 1 \corescorecore.core_4.serving.cpu.mem_if.dat_valid 
       576 I       I0 1 \corescorecore.core_4.serving.rf_ram_if.wen0_r 
       576 I       I1 2 \corescorecore.core_4.serving.rf_ram_if.wtrig0 
       576 I       I2 3 \corescorecore.core_4.serving.rf_ram_if.wgo 
       576 I       I3 4 _1331_[3]
       576 O        O 1 \corescorecore.core_4.serving.ram.we 
       577 I       I0 1 _1082_[0]
       577 I       I1 2 _1201_[3]
       577 I       I2 3 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_we 
       577 I       I3 4 _1000_
       577 O        O 1 _1331_[3]
       578 I       I0 1 \corescorecore.core_4.serving.rf_ram_if.o_waddr [0]
       578 I       I1 2 \corescorecore.core_4.serving.ram.bsel [0]
       578 I       I2 3 \corescorecore.core_4.serving.ram.wb_en 
       578 O        O 1 \corescorecore.core_4.serving.ram.waddr [0]
       579 I       I0 1 \corescorecore.core_4.serving.rf_ram_if.o_waddr [1]
       579 I       I1 2 \corescorecore.core_4.serving.ram.bsel [1]
       579 I       I2 3 \corescorecore.core_4.serving.ram.wb_en 
       579 O        O 1 \corescorecore.core_4.serving.ram.waddr [1]
       580 I       I0 1 \corescorecore.core_4.serving.ram.wb_en 
       580 I       I1 2 \corescorecore.core_4.serving.rf_ram_if.genblk1.wtrig0_r 
       580 I       I2 3 \corescorecore.core_4.serving.cpu.decode.o_rf_rd_addr [0]
       580 I       I3 4 _1327_[0]
       580 O        O 1 \corescorecore.core_4.serving.ram.waddr [2]
       581 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [2]
       581 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [2]
       581 I       I2 3 _1082_[0]
       581 I       I3 4 \corescorecore.core_4.serving.ram.wb_en 
       581 O        O 1 _1327_[0]
       582 I       I0 1 \corescorecore.core_4.serving.ram.wb_en 
       582 I       I1 2 \corescorecore.core_4.serving.rf_ram_if.genblk1.wtrig0_r 
       582 I       I2 3 \corescorecore.core_4.serving.cpu.decode.o_rf_rd_addr [1]
       582 I       I3 4 _1319_[0]
       582 O        O 1 \corescorecore.core_4.serving.ram.waddr [3]
       583 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [3]
       583 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [3]
       583 I       I2 3 _1082_[0]
       583 I       I3 4 \corescorecore.core_4.serving.ram.wb_en 
       583 O        O 1 _1319_[0]
       584 I       I0 1 \corescorecore.core_4.serving.ram.wb_en 
       584 I       I1 2 \corescorecore.core_4.serving.rf_ram_if.genblk1.wtrig0_r 
       584 I       I2 3 \corescorecore.core_4.serving.cpu.decode.o_rf_rd_addr [2]
       584 I       I3 4 _1293_[3]
       584 O        O 1 \corescorecore.core_4.serving.ram.waddr [4]
       585 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [4]
       585 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [4]
       585 I       I2 3 _1082_[0]
       585 I       I3 4 \corescorecore.core_4.serving.ram.wb_en 
       585 O        O 1 _1293_[3]
       586 I       I0 1 \corescorecore.core_4.serving.ram.wb_en 
       586 I       I1 2 \corescorecore.core_4.serving.rf_ram_if.genblk1.wtrig0_r 
       586 I       I2 3 \corescorecore.core_4.serving.cpu.decode.o_rf_rd_addr [3]
       586 I       I3 4 _1336_[3]
       586 O        O 1 \corescorecore.core_4.serving.ram.waddr [5]
       587 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [5]
       587 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [5]
       587 I       I2 3 _1082_[0]
       587 I       I3 4 \corescorecore.core_4.serving.ram.wb_en 
       587 O        O 1 _1336_[3]
       588 I       I0 1 \corescorecore.core_4.serving.ram.wb_en 
       588 I       I1 2 \corescorecore.core_4.serving.rf_ram_if.genblk1.wtrig0_r 
       588 I       I2 3 \corescorecore.core_4.serving.cpu.decode.o_rf_rd_addr [4]
       588 I       I3 4 _1290_[0]
       588 O        O 1 \corescorecore.core_4.serving.ram.waddr [6]
       589 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [6]
       589 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [6]
       589 I       I2 3 _1082_[0]
       589 I       I3 4 \corescorecore.core_4.serving.ram.wb_en 
       589 O        O 1 _1290_[0]
       590 I       I0 1 \corescorecore.core_4.serving.rf_ram_if.genblk1.wtrig0_r 
       590 I       I1 2 \corescorecore.core_4.serving.rf_ram_if.wdata0_r [0]
       590 I       I2 3 _1001_[0]
       590 I       I3 4 \corescorecore.core_4.serving.ram.wb_en 
       590 O        O 1 \corescorecore.core_4.serving.ram.wdata [0]
       591 I       I0 1 \corescorecore.core_4.serving.rf_ram_if.genblk1.wtrig0_r 
       591 I       I1 2 \corescorecore.core_4.serving.rf_ram_if.wdata0_r [1]
       591 I       I2 3 _1001_[1]
       591 I       I3 4 \corescorecore.core_4.serving.ram.wb_en 
       591 O        O 1 \corescorecore.core_4.serving.ram.wdata [1]
       592 I       I0 1 \corescorecore.core_4.serving.rf_ram_if.genblk1.wtrig0_r 
       592 I       I1 2 \corescorecore.core_4.serving.rf_ram_if.wdata0_r [2]
       592 I       I2 3 _1001_[2]
       592 I       I3 4 \corescorecore.core_4.serving.ram.wb_en 
       592 O        O 1 \corescorecore.core_4.serving.ram.wdata [2]
       593 I       I0 1 \corescorecore.core_4.serving.rf_ram_if.genblk1.wtrig0_r 
       593 I       I1 2 \corescorecore.core_4.serving.rf_ram_if.wdata0_r [3]
       593 I       I2 3 _1001_[3]
       593 I       I3 4 \corescorecore.core_4.serving.ram.wb_en 
       593 O        O 1 \corescorecore.core_4.serving.ram.wdata [3]
       594 I       I0 1 \corescorecore.core_4.serving.rf_ram_if.genblk1.wtrig0_r 
       594 I       I1 2 \corescorecore.core_4.serving.rf_ram_if.wdata0_r [4]
       594 I       I2 3 _1001_[4]
       594 I       I3 4 \corescorecore.core_4.serving.ram.wb_en 
       594 O        O 1 \corescorecore.core_4.serving.ram.wdata [4]
       595 I       I0 1 \corescorecore.core_4.serving.rf_ram_if.genblk1.wtrig0_r 
       595 I       I1 2 \corescorecore.core_4.serving.rf_ram_if.wdata0_r [5]
       595 I       I2 3 _1001_[5]
       595 I       I3 4 \corescorecore.core_4.serving.ram.wb_en 
       595 O        O 1 \corescorecore.core_4.serving.ram.wdata [5]
       596 I       I0 1 \corescorecore.core_4.serving.rf_ram_if.genblk1.wtrig0_r 
       596 I       I1 2 \corescorecore.core_4.serving.rf_ram_if.wdata0_r [6]
       596 I       I2 3 _1001_[6]
       596 I       I3 4 \corescorecore.core_4.serving.ram.wb_en 
       596 O        O 1 \corescorecore.core_4.serving.ram.wdata [6]
       597 I       I0 1 _1302_[0]
       597 I       I1 2 _1302_[1]
       597 I       I2 3 _1195_[0]
       597 I       I3 4 _1302_[3]
       597 O        O 1 \corescorecore.core_4.serving.cpu.o_wdata0 
       598 I       I0 1 _1205_[0]
       598 I       I1 2 \corescorecore.core_4.serving.cpu.alu.i_rs1 
       598 I       I2 3 \corescorecore.core_4.serving.cpu.alu.add_cy_r 
       598 I       I3 4 _1297_[3]
       598 O        O 1 _1302_[0]
       599 I       I0 1 _1204_[0]
       599 I       I1 2 _1204_[1]
       599 I       I2 3 \corescorecore.core_4.serving.cpu.alu.b_inv_plus_1_cy_r 
       599 I       I3 4 _0931_
       599 O        O 1 _1205_[0]
       600 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_we 
       600 I       I1 2 \corescorecore.core_4.serving.cpu.alu.i_sh_signed 
       600 O        O 1 _1204_[0]
       601 I       I0 1 \corescorecore.core_4.serving.cpu.decode.o_mem_word 
       601 I       I1 2 \corescorecore.core_4.serving.cpu.alu.i_sh_right 
       601 I       I2 3 \corescorecore.core_4.serving.cpu.decode.o_mem_half 
       601 O        O 1 _1297_[3]
       602 I       I0 1 _1253_[1]
       602 I       I1 2 _1296_[1]
       602 I       I2 3 _1296_[2]
       602 I       I3 4 _1296_[3]
       602 O        O 1 _1302_[3]
       603 I       I0 1 _1294_[0]
       603 I       I1 2 _1210_[0]
       603 I       I2 3 _1208_[0]
       603 I       I3 4 \corescorecore.core_4.serving.cpu.ctrl.en_pc_r 
       603 O        O 1 _1296_[2]
       604 I       I0 1 _1210_[1]
       604 I       I1 2 \corescorecore.core_4.serving.cpu.ctrl.pc_plus_offset_cy_r 
       604 O        O 1 _1294_[0]
       605 I       I0 1 \corescorecore.core_4.serving.cpu.decode.m3 
       605 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_we 
       605 I       I2 3 _1207_[2]
       605 I       I3 4 \corescorecore.core_4.serving.cpu.ctrl.pc 
       605 O        O 1 _1210_[1]
       606 I       I0 1 \corescorecore.core_4.serving.cpu.decode.opcode [2]
       606 I       I1 2 \corescorecore.core_4.serving.cpu.decode.opcode [0]
       606 I       I2 3 \corescorecore.core_4.serving.cpu.decode.opcode [1]
       606 O        O 1 _1207_[2]
       607 I       I0 1 _1039_[1]
       607 I       I1 2 _1039_[0]
       607 I       I2 3 _1209_[2]
       607 I       I3 4 _1209_[3]
       607 O        O 1 _1210_[0]
       608 I       I0 1 _1208_[0]
       608 I       I1 2 \corescorecore.core_4.serving.cpu.alu.i_buf 
       608 O        O 1 _1209_[3]
       609 I       I0 1 \corescorecore.core_4.serving.cpu.decode.m3 
       609 I       I1 2 \corescorecore.core_4.serving.cpu.decode.opcode [0]
       609 I       I2 3 \corescorecore.core_4.serving.cpu.decode.opcode [2]
       609 O        O 1 _1208_[0]
       610 I       I0 1 \corescorecore.core_4.serving.cpu.mem_bytecnt [0]
       610 I       I1 2 \corescorecore.core_4.serving.cpu.state.o_cnt [2]
       610 I       I2 3 \corescorecore.core_4.serving.cpu.mem_bytecnt [1]
       610 I       I3 4 _1208_[0]
       610 O        O 1 _1209_[2]
       611 I       I0 1 _1295_[0]
       611 I       I1 2 \corescorecore.core_4.serving.cpu.decode.m3 
       611 I       I2 3 \corescorecore.core_4.serving.cpu.decode.opcode [0]
       611 O        O 1 _1296_[3]
       612 I       I0 1 _1206_[0]
       612 I       I1 2 \corescorecore.core_4.serving.cpu.ctrl.pc 
       612 I       I2 3 \corescorecore.core_4.serving.cpu.ctrl.pc_plus_4_cy_r 
       612 O        O 1 _1295_[0]
       613 I       I0 1 \corescorecore.core_4.serving.cpu.state.o_cnt [2]
       613 I       I1 2 \corescorecore.core_4.serving.cpu.state.o_cnt_r [2]
       613 I       I2 3 _1203_[2]
       613 O        O 1 _1206_[0]
       614 I       I0 1 \corescorecore.core_4.serving.cpu.alu.i_sh_right 
       614 I       I1 2 \corescorecore.core_4.serving.cpu.mem_if.signbit 
       614 I       I2 3 \corescorecore.core_4.serving.cpu.mem_if.dat_cur 
       614 I       I3 4 \corescorecore.core_4.serving.cpu.mem_if.dat_valid 
       614 O        O 1 _1296_[1]
       615 I       I0 1 _1195_[1]
       615 I       I1 2 _1301_[1]
       615 I       I2 3 \corescorecore.core_4.serving.cpu.alu.i_sh_right 
       615 I       I3 4 _1301_[3]
       615 O        O 1 _1302_[1]
       616 I       I0 1 \corescorecore.core_4.serving.cpu.alu.result_lt_r 
       616 I       I1 2 _1204_[1]
       616 I       I2 3 _1239_[1]
       616 I       I3 4 _1299_[3]
       616 O        O 1 _1301_[3]
       617 I       I0 1 \corescorecore.core_4.serving.cpu.alu.shift.signbit 
       617 I       I1 2 \corescorecore.core_4.serving.cpu.alu.i_buf 
       617 I       I2 3 _1298_[2]
       617 I       I3 4 _1195_[1]
       617 O        O 1 _1299_[3]
       618 I       I0 1 \corescorecore.core_4.serving.cpu.alu.i_sh_right 
       618 I       I1 2 \corescorecore.core_4.serving.cpu.alu.shift.wrapped 
       618 O        O 1 _1298_[2]
       619 I       I0 1 _1300_[0]
       619 I       I1 2 _1300_[1]
       619 I       I2 3 \corescorecore.core_4.serving.cpu.decode.o_mem_word 
       619 O        O 1 _1301_[1]
       620 I       I0 1 \corescorecore.core_4.serving.rf_ram_if.genblk1.wtrig0_r 
       620 I       I1 2 \corescorecore.core_4.serving.cpu.o_wdata0 
       620 I       I2 3 _1001_[7]
       620 I       I3 4 \corescorecore.core_4.serving.ram.wb_en 
       620 O        O 1 \corescorecore.core_4.serving.ram.wdata [7]
       621 I       I0 1 \corescorecore.core_4.serving.raddr [0]
       621 I       I1 2 \corescorecore.core_4.serving.ram.bsel [0]
       621 I       I2 3 \corescorecore.core_4.serving.ram.wb_en 
       621 O        O 1 \corescorecore.core_4.serving.ram.raddr [0]
       622 I       I0 1 \corescorecore.core_4.serving.raddr [1]
       622 I       I1 2 \corescorecore.core_4.serving.ram.bsel [1]
       622 I       I2 3 \corescorecore.core_4.serving.ram.wb_en 
       622 O        O 1 \corescorecore.core_4.serving.ram.raddr [1]
       623 I       I0 1 _1327_[0]
       623 I       I1 2 _1327_[1]
       623 O        O 1 \corescorecore.core_4.serving.ram.raddr [2]
       624 I       I0 1 \corescorecore.core_4.serving.cpu.csr_imm 
       624 I       I1 2 \corescorecore.core_4.serving.cpu.decode.o_rf_rs2_addr [0]
       624 I       I2 3 \corescorecore.core_4.serving.ram.wb_en 
       624 I       I3 4 \corescorecore.core_4.serving.rf_ram_if.rtrig0 
       624 O        O 1 _1327_[1]
       625 I       I0 1 _1319_[0]
       625 I       I1 2 _1319_[1]
       625 O        O 1 \corescorecore.core_4.serving.ram.raddr [3]
       626 I       I0 1 \corescorecore.core_4.serving.cpu.decode.o_rf_rs1_addr [1]
       626 I       I1 2 \corescorecore.core_4.serving.cpu.decode.o_rf_rs2_addr [1]
       626 I       I2 3 \corescorecore.core_4.serving.ram.wb_en 
       626 I       I3 4 \corescorecore.core_4.serving.rf_ram_if.rtrig0 
       626 O        O 1 _1319_[1]
       627 I       I0 1 _1293_[3]
       627 I       I1 2 _1342_[1]
       627 O        O 1 \corescorecore.core_4.serving.ram.raddr [4]
       628 I       I0 1 \corescorecore.core_4.serving.cpu.decode.o_rf_rs1_addr [2]
       628 I       I1 2 \corescorecore.core_4.serving.cpu.decode.o_rf_rs2_addr [2]
       628 I       I2 3 \corescorecore.core_4.serving.ram.wb_en 
       628 I       I3 4 \corescorecore.core_4.serving.rf_ram_if.rtrig0 
       628 O        O 1 _1342_[1]
       629 I       I0 1 _1336_[3]
       629 I       I1 2 _1341_[1]
       629 O        O 1 \corescorecore.core_4.serving.ram.raddr [5]
       630 I       I0 1 \corescorecore.core_4.serving.cpu.decode.o_rf_rs1_addr [3]
       630 I       I1 2 \corescorecore.core_4.serving.cpu.decode.o_rf_rs2_addr [3]
       630 I       I2 3 \corescorecore.core_4.serving.ram.wb_en 
       630 I       I3 4 \corescorecore.core_4.serving.rf_ram_if.rtrig0 
       630 O        O 1 _1341_[1]
       631 I       I0 1 _1290_[0]
       631 I       I1 2 _1290_[1]
       631 O        O 1 \corescorecore.core_4.serving.ram.raddr [6]
       632 I       I0 1 \corescorecore.core_4.serving.cpu.decode.o_rf_rs1_addr [4]
       632 I       I1 2 \corescorecore.core_4.serving.cpu.decode.o_rf_rs2_addr [4]
       632 I       I2 3 \corescorecore.core_4.serving.ram.wb_en 
       632 I       I3 4 \corescorecore.core_4.serving.rf_ram_if.rtrig0 
       632 O        O 1 _1290_[1]
       633 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [3]
       633 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [4]
       633 I       I2 3 \clkgen.o_rst_core 
       633 I       I3 4 _1002_[0]
       633 O        O 1 _0278_
       634 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [4]
       634 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [5]
       634 I       I2 3 \clkgen.o_rst_core 
       634 I       I3 4 _1002_[0]
       634 O        O 1 _0279_
       635 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [5]
       635 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [6]
       635 I       I2 3 \clkgen.o_rst_core 
       635 I       I3 4 _1002_[0]
       635 O        O 1 _0280_
       636 I       I0 1 \corescorecore.core_3.serving.rf_ram_if.wen0_r 
       636 I       I1 2 \corescorecore.core_3.serving.rf_ram_if.wtrig0 
       636 I       I2 3 \corescorecore.core_3.serving.rf_ram_if.wgo 
       636 I       I3 4 _1193_[3]
       636 O        O 1 \corescorecore.core_3.serving.ram.wb_en 
       637 I       I0 1 _1192_[0]
       637 I       I1 2 _1090_[1]
       637 I       I2 3 _1090_[0]
       637 I       I3 4 \corescorecore.core_3.serving.arbiter.i_wb_mem_ack 
       637 O        O 1 _1193_[3]
       638 I       I0 1 \corescorecore.core_3.serving.rf_ram_if.wcnt [0]
       638 I       I1 2 \corescorecore.core_3.serving.rf_ram_if.wcnt [2]
       638 I       I2 3 \corescorecore.core_3.serving.rf_ram_if.wcnt [1]
       638 O        O 1 \corescorecore.core_3.serving.rf_ram_if.wtrig0 
       639 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [7]
       639 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [7]
       639 I       I2 3 _1090_[0]
       639 I       I3 4 \corescorecore.core_3.serving.ram.wb_en 
       639 O        O 1 \corescorecore.core_3.serving.ram.raddr [7]
       640 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [7]
       640 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [8]
       640 I       I2 3 \clkgen.o_rst_core 
       640 I       I3 4 _1002_[0]
       640 O        O 1 _0282_
       641 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [8]
       641 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [9]
       641 I       I2 3 \clkgen.o_rst_core 
       641 I       I3 4 _1002_[0]
       641 O        O 1 _0283_
       642 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [9]
       642 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [10]
       642 I       I2 3 \clkgen.o_rst_core 
       642 I       I3 4 _1002_[0]
       642 O        O 1 _0284_
       643 I       I0 1 \corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_encoded [1]
       643 I       I1 2 \corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_encoded [0]
       643 O        O 1 _0861_
       644 I       I0 1 \corescorecore.axis_mux.arb_inst.masked_request_index [1]
       644 I       I1 2 \corescorecore.axis_mux.arb_inst.masked_request_index [0]
       644 O        O 1 _0865_
       645 I       I0 1 _1374_[0]
       645 I       I1 2 \clkgen.o_rst_core 
       645 O        O 1 _0340_
       646 I       I0 1 _1062_[1]
       646 I       I1 2 \corescorecore.axis_mux.arb_inst.grant [3]
       646 I       I2 3 _1063_[3]
       646 I       I3 4 _1340_[3]
       646 O        O 1 _1374_[0]
       647 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [11]
       647 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [12]
       647 I       I2 3 \clkgen.o_rst_core 
       647 I       I3 4 _1002_[0]
       647 O        O 1 _0286_
       648 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [7]
       648 I       I1 2 \corescorecore.core_3.serving.cpu.decode.imm11_7 [1]
       648 I       I2 3 \corescorecore.core_3.serving.cpu.alu.i_en 
       648 O        O 1 _0708_
       649 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [8]
       649 I       I1 2 \corescorecore.core_3.serving.cpu.decode.imm11_7 [2]
       649 I       I2 3 \corescorecore.core_3.serving.cpu.alu.i_en 
       649 O        O 1 _0709_
       650 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [9]
       650 I       I1 2 \corescorecore.core_3.serving.cpu.decode.imm11_7 [3]
       650 I       I2 3 \corescorecore.core_3.serving.cpu.alu.i_en 
       650 O        O 1 _0710_
       651 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [10]
       651 I       I1 2 \corescorecore.core_3.serving.cpu.decode.imm11_7 [4]
       651 I       I2 3 \corescorecore.core_3.serving.cpu.alu.i_en 
       651 O        O 1 _0711_
       652 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [11]
       652 I       I1 2 \corescorecore.core_3.serving.cpu.decode.imm30_25 [0]
       652 I       I2 3 \corescorecore.core_3.serving.cpu.alu.i_en 
       652 O        O 1 _0712_
       653 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [20]
       653 I       I1 2 \corescorecore.core_3.serving.cpu.decode.imm24_20 [1]
       653 I       I2 3 \corescorecore.core_3.serving.cpu.alu.i_en 
       653 O        O 1 _0722_
       654 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [21]
       654 I       I1 2 \corescorecore.core_3.serving.cpu.decode.imm24_20 [2]
       654 I       I2 3 \corescorecore.core_3.serving.cpu.alu.i_en 
       654 O        O 1 _0723_
       655 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [22]
       655 I       I1 2 \corescorecore.core_3.serving.cpu.decode.imm24_20 [3]
       655 I       I2 3 \corescorecore.core_3.serving.cpu.alu.i_en 
       655 O        O 1 _0724_
       656 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [23]
       656 I       I1 2 \corescorecore.core_3.serving.cpu.decode.imm24_20 [4]
       656 I       I2 3 \corescorecore.core_3.serving.cpu.alu.i_en 
       656 O        O 1 _0725_
       657 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [24]
       657 I       I1 2 \corescorecore.core_3.serving.cpu.decode.imm30_25 [0]
       657 I       I2 3 \corescorecore.core_3.serving.cpu.alu.i_en 
       657 O        O 1 _0726_
       658 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [25]
       658 I       I1 2 \corescorecore.core_3.serving.cpu.decode.imm30_25 [1]
       658 I       I2 3 \corescorecore.core_3.serving.cpu.alu.i_en 
       658 O        O 1 _0727_
       659 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [26]
       659 I       I1 2 \corescorecore.core_3.serving.cpu.decode.imm30_25 [2]
       659 I       I2 3 \corescorecore.core_3.serving.cpu.alu.i_en 
       659 O        O 1 _0728_
       660 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [27]
       660 I       I1 2 \corescorecore.core_3.serving.cpu.decode.imm30_25 [3]
       660 I       I2 3 \corescorecore.core_3.serving.cpu.alu.i_en 
       660 O        O 1 _0729_
       661 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [28]
       661 I       I1 2 \corescorecore.core_3.serving.cpu.decode.imm30_25 [4]
       661 I       I2 3 \corescorecore.core_3.serving.cpu.alu.i_en 
       661 O        O 1 _0730_
       662 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [29]
       662 I       I1 2 \corescorecore.core_3.serving.cpu.decode.imm30_25 [5]
       662 I       I2 3 \corescorecore.core_3.serving.cpu.alu.i_en 
       662 O        O 1 _0731_
       663 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [7]
       663 I       I1 2 \corescorecore.core_3.serving.cpu.decode.signbit 
       663 I       I2 3 \corescorecore.core_3.serving.cpu.alu.i_en 
       663 O        O 1 _0733_
       664 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [20]
       664 I       I1 2 \corescorecore.core_3.serving.cpu.decode.imm19_12_20 [1]
       664 I       I2 3 \corescorecore.core_3.serving.cpu.alu.i_en 
       664 O        O 1 _0713_
       665 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [12]
       665 I       I1 2 \corescorecore.core_3.serving.cpu.decode.imm19_12_20 [2]
       665 I       I2 3 \corescorecore.core_3.serving.cpu.alu.i_en 
       665 O        O 1 _0714_
       666 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [13]
       666 I       I1 2 \corescorecore.core_3.serving.cpu.decode.imm19_12_20 [3]
       666 I       I2 3 \corescorecore.core_3.serving.cpu.alu.i_en 
       666 O        O 1 _0715_
       667 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [14]
       667 I       I1 2 \corescorecore.core_3.serving.cpu.decode.imm19_12_20 [4]
       667 I       I2 3 \corescorecore.core_3.serving.cpu.alu.i_en 
       667 O        O 1 _0716_
       668 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [15]
       668 I       I1 2 \corescorecore.core_3.serving.cpu.decode.imm19_12_20 [5]
       668 I       I2 3 \corescorecore.core_3.serving.cpu.alu.i_en 
       668 O        O 1 _0717_
       669 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [16]
       669 I       I1 2 \corescorecore.core_3.serving.cpu.decode.imm19_12_20 [6]
       669 I       I2 3 \corescorecore.core_3.serving.cpu.alu.i_en 
       669 O        O 1 _0718_
       670 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [17]
       670 I       I1 2 \corescorecore.core_3.serving.cpu.decode.imm19_12_20 [7]
       670 I       I2 3 \corescorecore.core_3.serving.cpu.alu.i_en 
       670 O        O 1 _0719_
       671 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [18]
       671 I       I1 2 \corescorecore.core_3.serving.cpu.decode.imm19_12_20 [8]
       671 I       I2 3 \corescorecore.core_3.serving.cpu.alu.i_en 
       671 O        O 1 _0720_
       672 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [19]
       672 I       I1 2 _1369_[1]
       672 I       I2 3 \corescorecore.core_3.serving.cpu.alu.i_en 
       672 O        O 1 _0721_
       673 I       I0 1 \corescorecore.core_3.serving.cpu.decode.imm24_20 [0]
       673 I       I1 2 \corescorecore.core_3.serving.cpu.decode.signbit 
       673 I       I2 3 \corescorecore.core_3.serving.cpu.decode.m3 
       673 O        O 1 _1369_[1]
       674 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [10]
       674 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [11]
       674 I       I2 3 \clkgen.o_rst_core 
       674 I       I3 4 _1002_[0]
       674 O        O 1 _0285_
       675 I       I0 1 \corescorecore.core_3.serving.cpu.decode.o_rf_rs1_addr [1]
       675 I       I1 2 _1339_[1]
       675 I       I2 3 _1303_[2]
       675 O        O 1 _0734_
       676 I       I0 1 \corescorecore.core_3.serving.cpu.csr_imm 
       676 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [15]
       676 I       I2 3 \corescorecore.core_3.serving.cpu.decode.i_wb_en 
       676 O        O 1 _1339_[1]
       677 I       I0 1 \corescorecore.core_3.serving.cpu.alu.i_en 
       677 I       I1 2 \corescorecore.core_3.serving.cpu.decode.m3 
       677 I       I2 3 \corescorecore.core_3.serving.cpu.alu.i_sh_right 
       677 I       I3 4 \corescorecore.core_3.serving.cpu.decode.opcode [2]
       677 O        O 1 _1303_[2]
       678 I       I0 1 \corescorecore.core_3.serving.cpu.decode.o_rf_rs1_addr [2]
       678 I       I1 2 _1332_[1]
       678 I       I2 3 _1303_[2]
       678 O        O 1 _0735_
       679 I       I0 1 \corescorecore.core_3.serving.cpu.decode.o_rf_rs1_addr [1]
       679 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [16]
       679 I       I2 3 \corescorecore.core_3.serving.cpu.decode.i_wb_en 
       679 O        O 1 _1332_[1]
       680 I       I0 1 \corescorecore.core_3.serving.cpu.decode.o_rf_rs1_addr [3]
       680 I       I1 2 _1303_[1]
       680 I       I2 3 _1303_[2]
       680 O        O 1 _0736_
       681 I       I0 1 \corescorecore.core_3.serving.cpu.decode.o_rf_rs1_addr [2]
       681 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [17]
       681 I       I2 3 \corescorecore.core_3.serving.cpu.decode.i_wb_en 
       681 O        O 1 _1303_[1]
       682 I       I0 1 \corescorecore.core_3.serving.cpu.decode.o_rf_rs1_addr [4]
       682 I       I1 2 _1376_[1]
       682 I       I2 3 _1303_[2]
       682 O        O 1 _0737_
       683 I       I0 1 \corescorecore.core_3.serving.cpu.decode.o_rf_rs1_addr [3]
       683 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [18]
       683 I       I2 3 \corescorecore.core_3.serving.cpu.decode.i_wb_en 
       683 O        O 1 _1376_[1]
       684 I       I0 1 \corescorecore.core_3.serving.cpu.decode.o_rf_rs1_addr [4]
       684 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [19]
       684 I       I2 3 _1303_[2]
       684 I       I3 4 \corescorecore.core_3.serving.cpu.decode.i_wb_en 
       684 O        O 1 _0738_
       685 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [12]
       685 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [13]
       685 I       I2 3 \clkgen.o_rst_core 
       685 I       I3 4 _1002_[0]
       685 O        O 1 _0287_
       686 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [13]
       686 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [14]
       686 I       I2 3 \clkgen.o_rst_core 
       686 I       I3 4 _1002_[0]
       686 O        O 1 _0288_
       687 I       I0 1 \corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_encoded [0]
       687 I       I1 2 _1315_[0]
       687 O        O 1 _0860_
       688 I       I0 1 \corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_encoded [2]
       688 I       I1 2 _1061_[3]
       688 O        O 1 _1315_[0]
       689 I       I0 1 \corescorecore.axis_mux.arb_inst.masked_request_index [0]
       689 I       I1 2 _1115_[2]
       689 O        O 1 _0864_
       690 I       I0 1 _1333_[0]
       690 I       I1 2 \clkgen.o_rst_core 
       690 O        O 1 _0339_
       691 I       I0 1 _1062_[1]
       691 I       I1 2 \corescorecore.axis_mux.arb_inst.grant [2]
       691 I       I2 3 _1063_[3]
       691 I       I3 4 _1328_[3]
       691 O        O 1 _1333_[0]
       692 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [15]
       692 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [16]
       692 I       I2 3 \clkgen.o_rst_core 
       692 I       I3 4 _1002_[0]
       692 O        O 1 _0290_
       693 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [16]
       693 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [17]
       693 I       I2 3 \clkgen.o_rst_core 
       693 I       I3 4 _1002_[0]
       693 O        O 1 _0291_
       694 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [17]
       694 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [18]
       694 I       I2 3 \clkgen.o_rst_core 
       694 I       I3 4 _1002_[0]
       694 O        O 1 _0292_
       695 I       I0 1 \corescorecore.core_4.serving.rf_ram_if.rtrig0 
       695 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [31]
       695 O        O 1 _0040_
       696 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [18]
       696 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [19]
       696 I       I2 3 \clkgen.o_rst_core 
       696 I       I3 4 _1002_[0]
       696 O        O 1 _0293_
       697 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [19]
       697 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [20]
       697 I       I2 3 \clkgen.o_rst_core 
       697 I       I3 4 _1002_[0]
       697 O        O 1 _0294_
       698 I       I0 1 \corescorecore.core_2.serving.rf_ram_if.rdata1 [1]
       698 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [25]
       698 I       I2 3 \corescorecore.core_2.serving.rf_ram_if.rtrig1 
       698 O        O 1 _0417_
       699 I       I0 1 \corescorecore.core_2.serving.rf_ram_if.rdata1 [2]
       699 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [26]
       699 I       I2 3 \corescorecore.core_2.serving.rf_ram_if.rtrig1 
       699 O        O 1 _0418_
       700 I       I0 1 \corescorecore.core_2.serving.rf_ram_if.rdata1 [3]
       700 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [27]
       700 I       I2 3 \corescorecore.core_2.serving.rf_ram_if.rtrig1 
       700 O        O 1 _0419_
       701 I       I0 1 \corescorecore.core_2.serving.rf_ram_if.rdata1 [4]
       701 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [28]
       701 I       I2 3 \corescorecore.core_2.serving.rf_ram_if.rtrig1 
       701 O        O 1 _0420_
       702 I       I0 1 \corescorecore.core_2.serving.rf_ram_if.rdata1 [5]
       702 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [29]
       702 I       I2 3 \corescorecore.core_2.serving.rf_ram_if.rtrig1 
       702 O        O 1 _0421_
       703 I       I0 1 \corescorecore.core_2.serving.rf_ram_if.rdata1 [6]
       703 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [30]
       703 I       I2 3 \corescorecore.core_2.serving.rf_ram_if.rtrig1 
       703 O        O 1 _0422_
       704 I       I0 1 _1305_[0]
       704 I       I1 2 _1305_[1]
       704 I       I2 3 \corescorecore.core_3.serving.cpu.bufreg.c_r 
       704 O        O 1 \corescorecore.core_3.serving.cpu.bufreg.q 
       705 I       I0 1 _1122_[1]
       705 I       I1 2 _1122_[0]
       705 I       I2 3 _1304_[2]
       705 I       I3 4 \corescorecore.core_3.serving.cpu.decode.opcode [2]
       705 O        O 1 _1305_[0]
       706 I       I0 1 \corescorecore.core_3.serving.cpu.decode.opcode [1]
       706 I       I1 2 \corescorecore.core_3.serving.cpu.decode.opcode [0]
       706 I       I2 3 _1190_[0]
       706 I       I3 4 \corescorecore.core_3.serving.cpu.decode.m3 
       706 O        O 1 _1304_[2]
       707 I       I0 1 \corescorecore.core_3.serving.cpu.state.o_cnt [2]
       707 I       I1 2 \corescorecore.core_3.serving.cpu.state.o_cnt_r [0]
       707 I       I2 3 _1129_[2]
       707 O        O 1 _1190_[0]
       708 I       I0 1 \corescorecore.core_3.serving.cpu.decode.opcode [1]
       708 I       I1 2 \corescorecore.core_3.serving.cpu.decode.opcode [0]
       708 I       I2 3 \corescorecore.core_3.serving.cpu.decode.m3 
       708 I       I3 4 \corescorecore.core_3.serving.cpu.alu.i_rs1 
       708 O        O 1 _1305_[1]
       709 I       I0 1 \corescorecore.core_3.serving.cpu.alu.i_buf 
       709 I       I1 2 \corescorecore.core_3.serving.cpu.bufreg.q 
       709 I       I2 3 \corescorecore.core_3.serving.cpu.alu.i_init 
       709 I       I3 4 _1086_[0]
       709 O        O 1 _0705_
       710 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [20]
       710 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [21]
       710 I       I2 3 \clkgen.o_rst_core 
       710 I       I3 4 _1002_[0]
       710 O        O 1 _0295_
       711 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [21]
       711 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [22]
       711 I       I2 3 \clkgen.o_rst_core 
       711 I       I3 4 _1002_[0]
       711 O        O 1 _0296_
       712 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [22]
       712 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [23]
       712 I       I2 3 \clkgen.o_rst_core 
       712 I       I3 4 _1002_[0]
       712 O        O 1 _0297_
       713 I       I0 1 \corescorecore.core_3.serving.cpu.alu.i_sh_right 
       713 I       I1 2 _1190_[0]
       713 I       I2 3 \corescorecore.core_3.serving.cpu.alu.b_inv_plus_1_cy_r 
       713 I       I3 4 _0950_
       713 O        O 1 \corescorecore.core_3.serving.cpu.alu.shamt_ser 
       714 I       I0 1 \corescorecore.core_3.serving.rf_ram_if.rdata1 [1]
       714 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [25]
       714 I       I2 3 \corescorecore.core_3.serving.rf_ram_if.rtrig1 
       714 O        O 1 _0430_
       715 I       I0 1 \corescorecore.core_3.serving.rf_ram_if.rdata1 [2]
       715 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [26]
       715 I       I2 3 \corescorecore.core_3.serving.rf_ram_if.rtrig1 
       715 O        O 1 _0431_
       716 I       I0 1 \corescorecore.core_3.serving.rf_ram_if.rdata1 [3]
       716 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [27]
       716 I       I2 3 \corescorecore.core_3.serving.rf_ram_if.rtrig1 
       716 O        O 1 _0432_
       717 I       I0 1 \corescorecore.core_3.serving.rf_ram_if.rdata1 [4]
       717 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [28]
       717 I       I2 3 \corescorecore.core_3.serving.rf_ram_if.rtrig1 
       717 O        O 1 _0433_
       718 I       I0 1 \corescorecore.core_3.serving.rf_ram_if.rdata1 [5]
       718 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [29]
       718 I       I2 3 \corescorecore.core_3.serving.rf_ram_if.rtrig1 
       718 O        O 1 _0434_
       719 I       I0 1 \corescorecore.core_3.serving.rf_ram_if.rdata1 [6]
       719 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [30]
       719 I       I2 3 \corescorecore.core_3.serving.rf_ram_if.rtrig1 
       719 O        O 1 _0435_
       720 I       I0 1 \corescorecore.core_3.serving.rf_ram_if.rdata0 [1]
       720 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [24]
       720 I       I2 3 \corescorecore.core_3.serving.rf_ram_if.rtrig0 
       720 O        O 1 _0423_
       721 I       I0 1 \corescorecore.core_3.serving.rf_ram_if.rdata0 [2]
       721 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [25]
       721 I       I2 3 \corescorecore.core_3.serving.rf_ram_if.rtrig0 
       721 O        O 1 _0424_
       722 I       I0 1 \corescorecore.core_3.serving.rf_ram_if.rdata0 [3]
       722 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [26]
       722 I       I2 3 \corescorecore.core_3.serving.rf_ram_if.rtrig0 
       722 O        O 1 _0425_
       723 I       I0 1 \corescorecore.core_3.serving.rf_ram_if.rdata0 [4]
       723 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [27]
       723 I       I2 3 \corescorecore.core_3.serving.rf_ram_if.rtrig0 
       723 O        O 1 _0426_
       724 I       I0 1 \corescorecore.core_3.serving.rf_ram_if.rdata0 [5]
       724 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [28]
       724 I       I2 3 \corescorecore.core_3.serving.rf_ram_if.rtrig0 
       724 O        O 1 _0427_
       725 I       I0 1 \corescorecore.core_3.serving.rf_ram_if.rdata0 [6]
       725 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [29]
       725 I       I2 3 \corescorecore.core_3.serving.rf_ram_if.rtrig0 
       725 O        O 1 _0428_
       726 I       I0 1 \corescorecore.core_3.serving.rf_ram_if.rdata0 [7]
       726 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [30]
       726 I       I2 3 \corescorecore.core_3.serving.rf_ram_if.rtrig0 
       726 O        O 1 _0429_
       727 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [24]
       727 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [25]
       727 I       I2 3 \clkgen.o_rst_core 
       727 I       I3 4 _1002_[0]
       727 O        O 1 _0299_
       728 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [0]
       728 I       I1 2 _1091_[2]
       728 I       I2 3 _1092_[1]
       728 I       I3 4 \corescorecore.axis_mux.s_axis_tdata [25]
       728 O        O 1 _0739_
       729 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [1]
       729 I       I1 2 _1091_[2]
       729 I       I2 3 _1092_[1]
       729 I       I3 4 \corescorecore.axis_mux.s_axis_tdata [26]
       729 O        O 1 _0750_
       730 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [2]
       730 I       I1 2 _1091_[2]
       730 I       I2 3 _1092_[1]
       730 I       I3 4 \corescorecore.axis_mux.s_axis_tdata [27]
       730 O        O 1 _0761_
       731 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [3]
       731 I       I1 2 _1091_[2]
       731 I       I2 3 _1092_[1]
       731 I       I3 4 \corescorecore.axis_mux.s_axis_tdata [28]
       731 O        O 1 _0764_
       732 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [4]
       732 I       I1 2 _1091_[2]
       732 I       I2 3 _1092_[1]
       732 I       I3 4 \corescorecore.axis_mux.s_axis_tdata [29]
       732 O        O 1 _0765_
       733 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [5]
       733 I       I1 2 _1091_[2]
       733 I       I2 3 _1092_[1]
       733 I       I3 4 \corescorecore.axis_mux.s_axis_tdata [30]
       733 O        O 1 _0766_
       734 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [6]
       734 I       I1 2 _1091_[2]
       734 I       I2 3 _1092_[1]
       734 I       I3 4 \corescorecore.axis_mux.s_axis_tdata [31]
       734 O        O 1 _0767_
       735 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [7]
       735 I       I1 2 _1091_[2]
       735 I       I2 3 _1092_[1]
       735 I       I3 4 \corescorecore.core_3.o_tlast 
       735 O        O 1 _0768_
       736 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [8]
       736 I       I1 2 _1091_[2]
       736 I       I2 3 _1092_[1]
       736 I       I3 4 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [9]
       736 O        O 1 _0769_
       737 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [9]
       737 I       I1 2 _1091_[2]
       737 I       I2 3 _1092_[1]
       737 I       I3 4 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [10]
       737 O        O 1 _0770_
       738 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [10]
       738 I       I1 2 _1091_[2]
       738 I       I2 3 _1092_[1]
       738 I       I3 4 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [11]
       738 O        O 1 _0740_
       739 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [11]
       739 I       I1 2 _1091_[2]
       739 I       I2 3 _1092_[1]
       739 I       I3 4 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [12]
       739 O        O 1 _0741_
       740 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [12]
       740 I       I1 2 _1091_[2]
       740 I       I2 3 _1092_[1]
       740 I       I3 4 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [13]
       740 O        O 1 _0742_
       741 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [13]
       741 I       I1 2 _1091_[2]
       741 I       I2 3 _1092_[1]
       741 I       I3 4 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [14]
       741 O        O 1 _0743_
       742 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [14]
       742 I       I1 2 _1091_[2]
       742 I       I2 3 _1092_[1]
       742 I       I3 4 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [15]
       742 O        O 1 _0744_
       743 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [15]
       743 I       I1 2 _1091_[2]
       743 I       I2 3 _1092_[1]
       743 I       I3 4 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [16]
       743 O        O 1 _0745_
       744 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [16]
       744 I       I1 2 _1091_[2]
       744 I       I2 3 _1092_[1]
       744 I       I3 4 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [17]
       744 O        O 1 _0746_
       745 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [17]
       745 I       I1 2 _1091_[2]
       745 I       I2 3 _1092_[1]
       745 I       I3 4 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [18]
       745 O        O 1 _0747_
       746 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [18]
       746 I       I1 2 _1091_[2]
       746 I       I2 3 _1092_[1]
       746 I       I3 4 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [19]
       746 O        O 1 _0748_
       747 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [19]
       747 I       I1 2 _1091_[2]
       747 I       I2 3 _1092_[1]
       747 I       I3 4 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [20]
       747 O        O 1 _0749_
       748 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [20]
       748 I       I1 2 _1091_[2]
       748 I       I2 3 _1092_[1]
       748 I       I3 4 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [21]
       748 O        O 1 _0751_
       749 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [21]
       749 I       I1 2 _1091_[2]
       749 I       I2 3 _1092_[1]
       749 I       I3 4 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [22]
       749 O        O 1 _0752_
       750 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [22]
       750 I       I1 2 _1091_[2]
       750 I       I2 3 _1092_[1]
       750 I       I3 4 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [23]
       750 O        O 1 _0753_
       751 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [23]
       751 I       I1 2 _1091_[2]
       751 I       I2 3 _1092_[1]
       751 I       I3 4 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [24]
       751 O        O 1 _0754_
       752 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [24]
       752 I       I1 2 _1091_[2]
       752 I       I2 3 _1092_[1]
       752 I       I3 4 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [25]
       752 O        O 1 _0755_
       753 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [25]
       753 I       I1 2 _1091_[2]
       753 I       I2 3 _1092_[1]
       753 I       I3 4 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [26]
       753 O        O 1 _0756_
       754 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [26]
       754 I       I1 2 _1091_[2]
       754 I       I2 3 _1092_[1]
       754 I       I3 4 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [27]
       754 O        O 1 _0757_
       755 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [27]
       755 I       I1 2 _1091_[2]
       755 I       I2 3 _1092_[1]
       755 I       I3 4 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [28]
       755 O        O 1 _0758_
       756 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [28]
       756 I       I1 2 _1091_[2]
       756 I       I2 3 _1092_[1]
       756 I       I3 4 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [29]
       756 O        O 1 _0759_
       757 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [29]
       757 I       I1 2 _1091_[2]
       757 I       I2 3 _1092_[1]
       757 I       I3 4 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [30]
       757 O        O 1 _0760_
       758 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [30]
       758 I       I1 2 _1091_[2]
       758 I       I2 3 _1092_[1]
       758 I       I3 4 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [31]
       758 O        O 1 _0762_
       759 I       I0 1 _1091_[2]
       759 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [31]
       759 I       I2 3 _1197_[2]
       759 I       I3 4 _1092_[1]
       759 O        O 1 _0763_
       760 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [25]
       760 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [26]
       760 I       I2 3 \clkgen.o_rst_core 
       760 I       I3 4 _1002_[0]
       760 O        O 1 _0300_
       761 I       I0 1 \corescorecore.core_3.serving.cpu.decode.o_mem_half 
       761 I       I1 2 \corescorecore.core_3.serving.cpu.mem_bytecnt [0]
       761 I       I2 3 \corescorecore.core_3.serving.cpu.mem_bytecnt [1]
       761 I       I3 4 \corescorecore.core_3.serving.cpu.decode.o_mem_word 
       761 O        O 1 \corescorecore.core_3.serving.cpu.mem_if.dat_valid 
       762 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [26]
       762 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [27]
       762 I       I2 3 \clkgen.o_rst_core 
       762 I       I3 4 _1002_[0]
       762 O        O 1 _0301_
       763 I       I0 1 \corescorecore.core_3.serving.rf_ram_if.wen0_r 
       763 I       I1 2 \corescorecore.core_3.serving.rf_ram_if.wtrig0 
       763 I       I2 3 \corescorecore.core_3.serving.rf_ram_if.wgo 
       763 I       I3 4 _1364_[3]
       763 O        O 1 \corescorecore.core_3.serving.ram.we 
       764 I       I0 1 _1090_[0]
       764 I       I1 2 _1193_[3]
       764 I       I2 3 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_we 
       764 I       I3 4 _0998_
       764 O        O 1 _1364_[3]
       765 I       I0 1 \corescorecore.core_3.serving.rf_ram_if.o_waddr [0]
       765 I       I1 2 \corescorecore.core_3.serving.ram.bsel [0]
       765 I       I2 3 \corescorecore.core_3.serving.ram.wb_en 
       765 O        O 1 \corescorecore.core_3.serving.ram.waddr [0]
       766 I       I0 1 \corescorecore.core_3.serving.rf_ram_if.o_waddr [1]
       766 I       I1 2 \corescorecore.core_3.serving.ram.bsel [1]
       766 I       I2 3 \corescorecore.core_3.serving.ram.wb_en 
       766 O        O 1 \corescorecore.core_3.serving.ram.waddr [1]
       767 I       I0 1 \corescorecore.core_3.serving.ram.wb_en 
       767 I       I1 2 \corescorecore.core_3.serving.rf_ram_if.genblk1.wtrig0_r 
       767 I       I2 3 \corescorecore.core_3.serving.cpu.decode.o_rf_rd_addr [0]
       767 I       I3 4 _1355_[0]
       767 O        O 1 \corescorecore.core_3.serving.ram.waddr [2]
       768 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [2]
       768 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [2]
       768 I       I2 3 _1090_[0]
       768 I       I3 4 \corescorecore.core_3.serving.ram.wb_en 
       768 O        O 1 _1355_[0]
       769 I       I0 1 \corescorecore.core_3.serving.ram.wb_en 
       769 I       I1 2 \corescorecore.core_3.serving.rf_ram_if.genblk1.wtrig0_r 
       769 I       I2 3 \corescorecore.core_3.serving.cpu.decode.o_rf_rd_addr [1]
       769 I       I3 4 _1357_[0]
       769 O        O 1 \corescorecore.core_3.serving.ram.waddr [3]
       770 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [3]
       770 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [3]
       770 I       I2 3 _1090_[0]
       770 I       I3 4 \corescorecore.core_3.serving.ram.wb_en 
       770 O        O 1 _1357_[0]
       771 I       I0 1 \corescorecore.core_3.serving.ram.wb_en 
       771 I       I1 2 \corescorecore.core_3.serving.rf_ram_if.genblk1.wtrig0_r 
       771 I       I2 3 \corescorecore.core_3.serving.cpu.decode.o_rf_rd_addr [2]
       771 I       I3 4 _1287_[0]
       771 O        O 1 \corescorecore.core_3.serving.ram.waddr [4]
       772 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [4]
       772 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [4]
       772 I       I2 3 _1090_[0]
       772 I       I3 4 \corescorecore.core_3.serving.ram.wb_en 
       772 O        O 1 _1287_[0]
       773 I       I0 1 \corescorecore.core_3.serving.ram.wb_en 
       773 I       I1 2 \corescorecore.core_3.serving.rf_ram_if.genblk1.wtrig0_r 
       773 I       I2 3 \corescorecore.core_3.serving.cpu.decode.o_rf_rd_addr [3]
       773 I       I3 4 _1362_[3]
       773 O        O 1 \corescorecore.core_3.serving.ram.waddr [5]
       774 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [5]
       774 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [5]
       774 I       I2 3 _1090_[0]
       774 I       I3 4 \corescorecore.core_3.serving.ram.wb_en 
       774 O        O 1 _1362_[3]
       775 I       I0 1 \corescorecore.core_3.serving.ram.wb_en 
       775 I       I1 2 \corescorecore.core_3.serving.rf_ram_if.genblk1.wtrig0_r 
       775 I       I2 3 \corescorecore.core_3.serving.cpu.decode.o_rf_rd_addr [4]
       775 I       I3 4 _1363_[3]
       775 O        O 1 \corescorecore.core_3.serving.ram.waddr [6]
       776 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [6]
       776 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [6]
       776 I       I2 3 _1090_[0]
       776 I       I3 4 \corescorecore.core_3.serving.ram.wb_en 
       776 O        O 1 _1363_[3]
       777 I       I0 1 \corescorecore.core_3.serving.rf_ram_if.genblk1.wtrig0_r 
       777 I       I1 2 \corescorecore.core_3.serving.rf_ram_if.wdata0_r [0]
       777 I       I2 3 _0999_[0]
       777 I       I3 4 \corescorecore.core_3.serving.ram.wb_en 
       777 O        O 1 \corescorecore.core_3.serving.ram.wdata [0]
       778 I       I0 1 \corescorecore.core_3.serving.rf_ram_if.genblk1.wtrig0_r 
       778 I       I1 2 \corescorecore.core_3.serving.rf_ram_if.wdata0_r [1]
       778 I       I2 3 _0999_[1]
       778 I       I3 4 \corescorecore.core_3.serving.ram.wb_en 
       778 O        O 1 \corescorecore.core_3.serving.ram.wdata [1]
       779 I       I0 1 \corescorecore.core_3.serving.rf_ram_if.genblk1.wtrig0_r 
       779 I       I1 2 \corescorecore.core_3.serving.rf_ram_if.wdata0_r [2]
       779 I       I2 3 _0999_[2]
       779 I       I3 4 \corescorecore.core_3.serving.ram.wb_en 
       779 O        O 1 \corescorecore.core_3.serving.ram.wdata [2]
       780 I       I0 1 \corescorecore.core_3.serving.rf_ram_if.genblk1.wtrig0_r 
       780 I       I1 2 \corescorecore.core_3.serving.rf_ram_if.wdata0_r [3]
       780 I       I2 3 _0999_[3]
       780 I       I3 4 \corescorecore.core_3.serving.ram.wb_en 
       780 O        O 1 \corescorecore.core_3.serving.ram.wdata [3]
       781 I       I0 1 \corescorecore.core_3.serving.rf_ram_if.genblk1.wtrig0_r 
       781 I       I1 2 \corescorecore.core_3.serving.rf_ram_if.wdata0_r [4]
       781 I       I2 3 _0999_[4]
       781 I       I3 4 \corescorecore.core_3.serving.ram.wb_en 
       781 O        O 1 \corescorecore.core_3.serving.ram.wdata [4]
       782 I       I0 1 \corescorecore.core_3.serving.rf_ram_if.genblk1.wtrig0_r 
       782 I       I1 2 \corescorecore.core_3.serving.rf_ram_if.wdata0_r [5]
       782 I       I2 3 _0999_[5]
       782 I       I3 4 \corescorecore.core_3.serving.ram.wb_en 
       782 O        O 1 \corescorecore.core_3.serving.ram.wdata [5]
       783 I       I0 1 \corescorecore.core_3.serving.rf_ram_if.genblk1.wtrig0_r 
       783 I       I1 2 \corescorecore.core_3.serving.rf_ram_if.wdata0_r [6]
       783 I       I2 3 _0999_[6]
       783 I       I3 4 \corescorecore.core_3.serving.ram.wb_en 
       783 O        O 1 \corescorecore.core_3.serving.ram.wdata [6]
       784 I       I0 1 _1361_[0]
       784 I       I1 2 _1361_[1]
       784 I       I2 3 _1086_[0]
       784 I       I3 4 _1361_[3]
       784 O        O 1 \corescorecore.core_3.serving.cpu.o_wdata0 
       785 I       I0 1 _1244_[0]
       785 I       I1 2 \corescorecore.core_3.serving.cpu.alu.i_rs1 
       785 I       I2 3 \corescorecore.core_3.serving.cpu.alu.add_cy_r 
       785 I       I3 4 _1356_[3]
       785 O        O 1 _1361_[0]
       786 I       I0 1 _1243_[0]
       786 I       I1 2 _1190_[0]
       786 I       I2 3 \corescorecore.core_3.serving.cpu.alu.b_inv_plus_1_cy_r 
       786 I       I3 4 _0950_
       786 O        O 1 _1244_[0]
       787 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_we 
       787 I       I1 2 \corescorecore.core_3.serving.cpu.alu.i_sh_signed 
       787 O        O 1 _1243_[0]
       788 I       I0 1 \corescorecore.core_3.serving.cpu.decode.o_mem_word 
       788 I       I1 2 \corescorecore.core_3.serving.cpu.alu.i_sh_right 
       788 I       I2 3 \corescorecore.core_3.serving.cpu.decode.o_mem_half 
       788 O        O 1 _1356_[3]
       789 I       I0 1 _1092_[0]
       789 I       I1 2 _1358_[1]
       789 I       I2 3 _1358_[2]
       789 I       I3 4 _1358_[3]
       789 O        O 1 _1361_[3]
       790 I       I0 1 _1125_[0]
       790 I       I1 2 _1125_[1]
       790 I       I2 3 _1116_[3]
       790 I       I3 4 \corescorecore.core_3.serving.cpu.ctrl.en_pc_r 
       790 O        O 1 _1358_[2]
       791 I       I0 1 _1270_[0]
       791 I       I1 2 \corescorecore.core_3.serving.cpu.decode.m3 
       791 I       I2 3 \corescorecore.core_3.serving.cpu.decode.opcode [0]
       791 O        O 1 _1358_[3]
       792 I       I0 1 \corescorecore.core_3.serving.cpu.alu.i_sh_right 
       792 I       I1 2 \corescorecore.core_3.serving.cpu.mem_if.signbit 
       792 I       I2 3 \corescorecore.core_3.serving.cpu.mem_if.dat_cur 
       792 I       I3 4 \corescorecore.core_3.serving.cpu.mem_if.dat_valid 
       792 O        O 1 _1358_[1]
       793 I       I0 1 _1086_[1]
       793 I       I1 2 _1360_[1]
       793 I       I2 3 \corescorecore.core_3.serving.cpu.alu.i_sh_right 
       793 I       I3 4 _1360_[3]
       793 O        O 1 _1361_[1]
       794 I       I0 1 \corescorecore.core_3.serving.cpu.alu.result_lt_r 
       794 I       I1 2 _1190_[0]
       794 I       I2 3 _1084_[1]
       794 I       I3 4 _1307_[3]
       794 O        O 1 _1360_[3]
       795 I       I0 1 \corescorecore.core_3.serving.cpu.alu.shift.signbit 
       795 I       I1 2 \corescorecore.core_3.serving.cpu.alu.i_buf 
       795 I       I2 3 _1306_[2]
       795 I       I3 4 _1086_[1]
       795 O        O 1 _1307_[3]
       796 I       I0 1 \corescorecore.core_3.serving.cpu.alu.i_sh_right 
       796 I       I1 2 \corescorecore.core_3.serving.cpu.alu.shift.wrapped 
       796 O        O 1 _1306_[2]
       797 I       I0 1 _1359_[0]
       797 I       I1 2 _1359_[1]
       797 I       I2 3 \corescorecore.core_3.serving.cpu.decode.o_mem_word 
       797 O        O 1 _1360_[1]
       798 I       I0 1 \corescorecore.core_3.serving.rf_ram_if.genblk1.wtrig0_r 
       798 I       I1 2 \corescorecore.core_3.serving.cpu.o_wdata0 
       798 I       I2 3 _0999_[7]
       798 I       I3 4 \corescorecore.core_3.serving.ram.wb_en 
       798 O        O 1 \corescorecore.core_3.serving.ram.wdata [7]
       799 I       I0 1 \corescorecore.core_3.serving.raddr [0]
       799 I       I1 2 \corescorecore.core_3.serving.ram.bsel [0]
       799 I       I2 3 \corescorecore.core_3.serving.ram.wb_en 
       799 O        O 1 \corescorecore.core_3.serving.ram.raddr [0]
       800 I       I0 1 \corescorecore.core_3.serving.raddr [1]
       800 I       I1 2 \corescorecore.core_3.serving.ram.bsel [1]
       800 I       I2 3 \corescorecore.core_3.serving.ram.wb_en 
       800 O        O 1 \corescorecore.core_3.serving.ram.raddr [1]
       801 I       I0 1 _1355_[0]
       801 I       I1 2 _1355_[1]
       801 O        O 1 \corescorecore.core_3.serving.ram.raddr [2]
       802 I       I0 1 \corescorecore.core_3.serving.cpu.csr_imm 
       802 I       I1 2 \corescorecore.core_3.serving.cpu.decode.o_rf_rs2_addr [0]
       802 I       I2 3 \corescorecore.core_3.serving.ram.wb_en 
       802 I       I3 4 \corescorecore.core_3.serving.rf_ram_if.rtrig0 
       802 O        O 1 _1355_[1]
       803 I       I0 1 _1357_[0]
       803 I       I1 2 _1357_[1]
       803 O        O 1 \corescorecore.core_3.serving.ram.raddr [3]
       804 I       I0 1 \corescorecore.core_3.serving.cpu.decode.o_rf_rs1_addr [1]
       804 I       I1 2 \corescorecore.core_3.serving.cpu.decode.o_rf_rs2_addr [1]
       804 I       I2 3 \corescorecore.core_3.serving.ram.wb_en 
       804 I       I3 4 \corescorecore.core_3.serving.rf_ram_if.rtrig0 
       804 O        O 1 _1357_[1]
       805 I       I0 1 _1287_[0]
       805 I       I1 2 _1287_[1]
       805 O        O 1 \corescorecore.core_3.serving.ram.raddr [4]
       806 I       I0 1 \corescorecore.core_3.serving.cpu.decode.o_rf_rs1_addr [2]
       806 I       I1 2 \corescorecore.core_3.serving.cpu.decode.o_rf_rs2_addr [2]
       806 I       I2 3 \corescorecore.core_3.serving.ram.wb_en 
       806 I       I3 4 \corescorecore.core_3.serving.rf_ram_if.rtrig0 
       806 O        O 1 _1287_[1]
       807 I       I0 1 _1362_[3]
       807 I       I1 2 _1368_[1]
       807 O        O 1 \corescorecore.core_3.serving.ram.raddr [5]
       808 I       I0 1 \corescorecore.core_3.serving.cpu.decode.o_rf_rs1_addr [3]
       808 I       I1 2 \corescorecore.core_3.serving.cpu.decode.o_rf_rs2_addr [3]
       808 I       I2 3 \corescorecore.core_3.serving.ram.wb_en 
       808 I       I3 4 \corescorecore.core_3.serving.rf_ram_if.rtrig0 
       808 O        O 1 _1368_[1]
       809 I       I0 1 _1363_[3]
       809 I       I1 2 _1366_[1]
       809 O        O 1 \corescorecore.core_3.serving.ram.raddr [6]
       810 I       I0 1 \corescorecore.core_3.serving.cpu.decode.o_rf_rs1_addr [4]
       810 I       I1 2 \corescorecore.core_3.serving.cpu.decode.o_rf_rs2_addr [4]
       810 I       I2 3 \corescorecore.core_3.serving.ram.wb_en 
       810 I       I3 4 \corescorecore.core_3.serving.rf_ram_if.rtrig0 
       810 O        O 1 _1366_[1]
       811 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [31]
       811 I       I1 2 _1324_[1]
       811 I       I2 3 \clkgen.o_rst_core 
       811 I       I3 4 _1081_[0]
       811 O        O 1 _0031_
       812 I       I0 1 _1295_[0]
       812 I       I1 2 _1308_[1]
       812 I       I2 3 \corescorecore.core_4.serving.cpu.ctrl.i_jump 
       812 O        O 1 _1324_[1]
       813 I       I0 1 _1294_[0]
       813 I       I1 2 _1210_[0]
       813 I       I2 3 \corescorecore.core_4.serving.cpu.ctrl.en_pc_r 
       813 O        O 1 _1308_[1]
       814 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [27]
       814 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [28]
       814 I       I2 3 \clkgen.o_rst_core 
       814 I       I3 4 _1002_[0]
       814 O        O 1 _0302_
       815 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [28]
       815 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [29]
       815 I       I2 3 \clkgen.o_rst_core 
       815 I       I3 4 _1002_[0]
       815 O        O 1 _0303_
       816 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [29]
       816 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [30]
       816 I       I2 3 \clkgen.o_rst_core 
       816 I       I3 4 _1002_[0]
       816 O        O 1 _0304_
       817 I       I0 1 \corescorecore.core_1.serving.rf_ram_if.wen0_r 
       817 I       I1 2 \corescorecore.core_1.serving.rf_ram_if.wtrig0 
       817 I       I2 3 \corescorecore.core_1.serving.rf_ram_if.wgo 
       817 I       I3 4 _1027_[3]
       817 O        O 1 \corescorecore.core_1.serving.ram.wb_en 
       818 I       I0 1 _1026_[0]
       818 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_mem_ack 
       818 O        O 1 _1027_[3]
       819 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [30]
       819 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [31]
       819 I       I2 3 _1025_[2]
       819 I       I3 4 _1007_[0]
       819 O        O 1 _1026_[0]
       820 I       I0 1 \corescorecore.core_1.serving.cpu.alu.i_en 
       820 I       I1 2 _1024_[1]
       820 O        O 1 _1025_[2]
       821 I       I0 1 \corescorecore.core_1.serving.rf_ram_if.wcnt [0]
       821 I       I1 2 \corescorecore.core_1.serving.rf_ram_if.wcnt [2]
       821 I       I2 3 \corescorecore.core_1.serving.rf_ram_if.wcnt [1]
       821 O        O 1 \corescorecore.core_1.serving.rf_ram_if.wtrig0 
       822 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [7]
       822 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [7]
       822 I       I2 3 _1007_[0]
       822 I       I3 4 \corescorecore.core_1.serving.ram.wb_en 
       822 O        O 1 \corescorecore.core_1.serving.ram.raddr [7]
       823 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [30]
       823 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [31]
       823 I       I2 3 \clkgen.o_rst_core 
       823 I       I3 4 _1002_[0]
       823 O        O 1 _0305_
       824 I       I0 1 \corescorecore.core_0.serving.cpu.alu.i_init 
       824 I       I1 2 _0881_[0]
       824 O        O 1 _0307_
       825 I       I0 1 \corescorecore.core_0.serving.cpu.alu.i_init 
       825 I       I1 2 _0881_[1]
       825 O        O 1 _0308_
       826 I       I0 1 \corescorecore.core_0.serving.cpu.alu.i_init 
       826 I       I1 2 _0881_[2]
       826 O        O 1 _0309_
       827 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [7]
       827 I       I1 2 \corescorecore.core_2.serving.cpu.decode.imm11_7 [1]
       827 I       I2 3 \corescorecore.core_2.serving.cpu.alu.i_en 
       827 O        O 1 _0631_
       828 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [8]
       828 I       I1 2 \corescorecore.core_2.serving.cpu.decode.imm11_7 [2]
       828 I       I2 3 \corescorecore.core_2.serving.cpu.alu.i_en 
       828 O        O 1 _0632_
       829 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [9]
       829 I       I1 2 \corescorecore.core_2.serving.cpu.decode.imm11_7 [3]
       829 I       I2 3 \corescorecore.core_2.serving.cpu.alu.i_en 
       829 O        O 1 _0633_
       830 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [10]
       830 I       I1 2 \corescorecore.core_2.serving.cpu.decode.imm11_7 [4]
       830 I       I2 3 \corescorecore.core_2.serving.cpu.alu.i_en 
       830 O        O 1 _0634_
       831 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [11]
       831 I       I1 2 \corescorecore.core_2.serving.cpu.decode.imm30_25 [0]
       831 I       I2 3 \corescorecore.core_2.serving.cpu.alu.i_en 
       831 O        O 1 _0635_
       832 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [20]
       832 I       I1 2 \corescorecore.core_2.serving.cpu.decode.imm24_20 [1]
       832 I       I2 3 \corescorecore.core_2.serving.cpu.alu.i_en 
       832 O        O 1 _0645_
       833 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [21]
       833 I       I1 2 \corescorecore.core_2.serving.cpu.decode.imm24_20 [2]
       833 I       I2 3 \corescorecore.core_2.serving.cpu.alu.i_en 
       833 O        O 1 _0646_
       834 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [22]
       834 I       I1 2 \corescorecore.core_2.serving.cpu.decode.imm24_20 [3]
       834 I       I2 3 \corescorecore.core_2.serving.cpu.alu.i_en 
       834 O        O 1 _0647_
       835 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [23]
       835 I       I1 2 \corescorecore.core_2.serving.cpu.decode.imm24_20 [4]
       835 I       I2 3 \corescorecore.core_2.serving.cpu.alu.i_en 
       835 O        O 1 _0648_
       836 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [24]
       836 I       I1 2 \corescorecore.core_2.serving.cpu.decode.imm30_25 [0]
       836 I       I2 3 \corescorecore.core_2.serving.cpu.alu.i_en 
       836 O        O 1 _0649_
       837 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [25]
       837 I       I1 2 \corescorecore.core_2.serving.cpu.decode.imm30_25 [1]
       837 I       I2 3 \corescorecore.core_2.serving.cpu.alu.i_en 
       837 O        O 1 _0650_
       838 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [26]
       838 I       I1 2 \corescorecore.core_2.serving.cpu.decode.imm30_25 [2]
       838 I       I2 3 \corescorecore.core_2.serving.cpu.alu.i_en 
       838 O        O 1 _0651_
       839 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [27]
       839 I       I1 2 \corescorecore.core_2.serving.cpu.decode.imm30_25 [3]
       839 I       I2 3 \corescorecore.core_2.serving.cpu.alu.i_en 
       839 O        O 1 _0652_
       840 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [28]
       840 I       I1 2 \corescorecore.core_2.serving.cpu.decode.imm30_25 [4]
       840 I       I2 3 \corescorecore.core_2.serving.cpu.alu.i_en 
       840 O        O 1 _0653_
       841 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [29]
       841 I       I1 2 \corescorecore.core_2.serving.cpu.decode.imm30_25 [5]
       841 I       I2 3 \corescorecore.core_2.serving.cpu.alu.i_en 
       841 O        O 1 _0654_
       842 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [7]
       842 I       I1 2 \corescorecore.core_2.serving.cpu.decode.signbit 
       842 I       I2 3 \corescorecore.core_2.serving.cpu.alu.i_en 
       842 O        O 1 _0656_
       843 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [20]
       843 I       I1 2 \corescorecore.core_2.serving.cpu.decode.imm19_12_20 [1]
       843 I       I2 3 \corescorecore.core_2.serving.cpu.alu.i_en 
       843 O        O 1 _0636_
       844 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [12]
       844 I       I1 2 \corescorecore.core_2.serving.cpu.decode.imm19_12_20 [2]
       844 I       I2 3 \corescorecore.core_2.serving.cpu.alu.i_en 
       844 O        O 1 _0637_
       845 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [13]
       845 I       I1 2 \corescorecore.core_2.serving.cpu.decode.imm19_12_20 [3]
       845 I       I2 3 \corescorecore.core_2.serving.cpu.alu.i_en 
       845 O        O 1 _0638_
       846 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [14]
       846 I       I1 2 \corescorecore.core_2.serving.cpu.decode.imm19_12_20 [4]
       846 I       I2 3 \corescorecore.core_2.serving.cpu.alu.i_en 
       846 O        O 1 _0639_
       847 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [15]
       847 I       I1 2 \corescorecore.core_2.serving.cpu.decode.imm19_12_20 [5]
       847 I       I2 3 \corescorecore.core_2.serving.cpu.alu.i_en 
       847 O        O 1 _0640_
       848 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [16]
       848 I       I1 2 \corescorecore.core_2.serving.cpu.decode.imm19_12_20 [6]
       848 I       I2 3 \corescorecore.core_2.serving.cpu.alu.i_en 
       848 O        O 1 _0641_
       849 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [17]
       849 I       I1 2 \corescorecore.core_2.serving.cpu.decode.imm19_12_20 [7]
       849 I       I2 3 \corescorecore.core_2.serving.cpu.alu.i_en 
       849 O        O 1 _0642_
       850 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [18]
       850 I       I1 2 \corescorecore.core_2.serving.cpu.decode.imm19_12_20 [8]
       850 I       I2 3 \corescorecore.core_2.serving.cpu.alu.i_en 
       850 O        O 1 _0643_
       851 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [19]
       851 I       I1 2 _1329_[1]
       851 I       I2 3 \corescorecore.core_2.serving.cpu.alu.i_en 
       851 O        O 1 _0644_
       852 I       I0 1 \corescorecore.core_2.serving.cpu.decode.imm24_20 [0]
       852 I       I1 2 \corescorecore.core_2.serving.cpu.decode.signbit 
       852 I       I2 3 \corescorecore.core_2.serving.cpu.decode.m3 
       852 O        O 1 _1329_[1]
       853 I       I0 1 \corescorecore.core_2.serving.cpu.decode.o_rf_rs1_addr [1]
       853 I       I1 2 _1330_[1]
       853 I       I2 3 _1309_[2]
       853 O        O 1 _0657_
       854 I       I0 1 \corescorecore.core_2.serving.cpu.csr_imm 
       854 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [15]
       854 I       I2 3 \corescorecore.core_2.serving.cpu.decode.i_wb_en 
       854 O        O 1 _1330_[1]
       855 I       I0 1 \corescorecore.core_2.serving.cpu.alu.i_en 
       855 I       I1 2 \corescorecore.core_2.serving.cpu.decode.m3 
       855 I       I2 3 \corescorecore.core_2.serving.cpu.alu.i_sh_right 
       855 I       I3 4 \corescorecore.core_2.serving.cpu.decode.opcode [2]
       855 O        O 1 _1309_[2]
       856 I       I0 1 \corescorecore.core_2.serving.cpu.decode.o_rf_rs1_addr [2]
       856 I       I1 2 _1334_[1]
       856 I       I2 3 _1309_[2]
       856 O        O 1 _0658_
       857 I       I0 1 \corescorecore.core_2.serving.cpu.decode.o_rf_rs1_addr [1]
       857 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [16]
       857 I       I2 3 \corescorecore.core_2.serving.cpu.decode.i_wb_en 
       857 O        O 1 _1334_[1]
       858 I       I0 1 \corescorecore.core_2.serving.cpu.decode.o_rf_rs1_addr [3]
       858 I       I1 2 _1335_[1]
       858 I       I2 3 _1309_[2]
       858 O        O 1 _0659_
       859 I       I0 1 \corescorecore.core_2.serving.cpu.decode.o_rf_rs1_addr [2]
       859 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [17]
       859 I       I2 3 \corescorecore.core_2.serving.cpu.decode.i_wb_en 
       859 O        O 1 _1335_[1]
       860 I       I0 1 \corescorecore.core_2.serving.cpu.decode.o_rf_rs1_addr [4]
       860 I       I1 2 _1309_[1]
       860 I       I2 3 _1309_[2]
       860 O        O 1 _0660_
       861 I       I0 1 \corescorecore.core_2.serving.cpu.decode.o_rf_rs1_addr [3]
       861 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [18]
       861 I       I2 3 \corescorecore.core_2.serving.cpu.decode.i_wb_en 
       861 O        O 1 _1309_[1]
       862 I       I0 1 \corescorecore.core_2.serving.cpu.decode.o_rf_rs1_addr [4]
       862 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [19]
       862 I       I2 3 _1309_[2]
       862 I       I3 4 \corescorecore.core_2.serving.cpu.decode.i_wb_en 
       862 O        O 1 _0661_
       863 I       I0 1 \corescorecore.core_0.serving.cpu.alu.i_init 
       863 I       I1 2 _0881_[3]
       863 O        O 1 _0310_
       864 I       I0 1 \corescorecore.core_2.serving.rf_ram_if.rdata0 [1]
       864 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [24]
       864 I       I2 3 \corescorecore.core_2.serving.rf_ram_if.rtrig0 
       864 O        O 1 _0410_
       865 I       I0 1 \corescorecore.core_2.serving.rf_ram_if.rdata0 [2]
       865 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [25]
       865 I       I2 3 \corescorecore.core_2.serving.rf_ram_if.rtrig0 
       865 O        O 1 _0411_
       866 I       I0 1 \corescorecore.core_2.serving.rf_ram_if.rdata0 [3]
       866 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [26]
       866 I       I2 3 \corescorecore.core_2.serving.rf_ram_if.rtrig0 
       866 O        O 1 _0412_
       867 I       I0 1 \corescorecore.core_2.serving.rf_ram_if.rdata0 [4]
       867 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [27]
       867 I       I2 3 \corescorecore.core_2.serving.rf_ram_if.rtrig0 
       867 O        O 1 _0413_
       868 I       I0 1 \corescorecore.core_2.serving.rf_ram_if.rdata0 [5]
       868 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [28]
       868 I       I2 3 \corescorecore.core_2.serving.rf_ram_if.rtrig0 
       868 O        O 1 _0414_
       869 I       I0 1 \corescorecore.core_2.serving.rf_ram_if.rdata0 [6]
       869 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [29]
       869 I       I2 3 \corescorecore.core_2.serving.rf_ram_if.rtrig0 
       869 O        O 1 _0415_
       870 I       I0 1 \corescorecore.core_2.serving.rf_ram_if.rdata0 [7]
       870 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [30]
       870 I       I2 3 \corescorecore.core_2.serving.rf_ram_if.rtrig0 
       870 O        O 1 _0416_
       871 I       I0 1 \corescorecore.core_1.serving.rf_ram_if.rdata1 [1]
       871 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [25]
       871 I       I2 3 \corescorecore.core_1.serving.rf_ram_if.rtrig1 
       871 O        O 1 _0404_
       872 I       I0 1 \corescorecore.core_1.serving.rf_ram_if.rdata1 [2]
       872 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [26]
       872 I       I2 3 \corescorecore.core_1.serving.rf_ram_if.rtrig1 
       872 O        O 1 _0405_
       873 I       I0 1 \corescorecore.core_1.serving.rf_ram_if.rdata1 [3]
       873 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [27]
       873 I       I2 3 \corescorecore.core_1.serving.rf_ram_if.rtrig1 
       873 O        O 1 _0406_
       874 I       I0 1 \corescorecore.core_1.serving.rf_ram_if.rdata1 [4]
       874 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [28]
       874 I       I2 3 \corescorecore.core_1.serving.rf_ram_if.rtrig1 
       874 O        O 1 _0407_
       875 I       I0 1 \corescorecore.core_1.serving.rf_ram_if.rdata1 [5]
       875 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [29]
       875 I       I2 3 \corescorecore.core_1.serving.rf_ram_if.rtrig1 
       875 O        O 1 _0408_
       876 I       I0 1 \corescorecore.core_1.serving.rf_ram_if.rdata1 [6]
       876 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [30]
       876 I       I2 3 \corescorecore.core_1.serving.rf_ram_if.rtrig1 
       876 O        O 1 _0409_
       877 I       I0 1 _1184_[0]
       877 I       I1 2 \corescorecore.core_2.serving.cpu.alu.lt_r 
       877 I       I2 3 _0924_
       877 I       I3 4 \corescorecore.core_2.serving.cpu.alu.i_rs1 
       877 O        O 1 \corescorecore.core_2.serving.cpu.alu.result_lt 
       878 I       I0 1 _1177_[0]
       878 I       I1 2 _1177_[1]
       878 I       I2 3 _1177_[2]
       878 I       I3 4 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_we 
       878 O        O 1 _0924_
       879 I       I0 1 \corescorecore.core_2.serving.rf_ram_if.rdata1 [0]
       879 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [24]
       879 I       I2 3 \corescorecore.core_2.serving.rf_ram_if.rtrig1 
       879 O        O 1 _1177_[2]
       880 I       I0 1 \corescorecore.core_2.serving.cpu.alu.i_sh_right 
       880 I       I1 2 \corescorecore.core_2.serving.cpu.decode.o_mem_half 
       880 I       I2 3 \corescorecore.core_2.serving.cpu.decode.o_mem_word 
       880 I       I3 4 \corescorecore.core_2.serving.cpu.alu.i_cnt_done 
       880 O        O 1 _1184_[0]
       881 I       I0 1 _1225_[0]
       881 I       I1 2 _1225_[1]
       881 I       I2 3 \corescorecore.core_2.serving.cpu.bufreg.c_r 
       881 O        O 1 \corescorecore.core_2.serving.cpu.bufreg.q 
       882 I       I0 1 _1177_[0]
       882 I       I1 2 _1177_[1]
       882 I       I2 3 _1224_[2]
       882 I       I3 4 \corescorecore.core_2.serving.cpu.decode.opcode [2]
       882 O        O 1 _1225_[0]
       883 I       I0 1 \corescorecore.core_2.serving.cpu.decode.opcode [1]
       883 I       I1 2 \corescorecore.core_2.serving.cpu.decode.opcode [0]
       883 I       I2 3 _1215_[1]
       883 I       I3 4 \corescorecore.core_2.serving.cpu.decode.m3 
       883 O        O 1 _1224_[2]
       884 I       I0 1 \corescorecore.core_2.serving.cpu.state.o_cnt [2]
       884 I       I1 2 \corescorecore.core_2.serving.cpu.state.o_cnt_r [0]
       884 I       I2 3 _1214_[2]
       884 O        O 1 _1215_[1]
       885 I       I0 1 \corescorecore.core_2.serving.cpu.decode.opcode [1]
       885 I       I1 2 \corescorecore.core_2.serving.cpu.decode.opcode [0]
       885 I       I2 3 \corescorecore.core_2.serving.cpu.decode.m3 
       885 I       I3 4 \corescorecore.core_2.serving.cpu.alu.i_rs1 
       885 O        O 1 _1225_[1]
       886 I       I0 1 \corescorecore.core_2.serving.cpu.alu.i_buf 
       886 I       I1 2 \corescorecore.core_2.serving.cpu.bufreg.q 
       886 I       I2 3 \corescorecore.core_2.serving.cpu.alu.i_init 
       886 I       I3 4 _1101_[0]
       886 O        O 1 _0628_
       887 I       I0 1 \corescorecore.core_0.serving.rf_ram_if.rtrig0 
       887 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [31]
       887 O        O 1 _0314_
       888 I       I0 1 \corescorecore.core_0.serving.rf_ram_if.rcnt [1]
       888 I       I1 2 \corescorecore.core_0.serving.rf_ram_if.rcnt [2]
       888 I       I2 3 \corescorecore.core_0.serving.rf_ram_if.rcnt [0]
       888 O        O 1 \corescorecore.core_0.serving.rf_ram_if.rtrig0 
       889 I       I0 1 \clkgen.o_rst_core 
       889 I       I1 2 \corescorecore.core_0.serving.rf_ram_if.rreq_r 
       889 O        O 1 _0315_
       890 I       I0 1 \corescorecore.core_0.serving.cpu.decode.i_wb_en 
       890 I       I1 2 _0899_[0]
       890 O        O 1 _0316_
       891 I       I0 1 \corescorecore.core_2.serving.cpu.alu.i_sh_right 
       891 I       I1 2 _1215_[1]
       891 I       I2 3 \corescorecore.core_2.serving.cpu.alu.b_inv_plus_1_cy_r 
       891 I       I3 4 _0924_
       891 O        O 1 \corescorecore.core_2.serving.cpu.alu.shamt_ser 
       892 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [0]
       892 I       I1 2 _1097_[3]
       892 I       I2 3 _1104_[1]
       892 I       I3 4 \corescorecore.axis_mux.s_axis_tdata [17]
       892 O        O 1 _0662_
       893 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [1]
       893 I       I1 2 _1097_[3]
       893 I       I2 3 _1104_[1]
       893 I       I3 4 \corescorecore.axis_mux.s_axis_tdata [18]
       893 O        O 1 _0673_
       894 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [2]
       894 I       I1 2 _1097_[3]
       894 I       I2 3 _1104_[1]
       894 I       I3 4 \corescorecore.axis_mux.s_axis_tdata [19]
       894 O        O 1 _0684_
       895 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [3]
       895 I       I1 2 _1097_[3]
       895 I       I2 3 _1104_[1]
       895 I       I3 4 \corescorecore.axis_mux.s_axis_tdata [20]
       895 O        O 1 _0687_
       896 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [4]
       896 I       I1 2 _1097_[3]
       896 I       I2 3 _1104_[1]
       896 I       I3 4 \corescorecore.axis_mux.s_axis_tdata [21]
       896 O        O 1 _0688_
       897 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [5]
       897 I       I1 2 _1097_[3]
       897 I       I2 3 _1104_[1]
       897 I       I3 4 \corescorecore.axis_mux.s_axis_tdata [22]
       897 O        O 1 _0689_
       898 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [6]
       898 I       I1 2 _1097_[3]
       898 I       I2 3 _1104_[1]
       898 I       I3 4 \corescorecore.axis_mux.s_axis_tdata [23]
       898 O        O 1 _0690_
       899 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [7]
       899 I       I1 2 _1097_[3]
       899 I       I2 3 _1104_[1]
       899 I       I3 4 \corescorecore.core_2.o_tlast 
       899 O        O 1 _0691_
       900 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [8]
       900 I       I1 2 _1097_[3]
       900 I       I2 3 _1104_[1]
       900 I       I3 4 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [9]
       900 O        O 1 _0692_
       901 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [9]
       901 I       I1 2 _1097_[3]
       901 I       I2 3 _1104_[1]
       901 I       I3 4 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [10]
       901 O        O 1 _0693_
       902 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [10]
       902 I       I1 2 _1097_[3]
       902 I       I2 3 _1104_[1]
       902 I       I3 4 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [11]
       902 O        O 1 _0663_
       903 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [11]
       903 I       I1 2 _1097_[3]
       903 I       I2 3 _1104_[1]
       903 I       I3 4 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [12]
       903 O        O 1 _0664_
       904 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [12]
       904 I       I1 2 _1097_[3]
       904 I       I2 3 _1104_[1]
       904 I       I3 4 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [13]
       904 O        O 1 _0665_
       905 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [13]
       905 I       I1 2 _1097_[3]
       905 I       I2 3 _1104_[1]
       905 I       I3 4 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [14]
       905 O        O 1 _0666_
       906 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [14]
       906 I       I1 2 _1097_[3]
       906 I       I2 3 _1104_[1]
       906 I       I3 4 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [15]
       906 O        O 1 _0667_
       907 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [15]
       907 I       I1 2 _1097_[3]
       907 I       I2 3 _1104_[1]
       907 I       I3 4 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [16]
       907 O        O 1 _0668_
       908 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [16]
       908 I       I1 2 _1097_[3]
       908 I       I2 3 _1104_[1]
       908 I       I3 4 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [17]
       908 O        O 1 _0669_
       909 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [17]
       909 I       I1 2 _1097_[3]
       909 I       I2 3 _1104_[1]
       909 I       I3 4 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [18]
       909 O        O 1 _0670_
       910 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [18]
       910 I       I1 2 _1097_[3]
       910 I       I2 3 _1104_[1]
       910 I       I3 4 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [19]
       910 O        O 1 _0671_
       911 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [19]
       911 I       I1 2 _1097_[3]
       911 I       I2 3 _1104_[1]
       911 I       I3 4 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [20]
       911 O        O 1 _0672_
       912 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [20]
       912 I       I1 2 _1097_[3]
       912 I       I2 3 _1104_[1]
       912 I       I3 4 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [21]
       912 O        O 1 _0674_
       913 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [21]
       913 I       I1 2 _1097_[3]
       913 I       I2 3 _1104_[1]
       913 I       I3 4 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [22]
       913 O        O 1 _0675_
       914 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [22]
       914 I       I1 2 _1097_[3]
       914 I       I2 3 _1104_[1]
       914 I       I3 4 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [23]
       914 O        O 1 _0676_
       915 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [23]
       915 I       I1 2 _1097_[3]
       915 I       I2 3 _1104_[1]
       915 I       I3 4 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [24]
       915 O        O 1 _0677_
       916 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [24]
       916 I       I1 2 _1097_[3]
       916 I       I2 3 _1104_[1]
       916 I       I3 4 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [25]
       916 O        O 1 _0678_
       917 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [25]
       917 I       I1 2 _1097_[3]
       917 I       I2 3 _1104_[1]
       917 I       I3 4 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [26]
       917 O        O 1 _0679_
       918 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [26]
       918 I       I1 2 _1097_[3]
       918 I       I2 3 _1104_[1]
       918 I       I3 4 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [27]
       918 O        O 1 _0680_
       919 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [27]
       919 I       I1 2 _1097_[3]
       919 I       I2 3 _1104_[1]
       919 I       I3 4 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [28]
       919 O        O 1 _0681_
       920 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [28]
       920 I       I1 2 _1097_[3]
       920 I       I2 3 _1104_[1]
       920 I       I3 4 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [29]
       920 O        O 1 _0682_
       921 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [29]
       921 I       I1 2 _1097_[3]
       921 I       I2 3 _1104_[1]
       921 I       I3 4 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [30]
       921 O        O 1 _0683_
       922 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [30]
       922 I       I1 2 _1097_[3]
       922 I       I2 3 _1104_[1]
       922 I       I3 4 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [31]
       922 O        O 1 _0685_
       923 I       I0 1 _1097_[3]
       923 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [31]
       923 I       I2 3 _1177_[2]
       923 I       I3 4 _1104_[1]
       923 O        O 1 _0686_
       924 I       I0 1 \corescorecore.core_2.serving.cpu.decode.o_mem_half 
       924 I       I1 2 \corescorecore.core_2.serving.cpu.mem_bytecnt [0]
       924 I       I2 3 \corescorecore.core_2.serving.cpu.mem_bytecnt [1]
       924 I       I3 4 \corescorecore.core_2.serving.cpu.decode.o_mem_word 
       924 O        O 1 \corescorecore.core_2.serving.cpu.mem_if.dat_valid 
       925 I       I0 1 \corescorecore.core_0.serving.cpu.decode.i_wb_en 
       925 I       I1 2 _0899_[3]
       925 O        O 1 _0319_
       926 I       I0 1 _0902_[0]
       926 I       I1 2 \corescorecore.core_0.serving.rf_ram_if.wcnt [0]
       926 I       I2 3 \clkgen.o_rst_core 
       926 I       I3 4 \corescorecore.core_0.serving.rf_ram_if.wgo 
       926 O        O 1 _0321_
       927 I       I0 1 \corescorecore.core_0.serving.cpu.decode.i_wb_en 
       927 I       I1 2 _0899_[2]
       927 O        O 1 _0318_
       928 I       I0 1 \corescorecore.core_0.serving.rf_ram_if.wcnt [1]
       928 I       I1 2 _0902_[1]
       928 I       I2 3 \clkgen.o_rst_core 
       928 I       I3 4 \corescorecore.core_0.serving.rf_ram_if.wgo 
       928 O        O 1 _0322_
       929 I       I0 1 \corescorecore.core_0.serving.rf_ram_if.wcnt [2]
       929 I       I1 2 _0902_[2]
       929 I       I2 3 \clkgen.o_rst_core 
       929 I       I3 4 \corescorecore.core_0.serving.rf_ram_if.wgo 
       929 O        O 1 _0323_
       930 I       I0 1 \corescorecore.core_2.serving.rf_ram_if.wen0_r 
       930 I       I1 2 \corescorecore.core_2.serving.rf_ram_if.wtrig0 
       930 I       I2 3 \corescorecore.core_2.serving.rf_ram_if.wgo 
       930 I       I3 4 _1353_[3]
       930 O        O 1 \corescorecore.core_2.serving.ram.we 
       931 I       I0 1 _1096_[0]
       931 I       I1 2 _1212_[3]
       931 I       I2 3 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_we 
       931 I       I3 4 _0996_
       931 O        O 1 _1353_[3]
       932 I       I0 1 \corescorecore.core_2.serving.rf_ram_if.o_waddr [0]
       932 I       I1 2 \corescorecore.core_2.serving.ram.bsel [0]
       932 I       I2 3 \corescorecore.core_2.serving.ram.wb_en 
       932 O        O 1 \corescorecore.core_2.serving.ram.waddr [0]
       933 I       I0 1 \corescorecore.core_2.serving.rf_ram_if.o_waddr [1]
       933 I       I1 2 \corescorecore.core_2.serving.ram.bsel [1]
       933 I       I2 3 \corescorecore.core_2.serving.ram.wb_en 
       933 O        O 1 \corescorecore.core_2.serving.ram.waddr [1]
       934 I       I0 1 \corescorecore.core_2.serving.ram.wb_en 
       934 I       I1 2 \corescorecore.core_2.serving.rf_ram_if.genblk1.wtrig0_r 
       934 I       I2 3 \corescorecore.core_2.serving.cpu.decode.o_rf_rd_addr [0]
       934 I       I3 4 _1354_[3]
       934 O        O 1 \corescorecore.core_2.serving.ram.waddr [2]
       935 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [2]
       935 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [2]
       935 I       I2 3 _1096_[0]
       935 I       I3 4 \corescorecore.core_2.serving.ram.wb_en 
       935 O        O 1 _1354_[3]
       936 I       I0 1 \corescorecore.core_2.serving.ram.wb_en 
       936 I       I1 2 \corescorecore.core_2.serving.rf_ram_if.genblk1.wtrig0_r 
       936 I       I2 3 \corescorecore.core_2.serving.cpu.decode.o_rf_rd_addr [1]
       936 I       I3 4 _1338_[3]
       936 O        O 1 \corescorecore.core_2.serving.ram.waddr [3]
       937 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [3]
       937 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [3]
       937 I       I2 3 _1096_[0]
       937 I       I3 4 \corescorecore.core_2.serving.ram.wb_en 
       937 O        O 1 _1338_[3]
       938 I       I0 1 \corescorecore.core_2.serving.ram.wb_en 
       938 I       I1 2 \corescorecore.core_2.serving.rf_ram_if.genblk1.wtrig0_r 
       938 I       I2 3 \corescorecore.core_2.serving.cpu.decode.o_rf_rd_addr [2]
       938 I       I3 4 _1310_[3]
       938 O        O 1 \corescorecore.core_2.serving.ram.waddr [4]
       939 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [4]
       939 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [4]
       939 I       I2 3 _1096_[0]
       939 I       I3 4 \corescorecore.core_2.serving.ram.wb_en 
       939 O        O 1 _1310_[3]
       940 I       I0 1 \corescorecore.core_2.serving.ram.wb_en 
       940 I       I1 2 \corescorecore.core_2.serving.rf_ram_if.genblk1.wtrig0_r 
       940 I       I2 3 \corescorecore.core_2.serving.cpu.decode.o_rf_rd_addr [3]
       940 I       I3 4 _1313_[0]
       940 O        O 1 \corescorecore.core_2.serving.ram.waddr [5]
       941 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [5]
       941 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [5]
       941 I       I2 3 _1096_[0]
       941 I       I3 4 \corescorecore.core_2.serving.ram.wb_en 
       941 O        O 1 _1313_[0]
       942 I       I0 1 \corescorecore.core_2.serving.ram.wb_en 
       942 I       I1 2 \corescorecore.core_2.serving.rf_ram_if.genblk1.wtrig0_r 
       942 I       I2 3 \corescorecore.core_2.serving.cpu.decode.o_rf_rd_addr [4]
       942 I       I3 4 _1291_[3]
       942 O        O 1 \corescorecore.core_2.serving.ram.waddr [6]
       943 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [6]
       943 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [6]
       943 I       I2 3 _1096_[0]
       943 I       I3 4 \corescorecore.core_2.serving.ram.wb_en 
       943 O        O 1 _1291_[3]
       944 I       I0 1 \corescorecore.core_2.serving.rf_ram_if.genblk1.wtrig0_r 
       944 I       I1 2 \corescorecore.core_2.serving.rf_ram_if.wdata0_r [0]
       944 I       I2 3 _0997_[0]
       944 I       I3 4 \corescorecore.core_2.serving.ram.wb_en 
       944 O        O 1 \corescorecore.core_2.serving.ram.wdata [0]
       945 I       I0 1 \corescorecore.core_2.serving.rf_ram_if.genblk1.wtrig0_r 
       945 I       I1 2 \corescorecore.core_2.serving.rf_ram_if.wdata0_r [1]
       945 I       I2 3 _0997_[1]
       945 I       I3 4 \corescorecore.core_2.serving.ram.wb_en 
       945 O        O 1 \corescorecore.core_2.serving.ram.wdata [1]
       946 I       I0 1 \corescorecore.core_2.serving.rf_ram_if.genblk1.wtrig0_r 
       946 I       I1 2 \corescorecore.core_2.serving.rf_ram_if.wdata0_r [2]
       946 I       I2 3 _0997_[2]
       946 I       I3 4 \corescorecore.core_2.serving.ram.wb_en 
       946 O        O 1 \corescorecore.core_2.serving.ram.wdata [2]
       947 I       I0 1 \corescorecore.core_2.serving.rf_ram_if.genblk1.wtrig0_r 
       947 I       I1 2 \corescorecore.core_2.serving.rf_ram_if.wdata0_r [3]
       947 I       I2 3 _0997_[3]
       947 I       I3 4 \corescorecore.core_2.serving.ram.wb_en 
       947 O        O 1 \corescorecore.core_2.serving.ram.wdata [3]
       948 I       I0 1 \corescorecore.core_2.serving.rf_ram_if.genblk1.wtrig0_r 
       948 I       I1 2 \corescorecore.core_2.serving.rf_ram_if.wdata0_r [4]
       948 I       I2 3 _0997_[4]
       948 I       I3 4 \corescorecore.core_2.serving.ram.wb_en 
       948 O        O 1 \corescorecore.core_2.serving.ram.wdata [4]
       949 I       I0 1 \corescorecore.core_2.serving.rf_ram_if.genblk1.wtrig0_r 
       949 I       I1 2 \corescorecore.core_2.serving.rf_ram_if.wdata0_r [5]
       949 I       I2 3 _0997_[5]
       949 I       I3 4 \corescorecore.core_2.serving.ram.wb_en 
       949 O        O 1 \corescorecore.core_2.serving.ram.wdata [5]
       950 I       I0 1 \corescorecore.core_2.serving.rf_ram_if.genblk1.wtrig0_r 
       950 I       I1 2 \corescorecore.core_2.serving.rf_ram_if.wdata0_r [6]
       950 I       I2 3 _0997_[6]
       950 I       I3 4 \corescorecore.core_2.serving.ram.wb_en 
       950 O        O 1 \corescorecore.core_2.serving.ram.wdata [6]
       951 I       I0 1 _1350_[0]
       951 I       I1 2 _1350_[1]
       951 I       I2 3 _1101_[0]
       951 I       I3 4 _1350_[3]
       951 O        O 1 \corescorecore.core_2.serving.cpu.o_wdata0 
       952 I       I0 1 _1227_[0]
       952 I       I1 2 \corescorecore.core_2.serving.cpu.alu.i_rs1 
       952 I       I2 3 \corescorecore.core_2.serving.cpu.alu.add_cy_r 
       952 I       I3 4 _1292_[3]
       952 O        O 1 _1350_[0]
       953 I       I0 1 _1226_[0]
       953 I       I1 2 _1215_[1]
       953 I       I2 3 \corescorecore.core_2.serving.cpu.alu.b_inv_plus_1_cy_r 
       953 I       I3 4 _0924_
       953 O        O 1 _1227_[0]
       954 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_we 
       954 I       I1 2 \corescorecore.core_2.serving.cpu.alu.i_sh_signed 
       954 O        O 1 _1226_[0]
       955 I       I0 1 \corescorecore.core_2.serving.cpu.decode.o_mem_word 
       955 I       I1 2 \corescorecore.core_2.serving.cpu.alu.i_sh_right 
       955 I       I2 3 \corescorecore.core_2.serving.cpu.decode.o_mem_half 
       955 O        O 1 _1292_[3]
       956 I       I0 1 _1104_[0]
       956 I       I1 2 _1311_[1]
       956 I       I2 3 _1311_[2]
       956 I       I3 4 _1311_[3]
       956 O        O 1 _1350_[3]
       957 I       I0 1 _1258_[0]
       957 I       I1 2 _1223_[0]
       957 I       I2 3 _1220_[3]
       957 I       I3 4 \corescorecore.core_2.serving.cpu.ctrl.en_pc_r 
       957 O        O 1 _1311_[2]
       958 I       I0 1 _1259_[0]
       958 I       I1 2 \corescorecore.core_2.serving.cpu.decode.m3 
       958 I       I2 3 \corescorecore.core_2.serving.cpu.decode.opcode [0]
       958 O        O 1 _1311_[3]
       959 I       I0 1 \corescorecore.core_2.serving.cpu.alu.i_sh_right 
       959 I       I1 2 \corescorecore.core_2.serving.cpu.mem_if.signbit 
       959 I       I2 3 \corescorecore.core_2.serving.cpu.mem_if.dat_cur 
       959 I       I3 4 \corescorecore.core_2.serving.cpu.mem_if.dat_valid 
       959 O        O 1 _1311_[1]
       960 I       I0 1 _1101_[1]
       960 I       I1 2 _1349_[1]
       960 I       I2 3 \corescorecore.core_2.serving.cpu.alu.i_sh_right 
       960 I       I3 4 _1349_[3]
       960 O        O 1 _1350_[1]
       961 I       I0 1 \corescorecore.core_2.serving.cpu.alu.result_lt_r 
       961 I       I1 2 _1215_[1]
       961 I       I2 3 _1099_[1]
       961 I       I3 4 _1347_[3]
       961 O        O 1 _1349_[3]
       962 I       I0 1 \corescorecore.core_2.serving.cpu.alu.shift.signbit 
       962 I       I1 2 \corescorecore.core_2.serving.cpu.alu.i_buf 
       962 I       I2 3 _1312_[2]
       962 I       I3 4 _1101_[1]
       962 O        O 1 _1347_[3]
       963 I       I0 1 \corescorecore.core_2.serving.cpu.alu.i_sh_right 
       963 I       I1 2 \corescorecore.core_2.serving.cpu.alu.shift.wrapped 
       963 O        O 1 _1312_[2]
       964 I       I0 1 _1348_[0]
       964 I       I1 2 _1348_[1]
       964 I       I2 3 \corescorecore.core_2.serving.cpu.decode.o_mem_word 
       964 O        O 1 _1349_[1]
       965 I       I0 1 \corescorecore.core_2.serving.rf_ram_if.genblk1.wtrig0_r 
       965 I       I1 2 \corescorecore.core_2.serving.cpu.o_wdata0 
       965 I       I2 3 _0997_[7]
       965 I       I3 4 \corescorecore.core_2.serving.ram.wb_en 
       965 O        O 1 \corescorecore.core_2.serving.ram.wdata [7]
       966 I       I0 1 \corescorecore.core_2.serving.raddr [0]
       966 I       I1 2 \corescorecore.core_2.serving.ram.bsel [0]
       966 I       I2 3 \corescorecore.core_2.serving.ram.wb_en 
       966 O        O 1 \corescorecore.core_2.serving.ram.raddr [0]
       967 I       I0 1 \corescorecore.core_2.serving.raddr [1]
       967 I       I1 2 \corescorecore.core_2.serving.ram.bsel [1]
       967 I       I2 3 \corescorecore.core_2.serving.ram.wb_en 
       967 O        O 1 \corescorecore.core_2.serving.ram.raddr [1]
       968 I       I0 1 _1354_[3]
       968 I       I1 2 _1375_[1]
       968 O        O 1 \corescorecore.core_2.serving.ram.raddr [2]
       969 I       I0 1 \corescorecore.core_2.serving.cpu.csr_imm 
       969 I       I1 2 \corescorecore.core_2.serving.cpu.decode.o_rf_rs2_addr [0]
       969 I       I2 3 \corescorecore.core_2.serving.ram.wb_en 
       969 I       I3 4 \corescorecore.core_2.serving.rf_ram_if.rtrig0 
       969 O        O 1 _1375_[1]
       970 I       I0 1 _1338_[3]
       970 I       I1 2 _1351_[1]
       970 O        O 1 \corescorecore.core_2.serving.ram.raddr [3]
       971 I       I0 1 \corescorecore.core_2.serving.cpu.decode.o_rf_rs1_addr [1]
       971 I       I1 2 \corescorecore.core_2.serving.cpu.decode.o_rf_rs2_addr [1]
       971 I       I2 3 \corescorecore.core_2.serving.ram.wb_en 
       971 I       I3 4 \corescorecore.core_2.serving.rf_ram_if.rtrig0 
       971 O        O 1 _1351_[1]
       972 I       I0 1 _1310_[3]
       972 I       I1 2 _1346_[1]
       972 O        O 1 \corescorecore.core_2.serving.ram.raddr [4]
       973 I       I0 1 \corescorecore.core_2.serving.cpu.decode.o_rf_rs1_addr [2]
       973 I       I1 2 \corescorecore.core_2.serving.cpu.decode.o_rf_rs2_addr [2]
       973 I       I2 3 \corescorecore.core_2.serving.ram.wb_en 
       973 I       I3 4 \corescorecore.core_2.serving.rf_ram_if.rtrig0 
       973 O        O 1 _1346_[1]
       974 I       I0 1 _1313_[0]
       974 I       I1 2 _1313_[1]
       974 O        O 1 \corescorecore.core_2.serving.ram.raddr [5]
       975 I       I0 1 \corescorecore.core_2.serving.cpu.decode.o_rf_rs1_addr [3]
       975 I       I1 2 \corescorecore.core_2.serving.cpu.decode.o_rf_rs2_addr [3]
       975 I       I2 3 \corescorecore.core_2.serving.ram.wb_en 
       975 I       I3 4 \corescorecore.core_2.serving.rf_ram_if.rtrig0 
       975 O        O 1 _1313_[1]
       976 I       I0 1 _1291_[3]
       976 I       I1 2 _1352_[1]
       976 O        O 1 \corescorecore.core_2.serving.ram.raddr [6]
       977 I       I0 1 \corescorecore.core_2.serving.cpu.decode.o_rf_rs1_addr [4]
       977 I       I1 2 \corescorecore.core_2.serving.cpu.decode.o_rf_rs2_addr [4]
       977 I       I2 3 \corescorecore.core_2.serving.ram.wb_en 
       977 I       I3 4 \corescorecore.core_2.serving.rf_ram_if.rtrig0 
       977 O        O 1 _1352_[1]
       978 I       I0 1 \corescorecore.core_0.serving.rf_ram_if.wreq_r 
       978 I       I1 2 \corescorecore.core_0.serving.rf_ram_if.wgo 
       978 I       I2 3 _1378_[2]
       978 I       I3 4 \corescorecore.core_0.serving.rf_ram_if.o_waddr [1]
       978 O        O 1 _0326_
       979 I       I0 1 \corescorecore.core_0.serving.rf_ram_if.wcnt [0]
       979 I       I1 2 \corescorecore.core_0.serving.rf_ram_if.wcnt [1]
       979 I       I2 3 \corescorecore.core_0.serving.rf_ram_if.wcnt [2]
       979 I       I3 4 \corescorecore.core_0.serving.rf_ram_if.o_waddr [0]
       979 O        O 1 _1378_[2]
       980 I       I0 1 \clkgen.o_rst_core 
       980 I       I1 2 _0894_[0]
       980 O        O 1 _0327_
       981 I       I0 1 \clkgen.o_rst_core 
       981 I       I1 2 _0894_[1]
       981 O        O 1 _0328_
       982 I       I0 1 _1064_[3]
       982 I       I1 2 _1064_[2]
       982 O        O 1 _0859_
       983 I       I0 1 _1049_[1]
       983 I       I1 2 _1049_[2]
       983 O        O 1 _0863_
       984 I       I0 1 _1371_[0]
       984 I       I1 2 \clkgen.o_rst_core 
       984 O        O 1 _0338_
       985 I       I0 1 _1062_[1]
       985 I       I1 2 \corescorecore.axis_mux.arb_inst.grant [1]
       985 I       I2 3 _1063_[3]
       985 I       I3 4 _1370_[3]
       985 O        O 1 _1371_[0]
       986 I       I0 1 \clkgen.o_rst_core 
       986 I       I1 2 _0894_[2]
       986 O        O 1 _0329_
       987 I       I0 1 \clkgen.o_rst_core 
       987 I       I1 2 _1059_[1]
       987 I       I2 3 _1345_[2]
       987 O        O 1 _0330_
       988 I       I0 1 \corescorecore.core_4.serving.cpu.alu.i_en 
       988 I       I1 2 _1058_[1]
       988 I       I2 3 _1058_[2]
       988 O        O 1 _1345_[2]
       989 I       I0 1 \corescorecore.axis_mux.m_axis_tvalid 
       989 I       I1 2 \corescorecore.axis_mux.m_axis_tready 
       989 I       I2 3 _1217_[0]
       989 I       I3 4 \emitter.cnt [9]
       989 O        O 1 _0331_
       990 I       I0 1 \emitter.data [2]
       990 I       I1 2 \emitter.data [3]
       990 I       I2 3 _1216_[2]
       990 I       I3 4 _1216_[3]
       990 O        O 1 _1217_[0]
       991 I       I0 1 \emitter.data [8]
       991 I       I1 2 \emitter.data [9]
       991 I       I2 3 \emitter.data [1]
       991 I       I3 4 \emitter.data [0]
       991 O        O 1 _1216_[2]
       992 I       I0 1 \emitter.data [4]
       992 I       I1 2 \emitter.data [5]
       992 I       I2 3 \emitter.data [6]
       992 I       I3 4 \emitter.data [7]
       992 O        O 1 _1216_[3]
       993 I       I0 1 \corescorecore.core_1.serving.rf_ram_if.rdata0 [1]
       993 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [24]
       993 I       I2 3 \corescorecore.core_1.serving.rf_ram_if.rtrig0 
       993 O        O 1 _0397_
       994 I       I0 1 \corescorecore.core_1.serving.rf_ram_if.rdata0 [2]
       994 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [25]
       994 I       I2 3 \corescorecore.core_1.serving.rf_ram_if.rtrig0 
       994 O        O 1 _0398_
       995 I       I0 1 \corescorecore.core_1.serving.rf_ram_if.rdata0 [3]
       995 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [26]
       995 I       I2 3 \corescorecore.core_1.serving.rf_ram_if.rtrig0 
       995 O        O 1 _0399_
       996 I       I0 1 \corescorecore.core_1.serving.rf_ram_if.rdata0 [4]
       996 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [27]
       996 I       I2 3 \corescorecore.core_1.serving.rf_ram_if.rtrig0 
       996 O        O 1 _0400_
       997 I       I0 1 \corescorecore.core_1.serving.rf_ram_if.rdata0 [5]
       997 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [28]
       997 I       I2 3 \corescorecore.core_1.serving.rf_ram_if.rtrig0 
       997 O        O 1 _0401_
       998 I       I0 1 \corescorecore.core_1.serving.rf_ram_if.rdata0 [6]
       998 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [29]
       998 I       I2 3 \corescorecore.core_1.serving.rf_ram_if.rtrig0 
       998 O        O 1 _0402_
       999 I       I0 1 \corescorecore.core_1.serving.rf_ram_if.rdata0 [7]
       999 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [30]
       999 I       I2 3 \corescorecore.core_1.serving.rf_ram_if.rtrig0 
       999 O        O 1 _0403_
      1000 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [7]
      1000 I       I1 2 \corescorecore.core_1.serving.cpu.decode.imm11_7 [1]
      1000 I       I2 3 \corescorecore.core_1.serving.cpu.alu.i_en 
      1000 O        O 1 _0554_
      1001 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [8]
      1001 I       I1 2 \corescorecore.core_1.serving.cpu.decode.imm11_7 [2]
      1001 I       I2 3 \corescorecore.core_1.serving.cpu.alu.i_en 
      1001 O        O 1 _0555_
      1002 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [9]
      1002 I       I1 2 \corescorecore.core_1.serving.cpu.decode.imm11_7 [3]
      1002 I       I2 3 \corescorecore.core_1.serving.cpu.alu.i_en 
      1002 O        O 1 _0556_
      1003 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [10]
      1003 I       I1 2 \corescorecore.core_1.serving.cpu.decode.imm11_7 [4]
      1003 I       I2 3 \corescorecore.core_1.serving.cpu.alu.i_en 
      1003 O        O 1 _0557_
      1004 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [11]
      1004 I       I1 2 \corescorecore.core_1.serving.cpu.decode.imm30_25 [0]
      1004 I       I2 3 \corescorecore.core_1.serving.cpu.alu.i_en 
      1004 O        O 1 _0558_
      1005 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [20]
      1005 I       I1 2 \corescorecore.core_1.serving.cpu.decode.imm24_20 [1]
      1005 I       I2 3 \corescorecore.core_1.serving.cpu.alu.i_en 
      1005 O        O 1 _0568_
      1006 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [21]
      1006 I       I1 2 \corescorecore.core_1.serving.cpu.decode.imm24_20 [2]
      1006 I       I2 3 \corescorecore.core_1.serving.cpu.alu.i_en 
      1006 O        O 1 _0569_
      1007 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [22]
      1007 I       I1 2 \corescorecore.core_1.serving.cpu.decode.imm24_20 [3]
      1007 I       I2 3 \corescorecore.core_1.serving.cpu.alu.i_en 
      1007 O        O 1 _0570_
      1008 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [23]
      1008 I       I1 2 \corescorecore.core_1.serving.cpu.decode.imm24_20 [4]
      1008 I       I2 3 \corescorecore.core_1.serving.cpu.alu.i_en 
      1008 O        O 1 _0571_
      1009 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [24]
      1009 I       I1 2 \corescorecore.core_1.serving.cpu.decode.imm30_25 [0]
      1009 I       I2 3 \corescorecore.core_1.serving.cpu.alu.i_en 
      1009 O        O 1 _0572_
      1010 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [25]
      1010 I       I1 2 \corescorecore.core_1.serving.cpu.decode.imm30_25 [1]
      1010 I       I2 3 \corescorecore.core_1.serving.cpu.alu.i_en 
      1010 O        O 1 _0573_
      1011 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [26]
      1011 I       I1 2 \corescorecore.core_1.serving.cpu.decode.imm30_25 [2]
      1011 I       I2 3 \corescorecore.core_1.serving.cpu.alu.i_en 
      1011 O        O 1 _0574_
      1012 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [27]
      1012 I       I1 2 \corescorecore.core_1.serving.cpu.decode.imm30_25 [3]
      1012 I       I2 3 \corescorecore.core_1.serving.cpu.alu.i_en 
      1012 O        O 1 _0575_
      1013 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [28]
      1013 I       I1 2 \corescorecore.core_1.serving.cpu.decode.imm30_25 [4]
      1013 I       I2 3 \corescorecore.core_1.serving.cpu.alu.i_en 
      1013 O        O 1 _0576_
      1014 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [29]
      1014 I       I1 2 \corescorecore.core_1.serving.cpu.decode.imm30_25 [5]
      1014 I       I2 3 \corescorecore.core_1.serving.cpu.alu.i_en 
      1014 O        O 1 _0577_
      1015 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [7]
      1015 I       I1 2 \corescorecore.core_1.serving.cpu.decode.signbit 
      1015 I       I2 3 \corescorecore.core_1.serving.cpu.alu.i_en 
      1015 O        O 1 _0579_
      1016 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [20]
      1016 I       I1 2 \corescorecore.core_1.serving.cpu.decode.imm19_12_20 [1]
      1016 I       I2 3 \corescorecore.core_1.serving.cpu.alu.i_en 
      1016 O        O 1 _0559_
      1017 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [12]
      1017 I       I1 2 \corescorecore.core_1.serving.cpu.decode.imm19_12_20 [2]
      1017 I       I2 3 \corescorecore.core_1.serving.cpu.alu.i_en 
      1017 O        O 1 _0560_
      1018 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [13]
      1018 I       I1 2 \corescorecore.core_1.serving.cpu.decode.imm19_12_20 [3]
      1018 I       I2 3 \corescorecore.core_1.serving.cpu.alu.i_en 
      1018 O        O 1 _0561_
      1019 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [14]
      1019 I       I1 2 \corescorecore.core_1.serving.cpu.decode.imm19_12_20 [4]
      1019 I       I2 3 \corescorecore.core_1.serving.cpu.alu.i_en 
      1019 O        O 1 _0562_
      1020 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [15]
      1020 I       I1 2 \corescorecore.core_1.serving.cpu.decode.imm19_12_20 [5]
      1020 I       I2 3 \corescorecore.core_1.serving.cpu.alu.i_en 
      1020 O        O 1 _0563_
      1021 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [16]
      1021 I       I1 2 \corescorecore.core_1.serving.cpu.decode.imm19_12_20 [6]
      1021 I       I2 3 \corescorecore.core_1.serving.cpu.alu.i_en 
      1021 O        O 1 _0564_
      1022 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [17]
      1022 I       I1 2 \corescorecore.core_1.serving.cpu.decode.imm19_12_20 [7]
      1022 I       I2 3 \corescorecore.core_1.serving.cpu.alu.i_en 
      1022 O        O 1 _0565_
      1023 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [18]
      1023 I       I1 2 \corescorecore.core_1.serving.cpu.decode.imm19_12_20 [8]
      1023 I       I2 3 \corescorecore.core_1.serving.cpu.alu.i_en 
      1023 O        O 1 _0566_
      1024 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [19]
      1024 I       I1 2 _1367_[1]
      1024 I       I2 3 \corescorecore.core_1.serving.cpu.alu.i_en 
      1024 O        O 1 _0567_
      1025 I       I0 1 \corescorecore.core_1.serving.cpu.decode.imm24_20 [0]
      1025 I       I1 2 \corescorecore.core_1.serving.cpu.decode.signbit 
      1025 I       I2 3 \corescorecore.core_1.serving.cpu.decode.m3 
      1025 O        O 1 _1367_[1]
      1026 I       I0 1 \corescorecore.core_1.serving.cpu.decode.o_rf_rs1_addr [1]
      1026 I       I1 2 _1322_[1]
      1026 I       I2 3 _1322_[2]
      1026 O        O 1 _0580_
      1027 I       I0 1 \corescorecore.core_1.serving.cpu.csr_imm 
      1027 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [15]
      1027 I       I2 3 \corescorecore.core_1.serving.cpu.decode.i_wb_en 
      1027 O        O 1 _1322_[1]
      1028 I       I0 1 \corescorecore.core_1.serving.cpu.alu.i_en 
      1028 I       I1 2 \corescorecore.core_1.serving.cpu.decode.m3 
      1028 I       I2 3 \corescorecore.core_1.serving.cpu.alu.i_sh_right 
      1028 I       I3 4 \corescorecore.core_1.serving.cpu.decode.opcode [2]
      1028 O        O 1 _1322_[2]
      1029 I       I0 1 \corescorecore.core_1.serving.cpu.decode.o_rf_rs1_addr [2]
      1029 I       I1 2 _1365_[1]
      1029 I       I2 3 _1322_[2]
      1029 O        O 1 _0581_
      1030 I       I0 1 \corescorecore.core_1.serving.cpu.decode.o_rf_rs1_addr [1]
      1030 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [16]
      1030 I       I2 3 \corescorecore.core_1.serving.cpu.decode.i_wb_en 
      1030 O        O 1 _1365_[1]
      1031 I       I0 1 \corescorecore.core_1.serving.cpu.decode.o_rf_rs1_addr [3]
      1031 I       I1 2 _1323_[1]
      1031 I       I2 3 _1322_[2]
      1031 O        O 1 _0582_
      1032 I       I0 1 \corescorecore.core_1.serving.cpu.decode.o_rf_rs1_addr [2]
      1032 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [17]
      1032 I       I2 3 \corescorecore.core_1.serving.cpu.decode.i_wb_en 
      1032 O        O 1 _1323_[1]
      1033 I       I0 1 \corescorecore.core_1.serving.cpu.decode.o_rf_rs1_addr [4]
      1033 I       I1 2 _1325_[1]
      1033 I       I2 3 _1322_[2]
      1033 O        O 1 _0583_
      1034 I       I0 1 \corescorecore.core_1.serving.cpu.decode.o_rf_rs1_addr [3]
      1034 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [18]
      1034 I       I2 3 \corescorecore.core_1.serving.cpu.decode.i_wb_en 
      1034 O        O 1 _1325_[1]
      1035 I       I0 1 \corescorecore.core_1.serving.cpu.decode.o_rf_rs1_addr [4]
      1035 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [19]
      1035 I       I2 3 _1322_[2]
      1035 I       I3 4 \corescorecore.core_1.serving.cpu.decode.i_wb_en 
      1035 O        O 1 _0584_
      1036 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [22]
      1036 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [23]
      1036 I       I2 3 \clkgen.o_rst_core 
      1036 I       I3 4 _1081_[0]
      1036 O        O 1 _0022_
      1037 I       I0 1 _1179_[0]
      1037 I       I1 2 \corescorecore.core_1.serving.cpu.alu.lt_r 
      1037 I       I2 3 _0905_
      1037 I       I3 4 \corescorecore.core_1.serving.cpu.alu.i_rs1 
      1037 O        O 1 \corescorecore.core_1.serving.cpu.alu.result_lt 
      1038 I       I0 1 _1033_[0]
      1038 I       I1 2 _1033_[1]
      1038 I       I2 3 _1033_[2]
      1038 I       I3 4 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_we 
      1038 O        O 1 _0905_
      1039 I       I0 1 \corescorecore.core_1.serving.cpu.decode.imm24_20 [0]
      1039 I       I1 2 \corescorecore.core_1.serving.cpu.decode.imm11_7 [0]
      1039 I       I2 3 \corescorecore.core_1.serving.cpu.alu.i_cnt_done 
      1039 I       I3 4 _1032_[3]
      1039 O        O 1 _1033_[1]
      1040 I       I0 1 \corescorecore.core_1.serving.cpu.decode.opcode [1]
      1040 I       I1 2 \corescorecore.core_1.serving.cpu.decode.opcode [0]
      1040 I       I2 3 \corescorecore.core_1.serving.cpu.decode.opcode [2]
      1040 I       I3 4 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_we 
      1040 O        O 1 _1032_[3]
      1041 I       I0 1 \corescorecore.core_1.serving.cpu.alu.i_cnt_done 
      1041 I       I1 2 \corescorecore.core_1.serving.cpu.decode.signbit 
      1041 O        O 1 _1033_[0]
      1042 I       I0 1 \corescorecore.core_1.serving.rf_ram_if.rdata1 [0]
      1042 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [24]
      1042 I       I2 3 \corescorecore.core_1.serving.rf_ram_if.rtrig1 
      1042 O        O 1 _1033_[2]
      1043 I       I0 1 \corescorecore.core_1.serving.cpu.alu.i_sh_right 
      1043 I       I1 2 \corescorecore.core_1.serving.cpu.decode.o_mem_half 
      1043 I       I2 3 \corescorecore.core_1.serving.cpu.decode.o_mem_word 
      1043 I       I3 4 \corescorecore.core_1.serving.cpu.alu.i_cnt_done 
      1043 O        O 1 _1179_[0]
      1044 I       I0 1 _1119_[0]
      1044 I       I1 2 _1119_[1]
      1044 I       I2 3 \corescorecore.core_1.serving.cpu.bufreg.c_r 
      1044 O        O 1 \corescorecore.core_1.serving.cpu.bufreg.q 
      1045 I       I0 1 _1033_[0]
      1045 I       I1 2 _1033_[1]
      1045 I       I2 3 _1118_[2]
      1045 I       I3 4 \corescorecore.core_1.serving.cpu.decode.opcode [2]
      1045 O        O 1 _1119_[0]
      1046 I       I0 1 \corescorecore.core_1.serving.cpu.decode.opcode [1]
      1046 I       I1 2 \corescorecore.core_1.serving.cpu.decode.opcode [0]
      1046 I       I2 3 _1034_[1]
      1046 I       I3 4 \corescorecore.core_1.serving.cpu.decode.m3 
      1046 O        O 1 _1118_[2]
      1047 I       I0 1 \corescorecore.core_1.serving.cpu.state.o_cnt [2]
      1047 I       I1 2 \corescorecore.core_1.serving.cpu.state.o_cnt_r [0]
      1047 I       I2 3 _1031_[2]
      1047 O        O 1 _1034_[1]
      1048 I       I0 1 \corescorecore.core_1.serving.cpu.mem_bytecnt [1]
      1048 I       I1 2 \corescorecore.core_1.serving.cpu.mem_bytecnt [0]
      1048 O        O 1 _1031_[2]
      1049 I       I0 1 \corescorecore.core_1.serving.cpu.decode.opcode [1]
      1049 I       I1 2 \corescorecore.core_1.serving.cpu.decode.opcode [0]
      1049 I       I2 3 \corescorecore.core_1.serving.cpu.decode.m3 
      1049 I       I3 4 \corescorecore.core_1.serving.cpu.alu.i_rs1 
      1049 O        O 1 _1119_[1]
      1050 I       I0 1 \corescorecore.core_1.serving.cpu.alu.i_buf 
      1050 I       I1 2 \corescorecore.core_1.serving.cpu.bufreg.q 
      1050 I       I2 3 \corescorecore.core_1.serving.cpu.alu.i_init 
      1050 I       I3 4 _1120_[3]
      1050 O        O 1 _0551_
      1051 I       I0 1 \corescorecore.core_1.serving.cpu.alu.i_sh_right 
      1051 I       I1 2 _1034_[1]
      1051 I       I2 3 \corescorecore.core_1.serving.cpu.alu.b_inv_plus_1_cy_r 
      1051 I       I3 4 _0905_
      1051 O        O 1 \corescorecore.core_1.serving.cpu.alu.shamt_ser 
      1052 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [0]
      1052 I       I1 2 _1008_[3]
      1052 I       I2 3 _1009_[2]
      1052 I       I3 4 \corescorecore.axis_mux.s_axis_tdata [9]
      1052 O        O 1 _0585_
      1053 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [1]
      1053 I       I1 2 _1008_[3]
      1053 I       I2 3 _1009_[2]
      1053 I       I3 4 \corescorecore.axis_mux.s_axis_tdata [10]
      1053 O        O 1 _0596_
      1054 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [2]
      1054 I       I1 2 _1008_[3]
      1054 I       I2 3 _1009_[2]
      1054 I       I3 4 \corescorecore.axis_mux.s_axis_tdata [11]
      1054 O        O 1 _0607_
      1055 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [3]
      1055 I       I1 2 _1008_[3]
      1055 I       I2 3 _1009_[2]
      1055 I       I3 4 \corescorecore.axis_mux.s_axis_tdata [12]
      1055 O        O 1 _0610_
      1056 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [4]
      1056 I       I1 2 _1008_[3]
      1056 I       I2 3 _1009_[2]
      1056 I       I3 4 \corescorecore.axis_mux.s_axis_tdata [13]
      1056 O        O 1 _0611_
      1057 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [5]
      1057 I       I1 2 _1008_[3]
      1057 I       I2 3 _1009_[2]
      1057 I       I3 4 \corescorecore.axis_mux.s_axis_tdata [14]
      1057 O        O 1 _0612_
      1058 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [6]
      1058 I       I1 2 _1008_[3]
      1058 I       I2 3 _1009_[2]
      1058 I       I3 4 \corescorecore.axis_mux.s_axis_tdata [15]
      1058 O        O 1 _0613_
      1059 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [7]
      1059 I       I1 2 _1008_[3]
      1059 I       I2 3 _1009_[2]
      1059 I       I3 4 \corescorecore.core_1.o_tlast 
      1059 O        O 1 _0614_
      1060 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [8]
      1060 I       I1 2 _1008_[3]
      1060 I       I2 3 _1009_[2]
      1060 I       I3 4 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [9]
      1060 O        O 1 _0615_
      1061 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [9]
      1061 I       I1 2 _1008_[3]
      1061 I       I2 3 _1009_[2]
      1061 I       I3 4 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [10]
      1061 O        O 1 _0616_
      1062 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [10]
      1062 I       I1 2 _1008_[3]
      1062 I       I2 3 _1009_[2]
      1062 I       I3 4 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [11]
      1062 O        O 1 _0586_
      1063 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [11]
      1063 I       I1 2 _1008_[3]
      1063 I       I2 3 _1009_[2]
      1063 I       I3 4 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [12]
      1063 O        O 1 _0587_
      1064 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [12]
      1064 I       I1 2 _1008_[3]
      1064 I       I2 3 _1009_[2]
      1064 I       I3 4 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [13]
      1064 O        O 1 _0588_
      1065 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [13]
      1065 I       I1 2 _1008_[3]
      1065 I       I2 3 _1009_[2]
      1065 I       I3 4 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [14]
      1065 O        O 1 _0589_
      1066 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [14]
      1066 I       I1 2 _1008_[3]
      1066 I       I2 3 _1009_[2]
      1066 I       I3 4 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [15]
      1066 O        O 1 _0590_
      1067 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [15]
      1067 I       I1 2 _1008_[3]
      1067 I       I2 3 _1009_[2]
      1067 I       I3 4 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [16]
      1067 O        O 1 _0591_
      1068 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [16]
      1068 I       I1 2 _1008_[3]
      1068 I       I2 3 _1009_[2]
      1068 I       I3 4 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [17]
      1068 O        O 1 _0592_
      1069 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [17]
      1069 I       I1 2 _1008_[3]
      1069 I       I2 3 _1009_[2]
      1069 I       I3 4 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [18]
      1069 O        O 1 _0593_
      1070 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [18]
      1070 I       I1 2 _1008_[3]
      1070 I       I2 3 _1009_[2]
      1070 I       I3 4 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [19]
      1070 O        O 1 _0594_
      1071 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [19]
      1071 I       I1 2 _1008_[3]
      1071 I       I2 3 _1009_[2]
      1071 I       I3 4 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [20]
      1071 O        O 1 _0595_
      1072 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [20]
      1072 I       I1 2 _1008_[3]
      1072 I       I2 3 _1009_[2]
      1072 I       I3 4 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [21]
      1072 O        O 1 _0597_
      1073 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [21]
      1073 I       I1 2 _1008_[3]
      1073 I       I2 3 _1009_[2]
      1073 I       I3 4 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [22]
      1073 O        O 1 _0598_
      1074 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [22]
      1074 I       I1 2 _1008_[3]
      1074 I       I2 3 _1009_[2]
      1074 I       I3 4 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [23]
      1074 O        O 1 _0599_
      1075 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [23]
      1075 I       I1 2 _1008_[3]
      1075 I       I2 3 _1009_[2]
      1075 I       I3 4 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [24]
      1075 O        O 1 _0600_
      1076 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [24]
      1076 I       I1 2 _1008_[3]
      1076 I       I2 3 _1009_[2]
      1076 I       I3 4 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [25]
      1076 O        O 1 _0601_
      1077 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [25]
      1077 I       I1 2 _1008_[3]
      1077 I       I2 3 _1009_[2]
      1077 I       I3 4 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [26]
      1077 O        O 1 _0602_
      1078 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [26]
      1078 I       I1 2 _1008_[3]
      1078 I       I2 3 _1009_[2]
      1078 I       I3 4 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [27]
      1078 O        O 1 _0603_
      1079 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [27]
      1079 I       I1 2 _1008_[3]
      1079 I       I2 3 _1009_[2]
      1079 I       I3 4 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [28]
      1079 O        O 1 _0604_
      1080 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [28]
      1080 I       I1 2 _1008_[3]
      1080 I       I2 3 _1009_[2]
      1080 I       I3 4 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [29]
      1080 O        O 1 _0605_
      1081 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [29]
      1081 I       I1 2 _1008_[3]
      1081 I       I2 3 _1009_[2]
      1081 I       I3 4 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [30]
      1081 O        O 1 _0606_
      1082 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [30]
      1082 I       I1 2 _1008_[3]
      1082 I       I2 3 _1009_[2]
      1082 I       I3 4 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [31]
      1082 O        O 1 _0608_
      1083 I       I0 1 _1008_[3]
      1083 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [31]
      1083 I       I2 3 _1033_[2]
      1083 I       I3 4 _1009_[2]
      1083 O        O 1 _0609_
      1084 I       I0 1 \corescorecore.core_1.serving.cpu.decode.o_mem_half 
      1084 I       I1 2 \corescorecore.core_1.serving.cpu.mem_bytecnt [0]
      1084 I       I2 3 \corescorecore.core_1.serving.cpu.mem_bytecnt [1]
      1084 I       I3 4 \corescorecore.core_1.serving.cpu.decode.o_mem_word 
      1084 O        O 1 \corescorecore.core_1.serving.cpu.mem_if.dat_valid 
      1085 I       I0 1 \corescorecore.core_4.serving.cpu.alu.i_cnt_done 
      1085 I       I1 2 \corescorecore.core_4.serving.cpu.ctrl.i_jump 
      1085 I       I2 3 _1043_[2]
      1085 I       I3 4 \clkgen.o_rst_core 
      1085 O        O 1 _0354_
      1086 I       I0 1 \corescorecore.core_4.serving.cpu.decode.opcode [0]
      1086 I       I1 2 _1042_[1]
      1086 I       I2 3 \corescorecore.core_4.serving.cpu.decode.o_mem_half 
      1086 I       I3 4 _1042_[3]
      1086 O        O 1 _1043_[2]
      1087 I       I0 1 _1041_[0]
      1087 I       I1 2 \corescorecore.core_4.serving.cpu.alu.result_lt 
      1087 I       I2 3 \corescorecore.core_4.serving.cpu.decode.o_mem_word 
      1087 I       I3 4 \corescorecore.core_4.serving.cpu.alu.i_sh_right 
      1087 O        O 1 _1042_[1]
      1088 I       I0 1 _0931_
      1088 I       I1 2 \corescorecore.core_4.serving.cpu.alu.i_rs1 
      1088 I       I2 3 \corescorecore.core_4.serving.cpu.alu.eq_r 
      1088 O        O 1 _1041_[0]
      1089 I       I0 1 \corescorecore.core_4.serving.cpu.decode.opcode [2]
      1089 I       I1 2 \corescorecore.core_4.serving.cpu.decode.m3 
      1089 I       I2 3 _1036_[2]
      1089 O        O 1 _1042_[3]
      1090 I       I0 1 \corescorecore.core_4.serving.cpu.alu.i_init 
      1090 I       I1 2 \corescorecore.core_4.serving.cpu.alu.i_cnt_done 
      1090 O        O 1 _1036_[2]
      1091 I       I0 1 \corescorecore.core_1.serving.rf_ram_if.wen0_r 
      1091 I       I1 2 \corescorecore.core_1.serving.rf_ram_if.wtrig0 
      1091 I       I2 3 \corescorecore.core_1.serving.rf_ram_if.wgo 
      1091 I       I3 4 _1130_[3]
      1091 O        O 1 \corescorecore.core_1.serving.ram.we 
      1092 I       I0 1 _1007_[0]
      1092 I       I1 2 _1027_[3]
      1092 I       I2 3 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_we 
      1092 I       I3 4 _0994_
      1092 O        O 1 _1130_[3]
      1093 I       I0 1 \corescorecore.core_1.serving.rf_ram_if.o_waddr [0]
      1093 I       I1 2 \corescorecore.core_1.serving.ram.bsel [0]
      1093 I       I2 3 \corescorecore.core_1.serving.ram.wb_en 
      1093 O        O 1 \corescorecore.core_1.serving.ram.waddr [0]
      1094 I       I0 1 \corescorecore.core_1.serving.rf_ram_if.o_waddr [1]
      1094 I       I1 2 \corescorecore.core_1.serving.ram.bsel [1]
      1094 I       I2 3 \corescorecore.core_1.serving.ram.wb_en 
      1094 O        O 1 \corescorecore.core_1.serving.ram.waddr [1]
      1095 I       I0 1 \corescorecore.core_1.serving.ram.wb_en 
      1095 I       I1 2 \corescorecore.core_1.serving.rf_ram_if.genblk1.wtrig0_r 
      1095 I       I2 3 \corescorecore.core_1.serving.cpu.decode.o_rf_rd_addr [0]
      1095 I       I3 4 _1044_[3]
      1095 O        O 1 \corescorecore.core_1.serving.ram.waddr [2]
      1096 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [2]
      1096 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [2]
      1096 I       I2 3 _1007_[0]
      1096 I       I3 4 \corescorecore.core_1.serving.ram.wb_en 
      1096 O        O 1 _1044_[3]
      1097 I       I0 1 \corescorecore.core_1.serving.ram.wb_en 
      1097 I       I1 2 \corescorecore.core_1.serving.rf_ram_if.genblk1.wtrig0_r 
      1097 I       I2 3 \corescorecore.core_1.serving.cpu.decode.o_rf_rd_addr [1]
      1097 I       I3 4 _1140_[3]
      1097 O        O 1 \corescorecore.core_1.serving.ram.waddr [3]
      1098 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [3]
      1098 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [3]
      1098 I       I2 3 _1007_[0]
      1098 I       I3 4 \corescorecore.core_1.serving.ram.wb_en 
      1098 O        O 1 _1140_[3]
      1099 I       I0 1 \corescorecore.core_1.serving.ram.wb_en 
      1099 I       I1 2 \corescorecore.core_1.serving.rf_ram_if.genblk1.wtrig0_r 
      1099 I       I2 3 \corescorecore.core_1.serving.cpu.decode.o_rf_rd_addr [2]
      1099 I       I3 4 _1136_[3]
      1099 O        O 1 \corescorecore.core_1.serving.ram.waddr [4]
      1100 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [4]
      1100 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [4]
      1100 I       I2 3 _1007_[0]
      1100 I       I3 4 \corescorecore.core_1.serving.ram.wb_en 
      1100 O        O 1 _1136_[3]
      1101 I       I0 1 \corescorecore.core_1.serving.ram.wb_en 
      1101 I       I1 2 \corescorecore.core_1.serving.rf_ram_if.genblk1.wtrig0_r 
      1101 I       I2 3 \corescorecore.core_1.serving.cpu.decode.o_rf_rd_addr [3]
      1101 I       I3 4 _1037_[3]
      1101 O        O 1 \corescorecore.core_1.serving.ram.waddr [5]
      1102 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [5]
      1102 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [5]
      1102 I       I2 3 _1007_[0]
      1102 I       I3 4 \corescorecore.core_1.serving.ram.wb_en 
      1102 O        O 1 _1037_[3]
      1103 I       I0 1 \corescorecore.core_1.serving.ram.wb_en 
      1103 I       I1 2 \corescorecore.core_1.serving.rf_ram_if.genblk1.wtrig0_r 
      1103 I       I2 3 \corescorecore.core_1.serving.cpu.decode.o_rf_rd_addr [4]
      1103 I       I3 4 _1035_[3]
      1103 O        O 1 \corescorecore.core_1.serving.ram.waddr [6]
      1104 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [6]
      1104 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [6]
      1104 I       I2 3 _1007_[0]
      1104 I       I3 4 \corescorecore.core_1.serving.ram.wb_en 
      1104 O        O 1 _1035_[3]
      1105 I       I0 1 \corescorecore.core_1.serving.rf_ram_if.genblk1.wtrig0_r 
      1105 I       I1 2 \corescorecore.core_1.serving.rf_ram_if.wdata0_r [0]
      1105 I       I2 3 _0995_[0]
      1105 I       I3 4 \corescorecore.core_1.serving.ram.wb_en 
      1105 O        O 1 \corescorecore.core_1.serving.ram.wdata [0]
      1106 I       I0 1 \corescorecore.core_1.serving.rf_ram_if.genblk1.wtrig0_r 
      1106 I       I1 2 \corescorecore.core_1.serving.rf_ram_if.wdata0_r [1]
      1106 I       I2 3 _0995_[1]
      1106 I       I3 4 \corescorecore.core_1.serving.ram.wb_en 
      1106 O        O 1 \corescorecore.core_1.serving.ram.wdata [1]
      1107 I       I0 1 \corescorecore.core_1.serving.rf_ram_if.genblk1.wtrig0_r 
      1107 I       I1 2 \corescorecore.core_1.serving.rf_ram_if.wdata0_r [2]
      1107 I       I2 3 _0995_[2]
      1107 I       I3 4 \corescorecore.core_1.serving.ram.wb_en 
      1107 O        O 1 \corescorecore.core_1.serving.ram.wdata [2]
      1108 I       I0 1 \corescorecore.core_1.serving.rf_ram_if.genblk1.wtrig0_r 
      1108 I       I1 2 \corescorecore.core_1.serving.rf_ram_if.wdata0_r [3]
      1108 I       I2 3 _0995_[3]
      1108 I       I3 4 \corescorecore.core_1.serving.ram.wb_en 
      1108 O        O 1 \corescorecore.core_1.serving.ram.wdata [3]
      1109 I       I0 1 \corescorecore.core_1.serving.rf_ram_if.genblk1.wtrig0_r 
      1109 I       I1 2 \corescorecore.core_1.serving.rf_ram_if.wdata0_r [4]
      1109 I       I2 3 _0995_[4]
      1109 I       I3 4 \corescorecore.core_1.serving.ram.wb_en 
      1109 O        O 1 \corescorecore.core_1.serving.ram.wdata [4]
      1110 I       I0 1 \corescorecore.core_1.serving.rf_ram_if.genblk1.wtrig0_r 
      1110 I       I1 2 \corescorecore.core_1.serving.rf_ram_if.wdata0_r [5]
      1110 I       I2 3 _0995_[5]
      1110 I       I3 4 \corescorecore.core_1.serving.ram.wb_en 
      1110 O        O 1 \corescorecore.core_1.serving.ram.wdata [5]
      1111 I       I0 1 \corescorecore.core_1.serving.rf_ram_if.genblk1.wtrig0_r 
      1111 I       I1 2 \corescorecore.core_1.serving.rf_ram_if.wdata0_r [6]
      1111 I       I2 3 _0995_[6]
      1111 I       I3 4 \corescorecore.core_1.serving.ram.wb_en 
      1111 O        O 1 \corescorecore.core_1.serving.ram.wdata [6]
      1112 I       I0 1 _1280_[0]
      1112 I       I1 2 _1280_[1]
      1112 I       I2 3 _1120_[3]
      1112 I       I3 4 _1280_[3]
      1112 O        O 1 \corescorecore.core_1.serving.cpu.o_wdata0 
      1113 I       I0 1 _1139_[0]
      1113 I       I1 2 \corescorecore.core_1.serving.cpu.alu.i_rs1 
      1113 I       I2 3 \corescorecore.core_1.serving.cpu.alu.add_cy_r 
      1113 I       I3 4 _1139_[3]
      1113 O        O 1 _1280_[0]
      1114 I       I0 1 _1034_[0]
      1114 I       I1 2 _1034_[1]
      1114 I       I2 3 \corescorecore.core_1.serving.cpu.alu.b_inv_plus_1_cy_r 
      1114 I       I3 4 _0905_
      1114 O        O 1 _1139_[0]
      1115 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_we 
      1115 I       I1 2 \corescorecore.core_1.serving.cpu.alu.i_sh_signed 
      1115 O        O 1 _1034_[0]
      1116 I       I0 1 \corescorecore.core_1.serving.cpu.decode.o_mem_word 
      1116 I       I1 2 \corescorecore.core_1.serving.cpu.alu.i_sh_right 
      1116 I       I2 3 \corescorecore.core_1.serving.cpu.decode.o_mem_half 
      1116 O        O 1 _1139_[3]
      1117 I       I0 1 _1135_[0]
      1117 I       I1 2 _1135_[1]
      1117 I       I2 3 _1135_[2]
      1117 I       I3 4 _1135_[3]
      1117 O        O 1 _1280_[3]
      1118 I       I0 1 _1134_[0]
      1118 I       I1 2 _1051_[0]
      1118 I       I2 3 _1028_[3]
      1118 I       I3 4 \corescorecore.core_1.serving.cpu.ctrl.en_pc_r 
      1118 O        O 1 _1135_[2]
      1119 I       I0 1 _1030_[0]
      1119 I       I1 2 \corescorecore.core_1.serving.cpu.ctrl.pc_plus_offset_cy_r 
      1119 O        O 1 _1134_[0]
      1120 I       I0 1 \corescorecore.core_1.serving.cpu.decode.m3 
      1120 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_we 
      1120 I       I2 3 _1029_[2]
      1120 I       I3 4 \corescorecore.core_1.serving.cpu.ctrl.pc 
      1120 O        O 1 _1030_[0]
      1121 I       I0 1 \corescorecore.core_1.serving.cpu.decode.opcode [2]
      1121 I       I1 2 \corescorecore.core_1.serving.cpu.decode.opcode [0]
      1121 I       I2 3 \corescorecore.core_1.serving.cpu.decode.opcode [1]
      1121 O        O 1 _1029_[2]
      1122 I       I0 1 _1033_[1]
      1122 I       I1 2 _1033_[0]
      1122 I       I2 3 _1050_[2]
      1122 I       I3 4 _1050_[3]
      1122 O        O 1 _1051_[0]
      1123 I       I0 1 _1028_[3]
      1123 I       I1 2 \corescorecore.core_1.serving.cpu.alu.i_buf 
      1123 O        O 1 _1050_[3]
      1124 I       I0 1 \corescorecore.core_1.serving.cpu.decode.m3 
      1124 I       I1 2 \corescorecore.core_1.serving.cpu.decode.opcode [0]
      1124 I       I2 3 \corescorecore.core_1.serving.cpu.decode.opcode [2]
      1124 O        O 1 _1028_[3]
      1125 I       I0 1 \corescorecore.core_1.serving.cpu.mem_bytecnt [0]
      1125 I       I1 2 \corescorecore.core_1.serving.cpu.state.o_cnt [2]
      1125 I       I2 3 \corescorecore.core_1.serving.cpu.mem_bytecnt [1]
      1125 I       I3 4 _1028_[3]
      1125 O        O 1 _1050_[2]
      1126 I       I0 1 _1132_[0]
      1126 I       I1 2 \corescorecore.core_1.serving.cpu.decode.m3 
      1126 I       I2 3 \corescorecore.core_1.serving.cpu.decode.opcode [0]
      1126 O        O 1 _1135_[3]
      1127 I       I0 1 _1131_[0]
      1127 I       I1 2 \corescorecore.core_1.serving.cpu.ctrl.pc 
      1127 I       I2 3 \corescorecore.core_1.serving.cpu.ctrl.pc_plus_4_cy_r 
      1127 O        O 1 _1132_[0]
      1128 I       I0 1 \corescorecore.core_1.serving.cpu.state.o_cnt [2]
      1128 I       I1 2 \corescorecore.core_1.serving.cpu.state.o_cnt_r [2]
      1128 I       I2 3 _1031_[2]
      1128 O        O 1 _1131_[0]
      1129 I       I0 1 \corescorecore.core_1.serving.cpu.alu.i_sh_right 
      1129 I       I1 2 \corescorecore.core_1.serving.cpu.mem_if.signbit 
      1129 I       I2 3 \corescorecore.core_1.serving.cpu.mem_if.dat_cur 
      1129 I       I3 4 \corescorecore.core_1.serving.cpu.mem_if.dat_valid 
      1129 O        O 1 _1135_[1]
      1130 I       I0 1 _1137_[3]
      1130 I       I1 2 _1279_[1]
      1130 I       I2 3 \corescorecore.core_1.serving.cpu.alu.i_sh_right 
      1130 I       I3 4 _1279_[3]
      1130 O        O 1 _1280_[1]
      1131 I       I0 1 \corescorecore.core_1.serving.cpu.alu.result_lt_r 
      1131 I       I1 2 _1034_[1]
      1131 I       I2 3 _1127_[1]
      1131 I       I3 4 _1138_[3]
      1131 O        O 1 _1279_[3]
      1132 I       I0 1 \corescorecore.core_1.serving.cpu.alu.shift.signbit 
      1132 I       I1 2 \corescorecore.core_1.serving.cpu.alu.i_buf 
      1132 I       I2 3 _1137_[2]
      1132 I       I3 4 _1137_[3]
      1132 O        O 1 _1138_[3]
      1133 I       I0 1 \corescorecore.core_1.serving.cpu.alu.i_sh_right 
      1133 I       I1 2 \corescorecore.core_1.serving.cpu.alu.shift.wrapped 
      1133 O        O 1 _1137_[2]
      1134 I       I0 1 _1278_[0]
      1134 I       I1 2 _1278_[1]
      1134 I       I2 3 \corescorecore.core_1.serving.cpu.decode.o_mem_word 
      1134 O        O 1 _1279_[1]
      1135 I       I0 1 \corescorecore.core_1.serving.rf_ram_if.genblk1.wtrig0_r 
      1135 I       I1 2 \corescorecore.core_1.serving.cpu.o_wdata0 
      1135 I       I2 3 _0995_[7]
      1135 I       I3 4 \corescorecore.core_1.serving.ram.wb_en 
      1135 O        O 1 \corescorecore.core_1.serving.ram.wdata [7]
      1136 I       I0 1 \corescorecore.core_1.serving.raddr [0]
      1136 I       I1 2 \corescorecore.core_1.serving.ram.bsel [0]
      1136 I       I2 3 \corescorecore.core_1.serving.ram.wb_en 
      1136 O        O 1 \corescorecore.core_1.serving.ram.raddr [0]
      1137 I       I0 1 \corescorecore.core_1.serving.raddr [1]
      1137 I       I1 2 \corescorecore.core_1.serving.ram.bsel [1]
      1137 I       I2 3 \corescorecore.core_1.serving.ram.wb_en 
      1137 O        O 1 \corescorecore.core_1.serving.ram.raddr [1]
      1138 I       I0 1 _1044_[3]
      1138 I       I1 2 _1282_[1]
      1138 O        O 1 \corescorecore.core_1.serving.ram.raddr [2]
      1139 I       I0 1 \corescorecore.core_1.serving.cpu.csr_imm 
      1139 I       I1 2 \corescorecore.core_1.serving.cpu.decode.o_rf_rs2_addr [0]
      1139 I       I2 3 \corescorecore.core_1.serving.ram.wb_en 
      1139 I       I3 4 \corescorecore.core_1.serving.rf_ram_if.rtrig0 
      1139 O        O 1 _1282_[1]
      1140 I       I0 1 _1140_[3]
      1140 I       I1 2 _1276_[1]
      1140 O        O 1 \corescorecore.core_1.serving.ram.raddr [3]
      1141 I       I0 1 \corescorecore.core_1.serving.cpu.decode.o_rf_rs1_addr [1]
      1141 I       I1 2 \corescorecore.core_1.serving.cpu.decode.o_rf_rs2_addr [1]
      1141 I       I2 3 \corescorecore.core_1.serving.ram.wb_en 
      1141 I       I3 4 \corescorecore.core_1.serving.rf_ram_if.rtrig0 
      1141 O        O 1 _1276_[1]
      1142 I       I0 1 _1136_[3]
      1142 I       I1 2 _1314_[1]
      1142 O        O 1 \corescorecore.core_1.serving.ram.raddr [4]
      1143 I       I0 1 \corescorecore.core_1.serving.cpu.decode.o_rf_rs1_addr [2]
      1143 I       I1 2 \corescorecore.core_1.serving.cpu.decode.o_rf_rs2_addr [2]
      1143 I       I2 3 \corescorecore.core_1.serving.ram.wb_en 
      1143 I       I3 4 \corescorecore.core_1.serving.rf_ram_if.rtrig0 
      1143 O        O 1 _1314_[1]
      1144 I       I0 1 _1037_[3]
      1144 I       I1 2 _1281_[1]
      1144 O        O 1 \corescorecore.core_1.serving.ram.raddr [5]
      1145 I       I0 1 \corescorecore.core_1.serving.cpu.decode.o_rf_rs1_addr [3]
      1145 I       I1 2 \corescorecore.core_1.serving.cpu.decode.o_rf_rs2_addr [3]
      1145 I       I2 3 \corescorecore.core_1.serving.ram.wb_en 
      1145 I       I3 4 \corescorecore.core_1.serving.rf_ram_if.rtrig0 
      1145 O        O 1 _1281_[1]
      1146 I       I0 1 _1035_[3]
      1146 I       I1 2 _1274_[1]
      1146 O        O 1 \corescorecore.core_1.serving.ram.raddr [6]
      1147 I       I0 1 \corescorecore.core_1.serving.cpu.decode.o_rf_rs1_addr [4]
      1147 I       I1 2 \corescorecore.core_1.serving.cpu.decode.o_rf_rs2_addr [4]
      1147 I       I2 3 \corescorecore.core_1.serving.ram.wb_en 
      1147 I       I3 4 \corescorecore.core_1.serving.rf_ram_if.rtrig0 
      1147 O        O 1 _1274_[1]
      1148 I       I0 1 _1315_[0]
      1148 I       I1 2 \corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_encoded [0]
      1148 O        O 1 _0858_
      1149 I       I0 1 \clkgen.i_rstn 
      1149 I       I1 2 \clkgen.usr_pll_lock_1 
      1149 O        O 1 _1277_[0]
      1150 I       I0 1 _1277_[0]
      1150 I       I1 2 \clkgen.rst_reg1 
      1150 O        O 1 _0333_
      1151 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [7]
      1151 I       I1 2 \corescorecore.core_0.serving.cpu.decode.imm11_7 [1]
      1151 I       I2 3 \corescorecore.core_0.serving.cpu.alu.i_en 
      1151 O        O 1 _0477_
      1152 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [8]
      1152 I       I1 2 \corescorecore.core_0.serving.cpu.decode.imm11_7 [2]
      1152 I       I2 3 \corescorecore.core_0.serving.cpu.alu.i_en 
      1152 O        O 1 _0478_
      1153 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [9]
      1153 I       I1 2 \corescorecore.core_0.serving.cpu.decode.imm11_7 [3]
      1153 I       I2 3 \corescorecore.core_0.serving.cpu.alu.i_en 
      1153 O        O 1 _0479_
      1154 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [10]
      1154 I       I1 2 \corescorecore.core_0.serving.cpu.decode.imm11_7 [4]
      1154 I       I2 3 \corescorecore.core_0.serving.cpu.alu.i_en 
      1154 O        O 1 _0480_
      1155 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [11]
      1155 I       I1 2 \corescorecore.core_0.serving.cpu.decode.imm30_25 [0]
      1155 I       I2 3 \corescorecore.core_0.serving.cpu.alu.i_en 
      1155 O        O 1 _0481_
      1156 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [20]
      1156 I       I1 2 \corescorecore.core_0.serving.cpu.decode.imm24_20 [1]
      1156 I       I2 3 \corescorecore.core_0.serving.cpu.alu.i_en 
      1156 O        O 1 _0491_
      1157 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [21]
      1157 I       I1 2 \corescorecore.core_0.serving.cpu.decode.imm24_20 [2]
      1157 I       I2 3 \corescorecore.core_0.serving.cpu.alu.i_en 
      1157 O        O 1 _0492_
      1158 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [22]
      1158 I       I1 2 \corescorecore.core_0.serving.cpu.decode.imm24_20 [3]
      1158 I       I2 3 \corescorecore.core_0.serving.cpu.alu.i_en 
      1158 O        O 1 _0493_
      1159 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [23]
      1159 I       I1 2 \corescorecore.core_0.serving.cpu.decode.imm24_20 [4]
      1159 I       I2 3 \corescorecore.core_0.serving.cpu.alu.i_en 
      1159 O        O 1 _0494_
      1160 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [24]
      1160 I       I1 2 \corescorecore.core_0.serving.cpu.decode.imm30_25 [0]
      1160 I       I2 3 \corescorecore.core_0.serving.cpu.alu.i_en 
      1160 O        O 1 _0495_
      1161 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [25]
      1161 I       I1 2 \corescorecore.core_0.serving.cpu.decode.imm30_25 [1]
      1161 I       I2 3 \corescorecore.core_0.serving.cpu.alu.i_en 
      1161 O        O 1 _0496_
      1162 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [26]
      1162 I       I1 2 \corescorecore.core_0.serving.cpu.decode.imm30_25 [2]
      1162 I       I2 3 \corescorecore.core_0.serving.cpu.alu.i_en 
      1162 O        O 1 _0497_
      1163 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [27]
      1163 I       I1 2 \corescorecore.core_0.serving.cpu.decode.imm30_25 [3]
      1163 I       I2 3 \corescorecore.core_0.serving.cpu.alu.i_en 
      1163 O        O 1 _0498_
      1164 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [28]
      1164 I       I1 2 \corescorecore.core_0.serving.cpu.decode.imm30_25 [4]
      1164 I       I2 3 \corescorecore.core_0.serving.cpu.alu.i_en 
      1164 O        O 1 _0499_
      1165 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [29]
      1165 I       I1 2 \corescorecore.core_0.serving.cpu.decode.imm30_25 [5]
      1165 I       I2 3 \corescorecore.core_0.serving.cpu.alu.i_en 
      1165 O        O 1 _0500_
      1166 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [7]
      1166 I       I1 2 \corescorecore.core_0.serving.cpu.decode.signbit 
      1166 I       I2 3 \corescorecore.core_0.serving.cpu.alu.i_en 
      1166 O        O 1 _0502_
      1167 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [20]
      1167 I       I1 2 \corescorecore.core_0.serving.cpu.decode.imm19_12_20 [1]
      1167 I       I2 3 \corescorecore.core_0.serving.cpu.alu.i_en 
      1167 O        O 1 _0482_
      1168 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [12]
      1168 I       I1 2 \corescorecore.core_0.serving.cpu.decode.imm19_12_20 [2]
      1168 I       I2 3 \corescorecore.core_0.serving.cpu.alu.i_en 
      1168 O        O 1 _0483_
      1169 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [13]
      1169 I       I1 2 \corescorecore.core_0.serving.cpu.decode.imm19_12_20 [3]
      1169 I       I2 3 \corescorecore.core_0.serving.cpu.alu.i_en 
      1169 O        O 1 _0484_
      1170 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [14]
      1170 I       I1 2 \corescorecore.core_0.serving.cpu.decode.imm19_12_20 [4]
      1170 I       I2 3 \corescorecore.core_0.serving.cpu.alu.i_en 
      1170 O        O 1 _0485_
      1171 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [15]
      1171 I       I1 2 \corescorecore.core_0.serving.cpu.decode.imm19_12_20 [5]
      1171 I       I2 3 \corescorecore.core_0.serving.cpu.alu.i_en 
      1171 O        O 1 _0486_
      1172 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [16]
      1172 I       I1 2 \corescorecore.core_0.serving.cpu.decode.imm19_12_20 [6]
      1172 I       I2 3 \corescorecore.core_0.serving.cpu.alu.i_en 
      1172 O        O 1 _0487_
      1173 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [17]
      1173 I       I1 2 \corescorecore.core_0.serving.cpu.decode.imm19_12_20 [7]
      1173 I       I2 3 \corescorecore.core_0.serving.cpu.alu.i_en 
      1173 O        O 1 _0488_
      1174 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [18]
      1174 I       I1 2 \corescorecore.core_0.serving.cpu.decode.imm19_12_20 [8]
      1174 I       I2 3 \corescorecore.core_0.serving.cpu.alu.i_en 
      1174 O        O 1 _0489_
      1175 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [19]
      1175 I       I1 2 _1141_[1]
      1175 I       I2 3 \corescorecore.core_0.serving.cpu.alu.i_en 
      1175 O        O 1 _0490_
      1176 I       I0 1 \corescorecore.core_0.serving.cpu.decode.imm24_20 [0]
      1176 I       I1 2 \corescorecore.core_0.serving.cpu.decode.signbit 
      1176 I       I2 3 \corescorecore.core_0.serving.cpu.decode.m3 
      1176 O        O 1 _1141_[1]
      1177 I       I0 1 \corescorecore.core_0.serving.cpu.decode.o_rf_rs1_addr [1]
      1177 I       I1 2 _1074_[1]
      1177 I       I2 3 _1074_[2]
      1177 O        O 1 _0503_
      1178 I       I0 1 \corescorecore.core_0.serving.cpu.csr_imm 
      1178 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [15]
      1178 I       I2 3 \corescorecore.core_0.serving.cpu.decode.i_wb_en 
      1178 O        O 1 _1074_[1]
      1179 I       I0 1 \corescorecore.core_0.serving.cpu.alu.i_en 
      1179 I       I1 2 \corescorecore.core_0.serving.cpu.decode.m3 
      1179 I       I2 3 \corescorecore.core_0.serving.cpu.alu.i_sh_right 
      1179 I       I3 4 \corescorecore.core_0.serving.cpu.decode.opcode [2]
      1179 O        O 1 _1074_[2]
      1180 I       I0 1 \corescorecore.core_0.serving.cpu.decode.o_rf_rs1_addr [2]
      1180 I       I1 2 _1275_[1]
      1180 I       I2 3 _1074_[2]
      1180 O        O 1 _0504_
      1181 I       I0 1 \corescorecore.core_0.serving.cpu.decode.o_rf_rs1_addr [1]
      1181 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [16]
      1181 I       I2 3 \corescorecore.core_0.serving.cpu.decode.i_wb_en 
      1181 O        O 1 _1275_[1]
      1182 I       I0 1 \corescorecore.core_0.serving.cpu.decode.o_rf_rs1_addr [3]
      1182 I       I1 2 _1142_[1]
      1182 I       I2 3 _1074_[2]
      1182 O        O 1 _0505_
      1183 I       I0 1 \corescorecore.core_0.serving.cpu.decode.o_rf_rs1_addr [2]
      1183 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [17]
      1183 I       I2 3 \corescorecore.core_0.serving.cpu.decode.i_wb_en 
      1183 O        O 1 _1142_[1]
      1184 I       I0 1 \corescorecore.core_0.serving.cpu.decode.o_rf_rs1_addr [4]
      1184 I       I1 2 _1316_[1]
      1184 I       I2 3 _1074_[2]
      1184 O        O 1 _0506_
      1185 I       I0 1 \corescorecore.core_0.serving.cpu.decode.o_rf_rs1_addr [3]
      1185 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [18]
      1185 I       I2 3 \corescorecore.core_0.serving.cpu.decode.i_wb_en 
      1185 O        O 1 _1316_[1]
      1186 I       I0 1 \corescorecore.core_0.serving.cpu.decode.o_rf_rs1_addr [4]
      1186 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [19]
      1186 I       I2 3 _1074_[2]
      1186 I       I3 4 \corescorecore.core_0.serving.cpu.decode.i_wb_en 
      1186 O        O 1 _0507_
      1187 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [13]
      1187 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [14]
      1187 I       I2 3 \clkgen.o_rst_core 
      1187 I       I3 4 _1081_[0]
      1187 O        O 1 _0013_
      1188 I       I0 1 \corescorecore.axis_mux.temp_m_axis_tvalid_reg 
      1188 I       I1 2 _1162_[0]
      1188 I       I2 3 \clkgen.o_rst_core 
      1188 I       I3 4 _1283_[3]
      1188 O        O 1 _0336_
      1189 I       I0 1 _1161_[0]
      1189 I       I1 2 _1059_[0]
      1189 I       I2 3 \corescorecore.axis_mux.arb_inst.grant_encoded [2]
      1189 I       I3 4 _1161_[3]
      1189 O        O 1 _1162_[0]
      1190 I       I0 1 \corescorecore.axis_mux.m_axis_tready_int_reg 
      1190 I       I1 2 \corescorecore.axis_mux.arb_inst.grant_valid 
      1190 O        O 1 _1161_[3]
      1191 I       I0 1 \corescorecore.axis_mux.m_axis_tvalid 
      1191 I       I1 2 \corescorecore.axis_mux.m_axis_tready 
      1191 I       I2 3 \corescorecore.axis_mux.m_axis_tready_int_reg 
      1191 O        O 1 _1283_[3]
      1192 I       I0 1 _1073_[0]
      1192 I       I1 2 _1073_[1]
      1192 I       I2 3 \corescorecore.core_0.serving.cpu.bufreg.c_r 
      1192 O        O 1 \corescorecore.core_0.serving.cpu.bufreg.q 
      1193 I       I0 1 _1017_[0]
      1193 I       I1 2 _1017_[1]
      1193 I       I2 3 _1072_[2]
      1193 I       I3 4 \corescorecore.core_0.serving.cpu.decode.opcode [2]
      1193 O        O 1 _1073_[0]
      1194 I       I0 1 \corescorecore.core_0.serving.cpu.decode.opcode [1]
      1194 I       I1 2 \corescorecore.core_0.serving.cpu.decode.opcode [0]
      1194 I       I2 3 _1071_[2]
      1194 I       I3 4 \corescorecore.core_0.serving.cpu.decode.m3 
      1194 O        O 1 _1072_[2]
      1195 I       I0 1 \corescorecore.core_0.serving.cpu.state.o_cnt [2]
      1195 I       I1 2 \corescorecore.core_0.serving.cpu.state.o_cnt_r [0]
      1195 I       I2 3 _1070_[2]
      1195 O        O 1 _1071_[2]
      1196 I       I0 1 \corescorecore.core_0.serving.cpu.mem_bytecnt [1]
      1196 I       I1 2 \corescorecore.core_0.serving.cpu.mem_bytecnt [0]
      1196 O        O 1 _1070_[2]
      1197 I       I0 1 \corescorecore.core_0.serving.cpu.decode.opcode [1]
      1197 I       I1 2 \corescorecore.core_0.serving.cpu.decode.opcode [0]
      1197 I       I2 3 \corescorecore.core_0.serving.cpu.decode.m3 
      1197 I       I3 4 \corescorecore.core_0.serving.cpu.alu.i_rs1 
      1197 O        O 1 _1073_[1]
      1198 I       I0 1 \corescorecore.core_0.serving.cpu.alu.i_buf 
      1198 I       I1 2 \corescorecore.core_0.serving.cpu.bufreg.q 
      1198 I       I2 3 \corescorecore.core_0.serving.cpu.alu.i_init 
      1198 I       I3 4 _1011_[0]
      1198 O        O 1 _0474_
      1199 I       I0 1 \corescorecore.core_0.serving.cpu.alu.i_sh_right 
      1199 I       I1 2 _1071_[2]
      1199 I       I2 3 \corescorecore.core_0.serving.cpu.alu.b_inv_plus_1_cy_r 
      1199 I       I3 4 _0878_
      1199 O        O 1 \corescorecore.core_0.serving.cpu.alu.shamt_ser 
      1200 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [0]
      1200 I       I1 2 _1004_[3]
      1200 I       I2 3 _1005_[2]
      1200 I       I3 4 \corescorecore.axis_mux.s_axis_tdata [1]
      1200 O        O 1 _0508_
      1201 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [1]
      1201 I       I1 2 _1004_[3]
      1201 I       I2 3 _1005_[2]
      1201 I       I3 4 \corescorecore.axis_mux.s_axis_tdata [2]
      1201 O        O 1 _0519_
      1202 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [2]
      1202 I       I1 2 _1004_[3]
      1202 I       I2 3 _1005_[2]
      1202 I       I3 4 \corescorecore.axis_mux.s_axis_tdata [3]
      1202 O        O 1 _0530_
      1203 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [3]
      1203 I       I1 2 _1004_[3]
      1203 I       I2 3 _1005_[2]
      1203 I       I3 4 \corescorecore.axis_mux.s_axis_tdata [4]
      1203 O        O 1 _0533_
      1204 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [4]
      1204 I       I1 2 _1004_[3]
      1204 I       I2 3 _1005_[2]
      1204 I       I3 4 \corescorecore.axis_mux.s_axis_tdata [5]
      1204 O        O 1 _0534_
      1205 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [5]
      1205 I       I1 2 _1004_[3]
      1205 I       I2 3 _1005_[2]
      1205 I       I3 4 \corescorecore.axis_mux.s_axis_tdata [6]
      1205 O        O 1 _0535_
      1206 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [6]
      1206 I       I1 2 _1004_[3]
      1206 I       I2 3 _1005_[2]
      1206 I       I3 4 \corescorecore.axis_mux.s_axis_tdata [7]
      1206 O        O 1 _0536_
      1207 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [7]
      1207 I       I1 2 _1004_[3]
      1207 I       I2 3 _1005_[2]
      1207 I       I3 4 \corescorecore.core_0.o_tlast 
      1207 O        O 1 _0537_
      1208 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [8]
      1208 I       I1 2 _1004_[3]
      1208 I       I2 3 _1005_[2]
      1208 I       I3 4 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [9]
      1208 O        O 1 _0538_
      1209 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [9]
      1209 I       I1 2 _1004_[3]
      1209 I       I2 3 _1005_[2]
      1209 I       I3 4 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [10]
      1209 O        O 1 _0539_
      1210 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [10]
      1210 I       I1 2 _1004_[3]
      1210 I       I2 3 _1005_[2]
      1210 I       I3 4 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [11]
      1210 O        O 1 _0509_
      1211 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [11]
      1211 I       I1 2 _1004_[3]
      1211 I       I2 3 _1005_[2]
      1211 I       I3 4 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [12]
      1211 O        O 1 _0510_
      1212 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [12]
      1212 I       I1 2 _1004_[3]
      1212 I       I2 3 _1005_[2]
      1212 I       I3 4 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [13]
      1212 O        O 1 _0511_
      1213 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [13]
      1213 I       I1 2 _1004_[3]
      1213 I       I2 3 _1005_[2]
      1213 I       I3 4 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [14]
      1213 O        O 1 _0512_
      1214 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [14]
      1214 I       I1 2 _1004_[3]
      1214 I       I2 3 _1005_[2]
      1214 I       I3 4 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [15]
      1214 O        O 1 _0513_
      1215 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [15]
      1215 I       I1 2 _1004_[3]
      1215 I       I2 3 _1005_[2]
      1215 I       I3 4 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [16]
      1215 O        O 1 _0514_
      1216 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [16]
      1216 I       I1 2 _1004_[3]
      1216 I       I2 3 _1005_[2]
      1216 I       I3 4 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [17]
      1216 O        O 1 _0515_
      1217 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [17]
      1217 I       I1 2 _1004_[3]
      1217 I       I2 3 _1005_[2]
      1217 I       I3 4 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [18]
      1217 O        O 1 _0516_
      1218 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [18]
      1218 I       I1 2 _1004_[3]
      1218 I       I2 3 _1005_[2]
      1218 I       I3 4 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [19]
      1218 O        O 1 _0517_
      1219 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [19]
      1219 I       I1 2 _1004_[3]
      1219 I       I2 3 _1005_[2]
      1219 I       I3 4 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [20]
      1219 O        O 1 _0518_
      1220 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [20]
      1220 I       I1 2 _1004_[3]
      1220 I       I2 3 _1005_[2]
      1220 I       I3 4 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [21]
      1220 O        O 1 _0520_
      1221 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [21]
      1221 I       I1 2 _1004_[3]
      1221 I       I2 3 _1005_[2]
      1221 I       I3 4 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [22]
      1221 O        O 1 _0521_
      1222 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [22]
      1222 I       I1 2 _1004_[3]
      1222 I       I2 3 _1005_[2]
      1222 I       I3 4 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [23]
      1222 O        O 1 _0522_
      1223 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [23]
      1223 I       I1 2 _1004_[3]
      1223 I       I2 3 _1005_[2]
      1223 I       I3 4 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [24]
      1223 O        O 1 _0523_
      1224 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [24]
      1224 I       I1 2 _1004_[3]
      1224 I       I2 3 _1005_[2]
      1224 I       I3 4 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [25]
      1224 O        O 1 _0524_
      1225 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [25]
      1225 I       I1 2 _1004_[3]
      1225 I       I2 3 _1005_[2]
      1225 I       I3 4 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [26]
      1225 O        O 1 _0525_
      1226 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [26]
      1226 I       I1 2 _1004_[3]
      1226 I       I2 3 _1005_[2]
      1226 I       I3 4 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [27]
      1226 O        O 1 _0526_
      1227 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [27]
      1227 I       I1 2 _1004_[3]
      1227 I       I2 3 _1005_[2]
      1227 I       I3 4 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [28]
      1227 O        O 1 _0527_
      1228 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [28]
      1228 I       I1 2 _1004_[3]
      1228 I       I2 3 _1005_[2]
      1228 I       I3 4 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [29]
      1228 O        O 1 _0528_
      1229 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [29]
      1229 I       I1 2 _1004_[3]
      1229 I       I2 3 _1005_[2]
      1229 I       I3 4 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [30]
      1229 O        O 1 _0529_
      1230 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [30]
      1230 I       I1 2 _1004_[3]
      1230 I       I2 3 _1005_[2]
      1230 I       I3 4 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [31]
      1230 O        O 1 _0531_
      1231 I       I0 1 _1004_[3]
      1231 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [31]
      1231 I       I2 3 _1017_[2]
      1231 I       I3 4 _1005_[2]
      1231 O        O 1 _0532_
      1232 I       I0 1 \corescorecore.core_0.serving.cpu.decode.o_mem_half 
      1232 I       I1 2 \corescorecore.core_0.serving.cpu.mem_bytecnt [0]
      1232 I       I2 3 \corescorecore.core_0.serving.cpu.mem_bytecnt [1]
      1232 I       I3 4 \corescorecore.core_0.serving.cpu.decode.o_mem_word 
      1232 O        O 1 \corescorecore.core_0.serving.cpu.mem_if.dat_valid 
      1233 I       I0 1 \corescorecore.core_0.serving.rf_ram_if.wen0_r 
      1233 I       I1 2 \corescorecore.core_0.serving.rf_ram_if.wtrig0 
      1233 I       I2 3 \corescorecore.core_0.serving.rf_ram_if.wgo 
      1233 I       I3 4 _1250_[3]
      1233 O        O 1 \corescorecore.core_0.serving.ram.we 
      1234 I       I0 1 _1003_[0]
      1234 I       I1 2 _1067_[3]
      1234 I       I2 3 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_we 
      1234 I       I3 4 _0992_
      1234 O        O 1 _1250_[3]
      1235 I       I0 1 \corescorecore.core_0.serving.rf_ram_if.o_waddr [0]
      1235 I       I1 2 \corescorecore.core_0.serving.ram.bsel [0]
      1235 I       I2 3 \corescorecore.core_0.serving.ram.wb_en 
      1235 O        O 1 \corescorecore.core_0.serving.ram.waddr [0]
      1236 I       I0 1 \corescorecore.core_0.serving.rf_ram_if.o_waddr [1]
      1236 I       I1 2 \corescorecore.core_0.serving.ram.bsel [1]
      1236 I       I2 3 \corescorecore.core_0.serving.ram.wb_en 
      1236 O        O 1 \corescorecore.core_0.serving.ram.waddr [1]
      1237 I       I0 1 \corescorecore.core_0.serving.ram.wb_en 
      1237 I       I1 2 \corescorecore.core_0.serving.rf_ram_if.genblk1.wtrig0_r 
      1237 I       I2 3 \corescorecore.core_0.serving.cpu.decode.o_rf_rd_addr [0]
      1237 I       I3 4 _1166_[3]
      1237 O        O 1 \corescorecore.core_0.serving.ram.waddr [2]
      1238 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [2]
      1238 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [2]
      1238 I       I2 3 _1003_[0]
      1238 I       I3 4 \corescorecore.core_0.serving.ram.wb_en 
      1238 O        O 1 _1166_[3]
      1239 I       I0 1 \corescorecore.core_0.serving.ram.wb_en 
      1239 I       I1 2 \corescorecore.core_0.serving.rf_ram_if.genblk1.wtrig0_r 
      1239 I       I2 3 \corescorecore.core_0.serving.cpu.decode.o_rf_rd_addr [1]
      1239 I       I3 4 _1248_[3]
      1239 O        O 1 \corescorecore.core_0.serving.ram.waddr [3]
      1240 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [3]
      1240 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [3]
      1240 I       I2 3 _1003_[0]
      1240 I       I3 4 \corescorecore.core_0.serving.ram.wb_en 
      1240 O        O 1 _1248_[3]
      1241 I       I0 1 \corescorecore.core_0.serving.ram.wb_en 
      1241 I       I1 2 \corescorecore.core_0.serving.rf_ram_if.genblk1.wtrig0_r 
      1241 I       I2 3 \corescorecore.core_0.serving.cpu.decode.o_rf_rd_addr [2]
      1241 I       I3 4 _1165_[0]
      1241 O        O 1 \corescorecore.core_0.serving.ram.waddr [4]
      1242 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [4]
      1242 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [4]
      1242 I       I2 3 _1003_[0]
      1242 I       I3 4 \corescorecore.core_0.serving.ram.wb_en 
      1242 O        O 1 _1165_[0]
      1243 I       I0 1 \corescorecore.core_0.serving.ram.wb_en 
      1243 I       I1 2 \corescorecore.core_0.serving.rf_ram_if.genblk1.wtrig0_r 
      1243 I       I2 3 \corescorecore.core_0.serving.cpu.decode.o_rf_rd_addr [3]
      1243 I       I3 4 _1164_[3]
      1243 O        O 1 \corescorecore.core_0.serving.ram.waddr [5]
      1244 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [5]
      1244 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [5]
      1244 I       I2 3 _1003_[0]
      1244 I       I3 4 \corescorecore.core_0.serving.ram.wb_en 
      1244 O        O 1 _1164_[3]
      1245 I       I0 1 \corescorecore.core_0.serving.ram.wb_en 
      1245 I       I1 2 \corescorecore.core_0.serving.rf_ram_if.genblk1.wtrig0_r 
      1245 I       I2 3 \corescorecore.core_0.serving.cpu.decode.o_rf_rd_addr [4]
      1245 I       I3 4 _1167_[0]
      1245 O        O 1 \corescorecore.core_0.serving.ram.waddr [6]
      1246 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [6]
      1246 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [6]
      1246 I       I2 3 _1003_[0]
      1246 I       I3 4 \corescorecore.core_0.serving.ram.wb_en 
      1246 O        O 1 _1167_[0]
      1247 I       I0 1 \corescorecore.core_0.serving.rf_ram_if.genblk1.wtrig0_r 
      1247 I       I1 2 \corescorecore.core_0.serving.rf_ram_if.wdata0_r [0]
      1247 I       I2 3 _0993_[0]
      1247 I       I3 4 \corescorecore.core_0.serving.ram.wb_en 
      1247 O        O 1 \corescorecore.core_0.serving.ram.wdata [0]
      1248 I       I0 1 \corescorecore.core_0.serving.rf_ram_if.genblk1.wtrig0_r 
      1248 I       I1 2 \corescorecore.core_0.serving.rf_ram_if.wdata0_r [1]
      1248 I       I2 3 _0993_[1]
      1248 I       I3 4 \corescorecore.core_0.serving.ram.wb_en 
      1248 O        O 1 \corescorecore.core_0.serving.ram.wdata [1]
      1249 I       I0 1 \corescorecore.core_0.serving.rf_ram_if.genblk1.wtrig0_r 
      1249 I       I1 2 \corescorecore.core_0.serving.rf_ram_if.wdata0_r [2]
      1249 I       I2 3 _0993_[2]
      1249 I       I3 4 \corescorecore.core_0.serving.ram.wb_en 
      1249 O        O 1 \corescorecore.core_0.serving.ram.wdata [2]
      1250 I       I0 1 \corescorecore.core_0.serving.rf_ram_if.genblk1.wtrig0_r 
      1250 I       I1 2 \corescorecore.core_0.serving.rf_ram_if.wdata0_r [3]
      1250 I       I2 3 _0993_[3]
      1250 I       I3 4 \corescorecore.core_0.serving.ram.wb_en 
      1250 O        O 1 \corescorecore.core_0.serving.ram.wdata [3]
      1251 I       I0 1 \corescorecore.core_0.serving.rf_ram_if.genblk1.wtrig0_r 
      1251 I       I1 2 \corescorecore.core_0.serving.rf_ram_if.wdata0_r [4]
      1251 I       I2 3 _0993_[4]
      1251 I       I3 4 \corescorecore.core_0.serving.ram.wb_en 
      1251 O        O 1 \corescorecore.core_0.serving.ram.wdata [4]
      1252 I       I0 1 \corescorecore.core_0.serving.rf_ram_if.genblk1.wtrig0_r 
      1252 I       I1 2 \corescorecore.core_0.serving.rf_ram_if.wdata0_r [5]
      1252 I       I2 3 _0993_[5]
      1252 I       I3 4 \corescorecore.core_0.serving.ram.wb_en 
      1252 O        O 1 \corescorecore.core_0.serving.ram.wdata [5]
      1253 I       I0 1 \corescorecore.core_0.serving.rf_ram_if.genblk1.wtrig0_r 
      1253 I       I1 2 \corescorecore.core_0.serving.rf_ram_if.wdata0_r [6]
      1253 I       I2 3 _0993_[6]
      1253 I       I3 4 \corescorecore.core_0.serving.ram.wb_en 
      1253 O        O 1 \corescorecore.core_0.serving.ram.wdata [6]
      1254 I       I0 1 _1158_[0]
      1254 I       I1 2 _1158_[1]
      1254 I       I2 3 _1011_[0]
      1254 I       I3 4 _1158_[3]
      1254 O        O 1 \corescorecore.core_0.serving.cpu.o_wdata0 
      1255 I       I0 1 _1157_[0]
      1255 I       I1 2 \corescorecore.core_0.serving.cpu.alu.i_rs1 
      1255 I       I2 3 \corescorecore.core_0.serving.cpu.alu.add_cy_r 
      1255 I       I3 4 _1157_[3]
      1255 O        O 1 _1158_[0]
      1256 I       I0 1 _1156_[0]
      1256 I       I1 2 _1071_[2]
      1256 I       I2 3 \corescorecore.core_0.serving.cpu.alu.b_inv_plus_1_cy_r 
      1256 I       I3 4 _0878_
      1256 O        O 1 _1157_[0]
      1257 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_we 
      1257 I       I1 2 \corescorecore.core_0.serving.cpu.alu.i_sh_signed 
      1257 O        O 1 _1156_[0]
      1258 I       I0 1 \corescorecore.core_0.serving.cpu.decode.o_mem_word 
      1258 I       I1 2 \corescorecore.core_0.serving.cpu.alu.i_sh_right 
      1258 I       I2 3 \corescorecore.core_0.serving.cpu.decode.o_mem_half 
      1258 O        O 1 _1157_[3]
      1259 I       I0 1 _1015_[0]
      1259 I       I1 2 _1155_[1]
      1259 I       I2 3 _1155_[2]
      1259 I       I3 4 _1155_[3]
      1259 O        O 1 _1158_[3]
      1260 I       I0 1 _1153_[0]
      1260 I       I1 2 _1153_[1]
      1260 I       I2 3 _1149_[3]
      1260 I       I3 4 \corescorecore.core_0.serving.cpu.ctrl.en_pc_r 
      1260 O        O 1 _1155_[2]
      1261 I       I0 1 _1152_[0]
      1261 I       I1 2 \corescorecore.core_0.serving.cpu.ctrl.pc_plus_offset_cy_r 
      1261 O        O 1 _1153_[0]
      1262 I       I0 1 \corescorecore.core_0.serving.cpu.decode.m3 
      1262 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_we 
      1262 I       I2 3 _1151_[2]
      1262 I       I3 4 \corescorecore.core_0.serving.cpu.ctrl.pc 
      1262 O        O 1 _1152_[0]
      1263 I       I0 1 \corescorecore.core_0.serving.cpu.decode.opcode [2]
      1263 I       I1 2 \corescorecore.core_0.serving.cpu.decode.opcode [0]
      1263 I       I2 3 \corescorecore.core_0.serving.cpu.decode.opcode [1]
      1263 O        O 1 _1151_[2]
      1264 I       I0 1 _1017_[1]
      1264 I       I1 2 _1017_[0]
      1264 I       I2 3 _1150_[2]
      1264 I       I3 4 _1150_[3]
      1264 O        O 1 _1153_[1]
      1265 I       I0 1 _1149_[3]
      1265 I       I1 2 \corescorecore.core_0.serving.cpu.alu.i_buf 
      1265 O        O 1 _1150_[3]
      1266 I       I0 1 \corescorecore.core_0.serving.cpu.decode.m3 
      1266 I       I1 2 \corescorecore.core_0.serving.cpu.decode.opcode [0]
      1266 I       I2 3 \corescorecore.core_0.serving.cpu.decode.opcode [2]
      1266 O        O 1 _1149_[3]
      1267 I       I0 1 \corescorecore.core_0.serving.cpu.mem_bytecnt [0]
      1267 I       I1 2 \corescorecore.core_0.serving.cpu.state.o_cnt [2]
      1267 I       I2 3 \corescorecore.core_0.serving.cpu.mem_bytecnt [1]
      1267 I       I3 4 _1149_[3]
      1267 O        O 1 _1150_[2]
      1268 I       I0 1 _1154_[0]
      1268 I       I1 2 \corescorecore.core_0.serving.cpu.decode.m3 
      1268 I       I2 3 \corescorecore.core_0.serving.cpu.decode.opcode [0]
      1268 O        O 1 _1155_[3]
      1269 I       I0 1 _1143_[0]
      1269 I       I1 2 \corescorecore.core_0.serving.cpu.ctrl.pc 
      1269 I       I2 3 \corescorecore.core_0.serving.cpu.ctrl.pc_plus_4_cy_r 
      1269 O        O 1 _1154_[0]
      1270 I       I0 1 \corescorecore.core_0.serving.cpu.state.o_cnt [2]
      1270 I       I1 2 \corescorecore.core_0.serving.cpu.state.o_cnt_r [2]
      1270 I       I2 3 _1070_[2]
      1270 O        O 1 _1143_[0]
      1271 I       I0 1 \corescorecore.core_0.serving.cpu.alu.i_sh_right 
      1271 I       I1 2 \corescorecore.core_0.serving.cpu.mem_if.signbit 
      1271 I       I2 3 \corescorecore.core_0.serving.cpu.mem_if.dat_cur 
      1271 I       I3 4 \corescorecore.core_0.serving.cpu.mem_if.dat_valid 
      1271 O        O 1 _1155_[1]
      1272 I       I0 1 _1011_[1]
      1272 I       I1 2 _1147_[1]
      1272 I       I2 3 \corescorecore.core_0.serving.cpu.alu.i_sh_right 
      1272 I       I3 4 _1147_[3]
      1272 O        O 1 _1158_[1]
      1273 I       I0 1 \corescorecore.core_0.serving.cpu.alu.result_lt_r 
      1273 I       I1 2 _1071_[2]
      1273 I       I2 3 _1010_[1]
      1273 I       I3 4 _1145_[3]
      1273 O        O 1 _1147_[3]
      1274 I       I0 1 \corescorecore.core_0.serving.cpu.alu.shift.signbit 
      1274 I       I1 2 \corescorecore.core_0.serving.cpu.alu.i_buf 
      1274 I       I2 3 _1144_[2]
      1274 I       I3 4 _1011_[1]
      1274 O        O 1 _1145_[3]
      1275 I       I0 1 \corescorecore.core_0.serving.cpu.alu.i_sh_right 
      1275 I       I1 2 \corescorecore.core_0.serving.cpu.alu.shift.wrapped 
      1275 O        O 1 _1144_[2]
      1276 I       I0 1 _1146_[0]
      1276 I       I1 2 _1146_[1]
      1276 I       I2 3 \corescorecore.core_0.serving.cpu.decode.o_mem_word 
      1276 O        O 1 _1147_[1]
      1277 I       I0 1 \corescorecore.core_0.serving.rf_ram_if.genblk1.wtrig0_r 
      1277 I       I1 2 \corescorecore.core_0.serving.cpu.o_wdata0 
      1277 I       I2 3 _0993_[7]
      1277 I       I3 4 \corescorecore.core_0.serving.ram.wb_en 
      1277 O        O 1 \corescorecore.core_0.serving.ram.wdata [7]
      1278 I       I0 1 \corescorecore.core_0.serving.raddr [0]
      1278 I       I1 2 \corescorecore.core_0.serving.ram.bsel [0]
      1278 I       I2 3 \corescorecore.core_0.serving.ram.wb_en 
      1278 O        O 1 \corescorecore.core_0.serving.ram.raddr [0]
      1279 I       I0 1 \corescorecore.core_0.serving.raddr [1]
      1279 I       I1 2 \corescorecore.core_0.serving.ram.bsel [1]
      1279 I       I2 3 \corescorecore.core_0.serving.ram.wb_en 
      1279 O        O 1 \corescorecore.core_0.serving.ram.raddr [1]
      1280 I       I0 1 _1166_[3]
      1280 I       I1 2 _1317_[1]
      1280 O        O 1 \corescorecore.core_0.serving.ram.raddr [2]
      1281 I       I0 1 \corescorecore.core_0.serving.cpu.csr_imm 
      1281 I       I1 2 \corescorecore.core_0.serving.cpu.decode.o_rf_rs2_addr [0]
      1281 I       I2 3 \corescorecore.core_0.serving.ram.wb_en 
      1281 I       I3 4 \corescorecore.core_0.serving.rf_ram_if.rtrig0 
      1281 O        O 1 _1317_[1]
      1282 I       I0 1 _1248_[3]
      1282 I       I1 2 _1249_[1]
      1282 O        O 1 \corescorecore.core_0.serving.ram.raddr [3]
      1283 I       I0 1 \corescorecore.core_0.serving.cpu.decode.o_rf_rs1_addr [1]
      1283 I       I1 2 \corescorecore.core_0.serving.cpu.decode.o_rf_rs2_addr [1]
      1283 I       I2 3 \corescorecore.core_0.serving.ram.wb_en 
      1283 I       I3 4 \corescorecore.core_0.serving.rf_ram_if.rtrig0 
      1283 O        O 1 _1249_[1]
      1284 I       I0 1 _1165_[0]
      1284 I       I1 2 _1165_[1]
      1284 O        O 1 \corescorecore.core_0.serving.ram.raddr [4]
      1285 I       I0 1 \corescorecore.core_0.serving.cpu.decode.o_rf_rs1_addr [2]
      1285 I       I1 2 \corescorecore.core_0.serving.cpu.decode.o_rf_rs2_addr [2]
      1285 I       I2 3 \corescorecore.core_0.serving.ram.wb_en 
      1285 I       I3 4 \corescorecore.core_0.serving.rf_ram_if.rtrig0 
      1285 O        O 1 _1165_[1]
      1286 I       I0 1 _1164_[3]
      1286 I       I1 2 _1318_[1]
      1286 O        O 1 \corescorecore.core_0.serving.ram.raddr [5]
      1287 I       I0 1 \corescorecore.core_0.serving.cpu.decode.o_rf_rs1_addr [3]
      1287 I       I1 2 \corescorecore.core_0.serving.cpu.decode.o_rf_rs2_addr [3]
      1287 I       I2 3 \corescorecore.core_0.serving.ram.wb_en 
      1287 I       I3 4 \corescorecore.core_0.serving.rf_ram_if.rtrig0 
      1287 O        O 1 _1318_[1]
      1288 I       I0 1 _1167_[0]
      1288 I       I1 2 _1167_[1]
      1288 O        O 1 \corescorecore.core_0.serving.ram.raddr [6]
      1289 I       I0 1 \corescorecore.core_0.serving.cpu.decode.o_rf_rs1_addr [4]
      1289 I       I1 2 \corescorecore.core_0.serving.cpu.decode.o_rf_rs2_addr [4]
      1289 I       I2 3 \corescorecore.core_0.serving.ram.wb_en 
      1289 I       I3 4 \corescorecore.core_0.serving.rf_ram_if.rtrig0 
      1289 O        O 1 _1167_[1]
      1290 I       I0 1 _1160_[0]
      1290 I       I1 2 \clkgen.o_rst_core 
      1290 O        O 1 _0337_
      1291 I       I0 1 _1062_[1]
      1291 I       I1 2 \corescorecore.axis_mux.arb_inst.grant [0]
      1291 I       I2 3 _1063_[3]
      1291 I       I3 4 _1159_[3]
      1291 O        O 1 _1160_[0]
      1292 I       I0 1 \corescorecore.core_1.serving.cpu.ctrl.pc 
      1292 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [1]
      1292 I       I2 3 \clkgen.o_rst_core 
      1292 I       I3 4 _1006_[0]
      1292 O        O 1 _0209_
      1293 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [1]
      1293 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [2]
      1293 I       I2 3 \clkgen.o_rst_core 
      1293 I       I3 4 _1006_[0]
      1293 O        O 1 _0210_
      1294 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [2]
      1294 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [3]
      1294 I       I2 3 \clkgen.o_rst_core 
      1294 I       I3 4 _1006_[0]
      1294 O        O 1 _0211_
      1295 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [4]
      1295 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [5]
      1295 I       I2 3 \clkgen.o_rst_core 
      1295 I       I3 4 _1006_[0]
      1295 O        O 1 _0213_
      1296 I       I0 1 \corescorecore.axis_mux.m_axis_tready 
      1296 I       I1 2 \corescorecore.axis_mux.m_axis_tvalid 
      1296 I       I2 3 _1247_[2]
      1296 I       I3 4 \clkgen.o_rst_core 
      1296 O        O 1 _0335_
      1297 I       I0 1 \corescorecore.axis_mux.temp_m_axis_tvalid_reg 
      1297 I       I1 2 _1162_[0]
      1297 I       I2 3 \corescorecore.axis_mux.m_axis_tready_int_reg 
      1297 I       I3 4 \corescorecore.axis_mux.m_axis_tready 
      1297 O        O 1 _1247_[2]
      1298 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [5]
      1298 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [6]
      1298 I       I2 3 \clkgen.o_rst_core 
      1298 I       I3 4 _1006_[0]
      1298 O        O 1 _0214_
      1299 I       I0 1 _1163_[0]
      1299 I       I1 2 \clkgen.o_rst_core 
      1299 O        O 1 _0334_
      1300 I       I0 1 _1162_[0]
      1300 I       I1 2 \corescorecore.axis_mux.m_axis_tvalid 
      1300 I       I2 3 \corescorecore.axis_mux.temp_m_axis_tvalid_reg 
      1300 I       I3 4 \corescorecore.axis_mux.m_axis_tready 
      1300 O        O 1 _1163_[0]
      1301 I       I0 1 \corescorecore.core_0.serving.rf_ram_if.o_waddr [1]
      1301 I       I1 2 _0902_[4]
      1301 I       I2 3 \clkgen.o_rst_core 
      1301 I       I3 4 \corescorecore.core_0.serving.rf_ram_if.wgo 
      1301 O        O 1 _0325_
      1302 I       I0 1 \corescorecore.core_0.serving.rf_ram_if.o_waddr [0]
      1302 I       I1 2 _0902_[3]
      1302 I       I2 3 \clkgen.o_rst_core 
      1302 I       I3 4 \corescorecore.core_0.serving.rf_ram_if.wgo 
      1302 O        O 1 _0324_
      1303 I       I0 1 \corescorecore.core_0.serving.cpu.decode.i_wb_en 
      1303 I       I1 2 _0899_[1]
      1303 O        O 1 _0317_
      1304 I       I0 1 \corescorecore.core_0.serving.cpu.decode.i_wb_en 
      1304 I       I1 2 _0899_[4]
      1304 O        O 1 _0320_
      1305 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [31]
      1305 I       I1 2 \corescorecore.core_0.serving.rf_ram_if.rtrig1 
      1305 O        O 1 _0313_
      1306 I       I0 1 \corescorecore.core_0.serving.cpu.alu.i_init 
      1306 I       I1 2 _0881_[5]
      1306 O        O 1 _0312_
      1307 I       I0 1 \corescorecore.core_0.serving.cpu.alu.i_init 
      1307 I       I1 2 _0881_[4]
      1307 O        O 1 _0311_
      1308 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [6]
      1308 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [7]
      1308 I       I2 3 \clkgen.o_rst_core 
      1308 I       I3 4 _1006_[0]
      1308 O        O 1 _0215_
      1309 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [31]
      1309 I       I1 2 _1189_[1]
      1309 I       I2 3 \clkgen.o_rst_core 
      1309 I       I3 4 _1002_[0]
      1309 O        O 1 _0306_
      1310 I       I0 1 _1154_[0]
      1310 I       I1 2 _1188_[1]
      1310 I       I2 3 \corescorecore.core_0.serving.cpu.ctrl.i_jump 
      1310 O        O 1 _1189_[1]
      1311 I       I0 1 _1153_[0]
      1311 I       I1 2 _1153_[1]
      1311 I       I2 3 \corescorecore.core_0.serving.cpu.ctrl.en_pc_r 
      1311 O        O 1 _1188_[1]
      1312 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [7]
      1312 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [8]
      1312 I       I2 3 \clkgen.o_rst_core 
      1312 I       I3 4 _1006_[0]
      1312 O        O 1 _0216_
      1313 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [8]
      1313 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [9]
      1313 I       I2 3 \clkgen.o_rst_core 
      1313 I       I3 4 _1006_[0]
      1313 O        O 1 _0217_
      1314 I       I0 1 _1062_[1]
      1314 I       I1 2 \corescorecore.axis_mux.arb_inst.grant_encoded [0]
      1314 I       I2 3 _1186_[2]
      1314 I       I3 4 \clkgen.o_rst_core 
      1314 O        O 1 _0343_
      1315 I       I0 1 \corescorecore.axis_mux.arb_inst.masked_request_valid 
      1315 I       I1 2 \corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_encoded [0]
      1315 I       I2 3 _1117_[0]
      1315 I       I3 4 _1063_[3]
      1315 O        O 1 _1186_[2]
      1316 I       I0 1 \corescorecore.axis_mux.arb_inst.masked_request_index [1]
      1316 I       I1 2 _1117_[0]
      1316 O        O 1 _0862_
      1317 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [23]
      1317 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [24]
      1317 I       I2 3 \clkgen.o_rst_core 
      1317 I       I3 4 _1002_[0]
      1317 O        O 1 _0298_
      1318 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [14]
      1318 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [15]
      1318 I       I2 3 \clkgen.o_rst_core 
      1318 I       I3 4 _1002_[0]
      1318 O        O 1 _0289_
      1319 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [6]
      1319 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [7]
      1319 I       I2 3 \clkgen.o_rst_core 
      1319 I       I3 4 _1002_[0]
      1319 O        O 1 _0281_
      1320 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [2]
      1320 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [3]
      1320 I       I2 3 \clkgen.o_rst_core 
      1320 I       I3 4 _1002_[0]
      1320 O        O 1 _0277_
      1321 I       I0 1 \corescorecore.core_0.serving.cpu.state.o_cnt_r [1]
      1321 I       I1 2 \corescorecore.core_0.serving.cpu.state.o_cnt_r [0]
      1321 I       I2 3 \clkgen.o_rst_core 
      1321 I       I3 4 \corescorecore.core_0.serving.cpu.alu.i_en 
      1321 O        O 1 _0270_
      1322 I       I0 1 \corescorecore.core_0.serving.cpu.state.o_cnt_r [0]
      1322 I       I1 2 \corescorecore.core_0.serving.cpu.state.o_cnt_r [3]
      1322 I       I2 3 \clkgen.o_rst_core 
      1322 I       I3 4 \corescorecore.core_0.serving.cpu.alu.i_en 
      1322 O        O 1 _0269_
      1323 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [10]
      1323 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [11]
      1323 I       I2 3 \clkgen.o_rst_core 
      1323 I       I3 4 _1006_[0]
      1323 O        O 1 _0219_
      1324 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [11]
      1324 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [12]
      1324 I       I2 3 \clkgen.o_rst_core 
      1324 I       I3 4 _1006_[0]
      1324 O        O 1 _0220_
      1325 I       I0 1 \corescorecore.core_1.serving.rf_ram_if.wcnt [2]
      1325 I       I1 2 _0923_[2]
      1325 I       I2 3 \clkgen.o_rst_core 
      1325 I       I3 4 \corescorecore.core_1.serving.rf_ram_if.wgo 
      1325 O        O 1 _0258_
      1326 I       I0 1 \corescorecore.core_1.serving.rf_ram_if.wcnt [1]
      1326 I       I1 2 _0923_[1]
      1326 I       I2 3 \clkgen.o_rst_core 
      1326 I       I3 4 \corescorecore.core_1.serving.rf_ram_if.wgo 
      1326 O        O 1 _0257_
      1327 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [12]
      1327 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [13]
      1327 I       I2 3 \clkgen.o_rst_core 
      1327 I       I3 4 _1006_[0]
      1327 O        O 1 _0221_
      1328 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [13]
      1328 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [14]
      1328 I       I2 3 \clkgen.o_rst_core 
      1328 I       I3 4 _1006_[0]
      1328 O        O 1 _0222_
      1329 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [14]
      1329 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [15]
      1329 I       I2 3 \clkgen.o_rst_core 
      1329 I       I3 4 _1006_[0]
      1329 O        O 1 _0223_
      1330 I       I0 1 \corescorecore.core_1.serving.cpu.decode.i_wb_en 
      1330 I       I1 2 _0920_[4]
      1330 O        O 1 _0255_
      1331 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [15]
      1331 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [16]
      1331 I       I2 3 \clkgen.o_rst_core 
      1331 I       I3 4 _1006_[0]
      1331 O        O 1 _0224_
      1332 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [31]
      1332 I       I1 2 _1175_[1]
      1332 I       I2 3 \clkgen.o_rst_core 
      1332 I       I3 4 _1006_[0]
      1332 O        O 1 _0240_
      1333 I       I0 1 _1132_[0]
      1333 I       I1 2 _1172_[1]
      1333 I       I2 3 \corescorecore.core_1.serving.cpu.ctrl.i_jump 
      1333 O        O 1 _1175_[1]
      1334 I       I0 1 _1134_[0]
      1334 I       I1 2 _1051_[0]
      1334 I       I2 3 \corescorecore.core_1.serving.cpu.ctrl.en_pc_r 
      1334 O        O 1 _1172_[1]
      1335 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [17]
      1335 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [18]
      1335 I       I2 3 \clkgen.o_rst_core 
      1335 I       I3 4 _1006_[0]
      1335 O        O 1 _0226_
      1336 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [9]
      1336 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [10]
      1336 I       I2 3 \clkgen.o_rst_core 
      1336 I       I3 4 _1006_[0]
      1336 O        O 1 _0218_
      1337 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_ack 
      1337 I       I1 2 \corescorecore.core_1.serving.cpu.ctrl.en_pc_r 
      1337 I       I2 3 _1006_[0]
      1337 I       I3 4 \clkgen.o_rst_core 
      1337 O        O 1 _0208_
      1338 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [3]
      1338 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [4]
      1338 I       I2 3 \clkgen.o_rst_core 
      1338 I       I3 4 _1006_[0]
      1338 O        O 1 _0212_
      1339 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [4]
      1339 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [5]
      1339 I       I2 3 \clkgen.o_rst_core 
      1339 I       I3 4 _1081_[0]
      1339 O        O 1 _0365_
      1340 I       I0 1 \corescorecore.core_1.serving.cpu.state.stage_two_pending 
      1340 I       I1 2 \corescorecore.core_1.serving.cpu.alu.i_init 
      1340 I       I2 3 \clkgen.o_rst_core 
      1340 I       I3 4 \corescorecore.core_1.serving.cpu.alu.i_en 
      1340 O        O 1 _0207_
      1341 I       I0 1 \corescorecore.core_1.serving.cpu.alu.i_cnt_done 
      1341 I       I1 2 \corescorecore.core_1.serving.cpu.ctrl.i_jump 
      1341 I       I2 3 _1183_[2]
      1341 I       I3 4 \clkgen.o_rst_core 
      1341 O        O 1 _0202_
      1342 I       I0 1 \corescorecore.core_1.serving.cpu.decode.opcode [0]
      1342 I       I1 2 _1181_[1]
      1342 I       I2 3 \corescorecore.core_1.serving.cpu.decode.o_mem_half 
      1342 I       I3 4 _1181_[3]
      1342 O        O 1 _1183_[2]
      1343 I       I0 1 _1180_[0]
      1343 I       I1 2 \corescorecore.core_1.serving.cpu.alu.result_lt 
      1343 I       I2 3 \corescorecore.core_1.serving.cpu.decode.o_mem_word 
      1343 I       I3 4 \corescorecore.core_1.serving.cpu.alu.i_sh_right 
      1343 O        O 1 _1181_[1]
      1344 I       I0 1 _0905_
      1344 I       I1 2 \corescorecore.core_1.serving.cpu.alu.i_rs1 
      1344 I       I2 3 \corescorecore.core_1.serving.cpu.alu.eq_r 
      1344 O        O 1 _1180_[0]
      1345 I       I0 1 \corescorecore.core_1.serving.cpu.decode.opcode [2]
      1345 I       I1 2 \corescorecore.core_1.serving.cpu.decode.m3 
      1345 I       I2 3 _1178_[2]
      1345 O        O 1 _1181_[3]
      1346 I       I0 1 \corescorecore.core_1.serving.cpu.alu.i_cnt_done 
      1346 I       I1 2 \corescorecore.core_1.serving.cpu.alu.i_init 
      1346 O        O 1 _1178_[2]
      1347 I       I0 1 \corescorecore.core_1.serving.cpu.alu.i_init 
      1347 I       I1 2 _1174_[1]
      1347 I       I2 3 \corescorecore.core_1.serving.cpu.alu.i_cnt_done 
      1347 I       I3 4 _1174_[3]
      1347 O        O 1 _0200_
      1348 I       I0 1 \corescorecore.core_1.serving.cpu.state.stage_two_pending 
      1348 I       I1 2 \corescorecore.core_1.serving.cpu.i_rf_ready 
      1348 O        O 1 _1174_[3]
      1349 I       I0 1 _1169_[2]
      1349 I       I1 2 _1135_[0]
      1349 I       I2 3 _1170_[0]
      1349 O        O 1 _1174_[1]
      1350 I       I0 1 \emitter.cnt [9]
      1350 I       I1 2 \emitter.data [1]
      1350 O        O 1 _0195_
      1351 I       I0 1 \corescorecore.axis_mux.m_axis_tready 
      1351 I       I1 2 \corescorecore.axis_mux.m_axis_tvalid 
      1351 I       I2 3 \emitter.data [9]
      1351 I       I3 4 \emitter.cnt [9]
      1351 O        O 1 _0332_
      1352 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [16]
      1352 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [17]
      1352 I       I2 3 \clkgen.o_rst_core 
      1352 I       I3 4 _1006_[0]
      1352 O        O 1 _0225_
      1353 I       I0 1 \corescorecore.core_2.serving.rf_ram_if.o_waddr [1]
      1353 I       I1 2 _0946_[4]
      1353 I       I2 3 \clkgen.o_rst_core 
      1353 I       I3 4 \corescorecore.core_2.serving.rf_ram_if.wgo 
      1353 O        O 1 _0193_
      1354 I       I0 1 \clkgen.o_rst_core 
      1354 I       I1 2 _1057_[1]
      1354 I       I2 3 _1045_[1]
      1354 I       I3 4 _1025_[2]
      1354 O        O 1 _0180_
      1355 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [26]
      1355 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [27]
      1355 I       I2 3 \clkgen.o_rst_core 
      1355 I       I3 4 _1095_[0]
      1355 O        O 1 _0168_
      1356 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [20]
      1356 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [21]
      1356 I       I2 3 \clkgen.o_rst_core 
      1356 I       I3 4 _1095_[0]
      1356 O        O 1 _0162_
      1357 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [19]
      1357 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [20]
      1357 I       I2 3 \clkgen.o_rst_core 
      1357 I       I3 4 _1095_[0]
      1357 O        O 1 _0161_
      1358 I       I0 1 \corescorecore.core_0.serving.rf_ram_if.rdata1 [1]
      1358 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [25]
      1358 I       I2 3 \corescorecore.core_0.serving.rf_ram_if.rtrig1 
      1358 O        O 1 _0391_
      1359 I       I0 1 \corescorecore.core_0.serving.rf_ram_if.rdata1 [2]
      1359 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [26]
      1359 I       I2 3 \corescorecore.core_0.serving.rf_ram_if.rtrig1 
      1359 O        O 1 _0392_
      1360 I       I0 1 \corescorecore.core_0.serving.rf_ram_if.rdata1 [3]
      1360 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [27]
      1360 I       I2 3 \corescorecore.core_0.serving.rf_ram_if.rtrig1 
      1360 O        O 1 _0393_
      1361 I       I0 1 \corescorecore.core_0.serving.rf_ram_if.rdata1 [4]
      1361 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [28]
      1361 I       I2 3 \corescorecore.core_0.serving.rf_ram_if.rtrig1 
      1361 O        O 1 _0394_
      1362 I       I0 1 \corescorecore.core_0.serving.rf_ram_if.rdata1 [5]
      1362 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [29]
      1362 I       I2 3 \corescorecore.core_0.serving.rf_ram_if.rtrig1 
      1362 O        O 1 _0395_
      1363 I       I0 1 \corescorecore.core_0.serving.rf_ram_if.rdata1 [6]
      1363 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [30]
      1363 I       I2 3 \corescorecore.core_0.serving.rf_ram_if.rtrig1 
      1363 O        O 1 _0396_
      1364 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [14]
      1364 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [15]
      1364 I       I2 3 \clkgen.o_rst_core 
      1364 I       I3 4 _1095_[0]
      1364 O        O 1 _0156_
      1365 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [9]
      1365 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [10]
      1365 I       I2 3 \clkgen.o_rst_core 
      1365 I       I3 4 _1095_[0]
      1365 O        O 1 _0151_
      1366 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [4]
      1366 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [5]
      1366 I       I2 3 \clkgen.o_rst_core 
      1366 I       I3 4 _1095_[0]
      1366 O        O 1 _0146_
      1367 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [3]
      1367 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [4]
      1367 I       I2 3 \clkgen.o_rst_core 
      1367 I       I3 4 _1095_[0]
      1367 O        O 1 _0145_
      1368 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [19]
      1368 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [20]
      1368 I       I2 3 \clkgen.o_rst_core 
      1368 I       I3 4 _1006_[0]
      1368 O        O 1 _0228_
      1369 I       I0 1 \corescorecore.core_2.serving.cpu.state.o_cnt_r [3]
      1369 I       I1 2 \corescorecore.core_2.serving.cpu.state.o_cnt_r [0]
      1369 I       I2 3 \clkgen.o_rst_core 
      1369 I       I3 4 \corescorecore.core_2.serving.cpu.alu.i_en 
      1369 O        O 1 _0136_
      1370 I       I0 1 \corescorecore.core_2.serving.cpu.alu.i_cnt_done 
      1370 I       I1 2 \corescorecore.core_2.serving.cpu.ctrl.i_jump 
      1370 I       I2 3 _1320_[2]
      1370 I       I3 4 \clkgen.o_rst_core 
      1370 O        O 1 _0135_
      1371 I       I0 1 \corescorecore.core_2.serving.cpu.decode.opcode [0]
      1371 I       I1 2 _1187_[1]
      1371 I       I2 3 \corescorecore.core_2.serving.cpu.decode.o_mem_half 
      1371 I       I3 4 _1187_[3]
      1371 O        O 1 _1320_[2]
      1372 I       I0 1 _1185_[0]
      1372 I       I1 2 \corescorecore.core_2.serving.cpu.alu.result_lt 
      1372 I       I2 3 \corescorecore.core_2.serving.cpu.decode.o_mem_word 
      1372 I       I3 4 \corescorecore.core_2.serving.cpu.alu.i_sh_right 
      1372 O        O 1 _1187_[1]
      1373 I       I0 1 _0924_
      1373 I       I1 2 \corescorecore.core_2.serving.cpu.alu.i_rs1 
      1373 I       I2 3 \corescorecore.core_2.serving.cpu.alu.eq_r 
      1373 O        O 1 _1185_[0]
      1374 I       I0 1 \corescorecore.core_2.serving.cpu.decode.opcode [2]
      1374 I       I1 2 \corescorecore.core_2.serving.cpu.decode.m3 
      1374 I       I2 3 _1173_[2]
      1374 O        O 1 _1187_[3]
      1375 I       I0 1 \corescorecore.core_2.serving.cpu.alu.i_init 
      1375 I       I1 2 \corescorecore.core_2.serving.cpu.alu.i_cnt_done 
      1375 O        O 1 _1173_[2]
      1376 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [18]
      1376 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [19]
      1376 I       I2 3 \clkgen.o_rst_core 
      1376 I       I3 4 _1006_[0]
      1376 O        O 1 _0227_
      1377 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [20]
      1377 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [21]
      1377 I       I2 3 \clkgen.o_rst_core 
      1377 I       I3 4 _1006_[0]
      1377 O        O 1 _0229_
      1378 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [22]
      1378 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [23]
      1378 I       I2 3 \clkgen.o_rst_core 
      1378 I       I3 4 _1006_[0]
      1378 O        O 1 _0231_
      1379 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [23]
      1379 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [24]
      1379 I       I2 3 \clkgen.o_rst_core 
      1379 I       I3 4 _1006_[0]
      1379 O        O 1 _0232_
      1380 I       I0 1 \corescorecore.core_2.serving.cpu.alu.i_en 
      1380 I       I1 2 \corescorecore.core_2.serving.cpu.i_rf_ready 
      1380 I       I2 3 \corescorecore.core_2.serving.cpu.alu.i_cnt_done 
      1380 O        O 1 _0134_
      1381 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [21]
      1381 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [22]
      1381 I       I2 3 \clkgen.o_rst_core 
      1381 I       I3 4 _1006_[0]
      1381 O        O 1 _0230_
      1382 I       I0 1 \corescorecore.axis_mux.m_axis_tready 
      1382 I       I1 2 \emitter.cnt [9]
      1382 I       I2 3 _0874_[9]
      1382 O        O 1 _0128_
      1383 I       I0 1 \corescorecore.core_3.serving.rf_ram_if.wgo 
      1383 I       I1 2 \corescorecore.core_3.serving.rf_ram_if.wreq_r 
      1383 I       I2 3 _1182_[2]
      1383 I       I3 4 \corescorecore.core_3.serving.rf_ram_if.o_waddr [1]
      1383 O        O 1 _0118_
      1384 I       I0 1 \corescorecore.core_3.serving.rf_ram_if.wcnt [0]
      1384 I       I1 2 \corescorecore.core_3.serving.rf_ram_if.wcnt [2]
      1384 I       I2 3 \corescorecore.core_3.serving.rf_ram_if.o_waddr [0]
      1384 I       I3 4 \corescorecore.core_3.serving.rf_ram_if.wcnt [1]
      1384 O        O 1 _1182_[2]
      1385 I       I0 1 \corescorecore.axis_mux.m_axis_tready 
      1385 I       I1 2 \emitter.cnt [9]
      1385 I       I2 3 _0874_[2]
      1385 O        O 1 _0121_
      1386 I       I0 1 \corescorecore.core_3.serving.rf_ram_if.o_waddr [0]
      1386 I       I1 2 _0956_[3]
      1386 I       I2 3 \clkgen.o_rst_core 
      1386 I       I3 4 \corescorecore.core_3.serving.rf_ram_if.wgo 
      1386 O        O 1 _0116_
      1387 I       I0 1 \corescorecore.core_3.serving.rf_ram_if.wcnt [1]
      1387 I       I1 2 _0956_[1]
      1387 I       I2 3 \clkgen.o_rst_core 
      1387 I       I3 4 \corescorecore.core_3.serving.rf_ram_if.wgo 
      1387 O        O 1 _0114_
      1388 I       I0 1 \corescorecore.core_0.serving.rf_ram_if.rdata0 [1]
      1388 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [24]
      1388 I       I2 3 \corescorecore.core_0.serving.rf_ram_if.rtrig0 
      1388 O        O 1 _0384_
      1389 I       I0 1 \corescorecore.core_0.serving.rf_ram_if.rdata0 [2]
      1389 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [25]
      1389 I       I2 3 \corescorecore.core_0.serving.rf_ram_if.rtrig0 
      1389 O        O 1 _0385_
      1390 I       I0 1 \corescorecore.core_0.serving.rf_ram_if.rdata0 [3]
      1390 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [26]
      1390 I       I2 3 \corescorecore.core_0.serving.rf_ram_if.rtrig0 
      1390 O        O 1 _0386_
      1391 I       I0 1 \corescorecore.core_0.serving.rf_ram_if.rdata0 [4]
      1391 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [27]
      1391 I       I2 3 \corescorecore.core_0.serving.rf_ram_if.rtrig0 
      1391 O        O 1 _0387_
      1392 I       I0 1 \corescorecore.core_0.serving.rf_ram_if.rdata0 [5]
      1392 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [28]
      1392 I       I2 3 \corescorecore.core_0.serving.rf_ram_if.rtrig0 
      1392 O        O 1 _0388_
      1393 I       I0 1 \corescorecore.core_0.serving.rf_ram_if.rdata0 [6]
      1393 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [29]
      1393 I       I2 3 \corescorecore.core_0.serving.rf_ram_if.rtrig0 
      1393 O        O 1 _0389_
      1394 I       I0 1 \corescorecore.core_0.serving.rf_ram_if.rdata0 [7]
      1394 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [30]
      1394 I       I2 3 \corescorecore.core_0.serving.rf_ram_if.rtrig0 
      1394 O        O 1 _0390_
      1395 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [16]
      1395 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [17]
      1395 I       I2 3 \clkgen.o_rst_core 
      1395 I       I3 4 _1089_[0]
      1395 O        O 1 _0082_
      1396 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [15]
      1396 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [16]
      1396 I       I2 3 \clkgen.o_rst_core 
      1396 I       I3 4 _1089_[0]
      1396 O        O 1 _0081_
      1397 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [24]
      1397 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [25]
      1397 I       I2 3 \clkgen.o_rst_core 
      1397 I       I3 4 _1006_[0]
      1397 O        O 1 _0233_
      1398 I       I0 1 \corescorecore.axis_mux.m_axis_tvalid 
      1398 I       I1 2 \corescorecore.axis_mux.m_axis_tready_int_reg 
      1398 I       I2 3 \corescorecore.axis_mux.m_axis_tready 
      1398 O        O 1 _0012_
      1399 I       I0 1 \corescorecore.core_0.serving.cpu.mem_if.tmp [2]
      1399 I       I1 2 \corescorecore.core_0.serving.cpu.alu.i_en 
      1399 I       I2 3 _1005_[2]
      1399 O        O 1 _0010_
      1400 I       I0 1 \corescorecore.core_0.serving.cpu.decode.i_wb_en 
      1400 I       I1 2 \corescorecore.core_0.serving.cpu.alu.i_en 
      1400 O        O 1 _0011_
      1401 I       I0 1 \corescorecore.core_1.serving.cpu.mem_if.tmp [2]
      1401 I       I1 2 \corescorecore.core_1.serving.cpu.alu.i_en 
      1401 I       I2 3 _1009_[2]
      1401 O        O 1 _0008_
      1402 I       I0 1 \corescorecore.core_1.serving.cpu.decode.i_wb_en 
      1402 I       I1 2 \corescorecore.core_1.serving.cpu.alu.i_en 
      1402 O        O 1 _0009_
      1403 I       I0 1 \corescorecore.core_2.serving.cpu.decode.i_wb_en 
      1403 I       I1 2 \corescorecore.core_2.serving.cpu.alu.i_en 
      1403 O        O 1 _0007_
      1404 I       I0 1 \corescorecore.core_2.serving.cpu.mem_if.tmp [2]
      1404 I       I1 2 \corescorecore.core_2.serving.cpu.alu.i_en 
      1404 I       I2 3 _1104_[1]
      1404 O        O 1 _0006_
      1405 I       I0 1 \corescorecore.core_4.serving.cpu.decode.i_wb_en 
      1405 I       I1 2 \corescorecore.core_4.serving.cpu.alu.i_en 
      1405 O        O 1 _0003_
      1406 I       I0 1 \corescorecore.core_4.serving.cpu.mem_if.tmp [2]
      1406 I       I1 2 \corescorecore.core_4.serving.cpu.alu.i_en 
      1406 I       I2 3 _1255_[1]
      1406 O        O 1 _0002_
      1407 I       I0 1 \corescorecore.core_3.serving.cpu.mem_if.tmp [2]
      1407 I       I1 2 \corescorecore.core_3.serving.cpu.alu.i_en 
      1407 I       I2 3 _1092_[1]
      1407 O        O 1 _0004_
      1408 I       I0 1 \corescorecore.core_3.serving.cpu.decode.i_wb_en 
      1408 I       I1 2 \corescorecore.core_3.serving.cpu.alu.i_en 
      1408 O        O 1 _0005_
      1409 I       I0 1 \corescorecore.core_4.serving.ram.bsel [1]
      1409 I       I1 2 \corescorecore.core_4.serving.ram.bsel [0]
      1409 O        O 1 _0374_
      1410 I       I0 1 \corescorecore.core_4.serving.ram.bsel [0]
      1410 I       I1 2 \corescorecore.core_4.serving.ram.bsel [1]
      1410 O        O 1 _0375_
      1411 I       I0 1 \corescorecore.core_4.serving.ram.bsel [0]
      1411 I       I1 2 \corescorecore.core_4.serving.ram.bsel [1]
      1411 O        O 1 _1202_[0]
      1412 I       I0 1 \corescorecore.core_3.serving.ram.bsel [1]
      1412 I       I1 2 \corescorecore.core_3.serving.ram.bsel [0]
      1412 O        O 1 _0376_
      1413 I       I0 1 \corescorecore.core_3.serving.ram.bsel [0]
      1413 I       I1 2 \corescorecore.core_3.serving.ram.bsel [1]
      1413 O        O 1 _0377_
      1414 I       I0 1 \corescorecore.core_3.serving.ram.bsel [0]
      1414 I       I1 2 \corescorecore.core_3.serving.ram.bsel [1]
      1414 O        O 1 _1194_[0]
      1415 I       I0 1 \corescorecore.core_2.serving.ram.bsel [1]
      1415 I       I1 2 \corescorecore.core_2.serving.ram.bsel [0]
      1415 O        O 1 _0378_
      1416 I       I0 1 \corescorecore.core_2.serving.ram.bsel [0]
      1416 I       I1 2 \corescorecore.core_2.serving.ram.bsel [1]
      1416 O        O 1 _0379_
      1417 I       I0 1 \corescorecore.core_2.serving.ram.bsel [0]
      1417 I       I1 2 \corescorecore.core_2.serving.ram.bsel [1]
      1417 O        O 1 _1213_[0]
      1418 I       I0 1 \corescorecore.axis_mux.m_axis_tready 
      1418 I       I1 2 \corescorecore.axis_mux.m_axis_tvalid 
      1418 I       I2 3 \emitter.cnt [9]
      1418 O        O 1 _0001_
      1419 I       I0 1 \corescorecore.core_1.serving.ram.bsel [1]
      1419 I       I1 2 \corescorecore.core_1.serving.ram.bsel [0]
      1419 O        O 1 _0380_
      1420 I       I0 1 \corescorecore.core_1.serving.ram.bsel [0]
      1420 I       I1 2 \corescorecore.core_1.serving.ram.bsel [1]
      1420 O        O 1 _0381_
      1421 I       I0 1 \corescorecore.core_1.serving.ram.bsel [0]
      1421 I       I1 2 \corescorecore.core_1.serving.ram.bsel [1]
      1421 O        O 1 _1246_[0]
      1422 I       I0 1 \corescorecore.core_0.serving.ram.bsel [1]
      1422 I       I1 2 \corescorecore.core_0.serving.ram.bsel [0]
      1422 O        O 1 _0382_
      1423 I       I0 1 \corescorecore.core_0.serving.ram.bsel [0]
      1423 I       I1 2 \corescorecore.core_0.serving.ram.bsel [1]
      1423 O        O 1 _0383_
      1424 I       I0 1 \corescorecore.core_0.serving.ram.bsel [0]
      1424 I       I1 2 \corescorecore.core_0.serving.ram.bsel [1]
      1424 O        O 1 _1219_[0]
      1425 I       I0 1 \corescorecore.core_4.serving.cpu.state.i_ctrl_misalign 
      1425 I       I1 2 \corescorecore.core_4.serving.cpu.bufreg.o_lsb [0]
      1425 O        O 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_sel [0]
      1426 I       I0 1 \corescorecore.core_3.serving.cpu.state.i_ctrl_misalign 
      1426 I       I1 2 \corescorecore.core_3.serving.cpu.bufreg.o_lsb [0]
      1426 O        O 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_sel [0]
      1427 I       I0 1 \corescorecore.core_2.serving.cpu.state.i_ctrl_misalign 
      1427 I       I1 2 \corescorecore.core_2.serving.cpu.bufreg.o_lsb [0]
      1427 O        O 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_sel [0]
      1428 I       I0 1 \corescorecore.core_1.serving.cpu.state.i_ctrl_misalign 
      1428 I       I1 2 \corescorecore.core_1.serving.cpu.bufreg.o_lsb [0]
      1428 O        O 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_sel [0]
      1429 I       I0 1 \corescorecore.core_0.serving.cpu.state.i_ctrl_misalign 
      1429 I       I1 2 \corescorecore.core_0.serving.cpu.bufreg.o_lsb [0]
      1429 O        O 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_sel [0]
      1430 I       I0 1 \corescorecore.core_4.serving.cpu.state.o_cnt_r [2]
      1430 I       I1 2 \corescorecore.core_4.serving.cpu.mem_bytecnt [0]
      1430 I       I2 3 \corescorecore.core_4.serving.cpu.mem_bytecnt [1]
      1430 I       I3 4 \corescorecore.core_4.serving.cpu.state.o_cnt [2]
      1430 O        O 1 _0848_
      1431 I       I0 1 \corescorecore.core_4.serving.cpu.state.stage_two_req 
      1431 I       I1 2 _1196_[1]
      1431 I       I2 3 \corescorecore.core_4.serving.cpu.alu.i_en 
      1431 O        O 1 \corescorecore.core_4.serving.cpu.bufreg_hold 
      1432 I       I0 1 \corescorecore.core_4.serving.cpu.decode.o_rf_rd_addr [2]
      1432 I       I1 2 _1191_[1]
      1432 I       I2 3 _1191_[2]
      1432 I       I3 4 _1081_[0]
      1432 O        O 1 \corescorecore.core_4.serving.cpu.o_wen0 
      1433 I       I0 1 \corescorecore.core_4.serving.cpu.decode.o_rf_rd_addr [0]
      1433 I       I1 2 \corescorecore.core_4.serving.cpu.decode.o_rf_rd_addr [1]
      1433 I       I2 3 \corescorecore.core_4.serving.cpu.decode.o_rf_rd_addr [3]
      1433 I       I3 4 \corescorecore.core_4.serving.cpu.decode.o_rf_rd_addr [4]
      1433 O        O 1 _1191_[1]
      1434 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_we 
      1434 I       I1 2 \corescorecore.core_4.serving.cpu.decode.m3 
      1434 I       I2 3 \corescorecore.core_4.serving.cpu.decode.opcode [2]
      1434 I       I3 4 \corescorecore.core_4.serving.cpu.decode.opcode [0]
      1434 O        O 1 _1191_[2]
      1435 I       I0 1 \corescorecore.core_4.serving.cpu.state.o_cnt [2]
      1435 I       I1 2 \corescorecore.core_4.serving.cpu.state.o_cnt_r [0]
      1435 I       I2 3 _1203_[2]
      1435 I       I3 4 \corescorecore.core_4.serving.cpu.alu.i_init 
      1435 O        O 1 \corescorecore.core_4.serving.cpu.alu.i_shamt_en 
      1436 I       I0 1 \corescorecore.core_4.serving.cpu.state.o_cnt [2]
      1436 I       I1 2 \corescorecore.core_4.serving.cpu.alu.i_init 
      1436 I       I2 3 \corescorecore.core_4.serving.cpu.state.o_cnt_r [1]
      1436 I       I3 4 _1203_[2]
      1436 O        O 1 _0781_
      1437 I       I0 1 _1204_[1]
      1437 I       I1 2 \corescorecore.core_4.serving.cpu.alu.i_init 
      1437 O        O 1 _0780_
      1438 I       I0 1 _1263_[0]
      1438 I       I1 2 _1263_[1]
      1438 I       I2 3 \corescorecore.core_4.serving.cpu.bufreg.c_r 
      1438 I       I3 4 \corescorecore.core_4.serving.cpu.alu.i_init 
      1438 O        O 1 _0779_
      1439 I       I0 1 _1210_[0]
      1439 I       I1 2 _1210_[1]
      1439 I       I2 3 \corescorecore.core_4.serving.cpu.ctrl.pc_plus_offset_cy_r 
      1439 I       I3 4 _1081_[0]
      1439 O        O 1 _0784_
      1440 I       I0 1 _1206_[0]
      1440 I       I1 2 \corescorecore.core_4.serving.cpu.ctrl.pc 
      1440 I       I2 3 \corescorecore.core_4.serving.cpu.ctrl.pc_plus_4_cy_r 
      1440 I       I3 4 _1081_[0]
      1440 O        O 1 _0783_
      1441 I       I0 1 \corescorecore.core_4.serving.cpu.alu.i_sh_right 
      1441 I       I1 2 \corescorecore.core_4.serving.cpu.alu.i_sh_signed 
      1441 I       I2 3 \corescorecore.core_4.serving.cpu.alu.i_rs1 
      1441 O        O 1 _0778_
      1442 I       I0 1 \corescorecore.core_4.serving.cpu.alu.i_sh_right 
      1442 I       I1 2 \corescorecore.core_4.serving.cpu.alu.shamt_msb 
      1442 I       I2 3 \corescorecore.core_4.serving.cpu.alu.shift.cnt [5]
      1442 O        O 1 _0777_
      1443 I       I0 1 _1041_[0]
      1443 I       I1 2 \corescorecore.core_4.serving.cpu.alu.i_en 
      1443 O        O 1 _0775_
      1444 I       I0 1 \corescorecore.core_4.serving.cpu.alu.result_lt 
      1444 I       I1 2 \corescorecore.core_4.serving.cpu.alu.i_en 
      1444 O        O 1 _0776_
      1445 I       I0 1 _0931_
      1445 I       I1 2 _1204_[1]
      1445 I       I2 3 \corescorecore.core_4.serving.cpu.alu.b_inv_plus_1_cy_r 
      1445 O        O 1 \corescorecore.core_4.serving.cpu.alu.b_inv_plus_1_cy 
      1446 I       I0 1 \corescorecore.core_4.serving.cpu.alu.b_inv_plus_1_cy 
      1446 I       I1 2 \corescorecore.core_4.serving.cpu.alu.i_en 
      1446 O        O 1 _0774_
      1447 I       I0 1 _1205_[0]
      1447 I       I1 2 \corescorecore.core_4.serving.cpu.alu.i_rs1 
      1447 I       I2 3 \corescorecore.core_4.serving.cpu.alu.add_cy_r 
      1447 I       I3 4 \corescorecore.core_4.serving.cpu.alu.i_en 
      1447 O        O 1 _0773_
      1448 I       I0 1 \corescorecore.core_4.serving.cpu.bufreg.o_lsb [0]
      1448 I       I1 2 \corescorecore.core_4.serving.cpu.decode.o_mem_half 
      1448 I       I2 3 \corescorecore.core_4.serving.cpu.state.i_ctrl_misalign 
      1448 I       I3 4 \corescorecore.core_4.serving.cpu.decode.o_mem_word 
      1448 O        O 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_sel [1]
      1449 I       I0 1 \corescorecore.core_4.serving.cpu.bufreg.o_lsb [0]
      1449 I       I1 2 \corescorecore.core_4.serving.cpu.state.i_ctrl_misalign 
      1449 I       I2 3 \corescorecore.core_4.serving.cpu.decode.o_mem_word 
      1449 O        O 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_sel [2]
      1450 I       I0 1 \corescorecore.core_4.serving.cpu.bufreg.o_lsb [0]
      1450 I       I1 2 \corescorecore.core_4.serving.cpu.decode.o_mem_half 
      1450 I       I2 3 \corescorecore.core_4.serving.cpu.state.i_ctrl_misalign 
      1450 I       I3 4 \corescorecore.core_4.serving.cpu.decode.o_mem_word 
      1450 O        O 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_sel [3]
      1451 I       I0 1 _1202_[0]
      1451 I       I1 2 \corescorecore.core_4.serving.ram.wb_en 
      1451 O        O 1 _0849_
      1452 I       I0 1 \corescorecore.core_3.serving.cpu.state.o_cnt_r [2]
      1452 I       I1 2 \corescorecore.core_3.serving.cpu.mem_bytecnt [0]
      1452 I       I2 3 \corescorecore.core_3.serving.cpu.mem_bytecnt [1]
      1452 I       I3 4 \corescorecore.core_3.serving.cpu.state.o_cnt [2]
      1452 O        O 1 _0771_
      1453 I       I0 1 \corescorecore.core_3.serving.cpu.state.stage_two_req 
      1453 I       I1 2 _1087_[2]
      1453 I       I2 3 \corescorecore.core_3.serving.cpu.alu.i_en 
      1453 O        O 1 \corescorecore.core_3.serving.cpu.bufreg_hold 
      1454 I       I0 1 \corescorecore.core_3.serving.cpu.decode.o_rf_rd_addr [2]
      1454 I       I1 2 _1321_[1]
      1454 I       I2 3 _1321_[2]
      1454 I       I3 4 _1089_[0]
      1454 O        O 1 \corescorecore.core_3.serving.cpu.o_wen0 
      1455 I       I0 1 \corescorecore.core_3.serving.cpu.decode.o_rf_rd_addr [0]
      1455 I       I1 2 \corescorecore.core_3.serving.cpu.decode.o_rf_rd_addr [1]
      1455 I       I2 3 \corescorecore.core_3.serving.cpu.decode.o_rf_rd_addr [3]
      1455 I       I3 4 \corescorecore.core_3.serving.cpu.decode.o_rf_rd_addr [4]
      1455 O        O 1 _1321_[1]
      1456 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_we 
      1456 I       I1 2 \corescorecore.core_3.serving.cpu.decode.m3 
      1456 I       I2 3 \corescorecore.core_3.serving.cpu.decode.opcode [2]
      1456 I       I3 4 \corescorecore.core_3.serving.cpu.decode.opcode [0]
      1456 O        O 1 _1321_[2]
      1457 I       I0 1 \corescorecore.core_3.serving.cpu.state.o_cnt [2]
      1457 I       I1 2 \corescorecore.core_3.serving.cpu.state.o_cnt_r [0]
      1457 I       I2 3 _1129_[2]
      1457 I       I3 4 \corescorecore.core_3.serving.cpu.alu.i_init 
      1457 O        O 1 \corescorecore.core_3.serving.cpu.alu.i_shamt_en 
      1458 I       I0 1 \corescorecore.core_3.serving.cpu.state.o_cnt [2]
      1458 I       I1 2 \corescorecore.core_3.serving.cpu.state.o_cnt_r [1]
      1458 I       I2 3 \corescorecore.core_3.serving.cpu.alu.i_init 
      1458 I       I3 4 _1129_[2]
      1458 O        O 1 _0704_
      1459 I       I0 1 _1190_[0]
      1459 I       I1 2 \corescorecore.core_3.serving.cpu.alu.i_init 
      1459 O        O 1 _0703_
      1460 I       I0 1 _1305_[0]
      1460 I       I1 2 _1305_[1]
      1460 I       I2 3 \corescorecore.core_3.serving.cpu.bufreg.c_r 
      1460 I       I3 4 \corescorecore.core_3.serving.cpu.alu.i_init 
      1460 O        O 1 _0702_
      1461 I       I0 1 _1125_[1]
      1461 I       I1 2 _1124_[0]
      1461 I       I2 3 \corescorecore.core_3.serving.cpu.ctrl.pc_plus_offset_cy_r 
      1461 I       I3 4 _1089_[0]
      1461 O        O 1 _0707_
      1462 I       I0 1 _1198_[0]
      1462 I       I1 2 \corescorecore.core_3.serving.cpu.ctrl.pc 
      1462 I       I2 3 \corescorecore.core_3.serving.cpu.ctrl.pc_plus_4_cy_r 
      1462 I       I3 4 _1089_[0]
      1462 O        O 1 _0706_
      1463 I       I0 1 \corescorecore.core_3.serving.cpu.alu.i_sh_right 
      1463 I       I1 2 \corescorecore.core_3.serving.cpu.alu.i_sh_signed 
      1463 I       I2 3 \corescorecore.core_3.serving.cpu.alu.i_rs1 
      1463 O        O 1 _0701_
      1464 I       I0 1 \corescorecore.core_3.serving.cpu.alu.i_sh_right 
      1464 I       I1 2 \corescorecore.core_3.serving.cpu.alu.shamt_msb 
      1464 I       I2 3 \corescorecore.core_3.serving.cpu.alu.shift.cnt [5]
      1464 O        O 1 _0700_
      1465 I       I0 1 _1245_[0]
      1465 I       I1 2 \corescorecore.core_3.serving.cpu.alu.i_en 
      1465 O        O 1 _0698_
      1466 I       I0 1 \corescorecore.core_3.serving.cpu.alu.result_lt 
      1466 I       I1 2 \corescorecore.core_3.serving.cpu.alu.i_en 
      1466 O        O 1 _0699_
      1467 I       I0 1 _0950_
      1467 I       I1 2 _1190_[0]
      1467 I       I2 3 \corescorecore.core_3.serving.cpu.alu.b_inv_plus_1_cy_r 
      1467 O        O 1 \corescorecore.core_3.serving.cpu.alu.b_inv_plus_1_cy 
      1468 I       I0 1 \corescorecore.core_3.serving.cpu.alu.b_inv_plus_1_cy 
      1468 I       I1 2 \corescorecore.core_3.serving.cpu.alu.i_en 
      1468 O        O 1 _0697_
      1469 I       I0 1 _1244_[0]
      1469 I       I1 2 \corescorecore.core_3.serving.cpu.alu.i_rs1 
      1469 I       I2 3 \corescorecore.core_3.serving.cpu.alu.add_cy_r 
      1469 I       I3 4 \corescorecore.core_3.serving.cpu.alu.i_en 
      1469 O        O 1 _0696_
      1470 I       I0 1 \corescorecore.core_3.serving.cpu.bufreg.o_lsb [0]
      1470 I       I1 2 \corescorecore.core_3.serving.cpu.decode.o_mem_half 
      1470 I       I2 3 \corescorecore.core_3.serving.cpu.state.i_ctrl_misalign 
      1470 I       I3 4 \corescorecore.core_3.serving.cpu.decode.o_mem_word 
      1470 O        O 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_sel [1]
      1471 I       I0 1 \corescorecore.core_3.serving.cpu.bufreg.o_lsb [0]
      1471 I       I1 2 \corescorecore.core_3.serving.cpu.state.i_ctrl_misalign 
      1471 I       I2 3 \corescorecore.core_3.serving.cpu.decode.o_mem_word 
      1471 O        O 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_sel [2]
      1472 I       I0 1 \corescorecore.core_3.serving.cpu.bufreg.o_lsb [0]
      1472 I       I1 2 \corescorecore.core_3.serving.cpu.decode.o_mem_half 
      1472 I       I2 3 \corescorecore.core_3.serving.cpu.state.i_ctrl_misalign 
      1472 I       I3 4 \corescorecore.core_3.serving.cpu.decode.o_mem_word 
      1472 O        O 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_sel [3]
      1473 I       I0 1 _1194_[0]
      1473 I       I1 2 \corescorecore.core_3.serving.ram.wb_en 
      1473 O        O 1 _0772_
      1474 I       I0 1 \corescorecore.core_2.serving.cpu.state.o_cnt_r [2]
      1474 I       I1 2 \corescorecore.core_2.serving.cpu.mem_bytecnt [0]
      1474 I       I2 3 \corescorecore.core_2.serving.cpu.state.o_cnt [2]
      1474 I       I3 4 \corescorecore.core_2.serving.cpu.mem_bytecnt [1]
      1474 O        O 1 _0694_
      1475 I       I0 1 \corescorecore.core_2.serving.cpu.state.stage_two_req 
      1475 I       I1 2 _1103_[2]
      1475 I       I2 3 \corescorecore.core_2.serving.cpu.alu.i_en 
      1475 O        O 1 \corescorecore.core_2.serving.cpu.bufreg_hold 
      1476 I       I0 1 \corescorecore.core_2.serving.cpu.decode.o_rf_rd_addr [2]
      1476 I       I1 2 _1228_[1]
      1476 I       I2 3 _1228_[2]
      1476 I       I3 4 _1095_[0]
      1476 O        O 1 \corescorecore.core_2.serving.cpu.o_wen0 
      1477 I       I0 1 \corescorecore.core_2.serving.cpu.decode.o_rf_rd_addr [0]
      1477 I       I1 2 \corescorecore.core_2.serving.cpu.decode.o_rf_rd_addr [1]
      1477 I       I2 3 \corescorecore.core_2.serving.cpu.decode.o_rf_rd_addr [3]
      1477 I       I3 4 \corescorecore.core_2.serving.cpu.decode.o_rf_rd_addr [4]
      1477 O        O 1 _1228_[1]
      1478 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_we 
      1478 I       I1 2 \corescorecore.core_2.serving.cpu.decode.m3 
      1478 I       I2 3 \corescorecore.core_2.serving.cpu.decode.opcode [2]
      1478 I       I3 4 \corescorecore.core_2.serving.cpu.decode.opcode [0]
      1478 O        O 1 _1228_[2]
      1479 I       I0 1 \corescorecore.core_2.serving.cpu.state.o_cnt [2]
      1479 I       I1 2 \corescorecore.core_2.serving.cpu.state.o_cnt_r [0]
      1479 I       I2 3 \corescorecore.core_2.serving.cpu.alu.i_init 
      1479 I       I3 4 _1214_[2]
      1479 O        O 1 \corescorecore.core_2.serving.cpu.alu.i_shamt_en 
      1480 I       I0 1 \corescorecore.core_2.serving.cpu.state.o_cnt [2]
      1480 I       I1 2 \corescorecore.core_2.serving.cpu.state.o_cnt_r [1]
      1480 I       I2 3 \corescorecore.core_2.serving.cpu.alu.i_init 
      1480 I       I3 4 _1214_[2]
      1480 O        O 1 _0627_
      1481 I       I0 1 _1215_[1]
      1481 I       I1 2 \corescorecore.core_2.serving.cpu.alu.i_init 
      1481 O        O 1 _0626_
      1482 I       I0 1 _1225_[0]
      1482 I       I1 2 _1225_[1]
      1482 I       I2 3 \corescorecore.core_2.serving.cpu.bufreg.c_r 
      1482 I       I3 4 \corescorecore.core_2.serving.cpu.alu.i_init 
      1482 O        O 1 _0625_
      1483 I       I0 1 _1223_[0]
      1483 I       I1 2 _1223_[1]
      1483 I       I2 3 \corescorecore.core_2.serving.cpu.ctrl.pc_plus_offset_cy_r 
      1483 I       I3 4 _1095_[0]
      1483 O        O 1 _0630_
      1484 I       I0 1 _1257_[0]
      1484 I       I1 2 \corescorecore.core_2.serving.cpu.ctrl.pc 
      1484 I       I2 3 \corescorecore.core_2.serving.cpu.ctrl.pc_plus_4_cy_r 
      1484 I       I3 4 _1095_[0]
      1484 O        O 1 _0629_
      1485 I       I0 1 \corescorecore.core_2.serving.cpu.alu.i_sh_right 
      1485 I       I1 2 \corescorecore.core_2.serving.cpu.alu.i_sh_signed 
      1485 I       I2 3 \corescorecore.core_2.serving.cpu.alu.i_rs1 
      1485 O        O 1 _0624_
      1486 I       I0 1 \corescorecore.core_2.serving.cpu.alu.i_sh_right 
      1486 I       I1 2 \corescorecore.core_2.serving.cpu.alu.shamt_msb 
      1486 I       I2 3 \corescorecore.core_2.serving.cpu.alu.shift.cnt [5]
      1486 O        O 1 _0623_
      1487 I       I0 1 _1185_[0]
      1487 I       I1 2 \corescorecore.core_2.serving.cpu.alu.i_en 
      1487 O        O 1 _0621_
      1488 I       I0 1 \corescorecore.core_2.serving.cpu.alu.result_lt 
      1488 I       I1 2 \corescorecore.core_2.serving.cpu.alu.i_en 
      1488 O        O 1 _0622_
      1489 I       I0 1 _0924_
      1489 I       I1 2 _1215_[1]
      1489 I       I2 3 \corescorecore.core_2.serving.cpu.alu.b_inv_plus_1_cy_r 
      1489 O        O 1 \corescorecore.core_2.serving.cpu.alu.b_inv_plus_1_cy 
      1490 I       I0 1 \corescorecore.core_2.serving.cpu.alu.b_inv_plus_1_cy 
      1490 I       I1 2 \corescorecore.core_2.serving.cpu.alu.i_en 
      1490 O        O 1 _0620_
      1491 I       I0 1 _1227_[0]
      1491 I       I1 2 \corescorecore.core_2.serving.cpu.alu.i_rs1 
      1491 I       I2 3 \corescorecore.core_2.serving.cpu.alu.add_cy_r 
      1491 I       I3 4 \corescorecore.core_2.serving.cpu.alu.i_en 
      1491 O        O 1 _0619_
      1492 I       I0 1 \corescorecore.core_2.serving.cpu.decode.o_mem_half 
      1492 I       I1 2 \corescorecore.core_2.serving.cpu.bufreg.o_lsb [0]
      1492 I       I2 3 \corescorecore.core_2.serving.cpu.state.i_ctrl_misalign 
      1492 I       I3 4 \corescorecore.core_2.serving.cpu.decode.o_mem_word 
      1492 O        O 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_sel [1]
      1493 I       I0 1 \corescorecore.core_2.serving.cpu.bufreg.o_lsb [0]
      1493 I       I1 2 \corescorecore.core_2.serving.cpu.state.i_ctrl_misalign 
      1493 I       I2 3 \corescorecore.core_2.serving.cpu.decode.o_mem_word 
      1493 O        O 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_sel [2]
      1494 I       I0 1 \corescorecore.core_2.serving.cpu.decode.o_mem_half 
      1494 I       I1 2 \corescorecore.core_2.serving.cpu.bufreg.o_lsb [0]
      1494 I       I2 3 \corescorecore.core_2.serving.cpu.state.i_ctrl_misalign 
      1494 I       I3 4 \corescorecore.core_2.serving.cpu.decode.o_mem_word 
      1494 O        O 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_sel [3]
      1495 I       I0 1 _1213_[0]
      1495 I       I1 2 \corescorecore.core_2.serving.ram.wb_en 
      1495 O        O 1 _0695_
      1496 I       I0 1 \corescorecore.core_1.serving.cpu.state.o_cnt_r [2]
      1496 I       I1 2 \corescorecore.core_1.serving.cpu.mem_bytecnt [1]
      1496 I       I2 3 \corescorecore.core_1.serving.cpu.mem_bytecnt [0]
      1496 I       I3 4 \corescorecore.core_1.serving.cpu.state.o_cnt [2]
      1496 O        O 1 _0617_
      1497 I       I0 1 \corescorecore.core_1.serving.cpu.state.stage_two_req 
      1497 I       I1 2 _1169_[2]
      1497 I       I2 3 \corescorecore.core_1.serving.cpu.alu.i_en 
      1497 O        O 1 \corescorecore.core_1.serving.cpu.bufreg_hold 
      1498 I       I0 1 \corescorecore.core_1.serving.cpu.decode.o_rf_rd_addr [2]
      1498 I       I1 2 _1218_[1]
      1498 I       I2 3 _1218_[2]
      1498 I       I3 4 _1006_[0]
      1498 O        O 1 \corescorecore.core_1.serving.cpu.o_wen0 
      1499 I       I0 1 \corescorecore.core_1.serving.cpu.decode.o_rf_rd_addr [0]
      1499 I       I1 2 \corescorecore.core_1.serving.cpu.decode.o_rf_rd_addr [1]
      1499 I       I2 3 \corescorecore.core_1.serving.cpu.decode.o_rf_rd_addr [3]
      1499 I       I3 4 \corescorecore.core_1.serving.cpu.decode.o_rf_rd_addr [4]
      1499 O        O 1 _1218_[1]
      1500 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_we 
      1500 I       I1 2 \corescorecore.core_1.serving.cpu.decode.m3 
      1500 I       I2 3 \corescorecore.core_1.serving.cpu.decode.opcode [2]
      1500 I       I3 4 \corescorecore.core_1.serving.cpu.decode.opcode [0]
      1500 O        O 1 _1218_[2]
      1501 I       I0 1 \corescorecore.core_1.serving.cpu.state.o_cnt [2]
      1501 I       I1 2 \corescorecore.core_1.serving.cpu.state.o_cnt_r [0]
      1501 I       I2 3 \corescorecore.core_1.serving.cpu.alu.i_init 
      1501 I       I3 4 _1031_[2]
      1501 O        O 1 \corescorecore.core_1.serving.cpu.alu.i_shamt_en 
      1502 I       I0 1 \corescorecore.core_1.serving.cpu.state.o_cnt [2]
      1502 I       I1 2 \corescorecore.core_1.serving.cpu.state.o_cnt_r [1]
      1502 I       I2 3 \corescorecore.core_1.serving.cpu.alu.i_init 
      1502 I       I3 4 _1031_[2]
      1502 O        O 1 _0550_
      1503 I       I0 1 _1034_[1]
      1503 I       I1 2 \corescorecore.core_1.serving.cpu.alu.i_init 
      1503 O        O 1 _0549_
      1504 I       I0 1 _1119_[0]
      1504 I       I1 2 _1119_[1]
      1504 I       I2 3 \corescorecore.core_1.serving.cpu.bufreg.c_r 
      1504 I       I3 4 \corescorecore.core_1.serving.cpu.alu.i_init 
      1504 O        O 1 _0548_
      1505 I       I0 1 _1051_[0]
      1505 I       I1 2 _1030_[0]
      1505 I       I2 3 \corescorecore.core_1.serving.cpu.ctrl.pc_plus_offset_cy_r 
      1505 I       I3 4 _1006_[0]
      1505 O        O 1 _0553_
      1506 I       I0 1 _1131_[0]
      1506 I       I1 2 \corescorecore.core_1.serving.cpu.ctrl.pc 
      1506 I       I2 3 \corescorecore.core_1.serving.cpu.ctrl.pc_plus_4_cy_r 
      1506 I       I3 4 _1006_[0]
      1506 O        O 1 _0552_
      1507 I       I0 1 \corescorecore.core_1.serving.cpu.alu.i_sh_right 
      1507 I       I1 2 \corescorecore.core_1.serving.cpu.alu.i_sh_signed 
      1507 I       I2 3 \corescorecore.core_1.serving.cpu.alu.i_rs1 
      1507 O        O 1 _0547_
      1508 I       I0 1 \corescorecore.core_1.serving.cpu.alu.i_sh_right 
      1508 I       I1 2 \corescorecore.core_1.serving.cpu.alu.shamt_msb 
      1508 I       I2 3 \corescorecore.core_1.serving.cpu.alu.shift.cnt [5]
      1508 O        O 1 _0546_
      1509 I       I0 1 _1180_[0]
      1509 I       I1 2 \corescorecore.core_1.serving.cpu.alu.i_en 
      1509 O        O 1 _0544_
      1510 I       I0 1 \corescorecore.core_1.serving.cpu.alu.result_lt 
      1510 I       I1 2 \corescorecore.core_1.serving.cpu.alu.i_en 
      1510 O        O 1 _0545_
      1511 I       I0 1 _0905_
      1511 I       I1 2 _1034_[1]
      1511 I       I2 3 \corescorecore.core_1.serving.cpu.alu.b_inv_plus_1_cy_r 
      1511 O        O 1 \corescorecore.core_1.serving.cpu.alu.b_inv_plus_1_cy 
      1512 I       I0 1 \corescorecore.core_1.serving.cpu.alu.b_inv_plus_1_cy 
      1512 I       I1 2 \corescorecore.core_1.serving.cpu.alu.i_en 
      1512 O        O 1 _0543_
      1513 I       I0 1 _1139_[0]
      1513 I       I1 2 \corescorecore.core_1.serving.cpu.alu.i_rs1 
      1513 I       I2 3 \corescorecore.core_1.serving.cpu.alu.add_cy_r 
      1513 I       I3 4 \corescorecore.core_1.serving.cpu.alu.i_en 
      1513 O        O 1 _0542_
      1514 I       I0 1 \corescorecore.core_1.serving.cpu.decode.o_mem_half 
      1514 I       I1 2 \corescorecore.core_1.serving.cpu.bufreg.o_lsb [0]
      1514 I       I2 3 \corescorecore.core_1.serving.cpu.state.i_ctrl_misalign 
      1514 I       I3 4 \corescorecore.core_1.serving.cpu.decode.o_mem_word 
      1514 O        O 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_sel [1]
      1515 I       I0 1 \corescorecore.core_1.serving.cpu.bufreg.o_lsb [0]
      1515 I       I1 2 \corescorecore.core_1.serving.cpu.state.i_ctrl_misalign 
      1515 I       I2 3 \corescorecore.core_1.serving.cpu.decode.o_mem_word 
      1515 O        O 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_sel [2]
      1516 I       I0 1 \corescorecore.core_1.serving.cpu.decode.o_mem_half 
      1516 I       I1 2 \corescorecore.core_1.serving.cpu.bufreg.o_lsb [0]
      1516 I       I2 3 \corescorecore.core_1.serving.cpu.state.i_ctrl_misalign 
      1516 I       I3 4 \corescorecore.core_1.serving.cpu.decode.o_mem_word 
      1516 O        O 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_sel [3]
      1517 I       I0 1 _1246_[0]
      1517 I       I1 2 \corescorecore.core_1.serving.ram.wb_en 
      1517 O        O 1 _0618_
      1518 I       I0 1 \corescorecore.core_0.serving.cpu.state.o_cnt_r [2]
      1518 I       I1 2 \corescorecore.core_0.serving.cpu.mem_bytecnt [1]
      1518 I       I2 3 \corescorecore.core_0.serving.cpu.mem_bytecnt [0]
      1518 I       I3 4 \corescorecore.core_0.serving.cpu.state.o_cnt [2]
      1518 O        O 1 _0540_
      1519 I       I0 1 \corescorecore.core_0.serving.cpu.state.stage_two_req 
      1519 I       I1 2 _1013_[2]
      1519 I       I2 3 \corescorecore.core_0.serving.cpu.alu.i_en 
      1519 O        O 1 \corescorecore.core_0.serving.cpu.bufreg_hold 
      1520 I       I0 1 \corescorecore.core_0.serving.cpu.decode.o_rf_rd_addr [2]
      1520 I       I1 2 _1326_[1]
      1520 I       I2 3 _1326_[2]
      1520 I       I3 4 _1002_[0]
      1520 O        O 1 \corescorecore.core_0.serving.cpu.o_wen0 
      1521 I       I0 1 \corescorecore.core_0.serving.cpu.decode.o_rf_rd_addr [0]
      1521 I       I1 2 \corescorecore.core_0.serving.cpu.decode.o_rf_rd_addr [1]
      1521 I       I2 3 \corescorecore.core_0.serving.cpu.decode.o_rf_rd_addr [3]
      1521 I       I3 4 \corescorecore.core_0.serving.cpu.decode.o_rf_rd_addr [4]
      1521 O        O 1 _1326_[1]
      1522 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_we 
      1522 I       I1 2 \corescorecore.core_0.serving.cpu.decode.m3 
      1522 I       I2 3 \corescorecore.core_0.serving.cpu.decode.opcode [2]
      1522 I       I3 4 \corescorecore.core_0.serving.cpu.decode.opcode [0]
      1522 O        O 1 _1326_[2]
      1523 I       I0 1 \corescorecore.core_0.serving.cpu.state.o_cnt [2]
      1523 I       I1 2 \corescorecore.core_0.serving.cpu.state.o_cnt_r [0]
      1523 I       I2 3 _1070_[2]
      1523 I       I3 4 \corescorecore.core_0.serving.cpu.alu.i_init 
      1523 O        O 1 \corescorecore.core_0.serving.cpu.alu.i_shamt_en 
      1524 I       I0 1 \corescorecore.core_0.serving.cpu.state.o_cnt [2]
      1524 I       I1 2 \corescorecore.core_0.serving.cpu.alu.i_init 
      1524 I       I2 3 \corescorecore.core_0.serving.cpu.state.o_cnt_r [1]
      1524 I       I3 4 _1070_[2]
      1524 O        O 1 _0473_
      1525 I       I0 1 _1071_[2]
      1525 I       I1 2 \corescorecore.core_0.serving.cpu.alu.i_init 
      1525 O        O 1 _0472_
      1526 I       I0 1 _1073_[0]
      1526 I       I1 2 _1073_[1]
      1526 I       I2 3 \corescorecore.core_0.serving.cpu.bufreg.c_r 
      1526 I       I3 4 \corescorecore.core_0.serving.cpu.alu.i_init 
      1526 O        O 1 _0471_
      1527 I       I0 1 _1153_[1]
      1527 I       I1 2 _1152_[0]
      1527 I       I2 3 \corescorecore.core_0.serving.cpu.ctrl.pc_plus_offset_cy_r 
      1527 I       I3 4 _1002_[0]
      1527 O        O 1 _0476_
      1528 I       I0 1 _1143_[0]
      1528 I       I1 2 \corescorecore.core_0.serving.cpu.ctrl.pc 
      1528 I       I2 3 \corescorecore.core_0.serving.cpu.ctrl.pc_plus_4_cy_r 
      1528 I       I3 4 _1002_[0]
      1528 O        O 1 _0475_
      1529 I       I0 1 \corescorecore.core_0.serving.cpu.alu.i_sh_right 
      1529 I       I1 2 \corescorecore.core_0.serving.cpu.alu.i_sh_signed 
      1529 I       I2 3 \corescorecore.core_0.serving.cpu.alu.i_rs1 
      1529 O        O 1 _0470_
      1530 I       I0 1 \corescorecore.core_0.serving.cpu.alu.i_sh_right 
      1530 I       I1 2 \corescorecore.core_0.serving.cpu.alu.shamt_msb 
      1530 I       I2 3 \corescorecore.core_0.serving.cpu.alu.shift.cnt [5]
      1530 O        O 1 _0469_
      1531 I       I0 1 _1020_[0]
      1531 I       I1 2 \corescorecore.core_0.serving.cpu.alu.i_en 
      1531 O        O 1 _0467_
      1532 I       I0 1 \corescorecore.core_0.serving.cpu.alu.result_lt 
      1532 I       I1 2 \corescorecore.core_0.serving.cpu.alu.i_en 
      1532 O        O 1 _0468_
      1533 I       I0 1 _0878_
      1533 I       I1 2 _1071_[2]
      1533 I       I2 3 \corescorecore.core_0.serving.cpu.alu.b_inv_plus_1_cy_r 
      1533 O        O 1 \corescorecore.core_0.serving.cpu.alu.b_inv_plus_1_cy 
      1534 I       I0 1 \corescorecore.core_0.serving.cpu.alu.b_inv_plus_1_cy 
      1534 I       I1 2 \corescorecore.core_0.serving.cpu.alu.i_en 
      1534 O        O 1 _0466_
      1535 I       I0 1 _1157_[0]
      1535 I       I1 2 \corescorecore.core_0.serving.cpu.alu.i_rs1 
      1535 I       I2 3 \corescorecore.core_0.serving.cpu.alu.add_cy_r 
      1535 I       I3 4 \corescorecore.core_0.serving.cpu.alu.i_en 
      1535 O        O 1 _0465_
      1536 I       I0 1 \corescorecore.core_0.serving.cpu.decode.o_mem_half 
      1536 I       I1 2 \corescorecore.core_0.serving.cpu.bufreg.o_lsb [0]
      1536 I       I2 3 \corescorecore.core_0.serving.cpu.state.i_ctrl_misalign 
      1536 I       I3 4 \corescorecore.core_0.serving.cpu.decode.o_mem_word 
      1536 O        O 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_sel [1]
      1537 I       I0 1 \corescorecore.core_0.serving.cpu.bufreg.o_lsb [0]
      1537 I       I1 2 \corescorecore.core_0.serving.cpu.state.i_ctrl_misalign 
      1537 I       I2 3 \corescorecore.core_0.serving.cpu.decode.o_mem_word 
      1537 O        O 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_sel [2]
      1538 I       I0 1 \corescorecore.core_0.serving.cpu.decode.o_mem_half 
      1538 I       I1 2 \corescorecore.core_0.serving.cpu.bufreg.o_lsb [0]
      1538 I       I2 3 \corescorecore.core_0.serving.cpu.state.i_ctrl_misalign 
      1538 I       I3 4 \corescorecore.core_0.serving.cpu.decode.o_mem_word 
      1538 O        O 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_sel [3]
      1539 I       I0 1 _1219_[0]
      1539 I       I1 2 \corescorecore.core_0.serving.ram.wb_en 
      1539 O        O 1 _0541_
      1540 I       I0 1 _1217_[0]
      1540 I       I1 2 \emitter.data [0]
      1540 O        O 1 \emitter.o_uart_tx 
      1541 I       I0 1 \corescorecore.core_0.serving.ram.bsel [0]
      1541 I       I1 2 \corescorecore.core_0.serving.ram.bsel [1]
      1541 O        O 1 _0896_[1]
      1542 I       I0 1 \corescorecore.core_3.serving.ram.bsel [0]
      1542 I       I1 2 \corescorecore.core_3.serving.ram.bsel [1]
      1542 O        O 1 _0910_[1]
      1543 I       I0 1 \corescorecore.core_1.serving.ram.bsel [0]
      1543 I       I1 2 \corescorecore.core_1.serving.ram.bsel [1]
      1543 O        O 1 _0917_[1]
      1544 I       I0 1 \corescorecore.core_4.serving.ram.bsel [0]
      1544 I       I1 2 \corescorecore.core_4.serving.ram.bsel [1]
      1544 O        O 1 _0886_[1]
      1545 I       I0 1 \corescorecore.core_2.serving.ram.bsel [0]
      1545 I       I1 2 \corescorecore.core_2.serving.ram.bsel [1]
      1545 O        O 1 _0940_[1]
      1546 I       I0 1 _0931_
      1546 O        O 1 \corescorecore.core_4.serving.cpu.alu.op_b 
      1547 I       I0 1 _0950_
      1547 O        O 1 \corescorecore.core_3.serving.cpu.alu.op_b 
      1548 I       I0 1 _0924_
      1548 O        O 1 \corescorecore.core_2.serving.cpu.alu.op_b 
      1549 I       I0 1 _0905_
      1549 O        O 1 \corescorecore.core_1.serving.cpu.alu.op_b 
      1550 I       I0 1 _0878_
      1550 O        O 1 \corescorecore.core_0.serving.cpu.alu.op_b 
      1551 I       I0 1 \corescorecore.core_0.serving.ram.bsel [0]
      1551 O        O 1 _0895_[0]
      1552 I       I0 1 \corescorecore.core_3.serving.ram.bsel [0]
      1552 O        O 1 _0909_[0]
      1553 I       I0 1 \corescorecore.core_1.serving.ram.bsel [0]
      1553 O        O 1 _0916_[0]
      1554 I       I0 1 \corescorecore.core_4.serving.ram.bsel [0]
      1554 O        O 1 _0885_[0]
      1555 I       I0 1 \corescorecore.core_2.serving.ram.bsel [0]
      1555 O        O 1 _0939_[0]
      1556 I       I0 1 _0868_[2]
      1556 O        O 1 _0852_
      1557 I       I0 1 _0871_[2]
      1557 O        O 1 _0856_
      1558 I       I0 1 \corescorecore.core_4.serving.cpu.alu.shift.cnt [0]
      1558 I       I1 2 \corescorecore.core_4.serving.cpu.alu.shamt [0]
      1558 I       I2 3 \corescorecore.core_4.serving.cpu.alu.shift.cnt [1]
      1558 I       I3 4 \corescorecore.core_4.serving.cpu.alu.shamt [1]
      1558 O        O 1 _1238_[1]
      1559 I       I0 1 \corescorecore.core_4.serving.cpu.alu.shamt [3]
      1559 I       I1 2 \corescorecore.core_4.serving.cpu.alu.shift.cnt [3]
      1559 I       I2 3 \corescorecore.core_4.serving.cpu.alu.shift.cnt [4]
      1559 I       I3 4 \corescorecore.core_4.serving.cpu.alu.shamt [4]
      1559 O        O 1 _1238_[2]
      1560 I       I0 1 \corescorecore.core_4.serving.cpu.state.stage_two_pending 
      1560 I       I1 2 _1238_[1]
      1560 I       I2 3 _1238_[2]
      1560 I       I3 4 _1238_[3]
      1560 O        O 1 _1240_[2]
      1561 I       I0 1 _1240_[0]
      1561 I       I1 2 \corescorecore.core_4.serving.cpu.state.stage_two_req 
      1561 I       I2 3 _1240_[2]
      1561 I       I3 4 _1196_[1]
      1561 O        O 1 _1255_[3]
      1562 I       I0 1 \corescorecore.core_1.serving.cpu.alu.shift.cnt [3]
      1562 I       I1 2 \corescorecore.core_1.serving.cpu.alu.shamt [3]
      1562 I       I2 3 \corescorecore.core_1.serving.cpu.alu.shift.cnt [4]
      1562 I       I3 4 \corescorecore.core_1.serving.cpu.alu.shamt [4]
      1562 O        O 1 _1168_[2]
      1563 I       I0 1 \corescorecore.core_1.serving.cpu.alu.shift.cnt [0]
      1563 I       I1 2 \corescorecore.core_1.serving.cpu.alu.shamt [0]
      1563 I       I2 3 _1168_[2]
      1563 I       I3 4 _1168_[3]
      1563 O        O 1 _1169_[1]
      1564 I       I0 1 \corescorecore.core_1.serving.cpu.state.stage_two_pending 
      1564 I       I1 2 _1169_[1]
      1564 I       I2 3 _1169_[2]
      1564 O        O 1 _1170_[2]
      1565 I       I0 1 _1170_[0]
      1565 I       I1 2 \corescorecore.core_1.serving.cpu.state.stage_two_req 
      1565 I       I2 3 _1170_[2]
      1565 O        O 1 _1171_[3]
      1566 I       I0 1 \corescorecore.core_2.serving.cpu.alu.shift.cnt [3]
      1566 I       I1 2 \corescorecore.core_2.serving.cpu.alu.shamt [3]
      1566 I       I2 3 \corescorecore.core_2.serving.cpu.alu.shift.cnt [4]
      1566 I       I3 4 \corescorecore.core_2.serving.cpu.alu.shamt [4]
      1566 O        O 1 _1102_[3]
      1567 I       I0 1 _1104_[0]
      1567 I       I1 2 _1104_[1]
      1567 I       I2 3 _1104_[2]
      1567 I       I3 4 _1104_[3]
      1567 O        O 1 \corescorecore.core_2.serving.cpu.i_rf_ready 
      1568 I       I0 1 \corescorecore.core_3.serving.cpu.alu.shift.cnt [1]
      1568 I       I1 2 \corescorecore.core_3.serving.cpu.alu.shamt [1]
      1568 I       I2 3 \corescorecore.core_3.serving.cpu.alu.shift.cnt [2]
      1568 I       I3 4 \corescorecore.core_3.serving.cpu.alu.shamt [2]
      1568 O        O 1 _1085_[2]
      1569 I       I0 1 \corescorecore.core_3.serving.cpu.alu.shift.cnt [0]
      1569 I       I1 2 \corescorecore.core_3.serving.cpu.alu.shamt [0]
      1569 I       I2 3 _1085_[2]
      1569 I       I3 4 _1085_[3]
      1569 O        O 1 _1087_[1]
      1570 I       I0 1 \corescorecore.core_3.serving.cpu.state.stage_two_pending 
      1570 I       I1 2 _1087_[1]
      1570 I       I2 3 _1087_[2]
      1570 O        O 1 _1088_[2]
      1571 I       I0 1 _1088_[0]
      1571 I       I1 2 \corescorecore.core_3.serving.cpu.state.stage_two_req 
      1571 I       I2 3 _1088_[2]
      1571 O        O 1 _1092_[3]
      1572 I       I0 1 \corescorecore.core_0.serving.cpu.alu.shift.cnt [1]
      1572 I       I1 2 \corescorecore.core_0.serving.cpu.alu.shamt [1]
      1572 I       I2 3 \corescorecore.core_0.serving.cpu.alu.shift.cnt [2]
      1572 I       I3 4 \corescorecore.core_0.serving.cpu.alu.shamt [2]
      1572 O        O 1 _1012_[2]
      1573 I       I0 1 \corescorecore.core_0.serving.cpu.alu.shift.cnt [0]
      1573 I       I1 2 \corescorecore.core_0.serving.cpu.alu.shamt [0]
      1573 I       I2 3 _1012_[2]
      1573 I       I3 4 _1012_[3]
      1573 O        O 1 _1013_[1]
      1574 I       I0 1 \corescorecore.core_0.serving.cpu.state.stage_two_pending 
      1574 I       I1 2 _1013_[1]
      1574 I       I2 3 _1013_[2]
      1574 O        O 1 _1014_[2]
      1575 I       I0 1 _1014_[0]
      1575 I       I1 2 \corescorecore.core_0.serving.cpu.state.stage_two_req 
      1575 I       I2 3 _1014_[2]
      1575 O        O 1 _1015_[3]
      1576 I       I0 1 \corescorecore.core_4.serving.cpu.decode.opcode [2]
      1576 I       I1 2 \corescorecore.core_4.serving.cpu.decode.opcode [1]
      1576 I       I2 3 \corescorecore.core_4.serving.cpu.decode.opcode [0]
      1576 O        O 1 _1232_[2]
      1577 I       I0 1 \corescorecore.core_4.serving.cpu.decode.imm19_12_20 [0]
      1577 I       I1 2 \corescorecore.core_4.serving.cpu.decode.signbit 
      1577 I       I2 3 _1232_[2]
      1577 I       I3 4 \corescorecore.core_4.serving.cpu.decode.opcode [0]
      1577 O        O 1 _1233_[1]
      1578 I       I0 1 \corescorecore.core_4.serving.cpu.decode.imm7 
      1578 I       I1 2 _1233_[1]
      1578 I       I2 3 \corescorecore.core_4.serving.cpu.decode.opcode [0]
      1578 I       I3 4 \corescorecore.core_4.serving.cpu.decode.m3 
      1578 O        O 1 _1234_[1]
      1579 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [30]
      1579 I       I1 2 _1234_[1]
      1579 I       I2 3 \corescorecore.core_4.serving.cpu.alu.i_en 
      1579 O        O 1 _0809_
      1580 I       I0 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [16]
      1580 I       I1 2 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [24]
      1580 I       I2 3 \corescorecore.core_4.serving.cpu.state.i_ctrl_misalign 
      1580 I       I3 4 \corescorecore.core_4.serving.cpu.bufreg.o_lsb [0]
      1580 O        O 1 _1237_[3]
      1581 I       I0 1 \corescorecore.axis_mux.s_axis_tdata [32]
      1581 I       I1 2 \corescorecore.core_4.o_tlast 
      1581 I       I2 3 \corescorecore.core_4.serving.cpu.state.i_ctrl_misalign 
      1581 I       I3 4 _1237_[3]
      1581 O        O 1 \corescorecore.core_4.serving.cpu.mem_if.dat_cur 
      1582 I       I0 1 \corescorecore.core_3.serving.cpu.decode.opcode [2]
      1582 I       I1 2 \corescorecore.core_3.serving.cpu.decode.opcode [1]
      1582 I       I2 3 \corescorecore.core_3.serving.cpu.decode.opcode [0]
      1582 O        O 1 _1229_[2]
      1583 I       I0 1 \corescorecore.core_3.serving.cpu.decode.imm19_12_20 [0]
      1583 I       I1 2 \corescorecore.core_3.serving.cpu.decode.signbit 
      1583 I       I2 3 _1229_[2]
      1583 I       I3 4 \corescorecore.core_3.serving.cpu.decode.opcode [0]
      1583 O        O 1 _1230_[1]
      1584 I       I0 1 \corescorecore.core_3.serving.cpu.decode.imm7 
      1584 I       I1 2 _1230_[1]
      1584 I       I2 3 \corescorecore.core_3.serving.cpu.decode.opcode [0]
      1584 I       I3 4 \corescorecore.core_3.serving.cpu.decode.m3 
      1584 O        O 1 _1231_[1]
      1585 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [30]
      1585 I       I1 2 _1231_[1]
      1585 I       I2 3 \corescorecore.core_3.serving.cpu.alu.i_en 
      1585 O        O 1 _0732_
      1586 I       I0 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [16]
      1586 I       I1 2 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [24]
      1586 I       I2 3 \corescorecore.core_3.serving.cpu.state.i_ctrl_misalign 
      1586 I       I3 4 \corescorecore.core_3.serving.cpu.bufreg.o_lsb [0]
      1586 O        O 1 _1236_[3]
      1587 I       I0 1 \corescorecore.axis_mux.s_axis_tdata [24]
      1587 I       I1 2 \corescorecore.core_3.o_tlast 
      1587 I       I2 3 \corescorecore.core_3.serving.cpu.state.i_ctrl_misalign 
      1587 I       I3 4 _1236_[3]
      1587 O        O 1 \corescorecore.core_3.serving.cpu.mem_if.dat_cur 
      1588 I       I0 1 \corescorecore.core_2.serving.cpu.decode.opcode [2]
      1588 I       I1 2 \corescorecore.core_2.serving.cpu.decode.opcode [1]
      1588 I       I2 3 \corescorecore.core_2.serving.cpu.decode.opcode [0]
      1588 O        O 1 _1109_[2]
      1589 I       I0 1 \corescorecore.core_2.serving.cpu.decode.imm19_12_20 [0]
      1589 I       I1 2 \corescorecore.core_2.serving.cpu.decode.signbit 
      1589 I       I2 3 _1109_[2]
      1589 I       I3 4 \corescorecore.core_2.serving.cpu.decode.opcode [0]
      1589 O        O 1 _1110_[1]
      1590 I       I0 1 \corescorecore.core_2.serving.cpu.decode.imm7 
      1590 I       I1 2 _1110_[1]
      1590 I       I2 3 \corescorecore.core_2.serving.cpu.decode.opcode [0]
      1590 I       I3 4 \corescorecore.core_2.serving.cpu.decode.m3 
      1590 O        O 1 _1111_[1]
      1591 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [30]
      1591 I       I1 2 _1111_[1]
      1591 I       I2 3 \corescorecore.core_2.serving.cpu.alu.i_en 
      1591 O        O 1 _0655_
      1592 I       I0 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [16]
      1592 I       I1 2 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [24]
      1592 I       I2 3 \corescorecore.core_2.serving.cpu.state.i_ctrl_misalign 
      1592 I       I3 4 \corescorecore.core_2.serving.cpu.bufreg.o_lsb [0]
      1592 O        O 1 _1235_[3]
      1593 I       I0 1 \corescorecore.axis_mux.s_axis_tdata [16]
      1593 I       I1 2 \corescorecore.core_2.o_tlast 
      1593 I       I2 3 \corescorecore.core_2.serving.cpu.state.i_ctrl_misalign 
      1593 I       I3 4 _1235_[3]
      1593 O        O 1 \corescorecore.core_2.serving.cpu.mem_if.dat_cur 
      1594 I       I0 1 \corescorecore.core_1.serving.cpu.decode.opcode [2]
      1594 I       I1 2 \corescorecore.core_1.serving.cpu.decode.opcode [1]
      1594 I       I2 3 \corescorecore.core_1.serving.cpu.decode.opcode [0]
      1594 O        O 1 _1106_[2]
      1595 I       I0 1 \corescorecore.core_1.serving.cpu.decode.imm19_12_20 [0]
      1595 I       I1 2 \corescorecore.core_1.serving.cpu.decode.signbit 
      1595 I       I2 3 _1106_[2]
      1595 I       I3 4 \corescorecore.core_1.serving.cpu.decode.opcode [0]
      1595 O        O 1 _1107_[1]
      1596 I       I0 1 \corescorecore.core_1.serving.cpu.decode.imm7 
      1596 I       I1 2 _1107_[1]
      1596 I       I2 3 \corescorecore.core_1.serving.cpu.decode.opcode [0]
      1596 I       I3 4 \corescorecore.core_1.serving.cpu.decode.m3 
      1596 O        O 1 _1108_[1]
      1597 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [30]
      1597 I       I1 2 _1108_[1]
      1597 I       I2 3 \corescorecore.core_1.serving.cpu.alu.i_en 
      1597 O        O 1 _0578_
      1598 I       I0 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [16]
      1598 I       I1 2 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [24]
      1598 I       I2 3 \corescorecore.core_1.serving.cpu.state.i_ctrl_misalign 
      1598 I       I3 4 \corescorecore.core_1.serving.cpu.bufreg.o_lsb [0]
      1598 O        O 1 _1133_[3]
      1599 I       I0 1 \corescorecore.axis_mux.s_axis_tdata [8]
      1599 I       I1 2 \corescorecore.core_1.o_tlast 
      1599 I       I2 3 \corescorecore.core_1.serving.cpu.state.i_ctrl_misalign 
      1599 I       I3 4 _1133_[3]
      1599 O        O 1 \corescorecore.core_1.serving.cpu.mem_if.dat_cur 
      1600 I       I0 1 \corescorecore.core_0.serving.cpu.decode.opcode [2]
      1600 I       I1 2 \corescorecore.core_0.serving.cpu.decode.opcode [1]
      1600 I       I2 3 \corescorecore.core_0.serving.cpu.decode.opcode [0]
      1600 O        O 1 _1098_[2]
      1601 I       I0 1 \corescorecore.core_0.serving.cpu.decode.imm19_12_20 [0]
      1601 I       I1 2 \corescorecore.core_0.serving.cpu.decode.signbit 
      1601 I       I2 3 _1098_[2]
      1601 I       I3 4 \corescorecore.core_0.serving.cpu.decode.opcode [0]
      1601 O        O 1 _1241_[1]
      1602 I       I0 1 \corescorecore.core_0.serving.cpu.decode.imm7 
      1602 I       I1 2 _1241_[1]
      1602 I       I2 3 \corescorecore.core_0.serving.cpu.decode.opcode [0]
      1602 I       I3 4 \corescorecore.core_0.serving.cpu.decode.m3 
      1602 O        O 1 _1242_[1]
      1603 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [30]
      1603 I       I1 2 _1242_[1]
      1603 I       I2 3 \corescorecore.core_0.serving.cpu.alu.i_en 
      1603 O        O 1 _0501_
      1604 I       I0 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [16]
      1604 I       I1 2 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [24]
      1604 I       I2 3 \corescorecore.core_0.serving.cpu.state.i_ctrl_misalign 
      1604 I       I3 4 \corescorecore.core_0.serving.cpu.bufreg.o_lsb [0]
      1604 O        O 1 _1148_[3]
      1605 I       I0 1 \corescorecore.axis_mux.s_axis_tdata [0]
      1605 I       I1 2 \corescorecore.core_0.o_tlast 
      1605 I       I2 3 \corescorecore.core_0.serving.cpu.state.i_ctrl_misalign 
      1605 I       I3 4 _1148_[3]
      1605 O        O 1 \corescorecore.core_0.serving.cpu.mem_if.dat_cur 
      1606 I       I0 1 \corescorecore.core_2.serving.cpu.alu.shift.cnt [1]
      1606 I       I1 2 \corescorecore.core_2.serving.cpu.alu.shamt [1]
      1606 I       I2 3 \corescorecore.core_2.serving.cpu.alu.shift.cnt [2]
      1606 I       I3 4 \corescorecore.core_2.serving.cpu.alu.shamt [2]
      1606 O        O 1 _1102_[2]
      1607 I       I0 1 \corescorecore.core_2.serving.cpu.alu.shift.cnt [0]
      1607 I       I1 2 \corescorecore.core_2.serving.cpu.alu.shamt [0]
      1607 I       I2 3 _1102_[2]
      1607 I       I3 4 _1102_[3]
      1607 O        O 1 _1103_[1]
      1608 I       I0 1 \corescorecore.core_2.serving.cpu.state.stage_two_pending 
      1608 I       I1 2 _1103_[1]
      1608 I       I2 3 _1103_[2]
      1608 O        O 1 _1104_[3]
      1609 I        A 1 1'h1
      1609 I        B 2 \corescorecore.axis_mux.arb_inst.masked_request_index [0]
      1609 I       CI 3 1'h0
      1609 O       CO 1 _0866_[1]
      1609 O        S 2 _0868_[0]
      1610 I        A 1 1'h0
      1610 I        B 2 \corescorecore.axis_mux.arb_inst.masked_request_index [1]
      1610 I       CI 3 _0866_[1]
      1610 O       CO 1 _0866_[2]
      1610 O        S 2 _0868_[1]
      1611 I        A 1 1'h0
      1611 I        B 2 \corescorecore.axis_mux.arb_inst.masked_request_index [2]
      1611 I       CI 3 _0866_[2]
      1611 O       CO 1 _0866_[3]
      1611 O        S 2 _0868_[2]
      1612 I        A 1 1'h0
      1612 I        B 2 1'h0
      1612 I       CI 3 _0866_[3]
      1612 O       CO 1 _0867_[3]
      1612 O        S 2 _0868_[3]
      1613 I        A 1 1'h1
      1613 I        B 2 \corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_encoded [0]
      1613 I       CI 3 1'h0
      1613 O       CO 1 _0869_[1]
      1613 O        S 2 _0871_[0]
      1614 I        A 1 1'h0
      1614 I        B 2 \corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_encoded [1]
      1614 I       CI 3 _0869_[1]
      1614 O       CO 1 _0869_[2]
      1614 O        S 2 _0871_[1]
      1615 I        A 1 1'h0
      1615 I        B 2 \corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_encoded [2]
      1615 I       CI 3 _0869_[2]
      1615 O       CO 1 _0869_[3]
      1615 O        S 2 _0871_[2]
      1616 I        A 1 1'h0
      1616 I        B 2 1'h0
      1616 I       CI 3 _0869_[3]
      1616 O       CO 1 _0870_[3]
      1616 O        S 2 _0871_[3]
      1617 I        A 1 \emitter.cnt [0]
      1617 I        B 2 1'h0
      1617 I       CI 3 1'h1
      1617 O       CO 1 _0872_[1]
      1617 O        S 2 _0874_[0]
      1618 I        A 1 \emitter.cnt [1]
      1618 I        B 2 1'h1
      1618 I       CI 3 _0872_[1]
      1618 O       CO 1 _0872_[2]
      1618 O        S 2 _0874_[1]
      1619 I        A 1 \emitter.cnt [2]
      1619 I        B 2 1'h1
      1619 I       CI 3 _0872_[2]
      1619 O       CO 1 _0872_[3]
      1619 O        S 2 _0874_[2]
      1620 I        A 1 \emitter.cnt [3]
      1620 I        B 2 1'h1
      1620 I       CI 3 _0872_[3]
      1620 O       CO 1 _0872_[4]
      1620 O        S 2 _0874_[3]
      1621 I        A 1 \emitter.cnt [4]
      1621 I        B 2 1'h1
      1621 I       CI 3 _0872_[4]
      1621 O       CO 1 _0872_[5]
      1621 O        S 2 _0874_[4]
      1622 I        A 1 \emitter.cnt [5]
      1622 I        B 2 1'h1
      1622 I       CI 3 _0872_[5]
      1622 O       CO 1 _0872_[6]
      1622 O        S 2 _0874_[5]
      1623 I        A 1 \emitter.cnt [6]
      1623 I        B 2 1'h1
      1623 I       CI 3 _0872_[6]
      1623 O       CO 1 _0872_[7]
      1623 O        S 2 _0874_[6]
      1624 I        A 1 \emitter.cnt [7]
      1624 I        B 2 1'h1
      1624 I       CI 3 _0872_[7]
      1624 O       CO 1 _0872_[8]
      1624 O        S 2 _0874_[7]
      1625 I        A 1 \emitter.cnt [8]
      1625 I        B 2 1'h1
      1625 I       CI 3 _0872_[8]
      1625 O       CO 1 _0872_[9]
      1625 O        S 2 _0874_[8]
      1626 I        A 1 \emitter.cnt [9]
      1626 I        B 2 1'h1
      1626 I       CI 3 _0872_[9]
      1626 O       CO 1 _0873_[9]
      1626 O        S 2 _0874_[9]
      1627 I        A 1 1'h1
      1627 I        B 2 \corescorecore.core_4.serving.rf_ram_if.wcnt [0]
      1627 I       CI 3 1'h0
      1627 O       CO 1 _0875_[1]
      1627 O        S 2 _0877_[0]
      1628 I        A 1 1'h0
      1628 I        B 2 \corescorecore.core_4.serving.rf_ram_if.wcnt [1]
      1628 I       CI 3 _0875_[1]
      1628 O       CO 1 _0875_[2]
      1628 O        S 2 _0877_[1]
      1629 I        A 1 1'h0
      1629 I        B 2 \corescorecore.core_4.serving.rf_ram_if.wcnt [2]
      1629 I       CI 3 _0875_[2]
      1629 O       CO 1 _0875_[3]
      1629 O        S 2 _0877_[2]
      1630 I        A 1 1'h0
      1630 I        B 2 \corescorecore.core_4.serving.rf_ram_if.o_waddr [0]
      1630 I       CI 3 _0875_[3]
      1630 O       CO 1 _0875_[4]
      1630 O        S 2 _0877_[3]
      1631 I        A 1 1'h0
      1631 I        B 2 \corescorecore.core_4.serving.rf_ram_if.o_waddr [1]
      1631 I       CI 3 _0875_[4]
      1631 O       CO 1 _0876_[4]
      1631 O        S 2 _0877_[4]
      1632 I        A 1 1'h1
      1632 I        B 2 \corescorecore.core_0.serving.cpu.alu.shift.cnt [0]
      1632 I       CI 3 1'h0
      1632 O       CO 1 _0879_[1]
      1632 O        S 2 _0881_[0]
      1633 I        A 1 1'h0
      1633 I        B 2 \corescorecore.core_0.serving.cpu.alu.shift.cnt [1]
      1633 I       CI 3 _0879_[1]
      1633 O       CO 1 _0879_[2]
      1633 O        S 2 _0881_[1]
      1634 I        A 1 1'h0
      1634 I        B 2 \corescorecore.core_0.serving.cpu.alu.shift.cnt [2]
      1634 I       CI 3 _0879_[2]
      1634 O       CO 1 _0879_[3]
      1634 O        S 2 _0881_[2]
      1635 I        A 1 1'h0
      1635 I        B 2 \corescorecore.core_0.serving.cpu.alu.shift.cnt [3]
      1635 I       CI 3 _0879_[3]
      1635 O       CO 1 _0879_[4]
      1635 O        S 2 _0881_[3]
      1636 I        A 1 1'h0
      1636 I        B 2 \corescorecore.core_0.serving.cpu.alu.shift.cnt [4]
      1636 I       CI 3 _0879_[4]
      1636 O       CO 1 _0879_[5]
      1636 O        S 2 _0881_[4]
      1637 I        A 1 1'h0
      1637 I        B 2 \corescorecore.core_0.serving.cpu.alu.shift.cnt [5]
      1637 I       CI 3 _0879_[5]
      1637 O       CO 1 _0880_[5]
      1637 O        S 2 _0881_[5]
      1638 I        A 1 1'h1
      1638 I        B 2 \corescorecore.core_4.serving.rf_ram_if.rcnt [0]
      1638 I       CI 3 1'h0
      1638 O       CO 1 _0882_[1]
      1638 O        S 2 _0884_[0]
      1639 I        A 1 1'h0
      1639 I        B 2 \corescorecore.core_4.serving.rf_ram_if.rcnt [1]
      1639 I       CI 3 _0882_[1]
      1639 O       CO 1 _0882_[2]
      1639 O        S 2 _0884_[1]
      1640 I        A 1 1'h0
      1640 I        B 2 \corescorecore.core_4.serving.rf_ram_if.rcnt [2]
      1640 I       CI 3 _0882_[2]
      1640 O       CO 1 _0882_[3]
      1640 O        S 2 _0884_[2]
      1641 I        A 1 1'h0
      1641 I        B 2 \corescorecore.core_4.serving.raddr [0]
      1641 I       CI 3 _0882_[3]
      1641 O       CO 1 _0882_[4]
      1641 O        S 2 _0884_[3]
      1642 I        A 1 1'h0
      1642 I        B 2 \corescorecore.core_4.serving.raddr [1]
      1642 I       CI 3 _0882_[4]
      1642 O       CO 1 _0883_[4]
      1642 O        S 2 _0884_[4]
      1643 I        A 1 \corescorecore.core_4.serving.cpu.state.o_cnt_r [3]
      1643 I        B 2 \corescorecore.core_4.serving.cpu.state.o_cnt [2]
      1643 I       CI 3 1'h0
      1643 O       CO 1 _0887_[1]
      1643 O        S 2 _0889_[0]
      1644 I        A 1 1'h0
      1644 I        B 2 \corescorecore.core_4.serving.cpu.mem_bytecnt [0]
      1644 I       CI 3 _0887_[1]
      1644 O       CO 1 _0887_[2]
      1644 O        S 2 _0889_[1]
      1645 I        A 1 1'h0
      1645 I        B 2 \corescorecore.core_4.serving.cpu.mem_bytecnt [1]
      1645 I       CI 3 _0887_[2]
      1645 O       CO 1 _0888_[2]
      1645 O        S 2 _0889_[2]
      1646 I        A 1 \corescorecore.core_0.serving.cpu.mem_bytecnt [0]
      1646 I        B 2 \corescorecore.core_0.serving.cpu.bufreg.o_lsb [0]
      1646 I       CI 3 1'h0
      1646 O       CO 1 _0890_[1]
      1646 O        S 2 \corescorecore.core_0.serving.cpu.mem_if.tmp [0]
      1647 I        A 1 \corescorecore.core_0.serving.cpu.mem_bytecnt [1]
      1647 I        B 2 \corescorecore.core_0.serving.cpu.state.i_ctrl_misalign 
      1647 I       CI 3 _0890_[1]
      1647 O       CO 1 _0890_[2]
      1647 O        S 2 \corescorecore.core_0.serving.cpu.mem_if.tmp [1]
      1648 I        A 1 1'h0
      1648 I        B 2 1'h0
      1648 I       CI 3 _0890_[2]
      1648 O       CO 1 _0891_[2]
      1648 O        S 2 \corescorecore.core_0.serving.cpu.mem_if.tmp [2]
      1649 I        A 1 \corescorecore.core_0.serving.cpu.state.o_cnt_r [3]
      1649 I        B 2 \corescorecore.core_0.serving.cpu.state.o_cnt [2]
      1649 I       CI 3 1'h0
      1649 O       CO 1 _0892_[1]
      1649 O        S 2 _0894_[0]
      1650 I        A 1 1'h0
      1650 I        B 2 \corescorecore.core_0.serving.cpu.mem_bytecnt [0]
      1650 I       CI 3 _0892_[1]
      1650 O       CO 1 _0892_[2]
      1650 O        S 2 _0894_[1]
      1651 I        A 1 1'h0
      1651 I        B 2 \corescorecore.core_0.serving.cpu.mem_bytecnt [1]
      1651 I       CI 3 _0892_[2]
      1651 O       CO 1 _0893_[2]
      1651 O        S 2 _0894_[2]
      1652 I        A 1 1'h1
      1652 I        B 2 \corescorecore.core_0.serving.rf_ram_if.rcnt [0]
      1652 I       CI 3 1'h0
      1652 O       CO 1 _0897_[1]
      1652 O        S 2 _0899_[0]
      1653 I        A 1 1'h0
      1653 I        B 2 \corescorecore.core_0.serving.rf_ram_if.rcnt [1]
      1653 I       CI 3 _0897_[1]
      1653 O       CO 1 _0897_[2]
      1653 O        S 2 _0899_[1]
      1654 I        A 1 1'h0
      1654 I        B 2 \corescorecore.core_0.serving.rf_ram_if.rcnt [2]
      1654 I       CI 3 _0897_[2]
      1654 O       CO 1 _0897_[3]
      1654 O        S 2 _0899_[2]
      1655 I        A 1 1'h0
      1655 I        B 2 \corescorecore.core_0.serving.raddr [0]
      1655 I       CI 3 _0897_[3]
      1655 O       CO 1 _0897_[4]
      1655 O        S 2 _0899_[3]
      1656 I        A 1 1'h0
      1656 I        B 2 \corescorecore.core_0.serving.raddr [1]
      1656 I       CI 3 _0897_[4]
      1656 O       CO 1 _0898_[4]
      1656 O        S 2 _0899_[4]
      1657 I        A 1 1'h1
      1657 I        B 2 \corescorecore.core_0.serving.rf_ram_if.wcnt [0]
      1657 I       CI 3 1'h0
      1657 O       CO 1 _0900_[1]
      1657 O        S 2 _0902_[0]
      1658 I        A 1 1'h0
      1658 I        B 2 \corescorecore.core_0.serving.rf_ram_if.wcnt [1]
      1658 I       CI 3 _0900_[1]
      1658 O       CO 1 _0900_[2]
      1658 O        S 2 _0902_[1]
      1659 I        A 1 1'h0
      1659 I        B 2 \corescorecore.core_0.serving.rf_ram_if.wcnt [2]
      1659 I       CI 3 _0900_[2]
      1659 O       CO 1 _0900_[3]
      1659 O        S 2 _0902_[2]
      1660 I        A 1 1'h0
      1660 I        B 2 \corescorecore.core_0.serving.rf_ram_if.o_waddr [0]
      1660 I       CI 3 _0900_[3]
      1660 O       CO 1 _0900_[4]
      1660 O        S 2 _0902_[3]
      1661 I        A 1 1'h0
      1661 I        B 2 \corescorecore.core_0.serving.rf_ram_if.o_waddr [1]
      1661 I       CI 3 _0900_[4]
      1661 O       CO 1 _0901_[4]
      1661 O        S 2 _0902_[4]
      1662 I        A 1 \corescorecore.core_4.serving.cpu.bufreg.o_lsb [0]
      1662 I        B 2 \corescorecore.core_4.serving.cpu.mem_bytecnt [0]
      1662 I       CI 3 1'h0
      1662 O       CO 1 _0903_[1]
      1662 O        S 2 \corescorecore.core_4.serving.cpu.mem_if.tmp [0]
      1663 I        A 1 \corescorecore.core_4.serving.cpu.state.i_ctrl_misalign 
      1663 I        B 2 \corescorecore.core_4.serving.cpu.mem_bytecnt [1]
      1663 I       CI 3 _0903_[1]
      1663 O       CO 1 _0903_[2]
      1663 O        S 2 \corescorecore.core_4.serving.cpu.mem_if.tmp [1]
      1664 I        A 1 1'h0
      1664 I        B 2 1'h0
      1664 I       CI 3 _0903_[2]
      1664 O       CO 1 _0904_[2]
      1664 O        S 2 \corescorecore.core_4.serving.cpu.mem_if.tmp [2]
      1665 I        A 1 1'h1
      1665 I        B 2 \corescorecore.core_1.serving.cpu.alu.shift.cnt [0]
      1665 I       CI 3 1'h0
      1665 O       CO 1 _0906_[1]
      1665 O        S 2 _0908_[0]
      1666 I        A 1 1'h0
      1666 I        B 2 \corescorecore.core_1.serving.cpu.alu.shift.cnt [1]
      1666 I       CI 3 _0906_[1]
      1666 O       CO 1 _0906_[2]
      1666 O        S 2 _0908_[1]
      1667 I        A 1 1'h0
      1667 I        B 2 \corescorecore.core_1.serving.cpu.alu.shift.cnt [2]
      1667 I       CI 3 _0906_[2]
      1667 O       CO 1 _0906_[3]
      1667 O        S 2 _0908_[2]
      1668 I        A 1 1'h0
      1668 I        B 2 \corescorecore.core_1.serving.cpu.alu.shift.cnt [3]
      1668 I       CI 3 _0906_[3]
      1668 O       CO 1 _0906_[4]
      1668 O        S 2 _0908_[3]
      1669 I        A 1 1'h0
      1669 I        B 2 \corescorecore.core_1.serving.cpu.alu.shift.cnt [4]
      1669 I       CI 3 _0906_[4]
      1669 O       CO 1 _0906_[5]
      1669 O        S 2 _0908_[4]
      1670 I        A 1 1'h0
      1670 I        B 2 \corescorecore.core_1.serving.cpu.alu.shift.cnt [5]
      1670 I       CI 3 _0906_[5]
      1670 O       CO 1 _0907_[5]
      1670 O        S 2 _0908_[5]
      1671 I        A 1 \corescorecore.core_1.serving.cpu.mem_bytecnt [0]
      1671 I        B 2 \corescorecore.core_1.serving.cpu.bufreg.o_lsb [0]
      1671 I       CI 3 1'h0
      1671 O       CO 1 _0911_[1]
      1671 O        S 2 \corescorecore.core_1.serving.cpu.mem_if.tmp [0]
      1672 I        A 1 \corescorecore.core_1.serving.cpu.mem_bytecnt [1]
      1672 I        B 2 \corescorecore.core_1.serving.cpu.state.i_ctrl_misalign 
      1672 I       CI 3 _0911_[1]
      1672 O       CO 1 _0911_[2]
      1672 O        S 2 \corescorecore.core_1.serving.cpu.mem_if.tmp [1]
      1673 I        A 1 1'h0
      1673 I        B 2 1'h0
      1673 I       CI 3 _0911_[2]
      1673 O       CO 1 _0912_[2]
      1673 O        S 2 \corescorecore.core_1.serving.cpu.mem_if.tmp [2]
      1674 I        A 1 \corescorecore.core_1.serving.cpu.state.o_cnt_r [3]
      1674 I        B 2 \corescorecore.core_1.serving.cpu.state.o_cnt [2]
      1674 I       CI 3 1'h0
      1674 O       CO 1 _0913_[1]
      1674 O        S 2 _0915_[0]
      1675 I        A 1 1'h0
      1675 I        B 2 \corescorecore.core_1.serving.cpu.mem_bytecnt [0]
      1675 I       CI 3 _0913_[1]
      1675 O       CO 1 _0913_[2]
      1675 O        S 2 _0915_[1]
      1676 I        A 1 1'h0
      1676 I        B 2 \corescorecore.core_1.serving.cpu.mem_bytecnt [1]
      1676 I       CI 3 _0913_[2]
      1676 O       CO 1 _0914_[2]
      1676 O        S 2 _0915_[2]
      1677 I        A 1 1'h1
      1677 I        B 2 \corescorecore.core_1.serving.rf_ram_if.rcnt [0]
      1677 I       CI 3 1'h0
      1677 O       CO 1 _0918_[1]
      1677 O        S 2 _0920_[0]
      1678 I        A 1 1'h0
      1678 I        B 2 \corescorecore.core_1.serving.rf_ram_if.rcnt [1]
      1678 I       CI 3 _0918_[1]
      1678 O       CO 1 _0918_[2]
      1678 O        S 2 _0920_[1]
      1679 I        A 1 1'h0
      1679 I        B 2 \corescorecore.core_1.serving.rf_ram_if.rcnt [2]
      1679 I       CI 3 _0918_[2]
      1679 O       CO 1 _0918_[3]
      1679 O        S 2 _0920_[2]
      1680 I        A 1 1'h0
      1680 I        B 2 \corescorecore.core_1.serving.raddr [0]
      1680 I       CI 3 _0918_[3]
      1680 O       CO 1 _0918_[4]
      1680 O        S 2 _0920_[3]
      1681 I        A 1 1'h0
      1681 I        B 2 \corescorecore.core_1.serving.raddr [1]
      1681 I       CI 3 _0918_[4]
      1681 O       CO 1 _0919_[4]
      1681 O        S 2 _0920_[4]
      1682 I        A 1 1'h1
      1682 I        B 2 \corescorecore.core_1.serving.rf_ram_if.wcnt [0]
      1682 I       CI 3 1'h0
      1682 O       CO 1 _0921_[1]
      1682 O        S 2 _0923_[0]
      1683 I        A 1 1'h0
      1683 I        B 2 \corescorecore.core_1.serving.rf_ram_if.wcnt [1]
      1683 I       CI 3 _0921_[1]
      1683 O       CO 1 _0921_[2]
      1683 O        S 2 _0923_[1]
      1684 I        A 1 1'h0
      1684 I        B 2 \corescorecore.core_1.serving.rf_ram_if.wcnt [2]
      1684 I       CI 3 _0921_[2]
      1684 O       CO 1 _0921_[3]
      1684 O        S 2 _0923_[2]
      1685 I        A 1 1'h0
      1685 I        B 2 \corescorecore.core_1.serving.rf_ram_if.o_waddr [0]
      1685 I       CI 3 _0921_[3]
      1685 O       CO 1 _0921_[4]
      1685 O        S 2 _0923_[3]
      1686 I        A 1 1'h0
      1686 I        B 2 \corescorecore.core_1.serving.rf_ram_if.o_waddr [1]
      1686 I       CI 3 _0921_[4]
      1686 O       CO 1 _0922_[4]
      1686 O        S 2 _0923_[4]
      1687 I        A 1 1'h1
      1687 I        B 2 \corescorecore.core_2.serving.cpu.alu.shift.cnt [0]
      1687 I       CI 3 1'h0
      1687 O       CO 1 _0925_[1]
      1687 O        S 2 _0927_[0]
      1688 I        A 1 1'h0
      1688 I        B 2 \corescorecore.core_2.serving.cpu.alu.shift.cnt [1]
      1688 I       CI 3 _0925_[1]
      1688 O       CO 1 _0925_[2]
      1688 O        S 2 _0927_[1]
      1689 I        A 1 1'h0
      1689 I        B 2 \corescorecore.core_2.serving.cpu.alu.shift.cnt [2]
      1689 I       CI 3 _0925_[2]
      1689 O       CO 1 _0925_[3]
      1689 O        S 2 _0927_[2]
      1690 I        A 1 1'h0
      1690 I        B 2 \corescorecore.core_2.serving.cpu.alu.shift.cnt [3]
      1690 I       CI 3 _0925_[3]
      1690 O       CO 1 _0925_[4]
      1690 O        S 2 _0927_[3]
      1691 I        A 1 1'h0
      1691 I        B 2 \corescorecore.core_2.serving.cpu.alu.shift.cnt [4]
      1691 I       CI 3 _0925_[4]
      1691 O       CO 1 _0925_[5]
      1691 O        S 2 _0927_[4]
      1692 I        A 1 1'h0
      1692 I        B 2 \corescorecore.core_2.serving.cpu.alu.shift.cnt [5]
      1692 I       CI 3 _0925_[5]
      1692 O       CO 1 _0926_[5]
      1692 O        S 2 _0927_[5]
      1693 I        A 1 1'h1
      1693 I        B 2 \corescorecore.core_4.serving.cpu.alu.shift.cnt [0]
      1693 I       CI 3 1'h0
      1693 O       CO 1 _0928_[1]
      1693 O        S 2 _0930_[0]
      1694 I        A 1 1'h0
      1694 I        B 2 \corescorecore.core_4.serving.cpu.alu.shift.cnt [1]
      1694 I       CI 3 _0928_[1]
      1694 O       CO 1 _0928_[2]
      1694 O        S 2 _0930_[1]
      1695 I        A 1 1'h0
      1695 I        B 2 \corescorecore.core_4.serving.cpu.alu.shift.cnt [2]
      1695 I       CI 3 _0928_[2]
      1695 O       CO 1 _0928_[3]
      1695 O        S 2 _0930_[2]
      1696 I        A 1 1'h0
      1696 I        B 2 \corescorecore.core_4.serving.cpu.alu.shift.cnt [3]
      1696 I       CI 3 _0928_[3]
      1696 O       CO 1 _0928_[4]
      1696 O        S 2 _0930_[3]
      1697 I        A 1 1'h0
      1697 I        B 2 \corescorecore.core_4.serving.cpu.alu.shift.cnt [4]
      1697 I       CI 3 _0928_[4]
      1697 O       CO 1 _0928_[5]
      1697 O        S 2 _0930_[4]
      1698 I        A 1 1'h0
      1698 I        B 2 \corescorecore.core_4.serving.cpu.alu.shift.cnt [5]
      1698 I       CI 3 _0928_[5]
      1698 O       CO 1 _0929_[5]
      1698 O        S 2 _0930_[5]
      1699 I        A 1 \corescorecore.core_3.serving.cpu.bufreg.o_lsb [0]
      1699 I        B 2 \corescorecore.core_3.serving.cpu.mem_bytecnt [0]
      1699 I       CI 3 1'h0
      1699 O       CO 1 _0932_[1]
      1699 O        S 2 \corescorecore.core_3.serving.cpu.mem_if.tmp [0]
      1700 I        A 1 \corescorecore.core_3.serving.cpu.state.i_ctrl_misalign 
      1700 I        B 2 \corescorecore.core_3.serving.cpu.mem_bytecnt [1]
      1700 I       CI 3 _0932_[1]
      1700 O       CO 1 _0932_[2]
      1700 O        S 2 \corescorecore.core_3.serving.cpu.mem_if.tmp [1]
      1701 I        A 1 1'h0
      1701 I        B 2 1'h0
      1701 I       CI 3 _0932_[2]
      1701 O       CO 1 _0933_[2]
      1701 O        S 2 \corescorecore.core_3.serving.cpu.mem_if.tmp [2]
      1702 I        A 1 \corescorecore.core_2.serving.cpu.mem_bytecnt [0]
      1702 I        B 2 \corescorecore.core_2.serving.cpu.bufreg.o_lsb [0]
      1702 I       CI 3 1'h0
      1702 O       CO 1 _0934_[1]
      1702 O        S 2 \corescorecore.core_2.serving.cpu.mem_if.tmp [0]
      1703 I        A 1 \corescorecore.core_2.serving.cpu.mem_bytecnt [1]
      1703 I        B 2 \corescorecore.core_2.serving.cpu.state.i_ctrl_misalign 
      1703 I       CI 3 _0934_[1]
      1703 O       CO 1 _0934_[2]
      1703 O        S 2 \corescorecore.core_2.serving.cpu.mem_if.tmp [1]
      1704 I        A 1 1'h0
      1704 I        B 2 1'h0
      1704 I       CI 3 _0934_[2]
      1704 O       CO 1 _0935_[2]
      1704 O        S 2 \corescorecore.core_2.serving.cpu.mem_if.tmp [2]
      1705 I        A 1 \corescorecore.core_2.serving.cpu.state.o_cnt_r [3]
      1705 I        B 2 \corescorecore.core_2.serving.cpu.state.o_cnt [2]
      1705 I       CI 3 1'h0
      1705 O       CO 1 _0936_[1]
      1705 O        S 2 _0938_[0]
      1706 I        A 1 1'h0
      1706 I        B 2 \corescorecore.core_2.serving.cpu.mem_bytecnt [0]
      1706 I       CI 3 _0936_[1]
      1706 O       CO 1 _0936_[2]
      1706 O        S 2 _0938_[1]
      1707 I        A 1 1'h0
      1707 I        B 2 \corescorecore.core_2.serving.cpu.mem_bytecnt [1]
      1707 I       CI 3 _0936_[2]
      1707 O       CO 1 _0937_[2]
      1707 O        S 2 _0938_[2]
      1708 I        A 1 1'h1
      1708 I        B 2 \corescorecore.core_2.serving.rf_ram_if.rcnt [0]
      1708 I       CI 3 1'h0
      1708 O       CO 1 _0941_[1]
      1708 O        S 2 _0943_[0]
      1709 I        A 1 1'h0
      1709 I        B 2 \corescorecore.core_2.serving.rf_ram_if.rcnt [1]
      1709 I       CI 3 _0941_[1]
      1709 O       CO 1 _0941_[2]
      1709 O        S 2 _0943_[1]
      1710 I        A 1 1'h0
      1710 I        B 2 \corescorecore.core_2.serving.rf_ram_if.rcnt [2]
      1710 I       CI 3 _0941_[2]
      1710 O       CO 1 _0941_[3]
      1710 O        S 2 _0943_[2]
      1711 I        A 1 1'h0
      1711 I        B 2 \corescorecore.core_2.serving.raddr [0]
      1711 I       CI 3 _0941_[3]
      1711 O       CO 1 _0941_[4]
      1711 O        S 2 _0943_[3]
      1712 I        A 1 1'h0
      1712 I        B 2 \corescorecore.core_2.serving.raddr [1]
      1712 I       CI 3 _0941_[4]
      1712 O       CO 1 _0942_[4]
      1712 O        S 2 _0943_[4]
      1713 I        A 1 1'h1
      1713 I        B 2 \corescorecore.core_2.serving.rf_ram_if.wcnt [0]
      1713 I       CI 3 1'h0
      1713 O       CO 1 _0944_[1]
      1713 O        S 2 _0946_[0]
      1714 I        A 1 1'h0
      1714 I        B 2 \corescorecore.core_2.serving.rf_ram_if.wcnt [1]
      1714 I       CI 3 _0944_[1]
      1714 O       CO 1 _0944_[2]
      1714 O        S 2 _0946_[1]
      1715 I        A 1 1'h0
      1715 I        B 2 \corescorecore.core_2.serving.rf_ram_if.wcnt [2]
      1715 I       CI 3 _0944_[2]
      1715 O       CO 1 _0944_[3]
      1715 O        S 2 _0946_[2]
      1716 I        A 1 1'h0
      1716 I        B 2 \corescorecore.core_2.serving.rf_ram_if.o_waddr [0]
      1716 I       CI 3 _0944_[3]
      1716 O       CO 1 _0944_[4]
      1716 O        S 2 _0946_[3]
      1717 I        A 1 1'h0
      1717 I        B 2 \corescorecore.core_2.serving.rf_ram_if.o_waddr [1]
      1717 I       CI 3 _0944_[4]
      1717 O       CO 1 _0945_[4]
      1717 O        S 2 _0946_[4]
      1718 I        A 1 \corescorecore.core_3.serving.cpu.state.o_cnt_r [3]
      1718 I        B 2 \corescorecore.core_3.serving.cpu.state.o_cnt [2]
      1718 I       CI 3 1'h0
      1718 O       CO 1 _0947_[1]
      1718 O        S 2 _0949_[0]
      1719 I        A 1 1'h0
      1719 I        B 2 \corescorecore.core_3.serving.cpu.mem_bytecnt [0]
      1719 I       CI 3 _0947_[1]
      1719 O       CO 1 _0947_[2]
      1719 O        S 2 _0949_[1]
      1720 I        A 1 1'h0
      1720 I        B 2 \corescorecore.core_3.serving.cpu.mem_bytecnt [1]
      1720 I       CI 3 _0947_[2]
      1720 O       CO 1 _0948_[2]
      1720 O        S 2 _0949_[2]
      1721 I        A 1 1'h1
      1721 I        B 2 \corescorecore.core_3.serving.cpu.alu.shift.cnt [0]
      1721 I       CI 3 1'h0
      1721 O       CO 1 _0951_[1]
      1721 O        S 2 _0953_[0]
      1722 I        A 1 1'h0
      1722 I        B 2 \corescorecore.core_3.serving.cpu.alu.shift.cnt [1]
      1722 I       CI 3 _0951_[1]
      1722 O       CO 1 _0951_[2]
      1722 O        S 2 _0953_[1]
      1723 I        A 1 1'h0
      1723 I        B 2 \corescorecore.core_3.serving.cpu.alu.shift.cnt [2]
      1723 I       CI 3 _0951_[2]
      1723 O       CO 1 _0951_[3]
      1723 O        S 2 _0953_[2]
      1724 I        A 1 1'h0
      1724 I        B 2 \corescorecore.core_3.serving.cpu.alu.shift.cnt [3]
      1724 I       CI 3 _0951_[3]
      1724 O       CO 1 _0951_[4]
      1724 O        S 2 _0953_[3]
      1725 I        A 1 1'h0
      1725 I        B 2 \corescorecore.core_3.serving.cpu.alu.shift.cnt [4]
      1725 I       CI 3 _0951_[4]
      1725 O       CO 1 _0951_[5]
      1725 O        S 2 _0953_[4]
      1726 I        A 1 1'h0
      1726 I        B 2 \corescorecore.core_3.serving.cpu.alu.shift.cnt [5]
      1726 I       CI 3 _0951_[5]
      1726 O       CO 1 _0952_[5]
      1726 O        S 2 _0953_[5]
      1727 I        A 1 1'h1
      1727 I        B 2 \corescorecore.core_3.serving.rf_ram_if.wcnt [0]
      1727 I       CI 3 1'h0
      1727 O       CO 1 _0954_[1]
      1727 O        S 2 _0956_[0]
      1728 I        A 1 1'h0
      1728 I        B 2 \corescorecore.core_3.serving.rf_ram_if.wcnt [1]
      1728 I       CI 3 _0954_[1]
      1728 O       CO 1 _0954_[2]
      1728 O        S 2 _0956_[1]
      1729 I        A 1 1'h0
      1729 I        B 2 \corescorecore.core_3.serving.rf_ram_if.wcnt [2]
      1729 I       CI 3 _0954_[2]
      1729 O       CO 1 _0954_[3]
      1729 O        S 2 _0956_[2]
      1730 I        A 1 1'h0
      1730 I        B 2 \corescorecore.core_3.serving.rf_ram_if.o_waddr [0]
      1730 I       CI 3 _0954_[3]
      1730 O       CO 1 _0954_[4]
      1730 O        S 2 _0956_[3]
      1731 I        A 1 1'h0
      1731 I        B 2 \corescorecore.core_3.serving.rf_ram_if.o_waddr [1]
      1731 I       CI 3 _0954_[4]
      1731 O       CO 1 _0955_[4]
      1731 O        S 2 _0956_[4]
      1732 I        A 1 1'h1
      1732 I        B 2 \corescorecore.core_3.serving.rf_ram_if.rcnt [0]
      1732 I       CI 3 1'h0
      1732 O       CO 1 _0957_[1]
      1732 O        S 2 _0959_[0]
      1733 I        A 1 1'h0
      1733 I        B 2 \corescorecore.core_3.serving.rf_ram_if.rcnt [1]
      1733 I       CI 3 _0957_[1]
      1733 O       CO 1 _0957_[2]
      1733 O        S 2 _0959_[1]
      1734 I        A 1 1'h0
      1734 I        B 2 \corescorecore.core_3.serving.rf_ram_if.rcnt [2]
      1734 I       CI 3 _0957_[2]
      1734 O       CO 1 _0957_[3]
      1734 O        S 2 _0959_[2]
      1735 I        A 1 1'h0
      1735 I        B 2 \corescorecore.core_3.serving.raddr [0]
      1735 I       CI 3 _0957_[3]
      1735 O       CO 1 _0957_[4]
      1735 O        S 2 _0959_[3]
      1736 I        A 1 1'h0
      1736 I        B 2 \corescorecore.core_3.serving.raddr [1]
      1736 I       CI 3 _0957_[4]
      1736 O       CO 1 _0958_[4]
      1736 O        S 2 _0959_[4]
      1737 I        I 1 _0960_
      1737 O        O 1 \clkgen.i_clk 
      1738 I        I 1 _0961_
      1738 O        O 1 clk
      1739 I      CLK 2 \clkgen.i_clk 
      1739 I        D 1 _1277_[0]
      1739 I       EN 3 1'h1
      1739 I       SR 4 1'h0
      1739 O        Q 1 \clkgen.rst_reg1 
      1740 I      CLK 2 clk
      1740 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [24]
      1740 I       EN 3 _0377_
      1740 I       SR 4 1'h0
      1740 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [8]
      1741 I      CLK 2 clk
      1741 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [25]
      1741 I       EN 3 _0377_
      1741 I       SR 4 1'h0
      1741 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [9]
      1742 I      CLK 2 clk
      1742 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [26]
      1742 I       EN 3 _0377_
      1742 I       SR 4 1'h0
      1742 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [10]
      1743 I      CLK 2 clk
      1743 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [27]
      1743 I       EN 3 _0377_
      1743 I       SR 4 1'h0
      1743 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [11]
      1744 I      CLK 2 clk
      1744 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [28]
      1744 I       EN 3 _0377_
      1744 I       SR 4 1'h0
      1744 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [12]
      1745 I      CLK 2 clk
      1745 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [29]
      1745 I       EN 3 _0377_
      1745 I       SR 4 1'h0
      1745 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [13]
      1746 I      CLK 2 clk
      1746 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [30]
      1746 I       EN 3 _0377_
      1746 I       SR 4 1'h0
      1746 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [14]
      1747 I      CLK 2 clk
      1747 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [31]
      1747 I       EN 3 _0377_
      1747 I       SR 4 1'h0
      1747 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [15]
      1748 I      CLK 2 clk
      1748 I        D 1 \corescorecore.core_1.serving.cpu.bufreg.q 
      1748 I       EN 3 _0549_
      1748 I       SR 4 1'h0
      1748 O        Q 1 \corescorecore.core_1.serving.cpu.bufreg.o_lsb [0]
      1749 I      CLK 2 clk
      1749 I        D 1 _0384_
      1749 I       EN 3 1'h1
      1749 I       SR 4 1'h0
      1749 O        Q 1 \corescorecore.core_0.serving.cpu.alu.i_rs1 
      1750 I      CLK 2 clk
      1750 I        D 1 _0385_
      1750 I       EN 3 1'h1
      1750 I       SR 4 1'h0
      1750 O        Q 1 \corescorecore.core_0.serving.rf_ram_if.rdata0 [1]
      1751 I      CLK 2 clk
      1751 I        D 1 _0386_
      1751 I       EN 3 1'h1
      1751 I       SR 4 1'h0
      1751 O        Q 1 \corescorecore.core_0.serving.rf_ram_if.rdata0 [2]
      1752 I      CLK 2 clk
      1752 I        D 1 _0387_
      1752 I       EN 3 1'h1
      1752 I       SR 4 1'h0
      1752 O        Q 1 \corescorecore.core_0.serving.rf_ram_if.rdata0 [3]
      1753 I      CLK 2 clk
      1753 I        D 1 _0388_
      1753 I       EN 3 1'h1
      1753 I       SR 4 1'h0
      1753 O        Q 1 \corescorecore.core_0.serving.rf_ram_if.rdata0 [4]
      1754 I      CLK 2 clk
      1754 I        D 1 _0389_
      1754 I       EN 3 1'h1
      1754 I       SR 4 1'h0
      1754 O        Q 1 \corescorecore.core_0.serving.rf_ram_if.rdata0 [5]
      1755 I      CLK 2 clk
      1755 I        D 1 _0390_
      1755 I       EN 3 1'h1
      1755 I       SR 4 1'h0
      1755 O        Q 1 \corescorecore.core_0.serving.rf_ram_if.rdata0 [6]
      1756 I      CLK 2 clk
      1756 I        D 1 _0391_
      1756 I       EN 3 1'h1
      1756 I       SR 4 1'h0
      1756 O        Q 1 \corescorecore.core_0.serving.rf_ram_if.rdata1 [0]
      1757 I      CLK 2 clk
      1757 I        D 1 _0392_
      1757 I       EN 3 1'h1
      1757 I       SR 4 1'h0
      1757 O        Q 1 \corescorecore.core_0.serving.rf_ram_if.rdata1 [1]
      1758 I      CLK 2 clk
      1758 I        D 1 _0393_
      1758 I       EN 3 1'h1
      1758 I       SR 4 1'h0
      1758 O        Q 1 \corescorecore.core_0.serving.rf_ram_if.rdata1 [2]
      1759 I      CLK 2 clk
      1759 I        D 1 _0394_
      1759 I       EN 3 1'h1
      1759 I       SR 4 1'h0
      1759 O        Q 1 \corescorecore.core_0.serving.rf_ram_if.rdata1 [3]
      1760 I      CLK 2 clk
      1760 I        D 1 _0395_
      1760 I       EN 3 1'h1
      1760 I       SR 4 1'h0
      1760 O        Q 1 \corescorecore.core_0.serving.rf_ram_if.rdata1 [4]
      1761 I      CLK 2 clk
      1761 I        D 1 _0396_
      1761 I       EN 3 1'h1
      1761 I       SR 4 1'h0
      1761 O        Q 1 \corescorecore.core_0.serving.rf_ram_if.rdata1 [5]
      1762 I      CLK 2 clk
      1762 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [24]
      1762 I       EN 3 _0383_
      1762 I       SR 4 1'h0
      1762 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [8]
      1763 I      CLK 2 clk
      1763 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [25]
      1763 I       EN 3 _0383_
      1763 I       SR 4 1'h0
      1763 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [9]
      1764 I      CLK 2 clk
      1764 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [26]
      1764 I       EN 3 _0383_
      1764 I       SR 4 1'h0
      1764 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [10]
      1765 I      CLK 2 clk
      1765 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [27]
      1765 I       EN 3 _0383_
      1765 I       SR 4 1'h0
      1765 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [11]
      1766 I      CLK 2 clk
      1766 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [28]
      1766 I       EN 3 _0383_
      1766 I       SR 4 1'h0
      1766 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [12]
      1767 I      CLK 2 clk
      1767 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [29]
      1767 I       EN 3 _0383_
      1767 I       SR 4 1'h0
      1767 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [13]
      1768 I      CLK 2 clk
      1768 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [30]
      1768 I       EN 3 _0383_
      1768 I       SR 4 1'h0
      1768 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [14]
      1769 I      CLK 2 clk
      1769 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [31]
      1769 I       EN 3 _0383_
      1769 I       SR 4 1'h0
      1769 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [15]
      1770 I      CLK 2 clk
      1770 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [24]
      1770 I       EN 3 _1219_[0]
      1770 I       SR 4 1'h0
      1770 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [16]
      1771 I      CLK 2 clk
      1771 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [25]
      1771 I       EN 3 _1219_[0]
      1771 I       SR 4 1'h0
      1771 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [17]
      1772 I      CLK 2 clk
      1772 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [26]
      1772 I       EN 3 _1219_[0]
      1772 I       SR 4 1'h0
      1772 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [18]
      1773 I      CLK 2 clk
      1773 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [27]
      1773 I       EN 3 _1219_[0]
      1773 I       SR 4 1'h0
      1773 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [19]
      1774 I      CLK 2 clk
      1774 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [28]
      1774 I       EN 3 _1219_[0]
      1774 I       SR 4 1'h0
      1774 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [20]
      1775 I      CLK 2 clk
      1775 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [29]
      1775 I       EN 3 _1219_[0]
      1775 I       SR 4 1'h0
      1775 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [21]
      1776 I      CLK 2 clk
      1776 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [30]
      1776 I       EN 3 _1219_[0]
      1776 I       SR 4 1'h0
      1776 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [22]
      1777 I      CLK 2 clk
      1777 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [31]
      1777 I       EN 3 _1219_[0]
      1777 I       SR 4 1'h0
      1777 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [23]
      1778 I      CLK 2 clk
      1778 I        D 1 \corescorecore.core_0.serving.cpu.bufreg.q 
      1778 I       EN 3 _0472_
      1778 I       SR 4 1'h0
      1778 O        Q 1 \corescorecore.core_0.serving.cpu.bufreg.o_lsb [0]
      1779 I      CLK 2 clk
      1779 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [24]
      1779 I       EN 3 _0381_
      1779 I       SR 4 1'h0
      1779 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [8]
      1780 I      CLK 2 clk
      1780 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [25]
      1780 I       EN 3 _0381_
      1780 I       SR 4 1'h0
      1780 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [9]
      1781 I      CLK 2 clk
      1781 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [26]
      1781 I       EN 3 _0381_
      1781 I       SR 4 1'h0
      1781 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [10]
      1782 I      CLK 2 clk
      1782 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [27]
      1782 I       EN 3 _0381_
      1782 I       SR 4 1'h0
      1782 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [11]
      1783 I      CLK 2 clk
      1783 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [28]
      1783 I       EN 3 _0381_
      1783 I       SR 4 1'h0
      1783 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [12]
      1784 I      CLK 2 clk
      1784 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [29]
      1784 I       EN 3 _0381_
      1784 I       SR 4 1'h0
      1784 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [13]
      1785 I      CLK 2 clk
      1785 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [30]
      1785 I       EN 3 _0381_
      1785 I       SR 4 1'h0
      1785 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [14]
      1786 I      CLK 2 clk
      1786 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [31]
      1786 I       EN 3 _0381_
      1786 I       SR 4 1'h0
      1786 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [15]
      1787 I      CLK 2 clk
      1787 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [24]
      1787 I       EN 3 _1246_[0]
      1787 I       SR 4 1'h0
      1787 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [16]
      1788 I      CLK 2 clk
      1788 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [25]
      1788 I       EN 3 _1246_[0]
      1788 I       SR 4 1'h0
      1788 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [17]
      1789 I      CLK 2 clk
      1789 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [26]
      1789 I       EN 3 _1246_[0]
      1789 I       SR 4 1'h0
      1789 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [18]
      1790 I      CLK 2 clk
      1790 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [27]
      1790 I       EN 3 _1246_[0]
      1790 I       SR 4 1'h0
      1790 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [19]
      1791 I      CLK 2 clk
      1791 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [28]
      1791 I       EN 3 _1246_[0]
      1791 I       SR 4 1'h0
      1791 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [20]
      1792 I      CLK 2 clk
      1792 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [29]
      1792 I       EN 3 _1246_[0]
      1792 I       SR 4 1'h0
      1792 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [21]
      1793 I      CLK 2 clk
      1793 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [30]
      1793 I       EN 3 _1246_[0]
      1793 I       SR 4 1'h0
      1793 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [22]
      1794 I      CLK 2 clk
      1794 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [31]
      1794 I       EN 3 _1246_[0]
      1794 I       SR 4 1'h0
      1794 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [23]
      1795 I      CLK 2 clk
      1795 I        D 1 _0397_
      1795 I       EN 3 1'h1
      1795 I       SR 4 1'h0
      1795 O        Q 1 \corescorecore.core_1.serving.cpu.alu.i_rs1 
      1796 I      CLK 2 clk
      1796 I        D 1 _0398_
      1796 I       EN 3 1'h1
      1796 I       SR 4 1'h0
      1796 O        Q 1 \corescorecore.core_1.serving.rf_ram_if.rdata0 [1]
      1797 I      CLK 2 clk
      1797 I        D 1 _0399_
      1797 I       EN 3 1'h1
      1797 I       SR 4 1'h0
      1797 O        Q 1 \corescorecore.core_1.serving.rf_ram_if.rdata0 [2]
      1798 I      CLK 2 clk
      1798 I        D 1 _0400_
      1798 I       EN 3 1'h1
      1798 I       SR 4 1'h0
      1798 O        Q 1 \corescorecore.core_1.serving.rf_ram_if.rdata0 [3]
      1799 I      CLK 2 clk
      1799 I        D 1 _0401_
      1799 I       EN 3 1'h1
      1799 I       SR 4 1'h0
      1799 O        Q 1 \corescorecore.core_1.serving.rf_ram_if.rdata0 [4]
      1800 I      CLK 2 clk
      1800 I        D 1 _0402_
      1800 I       EN 3 1'h1
      1800 I       SR 4 1'h0
      1800 O        Q 1 \corescorecore.core_1.serving.rf_ram_if.rdata0 [5]
      1801 I      CLK 2 clk
      1801 I        D 1 _0403_
      1801 I       EN 3 1'h1
      1801 I       SR 4 1'h0
      1801 O        Q 1 \corescorecore.core_1.serving.rf_ram_if.rdata0 [6]
      1802 I      CLK 2 clk
      1802 I        D 1 _0404_
      1802 I       EN 3 1'h1
      1802 I       SR 4 1'h0
      1802 O        Q 1 \corescorecore.core_1.serving.rf_ram_if.rdata1 [0]
      1803 I      CLK 2 clk
      1803 I        D 1 _0405_
      1803 I       EN 3 1'h1
      1803 I       SR 4 1'h0
      1803 O        Q 1 \corescorecore.core_1.serving.rf_ram_if.rdata1 [1]
      1804 I      CLK 2 clk
      1804 I        D 1 _0406_
      1804 I       EN 3 1'h1
      1804 I       SR 4 1'h0
      1804 O        Q 1 \corescorecore.core_1.serving.rf_ram_if.rdata1 [2]
      1805 I      CLK 2 clk
      1805 I        D 1 _0407_
      1805 I       EN 3 1'h1
      1805 I       SR 4 1'h0
      1805 O        Q 1 \corescorecore.core_1.serving.rf_ram_if.rdata1 [3]
      1806 I      CLK 2 clk
      1806 I        D 1 _0408_
      1806 I       EN 3 1'h1
      1806 I       SR 4 1'h0
      1806 O        Q 1 \corescorecore.core_1.serving.rf_ram_if.rdata1 [4]
      1807 I      CLK 2 clk
      1807 I        D 1 _0409_
      1807 I       EN 3 1'h1
      1807 I       SR 4 1'h0
      1807 O        Q 1 \corescorecore.core_1.serving.rf_ram_if.rdata1 [5]
      1808 I      CLK 2 clk
      1808 I        D 1 \corescorecore.core_2.serving.cpu.bufreg.q 
      1808 I       EN 3 _0626_
      1808 I       SR 4 1'h0
      1808 O        Q 1 \corescorecore.core_2.serving.cpu.bufreg.o_lsb [0]
      1809 I      CLK 2 clk
      1809 I        D 1 \corescorecore.core_2.serving.ram.we 
      1809 I       EN 3 1'h1
      1809 I       SR 4 1'h0
      1809 O        Q 1 _0979_
      1810 I      CLK 2 clk
      1810 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [24]
      1810 I       EN 3 _1213_[0]
      1810 I       SR 4 1'h0
      1810 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [16]
      1811 I      CLK 2 clk
      1811 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [25]
      1811 I       EN 3 _1213_[0]
      1811 I       SR 4 1'h0
      1811 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [17]
      1812 I      CLK 2 clk
      1812 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [26]
      1812 I       EN 3 _1213_[0]
      1812 I       SR 4 1'h0
      1812 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [18]
      1813 I      CLK 2 clk
      1813 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [27]
      1813 I       EN 3 _1213_[0]
      1813 I       SR 4 1'h0
      1813 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [19]
      1814 I      CLK 2 clk
      1814 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [28]
      1814 I       EN 3 _1213_[0]
      1814 I       SR 4 1'h0
      1814 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [20]
      1815 I      CLK 2 clk
      1815 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [29]
      1815 I       EN 3 _1213_[0]
      1815 I       SR 4 1'h0
      1815 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [21]
      1816 I      CLK 2 clk
      1816 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [30]
      1816 I       EN 3 _1213_[0]
      1816 I       SR 4 1'h0
      1816 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [22]
      1817 I      CLK 2 clk
      1817 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [31]
      1817 I       EN 3 _1213_[0]
      1817 I       SR 4 1'h0
      1817 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [23]
      1818 I      CLK 2 clk
      1818 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [24]
      1818 I       EN 3 _0379_
      1818 I       SR 4 1'h0
      1818 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [8]
      1819 I      CLK 2 clk
      1819 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [25]
      1819 I       EN 3 _0379_
      1819 I       SR 4 1'h0
      1819 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [9]
      1820 I      CLK 2 clk
      1820 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [26]
      1820 I       EN 3 _0379_
      1820 I       SR 4 1'h0
      1820 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [10]
      1821 I      CLK 2 clk
      1821 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [27]
      1821 I       EN 3 _0379_
      1821 I       SR 4 1'h0
      1821 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [11]
      1822 I      CLK 2 clk
      1822 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [28]
      1822 I       EN 3 _0379_
      1822 I       SR 4 1'h0
      1822 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [12]
      1823 I      CLK 2 clk
      1823 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [29]
      1823 I       EN 3 _0379_
      1823 I       SR 4 1'h0
      1823 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [13]
      1824 I      CLK 2 clk
      1824 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [30]
      1824 I       EN 3 _0379_
      1824 I       SR 4 1'h0
      1824 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [14]
      1825 I      CLK 2 clk
      1825 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [31]
      1825 I       EN 3 _0379_
      1825 I       SR 4 1'h0
      1825 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [15]
      1826 I      CLK 2 clk
      1826 I        D 1 \corescorecore.core_1.serving.ram.wdata [0]
      1826 I       EN 3 1'h1
      1826 I       SR 4 1'h0
      1826 O        Q 1 _0968_[0]
      1827 I      CLK 2 clk
      1827 I        D 1 \corescorecore.core_1.serving.ram.wdata [1]
      1827 I       EN 3 1'h1
      1827 I       SR 4 1'h0
      1827 O        Q 1 _0968_[1]
      1828 I      CLK 2 clk
      1828 I        D 1 \corescorecore.core_1.serving.ram.wdata [2]
      1828 I       EN 3 1'h1
      1828 I       SR 4 1'h0
      1828 O        Q 1 _0968_[2]
      1829 I      CLK 2 clk
      1829 I        D 1 \corescorecore.core_1.serving.ram.wdata [3]
      1829 I       EN 3 1'h1
      1829 I       SR 4 1'h0
      1829 O        Q 1 _0968_[3]
      1830 I      CLK 2 clk
      1830 I        D 1 \corescorecore.core_1.serving.ram.wdata [4]
      1830 I       EN 3 1'h1
      1830 I       SR 4 1'h0
      1830 O        Q 1 _0968_[4]
      1831 I      CLK 2 clk
      1831 I        D 1 \corescorecore.core_1.serving.ram.wdata [5]
      1831 I       EN 3 1'h1
      1831 I       SR 4 1'h0
      1831 O        Q 1 _0968_[5]
      1832 I      CLK 2 clk
      1832 I        D 1 \corescorecore.core_1.serving.ram.wdata [6]
      1832 I       EN 3 1'h1
      1832 I       SR 4 1'h0
      1832 O        Q 1 _0968_[6]
      1833 I      CLK 2 clk
      1833 I        D 1 \corescorecore.core_1.serving.ram.wdata [7]
      1833 I       EN 3 1'h1
      1833 I       SR 4 1'h0
      1833 O        Q 1 _0968_[7]
      1834 I      CLK 2 clk
      1834 I        D 1 _0410_
      1834 I       EN 3 1'h1
      1834 I       SR 4 1'h0
      1834 O        Q 1 \corescorecore.core_2.serving.cpu.alu.i_rs1 
      1835 I      CLK 2 clk
      1835 I        D 1 _0411_
      1835 I       EN 3 1'h1
      1835 I       SR 4 1'h0
      1835 O        Q 1 \corescorecore.core_2.serving.rf_ram_if.rdata0 [1]
      1836 I      CLK 2 clk
      1836 I        D 1 _0412_
      1836 I       EN 3 1'h1
      1836 I       SR 4 1'h0
      1836 O        Q 1 \corescorecore.core_2.serving.rf_ram_if.rdata0 [2]
      1837 I      CLK 2 clk
      1837 I        D 1 _0413_
      1837 I       EN 3 1'h1
      1837 I       SR 4 1'h0
      1837 O        Q 1 \corescorecore.core_2.serving.rf_ram_if.rdata0 [3]
      1838 I      CLK 2 clk
      1838 I        D 1 _0414_
      1838 I       EN 3 1'h1
      1838 I       SR 4 1'h0
      1838 O        Q 1 \corescorecore.core_2.serving.rf_ram_if.rdata0 [4]
      1839 I      CLK 2 clk
      1839 I        D 1 _0415_
      1839 I       EN 3 1'h1
      1839 I       SR 4 1'h0
      1839 O        Q 1 \corescorecore.core_2.serving.rf_ram_if.rdata0 [5]
      1840 I      CLK 2 clk
      1840 I        D 1 _0416_
      1840 I       EN 3 1'h1
      1840 I       SR 4 1'h0
      1840 O        Q 1 \corescorecore.core_2.serving.rf_ram_if.rdata0 [6]
      1841 I      CLK 2 clk
      1841 I        D 1 _0417_
      1841 I       EN 3 1'h1
      1841 I       SR 4 1'h0
      1841 O        Q 1 \corescorecore.core_2.serving.rf_ram_if.rdata1 [0]
      1842 I      CLK 2 clk
      1842 I        D 1 _0418_
      1842 I       EN 3 1'h1
      1842 I       SR 4 1'h0
      1842 O        Q 1 \corescorecore.core_2.serving.rf_ram_if.rdata1 [1]
      1843 I      CLK 2 clk
      1843 I        D 1 _0419_
      1843 I       EN 3 1'h1
      1843 I       SR 4 1'h0
      1843 O        Q 1 \corescorecore.core_2.serving.rf_ram_if.rdata1 [2]
      1844 I      CLK 2 clk
      1844 I        D 1 _0420_
      1844 I       EN 3 1'h1
      1844 I       SR 4 1'h0
      1844 O        Q 1 \corescorecore.core_2.serving.rf_ram_if.rdata1 [3]
      1845 I      CLK 2 clk
      1845 I        D 1 _0421_
      1845 I       EN 3 1'h1
      1845 I       SR 4 1'h0
      1845 O        Q 1 \corescorecore.core_2.serving.rf_ram_if.rdata1 [4]
      1846 I      CLK 2 clk
      1846 I        D 1 _0422_
      1846 I       EN 3 1'h1
      1846 I       SR 4 1'h0
      1846 O        Q 1 \corescorecore.core_2.serving.rf_ram_if.rdata1 [5]
      1847 I      CLK 2 clk
      1847 I        D 1 \corescorecore.core_3.serving.cpu.bufreg.q 
      1847 I       EN 3 _0703_
      1847 I       SR 4 1'h0
      1847 O        Q 1 \corescorecore.core_3.serving.cpu.bufreg.o_lsb [0]
      1848 I      CLK 2 clk
      1848 I        D 1 \corescorecore.core_1.serving.ram.raddr [7]
      1848 I       EN 3 1'h1
      1848 I       SR 4 1'h0
      1848 O        Q 1 _0973_[7]
      1849 I      CLK 2 clk
      1849 I        D 1 \corescorecore.core_4.serving.ram.we 
      1849 I       EN 3 1'h1
      1849 I       SR 4 1'h0
      1849 O        Q 1 _0981_
      1850 I      CLK 2 clk
      1850 I        D 1 \corescorecore.core_3.serving.ram.raddr [7]
      1850 I       EN 3 1'h1
      1850 I       SR 4 1'h0
      1850 O        Q 1 _0975_[7]
      1851 I      CLK 2 clk
      1851 I        D 1 \corescorecore.core_4.serving.ram.wdata [0]
      1851 I       EN 3 1'h1
      1851 I       SR 4 1'h0
      1851 O        Q 1 _0971_[0]
      1852 I      CLK 2 clk
      1852 I        D 1 \corescorecore.core_4.serving.ram.wdata [1]
      1852 I       EN 3 1'h1
      1852 I       SR 4 1'h0
      1852 O        Q 1 _0971_[1]
      1853 I      CLK 2 clk
      1853 I        D 1 \corescorecore.core_4.serving.ram.wdata [2]
      1853 I       EN 3 1'h1
      1853 I       SR 4 1'h0
      1853 O        Q 1 _0971_[2]
      1854 I      CLK 2 clk
      1854 I        D 1 \corescorecore.core_4.serving.ram.wdata [3]
      1854 I       EN 3 1'h1
      1854 I       SR 4 1'h0
      1854 O        Q 1 _0971_[3]
      1855 I      CLK 2 clk
      1855 I        D 1 \corescorecore.core_4.serving.ram.wdata [4]
      1855 I       EN 3 1'h1
      1855 I       SR 4 1'h0
      1855 O        Q 1 _0971_[4]
      1856 I      CLK 2 clk
      1856 I        D 1 \corescorecore.core_4.serving.ram.wdata [5]
      1856 I       EN 3 1'h1
      1856 I       SR 4 1'h0
      1856 O        Q 1 _0971_[5]
      1857 I      CLK 2 clk
      1857 I        D 1 \corescorecore.core_4.serving.ram.wdata [6]
      1857 I       EN 3 1'h1
      1857 I       SR 4 1'h0
      1857 O        Q 1 _0971_[6]
      1858 I      CLK 2 clk
      1858 I        D 1 \corescorecore.core_4.serving.ram.wdata [7]
      1858 I       EN 3 1'h1
      1858 I       SR 4 1'h0
      1858 O        Q 1 _0971_[7]
      1859 I      CLK 2 clk
      1859 I        D 1 \corescorecore.core_0.serving.ram.raddr [7]
      1859 I       EN 3 1'h1
      1859 I       SR 4 1'h0
      1859 O        Q 1 _0972_[7]
      1860 I      CLK 2 clk
      1860 I        D 1 \corescorecore.core_1.serving.ram.we 
      1860 I       EN 3 1'h1
      1860 I       SR 4 1'h0
      1860 O        Q 1 _0978_
      1861 I      CLK 2 clk
      1861 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [24]
      1861 I       EN 3 _1202_[0]
      1861 I       SR 4 1'h0
      1861 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [16]
      1862 I      CLK 2 clk
      1862 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [25]
      1862 I       EN 3 _1202_[0]
      1862 I       SR 4 1'h0
      1862 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [17]
      1863 I      CLK 2 clk
      1863 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [26]
      1863 I       EN 3 _1202_[0]
      1863 I       SR 4 1'h0
      1863 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [18]
      1864 I      CLK 2 clk
      1864 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [27]
      1864 I       EN 3 _1202_[0]
      1864 I       SR 4 1'h0
      1864 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [19]
      1865 I      CLK 2 clk
      1865 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [28]
      1865 I       EN 3 _1202_[0]
      1865 I       SR 4 1'h0
      1865 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [20]
      1866 I      CLK 2 clk
      1866 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [29]
      1866 I       EN 3 _1202_[0]
      1866 I       SR 4 1'h0
      1866 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [21]
      1867 I      CLK 2 clk
      1867 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [30]
      1867 I       EN 3 _1202_[0]
      1867 I       SR 4 1'h0
      1867 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [22]
      1868 I      CLK 2 clk
      1868 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [31]
      1868 I       EN 3 _1202_[0]
      1868 I       SR 4 1'h0
      1868 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [23]
      1869 I      CLK 2 clk
      1869 I        D 1 \corescorecore.core_2.serving.ram.wdata [0]
      1869 I       EN 3 1'h1
      1869 I       SR 4 1'h0
      1869 O        Q 1 _0969_[0]
      1870 I      CLK 2 clk
      1870 I        D 1 \corescorecore.core_2.serving.ram.wdata [1]
      1870 I       EN 3 1'h1
      1870 I       SR 4 1'h0
      1870 O        Q 1 _0969_[1]
      1871 I      CLK 2 clk
      1871 I        D 1 \corescorecore.core_2.serving.ram.wdata [2]
      1871 I       EN 3 1'h1
      1871 I       SR 4 1'h0
      1871 O        Q 1 _0969_[2]
      1872 I      CLK 2 clk
      1872 I        D 1 \corescorecore.core_2.serving.ram.wdata [3]
      1872 I       EN 3 1'h1
      1872 I       SR 4 1'h0
      1872 O        Q 1 _0969_[3]
      1873 I      CLK 2 clk
      1873 I        D 1 \corescorecore.core_2.serving.ram.wdata [4]
      1873 I       EN 3 1'h1
      1873 I       SR 4 1'h0
      1873 O        Q 1 _0969_[4]
      1874 I      CLK 2 clk
      1874 I        D 1 \corescorecore.core_2.serving.ram.wdata [5]
      1874 I       EN 3 1'h1
      1874 I       SR 4 1'h0
      1874 O        Q 1 _0969_[5]
      1875 I      CLK 2 clk
      1875 I        D 1 \corescorecore.core_2.serving.ram.wdata [6]
      1875 I       EN 3 1'h1
      1875 I       SR 4 1'h0
      1875 O        Q 1 _0969_[6]
      1876 I      CLK 2 clk
      1876 I        D 1 \corescorecore.core_2.serving.ram.wdata [7]
      1876 I       EN 3 1'h1
      1876 I       SR 4 1'h0
      1876 O        Q 1 _0969_[7]
      1877 I      CLK 2 clk
      1877 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [24]
      1877 I       EN 3 _1194_[0]
      1877 I       SR 4 1'h0
      1877 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [16]
      1878 I      CLK 2 clk
      1878 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [25]
      1878 I       EN 3 _1194_[0]
      1878 I       SR 4 1'h0
      1878 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [17]
      1879 I      CLK 2 clk
      1879 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [26]
      1879 I       EN 3 _1194_[0]
      1879 I       SR 4 1'h0
      1879 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [18]
      1880 I      CLK 2 clk
      1880 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [27]
      1880 I       EN 3 _1194_[0]
      1880 I       SR 4 1'h0
      1880 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [19]
      1881 I      CLK 2 clk
      1881 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [28]
      1881 I       EN 3 _1194_[0]
      1881 I       SR 4 1'h0
      1881 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [20]
      1882 I      CLK 2 clk
      1882 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [29]
      1882 I       EN 3 _1194_[0]
      1882 I       SR 4 1'h0
      1882 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [21]
      1883 I      CLK 2 clk
      1883 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [30]
      1883 I       EN 3 _1194_[0]
      1883 I       SR 4 1'h0
      1883 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [22]
      1884 I      CLK 2 clk
      1884 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [31]
      1884 I       EN 3 _1194_[0]
      1884 I       SR 4 1'h0
      1884 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [23]
      1885 I      CLK 2 clk
      1885 I        D 1 _0332_
      1885 I       EN 3 1'h1
      1885 I       SR 4 1'h0
      1885 O        Q 1 \emitter.data [9]
      1886 I      CLK 2 clk
      1886 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [24]
      1886 I       EN 3 _0375_
      1886 I       SR 4 1'h0
      1886 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [8]
      1887 I      CLK 2 clk
      1887 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [25]
      1887 I       EN 3 _0375_
      1887 I       SR 4 1'h0
      1887 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [9]
      1888 I      CLK 2 clk
      1888 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [26]
      1888 I       EN 3 _0375_
      1888 I       SR 4 1'h0
      1888 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [10]
      1889 I      CLK 2 clk
      1889 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [27]
      1889 I       EN 3 _0375_
      1889 I       SR 4 1'h0
      1889 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [11]
      1890 I      CLK 2 clk
      1890 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [28]
      1890 I       EN 3 _0375_
      1890 I       SR 4 1'h0
      1890 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [12]
      1891 I      CLK 2 clk
      1891 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [29]
      1891 I       EN 3 _0375_
      1891 I       SR 4 1'h0
      1891 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [13]
      1892 I      CLK 2 clk
      1892 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [30]
      1892 I       EN 3 _0375_
      1892 I       SR 4 1'h0
      1892 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [14]
      1893 I      CLK 2 clk
      1893 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [31]
      1893 I       EN 3 _0375_
      1893 I       SR 4 1'h0
      1893 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [15]
      1894 I      CLK 2 \clkgen.i_clk 
      1894 I        D 1 _0333_
      1894 I       EN 3 1'h1
      1894 I       SR 4 1'h0
      1894 O        Q 1 \clkgen.o_rst_core 
      1895 I      CLK 2 clk
      1895 I        D 1 _0334_
      1895 I       EN 3 1'h1
      1895 I       SR 4 1'h0
      1895 O        Q 1 \corescorecore.axis_mux.m_axis_tready_int_reg 
      1896 I      CLK 2 clk
      1896 I        D 1 _0335_
      1896 I       EN 3 1'h1
      1896 I       SR 4 1'h0
      1896 O        Q 1 \corescorecore.axis_mux.m_axis_tvalid 
      1897 I      CLK 2 clk
      1897 I        D 1 _0457_
      1897 I       EN 3 _0012_
      1897 I       SR 4 1'h0
      1897 O        Q 1 \corescorecore.axis_mux.m_axis_tdata [0]
      1898 I      CLK 2 clk
      1898 I        D 1 _0458_
      1898 I       EN 3 _0012_
      1898 I       SR 4 1'h0
      1898 O        Q 1 \corescorecore.axis_mux.m_axis_tdata [1]
      1899 I      CLK 2 clk
      1899 I        D 1 _0459_
      1899 I       EN 3 _0012_
      1899 I       SR 4 1'h0
      1899 O        Q 1 \corescorecore.axis_mux.m_axis_tdata [2]
      1900 I      CLK 2 clk
      1900 I        D 1 _0460_
      1900 I       EN 3 _0012_
      1900 I       SR 4 1'h0
      1900 O        Q 1 \corescorecore.axis_mux.m_axis_tdata [3]
      1901 I      CLK 2 clk
      1901 I        D 1 _0461_
      1901 I       EN 3 _0012_
      1901 I       SR 4 1'h0
      1901 O        Q 1 \corescorecore.axis_mux.m_axis_tdata [4]
      1902 I      CLK 2 clk
      1902 I        D 1 _0462_
      1902 I       EN 3 _0012_
      1902 I       SR 4 1'h0
      1902 O        Q 1 \corescorecore.axis_mux.m_axis_tdata [5]
      1903 I      CLK 2 clk
      1903 I        D 1 _0463_
      1903 I       EN 3 _0012_
      1903 I       SR 4 1'h0
      1903 O        Q 1 \corescorecore.axis_mux.m_axis_tdata [6]
      1904 I      CLK 2 clk
      1904 I        D 1 _0464_
      1904 I       EN 3 _0012_
      1904 I       SR 4 1'h0
      1904 O        Q 1 \corescorecore.axis_mux.m_axis_tdata [7]
      1905 I      CLK 2 clk
      1905 I        D 1 _0336_
      1905 I       EN 3 1'h1
      1905 I       SR 4 1'h0
      1905 O        Q 1 \corescorecore.axis_mux.temp_m_axis_tvalid_reg 
      1906 I      CLK 2 clk
      1906 I        D 1 _0337_
      1906 I       EN 3 1'h1
      1906 I       SR 4 1'h0
      1906 O        Q 1 \corescorecore.axis_mux.arb_inst.grant [0]
      1907 I      CLK 2 clk
      1907 I        D 1 _0338_
      1907 I       EN 3 1'h1
      1907 I       SR 4 1'h0
      1907 O        Q 1 \corescorecore.axis_mux.arb_inst.grant [1]
      1908 I      CLK 2 clk
      1908 I        D 1 _0339_
      1908 I       EN 3 1'h1
      1908 I       SR 4 1'h0
      1908 O        Q 1 \corescorecore.axis_mux.arb_inst.grant [2]
      1909 I      CLK 2 clk
      1909 I        D 1 _0340_
      1909 I       EN 3 1'h1
      1909 I       SR 4 1'h0
      1909 O        Q 1 \corescorecore.axis_mux.arb_inst.grant [3]
      1910 I      CLK 2 clk
      1910 I        D 1 _0341_
      1910 I       EN 3 1'h1
      1910 I       SR 4 1'h0
      1910 O        Q 1 \corescorecore.axis_mux.arb_inst.grant [4]
      1911 I      CLK 2 clk
      1911 I        D 1 _0342_
      1911 I       EN 3 1'h1
      1911 I       SR 4 1'h0
      1911 O        Q 1 \corescorecore.axis_mux.arb_inst.grant_valid 
      1912 I      CLK 2 clk
      1912 I        D 1 _0343_
      1912 I       EN 3 1'h1
      1912 I       SR 4 1'h0
      1912 O        Q 1 \corescorecore.axis_mux.arb_inst.grant_encoded [0]
      1913 I      CLK 2 clk
      1913 I        D 1 _0344_
      1913 I       EN 3 1'h1
      1913 I       SR 4 1'h0
      1913 O        Q 1 \corescorecore.axis_mux.arb_inst.grant_encoded [1]
      1914 I      CLK 2 clk
      1914 I        D 1 _0345_
      1914 I       EN 3 1'h1
      1914 I       SR 4 1'h0
      1914 O        Q 1 \corescorecore.axis_mux.arb_inst.grant_encoded [2]
      1915 I      CLK 2 clk
      1915 I        D 1 _0346_
      1915 I       EN 3 1'h1
      1915 I       SR 4 1'h0
      1915 O        Q 1 \corescorecore.axis_mux.arb_inst.mask_reg [0]
      1916 I      CLK 2 clk
      1916 I        D 1 _0347_
      1916 I       EN 3 1'h1
      1916 I       SR 4 1'h0
      1916 O        Q 1 \corescorecore.axis_mux.arb_inst.mask_reg [1]
      1917 I      CLK 2 clk
      1917 I        D 1 _0348_
      1917 I       EN 3 1'h1
      1917 I       SR 4 1'h0
      1917 O        Q 1 \corescorecore.axis_mux.arb_inst.mask_reg [2]
      1918 I      CLK 2 clk
      1918 I        D 1 _0349_
      1918 I       EN 3 1'h1
      1918 I       SR 4 1'h0
      1918 O        Q 1 \corescorecore.axis_mux.arb_inst.mask_reg [3]
      1919 I      CLK 2 clk
      1919 I        D 1 _0350_
      1919 I       EN 3 1'h1
      1919 I       SR 4 1'h0
      1919 O        Q 1 \corescorecore.axis_mux.arb_inst.mask_reg [4]
      1920 I      CLK 2 clk
      1920 I        D 1 _0351_
      1920 I       EN 3 1'h1
      1920 I       SR 4 1'h0
      1920 O        Q 1 \corescorecore.core_4.serving.rf_ram_if.rreq_r 
      1921 I      CLK 2 clk
      1921 I        D 1 _0352_
      1921 I       EN 3 1'h1
      1921 I       SR 4 1'h0
      1921 O        Q 1 \corescorecore.core_4.serving.cpu.alu.i_init 
      1922 I      CLK 2 clk
      1922 I        D 1 _0353_
      1922 I       EN 3 1'h1
      1922 I       SR 4 1'h0
      1922 O        Q 1 \corescorecore.core_4.serving.cpu.alu.i_en 
      1923 I      CLK 2 clk
      1923 I        D 1 _0848_
      1923 I       EN 3 1'h1
      1923 I       SR 4 1'h0
      1923 O        Q 1 \corescorecore.core_4.serving.cpu.alu.i_cnt_done 
      1924 I      CLK 2 clk
      1924 I        D 1 _0354_
      1924 I       EN 3 1'h1
      1924 I       SR 4 1'h0
      1924 O        Q 1 \corescorecore.core_4.serving.cpu.ctrl.i_jump 
      1925 I      CLK 2 clk
      1925 I        D 1 _1036_[2]
      1925 I       EN 3 1'h1
      1925 I       SR 4 1'h0
      1925 O        Q 1 \corescorecore.core_4.serving.cpu.state.stage_two_req 
      1926 I      CLK 2 clk
      1926 I        D 1 _0816_
      1926 I       EN 3 _0002_
      1926 I       SR 4 1'h0
      1926 O        Q 1 \corescorecore.axis_mux.s_axis_tdata [32]
      1927 I      CLK 2 clk
      1927 I        D 1 _0827_
      1927 I       EN 3 _0002_
      1927 I       SR 4 1'h0
      1927 O        Q 1 \corescorecore.axis_mux.s_axis_tdata [33]
      1928 I      CLK 2 clk
      1928 I        D 1 _0838_
      1928 I       EN 3 _0002_
      1928 I       SR 4 1'h0
      1928 O        Q 1 \corescorecore.axis_mux.s_axis_tdata [34]
      1929 I      CLK 2 clk
      1929 I        D 1 _0841_
      1929 I       EN 3 _0002_
      1929 I       SR 4 1'h0
      1929 O        Q 1 \corescorecore.axis_mux.s_axis_tdata [35]
      1930 I      CLK 2 clk
      1930 I        D 1 _0842_
      1930 I       EN 3 _0002_
      1930 I       SR 4 1'h0
      1930 O        Q 1 \corescorecore.axis_mux.s_axis_tdata [36]
      1931 I      CLK 2 clk
      1931 I        D 1 _0843_
      1931 I       EN 3 _0002_
      1931 I       SR 4 1'h0
      1931 O        Q 1 \corescorecore.axis_mux.s_axis_tdata [37]
      1932 I      CLK 2 clk
      1932 I        D 1 _0844_
      1932 I       EN 3 _0002_
      1932 I       SR 4 1'h0
      1932 O        Q 1 \corescorecore.axis_mux.s_axis_tdata [38]
      1933 I      CLK 2 clk
      1933 I        D 1 _0845_
      1933 I       EN 3 _0002_
      1933 I       SR 4 1'h0
      1933 O        Q 1 \corescorecore.axis_mux.s_axis_tdata [39]
      1934 I      CLK 2 clk
      1934 I        D 1 _0846_
      1934 I       EN 3 _0002_
      1934 I       SR 4 1'h0
      1934 O        Q 1 \corescorecore.core_4.o_tlast 
      1935 I      CLK 2 clk
      1935 I        D 1 _0847_
      1935 I       EN 3 _0002_
      1935 I       SR 4 1'h0
      1935 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [9]
      1936 I      CLK 2 clk
      1936 I        D 1 _0817_
      1936 I       EN 3 _0002_
      1936 I       SR 4 1'h0
      1936 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [10]
      1937 I      CLK 2 clk
      1937 I        D 1 _0818_
      1937 I       EN 3 _0002_
      1937 I       SR 4 1'h0
      1937 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [11]
      1938 I      CLK 2 clk
      1938 I        D 1 _0819_
      1938 I       EN 3 _0002_
      1938 I       SR 4 1'h0
      1938 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [12]
      1939 I      CLK 2 clk
      1939 I        D 1 _0820_
      1939 I       EN 3 _0002_
      1939 I       SR 4 1'h0
      1939 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [13]
      1940 I      CLK 2 clk
      1940 I        D 1 _0821_
      1940 I       EN 3 _0002_
      1940 I       SR 4 1'h0
      1940 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [14]
      1941 I      CLK 2 clk
      1941 I        D 1 _0822_
      1941 I       EN 3 _0002_
      1941 I       SR 4 1'h0
      1941 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [15]
      1942 I      CLK 2 clk
      1942 I        D 1 _0823_
      1942 I       EN 3 _0002_
      1942 I       SR 4 1'h0
      1942 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [16]
      1943 I      CLK 2 clk
      1943 I        D 1 _0824_
      1943 I       EN 3 _0002_
      1943 I       SR 4 1'h0
      1943 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [17]
      1944 I      CLK 2 clk
      1944 I        D 1 _0825_
      1944 I       EN 3 _0002_
      1944 I       SR 4 1'h0
      1944 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [18]
      1945 I      CLK 2 clk
      1945 I        D 1 _0826_
      1945 I       EN 3 _0002_
      1945 I       SR 4 1'h0
      1945 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [19]
      1946 I      CLK 2 clk
      1946 I        D 1 _0828_
      1946 I       EN 3 _0002_
      1946 I       SR 4 1'h0
      1946 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [20]
      1947 I      CLK 2 clk
      1947 I        D 1 _0829_
      1947 I       EN 3 _0002_
      1947 I       SR 4 1'h0
      1947 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [21]
      1948 I      CLK 2 clk
      1948 I        D 1 _0830_
      1948 I       EN 3 _0002_
      1948 I       SR 4 1'h0
      1948 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [22]
      1949 I      CLK 2 clk
      1949 I        D 1 _0831_
      1949 I       EN 3 _0002_
      1949 I       SR 4 1'h0
      1949 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [23]
      1950 I      CLK 2 clk
      1950 I        D 1 _0832_
      1950 I       EN 3 _0002_
      1950 I       SR 4 1'h0
      1950 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [24]
      1951 I      CLK 2 clk
      1951 I        D 1 _0833_
      1951 I       EN 3 _0002_
      1951 I       SR 4 1'h0
      1951 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [25]
      1952 I      CLK 2 clk
      1952 I        D 1 _0834_
      1952 I       EN 3 _0002_
      1952 I       SR 4 1'h0
      1952 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [26]
      1953 I      CLK 2 clk
      1953 I        D 1 _0835_
      1953 I       EN 3 _0002_
      1953 I       SR 4 1'h0
      1953 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [27]
      1954 I      CLK 2 clk
      1954 I        D 1 _0836_
      1954 I       EN 3 _0002_
      1954 I       SR 4 1'h0
      1954 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [28]
      1955 I      CLK 2 clk
      1955 I        D 1 _0837_
      1955 I       EN 3 _0002_
      1955 I       SR 4 1'h0
      1955 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [29]
      1956 I      CLK 2 clk
      1956 I        D 1 _0839_
      1956 I       EN 3 _0002_
      1956 I       SR 4 1'h0
      1956 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [30]
      1957 I      CLK 2 clk
      1957 I        D 1 _0840_
      1957 I       EN 3 _0002_
      1957 I       SR 4 1'h0
      1957 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [31]
      1958 I      CLK 2 clk
      1958 I        D 1 _0355_
      1958 I       EN 3 1'h1
      1958 I       SR 4 1'h0
      1958 O        Q 1 \corescorecore.core_4.serving.cpu.state.o_cnt_r [0]
      1959 I      CLK 2 clk
      1959 I        D 1 _0356_
      1959 I       EN 3 1'h1
      1959 I       SR 4 1'h0
      1959 O        Q 1 \corescorecore.core_4.serving.cpu.state.o_cnt_r [1]
      1960 I      CLK 2 clk
      1960 I        D 1 _0357_
      1960 I       EN 3 1'h1
      1960 I       SR 4 1'h0
      1960 O        Q 1 \corescorecore.core_4.serving.cpu.state.o_cnt_r [2]
      1961 I      CLK 2 clk
      1961 I        D 1 _0358_
      1961 I       EN 3 1'h1
      1961 I       SR 4 1'h0
      1961 O        Q 1 \corescorecore.core_4.serving.cpu.state.o_cnt_r [3]
      1962 I      CLK 2 clk
      1962 I        D 1 _0359_
      1962 I       EN 3 1'h1
      1962 I       SR 4 1'h0
      1962 O        Q 1 \corescorecore.core_4.serving.cpu.state.stage_two_pending 
      1963 I      CLK 2 clk
      1963 I        D 1 _0799_
      1963 I       EN 3 _0003_
      1963 I       SR 4 1'h0
      1963 O        Q 1 \corescorecore.core_4.serving.cpu.decode.imm24_20 [0]
      1964 I      CLK 2 clk
      1964 I        D 1 _0800_
      1964 I       EN 3 _0003_
      1964 I       SR 4 1'h0
      1964 O        Q 1 \corescorecore.core_4.serving.cpu.decode.imm24_20 [1]
      1965 I      CLK 2 clk
      1965 I        D 1 _0801_
      1965 I       EN 3 _0003_
      1965 I       SR 4 1'h0
      1965 O        Q 1 \corescorecore.core_4.serving.cpu.decode.imm24_20 [2]
      1966 I      CLK 2 clk
      1966 I        D 1 _0802_
      1966 I       EN 3 _0003_
      1966 I       SR 4 1'h0
      1966 O        Q 1 \corescorecore.core_4.serving.cpu.decode.imm24_20 [3]
      1967 I      CLK 2 clk
      1967 I        D 1 _0803_
      1967 I       EN 3 _0003_
      1967 I       SR 4 1'h0
      1967 O        Q 1 \corescorecore.core_4.serving.cpu.decode.imm24_20 [4]
      1968 I      CLK 2 clk
      1968 I        D 1 _0804_
      1968 I       EN 3 _0003_
      1968 I       SR 4 1'h0
      1968 O        Q 1 \corescorecore.core_4.serving.cpu.decode.imm30_25 [0]
      1969 I      CLK 2 clk
      1969 I        D 1 _0805_
      1969 I       EN 3 _0003_
      1969 I       SR 4 1'h0
      1969 O        Q 1 \corescorecore.core_4.serving.cpu.decode.imm30_25 [1]
      1970 I      CLK 2 clk
      1970 I        D 1 _0806_
      1970 I       EN 3 _0003_
      1970 I       SR 4 1'h0
      1970 O        Q 1 \corescorecore.core_4.serving.cpu.decode.imm30_25 [2]
      1971 I      CLK 2 clk
      1971 I        D 1 _0807_
      1971 I       EN 3 _0003_
      1971 I       SR 4 1'h0
      1971 O        Q 1 \corescorecore.core_4.serving.cpu.decode.imm30_25 [3]
      1972 I      CLK 2 clk
      1972 I        D 1 _0808_
      1972 I       EN 3 _0003_
      1972 I       SR 4 1'h0
      1972 O        Q 1 \corescorecore.core_4.serving.cpu.decode.imm30_25 [4]
      1973 I      CLK 2 clk
      1973 I        D 1 _0809_
      1973 I       EN 3 _0003_
      1973 I       SR 4 1'h0
      1973 O        Q 1 \corescorecore.core_4.serving.cpu.decode.imm30_25 [5]
      1974 I      CLK 2 clk
      1974 I        D 1 _0810_
      1974 I       EN 3 _0003_
      1974 I       SR 4 1'h0
      1974 O        Q 1 \corescorecore.core_4.serving.cpu.decode.imm7 
      1975 I      CLK 2 clk
      1975 I        D 1 _0790_
      1975 I       EN 3 _0003_
      1975 I       SR 4 1'h0
      1975 O        Q 1 \corescorecore.core_4.serving.cpu.decode.imm19_12_20 [0]
      1976 I      CLK 2 clk
      1976 I        D 1 _0791_
      1976 I       EN 3 _0003_
      1976 I       SR 4 1'h0
      1976 O        Q 1 \corescorecore.core_4.serving.cpu.decode.imm19_12_20 [1]
      1977 I      CLK 2 clk
      1977 I        D 1 _0792_
      1977 I       EN 3 _0003_
      1977 I       SR 4 1'h0
      1977 O        Q 1 \corescorecore.core_4.serving.cpu.decode.imm19_12_20 [2]
      1978 I      CLK 2 clk
      1978 I        D 1 _0793_
      1978 I       EN 3 _0003_
      1978 I       SR 4 1'h0
      1978 O        Q 1 \corescorecore.core_4.serving.cpu.decode.imm19_12_20 [3]
      1979 I      CLK 2 clk
      1979 I        D 1 _0794_
      1979 I       EN 3 _0003_
      1979 I       SR 4 1'h0
      1979 O        Q 1 \corescorecore.core_4.serving.cpu.decode.imm19_12_20 [4]
      1980 I      CLK 2 clk
      1980 I        D 1 _0795_
      1980 I       EN 3 _0003_
      1980 I       SR 4 1'h0
      1980 O        Q 1 \corescorecore.core_4.serving.cpu.decode.imm19_12_20 [5]
      1981 I      CLK 2 clk
      1981 I        D 1 _0796_
      1981 I       EN 3 _0003_
      1981 I       SR 4 1'h0
      1981 O        Q 1 \corescorecore.core_4.serving.cpu.decode.imm19_12_20 [6]
      1982 I      CLK 2 clk
      1982 I        D 1 _0797_
      1982 I       EN 3 _0003_
      1982 I       SR 4 1'h0
      1982 O        Q 1 \corescorecore.core_4.serving.cpu.decode.imm19_12_20 [7]
      1983 I      CLK 2 clk
      1983 I        D 1 _0798_
      1983 I       EN 3 _0003_
      1983 I       SR 4 1'h0
      1983 O        Q 1 \corescorecore.core_4.serving.cpu.decode.imm19_12_20 [8]
      1984 I      CLK 2 clk
      1984 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [30]
      1984 I       EN 3 \corescorecore.core_4.serving.cpu.decode.i_wb_en 
      1984 I       SR 4 1'h0
      1984 O        Q 1 \corescorecore.core_4.serving.cpu.alu.i_sh_signed 
      1985 I      CLK 2 clk
      1985 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [12]
      1985 I       EN 3 \corescorecore.core_4.serving.cpu.decode.i_wb_en 
      1985 I       SR 4 1'h0
      1985 O        Q 1 \corescorecore.core_4.serving.cpu.decode.o_mem_half 
      1986 I      CLK 2 clk
      1986 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [13]
      1986 I       EN 3 \corescorecore.core_4.serving.cpu.decode.i_wb_en 
      1986 I       SR 4 1'h0
      1986 O        Q 1 \corescorecore.core_4.serving.cpu.decode.o_mem_word 
      1987 I      CLK 2 clk
      1987 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [14]
      1987 I       EN 3 \corescorecore.core_4.serving.cpu.decode.i_wb_en 
      1987 I       SR 4 1'h0
      1987 O        Q 1 \corescorecore.core_4.serving.cpu.alu.i_sh_right 
      1988 I      CLK 2 clk
      1988 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [2]
      1988 I       EN 3 \corescorecore.core_4.serving.cpu.decode.i_wb_en 
      1988 I       SR 4 1'h0
      1988 O        Q 1 \corescorecore.core_4.serving.cpu.decode.opcode [0]
      1989 I      CLK 2 clk
      1989 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [3]
      1989 I       EN 3 \corescorecore.core_4.serving.cpu.decode.i_wb_en 
      1989 I       SR 4 1'h0
      1989 O        Q 1 \corescorecore.core_4.serving.cpu.decode.opcode [1]
      1990 I      CLK 2 clk
      1990 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [4]
      1990 I       EN 3 \corescorecore.core_4.serving.cpu.decode.i_wb_en 
      1990 I       SR 4 1'h0
      1990 O        Q 1 \corescorecore.core_4.serving.cpu.decode.opcode [2]
      1991 I      CLK 2 clk
      1991 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [5]
      1991 I       EN 3 \corescorecore.core_4.serving.cpu.decode.i_wb_en 
      1991 I       SR 4 1'h0
      1991 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_we 
      1992 I      CLK 2 clk
      1992 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [6]
      1992 I       EN 3 \corescorecore.core_4.serving.cpu.decode.i_wb_en 
      1992 I       SR 4 1'h0
      1992 O        Q 1 \corescorecore.core_4.serving.cpu.decode.m3 
      1993 I      CLK 2 clk
      1993 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [31]
      1993 I       EN 3 \corescorecore.core_4.serving.cpu.decode.i_wb_en 
      1993 I       SR 4 1'h0
      1993 O        Q 1 \corescorecore.core_4.serving.cpu.decode.signbit 
      1994 I      CLK 2 clk
      1994 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [20]
      1994 I       EN 3 \corescorecore.core_4.serving.cpu.decode.i_wb_en 
      1994 I       SR 4 1'h0
      1994 O        Q 1 \corescorecore.core_4.serving.cpu.decode.o_rf_rs2_addr [0]
      1995 I      CLK 2 clk
      1995 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [21]
      1995 I       EN 3 \corescorecore.core_4.serving.cpu.decode.i_wb_en 
      1995 I       SR 4 1'h0
      1995 O        Q 1 \corescorecore.core_4.serving.cpu.decode.o_rf_rs2_addr [1]
      1996 I      CLK 2 clk
      1996 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [22]
      1996 I       EN 3 \corescorecore.core_4.serving.cpu.decode.i_wb_en 
      1996 I       SR 4 1'h0
      1996 O        Q 1 \corescorecore.core_4.serving.cpu.decode.o_rf_rs2_addr [2]
      1997 I      CLK 2 clk
      1997 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [23]
      1997 I       EN 3 \corescorecore.core_4.serving.cpu.decode.i_wb_en 
      1997 I       SR 4 1'h0
      1997 O        Q 1 \corescorecore.core_4.serving.cpu.decode.o_rf_rs2_addr [3]
      1998 I      CLK 2 clk
      1998 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [24]
      1998 I       EN 3 \corescorecore.core_4.serving.cpu.decode.i_wb_en 
      1998 I       SR 4 1'h0
      1998 O        Q 1 \corescorecore.core_4.serving.cpu.decode.o_rf_rs2_addr [4]
      1999 I      CLK 2 clk
      1999 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [7]
      1999 I       EN 3 \corescorecore.core_4.serving.cpu.decode.i_wb_en 
      1999 I       SR 4 1'h0
      1999 O        Q 1 \corescorecore.core_4.serving.cpu.decode.o_rf_rd_addr [0]
      2000 I      CLK 2 clk
      2000 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [8]
      2000 I       EN 3 \corescorecore.core_4.serving.cpu.decode.i_wb_en 
      2000 I       SR 4 1'h0
      2000 O        Q 1 \corescorecore.core_4.serving.cpu.decode.o_rf_rd_addr [1]
      2001 I      CLK 2 clk
      2001 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [9]
      2001 I       EN 3 \corescorecore.core_4.serving.cpu.decode.i_wb_en 
      2001 I       SR 4 1'h0
      2001 O        Q 1 \corescorecore.core_4.serving.cpu.decode.o_rf_rd_addr [2]
      2002 I      CLK 2 clk
      2002 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [10]
      2002 I       EN 3 \corescorecore.core_4.serving.cpu.decode.i_wb_en 
      2002 I       SR 4 1'h0
      2002 O        Q 1 \corescorecore.core_4.serving.cpu.decode.o_rf_rd_addr [3]
      2003 I      CLK 2 clk
      2003 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [11]
      2003 I       EN 3 \corescorecore.core_4.serving.cpu.decode.i_wb_en 
      2003 I       SR 4 1'h0
      2003 O        Q 1 \corescorecore.core_4.serving.cpu.decode.o_rf_rd_addr [4]
      2004 I      CLK 2 clk
      2004 I        D 1 _0811_
      2004 I       EN 3 1'h1
      2004 I       SR 4 1'h0
      2004 O        Q 1 \corescorecore.core_4.serving.cpu.csr_imm 
      2005 I      CLK 2 clk
      2005 I        D 1 _0812_
      2005 I       EN 3 1'h1
      2005 I       SR 4 1'h0
      2005 O        Q 1 \corescorecore.core_4.serving.cpu.decode.o_rf_rs1_addr [1]
      2006 I      CLK 2 clk
      2006 I        D 1 _0813_
      2006 I       EN 3 1'h1
      2006 I       SR 4 1'h0
      2006 O        Q 1 \corescorecore.core_4.serving.cpu.decode.o_rf_rs1_addr [2]
      2007 I      CLK 2 clk
      2007 I        D 1 _0814_
      2007 I       EN 3 1'h1
      2007 I       SR 4 1'h0
      2007 O        Q 1 \corescorecore.core_4.serving.cpu.decode.o_rf_rs1_addr [3]
      2008 I      CLK 2 clk
      2008 I        D 1 _0815_
      2008 I       EN 3 1'h1
      2008 I       SR 4 1'h0
      2008 O        Q 1 \corescorecore.core_4.serving.cpu.decode.o_rf_rs1_addr [4]
      2009 I      CLK 2 clk
      2009 I        D 1 \corescorecore.core_4.serving.cpu.bufreg.q 
      2009 I       EN 3 _0781_
      2009 I       SR 4 1'h0
      2009 O        Q 1 \corescorecore.core_4.serving.cpu.state.i_ctrl_misalign 
      2010 I      CLK 2 clk
      2010 I        D 1 _0779_
      2010 I       EN 3 1'h1
      2010 I       SR 4 1'h0
      2010 O        Q 1 \corescorecore.core_4.serving.cpu.bufreg.c_r 
      2011 I      CLK 2 clk
      2011 I        D 1 \corescorecore.core_4.serving.cpu.bufreg.data [1]
      2011 I       EN 3 \corescorecore.core_4.serving.cpu.bufreg_hold 
      2011 I       SR 4 1'h0
      2011 O        Q 1 \corescorecore.core_4.serving.cpu.alu.i_buf 
      2012 I      CLK 2 clk
      2012 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [2]
      2012 I       EN 3 \corescorecore.core_4.serving.cpu.bufreg_hold 
      2012 I       SR 4 1'h0
      2012 O        Q 1 \corescorecore.core_4.serving.cpu.bufreg.data [1]
      2013 I      CLK 2 clk
      2013 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [3]
      2013 I       EN 3 \corescorecore.core_4.serving.cpu.bufreg_hold 
      2013 I       SR 4 1'h0
      2013 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [2]
      2014 I      CLK 2 clk
      2014 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [4]
      2014 I       EN 3 \corescorecore.core_4.serving.cpu.bufreg_hold 
      2014 I       SR 4 1'h0
      2014 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [3]
      2015 I      CLK 2 clk
      2015 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [5]
      2015 I       EN 3 \corescorecore.core_4.serving.cpu.bufreg_hold 
      2015 I       SR 4 1'h0
      2015 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [4]
      2016 I      CLK 2 clk
      2016 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [6]
      2016 I       EN 3 \corescorecore.core_4.serving.cpu.bufreg_hold 
      2016 I       SR 4 1'h0
      2016 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [5]
      2017 I      CLK 2 clk
      2017 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [7]
      2017 I       EN 3 \corescorecore.core_4.serving.cpu.bufreg_hold 
      2017 I       SR 4 1'h0
      2017 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [6]
      2018 I      CLK 2 clk
      2018 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [8]
      2018 I       EN 3 \corescorecore.core_4.serving.cpu.bufreg_hold 
      2018 I       SR 4 1'h0
      2018 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [7]
      2019 I      CLK 2 clk
      2019 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [9]
      2019 I       EN 3 \corescorecore.core_4.serving.cpu.bufreg_hold 
      2019 I       SR 4 1'h0
      2019 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [8]
      2020 I      CLK 2 clk
      2020 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [10]
      2020 I       EN 3 \corescorecore.core_4.serving.cpu.bufreg_hold 
      2020 I       SR 4 1'h0
      2020 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [9]
      2021 I      CLK 2 clk
      2021 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [11]
      2021 I       EN 3 \corescorecore.core_4.serving.cpu.bufreg_hold 
      2021 I       SR 4 1'h0
      2021 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [10]
      2022 I      CLK 2 clk
      2022 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [12]
      2022 I       EN 3 \corescorecore.core_4.serving.cpu.bufreg_hold 
      2022 I       SR 4 1'h0
      2022 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [11]
      2023 I      CLK 2 clk
      2023 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [13]
      2023 I       EN 3 \corescorecore.core_4.serving.cpu.bufreg_hold 
      2023 I       SR 4 1'h0
      2023 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [12]
      2024 I      CLK 2 clk
      2024 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [14]
      2024 I       EN 3 \corescorecore.core_4.serving.cpu.bufreg_hold 
      2024 I       SR 4 1'h0
      2024 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [13]
      2025 I      CLK 2 clk
      2025 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [15]
      2025 I       EN 3 \corescorecore.core_4.serving.cpu.bufreg_hold 
      2025 I       SR 4 1'h0
      2025 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [14]
      2026 I      CLK 2 clk
      2026 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [16]
      2026 I       EN 3 \corescorecore.core_4.serving.cpu.bufreg_hold 
      2026 I       SR 4 1'h0
      2026 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [15]
      2027 I      CLK 2 clk
      2027 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [17]
      2027 I       EN 3 \corescorecore.core_4.serving.cpu.bufreg_hold 
      2027 I       SR 4 1'h0
      2027 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [16]
      2028 I      CLK 2 clk
      2028 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [18]
      2028 I       EN 3 \corescorecore.core_4.serving.cpu.bufreg_hold 
      2028 I       SR 4 1'h0
      2028 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [17]
      2029 I      CLK 2 clk
      2029 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [19]
      2029 I       EN 3 \corescorecore.core_4.serving.cpu.bufreg_hold 
      2029 I       SR 4 1'h0
      2029 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [18]
      2030 I      CLK 2 clk
      2030 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [20]
      2030 I       EN 3 \corescorecore.core_4.serving.cpu.bufreg_hold 
      2030 I       SR 4 1'h0
      2030 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [19]
      2031 I      CLK 2 clk
      2031 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [21]
      2031 I       EN 3 \corescorecore.core_4.serving.cpu.bufreg_hold 
      2031 I       SR 4 1'h0
      2031 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [20]
      2032 I      CLK 2 clk
      2032 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [22]
      2032 I       EN 3 \corescorecore.core_4.serving.cpu.bufreg_hold 
      2032 I       SR 4 1'h0
      2032 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [21]
      2033 I      CLK 2 clk
      2033 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [23]
      2033 I       EN 3 \corescorecore.core_4.serving.cpu.bufreg_hold 
      2033 I       SR 4 1'h0
      2033 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [22]
      2034 I      CLK 2 clk
      2034 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [24]
      2034 I       EN 3 \corescorecore.core_4.serving.cpu.bufreg_hold 
      2034 I       SR 4 1'h0
      2034 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [23]
      2035 I      CLK 2 clk
      2035 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [25]
      2035 I       EN 3 \corescorecore.core_4.serving.cpu.bufreg_hold 
      2035 I       SR 4 1'h0
      2035 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [24]
      2036 I      CLK 2 clk
      2036 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [26]
      2036 I       EN 3 \corescorecore.core_4.serving.cpu.bufreg_hold 
      2036 I       SR 4 1'h0
      2036 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [25]
      2037 I      CLK 2 clk
      2037 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [27]
      2037 I       EN 3 \corescorecore.core_4.serving.cpu.bufreg_hold 
      2037 I       SR 4 1'h0
      2037 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [26]
      2038 I      CLK 2 clk
      2038 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [28]
      2038 I       EN 3 \corescorecore.core_4.serving.cpu.bufreg_hold 
      2038 I       SR 4 1'h0
      2038 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [27]
      2039 I      CLK 2 clk
      2039 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [29]
      2039 I       EN 3 \corescorecore.core_4.serving.cpu.bufreg_hold 
      2039 I       SR 4 1'h0
      2039 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [28]
      2040 I      CLK 2 clk
      2040 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [30]
      2040 I       EN 3 \corescorecore.core_4.serving.cpu.bufreg_hold 
      2040 I       SR 4 1'h0
      2040 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [29]
      2041 I      CLK 2 clk
      2041 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [31]
      2041 I       EN 3 \corescorecore.core_4.serving.cpu.bufreg_hold 
      2041 I       SR 4 1'h0
      2041 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [30]
      2042 I      CLK 2 clk
      2042 I        D 1 _0782_
      2042 I       EN 3 \corescorecore.core_4.serving.cpu.bufreg_hold 
      2042 I       SR 4 1'h0
      2042 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [31]
      2043 I      CLK 2 clk
      2043 I        D 1 _0778_
      2043 I       EN 3 \corescorecore.core_4.serving.cpu.alu.i_init 
      2043 I       SR 4 1'h0
      2043 O        Q 1 \corescorecore.core_4.serving.cpu.alu.shift.signbit 
      2044 I      CLK 2 clk
      2044 I        D 1 _0784_
      2044 I       EN 3 1'h1
      2044 I       SR 4 1'h0
      2044 O        Q 1 \corescorecore.core_4.serving.cpu.ctrl.pc_plus_offset_cy_r 
      2045 I      CLK 2 clk
      2045 I        D 1 _0783_
      2045 I       EN 3 1'h1
      2045 I       SR 4 1'h0
      2045 O        Q 1 \corescorecore.core_4.serving.cpu.ctrl.pc_plus_4_cy_r 
      2046 I      CLK 2 clk
      2046 I        D 1 _0360_
      2046 I       EN 3 1'h1
      2046 I       SR 4 1'h0
      2046 O        Q 1 \corescorecore.core_4.serving.cpu.ctrl.en_pc_r 
      2047 I      CLK 2 clk
      2047 I        D 1 _0361_
      2047 I       EN 3 1'h1
      2047 I       SR 4 1'h0
      2047 O        Q 1 \corescorecore.core_4.serving.cpu.ctrl.pc 
      2048 I      CLK 2 clk
      2048 I        D 1 _0362_
      2048 I       EN 3 1'h1
      2048 I       SR 4 1'h0
      2048 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [1]
      2049 I      CLK 2 clk
      2049 I        D 1 _0363_
      2049 I       EN 3 1'h1
      2049 I       SR 4 1'h0
      2049 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [2]
      2050 I      CLK 2 clk
      2050 I        D 1 _0364_
      2050 I       EN 3 1'h1
      2050 I       SR 4 1'h0
      2050 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [3]
      2051 I      CLK 2 clk
      2051 I        D 1 _0365_
      2051 I       EN 3 1'h1
      2051 I       SR 4 1'h0
      2051 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [4]
      2052 I      CLK 2 clk
      2052 I        D 1 _0366_
      2052 I       EN 3 1'h1
      2052 I       SR 4 1'h0
      2052 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [5]
      2053 I      CLK 2 clk
      2053 I        D 1 _0367_
      2053 I       EN 3 1'h1
      2053 I       SR 4 1'h0
      2053 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [6]
      2054 I      CLK 2 clk
      2054 I        D 1 _0368_
      2054 I       EN 3 1'h1
      2054 I       SR 4 1'h0
      2054 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [7]
      2055 I      CLK 2 clk
      2055 I        D 1 _0369_
      2055 I       EN 3 1'h1
      2055 I       SR 4 1'h0
      2055 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [8]
      2056 I      CLK 2 clk
      2056 I        D 1 _0370_
      2056 I       EN 3 1'h1
      2056 I       SR 4 1'h0
      2056 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [9]
      2057 I      CLK 2 clk
      2057 I        D 1 _0371_
      2057 I       EN 3 1'h1
      2057 I       SR 4 1'h0
      2057 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [10]
      2058 I      CLK 2 clk
      2058 I        D 1 _0372_
      2058 I       EN 3 1'h1
      2058 I       SR 4 1'h0
      2058 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [11]
      2059 I      CLK 2 clk
      2059 I        D 1 _0373_
      2059 I       EN 3 1'h1
      2059 I       SR 4 1'h0
      2059 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [12]
      2060 I      CLK 2 clk
      2060 I        D 1 _0013_
      2060 I       EN 3 1'h1
      2060 I       SR 4 1'h0
      2060 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [13]
      2061 I      CLK 2 clk
      2061 I        D 1 _0014_
      2061 I       EN 3 1'h1
      2061 I       SR 4 1'h0
      2061 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [14]
      2062 I      CLK 2 clk
      2062 I        D 1 _0015_
      2062 I       EN 3 1'h1
      2062 I       SR 4 1'h0
      2062 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [15]
      2063 I      CLK 2 clk
      2063 I        D 1 _0016_
      2063 I       EN 3 1'h1
      2063 I       SR 4 1'h0
      2063 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [16]
      2064 I      CLK 2 clk
      2064 I        D 1 _0017_
      2064 I       EN 3 1'h1
      2064 I       SR 4 1'h0
      2064 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [17]
      2065 I      CLK 2 clk
      2065 I        D 1 _0018_
      2065 I       EN 3 1'h1
      2065 I       SR 4 1'h0
      2065 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [18]
      2066 I      CLK 2 clk
      2066 I        D 1 _0019_
      2066 I       EN 3 1'h1
      2066 I       SR 4 1'h0
      2066 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [19]
      2067 I      CLK 2 clk
      2067 I        D 1 _0020_
      2067 I       EN 3 1'h1
      2067 I       SR 4 1'h0
      2067 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [20]
      2068 I      CLK 2 clk
      2068 I        D 1 _0021_
      2068 I       EN 3 1'h1
      2068 I       SR 4 1'h0
      2068 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [21]
      2069 I      CLK 2 clk
      2069 I        D 1 _0022_
      2069 I       EN 3 1'h1
      2069 I       SR 4 1'h0
      2069 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [22]
      2070 I      CLK 2 clk
      2070 I        D 1 _0023_
      2070 I       EN 3 1'h1
      2070 I       SR 4 1'h0
      2070 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [23]
      2071 I      CLK 2 clk
      2071 I        D 1 _0024_
      2071 I       EN 3 1'h1
      2071 I       SR 4 1'h0
      2071 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [24]
      2072 I      CLK 2 clk
      2072 I        D 1 _0025_
      2072 I       EN 3 1'h1
      2072 I       SR 4 1'h0
      2072 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [25]
      2073 I      CLK 2 clk
      2073 I        D 1 _0026_
      2073 I       EN 3 1'h1
      2073 I       SR 4 1'h0
      2073 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [26]
      2074 I      CLK 2 clk
      2074 I        D 1 _0027_
      2074 I       EN 3 1'h1
      2074 I       SR 4 1'h0
      2074 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [27]
      2075 I      CLK 2 clk
      2075 I        D 1 _0028_
      2075 I       EN 3 1'h1
      2075 I       SR 4 1'h0
      2075 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [28]
      2076 I      CLK 2 clk
      2076 I        D 1 _0029_
      2076 I       EN 3 1'h1
      2076 I       SR 4 1'h0
      2076 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [29]
      2077 I      CLK 2 clk
      2077 I        D 1 _0030_
      2077 I       EN 3 1'h1
      2077 I       SR 4 1'h0
      2077 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [30]
      2078 I      CLK 2 clk
      2078 I        D 1 _0031_
      2078 I       EN 3 1'h1
      2078 I       SR 4 1'h0
      2078 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [31]
      2079 I      CLK 2 clk
      2079 I        D 1 \corescorecore.core_4.serving.cpu.alu.b_inv_plus_1_cy 
      2079 I       EN 3 \corescorecore.core_4.serving.cpu.alu.i_shamt_en 
      2079 I       SR 4 1'h0
      2079 O        Q 1 \corescorecore.core_4.serving.cpu.alu.shamt_msb 
      2080 I      CLK 2 clk
      2080 I        D 1 _0777_
      2080 I       EN 3 1'h1
      2080 I       SR 4 1'h0
      2080 O        Q 1 \corescorecore.core_4.serving.cpu.alu.shift.wrapped 
      2081 I      CLK 2 clk
      2081 I        D 1 _0032_
      2081 I       EN 3 1'h1
      2081 I       SR 4 1'h0
      2081 O        Q 1 \corescorecore.core_4.serving.cpu.alu.shift.cnt [0]
      2082 I      CLK 2 clk
      2082 I        D 1 _0033_
      2082 I       EN 3 1'h1
      2082 I       SR 4 1'h0
      2082 O        Q 1 \corescorecore.core_4.serving.cpu.alu.shift.cnt [1]
      2083 I      CLK 2 clk
      2083 I        D 1 _0034_
      2083 I       EN 3 1'h1
      2083 I       SR 4 1'h0
      2083 O        Q 1 \corescorecore.core_4.serving.cpu.alu.shift.cnt [2]
      2084 I      CLK 2 clk
      2084 I        D 1 _0035_
      2084 I       EN 3 1'h1
      2084 I       SR 4 1'h0
      2084 O        Q 1 \corescorecore.core_4.serving.cpu.alu.shift.cnt [3]
      2085 I      CLK 2 clk
      2085 I        D 1 _0036_
      2085 I       EN 3 1'h1
      2085 I       SR 4 1'h0
      2085 O        Q 1 \corescorecore.core_4.serving.cpu.alu.shift.cnt [4]
      2086 I      CLK 2 clk
      2086 I        D 1 _0037_
      2086 I       EN 3 1'h1
      2086 I       SR 4 1'h0
      2086 O        Q 1 \corescorecore.core_4.serving.cpu.alu.shift.cnt [5]
      2087 I      CLK 2 clk
      2087 I        D 1 _0775_
      2087 I       EN 3 1'h1
      2087 I       SR 4 1'h0
      2087 O        Q 1 \corescorecore.core_4.serving.cpu.alu.eq_r 
      2088 I      CLK 2 clk
      2088 I        D 1 _0776_
      2088 I       EN 3 1'h1
      2088 I       SR 4 1'h0
      2088 O        Q 1 \corescorecore.core_4.serving.cpu.alu.lt_r 
      2089 I      CLK 2 clk
      2089 I        D 1 _0774_
      2089 I       EN 3 1'h1
      2089 I       SR 4 1'h0
      2089 O        Q 1 \corescorecore.core_4.serving.cpu.alu.b_inv_plus_1_cy_r 
      2090 I      CLK 2 clk
      2090 I        D 1 _0773_
      2090 I       EN 3 1'h1
      2090 I       SR 4 1'h0
      2090 O        Q 1 \corescorecore.core_4.serving.cpu.alu.add_cy_r 
      2091 I      CLK 2 clk
      2091 I        D 1 \corescorecore.core_4.serving.cpu.alu.shamt [1]
      2091 I       EN 3 \corescorecore.core_4.serving.cpu.alu.i_shamt_en 
      2091 I       SR 4 1'h0
      2091 O        Q 1 \corescorecore.core_4.serving.cpu.alu.shamt [0]
      2092 I      CLK 2 clk
      2092 I        D 1 \corescorecore.core_4.serving.cpu.alu.shamt [2]
      2092 I       EN 3 \corescorecore.core_4.serving.cpu.alu.i_shamt_en 
      2092 I       SR 4 1'h0
      2092 O        Q 1 \corescorecore.core_4.serving.cpu.alu.shamt [1]
      2093 I      CLK 2 clk
      2093 I        D 1 \corescorecore.core_4.serving.cpu.alu.shamt [3]
      2093 I       EN 3 \corescorecore.core_4.serving.cpu.alu.i_shamt_en 
      2093 I       SR 4 1'h0
      2093 O        Q 1 \corescorecore.core_4.serving.cpu.alu.shamt [2]
      2094 I      CLK 2 clk
      2094 I        D 1 \corescorecore.core_4.serving.cpu.alu.shamt [4]
      2094 I       EN 3 \corescorecore.core_4.serving.cpu.alu.i_shamt_en 
      2094 I       SR 4 1'h0
      2094 O        Q 1 \corescorecore.core_4.serving.cpu.alu.shamt [3]
      2095 I      CLK 2 clk
      2095 I        D 1 \corescorecore.core_4.serving.cpu.alu.shamt_ser 
      2095 I       EN 3 \corescorecore.core_4.serving.cpu.alu.i_shamt_en 
      2095 I       SR 4 1'h0
      2095 O        Q 1 \corescorecore.core_4.serving.cpu.alu.shamt [4]
      2096 I      CLK 2 clk
      2096 I        D 1 \corescorecore.core_4.serving.cpu.alu.result_lt 
      2096 I       EN 3 \corescorecore.core_4.serving.cpu.alu.i_en 
      2096 I       SR 4 1'h0
      2096 O        Q 1 \corescorecore.core_4.serving.cpu.alu.result_lt_r 
      2097 I      CLK 2 clk
      2097 I        D 1 _0038_
      2097 I       EN 3 1'h1
      2097 I       SR 4 1'h0
      2097 O        Q 1 \corescorecore.core_3.serving.i_wb_ack 
      2098 I      CLK 2 clk
      2098 I        D 1 \corescorecore.core_4.serving.cpu.mem_if.dat_cur 
      2098 I       EN 3 \corescorecore.core_4.serving.cpu.mem_if.dat_valid 
      2098 I       SR 4 1'h0
      2098 O        Q 1 \corescorecore.core_4.serving.cpu.mem_if.signbit 
      2099 I      CLK 2 clk
      2099 I        D 1 _0785_
      2099 I       EN 3 _0003_
      2099 I       SR 4 1'h0
      2099 O        Q 1 \corescorecore.core_4.serving.cpu.decode.imm11_7 [0]
      2100 I      CLK 2 clk
      2100 I        D 1 _0786_
      2100 I       EN 3 _0003_
      2100 I       SR 4 1'h0
      2100 O        Q 1 \corescorecore.core_4.serving.cpu.decode.imm11_7 [1]
      2101 I      CLK 2 clk
      2101 I        D 1 _0787_
      2101 I       EN 3 _0003_
      2101 I       SR 4 1'h0
      2101 O        Q 1 \corescorecore.core_4.serving.cpu.decode.imm11_7 [2]
      2102 I      CLK 2 clk
      2102 I        D 1 _0788_
      2102 I       EN 3 _0003_
      2102 I       SR 4 1'h0
      2102 O        Q 1 \corescorecore.core_4.serving.cpu.decode.imm11_7 [3]
      2103 I      CLK 2 clk
      2103 I        D 1 _0789_
      2103 I       EN 3 _0003_
      2103 I       SR 4 1'h0
      2103 O        Q 1 \corescorecore.core_4.serving.cpu.decode.imm11_7 [4]
      2104 I      CLK 2 clk
      2104 I        D 1 _0430_
      2104 I       EN 3 1'h1
      2104 I       SR 4 1'h0
      2104 O        Q 1 \corescorecore.core_3.serving.rf_ram_if.rdata1 [0]
      2105 I      CLK 2 clk
      2105 I        D 1 _0431_
      2105 I       EN 3 1'h1
      2105 I       SR 4 1'h0
      2105 O        Q 1 \corescorecore.core_3.serving.rf_ram_if.rdata1 [1]
      2106 I      CLK 2 clk
      2106 I        D 1 _0432_
      2106 I       EN 3 1'h1
      2106 I       SR 4 1'h0
      2106 O        Q 1 \corescorecore.core_3.serving.rf_ram_if.rdata1 [2]
      2107 I      CLK 2 clk
      2107 I        D 1 _0433_
      2107 I       EN 3 1'h1
      2107 I       SR 4 1'h0
      2107 O        Q 1 \corescorecore.core_3.serving.rf_ram_if.rdata1 [3]
      2108 I      CLK 2 clk
      2108 I        D 1 _0434_
      2108 I       EN 3 1'h1
      2108 I       SR 4 1'h0
      2108 O        Q 1 \corescorecore.core_3.serving.rf_ram_if.rdata1 [4]
      2109 I      CLK 2 clk
      2109 I        D 1 _0435_
      2109 I       EN 3 1'h1
      2109 I       SR 4 1'h0
      2109 O        Q 1 \corescorecore.core_3.serving.rf_ram_if.rdata1 [5]
      2110 I      CLK 2 clk
      2110 I        D 1 _0423_
      2110 I       EN 3 1'h1
      2110 I       SR 4 1'h0
      2110 O        Q 1 \corescorecore.core_3.serving.cpu.alu.i_rs1 
      2111 I      CLK 2 clk
      2111 I        D 1 _0424_
      2111 I       EN 3 1'h1
      2111 I       SR 4 1'h0
      2111 O        Q 1 \corescorecore.core_3.serving.rf_ram_if.rdata0 [1]
      2112 I      CLK 2 clk
      2112 I        D 1 _0425_
      2112 I       EN 3 1'h1
      2112 I       SR 4 1'h0
      2112 O        Q 1 \corescorecore.core_3.serving.rf_ram_if.rdata0 [2]
      2113 I      CLK 2 clk
      2113 I        D 1 _0426_
      2113 I       EN 3 1'h1
      2113 I       SR 4 1'h0
      2113 O        Q 1 \corescorecore.core_3.serving.rf_ram_if.rdata0 [3]
      2114 I      CLK 2 clk
      2114 I        D 1 _0427_
      2114 I       EN 3 1'h1
      2114 I       SR 4 1'h0
      2114 O        Q 1 \corescorecore.core_3.serving.rf_ram_if.rdata0 [4]
      2115 I      CLK 2 clk
      2115 I        D 1 _0428_
      2115 I       EN 3 1'h1
      2115 I       SR 4 1'h0
      2115 O        Q 1 \corescorecore.core_3.serving.rf_ram_if.rdata0 [5]
      2116 I      CLK 2 clk
      2116 I        D 1 _0429_
      2116 I       EN 3 1'h1
      2116 I       SR 4 1'h0
      2116 O        Q 1 \corescorecore.core_3.serving.rf_ram_if.rdata0 [6]
      2117 I      CLK 2 clk
      2117 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [24]
      2117 I       EN 3 _0374_
      2117 I       SR 4 1'h0
      2117 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [0]
      2118 I      CLK 2 clk
      2118 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [25]
      2118 I       EN 3 _0374_
      2118 I       SR 4 1'h0
      2118 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [1]
      2119 I      CLK 2 clk
      2119 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [26]
      2119 I       EN 3 _0374_
      2119 I       SR 4 1'h0
      2119 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [2]
      2120 I      CLK 2 clk
      2120 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [27]
      2120 I       EN 3 _0374_
      2120 I       SR 4 1'h0
      2120 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [3]
      2121 I      CLK 2 clk
      2121 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [28]
      2121 I       EN 3 _0374_
      2121 I       SR 4 1'h0
      2121 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [4]
      2122 I      CLK 2 clk
      2122 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [29]
      2122 I       EN 3 _0374_
      2122 I       SR 4 1'h0
      2122 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [5]
      2123 I      CLK 2 clk
      2123 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [30]
      2123 I       EN 3 _0374_
      2123 I       SR 4 1'h0
      2123 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [6]
      2124 I      CLK 2 clk
      2124 I        D 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [31]
      2124 I       EN 3 _0374_
      2124 I       SR 4 1'h0
      2124 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [7]
      2125 I      CLK 2 clk
      2125 I        D 1 \corescorecore.core_4.serving.rf_ram_if.wdata0_r [1]
      2125 I       EN 3 1'h1
      2125 I       SR 4 1'h0
      2125 O        Q 1 \corescorecore.core_4.serving.rf_ram_if.wdata0_r [0]
      2126 I      CLK 2 clk
      2126 I        D 1 \corescorecore.core_4.serving.rf_ram_if.wdata0_r [2]
      2126 I       EN 3 1'h1
      2126 I       SR 4 1'h0
      2126 O        Q 1 \corescorecore.core_4.serving.rf_ram_if.wdata0_r [1]
      2127 I      CLK 2 clk
      2127 I        D 1 \corescorecore.core_4.serving.rf_ram_if.wdata0_r [3]
      2127 I       EN 3 1'h1
      2127 I       SR 4 1'h0
      2127 O        Q 1 \corescorecore.core_4.serving.rf_ram_if.wdata0_r [2]
      2128 I      CLK 2 clk
      2128 I        D 1 \corescorecore.core_4.serving.rf_ram_if.wdata0_r [4]
      2128 I       EN 3 1'h1
      2128 I       SR 4 1'h0
      2128 O        Q 1 \corescorecore.core_4.serving.rf_ram_if.wdata0_r [3]
      2129 I      CLK 2 clk
      2129 I        D 1 \corescorecore.core_4.serving.rf_ram_if.wdata0_r [5]
      2129 I       EN 3 1'h1
      2129 I       SR 4 1'h0
      2129 O        Q 1 \corescorecore.core_4.serving.rf_ram_if.wdata0_r [4]
      2130 I      CLK 2 clk
      2130 I        D 1 \corescorecore.core_4.serving.rf_ram_if.wdata0_r [6]
      2130 I       EN 3 1'h1
      2130 I       SR 4 1'h0
      2130 O        Q 1 \corescorecore.core_4.serving.rf_ram_if.wdata0_r [5]
      2131 I      CLK 2 clk
      2131 I        D 1 \corescorecore.core_4.serving.cpu.o_wdata0 
      2131 I       EN 3 1'h1
      2131 I       SR 4 1'h0
      2131 O        Q 1 \corescorecore.core_4.serving.rf_ram_if.wdata0_r [6]
      2132 I      CLK 2 clk
      2132 I        D 1 \corescorecore.core_4.serving.rf_ram_if.wtrig0 
      2132 I       EN 3 1'h1
      2132 I       SR 4 1'h0
      2132 O        Q 1 \corescorecore.core_4.serving.rf_ram_if.genblk1.wtrig0_r 
      2133 I      CLK 2 clk
      2133 I        D 1 _0039_
      2133 I       EN 3 1'h1
      2133 I       SR 4 1'h0
      2133 O        Q 1 \corescorecore.core_4.serving.rf_ram_if.rdata1 [6]
      2134 I      CLK 2 clk
      2134 I        D 1 _0040_
      2134 I       EN 3 1'h1
      2134 I       SR 4 1'h0
      2134 O        Q 1 \corescorecore.core_4.serving.rf_ram_if.rdata0 [7]
      2135 I      CLK 2 clk
      2135 I        D 1 _0041_
      2135 I       EN 3 1'h1
      2135 I       SR 4 1'h0
      2135 O        Q 1 \corescorecore.core_4.serving.rf_ram_if.rgnt 
      2136 I      CLK 2 clk
      2136 I        D 1 \corescorecore.core_4.serving.rf_ram_if.rtrig0 
      2136 I       EN 3 1'h1
      2136 I       SR 4 1'h0
      2136 O        Q 1 \corescorecore.core_4.serving.rf_ram_if.rtrig1 
      2137 I      CLK 2 clk
      2137 I        D 1 _0042_
      2137 I       EN 3 1'h1
      2137 I       SR 4 1'h0
      2137 O        Q 1 \corescorecore.core_4.serving.rf_ram_if.rcnt [0]
      2138 I      CLK 2 clk
      2138 I        D 1 _0043_
      2138 I       EN 3 1'h1
      2138 I       SR 4 1'h0
      2138 O        Q 1 \corescorecore.core_4.serving.rf_ram_if.rcnt [1]
      2139 I      CLK 2 clk
      2139 I        D 1 _0044_
      2139 I       EN 3 1'h1
      2139 I       SR 4 1'h0
      2139 O        Q 1 \corescorecore.core_4.serving.rf_ram_if.rcnt [2]
      2140 I      CLK 2 clk
      2140 I        D 1 _0045_
      2140 I       EN 3 1'h1
      2140 I       SR 4 1'h0
      2140 O        Q 1 \corescorecore.core_4.serving.raddr [0]
      2141 I      CLK 2 clk
      2141 I        D 1 _0046_
      2141 I       EN 3 1'h1
      2141 I       SR 4 1'h0
      2141 O        Q 1 \corescorecore.core_4.serving.raddr [1]
      2142 I      CLK 2 clk
      2142 I        D 1 _0047_
      2142 I       EN 3 1'h1
      2142 I       SR 4 1'h0
      2142 O        Q 1 \corescorecore.core_4.serving.rf_ram_if.wcnt [0]
      2143 I      CLK 2 clk
      2143 I        D 1 _0048_
      2143 I       EN 3 1'h1
      2143 I       SR 4 1'h0
      2143 O        Q 1 \corescorecore.core_4.serving.rf_ram_if.wcnt [1]
      2144 I      CLK 2 clk
      2144 I        D 1 _0049_
      2144 I       EN 3 1'h1
      2144 I       SR 4 1'h0
      2144 O        Q 1 \corescorecore.core_4.serving.rf_ram_if.wcnt [2]
      2145 I      CLK 2 clk
      2145 I        D 1 _0050_
      2145 I       EN 3 1'h1
      2145 I       SR 4 1'h0
      2145 O        Q 1 \corescorecore.core_4.serving.rf_ram_if.o_waddr [0]
      2146 I      CLK 2 clk
      2146 I        D 1 _0051_
      2146 I       EN 3 1'h1
      2146 I       SR 4 1'h0
      2146 O        Q 1 \corescorecore.core_4.serving.rf_ram_if.o_waddr [1]
      2147 I      CLK 2 clk
      2147 I        D 1 _0052_
      2147 I       EN 3 1'h1
      2147 I       SR 4 1'h0
      2147 O        Q 1 \corescorecore.core_4.serving.rf_ram_if.wgo 
      2148 I      CLK 2 clk
      2148 I        D 1 \corescorecore.core_4.serving.cpu.o_wen0 
      2148 I       EN 3 1'h1
      2148 I       SR 4 1'h0
      2148 O        Q 1 \corescorecore.core_4.serving.rf_ram_if.wen0_r 
      2149 I      CLK 2 clk
      2149 I        D 1 \corescorecore.core_4.serving.cpu.i_rf_ready 
      2149 I       EN 3 1'h1
      2149 I       SR 4 1'h0
      2149 O        Q 1 \corescorecore.core_4.serving.rf_ram_if.wreq_r 
      2150 I      CLK 2 clk
      2150 I        D 1 _0849_
      2150 I       EN 3 1'h1
      2150 I       SR 4 1'h0
      2150 O        Q 1 \corescorecore.core_4.serving.arbiter.i_wb_mem_ack 
      2151 I      CLK 2 clk
      2151 I        D 1 _0053_
      2151 I       EN 3 1'h1
      2151 I       SR 4 1'h0
      2151 O        Q 1 \corescorecore.core_4.serving.cpu.state.o_cnt [2]
      2152 I      CLK 2 clk
      2152 I        D 1 _0054_
      2152 I       EN 3 1'h1
      2152 I       SR 4 1'h0
      2152 O        Q 1 \corescorecore.core_4.serving.cpu.mem_bytecnt [0]
      2153 I      CLK 2 clk
      2153 I        D 1 _0055_
      2153 I       EN 3 1'h1
      2153 I       SR 4 1'h0
      2153 O        Q 1 \corescorecore.core_4.serving.cpu.mem_bytecnt [1]
      2154 I      CLK 2 clk
      2154 I        D 1 _0885_[0]
      2154 I       EN 3 \corescorecore.core_4.serving.ram.wb_en 
      2154 I       SR 4 1'h0
      2154 O        Q 1 \corescorecore.core_4.serving.ram.bsel [0]
      2155 I      CLK 2 clk
      2155 I        D 1 _0886_[1]
      2155 I       EN 3 \corescorecore.core_4.serving.ram.wb_en 
      2155 I       SR 4 1'h0
      2155 O        Q 1 \corescorecore.core_4.serving.ram.bsel [1]
      2156 I      CLK 2 clk
      2156 I        D 1 _0056_
      2156 I       EN 3 1'h1
      2156 I       SR 4 1'h0
      2156 O        Q 1 \corescorecore.core_3.serving.rf_ram_if.rreq_r 
      2157 I      CLK 2 clk
      2157 I        D 1 \corescorecore.core_3.serving.ram.we 
      2157 I       EN 3 1'h1
      2157 I       SR 4 1'h0
      2157 O        Q 1 _0980_
      2158 I      CLK 2 clk
      2158 I        D 1 _0057_
      2158 I       EN 3 1'h1
      2158 I       SR 4 1'h0
      2158 O        Q 1 \corescorecore.core_3.serving.cpu.alu.i_init 
      2159 I      CLK 2 clk
      2159 I        D 1 _0058_
      2159 I       EN 3 1'h1
      2159 I       SR 4 1'h0
      2159 O        Q 1 \corescorecore.core_3.serving.cpu.alu.i_en 
      2160 I      CLK 2 clk
      2160 I        D 1 _0771_
      2160 I       EN 3 1'h1
      2160 I       SR 4 1'h0
      2160 O        Q 1 \corescorecore.core_3.serving.cpu.alu.i_cnt_done 
      2161 I      CLK 2 clk
      2161 I        D 1 _0059_
      2161 I       EN 3 1'h1
      2161 I       SR 4 1'h0
      2161 O        Q 1 \corescorecore.core_3.serving.cpu.ctrl.i_jump 
      2162 I      CLK 2 clk
      2162 I        D 1 _1093_[2]
      2162 I       EN 3 1'h1
      2162 I       SR 4 1'h0
      2162 O        Q 1 \corescorecore.core_3.serving.cpu.state.stage_two_req 
      2163 I      CLK 2 clk
      2163 I        D 1 _0739_
      2163 I       EN 3 _0004_
      2163 I       SR 4 1'h0
      2163 O        Q 1 \corescorecore.axis_mux.s_axis_tdata [24]
      2164 I      CLK 2 clk
      2164 I        D 1 _0750_
      2164 I       EN 3 _0004_
      2164 I       SR 4 1'h0
      2164 O        Q 1 \corescorecore.axis_mux.s_axis_tdata [25]
      2165 I      CLK 2 clk
      2165 I        D 1 _0761_
      2165 I       EN 3 _0004_
      2165 I       SR 4 1'h0
      2165 O        Q 1 \corescorecore.axis_mux.s_axis_tdata [26]
      2166 I      CLK 2 clk
      2166 I        D 1 _0764_
      2166 I       EN 3 _0004_
      2166 I       SR 4 1'h0
      2166 O        Q 1 \corescorecore.axis_mux.s_axis_tdata [27]
      2167 I      CLK 2 clk
      2167 I        D 1 _0765_
      2167 I       EN 3 _0004_
      2167 I       SR 4 1'h0
      2167 O        Q 1 \corescorecore.axis_mux.s_axis_tdata [28]
      2168 I      CLK 2 clk
      2168 I        D 1 _0766_
      2168 I       EN 3 _0004_
      2168 I       SR 4 1'h0
      2168 O        Q 1 \corescorecore.axis_mux.s_axis_tdata [29]
      2169 I      CLK 2 clk
      2169 I        D 1 _0767_
      2169 I       EN 3 _0004_
      2169 I       SR 4 1'h0
      2169 O        Q 1 \corescorecore.axis_mux.s_axis_tdata [30]
      2170 I      CLK 2 clk
      2170 I        D 1 _0768_
      2170 I       EN 3 _0004_
      2170 I       SR 4 1'h0
      2170 O        Q 1 \corescorecore.axis_mux.s_axis_tdata [31]
      2171 I      CLK 2 clk
      2171 I        D 1 _0769_
      2171 I       EN 3 _0004_
      2171 I       SR 4 1'h0
      2171 O        Q 1 \corescorecore.core_3.o_tlast 
      2172 I      CLK 2 clk
      2172 I        D 1 _0770_
      2172 I       EN 3 _0004_
      2172 I       SR 4 1'h0
      2172 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [9]
      2173 I      CLK 2 clk
      2173 I        D 1 _0740_
      2173 I       EN 3 _0004_
      2173 I       SR 4 1'h0
      2173 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [10]
      2174 I      CLK 2 clk
      2174 I        D 1 _0741_
      2174 I       EN 3 _0004_
      2174 I       SR 4 1'h0
      2174 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [11]
      2175 I      CLK 2 clk
      2175 I        D 1 _0742_
      2175 I       EN 3 _0004_
      2175 I       SR 4 1'h0
      2175 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [12]
      2176 I      CLK 2 clk
      2176 I        D 1 _0743_
      2176 I       EN 3 _0004_
      2176 I       SR 4 1'h0
      2176 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [13]
      2177 I      CLK 2 clk
      2177 I        D 1 _0744_
      2177 I       EN 3 _0004_
      2177 I       SR 4 1'h0
      2177 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [14]
      2178 I      CLK 2 clk
      2178 I        D 1 _0745_
      2178 I       EN 3 _0004_
      2178 I       SR 4 1'h0
      2178 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [15]
      2179 I      CLK 2 clk
      2179 I        D 1 _0746_
      2179 I       EN 3 _0004_
      2179 I       SR 4 1'h0
      2179 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [16]
      2180 I      CLK 2 clk
      2180 I        D 1 _0747_
      2180 I       EN 3 _0004_
      2180 I       SR 4 1'h0
      2180 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [17]
      2181 I      CLK 2 clk
      2181 I        D 1 _0748_
      2181 I       EN 3 _0004_
      2181 I       SR 4 1'h0
      2181 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [18]
      2182 I      CLK 2 clk
      2182 I        D 1 _0749_
      2182 I       EN 3 _0004_
      2182 I       SR 4 1'h0
      2182 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [19]
      2183 I      CLK 2 clk
      2183 I        D 1 _0751_
      2183 I       EN 3 _0004_
      2183 I       SR 4 1'h0
      2183 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [20]
      2184 I      CLK 2 clk
      2184 I        D 1 _0752_
      2184 I       EN 3 _0004_
      2184 I       SR 4 1'h0
      2184 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [21]
      2185 I      CLK 2 clk
      2185 I        D 1 _0753_
      2185 I       EN 3 _0004_
      2185 I       SR 4 1'h0
      2185 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [22]
      2186 I      CLK 2 clk
      2186 I        D 1 _0754_
      2186 I       EN 3 _0004_
      2186 I       SR 4 1'h0
      2186 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [23]
      2187 I      CLK 2 clk
      2187 I        D 1 _0755_
      2187 I       EN 3 _0004_
      2187 I       SR 4 1'h0
      2187 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [24]
      2188 I      CLK 2 clk
      2188 I        D 1 _0756_
      2188 I       EN 3 _0004_
      2188 I       SR 4 1'h0
      2188 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [25]
      2189 I      CLK 2 clk
      2189 I        D 1 _0757_
      2189 I       EN 3 _0004_
      2189 I       SR 4 1'h0
      2189 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [26]
      2190 I      CLK 2 clk
      2190 I        D 1 _0758_
      2190 I       EN 3 _0004_
      2190 I       SR 4 1'h0
      2190 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [27]
      2191 I      CLK 2 clk
      2191 I        D 1 _0759_
      2191 I       EN 3 _0004_
      2191 I       SR 4 1'h0
      2191 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [28]
      2192 I      CLK 2 clk
      2192 I        D 1 _0760_
      2192 I       EN 3 _0004_
      2192 I       SR 4 1'h0
      2192 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [29]
      2193 I      CLK 2 clk
      2193 I        D 1 _0762_
      2193 I       EN 3 _0004_
      2193 I       SR 4 1'h0
      2193 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [30]
      2194 I      CLK 2 clk
      2194 I        D 1 _0763_
      2194 I       EN 3 _0004_
      2194 I       SR 4 1'h0
      2194 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [31]
      2195 I      CLK 2 clk
      2195 I        D 1 _0060_
      2195 I       EN 3 1'h1
      2195 I       SR 4 1'h0
      2195 O        Q 1 \corescorecore.core_3.serving.cpu.state.o_cnt_r [0]
      2196 I      CLK 2 clk
      2196 I        D 1 _0061_
      2196 I       EN 3 1'h1
      2196 I       SR 4 1'h0
      2196 O        Q 1 \corescorecore.core_3.serving.cpu.state.o_cnt_r [1]
      2197 I      CLK 2 clk
      2197 I        D 1 _0062_
      2197 I       EN 3 1'h1
      2197 I       SR 4 1'h0
      2197 O        Q 1 \corescorecore.core_3.serving.cpu.state.o_cnt_r [2]
      2198 I      CLK 2 clk
      2198 I        D 1 _0063_
      2198 I       EN 3 1'h1
      2198 I       SR 4 1'h0
      2198 O        Q 1 \corescorecore.core_3.serving.cpu.state.o_cnt_r [3]
      2199 I      CLK 2 clk
      2199 I        D 1 _0064_
      2199 I       EN 3 1'h1
      2199 I       SR 4 1'h0
      2199 O        Q 1 \corescorecore.core_3.serving.cpu.state.stage_two_pending 
      2200 I      CLK 2 clk
      2200 I        D 1 _0722_
      2200 I       EN 3 _0005_
      2200 I       SR 4 1'h0
      2200 O        Q 1 \corescorecore.core_3.serving.cpu.decode.imm24_20 [0]
      2201 I      CLK 2 clk
      2201 I        D 1 _0723_
      2201 I       EN 3 _0005_
      2201 I       SR 4 1'h0
      2201 O        Q 1 \corescorecore.core_3.serving.cpu.decode.imm24_20 [1]
      2202 I      CLK 2 clk
      2202 I        D 1 _0724_
      2202 I       EN 3 _0005_
      2202 I       SR 4 1'h0
      2202 O        Q 1 \corescorecore.core_3.serving.cpu.decode.imm24_20 [2]
      2203 I      CLK 2 clk
      2203 I        D 1 _0725_
      2203 I       EN 3 _0005_
      2203 I       SR 4 1'h0
      2203 O        Q 1 \corescorecore.core_3.serving.cpu.decode.imm24_20 [3]
      2204 I      CLK 2 clk
      2204 I        D 1 _0726_
      2204 I       EN 3 _0005_
      2204 I       SR 4 1'h0
      2204 O        Q 1 \corescorecore.core_3.serving.cpu.decode.imm24_20 [4]
      2205 I      CLK 2 clk
      2205 I        D 1 _0727_
      2205 I       EN 3 _0005_
      2205 I       SR 4 1'h0
      2205 O        Q 1 \corescorecore.core_3.serving.cpu.decode.imm30_25 [0]
      2206 I      CLK 2 clk
      2206 I        D 1 _0728_
      2206 I       EN 3 _0005_
      2206 I       SR 4 1'h0
      2206 O        Q 1 \corescorecore.core_3.serving.cpu.decode.imm30_25 [1]
      2207 I      CLK 2 clk
      2207 I        D 1 _0729_
      2207 I       EN 3 _0005_
      2207 I       SR 4 1'h0
      2207 O        Q 1 \corescorecore.core_3.serving.cpu.decode.imm30_25 [2]
      2208 I      CLK 2 clk
      2208 I        D 1 _0730_
      2208 I       EN 3 _0005_
      2208 I       SR 4 1'h0
      2208 O        Q 1 \corescorecore.core_3.serving.cpu.decode.imm30_25 [3]
      2209 I      CLK 2 clk
      2209 I        D 1 _0731_
      2209 I       EN 3 _0005_
      2209 I       SR 4 1'h0
      2209 O        Q 1 \corescorecore.core_3.serving.cpu.decode.imm30_25 [4]
      2210 I      CLK 2 clk
      2210 I        D 1 _0732_
      2210 I       EN 3 _0005_
      2210 I       SR 4 1'h0
      2210 O        Q 1 \corescorecore.core_3.serving.cpu.decode.imm30_25 [5]
      2211 I      CLK 2 clk
      2211 I        D 1 _0733_
      2211 I       EN 3 _0005_
      2211 I       SR 4 1'h0
      2211 O        Q 1 \corescorecore.core_3.serving.cpu.decode.imm7 
      2212 I      CLK 2 clk
      2212 I        D 1 _0713_
      2212 I       EN 3 _0005_
      2212 I       SR 4 1'h0
      2212 O        Q 1 \corescorecore.core_3.serving.cpu.decode.imm19_12_20 [0]
      2213 I      CLK 2 clk
      2213 I        D 1 _0714_
      2213 I       EN 3 _0005_
      2213 I       SR 4 1'h0
      2213 O        Q 1 \corescorecore.core_3.serving.cpu.decode.imm19_12_20 [1]
      2214 I      CLK 2 clk
      2214 I        D 1 _0715_
      2214 I       EN 3 _0005_
      2214 I       SR 4 1'h0
      2214 O        Q 1 \corescorecore.core_3.serving.cpu.decode.imm19_12_20 [2]
      2215 I      CLK 2 clk
      2215 I        D 1 _0716_
      2215 I       EN 3 _0005_
      2215 I       SR 4 1'h0
      2215 O        Q 1 \corescorecore.core_3.serving.cpu.decode.imm19_12_20 [3]
      2216 I      CLK 2 clk
      2216 I        D 1 _0717_
      2216 I       EN 3 _0005_
      2216 I       SR 4 1'h0
      2216 O        Q 1 \corescorecore.core_3.serving.cpu.decode.imm19_12_20 [4]
      2217 I      CLK 2 clk
      2217 I        D 1 _0718_
      2217 I       EN 3 _0005_
      2217 I       SR 4 1'h0
      2217 O        Q 1 \corescorecore.core_3.serving.cpu.decode.imm19_12_20 [5]
      2218 I      CLK 2 clk
      2218 I        D 1 _0719_
      2218 I       EN 3 _0005_
      2218 I       SR 4 1'h0
      2218 O        Q 1 \corescorecore.core_3.serving.cpu.decode.imm19_12_20 [6]
      2219 I      CLK 2 clk
      2219 I        D 1 _0720_
      2219 I       EN 3 _0005_
      2219 I       SR 4 1'h0
      2219 O        Q 1 \corescorecore.core_3.serving.cpu.decode.imm19_12_20 [7]
      2220 I      CLK 2 clk
      2220 I        D 1 _0721_
      2220 I       EN 3 _0005_
      2220 I       SR 4 1'h0
      2220 O        Q 1 \corescorecore.core_3.serving.cpu.decode.imm19_12_20 [8]
      2221 I      CLK 2 clk
      2221 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [30]
      2221 I       EN 3 \corescorecore.core_3.serving.cpu.decode.i_wb_en 
      2221 I       SR 4 1'h0
      2221 O        Q 1 \corescorecore.core_3.serving.cpu.alu.i_sh_signed 
      2222 I      CLK 2 clk
      2222 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [12]
      2222 I       EN 3 \corescorecore.core_3.serving.cpu.decode.i_wb_en 
      2222 I       SR 4 1'h0
      2222 O        Q 1 \corescorecore.core_3.serving.cpu.decode.o_mem_half 
      2223 I      CLK 2 clk
      2223 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [13]
      2223 I       EN 3 \corescorecore.core_3.serving.cpu.decode.i_wb_en 
      2223 I       SR 4 1'h0
      2223 O        Q 1 \corescorecore.core_3.serving.cpu.decode.o_mem_word 
      2224 I      CLK 2 clk
      2224 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [14]
      2224 I       EN 3 \corescorecore.core_3.serving.cpu.decode.i_wb_en 
      2224 I       SR 4 1'h0
      2224 O        Q 1 \corescorecore.core_3.serving.cpu.alu.i_sh_right 
      2225 I      CLK 2 clk
      2225 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [2]
      2225 I       EN 3 \corescorecore.core_3.serving.cpu.decode.i_wb_en 
      2225 I       SR 4 1'h0
      2225 O        Q 1 \corescorecore.core_3.serving.cpu.decode.opcode [0]
      2226 I      CLK 2 clk
      2226 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [3]
      2226 I       EN 3 \corescorecore.core_3.serving.cpu.decode.i_wb_en 
      2226 I       SR 4 1'h0
      2226 O        Q 1 \corescorecore.core_3.serving.cpu.decode.opcode [1]
      2227 I      CLK 2 clk
      2227 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [4]
      2227 I       EN 3 \corescorecore.core_3.serving.cpu.decode.i_wb_en 
      2227 I       SR 4 1'h0
      2227 O        Q 1 \corescorecore.core_3.serving.cpu.decode.opcode [2]
      2228 I      CLK 2 clk
      2228 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [5]
      2228 I       EN 3 \corescorecore.core_3.serving.cpu.decode.i_wb_en 
      2228 I       SR 4 1'h0
      2228 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_we 
      2229 I      CLK 2 clk
      2229 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [6]
      2229 I       EN 3 \corescorecore.core_3.serving.cpu.decode.i_wb_en 
      2229 I       SR 4 1'h0
      2229 O        Q 1 \corescorecore.core_3.serving.cpu.decode.m3 
      2230 I      CLK 2 clk
      2230 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [31]
      2230 I       EN 3 \corescorecore.core_3.serving.cpu.decode.i_wb_en 
      2230 I       SR 4 1'h0
      2230 O        Q 1 \corescorecore.core_3.serving.cpu.decode.signbit 
      2231 I      CLK 2 clk
      2231 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [20]
      2231 I       EN 3 \corescorecore.core_3.serving.cpu.decode.i_wb_en 
      2231 I       SR 4 1'h0
      2231 O        Q 1 \corescorecore.core_3.serving.cpu.decode.o_rf_rs2_addr [0]
      2232 I      CLK 2 clk
      2232 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [21]
      2232 I       EN 3 \corescorecore.core_3.serving.cpu.decode.i_wb_en 
      2232 I       SR 4 1'h0
      2232 O        Q 1 \corescorecore.core_3.serving.cpu.decode.o_rf_rs2_addr [1]
      2233 I      CLK 2 clk
      2233 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [22]
      2233 I       EN 3 \corescorecore.core_3.serving.cpu.decode.i_wb_en 
      2233 I       SR 4 1'h0
      2233 O        Q 1 \corescorecore.core_3.serving.cpu.decode.o_rf_rs2_addr [2]
      2234 I      CLK 2 clk
      2234 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [23]
      2234 I       EN 3 \corescorecore.core_3.serving.cpu.decode.i_wb_en 
      2234 I       SR 4 1'h0
      2234 O        Q 1 \corescorecore.core_3.serving.cpu.decode.o_rf_rs2_addr [3]
      2235 I      CLK 2 clk
      2235 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [24]
      2235 I       EN 3 \corescorecore.core_3.serving.cpu.decode.i_wb_en 
      2235 I       SR 4 1'h0
      2235 O        Q 1 \corescorecore.core_3.serving.cpu.decode.o_rf_rs2_addr [4]
      2236 I      CLK 2 clk
      2236 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [7]
      2236 I       EN 3 \corescorecore.core_3.serving.cpu.decode.i_wb_en 
      2236 I       SR 4 1'h0
      2236 O        Q 1 \corescorecore.core_3.serving.cpu.decode.o_rf_rd_addr [0]
      2237 I      CLK 2 clk
      2237 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [8]
      2237 I       EN 3 \corescorecore.core_3.serving.cpu.decode.i_wb_en 
      2237 I       SR 4 1'h0
      2237 O        Q 1 \corescorecore.core_3.serving.cpu.decode.o_rf_rd_addr [1]
      2238 I      CLK 2 clk
      2238 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [9]
      2238 I       EN 3 \corescorecore.core_3.serving.cpu.decode.i_wb_en 
      2238 I       SR 4 1'h0
      2238 O        Q 1 \corescorecore.core_3.serving.cpu.decode.o_rf_rd_addr [2]
      2239 I      CLK 2 clk
      2239 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [10]
      2239 I       EN 3 \corescorecore.core_3.serving.cpu.decode.i_wb_en 
      2239 I       SR 4 1'h0
      2239 O        Q 1 \corescorecore.core_3.serving.cpu.decode.o_rf_rd_addr [3]
      2240 I      CLK 2 clk
      2240 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [11]
      2240 I       EN 3 \corescorecore.core_3.serving.cpu.decode.i_wb_en 
      2240 I       SR 4 1'h0
      2240 O        Q 1 \corescorecore.core_3.serving.cpu.decode.o_rf_rd_addr [4]
      2241 I      CLK 2 clk
      2241 I        D 1 _0734_
      2241 I       EN 3 1'h1
      2241 I       SR 4 1'h0
      2241 O        Q 1 \corescorecore.core_3.serving.cpu.csr_imm 
      2242 I      CLK 2 clk
      2242 I        D 1 _0735_
      2242 I       EN 3 1'h1
      2242 I       SR 4 1'h0
      2242 O        Q 1 \corescorecore.core_3.serving.cpu.decode.o_rf_rs1_addr [1]
      2243 I      CLK 2 clk
      2243 I        D 1 _0736_
      2243 I       EN 3 1'h1
      2243 I       SR 4 1'h0
      2243 O        Q 1 \corescorecore.core_3.serving.cpu.decode.o_rf_rs1_addr [2]
      2244 I      CLK 2 clk
      2244 I        D 1 _0737_
      2244 I       EN 3 1'h1
      2244 I       SR 4 1'h0
      2244 O        Q 1 \corescorecore.core_3.serving.cpu.decode.o_rf_rs1_addr [3]
      2245 I      CLK 2 clk
      2245 I        D 1 _0738_
      2245 I       EN 3 1'h1
      2245 I       SR 4 1'h0
      2245 O        Q 1 \corescorecore.core_3.serving.cpu.decode.o_rf_rs1_addr [4]
      2246 I      CLK 2 clk
      2246 I        D 1 \corescorecore.core_3.serving.cpu.bufreg.q 
      2246 I       EN 3 _0704_
      2246 I       SR 4 1'h0
      2246 O        Q 1 \corescorecore.core_3.serving.cpu.state.i_ctrl_misalign 
      2247 I      CLK 2 clk
      2247 I        D 1 _0702_
      2247 I       EN 3 1'h1
      2247 I       SR 4 1'h0
      2247 O        Q 1 \corescorecore.core_3.serving.cpu.bufreg.c_r 
      2248 I      CLK 2 clk
      2248 I        D 1 \corescorecore.core_3.serving.cpu.bufreg.data [1]
      2248 I       EN 3 \corescorecore.core_3.serving.cpu.bufreg_hold 
      2248 I       SR 4 1'h0
      2248 O        Q 1 \corescorecore.core_3.serving.cpu.alu.i_buf 
      2249 I      CLK 2 clk
      2249 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [2]
      2249 I       EN 3 \corescorecore.core_3.serving.cpu.bufreg_hold 
      2249 I       SR 4 1'h0
      2249 O        Q 1 \corescorecore.core_3.serving.cpu.bufreg.data [1]
      2250 I      CLK 2 clk
      2250 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [3]
      2250 I       EN 3 \corescorecore.core_3.serving.cpu.bufreg_hold 
      2250 I       SR 4 1'h0
      2250 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [2]
      2251 I      CLK 2 clk
      2251 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [4]
      2251 I       EN 3 \corescorecore.core_3.serving.cpu.bufreg_hold 
      2251 I       SR 4 1'h0
      2251 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [3]
      2252 I      CLK 2 clk
      2252 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [5]
      2252 I       EN 3 \corescorecore.core_3.serving.cpu.bufreg_hold 
      2252 I       SR 4 1'h0
      2252 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [4]
      2253 I      CLK 2 clk
      2253 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [6]
      2253 I       EN 3 \corescorecore.core_3.serving.cpu.bufreg_hold 
      2253 I       SR 4 1'h0
      2253 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [5]
      2254 I      CLK 2 clk
      2254 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [7]
      2254 I       EN 3 \corescorecore.core_3.serving.cpu.bufreg_hold 
      2254 I       SR 4 1'h0
      2254 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [6]
      2255 I      CLK 2 clk
      2255 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [8]
      2255 I       EN 3 \corescorecore.core_3.serving.cpu.bufreg_hold 
      2255 I       SR 4 1'h0
      2255 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [7]
      2256 I      CLK 2 clk
      2256 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [9]
      2256 I       EN 3 \corescorecore.core_3.serving.cpu.bufreg_hold 
      2256 I       SR 4 1'h0
      2256 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [8]
      2257 I      CLK 2 clk
      2257 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [10]
      2257 I       EN 3 \corescorecore.core_3.serving.cpu.bufreg_hold 
      2257 I       SR 4 1'h0
      2257 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [9]
      2258 I      CLK 2 clk
      2258 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [11]
      2258 I       EN 3 \corescorecore.core_3.serving.cpu.bufreg_hold 
      2258 I       SR 4 1'h0
      2258 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [10]
      2259 I      CLK 2 clk
      2259 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [12]
      2259 I       EN 3 \corescorecore.core_3.serving.cpu.bufreg_hold 
      2259 I       SR 4 1'h0
      2259 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [11]
      2260 I      CLK 2 clk
      2260 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [13]
      2260 I       EN 3 \corescorecore.core_3.serving.cpu.bufreg_hold 
      2260 I       SR 4 1'h0
      2260 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [12]
      2261 I      CLK 2 clk
      2261 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [14]
      2261 I       EN 3 \corescorecore.core_3.serving.cpu.bufreg_hold 
      2261 I       SR 4 1'h0
      2261 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [13]
      2262 I      CLK 2 clk
      2262 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [15]
      2262 I       EN 3 \corescorecore.core_3.serving.cpu.bufreg_hold 
      2262 I       SR 4 1'h0
      2262 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [14]
      2263 I      CLK 2 clk
      2263 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [16]
      2263 I       EN 3 \corescorecore.core_3.serving.cpu.bufreg_hold 
      2263 I       SR 4 1'h0
      2263 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [15]
      2264 I      CLK 2 clk
      2264 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [17]
      2264 I       EN 3 \corescorecore.core_3.serving.cpu.bufreg_hold 
      2264 I       SR 4 1'h0
      2264 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [16]
      2265 I      CLK 2 clk
      2265 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [18]
      2265 I       EN 3 \corescorecore.core_3.serving.cpu.bufreg_hold 
      2265 I       SR 4 1'h0
      2265 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [17]
      2266 I      CLK 2 clk
      2266 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [19]
      2266 I       EN 3 \corescorecore.core_3.serving.cpu.bufreg_hold 
      2266 I       SR 4 1'h0
      2266 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [18]
      2267 I      CLK 2 clk
      2267 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [20]
      2267 I       EN 3 \corescorecore.core_3.serving.cpu.bufreg_hold 
      2267 I       SR 4 1'h0
      2267 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [19]
      2268 I      CLK 2 clk
      2268 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [21]
      2268 I       EN 3 \corescorecore.core_3.serving.cpu.bufreg_hold 
      2268 I       SR 4 1'h0
      2268 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [20]
      2269 I      CLK 2 clk
      2269 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [22]
      2269 I       EN 3 \corescorecore.core_3.serving.cpu.bufreg_hold 
      2269 I       SR 4 1'h0
      2269 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [21]
      2270 I      CLK 2 clk
      2270 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [23]
      2270 I       EN 3 \corescorecore.core_3.serving.cpu.bufreg_hold 
      2270 I       SR 4 1'h0
      2270 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [22]
      2271 I      CLK 2 clk
      2271 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [24]
      2271 I       EN 3 \corescorecore.core_3.serving.cpu.bufreg_hold 
      2271 I       SR 4 1'h0
      2271 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [23]
      2272 I      CLK 2 clk
      2272 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [25]
      2272 I       EN 3 \corescorecore.core_3.serving.cpu.bufreg_hold 
      2272 I       SR 4 1'h0
      2272 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [24]
      2273 I      CLK 2 clk
      2273 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [26]
      2273 I       EN 3 \corescorecore.core_3.serving.cpu.bufreg_hold 
      2273 I       SR 4 1'h0
      2273 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [25]
      2274 I      CLK 2 clk
      2274 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [27]
      2274 I       EN 3 \corescorecore.core_3.serving.cpu.bufreg_hold 
      2274 I       SR 4 1'h0
      2274 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [26]
      2275 I      CLK 2 clk
      2275 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [28]
      2275 I       EN 3 \corescorecore.core_3.serving.cpu.bufreg_hold 
      2275 I       SR 4 1'h0
      2275 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [27]
      2276 I      CLK 2 clk
      2276 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [29]
      2276 I       EN 3 \corescorecore.core_3.serving.cpu.bufreg_hold 
      2276 I       SR 4 1'h0
      2276 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [28]
      2277 I      CLK 2 clk
      2277 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [30]
      2277 I       EN 3 \corescorecore.core_3.serving.cpu.bufreg_hold 
      2277 I       SR 4 1'h0
      2277 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [29]
      2278 I      CLK 2 clk
      2278 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [31]
      2278 I       EN 3 \corescorecore.core_3.serving.cpu.bufreg_hold 
      2278 I       SR 4 1'h0
      2278 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [30]
      2279 I      CLK 2 clk
      2279 I        D 1 _0705_
      2279 I       EN 3 \corescorecore.core_3.serving.cpu.bufreg_hold 
      2279 I       SR 4 1'h0
      2279 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [31]
      2280 I      CLK 2 clk
      2280 I        D 1 _0701_
      2280 I       EN 3 \corescorecore.core_3.serving.cpu.alu.i_init 
      2280 I       SR 4 1'h0
      2280 O        Q 1 \corescorecore.core_3.serving.cpu.alu.shift.signbit 
      2281 I      CLK 2 clk
      2281 I        D 1 \corescorecore.core_2.serving.ram.raddr [7]
      2281 I       EN 3 1'h1
      2281 I       SR 4 1'h0
      2281 O        Q 1 _0974_[7]
      2282 I      CLK 2 clk
      2282 I        D 1 _0707_
      2282 I       EN 3 1'h1
      2282 I       SR 4 1'h0
      2282 O        Q 1 \corescorecore.core_3.serving.cpu.ctrl.pc_plus_offset_cy_r 
      2283 I      CLK 2 clk
      2283 I        D 1 _0706_
      2283 I       EN 3 1'h1
      2283 I       SR 4 1'h0
      2283 O        Q 1 \corescorecore.core_3.serving.cpu.ctrl.pc_plus_4_cy_r 
      2284 I      CLK 2 clk
      2284 I        D 1 _0065_
      2284 I       EN 3 1'h1
      2284 I       SR 4 1'h0
      2284 O        Q 1 \corescorecore.core_3.serving.cpu.ctrl.en_pc_r 
      2285 I      CLK 2 clk
      2285 I        D 1 _0066_
      2285 I       EN 3 1'h1
      2285 I       SR 4 1'h0
      2285 O        Q 1 \corescorecore.core_3.serving.cpu.ctrl.pc 
      2286 I      CLK 2 clk
      2286 I        D 1 _0067_
      2286 I       EN 3 1'h1
      2286 I       SR 4 1'h0
      2286 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [1]
      2287 I      CLK 2 clk
      2287 I        D 1 _0068_
      2287 I       EN 3 1'h1
      2287 I       SR 4 1'h0
      2287 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [2]
      2288 I      CLK 2 clk
      2288 I        D 1 _0069_
      2288 I       EN 3 1'h1
      2288 I       SR 4 1'h0
      2288 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [3]
      2289 I      CLK 2 clk
      2289 I        D 1 _0070_
      2289 I       EN 3 1'h1
      2289 I       SR 4 1'h0
      2289 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [4]
      2290 I      CLK 2 clk
      2290 I        D 1 _0071_
      2290 I       EN 3 1'h1
      2290 I       SR 4 1'h0
      2290 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [5]
      2291 I      CLK 2 clk
      2291 I        D 1 _0072_
      2291 I       EN 3 1'h1
      2291 I       SR 4 1'h0
      2291 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [6]
      2292 I      CLK 2 clk
      2292 I        D 1 _0073_
      2292 I       EN 3 1'h1
      2292 I       SR 4 1'h0
      2292 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [7]
      2293 I      CLK 2 clk
      2293 I        D 1 _0074_
      2293 I       EN 3 1'h1
      2293 I       SR 4 1'h0
      2293 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [8]
      2294 I      CLK 2 clk
      2294 I        D 1 _0075_
      2294 I       EN 3 1'h1
      2294 I       SR 4 1'h0
      2294 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [9]
      2295 I      CLK 2 clk
      2295 I        D 1 _0076_
      2295 I       EN 3 1'h1
      2295 I       SR 4 1'h0
      2295 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [10]
      2296 I      CLK 2 clk
      2296 I        D 1 _0077_
      2296 I       EN 3 1'h1
      2296 I       SR 4 1'h0
      2296 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [11]
      2297 I      CLK 2 clk
      2297 I        D 1 _0078_
      2297 I       EN 3 1'h1
      2297 I       SR 4 1'h0
      2297 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [12]
      2298 I      CLK 2 clk
      2298 I        D 1 _0079_
      2298 I       EN 3 1'h1
      2298 I       SR 4 1'h0
      2298 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [13]
      2299 I      CLK 2 clk
      2299 I        D 1 _0080_
      2299 I       EN 3 1'h1
      2299 I       SR 4 1'h0
      2299 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [14]
      2300 I      CLK 2 clk
      2300 I        D 1 _0081_
      2300 I       EN 3 1'h1
      2300 I       SR 4 1'h0
      2300 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [15]
      2301 I      CLK 2 clk
      2301 I        D 1 _0082_
      2301 I       EN 3 1'h1
      2301 I       SR 4 1'h0
      2301 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [16]
      2302 I      CLK 2 clk
      2302 I        D 1 _0083_
      2302 I       EN 3 1'h1
      2302 I       SR 4 1'h0
      2302 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [17]
      2303 I      CLK 2 clk
      2303 I        D 1 _0084_
      2303 I       EN 3 1'h1
      2303 I       SR 4 1'h0
      2303 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [18]
      2304 I      CLK 2 clk
      2304 I        D 1 _0085_
      2304 I       EN 3 1'h1
      2304 I       SR 4 1'h0
      2304 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [19]
      2305 I      CLK 2 clk
      2305 I        D 1 _0086_
      2305 I       EN 3 1'h1
      2305 I       SR 4 1'h0
      2305 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [20]
      2306 I      CLK 2 clk
      2306 I        D 1 _0087_
      2306 I       EN 3 1'h1
      2306 I       SR 4 1'h0
      2306 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [21]
      2307 I      CLK 2 clk
      2307 I        D 1 _0088_
      2307 I       EN 3 1'h1
      2307 I       SR 4 1'h0
      2307 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [22]
      2308 I      CLK 2 clk
      2308 I        D 1 _0089_
      2308 I       EN 3 1'h1
      2308 I       SR 4 1'h0
      2308 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [23]
      2309 I      CLK 2 clk
      2309 I        D 1 _0090_
      2309 I       EN 3 1'h1
      2309 I       SR 4 1'h0
      2309 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [24]
      2310 I      CLK 2 clk
      2310 I        D 1 _0091_
      2310 I       EN 3 1'h1
      2310 I       SR 4 1'h0
      2310 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [25]
      2311 I      CLK 2 clk
      2311 I        D 1 _0092_
      2311 I       EN 3 1'h1
      2311 I       SR 4 1'h0
      2311 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [26]
      2312 I      CLK 2 clk
      2312 I        D 1 _0093_
      2312 I       EN 3 1'h1
      2312 I       SR 4 1'h0
      2312 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [27]
      2313 I      CLK 2 clk
      2313 I        D 1 _0094_
      2313 I       EN 3 1'h1
      2313 I       SR 4 1'h0
      2313 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [28]
      2314 I      CLK 2 clk
      2314 I        D 1 _0095_
      2314 I       EN 3 1'h1
      2314 I       SR 4 1'h0
      2314 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [29]
      2315 I      CLK 2 clk
      2315 I        D 1 _0096_
      2315 I       EN 3 1'h1
      2315 I       SR 4 1'h0
      2315 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [30]
      2316 I      CLK 2 clk
      2316 I        D 1 _0097_
      2316 I       EN 3 1'h1
      2316 I       SR 4 1'h0
      2316 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [31]
      2317 I      CLK 2 clk
      2317 I        D 1 \corescorecore.core_3.serving.ram.wdata [0]
      2317 I       EN 3 1'h1
      2317 I       SR 4 1'h0
      2317 O        Q 1 _0970_[0]
      2318 I      CLK 2 clk
      2318 I        D 1 \corescorecore.core_3.serving.ram.wdata [1]
      2318 I       EN 3 1'h1
      2318 I       SR 4 1'h0
      2318 O        Q 1 _0970_[1]
      2319 I      CLK 2 clk
      2319 I        D 1 \corescorecore.core_3.serving.ram.wdata [2]
      2319 I       EN 3 1'h1
      2319 I       SR 4 1'h0
      2319 O        Q 1 _0970_[2]
      2320 I      CLK 2 clk
      2320 I        D 1 \corescorecore.core_3.serving.ram.wdata [3]
      2320 I       EN 3 1'h1
      2320 I       SR 4 1'h0
      2320 O        Q 1 _0970_[3]
      2321 I      CLK 2 clk
      2321 I        D 1 \corescorecore.core_3.serving.ram.wdata [4]
      2321 I       EN 3 1'h1
      2321 I       SR 4 1'h0
      2321 O        Q 1 _0970_[4]
      2322 I      CLK 2 clk
      2322 I        D 1 \corescorecore.core_3.serving.ram.wdata [5]
      2322 I       EN 3 1'h1
      2322 I       SR 4 1'h0
      2322 O        Q 1 _0970_[5]
      2323 I      CLK 2 clk
      2323 I        D 1 \corescorecore.core_3.serving.ram.wdata [6]
      2323 I       EN 3 1'h1
      2323 I       SR 4 1'h0
      2323 O        Q 1 _0970_[6]
      2324 I      CLK 2 clk
      2324 I        D 1 \corescorecore.core_3.serving.ram.wdata [7]
      2324 I       EN 3 1'h1
      2324 I       SR 4 1'h0
      2324 O        Q 1 _0970_[7]
      2325 I      CLK 2 clk
      2325 I        D 1 \corescorecore.core_3.serving.cpu.alu.b_inv_plus_1_cy 
      2325 I       EN 3 \corescorecore.core_3.serving.cpu.alu.i_shamt_en 
      2325 I       SR 4 1'h0
      2325 O        Q 1 \corescorecore.core_3.serving.cpu.alu.shamt_msb 
      2326 I      CLK 2 clk
      2326 I        D 1 _0700_
      2326 I       EN 3 1'h1
      2326 I       SR 4 1'h0
      2326 O        Q 1 \corescorecore.core_3.serving.cpu.alu.shift.wrapped 
      2327 I      CLK 2 clk
      2327 I        D 1 _0098_
      2327 I       EN 3 1'h1
      2327 I       SR 4 1'h0
      2327 O        Q 1 \corescorecore.core_3.serving.cpu.alu.shift.cnt [0]
      2328 I      CLK 2 clk
      2328 I        D 1 _0099_
      2328 I       EN 3 1'h1
      2328 I       SR 4 1'h0
      2328 O        Q 1 \corescorecore.core_3.serving.cpu.alu.shift.cnt [1]
      2329 I      CLK 2 clk
      2329 I        D 1 _0100_
      2329 I       EN 3 1'h1
      2329 I       SR 4 1'h0
      2329 O        Q 1 \corescorecore.core_3.serving.cpu.alu.shift.cnt [2]
      2330 I      CLK 2 clk
      2330 I        D 1 _0101_
      2330 I       EN 3 1'h1
      2330 I       SR 4 1'h0
      2330 O        Q 1 \corescorecore.core_3.serving.cpu.alu.shift.cnt [3]
      2331 I      CLK 2 clk
      2331 I        D 1 _0102_
      2331 I       EN 3 1'h1
      2331 I       SR 4 1'h0
      2331 O        Q 1 \corescorecore.core_3.serving.cpu.alu.shift.cnt [4]
      2332 I      CLK 2 clk
      2332 I        D 1 _0103_
      2332 I       EN 3 1'h1
      2332 I       SR 4 1'h0
      2332 O        Q 1 \corescorecore.core_3.serving.cpu.alu.shift.cnt [5]
      2333 I      CLK 2 clk
      2333 I        D 1 _0698_
      2333 I       EN 3 1'h1
      2333 I       SR 4 1'h0
      2333 O        Q 1 \corescorecore.core_3.serving.cpu.alu.eq_r 
      2334 I      CLK 2 clk
      2334 I        D 1 _0699_
      2334 I       EN 3 1'h1
      2334 I       SR 4 1'h0
      2334 O        Q 1 \corescorecore.core_3.serving.cpu.alu.lt_r 
      2335 I      CLK 2 clk
      2335 I        D 1 _0697_
      2335 I       EN 3 1'h1
      2335 I       SR 4 1'h0
      2335 O        Q 1 \corescorecore.core_3.serving.cpu.alu.b_inv_plus_1_cy_r 
      2336 I      CLK 2 clk
      2336 I        D 1 _0696_
      2336 I       EN 3 1'h1
      2336 I       SR 4 1'h0
      2336 O        Q 1 \corescorecore.core_3.serving.cpu.alu.add_cy_r 
      2337 I      CLK 2 clk
      2337 I        D 1 \corescorecore.core_3.serving.cpu.alu.shamt [1]
      2337 I       EN 3 \corescorecore.core_3.serving.cpu.alu.i_shamt_en 
      2337 I       SR 4 1'h0
      2337 O        Q 1 \corescorecore.core_3.serving.cpu.alu.shamt [0]
      2338 I      CLK 2 clk
      2338 I        D 1 \corescorecore.core_3.serving.cpu.alu.shamt [2]
      2338 I       EN 3 \corescorecore.core_3.serving.cpu.alu.i_shamt_en 
      2338 I       SR 4 1'h0
      2338 O        Q 1 \corescorecore.core_3.serving.cpu.alu.shamt [1]
      2339 I      CLK 2 clk
      2339 I        D 1 \corescorecore.core_3.serving.cpu.alu.shamt [3]
      2339 I       EN 3 \corescorecore.core_3.serving.cpu.alu.i_shamt_en 
      2339 I       SR 4 1'h0
      2339 O        Q 1 \corescorecore.core_3.serving.cpu.alu.shamt [2]
      2340 I      CLK 2 clk
      2340 I        D 1 \corescorecore.core_3.serving.cpu.alu.shamt [4]
      2340 I       EN 3 \corescorecore.core_3.serving.cpu.alu.i_shamt_en 
      2340 I       SR 4 1'h0
      2340 O        Q 1 \corescorecore.core_3.serving.cpu.alu.shamt [3]
      2341 I      CLK 2 clk
      2341 I        D 1 \corescorecore.core_3.serving.cpu.alu.shamt_ser 
      2341 I       EN 3 \corescorecore.core_3.serving.cpu.alu.i_shamt_en 
      2341 I       SR 4 1'h0
      2341 O        Q 1 \corescorecore.core_3.serving.cpu.alu.shamt [4]
      2342 I      CLK 2 clk
      2342 I        D 1 \corescorecore.core_3.serving.cpu.alu.result_lt 
      2342 I       EN 3 \corescorecore.core_3.serving.cpu.alu.i_en 
      2342 I       SR 4 1'h0
      2342 O        Q 1 \corescorecore.core_3.serving.cpu.alu.result_lt_r 
      2343 I      CLK 2 clk
      2343 I        D 1 _0104_
      2343 I       EN 3 1'h1
      2343 I       SR 4 1'h0
      2343 O        Q 1 \corescorecore.core_2.serving.i_wb_ack 
      2344 I      CLK 2 clk
      2344 I        D 1 \corescorecore.core_3.serving.cpu.mem_if.dat_cur 
      2344 I       EN 3 \corescorecore.core_3.serving.cpu.mem_if.dat_valid 
      2344 I       SR 4 1'h0
      2344 O        Q 1 \corescorecore.core_3.serving.cpu.mem_if.signbit 
      2345 I      CLK 2 clk
      2345 I        D 1 _0708_
      2345 I       EN 3 _0005_
      2345 I       SR 4 1'h0
      2345 O        Q 1 \corescorecore.core_3.serving.cpu.decode.imm11_7 [0]
      2346 I      CLK 2 clk
      2346 I        D 1 _0709_
      2346 I       EN 3 _0005_
      2346 I       SR 4 1'h0
      2346 O        Q 1 \corescorecore.core_3.serving.cpu.decode.imm11_7 [1]
      2347 I      CLK 2 clk
      2347 I        D 1 _0710_
      2347 I       EN 3 _0005_
      2347 I       SR 4 1'h0
      2347 O        Q 1 \corescorecore.core_3.serving.cpu.decode.imm11_7 [2]
      2348 I      CLK 2 clk
      2348 I        D 1 _0711_
      2348 I       EN 3 _0005_
      2348 I       SR 4 1'h0
      2348 O        Q 1 \corescorecore.core_3.serving.cpu.decode.imm11_7 [3]
      2349 I      CLK 2 clk
      2349 I        D 1 _0712_
      2349 I       EN 3 _0005_
      2349 I       SR 4 1'h0
      2349 O        Q 1 \corescorecore.core_3.serving.cpu.decode.imm11_7 [4]
      2350 I      CLK 2 clk
      2350 I        D 1 \corescorecore.core_4.serving.cpu.bufreg.q 
      2350 I       EN 3 _0780_
      2350 I       SR 4 1'h0
      2350 O        Q 1 \corescorecore.core_4.serving.cpu.bufreg.o_lsb [0]
      2351 I      CLK 2 clk
      2351 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [24]
      2351 I       EN 3 _0376_
      2351 I       SR 4 1'h0
      2351 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [0]
      2352 I      CLK 2 clk
      2352 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [25]
      2352 I       EN 3 _0376_
      2352 I       SR 4 1'h0
      2352 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [1]
      2353 I      CLK 2 clk
      2353 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [26]
      2353 I       EN 3 _0376_
      2353 I       SR 4 1'h0
      2353 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [2]
      2354 I      CLK 2 clk
      2354 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [27]
      2354 I       EN 3 _0376_
      2354 I       SR 4 1'h0
      2354 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [3]
      2355 I      CLK 2 clk
      2355 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [28]
      2355 I       EN 3 _0376_
      2355 I       SR 4 1'h0
      2355 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [4]
      2356 I      CLK 2 clk
      2356 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [29]
      2356 I       EN 3 _0376_
      2356 I       SR 4 1'h0
      2356 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [5]
      2357 I      CLK 2 clk
      2357 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [30]
      2357 I       EN 3 _0376_
      2357 I       SR 4 1'h0
      2357 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [6]
      2358 I      CLK 2 clk
      2358 I        D 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [31]
      2358 I       EN 3 _0376_
      2358 I       SR 4 1'h0
      2358 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [7]
      2359 I      CLK 2 clk
      2359 I        D 1 \corescorecore.core_3.serving.rf_ram_if.wdata0_r [1]
      2359 I       EN 3 1'h1
      2359 I       SR 4 1'h0
      2359 O        Q 1 \corescorecore.core_3.serving.rf_ram_if.wdata0_r [0]
      2360 I      CLK 2 clk
      2360 I        D 1 \corescorecore.core_3.serving.rf_ram_if.wdata0_r [2]
      2360 I       EN 3 1'h1
      2360 I       SR 4 1'h0
      2360 O        Q 1 \corescorecore.core_3.serving.rf_ram_if.wdata0_r [1]
      2361 I      CLK 2 clk
      2361 I        D 1 \corescorecore.core_3.serving.rf_ram_if.wdata0_r [3]
      2361 I       EN 3 1'h1
      2361 I       SR 4 1'h0
      2361 O        Q 1 \corescorecore.core_3.serving.rf_ram_if.wdata0_r [2]
      2362 I      CLK 2 clk
      2362 I        D 1 \corescorecore.core_3.serving.rf_ram_if.wdata0_r [4]
      2362 I       EN 3 1'h1
      2362 I       SR 4 1'h0
      2362 O        Q 1 \corescorecore.core_3.serving.rf_ram_if.wdata0_r [3]
      2363 I      CLK 2 clk
      2363 I        D 1 \corescorecore.core_3.serving.rf_ram_if.wdata0_r [5]
      2363 I       EN 3 1'h1
      2363 I       SR 4 1'h0
      2363 O        Q 1 \corescorecore.core_3.serving.rf_ram_if.wdata0_r [4]
      2364 I      CLK 2 clk
      2364 I        D 1 \corescorecore.core_3.serving.rf_ram_if.wdata0_r [6]
      2364 I       EN 3 1'h1
      2364 I       SR 4 1'h0
      2364 O        Q 1 \corescorecore.core_3.serving.rf_ram_if.wdata0_r [5]
      2365 I      CLK 2 clk
      2365 I        D 1 \corescorecore.core_3.serving.cpu.o_wdata0 
      2365 I       EN 3 1'h1
      2365 I       SR 4 1'h0
      2365 O        Q 1 \corescorecore.core_3.serving.rf_ram_if.wdata0_r [6]
      2366 I      CLK 2 clk
      2366 I        D 1 \corescorecore.core_3.serving.rf_ram_if.wtrig0 
      2366 I       EN 3 1'h1
      2366 I       SR 4 1'h0
      2366 O        Q 1 \corescorecore.core_3.serving.rf_ram_if.genblk1.wtrig0_r 
      2367 I      CLK 2 clk
      2367 I        D 1 _0105_
      2367 I       EN 3 1'h1
      2367 I       SR 4 1'h0
      2367 O        Q 1 \corescorecore.core_3.serving.rf_ram_if.rdata1 [6]
      2368 I      CLK 2 clk
      2368 I        D 1 _0106_
      2368 I       EN 3 1'h1
      2368 I       SR 4 1'h0
      2368 O        Q 1 \corescorecore.core_3.serving.rf_ram_if.rdata0 [7]
      2369 I      CLK 2 clk
      2369 I        D 1 _0107_
      2369 I       EN 3 1'h1
      2369 I       SR 4 1'h0
      2369 O        Q 1 \corescorecore.core_3.serving.rf_ram_if.rgnt 
      2370 I      CLK 2 clk
      2370 I        D 1 \corescorecore.core_3.serving.rf_ram_if.rtrig0 
      2370 I       EN 3 1'h1
      2370 I       SR 4 1'h0
      2370 O        Q 1 \corescorecore.core_3.serving.rf_ram_if.rtrig1 
      2371 I      CLK 2 clk
      2371 I        D 1 _0108_
      2371 I       EN 3 1'h1
      2371 I       SR 4 1'h0
      2371 O        Q 1 \corescorecore.core_3.serving.rf_ram_if.rcnt [0]
      2372 I      CLK 2 clk
      2372 I        D 1 _0109_
      2372 I       EN 3 1'h1
      2372 I       SR 4 1'h0
      2372 O        Q 1 \corescorecore.core_3.serving.rf_ram_if.rcnt [1]
      2373 I      CLK 2 clk
      2373 I        D 1 _0110_
      2373 I       EN 3 1'h1
      2373 I       SR 4 1'h0
      2373 O        Q 1 \corescorecore.core_3.serving.rf_ram_if.rcnt [2]
      2374 I      CLK 2 clk
      2374 I        D 1 _0111_
      2374 I       EN 3 1'h1
      2374 I       SR 4 1'h0
      2374 O        Q 1 \corescorecore.core_3.serving.raddr [0]
      2375 I      CLK 2 clk
      2375 I        D 1 _0112_
      2375 I       EN 3 1'h1
      2375 I       SR 4 1'h0
      2375 O        Q 1 \corescorecore.core_3.serving.raddr [1]
      2376 I      CLK 2 clk
      2376 I        D 1 _0113_
      2376 I       EN 3 1'h1
      2376 I       SR 4 1'h0
      2376 O        Q 1 \corescorecore.core_3.serving.rf_ram_if.wcnt [0]
      2377 I      CLK 2 clk
      2377 I        D 1 _0114_
      2377 I       EN 3 1'h1
      2377 I       SR 4 1'h0
      2377 O        Q 1 \corescorecore.core_3.serving.rf_ram_if.wcnt [1]
      2378 I      CLK 2 clk
      2378 I        D 1 _0115_
      2378 I       EN 3 1'h1
      2378 I       SR 4 1'h0
      2378 O        Q 1 \corescorecore.core_3.serving.rf_ram_if.wcnt [2]
      2379 I      CLK 2 clk
      2379 I        D 1 _0116_
      2379 I       EN 3 1'h1
      2379 I       SR 4 1'h0
      2379 O        Q 1 \corescorecore.core_3.serving.rf_ram_if.o_waddr [0]
      2380 I      CLK 2 clk
      2380 I        D 1 _0117_
      2380 I       EN 3 1'h1
      2380 I       SR 4 1'h0
      2380 O        Q 1 \corescorecore.core_3.serving.rf_ram_if.o_waddr [1]
      2381 I      CLK 2 clk
      2381 I        D 1 _0118_
      2381 I       EN 3 1'h1
      2381 I       SR 4 1'h0
      2381 O        Q 1 \corescorecore.core_3.serving.rf_ram_if.wgo 
      2382 I      CLK 2 clk
      2382 I        D 1 _0119_
      2382 I       EN 3 1'h1
      2382 I       SR 4 1'h0
      2382 O        Q 1 \emitter.cnt [0]
      2383 I      CLK 2 clk
      2383 I        D 1 _0120_
      2383 I       EN 3 1'h1
      2383 I       SR 4 1'h0
      2383 O        Q 1 \emitter.cnt [1]
      2384 I      CLK 2 clk
      2384 I        D 1 _0121_
      2384 I       EN 3 1'h1
      2384 I       SR 4 1'h0
      2384 O        Q 1 \emitter.cnt [2]
      2385 I      CLK 2 clk
      2385 I        D 1 _0122_
      2385 I       EN 3 1'h1
      2385 I       SR 4 1'h0
      2385 O        Q 1 \emitter.cnt [3]
      2386 I      CLK 2 clk
      2386 I        D 1 _0123_
      2386 I       EN 3 1'h1
      2386 I       SR 4 1'h0
      2386 O        Q 1 \emitter.cnt [4]
      2387 I      CLK 2 clk
      2387 I        D 1 _0124_
      2387 I       EN 3 1'h1
      2387 I       SR 4 1'h0
      2387 O        Q 1 \emitter.cnt [5]
      2388 I      CLK 2 clk
      2388 I        D 1 _0125_
      2388 I       EN 3 1'h1
      2388 I       SR 4 1'h0
      2388 O        Q 1 \emitter.cnt [6]
      2389 I      CLK 2 clk
      2389 I        D 1 _0126_
      2389 I       EN 3 1'h1
      2389 I       SR 4 1'h0
      2389 O        Q 1 \emitter.cnt [7]
      2390 I      CLK 2 clk
      2390 I        D 1 _0127_
      2390 I       EN 3 1'h1
      2390 I       SR 4 1'h0
      2390 O        Q 1 \emitter.cnt [8]
      2391 I      CLK 2 clk
      2391 I        D 1 _0128_
      2391 I       EN 3 1'h1
      2391 I       SR 4 1'h0
      2391 O        Q 1 \emitter.cnt [9]
      2392 I      CLK 2 clk
      2392 I        D 1 \corescorecore.core_3.serving.cpu.o_wen0 
      2392 I       EN 3 1'h1
      2392 I       SR 4 1'h0
      2392 O        Q 1 \corescorecore.core_3.serving.rf_ram_if.wen0_r 
      2393 I      CLK 2 clk
      2393 I        D 1 \corescorecore.core_3.serving.cpu.i_rf_ready 
      2393 I       EN 3 1'h1
      2393 I       SR 4 1'h0
      2393 O        Q 1 \corescorecore.core_3.serving.rf_ram_if.wreq_r 
      2394 I      CLK 2 clk
      2394 I        D 1 \corescorecore.core_0.serving.ram.wdata [0]
      2394 I       EN 3 1'h1
      2394 I       SR 4 1'h0
      2394 O        Q 1 _0967_[0]
      2395 I      CLK 2 clk
      2395 I        D 1 \corescorecore.core_0.serving.ram.wdata [1]
      2395 I       EN 3 1'h1
      2395 I       SR 4 1'h0
      2395 O        Q 1 _0967_[1]
      2396 I      CLK 2 clk
      2396 I        D 1 \corescorecore.core_0.serving.ram.wdata [2]
      2396 I       EN 3 1'h1
      2396 I       SR 4 1'h0
      2396 O        Q 1 _0967_[2]
      2397 I      CLK 2 clk
      2397 I        D 1 \corescorecore.core_0.serving.ram.wdata [3]
      2397 I       EN 3 1'h1
      2397 I       SR 4 1'h0
      2397 O        Q 1 _0967_[3]
      2398 I      CLK 2 clk
      2398 I        D 1 \corescorecore.core_0.serving.ram.wdata [4]
      2398 I       EN 3 1'h1
      2398 I       SR 4 1'h0
      2398 O        Q 1 _0967_[4]
      2399 I      CLK 2 clk
      2399 I        D 1 \corescorecore.core_0.serving.ram.wdata [5]
      2399 I       EN 3 1'h1
      2399 I       SR 4 1'h0
      2399 O        Q 1 _0967_[5]
      2400 I      CLK 2 clk
      2400 I        D 1 \corescorecore.core_0.serving.ram.wdata [6]
      2400 I       EN 3 1'h1
      2400 I       SR 4 1'h0
      2400 O        Q 1 _0967_[6]
      2401 I      CLK 2 clk
      2401 I        D 1 \corescorecore.core_0.serving.ram.wdata [7]
      2401 I       EN 3 1'h1
      2401 I       SR 4 1'h0
      2401 O        Q 1 _0967_[7]
      2402 I      CLK 2 clk
      2402 I        D 1 _0772_
      2402 I       EN 3 1'h1
      2402 I       SR 4 1'h0
      2402 O        Q 1 \corescorecore.core_3.serving.arbiter.i_wb_mem_ack 
      2403 I      CLK 2 clk
      2403 I        D 1 _0129_
      2403 I       EN 3 1'h1
      2403 I       SR 4 1'h0
      2403 O        Q 1 \corescorecore.core_3.serving.cpu.state.o_cnt [2]
      2404 I      CLK 2 clk
      2404 I        D 1 _0130_
      2404 I       EN 3 1'h1
      2404 I       SR 4 1'h0
      2404 O        Q 1 \corescorecore.core_3.serving.cpu.mem_bytecnt [0]
      2405 I      CLK 2 clk
      2405 I        D 1 _0131_
      2405 I       EN 3 1'h1
      2405 I       SR 4 1'h0
      2405 O        Q 1 \corescorecore.core_3.serving.cpu.mem_bytecnt [1]
      2406 I      CLK 2 clk
      2406 I        D 1 _0909_[0]
      2406 I       EN 3 \corescorecore.core_3.serving.ram.wb_en 
      2406 I       SR 4 1'h0
      2406 O        Q 1 \corescorecore.core_3.serving.ram.bsel [0]
      2407 I      CLK 2 clk
      2407 I        D 1 _0910_[1]
      2407 I       EN 3 \corescorecore.core_3.serving.ram.wb_en 
      2407 I       SR 4 1'h0
      2407 O        Q 1 \corescorecore.core_3.serving.ram.bsel [1]
      2408 I      CLK 2 clk
      2408 I        D 1 _0132_
      2408 I       EN 3 1'h1
      2408 I       SR 4 1'h0
      2408 O        Q 1 \corescorecore.core_2.serving.rf_ram_if.rreq_r 
      2409 I      CLK 2 clk
      2409 I        D 1 _0133_
      2409 I       EN 3 1'h1
      2409 I       SR 4 1'h0
      2409 O        Q 1 \corescorecore.core_2.serving.cpu.alu.i_init 
      2410 I      CLK 2 clk
      2410 I        D 1 _0134_
      2410 I       EN 3 1'h1
      2410 I       SR 4 1'h0
      2410 O        Q 1 \corescorecore.core_2.serving.cpu.alu.i_en 
      2411 I      CLK 2 clk
      2411 I        D 1 _0694_
      2411 I       EN 3 1'h1
      2411 I       SR 4 1'h0
      2411 O        Q 1 \corescorecore.core_2.serving.cpu.alu.i_cnt_done 
      2412 I      CLK 2 clk
      2412 I        D 1 _0135_
      2412 I       EN 3 1'h1
      2412 I       SR 4 1'h0
      2412 O        Q 1 \corescorecore.core_2.serving.cpu.ctrl.i_jump 
      2413 I      CLK 2 clk
      2413 I        D 1 _1173_[2]
      2413 I       EN 3 1'h1
      2413 I       SR 4 1'h0
      2413 O        Q 1 \corescorecore.core_2.serving.cpu.state.stage_two_req 
      2414 I      CLK 2 clk
      2414 I        D 1 _0662_
      2414 I       EN 3 _0006_
      2414 I       SR 4 1'h0
      2414 O        Q 1 \corescorecore.axis_mux.s_axis_tdata [16]
      2415 I      CLK 2 clk
      2415 I        D 1 _0673_
      2415 I       EN 3 _0006_
      2415 I       SR 4 1'h0
      2415 O        Q 1 \corescorecore.axis_mux.s_axis_tdata [17]
      2416 I      CLK 2 clk
      2416 I        D 1 _0684_
      2416 I       EN 3 _0006_
      2416 I       SR 4 1'h0
      2416 O        Q 1 \corescorecore.axis_mux.s_axis_tdata [18]
      2417 I      CLK 2 clk
      2417 I        D 1 _0687_
      2417 I       EN 3 _0006_
      2417 I       SR 4 1'h0
      2417 O        Q 1 \corescorecore.axis_mux.s_axis_tdata [19]
      2418 I      CLK 2 clk
      2418 I        D 1 _0688_
      2418 I       EN 3 _0006_
      2418 I       SR 4 1'h0
      2418 O        Q 1 \corescorecore.axis_mux.s_axis_tdata [20]
      2419 I      CLK 2 clk
      2419 I        D 1 _0689_
      2419 I       EN 3 _0006_
      2419 I       SR 4 1'h0
      2419 O        Q 1 \corescorecore.axis_mux.s_axis_tdata [21]
      2420 I      CLK 2 clk
      2420 I        D 1 _0690_
      2420 I       EN 3 _0006_
      2420 I       SR 4 1'h0
      2420 O        Q 1 \corescorecore.axis_mux.s_axis_tdata [22]
      2421 I      CLK 2 clk
      2421 I        D 1 _0691_
      2421 I       EN 3 _0006_
      2421 I       SR 4 1'h0
      2421 O        Q 1 \corescorecore.axis_mux.s_axis_tdata [23]
      2422 I      CLK 2 clk
      2422 I        D 1 _0692_
      2422 I       EN 3 _0006_
      2422 I       SR 4 1'h0
      2422 O        Q 1 \corescorecore.core_2.o_tlast 
      2423 I      CLK 2 clk
      2423 I        D 1 _0693_
      2423 I       EN 3 _0006_
      2423 I       SR 4 1'h0
      2423 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [9]
      2424 I      CLK 2 clk
      2424 I        D 1 _0663_
      2424 I       EN 3 _0006_
      2424 I       SR 4 1'h0
      2424 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [10]
      2425 I      CLK 2 clk
      2425 I        D 1 _0664_
      2425 I       EN 3 _0006_
      2425 I       SR 4 1'h0
      2425 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [11]
      2426 I      CLK 2 clk
      2426 I        D 1 _0665_
      2426 I       EN 3 _0006_
      2426 I       SR 4 1'h0
      2426 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [12]
      2427 I      CLK 2 clk
      2427 I        D 1 _0666_
      2427 I       EN 3 _0006_
      2427 I       SR 4 1'h0
      2427 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [13]
      2428 I      CLK 2 clk
      2428 I        D 1 _0667_
      2428 I       EN 3 _0006_
      2428 I       SR 4 1'h0
      2428 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [14]
      2429 I      CLK 2 clk
      2429 I        D 1 _0668_
      2429 I       EN 3 _0006_
      2429 I       SR 4 1'h0
      2429 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [15]
      2430 I      CLK 2 clk
      2430 I        D 1 _0669_
      2430 I       EN 3 _0006_
      2430 I       SR 4 1'h0
      2430 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [16]
      2431 I      CLK 2 clk
      2431 I        D 1 _0670_
      2431 I       EN 3 _0006_
      2431 I       SR 4 1'h0
      2431 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [17]
      2432 I      CLK 2 clk
      2432 I        D 1 _0671_
      2432 I       EN 3 _0006_
      2432 I       SR 4 1'h0
      2432 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [18]
      2433 I      CLK 2 clk
      2433 I        D 1 _0672_
      2433 I       EN 3 _0006_
      2433 I       SR 4 1'h0
      2433 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [19]
      2434 I      CLK 2 clk
      2434 I        D 1 _0674_
      2434 I       EN 3 _0006_
      2434 I       SR 4 1'h0
      2434 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [20]
      2435 I      CLK 2 clk
      2435 I        D 1 _0675_
      2435 I       EN 3 _0006_
      2435 I       SR 4 1'h0
      2435 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [21]
      2436 I      CLK 2 clk
      2436 I        D 1 _0676_
      2436 I       EN 3 _0006_
      2436 I       SR 4 1'h0
      2436 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [22]
      2437 I      CLK 2 clk
      2437 I        D 1 _0677_
      2437 I       EN 3 _0006_
      2437 I       SR 4 1'h0
      2437 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [23]
      2438 I      CLK 2 clk
      2438 I        D 1 _0678_
      2438 I       EN 3 _0006_
      2438 I       SR 4 1'h0
      2438 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [24]
      2439 I      CLK 2 clk
      2439 I        D 1 _0679_
      2439 I       EN 3 _0006_
      2439 I       SR 4 1'h0
      2439 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [25]
      2440 I      CLK 2 clk
      2440 I        D 1 _0680_
      2440 I       EN 3 _0006_
      2440 I       SR 4 1'h0
      2440 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [26]
      2441 I      CLK 2 clk
      2441 I        D 1 _0681_
      2441 I       EN 3 _0006_
      2441 I       SR 4 1'h0
      2441 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [27]
      2442 I      CLK 2 clk
      2442 I        D 1 _0682_
      2442 I       EN 3 _0006_
      2442 I       SR 4 1'h0
      2442 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [28]
      2443 I      CLK 2 clk
      2443 I        D 1 _0683_
      2443 I       EN 3 _0006_
      2443 I       SR 4 1'h0
      2443 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [29]
      2444 I      CLK 2 clk
      2444 I        D 1 _0685_
      2444 I       EN 3 _0006_
      2444 I       SR 4 1'h0
      2444 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [30]
      2445 I      CLK 2 clk
      2445 I        D 1 _0686_
      2445 I       EN 3 _0006_
      2445 I       SR 4 1'h0
      2445 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [31]
      2446 I      CLK 2 clk
      2446 I        D 1 _0136_
      2446 I       EN 3 1'h1
      2446 I       SR 4 1'h0
      2446 O        Q 1 \corescorecore.core_2.serving.cpu.state.o_cnt_r [0]
      2447 I      CLK 2 clk
      2447 I        D 1 _0137_
      2447 I       EN 3 1'h1
      2447 I       SR 4 1'h0
      2447 O        Q 1 \corescorecore.core_2.serving.cpu.state.o_cnt_r [1]
      2448 I      CLK 2 clk
      2448 I        D 1 _0138_
      2448 I       EN 3 1'h1
      2448 I       SR 4 1'h0
      2448 O        Q 1 \corescorecore.core_2.serving.cpu.state.o_cnt_r [2]
      2449 I      CLK 2 clk
      2449 I        D 1 _0139_
      2449 I       EN 3 1'h1
      2449 I       SR 4 1'h0
      2449 O        Q 1 \corescorecore.core_2.serving.cpu.state.o_cnt_r [3]
      2450 I      CLK 2 clk
      2450 I        D 1 _0140_
      2450 I       EN 3 1'h1
      2450 I       SR 4 1'h0
      2450 O        Q 1 \corescorecore.core_2.serving.cpu.state.stage_two_pending 
      2451 I      CLK 2 clk
      2451 I        D 1 _0645_
      2451 I       EN 3 _0007_
      2451 I       SR 4 1'h0
      2451 O        Q 1 \corescorecore.core_2.serving.cpu.decode.imm24_20 [0]
      2452 I      CLK 2 clk
      2452 I        D 1 _0646_
      2452 I       EN 3 _0007_
      2452 I       SR 4 1'h0
      2452 O        Q 1 \corescorecore.core_2.serving.cpu.decode.imm24_20 [1]
      2453 I      CLK 2 clk
      2453 I        D 1 _0647_
      2453 I       EN 3 _0007_
      2453 I       SR 4 1'h0
      2453 O        Q 1 \corescorecore.core_2.serving.cpu.decode.imm24_20 [2]
      2454 I      CLK 2 clk
      2454 I        D 1 _0648_
      2454 I       EN 3 _0007_
      2454 I       SR 4 1'h0
      2454 O        Q 1 \corescorecore.core_2.serving.cpu.decode.imm24_20 [3]
      2455 I      CLK 2 clk
      2455 I        D 1 _0649_
      2455 I       EN 3 _0007_
      2455 I       SR 4 1'h0
      2455 O        Q 1 \corescorecore.core_2.serving.cpu.decode.imm24_20 [4]
      2456 I      CLK 2 clk
      2456 I        D 1 _0650_
      2456 I       EN 3 _0007_
      2456 I       SR 4 1'h0
      2456 O        Q 1 \corescorecore.core_2.serving.cpu.decode.imm30_25 [0]
      2457 I      CLK 2 clk
      2457 I        D 1 _0651_
      2457 I       EN 3 _0007_
      2457 I       SR 4 1'h0
      2457 O        Q 1 \corescorecore.core_2.serving.cpu.decode.imm30_25 [1]
      2458 I      CLK 2 clk
      2458 I        D 1 _0652_
      2458 I       EN 3 _0007_
      2458 I       SR 4 1'h0
      2458 O        Q 1 \corescorecore.core_2.serving.cpu.decode.imm30_25 [2]
      2459 I      CLK 2 clk
      2459 I        D 1 _0653_
      2459 I       EN 3 _0007_
      2459 I       SR 4 1'h0
      2459 O        Q 1 \corescorecore.core_2.serving.cpu.decode.imm30_25 [3]
      2460 I      CLK 2 clk
      2460 I        D 1 _0654_
      2460 I       EN 3 _0007_
      2460 I       SR 4 1'h0
      2460 O        Q 1 \corescorecore.core_2.serving.cpu.decode.imm30_25 [4]
      2461 I      CLK 2 clk
      2461 I        D 1 _0655_
      2461 I       EN 3 _0007_
      2461 I       SR 4 1'h0
      2461 O        Q 1 \corescorecore.core_2.serving.cpu.decode.imm30_25 [5]
      2462 I      CLK 2 clk
      2462 I        D 1 _0656_
      2462 I       EN 3 _0007_
      2462 I       SR 4 1'h0
      2462 O        Q 1 \corescorecore.core_2.serving.cpu.decode.imm7 
      2463 I      CLK 2 clk
      2463 I        D 1 _0636_
      2463 I       EN 3 _0007_
      2463 I       SR 4 1'h0
      2463 O        Q 1 \corescorecore.core_2.serving.cpu.decode.imm19_12_20 [0]
      2464 I      CLK 2 clk
      2464 I        D 1 _0637_
      2464 I       EN 3 _0007_
      2464 I       SR 4 1'h0
      2464 O        Q 1 \corescorecore.core_2.serving.cpu.decode.imm19_12_20 [1]
      2465 I      CLK 2 clk
      2465 I        D 1 _0638_
      2465 I       EN 3 _0007_
      2465 I       SR 4 1'h0
      2465 O        Q 1 \corescorecore.core_2.serving.cpu.decode.imm19_12_20 [2]
      2466 I      CLK 2 clk
      2466 I        D 1 _0639_
      2466 I       EN 3 _0007_
      2466 I       SR 4 1'h0
      2466 O        Q 1 \corescorecore.core_2.serving.cpu.decode.imm19_12_20 [3]
      2467 I      CLK 2 clk
      2467 I        D 1 _0640_
      2467 I       EN 3 _0007_
      2467 I       SR 4 1'h0
      2467 O        Q 1 \corescorecore.core_2.serving.cpu.decode.imm19_12_20 [4]
      2468 I      CLK 2 clk
      2468 I        D 1 _0641_
      2468 I       EN 3 _0007_
      2468 I       SR 4 1'h0
      2468 O        Q 1 \corescorecore.core_2.serving.cpu.decode.imm19_12_20 [5]
      2469 I      CLK 2 clk
      2469 I        D 1 _0642_
      2469 I       EN 3 _0007_
      2469 I       SR 4 1'h0
      2469 O        Q 1 \corescorecore.core_2.serving.cpu.decode.imm19_12_20 [6]
      2470 I      CLK 2 clk
      2470 I        D 1 _0643_
      2470 I       EN 3 _0007_
      2470 I       SR 4 1'h0
      2470 O        Q 1 \corescorecore.core_2.serving.cpu.decode.imm19_12_20 [7]
      2471 I      CLK 2 clk
      2471 I        D 1 _0644_
      2471 I       EN 3 _0007_
      2471 I       SR 4 1'h0
      2471 O        Q 1 \corescorecore.core_2.serving.cpu.decode.imm19_12_20 [8]
      2472 I      CLK 2 clk
      2472 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [30]
      2472 I       EN 3 \corescorecore.core_2.serving.cpu.decode.i_wb_en 
      2472 I       SR 4 1'h0
      2472 O        Q 1 \corescorecore.core_2.serving.cpu.alu.i_sh_signed 
      2473 I      CLK 2 clk
      2473 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [12]
      2473 I       EN 3 \corescorecore.core_2.serving.cpu.decode.i_wb_en 
      2473 I       SR 4 1'h0
      2473 O        Q 1 \corescorecore.core_2.serving.cpu.decode.o_mem_half 
      2474 I      CLK 2 clk
      2474 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [13]
      2474 I       EN 3 \corescorecore.core_2.serving.cpu.decode.i_wb_en 
      2474 I       SR 4 1'h0
      2474 O        Q 1 \corescorecore.core_2.serving.cpu.decode.o_mem_word 
      2475 I      CLK 2 clk
      2475 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [14]
      2475 I       EN 3 \corescorecore.core_2.serving.cpu.decode.i_wb_en 
      2475 I       SR 4 1'h0
      2475 O        Q 1 \corescorecore.core_2.serving.cpu.alu.i_sh_right 
      2476 I      CLK 2 clk
      2476 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [2]
      2476 I       EN 3 \corescorecore.core_2.serving.cpu.decode.i_wb_en 
      2476 I       SR 4 1'h0
      2476 O        Q 1 \corescorecore.core_2.serving.cpu.decode.opcode [0]
      2477 I      CLK 2 clk
      2477 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [3]
      2477 I       EN 3 \corescorecore.core_2.serving.cpu.decode.i_wb_en 
      2477 I       SR 4 1'h0
      2477 O        Q 1 \corescorecore.core_2.serving.cpu.decode.opcode [1]
      2478 I      CLK 2 clk
      2478 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [4]
      2478 I       EN 3 \corescorecore.core_2.serving.cpu.decode.i_wb_en 
      2478 I       SR 4 1'h0
      2478 O        Q 1 \corescorecore.core_2.serving.cpu.decode.opcode [2]
      2479 I      CLK 2 clk
      2479 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [5]
      2479 I       EN 3 \corescorecore.core_2.serving.cpu.decode.i_wb_en 
      2479 I       SR 4 1'h0
      2479 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_we 
      2480 I      CLK 2 clk
      2480 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [6]
      2480 I       EN 3 \corescorecore.core_2.serving.cpu.decode.i_wb_en 
      2480 I       SR 4 1'h0
      2480 O        Q 1 \corescorecore.core_2.serving.cpu.decode.m3 
      2481 I      CLK 2 clk
      2481 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [31]
      2481 I       EN 3 \corescorecore.core_2.serving.cpu.decode.i_wb_en 
      2481 I       SR 4 1'h0
      2481 O        Q 1 \corescorecore.core_2.serving.cpu.decode.signbit 
      2482 I      CLK 2 clk
      2482 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [20]
      2482 I       EN 3 \corescorecore.core_2.serving.cpu.decode.i_wb_en 
      2482 I       SR 4 1'h0
      2482 O        Q 1 \corescorecore.core_2.serving.cpu.decode.o_rf_rs2_addr [0]
      2483 I      CLK 2 clk
      2483 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [21]
      2483 I       EN 3 \corescorecore.core_2.serving.cpu.decode.i_wb_en 
      2483 I       SR 4 1'h0
      2483 O        Q 1 \corescorecore.core_2.serving.cpu.decode.o_rf_rs2_addr [1]
      2484 I      CLK 2 clk
      2484 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [22]
      2484 I       EN 3 \corescorecore.core_2.serving.cpu.decode.i_wb_en 
      2484 I       SR 4 1'h0
      2484 O        Q 1 \corescorecore.core_2.serving.cpu.decode.o_rf_rs2_addr [2]
      2485 I      CLK 2 clk
      2485 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [23]
      2485 I       EN 3 \corescorecore.core_2.serving.cpu.decode.i_wb_en 
      2485 I       SR 4 1'h0
      2485 O        Q 1 \corescorecore.core_2.serving.cpu.decode.o_rf_rs2_addr [3]
      2486 I      CLK 2 clk
      2486 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [24]
      2486 I       EN 3 \corescorecore.core_2.serving.cpu.decode.i_wb_en 
      2486 I       SR 4 1'h0
      2486 O        Q 1 \corescorecore.core_2.serving.cpu.decode.o_rf_rs2_addr [4]
      2487 I      CLK 2 clk
      2487 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [7]
      2487 I       EN 3 \corescorecore.core_2.serving.cpu.decode.i_wb_en 
      2487 I       SR 4 1'h0
      2487 O        Q 1 \corescorecore.core_2.serving.cpu.decode.o_rf_rd_addr [0]
      2488 I      CLK 2 clk
      2488 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [8]
      2488 I       EN 3 \corescorecore.core_2.serving.cpu.decode.i_wb_en 
      2488 I       SR 4 1'h0
      2488 O        Q 1 \corescorecore.core_2.serving.cpu.decode.o_rf_rd_addr [1]
      2489 I      CLK 2 clk
      2489 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [9]
      2489 I       EN 3 \corescorecore.core_2.serving.cpu.decode.i_wb_en 
      2489 I       SR 4 1'h0
      2489 O        Q 1 \corescorecore.core_2.serving.cpu.decode.o_rf_rd_addr [2]
      2490 I      CLK 2 clk
      2490 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [10]
      2490 I       EN 3 \corescorecore.core_2.serving.cpu.decode.i_wb_en 
      2490 I       SR 4 1'h0
      2490 O        Q 1 \corescorecore.core_2.serving.cpu.decode.o_rf_rd_addr [3]
      2491 I      CLK 2 clk
      2491 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [11]
      2491 I       EN 3 \corescorecore.core_2.serving.cpu.decode.i_wb_en 
      2491 I       SR 4 1'h0
      2491 O        Q 1 \corescorecore.core_2.serving.cpu.decode.o_rf_rd_addr [4]
      2492 I      CLK 2 clk
      2492 I        D 1 _0657_
      2492 I       EN 3 1'h1
      2492 I       SR 4 1'h0
      2492 O        Q 1 \corescorecore.core_2.serving.cpu.csr_imm 
      2493 I      CLK 2 clk
      2493 I        D 1 _0658_
      2493 I       EN 3 1'h1
      2493 I       SR 4 1'h0
      2493 O        Q 1 \corescorecore.core_2.serving.cpu.decode.o_rf_rs1_addr [1]
      2494 I      CLK 2 clk
      2494 I        D 1 _0659_
      2494 I       EN 3 1'h1
      2494 I       SR 4 1'h0
      2494 O        Q 1 \corescorecore.core_2.serving.cpu.decode.o_rf_rs1_addr [2]
      2495 I      CLK 2 clk
      2495 I        D 1 _0660_
      2495 I       EN 3 1'h1
      2495 I       SR 4 1'h0
      2495 O        Q 1 \corescorecore.core_2.serving.cpu.decode.o_rf_rs1_addr [3]
      2496 I      CLK 2 clk
      2496 I        D 1 _0661_
      2496 I       EN 3 1'h1
      2496 I       SR 4 1'h0
      2496 O        Q 1 \corescorecore.core_2.serving.cpu.decode.o_rf_rs1_addr [4]
      2497 I      CLK 2 clk
      2497 I        D 1 \corescorecore.core_2.serving.cpu.bufreg.q 
      2497 I       EN 3 _0627_
      2497 I       SR 4 1'h0
      2497 O        Q 1 \corescorecore.core_2.serving.cpu.state.i_ctrl_misalign 
      2498 I      CLK 2 clk
      2498 I        D 1 _0625_
      2498 I       EN 3 1'h1
      2498 I       SR 4 1'h0
      2498 O        Q 1 \corescorecore.core_2.serving.cpu.bufreg.c_r 
      2499 I      CLK 2 clk
      2499 I        D 1 \corescorecore.core_2.serving.cpu.bufreg.data [1]
      2499 I       EN 3 \corescorecore.core_2.serving.cpu.bufreg_hold 
      2499 I       SR 4 1'h0
      2499 O        Q 1 \corescorecore.core_2.serving.cpu.alu.i_buf 
      2500 I      CLK 2 clk
      2500 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [2]
      2500 I       EN 3 \corescorecore.core_2.serving.cpu.bufreg_hold 
      2500 I       SR 4 1'h0
      2500 O        Q 1 \corescorecore.core_2.serving.cpu.bufreg.data [1]
      2501 I      CLK 2 clk
      2501 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [3]
      2501 I       EN 3 \corescorecore.core_2.serving.cpu.bufreg_hold 
      2501 I       SR 4 1'h0
      2501 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [2]
      2502 I      CLK 2 clk
      2502 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [4]
      2502 I       EN 3 \corescorecore.core_2.serving.cpu.bufreg_hold 
      2502 I       SR 4 1'h0
      2502 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [3]
      2503 I      CLK 2 clk
      2503 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [5]
      2503 I       EN 3 \corescorecore.core_2.serving.cpu.bufreg_hold 
      2503 I       SR 4 1'h0
      2503 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [4]
      2504 I      CLK 2 clk
      2504 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [6]
      2504 I       EN 3 \corescorecore.core_2.serving.cpu.bufreg_hold 
      2504 I       SR 4 1'h0
      2504 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [5]
      2505 I      CLK 2 clk
      2505 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [7]
      2505 I       EN 3 \corescorecore.core_2.serving.cpu.bufreg_hold 
      2505 I       SR 4 1'h0
      2505 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [6]
      2506 I      CLK 2 clk
      2506 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [8]
      2506 I       EN 3 \corescorecore.core_2.serving.cpu.bufreg_hold 
      2506 I       SR 4 1'h0
      2506 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [7]
      2507 I      CLK 2 clk
      2507 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [9]
      2507 I       EN 3 \corescorecore.core_2.serving.cpu.bufreg_hold 
      2507 I       SR 4 1'h0
      2507 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [8]
      2508 I      CLK 2 clk
      2508 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [10]
      2508 I       EN 3 \corescorecore.core_2.serving.cpu.bufreg_hold 
      2508 I       SR 4 1'h0
      2508 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [9]
      2509 I      CLK 2 clk
      2509 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [11]
      2509 I       EN 3 \corescorecore.core_2.serving.cpu.bufreg_hold 
      2509 I       SR 4 1'h0
      2509 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [10]
      2510 I      CLK 2 clk
      2510 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [12]
      2510 I       EN 3 \corescorecore.core_2.serving.cpu.bufreg_hold 
      2510 I       SR 4 1'h0
      2510 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [11]
      2511 I      CLK 2 clk
      2511 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [13]
      2511 I       EN 3 \corescorecore.core_2.serving.cpu.bufreg_hold 
      2511 I       SR 4 1'h0
      2511 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [12]
      2512 I      CLK 2 clk
      2512 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [14]
      2512 I       EN 3 \corescorecore.core_2.serving.cpu.bufreg_hold 
      2512 I       SR 4 1'h0
      2512 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [13]
      2513 I      CLK 2 clk
      2513 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [15]
      2513 I       EN 3 \corescorecore.core_2.serving.cpu.bufreg_hold 
      2513 I       SR 4 1'h0
      2513 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [14]
      2514 I      CLK 2 clk
      2514 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [16]
      2514 I       EN 3 \corescorecore.core_2.serving.cpu.bufreg_hold 
      2514 I       SR 4 1'h0
      2514 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [15]
      2515 I      CLK 2 clk
      2515 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [17]
      2515 I       EN 3 \corescorecore.core_2.serving.cpu.bufreg_hold 
      2515 I       SR 4 1'h0
      2515 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [16]
      2516 I      CLK 2 clk
      2516 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [18]
      2516 I       EN 3 \corescorecore.core_2.serving.cpu.bufreg_hold 
      2516 I       SR 4 1'h0
      2516 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [17]
      2517 I      CLK 2 clk
      2517 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [19]
      2517 I       EN 3 \corescorecore.core_2.serving.cpu.bufreg_hold 
      2517 I       SR 4 1'h0
      2517 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [18]
      2518 I      CLK 2 clk
      2518 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [20]
      2518 I       EN 3 \corescorecore.core_2.serving.cpu.bufreg_hold 
      2518 I       SR 4 1'h0
      2518 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [19]
      2519 I      CLK 2 clk
      2519 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [21]
      2519 I       EN 3 \corescorecore.core_2.serving.cpu.bufreg_hold 
      2519 I       SR 4 1'h0
      2519 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [20]
      2520 I      CLK 2 clk
      2520 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [22]
      2520 I       EN 3 \corescorecore.core_2.serving.cpu.bufreg_hold 
      2520 I       SR 4 1'h0
      2520 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [21]
      2521 I      CLK 2 clk
      2521 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [23]
      2521 I       EN 3 \corescorecore.core_2.serving.cpu.bufreg_hold 
      2521 I       SR 4 1'h0
      2521 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [22]
      2522 I      CLK 2 clk
      2522 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [24]
      2522 I       EN 3 \corescorecore.core_2.serving.cpu.bufreg_hold 
      2522 I       SR 4 1'h0
      2522 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [23]
      2523 I      CLK 2 clk
      2523 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [25]
      2523 I       EN 3 \corescorecore.core_2.serving.cpu.bufreg_hold 
      2523 I       SR 4 1'h0
      2523 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [24]
      2524 I      CLK 2 clk
      2524 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [26]
      2524 I       EN 3 \corescorecore.core_2.serving.cpu.bufreg_hold 
      2524 I       SR 4 1'h0
      2524 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [25]
      2525 I      CLK 2 clk
      2525 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [27]
      2525 I       EN 3 \corescorecore.core_2.serving.cpu.bufreg_hold 
      2525 I       SR 4 1'h0
      2525 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [26]
      2526 I      CLK 2 clk
      2526 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [28]
      2526 I       EN 3 \corescorecore.core_2.serving.cpu.bufreg_hold 
      2526 I       SR 4 1'h0
      2526 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [27]
      2527 I      CLK 2 clk
      2527 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [29]
      2527 I       EN 3 \corescorecore.core_2.serving.cpu.bufreg_hold 
      2527 I       SR 4 1'h0
      2527 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [28]
      2528 I      CLK 2 clk
      2528 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [30]
      2528 I       EN 3 \corescorecore.core_2.serving.cpu.bufreg_hold 
      2528 I       SR 4 1'h0
      2528 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [29]
      2529 I      CLK 2 clk
      2529 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [31]
      2529 I       EN 3 \corescorecore.core_2.serving.cpu.bufreg_hold 
      2529 I       SR 4 1'h0
      2529 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [30]
      2530 I      CLK 2 clk
      2530 I        D 1 _0628_
      2530 I       EN 3 \corescorecore.core_2.serving.cpu.bufreg_hold 
      2530 I       SR 4 1'h0
      2530 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [31]
      2531 I      CLK 2 clk
      2531 I        D 1 _0624_
      2531 I       EN 3 \corescorecore.core_2.serving.cpu.alu.i_init 
      2531 I       SR 4 1'h0
      2531 O        Q 1 \corescorecore.core_2.serving.cpu.alu.shift.signbit 
      2532 I      CLK 2 clk
      2532 I        D 1 _0630_
      2532 I       EN 3 1'h1
      2532 I       SR 4 1'h0
      2532 O        Q 1 \corescorecore.core_2.serving.cpu.ctrl.pc_plus_offset_cy_r 
      2533 I      CLK 2 clk
      2533 I        D 1 _0629_
      2533 I       EN 3 1'h1
      2533 I       SR 4 1'h0
      2533 O        Q 1 \corescorecore.core_2.serving.cpu.ctrl.pc_plus_4_cy_r 
      2534 I      CLK 2 clk
      2534 I        D 1 _0141_
      2534 I       EN 3 1'h1
      2534 I       SR 4 1'h0
      2534 O        Q 1 \corescorecore.core_2.serving.cpu.ctrl.en_pc_r 
      2535 I      CLK 2 clk
      2535 I        D 1 _0142_
      2535 I       EN 3 1'h1
      2535 I       SR 4 1'h0
      2535 O        Q 1 \corescorecore.core_2.serving.cpu.ctrl.pc 
      2536 I      CLK 2 clk
      2536 I        D 1 _0143_
      2536 I       EN 3 1'h1
      2536 I       SR 4 1'h0
      2536 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [1]
      2537 I      CLK 2 clk
      2537 I        D 1 _0144_
      2537 I       EN 3 1'h1
      2537 I       SR 4 1'h0
      2537 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [2]
      2538 I      CLK 2 clk
      2538 I        D 1 _0145_
      2538 I       EN 3 1'h1
      2538 I       SR 4 1'h0
      2538 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [3]
      2539 I      CLK 2 clk
      2539 I        D 1 _0146_
      2539 I       EN 3 1'h1
      2539 I       SR 4 1'h0
      2539 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [4]
      2540 I      CLK 2 clk
      2540 I        D 1 _0147_
      2540 I       EN 3 1'h1
      2540 I       SR 4 1'h0
      2540 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [5]
      2541 I      CLK 2 clk
      2541 I        D 1 _0148_
      2541 I       EN 3 1'h1
      2541 I       SR 4 1'h0
      2541 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [6]
      2542 I      CLK 2 clk
      2542 I        D 1 _0149_
      2542 I       EN 3 1'h1
      2542 I       SR 4 1'h0
      2542 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [7]
      2543 I      CLK 2 clk
      2543 I        D 1 _0150_
      2543 I       EN 3 1'h1
      2543 I       SR 4 1'h0
      2543 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [8]
      2544 I      CLK 2 clk
      2544 I        D 1 _0151_
      2544 I       EN 3 1'h1
      2544 I       SR 4 1'h0
      2544 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [9]
      2545 I      CLK 2 clk
      2545 I        D 1 _0152_
      2545 I       EN 3 1'h1
      2545 I       SR 4 1'h0
      2545 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [10]
      2546 I      CLK 2 clk
      2546 I        D 1 _0153_
      2546 I       EN 3 1'h1
      2546 I       SR 4 1'h0
      2546 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [11]
      2547 I      CLK 2 clk
      2547 I        D 1 _0154_
      2547 I       EN 3 1'h1
      2547 I       SR 4 1'h0
      2547 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [12]
      2548 I      CLK 2 clk
      2548 I        D 1 _0155_
      2548 I       EN 3 1'h1
      2548 I       SR 4 1'h0
      2548 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [13]
      2549 I      CLK 2 clk
      2549 I        D 1 _0156_
      2549 I       EN 3 1'h1
      2549 I       SR 4 1'h0
      2549 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [14]
      2550 I      CLK 2 clk
      2550 I        D 1 _0157_
      2550 I       EN 3 1'h1
      2550 I       SR 4 1'h0
      2550 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [15]
      2551 I      CLK 2 clk
      2551 I        D 1 _0158_
      2551 I       EN 3 1'h1
      2551 I       SR 4 1'h0
      2551 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [16]
      2552 I      CLK 2 clk
      2552 I        D 1 _0159_
      2552 I       EN 3 1'h1
      2552 I       SR 4 1'h0
      2552 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [17]
      2553 I      CLK 2 clk
      2553 I        D 1 _0160_
      2553 I       EN 3 1'h1
      2553 I       SR 4 1'h0
      2553 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [18]
      2554 I      CLK 2 clk
      2554 I        D 1 _0161_
      2554 I       EN 3 1'h1
      2554 I       SR 4 1'h0
      2554 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [19]
      2555 I      CLK 2 clk
      2555 I        D 1 _0162_
      2555 I       EN 3 1'h1
      2555 I       SR 4 1'h0
      2555 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [20]
      2556 I      CLK 2 clk
      2556 I        D 1 _0163_
      2556 I       EN 3 1'h1
      2556 I       SR 4 1'h0
      2556 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [21]
      2557 I      CLK 2 clk
      2557 I        D 1 _0164_
      2557 I       EN 3 1'h1
      2557 I       SR 4 1'h0
      2557 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [22]
      2558 I      CLK 2 clk
      2558 I        D 1 _0165_
      2558 I       EN 3 1'h1
      2558 I       SR 4 1'h0
      2558 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [23]
      2559 I      CLK 2 clk
      2559 I        D 1 _0166_
      2559 I       EN 3 1'h1
      2559 I       SR 4 1'h0
      2559 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [24]
      2560 I      CLK 2 clk
      2560 I        D 1 _0167_
      2560 I       EN 3 1'h1
      2560 I       SR 4 1'h0
      2560 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [25]
      2561 I      CLK 2 clk
      2561 I        D 1 _0168_
      2561 I       EN 3 1'h1
      2561 I       SR 4 1'h0
      2561 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [26]
      2562 I      CLK 2 clk
      2562 I        D 1 _0169_
      2562 I       EN 3 1'h1
      2562 I       SR 4 1'h0
      2562 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [27]
      2563 I      CLK 2 clk
      2563 I        D 1 _0170_
      2563 I       EN 3 1'h1
      2563 I       SR 4 1'h0
      2563 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [28]
      2564 I      CLK 2 clk
      2564 I        D 1 _0171_
      2564 I       EN 3 1'h1
      2564 I       SR 4 1'h0
      2564 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [29]
      2565 I      CLK 2 clk
      2565 I        D 1 _0172_
      2565 I       EN 3 1'h1
      2565 I       SR 4 1'h0
      2565 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [30]
      2566 I      CLK 2 clk
      2566 I        D 1 _0173_
      2566 I       EN 3 1'h1
      2566 I       SR 4 1'h0
      2566 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [31]
      2567 I      CLK 2 clk
      2567 I        D 1 \corescorecore.core_2.serving.cpu.alu.b_inv_plus_1_cy 
      2567 I       EN 3 \corescorecore.core_2.serving.cpu.alu.i_shamt_en 
      2567 I       SR 4 1'h0
      2567 O        Q 1 \corescorecore.core_2.serving.cpu.alu.shamt_msb 
      2568 I      CLK 2 clk
      2568 I        D 1 _0623_
      2568 I       EN 3 1'h1
      2568 I       SR 4 1'h0
      2568 O        Q 1 \corescorecore.core_2.serving.cpu.alu.shift.wrapped 
      2569 I      CLK 2 clk
      2569 I        D 1 _0174_
      2569 I       EN 3 1'h1
      2569 I       SR 4 1'h0
      2569 O        Q 1 \corescorecore.core_2.serving.cpu.alu.shift.cnt [0]
      2570 I      CLK 2 clk
      2570 I        D 1 _0175_
      2570 I       EN 3 1'h1
      2570 I       SR 4 1'h0
      2570 O        Q 1 \corescorecore.core_2.serving.cpu.alu.shift.cnt [1]
      2571 I      CLK 2 clk
      2571 I        D 1 _0176_
      2571 I       EN 3 1'h1
      2571 I       SR 4 1'h0
      2571 O        Q 1 \corescorecore.core_2.serving.cpu.alu.shift.cnt [2]
      2572 I      CLK 2 clk
      2572 I        D 1 _0177_
      2572 I       EN 3 1'h1
      2572 I       SR 4 1'h0
      2572 O        Q 1 \corescorecore.core_2.serving.cpu.alu.shift.cnt [3]
      2573 I      CLK 2 clk
      2573 I        D 1 _0178_
      2573 I       EN 3 1'h1
      2573 I       SR 4 1'h0
      2573 O        Q 1 \corescorecore.core_2.serving.cpu.alu.shift.cnt [4]
      2574 I      CLK 2 clk
      2574 I        D 1 _0179_
      2574 I       EN 3 1'h1
      2574 I       SR 4 1'h0
      2574 O        Q 1 \corescorecore.core_2.serving.cpu.alu.shift.cnt [5]
      2575 I      CLK 2 clk
      2575 I        D 1 _0621_
      2575 I       EN 3 1'h1
      2575 I       SR 4 1'h0
      2575 O        Q 1 \corescorecore.core_2.serving.cpu.alu.eq_r 
      2576 I      CLK 2 clk
      2576 I        D 1 _0622_
      2576 I       EN 3 1'h1
      2576 I       SR 4 1'h0
      2576 O        Q 1 \corescorecore.core_2.serving.cpu.alu.lt_r 
      2577 I      CLK 2 clk
      2577 I        D 1 _0620_
      2577 I       EN 3 1'h1
      2577 I       SR 4 1'h0
      2577 O        Q 1 \corescorecore.core_2.serving.cpu.alu.b_inv_plus_1_cy_r 
      2578 I      CLK 2 clk
      2578 I        D 1 _0619_
      2578 I       EN 3 1'h1
      2578 I       SR 4 1'h0
      2578 O        Q 1 \corescorecore.core_2.serving.cpu.alu.add_cy_r 
      2579 I      CLK 2 clk
      2579 I        D 1 \corescorecore.core_2.serving.cpu.alu.shamt [1]
      2579 I       EN 3 \corescorecore.core_2.serving.cpu.alu.i_shamt_en 
      2579 I       SR 4 1'h0
      2579 O        Q 1 \corescorecore.core_2.serving.cpu.alu.shamt [0]
      2580 I      CLK 2 clk
      2580 I        D 1 \corescorecore.core_2.serving.cpu.alu.shamt [2]
      2580 I       EN 3 \corescorecore.core_2.serving.cpu.alu.i_shamt_en 
      2580 I       SR 4 1'h0
      2580 O        Q 1 \corescorecore.core_2.serving.cpu.alu.shamt [1]
      2581 I      CLK 2 clk
      2581 I        D 1 \corescorecore.core_2.serving.cpu.alu.shamt [3]
      2581 I       EN 3 \corescorecore.core_2.serving.cpu.alu.i_shamt_en 
      2581 I       SR 4 1'h0
      2581 O        Q 1 \corescorecore.core_2.serving.cpu.alu.shamt [2]
      2582 I      CLK 2 clk
      2582 I        D 1 \corescorecore.core_2.serving.cpu.alu.shamt [4]
      2582 I       EN 3 \corescorecore.core_2.serving.cpu.alu.i_shamt_en 
      2582 I       SR 4 1'h0
      2582 O        Q 1 \corescorecore.core_2.serving.cpu.alu.shamt [3]
      2583 I      CLK 2 clk
      2583 I        D 1 \corescorecore.core_2.serving.cpu.alu.shamt_ser 
      2583 I       EN 3 \corescorecore.core_2.serving.cpu.alu.i_shamt_en 
      2583 I       SR 4 1'h0
      2583 O        Q 1 \corescorecore.core_2.serving.cpu.alu.shamt [4]
      2584 I      CLK 2 clk
      2584 I        D 1 \corescorecore.core_2.serving.cpu.alu.result_lt 
      2584 I       EN 3 \corescorecore.core_2.serving.cpu.alu.i_en 
      2584 I       SR 4 1'h0
      2584 O        Q 1 \corescorecore.core_2.serving.cpu.alu.result_lt_r 
      2585 I      CLK 2 clk
      2585 I        D 1 _0180_
      2585 I       EN 3 1'h1
      2585 I       SR 4 1'h0
      2585 O        Q 1 \corescorecore.core_1.serving.i_wb_ack 
      2586 I      CLK 2 clk
      2586 I        D 1 \corescorecore.core_2.serving.cpu.mem_if.dat_cur 
      2586 I       EN 3 \corescorecore.core_2.serving.cpu.mem_if.dat_valid 
      2586 I       SR 4 1'h0
      2586 O        Q 1 \corescorecore.core_2.serving.cpu.mem_if.signbit 
      2587 I      CLK 2 clk
      2587 I        D 1 _0631_
      2587 I       EN 3 _0007_
      2587 I       SR 4 1'h0
      2587 O        Q 1 \corescorecore.core_2.serving.cpu.decode.imm11_7 [0]
      2588 I      CLK 2 clk
      2588 I        D 1 _0632_
      2588 I       EN 3 _0007_
      2588 I       SR 4 1'h0
      2588 O        Q 1 \corescorecore.core_2.serving.cpu.decode.imm11_7 [1]
      2589 I      CLK 2 clk
      2589 I        D 1 _0633_
      2589 I       EN 3 _0007_
      2589 I       SR 4 1'h0
      2589 O        Q 1 \corescorecore.core_2.serving.cpu.decode.imm11_7 [2]
      2590 I      CLK 2 clk
      2590 I        D 1 _0634_
      2590 I       EN 3 _0007_
      2590 I       SR 4 1'h0
      2590 O        Q 1 \corescorecore.core_2.serving.cpu.decode.imm11_7 [3]
      2591 I      CLK 2 clk
      2591 I        D 1 _0635_
      2591 I       EN 3 _0007_
      2591 I       SR 4 1'h0
      2591 O        Q 1 \corescorecore.core_2.serving.cpu.decode.imm11_7 [4]
      2592 I      CLK 2 clk
      2592 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [24]
      2592 I       EN 3 _0378_
      2592 I       SR 4 1'h0
      2592 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [0]
      2593 I      CLK 2 clk
      2593 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [25]
      2593 I       EN 3 _0378_
      2593 I       SR 4 1'h0
      2593 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [1]
      2594 I      CLK 2 clk
      2594 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [26]
      2594 I       EN 3 _0378_
      2594 I       SR 4 1'h0
      2594 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [2]
      2595 I      CLK 2 clk
      2595 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [27]
      2595 I       EN 3 _0378_
      2595 I       SR 4 1'h0
      2595 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [3]
      2596 I      CLK 2 clk
      2596 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [28]
      2596 I       EN 3 _0378_
      2596 I       SR 4 1'h0
      2596 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [4]
      2597 I      CLK 2 clk
      2597 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [29]
      2597 I       EN 3 _0378_
      2597 I       SR 4 1'h0
      2597 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [5]
      2598 I      CLK 2 clk
      2598 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [30]
      2598 I       EN 3 _0378_
      2598 I       SR 4 1'h0
      2598 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [6]
      2599 I      CLK 2 clk
      2599 I        D 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [31]
      2599 I       EN 3 _0378_
      2599 I       SR 4 1'h0
      2599 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [7]
      2600 I      CLK 2 clk
      2600 I        D 1 \corescorecore.core_2.serving.rf_ram_if.wdata0_r [1]
      2600 I       EN 3 1'h1
      2600 I       SR 4 1'h0
      2600 O        Q 1 \corescorecore.core_2.serving.rf_ram_if.wdata0_r [0]
      2601 I      CLK 2 clk
      2601 I        D 1 \corescorecore.core_2.serving.rf_ram_if.wdata0_r [2]
      2601 I       EN 3 1'h1
      2601 I       SR 4 1'h0
      2601 O        Q 1 \corescorecore.core_2.serving.rf_ram_if.wdata0_r [1]
      2602 I      CLK 2 clk
      2602 I        D 1 \corescorecore.core_2.serving.rf_ram_if.wdata0_r [3]
      2602 I       EN 3 1'h1
      2602 I       SR 4 1'h0
      2602 O        Q 1 \corescorecore.core_2.serving.rf_ram_if.wdata0_r [2]
      2603 I      CLK 2 clk
      2603 I        D 1 \corescorecore.core_2.serving.rf_ram_if.wdata0_r [4]
      2603 I       EN 3 1'h1
      2603 I       SR 4 1'h0
      2603 O        Q 1 \corescorecore.core_2.serving.rf_ram_if.wdata0_r [3]
      2604 I      CLK 2 clk
      2604 I        D 1 \corescorecore.core_2.serving.rf_ram_if.wdata0_r [5]
      2604 I       EN 3 1'h1
      2604 I       SR 4 1'h0
      2604 O        Q 1 \corescorecore.core_2.serving.rf_ram_if.wdata0_r [4]
      2605 I      CLK 2 clk
      2605 I        D 1 \corescorecore.core_2.serving.rf_ram_if.wdata0_r [6]
      2605 I       EN 3 1'h1
      2605 I       SR 4 1'h0
      2605 O        Q 1 \corescorecore.core_2.serving.rf_ram_if.wdata0_r [5]
      2606 I      CLK 2 clk
      2606 I        D 1 \corescorecore.core_2.serving.cpu.o_wdata0 
      2606 I       EN 3 1'h1
      2606 I       SR 4 1'h0
      2606 O        Q 1 \corescorecore.core_2.serving.rf_ram_if.wdata0_r [6]
      2607 I      CLK 2 clk
      2607 I        D 1 \corescorecore.core_2.serving.rf_ram_if.wtrig0 
      2607 I       EN 3 1'h1
      2607 I       SR 4 1'h0
      2607 O        Q 1 \corescorecore.core_2.serving.rf_ram_if.genblk1.wtrig0_r 
      2608 I      CLK 2 clk
      2608 I        D 1 _0181_
      2608 I       EN 3 1'h1
      2608 I       SR 4 1'h0
      2608 O        Q 1 \corescorecore.core_2.serving.rf_ram_if.rdata1 [6]
      2609 I      CLK 2 clk
      2609 I        D 1 _0182_
      2609 I       EN 3 1'h1
      2609 I       SR 4 1'h0
      2609 O        Q 1 \corescorecore.core_2.serving.rf_ram_if.rdata0 [7]
      2610 I      CLK 2 clk
      2610 I        D 1 _0183_
      2610 I       EN 3 1'h1
      2610 I       SR 4 1'h0
      2610 O        Q 1 \corescorecore.core_2.serving.rf_ram_if.rgnt 
      2611 I      CLK 2 clk
      2611 I        D 1 \corescorecore.core_2.serving.rf_ram_if.rtrig0 
      2611 I       EN 3 1'h1
      2611 I       SR 4 1'h0
      2611 O        Q 1 \corescorecore.core_2.serving.rf_ram_if.rtrig1 
      2612 I      CLK 2 clk
      2612 I        D 1 _0184_
      2612 I       EN 3 1'h1
      2612 I       SR 4 1'h0
      2612 O        Q 1 \corescorecore.core_2.serving.rf_ram_if.rcnt [0]
      2613 I      CLK 2 clk
      2613 I        D 1 _0185_
      2613 I       EN 3 1'h1
      2613 I       SR 4 1'h0
      2613 O        Q 1 \corescorecore.core_2.serving.rf_ram_if.rcnt [1]
      2614 I      CLK 2 clk
      2614 I        D 1 _0186_
      2614 I       EN 3 1'h1
      2614 I       SR 4 1'h0
      2614 O        Q 1 \corescorecore.core_2.serving.rf_ram_if.rcnt [2]
      2615 I      CLK 2 clk
      2615 I        D 1 _0187_
      2615 I       EN 3 1'h1
      2615 I       SR 4 1'h0
      2615 O        Q 1 \corescorecore.core_2.serving.raddr [0]
      2616 I      CLK 2 clk
      2616 I        D 1 _0188_
      2616 I       EN 3 1'h1
      2616 I       SR 4 1'h0
      2616 O        Q 1 \corescorecore.core_2.serving.raddr [1]
      2617 I      CLK 2 clk
      2617 I        D 1 _0189_
      2617 I       EN 3 1'h1
      2617 I       SR 4 1'h0
      2617 O        Q 1 \corescorecore.core_2.serving.rf_ram_if.wcnt [0]
      2618 I      CLK 2 clk
      2618 I        D 1 _0190_
      2618 I       EN 3 1'h1
      2618 I       SR 4 1'h0
      2618 O        Q 1 \corescorecore.core_2.serving.rf_ram_if.wcnt [1]
      2619 I      CLK 2 clk
      2619 I        D 1 _0191_
      2619 I       EN 3 1'h1
      2619 I       SR 4 1'h0
      2619 O        Q 1 \corescorecore.core_2.serving.rf_ram_if.wcnt [2]
      2620 I      CLK 2 clk
      2620 I        D 1 _0192_
      2620 I       EN 3 1'h1
      2620 I       SR 4 1'h0
      2620 O        Q 1 \corescorecore.core_2.serving.rf_ram_if.o_waddr [0]
      2621 I      CLK 2 clk
      2621 I        D 1 _0193_
      2621 I       EN 3 1'h1
      2621 I       SR 4 1'h0
      2621 O        Q 1 \corescorecore.core_2.serving.rf_ram_if.o_waddr [1]
      2622 I      CLK 2 clk
      2622 I        D 1 _0194_
      2622 I       EN 3 1'h1
      2622 I       SR 4 1'h0
      2622 O        Q 1 \corescorecore.core_2.serving.rf_ram_if.wgo 
      2623 I      CLK 2 clk
      2623 I        D 1 \corescorecore.core_2.serving.cpu.o_wen0 
      2623 I       EN 3 1'h1
      2623 I       SR 4 1'h0
      2623 O        Q 1 \corescorecore.core_2.serving.rf_ram_if.wen0_r 
      2624 I      CLK 2 clk
      2624 I        D 1 \corescorecore.core_2.serving.cpu.i_rf_ready 
      2624 I       EN 3 1'h1
      2624 I       SR 4 1'h0
      2624 O        Q 1 \corescorecore.core_2.serving.rf_ram_if.wreq_r 
      2625 I      CLK 2 clk
      2625 I        D 1 _0195_
      2625 I       EN 3 _0001_
      2625 I       SR 4 1'h0
      2625 O        Q 1 \emitter.data [0]
      2626 I      CLK 2 clk
      2626 I        D 1 _0449_
      2626 I       EN 3 _0001_
      2626 I       SR 4 1'h0
      2626 O        Q 1 \emitter.data [1]
      2627 I      CLK 2 clk
      2627 I        D 1 _0450_
      2627 I       EN 3 _0001_
      2627 I       SR 4 1'h0
      2627 O        Q 1 \emitter.data [2]
      2628 I      CLK 2 clk
      2628 I        D 1 _0451_
      2628 I       EN 3 _0001_
      2628 I       SR 4 1'h0
      2628 O        Q 1 \emitter.data [3]
      2629 I      CLK 2 clk
      2629 I        D 1 _0452_
      2629 I       EN 3 _0001_
      2629 I       SR 4 1'h0
      2629 O        Q 1 \emitter.data [4]
      2630 I      CLK 2 clk
      2630 I        D 1 _0453_
      2630 I       EN 3 _0001_
      2630 I       SR 4 1'h0
      2630 O        Q 1 \emitter.data [5]
      2631 I      CLK 2 clk
      2631 I        D 1 _0454_
      2631 I       EN 3 _0001_
      2631 I       SR 4 1'h0
      2631 O        Q 1 \emitter.data [6]
      2632 I      CLK 2 clk
      2632 I        D 1 _0455_
      2632 I       EN 3 _0001_
      2632 I       SR 4 1'h0
      2632 O        Q 1 \emitter.data [7]
      2633 I      CLK 2 clk
      2633 I        D 1 _0456_
      2633 I       EN 3 _0001_
      2633 I       SR 4 1'h0
      2633 O        Q 1 \emitter.data [8]
      2634 I      CLK 2 clk
      2634 I        D 1 _0695_
      2634 I       EN 3 1'h1
      2634 I       SR 4 1'h0
      2634 O        Q 1 \corescorecore.core_2.serving.arbiter.i_wb_mem_ack 
      2635 I      CLK 2 clk
      2635 I        D 1 _0196_
      2635 I       EN 3 1'h1
      2635 I       SR 4 1'h0
      2635 O        Q 1 \corescorecore.core_2.serving.cpu.state.o_cnt [2]
      2636 I      CLK 2 clk
      2636 I        D 1 _0197_
      2636 I       EN 3 1'h1
      2636 I       SR 4 1'h0
      2636 O        Q 1 \corescorecore.core_2.serving.cpu.mem_bytecnt [0]
      2637 I      CLK 2 clk
      2637 I        D 1 _0198_
      2637 I       EN 3 1'h1
      2637 I       SR 4 1'h0
      2637 O        Q 1 \corescorecore.core_2.serving.cpu.mem_bytecnt [1]
      2638 I      CLK 2 clk
      2638 I        D 1 _0939_[0]
      2638 I       EN 3 \corescorecore.core_2.serving.ram.wb_en 
      2638 I       SR 4 1'h0
      2638 O        Q 1 \corescorecore.core_2.serving.ram.bsel [0]
      2639 I      CLK 2 clk
      2639 I        D 1 _0940_[1]
      2639 I       EN 3 \corescorecore.core_2.serving.ram.wb_en 
      2639 I       SR 4 1'h0
      2639 O        Q 1 \corescorecore.core_2.serving.ram.bsel [1]
      2640 I      CLK 2 clk
      2640 I        D 1 \corescorecore.core_0.serving.ram.we 
      2640 I       EN 3 1'h1
      2640 I       SR 4 1'h0
      2640 O        Q 1 _0977_
      2641 I      CLK 2 clk
      2641 I        D 1 _0199_
      2641 I       EN 3 1'h1
      2641 I       SR 4 1'h0
      2641 O        Q 1 \corescorecore.core_1.serving.rf_ram_if.rreq_r 
      2642 I      CLK 2 clk
      2642 I        D 1 _0200_
      2642 I       EN 3 1'h1
      2642 I       SR 4 1'h0
      2642 O        Q 1 \corescorecore.core_1.serving.cpu.alu.i_init 
      2643 I      CLK 2 clk
      2643 I        D 1 _0201_
      2643 I       EN 3 1'h1
      2643 I       SR 4 1'h0
      2643 O        Q 1 \corescorecore.core_1.serving.cpu.alu.i_en 
      2644 I      CLK 2 clk
      2644 I        D 1 _0617_
      2644 I       EN 3 1'h1
      2644 I       SR 4 1'h0
      2644 O        Q 1 \corescorecore.core_1.serving.cpu.alu.i_cnt_done 
      2645 I      CLK 2 clk
      2645 I        D 1 _0202_
      2645 I       EN 3 1'h1
      2645 I       SR 4 1'h0
      2645 O        Q 1 \corescorecore.core_1.serving.cpu.ctrl.i_jump 
      2646 I      CLK 2 clk
      2646 I        D 1 _1178_[2]
      2646 I       EN 3 1'h1
      2646 I       SR 4 1'h0
      2646 O        Q 1 \corescorecore.core_1.serving.cpu.state.stage_two_req 
      2647 I      CLK 2 clk
      2647 I        D 1 _0585_
      2647 I       EN 3 _0008_
      2647 I       SR 4 1'h0
      2647 O        Q 1 \corescorecore.axis_mux.s_axis_tdata [8]
      2648 I      CLK 2 clk
      2648 I        D 1 _0596_
      2648 I       EN 3 _0008_
      2648 I       SR 4 1'h0
      2648 O        Q 1 \corescorecore.axis_mux.s_axis_tdata [9]
      2649 I      CLK 2 clk
      2649 I        D 1 _0607_
      2649 I       EN 3 _0008_
      2649 I       SR 4 1'h0
      2649 O        Q 1 \corescorecore.axis_mux.s_axis_tdata [10]
      2650 I      CLK 2 clk
      2650 I        D 1 _0610_
      2650 I       EN 3 _0008_
      2650 I       SR 4 1'h0
      2650 O        Q 1 \corescorecore.axis_mux.s_axis_tdata [11]
      2651 I      CLK 2 clk
      2651 I        D 1 _0611_
      2651 I       EN 3 _0008_
      2651 I       SR 4 1'h0
      2651 O        Q 1 \corescorecore.axis_mux.s_axis_tdata [12]
      2652 I      CLK 2 clk
      2652 I        D 1 _0612_
      2652 I       EN 3 _0008_
      2652 I       SR 4 1'h0
      2652 O        Q 1 \corescorecore.axis_mux.s_axis_tdata [13]
      2653 I      CLK 2 clk
      2653 I        D 1 _0613_
      2653 I       EN 3 _0008_
      2653 I       SR 4 1'h0
      2653 O        Q 1 \corescorecore.axis_mux.s_axis_tdata [14]
      2654 I      CLK 2 clk
      2654 I        D 1 _0614_
      2654 I       EN 3 _0008_
      2654 I       SR 4 1'h0
      2654 O        Q 1 \corescorecore.axis_mux.s_axis_tdata [15]
      2655 I      CLK 2 clk
      2655 I        D 1 _0615_
      2655 I       EN 3 _0008_
      2655 I       SR 4 1'h0
      2655 O        Q 1 \corescorecore.core_1.o_tlast 
      2656 I      CLK 2 clk
      2656 I        D 1 _0616_
      2656 I       EN 3 _0008_
      2656 I       SR 4 1'h0
      2656 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [9]
      2657 I      CLK 2 clk
      2657 I        D 1 _0586_
      2657 I       EN 3 _0008_
      2657 I       SR 4 1'h0
      2657 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [10]
      2658 I      CLK 2 clk
      2658 I        D 1 _0587_
      2658 I       EN 3 _0008_
      2658 I       SR 4 1'h0
      2658 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [11]
      2659 I      CLK 2 clk
      2659 I        D 1 _0588_
      2659 I       EN 3 _0008_
      2659 I       SR 4 1'h0
      2659 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [12]
      2660 I      CLK 2 clk
      2660 I        D 1 _0589_
      2660 I       EN 3 _0008_
      2660 I       SR 4 1'h0
      2660 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [13]
      2661 I      CLK 2 clk
      2661 I        D 1 _0590_
      2661 I       EN 3 _0008_
      2661 I       SR 4 1'h0
      2661 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [14]
      2662 I      CLK 2 clk
      2662 I        D 1 _0591_
      2662 I       EN 3 _0008_
      2662 I       SR 4 1'h0
      2662 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [15]
      2663 I      CLK 2 clk
      2663 I        D 1 _0592_
      2663 I       EN 3 _0008_
      2663 I       SR 4 1'h0
      2663 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [16]
      2664 I      CLK 2 clk
      2664 I        D 1 _0593_
      2664 I       EN 3 _0008_
      2664 I       SR 4 1'h0
      2664 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [17]
      2665 I      CLK 2 clk
      2665 I        D 1 _0594_
      2665 I       EN 3 _0008_
      2665 I       SR 4 1'h0
      2665 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [18]
      2666 I      CLK 2 clk
      2666 I        D 1 _0595_
      2666 I       EN 3 _0008_
      2666 I       SR 4 1'h0
      2666 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [19]
      2667 I      CLK 2 clk
      2667 I        D 1 _0597_
      2667 I       EN 3 _0008_
      2667 I       SR 4 1'h0
      2667 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [20]
      2668 I      CLK 2 clk
      2668 I        D 1 _0598_
      2668 I       EN 3 _0008_
      2668 I       SR 4 1'h0
      2668 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [21]
      2669 I      CLK 2 clk
      2669 I        D 1 _0599_
      2669 I       EN 3 _0008_
      2669 I       SR 4 1'h0
      2669 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [22]
      2670 I      CLK 2 clk
      2670 I        D 1 _0600_
      2670 I       EN 3 _0008_
      2670 I       SR 4 1'h0
      2670 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [23]
      2671 I      CLK 2 clk
      2671 I        D 1 _0601_
      2671 I       EN 3 _0008_
      2671 I       SR 4 1'h0
      2671 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [24]
      2672 I      CLK 2 clk
      2672 I        D 1 _0602_
      2672 I       EN 3 _0008_
      2672 I       SR 4 1'h0
      2672 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [25]
      2673 I      CLK 2 clk
      2673 I        D 1 _0603_
      2673 I       EN 3 _0008_
      2673 I       SR 4 1'h0
      2673 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [26]
      2674 I      CLK 2 clk
      2674 I        D 1 _0604_
      2674 I       EN 3 _0008_
      2674 I       SR 4 1'h0
      2674 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [27]
      2675 I      CLK 2 clk
      2675 I        D 1 _0605_
      2675 I       EN 3 _0008_
      2675 I       SR 4 1'h0
      2675 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [28]
      2676 I      CLK 2 clk
      2676 I        D 1 _0606_
      2676 I       EN 3 _0008_
      2676 I       SR 4 1'h0
      2676 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [29]
      2677 I      CLK 2 clk
      2677 I        D 1 _0608_
      2677 I       EN 3 _0008_
      2677 I       SR 4 1'h0
      2677 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [30]
      2678 I      CLK 2 clk
      2678 I        D 1 _0609_
      2678 I       EN 3 _0008_
      2678 I       SR 4 1'h0
      2678 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [31]
      2679 I      CLK 2 clk
      2679 I        D 1 _0203_
      2679 I       EN 3 1'h1
      2679 I       SR 4 1'h0
      2679 O        Q 1 \corescorecore.core_1.serving.cpu.state.o_cnt_r [0]
      2680 I      CLK 2 clk
      2680 I        D 1 _0204_
      2680 I       EN 3 1'h1
      2680 I       SR 4 1'h0
      2680 O        Q 1 \corescorecore.core_1.serving.cpu.state.o_cnt_r [1]
      2681 I      CLK 2 clk
      2681 I        D 1 _0205_
      2681 I       EN 3 1'h1
      2681 I       SR 4 1'h0
      2681 O        Q 1 \corescorecore.core_1.serving.cpu.state.o_cnt_r [2]
      2682 I      CLK 2 clk
      2682 I        D 1 _0206_
      2682 I       EN 3 1'h1
      2682 I       SR 4 1'h0
      2682 O        Q 1 \corescorecore.core_1.serving.cpu.state.o_cnt_r [3]
      2683 I      CLK 2 clk
      2683 I        D 1 _0207_
      2683 I       EN 3 1'h1
      2683 I       SR 4 1'h0
      2683 O        Q 1 \corescorecore.core_1.serving.cpu.state.stage_two_pending 
      2684 I      CLK 2 clk
      2684 I        D 1 _0568_
      2684 I       EN 3 _0009_
      2684 I       SR 4 1'h0
      2684 O        Q 1 \corescorecore.core_1.serving.cpu.decode.imm24_20 [0]
      2685 I      CLK 2 clk
      2685 I        D 1 _0569_
      2685 I       EN 3 _0009_
      2685 I       SR 4 1'h0
      2685 O        Q 1 \corescorecore.core_1.serving.cpu.decode.imm24_20 [1]
      2686 I      CLK 2 clk
      2686 I        D 1 _0570_
      2686 I       EN 3 _0009_
      2686 I       SR 4 1'h0
      2686 O        Q 1 \corescorecore.core_1.serving.cpu.decode.imm24_20 [2]
      2687 I      CLK 2 clk
      2687 I        D 1 _0571_
      2687 I       EN 3 _0009_
      2687 I       SR 4 1'h0
      2687 O        Q 1 \corescorecore.core_1.serving.cpu.decode.imm24_20 [3]
      2688 I      CLK 2 clk
      2688 I        D 1 _0572_
      2688 I       EN 3 _0009_
      2688 I       SR 4 1'h0
      2688 O        Q 1 \corescorecore.core_1.serving.cpu.decode.imm24_20 [4]
      2689 I      CLK 2 clk
      2689 I        D 1 _0573_
      2689 I       EN 3 _0009_
      2689 I       SR 4 1'h0
      2689 O        Q 1 \corescorecore.core_1.serving.cpu.decode.imm30_25 [0]
      2690 I      CLK 2 clk
      2690 I        D 1 _0574_
      2690 I       EN 3 _0009_
      2690 I       SR 4 1'h0
      2690 O        Q 1 \corescorecore.core_1.serving.cpu.decode.imm30_25 [1]
      2691 I      CLK 2 clk
      2691 I        D 1 _0575_
      2691 I       EN 3 _0009_
      2691 I       SR 4 1'h0
      2691 O        Q 1 \corescorecore.core_1.serving.cpu.decode.imm30_25 [2]
      2692 I      CLK 2 clk
      2692 I        D 1 _0576_
      2692 I       EN 3 _0009_
      2692 I       SR 4 1'h0
      2692 O        Q 1 \corescorecore.core_1.serving.cpu.decode.imm30_25 [3]
      2693 I      CLK 2 clk
      2693 I        D 1 _0577_
      2693 I       EN 3 _0009_
      2693 I       SR 4 1'h0
      2693 O        Q 1 \corescorecore.core_1.serving.cpu.decode.imm30_25 [4]
      2694 I      CLK 2 clk
      2694 I        D 1 _0578_
      2694 I       EN 3 _0009_
      2694 I       SR 4 1'h0
      2694 O        Q 1 \corescorecore.core_1.serving.cpu.decode.imm30_25 [5]
      2695 I      CLK 2 clk
      2695 I        D 1 _0579_
      2695 I       EN 3 _0009_
      2695 I       SR 4 1'h0
      2695 O        Q 1 \corescorecore.core_1.serving.cpu.decode.imm7 
      2696 I      CLK 2 clk
      2696 I        D 1 _0559_
      2696 I       EN 3 _0009_
      2696 I       SR 4 1'h0
      2696 O        Q 1 \corescorecore.core_1.serving.cpu.decode.imm19_12_20 [0]
      2697 I      CLK 2 clk
      2697 I        D 1 _0560_
      2697 I       EN 3 _0009_
      2697 I       SR 4 1'h0
      2697 O        Q 1 \corescorecore.core_1.serving.cpu.decode.imm19_12_20 [1]
      2698 I      CLK 2 clk
      2698 I        D 1 _0561_
      2698 I       EN 3 _0009_
      2698 I       SR 4 1'h0
      2698 O        Q 1 \corescorecore.core_1.serving.cpu.decode.imm19_12_20 [2]
      2699 I      CLK 2 clk
      2699 I        D 1 _0562_
      2699 I       EN 3 _0009_
      2699 I       SR 4 1'h0
      2699 O        Q 1 \corescorecore.core_1.serving.cpu.decode.imm19_12_20 [3]
      2700 I      CLK 2 clk
      2700 I        D 1 _0563_
      2700 I       EN 3 _0009_
      2700 I       SR 4 1'h0
      2700 O        Q 1 \corescorecore.core_1.serving.cpu.decode.imm19_12_20 [4]
      2701 I      CLK 2 clk
      2701 I        D 1 _0564_
      2701 I       EN 3 _0009_
      2701 I       SR 4 1'h0
      2701 O        Q 1 \corescorecore.core_1.serving.cpu.decode.imm19_12_20 [5]
      2702 I      CLK 2 clk
      2702 I        D 1 _0565_
      2702 I       EN 3 _0009_
      2702 I       SR 4 1'h0
      2702 O        Q 1 \corescorecore.core_1.serving.cpu.decode.imm19_12_20 [6]
      2703 I      CLK 2 clk
      2703 I        D 1 _0566_
      2703 I       EN 3 _0009_
      2703 I       SR 4 1'h0
      2703 O        Q 1 \corescorecore.core_1.serving.cpu.decode.imm19_12_20 [7]
      2704 I      CLK 2 clk
      2704 I        D 1 _0567_
      2704 I       EN 3 _0009_
      2704 I       SR 4 1'h0
      2704 O        Q 1 \corescorecore.core_1.serving.cpu.decode.imm19_12_20 [8]
      2705 I      CLK 2 clk
      2705 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [30]
      2705 I       EN 3 \corescorecore.core_1.serving.cpu.decode.i_wb_en 
      2705 I       SR 4 1'h0
      2705 O        Q 1 \corescorecore.core_1.serving.cpu.alu.i_sh_signed 
      2706 I      CLK 2 clk
      2706 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [12]
      2706 I       EN 3 \corescorecore.core_1.serving.cpu.decode.i_wb_en 
      2706 I       SR 4 1'h0
      2706 O        Q 1 \corescorecore.core_1.serving.cpu.decode.o_mem_half 
      2707 I      CLK 2 clk
      2707 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [13]
      2707 I       EN 3 \corescorecore.core_1.serving.cpu.decode.i_wb_en 
      2707 I       SR 4 1'h0
      2707 O        Q 1 \corescorecore.core_1.serving.cpu.decode.o_mem_word 
      2708 I      CLK 2 clk
      2708 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [14]
      2708 I       EN 3 \corescorecore.core_1.serving.cpu.decode.i_wb_en 
      2708 I       SR 4 1'h0
      2708 O        Q 1 \corescorecore.core_1.serving.cpu.alu.i_sh_right 
      2709 I      CLK 2 clk
      2709 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [2]
      2709 I       EN 3 \corescorecore.core_1.serving.cpu.decode.i_wb_en 
      2709 I       SR 4 1'h0
      2709 O        Q 1 \corescorecore.core_1.serving.cpu.decode.opcode [0]
      2710 I      CLK 2 clk
      2710 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [3]
      2710 I       EN 3 \corescorecore.core_1.serving.cpu.decode.i_wb_en 
      2710 I       SR 4 1'h0
      2710 O        Q 1 \corescorecore.core_1.serving.cpu.decode.opcode [1]
      2711 I      CLK 2 clk
      2711 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [4]
      2711 I       EN 3 \corescorecore.core_1.serving.cpu.decode.i_wb_en 
      2711 I       SR 4 1'h0
      2711 O        Q 1 \corescorecore.core_1.serving.cpu.decode.opcode [2]
      2712 I      CLK 2 clk
      2712 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [5]
      2712 I       EN 3 \corescorecore.core_1.serving.cpu.decode.i_wb_en 
      2712 I       SR 4 1'h0
      2712 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_we 
      2713 I      CLK 2 clk
      2713 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [6]
      2713 I       EN 3 \corescorecore.core_1.serving.cpu.decode.i_wb_en 
      2713 I       SR 4 1'h0
      2713 O        Q 1 \corescorecore.core_1.serving.cpu.decode.m3 
      2714 I      CLK 2 clk
      2714 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [31]
      2714 I       EN 3 \corescorecore.core_1.serving.cpu.decode.i_wb_en 
      2714 I       SR 4 1'h0
      2714 O        Q 1 \corescorecore.core_1.serving.cpu.decode.signbit 
      2715 I      CLK 2 clk
      2715 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [20]
      2715 I       EN 3 \corescorecore.core_1.serving.cpu.decode.i_wb_en 
      2715 I       SR 4 1'h0
      2715 O        Q 1 \corescorecore.core_1.serving.cpu.decode.o_rf_rs2_addr [0]
      2716 I      CLK 2 clk
      2716 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [21]
      2716 I       EN 3 \corescorecore.core_1.serving.cpu.decode.i_wb_en 
      2716 I       SR 4 1'h0
      2716 O        Q 1 \corescorecore.core_1.serving.cpu.decode.o_rf_rs2_addr [1]
      2717 I      CLK 2 clk
      2717 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [22]
      2717 I       EN 3 \corescorecore.core_1.serving.cpu.decode.i_wb_en 
      2717 I       SR 4 1'h0
      2717 O        Q 1 \corescorecore.core_1.serving.cpu.decode.o_rf_rs2_addr [2]
      2718 I      CLK 2 clk
      2718 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [23]
      2718 I       EN 3 \corescorecore.core_1.serving.cpu.decode.i_wb_en 
      2718 I       SR 4 1'h0
      2718 O        Q 1 \corescorecore.core_1.serving.cpu.decode.o_rf_rs2_addr [3]
      2719 I      CLK 2 clk
      2719 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [24]
      2719 I       EN 3 \corescorecore.core_1.serving.cpu.decode.i_wb_en 
      2719 I       SR 4 1'h0
      2719 O        Q 1 \corescorecore.core_1.serving.cpu.decode.o_rf_rs2_addr [4]
      2720 I      CLK 2 clk
      2720 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [7]
      2720 I       EN 3 \corescorecore.core_1.serving.cpu.decode.i_wb_en 
      2720 I       SR 4 1'h0
      2720 O        Q 1 \corescorecore.core_1.serving.cpu.decode.o_rf_rd_addr [0]
      2721 I      CLK 2 clk
      2721 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [8]
      2721 I       EN 3 \corescorecore.core_1.serving.cpu.decode.i_wb_en 
      2721 I       SR 4 1'h0
      2721 O        Q 1 \corescorecore.core_1.serving.cpu.decode.o_rf_rd_addr [1]
      2722 I      CLK 2 clk
      2722 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [9]
      2722 I       EN 3 \corescorecore.core_1.serving.cpu.decode.i_wb_en 
      2722 I       SR 4 1'h0
      2722 O        Q 1 \corescorecore.core_1.serving.cpu.decode.o_rf_rd_addr [2]
      2723 I      CLK 2 clk
      2723 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [10]
      2723 I       EN 3 \corescorecore.core_1.serving.cpu.decode.i_wb_en 
      2723 I       SR 4 1'h0
      2723 O        Q 1 \corescorecore.core_1.serving.cpu.decode.o_rf_rd_addr [3]
      2724 I      CLK 2 clk
      2724 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [11]
      2724 I       EN 3 \corescorecore.core_1.serving.cpu.decode.i_wb_en 
      2724 I       SR 4 1'h0
      2724 O        Q 1 \corescorecore.core_1.serving.cpu.decode.o_rf_rd_addr [4]
      2725 I      CLK 2 clk
      2725 I        D 1 _0580_
      2725 I       EN 3 1'h1
      2725 I       SR 4 1'h0
      2725 O        Q 1 \corescorecore.core_1.serving.cpu.csr_imm 
      2726 I      CLK 2 clk
      2726 I        D 1 _0581_
      2726 I       EN 3 1'h1
      2726 I       SR 4 1'h0
      2726 O        Q 1 \corescorecore.core_1.serving.cpu.decode.o_rf_rs1_addr [1]
      2727 I      CLK 2 clk
      2727 I        D 1 _0582_
      2727 I       EN 3 1'h1
      2727 I       SR 4 1'h0
      2727 O        Q 1 \corescorecore.core_1.serving.cpu.decode.o_rf_rs1_addr [2]
      2728 I      CLK 2 clk
      2728 I        D 1 _0583_
      2728 I       EN 3 1'h1
      2728 I       SR 4 1'h0
      2728 O        Q 1 \corescorecore.core_1.serving.cpu.decode.o_rf_rs1_addr [3]
      2729 I      CLK 2 clk
      2729 I        D 1 _0584_
      2729 I       EN 3 1'h1
      2729 I       SR 4 1'h0
      2729 O        Q 1 \corescorecore.core_1.serving.cpu.decode.o_rf_rs1_addr [4]
      2730 I      CLK 2 clk
      2730 I        D 1 \corescorecore.core_1.serving.cpu.bufreg.q 
      2730 I       EN 3 _0550_
      2730 I       SR 4 1'h0
      2730 O        Q 1 \corescorecore.core_1.serving.cpu.state.i_ctrl_misalign 
      2731 I      CLK 2 clk
      2731 I        D 1 \corescorecore.core_1.serving.ram.waddr [0]
      2731 I       EN 3 1'h1
      2731 I       SR 4 1'h0
      2731 O        Q 1 _0973_[0]
      2732 I      CLK 2 clk
      2732 I        D 1 \corescorecore.core_1.serving.ram.waddr [1]
      2732 I       EN 3 1'h1
      2732 I       SR 4 1'h0
      2732 O        Q 1 _0973_[1]
      2733 I      CLK 2 clk
      2733 I        D 1 \corescorecore.core_1.serving.ram.waddr [2]
      2733 I       EN 3 1'h1
      2733 I       SR 4 1'h0
      2733 O        Q 1 _0973_[2]
      2734 I      CLK 2 clk
      2734 I        D 1 \corescorecore.core_1.serving.ram.waddr [3]
      2734 I       EN 3 1'h1
      2734 I       SR 4 1'h0
      2734 O        Q 1 _0973_[3]
      2735 I      CLK 2 clk
      2735 I        D 1 \corescorecore.core_1.serving.ram.waddr [4]
      2735 I       EN 3 1'h1
      2735 I       SR 4 1'h0
      2735 O        Q 1 _0973_[4]
      2736 I      CLK 2 clk
      2736 I        D 1 \corescorecore.core_1.serving.ram.waddr [5]
      2736 I       EN 3 1'h1
      2736 I       SR 4 1'h0
      2736 O        Q 1 _0973_[5]
      2737 I      CLK 2 clk
      2737 I        D 1 \corescorecore.core_1.serving.ram.waddr [6]
      2737 I       EN 3 1'h1
      2737 I       SR 4 1'h0
      2737 O        Q 1 _0973_[6]
      2738 I      CLK 2 clk
      2738 I        D 1 _0548_
      2738 I       EN 3 1'h1
      2738 I       SR 4 1'h0
      2738 O        Q 1 \corescorecore.core_1.serving.cpu.bufreg.c_r 
      2739 I      CLK 2 clk
      2739 I        D 1 \corescorecore.core_1.serving.cpu.bufreg.data [1]
      2739 I       EN 3 \corescorecore.core_1.serving.cpu.bufreg_hold 
      2739 I       SR 4 1'h0
      2739 O        Q 1 \corescorecore.core_1.serving.cpu.alu.i_buf 
      2740 I      CLK 2 clk
      2740 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [2]
      2740 I       EN 3 \corescorecore.core_1.serving.cpu.bufreg_hold 
      2740 I       SR 4 1'h0
      2740 O        Q 1 \corescorecore.core_1.serving.cpu.bufreg.data [1]
      2741 I      CLK 2 clk
      2741 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [3]
      2741 I       EN 3 \corescorecore.core_1.serving.cpu.bufreg_hold 
      2741 I       SR 4 1'h0
      2741 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [2]
      2742 I      CLK 2 clk
      2742 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [4]
      2742 I       EN 3 \corescorecore.core_1.serving.cpu.bufreg_hold 
      2742 I       SR 4 1'h0
      2742 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [3]
      2743 I      CLK 2 clk
      2743 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [5]
      2743 I       EN 3 \corescorecore.core_1.serving.cpu.bufreg_hold 
      2743 I       SR 4 1'h0
      2743 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [4]
      2744 I      CLK 2 clk
      2744 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [6]
      2744 I       EN 3 \corescorecore.core_1.serving.cpu.bufreg_hold 
      2744 I       SR 4 1'h0
      2744 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [5]
      2745 I      CLK 2 clk
      2745 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [7]
      2745 I       EN 3 \corescorecore.core_1.serving.cpu.bufreg_hold 
      2745 I       SR 4 1'h0
      2745 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [6]
      2746 I      CLK 2 clk
      2746 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [8]
      2746 I       EN 3 \corescorecore.core_1.serving.cpu.bufreg_hold 
      2746 I       SR 4 1'h0
      2746 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [7]
      2747 I      CLK 2 clk
      2747 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [9]
      2747 I       EN 3 \corescorecore.core_1.serving.cpu.bufreg_hold 
      2747 I       SR 4 1'h0
      2747 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [8]
      2748 I      CLK 2 clk
      2748 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [10]
      2748 I       EN 3 \corescorecore.core_1.serving.cpu.bufreg_hold 
      2748 I       SR 4 1'h0
      2748 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [9]
      2749 I      CLK 2 clk
      2749 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [11]
      2749 I       EN 3 \corescorecore.core_1.serving.cpu.bufreg_hold 
      2749 I       SR 4 1'h0
      2749 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [10]
      2750 I      CLK 2 clk
      2750 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [12]
      2750 I       EN 3 \corescorecore.core_1.serving.cpu.bufreg_hold 
      2750 I       SR 4 1'h0
      2750 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [11]
      2751 I      CLK 2 clk
      2751 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [13]
      2751 I       EN 3 \corescorecore.core_1.serving.cpu.bufreg_hold 
      2751 I       SR 4 1'h0
      2751 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [12]
      2752 I      CLK 2 clk
      2752 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [14]
      2752 I       EN 3 \corescorecore.core_1.serving.cpu.bufreg_hold 
      2752 I       SR 4 1'h0
      2752 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [13]
      2753 I      CLK 2 clk
      2753 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [15]
      2753 I       EN 3 \corescorecore.core_1.serving.cpu.bufreg_hold 
      2753 I       SR 4 1'h0
      2753 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [14]
      2754 I      CLK 2 clk
      2754 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [16]
      2754 I       EN 3 \corescorecore.core_1.serving.cpu.bufreg_hold 
      2754 I       SR 4 1'h0
      2754 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [15]
      2755 I      CLK 2 clk
      2755 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [17]
      2755 I       EN 3 \corescorecore.core_1.serving.cpu.bufreg_hold 
      2755 I       SR 4 1'h0
      2755 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [16]
      2756 I      CLK 2 clk
      2756 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [18]
      2756 I       EN 3 \corescorecore.core_1.serving.cpu.bufreg_hold 
      2756 I       SR 4 1'h0
      2756 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [17]
      2757 I      CLK 2 clk
      2757 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [19]
      2757 I       EN 3 \corescorecore.core_1.serving.cpu.bufreg_hold 
      2757 I       SR 4 1'h0
      2757 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [18]
      2758 I      CLK 2 clk
      2758 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [20]
      2758 I       EN 3 \corescorecore.core_1.serving.cpu.bufreg_hold 
      2758 I       SR 4 1'h0
      2758 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [19]
      2759 I      CLK 2 clk
      2759 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [21]
      2759 I       EN 3 \corescorecore.core_1.serving.cpu.bufreg_hold 
      2759 I       SR 4 1'h0
      2759 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [20]
      2760 I      CLK 2 clk
      2760 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [22]
      2760 I       EN 3 \corescorecore.core_1.serving.cpu.bufreg_hold 
      2760 I       SR 4 1'h0
      2760 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [21]
      2761 I      CLK 2 clk
      2761 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [23]
      2761 I       EN 3 \corescorecore.core_1.serving.cpu.bufreg_hold 
      2761 I       SR 4 1'h0
      2761 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [22]
      2762 I      CLK 2 clk
      2762 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [24]
      2762 I       EN 3 \corescorecore.core_1.serving.cpu.bufreg_hold 
      2762 I       SR 4 1'h0
      2762 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [23]
      2763 I      CLK 2 clk
      2763 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [25]
      2763 I       EN 3 \corescorecore.core_1.serving.cpu.bufreg_hold 
      2763 I       SR 4 1'h0
      2763 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [24]
      2764 I      CLK 2 clk
      2764 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [26]
      2764 I       EN 3 \corescorecore.core_1.serving.cpu.bufreg_hold 
      2764 I       SR 4 1'h0
      2764 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [25]
      2765 I      CLK 2 clk
      2765 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [27]
      2765 I       EN 3 \corescorecore.core_1.serving.cpu.bufreg_hold 
      2765 I       SR 4 1'h0
      2765 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [26]
      2766 I      CLK 2 clk
      2766 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [28]
      2766 I       EN 3 \corescorecore.core_1.serving.cpu.bufreg_hold 
      2766 I       SR 4 1'h0
      2766 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [27]
      2767 I      CLK 2 clk
      2767 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [29]
      2767 I       EN 3 \corescorecore.core_1.serving.cpu.bufreg_hold 
      2767 I       SR 4 1'h0
      2767 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [28]
      2768 I      CLK 2 clk
      2768 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [30]
      2768 I       EN 3 \corescorecore.core_1.serving.cpu.bufreg_hold 
      2768 I       SR 4 1'h0
      2768 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [29]
      2769 I      CLK 2 clk
      2769 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [31]
      2769 I       EN 3 \corescorecore.core_1.serving.cpu.bufreg_hold 
      2769 I       SR 4 1'h0
      2769 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [30]
      2770 I      CLK 2 clk
      2770 I        D 1 _0551_
      2770 I       EN 3 \corescorecore.core_1.serving.cpu.bufreg_hold 
      2770 I       SR 4 1'h0
      2770 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [31]
      2771 I      CLK 2 clk
      2771 I        D 1 _0547_
      2771 I       EN 3 \corescorecore.core_1.serving.cpu.alu.i_init 
      2771 I       SR 4 1'h0
      2771 O        Q 1 \corescorecore.core_1.serving.cpu.alu.shift.signbit 
      2772 I      CLK 2 clk
      2772 I        D 1 _0553_
      2772 I       EN 3 1'h1
      2772 I       SR 4 1'h0
      2772 O        Q 1 \corescorecore.core_1.serving.cpu.ctrl.pc_plus_offset_cy_r 
      2773 I      CLK 2 clk
      2773 I        D 1 _0552_
      2773 I       EN 3 1'h1
      2773 I       SR 4 1'h0
      2773 O        Q 1 \corescorecore.core_1.serving.cpu.ctrl.pc_plus_4_cy_r 
      2774 I      CLK 2 clk
      2774 I        D 1 _0208_
      2774 I       EN 3 1'h1
      2774 I       SR 4 1'h0
      2774 O        Q 1 \corescorecore.core_1.serving.cpu.ctrl.en_pc_r 
      2775 I      CLK 2 clk
      2775 I        D 1 _0209_
      2775 I       EN 3 1'h1
      2775 I       SR 4 1'h0
      2775 O        Q 1 \corescorecore.core_1.serving.cpu.ctrl.pc 
      2776 I      CLK 2 clk
      2776 I        D 1 _0210_
      2776 I       EN 3 1'h1
      2776 I       SR 4 1'h0
      2776 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [1]
      2777 I      CLK 2 clk
      2777 I        D 1 _0211_
      2777 I       EN 3 1'h1
      2777 I       SR 4 1'h0
      2777 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [2]
      2778 I      CLK 2 clk
      2778 I        D 1 _0212_
      2778 I       EN 3 1'h1
      2778 I       SR 4 1'h0
      2778 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [3]
      2779 I      CLK 2 clk
      2779 I        D 1 _0213_
      2779 I       EN 3 1'h1
      2779 I       SR 4 1'h0
      2779 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [4]
      2780 I      CLK 2 clk
      2780 I        D 1 _0214_
      2780 I       EN 3 1'h1
      2780 I       SR 4 1'h0
      2780 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [5]
      2781 I      CLK 2 clk
      2781 I        D 1 _0215_
      2781 I       EN 3 1'h1
      2781 I       SR 4 1'h0
      2781 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [6]
      2782 I      CLK 2 clk
      2782 I        D 1 _0216_
      2782 I       EN 3 1'h1
      2782 I       SR 4 1'h0
      2782 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [7]
      2783 I      CLK 2 clk
      2783 I        D 1 _0217_
      2783 I       EN 3 1'h1
      2783 I       SR 4 1'h0
      2783 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [8]
      2784 I      CLK 2 clk
      2784 I        D 1 _0218_
      2784 I       EN 3 1'h1
      2784 I       SR 4 1'h0
      2784 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [9]
      2785 I      CLK 2 clk
      2785 I        D 1 _0219_
      2785 I       EN 3 1'h1
      2785 I       SR 4 1'h0
      2785 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [10]
      2786 I      CLK 2 clk
      2786 I        D 1 _0220_
      2786 I       EN 3 1'h1
      2786 I       SR 4 1'h0
      2786 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [11]
      2787 I      CLK 2 clk
      2787 I        D 1 _0221_
      2787 I       EN 3 1'h1
      2787 I       SR 4 1'h0
      2787 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [12]
      2788 I      CLK 2 clk
      2788 I        D 1 _0222_
      2788 I       EN 3 1'h1
      2788 I       SR 4 1'h0
      2788 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [13]
      2789 I      CLK 2 clk
      2789 I        D 1 _0223_
      2789 I       EN 3 1'h1
      2789 I       SR 4 1'h0
      2789 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [14]
      2790 I      CLK 2 clk
      2790 I        D 1 _0224_
      2790 I       EN 3 1'h1
      2790 I       SR 4 1'h0
      2790 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [15]
      2791 I      CLK 2 clk
      2791 I        D 1 _0225_
      2791 I       EN 3 1'h1
      2791 I       SR 4 1'h0
      2791 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [16]
      2792 I      CLK 2 clk
      2792 I        D 1 _0226_
      2792 I       EN 3 1'h1
      2792 I       SR 4 1'h0
      2792 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [17]
      2793 I      CLK 2 clk
      2793 I        D 1 _0227_
      2793 I       EN 3 1'h1
      2793 I       SR 4 1'h0
      2793 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [18]
      2794 I      CLK 2 clk
      2794 I        D 1 _0228_
      2794 I       EN 3 1'h1
      2794 I       SR 4 1'h0
      2794 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [19]
      2795 I      CLK 2 clk
      2795 I        D 1 _0229_
      2795 I       EN 3 1'h1
      2795 I       SR 4 1'h0
      2795 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [20]
      2796 I      CLK 2 clk
      2796 I        D 1 _0230_
      2796 I       EN 3 1'h1
      2796 I       SR 4 1'h0
      2796 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [21]
      2797 I      CLK 2 clk
      2797 I        D 1 _0231_
      2797 I       EN 3 1'h1
      2797 I       SR 4 1'h0
      2797 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [22]
      2798 I      CLK 2 clk
      2798 I        D 1 _0232_
      2798 I       EN 3 1'h1
      2798 I       SR 4 1'h0
      2798 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [23]
      2799 I      CLK 2 clk
      2799 I        D 1 _0233_
      2799 I       EN 3 1'h1
      2799 I       SR 4 1'h0
      2799 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [24]
      2800 I      CLK 2 clk
      2800 I        D 1 _0234_
      2800 I       EN 3 1'h1
      2800 I       SR 4 1'h0
      2800 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [25]
      2801 I      CLK 2 clk
      2801 I        D 1 _0235_
      2801 I       EN 3 1'h1
      2801 I       SR 4 1'h0
      2801 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [26]
      2802 I      CLK 2 clk
      2802 I        D 1 _0236_
      2802 I       EN 3 1'h1
      2802 I       SR 4 1'h0
      2802 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [27]
      2803 I      CLK 2 clk
      2803 I        D 1 _0237_
      2803 I       EN 3 1'h1
      2803 I       SR 4 1'h0
      2803 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [28]
      2804 I      CLK 2 clk
      2804 I        D 1 _0238_
      2804 I       EN 3 1'h1
      2804 I       SR 4 1'h0
      2804 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [29]
      2805 I      CLK 2 clk
      2805 I        D 1 _0239_
      2805 I       EN 3 1'h1
      2805 I       SR 4 1'h0
      2805 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [30]
      2806 I      CLK 2 clk
      2806 I        D 1 _0240_
      2806 I       EN 3 1'h1
      2806 I       SR 4 1'h0
      2806 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [31]
      2807 I      CLK 2 clk
      2807 I        D 1 \corescorecore.core_1.serving.cpu.alu.b_inv_plus_1_cy 
      2807 I       EN 3 \corescorecore.core_1.serving.cpu.alu.i_shamt_en 
      2807 I       SR 4 1'h0
      2807 O        Q 1 \corescorecore.core_1.serving.cpu.alu.shamt_msb 
      2808 I      CLK 2 clk
      2808 I        D 1 _0546_
      2808 I       EN 3 1'h1
      2808 I       SR 4 1'h0
      2808 O        Q 1 \corescorecore.core_1.serving.cpu.alu.shift.wrapped 
      2809 I      CLK 2 clk
      2809 I        D 1 _0241_
      2809 I       EN 3 1'h1
      2809 I       SR 4 1'h0
      2809 O        Q 1 \corescorecore.core_1.serving.cpu.alu.shift.cnt [0]
      2810 I      CLK 2 clk
      2810 I        D 1 _0242_
      2810 I       EN 3 1'h1
      2810 I       SR 4 1'h0
      2810 O        Q 1 \corescorecore.core_1.serving.cpu.alu.shift.cnt [1]
      2811 I      CLK 2 clk
      2811 I        D 1 _0243_
      2811 I       EN 3 1'h1
      2811 I       SR 4 1'h0
      2811 O        Q 1 \corescorecore.core_1.serving.cpu.alu.shift.cnt [2]
      2812 I      CLK 2 clk
      2812 I        D 1 _0244_
      2812 I       EN 3 1'h1
      2812 I       SR 4 1'h0
      2812 O        Q 1 \corescorecore.core_1.serving.cpu.alu.shift.cnt [3]
      2813 I      CLK 2 clk
      2813 I        D 1 _0245_
      2813 I       EN 3 1'h1
      2813 I       SR 4 1'h0
      2813 O        Q 1 \corescorecore.core_1.serving.cpu.alu.shift.cnt [4]
      2814 I      CLK 2 clk
      2814 I        D 1 _0246_
      2814 I       EN 3 1'h1
      2814 I       SR 4 1'h0
      2814 O        Q 1 \corescorecore.core_1.serving.cpu.alu.shift.cnt [5]
      2815 I      CLK 2 clk
      2815 I        D 1 _0544_
      2815 I       EN 3 1'h1
      2815 I       SR 4 1'h0
      2815 O        Q 1 \corescorecore.core_1.serving.cpu.alu.eq_r 
      2816 I      CLK 2 clk
      2816 I        D 1 _0545_
      2816 I       EN 3 1'h1
      2816 I       SR 4 1'h0
      2816 O        Q 1 \corescorecore.core_1.serving.cpu.alu.lt_r 
      2817 I      CLK 2 clk
      2817 I        D 1 _0543_
      2817 I       EN 3 1'h1
      2817 I       SR 4 1'h0
      2817 O        Q 1 \corescorecore.core_1.serving.cpu.alu.b_inv_plus_1_cy_r 
      2818 I      CLK 2 clk
      2818 I        D 1 _0542_
      2818 I       EN 3 1'h1
      2818 I       SR 4 1'h0
      2818 O        Q 1 \corescorecore.core_1.serving.cpu.alu.add_cy_r 
      2819 I      CLK 2 clk
      2819 I        D 1 \corescorecore.core_1.serving.cpu.alu.shamt [1]
      2819 I       EN 3 \corescorecore.core_1.serving.cpu.alu.i_shamt_en 
      2819 I       SR 4 1'h0
      2819 O        Q 1 \corescorecore.core_1.serving.cpu.alu.shamt [0]
      2820 I      CLK 2 clk
      2820 I        D 1 \corescorecore.core_1.serving.cpu.alu.shamt [2]
      2820 I       EN 3 \corescorecore.core_1.serving.cpu.alu.i_shamt_en 
      2820 I       SR 4 1'h0
      2820 O        Q 1 \corescorecore.core_1.serving.cpu.alu.shamt [1]
      2821 I      CLK 2 clk
      2821 I        D 1 \corescorecore.core_1.serving.cpu.alu.shamt [3]
      2821 I       EN 3 \corescorecore.core_1.serving.cpu.alu.i_shamt_en 
      2821 I       SR 4 1'h0
      2821 O        Q 1 \corescorecore.core_1.serving.cpu.alu.shamt [2]
      2822 I      CLK 2 clk
      2822 I        D 1 \corescorecore.core_1.serving.cpu.alu.shamt [4]
      2822 I       EN 3 \corescorecore.core_1.serving.cpu.alu.i_shamt_en 
      2822 I       SR 4 1'h0
      2822 O        Q 1 \corescorecore.core_1.serving.cpu.alu.shamt [3]
      2823 I      CLK 2 clk
      2823 I        D 1 \corescorecore.core_1.serving.cpu.alu.shamt_ser 
      2823 I       EN 3 \corescorecore.core_1.serving.cpu.alu.i_shamt_en 
      2823 I       SR 4 1'h0
      2823 O        Q 1 \corescorecore.core_1.serving.cpu.alu.shamt [4]
      2824 I      CLK 2 clk
      2824 I        D 1 \corescorecore.core_1.serving.cpu.alu.result_lt 
      2824 I       EN 3 \corescorecore.core_1.serving.cpu.alu.i_en 
      2824 I       SR 4 1'h0
      2824 O        Q 1 \corescorecore.core_1.serving.cpu.alu.result_lt_r 
      2825 I      CLK 2 clk
      2825 I        D 1 _0247_
      2825 I       EN 3 1'h1
      2825 I       SR 4 1'h0
      2825 O        Q 1 \corescorecore.core_0.serving.i_wb_ack 
      2826 I      CLK 2 clk
      2826 I        D 1 \corescorecore.core_1.serving.cpu.mem_if.dat_cur 
      2826 I       EN 3 \corescorecore.core_1.serving.cpu.mem_if.dat_valid 
      2826 I       SR 4 1'h0
      2826 O        Q 1 \corescorecore.core_1.serving.cpu.mem_if.signbit 
      2827 I      CLK 2 clk
      2827 I        D 1 _0554_
      2827 I       EN 3 _0009_
      2827 I       SR 4 1'h0
      2827 O        Q 1 \corescorecore.core_1.serving.cpu.decode.imm11_7 [0]
      2828 I      CLK 2 clk
      2828 I        D 1 _0555_
      2828 I       EN 3 _0009_
      2828 I       SR 4 1'h0
      2828 O        Q 1 \corescorecore.core_1.serving.cpu.decode.imm11_7 [1]
      2829 I      CLK 2 clk
      2829 I        D 1 _0556_
      2829 I       EN 3 _0009_
      2829 I       SR 4 1'h0
      2829 O        Q 1 \corescorecore.core_1.serving.cpu.decode.imm11_7 [2]
      2830 I      CLK 2 clk
      2830 I        D 1 _0557_
      2830 I       EN 3 _0009_
      2830 I       SR 4 1'h0
      2830 O        Q 1 \corescorecore.core_1.serving.cpu.decode.imm11_7 [3]
      2831 I      CLK 2 clk
      2831 I        D 1 _0558_
      2831 I       EN 3 _0009_
      2831 I       SR 4 1'h0
      2831 O        Q 1 \corescorecore.core_1.serving.cpu.decode.imm11_7 [4]
      2832 I      CLK 2 clk
      2832 I        D 1 \corescorecore.core_0.serving.ram.waddr [0]
      2832 I       EN 3 1'h1
      2832 I       SR 4 1'h0
      2832 O        Q 1 _0972_[0]
      2833 I      CLK 2 clk
      2833 I        D 1 \corescorecore.core_0.serving.ram.waddr [1]
      2833 I       EN 3 1'h1
      2833 I       SR 4 1'h0
      2833 O        Q 1 _0972_[1]
      2834 I      CLK 2 clk
      2834 I        D 1 \corescorecore.core_0.serving.ram.waddr [2]
      2834 I       EN 3 1'h1
      2834 I       SR 4 1'h0
      2834 O        Q 1 _0972_[2]
      2835 I      CLK 2 clk
      2835 I        D 1 \corescorecore.core_0.serving.ram.waddr [3]
      2835 I       EN 3 1'h1
      2835 I       SR 4 1'h0
      2835 O        Q 1 _0972_[3]
      2836 I      CLK 2 clk
      2836 I        D 1 \corescorecore.core_0.serving.ram.waddr [4]
      2836 I       EN 3 1'h1
      2836 I       SR 4 1'h0
      2836 O        Q 1 _0972_[4]
      2837 I      CLK 2 clk
      2837 I        D 1 \corescorecore.core_0.serving.ram.waddr [5]
      2837 I       EN 3 1'h1
      2837 I       SR 4 1'h0
      2837 O        Q 1 _0972_[5]
      2838 I      CLK 2 clk
      2838 I        D 1 \corescorecore.core_0.serving.ram.waddr [6]
      2838 I       EN 3 1'h1
      2838 I       SR 4 1'h0
      2838 O        Q 1 _0972_[6]
      2839 I      CLK 2 clk
      2839 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [24]
      2839 I       EN 3 _0380_
      2839 I       SR 4 1'h0
      2839 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [0]
      2840 I      CLK 2 clk
      2840 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [25]
      2840 I       EN 3 _0380_
      2840 I       SR 4 1'h0
      2840 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [1]
      2841 I      CLK 2 clk
      2841 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [26]
      2841 I       EN 3 _0380_
      2841 I       SR 4 1'h0
      2841 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [2]
      2842 I      CLK 2 clk
      2842 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [27]
      2842 I       EN 3 _0380_
      2842 I       SR 4 1'h0
      2842 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [3]
      2843 I      CLK 2 clk
      2843 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [28]
      2843 I       EN 3 _0380_
      2843 I       SR 4 1'h0
      2843 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [4]
      2844 I      CLK 2 clk
      2844 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [29]
      2844 I       EN 3 _0380_
      2844 I       SR 4 1'h0
      2844 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [5]
      2845 I      CLK 2 clk
      2845 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [30]
      2845 I       EN 3 _0380_
      2845 I       SR 4 1'h0
      2845 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [6]
      2846 I      CLK 2 clk
      2846 I        D 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [31]
      2846 I       EN 3 _0380_
      2846 I       SR 4 1'h0
      2846 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [7]
      2847 I      CLK 2 clk
      2847 I        D 1 \corescorecore.core_1.serving.rf_ram_if.wdata0_r [1]
      2847 I       EN 3 1'h1
      2847 I       SR 4 1'h0
      2847 O        Q 1 \corescorecore.core_1.serving.rf_ram_if.wdata0_r [0]
      2848 I      CLK 2 clk
      2848 I        D 1 \corescorecore.core_1.serving.rf_ram_if.wdata0_r [2]
      2848 I       EN 3 1'h1
      2848 I       SR 4 1'h0
      2848 O        Q 1 \corescorecore.core_1.serving.rf_ram_if.wdata0_r [1]
      2849 I      CLK 2 clk
      2849 I        D 1 \corescorecore.core_1.serving.rf_ram_if.wdata0_r [3]
      2849 I       EN 3 1'h1
      2849 I       SR 4 1'h0
      2849 O        Q 1 \corescorecore.core_1.serving.rf_ram_if.wdata0_r [2]
      2850 I      CLK 2 clk
      2850 I        D 1 \corescorecore.core_1.serving.rf_ram_if.wdata0_r [4]
      2850 I       EN 3 1'h1
      2850 I       SR 4 1'h0
      2850 O        Q 1 \corescorecore.core_1.serving.rf_ram_if.wdata0_r [3]
      2851 I      CLK 2 clk
      2851 I        D 1 \corescorecore.core_1.serving.rf_ram_if.wdata0_r [5]
      2851 I       EN 3 1'h1
      2851 I       SR 4 1'h0
      2851 O        Q 1 \corescorecore.core_1.serving.rf_ram_if.wdata0_r [4]
      2852 I      CLK 2 clk
      2852 I        D 1 \corescorecore.core_1.serving.rf_ram_if.wdata0_r [6]
      2852 I       EN 3 1'h1
      2852 I       SR 4 1'h0
      2852 O        Q 1 \corescorecore.core_1.serving.rf_ram_if.wdata0_r [5]
      2853 I      CLK 2 clk
      2853 I        D 1 \corescorecore.core_1.serving.cpu.o_wdata0 
      2853 I       EN 3 1'h1
      2853 I       SR 4 1'h0
      2853 O        Q 1 \corescorecore.core_1.serving.rf_ram_if.wdata0_r [6]
      2854 I      CLK 2 clk
      2854 I        D 1 \corescorecore.core_1.serving.rf_ram_if.wtrig0 
      2854 I       EN 3 1'h1
      2854 I       SR 4 1'h0
      2854 O        Q 1 \corescorecore.core_1.serving.rf_ram_if.genblk1.wtrig0_r 
      2855 I      CLK 2 clk
      2855 I        D 1 _0248_
      2855 I       EN 3 1'h1
      2855 I       SR 4 1'h0
      2855 O        Q 1 \corescorecore.core_1.serving.rf_ram_if.rdata1 [6]
      2856 I      CLK 2 clk
      2856 I        D 1 _0249_
      2856 I       EN 3 1'h1
      2856 I       SR 4 1'h0
      2856 O        Q 1 \corescorecore.core_1.serving.rf_ram_if.rdata0 [7]
      2857 I      CLK 2 clk
      2857 I        D 1 _0250_
      2857 I       EN 3 1'h1
      2857 I       SR 4 1'h0
      2857 O        Q 1 \corescorecore.core_1.serving.rf_ram_if.rgnt 
      2858 I      CLK 2 clk
      2858 I        D 1 \corescorecore.core_1.serving.rf_ram_if.rtrig0 
      2858 I       EN 3 1'h1
      2858 I       SR 4 1'h0
      2858 O        Q 1 \corescorecore.core_1.serving.rf_ram_if.rtrig1 
      2859 I      CLK 2 clk
      2859 I        D 1 _0251_
      2859 I       EN 3 1'h1
      2859 I       SR 4 1'h0
      2859 O        Q 1 \corescorecore.core_1.serving.rf_ram_if.rcnt [0]
      2860 I      CLK 2 clk
      2860 I        D 1 _0252_
      2860 I       EN 3 1'h1
      2860 I       SR 4 1'h0
      2860 O        Q 1 \corescorecore.core_1.serving.rf_ram_if.rcnt [1]
      2861 I      CLK 2 clk
      2861 I        D 1 _0253_
      2861 I       EN 3 1'h1
      2861 I       SR 4 1'h0
      2861 O        Q 1 \corescorecore.core_1.serving.rf_ram_if.rcnt [2]
      2862 I      CLK 2 clk
      2862 I        D 1 _0254_
      2862 I       EN 3 1'h1
      2862 I       SR 4 1'h0
      2862 O        Q 1 \corescorecore.core_1.serving.raddr [0]
      2863 I      CLK 2 clk
      2863 I        D 1 _0255_
      2863 I       EN 3 1'h1
      2863 I       SR 4 1'h0
      2863 O        Q 1 \corescorecore.core_1.serving.raddr [1]
      2864 I      CLK 2 clk
      2864 I        D 1 _0256_
      2864 I       EN 3 1'h1
      2864 I       SR 4 1'h0
      2864 O        Q 1 \corescorecore.core_1.serving.rf_ram_if.wcnt [0]
      2865 I      CLK 2 clk
      2865 I        D 1 _0257_
      2865 I       EN 3 1'h1
      2865 I       SR 4 1'h0
      2865 O        Q 1 \corescorecore.core_1.serving.rf_ram_if.wcnt [1]
      2866 I      CLK 2 clk
      2866 I        D 1 _0258_
      2866 I       EN 3 1'h1
      2866 I       SR 4 1'h0
      2866 O        Q 1 \corescorecore.core_1.serving.rf_ram_if.wcnt [2]
      2867 I      CLK 2 clk
      2867 I        D 1 _0259_
      2867 I       EN 3 1'h1
      2867 I       SR 4 1'h0
      2867 O        Q 1 \corescorecore.core_1.serving.rf_ram_if.o_waddr [0]
      2868 I      CLK 2 clk
      2868 I        D 1 _0260_
      2868 I       EN 3 1'h1
      2868 I       SR 4 1'h0
      2868 O        Q 1 \corescorecore.core_1.serving.rf_ram_if.o_waddr [1]
      2869 I      CLK 2 clk
      2869 I        D 1 _0261_
      2869 I       EN 3 1'h1
      2869 I       SR 4 1'h0
      2869 O        Q 1 \corescorecore.core_1.serving.rf_ram_if.wgo 
      2870 I      CLK 2 clk
      2870 I        D 1 \corescorecore.core_1.serving.cpu.o_wen0 
      2870 I       EN 3 1'h1
      2870 I       SR 4 1'h0
      2870 O        Q 1 \corescorecore.core_1.serving.rf_ram_if.wen0_r 
      2871 I      CLK 2 clk
      2871 I        D 1 \corescorecore.core_1.serving.cpu.i_rf_ready 
      2871 I       EN 3 1'h1
      2871 I       SR 4 1'h0
      2871 O        Q 1 \corescorecore.core_1.serving.rf_ram_if.wreq_r 
      2872 I      CLK 2 clk
      2872 I        D 1 \corescorecore.core_3.serving.ram.waddr [0]
      2872 I       EN 3 1'h1
      2872 I       SR 4 1'h0
      2872 O        Q 1 _0975_[0]
      2873 I      CLK 2 clk
      2873 I        D 1 \corescorecore.core_3.serving.ram.waddr [1]
      2873 I       EN 3 1'h1
      2873 I       SR 4 1'h0
      2873 O        Q 1 _0975_[1]
      2874 I      CLK 2 clk
      2874 I        D 1 \corescorecore.core_3.serving.ram.waddr [2]
      2874 I       EN 3 1'h1
      2874 I       SR 4 1'h0
      2874 O        Q 1 _0975_[2]
      2875 I      CLK 2 clk
      2875 I        D 1 \corescorecore.core_3.serving.ram.waddr [3]
      2875 I       EN 3 1'h1
      2875 I       SR 4 1'h0
      2875 O        Q 1 _0975_[3]
      2876 I      CLK 2 clk
      2876 I        D 1 \corescorecore.core_3.serving.ram.waddr [4]
      2876 I       EN 3 1'h1
      2876 I       SR 4 1'h0
      2876 O        Q 1 _0975_[4]
      2877 I      CLK 2 clk
      2877 I        D 1 \corescorecore.core_3.serving.ram.waddr [5]
      2877 I       EN 3 1'h1
      2877 I       SR 4 1'h0
      2877 O        Q 1 _0975_[5]
      2878 I      CLK 2 clk
      2878 I        D 1 \corescorecore.core_3.serving.ram.waddr [6]
      2878 I       EN 3 1'h1
      2878 I       SR 4 1'h0
      2878 O        Q 1 _0975_[6]
      2879 I      CLK 2 clk
      2879 I        D 1 \corescorecore.core_2.serving.ram.waddr [0]
      2879 I       EN 3 1'h1
      2879 I       SR 4 1'h0
      2879 O        Q 1 _0974_[0]
      2880 I      CLK 2 clk
      2880 I        D 1 \corescorecore.core_2.serving.ram.waddr [1]
      2880 I       EN 3 1'h1
      2880 I       SR 4 1'h0
      2880 O        Q 1 _0974_[1]
      2881 I      CLK 2 clk
      2881 I        D 1 \corescorecore.core_2.serving.ram.waddr [2]
      2881 I       EN 3 1'h1
      2881 I       SR 4 1'h0
      2881 O        Q 1 _0974_[2]
      2882 I      CLK 2 clk
      2882 I        D 1 \corescorecore.core_2.serving.ram.waddr [3]
      2882 I       EN 3 1'h1
      2882 I       SR 4 1'h0
      2882 O        Q 1 _0974_[3]
      2883 I      CLK 2 clk
      2883 I        D 1 \corescorecore.core_2.serving.ram.waddr [4]
      2883 I       EN 3 1'h1
      2883 I       SR 4 1'h0
      2883 O        Q 1 _0974_[4]
      2884 I      CLK 2 clk
      2884 I        D 1 \corescorecore.core_2.serving.ram.waddr [5]
      2884 I       EN 3 1'h1
      2884 I       SR 4 1'h0
      2884 O        Q 1 _0974_[5]
      2885 I      CLK 2 clk
      2885 I        D 1 \corescorecore.core_2.serving.ram.waddr [6]
      2885 I       EN 3 1'h1
      2885 I       SR 4 1'h0
      2885 O        Q 1 _0974_[6]
      2886 I      CLK 2 clk
      2886 I        D 1 _0618_
      2886 I       EN 3 1'h1
      2886 I       SR 4 1'h0
      2886 O        Q 1 \corescorecore.core_1.serving.arbiter.i_wb_mem_ack 
      2887 I      CLK 2 clk
      2887 I        D 1 _0262_
      2887 I       EN 3 1'h1
      2887 I       SR 4 1'h0
      2887 O        Q 1 \corescorecore.core_1.serving.cpu.state.o_cnt [2]
      2888 I      CLK 2 clk
      2888 I        D 1 _0263_
      2888 I       EN 3 1'h1
      2888 I       SR 4 1'h0
      2888 O        Q 1 \corescorecore.core_1.serving.cpu.mem_bytecnt [0]
      2889 I      CLK 2 clk
      2889 I        D 1 _0264_
      2889 I       EN 3 1'h1
      2889 I       SR 4 1'h0
      2889 O        Q 1 \corescorecore.core_1.serving.cpu.mem_bytecnt [1]
      2890 I      CLK 2 clk
      2890 I        D 1 _0916_[0]
      2890 I       EN 3 \corescorecore.core_1.serving.ram.wb_en 
      2890 I       SR 4 1'h0
      2890 O        Q 1 \corescorecore.core_1.serving.ram.bsel [0]
      2891 I      CLK 2 clk
      2891 I        D 1 _0917_[1]
      2891 I       EN 3 \corescorecore.core_1.serving.ram.wb_en 
      2891 I       SR 4 1'h0
      2891 O        Q 1 \corescorecore.core_1.serving.ram.bsel [1]
      2892 I      CLK 2 clk
      2892 I        D 1 _0265_
      2892 I       EN 3 1'h1
      2892 I       SR 4 1'h0
      2892 O        Q 1 \corescorecore.core_0.serving.rf_ram_if.rreq_r 
      2893 I      CLK 2 clk
      2893 I        D 1 _0266_
      2893 I       EN 3 1'h1
      2893 I       SR 4 1'h0
      2893 O        Q 1 \corescorecore.core_0.serving.cpu.alu.i_init 
      2894 I      CLK 2 clk
      2894 I        D 1 _0267_
      2894 I       EN 3 1'h1
      2894 I       SR 4 1'h0
      2894 O        Q 1 \corescorecore.core_0.serving.cpu.alu.i_en 
      2895 I      CLK 2 clk
      2895 I        D 1 _0540_
      2895 I       EN 3 1'h1
      2895 I       SR 4 1'h0
      2895 O        Q 1 \corescorecore.core_0.serving.cpu.alu.i_cnt_done 
      2896 I      CLK 2 clk
      2896 I        D 1 _0268_
      2896 I       EN 3 1'h1
      2896 I       SR 4 1'h0
      2896 O        Q 1 \corescorecore.core_0.serving.cpu.ctrl.i_jump 
      2897 I      CLK 2 clk
      2897 I        D 1 _1021_[2]
      2897 I       EN 3 1'h1
      2897 I       SR 4 1'h0
      2897 O        Q 1 \corescorecore.core_0.serving.cpu.state.stage_two_req 
      2898 I      CLK 2 clk
      2898 I        D 1 _0508_
      2898 I       EN 3 _0010_
      2898 I       SR 4 1'h0
      2898 O        Q 1 \corescorecore.axis_mux.s_axis_tdata [0]
      2899 I      CLK 2 clk
      2899 I        D 1 _0519_
      2899 I       EN 3 _0010_
      2899 I       SR 4 1'h0
      2899 O        Q 1 \corescorecore.axis_mux.s_axis_tdata [1]
      2900 I      CLK 2 clk
      2900 I        D 1 _0530_
      2900 I       EN 3 _0010_
      2900 I       SR 4 1'h0
      2900 O        Q 1 \corescorecore.axis_mux.s_axis_tdata [2]
      2901 I      CLK 2 clk
      2901 I        D 1 _0533_
      2901 I       EN 3 _0010_
      2901 I       SR 4 1'h0
      2901 O        Q 1 \corescorecore.axis_mux.s_axis_tdata [3]
      2902 I      CLK 2 clk
      2902 I        D 1 _0534_
      2902 I       EN 3 _0010_
      2902 I       SR 4 1'h0
      2902 O        Q 1 \corescorecore.axis_mux.s_axis_tdata [4]
      2903 I      CLK 2 clk
      2903 I        D 1 _0535_
      2903 I       EN 3 _0010_
      2903 I       SR 4 1'h0
      2903 O        Q 1 \corescorecore.axis_mux.s_axis_tdata [5]
      2904 I      CLK 2 clk
      2904 I        D 1 _0536_
      2904 I       EN 3 _0010_
      2904 I       SR 4 1'h0
      2904 O        Q 1 \corescorecore.axis_mux.s_axis_tdata [6]
      2905 I      CLK 2 clk
      2905 I        D 1 _0537_
      2905 I       EN 3 _0010_
      2905 I       SR 4 1'h0
      2905 O        Q 1 \corescorecore.axis_mux.s_axis_tdata [7]
      2906 I      CLK 2 clk
      2906 I        D 1 _0538_
      2906 I       EN 3 _0010_
      2906 I       SR 4 1'h0
      2906 O        Q 1 \corescorecore.core_0.o_tlast 
      2907 I      CLK 2 clk
      2907 I        D 1 _0539_
      2907 I       EN 3 _0010_
      2907 I       SR 4 1'h0
      2907 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [9]
      2908 I      CLK 2 clk
      2908 I        D 1 _0509_
      2908 I       EN 3 _0010_
      2908 I       SR 4 1'h0
      2908 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [10]
      2909 I      CLK 2 clk
      2909 I        D 1 _0510_
      2909 I       EN 3 _0010_
      2909 I       SR 4 1'h0
      2909 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [11]
      2910 I      CLK 2 clk
      2910 I        D 1 _0511_
      2910 I       EN 3 _0010_
      2910 I       SR 4 1'h0
      2910 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [12]
      2911 I      CLK 2 clk
      2911 I        D 1 _0512_
      2911 I       EN 3 _0010_
      2911 I       SR 4 1'h0
      2911 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [13]
      2912 I      CLK 2 clk
      2912 I        D 1 _0513_
      2912 I       EN 3 _0010_
      2912 I       SR 4 1'h0
      2912 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [14]
      2913 I      CLK 2 clk
      2913 I        D 1 _0514_
      2913 I       EN 3 _0010_
      2913 I       SR 4 1'h0
      2913 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [15]
      2914 I      CLK 2 clk
      2914 I        D 1 _0515_
      2914 I       EN 3 _0010_
      2914 I       SR 4 1'h0
      2914 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [16]
      2915 I      CLK 2 clk
      2915 I        D 1 _0516_
      2915 I       EN 3 _0010_
      2915 I       SR 4 1'h0
      2915 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [17]
      2916 I      CLK 2 clk
      2916 I        D 1 _0517_
      2916 I       EN 3 _0010_
      2916 I       SR 4 1'h0
      2916 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [18]
      2917 I      CLK 2 clk
      2917 I        D 1 _0518_
      2917 I       EN 3 _0010_
      2917 I       SR 4 1'h0
      2917 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [19]
      2918 I      CLK 2 clk
      2918 I        D 1 _0520_
      2918 I       EN 3 _0010_
      2918 I       SR 4 1'h0
      2918 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [20]
      2919 I      CLK 2 clk
      2919 I        D 1 _0521_
      2919 I       EN 3 _0010_
      2919 I       SR 4 1'h0
      2919 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [21]
      2920 I      CLK 2 clk
      2920 I        D 1 _0522_
      2920 I       EN 3 _0010_
      2920 I       SR 4 1'h0
      2920 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [22]
      2921 I      CLK 2 clk
      2921 I        D 1 _0523_
      2921 I       EN 3 _0010_
      2921 I       SR 4 1'h0
      2921 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [23]
      2922 I      CLK 2 clk
      2922 I        D 1 _0524_
      2922 I       EN 3 _0010_
      2922 I       SR 4 1'h0
      2922 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [24]
      2923 I      CLK 2 clk
      2923 I        D 1 _0525_
      2923 I       EN 3 _0010_
      2923 I       SR 4 1'h0
      2923 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [25]
      2924 I      CLK 2 clk
      2924 I        D 1 _0526_
      2924 I       EN 3 _0010_
      2924 I       SR 4 1'h0
      2924 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [26]
      2925 I      CLK 2 clk
      2925 I        D 1 _0527_
      2925 I       EN 3 _0010_
      2925 I       SR 4 1'h0
      2925 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [27]
      2926 I      CLK 2 clk
      2926 I        D 1 _0528_
      2926 I       EN 3 _0010_
      2926 I       SR 4 1'h0
      2926 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [28]
      2927 I      CLK 2 clk
      2927 I        D 1 _0529_
      2927 I       EN 3 _0010_
      2927 I       SR 4 1'h0
      2927 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [29]
      2928 I      CLK 2 clk
      2928 I        D 1 _0531_
      2928 I       EN 3 _0010_
      2928 I       SR 4 1'h0
      2928 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [30]
      2929 I      CLK 2 clk
      2929 I        D 1 _0532_
      2929 I       EN 3 _0010_
      2929 I       SR 4 1'h0
      2929 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [31]
      2930 I      CLK 2 clk
      2930 I        D 1 _0269_
      2930 I       EN 3 1'h1
      2930 I       SR 4 1'h0
      2930 O        Q 1 \corescorecore.core_0.serving.cpu.state.o_cnt_r [0]
      2931 I      CLK 2 clk
      2931 I        D 1 _0270_
      2931 I       EN 3 1'h1
      2931 I       SR 4 1'h0
      2931 O        Q 1 \corescorecore.core_0.serving.cpu.state.o_cnt_r [1]
      2932 I      CLK 2 clk
      2932 I        D 1 _0271_
      2932 I       EN 3 1'h1
      2932 I       SR 4 1'h0
      2932 O        Q 1 \corescorecore.core_0.serving.cpu.state.o_cnt_r [2]
      2933 I      CLK 2 clk
      2933 I        D 1 _0272_
      2933 I       EN 3 1'h1
      2933 I       SR 4 1'h0
      2933 O        Q 1 \corescorecore.core_0.serving.cpu.state.o_cnt_r [3]
      2934 I      CLK 2 clk
      2934 I        D 1 _0273_
      2934 I       EN 3 1'h1
      2934 I       SR 4 1'h0
      2934 O        Q 1 \corescorecore.core_0.serving.cpu.state.stage_two_pending 
      2935 I      CLK 2 clk
      2935 I        D 1 _0491_
      2935 I       EN 3 _0011_
      2935 I       SR 4 1'h0
      2935 O        Q 1 \corescorecore.core_0.serving.cpu.decode.imm24_20 [0]
      2936 I      CLK 2 clk
      2936 I        D 1 _0492_
      2936 I       EN 3 _0011_
      2936 I       SR 4 1'h0
      2936 O        Q 1 \corescorecore.core_0.serving.cpu.decode.imm24_20 [1]
      2937 I      CLK 2 clk
      2937 I        D 1 _0493_
      2937 I       EN 3 _0011_
      2937 I       SR 4 1'h0
      2937 O        Q 1 \corescorecore.core_0.serving.cpu.decode.imm24_20 [2]
      2938 I      CLK 2 clk
      2938 I        D 1 _0494_
      2938 I       EN 3 _0011_
      2938 I       SR 4 1'h0
      2938 O        Q 1 \corescorecore.core_0.serving.cpu.decode.imm24_20 [3]
      2939 I      CLK 2 clk
      2939 I        D 1 _0495_
      2939 I       EN 3 _0011_
      2939 I       SR 4 1'h0
      2939 O        Q 1 \corescorecore.core_0.serving.cpu.decode.imm24_20 [4]
      2940 I      CLK 2 clk
      2940 I        D 1 _0496_
      2940 I       EN 3 _0011_
      2940 I       SR 4 1'h0
      2940 O        Q 1 \corescorecore.core_0.serving.cpu.decode.imm30_25 [0]
      2941 I      CLK 2 clk
      2941 I        D 1 _0497_
      2941 I       EN 3 _0011_
      2941 I       SR 4 1'h0
      2941 O        Q 1 \corescorecore.core_0.serving.cpu.decode.imm30_25 [1]
      2942 I      CLK 2 clk
      2942 I        D 1 _0498_
      2942 I       EN 3 _0011_
      2942 I       SR 4 1'h0
      2942 O        Q 1 \corescorecore.core_0.serving.cpu.decode.imm30_25 [2]
      2943 I      CLK 2 clk
      2943 I        D 1 _0499_
      2943 I       EN 3 _0011_
      2943 I       SR 4 1'h0
      2943 O        Q 1 \corescorecore.core_0.serving.cpu.decode.imm30_25 [3]
      2944 I      CLK 2 clk
      2944 I        D 1 _0500_
      2944 I       EN 3 _0011_
      2944 I       SR 4 1'h0
      2944 O        Q 1 \corescorecore.core_0.serving.cpu.decode.imm30_25 [4]
      2945 I      CLK 2 clk
      2945 I        D 1 _0501_
      2945 I       EN 3 _0011_
      2945 I       SR 4 1'h0
      2945 O        Q 1 \corescorecore.core_0.serving.cpu.decode.imm30_25 [5]
      2946 I      CLK 2 clk
      2946 I        D 1 _0502_
      2946 I       EN 3 _0011_
      2946 I       SR 4 1'h0
      2946 O        Q 1 \corescorecore.core_0.serving.cpu.decode.imm7 
      2947 I      CLK 2 clk
      2947 I        D 1 _0482_
      2947 I       EN 3 _0011_
      2947 I       SR 4 1'h0
      2947 O        Q 1 \corescorecore.core_0.serving.cpu.decode.imm19_12_20 [0]
      2948 I      CLK 2 clk
      2948 I        D 1 _0483_
      2948 I       EN 3 _0011_
      2948 I       SR 4 1'h0
      2948 O        Q 1 \corescorecore.core_0.serving.cpu.decode.imm19_12_20 [1]
      2949 I      CLK 2 clk
      2949 I        D 1 _0484_
      2949 I       EN 3 _0011_
      2949 I       SR 4 1'h0
      2949 O        Q 1 \corescorecore.core_0.serving.cpu.decode.imm19_12_20 [2]
      2950 I      CLK 2 clk
      2950 I        D 1 _0485_
      2950 I       EN 3 _0011_
      2950 I       SR 4 1'h0
      2950 O        Q 1 \corescorecore.core_0.serving.cpu.decode.imm19_12_20 [3]
      2951 I      CLK 2 clk
      2951 I        D 1 _0486_
      2951 I       EN 3 _0011_
      2951 I       SR 4 1'h0
      2951 O        Q 1 \corescorecore.core_0.serving.cpu.decode.imm19_12_20 [4]
      2952 I      CLK 2 clk
      2952 I        D 1 _0487_
      2952 I       EN 3 _0011_
      2952 I       SR 4 1'h0
      2952 O        Q 1 \corescorecore.core_0.serving.cpu.decode.imm19_12_20 [5]
      2953 I      CLK 2 clk
      2953 I        D 1 _0488_
      2953 I       EN 3 _0011_
      2953 I       SR 4 1'h0
      2953 O        Q 1 \corescorecore.core_0.serving.cpu.decode.imm19_12_20 [6]
      2954 I      CLK 2 clk
      2954 I        D 1 _0489_
      2954 I       EN 3 _0011_
      2954 I       SR 4 1'h0
      2954 O        Q 1 \corescorecore.core_0.serving.cpu.decode.imm19_12_20 [7]
      2955 I      CLK 2 clk
      2955 I        D 1 _0490_
      2955 I       EN 3 _0011_
      2955 I       SR 4 1'h0
      2955 O        Q 1 \corescorecore.core_0.serving.cpu.decode.imm19_12_20 [8]
      2956 I      CLK 2 clk
      2956 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [30]
      2956 I       EN 3 \corescorecore.core_0.serving.cpu.decode.i_wb_en 
      2956 I       SR 4 1'h0
      2956 O        Q 1 \corescorecore.core_0.serving.cpu.alu.i_sh_signed 
      2957 I      CLK 2 clk
      2957 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [12]
      2957 I       EN 3 \corescorecore.core_0.serving.cpu.decode.i_wb_en 
      2957 I       SR 4 1'h0
      2957 O        Q 1 \corescorecore.core_0.serving.cpu.decode.o_mem_half 
      2958 I      CLK 2 clk
      2958 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [13]
      2958 I       EN 3 \corescorecore.core_0.serving.cpu.decode.i_wb_en 
      2958 I       SR 4 1'h0
      2958 O        Q 1 \corescorecore.core_0.serving.cpu.decode.o_mem_word 
      2959 I      CLK 2 clk
      2959 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [14]
      2959 I       EN 3 \corescorecore.core_0.serving.cpu.decode.i_wb_en 
      2959 I       SR 4 1'h0
      2959 O        Q 1 \corescorecore.core_0.serving.cpu.alu.i_sh_right 
      2960 I      CLK 2 clk
      2960 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [2]
      2960 I       EN 3 \corescorecore.core_0.serving.cpu.decode.i_wb_en 
      2960 I       SR 4 1'h0
      2960 O        Q 1 \corescorecore.core_0.serving.cpu.decode.opcode [0]
      2961 I      CLK 2 clk
      2961 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [3]
      2961 I       EN 3 \corescorecore.core_0.serving.cpu.decode.i_wb_en 
      2961 I       SR 4 1'h0
      2961 O        Q 1 \corescorecore.core_0.serving.cpu.decode.opcode [1]
      2962 I      CLK 2 clk
      2962 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [4]
      2962 I       EN 3 \corescorecore.core_0.serving.cpu.decode.i_wb_en 
      2962 I       SR 4 1'h0
      2962 O        Q 1 \corescorecore.core_0.serving.cpu.decode.opcode [2]
      2963 I      CLK 2 clk
      2963 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [5]
      2963 I       EN 3 \corescorecore.core_0.serving.cpu.decode.i_wb_en 
      2963 I       SR 4 1'h0
      2963 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_we 
      2964 I      CLK 2 clk
      2964 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [6]
      2964 I       EN 3 \corescorecore.core_0.serving.cpu.decode.i_wb_en 
      2964 I       SR 4 1'h0
      2964 O        Q 1 \corescorecore.core_0.serving.cpu.decode.m3 
      2965 I      CLK 2 clk
      2965 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [31]
      2965 I       EN 3 \corescorecore.core_0.serving.cpu.decode.i_wb_en 
      2965 I       SR 4 1'h0
      2965 O        Q 1 \corescorecore.core_0.serving.cpu.decode.signbit 
      2966 I      CLK 2 clk
      2966 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [20]
      2966 I       EN 3 \corescorecore.core_0.serving.cpu.decode.i_wb_en 
      2966 I       SR 4 1'h0
      2966 O        Q 1 \corescorecore.core_0.serving.cpu.decode.o_rf_rs2_addr [0]
      2967 I      CLK 2 clk
      2967 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [21]
      2967 I       EN 3 \corescorecore.core_0.serving.cpu.decode.i_wb_en 
      2967 I       SR 4 1'h0
      2967 O        Q 1 \corescorecore.core_0.serving.cpu.decode.o_rf_rs2_addr [1]
      2968 I      CLK 2 clk
      2968 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [22]
      2968 I       EN 3 \corescorecore.core_0.serving.cpu.decode.i_wb_en 
      2968 I       SR 4 1'h0
      2968 O        Q 1 \corescorecore.core_0.serving.cpu.decode.o_rf_rs2_addr [2]
      2969 I      CLK 2 clk
      2969 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [23]
      2969 I       EN 3 \corescorecore.core_0.serving.cpu.decode.i_wb_en 
      2969 I       SR 4 1'h0
      2969 O        Q 1 \corescorecore.core_0.serving.cpu.decode.o_rf_rs2_addr [3]
      2970 I      CLK 2 clk
      2970 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [24]
      2970 I       EN 3 \corescorecore.core_0.serving.cpu.decode.i_wb_en 
      2970 I       SR 4 1'h0
      2970 O        Q 1 \corescorecore.core_0.serving.cpu.decode.o_rf_rs2_addr [4]
      2971 I      CLK 2 clk
      2971 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [7]
      2971 I       EN 3 \corescorecore.core_0.serving.cpu.decode.i_wb_en 
      2971 I       SR 4 1'h0
      2971 O        Q 1 \corescorecore.core_0.serving.cpu.decode.o_rf_rd_addr [0]
      2972 I      CLK 2 clk
      2972 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [8]
      2972 I       EN 3 \corescorecore.core_0.serving.cpu.decode.i_wb_en 
      2972 I       SR 4 1'h0
      2972 O        Q 1 \corescorecore.core_0.serving.cpu.decode.o_rf_rd_addr [1]
      2973 I      CLK 2 clk
      2973 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [9]
      2973 I       EN 3 \corescorecore.core_0.serving.cpu.decode.i_wb_en 
      2973 I       SR 4 1'h0
      2973 O        Q 1 \corescorecore.core_0.serving.cpu.decode.o_rf_rd_addr [2]
      2974 I      CLK 2 clk
      2974 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [10]
      2974 I       EN 3 \corescorecore.core_0.serving.cpu.decode.i_wb_en 
      2974 I       SR 4 1'h0
      2974 O        Q 1 \corescorecore.core_0.serving.cpu.decode.o_rf_rd_addr [3]
      2975 I      CLK 2 clk
      2975 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [11]
      2975 I       EN 3 \corescorecore.core_0.serving.cpu.decode.i_wb_en 
      2975 I       SR 4 1'h0
      2975 O        Q 1 \corescorecore.core_0.serving.cpu.decode.o_rf_rd_addr [4]
      2976 I      CLK 2 clk
      2976 I        D 1 _0503_
      2976 I       EN 3 1'h1
      2976 I       SR 4 1'h0
      2976 O        Q 1 \corescorecore.core_0.serving.cpu.csr_imm 
      2977 I      CLK 2 clk
      2977 I        D 1 _0504_
      2977 I       EN 3 1'h1
      2977 I       SR 4 1'h0
      2977 O        Q 1 \corescorecore.core_0.serving.cpu.decode.o_rf_rs1_addr [1]
      2978 I      CLK 2 clk
      2978 I        D 1 _0505_
      2978 I       EN 3 1'h1
      2978 I       SR 4 1'h0
      2978 O        Q 1 \corescorecore.core_0.serving.cpu.decode.o_rf_rs1_addr [2]
      2979 I      CLK 2 clk
      2979 I        D 1 _0506_
      2979 I       EN 3 1'h1
      2979 I       SR 4 1'h0
      2979 O        Q 1 \corescorecore.core_0.serving.cpu.decode.o_rf_rs1_addr [3]
      2980 I      CLK 2 clk
      2980 I        D 1 _0507_
      2980 I       EN 3 1'h1
      2980 I       SR 4 1'h0
      2980 O        Q 1 \corescorecore.core_0.serving.cpu.decode.o_rf_rs1_addr [4]
      2981 I      CLK 2 clk
      2981 I        D 1 \corescorecore.core_0.serving.cpu.bufreg.q 
      2981 I       EN 3 _0473_
      2981 I       SR 4 1'h0
      2981 O        Q 1 \corescorecore.core_0.serving.cpu.state.i_ctrl_misalign 
      2982 I      CLK 2 clk
      2982 I        D 1 \corescorecore.core_4.serving.ram.raddr [7]
      2982 I       EN 3 1'h1
      2982 I       SR 4 1'h0
      2982 O        Q 1 _0976_[7]
      2983 I      CLK 2 clk
      2983 I        D 1 _0471_
      2983 I       EN 3 1'h1
      2983 I       SR 4 1'h0
      2983 O        Q 1 \corescorecore.core_0.serving.cpu.bufreg.c_r 
      2984 I      CLK 2 clk
      2984 I        D 1 \corescorecore.core_0.serving.cpu.bufreg.data [1]
      2984 I       EN 3 \corescorecore.core_0.serving.cpu.bufreg_hold 
      2984 I       SR 4 1'h0
      2984 O        Q 1 \corescorecore.core_0.serving.cpu.alu.i_buf 
      2985 I      CLK 2 clk
      2985 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [2]
      2985 I       EN 3 \corescorecore.core_0.serving.cpu.bufreg_hold 
      2985 I       SR 4 1'h0
      2985 O        Q 1 \corescorecore.core_0.serving.cpu.bufreg.data [1]
      2986 I      CLK 2 clk
      2986 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [3]
      2986 I       EN 3 \corescorecore.core_0.serving.cpu.bufreg_hold 
      2986 I       SR 4 1'h0
      2986 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [2]
      2987 I      CLK 2 clk
      2987 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [4]
      2987 I       EN 3 \corescorecore.core_0.serving.cpu.bufreg_hold 
      2987 I       SR 4 1'h0
      2987 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [3]
      2988 I      CLK 2 clk
      2988 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [5]
      2988 I       EN 3 \corescorecore.core_0.serving.cpu.bufreg_hold 
      2988 I       SR 4 1'h0
      2988 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [4]
      2989 I      CLK 2 clk
      2989 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [6]
      2989 I       EN 3 \corescorecore.core_0.serving.cpu.bufreg_hold 
      2989 I       SR 4 1'h0
      2989 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [5]
      2990 I      CLK 2 clk
      2990 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [7]
      2990 I       EN 3 \corescorecore.core_0.serving.cpu.bufreg_hold 
      2990 I       SR 4 1'h0
      2990 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [6]
      2991 I      CLK 2 clk
      2991 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [8]
      2991 I       EN 3 \corescorecore.core_0.serving.cpu.bufreg_hold 
      2991 I       SR 4 1'h0
      2991 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [7]
      2992 I      CLK 2 clk
      2992 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [9]
      2992 I       EN 3 \corescorecore.core_0.serving.cpu.bufreg_hold 
      2992 I       SR 4 1'h0
      2992 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [8]
      2993 I      CLK 2 clk
      2993 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [10]
      2993 I       EN 3 \corescorecore.core_0.serving.cpu.bufreg_hold 
      2993 I       SR 4 1'h0
      2993 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [9]
      2994 I      CLK 2 clk
      2994 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [11]
      2994 I       EN 3 \corescorecore.core_0.serving.cpu.bufreg_hold 
      2994 I       SR 4 1'h0
      2994 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [10]
      2995 I      CLK 2 clk
      2995 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [12]
      2995 I       EN 3 \corescorecore.core_0.serving.cpu.bufreg_hold 
      2995 I       SR 4 1'h0
      2995 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [11]
      2996 I      CLK 2 clk
      2996 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [13]
      2996 I       EN 3 \corescorecore.core_0.serving.cpu.bufreg_hold 
      2996 I       SR 4 1'h0
      2996 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [12]
      2997 I      CLK 2 clk
      2997 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [14]
      2997 I       EN 3 \corescorecore.core_0.serving.cpu.bufreg_hold 
      2997 I       SR 4 1'h0
      2997 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [13]
      2998 I      CLK 2 clk
      2998 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [15]
      2998 I       EN 3 \corescorecore.core_0.serving.cpu.bufreg_hold 
      2998 I       SR 4 1'h0
      2998 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [14]
      2999 I      CLK 2 clk
      2999 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [16]
      2999 I       EN 3 \corescorecore.core_0.serving.cpu.bufreg_hold 
      2999 I       SR 4 1'h0
      2999 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [15]
      3000 I      CLK 2 clk
      3000 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [17]
      3000 I       EN 3 \corescorecore.core_0.serving.cpu.bufreg_hold 
      3000 I       SR 4 1'h0
      3000 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [16]
      3001 I      CLK 2 clk
      3001 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [18]
      3001 I       EN 3 \corescorecore.core_0.serving.cpu.bufreg_hold 
      3001 I       SR 4 1'h0
      3001 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [17]
      3002 I      CLK 2 clk
      3002 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [19]
      3002 I       EN 3 \corescorecore.core_0.serving.cpu.bufreg_hold 
      3002 I       SR 4 1'h0
      3002 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [18]
      3003 I      CLK 2 clk
      3003 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [20]
      3003 I       EN 3 \corescorecore.core_0.serving.cpu.bufreg_hold 
      3003 I       SR 4 1'h0
      3003 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [19]
      3004 I      CLK 2 clk
      3004 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [21]
      3004 I       EN 3 \corescorecore.core_0.serving.cpu.bufreg_hold 
      3004 I       SR 4 1'h0
      3004 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [20]
      3005 I      CLK 2 clk
      3005 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [22]
      3005 I       EN 3 \corescorecore.core_0.serving.cpu.bufreg_hold 
      3005 I       SR 4 1'h0
      3005 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [21]
      3006 I      CLK 2 clk
      3006 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [23]
      3006 I       EN 3 \corescorecore.core_0.serving.cpu.bufreg_hold 
      3006 I       SR 4 1'h0
      3006 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [22]
      3007 I      CLK 2 clk
      3007 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [24]
      3007 I       EN 3 \corescorecore.core_0.serving.cpu.bufreg_hold 
      3007 I       SR 4 1'h0
      3007 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [23]
      3008 I      CLK 2 clk
      3008 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [25]
      3008 I       EN 3 \corescorecore.core_0.serving.cpu.bufreg_hold 
      3008 I       SR 4 1'h0
      3008 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [24]
      3009 I      CLK 2 clk
      3009 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [26]
      3009 I       EN 3 \corescorecore.core_0.serving.cpu.bufreg_hold 
      3009 I       SR 4 1'h0
      3009 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [25]
      3010 I      CLK 2 clk
      3010 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [27]
      3010 I       EN 3 \corescorecore.core_0.serving.cpu.bufreg_hold 
      3010 I       SR 4 1'h0
      3010 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [26]
      3011 I      CLK 2 clk
      3011 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [28]
      3011 I       EN 3 \corescorecore.core_0.serving.cpu.bufreg_hold 
      3011 I       SR 4 1'h0
      3011 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [27]
      3012 I      CLK 2 clk
      3012 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [29]
      3012 I       EN 3 \corescorecore.core_0.serving.cpu.bufreg_hold 
      3012 I       SR 4 1'h0
      3012 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [28]
      3013 I      CLK 2 clk
      3013 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [30]
      3013 I       EN 3 \corescorecore.core_0.serving.cpu.bufreg_hold 
      3013 I       SR 4 1'h0
      3013 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [29]
      3014 I      CLK 2 clk
      3014 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [31]
      3014 I       EN 3 \corescorecore.core_0.serving.cpu.bufreg_hold 
      3014 I       SR 4 1'h0
      3014 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [30]
      3015 I      CLK 2 clk
      3015 I        D 1 _0474_
      3015 I       EN 3 \corescorecore.core_0.serving.cpu.bufreg_hold 
      3015 I       SR 4 1'h0
      3015 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [31]
      3016 I      CLK 2 clk
      3016 I        D 1 _0470_
      3016 I       EN 3 \corescorecore.core_0.serving.cpu.alu.i_init 
      3016 I       SR 4 1'h0
      3016 O        Q 1 \corescorecore.core_0.serving.cpu.alu.shift.signbit 
      3017 I      CLK 2 clk
      3017 I        D 1 _0476_
      3017 I       EN 3 1'h1
      3017 I       SR 4 1'h0
      3017 O        Q 1 \corescorecore.core_0.serving.cpu.ctrl.pc_plus_offset_cy_r 
      3018 I      CLK 2 clk
      3018 I        D 1 _0475_
      3018 I       EN 3 1'h1
      3018 I       SR 4 1'h0
      3018 O        Q 1 \corescorecore.core_0.serving.cpu.ctrl.pc_plus_4_cy_r 
      3019 I      CLK 2 clk
      3019 I        D 1 _0274_
      3019 I       EN 3 1'h1
      3019 I       SR 4 1'h0
      3019 O        Q 1 \corescorecore.core_0.serving.cpu.ctrl.en_pc_r 
      3020 I      CLK 2 clk
      3020 I        D 1 _0275_
      3020 I       EN 3 1'h1
      3020 I       SR 4 1'h0
      3020 O        Q 1 \corescorecore.core_0.serving.cpu.ctrl.pc 
      3021 I      CLK 2 clk
      3021 I        D 1 _0276_
      3021 I       EN 3 1'h1
      3021 I       SR 4 1'h0
      3021 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [1]
      3022 I      CLK 2 clk
      3022 I        D 1 _0277_
      3022 I       EN 3 1'h1
      3022 I       SR 4 1'h0
      3022 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [2]
      3023 I      CLK 2 clk
      3023 I        D 1 _0278_
      3023 I       EN 3 1'h1
      3023 I       SR 4 1'h0
      3023 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [3]
      3024 I      CLK 2 clk
      3024 I        D 1 _0279_
      3024 I       EN 3 1'h1
      3024 I       SR 4 1'h0
      3024 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [4]
      3025 I      CLK 2 clk
      3025 I        D 1 _0280_
      3025 I       EN 3 1'h1
      3025 I       SR 4 1'h0
      3025 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [5]
      3026 I      CLK 2 clk
      3026 I        D 1 _0281_
      3026 I       EN 3 1'h1
      3026 I       SR 4 1'h0
      3026 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [6]
      3027 I      CLK 2 clk
      3027 I        D 1 _0282_
      3027 I       EN 3 1'h1
      3027 I       SR 4 1'h0
      3027 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [7]
      3028 I      CLK 2 clk
      3028 I        D 1 _0283_
      3028 I       EN 3 1'h1
      3028 I       SR 4 1'h0
      3028 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [8]
      3029 I      CLK 2 clk
      3029 I        D 1 _0284_
      3029 I       EN 3 1'h1
      3029 I       SR 4 1'h0
      3029 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [9]
      3030 I      CLK 2 clk
      3030 I        D 1 _0285_
      3030 I       EN 3 1'h1
      3030 I       SR 4 1'h0
      3030 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [10]
      3031 I      CLK 2 clk
      3031 I        D 1 _0286_
      3031 I       EN 3 1'h1
      3031 I       SR 4 1'h0
      3031 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [11]
      3032 I      CLK 2 clk
      3032 I        D 1 _0287_
      3032 I       EN 3 1'h1
      3032 I       SR 4 1'h0
      3032 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [12]
      3033 I      CLK 2 clk
      3033 I        D 1 _0288_
      3033 I       EN 3 1'h1
      3033 I       SR 4 1'h0
      3033 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [13]
      3034 I      CLK 2 clk
      3034 I        D 1 _0289_
      3034 I       EN 3 1'h1
      3034 I       SR 4 1'h0
      3034 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [14]
      3035 I      CLK 2 clk
      3035 I        D 1 _0290_
      3035 I       EN 3 1'h1
      3035 I       SR 4 1'h0
      3035 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [15]
      3036 I      CLK 2 clk
      3036 I        D 1 _0291_
      3036 I       EN 3 1'h1
      3036 I       SR 4 1'h0
      3036 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [16]
      3037 I      CLK 2 clk
      3037 I        D 1 _0292_
      3037 I       EN 3 1'h1
      3037 I       SR 4 1'h0
      3037 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [17]
      3038 I      CLK 2 clk
      3038 I        D 1 _0293_
      3038 I       EN 3 1'h1
      3038 I       SR 4 1'h0
      3038 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [18]
      3039 I      CLK 2 clk
      3039 I        D 1 _0294_
      3039 I       EN 3 1'h1
      3039 I       SR 4 1'h0
      3039 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [19]
      3040 I      CLK 2 clk
      3040 I        D 1 _0295_
      3040 I       EN 3 1'h1
      3040 I       SR 4 1'h0
      3040 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [20]
      3041 I      CLK 2 clk
      3041 I        D 1 _0296_
      3041 I       EN 3 1'h1
      3041 I       SR 4 1'h0
      3041 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [21]
      3042 I      CLK 2 clk
      3042 I        D 1 _0297_
      3042 I       EN 3 1'h1
      3042 I       SR 4 1'h0
      3042 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [22]
      3043 I      CLK 2 clk
      3043 I        D 1 _0298_
      3043 I       EN 3 1'h1
      3043 I       SR 4 1'h0
      3043 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [23]
      3044 I      CLK 2 clk
      3044 I        D 1 _0299_
      3044 I       EN 3 1'h1
      3044 I       SR 4 1'h0
      3044 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [24]
      3045 I      CLK 2 clk
      3045 I        D 1 _0300_
      3045 I       EN 3 1'h1
      3045 I       SR 4 1'h0
      3045 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [25]
      3046 I      CLK 2 clk
      3046 I        D 1 _0301_
      3046 I       EN 3 1'h1
      3046 I       SR 4 1'h0
      3046 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [26]
      3047 I      CLK 2 clk
      3047 I        D 1 _0302_
      3047 I       EN 3 1'h1
      3047 I       SR 4 1'h0
      3047 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [27]
      3048 I      CLK 2 clk
      3048 I        D 1 _0303_
      3048 I       EN 3 1'h1
      3048 I       SR 4 1'h0
      3048 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [28]
      3049 I      CLK 2 clk
      3049 I        D 1 _0304_
      3049 I       EN 3 1'h1
      3049 I       SR 4 1'h0
      3049 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [29]
      3050 I      CLK 2 clk
      3050 I        D 1 _0305_
      3050 I       EN 3 1'h1
      3050 I       SR 4 1'h0
      3050 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [30]
      3051 I      CLK 2 clk
      3051 I        D 1 _0306_
      3051 I       EN 3 1'h1
      3051 I       SR 4 1'h0
      3051 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [31]
      3052 I      CLK 2 clk
      3052 I        D 1 \corescorecore.core_0.serving.cpu.alu.b_inv_plus_1_cy 
      3052 I       EN 3 \corescorecore.core_0.serving.cpu.alu.i_shamt_en 
      3052 I       SR 4 1'h0
      3052 O        Q 1 \corescorecore.core_0.serving.cpu.alu.shamt_msb 
      3053 I      CLK 2 clk
      3053 I        D 1 _0469_
      3053 I       EN 3 1'h1
      3053 I       SR 4 1'h0
      3053 O        Q 1 \corescorecore.core_0.serving.cpu.alu.shift.wrapped 
      3054 I      CLK 2 clk
      3054 I        D 1 _0307_
      3054 I       EN 3 1'h1
      3054 I       SR 4 1'h0
      3054 O        Q 1 \corescorecore.core_0.serving.cpu.alu.shift.cnt [0]
      3055 I      CLK 2 clk
      3055 I        D 1 _0308_
      3055 I       EN 3 1'h1
      3055 I       SR 4 1'h0
      3055 O        Q 1 \corescorecore.core_0.serving.cpu.alu.shift.cnt [1]
      3056 I      CLK 2 clk
      3056 I        D 1 _0309_
      3056 I       EN 3 1'h1
      3056 I       SR 4 1'h0
      3056 O        Q 1 \corescorecore.core_0.serving.cpu.alu.shift.cnt [2]
      3057 I      CLK 2 clk
      3057 I        D 1 _0310_
      3057 I       EN 3 1'h1
      3057 I       SR 4 1'h0
      3057 O        Q 1 \corescorecore.core_0.serving.cpu.alu.shift.cnt [3]
      3058 I      CLK 2 clk
      3058 I        D 1 _0311_
      3058 I       EN 3 1'h1
      3058 I       SR 4 1'h0
      3058 O        Q 1 \corescorecore.core_0.serving.cpu.alu.shift.cnt [4]
      3059 I      CLK 2 clk
      3059 I        D 1 _0312_
      3059 I       EN 3 1'h1
      3059 I       SR 4 1'h0
      3059 O        Q 1 \corescorecore.core_0.serving.cpu.alu.shift.cnt [5]
      3060 I      CLK 2 clk
      3060 I        D 1 _0467_
      3060 I       EN 3 1'h1
      3060 I       SR 4 1'h0
      3060 O        Q 1 \corescorecore.core_0.serving.cpu.alu.eq_r 
      3061 I      CLK 2 clk
      3061 I        D 1 _0468_
      3061 I       EN 3 1'h1
      3061 I       SR 4 1'h0
      3061 O        Q 1 \corescorecore.core_0.serving.cpu.alu.lt_r 
      3062 I      CLK 2 clk
      3062 I        D 1 _0466_
      3062 I       EN 3 1'h1
      3062 I       SR 4 1'h0
      3062 O        Q 1 \corescorecore.core_0.serving.cpu.alu.b_inv_plus_1_cy_r 
      3063 I      CLK 2 clk
      3063 I        D 1 _0465_
      3063 I       EN 3 1'h1
      3063 I       SR 4 1'h0
      3063 O        Q 1 \corescorecore.core_0.serving.cpu.alu.add_cy_r 
      3064 I      CLK 2 clk
      3064 I        D 1 \corescorecore.core_0.serving.cpu.alu.shamt [1]
      3064 I       EN 3 \corescorecore.core_0.serving.cpu.alu.i_shamt_en 
      3064 I       SR 4 1'h0
      3064 O        Q 1 \corescorecore.core_0.serving.cpu.alu.shamt [0]
      3065 I      CLK 2 clk
      3065 I        D 1 \corescorecore.core_0.serving.cpu.alu.shamt [2]
      3065 I       EN 3 \corescorecore.core_0.serving.cpu.alu.i_shamt_en 
      3065 I       SR 4 1'h0
      3065 O        Q 1 \corescorecore.core_0.serving.cpu.alu.shamt [1]
      3066 I      CLK 2 clk
      3066 I        D 1 \corescorecore.core_0.serving.cpu.alu.shamt [3]
      3066 I       EN 3 \corescorecore.core_0.serving.cpu.alu.i_shamt_en 
      3066 I       SR 4 1'h0
      3066 O        Q 1 \corescorecore.core_0.serving.cpu.alu.shamt [2]
      3067 I      CLK 2 clk
      3067 I        D 1 \corescorecore.core_0.serving.cpu.alu.shamt [4]
      3067 I       EN 3 \corescorecore.core_0.serving.cpu.alu.i_shamt_en 
      3067 I       SR 4 1'h0
      3067 O        Q 1 \corescorecore.core_0.serving.cpu.alu.shamt [3]
      3068 I      CLK 2 clk
      3068 I        D 1 \corescorecore.core_0.serving.cpu.alu.shamt_ser 
      3068 I       EN 3 \corescorecore.core_0.serving.cpu.alu.i_shamt_en 
      3068 I       SR 4 1'h0
      3068 O        Q 1 \corescorecore.core_0.serving.cpu.alu.shamt [4]
      3069 I      CLK 2 clk
      3069 I        D 1 \corescorecore.core_0.serving.cpu.alu.result_lt 
      3069 I       EN 3 \corescorecore.core_0.serving.cpu.alu.i_en 
      3069 I       SR 4 1'h0
      3069 O        Q 1 \corescorecore.core_0.serving.cpu.alu.result_lt_r 
      3070 I      CLK 2 clk
      3070 I        D 1 \corescorecore.axis_mux.current_s_tdata [0]
      3070 I       EN 3 \corescorecore.axis_mux.store_axis_int_to_temp 
      3070 I       SR 4 1'h0
      3070 O        Q 1 \corescorecore.axis_mux.temp_m_axis_tdata_reg [0]
      3071 I      CLK 2 clk
      3071 I        D 1 \corescorecore.axis_mux.current_s_tdata [1]
      3071 I       EN 3 \corescorecore.axis_mux.store_axis_int_to_temp 
      3071 I       SR 4 1'h0
      3071 O        Q 1 \corescorecore.axis_mux.temp_m_axis_tdata_reg [1]
      3072 I      CLK 2 clk
      3072 I        D 1 \corescorecore.axis_mux.current_s_tdata [2]
      3072 I       EN 3 \corescorecore.axis_mux.store_axis_int_to_temp 
      3072 I       SR 4 1'h0
      3072 O        Q 1 \corescorecore.axis_mux.temp_m_axis_tdata_reg [2]
      3073 I      CLK 2 clk
      3073 I        D 1 \corescorecore.axis_mux.current_s_tdata [3]
      3073 I       EN 3 \corescorecore.axis_mux.store_axis_int_to_temp 
      3073 I       SR 4 1'h0
      3073 O        Q 1 \corescorecore.axis_mux.temp_m_axis_tdata_reg [3]
      3074 I      CLK 2 clk
      3074 I        D 1 \corescorecore.axis_mux.current_s_tdata [4]
      3074 I       EN 3 \corescorecore.axis_mux.store_axis_int_to_temp 
      3074 I       SR 4 1'h0
      3074 O        Q 1 \corescorecore.axis_mux.temp_m_axis_tdata_reg [4]
      3075 I      CLK 2 clk
      3075 I        D 1 \corescorecore.axis_mux.current_s_tdata [5]
      3075 I       EN 3 \corescorecore.axis_mux.store_axis_int_to_temp 
      3075 I       SR 4 1'h0
      3075 O        Q 1 \corescorecore.axis_mux.temp_m_axis_tdata_reg [5]
      3076 I      CLK 2 clk
      3076 I        D 1 \corescorecore.axis_mux.current_s_tdata [6]
      3076 I       EN 3 \corescorecore.axis_mux.store_axis_int_to_temp 
      3076 I       SR 4 1'h0
      3076 O        Q 1 \corescorecore.axis_mux.temp_m_axis_tdata_reg [6]
      3077 I      CLK 2 clk
      3077 I        D 1 \corescorecore.axis_mux.current_s_tdata [7]
      3077 I       EN 3 \corescorecore.axis_mux.store_axis_int_to_temp 
      3077 I       SR 4 1'h0
      3077 O        Q 1 \corescorecore.axis_mux.temp_m_axis_tdata_reg [7]
      3078 I      CLK 2 clk
      3078 I        D 1 \corescorecore.core_0.serving.cpu.mem_if.dat_cur 
      3078 I       EN 3 \corescorecore.core_0.serving.cpu.mem_if.dat_valid 
      3078 I       SR 4 1'h0
      3078 O        Q 1 \corescorecore.core_0.serving.cpu.mem_if.signbit 
      3079 I      CLK 2 clk
      3079 I        D 1 _0477_
      3079 I       EN 3 _0011_
      3079 I       SR 4 1'h0
      3079 O        Q 1 \corescorecore.core_0.serving.cpu.decode.imm11_7 [0]
      3080 I      CLK 2 clk
      3080 I        D 1 _0478_
      3080 I       EN 3 _0011_
      3080 I       SR 4 1'h0
      3080 O        Q 1 \corescorecore.core_0.serving.cpu.decode.imm11_7 [1]
      3081 I      CLK 2 clk
      3081 I        D 1 _0479_
      3081 I       EN 3 _0011_
      3081 I       SR 4 1'h0
      3081 O        Q 1 \corescorecore.core_0.serving.cpu.decode.imm11_7 [2]
      3082 I      CLK 2 clk
      3082 I        D 1 _0480_
      3082 I       EN 3 _0011_
      3082 I       SR 4 1'h0
      3082 O        Q 1 \corescorecore.core_0.serving.cpu.decode.imm11_7 [3]
      3083 I      CLK 2 clk
      3083 I        D 1 _0481_
      3083 I       EN 3 _0011_
      3083 I       SR 4 1'h0
      3083 O        Q 1 \corescorecore.core_0.serving.cpu.decode.imm11_7 [4]
      3084 I      CLK 2 clk
      3084 I        D 1 \corescorecore.core_4.serving.ram.waddr [0]
      3084 I       EN 3 1'h1
      3084 I       SR 4 1'h0
      3084 O        Q 1 _0976_[0]
      3085 I      CLK 2 clk
      3085 I        D 1 \corescorecore.core_4.serving.ram.waddr [1]
      3085 I       EN 3 1'h1
      3085 I       SR 4 1'h0
      3085 O        Q 1 _0976_[1]
      3086 I      CLK 2 clk
      3086 I        D 1 \corescorecore.core_4.serving.ram.waddr [2]
      3086 I       EN 3 1'h1
      3086 I       SR 4 1'h0
      3086 O        Q 1 _0976_[2]
      3087 I      CLK 2 clk
      3087 I        D 1 \corescorecore.core_4.serving.ram.waddr [3]
      3087 I       EN 3 1'h1
      3087 I       SR 4 1'h0
      3087 O        Q 1 _0976_[3]
      3088 I      CLK 2 clk
      3088 I        D 1 \corescorecore.core_4.serving.ram.waddr [4]
      3088 I       EN 3 1'h1
      3088 I       SR 4 1'h0
      3088 O        Q 1 _0976_[4]
      3089 I      CLK 2 clk
      3089 I        D 1 \corescorecore.core_4.serving.ram.waddr [5]
      3089 I       EN 3 1'h1
      3089 I       SR 4 1'h0
      3089 O        Q 1 _0976_[5]
      3090 I      CLK 2 clk
      3090 I        D 1 \corescorecore.core_4.serving.ram.waddr [6]
      3090 I       EN 3 1'h1
      3090 I       SR 4 1'h0
      3090 O        Q 1 _0976_[6]
      3091 I      CLK 2 clk
      3091 I        D 1 _0443_
      3091 I       EN 3 1'h1
      3091 I       SR 4 1'h0
      3091 O        Q 1 \corescorecore.core_4.serving.rf_ram_if.rdata1 [0]
      3092 I      CLK 2 clk
      3092 I        D 1 _0444_
      3092 I       EN 3 1'h1
      3092 I       SR 4 1'h0
      3092 O        Q 1 \corescorecore.core_4.serving.rf_ram_if.rdata1 [1]
      3093 I      CLK 2 clk
      3093 I        D 1 _0445_
      3093 I       EN 3 1'h1
      3093 I       SR 4 1'h0
      3093 O        Q 1 \corescorecore.core_4.serving.rf_ram_if.rdata1 [2]
      3094 I      CLK 2 clk
      3094 I        D 1 _0446_
      3094 I       EN 3 1'h1
      3094 I       SR 4 1'h0
      3094 O        Q 1 \corescorecore.core_4.serving.rf_ram_if.rdata1 [3]
      3095 I      CLK 2 clk
      3095 I        D 1 _0447_
      3095 I       EN 3 1'h1
      3095 I       SR 4 1'h0
      3095 O        Q 1 \corescorecore.core_4.serving.rf_ram_if.rdata1 [4]
      3096 I      CLK 2 clk
      3096 I        D 1 _0448_
      3096 I       EN 3 1'h1
      3096 I       SR 4 1'h0
      3096 O        Q 1 \corescorecore.core_4.serving.rf_ram_if.rdata1 [5]
      3097 I      CLK 2 clk
      3097 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [24]
      3097 I       EN 3 _0382_
      3097 I       SR 4 1'h0
      3097 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [0]
      3098 I      CLK 2 clk
      3098 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [25]
      3098 I       EN 3 _0382_
      3098 I       SR 4 1'h0
      3098 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [1]
      3099 I      CLK 2 clk
      3099 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [26]
      3099 I       EN 3 _0382_
      3099 I       SR 4 1'h0
      3099 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [2]
      3100 I      CLK 2 clk
      3100 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [27]
      3100 I       EN 3 _0382_
      3100 I       SR 4 1'h0
      3100 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [3]
      3101 I      CLK 2 clk
      3101 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [28]
      3101 I       EN 3 _0382_
      3101 I       SR 4 1'h0
      3101 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [4]
      3102 I      CLK 2 clk
      3102 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [29]
      3102 I       EN 3 _0382_
      3102 I       SR 4 1'h0
      3102 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [5]
      3103 I      CLK 2 clk
      3103 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [30]
      3103 I       EN 3 _0382_
      3103 I       SR 4 1'h0
      3103 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [6]
      3104 I      CLK 2 clk
      3104 I        D 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [31]
      3104 I       EN 3 _0382_
      3104 I       SR 4 1'h0
      3104 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [7]
      3105 I      CLK 2 clk
      3105 I        D 1 \corescorecore.core_0.serving.rf_ram_if.wdata0_r [1]
      3105 I       EN 3 1'h1
      3105 I       SR 4 1'h0
      3105 O        Q 1 \corescorecore.core_0.serving.rf_ram_if.wdata0_r [0]
      3106 I      CLK 2 clk
      3106 I        D 1 \corescorecore.core_0.serving.rf_ram_if.wdata0_r [2]
      3106 I       EN 3 1'h1
      3106 I       SR 4 1'h0
      3106 O        Q 1 \corescorecore.core_0.serving.rf_ram_if.wdata0_r [1]
      3107 I      CLK 2 clk
      3107 I        D 1 \corescorecore.core_0.serving.rf_ram_if.wdata0_r [3]
      3107 I       EN 3 1'h1
      3107 I       SR 4 1'h0
      3107 O        Q 1 \corescorecore.core_0.serving.rf_ram_if.wdata0_r [2]
      3108 I      CLK 2 clk
      3108 I        D 1 \corescorecore.core_0.serving.rf_ram_if.wdata0_r [4]
      3108 I       EN 3 1'h1
      3108 I       SR 4 1'h0
      3108 O        Q 1 \corescorecore.core_0.serving.rf_ram_if.wdata0_r [3]
      3109 I      CLK 2 clk
      3109 I        D 1 \corescorecore.core_0.serving.rf_ram_if.wdata0_r [5]
      3109 I       EN 3 1'h1
      3109 I       SR 4 1'h0
      3109 O        Q 1 \corescorecore.core_0.serving.rf_ram_if.wdata0_r [4]
      3110 I      CLK 2 clk
      3110 I        D 1 \corescorecore.core_0.serving.rf_ram_if.wdata0_r [6]
      3110 I       EN 3 1'h1
      3110 I       SR 4 1'h0
      3110 O        Q 1 \corescorecore.core_0.serving.rf_ram_if.wdata0_r [5]
      3111 I      CLK 2 clk
      3111 I        D 1 \corescorecore.core_0.serving.cpu.o_wdata0 
      3111 I       EN 3 1'h1
      3111 I       SR 4 1'h0
      3111 O        Q 1 \corescorecore.core_0.serving.rf_ram_if.wdata0_r [6]
      3112 I      CLK 2 clk
      3112 I        D 1 \corescorecore.core_0.serving.rf_ram_if.wtrig0 
      3112 I       EN 3 1'h1
      3112 I       SR 4 1'h0
      3112 O        Q 1 \corescorecore.core_0.serving.rf_ram_if.genblk1.wtrig0_r 
      3113 I      CLK 2 clk
      3113 I        D 1 _0313_
      3113 I       EN 3 1'h1
      3113 I       SR 4 1'h0
      3113 O        Q 1 \corescorecore.core_0.serving.rf_ram_if.rdata1 [6]
      3114 I      CLK 2 clk
      3114 I        D 1 _0314_
      3114 I       EN 3 1'h1
      3114 I       SR 4 1'h0
      3114 O        Q 1 \corescorecore.core_0.serving.rf_ram_if.rdata0 [7]
      3115 I      CLK 2 clk
      3115 I        D 1 _0315_
      3115 I       EN 3 1'h1
      3115 I       SR 4 1'h0
      3115 O        Q 1 \corescorecore.core_0.serving.rf_ram_if.rgnt 
      3116 I      CLK 2 clk
      3116 I        D 1 \corescorecore.core_0.serving.rf_ram_if.rtrig0 
      3116 I       EN 3 1'h1
      3116 I       SR 4 1'h0
      3116 O        Q 1 \corescorecore.core_0.serving.rf_ram_if.rtrig1 
      3117 I      CLK 2 clk
      3117 I        D 1 _0316_
      3117 I       EN 3 1'h1
      3117 I       SR 4 1'h0
      3117 O        Q 1 \corescorecore.core_0.serving.rf_ram_if.rcnt [0]
      3118 I      CLK 2 clk
      3118 I        D 1 _0317_
      3118 I       EN 3 1'h1
      3118 I       SR 4 1'h0
      3118 O        Q 1 \corescorecore.core_0.serving.rf_ram_if.rcnt [1]
      3119 I      CLK 2 clk
      3119 I        D 1 _0318_
      3119 I       EN 3 1'h1
      3119 I       SR 4 1'h0
      3119 O        Q 1 \corescorecore.core_0.serving.rf_ram_if.rcnt [2]
      3120 I      CLK 2 clk
      3120 I        D 1 _0319_
      3120 I       EN 3 1'h1
      3120 I       SR 4 1'h0
      3120 O        Q 1 \corescorecore.core_0.serving.raddr [0]
      3121 I      CLK 2 clk
      3121 I        D 1 _0320_
      3121 I       EN 3 1'h1
      3121 I       SR 4 1'h0
      3121 O        Q 1 \corescorecore.core_0.serving.raddr [1]
      3122 I      CLK 2 clk
      3122 I        D 1 _0321_
      3122 I       EN 3 1'h1
      3122 I       SR 4 1'h0
      3122 O        Q 1 \corescorecore.core_0.serving.rf_ram_if.wcnt [0]
      3123 I      CLK 2 clk
      3123 I        D 1 _0322_
      3123 I       EN 3 1'h1
      3123 I       SR 4 1'h0
      3123 O        Q 1 \corescorecore.core_0.serving.rf_ram_if.wcnt [1]
      3124 I      CLK 2 clk
      3124 I        D 1 _0323_
      3124 I       EN 3 1'h1
      3124 I       SR 4 1'h0
      3124 O        Q 1 \corescorecore.core_0.serving.rf_ram_if.wcnt [2]
      3125 I      CLK 2 clk
      3125 I        D 1 _0324_
      3125 I       EN 3 1'h1
      3125 I       SR 4 1'h0
      3125 O        Q 1 \corescorecore.core_0.serving.rf_ram_if.o_waddr [0]
      3126 I      CLK 2 clk
      3126 I        D 1 _0325_
      3126 I       EN 3 1'h1
      3126 I       SR 4 1'h0
      3126 O        Q 1 \corescorecore.core_0.serving.rf_ram_if.o_waddr [1]
      3127 I      CLK 2 clk
      3127 I        D 1 _0326_
      3127 I       EN 3 1'h1
      3127 I       SR 4 1'h0
      3127 O        Q 1 \corescorecore.core_0.serving.rf_ram_if.wgo 
      3128 I      CLK 2 clk
      3128 I        D 1 \corescorecore.core_0.serving.cpu.o_wen0 
      3128 I       EN 3 1'h1
      3128 I       SR 4 1'h0
      3128 O        Q 1 \corescorecore.core_0.serving.rf_ram_if.wen0_r 
      3129 I      CLK 2 clk
      3129 I        D 1 \corescorecore.core_0.serving.cpu.i_rf_ready 
      3129 I       EN 3 1'h1
      3129 I       SR 4 1'h0
      3129 O        Q 1 \corescorecore.core_0.serving.rf_ram_if.wreq_r 
      3130 I      CLK 2 clk
      3130 I        D 1 _0541_
      3130 I       EN 3 1'h1
      3130 I       SR 4 1'h0
      3130 O        Q 1 \corescorecore.core_0.serving.arbiter.i_wb_mem_ack 
      3131 I      CLK 2 clk
      3131 I        D 1 _0327_
      3131 I       EN 3 1'h1
      3131 I       SR 4 1'h0
      3131 O        Q 1 \corescorecore.core_0.serving.cpu.state.o_cnt [2]
      3132 I      CLK 2 clk
      3132 I        D 1 _0328_
      3132 I       EN 3 1'h1
      3132 I       SR 4 1'h0
      3132 O        Q 1 \corescorecore.core_0.serving.cpu.mem_bytecnt [0]
      3133 I      CLK 2 clk
      3133 I        D 1 _0329_
      3133 I       EN 3 1'h1
      3133 I       SR 4 1'h0
      3133 O        Q 1 \corescorecore.core_0.serving.cpu.mem_bytecnt [1]
      3134 I      CLK 2 clk
      3134 I        D 1 _0895_[0]
      3134 I       EN 3 \corescorecore.core_0.serving.ram.wb_en 
      3134 I       SR 4 1'h0
      3134 O        Q 1 \corescorecore.core_0.serving.ram.bsel [0]
      3135 I      CLK 2 clk
      3135 I        D 1 _0896_[1]
      3135 I       EN 3 \corescorecore.core_0.serving.ram.wb_en 
      3135 I       SR 4 1'h0
      3135 O        Q 1 \corescorecore.core_0.serving.ram.bsel [1]
      3136 I      CLK 2 clk
      3136 I        D 1 _0436_
      3136 I       EN 3 1'h1
      3136 I       SR 4 1'h0
      3136 O        Q 1 \corescorecore.core_4.serving.cpu.alu.i_rs1 
      3137 I      CLK 2 clk
      3137 I        D 1 _0437_
      3137 I       EN 3 1'h1
      3137 I       SR 4 1'h0
      3137 O        Q 1 \corescorecore.core_4.serving.rf_ram_if.rdata0 [1]
      3138 I      CLK 2 clk
      3138 I        D 1 _0438_
      3138 I       EN 3 1'h1
      3138 I       SR 4 1'h0
      3138 O        Q 1 \corescorecore.core_4.serving.rf_ram_if.rdata0 [2]
      3139 I      CLK 2 clk
      3139 I        D 1 _0439_
      3139 I       EN 3 1'h1
      3139 I       SR 4 1'h0
      3139 O        Q 1 \corescorecore.core_4.serving.rf_ram_if.rdata0 [3]
      3140 I      CLK 2 clk
      3140 I        D 1 _0440_
      3140 I       EN 3 1'h1
      3140 I       SR 4 1'h0
      3140 O        Q 1 \corescorecore.core_4.serving.rf_ram_if.rdata0 [4]
      3141 I      CLK 2 clk
      3141 I        D 1 _0441_
      3141 I       EN 3 1'h1
      3141 I       SR 4 1'h0
      3141 O        Q 1 \corescorecore.core_4.serving.rf_ram_if.rdata0 [5]
      3142 I      CLK 2 clk
      3142 I        D 1 _0442_
      3142 I       EN 3 1'h1
      3142 I       SR 4 1'h0
      3142 O        Q 1 \corescorecore.core_4.serving.rf_ram_if.rdata0 [6]
      3143 I      CLK 2 clk
      3143 I        D 1 _0330_
      3143 I       EN 3 1'h1
      3143 I       SR 4 1'h0
      3143 O        Q 1 \corescorecore.core_4.serving.i_wb_ack 
      3144 I      CLK 2 clk
      3144 I        D 1 _0331_
      3144 I       EN 3 1'h1
      3144 I       SR 4 1'h0
      3144 O        Q 1 \corescorecore.axis_mux.m_axis_tready 
      3145 I       D0 3 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_sel [0]
      3145 I       D1 4 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_sel [1]
      3145 I       D2 5 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_sel [2]
      3145 I       D3 6 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_sel [3]
      3145 I       S0 1 \corescorecore.core_0.serving.ram.bsel [0]
      3145 I       S1 2 \corescorecore.core_0.serving.ram.bsel [1]
      3145 O        Y 1 _0992_
      3146 I       D0 3 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_sel [0]
      3146 I       D1 4 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_sel [1]
      3146 I       D2 5 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_sel [2]
      3146 I       D3 6 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_sel [3]
      3146 I       S0 1 \corescorecore.core_1.serving.ram.bsel [0]
      3146 I       S1 2 \corescorecore.core_1.serving.ram.bsel [1]
      3146 O        Y 1 _0994_
      3147 I       D0 3 _0856_
      3147 I       D1 4 1'h0
      3147 I       D2 5 _0852_
      3147 I       D3 6 1'h0
      3147 I       S0 1 _0000_
      3147 I       S1 2 \corescorecore.axis_mux.arb_inst.masked_request_valid 
      3147 O        Y 1 _1261_[1]
      3148 I       D0 3 _0855_
      3148 I       D1 4 1'h0
      3148 I       D2 5 _0851_
      3148 I       D3 6 1'h0
      3148 I       S0 1 _0000_
      3148 I       S1 2 \corescorecore.axis_mux.arb_inst.masked_request_valid 
      3148 O        Y 1 _1252_[1]
      3149 I       D0 3 _0854_
      3149 I       D1 4 1'h0
      3149 I       D2 5 _0850_
      3149 I       D3 6 1'h0
      3149 I       S0 1 _0000_
      3149 I       S1 2 \corescorecore.axis_mux.arb_inst.masked_request_valid 
      3149 O        Y 1 _1264_[1]
      3150 I       D0 3 _1126_[1]
      3150 I       D1 4 1'h0
      3150 I       D2 5 _1128_[1]
      3150 I       D3 6 1'h0
      3150 I       S0 1 _0000_
      3150 I       S1 2 \corescorecore.axis_mux.arb_inst.masked_request_valid 
      3150 O        Y 1 _1286_[1]
      3151 I       D0 3 \corescorecore.axis_mux.s_axis_tdata [0]
      3151 I       D1 4 \corescorecore.axis_mux.s_axis_tdata [8]
      3151 I       D2 5 \corescorecore.axis_mux.s_axis_tdata [16]
      3151 I       D3 6 \corescorecore.axis_mux.s_axis_tdata [24]
      3151 I       S0 1 \corescorecore.axis_mux.arb_inst.grant_encoded [0]
      3151 I       S1 2 \corescorecore.axis_mux.arb_inst.grant_encoded [1]
      3151 O        Y 1 _1083_[0]
      3152 I       D0 3 \corescorecore.axis_mux.s_axis_tdata [1]
      3152 I       D1 4 \corescorecore.axis_mux.s_axis_tdata [9]
      3152 I       D2 5 \corescorecore.axis_mux.s_axis_tdata [17]
      3152 I       D3 6 \corescorecore.axis_mux.s_axis_tdata [25]
      3152 I       S0 1 \corescorecore.axis_mux.arb_inst.grant_encoded [0]
      3152 I       S1 2 \corescorecore.axis_mux.arb_inst.grant_encoded [1]
      3152 O        Y 1 _1076_[0]
      3153 I       D0 3 \corescorecore.axis_mux.s_axis_tdata [2]
      3153 I       D1 4 \corescorecore.axis_mux.s_axis_tdata [10]
      3153 I       D2 5 \corescorecore.axis_mux.s_axis_tdata [18]
      3153 I       D3 6 \corescorecore.axis_mux.s_axis_tdata [26]
      3153 I       S0 1 \corescorecore.axis_mux.arb_inst.grant_encoded [0]
      3153 I       S1 2 \corescorecore.axis_mux.arb_inst.grant_encoded [1]
      3153 O        Y 1 _1075_[0]
      3154 I       D0 3 \corescorecore.axis_mux.s_axis_tdata [3]
      3154 I       D1 4 \corescorecore.axis_mux.s_axis_tdata [11]
      3154 I       D2 5 \corescorecore.axis_mux.s_axis_tdata [19]
      3154 I       D3 6 \corescorecore.axis_mux.s_axis_tdata [27]
      3154 I       S0 1 \corescorecore.axis_mux.arb_inst.grant_encoded [0]
      3154 I       S1 2 \corescorecore.axis_mux.arb_inst.grant_encoded [1]
      3154 O        Y 1 _1080_[0]
      3155 I       D0 3 \corescorecore.axis_mux.s_axis_tdata [4]
      3155 I       D1 4 \corescorecore.axis_mux.s_axis_tdata [12]
      3155 I       D2 5 \corescorecore.axis_mux.s_axis_tdata [20]
      3155 I       D3 6 \corescorecore.axis_mux.s_axis_tdata [28]
      3155 I       S0 1 \corescorecore.axis_mux.arb_inst.grant_encoded [0]
      3155 I       S1 2 \corescorecore.axis_mux.arb_inst.grant_encoded [1]
      3155 O        Y 1 _1079_[0]
      3156 I       D0 3 \corescorecore.axis_mux.s_axis_tdata [5]
      3156 I       D1 4 \corescorecore.axis_mux.s_axis_tdata [13]
      3156 I       D2 5 \corescorecore.axis_mux.s_axis_tdata [21]
      3156 I       D3 6 \corescorecore.axis_mux.s_axis_tdata [29]
      3156 I       S0 1 \corescorecore.axis_mux.arb_inst.grant_encoded [0]
      3156 I       S1 2 \corescorecore.axis_mux.arb_inst.grant_encoded [1]
      3156 O        Y 1 _1078_[0]
      3157 I       D0 3 \corescorecore.axis_mux.s_axis_tdata [6]
      3157 I       D1 4 \corescorecore.axis_mux.s_axis_tdata [14]
      3157 I       D2 5 \corescorecore.axis_mux.s_axis_tdata [22]
      3157 I       D3 6 \corescorecore.axis_mux.s_axis_tdata [30]
      3157 I       S0 1 \corescorecore.axis_mux.arb_inst.grant_encoded [0]
      3157 I       S1 2 \corescorecore.axis_mux.arb_inst.grant_encoded [1]
      3157 O        Y 1 _1077_[0]
      3158 I       D0 3 \corescorecore.axis_mux.s_axis_tdata [7]
      3158 I       D1 4 \corescorecore.axis_mux.s_axis_tdata [15]
      3158 I       D2 5 \corescorecore.axis_mux.s_axis_tdata [23]
      3158 I       D3 6 \corescorecore.axis_mux.s_axis_tdata [31]
      3158 I       S0 1 \corescorecore.axis_mux.arb_inst.grant_encoded [0]
      3158 I       S1 2 \corescorecore.axis_mux.arb_inst.grant_encoded [1]
      3158 O        Y 1 _1068_[0]
      3159 I       D0 3 \corescorecore.core_0.o_tvalid 
      3159 I       D1 4 \corescorecore.core_1.o_tvalid 
      3159 I       D2 5 \corescorecore.core_2.o_tvalid 
      3159 I       D3 6 \corescorecore.core_3.o_tvalid 
      3159 I       S0 1 \corescorecore.axis_mux.arb_inst.grant_encoded [0]
      3159 I       S1 2 \corescorecore.axis_mux.arb_inst.grant_encoded [1]
      3159 O        Y 1 _1161_[0]
      3160 I       D0 3 _0857_
      3160 I       D1 4 1'h0
      3160 I       D2 5 _0853_
      3160 I       D3 6 1'h0
      3160 I       S0 1 _0000_
      3160 I       S1 2 \corescorecore.axis_mux.arb_inst.masked_request_valid 
      3160 O        Y 1 _1063_[1]
      3161 I       D0 3 _0858_
      3161 I       D1 4 1'h0
      3161 I       D2 5 _0862_
      3161 I       D3 6 1'h0
      3161 I       S0 1 _1113_[2]
      3161 I       S1 2 \corescorecore.axis_mux.arb_inst.masked_request_valid 
      3161 O        Y 1 _1343_[3]
      3162 I       D0 3 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_sel [0]
      3162 I       D1 4 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_sel [1]
      3162 I       D2 5 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_sel [2]
      3162 I       D3 6 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_sel [3]
      3162 I       S0 1 \corescorecore.core_3.serving.ram.bsel [0]
      3162 I       S1 2 \corescorecore.core_3.serving.ram.bsel [1]
      3162 O        Y 1 _0998_
      3163 I       D0 3 \corescorecore.core_4.serving.cpu.alu.op_b 
      3163 I       D1 4 _0931_
      3163 I       D2 5 _0931_
      3163 I       D3 6 \corescorecore.core_4.serving.cpu.alu.op_b 
      3163 I       S0 1 \corescorecore.core_4.serving.cpu.alu.i_rs1 
      3163 I       S1 2 \corescorecore.core_4.serving.cpu.decode.o_mem_half 
      3163 O        Y 1 _1300_[1]
      3164 I       D0 3 \corescorecore.core_4.serving.cpu.alu.op_b 
      3164 I       D1 4 1'h1
      3164 I       D2 5 1'h0
      3164 I       D3 6 \corescorecore.core_4.serving.cpu.alu.op_b 
      3164 I       S0 1 \corescorecore.core_4.serving.cpu.alu.i_rs1 
      3164 I       S1 2 \corescorecore.core_4.serving.cpu.decode.o_mem_half 
      3164 O        Y 1 _1300_[0]
      3165 I       D0 3 \corescorecore.axis_mux.s_axis_tdata [32]
      3165 I       D1 4 \corescorecore.core_4.o_tlast 
      3165 I       D2 5 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [16]
      3165 I       D3 6 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [24]
      3165 I       S0 1 \corescorecore.core_4.serving.ram.bsel [0]
      3165 I       S1 2 \corescorecore.core_4.serving.ram.bsel [1]
      3165 O        Y 1 _1001_[0]
      3166 I       D0 3 \corescorecore.axis_mux.s_axis_tdata [33]
      3166 I       D1 4 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [9]
      3166 I       D2 5 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [17]
      3166 I       D3 6 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [25]
      3166 I       S0 1 \corescorecore.core_4.serving.ram.bsel [0]
      3166 I       S1 2 \corescorecore.core_4.serving.ram.bsel [1]
      3166 O        Y 1 _1001_[1]
      3167 I       D0 3 \corescorecore.axis_mux.s_axis_tdata [34]
      3167 I       D1 4 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [10]
      3167 I       D2 5 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [18]
      3167 I       D3 6 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [26]
      3167 I       S0 1 \corescorecore.core_4.serving.ram.bsel [0]
      3167 I       S1 2 \corescorecore.core_4.serving.ram.bsel [1]
      3167 O        Y 1 _1001_[2]
      3168 I       D0 3 \corescorecore.axis_mux.s_axis_tdata [35]
      3168 I       D1 4 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [11]
      3168 I       D2 5 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [19]
      3168 I       D3 6 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [27]
      3168 I       S0 1 \corescorecore.core_4.serving.ram.bsel [0]
      3168 I       S1 2 \corescorecore.core_4.serving.ram.bsel [1]
      3168 O        Y 1 _1001_[3]
      3169 I       D0 3 \corescorecore.axis_mux.s_axis_tdata [36]
      3169 I       D1 4 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [12]
      3169 I       D2 5 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [20]
      3169 I       D3 6 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [28]
      3169 I       S0 1 \corescorecore.core_4.serving.ram.bsel [0]
      3169 I       S1 2 \corescorecore.core_4.serving.ram.bsel [1]
      3169 O        Y 1 _1001_[4]
      3170 I       D0 3 \corescorecore.axis_mux.s_axis_tdata [37]
      3170 I       D1 4 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [13]
      3170 I       D2 5 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [21]
      3170 I       D3 6 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [29]
      3170 I       S0 1 \corescorecore.core_4.serving.ram.bsel [0]
      3170 I       S1 2 \corescorecore.core_4.serving.ram.bsel [1]
      3170 O        Y 1 _1001_[5]
      3171 I       D0 3 \corescorecore.axis_mux.s_axis_tdata [38]
      3171 I       D1 4 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [14]
      3171 I       D2 5 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [22]
      3171 I       D3 6 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [30]
      3171 I       S0 1 \corescorecore.core_4.serving.ram.bsel [0]
      3171 I       S1 2 \corescorecore.core_4.serving.ram.bsel [1]
      3171 O        Y 1 _1001_[6]
      3172 I       D0 3 \corescorecore.axis_mux.s_axis_tdata [39]
      3172 I       D1 4 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [15]
      3172 I       D2 5 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [23]
      3172 I       D3 6 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [31]
      3172 I       S0 1 \corescorecore.core_4.serving.ram.bsel [0]
      3172 I       S1 2 \corescorecore.core_4.serving.ram.bsel [1]
      3172 O        Y 1 _1001_[7]
      3173 I       D0 3 1'h0
      3173 I       D1 4 _0861_
      3173 I       D2 5 1'h0
      3173 I       D3 6 _0865_
      3173 I       S0 1 _1113_[2]
      3173 I       S1 2 \corescorecore.axis_mux.arb_inst.masked_request_valid 
      3173 O        Y 1 _1340_[3]
      3174 I       D0 3 1'h0
      3174 I       D1 4 _0860_
      3174 I       D2 5 1'h0
      3174 I       D3 6 _0864_
      3174 I       S0 1 _1113_[2]
      3174 I       S1 2 \corescorecore.axis_mux.arb_inst.masked_request_valid 
      3174 O        Y 1 _1328_[3]
      3175 I       D0 3 \corescorecore.core_3.serving.cpu.alu.op_b 
      3175 I       D1 4 _0950_
      3175 I       D2 5 _0950_
      3175 I       D3 6 \corescorecore.core_3.serving.cpu.alu.op_b 
      3175 I       S0 1 \corescorecore.core_3.serving.cpu.alu.i_rs1 
      3175 I       S1 2 \corescorecore.core_3.serving.cpu.decode.o_mem_half 
      3175 O        Y 1 _1359_[1]
      3176 I       D0 3 \corescorecore.core_3.serving.cpu.alu.op_b 
      3176 I       D1 4 1'h1
      3176 I       D2 5 1'h0
      3176 I       D3 6 \corescorecore.core_3.serving.cpu.alu.op_b 
      3176 I       S0 1 \corescorecore.core_3.serving.cpu.alu.i_rs1 
      3176 I       S1 2 \corescorecore.core_3.serving.cpu.decode.o_mem_half 
      3176 O        Y 1 _1359_[0]
      3177 I       D0 3 \corescorecore.axis_mux.s_axis_tdata [24]
      3177 I       D1 4 \corescorecore.core_3.o_tlast 
      3177 I       D2 5 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [16]
      3177 I       D3 6 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [24]
      3177 I       S0 1 \corescorecore.core_3.serving.ram.bsel [0]
      3177 I       S1 2 \corescorecore.core_3.serving.ram.bsel [1]
      3177 O        Y 1 _0999_[0]
      3178 I       D0 3 \corescorecore.axis_mux.s_axis_tdata [25]
      3178 I       D1 4 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [9]
      3178 I       D2 5 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [17]
      3178 I       D3 6 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [25]
      3178 I       S0 1 \corescorecore.core_3.serving.ram.bsel [0]
      3178 I       S1 2 \corescorecore.core_3.serving.ram.bsel [1]
      3178 O        Y 1 _0999_[1]
      3179 I       D0 3 \corescorecore.axis_mux.s_axis_tdata [26]
      3179 I       D1 4 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [10]
      3179 I       D2 5 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [18]
      3179 I       D3 6 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [26]
      3179 I       S0 1 \corescorecore.core_3.serving.ram.bsel [0]
      3179 I       S1 2 \corescorecore.core_3.serving.ram.bsel [1]
      3179 O        Y 1 _0999_[2]
      3180 I       D0 3 \corescorecore.axis_mux.s_axis_tdata [27]
      3180 I       D1 4 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [11]
      3180 I       D2 5 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [19]
      3180 I       D3 6 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [27]
      3180 I       S0 1 \corescorecore.core_3.serving.ram.bsel [0]
      3180 I       S1 2 \corescorecore.core_3.serving.ram.bsel [1]
      3180 O        Y 1 _0999_[3]
      3181 I       D0 3 \corescorecore.axis_mux.s_axis_tdata [28]
      3181 I       D1 4 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [12]
      3181 I       D2 5 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [20]
      3181 I       D3 6 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [28]
      3181 I       S0 1 \corescorecore.core_3.serving.ram.bsel [0]
      3181 I       S1 2 \corescorecore.core_3.serving.ram.bsel [1]
      3181 O        Y 1 _0999_[4]
      3182 I       D0 3 \corescorecore.axis_mux.s_axis_tdata [29]
      3182 I       D1 4 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [13]
      3182 I       D2 5 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [21]
      3182 I       D3 6 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [29]
      3182 I       S0 1 \corescorecore.core_3.serving.ram.bsel [0]
      3182 I       S1 2 \corescorecore.core_3.serving.ram.bsel [1]
      3182 O        Y 1 _0999_[5]
      3183 I       D0 3 \corescorecore.axis_mux.s_axis_tdata [30]
      3183 I       D1 4 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [14]
      3183 I       D2 5 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [22]
      3183 I       D3 6 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [30]
      3183 I       S0 1 \corescorecore.core_3.serving.ram.bsel [0]
      3183 I       S1 2 \corescorecore.core_3.serving.ram.bsel [1]
      3183 O        Y 1 _0999_[6]
      3184 I       D0 3 \corescorecore.axis_mux.s_axis_tdata [31]
      3184 I       D1 4 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [15]
      3184 I       D2 5 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [23]
      3184 I       D3 6 \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [31]
      3184 I       S0 1 \corescorecore.core_3.serving.ram.bsel [0]
      3184 I       S1 2 \corescorecore.core_3.serving.ram.bsel [1]
      3184 O        Y 1 _0999_[7]
      3185 I       D0 3 \corescorecore.core_2.serving.cpu.alu.op_b 
      3185 I       D1 4 _0924_
      3185 I       D2 5 _0924_
      3185 I       D3 6 \corescorecore.core_2.serving.cpu.alu.op_b 
      3185 I       S0 1 \corescorecore.core_2.serving.cpu.alu.i_rs1 
      3185 I       S1 2 \corescorecore.core_2.serving.cpu.decode.o_mem_half 
      3185 O        Y 1 _1348_[1]
      3186 I       D0 3 \corescorecore.core_2.serving.cpu.alu.op_b 
      3186 I       D1 4 1'h1
      3186 I       D2 5 1'h0
      3186 I       D3 6 \corescorecore.core_2.serving.cpu.alu.op_b 
      3186 I       S0 1 \corescorecore.core_2.serving.cpu.alu.i_rs1 
      3186 I       S1 2 \corescorecore.core_2.serving.cpu.decode.o_mem_half 
      3186 O        Y 1 _1348_[0]
      3187 I       D0 3 \corescorecore.axis_mux.s_axis_tdata [16]
      3187 I       D1 4 \corescorecore.core_2.o_tlast 
      3187 I       D2 5 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [16]
      3187 I       D3 6 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [24]
      3187 I       S0 1 \corescorecore.core_2.serving.ram.bsel [0]
      3187 I       S1 2 \corescorecore.core_2.serving.ram.bsel [1]
      3187 O        Y 1 _0997_[0]
      3188 I       D0 3 \corescorecore.axis_mux.s_axis_tdata [17]
      3188 I       D1 4 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [9]
      3188 I       D2 5 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [17]
      3188 I       D3 6 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [25]
      3188 I       S0 1 \corescorecore.core_2.serving.ram.bsel [0]
      3188 I       S1 2 \corescorecore.core_2.serving.ram.bsel [1]
      3188 O        Y 1 _0997_[1]
      3189 I       D0 3 \corescorecore.axis_mux.s_axis_tdata [18]
      3189 I       D1 4 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [10]
      3189 I       D2 5 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [18]
      3189 I       D3 6 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [26]
      3189 I       S0 1 \corescorecore.core_2.serving.ram.bsel [0]
      3189 I       S1 2 \corescorecore.core_2.serving.ram.bsel [1]
      3189 O        Y 1 _0997_[2]
      3190 I       D0 3 \corescorecore.axis_mux.s_axis_tdata [19]
      3190 I       D1 4 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [11]
      3190 I       D2 5 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [19]
      3190 I       D3 6 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [27]
      3190 I       S0 1 \corescorecore.core_2.serving.ram.bsel [0]
      3190 I       S1 2 \corescorecore.core_2.serving.ram.bsel [1]
      3190 O        Y 1 _0997_[3]
      3191 I       D0 3 \corescorecore.axis_mux.s_axis_tdata [20]
      3191 I       D1 4 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [12]
      3191 I       D2 5 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [20]
      3191 I       D3 6 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [28]
      3191 I       S0 1 \corescorecore.core_2.serving.ram.bsel [0]
      3191 I       S1 2 \corescorecore.core_2.serving.ram.bsel [1]
      3191 O        Y 1 _0997_[4]
      3192 I       D0 3 \corescorecore.axis_mux.s_axis_tdata [21]
      3192 I       D1 4 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [13]
      3192 I       D2 5 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [21]
      3192 I       D3 6 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [29]
      3192 I       S0 1 \corescorecore.core_2.serving.ram.bsel [0]
      3192 I       S1 2 \corescorecore.core_2.serving.ram.bsel [1]
      3192 O        Y 1 _0997_[5]
      3193 I       D0 3 \corescorecore.axis_mux.s_axis_tdata [22]
      3193 I       D1 4 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [14]
      3193 I       D2 5 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [22]
      3193 I       D3 6 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [30]
      3193 I       S0 1 \corescorecore.core_2.serving.ram.bsel [0]
      3193 I       S1 2 \corescorecore.core_2.serving.ram.bsel [1]
      3193 O        Y 1 _0997_[6]
      3194 I       D0 3 \corescorecore.axis_mux.s_axis_tdata [23]
      3194 I       D1 4 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [15]
      3194 I       D2 5 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [23]
      3194 I       D3 6 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [31]
      3194 I       S0 1 \corescorecore.core_2.serving.ram.bsel [0]
      3194 I       S1 2 \corescorecore.core_2.serving.ram.bsel [1]
      3194 O        Y 1 _0997_[7]
      3195 I       D0 3 1'h0
      3195 I       D1 4 _0859_
      3195 I       D2 5 1'h0
      3195 I       D3 6 _0863_
      3195 I       S0 1 _1113_[2]
      3195 I       S1 2 \corescorecore.axis_mux.arb_inst.masked_request_valid 
      3195 O        Y 1 _1370_[3]
      3196 I       D0 3 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_sel [0]
      3196 I       D1 4 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_sel [1]
      3196 I       D2 5 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_sel [2]
      3196 I       D3 6 \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_sel [3]
      3196 I       S0 1 \corescorecore.core_4.serving.ram.bsel [0]
      3196 I       S1 2 \corescorecore.core_4.serving.ram.bsel [1]
      3196 O        Y 1 _1000_
      3197 I       D0 3 \corescorecore.core_1.serving.cpu.alu.op_b 
      3197 I       D1 4 _0905_
      3197 I       D2 5 _0905_
      3197 I       D3 6 \corescorecore.core_1.serving.cpu.alu.op_b 
      3197 I       S0 1 \corescorecore.core_1.serving.cpu.alu.i_rs1 
      3197 I       S1 2 \corescorecore.core_1.serving.cpu.decode.o_mem_half 
      3197 O        Y 1 _1278_[1]
      3198 I       D0 3 \corescorecore.core_1.serving.cpu.alu.op_b 
      3198 I       D1 4 1'h1
      3198 I       D2 5 1'h0
      3198 I       D3 6 \corescorecore.core_1.serving.cpu.alu.op_b 
      3198 I       S0 1 \corescorecore.core_1.serving.cpu.alu.i_rs1 
      3198 I       S1 2 \corescorecore.core_1.serving.cpu.decode.o_mem_half 
      3198 O        Y 1 _1278_[0]
      3199 I       D0 3 \corescorecore.axis_mux.s_axis_tdata [8]
      3199 I       D1 4 \corescorecore.core_1.o_tlast 
      3199 I       D2 5 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [16]
      3199 I       D3 6 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [24]
      3199 I       S0 1 \corescorecore.core_1.serving.ram.bsel [0]
      3199 I       S1 2 \corescorecore.core_1.serving.ram.bsel [1]
      3199 O        Y 1 _0995_[0]
      3200 I       D0 3 \corescorecore.axis_mux.s_axis_tdata [9]
      3200 I       D1 4 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [9]
      3200 I       D2 5 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [17]
      3200 I       D3 6 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [25]
      3200 I       S0 1 \corescorecore.core_1.serving.ram.bsel [0]
      3200 I       S1 2 \corescorecore.core_1.serving.ram.bsel [1]
      3200 O        Y 1 _0995_[1]
      3201 I       D0 3 \corescorecore.axis_mux.s_axis_tdata [10]
      3201 I       D1 4 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [10]
      3201 I       D2 5 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [18]
      3201 I       D3 6 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [26]
      3201 I       S0 1 \corescorecore.core_1.serving.ram.bsel [0]
      3201 I       S1 2 \corescorecore.core_1.serving.ram.bsel [1]
      3201 O        Y 1 _0995_[2]
      3202 I       D0 3 \corescorecore.axis_mux.s_axis_tdata [11]
      3202 I       D1 4 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [11]
      3202 I       D2 5 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [19]
      3202 I       D3 6 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [27]
      3202 I       S0 1 \corescorecore.core_1.serving.ram.bsel [0]
      3202 I       S1 2 \corescorecore.core_1.serving.ram.bsel [1]
      3202 O        Y 1 _0995_[3]
      3203 I       D0 3 \corescorecore.axis_mux.s_axis_tdata [12]
      3203 I       D1 4 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [12]
      3203 I       D2 5 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [20]
      3203 I       D3 6 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [28]
      3203 I       S0 1 \corescorecore.core_1.serving.ram.bsel [0]
      3203 I       S1 2 \corescorecore.core_1.serving.ram.bsel [1]
      3203 O        Y 1 _0995_[4]
      3204 I       D0 3 \corescorecore.axis_mux.s_axis_tdata [13]
      3204 I       D1 4 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [13]
      3204 I       D2 5 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [21]
      3204 I       D3 6 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [29]
      3204 I       S0 1 \corescorecore.core_1.serving.ram.bsel [0]
      3204 I       S1 2 \corescorecore.core_1.serving.ram.bsel [1]
      3204 O        Y 1 _0995_[5]
      3205 I       D0 3 \corescorecore.axis_mux.s_axis_tdata [14]
      3205 I       D1 4 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [14]
      3205 I       D2 5 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [22]
      3205 I       D3 6 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [30]
      3205 I       S0 1 \corescorecore.core_1.serving.ram.bsel [0]
      3205 I       S1 2 \corescorecore.core_1.serving.ram.bsel [1]
      3205 O        Y 1 _0995_[6]
      3206 I       D0 3 \corescorecore.axis_mux.s_axis_tdata [15]
      3206 I       D1 4 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [15]
      3206 I       D2 5 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [23]
      3206 I       D3 6 \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [31]
      3206 I       S0 1 \corescorecore.core_1.serving.ram.bsel [0]
      3206 I       S1 2 \corescorecore.core_1.serving.ram.bsel [1]
      3206 O        Y 1 _0995_[7]
      3207 I       D0 3 \corescorecore.core_0.serving.cpu.alu.op_b 
      3207 I       D1 4 _0878_
      3207 I       D2 5 _0878_
      3207 I       D3 6 \corescorecore.core_0.serving.cpu.alu.op_b 
      3207 I       S0 1 \corescorecore.core_0.serving.cpu.alu.i_rs1 
      3207 I       S1 2 \corescorecore.core_0.serving.cpu.decode.o_mem_half 
      3207 O        Y 1 _1146_[1]
      3208 I       D0 3 \corescorecore.core_0.serving.cpu.alu.op_b 
      3208 I       D1 4 1'h1
      3208 I       D2 5 1'h0
      3208 I       D3 6 \corescorecore.core_0.serving.cpu.alu.op_b 
      3208 I       S0 1 \corescorecore.core_0.serving.cpu.alu.i_rs1 
      3208 I       S1 2 \corescorecore.core_0.serving.cpu.decode.o_mem_half 
      3208 O        Y 1 _1146_[0]
      3209 I       D0 3 \corescorecore.axis_mux.s_axis_tdata [0]
      3209 I       D1 4 \corescorecore.core_0.o_tlast 
      3209 I       D2 5 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [16]
      3209 I       D3 6 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [24]
      3209 I       S0 1 \corescorecore.core_0.serving.ram.bsel [0]
      3209 I       S1 2 \corescorecore.core_0.serving.ram.bsel [1]
      3209 O        Y 1 _0993_[0]
      3210 I       D0 3 \corescorecore.axis_mux.s_axis_tdata [1]
      3210 I       D1 4 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [9]
      3210 I       D2 5 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [17]
      3210 I       D3 6 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [25]
      3210 I       S0 1 \corescorecore.core_0.serving.ram.bsel [0]
      3210 I       S1 2 \corescorecore.core_0.serving.ram.bsel [1]
      3210 O        Y 1 _0993_[1]
      3211 I       D0 3 \corescorecore.axis_mux.s_axis_tdata [2]
      3211 I       D1 4 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [10]
      3211 I       D2 5 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [18]
      3211 I       D3 6 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [26]
      3211 I       S0 1 \corescorecore.core_0.serving.ram.bsel [0]
      3211 I       S1 2 \corescorecore.core_0.serving.ram.bsel [1]
      3211 O        Y 1 _0993_[2]
      3212 I       D0 3 \corescorecore.axis_mux.s_axis_tdata [3]
      3212 I       D1 4 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [11]
      3212 I       D2 5 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [19]
      3212 I       D3 6 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [27]
      3212 I       S0 1 \corescorecore.core_0.serving.ram.bsel [0]
      3212 I       S1 2 \corescorecore.core_0.serving.ram.bsel [1]
      3212 O        Y 1 _0993_[3]
      3213 I       D0 3 \corescorecore.axis_mux.s_axis_tdata [4]
      3213 I       D1 4 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [12]
      3213 I       D2 5 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [20]
      3213 I       D3 6 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [28]
      3213 I       S0 1 \corescorecore.core_0.serving.ram.bsel [0]
      3213 I       S1 2 \corescorecore.core_0.serving.ram.bsel [1]
      3213 O        Y 1 _0993_[4]
      3214 I       D0 3 \corescorecore.axis_mux.s_axis_tdata [5]
      3214 I       D1 4 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [13]
      3214 I       D2 5 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [21]
      3214 I       D3 6 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [29]
      3214 I       S0 1 \corescorecore.core_0.serving.ram.bsel [0]
      3214 I       S1 2 \corescorecore.core_0.serving.ram.bsel [1]
      3214 O        Y 1 _0993_[5]
      3215 I       D0 3 \corescorecore.axis_mux.s_axis_tdata [6]
      3215 I       D1 4 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [14]
      3215 I       D2 5 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [22]
      3215 I       D3 6 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [30]
      3215 I       S0 1 \corescorecore.core_0.serving.ram.bsel [0]
      3215 I       S1 2 \corescorecore.core_0.serving.ram.bsel [1]
      3215 O        Y 1 _0993_[6]
      3216 I       D0 3 \corescorecore.axis_mux.s_axis_tdata [7]
      3216 I       D1 4 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [15]
      3216 I       D2 5 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [23]
      3216 I       D3 6 \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [31]
      3216 I       S0 1 \corescorecore.core_0.serving.ram.bsel [0]
      3216 I       S1 2 \corescorecore.core_0.serving.ram.bsel [1]
      3216 O        Y 1 _0993_[7]
      3217 I       D0 3 1'h0
      3217 I       D1 4 _0858_
      3217 I       D2 5 1'h0
      3217 I       D3 6 _0862_
      3217 I       S0 1 _1113_[2]
      3217 I       S1 2 \corescorecore.axis_mux.arb_inst.masked_request_valid 
      3217 O        Y 1 _1159_[3]
      3218 I       D0 3 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_sel [0]
      3218 I       D1 4 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_sel [1]
      3218 I       D2 5 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_sel [2]
      3218 I       D3 6 \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_sel [3]
      3218 I       S0 1 \corescorecore.core_2.serving.ram.bsel [0]
      3218 I       S1 2 \corescorecore.core_2.serving.ram.bsel [1]
      3218 O        Y 1 _0996_
      3219 I        I 1 i_clk
      3219 O        Y 1 _0960_
      3220 I        I 1 i_rstn
      3220 O        Y 1 \clkgen.i_rstn 
      3221 I        A 1 \emitter.o_uart_tx 
      3221 O        O 1 o_uart_tx
      3222 I CLK_FEEDBACK 2 1'h0
      3222 I  CLK_REF 1 \clkgen.i_clk 
      3222 I USR_CLK_REF 3 1'h0
      3222 I USR_LOCKED_STDY_RST 4 1'h0
      3222 O     CLK0 6 _0961_
      3222 O USR_PLL_LOCKED 2 \clkgen.usr_pll_lock_1 
      3223 I A_ADDR[0] 102 1'b0
      3223 I A_ADDR[1] 101 1'b0
      3223 I A_ADDR[2] 100 1'b0
      3223 I A_ADDR[3] 99 1'b0
      3223 I A_ADDR[4] 98 _0972_[0]
      3223 I A_ADDR[5] 97 _0972_[1]
      3223 I A_ADDR[6] 96 1'b0
      3223 I A_ADDR[7] 95 _0972_[2]
      3223 I A_ADDR[8] 94 _0972_[3]
      3223 I A_ADDR[9] 93 _0972_[4]
      3223 I A_ADDR[10] 92 _0972_[5]
      3223 I A_ADDR[11] 91 _0972_[6]
      3223 I A_ADDR[12] 90 _0972_[7]
      3223 I A_ADDR[13] 89 1'b0
      3223 I A_ADDR[14] 88 1'b0
      3223 I A_ADDR[15] 87 1'b0
      3223 I  A_BM[0] 66 _0977_
      3223 I  A_BM[1] 65 _0977_
      3223 I  A_BM[2] 64 _0977_
      3223 I  A_BM[3] 63 _0977_
      3223 I  A_BM[4] 62 _0977_
      3223 I  A_BM[5] 61 _0977_
      3223 I  A_BM[6] 60 _0977_
      3223 I  A_BM[7] 59 _0977_
      3223 I  A_BM[8] 58 1'b0
      3223 I  A_BM[9] 57 1'b0
      3223 I A_BM[10] 56 1'b0
      3223 I A_BM[11] 55 1'b0
      3223 I A_BM[12] 54 1'b0
      3223 I A_BM[13] 53 1'b0
      3223 I A_BM[14] 52 1'b0
      3223 I A_BM[15] 51 1'b0
      3223 I A_BM[16] 50 1'b0
      3223 I A_BM[17] 49 1'b0
      3223 I A_BM[18] 48 1'b0
      3223 I A_BM[19] 47 1'b0
      3223 I    A_CLK 1 clk
      3223 I  A_DI[0] 26 _0967_[0]
      3223 I  A_DI[1] 25 _0967_[1]
      3223 I  A_DI[2] 24 _0967_[2]
      3223 I  A_DI[3] 23 _0967_[3]
      3223 I  A_DI[4] 22 _0967_[4]
      3223 I  A_DI[5] 21 _0967_[5]
      3223 I  A_DI[6] 20 _0967_[6]
      3223 I  A_DI[7] 19 _0967_[7]
      3223 I  A_DI[8] 18 1'bx
      3223 I  A_DI[9] 17 1'bx
      3223 I A_DI[10] 16 1'b0
      3223 I A_DI[11] 15 1'b0
      3223 I A_DI[12] 14 1'b0
      3223 I A_DI[13] 13 1'b0
      3223 I A_DI[14] 12 1'b0
      3223 I A_DI[15] 11 1'b0
      3223 I A_DI[16] 10 1'b0
      3223 I A_DI[17] 9 1'b0
      3223 I A_DI[18] 8 1'b0
      3223 I A_DI[19] 7 1'b0
      3223 I     A_EN 3 1'h1
      3223 I     A_WE 5 _0977_
      3223 I B_ADDR[0] 118 1'b0
      3223 I B_ADDR[1] 117 1'b0
      3223 I B_ADDR[2] 116 1'b0
      3223 I B_ADDR[3] 115 1'b0
      3223 I B_ADDR[4] 114 \corescorecore.core_0.serving.ram.raddr [0]
      3223 I B_ADDR[5] 113 \corescorecore.core_0.serving.ram.raddr [1]
      3223 I B_ADDR[6] 112 1'b0
      3223 I B_ADDR[7] 111 \corescorecore.core_0.serving.ram.raddr [2]
      3223 I B_ADDR[8] 110 \corescorecore.core_0.serving.ram.raddr [3]
      3223 I B_ADDR[9] 109 \corescorecore.core_0.serving.ram.raddr [4]
      3223 I B_ADDR[10] 108 \corescorecore.core_0.serving.ram.raddr [5]
      3223 I B_ADDR[11] 107 \corescorecore.core_0.serving.ram.raddr [6]
      3223 I B_ADDR[12] 106 \corescorecore.core_0.serving.ram.raddr [7]
      3223 I B_ADDR[13] 105 1'b0
      3223 I B_ADDR[14] 104 1'b0
      3223 I B_ADDR[15] 103 1'b0
      3223 I  B_BM[0] 86 1'b0
      3223 I  B_BM[1] 85 1'b0
      3223 I  B_BM[2] 84 1'b0
      3223 I  B_BM[3] 83 1'b0
      3223 I  B_BM[4] 82 1'b0
      3223 I  B_BM[5] 81 1'b0
      3223 I  B_BM[6] 80 1'b0
      3223 I  B_BM[7] 79 1'b0
      3223 I  B_BM[8] 78 1'b0
      3223 I  B_BM[9] 77 1'b0
      3223 I B_BM[10] 76 1'b0
      3223 I B_BM[11] 75 1'b0
      3223 I B_BM[12] 74 1'b0
      3223 I B_BM[13] 73 1'b0
      3223 I B_BM[14] 72 1'b0
      3223 I B_BM[15] 71 1'b0
      3223 I B_BM[16] 70 1'b0
      3223 I B_BM[17] 69 1'b0
      3223 I B_BM[18] 68 1'b0
      3223 I B_BM[19] 67 1'b0
      3223 I    B_CLK 2 clk
      3223 I  B_DI[0] 46 1'bx
      3223 I  B_DI[1] 45 1'bx
      3223 I  B_DI[2] 44 1'bx
      3223 I  B_DI[3] 43 1'bx
      3223 I  B_DI[4] 42 1'bx
      3223 I  B_DI[5] 41 1'bx
      3223 I  B_DI[6] 40 1'bx
      3223 I  B_DI[7] 39 1'bx
      3223 I  B_DI[8] 38 1'bx
      3223 I  B_DI[9] 37 1'bx
      3223 I B_DI[10] 36 1'bx
      3223 I B_DI[11] 35 1'bx
      3223 I B_DI[12] 34 1'bx
      3223 I B_DI[13] 33 1'bx
      3223 I B_DI[14] 32 1'bx
      3223 I B_DI[15] 31 1'bx
      3223 I B_DI[16] 30 1'bx
      3223 I B_DI[17] 29 1'bx
      3223 I B_DI[18] 28 1'bx
      3223 I B_DI[19] 27 1'bx
      3223 I     B_EN 4 1'h1
      3223 I     B_WE 6 1'h0
      3223 O  A_DO[0] 20 _0987_[0]
      3223 O  A_DO[1] 19 _0987_[1]
      3223 O  A_DO[2] 18 _0987_[2]
      3223 O  A_DO[3] 17 _0987_[3]
      3223 O  A_DO[4] 16 _0987_[4]
      3223 O  A_DO[5] 15 _0987_[5]
      3223 O  A_DO[6] 14 _0987_[6]
      3223 O  A_DO[7] 13 _0987_[7]
      3223 O  A_DO[8] 12 _0987_[8]
      3223 O  A_DO[9] 11 _0987_[9]
      3223 O A_DO[10] 10 _0987_[10]
      3223 O A_DO[11] 9 _0987_[11]
      3223 O A_DO[12] 8 _0987_[12]
      3223 O A_DO[13] 7 _0987_[13]
      3223 O A_DO[14] 6 _0987_[14]
      3223 O A_DO[15] 5 _0987_[15]
      3223 O A_DO[16] 4 _0987_[16]
      3223 O A_DO[17] 3 _0987_[17]
      3223 O A_DO[18] 2 _0987_[18]
      3223 O A_DO[19] 1 _0987_[19]
      3223 O  B_DO[0] 40 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [24]
      3223 O  B_DO[1] 39 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [25]
      3223 O  B_DO[2] 38 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [26]
      3223 O  B_DO[3] 37 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [27]
      3223 O  B_DO[4] 36 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [28]
      3223 O  B_DO[5] 35 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [29]
      3223 O  B_DO[6] 34 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [30]
      3223 O  B_DO[7] 33 \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [31]
      3223 O  B_DO[8] 32 _0982_[8]
      3223 O  B_DO[9] 31 _0982_[9]
      3223 O B_DO[10] 30 _0962_[0]
      3223 O B_DO[11] 29 _0962_[1]
      3223 O B_DO[12] 28 _0962_[2]
      3223 O B_DO[13] 27 _0962_[3]
      3223 O B_DO[14] 26 _0962_[4]
      3223 O B_DO[15] 25 _0962_[5]
      3223 O B_DO[16] 24 _0962_[6]
      3223 O B_DO[17] 23 _0962_[7]
      3223 O B_DO[18] 22 _0962_[8]
      3223 O B_DO[19] 21 _0962_[9]
      3224 I A_ADDR[0] 102 1'b0
      3224 I A_ADDR[1] 101 1'b0
      3224 I A_ADDR[2] 100 1'b0
      3224 I A_ADDR[3] 99 1'b0
      3224 I A_ADDR[4] 98 _0973_[0]
      3224 I A_ADDR[5] 97 _0973_[1]
      3224 I A_ADDR[6] 96 1'b0
      3224 I A_ADDR[7] 95 _0973_[2]
      3224 I A_ADDR[8] 94 _0973_[3]
      3224 I A_ADDR[9] 93 _0973_[4]
      3224 I A_ADDR[10] 92 _0973_[5]
      3224 I A_ADDR[11] 91 _0973_[6]
      3224 I A_ADDR[12] 90 _0973_[7]
      3224 I A_ADDR[13] 89 1'b0
      3224 I A_ADDR[14] 88 1'b0
      3224 I A_ADDR[15] 87 1'b0
      3224 I  A_BM[0] 66 _0978_
      3224 I  A_BM[1] 65 _0978_
      3224 I  A_BM[2] 64 _0978_
      3224 I  A_BM[3] 63 _0978_
      3224 I  A_BM[4] 62 _0978_
      3224 I  A_BM[5] 61 _0978_
      3224 I  A_BM[6] 60 _0978_
      3224 I  A_BM[7] 59 _0978_
      3224 I  A_BM[8] 58 1'b0
      3224 I  A_BM[9] 57 1'b0
      3224 I A_BM[10] 56 1'b0
      3224 I A_BM[11] 55 1'b0
      3224 I A_BM[12] 54 1'b0
      3224 I A_BM[13] 53 1'b0
      3224 I A_BM[14] 52 1'b0
      3224 I A_BM[15] 51 1'b0
      3224 I A_BM[16] 50 1'b0
      3224 I A_BM[17] 49 1'b0
      3224 I A_BM[18] 48 1'b0
      3224 I A_BM[19] 47 1'b0
      3224 I    A_CLK 1 clk
      3224 I  A_DI[0] 26 _0968_[0]
      3224 I  A_DI[1] 25 _0968_[1]
      3224 I  A_DI[2] 24 _0968_[2]
      3224 I  A_DI[3] 23 _0968_[3]
      3224 I  A_DI[4] 22 _0968_[4]
      3224 I  A_DI[5] 21 _0968_[5]
      3224 I  A_DI[6] 20 _0968_[6]
      3224 I  A_DI[7] 19 _0968_[7]
      3224 I  A_DI[8] 18 1'bx
      3224 I  A_DI[9] 17 1'bx
      3224 I A_DI[10] 16 1'b0
      3224 I A_DI[11] 15 1'b0
      3224 I A_DI[12] 14 1'b0
      3224 I A_DI[13] 13 1'b0
      3224 I A_DI[14] 12 1'b0
      3224 I A_DI[15] 11 1'b0
      3224 I A_DI[16] 10 1'b0
      3224 I A_DI[17] 9 1'b0
      3224 I A_DI[18] 8 1'b0
      3224 I A_DI[19] 7 1'b0
      3224 I     A_EN 3 1'h1
      3224 I     A_WE 5 _0978_
      3224 I B_ADDR[0] 118 1'b0
      3224 I B_ADDR[1] 117 1'b0
      3224 I B_ADDR[2] 116 1'b0
      3224 I B_ADDR[3] 115 1'b0
      3224 I B_ADDR[4] 114 \corescorecore.core_1.serving.ram.raddr [0]
      3224 I B_ADDR[5] 113 \corescorecore.core_1.serving.ram.raddr [1]
      3224 I B_ADDR[6] 112 1'b0
      3224 I B_ADDR[7] 111 \corescorecore.core_1.serving.ram.raddr [2]
      3224 I B_ADDR[8] 110 \corescorecore.core_1.serving.ram.raddr [3]
      3224 I B_ADDR[9] 109 \corescorecore.core_1.serving.ram.raddr [4]
      3224 I B_ADDR[10] 108 \corescorecore.core_1.serving.ram.raddr [5]
      3224 I B_ADDR[11] 107 \corescorecore.core_1.serving.ram.raddr [6]
      3224 I B_ADDR[12] 106 \corescorecore.core_1.serving.ram.raddr [7]
      3224 I B_ADDR[13] 105 1'b0
      3224 I B_ADDR[14] 104 1'b0
      3224 I B_ADDR[15] 103 1'b0
      3224 I  B_BM[0] 86 1'b0
      3224 I  B_BM[1] 85 1'b0
      3224 I  B_BM[2] 84 1'b0
      3224 I  B_BM[3] 83 1'b0
      3224 I  B_BM[4] 82 1'b0
      3224 I  B_BM[5] 81 1'b0
      3224 I  B_BM[6] 80 1'b0
      3224 I  B_BM[7] 79 1'b0
      3224 I  B_BM[8] 78 1'b0
      3224 I  B_BM[9] 77 1'b0
      3224 I B_BM[10] 76 1'b0
      3224 I B_BM[11] 75 1'b0
      3224 I B_BM[12] 74 1'b0
      3224 I B_BM[13] 73 1'b0
      3224 I B_BM[14] 72 1'b0
      3224 I B_BM[15] 71 1'b0
      3224 I B_BM[16] 70 1'b0
      3224 I B_BM[17] 69 1'b0
      3224 I B_BM[18] 68 1'b0
      3224 I B_BM[19] 67 1'b0
      3224 I    B_CLK 2 clk
      3224 I  B_DI[0] 46 1'bx
      3224 I  B_DI[1] 45 1'bx
      3224 I  B_DI[2] 44 1'bx
      3224 I  B_DI[3] 43 1'bx
      3224 I  B_DI[4] 42 1'bx
      3224 I  B_DI[5] 41 1'bx
      3224 I  B_DI[6] 40 1'bx
      3224 I  B_DI[7] 39 1'bx
      3224 I  B_DI[8] 38 1'bx
      3224 I  B_DI[9] 37 1'bx
      3224 I B_DI[10] 36 1'bx
      3224 I B_DI[11] 35 1'bx
      3224 I B_DI[12] 34 1'bx
      3224 I B_DI[13] 33 1'bx
      3224 I B_DI[14] 32 1'bx
      3224 I B_DI[15] 31 1'bx
      3224 I B_DI[16] 30 1'bx
      3224 I B_DI[17] 29 1'bx
      3224 I B_DI[18] 28 1'bx
      3224 I B_DI[19] 27 1'bx
      3224 I     B_EN 4 1'h1
      3224 I     B_WE 6 1'h0
      3224 O  A_DO[0] 20 _0988_[0]
      3224 O  A_DO[1] 19 _0988_[1]
      3224 O  A_DO[2] 18 _0988_[2]
      3224 O  A_DO[3] 17 _0988_[3]
      3224 O  A_DO[4] 16 _0988_[4]
      3224 O  A_DO[5] 15 _0988_[5]
      3224 O  A_DO[6] 14 _0988_[6]
      3224 O  A_DO[7] 13 _0988_[7]
      3224 O  A_DO[8] 12 _0988_[8]
      3224 O  A_DO[9] 11 _0988_[9]
      3224 O A_DO[10] 10 _0988_[10]
      3224 O A_DO[11] 9 _0988_[11]
      3224 O A_DO[12] 8 _0988_[12]
      3224 O A_DO[13] 7 _0988_[13]
      3224 O A_DO[14] 6 _0988_[14]
      3224 O A_DO[15] 5 _0988_[15]
      3224 O A_DO[16] 4 _0988_[16]
      3224 O A_DO[17] 3 _0988_[17]
      3224 O A_DO[18] 2 _0988_[18]
      3224 O A_DO[19] 1 _0988_[19]
      3224 O  B_DO[0] 40 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [24]
      3224 O  B_DO[1] 39 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [25]
      3224 O  B_DO[2] 38 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [26]
      3224 O  B_DO[3] 37 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [27]
      3224 O  B_DO[4] 36 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [28]
      3224 O  B_DO[5] 35 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [29]
      3224 O  B_DO[6] 34 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [30]
      3224 O  B_DO[7] 33 \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [31]
      3224 O  B_DO[8] 32 _0983_[8]
      3224 O  B_DO[9] 31 _0983_[9]
      3224 O B_DO[10] 30 _0963_[0]
      3224 O B_DO[11] 29 _0963_[1]
      3224 O B_DO[12] 28 _0963_[2]
      3224 O B_DO[13] 27 _0963_[3]
      3224 O B_DO[14] 26 _0963_[4]
      3224 O B_DO[15] 25 _0963_[5]
      3224 O B_DO[16] 24 _0963_[6]
      3224 O B_DO[17] 23 _0963_[7]
      3224 O B_DO[18] 22 _0963_[8]
      3224 O B_DO[19] 21 _0963_[9]
      3225 I A_ADDR[0] 102 1'b0
      3225 I A_ADDR[1] 101 1'b0
      3225 I A_ADDR[2] 100 1'b0
      3225 I A_ADDR[3] 99 1'b0
      3225 I A_ADDR[4] 98 _0974_[0]
      3225 I A_ADDR[5] 97 _0974_[1]
      3225 I A_ADDR[6] 96 1'b0
      3225 I A_ADDR[7] 95 _0974_[2]
      3225 I A_ADDR[8] 94 _0974_[3]
      3225 I A_ADDR[9] 93 _0974_[4]
      3225 I A_ADDR[10] 92 _0974_[5]
      3225 I A_ADDR[11] 91 _0974_[6]
      3225 I A_ADDR[12] 90 _0974_[7]
      3225 I A_ADDR[13] 89 1'b0
      3225 I A_ADDR[14] 88 1'b0
      3225 I A_ADDR[15] 87 1'b0
      3225 I  A_BM[0] 66 _0979_
      3225 I  A_BM[1] 65 _0979_
      3225 I  A_BM[2] 64 _0979_
      3225 I  A_BM[3] 63 _0979_
      3225 I  A_BM[4] 62 _0979_
      3225 I  A_BM[5] 61 _0979_
      3225 I  A_BM[6] 60 _0979_
      3225 I  A_BM[7] 59 _0979_
      3225 I  A_BM[8] 58 1'b0
      3225 I  A_BM[9] 57 1'b0
      3225 I A_BM[10] 56 1'b0
      3225 I A_BM[11] 55 1'b0
      3225 I A_BM[12] 54 1'b0
      3225 I A_BM[13] 53 1'b0
      3225 I A_BM[14] 52 1'b0
      3225 I A_BM[15] 51 1'b0
      3225 I A_BM[16] 50 1'b0
      3225 I A_BM[17] 49 1'b0
      3225 I A_BM[18] 48 1'b0
      3225 I A_BM[19] 47 1'b0
      3225 I    A_CLK 1 clk
      3225 I  A_DI[0] 26 _0969_[0]
      3225 I  A_DI[1] 25 _0969_[1]
      3225 I  A_DI[2] 24 _0969_[2]
      3225 I  A_DI[3] 23 _0969_[3]
      3225 I  A_DI[4] 22 _0969_[4]
      3225 I  A_DI[5] 21 _0969_[5]
      3225 I  A_DI[6] 20 _0969_[6]
      3225 I  A_DI[7] 19 _0969_[7]
      3225 I  A_DI[8] 18 1'bx
      3225 I  A_DI[9] 17 1'bx
      3225 I A_DI[10] 16 1'b0
      3225 I A_DI[11] 15 1'b0
      3225 I A_DI[12] 14 1'b0
      3225 I A_DI[13] 13 1'b0
      3225 I A_DI[14] 12 1'b0
      3225 I A_DI[15] 11 1'b0
      3225 I A_DI[16] 10 1'b0
      3225 I A_DI[17] 9 1'b0
      3225 I A_DI[18] 8 1'b0
      3225 I A_DI[19] 7 1'b0
      3225 I     A_EN 3 1'h1
      3225 I     A_WE 5 _0979_
      3225 I B_ADDR[0] 118 1'b0
      3225 I B_ADDR[1] 117 1'b0
      3225 I B_ADDR[2] 116 1'b0
      3225 I B_ADDR[3] 115 1'b0
      3225 I B_ADDR[4] 114 \corescorecore.core_2.serving.ram.raddr [0]
      3225 I B_ADDR[5] 113 \corescorecore.core_2.serving.ram.raddr [1]
      3225 I B_ADDR[6] 112 1'b0
      3225 I B_ADDR[7] 111 \corescorecore.core_2.serving.ram.raddr [2]
      3225 I B_ADDR[8] 110 \corescorecore.core_2.serving.ram.raddr [3]
      3225 I B_ADDR[9] 109 \corescorecore.core_2.serving.ram.raddr [4]
      3225 I B_ADDR[10] 108 \corescorecore.core_2.serving.ram.raddr [5]
      3225 I B_ADDR[11] 107 \corescorecore.core_2.serving.ram.raddr [6]
      3225 I B_ADDR[12] 106 \corescorecore.core_2.serving.ram.raddr [7]
      3225 I B_ADDR[13] 105 1'b0
      3225 I B_ADDR[14] 104 1'b0
      3225 I B_ADDR[15] 103 1'b0
      3225 I  B_BM[0] 86 1'b0
      3225 I  B_BM[1] 85 1'b0
      3225 I  B_BM[2] 84 1'b0
      3225 I  B_BM[3] 83 1'b0
      3225 I  B_BM[4] 82 1'b0
      3225 I  B_BM[5] 81 1'b0
      3225 I  B_BM[6] 80 1'b0
      3225 I  B_BM[7] 79 1'b0
      3225 I  B_BM[8] 78 1'b0
      3225 I  B_BM[9] 77 1'b0
      3225 I B_BM[10] 76 1'b0
      3225 I B_BM[11] 75 1'b0
      3225 I B_BM[12] 74 1'b0
      3225 I B_BM[13] 73 1'b0
      3225 I B_BM[14] 72 1'b0
      3225 I B_BM[15] 71 1'b0
      3225 I B_BM[16] 70 1'b0
      3225 I B_BM[17] 69 1'b0
      3225 I B_BM[18] 68 1'b0
      3225 I B_BM[19] 67 1'b0
      3225 I    B_CLK 2 clk
      3225 I  B_DI[0] 46 1'bx
      3225 I  B_DI[1] 45 1'bx
      3225 I  B_DI[2] 44 1'bx
      3225 I  B_DI[3] 43 1'bx
      3225 I  B_DI[4] 42 1'bx
      3225 I  B_DI[5] 41 1'bx
      3225 I  B_DI[6] 40 1'bx
      3225 I  B_DI[7] 39 1'bx
      3225 I  B_DI[8] 38 1'bx
      3225 I  B_DI[9] 37 1'bx
      3225 I B_DI[10] 36 1'bx
      3225 I B_DI[11] 35 1'bx
      3225 I B_DI[12] 34 1'bx
      3225 I B_DI[13] 33 1'bx
      3225 I B_DI[14] 32 1'bx
      3225 I B_DI[15] 31 1'bx
      3225 I B_DI[16] 30 1'bx
      3225 I B_DI[17] 29 1'bx
      3225 I B_DI[18] 28 1'bx
      3225 I B_DI[19] 27 1'bx
      3225 I     B_EN 4 1'h1
      3225 I     B_WE 6 1'h0
      3225 O  A_DO[0] 20 _0989_[0]
      3225 O  A_DO[1] 19 _0989_[1]
      3225 O  A_DO[2] 18 _0989_[2]
      3225 O  A_DO[3] 17 _0989_[3]
      3225 O  A_DO[4] 16 _0989_[4]
      3225 O  A_DO[5] 15 _0989_[5]
      3225 O  A_DO[6] 14 _0989_[6]
      3225 O  A_DO[7] 13 _0989_[7]
      3225 O  A_DO[8] 12 _0989_[8]
      3225 O  A_DO[9] 11 _0989_[9]
      3225 O A_DO[10] 10 _0989_[10]
      3225 O A_DO[11] 9 _0989_[11]
      3225 O A_DO[12] 8 _0989_[12]
      3225 O A_DO[13] 7 _0989_[13]
      3225 O A_DO[14] 6 _0989_[14]
      3225 O A_DO[15] 5 _0989_[15]
      3225 O A_DO[16] 4 _0989_[16]
      3225 O A_DO[17] 3 _0989_[17]
      3225 O A_DO[18] 2 _0989_[18]
      3225 O A_DO[19] 1 _0989_[19]
      3225 O  B_DO[0] 40 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [24]
      3225 O  B_DO[1] 39 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [25]
      3225 O  B_DO[2] 38 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [26]
      3225 O  B_DO[3] 37 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [27]
      3225 O  B_DO[4] 36 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [28]
      3225 O  B_DO[5] 35 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [29]
      3225 O  B_DO[6] 34 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [30]
      3225 O  B_DO[7] 33 \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [31]
      3225 O  B_DO[8] 32 _0984_[8]
      3225 O  B_DO[9] 31 _0984_[9]
      3225 O B_DO[10] 30 _0964_[0]
      3225 O B_DO[11] 29 _0964_[1]
      3225 O B_DO[12] 28 _0964_[2]
      3225 O B_DO[13] 27 _0964_[3]
      3225 O B_DO[14] 26 _0964_[4]
      3225 O B_DO[15] 25 _0964_[5]
      3225 O B_DO[16] 24 _0964_[6]
      3225 O B_DO[17] 23 _0964_[7]
      3225 O B_DO[18] 22 _0964_[8]
      3225 O B_DO[19] 21 _0964_[9]
      3226 I A_ADDR[0] 102 1'b0
      3226 I A_ADDR[1] 101 1'b0
      3226 I A_ADDR[2] 100 1'b0
      3226 I A_ADDR[3] 99 1'b0
      3226 I A_ADDR[4] 98 _0975_[0]
      3226 I A_ADDR[5] 97 _0975_[1]
      3226 I A_ADDR[6] 96 1'b0
      3226 I A_ADDR[7] 95 _0975_[2]
      3226 I A_ADDR[8] 94 _0975_[3]
      3226 I A_ADDR[9] 93 _0975_[4]
      3226 I A_ADDR[10] 92 _0975_[5]
      3226 I A_ADDR[11] 91 _0975_[6]
      3226 I A_ADDR[12] 90 _0975_[7]
      3226 I A_ADDR[13] 89 1'b0
      3226 I A_ADDR[14] 88 1'b0
      3226 I A_ADDR[15] 87 1'b0
      3226 I  A_BM[0] 66 _0980_
      3226 I  A_BM[1] 65 _0980_
      3226 I  A_BM[2] 64 _0980_
      3226 I  A_BM[3] 63 _0980_
      3226 I  A_BM[4] 62 _0980_
      3226 I  A_BM[5] 61 _0980_
      3226 I  A_BM[6] 60 _0980_
      3226 I  A_BM[7] 59 _0980_
      3226 I  A_BM[8] 58 1'b0
      3226 I  A_BM[9] 57 1'b0
      3226 I A_BM[10] 56 1'b0
      3226 I A_BM[11] 55 1'b0
      3226 I A_BM[12] 54 1'b0
      3226 I A_BM[13] 53 1'b0
      3226 I A_BM[14] 52 1'b0
      3226 I A_BM[15] 51 1'b0
      3226 I A_BM[16] 50 1'b0
      3226 I A_BM[17] 49 1'b0
      3226 I A_BM[18] 48 1'b0
      3226 I A_BM[19] 47 1'b0
      3226 I    A_CLK 1 clk
      3226 I  A_DI[0] 26 _0970_[0]
      3226 I  A_DI[1] 25 _0970_[1]
      3226 I  A_DI[2] 24 _0970_[2]
      3226 I  A_DI[3] 23 _0970_[3]
      3226 I  A_DI[4] 22 _0970_[4]
      3226 I  A_DI[5] 21 _0970_[5]
      3226 I  A_DI[6] 20 _0970_[6]
      3226 I  A_DI[7] 19 _0970_[7]
      3226 I  A_DI[8] 18 1'bx
      3226 I  A_DI[9] 17 1'bx
      3226 I A_DI[10] 16 1'b0
      3226 I A_DI[11] 15 1'b0
      3226 I A_DI[12] 14 1'b0
      3226 I A_DI[13] 13 1'b0
      3226 I A_DI[14] 12 1'b0
      3226 I A_DI[15] 11 1'b0
      3226 I A_DI[16] 10 1'b0
      3226 I A_DI[17] 9 1'b0
      3226 I A_DI[18] 8 1'b0
      3226 I A_DI[19] 7 1'b0
      3226 I     A_EN 3 1'h1
      3226 I     A_WE 5 _0980_
      3226 I B_ADDR[0] 118 1'b0
      3226 I B_ADDR[1] 117 1'b0
      3226 I B_ADDR[2] 116 1'b0
      3226 I B_ADDR[3] 115 1'b0
      3226 I B_ADDR[4] 114 \corescorecore.core_3.serving.ram.raddr [0]
      3226 I B_ADDR[5] 113 \corescorecore.core_3.serving.ram.raddr [1]
      3226 I B_ADDR[6] 112 1'b0
      3226 I B_ADDR[7] 111 \corescorecore.core_3.serving.ram.raddr [2]
      3226 I B_ADDR[8] 110 \corescorecore.core_3.serving.ram.raddr [3]
      3226 I B_ADDR[9] 109 \corescorecore.core_3.serving.ram.raddr [4]
      3226 I B_ADDR[10] 108 \corescorecore.core_3.serving.ram.raddr [5]
      3226 I B_ADDR[11] 107 \corescorecore.core_3.serving.ram.raddr [6]
      3226 I B_ADDR[12] 106 \corescorecore.core_3.serving.ram.raddr [7]
      3226 I B_ADDR[13] 105 1'b0
      3226 I B_ADDR[14] 104 1'b0
      3226 I B_ADDR[15] 103 1'b0
      3226 I  B_BM[0] 86 1'b0
      3226 I  B_BM[1] 85 1'b0
      3226 I  B_BM[2] 84 1'b0
      3226 I  B_BM[3] 83 1'b0
      3226 I  B_BM[4] 82 1'b0
      3226 I  B_BM[5] 81 1'b0
      3226 I  B_BM[6] 80 1'b0
      3226 I  B_BM[7] 79 1'b0
      3226 I  B_BM[8] 78 1'b0
      3226 I  B_BM[9] 77 1'b0
      3226 I B_BM[10] 76 1'b0
      3226 I B_BM[11] 75 1'b0
      3226 I B_BM[12] 74 1'b0
      3226 I B_BM[13] 73 1'b0
      3226 I B_BM[14] 72 1'b0
      3226 I B_BM[15] 71 1'b0
      3226 I B_BM[16] 70 1'b0
      3226 I B_BM[17] 69 1'b0
      3226 I B_BM[18] 68 1'b0
      3226 I B_BM[19] 67 1'b0
      3226 I    B_CLK 2 clk
      3226 I  B_DI[0] 46 1'bx
      3226 I  B_DI[1] 45 1'bx
      3226 I  B_DI[2] 44 1'bx
      3226 I  B_DI[3] 43 1'bx
      3226 I  B_DI[4] 42 1'bx
      3226 I  B_DI[5] 41 1'bx
      3226 I  B_DI[6] 40 1'bx
      3226 I  B_DI[7] 39 1'bx
      3226 I  B_DI[8] 38 1'bx
      3226 I  B_DI[9] 37 1'bx
      3226 I B_DI[10] 36 1'bx
      3226 I B_DI[11] 35 1'bx
      3226 I B_DI[12] 34 1'bx
      3226 I B_DI[13] 33 1'bx
      3226 I B_DI[14] 32 1'bx
      3226 I B_DI[15] 31 1'bx
      3226 I B_DI[16] 30 1'bx
      3226 I B_DI[17] 29 1'bx
      3226 I B_DI[18] 28 1'bx
      3226 I B_DI[19] 27 1'bx
      3226 I     B_EN 4 1'h1
      3226 I     B_WE 6 1'h0
      3226 O  A_DO[0] 20 _0990_[0]
      3226 O  A_DO[1] 19 _0990_[1]
      3226 O  A_DO[2] 18 _0990_[2]
      3226 O  A_DO[3] 17 _0990_[3]
      3226 O  A_DO[4] 16 _0990_[4]
      3226 O  A_DO[5] 15 _0990_[5]
      3226 O  A_DO[6] 14 _0990_[6]
      3226 O  A_DO[7] 13 _0990_[7]
      3226 O  A_DO[8] 12 _0990_[8]
      3226 O  A_DO[9] 11 _0990_[9]
      3226 O A_DO[10] 10 _0990_[10]
      3226 O A_DO[11] 9 _0990_[11]
      3226 O A_DO[12] 8 _0990_[12]
      3226 O A_DO[13] 7 _0990_[13]
      3226 O A_DO[14] 6 _0990_[14]
      3226 O A_DO[15] 5 _0990_[15]
      3226 O A_DO[16] 4 _0990_[16]
      3226 O A_DO[17] 3 _0990_[17]
      3226 O A_DO[18] 2 _0990_[18]
      3226 O A_DO[19] 1 _0990_[19]
      3226 O  B_DO[0] 40 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [24]
      3226 O  B_DO[1] 39 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [25]
      3226 O  B_DO[2] 38 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [26]
      3226 O  B_DO[3] 37 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [27]
      3226 O  B_DO[4] 36 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [28]
      3226 O  B_DO[5] 35 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [29]
      3226 O  B_DO[6] 34 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [30]
      3226 O  B_DO[7] 33 \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [31]
      3226 O  B_DO[8] 32 _0985_[8]
      3226 O  B_DO[9] 31 _0985_[9]
      3226 O B_DO[10] 30 _0965_[0]
      3226 O B_DO[11] 29 _0965_[1]
      3226 O B_DO[12] 28 _0965_[2]
      3226 O B_DO[13] 27 _0965_[3]
      3226 O B_DO[14] 26 _0965_[4]
      3226 O B_DO[15] 25 _0965_[5]
      3226 O B_DO[16] 24 _0965_[6]
      3226 O B_DO[17] 23 _0965_[7]
      3226 O B_DO[18] 22 _0965_[8]
      3226 O B_DO[19] 21 _0965_[9]
      3227 I A_ADDR[0] 102 1'b0
      3227 I A_ADDR[1] 101 1'b0
      3227 I A_ADDR[2] 100 1'b0
      3227 I A_ADDR[3] 99 1'b0
      3227 I A_ADDR[4] 98 _0976_[0]
      3227 I A_ADDR[5] 97 _0976_[1]
      3227 I A_ADDR[6] 96 1'b0
      3227 I A_ADDR[7] 95 _0976_[2]
      3227 I A_ADDR[8] 94 _0976_[3]
      3227 I A_ADDR[9] 93 _0976_[4]
      3227 I A_ADDR[10] 92 _0976_[5]
      3227 I A_ADDR[11] 91 _0976_[6]
      3227 I A_ADDR[12] 90 _0976_[7]
      3227 I A_ADDR[13] 89 1'b0
      3227 I A_ADDR[14] 88 1'b0
      3227 I A_ADDR[15] 87 1'b0
      3227 I  A_BM[0] 66 _0981_
      3227 I  A_BM[1] 65 _0981_
      3227 I  A_BM[2] 64 _0981_
      3227 I  A_BM[3] 63 _0981_
      3227 I  A_BM[4] 62 _0981_
      3227 I  A_BM[5] 61 _0981_
      3227 I  A_BM[6] 60 _0981_
      3227 I  A_BM[7] 59 _0981_
      3227 I  A_BM[8] 58 1'b0
      3227 I  A_BM[9] 57 1'b0
      3227 I A_BM[10] 56 1'b0
      3227 I A_BM[11] 55 1'b0
      3227 I A_BM[12] 54 1'b0
      3227 I A_BM[13] 53 1'b0
      3227 I A_BM[14] 52 1'b0
      3227 I A_BM[15] 51 1'b0
      3227 I A_BM[16] 50 1'b0
      3227 I A_BM[17] 49 1'b0
      3227 I A_BM[18] 48 1'b0
      3227 I A_BM[19] 47 1'b0
      3227 I    A_CLK 1 clk
      3227 I  A_DI[0] 26 _0971_[0]
      3227 I  A_DI[1] 25 _0971_[1]
      3227 I  A_DI[2] 24 _0971_[2]
      3227 I  A_DI[3] 23 _0971_[3]
      3227 I  A_DI[4] 22 _0971_[4]
      3227 I  A_DI[5] 21 _0971_[5]
      3227 I  A_DI[6] 20 _0971_[6]
      3227 I  A_DI[7] 19 _0971_[7]
      3227 I  A_DI[8] 18 1'bx
      3227 I  A_DI[9] 17 1'bx
      3227 I A_DI[10] 16 1'b0
      3227 I A_DI[11] 15 1'b0
      3227 I A_DI[12] 14 1'b0
      3227 I A_DI[13] 13 1'b0
      3227 I A_DI[14] 12 1'b0
      3227 I A_DI[15] 11 1'b0
      3227 I A_DI[16] 10 1'b0
      3227 I A_DI[17] 9 1'b0
      3227 I A_DI[18] 8 1'b0
      3227 I A_DI[19] 7 1'b0
      3227 I     A_EN 3 1'h1
      3227 I     A_WE 5 _0981_
      3227 I B_ADDR[0] 118 1'b0
      3227 I B_ADDR[1] 117 1'b0
      3227 I B_ADDR[2] 116 1'b0
      3227 I B_ADDR[3] 115 1'b0
      3227 I B_ADDR[4] 114 \corescorecore.core_4.serving.ram.raddr [0]
      3227 I B_ADDR[5] 113 \corescorecore.core_4.serving.ram.raddr [1]
      3227 I B_ADDR[6] 112 1'b0
      3227 I B_ADDR[7] 111 \corescorecore.core_4.serving.ram.raddr [2]
      3227 I B_ADDR[8] 110 \corescorecore.core_4.serving.ram.raddr [3]
      3227 I B_ADDR[9] 109 \corescorecore.core_4.serving.ram.raddr [4]
      3227 I B_ADDR[10] 108 \corescorecore.core_4.serving.ram.raddr [5]
      3227 I B_ADDR[11] 107 \corescorecore.core_4.serving.ram.raddr [6]
      3227 I B_ADDR[12] 106 \corescorecore.core_4.serving.ram.raddr [7]
      3227 I B_ADDR[13] 105 1'b0
      3227 I B_ADDR[14] 104 1'b0
      3227 I B_ADDR[15] 103 1'b0
      3227 I  B_BM[0] 86 1'b0
      3227 I  B_BM[1] 85 1'b0
      3227 I  B_BM[2] 84 1'b0
      3227 I  B_BM[3] 83 1'b0
      3227 I  B_BM[4] 82 1'b0
      3227 I  B_BM[5] 81 1'b0
      3227 I  B_BM[6] 80 1'b0
      3227 I  B_BM[7] 79 1'b0
      3227 I  B_BM[8] 78 1'b0
      3227 I  B_BM[9] 77 1'b0
      3227 I B_BM[10] 76 1'b0
      3227 I B_BM[11] 75 1'b0
      3227 I B_BM[12] 74 1'b0
      3227 I B_BM[13] 73 1'b0
      3227 I B_BM[14] 72 1'b0
      3227 I B_BM[15] 71 1'b0
      3227 I B_BM[16] 70 1'b0
      3227 I B_BM[17] 69 1'b0
      3227 I B_BM[18] 68 1'b0
      3227 I B_BM[19] 67 1'b0
      3227 I    B_CLK 2 clk
      3227 I  B_DI[0] 46 1'bx
      3227 I  B_DI[1] 45 1'bx
      3227 I  B_DI[2] 44 1'bx
      3227 I  B_DI[3] 43 1'bx
      3227 I  B_DI[4] 42 1'bx
      3227 I  B_DI[5] 41 1'bx
      3227 I  B_DI[6] 40 1'bx
      3227 I  B_DI[7] 39 1'bx
      3227 I  B_DI[8] 38 1'bx
      3227 I  B_DI[9] 37 1'bx
      3227 I B_DI[10] 36 1'bx
      3227 I B_DI[11] 35 1'bx
      3227 I B_DI[12] 34 1'bx
      3227 I B_DI[13] 33 1'bx
      3227 I B_DI[14] 32 1'bx
      3227 I B_DI[15] 31 1'bx
      3227 I B_DI[16] 30 1'bx
      3227 I B_DI[17] 29 1'bx
      3227 I B_DI[18] 28 1'bx
      3227 I B_DI[19] 27 1'bx
      3227 I     B_EN 4 1'h1
      3227 I     B_WE 6 1'h0
      3227 O  A_DO[0] 20 _0991_[0]
      3227 O  A_DO[1] 19 _0991_[1]
      3227 O  A_DO[2] 18 _0991_[2]
      3227 O  A_DO[3] 17 _0991_[3]
      3227 O  A_DO[4] 16 _0991_[4]
      3227 O  A_DO[5] 15 _0991_[5]
      3227 O  A_DO[6] 14 _0991_[6]
      3227 O  A_DO[7] 13 _0991_[7]
      3227 O  A_DO[8] 12 _0991_[8]
      3227 O  A_DO[9] 11 _0991_[9]
      3227 O A_DO[10] 10 _0991_[10]
      3227 O A_DO[11] 9 _0991_[11]
      3227 O A_DO[12] 8 _0991_[12]
      3227 O A_DO[13] 7 _0991_[13]
      3227 O A_DO[14] 6 _0991_[14]
      3227 O A_DO[15] 5 _0991_[15]
      3227 O A_DO[16] 4 _0991_[16]
      3227 O A_DO[17] 3 _0991_[17]
      3227 O A_DO[18] 2 _0991_[18]
      3227 O A_DO[19] 1 _0991_[19]
      3227 O  B_DO[0] 40 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [24]
      3227 O  B_DO[1] 39 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [25]
      3227 O  B_DO[2] 38 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [26]
      3227 O  B_DO[3] 37 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [27]
      3227 O  B_DO[4] 36 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [28]
      3227 O  B_DO[5] 35 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [29]
      3227 O  B_DO[6] 34 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [30]
      3227 O  B_DO[7] 33 \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [31]
      3227 O  B_DO[8] 32 _0986_[8]
      3227 O  B_DO[9] 31 _0986_[9]
      3227 O B_DO[10] 30 _0966_[0]
      3227 O B_DO[11] 29 _0966_[1]
      3227 O B_DO[12] 28 _0966_[2]
      3227 O B_DO[13] 27 _0966_[3]
      3227 O B_DO[14] 26 _0966_[4]
      3227 O B_DO[15] 25 _0966_[5]
      3227 O B_DO[16] 24 _0966_[6]
      3227 O B_DO[17] 23 _0966_[7]
      3227 O B_DO[18] 22 _0966_[8]
      3227 O B_DO[19] 21 _0966_[9]
      3228 O   #input 1 i_clk
      3229 O   #input 1 i_rstn
      3230 I  #output 1 o_uart_tx
