

================================================================
== Vivado HLS Report for 'concatenate1d_ap_fixed_ap_fixed_ap_fixed_merge_config1_s'
================================================================
* Date:           Tue Nov  9 10:02:03 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution12
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns |   0 ns   |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        -|        -|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|        -|    -|
|Register             |        -|      -|        -|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|        0|        0|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|        0|        0|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|        0|        0|    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                      Source Object                      |    C Type    |
+----------------+-----+-----+------------+---------------------------------------------------------+--------------+
|ap_ready        | out |    1| ap_ctrl_hs | concatenate1d<ap_fixed,ap_fixed,ap_fixed,merge_config1> | return value |
|ap_return_0     | out |   16| ap_ctrl_hs | concatenate1d<ap_fixed,ap_fixed,ap_fixed,merge_config1> | return value |
|ap_return_1     | out |   16| ap_ctrl_hs | concatenate1d<ap_fixed,ap_fixed,ap_fixed,merge_config1> | return value |
|ap_return_2     | out |   16| ap_ctrl_hs | concatenate1d<ap_fixed,ap_fixed,ap_fixed,merge_config1> | return value |
|ap_return_3     | out |   16| ap_ctrl_hs | concatenate1d<ap_fixed,ap_fixed,ap_fixed,merge_config1> | return value |
|ap_return_4     | out |   16| ap_ctrl_hs | concatenate1d<ap_fixed,ap_fixed,ap_fixed,merge_config1> | return value |
|ap_return_5     | out |   16| ap_ctrl_hs | concatenate1d<ap_fixed,ap_fixed,ap_fixed,merge_config1> | return value |
|ap_return_6     | out |   16| ap_ctrl_hs | concatenate1d<ap_fixed,ap_fixed,ap_fixed,merge_config1> | return value |
|data1_0_V_read  |  in |   16|   ap_none  |                      data1_0_V_read                     |    scalar    |
|data1_1_V_read  |  in |   16|   ap_none  |                      data1_1_V_read                     |    scalar    |
|data1_2_V_read  |  in |   16|   ap_none  |                      data1_2_V_read                     |    scalar    |
|data2_0_V_read  |  in |   16|   ap_none  |                      data2_0_V_read                     |    scalar    |
|data2_1_V_read  |  in |   16|   ap_none  |                      data2_1_V_read                     |    scalar    |
|data2_2_V_read  |  in |   16|   ap_none  |                      data2_2_V_read                     |    scalar    |
|data2_3_V_read  |  in |   16|   ap_none  |                      data2_3_V_read                     |    scalar    |
+----------------+-----+-----+------------+---------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%data2_3_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data2_3_V_read)" [firmware/nnet_utils/nnet_merge.h:154]   --->   Operation 2 'read' 'data2_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data2_2_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data2_2_V_read)" [firmware/nnet_utils/nnet_merge.h:154]   --->   Operation 3 'read' 'data2_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data2_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data2_1_V_read)" [firmware/nnet_utils/nnet_merge.h:154]   --->   Operation 4 'read' 'data2_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data2_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data2_0_V_read)" [firmware/nnet_utils/nnet_merge.h:154]   --->   Operation 5 'read' 'data2_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data1_2_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data1_2_V_read)" [firmware/nnet_utils/nnet_merge.h:154]   --->   Operation 6 'read' 'data1_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data1_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data1_1_V_read)" [firmware/nnet_utils/nnet_merge.h:154]   --->   Operation 7 'read' 'data1_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data1_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data1_0_V_read)" [firmware/nnet_utils/nnet_merge.h:154]   --->   Operation 8 'read' 'data1_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i16, i16, i16, i16, i16, i16, i16 } undef, i16 %data1_0_V_read_1, 0" [firmware/nnet_utils/nnet_merge.h:174]   --->   Operation 9 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i16, i16, i16, i16, i16, i16, i16 } %mrv, i16 %data1_1_V_read_1, 1" [firmware/nnet_utils/nnet_merge.h:174]   --->   Operation 10 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i16, i16, i16, i16, i16, i16, i16 } %mrv_1, i16 %data1_2_V_read_1, 2" [firmware/nnet_utils/nnet_merge.h:174]   --->   Operation 11 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i16, i16, i16, i16, i16, i16, i16 } %mrv_2, i16 %data2_0_V_read_1, 3" [firmware/nnet_utils/nnet_merge.h:174]   --->   Operation 12 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i16, i16, i16, i16, i16, i16, i16 } %mrv_3, i16 %data2_1_V_read_1, 4" [firmware/nnet_utils/nnet_merge.h:174]   --->   Operation 13 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i16, i16, i16, i16, i16, i16, i16 } %mrv_4, i16 %data2_2_V_read_1, 5" [firmware/nnet_utils/nnet_merge.h:174]   --->   Operation 14 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i16, i16, i16, i16, i16, i16, i16 } %mrv_5, i16 %data2_3_V_read_1, 6" [firmware/nnet_utils/nnet_merge.h:174]   --->   Operation 15 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "ret { i16, i16, i16, i16, i16, i16, i16 } %mrv_6" [firmware/nnet_utils/nnet_merge.h:174]   --->   Operation 16 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data1_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data1_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data1_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data2_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data2_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data2_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data2_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data2_3_V_read_1 (read       ) [ 00]
data2_2_V_read_1 (read       ) [ 00]
data2_1_V_read_1 (read       ) [ 00]
data2_0_V_read_1 (read       ) [ 00]
data1_2_V_read_1 (read       ) [ 00]
data1_1_V_read_1 (read       ) [ 00]
data1_0_V_read_1 (read       ) [ 00]
mrv              (insertvalue) [ 00]
mrv_1            (insertvalue) [ 00]
mrv_2            (insertvalue) [ 00]
mrv_3            (insertvalue) [ 00]
mrv_4            (insertvalue) [ 00]
mrv_5            (insertvalue) [ 00]
mrv_6            (insertvalue) [ 00]
ret_ln174        (ret        ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data1_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data1_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data1_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data1_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data1_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data1_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data2_0_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data2_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data2_1_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data2_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data2_2_V_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data2_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data2_3_V_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data2_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1004" name="data2_3_V_read_1_read_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="16" slack="0"/>
<pin id="20" dir="0" index="1" bw="16" slack="0"/>
<pin id="21" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data2_3_V_read_1/1 "/>
</bind>
</comp>

<comp id="24" class="1004" name="data2_2_V_read_1_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="16" slack="0"/>
<pin id="26" dir="0" index="1" bw="16" slack="0"/>
<pin id="27" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data2_2_V_read_1/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="data2_1_V_read_1_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="16" slack="0"/>
<pin id="32" dir="0" index="1" bw="16" slack="0"/>
<pin id="33" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data2_1_V_read_1/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="data2_0_V_read_1_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="16" slack="0"/>
<pin id="38" dir="0" index="1" bw="16" slack="0"/>
<pin id="39" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data2_0_V_read_1/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="data1_2_V_read_1_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="16" slack="0"/>
<pin id="44" dir="0" index="1" bw="16" slack="0"/>
<pin id="45" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data1_2_V_read_1/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="data1_1_V_read_1_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="16" slack="0"/>
<pin id="50" dir="0" index="1" bw="16" slack="0"/>
<pin id="51" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data1_1_V_read_1/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="data1_0_V_read_1_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="16" slack="0"/>
<pin id="56" dir="0" index="1" bw="16" slack="0"/>
<pin id="57" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data1_0_V_read_1/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="mrv_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="112" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="0"/>
<pin id="63" dir="1" index="2" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="mrv_1_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="112" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="1" index="2" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="mrv_2_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="112" slack="0"/>
<pin id="74" dir="0" index="1" bw="16" slack="0"/>
<pin id="75" dir="1" index="2" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="mrv_3_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="112" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="1" index="2" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="mrv_4_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="112" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="1" index="2" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="mrv_5_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="112" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="1" index="2" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="mrv_6_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="112" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="1" index="2" bw="112" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="22"><net_src comp="14" pin="0"/><net_sink comp="18" pin=0"/></net>

<net id="23"><net_src comp="12" pin="0"/><net_sink comp="18" pin=1"/></net>

<net id="28"><net_src comp="14" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="10" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="34"><net_src comp="14" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="8" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="40"><net_src comp="14" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="6" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="14" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="4" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="14" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="16" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="54" pin="2"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="60" pin="2"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="48" pin="2"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="66" pin="2"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="42" pin="2"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="72" pin="2"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="36" pin="2"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="78" pin="2"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="30" pin="2"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="84" pin="2"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="24" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="90" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="18" pin="2"/><net_sink comp="96" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: concatenate1d<ap_fixed,ap_fixed,ap_fixed,merge_config1> : data1_0_V_read | {1 }
	Port: concatenate1d<ap_fixed,ap_fixed,ap_fixed,merge_config1> : data1_1_V_read | {1 }
	Port: concatenate1d<ap_fixed,ap_fixed,ap_fixed,merge_config1> : data1_2_V_read | {1 }
	Port: concatenate1d<ap_fixed,ap_fixed,ap_fixed,merge_config1> : data2_0_V_read | {1 }
	Port: concatenate1d<ap_fixed,ap_fixed,ap_fixed,merge_config1> : data2_1_V_read | {1 }
	Port: concatenate1d<ap_fixed,ap_fixed,ap_fixed,merge_config1> : data2_2_V_read | {1 }
	Port: concatenate1d<ap_fixed,ap_fixed,ap_fixed,merge_config1> : data2_3_V_read | {1 }
  - Chain level:
	State 1
		mrv_1 : 1
		mrv_2 : 2
		mrv_3 : 3
		mrv_4 : 4
		mrv_5 : 5
		mrv_6 : 6
		ret_ln174 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|
| Operation|       Functional Unit       |
|----------|-----------------------------|
|          | data2_3_V_read_1_read_fu_18 |
|          | data2_2_V_read_1_read_fu_24 |
|          | data2_1_V_read_1_read_fu_30 |
|   read   | data2_0_V_read_1_read_fu_36 |
|          | data1_2_V_read_1_read_fu_42 |
|          | data1_1_V_read_1_read_fu_48 |
|          | data1_0_V_read_1_read_fu_54 |
|----------|-----------------------------|
|          |          mrv_fu_60          |
|          |         mrv_1_fu_66         |
|          |         mrv_2_fu_72         |
|insertvalue|         mrv_3_fu_78         |
|          |         mrv_4_fu_84         |
|          |         mrv_5_fu_90         |
|          |         mrv_6_fu_96         |
|----------|-----------------------------|
|   Total  |                             |
|----------|-----------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
