- tool: questa
  compile:
    work_lib    : "work_top"
    svlog_option: "-64 	-L cv_uvm_dv_utils_lib -L tb_lib -L /home/cao/mgc/questasim/2023.3/uvm-1.2/ +incdir+/home/cao/mgc/questasim/2023.3/verilog_src/uvm-1.2/src" 
    svlog_source: "$PROJECT_DIR/sv/dut_env_pkg.sv 
                   $PROJECT_DIR/test/test_pkg.sv $PROJECT_DIR/top/top.sv"
    yaml_lists  :  "cv_dv_utils.yaml uvma_axi5.yaml"
    vopt_option :  "-assertdebug -L cv_uvm_dv_utils_lib -L tb_lib +acc -note 12003 -suppress 2583 -note 13314"
    top_entity  :  "top"
  sim:
    work_lib    : "work_top"
    sim_option  : "-L cv_uvm_dv_utils_lib -L tb_lib -note 8233 -note 12003 -c -classdebug -solvefailseverity=4 -solvefaildebug=2 -solvefailtestcase=constraint_failure.txt -l -assertdebug -msgmode both" 
