$date
  Mon Oct 09 10:31:52 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module three_bit_alu_tb $end
$var reg 3 ! num1[2:0] $end
$var reg 3 " num2[2:0] $end
$var reg 4 # control[3:0] $end
$var reg 6 $ result[5:0] $end
$scope module dut $end
$var reg 3 % num1[2:0] $end
$var reg 3 & num2[2:0] $end
$var reg 1 ' s_u $end
$var reg 1 ( add $end
$var reg 1 ) subtract $end
$var reg 1 * multiply $end
$var reg 6 + result[5:0] $end
$var reg 4 , control[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b111 !
b001 "
b0000 #
b000000 $
b111 %
b001 &
0'
0(
0)
0*
b000000 +
b0000 ,
#1000000
b0001 #
b000111 $
1*
b000111 +
b0001 ,
#2000000
b0010 #
b000110 $
1)
0*
b000110 +
b0010 ,
#3000000
b0011 #
1*
b0011 ,
#4000000
b0100 #
b001000 $
1(
0)
0*
b001000 +
b0100 ,
#5000000
b0101 #
1*
b0101 ,
#6000000
b0110 #
1)
0*
b0110 ,
#7000000
b0111 #
1*
b0111 ,
#8000000
b1000 #
b000000 $
1'
0(
0)
0*
b000000 +
b1000 ,
#9000000
b1001 #
b111111 $
1*
b111111 +
b1001 ,
