# do trabalho-pll_V3_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/pfd.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:51:40 on Jul 05,2021
# vcom -reportprogress 300 -93 -work work C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/pfd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pfd
# -- Compiling architecture pfd_arch of pfd
# End time: 19:51:40 on Jul 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/d_ff.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:51:41 on Jul 05,2021
# vcom -reportprogress 300 -93 -work work C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/d_ff.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity d_ff
# -- Compiling architecture dff_arch of d_ff
# End time: 19:51:41 on Jul 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/divfreq.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:51:41 on Jul 05,2021
# vcom -reportprogress 300 -93 -work work C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/divfreq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity divfreq
# -- Compiling architecture divfreq_arch of divfreq
# End time: 19:51:41 on Jul 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.divfreq work.pfd
# vsim work.divfreq work.pfd 
# Start time: 19:51:49 on Jul 05,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.divfreq(divfreq_arch)
# Loading work.pfd(pfd_arch)
# Loading work.d_ff(dff_arch)
add wave -position insertpoint  \
sim:/divfreq/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Paulo  Hostname: PAULO  ProcessID: 5492
# 
#           Attempting to use alternate WLF file "./wlftawvvid".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftawvvid
# 
add wave -position insertpoint  \
sim:/divfreq/ref
add wave -position insertpoint  \
sim:/pfd/a
add wave -position insertpoint  \
sim:/pfd/b
add wave -position insertpoint  \
sim:/pfd/up
add wave -position insertpoint  \
sim:/pfd/down
force -freeze sim:/divfreq/clk 0 0, 1 {10000 ps} -r 20ns
force -freeze sim:/pfd/b 0 4ms, 1 {12335000000 ps} -r 16.67ms
run
# End time: 19:56:30 on Jul 05,2021, Elapsed time: 0:04:41
# Errors: 0, Warnings: 2
