<profile>

<section name = "Vivado HLS Report for 'fir'" level="0">
<item name = "Date">Mon Nov 23 13:19:07 2015
</item>
<item name = "Version">2014.2 (Build 932637 on Wed Jun 11 12:38:34 PM 2014)</item>
<item name = "Project">audio.prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq zynq_fpv6 </item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="default">10.00, 7.95, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">63, 63, 64, 64, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop">59, 59, 3, 1, 1, 57, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Expression">-, 3, 0, 12</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, 548, 700</column>
<column name="Memory">0, -, 48, 313</column>
<column name="Multiplexer">-, -, -, 80</column>
<column name="Register">-, -, 126, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 1, ~0, 2</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="fir_fir_io_s_axi_U">fir_fir_io_s_axi, 0, 0, 548, 700</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="c_U">fir_c, 0, 16, 158, 59, 16, 1, 944</column>
<column name="shift_reg_U">fir_shift_reg, 0, 32, 155, 58, 16, 1, 928</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="acc_fu_144_p2">*, 1, 0, 0, 16, 10</column>
<column name="tmp_1_fu_187_p2">*, 1, 0, 0, 16, 16</column>
<column name="tmp_5_fu_206_p2">*, 1, 0, 0, 16, 10</column>
<column name="i_1_fu_160_p2">+, 0, 0, 6, 6, 2</column>
<column name="tmp_3_fu_154_p2">icmp, 0, 0, 6, 6, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="acc1_reg_126">37, 2, 37, 74</column>
<column name="ap_NS_fsm">3, 6, 3, 18</column>
<column name="i_phi_fu_119_p4">6, 2, 6, 12</column>
<column name="i_reg_115">6, 2, 6, 12</column>
<column name="shift_reg_address0">6, 3, 6, 18</column>
<column name="shift_reg_address1">6, 3, 6, 18</column>
<column name="shift_reg_d1">16, 3, 16, 48</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="acc1_reg_126">37, 0, 37, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_reg_ppiten_pp0_it0">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it2">1, 0, 1, 0</column>
<column name="ap_reg_ppstg_tmp_3_reg_243_pp0_it1">1, 0, 1, 0</column>
<column name="c_load_reg_267">16, 0, 16, 0</column>
<column name="i_1_reg_247">6, 0, 6, 0</column>
<column name="i_reg_115">6, 0, 6, 0</column>
<column name="reg_136">16, 0, 16, 0</column>
<column name="tmp_2_reg_272">31, 0, 31, 0</column>
<column name="tmp_3_reg_243">1, 0, 1, 0</column>
<column name="tmp_6_reg_257">6, 0, 64, 58</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_fir_io_AWVALID">in, 1, s_axi, fir_io, scalar</column>
<column name="s_axi_fir_io_AWREADY">out, 1, s_axi, fir_io, scalar</column>
<column name="s_axi_fir_io_AWADDR">in, 6, s_axi, fir_io, scalar</column>
<column name="s_axi_fir_io_WVALID">in, 1, s_axi, fir_io, scalar</column>
<column name="s_axi_fir_io_WREADY">out, 1, s_axi, fir_io, scalar</column>
<column name="s_axi_fir_io_WDATA">in, 32, s_axi, fir_io, scalar</column>
<column name="s_axi_fir_io_WSTRB">in, 4, s_axi, fir_io, scalar</column>
<column name="s_axi_fir_io_ARVALID">in, 1, s_axi, fir_io, scalar</column>
<column name="s_axi_fir_io_ARREADY">out, 1, s_axi, fir_io, scalar</column>
<column name="s_axi_fir_io_ARADDR">in, 6, s_axi, fir_io, scalar</column>
<column name="s_axi_fir_io_RVALID">out, 1, s_axi, fir_io, scalar</column>
<column name="s_axi_fir_io_RREADY">in, 1, s_axi, fir_io, scalar</column>
<column name="s_axi_fir_io_RDATA">out, 32, s_axi, fir_io, scalar</column>
<column name="s_axi_fir_io_RRESP">out, 2, s_axi, fir_io, scalar</column>
<column name="s_axi_fir_io_BVALID">out, 1, s_axi, fir_io, scalar</column>
<column name="s_axi_fir_io_BREADY">in, 1, s_axi, fir_io, scalar</column>
<column name="s_axi_fir_io_BRESP">out, 2, s_axi, fir_io, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, fir, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, fir, return value</column>
</table>
</item>
</section>
</profile>
