#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5ec80a509800 .scope module, "SPI_Interface" "SPI_Interface" 2 5;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "MS_MODE";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "CLR";
    .port_info 3 /INPUT 1 "READ";
    .port_info 4 /INPUT 1 "WRITE";
    .port_info 5 /INPUT 8 "CONTROL";
    .port_info 6 /OUTPUT 8 "STATUS";
    .port_info 7 /INPUT 8 "INCOMING_DATA";
    .port_info 8 /OUTPUT 8 "OUTCOMING_DATA";
    .port_info 9 /INPUT 1 "MISO";
    .port_info 10 /OUTPUT 1 "MOSI";
    .port_info 11 /INOUT 1 "CS";
    .port_info 12 /INOUT 1 "S_CLK";
L_0x5ec80a5a4060 .functor BUFZ 8, L_0x5ec80a584150, C4<00000000>, C4<00000000>, C4<00000000>;
o0x785fa31d87f8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
L_0x5ec80a5a4160 .functor BUFZ 8, o0x785fa31d87f8, C4<00000000>, C4<00000000>, C4<00000000>;
o0x785fa31d8828 .functor BUFZ 1, C4<z>; HiZ drive
L_0x785fa3186450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5ec80a5a4260 .functor XNOR 1, o0x785fa31d8828, L_0x785fa3186450, C4<0>, C4<0>;
L_0x5ec80a5a4430 .functor NOT 1, L_0x5ec80a5a4360, C4<0>, C4<0>, C4<0>;
o0x785fa31d3218 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5ec80a5a44d0 .functor AND 1, o0x785fa31d3218, L_0x5ec80a5a4430, C4<1>, C4<1>;
v0x5ec80a5735d0_0 .net "CLK", 0 0, o0x785fa31d3218;  0 drivers
o0x785fa31cf708 .functor BUFZ 1, C4<z>; HiZ drive
v0x5ec80a573690_0 .net "CLR", 0 0, o0x785fa31cf708;  0 drivers
o0x785fa31d3248 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5ec80a573840_0 .net "CONTROL", 7 0, o0x785fa31d3248;  0 drivers
o0x785fa31d8798 .functor BUFZ 1, C4<z>; HiZ drive
v0x5ec80a5738e0_0 .net "CS", 0 0, o0x785fa31d8798;  0 drivers
v0x5ec80a573980_0 .net "HIGH", 0 0, L_0x785fa3186450;  1 drivers
v0x5ec80a573a20_0 .net "INCOMING_DATA", 7 0, o0x785fa31d87f8;  0 drivers
L_0x785fa3186408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ec80a573b00_0 .net "LOW", 0 0, L_0x785fa3186408;  1 drivers
o0x785fa31d3c08 .functor BUFZ 1, C4<z>; HiZ drive
v0x5ec80a573ba0_0 .net "MISO", 0 0, o0x785fa31d3c08;  0 drivers
v0x5ec80a573c40_0 .net "MOSI", 0 0, L_0x5ec80a58b530;  1 drivers
v0x5ec80a573d70_0 .net "MS_MODE", 0 0, o0x785fa31d8828;  0 drivers
v0x5ec80a573e10_0 .net "OUTCOMING_DATA", 7 0, L_0x5ec80a5a4060;  1 drivers
v0x5ec80a573ef0_0 .net "P_DATA_OUT", 0 0, L_0x5ec80a5a3170;  1 drivers
v0x5ec80a573fb0_0 .net "RE", 0 0, v0x5ec80a55a6f0_0;  1 drivers
o0x785fa31d3368 .functor BUFZ 1, C4<z>; HiZ drive
v0x5ec80a574050_0 .net "READ", 0 0, o0x785fa31d3368;  0 drivers
o0x785fa31d0fc8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5ec80a5740f0_0 .net "RECEIVER_BUFFER_DATA_I", 7 0, o0x785fa31d0fc8;  0 drivers
v0x5ec80a5741c0_0 .net "RECEIVER_BUFFER_DATA_O", 7 0, L_0x5ec80a584150;  1 drivers
v0x5ec80a574290_0 .net "RECEIVER_BUFFER_FULL_STATE", 0 0, v0x5ec80a55a870_0;  1 drivers
o0x785fa31cf828 .functor BUFZ 1, C4<z>; HiZ drive
v0x5ec80a574470_0 .net "RECEIVER_BUFFER_SH_LD", 0 0, o0x785fa31cf828;  0 drivers
v0x5ec80a574510_0 .net "RECEIVER_CLK", 0 0, L_0x5ec80a5a3950;  1 drivers
v0x5ec80a5745b0_0 .net "RECEIVER_CLR", 0 0, L_0x5ec80a5a39c0;  1 drivers
v0x5ec80a574650_0 .net "RECEIVER_READ", 0 0, v0x5ec80a55ac10_0;  1 drivers
v0x5ec80a5746f0_0 .net "RECEIVER_REG_EMPTY", 0 0, L_0x5ec80a5928e0;  1 drivers
v0x5ec80a5747e0_0 .net "RECEIVER_REG_FULL", 0 0, L_0x5ec80a592b60;  1 drivers
v0x5ec80a574880_0 .net "SENDER_BUFFER_DATA_I", 7 0, L_0x5ec80a5a4160;  1 drivers
v0x5ec80a574920_0 .net "SENDER_BUFFER_DATA_O", 7 0, L_0x5ec80a57ce10;  1 drivers
v0x5ec80a5749c0_0 .net "SENDER_BUFFER_FULL_STATE", 0 0, v0x5ec80a55acd0_0;  1 drivers
v0x5ec80a574a60_0 .net "SENDER_BUFFER_SH_LD", 0 0, L_0x5ec80a5a3c40;  1 drivers
v0x5ec80a574b90_0 .net "SENDER_CLK", 0 0, L_0x5ec80a5a3610;  1 drivers
v0x5ec80a574c30_0 .net "SENDER_CLR", 0 0, L_0x5ec80a5a36d0;  1 drivers
v0x5ec80a574cd0_0 .net "SENDER_REG_EMPTY", 0 0, L_0x5ec80a58b6c0;  1 drivers
v0x5ec80a574d70_0 .net "SENDER_REG_FULL", 0 0, L_0x5ec80a58b930;  1 drivers
v0x5ec80a574e60_0 .net "SENDER_WRITE", 0 0, v0x5ec80a55b130_0;  1 drivers
v0x5ec80a574f00_0 .net "STATUS", 7 0, v0x5ec80a573370_0;  1 drivers
o0x785fa31d85e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5ec80a5751b0_0 .net "S_CLK", 0 0, o0x785fa31d85e8;  0 drivers
v0x5ec80a575250_0 .net "S_LCK", 0 0, L_0x5ec80a5a45d0;  1 drivers
v0x5ec80a5752f0_0 .net "TE", 0 0, v0x5ec80a55b390_0;  1 drivers
o0x785fa31d3638 .functor BUFZ 1, C4<z>; HiZ drive
v0x5ec80a5753e0_0 .net "WRITE", 0 0, o0x785fa31d3638;  0 drivers
v0x5ec80a575480_0 .net *"_ivl_11", 0 0, L_0x5ec80a5a4260;  1 drivers
v0x5ec80a575520_0 .net *"_ivl_14", 0 0, L_0x5ec80a5a4360;  1 drivers
v0x5ec80a5755c0_0 .net *"_ivl_15", 0 0, L_0x5ec80a5a4430;  1 drivers
v0x5ec80a575680_0 .net *"_ivl_17", 0 0, L_0x5ec80a5a44d0;  1 drivers
L_0x5ec80a5a3170 .part L_0x5ec80a5a2ff0, 0, 1;
L_0x5ec80a5a4360 .part o0x785fa31d3248, 7, 1;
L_0x5ec80a5a45d0 .functor MUXZ 1, o0x785fa31d85e8, L_0x5ec80a5a44d0, L_0x5ec80a5a4260, C4<>;
S_0x5ec80a537200 .scope module, "RECEIVER_BUFFER" "SHIFT_REGISTER_8BIT" 2 67, 3 4 0, S_0x5ec80a509800;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 8 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 8 "P_DATA_OUT";
v0x5ec80a54f700_0 .net "CLK", 0 0, L_0x785fa3186408;  alias, 1 drivers
v0x5ec80a54f7c0_0 .net "CLR", 0 0, o0x785fa31cf708;  alias, 0 drivers
v0x5ec80a54f880_0 .net "P_DATA_IN", 7 0, o0x785fa31d0fc8;  alias, 0 drivers
v0x5ec80a54f920_0 .net "P_DATA_OUT", 7 0, L_0x5ec80a584150;  alias, 1 drivers
v0x5ec80a54fa00_0 .net "SH_LD", 0 0, o0x785fa31cf828;  alias, 0 drivers
o0x785fa31cf078 .functor BUFZ 1, C4<z>; HiZ drive
v0x5ec80a54fb40_0 .net "S_DATA_IN", 0 0, o0x785fa31cf078;  0 drivers
L_0x5ec80a580600 .part o0x785fa31d0fc8, 4, 4;
L_0x5ec80a583f20 .part o0x785fa31d0fc8, 0, 4;
L_0x5ec80a584010 .part L_0x5ec80a584150, 4, 1;
L_0x5ec80a584150 .concat8 [ 4 4 0 0], L_0x5ec80a580e20, L_0x5ec80a57d590;
S_0x5ec80a537a50 .scope module, "shift_register_0" "SHIFT_REGISTER_4BIT" 3 13, 4 3 0, S_0x5ec80a537200;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 4 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 4 "P_DATA_OUT";
L_0x5ec80a57db80 .functor NOT 1, o0x785fa31cf828, C4<0>, C4<0>, C4<0>;
L_0x5ec80a57dc20 .functor NOT 1, o0x785fa31cf708, C4<0>, C4<0>, C4<0>;
L_0x5ec80a57dcc0 .functor AND 1, L_0x5ec80a57db80, L_0x5ec80a57dd60, C4<1>, C4<1>;
L_0x5ec80a57de00 .functor NOR 1, o0x785fa31cf828, L_0x5ec80a57df00, C4<0>, C4<0>;
L_0x5ec80a57db10 .functor AND 1, L_0x5ec80a57db80, L_0x5ec80a57e020, C4<1>, C4<1>;
L_0x5ec80a57e110 .functor NOR 1, o0x785fa31cf828, L_0x5ec80a57e1f0, C4<0>, C4<0>;
L_0x5ec80a57e400 .functor AND 1, L_0x5ec80a57db80, L_0x5ec80a57e500, C4<1>, C4<1>;
L_0x5ec80a57e5a0 .functor NOR 1, o0x785fa31cf828, L_0x5ec80a57e690, C4<0>, C4<0>;
L_0x5ec80a57e990 .functor AND 1, L_0x5ec80a57db80, L_0x5ec80a57ea50, C4<1>, C4<1>;
L_0x5ec80a57ece0 .functor NOR 1, o0x785fa31cf828, L_0x5ec80a57ee00, C4<0>, C4<0>;
L_0x5ec80a57f070 .functor AND 1, L_0x5ec80a57f130, L_0x5ec80a57dc20, C4<1>, C4<1>;
L_0x5ec80a57f270 .functor OR 1, L_0x5ec80a57f350, o0x785fa31cf708, C4<0>, C4<0>;
L_0x5ec80a57f560 .functor AND 1, L_0x5ec80a57f5d0, L_0x5ec80a57dc20, C4<1>, C4<1>;
L_0x5ec80a57f6c0 .functor OR 1, L_0x5ec80a57f7b0, o0x785fa31cf708, C4<0>, C4<0>;
L_0x5ec80a57f2e0 .functor AND 1, L_0x5ec80a57f980, L_0x5ec80a57dc20, C4<1>, C4<1>;
L_0x5ec80a57fa20 .functor OR 1, L_0x5ec80a57fb20, o0x785fa31cf708, C4<0>, C4<0>;
L_0x5ec80a57fdf0 .functor AND 1, L_0x5ec80a57feb0, L_0x5ec80a57dc20, C4<1>, C4<1>;
L_0x5ec80a580230 .functor OR 1, L_0x5ec80a580390, o0x785fa31cf708, C4<0>, C4<0>;
L_0x5ec80a580590 .functor BUFZ 4, L_0x5ec80a580600, C4<0000>, C4<0000>, C4<0000>;
v0x5ec80a548590_0 .net "CLK", 0 0, L_0x785fa3186408;  alias, 1 drivers
v0x5ec80a548650_0 .net "CLR", 0 0, o0x785fa31cf708;  alias, 0 drivers
v0x5ec80a548710_0 .net "D_CLR", 3 0, L_0x5ec80a5800a0;  1 drivers
v0x5ec80a5487d0_0 .net "D_DATA", 3 0, L_0x5ec80a580590;  1 drivers
v0x5ec80a5488b0_0 .net "D_PRE", 3 0, L_0x5ec80a57fcb0;  1 drivers
v0x5ec80a548990_0 .net "P_DATA_IN", 3 0, L_0x5ec80a580600;  1 drivers
v0x5ec80a548a70_0 .net "P_DATA_OUT", 3 0, L_0x5ec80a57d590;  1 drivers
v0x5ec80a548b50_0 .net "SH_LD", 0 0, o0x785fa31cf828;  alias, 0 drivers
v0x5ec80a548c10_0 .net "S_CLR", 3 0, L_0x5ec80a57e730;  1 drivers
v0x5ec80a548d80_0 .net "S_DATA_IN", 0 0, o0x785fa31cf078;  alias, 0 drivers
v0x5ec80a548e20_0 .net "S_PRE", 3 0, L_0x5ec80a57e7d0;  1 drivers
v0x5ec80a548ee0_0 .net *"_ivl_101", 0 0, L_0x5ec80a57fa20;  1 drivers
v0x5ec80a548fc0_0 .net *"_ivl_104", 0 0, L_0x5ec80a57fb20;  1 drivers
v0x5ec80a5490a0_0 .net *"_ivl_106", 0 0, L_0x5ec80a57fdf0;  1 drivers
v0x5ec80a549180_0 .net *"_ivl_110", 0 0, L_0x5ec80a57feb0;  1 drivers
v0x5ec80a549260_0 .net *"_ivl_112", 0 0, L_0x5ec80a580230;  1 drivers
v0x5ec80a549340_0 .net *"_ivl_116", 0 0, L_0x5ec80a580390;  1 drivers
v0x5ec80a549420_0 .net *"_ivl_34", 0 0, L_0x5ec80a57dcc0;  1 drivers
v0x5ec80a549500_0 .net *"_ivl_37", 0 0, L_0x5ec80a57dd60;  1 drivers
v0x5ec80a5495e0_0 .net *"_ivl_39", 0 0, L_0x5ec80a57de00;  1 drivers
v0x5ec80a5496c0_0 .net *"_ivl_42", 0 0, L_0x5ec80a57df00;  1 drivers
v0x5ec80a5497a0_0 .net *"_ivl_44", 0 0, L_0x5ec80a57db10;  1 drivers
v0x5ec80a549880_0 .net *"_ivl_47", 0 0, L_0x5ec80a57e020;  1 drivers
v0x5ec80a549960_0 .net *"_ivl_49", 0 0, L_0x5ec80a57e110;  1 drivers
v0x5ec80a549a40_0 .net *"_ivl_52", 0 0, L_0x5ec80a57e1f0;  1 drivers
v0x5ec80a549b20_0 .net *"_ivl_54", 0 0, L_0x5ec80a57e400;  1 drivers
v0x5ec80a549c00_0 .net *"_ivl_57", 0 0, L_0x5ec80a57e500;  1 drivers
v0x5ec80a549ce0_0 .net *"_ivl_59", 0 0, L_0x5ec80a57e5a0;  1 drivers
v0x5ec80a549dc0_0 .net *"_ivl_62", 0 0, L_0x5ec80a57e690;  1 drivers
v0x5ec80a549ea0_0 .net *"_ivl_64", 0 0, L_0x5ec80a57e990;  1 drivers
v0x5ec80a549f80_0 .net *"_ivl_68", 0 0, L_0x5ec80a57ea50;  1 drivers
v0x5ec80a54a060_0 .net *"_ivl_70", 0 0, L_0x5ec80a57ece0;  1 drivers
v0x5ec80a54a140_0 .net *"_ivl_74", 0 0, L_0x5ec80a57ee00;  1 drivers
v0x5ec80a54a220_0 .net *"_ivl_76", 0 0, L_0x5ec80a57f070;  1 drivers
v0x5ec80a54a300_0 .net *"_ivl_79", 0 0, L_0x5ec80a57f130;  1 drivers
v0x5ec80a54a3e0_0 .net *"_ivl_81", 0 0, L_0x5ec80a57f270;  1 drivers
v0x5ec80a54a4c0_0 .net *"_ivl_84", 0 0, L_0x5ec80a57f350;  1 drivers
v0x5ec80a54a5a0_0 .net *"_ivl_86", 0 0, L_0x5ec80a57f560;  1 drivers
v0x5ec80a54a680_0 .net *"_ivl_89", 0 0, L_0x5ec80a57f5d0;  1 drivers
v0x5ec80a54a760_0 .net *"_ivl_91", 0 0, L_0x5ec80a57f6c0;  1 drivers
v0x5ec80a54a840_0 .net *"_ivl_94", 0 0, L_0x5ec80a57f7b0;  1 drivers
v0x5ec80a54a920_0 .net *"_ivl_96", 0 0, L_0x5ec80a57f2e0;  1 drivers
v0x5ec80a54aa00_0 .net *"_ivl_99", 0 0, L_0x5ec80a57f980;  1 drivers
v0x5ec80a54aae0_0 .net "notCLR", 0 0, L_0x5ec80a57dc20;  1 drivers
v0x5ec80a54aba0_0 .net "notSH_LD", 0 0, L_0x5ec80a57db80;  1 drivers
L_0x5ec80a57cee0 .part L_0x5ec80a5800a0, 0, 1;
L_0x5ec80a57cf80 .part L_0x5ec80a57fcb0, 0, 1;
L_0x5ec80a57d020 .part L_0x5ec80a57d590, 3, 1;
L_0x5ec80a57d0c0 .part L_0x5ec80a5800a0, 1, 1;
L_0x5ec80a57d1e0 .part L_0x5ec80a57fcb0, 1, 1;
L_0x5ec80a57d2d0 .part L_0x5ec80a57d590, 2, 1;
L_0x5ec80a57d400 .part L_0x5ec80a5800a0, 2, 1;
L_0x5ec80a57d4a0 .part L_0x5ec80a57fcb0, 2, 1;
L_0x5ec80a57d590 .concat8 [ 1 1 1 1], v0x5ec80a5483e0_0, v0x5ec80a547d00_0, v0x5ec80a547620_0, v0x5ec80a509600_0;
L_0x5ec80a57d720 .part L_0x5ec80a57d590, 1, 1;
L_0x5ec80a57d850 .part L_0x5ec80a5800a0, 3, 1;
L_0x5ec80a57d9b0 .part L_0x5ec80a57fcb0, 3, 1;
L_0x5ec80a57dd60 .part L_0x5ec80a580590, 3, 1;
L_0x5ec80a57df00 .part L_0x5ec80a580590, 3, 1;
L_0x5ec80a57e020 .part L_0x5ec80a580590, 2, 1;
L_0x5ec80a57e1f0 .part L_0x5ec80a580590, 2, 1;
L_0x5ec80a57e500 .part L_0x5ec80a580590, 1, 1;
L_0x5ec80a57e690 .part L_0x5ec80a580590, 1, 1;
L_0x5ec80a57e7d0 .concat8 [ 1 1 1 1], L_0x5ec80a57dcc0, L_0x5ec80a57db10, L_0x5ec80a57e400, L_0x5ec80a57e990;
L_0x5ec80a57ea50 .part L_0x5ec80a580590, 0, 1;
L_0x5ec80a57e730 .concat8 [ 1 1 1 1], L_0x5ec80a57de00, L_0x5ec80a57e110, L_0x5ec80a57e5a0, L_0x5ec80a57ece0;
L_0x5ec80a57ee00 .part L_0x5ec80a580590, 0, 1;
L_0x5ec80a57f130 .part L_0x5ec80a57e7d0, 0, 1;
L_0x5ec80a57f350 .part L_0x5ec80a57e730, 0, 1;
L_0x5ec80a57f5d0 .part L_0x5ec80a57e7d0, 1, 1;
L_0x5ec80a57f7b0 .part L_0x5ec80a57e730, 1, 1;
L_0x5ec80a57f980 .part L_0x5ec80a57e7d0, 2, 1;
L_0x5ec80a57fb20 .part L_0x5ec80a57e730, 2, 1;
L_0x5ec80a57fcb0 .concat8 [ 1 1 1 1], L_0x5ec80a57f070, L_0x5ec80a57f560, L_0x5ec80a57f2e0, L_0x5ec80a57fdf0;
L_0x5ec80a57feb0 .part L_0x5ec80a57e7d0, 3, 1;
L_0x5ec80a5800a0 .concat8 [ 1 1 1 1], L_0x5ec80a57f270, L_0x5ec80a57f6c0, L_0x5ec80a57fa20, L_0x5ec80a580230;
L_0x5ec80a580390 .part L_0x5ec80a57e730, 3, 1;
S_0x5ec80a537dd0 .scope module, "dff0" "d_ff" 4 19, 5 3 0, S_0x5ec80a537a50;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5ec80a534c80_0 .net "CLK", 0 0, L_0x785fa3186408;  alias, 1 drivers
v0x5ec80a5362e0_0 .net "CLR", 0 0, L_0x5ec80a57cee0;  1 drivers
v0x5ec80a530240_0 .net "DATA", 0 0, o0x785fa31cf078;  alias, 0 drivers
v0x5ec80a52d0e0_0 .net "PRE", 0 0, L_0x5ec80a57cf80;  1 drivers
v0x5ec80a509600_0 .var "Q", 0 0;
E_0x5ec80a462720 .event edge, v0x5ec80a52d0e0_0, v0x5ec80a5362e0_0, v0x5ec80a534c80_0;
S_0x5ec80a538180 .scope module, "dff1" "d_ff" 4 20, 5 3 0, S_0x5ec80a537a50;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5ec80a547360_0 .net "CLK", 0 0, L_0x785fa3186408;  alias, 1 drivers
v0x5ec80a547420_0 .net "CLR", 0 0, L_0x5ec80a57d0c0;  1 drivers
v0x5ec80a5474c0_0 .net "DATA", 0 0, L_0x5ec80a57d020;  1 drivers
v0x5ec80a547560_0 .net "PRE", 0 0, L_0x5ec80a57d1e0;  1 drivers
v0x5ec80a547620_0 .var "Q", 0 0;
E_0x5ec80a459cf0 .event edge, v0x5ec80a547560_0, v0x5ec80a547420_0, v0x5ec80a534c80_0;
S_0x5ec80a5477d0 .scope module, "dff2" "d_ff" 4 21, 5 3 0, S_0x5ec80a537a50;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5ec80a5479d0_0 .net "CLK", 0 0, L_0x785fa3186408;  alias, 1 drivers
v0x5ec80a547ae0_0 .net "CLR", 0 0, L_0x5ec80a57d400;  1 drivers
v0x5ec80a547ba0_0 .net "DATA", 0 0, L_0x5ec80a57d2d0;  1 drivers
v0x5ec80a547c40_0 .net "PRE", 0 0, L_0x5ec80a57d4a0;  1 drivers
v0x5ec80a547d00_0 .var "Q", 0 0;
E_0x5ec80a457cd0 .event edge, v0x5ec80a547c40_0, v0x5ec80a547ae0_0, v0x5ec80a534c80_0;
S_0x5ec80a547eb0 .scope module, "dff3" "d_ff" 4 22, 5 3 0, S_0x5ec80a537a50;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5ec80a5480d0_0 .net "CLK", 0 0, L_0x785fa3186408;  alias, 1 drivers
v0x5ec80a548190_0 .net "CLR", 0 0, L_0x5ec80a57d850;  1 drivers
v0x5ec80a548250_0 .net "DATA", 0 0, L_0x5ec80a57d720;  1 drivers
v0x5ec80a548320_0 .net "PRE", 0 0, L_0x5ec80a57d9b0;  1 drivers
v0x5ec80a5483e0_0 .var "Q", 0 0;
E_0x5ec80a4280f0 .event edge, v0x5ec80a548320_0, v0x5ec80a548190_0, v0x5ec80a534c80_0;
S_0x5ec80a54ad60 .scope module, "shift_register_1" "SHIFT_REGISTER_4BIT" 3 21, 4 3 0, S_0x5ec80a537200;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 4 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 4 "P_DATA_OUT";
L_0x5ec80a581410 .functor NOT 1, o0x785fa31cf828, C4<0>, C4<0>, C4<0>;
L_0x5ec80a5814b0 .functor NOT 1, o0x785fa31cf708, C4<0>, C4<0>, C4<0>;
L_0x5ec80a581550 .functor AND 1, L_0x5ec80a581410, L_0x5ec80a5815f0, C4<1>, C4<1>;
L_0x5ec80a581690 .functor NOR 1, o0x785fa31cf828, L_0x5ec80a581790, C4<0>, C4<0>;
L_0x5ec80a5813a0 .functor AND 1, L_0x5ec80a581410, L_0x5ec80a5818b0, C4<1>, C4<1>;
L_0x5ec80a5819a0 .functor NOR 1, o0x785fa31cf828, L_0x5ec80a581a80, C4<0>, C4<0>;
L_0x5ec80a581c90 .functor AND 1, L_0x5ec80a581410, L_0x5ec80a581d90, C4<1>, C4<1>;
L_0x5ec80a581e30 .functor NOR 1, o0x785fa31cf828, L_0x5ec80a581f20, C4<0>, C4<0>;
L_0x5ec80a582220 .functor AND 1, L_0x5ec80a581410, L_0x5ec80a5822e0, C4<1>, C4<1>;
L_0x5ec80a582570 .functor NOR 1, o0x785fa31cf828, L_0x5ec80a582690, C4<0>, C4<0>;
L_0x5ec80a582900 .functor AND 1, L_0x5ec80a5829c0, L_0x5ec80a5814b0, C4<1>, C4<1>;
L_0x5ec80a582b00 .functor OR 1, L_0x5ec80a582be0, o0x785fa31cf708, C4<0>, C4<0>;
L_0x5ec80a582df0 .functor AND 1, L_0x5ec80a582e60, L_0x5ec80a5814b0, C4<1>, C4<1>;
L_0x5ec80a582f50 .functor OR 1, L_0x5ec80a583040, o0x785fa31cf708, C4<0>, C4<0>;
L_0x5ec80a582b70 .functor AND 1, L_0x5ec80a583210, L_0x5ec80a5814b0, C4<1>, C4<1>;
L_0x5ec80a5832b0 .functor OR 1, L_0x5ec80a5833b0, o0x785fa31cf708, C4<0>, C4<0>;
L_0x5ec80a583710 .functor AND 1, L_0x5ec80a5837d0, L_0x5ec80a5814b0, C4<1>, C4<1>;
L_0x5ec80a583b50 .functor OR 1, L_0x5ec80a583cb0, o0x785fa31cf708, C4<0>, C4<0>;
L_0x5ec80a583eb0 .functor BUFZ 4, L_0x5ec80a583f20, C4<0000>, C4<0000>, C4<0000>;
v0x5ec80a54cc70_0 .net "CLK", 0 0, L_0x785fa3186408;  alias, 1 drivers
v0x5ec80a54cd30_0 .net "CLR", 0 0, o0x785fa31cf708;  alias, 0 drivers
v0x5ec80a54cdf0_0 .net "D_CLR", 3 0, L_0x5ec80a5839c0;  1 drivers
v0x5ec80a54cec0_0 .net "D_DATA", 3 0, L_0x5ec80a583eb0;  1 drivers
v0x5ec80a54cf80_0 .net "D_PRE", 3 0, L_0x5ec80a5835d0;  1 drivers
v0x5ec80a54d0b0_0 .net "P_DATA_IN", 3 0, L_0x5ec80a583f20;  1 drivers
v0x5ec80a54d190_0 .net "P_DATA_OUT", 3 0, L_0x5ec80a580e20;  1 drivers
v0x5ec80a54d270_0 .net "SH_LD", 0 0, o0x785fa31cf828;  alias, 0 drivers
v0x5ec80a54d310_0 .net "S_CLR", 3 0, L_0x5ec80a581fc0;  1 drivers
v0x5ec80a54d3d0_0 .net "S_DATA_IN", 0 0, L_0x5ec80a584010;  1 drivers
v0x5ec80a54d4a0_0 .net "S_PRE", 3 0, L_0x5ec80a582060;  1 drivers
v0x5ec80a54d560_0 .net *"_ivl_101", 0 0, L_0x5ec80a5832b0;  1 drivers
v0x5ec80a54d640_0 .net *"_ivl_104", 0 0, L_0x5ec80a5833b0;  1 drivers
v0x5ec80a54d720_0 .net *"_ivl_106", 0 0, L_0x5ec80a583710;  1 drivers
v0x5ec80a54d800_0 .net *"_ivl_110", 0 0, L_0x5ec80a5837d0;  1 drivers
v0x5ec80a54d8e0_0 .net *"_ivl_112", 0 0, L_0x5ec80a583b50;  1 drivers
v0x5ec80a54d9c0_0 .net *"_ivl_116", 0 0, L_0x5ec80a583cb0;  1 drivers
v0x5ec80a54dbb0_0 .net *"_ivl_34", 0 0, L_0x5ec80a581550;  1 drivers
v0x5ec80a54dc90_0 .net *"_ivl_37", 0 0, L_0x5ec80a5815f0;  1 drivers
v0x5ec80a54dd70_0 .net *"_ivl_39", 0 0, L_0x5ec80a581690;  1 drivers
v0x5ec80a54de50_0 .net *"_ivl_42", 0 0, L_0x5ec80a581790;  1 drivers
v0x5ec80a54df30_0 .net *"_ivl_44", 0 0, L_0x5ec80a5813a0;  1 drivers
v0x5ec80a54e010_0 .net *"_ivl_47", 0 0, L_0x5ec80a5818b0;  1 drivers
v0x5ec80a54e0f0_0 .net *"_ivl_49", 0 0, L_0x5ec80a5819a0;  1 drivers
v0x5ec80a54e1d0_0 .net *"_ivl_52", 0 0, L_0x5ec80a581a80;  1 drivers
v0x5ec80a54e2b0_0 .net *"_ivl_54", 0 0, L_0x5ec80a581c90;  1 drivers
v0x5ec80a54e390_0 .net *"_ivl_57", 0 0, L_0x5ec80a581d90;  1 drivers
v0x5ec80a54e470_0 .net *"_ivl_59", 0 0, L_0x5ec80a581e30;  1 drivers
v0x5ec80a54e550_0 .net *"_ivl_62", 0 0, L_0x5ec80a581f20;  1 drivers
v0x5ec80a54e630_0 .net *"_ivl_64", 0 0, L_0x5ec80a582220;  1 drivers
v0x5ec80a54e710_0 .net *"_ivl_68", 0 0, L_0x5ec80a5822e0;  1 drivers
v0x5ec80a54e7f0_0 .net *"_ivl_70", 0 0, L_0x5ec80a582570;  1 drivers
v0x5ec80a54e8d0_0 .net *"_ivl_74", 0 0, L_0x5ec80a582690;  1 drivers
v0x5ec80a54ebc0_0 .net *"_ivl_76", 0 0, L_0x5ec80a582900;  1 drivers
v0x5ec80a54eca0_0 .net *"_ivl_79", 0 0, L_0x5ec80a5829c0;  1 drivers
v0x5ec80a54ed80_0 .net *"_ivl_81", 0 0, L_0x5ec80a582b00;  1 drivers
v0x5ec80a54ee60_0 .net *"_ivl_84", 0 0, L_0x5ec80a582be0;  1 drivers
v0x5ec80a54ef40_0 .net *"_ivl_86", 0 0, L_0x5ec80a582df0;  1 drivers
v0x5ec80a54f020_0 .net *"_ivl_89", 0 0, L_0x5ec80a582e60;  1 drivers
v0x5ec80a54f100_0 .net *"_ivl_91", 0 0, L_0x5ec80a582f50;  1 drivers
v0x5ec80a54f1e0_0 .net *"_ivl_94", 0 0, L_0x5ec80a583040;  1 drivers
v0x5ec80a54f2c0_0 .net *"_ivl_96", 0 0, L_0x5ec80a582b70;  1 drivers
v0x5ec80a54f3a0_0 .net *"_ivl_99", 0 0, L_0x5ec80a583210;  1 drivers
v0x5ec80a54f480_0 .net "notCLR", 0 0, L_0x5ec80a5814b0;  1 drivers
v0x5ec80a54f540_0 .net "notSH_LD", 0 0, L_0x5ec80a581410;  1 drivers
L_0x5ec80a580740 .part L_0x5ec80a5839c0, 0, 1;
L_0x5ec80a5807e0 .part L_0x5ec80a5835d0, 0, 1;
L_0x5ec80a580880 .part L_0x5ec80a580e20, 3, 1;
L_0x5ec80a580920 .part L_0x5ec80a5839c0, 1, 1;
L_0x5ec80a580a70 .part L_0x5ec80a5835d0, 1, 1;
L_0x5ec80a580b60 .part L_0x5ec80a580e20, 2, 1;
L_0x5ec80a580c90 .part L_0x5ec80a5839c0, 2, 1;
L_0x5ec80a580d30 .part L_0x5ec80a5835d0, 2, 1;
L_0x5ec80a580e20 .concat8 [ 1 1 1 1], v0x5ec80a54cac0_0, v0x5ec80a54c3a0_0, v0x5ec80a54bc70_0, v0x5ec80a54b550_0;
L_0x5ec80a580fb0 .part L_0x5ec80a580e20, 1, 1;
L_0x5ec80a5810e0 .part L_0x5ec80a5839c0, 3, 1;
L_0x5ec80a581240 .part L_0x5ec80a5835d0, 3, 1;
L_0x5ec80a5815f0 .part L_0x5ec80a583eb0, 3, 1;
L_0x5ec80a581790 .part L_0x5ec80a583eb0, 3, 1;
L_0x5ec80a5818b0 .part L_0x5ec80a583eb0, 2, 1;
L_0x5ec80a581a80 .part L_0x5ec80a583eb0, 2, 1;
L_0x5ec80a581d90 .part L_0x5ec80a583eb0, 1, 1;
L_0x5ec80a581f20 .part L_0x5ec80a583eb0, 1, 1;
L_0x5ec80a582060 .concat8 [ 1 1 1 1], L_0x5ec80a581550, L_0x5ec80a5813a0, L_0x5ec80a581c90, L_0x5ec80a582220;
L_0x5ec80a5822e0 .part L_0x5ec80a583eb0, 0, 1;
L_0x5ec80a581fc0 .concat8 [ 1 1 1 1], L_0x5ec80a581690, L_0x5ec80a5819a0, L_0x5ec80a581e30, L_0x5ec80a582570;
L_0x5ec80a582690 .part L_0x5ec80a583eb0, 0, 1;
L_0x5ec80a5829c0 .part L_0x5ec80a582060, 0, 1;
L_0x5ec80a582be0 .part L_0x5ec80a581fc0, 0, 1;
L_0x5ec80a582e60 .part L_0x5ec80a582060, 1, 1;
L_0x5ec80a583040 .part L_0x5ec80a581fc0, 1, 1;
L_0x5ec80a583210 .part L_0x5ec80a582060, 2, 1;
L_0x5ec80a5833b0 .part L_0x5ec80a581fc0, 2, 1;
L_0x5ec80a5835d0 .concat8 [ 1 1 1 1], L_0x5ec80a582900, L_0x5ec80a582df0, L_0x5ec80a582b70, L_0x5ec80a583710;
L_0x5ec80a5837d0 .part L_0x5ec80a582060, 3, 1;
L_0x5ec80a5839c0 .concat8 [ 1 1 1 1], L_0x5ec80a582b00, L_0x5ec80a582f50, L_0x5ec80a5832b0, L_0x5ec80a583b50;
L_0x5ec80a583cb0 .part L_0x5ec80a581fc0, 3, 1;
S_0x5ec80a54afb0 .scope module, "dff0" "d_ff" 4 19, 5 3 0, S_0x5ec80a54ad60;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5ec80a54b240_0 .net "CLK", 0 0, L_0x785fa3186408;  alias, 1 drivers
v0x5ec80a54b300_0 .net "CLR", 0 0, L_0x5ec80a580740;  1 drivers
v0x5ec80a54b3c0_0 .net "DATA", 0 0, L_0x5ec80a584010;  alias, 1 drivers
v0x5ec80a54b490_0 .net "PRE", 0 0, L_0x5ec80a5807e0;  1 drivers
v0x5ec80a54b550_0 .var "Q", 0 0;
E_0x5ec80a54b1c0 .event edge, v0x5ec80a54b490_0, v0x5ec80a54b300_0, v0x5ec80a534c80_0;
S_0x5ec80a54b700 .scope module, "dff1" "d_ff" 4 20, 5 3 0, S_0x5ec80a54ad60;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5ec80a54b960_0 .net "CLK", 0 0, L_0x785fa3186408;  alias, 1 drivers
v0x5ec80a54ba20_0 .net "CLR", 0 0, L_0x5ec80a580920;  1 drivers
v0x5ec80a54bae0_0 .net "DATA", 0 0, L_0x5ec80a580880;  1 drivers
v0x5ec80a54bbb0_0 .net "PRE", 0 0, L_0x5ec80a580a70;  1 drivers
v0x5ec80a54bc70_0 .var "Q", 0 0;
E_0x5ec80a54b900 .event edge, v0x5ec80a54bbb0_0, v0x5ec80a54ba20_0, v0x5ec80a534c80_0;
S_0x5ec80a54be20 .scope module, "dff2" "d_ff" 4 21, 5 3 0, S_0x5ec80a54ad60;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5ec80a54c090_0 .net "CLK", 0 0, L_0x785fa3186408;  alias, 1 drivers
v0x5ec80a54c150_0 .net "CLR", 0 0, L_0x5ec80a580c90;  1 drivers
v0x5ec80a54c210_0 .net "DATA", 0 0, L_0x5ec80a580b60;  1 drivers
v0x5ec80a54c2e0_0 .net "PRE", 0 0, L_0x5ec80a580d30;  1 drivers
v0x5ec80a54c3a0_0 .var "Q", 0 0;
E_0x5ec80a54c030 .event edge, v0x5ec80a54c2e0_0, v0x5ec80a54c150_0, v0x5ec80a534c80_0;
S_0x5ec80a54c550 .scope module, "dff3" "d_ff" 4 22, 5 3 0, S_0x5ec80a54ad60;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5ec80a54c7b0_0 .net "CLK", 0 0, L_0x785fa3186408;  alias, 1 drivers
v0x5ec80a54c870_0 .net "CLR", 0 0, L_0x5ec80a5810e0;  1 drivers
v0x5ec80a54c930_0 .net "DATA", 0 0, L_0x5ec80a580fb0;  1 drivers
v0x5ec80a54ca00_0 .net "PRE", 0 0, L_0x5ec80a581240;  1 drivers
v0x5ec80a54cac0_0 .var "Q", 0 0;
E_0x5ec80a54c730 .event edge, v0x5ec80a54ca00_0, v0x5ec80a54c870_0, v0x5ec80a534c80_0;
S_0x5ec80a54fcf0 .scope module, "SENDER_BUFFER" "SHIFT_REGISTER_8BIT" 2 58, 3 4 0, S_0x5ec80a509800;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 8 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 8 "P_DATA_OUT";
v0x5ec80a559660_0 .net "CLK", 0 0, L_0x785fa3186408;  alias, 1 drivers
v0x5ec80a559720_0 .net "CLR", 0 0, o0x785fa31cf708;  alias, 0 drivers
v0x5ec80a5597e0_0 .net "P_DATA_IN", 7 0, L_0x5ec80a5a4160;  alias, 1 drivers
v0x5ec80a5598b0_0 .net "P_DATA_OUT", 7 0, L_0x5ec80a57ce10;  alias, 1 drivers
v0x5ec80a559990_0 .net "SH_LD", 0 0, L_0x5ec80a5a3c40;  alias, 1 drivers
o0x785fa31d1178 .functor BUFZ 1, C4<z>; HiZ drive
v0x5ec80a559a80_0 .net "S_DATA_IN", 0 0, o0x785fa31d1178;  0 drivers
L_0x5ec80a5790b0 .part L_0x5ec80a5a4160, 4, 4;
L_0x5ec80a57cbe0 .part L_0x5ec80a5a4160, 0, 4;
L_0x5ec80a57ccd0 .part L_0x5ec80a57ce10, 4, 1;
L_0x5ec80a57ce10 .concat8 [ 4 4 0 0], L_0x5ec80a5798d0, L_0x5ec80a576100;
S_0x5ec80a54ff90 .scope module, "shift_register_0" "SHIFT_REGISTER_4BIT" 3 13, 4 3 0, S_0x5ec80a54fcf0;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 4 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 4 "P_DATA_OUT";
L_0x5ec80a533a10 .functor NOT 1, L_0x5ec80a5a3c40, C4<0>, C4<0>, C4<0>;
L_0x5ec80a509530 .functor NOT 1, o0x785fa31cf708, C4<0>, C4<0>, C4<0>;
L_0x5ec80a46d1c0 .functor AND 1, L_0x5ec80a533a10, L_0x5ec80a576810, C4<1>, C4<1>;
L_0x5ec80a5768b0 .functor NOR 1, L_0x5ec80a5a3c40, L_0x5ec80a5769b0, C4<0>, C4<0>;
L_0x5ec80a576710 .functor AND 1, L_0x5ec80a533a10, L_0x5ec80a576ad0, C4<1>, C4<1>;
L_0x5ec80a576bc0 .functor NOR 1, L_0x5ec80a5a3c40, L_0x5ec80a576ca0, C4<0>, C4<0>;
L_0x5ec80a576eb0 .functor AND 1, L_0x5ec80a533a10, L_0x5ec80a576fb0, C4<1>, C4<1>;
L_0x5ec80a577050 .functor NOR 1, L_0x5ec80a5a3c40, L_0x5ec80a577140, C4<0>, C4<0>;
L_0x5ec80a577440 .functor AND 1, L_0x5ec80a533a10, L_0x5ec80a577500, C4<1>, C4<1>;
L_0x5ec80a577790 .functor NOR 1, L_0x5ec80a5a3c40, L_0x5ec80a5778b0, C4<0>, C4<0>;
L_0x5ec80a577b20 .functor AND 1, L_0x5ec80a577be0, L_0x5ec80a509530, C4<1>, C4<1>;
L_0x5ec80a577d20 .functor OR 1, L_0x5ec80a577e00, o0x785fa31cf708, C4<0>, C4<0>;
L_0x5ec80a578010 .functor AND 1, L_0x5ec80a578080, L_0x5ec80a509530, C4<1>, C4<1>;
L_0x5ec80a578170 .functor OR 1, L_0x5ec80a578260, o0x785fa31cf708, C4<0>, C4<0>;
L_0x5ec80a577d90 .functor AND 1, L_0x5ec80a578430, L_0x5ec80a509530, C4<1>, C4<1>;
L_0x5ec80a5784d0 .functor OR 1, L_0x5ec80a5785d0, o0x785fa31cf708, C4<0>, C4<0>;
L_0x5ec80a5788a0 .functor AND 1, L_0x5ec80a578960, L_0x5ec80a509530, C4<1>, C4<1>;
L_0x5ec80a578ce0 .functor OR 1, L_0x5ec80a578e40, o0x785fa31cf708, C4<0>, C4<0>;
L_0x5ec80a579040 .functor BUFZ 4, L_0x5ec80a5790b0, C4<0000>, C4<0000>, C4<0000>;
v0x5ec80a5520a0_0 .net "CLK", 0 0, L_0x785fa3186408;  alias, 1 drivers
v0x5ec80a552160_0 .net "CLR", 0 0, o0x785fa31cf708;  alias, 0 drivers
v0x5ec80a552220_0 .net "D_CLR", 3 0, L_0x5ec80a578b50;  1 drivers
v0x5ec80a5522c0_0 .net "D_DATA", 3 0, L_0x5ec80a579040;  1 drivers
v0x5ec80a5523a0_0 .net "D_PRE", 3 0, L_0x5ec80a578760;  1 drivers
v0x5ec80a5524d0_0 .net "P_DATA_IN", 3 0, L_0x5ec80a5790b0;  1 drivers
v0x5ec80a5525b0_0 .net "P_DATA_OUT", 3 0, L_0x5ec80a576100;  1 drivers
v0x5ec80a552690_0 .net "SH_LD", 0 0, L_0x5ec80a5a3c40;  alias, 1 drivers
v0x5ec80a552750_0 .net "S_CLR", 3 0, L_0x5ec80a5771e0;  1 drivers
v0x5ec80a552830_0 .net "S_DATA_IN", 0 0, o0x785fa31d1178;  alias, 0 drivers
v0x5ec80a5528d0_0 .net "S_PRE", 3 0, L_0x5ec80a577280;  1 drivers
v0x5ec80a552990_0 .net *"_ivl_101", 0 0, L_0x5ec80a5784d0;  1 drivers
v0x5ec80a552a70_0 .net *"_ivl_104", 0 0, L_0x5ec80a5785d0;  1 drivers
v0x5ec80a552b50_0 .net *"_ivl_106", 0 0, L_0x5ec80a5788a0;  1 drivers
v0x5ec80a552c30_0 .net *"_ivl_110", 0 0, L_0x5ec80a578960;  1 drivers
v0x5ec80a552d10_0 .net *"_ivl_112", 0 0, L_0x5ec80a578ce0;  1 drivers
v0x5ec80a552df0_0 .net *"_ivl_116", 0 0, L_0x5ec80a578e40;  1 drivers
v0x5ec80a552ed0_0 .net *"_ivl_34", 0 0, L_0x5ec80a46d1c0;  1 drivers
v0x5ec80a552fb0_0 .net *"_ivl_37", 0 0, L_0x5ec80a576810;  1 drivers
v0x5ec80a553090_0 .net *"_ivl_39", 0 0, L_0x5ec80a5768b0;  1 drivers
v0x5ec80a553170_0 .net *"_ivl_42", 0 0, L_0x5ec80a5769b0;  1 drivers
v0x5ec80a553250_0 .net *"_ivl_44", 0 0, L_0x5ec80a576710;  1 drivers
v0x5ec80a553330_0 .net *"_ivl_47", 0 0, L_0x5ec80a576ad0;  1 drivers
v0x5ec80a553410_0 .net *"_ivl_49", 0 0, L_0x5ec80a576bc0;  1 drivers
v0x5ec80a5534f0_0 .net *"_ivl_52", 0 0, L_0x5ec80a576ca0;  1 drivers
v0x5ec80a5535d0_0 .net *"_ivl_54", 0 0, L_0x5ec80a576eb0;  1 drivers
v0x5ec80a5536b0_0 .net *"_ivl_57", 0 0, L_0x5ec80a576fb0;  1 drivers
v0x5ec80a553790_0 .net *"_ivl_59", 0 0, L_0x5ec80a577050;  1 drivers
v0x5ec80a553870_0 .net *"_ivl_62", 0 0, L_0x5ec80a577140;  1 drivers
v0x5ec80a553950_0 .net *"_ivl_64", 0 0, L_0x5ec80a577440;  1 drivers
v0x5ec80a553a30_0 .net *"_ivl_68", 0 0, L_0x5ec80a577500;  1 drivers
v0x5ec80a553b10_0 .net *"_ivl_70", 0 0, L_0x5ec80a577790;  1 drivers
v0x5ec80a553bf0_0 .net *"_ivl_74", 0 0, L_0x5ec80a5778b0;  1 drivers
v0x5ec80a553ee0_0 .net *"_ivl_76", 0 0, L_0x5ec80a577b20;  1 drivers
v0x5ec80a553fc0_0 .net *"_ivl_79", 0 0, L_0x5ec80a577be0;  1 drivers
v0x5ec80a5540a0_0 .net *"_ivl_81", 0 0, L_0x5ec80a577d20;  1 drivers
v0x5ec80a554180_0 .net *"_ivl_84", 0 0, L_0x5ec80a577e00;  1 drivers
v0x5ec80a554260_0 .net *"_ivl_86", 0 0, L_0x5ec80a578010;  1 drivers
v0x5ec80a554340_0 .net *"_ivl_89", 0 0, L_0x5ec80a578080;  1 drivers
v0x5ec80a554420_0 .net *"_ivl_91", 0 0, L_0x5ec80a578170;  1 drivers
v0x5ec80a554500_0 .net *"_ivl_94", 0 0, L_0x5ec80a578260;  1 drivers
v0x5ec80a5545e0_0 .net *"_ivl_96", 0 0, L_0x5ec80a577d90;  1 drivers
v0x5ec80a5546c0_0 .net *"_ivl_99", 0 0, L_0x5ec80a578430;  1 drivers
v0x5ec80a5547a0_0 .net "notCLR", 0 0, L_0x5ec80a509530;  1 drivers
v0x5ec80a554860_0 .net "notSH_LD", 0 0, L_0x5ec80a533a10;  1 drivers
L_0x5ec80a575900 .part L_0x5ec80a578b50, 0, 1;
L_0x5ec80a575a00 .part L_0x5ec80a578760, 0, 1;
L_0x5ec80a575b00 .part L_0x5ec80a576100, 3, 1;
L_0x5ec80a575c00 .part L_0x5ec80a578b50, 1, 1;
L_0x5ec80a575d50 .part L_0x5ec80a578760, 1, 1;
L_0x5ec80a575e40 .part L_0x5ec80a576100, 2, 1;
L_0x5ec80a575f70 .part L_0x5ec80a578b50, 2, 1;
L_0x5ec80a576010 .part L_0x5ec80a578760, 2, 1;
L_0x5ec80a576100 .concat8 [ 1 1 1 1], v0x5ec80a551ef0_0, v0x5ec80a551750_0, v0x5ec80a550fa0_0, v0x5ec80a550830_0;
L_0x5ec80a576290 .part L_0x5ec80a576100, 1, 1;
L_0x5ec80a576450 .part L_0x5ec80a578b50, 3, 1;
L_0x5ec80a5765b0 .part L_0x5ec80a578760, 3, 1;
L_0x5ec80a576810 .part L_0x5ec80a579040, 3, 1;
L_0x5ec80a5769b0 .part L_0x5ec80a579040, 3, 1;
L_0x5ec80a576ad0 .part L_0x5ec80a579040, 2, 1;
L_0x5ec80a576ca0 .part L_0x5ec80a579040, 2, 1;
L_0x5ec80a576fb0 .part L_0x5ec80a579040, 1, 1;
L_0x5ec80a577140 .part L_0x5ec80a579040, 1, 1;
L_0x5ec80a577280 .concat8 [ 1 1 1 1], L_0x5ec80a46d1c0, L_0x5ec80a576710, L_0x5ec80a576eb0, L_0x5ec80a577440;
L_0x5ec80a577500 .part L_0x5ec80a579040, 0, 1;
L_0x5ec80a5771e0 .concat8 [ 1 1 1 1], L_0x5ec80a5768b0, L_0x5ec80a576bc0, L_0x5ec80a577050, L_0x5ec80a577790;
L_0x5ec80a5778b0 .part L_0x5ec80a579040, 0, 1;
L_0x5ec80a577be0 .part L_0x5ec80a577280, 0, 1;
L_0x5ec80a577e00 .part L_0x5ec80a5771e0, 0, 1;
L_0x5ec80a578080 .part L_0x5ec80a577280, 1, 1;
L_0x5ec80a578260 .part L_0x5ec80a5771e0, 1, 1;
L_0x5ec80a578430 .part L_0x5ec80a577280, 2, 1;
L_0x5ec80a5785d0 .part L_0x5ec80a5771e0, 2, 1;
L_0x5ec80a578760 .concat8 [ 1 1 1 1], L_0x5ec80a577b20, L_0x5ec80a578010, L_0x5ec80a577d90, L_0x5ec80a5788a0;
L_0x5ec80a578960 .part L_0x5ec80a577280, 3, 1;
L_0x5ec80a578b50 .concat8 [ 1 1 1 1], L_0x5ec80a577d20, L_0x5ec80a578170, L_0x5ec80a5784d0, L_0x5ec80a578ce0;
L_0x5ec80a578e40 .part L_0x5ec80a5771e0, 3, 1;
S_0x5ec80a550250 .scope module, "dff0" "d_ff" 4 19, 5 3 0, S_0x5ec80a54ff90;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5ec80a550550_0 .net "CLK", 0 0, L_0x785fa3186408;  alias, 1 drivers
v0x5ec80a550610_0 .net "CLR", 0 0, L_0x5ec80a575900;  1 drivers
v0x5ec80a5506d0_0 .net "DATA", 0 0, o0x785fa31d1178;  alias, 0 drivers
v0x5ec80a550770_0 .net "PRE", 0 0, L_0x5ec80a575a00;  1 drivers
v0x5ec80a550830_0 .var "Q", 0 0;
E_0x5ec80a5504d0 .event edge, v0x5ec80a550770_0, v0x5ec80a550610_0, v0x5ec80a534c80_0;
S_0x5ec80a5509e0 .scope module, "dff1" "d_ff" 4 20, 5 3 0, S_0x5ec80a54ff90;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5ec80a550cc0_0 .net "CLK", 0 0, L_0x785fa3186408;  alias, 1 drivers
v0x5ec80a550d80_0 .net "CLR", 0 0, L_0x5ec80a575c00;  1 drivers
v0x5ec80a550e40_0 .net "DATA", 0 0, L_0x5ec80a575b00;  1 drivers
v0x5ec80a550ee0_0 .net "PRE", 0 0, L_0x5ec80a575d50;  1 drivers
v0x5ec80a550fa0_0 .var "Q", 0 0;
E_0x5ec80a550c60 .event edge, v0x5ec80a550ee0_0, v0x5ec80a550d80_0, v0x5ec80a534c80_0;
S_0x5ec80a551150 .scope module, "dff2" "d_ff" 4 21, 5 3 0, S_0x5ec80a54ff90;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5ec80a551440_0 .net "CLK", 0 0, L_0x785fa3186408;  alias, 1 drivers
v0x5ec80a551500_0 .net "CLR", 0 0, L_0x5ec80a575f70;  1 drivers
v0x5ec80a5515c0_0 .net "DATA", 0 0, L_0x5ec80a575e40;  1 drivers
v0x5ec80a551690_0 .net "PRE", 0 0, L_0x5ec80a576010;  1 drivers
v0x5ec80a551750_0 .var "Q", 0 0;
E_0x5ec80a5513e0 .event edge, v0x5ec80a551690_0, v0x5ec80a551500_0, v0x5ec80a534c80_0;
S_0x5ec80a551900 .scope module, "dff3" "d_ff" 4 22, 5 3 0, S_0x5ec80a54ff90;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5ec80a551be0_0 .net "CLK", 0 0, L_0x785fa3186408;  alias, 1 drivers
v0x5ec80a551ca0_0 .net "CLR", 0 0, L_0x5ec80a576450;  1 drivers
v0x5ec80a551d60_0 .net "DATA", 0 0, L_0x5ec80a576290;  1 drivers
v0x5ec80a551e30_0 .net "PRE", 0 0, L_0x5ec80a5765b0;  1 drivers
v0x5ec80a551ef0_0 .var "Q", 0 0;
E_0x5ec80a551b60 .event edge, v0x5ec80a551e30_0, v0x5ec80a551ca0_0, v0x5ec80a534c80_0;
S_0x5ec80a554a20 .scope module, "shift_register_1" "SHIFT_REGISTER_4BIT" 3 21, 4 3 0, S_0x5ec80a54fcf0;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 4 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 4 "P_DATA_OUT";
L_0x5ec80a579ec0 .functor NOT 1, L_0x5ec80a5a3c40, C4<0>, C4<0>, C4<0>;
L_0x5ec80a579f60 .functor NOT 1, o0x785fa31cf708, C4<0>, C4<0>, C4<0>;
L_0x5ec80a57a000 .functor AND 1, L_0x5ec80a579ec0, L_0x5ec80a57a0a0, C4<1>, C4<1>;
L_0x5ec80a57a140 .functor NOR 1, L_0x5ec80a5a3c40, L_0x5ec80a57a240, C4<0>, C4<0>;
L_0x5ec80a579e50 .functor AND 1, L_0x5ec80a579ec0, L_0x5ec80a57a360, C4<1>, C4<1>;
L_0x5ec80a57a450 .functor NOR 1, L_0x5ec80a5a3c40, L_0x5ec80a57a530, C4<0>, C4<0>;
L_0x5ec80a57a740 .functor AND 1, L_0x5ec80a579ec0, L_0x5ec80a57a840, C4<1>, C4<1>;
L_0x5ec80a57a8e0 .functor NOR 1, L_0x5ec80a5a3c40, L_0x5ec80a57a9d0, C4<0>, C4<0>;
L_0x5ec80a57acd0 .functor AND 1, L_0x5ec80a579ec0, L_0x5ec80a57ad90, C4<1>, C4<1>;
L_0x5ec80a57b020 .functor NOR 1, L_0x5ec80a5a3c40, L_0x5ec80a57b140, C4<0>, C4<0>;
L_0x5ec80a57b3b0 .functor AND 1, L_0x5ec80a57b470, L_0x5ec80a579f60, C4<1>, C4<1>;
L_0x5ec80a57b5b0 .functor OR 1, L_0x5ec80a57b690, o0x785fa31cf708, C4<0>, C4<0>;
L_0x5ec80a57b8a0 .functor AND 1, L_0x5ec80a57b910, L_0x5ec80a579f60, C4<1>, C4<1>;
L_0x5ec80a57ba00 .functor OR 1, L_0x5ec80a57bd00, o0x785fa31cf708, C4<0>, C4<0>;
L_0x5ec80a57b620 .functor AND 1, L_0x5ec80a57bed0, L_0x5ec80a579f60, C4<1>, C4<1>;
L_0x5ec80a57bf70 .functor OR 1, L_0x5ec80a57c070, o0x785fa31cf708, C4<0>, C4<0>;
L_0x5ec80a57c3d0 .functor AND 1, L_0x5ec80a57c490, L_0x5ec80a579f60, C4<1>, C4<1>;
L_0x5ec80a57c810 .functor OR 1, L_0x5ec80a57c970, o0x785fa31cf708, C4<0>, C4<0>;
L_0x5ec80a57cb70 .functor BUFZ 4, L_0x5ec80a57cbe0, C4<0000>, C4<0000>, C4<0000>;
v0x5ec80a556d40_0 .net "CLK", 0 0, L_0x785fa3186408;  alias, 1 drivers
v0x5ec80a556e00_0 .net "CLR", 0 0, o0x785fa31cf708;  alias, 0 drivers
v0x5ec80a556ec0_0 .net "D_CLR", 3 0, L_0x5ec80a57c680;  1 drivers
v0x5ec80a556f60_0 .net "D_DATA", 3 0, L_0x5ec80a57cb70;  1 drivers
v0x5ec80a557040_0 .net "D_PRE", 3 0, L_0x5ec80a57c290;  1 drivers
v0x5ec80a557120_0 .net "P_DATA_IN", 3 0, L_0x5ec80a57cbe0;  1 drivers
v0x5ec80a557200_0 .net "P_DATA_OUT", 3 0, L_0x5ec80a5798d0;  1 drivers
v0x5ec80a5572e0_0 .net "SH_LD", 0 0, L_0x5ec80a5a3c40;  alias, 1 drivers
v0x5ec80a557380_0 .net "S_CLR", 3 0, L_0x5ec80a57aa70;  1 drivers
v0x5ec80a557440_0 .net "S_DATA_IN", 0 0, L_0x5ec80a57ccd0;  1 drivers
v0x5ec80a557510_0 .net "S_PRE", 3 0, L_0x5ec80a57ab10;  1 drivers
v0x5ec80a5575d0_0 .net *"_ivl_101", 0 0, L_0x5ec80a57bf70;  1 drivers
v0x5ec80a5576b0_0 .net *"_ivl_104", 0 0, L_0x5ec80a57c070;  1 drivers
v0x5ec80a557790_0 .net *"_ivl_106", 0 0, L_0x5ec80a57c3d0;  1 drivers
v0x5ec80a557870_0 .net *"_ivl_110", 0 0, L_0x5ec80a57c490;  1 drivers
v0x5ec80a557950_0 .net *"_ivl_112", 0 0, L_0x5ec80a57c810;  1 drivers
v0x5ec80a557a30_0 .net *"_ivl_116", 0 0, L_0x5ec80a57c970;  1 drivers
v0x5ec80a557b10_0 .net *"_ivl_34", 0 0, L_0x5ec80a57a000;  1 drivers
v0x5ec80a557bf0_0 .net *"_ivl_37", 0 0, L_0x5ec80a57a0a0;  1 drivers
v0x5ec80a557cd0_0 .net *"_ivl_39", 0 0, L_0x5ec80a57a140;  1 drivers
v0x5ec80a557db0_0 .net *"_ivl_42", 0 0, L_0x5ec80a57a240;  1 drivers
v0x5ec80a557e90_0 .net *"_ivl_44", 0 0, L_0x5ec80a579e50;  1 drivers
v0x5ec80a557f70_0 .net *"_ivl_47", 0 0, L_0x5ec80a57a360;  1 drivers
v0x5ec80a558050_0 .net *"_ivl_49", 0 0, L_0x5ec80a57a450;  1 drivers
v0x5ec80a558130_0 .net *"_ivl_52", 0 0, L_0x5ec80a57a530;  1 drivers
v0x5ec80a558210_0 .net *"_ivl_54", 0 0, L_0x5ec80a57a740;  1 drivers
v0x5ec80a5582f0_0 .net *"_ivl_57", 0 0, L_0x5ec80a57a840;  1 drivers
v0x5ec80a5583d0_0 .net *"_ivl_59", 0 0, L_0x5ec80a57a8e0;  1 drivers
v0x5ec80a5584b0_0 .net *"_ivl_62", 0 0, L_0x5ec80a57a9d0;  1 drivers
v0x5ec80a558590_0 .net *"_ivl_64", 0 0, L_0x5ec80a57acd0;  1 drivers
v0x5ec80a558670_0 .net *"_ivl_68", 0 0, L_0x5ec80a57ad90;  1 drivers
v0x5ec80a558750_0 .net *"_ivl_70", 0 0, L_0x5ec80a57b020;  1 drivers
v0x5ec80a558830_0 .net *"_ivl_74", 0 0, L_0x5ec80a57b140;  1 drivers
v0x5ec80a558b20_0 .net *"_ivl_76", 0 0, L_0x5ec80a57b3b0;  1 drivers
v0x5ec80a558c00_0 .net *"_ivl_79", 0 0, L_0x5ec80a57b470;  1 drivers
v0x5ec80a558ce0_0 .net *"_ivl_81", 0 0, L_0x5ec80a57b5b0;  1 drivers
v0x5ec80a558dc0_0 .net *"_ivl_84", 0 0, L_0x5ec80a57b690;  1 drivers
v0x5ec80a558ea0_0 .net *"_ivl_86", 0 0, L_0x5ec80a57b8a0;  1 drivers
v0x5ec80a558f80_0 .net *"_ivl_89", 0 0, L_0x5ec80a57b910;  1 drivers
v0x5ec80a559060_0 .net *"_ivl_91", 0 0, L_0x5ec80a57ba00;  1 drivers
v0x5ec80a559140_0 .net *"_ivl_94", 0 0, L_0x5ec80a57bd00;  1 drivers
v0x5ec80a559220_0 .net *"_ivl_96", 0 0, L_0x5ec80a57b620;  1 drivers
v0x5ec80a559300_0 .net *"_ivl_99", 0 0, L_0x5ec80a57bed0;  1 drivers
v0x5ec80a5593e0_0 .net "notCLR", 0 0, L_0x5ec80a579f60;  1 drivers
v0x5ec80a5594a0_0 .net "notSH_LD", 0 0, L_0x5ec80a579ec0;  1 drivers
L_0x5ec80a5791f0 .part L_0x5ec80a57c680, 0, 1;
L_0x5ec80a579290 .part L_0x5ec80a57c290, 0, 1;
L_0x5ec80a579330 .part L_0x5ec80a5798d0, 3, 1;
L_0x5ec80a5793d0 .part L_0x5ec80a57c680, 1, 1;
L_0x5ec80a579520 .part L_0x5ec80a57c290, 1, 1;
L_0x5ec80a579610 .part L_0x5ec80a5798d0, 2, 1;
L_0x5ec80a579740 .part L_0x5ec80a57c680, 2, 1;
L_0x5ec80a5797e0 .part L_0x5ec80a57c290, 2, 1;
L_0x5ec80a5798d0 .concat8 [ 1 1 1 1], v0x5ec80a556b90_0, v0x5ec80a5563f0_0, v0x5ec80a555c40_0, v0x5ec80a5554a0_0;
L_0x5ec80a579a60 .part L_0x5ec80a5798d0, 1, 1;
L_0x5ec80a579b90 .part L_0x5ec80a57c680, 3, 1;
L_0x5ec80a579cf0 .part L_0x5ec80a57c290, 3, 1;
L_0x5ec80a57a0a0 .part L_0x5ec80a57cb70, 3, 1;
L_0x5ec80a57a240 .part L_0x5ec80a57cb70, 3, 1;
L_0x5ec80a57a360 .part L_0x5ec80a57cb70, 2, 1;
L_0x5ec80a57a530 .part L_0x5ec80a57cb70, 2, 1;
L_0x5ec80a57a840 .part L_0x5ec80a57cb70, 1, 1;
L_0x5ec80a57a9d0 .part L_0x5ec80a57cb70, 1, 1;
L_0x5ec80a57ab10 .concat8 [ 1 1 1 1], L_0x5ec80a57a000, L_0x5ec80a579e50, L_0x5ec80a57a740, L_0x5ec80a57acd0;
L_0x5ec80a57ad90 .part L_0x5ec80a57cb70, 0, 1;
L_0x5ec80a57aa70 .concat8 [ 1 1 1 1], L_0x5ec80a57a140, L_0x5ec80a57a450, L_0x5ec80a57a8e0, L_0x5ec80a57b020;
L_0x5ec80a57b140 .part L_0x5ec80a57cb70, 0, 1;
L_0x5ec80a57b470 .part L_0x5ec80a57ab10, 0, 1;
L_0x5ec80a57b690 .part L_0x5ec80a57aa70, 0, 1;
L_0x5ec80a57b910 .part L_0x5ec80a57ab10, 1, 1;
L_0x5ec80a57bd00 .part L_0x5ec80a57aa70, 1, 1;
L_0x5ec80a57bed0 .part L_0x5ec80a57ab10, 2, 1;
L_0x5ec80a57c070 .part L_0x5ec80a57aa70, 2, 1;
L_0x5ec80a57c290 .concat8 [ 1 1 1 1], L_0x5ec80a57b3b0, L_0x5ec80a57b8a0, L_0x5ec80a57b620, L_0x5ec80a57c3d0;
L_0x5ec80a57c490 .part L_0x5ec80a57ab10, 3, 1;
L_0x5ec80a57c680 .concat8 [ 1 1 1 1], L_0x5ec80a57b5b0, L_0x5ec80a57ba00, L_0x5ec80a57bf70, L_0x5ec80a57c810;
L_0x5ec80a57c970 .part L_0x5ec80a57aa70, 3, 1;
S_0x5ec80a554c70 .scope module, "dff0" "d_ff" 4 19, 5 3 0, S_0x5ec80a554a20;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5ec80a554f80_0 .net "CLK", 0 0, L_0x785fa3186408;  alias, 1 drivers
v0x5ec80a555250_0 .net "CLR", 0 0, L_0x5ec80a5791f0;  1 drivers
v0x5ec80a555310_0 .net "DATA", 0 0, L_0x5ec80a57ccd0;  alias, 1 drivers
v0x5ec80a5553e0_0 .net "PRE", 0 0, L_0x5ec80a579290;  1 drivers
v0x5ec80a5554a0_0 .var "Q", 0 0;
E_0x5ec80a554f00 .event edge, v0x5ec80a5553e0_0, v0x5ec80a555250_0, v0x5ec80a534c80_0;
S_0x5ec80a555650 .scope module, "dff1" "d_ff" 4 20, 5 3 0, S_0x5ec80a554a20;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5ec80a555930_0 .net "CLK", 0 0, L_0x785fa3186408;  alias, 1 drivers
v0x5ec80a5559f0_0 .net "CLR", 0 0, L_0x5ec80a5793d0;  1 drivers
v0x5ec80a555ab0_0 .net "DATA", 0 0, L_0x5ec80a579330;  1 drivers
v0x5ec80a555b80_0 .net "PRE", 0 0, L_0x5ec80a579520;  1 drivers
v0x5ec80a555c40_0 .var "Q", 0 0;
E_0x5ec80a5558d0 .event edge, v0x5ec80a555b80_0, v0x5ec80a5559f0_0, v0x5ec80a534c80_0;
S_0x5ec80a555df0 .scope module, "dff2" "d_ff" 4 21, 5 3 0, S_0x5ec80a554a20;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5ec80a5560e0_0 .net "CLK", 0 0, L_0x785fa3186408;  alias, 1 drivers
v0x5ec80a5561a0_0 .net "CLR", 0 0, L_0x5ec80a579740;  1 drivers
v0x5ec80a556260_0 .net "DATA", 0 0, L_0x5ec80a579610;  1 drivers
v0x5ec80a556330_0 .net "PRE", 0 0, L_0x5ec80a5797e0;  1 drivers
v0x5ec80a5563f0_0 .var "Q", 0 0;
E_0x5ec80a556080 .event edge, v0x5ec80a556330_0, v0x5ec80a5561a0_0, v0x5ec80a534c80_0;
S_0x5ec80a5565a0 .scope module, "dff3" "d_ff" 4 22, 5 3 0, S_0x5ec80a554a20;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5ec80a556880_0 .net "CLK", 0 0, L_0x785fa3186408;  alias, 1 drivers
v0x5ec80a556940_0 .net "CLR", 0 0, L_0x5ec80a579b90;  1 drivers
v0x5ec80a556a00_0 .net "DATA", 0 0, L_0x5ec80a579a60;  1 drivers
v0x5ec80a556ad0_0 .net "PRE", 0 0, L_0x5ec80a579cf0;  1 drivers
v0x5ec80a556b90_0 .var "Q", 0 0;
E_0x5ec80a556800 .event edge, v0x5ec80a556ad0_0, v0x5ec80a556940_0, v0x5ec80a534c80_0;
S_0x5ec80a559c30 .scope module, "control" "CONTROL_COMBINATION" 2 109, 6 3 0, S_0x5ec80a509800;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 8 "CONTROL";
    .port_info 3 /INPUT 1 "WRITE";
    .port_info 4 /INPUT 1 "READ";
    .port_info 5 /INPUT 8 "STATUS";
    .port_info 6 /INPUT 1 "MS_MODE";
    .port_info 7 /OUTPUT 1 "SENDER_BUFFER_FULL_STATE";
    .port_info 8 /OUTPUT 1 "SENDER_BUFFER_SH_LD";
    .port_info 9 /OUTPUT 1 "RECEIVER_BUFFER_FULL_STATE";
    .port_info 10 /OUTPUT 1 "RECEIVER_BUFFER_SH_LD";
    .port_info 11 /INPUT 1 "SENDER_EMPTY_STATE";
    .port_info 12 /OUTPUT 1 "SENDER_CLK";
    .port_info 13 /OUTPUT 1 "SENDER_CLR";
    .port_info 14 /OUTPUT 1 "SENDER_WRITE";
    .port_info 15 /OUTPUT 1 "TE";
    .port_info 16 /INPUT 1 "RECEIVER_FULL_STATE";
    .port_info 17 /OUTPUT 1 "RECEIVER_CLK";
    .port_info 18 /OUTPUT 1 "RECEIVER_CLR";
    .port_info 19 /OUTPUT 1 "RE";
    .port_info 20 /OUTPUT 1 "RECEIVER_READ";
o0x785fa31d3308 .functor BUFZ 1, C4<z>; HiZ drive
L_0x785fa31863c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5ec80a5a3210 .functor XNOR 1, o0x785fa31d3308, L_0x785fa31863c0, C4<0>, C4<0>;
L_0x5ec80a5a33c0 .functor XNOR 1, o0x785fa31d3308, L_0x785fa31863c0, C4<0>, C4<0>;
L_0x5ec80a5a3610 .functor BUFZ 1, L_0x5ec80a5a34d0, C4<0>, C4<0>, C4<0>;
L_0x5ec80a5a36d0 .functor OR 1, o0x785fa31cf708, v0x5ec80a55afb0_0, C4<0>, C4<0>;
L_0x5ec80a5a3950 .functor BUFZ 1, L_0x5ec80a5a34d0, C4<0>, C4<0>, C4<0>;
L_0x5ec80a5a39c0 .functor BUFZ 1, o0x785fa31cf708, C4<0>, C4<0>, C4<0>;
L_0x5ec80a5a3c40 .functor BUFZ 1, o0x785fa31d3638, C4<0>, C4<0>, C4<0>;
v0x5ec80a55a180_0 .net "CLK", 0 0, o0x785fa31d3218;  alias, 0 drivers
v0x5ec80a55a240_0 .net "CLR", 0 0, o0x785fa31cf708;  alias, 0 drivers
v0x5ec80a55a300_0 .net "CONTROL", 7 0, o0x785fa31d3248;  alias, 0 drivers
v0x5ec80a55a3a0_0 .net "HIGH", 0 0, L_0x785fa31863c0;  1 drivers
v0x5ec80a55a460_0 .net "LOCAL_CLK", 0 0, L_0x5ec80a5a34d0;  1 drivers
L_0x785fa3186378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ec80a55a570_0 .net "LOW", 0 0, L_0x785fa3186378;  1 drivers
v0x5ec80a55a630_0 .net "MS_MODE", 0 0, o0x785fa31d3308;  0 drivers
v0x5ec80a55a6f0_0 .var "RE", 0 0;
v0x5ec80a55a7b0_0 .net "READ", 0 0, o0x785fa31d3368;  alias, 0 drivers
v0x5ec80a55a870_0 .var "RECEIVER_BUFFER_FULL_STATE", 0 0;
v0x5ec80a55a930_0 .net "RECEIVER_BUFFER_SH_LD", 0 0, o0x785fa31cf828;  alias, 0 drivers
v0x5ec80a55a9d0_0 .net "RECEIVER_CLK", 0 0, L_0x5ec80a5a3950;  alias, 1 drivers
v0x5ec80a55aa90_0 .net "RECEIVER_CLR", 0 0, L_0x5ec80a5a39c0;  alias, 1 drivers
v0x5ec80a55ab50_0 .net "RECEIVER_FULL_STATE", 0 0, L_0x5ec80a592b60;  alias, 1 drivers
v0x5ec80a55ac10_0 .var "RECEIVER_READ", 0 0;
v0x5ec80a55acd0_0 .var "SENDER_BUFFER_FULL_STATE", 0 0;
v0x5ec80a55ad90_0 .net "SENDER_BUFFER_SH_LD", 0 0, L_0x5ec80a5a3c40;  alias, 1 drivers
v0x5ec80a55ae30_0 .net "SENDER_CLK", 0 0, L_0x5ec80a5a3610;  alias, 1 drivers
v0x5ec80a55aef0_0 .net "SENDER_CLR", 0 0, L_0x5ec80a5a36d0;  alias, 1 drivers
v0x5ec80a55afb0_0 .var "SENDER_CLR_FROM_BUFFER", 0 0;
v0x5ec80a55b070_0 .net "SENDER_EMPTY_STATE", 0 0, L_0x5ec80a58b6c0;  alias, 1 drivers
v0x5ec80a55b130_0 .var "SENDER_WRITE", 0 0;
o0x785fa31d35a8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5ec80a55b1f0_0 .net "STATUS", 7 0, o0x785fa31d35a8;  0 drivers
v0x5ec80a55b2d0_0 .net "S_CLK", 0 0, L_0x5ec80a5a3280;  1 drivers
v0x5ec80a55b390_0 .var "TE", 0 0;
v0x5ec80a55b450_0 .net "WRITE", 0 0, o0x785fa31d3638;  alias, 0 drivers
v0x5ec80a55b510_0 .net *"_ivl_0", 0 0, L_0x5ec80a5a3210;  1 drivers
o0x785fa31d3698 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5ec80a55b5d0_0 name=_ivl_2
v0x5ec80a55b6b0_0 .net *"_ivl_30", 0 0, L_0x5ec80a5a3d00;  1 drivers
v0x5ec80a55b790_0 .net *"_ivl_33", 0 0, L_0x5ec80a5a3da0;  1 drivers
v0x5ec80a55b870_0 .net *"_ivl_41", 0 0, L_0x5ec80a5a3e90;  1 drivers
v0x5ec80a55b950_0 .net *"_ivl_44", 0 0, L_0x5ec80a5a3f30;  1 drivers
v0x5ec80a55ba30_0 .net *"_ivl_6", 0 0, L_0x5ec80a5a33c0;  1 drivers
E_0x5ec80a459a30 .event edge, L_0x5ec80a5a3f30, L_0x5ec80a5a3e90, v0x5ec80a55a7b0_0;
E_0x5ec80a55a030 .event edge, v0x5ec80a55ab50_0, v0x5ec80a55a7b0_0;
E_0x5ec80a55a090 .event edge, L_0x5ec80a5a3da0, L_0x5ec80a5a3d00, v0x5ec80a55b450_0;
E_0x5ec80a55a0f0 .event edge, v0x5ec80a55b070_0, v0x5ec80a55b450_0;
L_0x5ec80a5a3280 .functor MUXZ 1, o0x785fa31d3698, o0x785fa31d3218, L_0x5ec80a5a3210, C4<>;
L_0x5ec80a5a34d0 .functor MUXZ 1, o0x785fa31d3218, L_0x5ec80a5a3280, L_0x5ec80a5a33c0, C4<>;
L_0x5ec80a5a3d00 .part o0x785fa31d35a8, 3, 1;
L_0x5ec80a5a3da0 .part o0x785fa31d35a8, 7, 1;
L_0x5ec80a5a3e90 .part o0x785fa31d35a8, 2, 1;
L_0x5ec80a5a3f30 .part o0x785fa31d35a8, 7, 1;
S_0x5ec80a55bfa0 .scope module, "receiver" "RECEIVER" 2 85, 7 53 0, S_0x5ec80a509800;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLR";
    .port_info 1 /INPUT 1 "READ";
    .port_info 2 /INPUT 1 "RE";
    .port_info 3 /INPUT 1 "MISO";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /OUTPUT 8 "DATA";
    .port_info 6 /OUTPUT 1 "FULL_STATE";
    .port_info 7 /OUTPUT 1 "EMPTY_STATE";
v0x5ec80a566200_0 .net "CLK", 0 0, L_0x5ec80a5a3950;  alias, 1 drivers
v0x5ec80a5662c0_0 .net "CLR", 0 0, L_0x5ec80a5a39c0;  alias, 1 drivers
v0x5ec80a566360_0 .var "COUNT_RECEIVED", 3 0;
v0x5ec80a566400_0 .net "DATA", 7 0, L_0x5ec80a5a2ff0;  1 drivers
v0x5ec80a5664e0_0 .net "EMPTY_STATE", 0 0, L_0x5ec80a5928e0;  alias, 1 drivers
v0x5ec80a5665a0_0 .net "FULL_STATE", 0 0, L_0x5ec80a592b60;  alias, 1 drivers
L_0x785fa3186180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ec80a566640_0 .net "HIGH", 0 0, L_0x785fa3186180;  1 drivers
L_0x785fa3186138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ec80a5666e0_0 .net "LOW", 0 0, L_0x785fa3186138;  1 drivers
v0x5ec80a566780_0 .net "MISO", 0 0, o0x785fa31d3c08;  alias, 0 drivers
v0x5ec80a566820_0 .net "P_DATA_OUT", 7 0, L_0x5ec80a592700;  1 drivers
v0x5ec80a5668e0_0 .net "RE", 0 0, v0x5ec80a55a6f0_0;  alias, 1 drivers
v0x5ec80a5669b0_0 .net "READ", 0 0, v0x5ec80a55ac10_0;  alias, 1 drivers
v0x5ec80a566a80_0 .var "SHIFT_CLK", 0 0;
L_0x785fa3186210 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x5ec80a566b20_0 .net/2u *"_ivl_12", 3 0, L_0x785fa3186210;  1 drivers
v0x5ec80a566bc0_0 .net *"_ivl_14", 0 0, L_0x5ec80a592a20;  1 drivers
v0x5ec80a566c60_0 .net *"_ivl_18", 31 0, L_0x5ec80a592e10;  1 drivers
L_0x785fa3186258 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ec80a566d40_0 .net *"_ivl_21", 30 0, L_0x785fa3186258;  1 drivers
L_0x785fa31862a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5ec80a566e20_0 .net/2u *"_ivl_22", 31 0, L_0x785fa31862a0;  1 drivers
v0x5ec80a566f00_0 .net *"_ivl_24", 0 0, L_0x5ec80a5a2f50;  1 drivers
o0x785fa31d5e88 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5ec80a566fc0_0 name=_ivl_26
v0x5ec80a5670a0_0 .var *"_ivl_34", 0 0; Local signal
L_0x785fa31861c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5ec80a567180_0 .net/2u *"_ivl_6", 3 0, L_0x785fa31861c8;  1 drivers
v0x5ec80a567260_0 .net *"_ivl_8", 0 0, L_0x5ec80a5927f0;  1 drivers
E_0x5ec80a55c250 .event edge, v0x5ec80a55a9d0_0;
E_0x5ec80a55c2d0 .event edge, v0x5ec80a55ac10_0, v0x5ec80a55aa90_0, v0x5ec80a55cbf0_0;
L_0x5ec80a5927f0 .cmp/eq 4, v0x5ec80a566360_0, L_0x785fa31861c8;
L_0x5ec80a5928e0 .functor MUXZ 1, L_0x785fa3186138, L_0x785fa3186180, L_0x5ec80a5927f0, C4<>;
L_0x5ec80a592a20 .cmp/eq 4, v0x5ec80a566360_0, L_0x785fa3186210;
L_0x5ec80a592b60 .functor MUXZ 1, L_0x785fa3186138, L_0x785fa3186180, L_0x5ec80a592a20, C4<>;
L_0x5ec80a592e10 .concat [ 1 31 0 0], v0x5ec80a55ac10_0, L_0x785fa3186258;
L_0x5ec80a5a2f50 .cmp/eq 32, L_0x5ec80a592e10, L_0x785fa31862a0;
L_0x5ec80a5a2ff0 .functor MUXZ 8, o0x785fa31d5e88, L_0x5ec80a592700, L_0x5ec80a5a2f50, C4<>;
S_0x5ec80a55c330 .scope module, "receiver_shift_register" "SHIFT_REGISTER_8BIT" 7 72, 3 4 0, S_0x5ec80a55bfa0;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 8 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 8 "P_DATA_OUT";
v0x5ec80a565c30_0 .net "CLK", 0 0, v0x5ec80a566a80_0;  1 drivers
v0x5ec80a565cf0_0 .net "CLR", 0 0, L_0x5ec80a5a39c0;  alias, 1 drivers
o0x785fa31d5b28 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5ec80a565db0_0 .net "P_DATA_IN", 7 0, o0x785fa31d5b28;  0 drivers
v0x5ec80a565e80_0 .net "P_DATA_OUT", 7 0, L_0x5ec80a592700;  alias, 1 drivers
v0x5ec80a565f60_0 .net "SH_LD", 0 0, L_0x785fa3186180;  alias, 1 drivers
v0x5ec80a566050_0 .net "S_DATA_IN", 0 0, o0x785fa31d3c08;  alias, 0 drivers
L_0x5ec80a58f270 .part o0x785fa31d5b28, 4, 4;
L_0x5ec80a5924d0 .part o0x785fa31d5b28, 0, 4;
L_0x5ec80a5925c0 .part L_0x5ec80a592700, 4, 1;
L_0x5ec80a592700 .concat8 [ 4 4 0 0], L_0x5ec80a58fa30, L_0x5ec80a58c0a0;
S_0x5ec80a55c610 .scope module, "shift_register_0" "SHIFT_REGISTER_4BIT" 3 13, 4 3 0, S_0x5ec80a55c330;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 4 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 4 "P_DATA_OUT";
L_0x5ec80a58c720 .functor NOT 1, L_0x785fa3186180, C4<0>, C4<0>, C4<0>;
L_0x5ec80a58c850 .functor NOT 1, L_0x5ec80a5a39c0, C4<0>, C4<0>, C4<0>;
L_0x5ec80a58c8f0 .functor AND 1, L_0x5ec80a58c720, L_0x5ec80a58c990, C4<1>, C4<1>;
L_0x5ec80a58ca30 .functor NOR 1, L_0x785fa3186180, L_0x5ec80a58cb30, C4<0>, C4<0>;
L_0x5ec80a58c6b0 .functor AND 1, L_0x5ec80a58c720, L_0x5ec80a58cc50, C4<1>, C4<1>;
L_0x5ec80a58ccf0 .functor NOR 1, L_0x785fa3186180, L_0x5ec80a58cd90, C4<0>, C4<0>;
L_0x5ec80a58cfa0 .functor AND 1, L_0x5ec80a58c720, L_0x5ec80a58d0a0, C4<1>, C4<1>;
L_0x5ec80a58d140 .functor NOR 1, L_0x785fa3186180, L_0x5ec80a58d230, C4<0>, C4<0>;
L_0x5ec80a58d530 .functor AND 1, L_0x5ec80a58c720, L_0x5ec80a58d5f0, C4<1>, C4<1>;
L_0x5ec80a58d880 .functor NOR 1, L_0x785fa3186180, L_0x5ec80a58da50, C4<0>, C4<0>;
L_0x5ec80a58d6e0 .functor AND 1, L_0x5ec80a58dd10, L_0x5ec80a58c850, C4<1>, C4<1>;
L_0x5ec80a58de50 .functor OR 1, L_0x5ec80a58df30, L_0x5ec80a5a39c0, C4<0>, C4<0>;
L_0x5ec80a58e140 .functor AND 1, L_0x5ec80a58e1b0, L_0x5ec80a58c850, C4<1>, C4<1>;
L_0x5ec80a58e2a0 .functor OR 1, L_0x5ec80a58e420, L_0x5ec80a5a39c0, C4<0>, C4<0>;
L_0x5ec80a58dec0 .functor AND 1, L_0x5ec80a58e5f0, L_0x5ec80a58c850, C4<1>, C4<1>;
L_0x5ec80a58e690 .functor OR 1, L_0x5ec80a58e790, L_0x5ec80a5a39c0, C4<0>, C4<0>;
L_0x5ec80a58ea60 .functor AND 1, L_0x5ec80a58eb20, L_0x5ec80a58c850, C4<1>, C4<1>;
L_0x5ec80a58eea0 .functor OR 1, L_0x5ec80a58f000, L_0x5ec80a5a39c0, C4<0>, C4<0>;
L_0x5ec80a58f200 .functor BUFZ 4, L_0x5ec80a58f270, C4<0000>, C4<0000>, C4<0000>;
v0x5ec80a55e7c0_0 .net "CLK", 0 0, v0x5ec80a566a80_0;  alias, 1 drivers
v0x5ec80a55e880_0 .net "CLR", 0 0, L_0x5ec80a5a39c0;  alias, 1 drivers
v0x5ec80a55e940_0 .net "D_CLR", 3 0, L_0x5ec80a58ed10;  1 drivers
v0x5ec80a55ea10_0 .net "D_DATA", 3 0, L_0x5ec80a58f200;  1 drivers
v0x5ec80a55ead0_0 .net "D_PRE", 3 0, L_0x5ec80a58e920;  1 drivers
v0x5ec80a55ebb0_0 .net "P_DATA_IN", 3 0, L_0x5ec80a58f270;  1 drivers
v0x5ec80a55ec90_0 .net "P_DATA_OUT", 3 0, L_0x5ec80a58c0a0;  1 drivers
v0x5ec80a55ed70_0 .net "SH_LD", 0 0, L_0x785fa3186180;  alias, 1 drivers
v0x5ec80a55ee30_0 .net "S_CLR", 3 0, L_0x5ec80a58d2d0;  1 drivers
v0x5ec80a55efa0_0 .net "S_DATA_IN", 0 0, o0x785fa31d3c08;  alias, 0 drivers
v0x5ec80a55f040_0 .net "S_PRE", 3 0, L_0x5ec80a58d370;  1 drivers
v0x5ec80a55f100_0 .net *"_ivl_101", 0 0, L_0x5ec80a58e690;  1 drivers
v0x5ec80a55f1e0_0 .net *"_ivl_104", 0 0, L_0x5ec80a58e790;  1 drivers
v0x5ec80a55f2c0_0 .net *"_ivl_106", 0 0, L_0x5ec80a58ea60;  1 drivers
v0x5ec80a55f3a0_0 .net *"_ivl_110", 0 0, L_0x5ec80a58eb20;  1 drivers
v0x5ec80a55f480_0 .net *"_ivl_112", 0 0, L_0x5ec80a58eea0;  1 drivers
v0x5ec80a55f560_0 .net *"_ivl_116", 0 0, L_0x5ec80a58f000;  1 drivers
v0x5ec80a55f640_0 .net *"_ivl_34", 0 0, L_0x5ec80a58c8f0;  1 drivers
v0x5ec80a55f720_0 .net *"_ivl_37", 0 0, L_0x5ec80a58c990;  1 drivers
v0x5ec80a55f800_0 .net *"_ivl_39", 0 0, L_0x5ec80a58ca30;  1 drivers
v0x5ec80a55f8e0_0 .net *"_ivl_42", 0 0, L_0x5ec80a58cb30;  1 drivers
v0x5ec80a55f9c0_0 .net *"_ivl_44", 0 0, L_0x5ec80a58c6b0;  1 drivers
v0x5ec80a55faa0_0 .net *"_ivl_47", 0 0, L_0x5ec80a58cc50;  1 drivers
v0x5ec80a55fb80_0 .net *"_ivl_49", 0 0, L_0x5ec80a58ccf0;  1 drivers
v0x5ec80a55fc60_0 .net *"_ivl_52", 0 0, L_0x5ec80a58cd90;  1 drivers
v0x5ec80a55fd40_0 .net *"_ivl_54", 0 0, L_0x5ec80a58cfa0;  1 drivers
v0x5ec80a55fe20_0 .net *"_ivl_57", 0 0, L_0x5ec80a58d0a0;  1 drivers
v0x5ec80a55ff00_0 .net *"_ivl_59", 0 0, L_0x5ec80a58d140;  1 drivers
v0x5ec80a55ffe0_0 .net *"_ivl_62", 0 0, L_0x5ec80a58d230;  1 drivers
v0x5ec80a5600c0_0 .net *"_ivl_64", 0 0, L_0x5ec80a58d530;  1 drivers
v0x5ec80a5601a0_0 .net *"_ivl_68", 0 0, L_0x5ec80a58d5f0;  1 drivers
v0x5ec80a560280_0 .net *"_ivl_70", 0 0, L_0x5ec80a58d880;  1 drivers
v0x5ec80a560360_0 .net *"_ivl_74", 0 0, L_0x5ec80a58da50;  1 drivers
v0x5ec80a560650_0 .net *"_ivl_76", 0 0, L_0x5ec80a58d6e0;  1 drivers
v0x5ec80a560730_0 .net *"_ivl_79", 0 0, L_0x5ec80a58dd10;  1 drivers
v0x5ec80a560810_0 .net *"_ivl_81", 0 0, L_0x5ec80a58de50;  1 drivers
v0x5ec80a5608f0_0 .net *"_ivl_84", 0 0, L_0x5ec80a58df30;  1 drivers
v0x5ec80a5609d0_0 .net *"_ivl_86", 0 0, L_0x5ec80a58e140;  1 drivers
v0x5ec80a560ab0_0 .net *"_ivl_89", 0 0, L_0x5ec80a58e1b0;  1 drivers
v0x5ec80a560b90_0 .net *"_ivl_91", 0 0, L_0x5ec80a58e2a0;  1 drivers
v0x5ec80a560c70_0 .net *"_ivl_94", 0 0, L_0x5ec80a58e420;  1 drivers
v0x5ec80a560d50_0 .net *"_ivl_96", 0 0, L_0x5ec80a58dec0;  1 drivers
v0x5ec80a560e30_0 .net *"_ivl_99", 0 0, L_0x5ec80a58e5f0;  1 drivers
v0x5ec80a560f10_0 .net "notCLR", 0 0, L_0x5ec80a58c850;  1 drivers
v0x5ec80a560fd0_0 .net "notSH_LD", 0 0, L_0x5ec80a58c720;  1 drivers
L_0x5ec80a58bab0 .part L_0x5ec80a58ed10, 0, 1;
L_0x5ec80a58bb50 .part L_0x5ec80a58e920, 0, 1;
L_0x5ec80a58bbf0 .part L_0x5ec80a58c0a0, 3, 1;
L_0x5ec80a58bc90 .part L_0x5ec80a58ed10, 1, 1;
L_0x5ec80a58bd30 .part L_0x5ec80a58e920, 1, 1;
L_0x5ec80a58be20 .part L_0x5ec80a58c0a0, 2, 1;
L_0x5ec80a58bf10 .part L_0x5ec80a58ed10, 2, 1;
L_0x5ec80a58bfb0 .part L_0x5ec80a58e920, 2, 1;
L_0x5ec80a58c0a0 .concat8 [ 1 1 1 1], v0x5ec80a55e610_0, v0x5ec80a55de70_0, v0x5ec80a55d6a0_0, v0x5ec80a55cef0_0;
L_0x5ec80a58c230 .part L_0x5ec80a58c0a0, 1, 1;
L_0x5ec80a58c3f0 .part L_0x5ec80a58ed10, 3, 1;
L_0x5ec80a58c550 .part L_0x5ec80a58e920, 3, 1;
L_0x5ec80a58c990 .part L_0x5ec80a58f200, 3, 1;
L_0x5ec80a58cb30 .part L_0x5ec80a58f200, 3, 1;
L_0x5ec80a58cc50 .part L_0x5ec80a58f200, 2, 1;
L_0x5ec80a58cd90 .part L_0x5ec80a58f200, 2, 1;
L_0x5ec80a58d0a0 .part L_0x5ec80a58f200, 1, 1;
L_0x5ec80a58d230 .part L_0x5ec80a58f200, 1, 1;
L_0x5ec80a58d370 .concat8 [ 1 1 1 1], L_0x5ec80a58c8f0, L_0x5ec80a58c6b0, L_0x5ec80a58cfa0, L_0x5ec80a58d530;
L_0x5ec80a58d5f0 .part L_0x5ec80a58f200, 0, 1;
L_0x5ec80a58d2d0 .concat8 [ 1 1 1 1], L_0x5ec80a58ca30, L_0x5ec80a58ccf0, L_0x5ec80a58d140, L_0x5ec80a58d880;
L_0x5ec80a58da50 .part L_0x5ec80a58f200, 0, 1;
L_0x5ec80a58dd10 .part L_0x5ec80a58d370, 0, 1;
L_0x5ec80a58df30 .part L_0x5ec80a58d2d0, 0, 1;
L_0x5ec80a58e1b0 .part L_0x5ec80a58d370, 1, 1;
L_0x5ec80a58e420 .part L_0x5ec80a58d2d0, 1, 1;
L_0x5ec80a58e5f0 .part L_0x5ec80a58d370, 2, 1;
L_0x5ec80a58e790 .part L_0x5ec80a58d2d0, 2, 1;
L_0x5ec80a58e920 .concat8 [ 1 1 1 1], L_0x5ec80a58d6e0, L_0x5ec80a58e140, L_0x5ec80a58dec0, L_0x5ec80a58ea60;
L_0x5ec80a58eb20 .part L_0x5ec80a58d370, 3, 1;
L_0x5ec80a58ed10 .concat8 [ 1 1 1 1], L_0x5ec80a58de50, L_0x5ec80a58e2a0, L_0x5ec80a58e690, L_0x5ec80a58eea0;
L_0x5ec80a58f000 .part L_0x5ec80a58d2d0, 3, 1;
S_0x5ec80a55c8f0 .scope module, "dff0" "d_ff" 4 19, 5 3 0, S_0x5ec80a55c610;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5ec80a55cbf0_0 .net "CLK", 0 0, v0x5ec80a566a80_0;  alias, 1 drivers
v0x5ec80a55ccd0_0 .net "CLR", 0 0, L_0x5ec80a58bab0;  1 drivers
v0x5ec80a55cd90_0 .net "DATA", 0 0, o0x785fa31d3c08;  alias, 0 drivers
v0x5ec80a55ce30_0 .net "PRE", 0 0, L_0x5ec80a58bb50;  1 drivers
v0x5ec80a55cef0_0 .var "Q", 0 0;
E_0x5ec80a55cb70 .event edge, v0x5ec80a55ce30_0, v0x5ec80a55ccd0_0, v0x5ec80a55cbf0_0;
S_0x5ec80a55d0a0 .scope module, "dff1" "d_ff" 4 20, 5 3 0, S_0x5ec80a55c610;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5ec80a55d380_0 .net "CLK", 0 0, v0x5ec80a566a80_0;  alias, 1 drivers
v0x5ec80a55d470_0 .net "CLR", 0 0, L_0x5ec80a58bc90;  1 drivers
v0x5ec80a55d510_0 .net "DATA", 0 0, L_0x5ec80a58bbf0;  1 drivers
v0x5ec80a55d5e0_0 .net "PRE", 0 0, L_0x5ec80a58bd30;  1 drivers
v0x5ec80a55d6a0_0 .var "Q", 0 0;
E_0x5ec80a55d320 .event edge, v0x5ec80a55d5e0_0, v0x5ec80a55d470_0, v0x5ec80a55cbf0_0;
S_0x5ec80a55d850 .scope module, "dff2" "d_ff" 4 21, 5 3 0, S_0x5ec80a55c610;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5ec80a55db40_0 .net "CLK", 0 0, v0x5ec80a566a80_0;  alias, 1 drivers
v0x5ec80a55dc50_0 .net "CLR", 0 0, L_0x5ec80a58bf10;  1 drivers
v0x5ec80a55dd10_0 .net "DATA", 0 0, L_0x5ec80a58be20;  1 drivers
v0x5ec80a55ddb0_0 .net "PRE", 0 0, L_0x5ec80a58bfb0;  1 drivers
v0x5ec80a55de70_0 .var "Q", 0 0;
E_0x5ec80a55dae0 .event edge, v0x5ec80a55ddb0_0, v0x5ec80a55dc50_0, v0x5ec80a55cbf0_0;
S_0x5ec80a55e020 .scope module, "dff3" "d_ff" 4 22, 5 3 0, S_0x5ec80a55c610;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5ec80a55e300_0 .net "CLK", 0 0, v0x5ec80a566a80_0;  alias, 1 drivers
v0x5ec80a55e3c0_0 .net "CLR", 0 0, L_0x5ec80a58c3f0;  1 drivers
v0x5ec80a55e480_0 .net "DATA", 0 0, L_0x5ec80a58c230;  1 drivers
v0x5ec80a55e550_0 .net "PRE", 0 0, L_0x5ec80a58c550;  1 drivers
v0x5ec80a55e610_0 .var "Q", 0 0;
E_0x5ec80a55e280 .event edge, v0x5ec80a55e550_0, v0x5ec80a55e3c0_0, v0x5ec80a55cbf0_0;
S_0x5ec80a561190 .scope module, "shift_register_1" "SHIFT_REGISTER_4BIT" 3 21, 4 3 0, S_0x5ec80a55c330;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 4 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 4 "P_DATA_OUT";
L_0x5ec80a58ff30 .functor NOT 1, L_0x785fa3186180, C4<0>, C4<0>, C4<0>;
L_0x5ec80a58ffd0 .functor NOT 1, L_0x5ec80a5a39c0, C4<0>, C4<0>, C4<0>;
L_0x5ec80a590070 .functor AND 1, L_0x5ec80a58ff30, L_0x5ec80a590110, C4<1>, C4<1>;
L_0x5ec80a5901b0 .functor NOR 1, L_0x785fa3186180, L_0x5ec80a5902b0, C4<0>, C4<0>;
L_0x5ec80a58fec0 .functor AND 1, L_0x5ec80a58ff30, L_0x5ec80a590350, C4<1>, C4<1>;
L_0x5ec80a590440 .functor NOR 1, L_0x785fa3186180, L_0x5ec80a5904e0, C4<0>, C4<0>;
L_0x5ec80a5906f0 .functor AND 1, L_0x5ec80a58ff30, L_0x5ec80a5907f0, C4<1>, C4<1>;
L_0x5ec80a590890 .functor NOR 1, L_0x785fa3186180, L_0x5ec80a590980, C4<0>, C4<0>;
L_0x5ec80a590c80 .functor AND 1, L_0x5ec80a58ff30, L_0x5ec80a590d40, C4<1>, C4<1>;
L_0x5ec80a590fd0 .functor NOR 1, L_0x785fa3186180, L_0x5ec80a591090, C4<0>, C4<0>;
L_0x5ec80a590e30 .functor AND 1, L_0x5ec80a591350, L_0x5ec80a58ffd0, C4<1>, C4<1>;
L_0x5ec80a591490 .functor OR 1, L_0x5ec80a591570, L_0x5ec80a5a39c0, C4<0>, C4<0>;
L_0x5ec80a591240 .functor AND 1, L_0x5ec80a591780, L_0x5ec80a58ffd0, C4<1>, C4<1>;
L_0x5ec80a591820 .functor OR 1, L_0x5ec80a591890, L_0x5ec80a5a39c0, C4<0>, C4<0>;
L_0x5ec80a591500 .functor AND 1, L_0x5ec80a5916b0, L_0x5ec80a58ffd0, C4<1>, C4<1>;
L_0x5ec80a591a60 .functor OR 1, L_0x5ec80a591b60, L_0x5ec80a5a39c0, C4<0>, C4<0>;
L_0x5ec80a591e20 .functor AND 1, L_0x5ec80a591ee0, L_0x5ec80a58ffd0, C4<1>, C4<1>;
L_0x5ec80a592170 .functor OR 1, L_0x5ec80a5922d0, L_0x5ec80a5a39c0, C4<0>, C4<0>;
L_0x5ec80a591fd0 .functor BUFZ 4, L_0x5ec80a5924d0, C4<0000>, C4<0000>, C4<0000>;
v0x5ec80a5632a0_0 .net "CLK", 0 0, v0x5ec80a566a80_0;  alias, 1 drivers
v0x5ec80a563360_0 .net "CLR", 0 0, L_0x5ec80a5a39c0;  alias, 1 drivers
v0x5ec80a563470_0 .net "D_CLR", 3 0, L_0x5ec80a591c90;  1 drivers
v0x5ec80a563510_0 .net "D_DATA", 3 0, L_0x5ec80a591fd0;  1 drivers
v0x5ec80a5635f0_0 .net "D_PRE", 3 0, L_0x5ec80a591980;  1 drivers
v0x5ec80a563720_0 .net "P_DATA_IN", 3 0, L_0x5ec80a5924d0;  1 drivers
v0x5ec80a563800_0 .net "P_DATA_OUT", 3 0, L_0x5ec80a58fa30;  1 drivers
v0x5ec80a5638e0_0 .net "SH_LD", 0 0, L_0x785fa3186180;  alias, 1 drivers
v0x5ec80a563980_0 .net "S_CLR", 3 0, L_0x5ec80a590a20;  1 drivers
v0x5ec80a563a40_0 .net "S_DATA_IN", 0 0, L_0x5ec80a5925c0;  1 drivers
v0x5ec80a563ae0_0 .net "S_PRE", 3 0, L_0x5ec80a590ac0;  1 drivers
v0x5ec80a563ba0_0 .net *"_ivl_101", 0 0, L_0x5ec80a591a60;  1 drivers
v0x5ec80a563c80_0 .net *"_ivl_104", 0 0, L_0x5ec80a591b60;  1 drivers
v0x5ec80a563d60_0 .net *"_ivl_106", 0 0, L_0x5ec80a591e20;  1 drivers
v0x5ec80a563e40_0 .net *"_ivl_110", 0 0, L_0x5ec80a591ee0;  1 drivers
v0x5ec80a563f20_0 .net *"_ivl_112", 0 0, L_0x5ec80a592170;  1 drivers
v0x5ec80a564000_0 .net *"_ivl_116", 0 0, L_0x5ec80a5922d0;  1 drivers
v0x5ec80a5640e0_0 .net *"_ivl_34", 0 0, L_0x5ec80a590070;  1 drivers
v0x5ec80a5641c0_0 .net *"_ivl_37", 0 0, L_0x5ec80a590110;  1 drivers
v0x5ec80a5642a0_0 .net *"_ivl_39", 0 0, L_0x5ec80a5901b0;  1 drivers
v0x5ec80a564380_0 .net *"_ivl_42", 0 0, L_0x5ec80a5902b0;  1 drivers
v0x5ec80a564460_0 .net *"_ivl_44", 0 0, L_0x5ec80a58fec0;  1 drivers
v0x5ec80a564540_0 .net *"_ivl_47", 0 0, L_0x5ec80a590350;  1 drivers
v0x5ec80a564620_0 .net *"_ivl_49", 0 0, L_0x5ec80a590440;  1 drivers
v0x5ec80a564700_0 .net *"_ivl_52", 0 0, L_0x5ec80a5904e0;  1 drivers
v0x5ec80a5647e0_0 .net *"_ivl_54", 0 0, L_0x5ec80a5906f0;  1 drivers
v0x5ec80a5648c0_0 .net *"_ivl_57", 0 0, L_0x5ec80a5907f0;  1 drivers
v0x5ec80a5649a0_0 .net *"_ivl_59", 0 0, L_0x5ec80a590890;  1 drivers
v0x5ec80a564a80_0 .net *"_ivl_62", 0 0, L_0x5ec80a590980;  1 drivers
v0x5ec80a564b60_0 .net *"_ivl_64", 0 0, L_0x5ec80a590c80;  1 drivers
v0x5ec80a564c40_0 .net *"_ivl_68", 0 0, L_0x5ec80a590d40;  1 drivers
v0x5ec80a564d20_0 .net *"_ivl_70", 0 0, L_0x5ec80a590fd0;  1 drivers
v0x5ec80a564e00_0 .net *"_ivl_74", 0 0, L_0x5ec80a591090;  1 drivers
v0x5ec80a5650f0_0 .net *"_ivl_76", 0 0, L_0x5ec80a590e30;  1 drivers
v0x5ec80a5651d0_0 .net *"_ivl_79", 0 0, L_0x5ec80a591350;  1 drivers
v0x5ec80a5652b0_0 .net *"_ivl_81", 0 0, L_0x5ec80a591490;  1 drivers
v0x5ec80a565390_0 .net *"_ivl_84", 0 0, L_0x5ec80a591570;  1 drivers
v0x5ec80a565470_0 .net *"_ivl_86", 0 0, L_0x5ec80a591240;  1 drivers
v0x5ec80a565550_0 .net *"_ivl_89", 0 0, L_0x5ec80a591780;  1 drivers
v0x5ec80a565630_0 .net *"_ivl_91", 0 0, L_0x5ec80a591820;  1 drivers
v0x5ec80a565710_0 .net *"_ivl_94", 0 0, L_0x5ec80a591890;  1 drivers
v0x5ec80a5657f0_0 .net *"_ivl_96", 0 0, L_0x5ec80a591500;  1 drivers
v0x5ec80a5658d0_0 .net *"_ivl_99", 0 0, L_0x5ec80a5916b0;  1 drivers
v0x5ec80a5659b0_0 .net "notCLR", 0 0, L_0x5ec80a58ffd0;  1 drivers
v0x5ec80a565a70_0 .net "notSH_LD", 0 0, L_0x5ec80a58ff30;  1 drivers
L_0x5ec80a58f360 .part L_0x5ec80a591c90, 0, 1;
L_0x5ec80a58f400 .part L_0x5ec80a591980, 0, 1;
L_0x5ec80a58f4a0 .part L_0x5ec80a58fa30, 3, 1;
L_0x5ec80a58f570 .part L_0x5ec80a591c90, 1, 1;
L_0x5ec80a58f6c0 .part L_0x5ec80a591980, 1, 1;
L_0x5ec80a58f7b0 .part L_0x5ec80a58fa30, 2, 1;
L_0x5ec80a58f8a0 .part L_0x5ec80a591c90, 2, 1;
L_0x5ec80a58f940 .part L_0x5ec80a591980, 2, 1;
L_0x5ec80a58fa30 .concat8 [ 1 1 1 1], v0x5ec80a5630f0_0, v0x5ec80a562950_0, v0x5ec80a5621a0_0, v0x5ec80a561a00_0;
L_0x5ec80a58fbc0 .part L_0x5ec80a58fa30, 1, 1;
L_0x5ec80a58fc90 .part L_0x5ec80a591c90, 3, 1;
L_0x5ec80a58fd60 .part L_0x5ec80a591980, 3, 1;
L_0x5ec80a590110 .part L_0x5ec80a591fd0, 3, 1;
L_0x5ec80a5902b0 .part L_0x5ec80a591fd0, 3, 1;
L_0x5ec80a590350 .part L_0x5ec80a591fd0, 2, 1;
L_0x5ec80a5904e0 .part L_0x5ec80a591fd0, 2, 1;
L_0x5ec80a5907f0 .part L_0x5ec80a591fd0, 1, 1;
L_0x5ec80a590980 .part L_0x5ec80a591fd0, 1, 1;
L_0x5ec80a590ac0 .concat8 [ 1 1 1 1], L_0x5ec80a590070, L_0x5ec80a58fec0, L_0x5ec80a5906f0, L_0x5ec80a590c80;
L_0x5ec80a590d40 .part L_0x5ec80a591fd0, 0, 1;
L_0x5ec80a590a20 .concat8 [ 1 1 1 1], L_0x5ec80a5901b0, L_0x5ec80a590440, L_0x5ec80a590890, L_0x5ec80a590fd0;
L_0x5ec80a591090 .part L_0x5ec80a591fd0, 0, 1;
L_0x5ec80a591350 .part L_0x5ec80a590ac0, 0, 1;
L_0x5ec80a591570 .part L_0x5ec80a590a20, 0, 1;
L_0x5ec80a591780 .part L_0x5ec80a590ac0, 1, 1;
L_0x5ec80a591890 .part L_0x5ec80a590a20, 1, 1;
L_0x5ec80a5916b0 .part L_0x5ec80a590ac0, 2, 1;
L_0x5ec80a591b60 .part L_0x5ec80a590a20, 2, 1;
L_0x5ec80a591980 .concat8 [ 1 1 1 1], L_0x5ec80a590e30, L_0x5ec80a591240, L_0x5ec80a591500, L_0x5ec80a591e20;
L_0x5ec80a591ee0 .part L_0x5ec80a590ac0, 3, 1;
L_0x5ec80a591c90 .concat8 [ 1 1 1 1], L_0x5ec80a591490, L_0x5ec80a591820, L_0x5ec80a591a60, L_0x5ec80a592170;
L_0x5ec80a5922d0 .part L_0x5ec80a590a20, 3, 1;
S_0x5ec80a5613e0 .scope module, "dff0" "d_ff" 4 19, 5 3 0, S_0x5ec80a561190;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5ec80a5616f0_0 .net "CLK", 0 0, v0x5ec80a566a80_0;  alias, 1 drivers
v0x5ec80a5617b0_0 .net "CLR", 0 0, L_0x5ec80a58f360;  1 drivers
v0x5ec80a561870_0 .net "DATA", 0 0, L_0x5ec80a5925c0;  alias, 1 drivers
v0x5ec80a561940_0 .net "PRE", 0 0, L_0x5ec80a58f400;  1 drivers
v0x5ec80a561a00_0 .var "Q", 0 0;
E_0x5ec80a561670 .event edge, v0x5ec80a561940_0, v0x5ec80a5617b0_0, v0x5ec80a55cbf0_0;
S_0x5ec80a561bb0 .scope module, "dff1" "d_ff" 4 20, 5 3 0, S_0x5ec80a561190;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5ec80a561e90_0 .net "CLK", 0 0, v0x5ec80a566a80_0;  alias, 1 drivers
v0x5ec80a561f50_0 .net "CLR", 0 0, L_0x5ec80a58f570;  1 drivers
v0x5ec80a562010_0 .net "DATA", 0 0, L_0x5ec80a58f4a0;  1 drivers
v0x5ec80a5620e0_0 .net "PRE", 0 0, L_0x5ec80a58f6c0;  1 drivers
v0x5ec80a5621a0_0 .var "Q", 0 0;
E_0x5ec80a561e30 .event edge, v0x5ec80a5620e0_0, v0x5ec80a561f50_0, v0x5ec80a55cbf0_0;
S_0x5ec80a562350 .scope module, "dff2" "d_ff" 4 21, 5 3 0, S_0x5ec80a561190;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5ec80a562640_0 .net "CLK", 0 0, v0x5ec80a566a80_0;  alias, 1 drivers
v0x5ec80a562700_0 .net "CLR", 0 0, L_0x5ec80a58f8a0;  1 drivers
v0x5ec80a5627c0_0 .net "DATA", 0 0, L_0x5ec80a58f7b0;  1 drivers
v0x5ec80a562890_0 .net "PRE", 0 0, L_0x5ec80a58f940;  1 drivers
v0x5ec80a562950_0 .var "Q", 0 0;
E_0x5ec80a5625e0 .event edge, v0x5ec80a562890_0, v0x5ec80a562700_0, v0x5ec80a55cbf0_0;
S_0x5ec80a562b00 .scope module, "dff3" "d_ff" 4 22, 5 3 0, S_0x5ec80a561190;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5ec80a562de0_0 .net "CLK", 0 0, v0x5ec80a566a80_0;  alias, 1 drivers
v0x5ec80a562ea0_0 .net "CLR", 0 0, L_0x5ec80a58fc90;  1 drivers
v0x5ec80a562f60_0 .net "DATA", 0 0, L_0x5ec80a58fbc0;  1 drivers
v0x5ec80a563030_0 .net "PRE", 0 0, L_0x5ec80a58fd60;  1 drivers
v0x5ec80a5630f0_0 .var "Q", 0 0;
E_0x5ec80a562d60 .event edge, v0x5ec80a563030_0, v0x5ec80a562ea0_0, v0x5ec80a55cbf0_0;
S_0x5ec80a567420 .scope module, "sender" "SENDER" 2 75, 7 4 0, S_0x5ec80a509800;
 .timescale -10 -10;
    .port_info 0 /INPUT 8 "DATA";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 1 "WRITE";
    .port_info 3 /INPUT 1 "TE";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /OUTPUT 1 "MOSI";
    .port_info 6 /OUTPUT 1 "FULL_STATE";
    .port_info 7 /OUTPUT 1 "EMPTY_STATE";
L_0x5ec80a58b300 .functor NOT 1, v0x5ec80a55b130_0, C4<0>, C4<0>, C4<0>;
L_0x785fa3186060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5ec80a5851a0 .functor XNOR 1, v0x5ec80a55b390_0, L_0x785fa3186060, C4<0>, C4<0>;
v0x5ec80a5718e0_0 .net "CLK", 0 0, L_0x5ec80a5a3610;  alias, 1 drivers
v0x5ec80a5719a0_0 .net "CLR", 0 0, L_0x5ec80a5a36d0;  alias, 1 drivers
v0x5ec80a571a40_0 .var "COUNT_SENT", 3 0;
L_0x785fa3186498 .functor BUFT 1, C4<0000000z>, C4<0>, C4<0>, C4<0>;
v0x5ec80a571ae0_0 .net "DATA", 7 0, L_0x785fa3186498;  1 drivers
v0x5ec80a571ba0_0 .net "EMPTY_STATE", 0 0, L_0x5ec80a58b6c0;  alias, 1 drivers
v0x5ec80a571c40_0 .net "FULL_STATE", 0 0, L_0x5ec80a58b930;  alias, 1 drivers
v0x5ec80a571ce0_0 .net "HIGH", 0 0, L_0x785fa3186060;  1 drivers
L_0x785fa3186018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ec80a571d80_0 .net "LOW", 0 0, L_0x785fa3186018;  1 drivers
v0x5ec80a571e20_0 .net "MOSI", 0 0, L_0x5ec80a58b530;  alias, 1 drivers
v0x5ec80a571ee0_0 .net "P_DATA_OUT", 7 0, L_0x5ec80a58b230;  1 drivers
v0x5ec80a571fd0_0 .var "SHIFT_CLK", 0 0;
v0x5ec80a572070_0 .net "TE", 0 0, v0x5ec80a55b390_0;  alias, 1 drivers
v0x5ec80a572140_0 .net "WRITE", 0 0, v0x5ec80a55b130_0;  alias, 1 drivers
L_0x785fa31860a8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x5ec80a572210_0 .net/2u *"_ivl_12", 3 0, L_0x785fa31860a8;  1 drivers
v0x5ec80a5722b0_0 .net *"_ivl_14", 0 0, L_0x5ec80a58b5d0;  1 drivers
L_0x785fa31860f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5ec80a572350_0 .net/2u *"_ivl_18", 3 0, L_0x785fa31860f0;  1 drivers
v0x5ec80a572430_0 .net *"_ivl_20", 0 0, L_0x5ec80a58b7f0;  1 drivers
v0x5ec80a5724f0_0 .var *"_ivl_28", 0 0; Local signal
v0x5ec80a5725d0_0 .net *"_ivl_6", 0 0, L_0x5ec80a5851a0;  1 drivers
v0x5ec80a572690_0 .net *"_ivl_9", 0 0, L_0x5ec80a58b400;  1 drivers
E_0x5ec80a55c530 .event edge, v0x5ec80a55ae30_0;
E_0x5ec80a567760 .event edge, v0x5ec80a55b130_0, v0x5ec80a55aef0_0, v0x5ec80a568080_0;
L_0x5ec80a58b400 .part L_0x5ec80a58b230, 0, 1;
L_0x5ec80a58b530 .functor MUXZ 1, L_0x785fa3186018, L_0x5ec80a58b400, L_0x5ec80a5851a0, C4<>;
L_0x5ec80a58b5d0 .cmp/eq 4, v0x5ec80a571a40_0, L_0x785fa31860a8;
L_0x5ec80a58b6c0 .functor MUXZ 1, L_0x785fa3186018, L_0x785fa3186060, L_0x5ec80a58b5d0, C4<>;
L_0x5ec80a58b7f0 .cmp/eq 4, v0x5ec80a571a40_0, L_0x785fa31860f0;
L_0x5ec80a58b930 .functor MUXZ 1, L_0x785fa3186018, L_0x785fa3186060, L_0x5ec80a58b7f0, C4<>;
S_0x5ec80a5677c0 .scope module, "sender_shift_register" "SHIFT_REGISTER_8BIT" 7 23, 3 4 0, S_0x5ec80a567420;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 8 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 8 "P_DATA_OUT";
v0x5ec80a571310_0 .net "CLK", 0 0, v0x5ec80a571fd0_0;  1 drivers
v0x5ec80a5713d0_0 .net "CLR", 0 0, L_0x5ec80a5a36d0;  alias, 1 drivers
v0x5ec80a571490_0 .net "P_DATA_IN", 7 0, L_0x785fa3186498;  alias, 1 drivers
v0x5ec80a571560_0 .net "P_DATA_OUT", 7 0, L_0x5ec80a58b230;  alias, 1 drivers
v0x5ec80a571640_0 .net "SH_LD", 0 0, L_0x5ec80a58b300;  1 drivers
v0x5ec80a571730_0 .net "S_DATA_IN", 0 0, L_0x785fa3186018;  alias, 1 drivers
L_0x5ec80a5878a0 .part L_0x785fa3186498, 4, 4;
L_0x5ec80a58b000 .part L_0x785fa3186498, 0, 4;
L_0x5ec80a58b0f0 .part L_0x5ec80a58b230, 4, 1;
L_0x5ec80a58b230 .concat8 [ 4 4 0 0], L_0x5ec80a588080, L_0x5ec80a584890;
S_0x5ec80a567aa0 .scope module, "shift_register_0" "SHIFT_REGISTER_4BIT" 3 13, 4 3 0, S_0x5ec80a5677c0;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 4 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 4 "P_DATA_OUT";
L_0x5ec80a584e20 .functor NOT 1, L_0x5ec80a58b300, C4<0>, C4<0>, C4<0>;
L_0x5ec80a584ec0 .functor NOT 1, L_0x5ec80a5a36d0, C4<0>, C4<0>, C4<0>;
L_0x5ec80a584f60 .functor AND 1, L_0x5ec80a584e20, L_0x5ec80a584fd0, C4<1>, C4<1>;
L_0x5ec80a582fc0 .functor NOR 1, L_0x5ec80a58b300, L_0x5ec80a585100, C4<0>, C4<0>;
L_0x5ec80a584db0 .functor AND 1, L_0x5ec80a584e20, L_0x5ec80a585220, C4<1>, C4<1>;
L_0x5ec80a5852c0 .functor NOR 1, L_0x5ec80a58b300, L_0x5ec80a5853a0, C4<0>, C4<0>;
L_0x5ec80a5855b0 .functor AND 1, L_0x5ec80a584e20, L_0x5ec80a5856b0, C4<1>, C4<1>;
L_0x5ec80a585750 .functor NOR 1, L_0x5ec80a58b300, L_0x5ec80a585840, C4<0>, C4<0>;
L_0x5ec80a585b40 .functor AND 1, L_0x5ec80a584e20, L_0x5ec80a585c00, C4<1>, C4<1>;
L_0x5ec80a585e90 .functor NOR 1, L_0x5ec80a58b300, L_0x5ec80a585fb0, C4<0>, C4<0>;
L_0x5ec80a586220 .functor AND 1, L_0x5ec80a5862e0, L_0x5ec80a584ec0, C4<1>, C4<1>;
L_0x5ec80a586420 .functor OR 1, L_0x5ec80a586500, L_0x5ec80a5a36d0, C4<0>, C4<0>;
L_0x5ec80a586710 .functor AND 1, L_0x5ec80a586780, L_0x5ec80a584ec0, C4<1>, C4<1>;
L_0x5ec80a586870 .functor OR 1, L_0x5ec80a5869f0, L_0x5ec80a5a36d0, C4<0>, C4<0>;
L_0x5ec80a586490 .functor AND 1, L_0x5ec80a586bf0, L_0x5ec80a584ec0, C4<1>, C4<1>;
L_0x5ec80a586c90 .functor OR 1, L_0x5ec80a586dc0, L_0x5ec80a5a36d0, C4<0>, C4<0>;
L_0x5ec80a587090 .functor AND 1, L_0x5ec80a587150, L_0x5ec80a584ec0, C4<1>, C4<1>;
L_0x5ec80a5874d0 .functor OR 1, L_0x5ec80a587630, L_0x5ec80a5a36d0, C4<0>, C4<0>;
L_0x5ec80a587830 .functor BUFZ 4, L_0x5ec80a5878a0, C4<0000>, C4<0000>, C4<0000>;
v0x5ec80a569c80_0 .net "CLK", 0 0, v0x5ec80a571fd0_0;  alias, 1 drivers
v0x5ec80a569d40_0 .net "CLR", 0 0, L_0x5ec80a5a36d0;  alias, 1 drivers
v0x5ec80a569e00_0 .net "D_CLR", 3 0, L_0x5ec80a587340;  1 drivers
v0x5ec80a569ed0_0 .net "D_DATA", 3 0, L_0x5ec80a587830;  1 drivers
v0x5ec80a569f90_0 .net "D_PRE", 3 0, L_0x5ec80a586f50;  1 drivers
v0x5ec80a56a070_0 .net "P_DATA_IN", 3 0, L_0x5ec80a5878a0;  1 drivers
v0x5ec80a56a150_0 .net "P_DATA_OUT", 3 0, L_0x5ec80a584890;  1 drivers
v0x5ec80a56a230_0 .net "SH_LD", 0 0, L_0x5ec80a58b300;  alias, 1 drivers
v0x5ec80a56a2f0_0 .net "S_CLR", 3 0, L_0x5ec80a5858e0;  1 drivers
v0x5ec80a56a460_0 .net "S_DATA_IN", 0 0, L_0x785fa3186018;  alias, 1 drivers
v0x5ec80a56a500_0 .net "S_PRE", 3 0, L_0x5ec80a585980;  1 drivers
v0x5ec80a56a5c0_0 .net *"_ivl_101", 0 0, L_0x5ec80a586c90;  1 drivers
v0x5ec80a56a6a0_0 .net *"_ivl_104", 0 0, L_0x5ec80a586dc0;  1 drivers
v0x5ec80a56a780_0 .net *"_ivl_106", 0 0, L_0x5ec80a587090;  1 drivers
v0x5ec80a56a860_0 .net *"_ivl_110", 0 0, L_0x5ec80a587150;  1 drivers
v0x5ec80a56a940_0 .net *"_ivl_112", 0 0, L_0x5ec80a5874d0;  1 drivers
v0x5ec80a56aa20_0 .net *"_ivl_116", 0 0, L_0x5ec80a587630;  1 drivers
v0x5ec80a56ac10_0 .net *"_ivl_34", 0 0, L_0x5ec80a584f60;  1 drivers
v0x5ec80a56acf0_0 .net *"_ivl_37", 0 0, L_0x5ec80a584fd0;  1 drivers
v0x5ec80a56add0_0 .net *"_ivl_39", 0 0, L_0x5ec80a582fc0;  1 drivers
v0x5ec80a56aeb0_0 .net *"_ivl_42", 0 0, L_0x5ec80a585100;  1 drivers
v0x5ec80a56af90_0 .net *"_ivl_44", 0 0, L_0x5ec80a584db0;  1 drivers
v0x5ec80a56b070_0 .net *"_ivl_47", 0 0, L_0x5ec80a585220;  1 drivers
v0x5ec80a56b150_0 .net *"_ivl_49", 0 0, L_0x5ec80a5852c0;  1 drivers
v0x5ec80a56b230_0 .net *"_ivl_52", 0 0, L_0x5ec80a5853a0;  1 drivers
v0x5ec80a56b310_0 .net *"_ivl_54", 0 0, L_0x5ec80a5855b0;  1 drivers
v0x5ec80a56b3f0_0 .net *"_ivl_57", 0 0, L_0x5ec80a5856b0;  1 drivers
v0x5ec80a56b4d0_0 .net *"_ivl_59", 0 0, L_0x5ec80a585750;  1 drivers
v0x5ec80a56b5b0_0 .net *"_ivl_62", 0 0, L_0x5ec80a585840;  1 drivers
v0x5ec80a56b690_0 .net *"_ivl_64", 0 0, L_0x5ec80a585b40;  1 drivers
v0x5ec80a56b770_0 .net *"_ivl_68", 0 0, L_0x5ec80a585c00;  1 drivers
v0x5ec80a56b850_0 .net *"_ivl_70", 0 0, L_0x5ec80a585e90;  1 drivers
v0x5ec80a56b930_0 .net *"_ivl_74", 0 0, L_0x5ec80a585fb0;  1 drivers
v0x5ec80a56bc20_0 .net *"_ivl_76", 0 0, L_0x5ec80a586220;  1 drivers
v0x5ec80a56bd00_0 .net *"_ivl_79", 0 0, L_0x5ec80a5862e0;  1 drivers
v0x5ec80a56bde0_0 .net *"_ivl_81", 0 0, L_0x5ec80a586420;  1 drivers
v0x5ec80a56bec0_0 .net *"_ivl_84", 0 0, L_0x5ec80a586500;  1 drivers
v0x5ec80a56bfa0_0 .net *"_ivl_86", 0 0, L_0x5ec80a586710;  1 drivers
v0x5ec80a56c080_0 .net *"_ivl_89", 0 0, L_0x5ec80a586780;  1 drivers
v0x5ec80a56c160_0 .net *"_ivl_91", 0 0, L_0x5ec80a586870;  1 drivers
v0x5ec80a56c240_0 .net *"_ivl_94", 0 0, L_0x5ec80a5869f0;  1 drivers
v0x5ec80a56c320_0 .net *"_ivl_96", 0 0, L_0x5ec80a586490;  1 drivers
v0x5ec80a56c400_0 .net *"_ivl_99", 0 0, L_0x5ec80a586bf0;  1 drivers
v0x5ec80a56c4e0_0 .net "notCLR", 0 0, L_0x5ec80a584ec0;  1 drivers
v0x5ec80a56c5a0_0 .net "notSH_LD", 0 0, L_0x5ec80a584e20;  1 drivers
L_0x5ec80a584220 .part L_0x5ec80a587340, 0, 1;
L_0x5ec80a5842c0 .part L_0x5ec80a586f50, 0, 1;
L_0x5ec80a584360 .part L_0x5ec80a584890, 3, 1;
L_0x5ec80a584400 .part L_0x5ec80a587340, 1, 1;
L_0x5ec80a584520 .part L_0x5ec80a586f50, 1, 1;
L_0x5ec80a584610 .part L_0x5ec80a584890, 2, 1;
L_0x5ec80a584700 .part L_0x5ec80a587340, 2, 1;
L_0x5ec80a5847a0 .part L_0x5ec80a586f50, 2, 1;
L_0x5ec80a584890 .concat8 [ 1 1 1 1], v0x5ec80a569ad0_0, v0x5ec80a569330_0, v0x5ec80a568b60_0, v0x5ec80a5683b0_0;
L_0x5ec80a584a20 .part L_0x5ec80a584890, 1, 1;
L_0x5ec80a584af0 .part L_0x5ec80a587340, 3, 1;
L_0x5ec80a584c50 .part L_0x5ec80a586f50, 3, 1;
L_0x5ec80a584fd0 .part L_0x5ec80a587830, 3, 1;
L_0x5ec80a585100 .part L_0x5ec80a587830, 3, 1;
L_0x5ec80a585220 .part L_0x5ec80a587830, 2, 1;
L_0x5ec80a5853a0 .part L_0x5ec80a587830, 2, 1;
L_0x5ec80a5856b0 .part L_0x5ec80a587830, 1, 1;
L_0x5ec80a585840 .part L_0x5ec80a587830, 1, 1;
L_0x5ec80a585980 .concat8 [ 1 1 1 1], L_0x5ec80a584f60, L_0x5ec80a584db0, L_0x5ec80a5855b0, L_0x5ec80a585b40;
L_0x5ec80a585c00 .part L_0x5ec80a587830, 0, 1;
L_0x5ec80a5858e0 .concat8 [ 1 1 1 1], L_0x5ec80a582fc0, L_0x5ec80a5852c0, L_0x5ec80a585750, L_0x5ec80a585e90;
L_0x5ec80a585fb0 .part L_0x5ec80a587830, 0, 1;
L_0x5ec80a5862e0 .part L_0x5ec80a585980, 0, 1;
L_0x5ec80a586500 .part L_0x5ec80a5858e0, 0, 1;
L_0x5ec80a586780 .part L_0x5ec80a585980, 1, 1;
L_0x5ec80a5869f0 .part L_0x5ec80a5858e0, 1, 1;
L_0x5ec80a586bf0 .part L_0x5ec80a585980, 2, 1;
L_0x5ec80a586dc0 .part L_0x5ec80a5858e0, 2, 1;
L_0x5ec80a586f50 .concat8 [ 1 1 1 1], L_0x5ec80a586220, L_0x5ec80a586710, L_0x5ec80a586490, L_0x5ec80a587090;
L_0x5ec80a587150 .part L_0x5ec80a585980, 3, 1;
L_0x5ec80a587340 .concat8 [ 1 1 1 1], L_0x5ec80a586420, L_0x5ec80a586870, L_0x5ec80a586c90, L_0x5ec80a5874d0;
L_0x5ec80a587630 .part L_0x5ec80a5858e0, 3, 1;
S_0x5ec80a567d80 .scope module, "dff0" "d_ff" 4 19, 5 3 0, S_0x5ec80a567aa0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5ec80a568080_0 .net "CLK", 0 0, v0x5ec80a571fd0_0;  alias, 1 drivers
v0x5ec80a568160_0 .net "CLR", 0 0, L_0x5ec80a584220;  1 drivers
v0x5ec80a568220_0 .net "DATA", 0 0, L_0x785fa3186018;  alias, 1 drivers
v0x5ec80a5682f0_0 .net "PRE", 0 0, L_0x5ec80a5842c0;  1 drivers
v0x5ec80a5683b0_0 .var "Q", 0 0;
E_0x5ec80a568000 .event edge, v0x5ec80a5682f0_0, v0x5ec80a568160_0, v0x5ec80a568080_0;
S_0x5ec80a568560 .scope module, "dff1" "d_ff" 4 20, 5 3 0, S_0x5ec80a567aa0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5ec80a568840_0 .net "CLK", 0 0, v0x5ec80a571fd0_0;  alias, 1 drivers
v0x5ec80a568930_0 .net "CLR", 0 0, L_0x5ec80a584400;  1 drivers
v0x5ec80a5689d0_0 .net "DATA", 0 0, L_0x5ec80a584360;  1 drivers
v0x5ec80a568aa0_0 .net "PRE", 0 0, L_0x5ec80a584520;  1 drivers
v0x5ec80a568b60_0 .var "Q", 0 0;
E_0x5ec80a5687e0 .event edge, v0x5ec80a568aa0_0, v0x5ec80a568930_0, v0x5ec80a568080_0;
S_0x5ec80a568d10 .scope module, "dff2" "d_ff" 4 21, 5 3 0, S_0x5ec80a567aa0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5ec80a569000_0 .net "CLK", 0 0, v0x5ec80a571fd0_0;  alias, 1 drivers
v0x5ec80a569110_0 .net "CLR", 0 0, L_0x5ec80a584700;  1 drivers
v0x5ec80a5691d0_0 .net "DATA", 0 0, L_0x5ec80a584610;  1 drivers
v0x5ec80a569270_0 .net "PRE", 0 0, L_0x5ec80a5847a0;  1 drivers
v0x5ec80a569330_0 .var "Q", 0 0;
E_0x5ec80a568fa0 .event edge, v0x5ec80a569270_0, v0x5ec80a569110_0, v0x5ec80a568080_0;
S_0x5ec80a5694e0 .scope module, "dff3" "d_ff" 4 22, 5 3 0, S_0x5ec80a567aa0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5ec80a5697c0_0 .net "CLK", 0 0, v0x5ec80a571fd0_0;  alias, 1 drivers
v0x5ec80a569880_0 .net "CLR", 0 0, L_0x5ec80a584af0;  1 drivers
v0x5ec80a569940_0 .net "DATA", 0 0, L_0x5ec80a584a20;  1 drivers
v0x5ec80a569a10_0 .net "PRE", 0 0, L_0x5ec80a584c50;  1 drivers
v0x5ec80a569ad0_0 .var "Q", 0 0;
E_0x5ec80a569740 .event edge, v0x5ec80a569a10_0, v0x5ec80a569880_0, v0x5ec80a568080_0;
S_0x5ec80a56c760 .scope module, "shift_register_1" "SHIFT_REGISTER_4BIT" 3 21, 4 3 0, S_0x5ec80a5677c0;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 4 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 4 "P_DATA_OUT";
L_0x5ec80a588610 .functor NOT 1, L_0x5ec80a58b300, C4<0>, C4<0>, C4<0>;
L_0x5ec80a5887c0 .functor NOT 1, L_0x5ec80a5a36d0, C4<0>, C4<0>, C4<0>;
L_0x5ec80a588860 .functor AND 1, L_0x5ec80a588610, L_0x5ec80a588900, C4<1>, C4<1>;
L_0x5ec80a5889a0 .functor NOR 1, L_0x5ec80a58b300, L_0x5ec80a588aa0, C4<0>, C4<0>;
L_0x5ec80a5885a0 .functor AND 1, L_0x5ec80a588610, L_0x5ec80a588b40, C4<1>, C4<1>;
L_0x5ec80a588c30 .functor NOR 1, L_0x5ec80a58b300, L_0x5ec80a588cd0, C4<0>, C4<0>;
L_0x5ec80a588e50 .functor AND 1, L_0x5ec80a588610, L_0x5ec80a588f50, C4<1>, C4<1>;
L_0x5ec80a588ff0 .functor NOR 1, L_0x5ec80a58b300, L_0x5ec80a5890e0, C4<0>, C4<0>;
L_0x5ec80a5893e0 .functor AND 1, L_0x5ec80a588610, L_0x5ec80a5894a0, C4<1>, C4<1>;
L_0x5ec80a589730 .functor NOR 1, L_0x5ec80a58b300, L_0x5ec80a5897f0, C4<0>, C4<0>;
L_0x5ec80a589a60 .functor AND 1, L_0x5ec80a589b20, L_0x5ec80a5887c0, C4<1>, C4<1>;
L_0x5ec80a589c60 .functor OR 1, L_0x5ec80a589d40, L_0x5ec80a5a36d0, C4<0>, C4<0>;
L_0x5ec80a589f50 .functor AND 1, L_0x5ec80a589fc0, L_0x5ec80a5887c0, C4<1>, C4<1>;
L_0x5ec80a58a0b0 .functor OR 1, L_0x5ec80a58a120, L_0x5ec80a5a36d0, C4<0>, C4<0>;
L_0x5ec80a589cd0 .functor AND 1, L_0x5ec80a58a2f0, L_0x5ec80a5887c0, C4<1>, C4<1>;
L_0x5ec80a58a390 .functor OR 1, L_0x5ec80a58a490, L_0x5ec80a5a36d0, C4<0>, C4<0>;
L_0x5ec80a58a7f0 .functor AND 1, L_0x5ec80a58a8b0, L_0x5ec80a5887c0, C4<1>, C4<1>;
L_0x5ec80a58ac30 .functor OR 1, L_0x5ec80a58ad90, L_0x5ec80a5a36d0, C4<0>, C4<0>;
L_0x5ec80a58af90 .functor BUFZ 4, L_0x5ec80a58b000, C4<0000>, C4<0000>, C4<0000>;
v0x5ec80a56e870_0 .net "CLK", 0 0, v0x5ec80a571fd0_0;  alias, 1 drivers
v0x5ec80a56e930_0 .net "CLR", 0 0, L_0x5ec80a5a36d0;  alias, 1 drivers
v0x5ec80a56ea40_0 .net "D_CLR", 3 0, L_0x5ec80a58aaa0;  1 drivers
v0x5ec80a56eae0_0 .net "D_DATA", 3 0, L_0x5ec80a58af90;  1 drivers
v0x5ec80a56ebc0_0 .net "D_PRE", 3 0, L_0x5ec80a58a6b0;  1 drivers
v0x5ec80a56ecf0_0 .net "P_DATA_IN", 3 0, L_0x5ec80a58b000;  1 drivers
v0x5ec80a56edd0_0 .net "P_DATA_OUT", 3 0, L_0x5ec80a588080;  1 drivers
v0x5ec80a56eeb0_0 .net "SH_LD", 0 0, L_0x5ec80a58b300;  alias, 1 drivers
v0x5ec80a56ef50_0 .net "S_CLR", 3 0, L_0x5ec80a589180;  1 drivers
v0x5ec80a56f010_0 .net "S_DATA_IN", 0 0, L_0x5ec80a58b0f0;  1 drivers
v0x5ec80a56f0b0_0 .net "S_PRE", 3 0, L_0x5ec80a589220;  1 drivers
v0x5ec80a56f170_0 .net *"_ivl_101", 0 0, L_0x5ec80a58a390;  1 drivers
v0x5ec80a56f250_0 .net *"_ivl_104", 0 0, L_0x5ec80a58a490;  1 drivers
v0x5ec80a56f330_0 .net *"_ivl_106", 0 0, L_0x5ec80a58a7f0;  1 drivers
v0x5ec80a56f410_0 .net *"_ivl_110", 0 0, L_0x5ec80a58a8b0;  1 drivers
v0x5ec80a56f4f0_0 .net *"_ivl_112", 0 0, L_0x5ec80a58ac30;  1 drivers
v0x5ec80a56f5d0_0 .net *"_ivl_116", 0 0, L_0x5ec80a58ad90;  1 drivers
v0x5ec80a56f7c0_0 .net *"_ivl_34", 0 0, L_0x5ec80a588860;  1 drivers
v0x5ec80a56f8a0_0 .net *"_ivl_37", 0 0, L_0x5ec80a588900;  1 drivers
v0x5ec80a56f980_0 .net *"_ivl_39", 0 0, L_0x5ec80a5889a0;  1 drivers
v0x5ec80a56fa60_0 .net *"_ivl_42", 0 0, L_0x5ec80a588aa0;  1 drivers
v0x5ec80a56fb40_0 .net *"_ivl_44", 0 0, L_0x5ec80a5885a0;  1 drivers
v0x5ec80a56fc20_0 .net *"_ivl_47", 0 0, L_0x5ec80a588b40;  1 drivers
v0x5ec80a56fd00_0 .net *"_ivl_49", 0 0, L_0x5ec80a588c30;  1 drivers
v0x5ec80a56fde0_0 .net *"_ivl_52", 0 0, L_0x5ec80a588cd0;  1 drivers
v0x5ec80a56fec0_0 .net *"_ivl_54", 0 0, L_0x5ec80a588e50;  1 drivers
v0x5ec80a56ffa0_0 .net *"_ivl_57", 0 0, L_0x5ec80a588f50;  1 drivers
v0x5ec80a570080_0 .net *"_ivl_59", 0 0, L_0x5ec80a588ff0;  1 drivers
v0x5ec80a570160_0 .net *"_ivl_62", 0 0, L_0x5ec80a5890e0;  1 drivers
v0x5ec80a570240_0 .net *"_ivl_64", 0 0, L_0x5ec80a5893e0;  1 drivers
v0x5ec80a570320_0 .net *"_ivl_68", 0 0, L_0x5ec80a5894a0;  1 drivers
v0x5ec80a570400_0 .net *"_ivl_70", 0 0, L_0x5ec80a589730;  1 drivers
v0x5ec80a5704e0_0 .net *"_ivl_74", 0 0, L_0x5ec80a5897f0;  1 drivers
v0x5ec80a5707d0_0 .net *"_ivl_76", 0 0, L_0x5ec80a589a60;  1 drivers
v0x5ec80a5708b0_0 .net *"_ivl_79", 0 0, L_0x5ec80a589b20;  1 drivers
v0x5ec80a570990_0 .net *"_ivl_81", 0 0, L_0x5ec80a589c60;  1 drivers
v0x5ec80a570a70_0 .net *"_ivl_84", 0 0, L_0x5ec80a589d40;  1 drivers
v0x5ec80a570b50_0 .net *"_ivl_86", 0 0, L_0x5ec80a589f50;  1 drivers
v0x5ec80a570c30_0 .net *"_ivl_89", 0 0, L_0x5ec80a589fc0;  1 drivers
v0x5ec80a570d10_0 .net *"_ivl_91", 0 0, L_0x5ec80a58a0b0;  1 drivers
v0x5ec80a570df0_0 .net *"_ivl_94", 0 0, L_0x5ec80a58a120;  1 drivers
v0x5ec80a570ed0_0 .net *"_ivl_96", 0 0, L_0x5ec80a589cd0;  1 drivers
v0x5ec80a570fb0_0 .net *"_ivl_99", 0 0, L_0x5ec80a58a2f0;  1 drivers
v0x5ec80a571090_0 .net "notCLR", 0 0, L_0x5ec80a5887c0;  1 drivers
v0x5ec80a571150_0 .net "notSH_LD", 0 0, L_0x5ec80a588610;  1 drivers
L_0x5ec80a5879e0 .part L_0x5ec80a58aaa0, 0, 1;
L_0x5ec80a587a80 .part L_0x5ec80a58a6b0, 0, 1;
L_0x5ec80a587b20 .part L_0x5ec80a588080, 3, 1;
L_0x5ec80a587bc0 .part L_0x5ec80a58aaa0, 1, 1;
L_0x5ec80a587d10 .part L_0x5ec80a58a6b0, 1, 1;
L_0x5ec80a587e00 .part L_0x5ec80a588080, 2, 1;
L_0x5ec80a587ef0 .part L_0x5ec80a58aaa0, 2, 1;
L_0x5ec80a587f90 .part L_0x5ec80a58a6b0, 2, 1;
L_0x5ec80a588080 .concat8 [ 1 1 1 1], v0x5ec80a56e6c0_0, v0x5ec80a56df20_0, v0x5ec80a56d770_0, v0x5ec80a56cfd0_0;
L_0x5ec80a588210 .part L_0x5ec80a588080, 1, 1;
L_0x5ec80a5882e0 .part L_0x5ec80a58aaa0, 3, 1;
L_0x5ec80a588440 .part L_0x5ec80a58a6b0, 3, 1;
L_0x5ec80a588900 .part L_0x5ec80a58af90, 3, 1;
L_0x5ec80a588aa0 .part L_0x5ec80a58af90, 3, 1;
L_0x5ec80a588b40 .part L_0x5ec80a58af90, 2, 1;
L_0x5ec80a588cd0 .part L_0x5ec80a58af90, 2, 1;
L_0x5ec80a588f50 .part L_0x5ec80a58af90, 1, 1;
L_0x5ec80a5890e0 .part L_0x5ec80a58af90, 1, 1;
L_0x5ec80a589220 .concat8 [ 1 1 1 1], L_0x5ec80a588860, L_0x5ec80a5885a0, L_0x5ec80a588e50, L_0x5ec80a5893e0;
L_0x5ec80a5894a0 .part L_0x5ec80a58af90, 0, 1;
L_0x5ec80a589180 .concat8 [ 1 1 1 1], L_0x5ec80a5889a0, L_0x5ec80a588c30, L_0x5ec80a588ff0, L_0x5ec80a589730;
L_0x5ec80a5897f0 .part L_0x5ec80a58af90, 0, 1;
L_0x5ec80a589b20 .part L_0x5ec80a589220, 0, 1;
L_0x5ec80a589d40 .part L_0x5ec80a589180, 0, 1;
L_0x5ec80a589fc0 .part L_0x5ec80a589220, 1, 1;
L_0x5ec80a58a120 .part L_0x5ec80a589180, 1, 1;
L_0x5ec80a58a2f0 .part L_0x5ec80a589220, 2, 1;
L_0x5ec80a58a490 .part L_0x5ec80a589180, 2, 1;
L_0x5ec80a58a6b0 .concat8 [ 1 1 1 1], L_0x5ec80a589a60, L_0x5ec80a589f50, L_0x5ec80a589cd0, L_0x5ec80a58a7f0;
L_0x5ec80a58a8b0 .part L_0x5ec80a589220, 3, 1;
L_0x5ec80a58aaa0 .concat8 [ 1 1 1 1], L_0x5ec80a589c60, L_0x5ec80a58a0b0, L_0x5ec80a58a390, L_0x5ec80a58ac30;
L_0x5ec80a58ad90 .part L_0x5ec80a589180, 3, 1;
S_0x5ec80a56c9b0 .scope module, "dff0" "d_ff" 4 19, 5 3 0, S_0x5ec80a56c760;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5ec80a56ccc0_0 .net "CLK", 0 0, v0x5ec80a571fd0_0;  alias, 1 drivers
v0x5ec80a56cd80_0 .net "CLR", 0 0, L_0x5ec80a5879e0;  1 drivers
v0x5ec80a56ce40_0 .net "DATA", 0 0, L_0x5ec80a58b0f0;  alias, 1 drivers
v0x5ec80a56cf10_0 .net "PRE", 0 0, L_0x5ec80a587a80;  1 drivers
v0x5ec80a56cfd0_0 .var "Q", 0 0;
E_0x5ec80a56cc40 .event edge, v0x5ec80a56cf10_0, v0x5ec80a56cd80_0, v0x5ec80a568080_0;
S_0x5ec80a56d180 .scope module, "dff1" "d_ff" 4 20, 5 3 0, S_0x5ec80a56c760;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5ec80a56d460_0 .net "CLK", 0 0, v0x5ec80a571fd0_0;  alias, 1 drivers
v0x5ec80a56d520_0 .net "CLR", 0 0, L_0x5ec80a587bc0;  1 drivers
v0x5ec80a56d5e0_0 .net "DATA", 0 0, L_0x5ec80a587b20;  1 drivers
v0x5ec80a56d6b0_0 .net "PRE", 0 0, L_0x5ec80a587d10;  1 drivers
v0x5ec80a56d770_0 .var "Q", 0 0;
E_0x5ec80a56d400 .event edge, v0x5ec80a56d6b0_0, v0x5ec80a56d520_0, v0x5ec80a568080_0;
S_0x5ec80a56d920 .scope module, "dff2" "d_ff" 4 21, 5 3 0, S_0x5ec80a56c760;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5ec80a56dc10_0 .net "CLK", 0 0, v0x5ec80a571fd0_0;  alias, 1 drivers
v0x5ec80a56dcd0_0 .net "CLR", 0 0, L_0x5ec80a587ef0;  1 drivers
v0x5ec80a56dd90_0 .net "DATA", 0 0, L_0x5ec80a587e00;  1 drivers
v0x5ec80a56de60_0 .net "PRE", 0 0, L_0x5ec80a587f90;  1 drivers
v0x5ec80a56df20_0 .var "Q", 0 0;
E_0x5ec80a56dbb0 .event edge, v0x5ec80a56de60_0, v0x5ec80a56dcd0_0, v0x5ec80a568080_0;
S_0x5ec80a56e0d0 .scope module, "dff3" "d_ff" 4 22, 5 3 0, S_0x5ec80a56c760;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5ec80a56e3b0_0 .net "CLK", 0 0, v0x5ec80a571fd0_0;  alias, 1 drivers
v0x5ec80a56e470_0 .net "CLR", 0 0, L_0x5ec80a5882e0;  1 drivers
v0x5ec80a56e530_0 .net "DATA", 0 0, L_0x5ec80a588210;  1 drivers
v0x5ec80a56e600_0 .net "PRE", 0 0, L_0x5ec80a588440;  1 drivers
v0x5ec80a56e6c0_0 .var "Q", 0 0;
E_0x5ec80a56e330 .event edge, v0x5ec80a56e600_0, v0x5ec80a56e470_0, v0x5ec80a568080_0;
S_0x5ec80a572870 .scope module, "status" "STATUS_COMBINATION" 2 95, 8 1 0, S_0x5ec80a509800;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "SENDER_REG_FULL";
    .port_info 1 /INPUT 1 "SENDER_REG_EMPTY";
    .port_info 2 /INPUT 1 "RECEIVER_REG_FULL";
    .port_info 3 /INPUT 1 "RECEIVER_REG_EMPTY";
    .port_info 4 /INPUT 1 "S_CLK";
    .port_info 5 /INPUT 1 "SENDER_WRITE";
    .port_info 6 /INPUT 1 "CLR";
    .port_info 7 /OUTPUT 8 "STATUS";
v0x5ec80a572cb0_0 .net "CLR", 0 0, o0x785fa31cf708;  alias, 0 drivers
L_0x785fa31862e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ec80a572d50_0 .net "HIGH", 0 0, L_0x785fa31862e8;  1 drivers
L_0x785fa3186330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ec80a572e10_0 .net "LOW", 0 0, L_0x785fa3186330;  1 drivers
v0x5ec80a572ee0_0 .net "RECEIVER_REG_EMPTY", 0 0, L_0x5ec80a5928e0;  alias, 1 drivers
v0x5ec80a572fb0_0 .net "RECEIVER_REG_FULL", 0 0, L_0x5ec80a592b60;  alias, 1 drivers
v0x5ec80a5730f0_0 .net "SENDER_REG_EMPTY", 0 0, L_0x5ec80a58b6c0;  alias, 1 drivers
v0x5ec80a5731e0_0 .net "SENDER_REG_FULL", 0 0, L_0x5ec80a58b930;  alias, 1 drivers
v0x5ec80a573280_0 .net "SENDER_WRITE", 0 0, v0x5ec80a55b130_0;  alias, 1 drivers
v0x5ec80a573370_0 .var "STATUS", 7 0;
v0x5ec80a573410_0 .net "S_CLK", 0 0, o0x785fa31d85e8;  alias, 0 drivers
E_0x5ec80a5679c0 .event edge, v0x5ec80a55ab50_0;
E_0x5ec80a572b60 .event edge, v0x5ec80a55b070_0;
E_0x5ec80a572bc0 .event posedge, v0x5ec80a573410_0;
E_0x5ec80a572c20 .event edge, v0x5ec80a548650_0;
    .scope S_0x5ec80a550250;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a550830_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x5ec80a550250;
T_1 ;
    %wait E_0x5ec80a5504d0;
    %load/vec4 v0x5ec80a550610_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a550770_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x5ec80a550550_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.2, 8;
    %load/vec4 v0x5ec80a5506d0_0;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %load/vec4 v0x5ec80a550830_0;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %store/vec4 v0x5ec80a550830_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5ec80a550610_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a550770_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a550830_0, 0, 1;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x5ec80a550610_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a550770_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ec80a550830_0, 0, 1;
    %jmp T_1.7;
T_1.6 ;
    %delay 5, 0;
    %load/vec4 v0x5ec80a550830_0;
    %store/vec4 v0x5ec80a550830_0, 0, 1;
T_1.7 ;
T_1.5 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5ec80a5509e0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a550fa0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x5ec80a5509e0;
T_3 ;
    %wait E_0x5ec80a550c60;
    %load/vec4 v0x5ec80a550d80_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a550ee0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x5ec80a550cc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.2, 8;
    %load/vec4 v0x5ec80a550e40_0;
    %jmp/1 T_3.3, 8;
T_3.2 ; End of true expr.
    %load/vec4 v0x5ec80a550fa0_0;
    %jmp/0 T_3.3, 8;
 ; End of false expr.
    %blend;
T_3.3;
    %store/vec4 v0x5ec80a550fa0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5ec80a550d80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a550ee0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a550fa0_0, 0, 1;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x5ec80a550d80_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a550ee0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ec80a550fa0_0, 0, 1;
    %jmp T_3.7;
T_3.6 ;
    %delay 5, 0;
    %load/vec4 v0x5ec80a550fa0_0;
    %store/vec4 v0x5ec80a550fa0_0, 0, 1;
T_3.7 ;
T_3.5 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5ec80a551150;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a551750_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x5ec80a551150;
T_5 ;
    %wait E_0x5ec80a5513e0;
    %load/vec4 v0x5ec80a551500_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a551690_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x5ec80a551440_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.2, 8;
    %load/vec4 v0x5ec80a5515c0_0;
    %jmp/1 T_5.3, 8;
T_5.2 ; End of true expr.
    %load/vec4 v0x5ec80a551750_0;
    %jmp/0 T_5.3, 8;
 ; End of false expr.
    %blend;
T_5.3;
    %store/vec4 v0x5ec80a551750_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5ec80a551500_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a551690_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a551750_0, 0, 1;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x5ec80a551500_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a551690_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ec80a551750_0, 0, 1;
    %jmp T_5.7;
T_5.6 ;
    %delay 5, 0;
    %load/vec4 v0x5ec80a551750_0;
    %store/vec4 v0x5ec80a551750_0, 0, 1;
T_5.7 ;
T_5.5 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5ec80a551900;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a551ef0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x5ec80a551900;
T_7 ;
    %wait E_0x5ec80a551b60;
    %load/vec4 v0x5ec80a551ca0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a551e30_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5ec80a551be0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.2, 8;
    %load/vec4 v0x5ec80a551d60_0;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x5ec80a551ef0_0;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %store/vec4 v0x5ec80a551ef0_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5ec80a551ca0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a551e30_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a551ef0_0, 0, 1;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x5ec80a551ca0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a551e30_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ec80a551ef0_0, 0, 1;
    %jmp T_7.7;
T_7.6 ;
    %delay 5, 0;
    %load/vec4 v0x5ec80a551ef0_0;
    %store/vec4 v0x5ec80a551ef0_0, 0, 1;
T_7.7 ;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5ec80a554c70;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a5554a0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x5ec80a554c70;
T_9 ;
    %wait E_0x5ec80a554f00;
    %load/vec4 v0x5ec80a555250_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a5553e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x5ec80a554f80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_9.2, 8;
    %load/vec4 v0x5ec80a555310_0;
    %jmp/1 T_9.3, 8;
T_9.2 ; End of true expr.
    %load/vec4 v0x5ec80a5554a0_0;
    %jmp/0 T_9.3, 8;
 ; End of false expr.
    %blend;
T_9.3;
    %store/vec4 v0x5ec80a5554a0_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5ec80a555250_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a5553e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a5554a0_0, 0, 1;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x5ec80a555250_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a5553e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ec80a5554a0_0, 0, 1;
    %jmp T_9.7;
T_9.6 ;
    %delay 5, 0;
    %load/vec4 v0x5ec80a5554a0_0;
    %store/vec4 v0x5ec80a5554a0_0, 0, 1;
T_9.7 ;
T_9.5 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5ec80a555650;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a555c40_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x5ec80a555650;
T_11 ;
    %wait E_0x5ec80a5558d0;
    %load/vec4 v0x5ec80a5559f0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a555b80_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x5ec80a555930_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_11.2, 8;
    %load/vec4 v0x5ec80a555ab0_0;
    %jmp/1 T_11.3, 8;
T_11.2 ; End of true expr.
    %load/vec4 v0x5ec80a555c40_0;
    %jmp/0 T_11.3, 8;
 ; End of false expr.
    %blend;
T_11.3;
    %store/vec4 v0x5ec80a555c40_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5ec80a5559f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a555b80_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a555c40_0, 0, 1;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x5ec80a5559f0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a555b80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ec80a555c40_0, 0, 1;
    %jmp T_11.7;
T_11.6 ;
    %delay 5, 0;
    %load/vec4 v0x5ec80a555c40_0;
    %store/vec4 v0x5ec80a555c40_0, 0, 1;
T_11.7 ;
T_11.5 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5ec80a555df0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a5563f0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x5ec80a555df0;
T_13 ;
    %wait E_0x5ec80a556080;
    %load/vec4 v0x5ec80a5561a0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a556330_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x5ec80a5560e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.2, 8;
    %load/vec4 v0x5ec80a556260_0;
    %jmp/1 T_13.3, 8;
T_13.2 ; End of true expr.
    %load/vec4 v0x5ec80a5563f0_0;
    %jmp/0 T_13.3, 8;
 ; End of false expr.
    %blend;
T_13.3;
    %store/vec4 v0x5ec80a5563f0_0, 0, 1;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5ec80a5561a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a556330_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a5563f0_0, 0, 1;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0x5ec80a5561a0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a556330_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ec80a5563f0_0, 0, 1;
    %jmp T_13.7;
T_13.6 ;
    %delay 5, 0;
    %load/vec4 v0x5ec80a5563f0_0;
    %store/vec4 v0x5ec80a5563f0_0, 0, 1;
T_13.7 ;
T_13.5 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5ec80a5565a0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a556b90_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x5ec80a5565a0;
T_15 ;
    %wait E_0x5ec80a556800;
    %load/vec4 v0x5ec80a556940_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a556ad0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x5ec80a556880_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.2, 8;
    %load/vec4 v0x5ec80a556a00_0;
    %jmp/1 T_15.3, 8;
T_15.2 ; End of true expr.
    %load/vec4 v0x5ec80a556b90_0;
    %jmp/0 T_15.3, 8;
 ; End of false expr.
    %blend;
T_15.3;
    %store/vec4 v0x5ec80a556b90_0, 0, 1;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5ec80a556940_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a556ad0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a556b90_0, 0, 1;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x5ec80a556940_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a556ad0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ec80a556b90_0, 0, 1;
    %jmp T_15.7;
T_15.6 ;
    %delay 5, 0;
    %load/vec4 v0x5ec80a556b90_0;
    %store/vec4 v0x5ec80a556b90_0, 0, 1;
T_15.7 ;
T_15.5 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x5ec80a537dd0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a509600_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x5ec80a537dd0;
T_17 ;
    %wait E_0x5ec80a462720;
    %load/vec4 v0x5ec80a5362e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a52d0e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x5ec80a534c80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_17.2, 8;
    %load/vec4 v0x5ec80a530240_0;
    %jmp/1 T_17.3, 8;
T_17.2 ; End of true expr.
    %load/vec4 v0x5ec80a509600_0;
    %jmp/0 T_17.3, 8;
 ; End of false expr.
    %blend;
T_17.3;
    %store/vec4 v0x5ec80a509600_0, 0, 1;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x5ec80a5362e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a52d0e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a509600_0, 0, 1;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0x5ec80a5362e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a52d0e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ec80a509600_0, 0, 1;
    %jmp T_17.7;
T_17.6 ;
    %delay 5, 0;
    %load/vec4 v0x5ec80a509600_0;
    %store/vec4 v0x5ec80a509600_0, 0, 1;
T_17.7 ;
T_17.5 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x5ec80a538180;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a547620_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x5ec80a538180;
T_19 ;
    %wait E_0x5ec80a459cf0;
    %load/vec4 v0x5ec80a547420_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a547560_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x5ec80a547360_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_19.2, 8;
    %load/vec4 v0x5ec80a5474c0_0;
    %jmp/1 T_19.3, 8;
T_19.2 ; End of true expr.
    %load/vec4 v0x5ec80a547620_0;
    %jmp/0 T_19.3, 8;
 ; End of false expr.
    %blend;
T_19.3;
    %store/vec4 v0x5ec80a547620_0, 0, 1;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5ec80a547420_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a547560_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a547620_0, 0, 1;
    %jmp T_19.5;
T_19.4 ;
    %load/vec4 v0x5ec80a547420_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a547560_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ec80a547620_0, 0, 1;
    %jmp T_19.7;
T_19.6 ;
    %delay 5, 0;
    %load/vec4 v0x5ec80a547620_0;
    %store/vec4 v0x5ec80a547620_0, 0, 1;
T_19.7 ;
T_19.5 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x5ec80a5477d0;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a547d00_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x5ec80a5477d0;
T_21 ;
    %wait E_0x5ec80a457cd0;
    %load/vec4 v0x5ec80a547ae0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a547c40_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x5ec80a5479d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_21.2, 8;
    %load/vec4 v0x5ec80a547ba0_0;
    %jmp/1 T_21.3, 8;
T_21.2 ; End of true expr.
    %load/vec4 v0x5ec80a547d00_0;
    %jmp/0 T_21.3, 8;
 ; End of false expr.
    %blend;
T_21.3;
    %store/vec4 v0x5ec80a547d00_0, 0, 1;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x5ec80a547ae0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a547c40_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a547d00_0, 0, 1;
    %jmp T_21.5;
T_21.4 ;
    %load/vec4 v0x5ec80a547ae0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a547c40_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ec80a547d00_0, 0, 1;
    %jmp T_21.7;
T_21.6 ;
    %delay 5, 0;
    %load/vec4 v0x5ec80a547d00_0;
    %store/vec4 v0x5ec80a547d00_0, 0, 1;
T_21.7 ;
T_21.5 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x5ec80a547eb0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a5483e0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x5ec80a547eb0;
T_23 ;
    %wait E_0x5ec80a4280f0;
    %load/vec4 v0x5ec80a548190_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a548320_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x5ec80a5480d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_23.2, 8;
    %load/vec4 v0x5ec80a548250_0;
    %jmp/1 T_23.3, 8;
T_23.2 ; End of true expr.
    %load/vec4 v0x5ec80a5483e0_0;
    %jmp/0 T_23.3, 8;
 ; End of false expr.
    %blend;
T_23.3;
    %store/vec4 v0x5ec80a5483e0_0, 0, 1;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x5ec80a548190_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a548320_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a5483e0_0, 0, 1;
    %jmp T_23.5;
T_23.4 ;
    %load/vec4 v0x5ec80a548190_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a548320_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ec80a5483e0_0, 0, 1;
    %jmp T_23.7;
T_23.6 ;
    %delay 5, 0;
    %load/vec4 v0x5ec80a5483e0_0;
    %store/vec4 v0x5ec80a5483e0_0, 0, 1;
T_23.7 ;
T_23.5 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x5ec80a54afb0;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a54b550_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0x5ec80a54afb0;
T_25 ;
    %wait E_0x5ec80a54b1c0;
    %load/vec4 v0x5ec80a54b300_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a54b490_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x5ec80a54b240_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_25.2, 8;
    %load/vec4 v0x5ec80a54b3c0_0;
    %jmp/1 T_25.3, 8;
T_25.2 ; End of true expr.
    %load/vec4 v0x5ec80a54b550_0;
    %jmp/0 T_25.3, 8;
 ; End of false expr.
    %blend;
T_25.3;
    %store/vec4 v0x5ec80a54b550_0, 0, 1;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x5ec80a54b300_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a54b490_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a54b550_0, 0, 1;
    %jmp T_25.5;
T_25.4 ;
    %load/vec4 v0x5ec80a54b300_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a54b490_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ec80a54b550_0, 0, 1;
    %jmp T_25.7;
T_25.6 ;
    %delay 5, 0;
    %load/vec4 v0x5ec80a54b550_0;
    %store/vec4 v0x5ec80a54b550_0, 0, 1;
T_25.7 ;
T_25.5 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x5ec80a54b700;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a54bc70_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0x5ec80a54b700;
T_27 ;
    %wait E_0x5ec80a54b900;
    %load/vec4 v0x5ec80a54ba20_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a54bbb0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x5ec80a54b960_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_27.2, 8;
    %load/vec4 v0x5ec80a54bae0_0;
    %jmp/1 T_27.3, 8;
T_27.2 ; End of true expr.
    %load/vec4 v0x5ec80a54bc70_0;
    %jmp/0 T_27.3, 8;
 ; End of false expr.
    %blend;
T_27.3;
    %store/vec4 v0x5ec80a54bc70_0, 0, 1;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x5ec80a54ba20_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a54bbb0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a54bc70_0, 0, 1;
    %jmp T_27.5;
T_27.4 ;
    %load/vec4 v0x5ec80a54ba20_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a54bbb0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ec80a54bc70_0, 0, 1;
    %jmp T_27.7;
T_27.6 ;
    %delay 5, 0;
    %load/vec4 v0x5ec80a54bc70_0;
    %store/vec4 v0x5ec80a54bc70_0, 0, 1;
T_27.7 ;
T_27.5 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x5ec80a54be20;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a54c3a0_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_0x5ec80a54be20;
T_29 ;
    %wait E_0x5ec80a54c030;
    %load/vec4 v0x5ec80a54c150_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a54c2e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x5ec80a54c090_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_29.2, 8;
    %load/vec4 v0x5ec80a54c210_0;
    %jmp/1 T_29.3, 8;
T_29.2 ; End of true expr.
    %load/vec4 v0x5ec80a54c3a0_0;
    %jmp/0 T_29.3, 8;
 ; End of false expr.
    %blend;
T_29.3;
    %store/vec4 v0x5ec80a54c3a0_0, 0, 1;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x5ec80a54c150_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a54c2e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a54c3a0_0, 0, 1;
    %jmp T_29.5;
T_29.4 ;
    %load/vec4 v0x5ec80a54c150_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a54c2e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ec80a54c3a0_0, 0, 1;
    %jmp T_29.7;
T_29.6 ;
    %delay 5, 0;
    %load/vec4 v0x5ec80a54c3a0_0;
    %store/vec4 v0x5ec80a54c3a0_0, 0, 1;
T_29.7 ;
T_29.5 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x5ec80a54c550;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a54cac0_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0x5ec80a54c550;
T_31 ;
    %wait E_0x5ec80a54c730;
    %load/vec4 v0x5ec80a54c870_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a54ca00_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x5ec80a54c7b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_31.2, 8;
    %load/vec4 v0x5ec80a54c930_0;
    %jmp/1 T_31.3, 8;
T_31.2 ; End of true expr.
    %load/vec4 v0x5ec80a54cac0_0;
    %jmp/0 T_31.3, 8;
 ; End of false expr.
    %blend;
T_31.3;
    %store/vec4 v0x5ec80a54cac0_0, 0, 1;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x5ec80a54c870_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a54ca00_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a54cac0_0, 0, 1;
    %jmp T_31.5;
T_31.4 ;
    %load/vec4 v0x5ec80a54c870_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a54ca00_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ec80a54cac0_0, 0, 1;
    %jmp T_31.7;
T_31.6 ;
    %delay 5, 0;
    %load/vec4 v0x5ec80a54cac0_0;
    %store/vec4 v0x5ec80a54cac0_0, 0, 1;
T_31.7 ;
T_31.5 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x5ec80a567d80;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a5683b0_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0x5ec80a567d80;
T_33 ;
    %wait E_0x5ec80a568000;
    %load/vec4 v0x5ec80a568160_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a5682f0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x5ec80a568080_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_33.2, 8;
    %load/vec4 v0x5ec80a568220_0;
    %jmp/1 T_33.3, 8;
T_33.2 ; End of true expr.
    %load/vec4 v0x5ec80a5683b0_0;
    %jmp/0 T_33.3, 8;
 ; End of false expr.
    %blend;
T_33.3;
    %store/vec4 v0x5ec80a5683b0_0, 0, 1;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x5ec80a568160_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a5682f0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a5683b0_0, 0, 1;
    %jmp T_33.5;
T_33.4 ;
    %load/vec4 v0x5ec80a568160_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a5682f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ec80a5683b0_0, 0, 1;
    %jmp T_33.7;
T_33.6 ;
    %delay 5, 0;
    %load/vec4 v0x5ec80a5683b0_0;
    %store/vec4 v0x5ec80a5683b0_0, 0, 1;
T_33.7 ;
T_33.5 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x5ec80a568560;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a568b60_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_0x5ec80a568560;
T_35 ;
    %wait E_0x5ec80a5687e0;
    %load/vec4 v0x5ec80a568930_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a568aa0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x5ec80a568840_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_35.2, 8;
    %load/vec4 v0x5ec80a5689d0_0;
    %jmp/1 T_35.3, 8;
T_35.2 ; End of true expr.
    %load/vec4 v0x5ec80a568b60_0;
    %jmp/0 T_35.3, 8;
 ; End of false expr.
    %blend;
T_35.3;
    %store/vec4 v0x5ec80a568b60_0, 0, 1;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x5ec80a568930_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a568aa0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a568b60_0, 0, 1;
    %jmp T_35.5;
T_35.4 ;
    %load/vec4 v0x5ec80a568930_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a568aa0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ec80a568b60_0, 0, 1;
    %jmp T_35.7;
T_35.6 ;
    %delay 5, 0;
    %load/vec4 v0x5ec80a568b60_0;
    %store/vec4 v0x5ec80a568b60_0, 0, 1;
T_35.7 ;
T_35.5 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x5ec80a568d10;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a569330_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_0x5ec80a568d10;
T_37 ;
    %wait E_0x5ec80a568fa0;
    %load/vec4 v0x5ec80a569110_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a569270_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x5ec80a569000_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_37.2, 8;
    %load/vec4 v0x5ec80a5691d0_0;
    %jmp/1 T_37.3, 8;
T_37.2 ; End of true expr.
    %load/vec4 v0x5ec80a569330_0;
    %jmp/0 T_37.3, 8;
 ; End of false expr.
    %blend;
T_37.3;
    %store/vec4 v0x5ec80a569330_0, 0, 1;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x5ec80a569110_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a569270_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a569330_0, 0, 1;
    %jmp T_37.5;
T_37.4 ;
    %load/vec4 v0x5ec80a569110_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a569270_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ec80a569330_0, 0, 1;
    %jmp T_37.7;
T_37.6 ;
    %delay 5, 0;
    %load/vec4 v0x5ec80a569330_0;
    %store/vec4 v0x5ec80a569330_0, 0, 1;
T_37.7 ;
T_37.5 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x5ec80a5694e0;
T_38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a569ad0_0, 0, 1;
    %end;
    .thread T_38;
    .scope S_0x5ec80a5694e0;
T_39 ;
    %wait E_0x5ec80a569740;
    %load/vec4 v0x5ec80a569880_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a569a10_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x5ec80a5697c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_39.2, 8;
    %load/vec4 v0x5ec80a569940_0;
    %jmp/1 T_39.3, 8;
T_39.2 ; End of true expr.
    %load/vec4 v0x5ec80a569ad0_0;
    %jmp/0 T_39.3, 8;
 ; End of false expr.
    %blend;
T_39.3;
    %store/vec4 v0x5ec80a569ad0_0, 0, 1;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x5ec80a569880_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a569a10_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a569ad0_0, 0, 1;
    %jmp T_39.5;
T_39.4 ;
    %load/vec4 v0x5ec80a569880_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a569a10_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ec80a569ad0_0, 0, 1;
    %jmp T_39.7;
T_39.6 ;
    %delay 5, 0;
    %load/vec4 v0x5ec80a569ad0_0;
    %store/vec4 v0x5ec80a569ad0_0, 0, 1;
T_39.7 ;
T_39.5 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x5ec80a56c9b0;
T_40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a56cfd0_0, 0, 1;
    %end;
    .thread T_40;
    .scope S_0x5ec80a56c9b0;
T_41 ;
    %wait E_0x5ec80a56cc40;
    %load/vec4 v0x5ec80a56cd80_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a56cf10_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v0x5ec80a56ccc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_41.2, 8;
    %load/vec4 v0x5ec80a56ce40_0;
    %jmp/1 T_41.3, 8;
T_41.2 ; End of true expr.
    %load/vec4 v0x5ec80a56cfd0_0;
    %jmp/0 T_41.3, 8;
 ; End of false expr.
    %blend;
T_41.3;
    %store/vec4 v0x5ec80a56cfd0_0, 0, 1;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x5ec80a56cd80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a56cf10_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a56cfd0_0, 0, 1;
    %jmp T_41.5;
T_41.4 ;
    %load/vec4 v0x5ec80a56cd80_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a56cf10_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ec80a56cfd0_0, 0, 1;
    %jmp T_41.7;
T_41.6 ;
    %delay 5, 0;
    %load/vec4 v0x5ec80a56cfd0_0;
    %store/vec4 v0x5ec80a56cfd0_0, 0, 1;
T_41.7 ;
T_41.5 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x5ec80a56d180;
T_42 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a56d770_0, 0, 1;
    %end;
    .thread T_42;
    .scope S_0x5ec80a56d180;
T_43 ;
    %wait E_0x5ec80a56d400;
    %load/vec4 v0x5ec80a56d520_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a56d6b0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0x5ec80a56d460_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_43.2, 8;
    %load/vec4 v0x5ec80a56d5e0_0;
    %jmp/1 T_43.3, 8;
T_43.2 ; End of true expr.
    %load/vec4 v0x5ec80a56d770_0;
    %jmp/0 T_43.3, 8;
 ; End of false expr.
    %blend;
T_43.3;
    %store/vec4 v0x5ec80a56d770_0, 0, 1;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x5ec80a56d520_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a56d6b0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a56d770_0, 0, 1;
    %jmp T_43.5;
T_43.4 ;
    %load/vec4 v0x5ec80a56d520_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a56d6b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ec80a56d770_0, 0, 1;
    %jmp T_43.7;
T_43.6 ;
    %delay 5, 0;
    %load/vec4 v0x5ec80a56d770_0;
    %store/vec4 v0x5ec80a56d770_0, 0, 1;
T_43.7 ;
T_43.5 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x5ec80a56d920;
T_44 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a56df20_0, 0, 1;
    %end;
    .thread T_44;
    .scope S_0x5ec80a56d920;
T_45 ;
    %wait E_0x5ec80a56dbb0;
    %load/vec4 v0x5ec80a56dcd0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a56de60_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %load/vec4 v0x5ec80a56dc10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_45.2, 8;
    %load/vec4 v0x5ec80a56dd90_0;
    %jmp/1 T_45.3, 8;
T_45.2 ; End of true expr.
    %load/vec4 v0x5ec80a56df20_0;
    %jmp/0 T_45.3, 8;
 ; End of false expr.
    %blend;
T_45.3;
    %store/vec4 v0x5ec80a56df20_0, 0, 1;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x5ec80a56dcd0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a56de60_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a56df20_0, 0, 1;
    %jmp T_45.5;
T_45.4 ;
    %load/vec4 v0x5ec80a56dcd0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a56de60_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ec80a56df20_0, 0, 1;
    %jmp T_45.7;
T_45.6 ;
    %delay 5, 0;
    %load/vec4 v0x5ec80a56df20_0;
    %store/vec4 v0x5ec80a56df20_0, 0, 1;
T_45.7 ;
T_45.5 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x5ec80a56e0d0;
T_46 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a56e6c0_0, 0, 1;
    %end;
    .thread T_46;
    .scope S_0x5ec80a56e0d0;
T_47 ;
    %wait E_0x5ec80a56e330;
    %load/vec4 v0x5ec80a56e470_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a56e600_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %load/vec4 v0x5ec80a56e3b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_47.2, 8;
    %load/vec4 v0x5ec80a56e530_0;
    %jmp/1 T_47.3, 8;
T_47.2 ; End of true expr.
    %load/vec4 v0x5ec80a56e6c0_0;
    %jmp/0 T_47.3, 8;
 ; End of false expr.
    %blend;
T_47.3;
    %store/vec4 v0x5ec80a56e6c0_0, 0, 1;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x5ec80a56e470_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a56e600_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a56e6c0_0, 0, 1;
    %jmp T_47.5;
T_47.4 ;
    %load/vec4 v0x5ec80a56e470_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a56e600_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ec80a56e6c0_0, 0, 1;
    %jmp T_47.7;
T_47.6 ;
    %delay 5, 0;
    %load/vec4 v0x5ec80a56e6c0_0;
    %store/vec4 v0x5ec80a56e6c0_0, 0, 1;
T_47.7 ;
T_47.5 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x5ec80a567420;
T_48 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5ec80a571a40_0, 0, 4;
    %end;
    .thread T_48;
    .scope S_0x5ec80a567420;
T_49 ;
    %wait E_0x5ec80a567760;
    %load/vec4 v0x5ec80a5719a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_49.0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5ec80a571a40_0, 0, 4;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x5ec80a572140_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_49.2, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5ec80a571a40_0, 0, 4;
    %jmp T_49.3;
T_49.2 ;
    %load/vec4 v0x5ec80a572070_0;
    %load/vec4 v0x5ec80a571ce0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a571ba0_0;
    %load/vec4 v0x5ec80a571d80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.4, 8;
    %load/vec4 v0x5ec80a571a40_0;
    %addi 1, 0, 4;
    %store/vec4 v0x5ec80a571a40_0, 0, 4;
T_49.4 ;
T_49.3 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x5ec80a567420;
T_50 ;
    %wait E_0x5ec80a55c530;
    %load/vec4 v0x5ec80a5718e0_0;
    %load/vec4 v0x5ec80a572070_0;
    %and;
    %store/vec4 v0x5ec80a5724f0_0, 0, 1;
    %pushi/vec4 5, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x5ec80a5724f0_0;
    %store/vec4 v0x5ec80a571fd0_0, 0, 1;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x5ec80a55c8f0;
T_51 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a55cef0_0, 0, 1;
    %end;
    .thread T_51;
    .scope S_0x5ec80a55c8f0;
T_52 ;
    %wait E_0x5ec80a55cb70;
    %load/vec4 v0x5ec80a55ccd0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a55ce30_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %load/vec4 v0x5ec80a55cbf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_52.2, 8;
    %load/vec4 v0x5ec80a55cd90_0;
    %jmp/1 T_52.3, 8;
T_52.2 ; End of true expr.
    %load/vec4 v0x5ec80a55cef0_0;
    %jmp/0 T_52.3, 8;
 ; End of false expr.
    %blend;
T_52.3;
    %store/vec4 v0x5ec80a55cef0_0, 0, 1;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x5ec80a55ccd0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a55ce30_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a55cef0_0, 0, 1;
    %jmp T_52.5;
T_52.4 ;
    %load/vec4 v0x5ec80a55ccd0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a55ce30_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ec80a55cef0_0, 0, 1;
    %jmp T_52.7;
T_52.6 ;
    %delay 5, 0;
    %load/vec4 v0x5ec80a55cef0_0;
    %store/vec4 v0x5ec80a55cef0_0, 0, 1;
T_52.7 ;
T_52.5 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x5ec80a55d0a0;
T_53 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a55d6a0_0, 0, 1;
    %end;
    .thread T_53;
    .scope S_0x5ec80a55d0a0;
T_54 ;
    %wait E_0x5ec80a55d320;
    %load/vec4 v0x5ec80a55d470_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a55d5e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v0x5ec80a55d380_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_54.2, 8;
    %load/vec4 v0x5ec80a55d510_0;
    %jmp/1 T_54.3, 8;
T_54.2 ; End of true expr.
    %load/vec4 v0x5ec80a55d6a0_0;
    %jmp/0 T_54.3, 8;
 ; End of false expr.
    %blend;
T_54.3;
    %store/vec4 v0x5ec80a55d6a0_0, 0, 1;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x5ec80a55d470_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a55d5e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a55d6a0_0, 0, 1;
    %jmp T_54.5;
T_54.4 ;
    %load/vec4 v0x5ec80a55d470_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a55d5e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ec80a55d6a0_0, 0, 1;
    %jmp T_54.7;
T_54.6 ;
    %delay 5, 0;
    %load/vec4 v0x5ec80a55d6a0_0;
    %store/vec4 v0x5ec80a55d6a0_0, 0, 1;
T_54.7 ;
T_54.5 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x5ec80a55d850;
T_55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a55de70_0, 0, 1;
    %end;
    .thread T_55;
    .scope S_0x5ec80a55d850;
T_56 ;
    %wait E_0x5ec80a55dae0;
    %load/vec4 v0x5ec80a55dc50_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a55ddb0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %load/vec4 v0x5ec80a55db40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_56.2, 8;
    %load/vec4 v0x5ec80a55dd10_0;
    %jmp/1 T_56.3, 8;
T_56.2 ; End of true expr.
    %load/vec4 v0x5ec80a55de70_0;
    %jmp/0 T_56.3, 8;
 ; End of false expr.
    %blend;
T_56.3;
    %store/vec4 v0x5ec80a55de70_0, 0, 1;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x5ec80a55dc50_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a55ddb0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a55de70_0, 0, 1;
    %jmp T_56.5;
T_56.4 ;
    %load/vec4 v0x5ec80a55dc50_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a55ddb0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ec80a55de70_0, 0, 1;
    %jmp T_56.7;
T_56.6 ;
    %delay 5, 0;
    %load/vec4 v0x5ec80a55de70_0;
    %store/vec4 v0x5ec80a55de70_0, 0, 1;
T_56.7 ;
T_56.5 ;
T_56.1 ;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x5ec80a55e020;
T_57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a55e610_0, 0, 1;
    %end;
    .thread T_57;
    .scope S_0x5ec80a55e020;
T_58 ;
    %wait E_0x5ec80a55e280;
    %load/vec4 v0x5ec80a55e3c0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a55e550_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %load/vec4 v0x5ec80a55e300_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_58.2, 8;
    %load/vec4 v0x5ec80a55e480_0;
    %jmp/1 T_58.3, 8;
T_58.2 ; End of true expr.
    %load/vec4 v0x5ec80a55e610_0;
    %jmp/0 T_58.3, 8;
 ; End of false expr.
    %blend;
T_58.3;
    %store/vec4 v0x5ec80a55e610_0, 0, 1;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x5ec80a55e3c0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a55e550_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a55e610_0, 0, 1;
    %jmp T_58.5;
T_58.4 ;
    %load/vec4 v0x5ec80a55e3c0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a55e550_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ec80a55e610_0, 0, 1;
    %jmp T_58.7;
T_58.6 ;
    %delay 5, 0;
    %load/vec4 v0x5ec80a55e610_0;
    %store/vec4 v0x5ec80a55e610_0, 0, 1;
T_58.7 ;
T_58.5 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x5ec80a5613e0;
T_59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a561a00_0, 0, 1;
    %end;
    .thread T_59;
    .scope S_0x5ec80a5613e0;
T_60 ;
    %wait E_0x5ec80a561670;
    %load/vec4 v0x5ec80a5617b0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a561940_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %load/vec4 v0x5ec80a5616f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_60.2, 8;
    %load/vec4 v0x5ec80a561870_0;
    %jmp/1 T_60.3, 8;
T_60.2 ; End of true expr.
    %load/vec4 v0x5ec80a561a00_0;
    %jmp/0 T_60.3, 8;
 ; End of false expr.
    %blend;
T_60.3;
    %store/vec4 v0x5ec80a561a00_0, 0, 1;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0x5ec80a5617b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a561940_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a561a00_0, 0, 1;
    %jmp T_60.5;
T_60.4 ;
    %load/vec4 v0x5ec80a5617b0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a561940_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ec80a561a00_0, 0, 1;
    %jmp T_60.7;
T_60.6 ;
    %delay 5, 0;
    %load/vec4 v0x5ec80a561a00_0;
    %store/vec4 v0x5ec80a561a00_0, 0, 1;
T_60.7 ;
T_60.5 ;
T_60.1 ;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x5ec80a561bb0;
T_61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a5621a0_0, 0, 1;
    %end;
    .thread T_61;
    .scope S_0x5ec80a561bb0;
T_62 ;
    %wait E_0x5ec80a561e30;
    %load/vec4 v0x5ec80a561f50_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a5620e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %load/vec4 v0x5ec80a561e90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_62.2, 8;
    %load/vec4 v0x5ec80a562010_0;
    %jmp/1 T_62.3, 8;
T_62.2 ; End of true expr.
    %load/vec4 v0x5ec80a5621a0_0;
    %jmp/0 T_62.3, 8;
 ; End of false expr.
    %blend;
T_62.3;
    %store/vec4 v0x5ec80a5621a0_0, 0, 1;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0x5ec80a561f50_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a5620e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a5621a0_0, 0, 1;
    %jmp T_62.5;
T_62.4 ;
    %load/vec4 v0x5ec80a561f50_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a5620e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ec80a5621a0_0, 0, 1;
    %jmp T_62.7;
T_62.6 ;
    %delay 5, 0;
    %load/vec4 v0x5ec80a5621a0_0;
    %store/vec4 v0x5ec80a5621a0_0, 0, 1;
T_62.7 ;
T_62.5 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x5ec80a562350;
T_63 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a562950_0, 0, 1;
    %end;
    .thread T_63;
    .scope S_0x5ec80a562350;
T_64 ;
    %wait E_0x5ec80a5625e0;
    %load/vec4 v0x5ec80a562700_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a562890_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x5ec80a562640_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_64.2, 8;
    %load/vec4 v0x5ec80a5627c0_0;
    %jmp/1 T_64.3, 8;
T_64.2 ; End of true expr.
    %load/vec4 v0x5ec80a562950_0;
    %jmp/0 T_64.3, 8;
 ; End of false expr.
    %blend;
T_64.3;
    %store/vec4 v0x5ec80a562950_0, 0, 1;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x5ec80a562700_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a562890_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a562950_0, 0, 1;
    %jmp T_64.5;
T_64.4 ;
    %load/vec4 v0x5ec80a562700_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a562890_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ec80a562950_0, 0, 1;
    %jmp T_64.7;
T_64.6 ;
    %delay 5, 0;
    %load/vec4 v0x5ec80a562950_0;
    %store/vec4 v0x5ec80a562950_0, 0, 1;
T_64.7 ;
T_64.5 ;
T_64.1 ;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0x5ec80a562b00;
T_65 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a5630f0_0, 0, 1;
    %end;
    .thread T_65;
    .scope S_0x5ec80a562b00;
T_66 ;
    %wait E_0x5ec80a562d60;
    %load/vec4 v0x5ec80a562ea0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a563030_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x5ec80a562de0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_66.2, 8;
    %load/vec4 v0x5ec80a562f60_0;
    %jmp/1 T_66.3, 8;
T_66.2 ; End of true expr.
    %load/vec4 v0x5ec80a5630f0_0;
    %jmp/0 T_66.3, 8;
 ; End of false expr.
    %blend;
T_66.3;
    %store/vec4 v0x5ec80a5630f0_0, 0, 1;
    %jmp T_66.1;
T_66.0 ;
    %load/vec4 v0x5ec80a562ea0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a563030_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec80a5630f0_0, 0, 1;
    %jmp T_66.5;
T_66.4 ;
    %load/vec4 v0x5ec80a562ea0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a563030_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ec80a5630f0_0, 0, 1;
    %jmp T_66.7;
T_66.6 ;
    %delay 5, 0;
    %load/vec4 v0x5ec80a5630f0_0;
    %store/vec4 v0x5ec80a5630f0_0, 0, 1;
T_66.7 ;
T_66.5 ;
T_66.1 ;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0x5ec80a55bfa0;
T_67 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5ec80a566360_0, 0, 4;
    %end;
    .thread T_67;
    .scope S_0x5ec80a55bfa0;
T_68 ;
    %wait E_0x5ec80a55c2d0;
    %load/vec4 v0x5ec80a5662c0_0;
    %load/vec4 v0x5ec80a566640_0;
    %cmp/e;
    %flag_mov 8, 4;
    %load/vec4 v0x5ec80a5669b0_0;
    %load/vec4 v0x5ec80a566640_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_68.0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5ec80a566360_0, 0, 4;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v0x5ec80a5668e0_0;
    %load/vec4 v0x5ec80a5665a0_0;
    %inv;
    %and;
    %load/vec4 v0x5ec80a5669b0_0;
    %inv;
    %load/vec4 v0x5ec80a566640_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x5ec80a566360_0;
    %addi 1, 0, 4;
    %store/vec4 v0x5ec80a566360_0, 0, 4;
T_68.2 ;
T_68.1 ;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_0x5ec80a55bfa0;
T_69 ;
    %wait E_0x5ec80a55c250;
    %load/vec4 v0x5ec80a566200_0;
    %load/vec4 v0x5ec80a5668e0_0;
    %and;
    %load/vec4 v0x5ec80a5665a0_0;
    %inv;
    %and;
    %load/vec4 v0x5ec80a5669b0_0;
    %inv;
    %and;
    %store/vec4 v0x5ec80a5670a0_0, 0, 1;
    %pushi/vec4 5, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x5ec80a5670a0_0;
    %store/vec4 v0x5ec80a566a80_0, 0, 1;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0x5ec80a572870;
T_70 ;
    %pushi/vec4 48, 0, 8;
    %store/vec4 v0x5ec80a573370_0, 0, 8;
    %end;
    .thread T_70;
    .scope S_0x5ec80a572870;
T_71 ;
    %wait E_0x5ec80a572c20;
    %pushi/vec4 48, 0, 8;
    %store/vec4 v0x5ec80a573370_0, 0, 8;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_0x5ec80a572870;
T_72 ;
    %wait E_0x5ec80a572bc0;
    %load/vec4 v0x5ec80a572fb0_0;
    %load/vec4 v0x5ec80a572d50_0;
    %cmp/e;
    %jmp/0xz  T_72.0, 4;
    %load/vec4 v0x5ec80a572d50_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5ec80a573370_0, 4, 1;
    %jmp T_72.1;
T_72.0 ;
    %load/vec4 v0x5ec80a572e10_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5ec80a573370_0, 4, 1;
T_72.1 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0x5ec80a572870;
T_73 ;
    %wait E_0x5ec80a572bc0;
    %load/vec4 v0x5ec80a5730f0_0;
    %load/vec4 v0x5ec80a572e10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ec80a573280_0;
    %load/vec4 v0x5ec80a572d50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %load/vec4 v0x5ec80a572d50_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5ec80a573370_0, 4, 1;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0x5ec80a572cb0_0;
    %load/vec4 v0x5ec80a572d50_0;
    %cmp/e;
    %jmp/0xz  T_73.2, 4;
    %load/vec4 v0x5ec80a572e10_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5ec80a573370_0, 4, 1;
    %jmp T_73.3;
T_73.2 ;
    %load/vec4 v0x5ec80a572e10_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5ec80a573370_0, 4, 1;
T_73.3 ;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x5ec80a572870;
T_74 ;
    %wait E_0x5ec80a572b60;
    %load/vec4 v0x5ec80a5730f0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5ec80a573370_0, 4, 1;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0x5ec80a572870;
T_75 ;
    %wait E_0x5ec80a572b60;
    %load/vec4 v0x5ec80a5730f0_0;
    %load/vec4 v0x5ec80a572d50_0;
    %cmp/e;
    %jmp/0xz  T_75.0, 4;
    %load/vec4 v0x5ec80a572d50_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5ec80a573370_0, 4, 1;
    %jmp T_75.1;
T_75.0 ;
    %load/vec4 v0x5ec80a572e10_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5ec80a573370_0, 4, 1;
T_75.1 ;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x5ec80a572870;
T_76 ;
    %wait E_0x5ec80a5679c0;
    %load/vec4 v0x5ec80a572ee0_0;
    %inv;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5ec80a573370_0, 4, 1;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0x5ec80a559c30;
T_77 ;
    %load/vec4 v0x5ec80a55a570_0;
    %store/vec4 v0x5ec80a55b390_0, 0, 1;
    %load/vec4 v0x5ec80a55a570_0;
    %store/vec4 v0x5ec80a55a6f0_0, 0, 1;
    %end;
    .thread T_77;
    .scope S_0x5ec80a559c30;
T_78 ;
    %wait E_0x5ec80a55a0f0;
    %load/vec4 v0x5ec80a55b450_0;
    %load/vec4 v0x5ec80a55a3a0_0;
    %cmp/e;
    %jmp/0xz  T_78.0, 4;
    %load/vec4 v0x5ec80a55a3a0_0;
    %store/vec4 v0x5ec80a55acd0_0, 0, 1;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x5ec80a55b070_0;
    %load/vec4 v0x5ec80a55a3a0_0;
    %cmp/e;
    %jmp/0xz  T_78.2, 4;
    %delay 5, 0;
    %load/vec4 v0x5ec80a55a570_0;
    %store/vec4 v0x5ec80a55acd0_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0x5ec80a55a3a0_0;
    %store/vec4 v0x5ec80a55b130_0, 0, 1;
    %jmp T_78.3;
T_78.2 ;
    %load/vec4 v0x5ec80a55acd0_0;
    %store/vec4 v0x5ec80a55acd0_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0x5ec80a55a570_0;
    %store/vec4 v0x5ec80a55b130_0, 0, 1;
T_78.3 ;
T_78.1 ;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0x5ec80a559c30;
T_79 ;
    %wait E_0x5ec80a55a090;
    %load/vec4 v0x5ec80a55a300_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x5ec80a55a300_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_79.0, 4;
    %load/vec4 v0x5ec80a55a570_0;
    %store/vec4 v0x5ec80a55b390_0, 0, 1;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0x5ec80a55a3a0_0;
    %store/vec4 v0x5ec80a55b390_0, 0, 1;
T_79.1 ;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_0x5ec80a559c30;
T_80 ;
    %wait E_0x5ec80a55a030;
    %load/vec4 v0x5ec80a55a7b0_0;
    %load/vec4 v0x5ec80a55a3a0_0;
    %cmp/e;
    %jmp/0xz  T_80.0, 4;
    %load/vec4 v0x5ec80a55a7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.2, 8;
    %load/vec4 v0x5ec80a55a570_0;
    %store/vec4 v0x5ec80a55a870_0, 0, 1;
    %jmp T_80.3;
T_80.2 ;
    %load/vec4 v0x5ec80a55a870_0;
    %store/vec4 v0x5ec80a55a870_0, 0, 1;
T_80.3 ;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0x5ec80a55ab50_0;
    %load/vec4 v0x5ec80a55a3a0_0;
    %cmp/e;
    %jmp/0xz  T_80.4, 4;
    %delay 5, 0;
    %load/vec4 v0x5ec80a55a3a0_0;
    %store/vec4 v0x5ec80a55a870_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0x5ec80a55a3a0_0;
    %store/vec4 v0x5ec80a55ac10_0, 0, 1;
    %jmp T_80.5;
T_80.4 ;
    %load/vec4 v0x5ec80a55a870_0;
    %store/vec4 v0x5ec80a55a870_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0x5ec80a55a570_0;
    %store/vec4 v0x5ec80a55ac10_0, 0, 1;
T_80.5 ;
T_80.1 ;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_0x5ec80a559c30;
T_81 ;
    %wait E_0x5ec80a459a30;
    %load/vec4 v0x5ec80a55a300_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5ec80a55a3a0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %load/vec4 v0x5ec80a55a300_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x5ec80a55a3a0_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_81.0, 4;
    %load/vec4 v0x5ec80a55a570_0;
    %store/vec4 v0x5ec80a55a6f0_0, 0, 1;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0x5ec80a55a3a0_0;
    %store/vec4 v0x5ec80a55a6f0_0, 0, 1;
T_81.1 ;
    %jmp T_81;
    .thread T_81, $push;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "SPI_Interface.v";
    "./shift_register_8bit.v";
    "./shift_register_4bit.v";
    "./d_ff.v";
    "./control.v";
    "./sender_receiver.v";
    "./status.v";
