-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity activation_accelerator_float_safe_softmax3_Pipeline_exp_and_bucket is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    exp_x_31_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_31_ce0 : OUT STD_LOGIC;
    exp_x_31_we0 : OUT STD_LOGIC;
    exp_x_31_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    exp_x_30_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_30_ce0 : OUT STD_LOGIC;
    exp_x_30_we0 : OUT STD_LOGIC;
    exp_x_30_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    exp_x_29_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_29_ce0 : OUT STD_LOGIC;
    exp_x_29_we0 : OUT STD_LOGIC;
    exp_x_29_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    exp_x_28_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_28_ce0 : OUT STD_LOGIC;
    exp_x_28_we0 : OUT STD_LOGIC;
    exp_x_28_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    exp_x_27_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_27_ce0 : OUT STD_LOGIC;
    exp_x_27_we0 : OUT STD_LOGIC;
    exp_x_27_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    exp_x_26_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_26_ce0 : OUT STD_LOGIC;
    exp_x_26_we0 : OUT STD_LOGIC;
    exp_x_26_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    exp_x_25_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_25_ce0 : OUT STD_LOGIC;
    exp_x_25_we0 : OUT STD_LOGIC;
    exp_x_25_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    exp_x_24_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_24_ce0 : OUT STD_LOGIC;
    exp_x_24_we0 : OUT STD_LOGIC;
    exp_x_24_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    exp_x_23_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_23_ce0 : OUT STD_LOGIC;
    exp_x_23_we0 : OUT STD_LOGIC;
    exp_x_23_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    exp_x_22_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_22_ce0 : OUT STD_LOGIC;
    exp_x_22_we0 : OUT STD_LOGIC;
    exp_x_22_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    exp_x_21_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_21_ce0 : OUT STD_LOGIC;
    exp_x_21_we0 : OUT STD_LOGIC;
    exp_x_21_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    exp_x_20_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_20_ce0 : OUT STD_LOGIC;
    exp_x_20_we0 : OUT STD_LOGIC;
    exp_x_20_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    exp_x_19_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_19_ce0 : OUT STD_LOGIC;
    exp_x_19_we0 : OUT STD_LOGIC;
    exp_x_19_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    exp_x_18_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_18_ce0 : OUT STD_LOGIC;
    exp_x_18_we0 : OUT STD_LOGIC;
    exp_x_18_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    exp_x_17_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_17_ce0 : OUT STD_LOGIC;
    exp_x_17_we0 : OUT STD_LOGIC;
    exp_x_17_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    exp_x_16_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_16_ce0 : OUT STD_LOGIC;
    exp_x_16_we0 : OUT STD_LOGIC;
    exp_x_16_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    exp_x_15_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_15_ce0 : OUT STD_LOGIC;
    exp_x_15_we0 : OUT STD_LOGIC;
    exp_x_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    exp_x_14_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_14_ce0 : OUT STD_LOGIC;
    exp_x_14_we0 : OUT STD_LOGIC;
    exp_x_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    exp_x_13_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_13_ce0 : OUT STD_LOGIC;
    exp_x_13_we0 : OUT STD_LOGIC;
    exp_x_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    exp_x_12_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_12_ce0 : OUT STD_LOGIC;
    exp_x_12_we0 : OUT STD_LOGIC;
    exp_x_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    exp_x_11_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_11_ce0 : OUT STD_LOGIC;
    exp_x_11_we0 : OUT STD_LOGIC;
    exp_x_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    exp_x_10_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_10_ce0 : OUT STD_LOGIC;
    exp_x_10_we0 : OUT STD_LOGIC;
    exp_x_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    exp_x_9_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_9_ce0 : OUT STD_LOGIC;
    exp_x_9_we0 : OUT STD_LOGIC;
    exp_x_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    exp_x_8_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_8_ce0 : OUT STD_LOGIC;
    exp_x_8_we0 : OUT STD_LOGIC;
    exp_x_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    exp_x_7_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_7_ce0 : OUT STD_LOGIC;
    exp_x_7_we0 : OUT STD_LOGIC;
    exp_x_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    exp_x_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_6_ce0 : OUT STD_LOGIC;
    exp_x_6_we0 : OUT STD_LOGIC;
    exp_x_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    exp_x_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_5_ce0 : OUT STD_LOGIC;
    exp_x_5_we0 : OUT STD_LOGIC;
    exp_x_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    exp_x_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_4_ce0 : OUT STD_LOGIC;
    exp_x_4_we0 : OUT STD_LOGIC;
    exp_x_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    exp_x_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_3_ce0 : OUT STD_LOGIC;
    exp_x_3_we0 : OUT STD_LOGIC;
    exp_x_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    exp_x_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_2_ce0 : OUT STD_LOGIC;
    exp_x_2_we0 : OUT STD_LOGIC;
    exp_x_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    exp_x_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_1_ce0 : OUT STD_LOGIC;
    exp_x_1_we0 : OUT STD_LOGIC;
    exp_x_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    exp_x_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_ce0 : OUT STD_LOGIC;
    exp_x_we0 : OUT STD_LOGIC;
    exp_x_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    select_ln1256 : IN STD_LOGIC_VECTOR (11 downto 0);
    x_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_0_ce0 : OUT STD_LOGIC;
    x_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_0_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_0_ce1 : OUT STD_LOGIC;
    x_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    max_val_31 : IN STD_LOGIC_VECTOR (31 downto 0);
    sub_ln1179 : IN STD_LOGIC_VECTOR (7 downto 0);
    x_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_1_ce0 : OUT STD_LOGIC;
    x_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_1_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_1_ce1 : OUT STD_LOGIC;
    x_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_2_ce0 : OUT STD_LOGIC;
    x_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_2_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_2_ce1 : OUT STD_LOGIC;
    x_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_3_ce0 : OUT STD_LOGIC;
    x_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_3_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_3_ce1 : OUT STD_LOGIC;
    x_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_4_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_4_ce0 : OUT STD_LOGIC;
    x_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_4_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_4_ce1 : OUT STD_LOGIC;
    x_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_5_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_5_ce0 : OUT STD_LOGIC;
    x_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_5_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_5_ce1 : OUT STD_LOGIC;
    x_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_6_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_6_ce0 : OUT STD_LOGIC;
    x_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_6_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_6_ce1 : OUT STD_LOGIC;
    x_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_7_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_7_ce0 : OUT STD_LOGIC;
    x_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_7_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_7_ce1 : OUT STD_LOGIC;
    x_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_8_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_8_ce0 : OUT STD_LOGIC;
    x_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_8_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_8_ce1 : OUT STD_LOGIC;
    x_8_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_9_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_9_ce0 : OUT STD_LOGIC;
    x_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_9_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_9_ce1 : OUT STD_LOGIC;
    x_9_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_10_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_10_ce0 : OUT STD_LOGIC;
    x_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_10_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_10_ce1 : OUT STD_LOGIC;
    x_10_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_11_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_11_ce0 : OUT STD_LOGIC;
    x_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_11_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_11_ce1 : OUT STD_LOGIC;
    x_11_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_12_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_12_ce0 : OUT STD_LOGIC;
    x_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_12_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_12_ce1 : OUT STD_LOGIC;
    x_12_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_13_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_13_ce0 : OUT STD_LOGIC;
    x_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_13_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_13_ce1 : OUT STD_LOGIC;
    x_13_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_14_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_14_ce0 : OUT STD_LOGIC;
    x_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_14_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_14_ce1 : OUT STD_LOGIC;
    x_14_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_15_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_15_ce0 : OUT STD_LOGIC;
    x_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_15_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_15_ce1 : OUT STD_LOGIC;
    x_15_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of activation_accelerator_float_safe_softmax3_Pipeline_exp_and_bucket is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_300 : STD_LOGIC_VECTOR (9 downto 0) := "1100000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv10_20 : STD_LOGIC_VECTOR (9 downto 0) := "0000100000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln1167_fu_1320_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal lshr_ln2_reg_1524 : STD_LOGIC_VECTOR (4 downto 0);
    signal lshr_ln2_reg_1524_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal lshr_ln2_reg_1524_pp0_iter2_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal lshr_ln2_reg_1524_pp0_iter3_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal lshr_ln2_reg_1524_pp0_iter4_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal lshr_ln2_reg_1524_pp0_iter5_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal lshr_ln2_reg_1524_pp0_iter6_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal lshr_ln2_reg_1524_pp0_iter7_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal lshr_ln2_reg_1524_pp0_iter8_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal lshr_ln2_reg_1524_pp0_iter9_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal lshr_ln2_reg_1524_pp0_iter10_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal lshr_ln2_reg_1524_pp0_iter11_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal lshr_ln2_reg_1524_pp0_iter12_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal x_0_load_reg_1684 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_1_load_reg_1689 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_2_load_reg_1694 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_3_load_reg_1699 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_4_load_reg_1704 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_5_load_reg_1709 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_6_load_reg_1714 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_7_load_reg_1719 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_8_load_reg_1724 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_9_load_reg_1729 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_10_load_reg_1734 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_11_load_reg_1739 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_12_load_reg_1744 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_13_load_reg_1749 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_14_load_reg_1754 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_15_load_reg_1759 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_0_load_2_reg_1764 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_1_load_2_reg_1769 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_2_load_2_reg_1774 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_3_load_2_reg_1779 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_4_load_2_reg_1784 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_5_load_2_reg_1789 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_6_load_2_reg_1794 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_7_load_2_reg_1799 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_8_load_2_reg_1804 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_9_load_2_reg_1809 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_10_load_2_reg_1814 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_11_load_2_reg_1819 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_12_load_2_reg_1824 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_13_load_2_reg_1829 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_14_load_2_reg_1834 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_15_load_2_reg_1839 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_992_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_reg_1844 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_996_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_1_reg_1849 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1000_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_2_reg_1854 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1004_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_3_reg_1859 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1008_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_4_reg_1864 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1012_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_5_reg_1869 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1016_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_6_reg_1874 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1020_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_7_reg_1879 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1024_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_8_reg_1884 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1028_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_9_reg_1889 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1032_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_s_reg_1894 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1036_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_10_reg_1899 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1040_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_11_reg_1904 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1044_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_12_reg_1909 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1048_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_13_reg_1914 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1052_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_14_reg_1919 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1056_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_15_reg_1924 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1060_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_16_reg_1929 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1064_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_17_reg_1934 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1068_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_18_reg_1939 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1072_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_19_reg_1944 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1076_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_20_reg_1949 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1080_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_21_reg_1954 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1084_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_22_reg_1959 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1088_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_23_reg_1964 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1092_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_24_reg_1969 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1096_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_25_reg_1974 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1100_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_26_reg_1979 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1104_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_27_reg_1984 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1108_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_28_reg_1989 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1112_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_29_reg_1994 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1116_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_30_reg_1999 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln1177_1_fu_1346_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln1177_3_fu_1392_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1179_1_fu_1431_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal idx_fu_154 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1167_fu_1412_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1120_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1126_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1132_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1138_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1144_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1150_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1156_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1162_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1168_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1174_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1180_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1186_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1192_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1198_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1204_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1210_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1216_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1222_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1228_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1234_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1240_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1246_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1252_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1258_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1264_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1270_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1276_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1282_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1288_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1294_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1300_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1306_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln1_fu_1326_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln1177_fu_1336_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1177_fu_1340_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln1177_fu_1376_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln1177_2_fu_1382_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1177_1_fu_1386_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1179_fu_1423_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1179_fu_1426_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    fsub_32ns_32ns_32_4_full_dsp_1_U85 : component activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_0_load_reg_1684,
        din1 => max_val_31,
        ce => ap_const_logic_1,
        dout => grp_fu_992_p2);

    fsub_32ns_32ns_32_4_full_dsp_1_U86 : component activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_1_load_reg_1689,
        din1 => max_val_31,
        ce => ap_const_logic_1,
        dout => grp_fu_996_p2);

    fsub_32ns_32ns_32_4_full_dsp_1_U87 : component activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_2_load_reg_1694,
        din1 => max_val_31,
        ce => ap_const_logic_1,
        dout => grp_fu_1000_p2);

    fsub_32ns_32ns_32_4_full_dsp_1_U88 : component activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_3_load_reg_1699,
        din1 => max_val_31,
        ce => ap_const_logic_1,
        dout => grp_fu_1004_p2);

    fsub_32ns_32ns_32_4_full_dsp_1_U89 : component activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_4_load_reg_1704,
        din1 => max_val_31,
        ce => ap_const_logic_1,
        dout => grp_fu_1008_p2);

    fsub_32ns_32ns_32_4_full_dsp_1_U90 : component activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_5_load_reg_1709,
        din1 => max_val_31,
        ce => ap_const_logic_1,
        dout => grp_fu_1012_p2);

    fsub_32ns_32ns_32_4_full_dsp_1_U91 : component activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_6_load_reg_1714,
        din1 => max_val_31,
        ce => ap_const_logic_1,
        dout => grp_fu_1016_p2);

    fsub_32ns_32ns_32_4_full_dsp_1_U92 : component activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_7_load_reg_1719,
        din1 => max_val_31,
        ce => ap_const_logic_1,
        dout => grp_fu_1020_p2);

    fsub_32ns_32ns_32_4_full_dsp_1_U93 : component activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_8_load_reg_1724,
        din1 => max_val_31,
        ce => ap_const_logic_1,
        dout => grp_fu_1024_p2);

    fsub_32ns_32ns_32_4_full_dsp_1_U94 : component activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_9_load_reg_1729,
        din1 => max_val_31,
        ce => ap_const_logic_1,
        dout => grp_fu_1028_p2);

    fsub_32ns_32ns_32_4_full_dsp_1_U95 : component activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_10_load_reg_1734,
        din1 => max_val_31,
        ce => ap_const_logic_1,
        dout => grp_fu_1032_p2);

    fsub_32ns_32ns_32_4_full_dsp_1_U96 : component activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_11_load_reg_1739,
        din1 => max_val_31,
        ce => ap_const_logic_1,
        dout => grp_fu_1036_p2);

    fsub_32ns_32ns_32_4_full_dsp_1_U97 : component activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_12_load_reg_1744,
        din1 => max_val_31,
        ce => ap_const_logic_1,
        dout => grp_fu_1040_p2);

    fsub_32ns_32ns_32_4_full_dsp_1_U98 : component activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_13_load_reg_1749,
        din1 => max_val_31,
        ce => ap_const_logic_1,
        dout => grp_fu_1044_p2);

    fsub_32ns_32ns_32_4_full_dsp_1_U99 : component activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_14_load_reg_1754,
        din1 => max_val_31,
        ce => ap_const_logic_1,
        dout => grp_fu_1048_p2);

    fsub_32ns_32ns_32_4_full_dsp_1_U100 : component activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_15_load_reg_1759,
        din1 => max_val_31,
        ce => ap_const_logic_1,
        dout => grp_fu_1052_p2);

    fsub_32ns_32ns_32_4_full_dsp_1_U101 : component activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_0_load_2_reg_1764,
        din1 => max_val_31,
        ce => ap_const_logic_1,
        dout => grp_fu_1056_p2);

    fsub_32ns_32ns_32_4_full_dsp_1_U102 : component activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_1_load_2_reg_1769,
        din1 => max_val_31,
        ce => ap_const_logic_1,
        dout => grp_fu_1060_p2);

    fsub_32ns_32ns_32_4_full_dsp_1_U103 : component activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_2_load_2_reg_1774,
        din1 => max_val_31,
        ce => ap_const_logic_1,
        dout => grp_fu_1064_p2);

    fsub_32ns_32ns_32_4_full_dsp_1_U104 : component activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_3_load_2_reg_1779,
        din1 => max_val_31,
        ce => ap_const_logic_1,
        dout => grp_fu_1068_p2);

    fsub_32ns_32ns_32_4_full_dsp_1_U105 : component activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_4_load_2_reg_1784,
        din1 => max_val_31,
        ce => ap_const_logic_1,
        dout => grp_fu_1072_p2);

    fsub_32ns_32ns_32_4_full_dsp_1_U106 : component activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_5_load_2_reg_1789,
        din1 => max_val_31,
        ce => ap_const_logic_1,
        dout => grp_fu_1076_p2);

    fsub_32ns_32ns_32_4_full_dsp_1_U107 : component activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_6_load_2_reg_1794,
        din1 => max_val_31,
        ce => ap_const_logic_1,
        dout => grp_fu_1080_p2);

    fsub_32ns_32ns_32_4_full_dsp_1_U108 : component activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_7_load_2_reg_1799,
        din1 => max_val_31,
        ce => ap_const_logic_1,
        dout => grp_fu_1084_p2);

    fsub_32ns_32ns_32_4_full_dsp_1_U109 : component activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_8_load_2_reg_1804,
        din1 => max_val_31,
        ce => ap_const_logic_1,
        dout => grp_fu_1088_p2);

    fsub_32ns_32ns_32_4_full_dsp_1_U110 : component activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_9_load_2_reg_1809,
        din1 => max_val_31,
        ce => ap_const_logic_1,
        dout => grp_fu_1092_p2);

    fsub_32ns_32ns_32_4_full_dsp_1_U111 : component activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_10_load_2_reg_1814,
        din1 => max_val_31,
        ce => ap_const_logic_1,
        dout => grp_fu_1096_p2);

    fsub_32ns_32ns_32_4_full_dsp_1_U112 : component activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_11_load_2_reg_1819,
        din1 => max_val_31,
        ce => ap_const_logic_1,
        dout => grp_fu_1100_p2);

    fsub_32ns_32ns_32_4_full_dsp_1_U113 : component activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_12_load_2_reg_1824,
        din1 => max_val_31,
        ce => ap_const_logic_1,
        dout => grp_fu_1104_p2);

    fsub_32ns_32ns_32_4_full_dsp_1_U114 : component activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_13_load_2_reg_1829,
        din1 => max_val_31,
        ce => ap_const_logic_1,
        dout => grp_fu_1108_p2);

    fsub_32ns_32ns_32_4_full_dsp_1_U115 : component activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_14_load_2_reg_1834,
        din1 => max_val_31,
        ce => ap_const_logic_1,
        dout => grp_fu_1112_p2);

    fsub_32ns_32ns_32_4_full_dsp_1_U116 : component activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_15_load_2_reg_1839,
        din1 => max_val_31,
        ce => ap_const_logic_1,
        dout => grp_fu_1116_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U117 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => x_assign_reg_1844,
        ce => ap_const_logic_1,
        dout => grp_fu_1120_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U118 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => x_assign_1_reg_1849,
        ce => ap_const_logic_1,
        dout => grp_fu_1126_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U119 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => x_assign_2_reg_1854,
        ce => ap_const_logic_1,
        dout => grp_fu_1132_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U120 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => x_assign_3_reg_1859,
        ce => ap_const_logic_1,
        dout => grp_fu_1138_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U121 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => x_assign_4_reg_1864,
        ce => ap_const_logic_1,
        dout => grp_fu_1144_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U122 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => x_assign_5_reg_1869,
        ce => ap_const_logic_1,
        dout => grp_fu_1150_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U123 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => x_assign_6_reg_1874,
        ce => ap_const_logic_1,
        dout => grp_fu_1156_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U124 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => x_assign_7_reg_1879,
        ce => ap_const_logic_1,
        dout => grp_fu_1162_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U125 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => x_assign_8_reg_1884,
        ce => ap_const_logic_1,
        dout => grp_fu_1168_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U126 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => x_assign_9_reg_1889,
        ce => ap_const_logic_1,
        dout => grp_fu_1174_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U127 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => x_assign_s_reg_1894,
        ce => ap_const_logic_1,
        dout => grp_fu_1180_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U128 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => x_assign_10_reg_1899,
        ce => ap_const_logic_1,
        dout => grp_fu_1186_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U129 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => x_assign_11_reg_1904,
        ce => ap_const_logic_1,
        dout => grp_fu_1192_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U130 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => x_assign_12_reg_1909,
        ce => ap_const_logic_1,
        dout => grp_fu_1198_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U131 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => x_assign_13_reg_1914,
        ce => ap_const_logic_1,
        dout => grp_fu_1204_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U132 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => x_assign_14_reg_1919,
        ce => ap_const_logic_1,
        dout => grp_fu_1210_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U133 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => x_assign_15_reg_1924,
        ce => ap_const_logic_1,
        dout => grp_fu_1216_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U134 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => x_assign_16_reg_1929,
        ce => ap_const_logic_1,
        dout => grp_fu_1222_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U135 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => x_assign_17_reg_1934,
        ce => ap_const_logic_1,
        dout => grp_fu_1228_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U136 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => x_assign_18_reg_1939,
        ce => ap_const_logic_1,
        dout => grp_fu_1234_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U137 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => x_assign_19_reg_1944,
        ce => ap_const_logic_1,
        dout => grp_fu_1240_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U138 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => x_assign_20_reg_1949,
        ce => ap_const_logic_1,
        dout => grp_fu_1246_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U139 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => x_assign_21_reg_1954,
        ce => ap_const_logic_1,
        dout => grp_fu_1252_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U140 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => x_assign_22_reg_1959,
        ce => ap_const_logic_1,
        dout => grp_fu_1258_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U141 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => x_assign_23_reg_1964,
        ce => ap_const_logic_1,
        dout => grp_fu_1264_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U142 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => x_assign_24_reg_1969,
        ce => ap_const_logic_1,
        dout => grp_fu_1270_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U143 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => x_assign_25_reg_1974,
        ce => ap_const_logic_1,
        dout => grp_fu_1276_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U144 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => x_assign_26_reg_1979,
        ce => ap_const_logic_1,
        dout => grp_fu_1282_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U145 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => x_assign_27_reg_1984,
        ce => ap_const_logic_1,
        dout => grp_fu_1288_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U146 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => x_assign_28_reg_1989,
        ce => ap_const_logic_1,
        dout => grp_fu_1294_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U147 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => x_assign_29_reg_1994,
        ce => ap_const_logic_1,
        dout => grp_fu_1300_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U148 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => x_assign_30_reg_1999,
        ce => ap_const_logic_1,
        dout => grp_fu_1306_p2);

    flow_control_loop_pipe_sequential_init_U : component activation_accelerator_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter12_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    idx_fu_154_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln1167_fu_1320_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    idx_fu_154 <= add_ln1167_fu_1412_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    idx_fu_154 <= ap_const_lv10_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                lshr_ln2_reg_1524_pp0_iter10_reg <= lshr_ln2_reg_1524_pp0_iter9_reg;
                lshr_ln2_reg_1524_pp0_iter11_reg <= lshr_ln2_reg_1524_pp0_iter10_reg;
                lshr_ln2_reg_1524_pp0_iter12_reg <= lshr_ln2_reg_1524_pp0_iter11_reg;
                lshr_ln2_reg_1524_pp0_iter2_reg <= lshr_ln2_reg_1524_pp0_iter1_reg;
                lshr_ln2_reg_1524_pp0_iter3_reg <= lshr_ln2_reg_1524_pp0_iter2_reg;
                lshr_ln2_reg_1524_pp0_iter4_reg <= lshr_ln2_reg_1524_pp0_iter3_reg;
                lshr_ln2_reg_1524_pp0_iter5_reg <= lshr_ln2_reg_1524_pp0_iter4_reg;
                lshr_ln2_reg_1524_pp0_iter6_reg <= lshr_ln2_reg_1524_pp0_iter5_reg;
                lshr_ln2_reg_1524_pp0_iter7_reg <= lshr_ln2_reg_1524_pp0_iter6_reg;
                lshr_ln2_reg_1524_pp0_iter8_reg <= lshr_ln2_reg_1524_pp0_iter7_reg;
                lshr_ln2_reg_1524_pp0_iter9_reg <= lshr_ln2_reg_1524_pp0_iter8_reg;
                x_assign_10_reg_1899 <= grp_fu_1036_p2;
                x_assign_11_reg_1904 <= grp_fu_1040_p2;
                x_assign_12_reg_1909 <= grp_fu_1044_p2;
                x_assign_13_reg_1914 <= grp_fu_1048_p2;
                x_assign_14_reg_1919 <= grp_fu_1052_p2;
                x_assign_15_reg_1924 <= grp_fu_1056_p2;
                x_assign_16_reg_1929 <= grp_fu_1060_p2;
                x_assign_17_reg_1934 <= grp_fu_1064_p2;
                x_assign_18_reg_1939 <= grp_fu_1068_p2;
                x_assign_19_reg_1944 <= grp_fu_1072_p2;
                x_assign_1_reg_1849 <= grp_fu_996_p2;
                x_assign_20_reg_1949 <= grp_fu_1076_p2;
                x_assign_21_reg_1954 <= grp_fu_1080_p2;
                x_assign_22_reg_1959 <= grp_fu_1084_p2;
                x_assign_23_reg_1964 <= grp_fu_1088_p2;
                x_assign_24_reg_1969 <= grp_fu_1092_p2;
                x_assign_25_reg_1974 <= grp_fu_1096_p2;
                x_assign_26_reg_1979 <= grp_fu_1100_p2;
                x_assign_27_reg_1984 <= grp_fu_1104_p2;
                x_assign_28_reg_1989 <= grp_fu_1108_p2;
                x_assign_29_reg_1994 <= grp_fu_1112_p2;
                x_assign_2_reg_1854 <= grp_fu_1000_p2;
                x_assign_30_reg_1999 <= grp_fu_1116_p2;
                x_assign_3_reg_1859 <= grp_fu_1004_p2;
                x_assign_4_reg_1864 <= grp_fu_1008_p2;
                x_assign_5_reg_1869 <= grp_fu_1012_p2;
                x_assign_6_reg_1874 <= grp_fu_1016_p2;
                x_assign_7_reg_1879 <= grp_fu_1020_p2;
                x_assign_8_reg_1884 <= grp_fu_1024_p2;
                x_assign_9_reg_1889 <= grp_fu_1028_p2;
                x_assign_reg_1844 <= grp_fu_992_p2;
                x_assign_s_reg_1894 <= grp_fu_1032_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                lshr_ln2_reg_1524_pp0_iter1_reg <= lshr_ln2_reg_1524;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1167_fu_1320_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                lshr_ln2_reg_1524 <= ap_sig_allocacmp_i(9 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                x_0_load_2_reg_1764 <= x_0_q0;
                x_0_load_reg_1684 <= x_0_q1;
                x_10_load_2_reg_1814 <= x_10_q0;
                x_10_load_reg_1734 <= x_10_q1;
                x_11_load_2_reg_1819 <= x_11_q0;
                x_11_load_reg_1739 <= x_11_q1;
                x_12_load_2_reg_1824 <= x_12_q0;
                x_12_load_reg_1744 <= x_12_q1;
                x_13_load_2_reg_1829 <= x_13_q0;
                x_13_load_reg_1749 <= x_13_q1;
                x_14_load_2_reg_1834 <= x_14_q0;
                x_14_load_reg_1754 <= x_14_q1;
                x_15_load_2_reg_1839 <= x_15_q0;
                x_15_load_reg_1759 <= x_15_q1;
                x_1_load_2_reg_1769 <= x_1_q0;
                x_1_load_reg_1689 <= x_1_q1;
                x_2_load_2_reg_1774 <= x_2_q0;
                x_2_load_reg_1694 <= x_2_q1;
                x_3_load_2_reg_1779 <= x_3_q0;
                x_3_load_reg_1699 <= x_3_q1;
                x_4_load_2_reg_1784 <= x_4_q0;
                x_4_load_reg_1704 <= x_4_q1;
                x_5_load_2_reg_1789 <= x_5_q0;
                x_5_load_reg_1709 <= x_5_q1;
                x_6_load_2_reg_1794 <= x_6_q0;
                x_6_load_reg_1714 <= x_6_q1;
                x_7_load_2_reg_1799 <= x_7_q0;
                x_7_load_reg_1719 <= x_7_q1;
                x_8_load_2_reg_1804 <= x_8_q0;
                x_8_load_reg_1724 <= x_8_q1;
                x_9_load_2_reg_1809 <= x_9_q0;
                x_9_load_reg_1729 <= x_9_q1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln1167_fu_1412_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i) + unsigned(ap_const_lv10_20));
    add_ln1177_1_fu_1386_p2 <= std_logic_vector(unsigned(zext_ln1177_2_fu_1382_p1) + unsigned(select_ln1256));
    add_ln1177_fu_1340_p2 <= std_logic_vector(unsigned(zext_ln1177_fu_1336_p1) + unsigned(select_ln1256));
    add_ln1179_fu_1426_p2 <= std_logic_vector(unsigned(sub_ln1179) + unsigned(zext_ln1179_fu_1423_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln1167_fu_1320_p2)
    begin
        if (((icmp_ln1167_fu_1320_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter12_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter12_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, idx_fu_154, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_i <= ap_const_lv10_0;
        else 
            ap_sig_allocacmp_i <= idx_fu_154;
        end if; 
    end process;

    exp_x_10_address0 <= zext_ln1179_1_fu_1431_p1(8 - 1 downto 0);

    exp_x_10_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_10_ce0 <= ap_const_logic_1;
        else 
            exp_x_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_10_d0 <= grp_fu_1180_p2;

    exp_x_10_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_10_we0 <= ap_const_logic_1;
        else 
            exp_x_10_we0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_11_address0 <= zext_ln1179_1_fu_1431_p1(8 - 1 downto 0);

    exp_x_11_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_11_ce0 <= ap_const_logic_1;
        else 
            exp_x_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_11_d0 <= grp_fu_1186_p2;

    exp_x_11_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_11_we0 <= ap_const_logic_1;
        else 
            exp_x_11_we0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_12_address0 <= zext_ln1179_1_fu_1431_p1(8 - 1 downto 0);

    exp_x_12_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_12_ce0 <= ap_const_logic_1;
        else 
            exp_x_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_12_d0 <= grp_fu_1192_p2;

    exp_x_12_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_12_we0 <= ap_const_logic_1;
        else 
            exp_x_12_we0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_13_address0 <= zext_ln1179_1_fu_1431_p1(8 - 1 downto 0);

    exp_x_13_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_13_ce0 <= ap_const_logic_1;
        else 
            exp_x_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_13_d0 <= grp_fu_1198_p2;

    exp_x_13_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_13_we0 <= ap_const_logic_1;
        else 
            exp_x_13_we0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_14_address0 <= zext_ln1179_1_fu_1431_p1(8 - 1 downto 0);

    exp_x_14_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_14_ce0 <= ap_const_logic_1;
        else 
            exp_x_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_14_d0 <= grp_fu_1204_p2;

    exp_x_14_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_14_we0 <= ap_const_logic_1;
        else 
            exp_x_14_we0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_15_address0 <= zext_ln1179_1_fu_1431_p1(8 - 1 downto 0);

    exp_x_15_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_15_ce0 <= ap_const_logic_1;
        else 
            exp_x_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_15_d0 <= grp_fu_1210_p2;

    exp_x_15_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_15_we0 <= ap_const_logic_1;
        else 
            exp_x_15_we0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_16_address0 <= zext_ln1179_1_fu_1431_p1(8 - 1 downto 0);

    exp_x_16_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_16_ce0 <= ap_const_logic_1;
        else 
            exp_x_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_16_d0 <= grp_fu_1216_p2;

    exp_x_16_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_16_we0 <= ap_const_logic_1;
        else 
            exp_x_16_we0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_17_address0 <= zext_ln1179_1_fu_1431_p1(8 - 1 downto 0);

    exp_x_17_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_17_ce0 <= ap_const_logic_1;
        else 
            exp_x_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_17_d0 <= grp_fu_1222_p2;

    exp_x_17_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_17_we0 <= ap_const_logic_1;
        else 
            exp_x_17_we0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_18_address0 <= zext_ln1179_1_fu_1431_p1(8 - 1 downto 0);

    exp_x_18_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_18_ce0 <= ap_const_logic_1;
        else 
            exp_x_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_18_d0 <= grp_fu_1228_p2;

    exp_x_18_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_18_we0 <= ap_const_logic_1;
        else 
            exp_x_18_we0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_19_address0 <= zext_ln1179_1_fu_1431_p1(8 - 1 downto 0);

    exp_x_19_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_19_ce0 <= ap_const_logic_1;
        else 
            exp_x_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_19_d0 <= grp_fu_1234_p2;

    exp_x_19_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_19_we0 <= ap_const_logic_1;
        else 
            exp_x_19_we0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_1_address0 <= zext_ln1179_1_fu_1431_p1(8 - 1 downto 0);

    exp_x_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_1_ce0 <= ap_const_logic_1;
        else 
            exp_x_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_1_d0 <= grp_fu_1126_p2;

    exp_x_1_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_1_we0 <= ap_const_logic_1;
        else 
            exp_x_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_20_address0 <= zext_ln1179_1_fu_1431_p1(8 - 1 downto 0);

    exp_x_20_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_20_ce0 <= ap_const_logic_1;
        else 
            exp_x_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_20_d0 <= grp_fu_1240_p2;

    exp_x_20_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_20_we0 <= ap_const_logic_1;
        else 
            exp_x_20_we0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_21_address0 <= zext_ln1179_1_fu_1431_p1(8 - 1 downto 0);

    exp_x_21_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_21_ce0 <= ap_const_logic_1;
        else 
            exp_x_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_21_d0 <= grp_fu_1246_p2;

    exp_x_21_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_21_we0 <= ap_const_logic_1;
        else 
            exp_x_21_we0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_22_address0 <= zext_ln1179_1_fu_1431_p1(8 - 1 downto 0);

    exp_x_22_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_22_ce0 <= ap_const_logic_1;
        else 
            exp_x_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_22_d0 <= grp_fu_1252_p2;

    exp_x_22_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_22_we0 <= ap_const_logic_1;
        else 
            exp_x_22_we0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_23_address0 <= zext_ln1179_1_fu_1431_p1(8 - 1 downto 0);

    exp_x_23_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_23_ce0 <= ap_const_logic_1;
        else 
            exp_x_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_23_d0 <= grp_fu_1258_p2;

    exp_x_23_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_23_we0 <= ap_const_logic_1;
        else 
            exp_x_23_we0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_24_address0 <= zext_ln1179_1_fu_1431_p1(8 - 1 downto 0);

    exp_x_24_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_24_ce0 <= ap_const_logic_1;
        else 
            exp_x_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_24_d0 <= grp_fu_1264_p2;

    exp_x_24_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_24_we0 <= ap_const_logic_1;
        else 
            exp_x_24_we0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_25_address0 <= zext_ln1179_1_fu_1431_p1(8 - 1 downto 0);

    exp_x_25_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_25_ce0 <= ap_const_logic_1;
        else 
            exp_x_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_25_d0 <= grp_fu_1270_p2;

    exp_x_25_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_25_we0 <= ap_const_logic_1;
        else 
            exp_x_25_we0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_26_address0 <= zext_ln1179_1_fu_1431_p1(8 - 1 downto 0);

    exp_x_26_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_26_ce0 <= ap_const_logic_1;
        else 
            exp_x_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_26_d0 <= grp_fu_1276_p2;

    exp_x_26_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_26_we0 <= ap_const_logic_1;
        else 
            exp_x_26_we0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_27_address0 <= zext_ln1179_1_fu_1431_p1(8 - 1 downto 0);

    exp_x_27_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_27_ce0 <= ap_const_logic_1;
        else 
            exp_x_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_27_d0 <= grp_fu_1282_p2;

    exp_x_27_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_27_we0 <= ap_const_logic_1;
        else 
            exp_x_27_we0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_28_address0 <= zext_ln1179_1_fu_1431_p1(8 - 1 downto 0);

    exp_x_28_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_28_ce0 <= ap_const_logic_1;
        else 
            exp_x_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_28_d0 <= grp_fu_1288_p2;

    exp_x_28_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_28_we0 <= ap_const_logic_1;
        else 
            exp_x_28_we0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_29_address0 <= zext_ln1179_1_fu_1431_p1(8 - 1 downto 0);

    exp_x_29_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_29_ce0 <= ap_const_logic_1;
        else 
            exp_x_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_29_d0 <= grp_fu_1294_p2;

    exp_x_29_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_29_we0 <= ap_const_logic_1;
        else 
            exp_x_29_we0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_2_address0 <= zext_ln1179_1_fu_1431_p1(8 - 1 downto 0);

    exp_x_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_2_ce0 <= ap_const_logic_1;
        else 
            exp_x_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_2_d0 <= grp_fu_1132_p2;

    exp_x_2_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_2_we0 <= ap_const_logic_1;
        else 
            exp_x_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_30_address0 <= zext_ln1179_1_fu_1431_p1(8 - 1 downto 0);

    exp_x_30_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_30_ce0 <= ap_const_logic_1;
        else 
            exp_x_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_30_d0 <= grp_fu_1300_p2;

    exp_x_30_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_30_we0 <= ap_const_logic_1;
        else 
            exp_x_30_we0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_31_address0 <= zext_ln1179_1_fu_1431_p1(8 - 1 downto 0);

    exp_x_31_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_31_ce0 <= ap_const_logic_1;
        else 
            exp_x_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_31_d0 <= grp_fu_1306_p2;

    exp_x_31_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_31_we0 <= ap_const_logic_1;
        else 
            exp_x_31_we0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_3_address0 <= zext_ln1179_1_fu_1431_p1(8 - 1 downto 0);

    exp_x_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_3_ce0 <= ap_const_logic_1;
        else 
            exp_x_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_3_d0 <= grp_fu_1138_p2;

    exp_x_3_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_3_we0 <= ap_const_logic_1;
        else 
            exp_x_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_4_address0 <= zext_ln1179_1_fu_1431_p1(8 - 1 downto 0);

    exp_x_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_4_ce0 <= ap_const_logic_1;
        else 
            exp_x_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_4_d0 <= grp_fu_1144_p2;

    exp_x_4_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_4_we0 <= ap_const_logic_1;
        else 
            exp_x_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_5_address0 <= zext_ln1179_1_fu_1431_p1(8 - 1 downto 0);

    exp_x_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_5_ce0 <= ap_const_logic_1;
        else 
            exp_x_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_5_d0 <= grp_fu_1150_p2;

    exp_x_5_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_5_we0 <= ap_const_logic_1;
        else 
            exp_x_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_6_address0 <= zext_ln1179_1_fu_1431_p1(8 - 1 downto 0);

    exp_x_6_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_6_ce0 <= ap_const_logic_1;
        else 
            exp_x_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_6_d0 <= grp_fu_1156_p2;

    exp_x_6_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_6_we0 <= ap_const_logic_1;
        else 
            exp_x_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_7_address0 <= zext_ln1179_1_fu_1431_p1(8 - 1 downto 0);

    exp_x_7_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_7_ce0 <= ap_const_logic_1;
        else 
            exp_x_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_7_d0 <= grp_fu_1162_p2;

    exp_x_7_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_7_we0 <= ap_const_logic_1;
        else 
            exp_x_7_we0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_8_address0 <= zext_ln1179_1_fu_1431_p1(8 - 1 downto 0);

    exp_x_8_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_8_ce0 <= ap_const_logic_1;
        else 
            exp_x_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_8_d0 <= grp_fu_1168_p2;

    exp_x_8_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_8_we0 <= ap_const_logic_1;
        else 
            exp_x_8_we0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_9_address0 <= zext_ln1179_1_fu_1431_p1(8 - 1 downto 0);

    exp_x_9_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_9_ce0 <= ap_const_logic_1;
        else 
            exp_x_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_9_d0 <= grp_fu_1174_p2;

    exp_x_9_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_9_we0 <= ap_const_logic_1;
        else 
            exp_x_9_we0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_address0 <= zext_ln1179_1_fu_1431_p1(8 - 1 downto 0);

    exp_x_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_ce0 <= ap_const_logic_1;
        else 
            exp_x_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_d0 <= grp_fu_1120_p2;

    exp_x_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            exp_x_we0 <= ap_const_logic_1;
        else 
            exp_x_we0 <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln1167_fu_1320_p2 <= "1" when (unsigned(ap_sig_allocacmp_i) < unsigned(ap_const_lv10_300)) else "0";
    lshr_ln1_fu_1326_p4 <= ap_sig_allocacmp_i(9 downto 4);
    or_ln1177_fu_1376_p2 <= (lshr_ln1_fu_1326_p4 or ap_const_lv6_1);
    x_0_address0 <= zext_ln1177_3_fu_1392_p1(12 - 1 downto 0);
    x_0_address1 <= zext_ln1177_1_fu_1346_p1(12 - 1 downto 0);

    x_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_0_ce0 <= ap_const_logic_1;
        else 
            x_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_0_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_0_ce1 <= ap_const_logic_1;
        else 
            x_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_10_address0 <= zext_ln1177_3_fu_1392_p1(12 - 1 downto 0);
    x_10_address1 <= zext_ln1177_1_fu_1346_p1(12 - 1 downto 0);

    x_10_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_10_ce0 <= ap_const_logic_1;
        else 
            x_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_10_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_10_ce1 <= ap_const_logic_1;
        else 
            x_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_11_address0 <= zext_ln1177_3_fu_1392_p1(12 - 1 downto 0);
    x_11_address1 <= zext_ln1177_1_fu_1346_p1(12 - 1 downto 0);

    x_11_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_11_ce0 <= ap_const_logic_1;
        else 
            x_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_11_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_11_ce1 <= ap_const_logic_1;
        else 
            x_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_12_address0 <= zext_ln1177_3_fu_1392_p1(12 - 1 downto 0);
    x_12_address1 <= zext_ln1177_1_fu_1346_p1(12 - 1 downto 0);

    x_12_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_12_ce0 <= ap_const_logic_1;
        else 
            x_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_12_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_12_ce1 <= ap_const_logic_1;
        else 
            x_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_13_address0 <= zext_ln1177_3_fu_1392_p1(12 - 1 downto 0);
    x_13_address1 <= zext_ln1177_1_fu_1346_p1(12 - 1 downto 0);

    x_13_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_13_ce0 <= ap_const_logic_1;
        else 
            x_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_13_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_13_ce1 <= ap_const_logic_1;
        else 
            x_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_14_address0 <= zext_ln1177_3_fu_1392_p1(12 - 1 downto 0);
    x_14_address1 <= zext_ln1177_1_fu_1346_p1(12 - 1 downto 0);

    x_14_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_14_ce0 <= ap_const_logic_1;
        else 
            x_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_14_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_14_ce1 <= ap_const_logic_1;
        else 
            x_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_15_address0 <= zext_ln1177_3_fu_1392_p1(12 - 1 downto 0);
    x_15_address1 <= zext_ln1177_1_fu_1346_p1(12 - 1 downto 0);

    x_15_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_15_ce0 <= ap_const_logic_1;
        else 
            x_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_15_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_15_ce1 <= ap_const_logic_1;
        else 
            x_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_1_address0 <= zext_ln1177_3_fu_1392_p1(12 - 1 downto 0);
    x_1_address1 <= zext_ln1177_1_fu_1346_p1(12 - 1 downto 0);

    x_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_1_ce0 <= ap_const_logic_1;
        else 
            x_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_1_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_1_ce1 <= ap_const_logic_1;
        else 
            x_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_2_address0 <= zext_ln1177_3_fu_1392_p1(12 - 1 downto 0);
    x_2_address1 <= zext_ln1177_1_fu_1346_p1(12 - 1 downto 0);

    x_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_2_ce0 <= ap_const_logic_1;
        else 
            x_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_2_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_2_ce1 <= ap_const_logic_1;
        else 
            x_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_3_address0 <= zext_ln1177_3_fu_1392_p1(12 - 1 downto 0);
    x_3_address1 <= zext_ln1177_1_fu_1346_p1(12 - 1 downto 0);

    x_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_3_ce0 <= ap_const_logic_1;
        else 
            x_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_3_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_3_ce1 <= ap_const_logic_1;
        else 
            x_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_4_address0 <= zext_ln1177_3_fu_1392_p1(12 - 1 downto 0);
    x_4_address1 <= zext_ln1177_1_fu_1346_p1(12 - 1 downto 0);

    x_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_4_ce0 <= ap_const_logic_1;
        else 
            x_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_4_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_4_ce1 <= ap_const_logic_1;
        else 
            x_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_5_address0 <= zext_ln1177_3_fu_1392_p1(12 - 1 downto 0);
    x_5_address1 <= zext_ln1177_1_fu_1346_p1(12 - 1 downto 0);

    x_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_5_ce0 <= ap_const_logic_1;
        else 
            x_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_5_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_5_ce1 <= ap_const_logic_1;
        else 
            x_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_6_address0 <= zext_ln1177_3_fu_1392_p1(12 - 1 downto 0);
    x_6_address1 <= zext_ln1177_1_fu_1346_p1(12 - 1 downto 0);

    x_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_6_ce0 <= ap_const_logic_1;
        else 
            x_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_6_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_6_ce1 <= ap_const_logic_1;
        else 
            x_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_7_address0 <= zext_ln1177_3_fu_1392_p1(12 - 1 downto 0);
    x_7_address1 <= zext_ln1177_1_fu_1346_p1(12 - 1 downto 0);

    x_7_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_7_ce0 <= ap_const_logic_1;
        else 
            x_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_7_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_7_ce1 <= ap_const_logic_1;
        else 
            x_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_8_address0 <= zext_ln1177_3_fu_1392_p1(12 - 1 downto 0);
    x_8_address1 <= zext_ln1177_1_fu_1346_p1(12 - 1 downto 0);

    x_8_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_8_ce0 <= ap_const_logic_1;
        else 
            x_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_8_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_8_ce1 <= ap_const_logic_1;
        else 
            x_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_9_address0 <= zext_ln1177_3_fu_1392_p1(12 - 1 downto 0);
    x_9_address1 <= zext_ln1177_1_fu_1346_p1(12 - 1 downto 0);

    x_9_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_9_ce0 <= ap_const_logic_1;
        else 
            x_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_9_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_9_ce1 <= ap_const_logic_1;
        else 
            x_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln1177_1_fu_1346_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1177_fu_1340_p2),64));
    zext_ln1177_2_fu_1382_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln1177_fu_1376_p2),12));
    zext_ln1177_3_fu_1392_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1177_1_fu_1386_p2),64));
    zext_ln1177_fu_1336_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln1_fu_1326_p4),12));
    zext_ln1179_1_fu_1431_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1179_fu_1426_p2),64));
    zext_ln1179_fu_1423_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln2_reg_1524_pp0_iter12_reg),8));
end behav;
