(PCB Interrupt_handler_V2
 (parser
  (host_cad ARES)
  (host_version 8.10 SP0)
 )
 (resolution mm 100000)
 (unit mm)
 (structure
  (boundary (rect pcb -141.57280 -59.50259 -72.87300 66.66360))
  (boundary (path signal 0.20320 -141.44580 -59.37559 -73.00000 -59.37559 -73.00000 66.53660
   -141.44580 66.53660 -141.44580 -59.37559))
  (flip_style mirror_first)
  (layer TOP (type signal) (direction orthogonal))
  (layer I1 (type signal) (direction off))
  (layer I2 (type signal) (direction off))
  (layer I3 (type signal) (direction off))
  (layer I4 (type signal) (direction off))
  (layer I5 (type signal) (direction off))
  (layer I6 (type signal) (direction off))
  (layer I7 (type signal) (direction off))
  (layer I8 (type signal) (direction off))
  (layer I9 (type signal) (direction off))
  (layer I10 (type signal) (direction off))
  (layer I11 (type signal) (direction off))
  (layer I12 (type signal) (direction off))
  (layer I13 (type signal) (direction off))
  (layer I14 (type signal) (direction off))
  (layer BOT (type signal) (direction orthogonal))
  (grid via  0.63500)
  (grid wire 0.63500)
  (control
   (via_at_smd off)
   (off_grid on)
  )
  (via
   $VIA#0_SIGNAL
   (spare
    $VIA#0_POWER
    PS6
   )
  )
  (rule
   (width 0.25400)
   (clearance 0.38100)
   (clearance 0.25400 (type wire_via))
   (clearance 0.25400 (type wire_smd))
   (clearance 0.25400 (type wire_pin))
   (clearance 0.38100 (type wire_wire))
   (clearance 0.25400 (type via_pin))
   (clearance 0.25400 (type via_via))
   (clearance 0.25400 (type via_smd))
  )
 )
 (placement
  (component "MYCONSIL-40_J1" (place J1 -137.54240 44.72620 front -90))
  (component "MYCONSIL-6_EX1" (place EX1 -137.50760 60.01620 front -90))
  (component "ARDUINO-SIL8_J_DATA" (place J_DATA -133.70000 -21.40000 front -90))
  (component "MYCONSIL-6_EXTENDED 1-6" (place "EXTENDED 1-6" -133.71820 59.99080 front -90
  ))
  (component "MYCONSIL-6_SPARE 0-5" (place "SPARE 0-5" -133.74041 -41.68540 front -90
  ))
  (component DIL14_U1 (place U1 -111.58000 47.70000 front 0))
  (component DIL14_U2 (place U2 -111.40000 31.10000 front 0))
  (component DIL14_U3 (place U3 -111.40000 14.70000 front 0))
  (component DIL14_U4 (place U4 -111.40000 -5.90000 front 0))
  (component DIL16_U5 (place U5 -111.40000 -20.70000 front 0))
  (component N16_U8 (place U8 -111.40000 -40.10000 front -270))
  (component "MYCONSIL-8_J_INTERRUPTS" (place J_INTERRUPTS -80.80000 54.34000 front -90
  ))
  (component "MYCONSIL-2_O_CLR_INT" (place O_CLR_INT -125.40000 -42.80000 front -180
  ))
  (component "MYCONSIL-2_I_RD_INT" (place I_RD_INT -125.40000 -53.80000 front -180))
  (component RES40_R1 (place R1 -120.60000 22.30000 front -90))
  (component RES40_R2 (place R2 -111.20000 -26.00000 front 0))
  (component RES40_R3 (place R3 -123.90000 22.30000 front -90))
  (component RES40_R4 (place R4 -111.20000 24.80000 front 0))
  (component RES40_R5 (place R5 -111.10000 27.20000 front 0))
  (component RES40_R7 (place R7 -123.80000 2.50000 front -90))
  (component RES40_R8 (place R8 -120.50000 2.50000 front -90))
  (component RES40_R10 (place R10 -111.20000 5.60000 front 0))
  (component RES40_R11 (place R11 -111.10000 8.90000 front 0))
  (component RES40_R13 (place R13 -120.58000 56.70000 front -90))
  (component RES40_R15 (place R15 -124.58000 56.70000 front -90))
  (component RES40_R16 (place R16 -111.28000 58.50000 front 0))
  (component RES40_R17 (place R17 -111.30000 61.20000 front 0))
  (component RES40_R19 (place R19 -120.80000 40.50000 front -90))
  (component RES40_R20 (place R20 -124.30000 40.50000 front -90))
  (component RES40_R22 (place R22 -111.30000 41.50000 front 0))
  (component RES40_R23 (place R23 -111.36609 43.90368 front 0))
  (component RES40_R6 (place R6 -111.26000 -29.10000 front 0))
  (component "MYCONSIL-8_J2_INTERRUPTS" (place J2_INTERRUPTS -76.80000 54.34000 front -90
  ))
  (component RES40_R9 (place R9 -123.30000 -27.14000 front -90))
  (component RES40_R12 (place R12 -119.70000 -27.10000 front -90))
  (component CAP10_C1 (place C1 -115.40000 -37.70000 front -270))
  (component CAP10_C2 (place C2 -115.70000 -18.30000 front -270))
  (component CAP10_C3 (place C3 -115.50000 -3.20000 front -270))
  (component CAP10_C4 (place C4 -115.70000 17.30000 front -270))
  (component CAP10_C5 (place C5 -115.70000 33.40000 front -270))
  (component CAP10_C6 (place C6 -115.70000 50.30000 front -270))
 )
 (library
  (image "MYCONSIL-40_J1" (side front)
   (outline (rect TOP -1.37160 -2.00660 101.35160 2.00660))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 10.16000 0.00000)
   (pin PS0 (rotate 0) 5 12.70000 0.00000)
   (pin PS0 (rotate 0) 6 15.20000 0.00000)
   (pin PS0 (rotate 0) 7 17.74000 0.00000)
   (pin PS0 (rotate 0) 8 20.28000 0.00000)
   (pin PS0 (rotate 0) 9 22.82000 0.00000)
   (pin PS0 (rotate 0) 10 25.36000 0.00000)
   (pin PS0 (rotate 0) 11 27.90000 0.00000)
   (pin PS0 (rotate 0) 12 30.50000 0.00000)
   (pin PS0 (rotate 0) 13 33.04000 0.00000)
   (pin PS0 (rotate 0) 14 35.58000 0.00000)
   (pin PS0 (rotate 0) 15 38.12000 0.00000)
   (pin PS0 (rotate 0) 16 40.66000 0.00000)
   (pin PS0 (rotate 0) 17 43.20000 0.00000)
   (pin PS0 (rotate 0) 18 45.80000 0.00000)
   (pin PS0 (rotate 0) 19 48.34000 0.00000)
   (pin PS0 (rotate 0) 20 50.88000 0.00000)
   (pin PS0 (rotate 0) 21 53.42000 0.00000)
   (pin PS0 (rotate 0) 22 55.96000 0.00000)
   (pin PS0 (rotate 0) 23 58.50000 0.00000)
   (pin PS0 (rotate 0) 24 61.00000 0.00000)
   (pin PS0 (rotate 0) 25 63.54000 0.00000)
   (pin PS0 (rotate 0) 26 66.08000 0.00000)
   (pin PS0 (rotate 0) 27 68.62000 0.00000)
   (pin PS0 (rotate 0) 28 71.16000 0.00000)
   (pin PS0 (rotate 0) 29 73.70000 0.00000)
   (pin PS0 (rotate 0) 30 76.30000 0.00000)
   (pin PS0 (rotate 0) 31 78.84000 0.00000)
   (pin PS0 (rotate 0) 32 81.38000 0.00000)
   (pin PS0 (rotate 0) 33 83.92000 0.00000)
   (pin PS0 (rotate 0) 34 86.46000 0.00000)
   (pin PS0 (rotate 0) 35 89.00000 0.00000)
   (pin PS0 (rotate 0) 36 91.48000 0.00000)
   (pin PS0 (rotate 0) 37 94.02000 0.00000)
   (pin PS0 (rotate 0) 38 96.56000 0.00000)
   (pin PS0 (rotate 0) 39 99.10000 0.00000)
  )
  (image "MYCONSIL-6_EX1" (side front)
   (outline (rect TOP -1.37160 -2.00660 14.05160 2.00660))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 10.16000 0.00000)
   (pin PS0 (rotate 0) 5 12.70000 0.00000)
  )
  (image "ARDUINO-SIL8_J_DATA" (side front)
   (outline (rect TOP -1.37160 -2.00660 19.15160 2.00660))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 10.16000 0.00000)
   (pin PS0 (rotate 0) 5 12.70000 0.00000)
   (pin PS0 (rotate 0) 6 15.24000 0.00000)
   (pin PS0 (rotate 0) 7 17.78000 0.00000)
  )
  (image "MYCONSIL-6_EXTENDED 1-6" (side front)
   (outline (rect TOP -1.37160 -2.00660 14.05160 2.00660))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 10.16000 0.00000)
   (pin PS0 (rotate 0) 5 12.70000 0.00000)
  )
  (image "MYCONSIL-6_SPARE 0-5" (side front)
   (outline (rect TOP -1.37160 -2.00660 14.05160 2.00660))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 10.16000 0.00000)
   (pin PS0 (rotate 0) 5 12.70000 0.00000)
  )
  (image DIL14_U1 (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 15.24000 7.62000)
   (pin PS2 (rotate 0) 8 12.70000 7.62000)
   (pin PS2 (rotate 0) 9 10.16000 7.62000)
   (pin PS2 (rotate 0) 10 7.62000 7.62000)
   (pin PS2 (rotate 0) 11 5.08000 7.62000)
   (pin PS2 (rotate 0) 12 2.54000 7.62000)
   (pin PS2 (rotate 0) 13 0.00000 7.62000)
  )
  (image DIL14_U2 (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 15.24000 7.62000)
   (pin PS2 (rotate 0) 8 12.70000 7.62000)
   (pin PS2 (rotate 0) 9 10.16000 7.62000)
   (pin PS2 (rotate 0) 10 7.62000 7.62000)
   (pin PS2 (rotate 0) 11 5.08000 7.62000)
   (pin PS2 (rotate 0) 12 2.54000 7.62000)
   (pin PS2 (rotate 0) 13 0.00000 7.62000)
  )
  (image DIL14_U3 (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 15.24000 7.62000)
   (pin PS2 (rotate 0) 8 12.70000 7.62000)
   (pin PS2 (rotate 0) 9 10.16000 7.62000)
   (pin PS2 (rotate 0) 10 7.62000 7.62000)
   (pin PS2 (rotate 0) 11 5.08000 7.62000)
   (pin PS2 (rotate 0) 12 2.54000 7.62000)
   (pin PS2 (rotate 0) 13 0.00000 7.62000)
  )
  (image DIL14_U4 (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 15.24000 7.62000)
   (pin PS2 (rotate 0) 8 12.70000 7.62000)
   (pin PS2 (rotate 0) 9 10.16000 7.62000)
   (pin PS2 (rotate 0) 10 7.62000 7.62000)
   (pin PS2 (rotate 0) 11 5.08000 7.62000)
   (pin PS2 (rotate 0) 12 2.54000 7.62000)
   (pin PS2 (rotate 0) 13 0.00000 7.62000)
  )
  (image DIL16_U5 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image N16_U8 (side front)
   (outline (rect TOP -1.02870 -19.11350 8.64870 1.33350))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS4 (rotate 0) 1 0.00000 -2.54000)
   (pin PS4 (rotate 0) 2 0.00000 -5.08000)
   (pin PS4 (rotate 0) 3 0.00000 -7.62000)
   (pin PS4 (rotate 0) 4 0.00000 -10.16000)
   (pin PS4 (rotate 0) 5 0.00000 -12.70000)
   (pin PS4 (rotate 0) 6 0.00000 -15.24000)
   (pin PS4 (rotate 0) 7 0.00000 -17.78000)
   (pin PS4 (rotate 0) 8 7.62000 -17.78000)
   (pin PS4 (rotate 0) 9 7.62000 -15.24000)
   (pin PS4 (rotate 0) 10 7.62000 -12.70000)
   (pin PS4 (rotate 0) 11 7.62000 -10.16000)
   (pin PS4 (rotate 0) 12 7.62000 -7.62000)
   (pin PS4 (rotate 0) 13 7.62000 -5.08000)
   (pin PS4 (rotate 0) 14 7.62000 -2.54000)
   (pin PS4 (rotate 0) 15 7.62000 0.00000)
  )
  (image "MYCONSIL-8_J_INTERRUPTS" (side front)
   (outline (rect TOP -1.37160 -2.00660 19.15160 2.00660))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 10.16000 0.00000)
   (pin PS0 (rotate 0) 5 12.70000 0.00000)
   (pin PS0 (rotate 0) 6 15.24000 0.00000)
   (pin PS0 (rotate 0) 7 17.78000 0.00000)
  )
  (image "MYCONSIL-2_O_CLR_INT" (side front)
   (outline (rect TOP -1.37160 -2.00660 4.05160 2.00660))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
  )
  (image "MYCONSIL-2_I_RD_INT" (side front)
   (outline (rect TOP -1.37160 -2.00660 4.05160 2.00660))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
  )
  (image RES40_R1 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS5 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R2 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS5 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R3 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS5 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R4 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS5 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R5 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS5 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R7 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS5 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R8 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS5 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R10 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS5 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R11 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS5 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R13 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS5 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R15 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS5 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R16 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS5 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R17 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS5 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R19 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS5 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R20 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS5 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R22 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS5 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R23 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS5 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R6 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS5 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 10.16000 0.00000)
  )
  (image "MYCONSIL-8_J2_INTERRUPTS" (side front)
   (outline (rect TOP -1.37160 -2.00660 19.15160 2.00660))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 10.16000 0.00000)
   (pin PS0 (rotate 0) 5 12.70000 0.00000)
   (pin PS0 (rotate 0) 6 15.24000 0.00000)
   (pin PS0 (rotate 0) 7 17.78000 0.00000)
  )
  (image RES40_R9 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS5 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R12 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS5 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 10.16000 0.00000)
  )
  (image CAP10_C1 (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS5 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 2.54000 0.00000)
  )
  (image CAP10_C2 (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS5 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 2.54000 0.00000)
  )
  (image CAP10_C3 (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS5 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 2.54000 0.00000)
  )
  (image CAP10_C4 (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS5 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 2.54000 0.00000)
  )
  (image CAP10_C5 (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS5 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 2.54000 0.00000)
  )
  (image CAP10_C6 (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS5 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 2.54000 0.00000)
  )
  (padstack PS0 (absolute on)
   (shape (rect TOP -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I1 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I2 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I3 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I4 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I5 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I6 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I7 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I8 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I9 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I10 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I11 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I12 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I13 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I14 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect BOT -0.76200 -1.27000 0.76200 1.27000))
  )
  (padstack PS1 (absolute on)
   (shape (rect TOP -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I1 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I2 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I3 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I4 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I5 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I6 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I7 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I8 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I9 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I10 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I11 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I12 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I13 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I14 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect BOT -0.63500 -0.63500 0.63500 0.63500))
  )
  (padstack PS2 (absolute on)
   (shape (circle TOP 1.27000 0 0))
   (shape (circle I1 1.27000 0 0))
   (shape (circle I2 1.27000 0 0))
   (shape (circle I3 1.27000 0 0))
   (shape (circle I4 1.27000 0 0))
   (shape (circle I5 1.27000 0 0))
   (shape (circle I6 1.27000 0 0))
   (shape (circle I7 1.27000 0 0))
   (shape (circle I8 1.27000 0 0))
   (shape (circle I9 1.27000 0 0))
   (shape (circle I10 1.27000 0 0))
   (shape (circle I11 1.27000 0 0))
   (shape (circle I12 1.27000 0 0))
   (shape (circle I13 1.27000 0 0))
   (shape (circle I14 1.27000 0 0))
   (shape (circle BOT 1.27000 0 0))
  )
  (padstack PS3 (absolute on)
   (shape (rect TOP -0.64770 -0.64770 0.64770 0.64770))
   (shape (rect I1 -0.64770 -0.64770 0.64770 0.64770))
   (shape (rect I2 -0.64770 -0.64770 0.64770 0.64770))
   (shape (rect I3 -0.64770 -0.64770 0.64770 0.64770))
   (shape (rect I4 -0.64770 -0.64770 0.64770 0.64770))
   (shape (rect I5 -0.64770 -0.64770 0.64770 0.64770))
   (shape (rect I6 -0.64770 -0.64770 0.64770 0.64770))
   (shape (rect I7 -0.64770 -0.64770 0.64770 0.64770))
   (shape (rect I8 -0.64770 -0.64770 0.64770 0.64770))
   (shape (rect I9 -0.64770 -0.64770 0.64770 0.64770))
   (shape (rect I10 -0.64770 -0.64770 0.64770 0.64770))
   (shape (rect I11 -0.64770 -0.64770 0.64770 0.64770))
   (shape (rect I12 -0.64770 -0.64770 0.64770 0.64770))
   (shape (rect I13 -0.64770 -0.64770 0.64770 0.64770))
   (shape (rect I14 -0.64770 -0.64770 0.64770 0.64770))
   (shape (rect BOT -0.64770 -0.64770 0.64770 0.64770))
  )
  (padstack PS4 (absolute on)
   (shape (circle TOP 1.29540 0 0))
   (shape (circle I1 1.29540 0 0))
   (shape (circle I2 1.29540 0 0))
   (shape (circle I3 1.29540 0 0))
   (shape (circle I4 1.29540 0 0))
   (shape (circle I5 1.29540 0 0))
   (shape (circle I6 1.29540 0 0))
   (shape (circle I7 1.29540 0 0))
   (shape (circle I8 1.29540 0 0))
   (shape (circle I9 1.29540 0 0))
   (shape (circle I10 1.29540 0 0))
   (shape (circle I11 1.29540 0 0))
   (shape (circle I12 1.29540 0 0))
   (shape (circle I13 1.29540 0 0))
   (shape (circle I14 1.29540 0 0))
   (shape (circle BOT 1.29540 0 0))
  )
  (padstack PS5 (absolute on)
   (shape (circle TOP 1.77800 0 0))
   (shape (circle I1 1.77800 0 0))
   (shape (circle I2 1.77800 0 0))
   (shape (circle I3 1.77800 0 0))
   (shape (circle I4 1.77800 0 0))
   (shape (circle I5 1.77800 0 0))
   (shape (circle I6 1.77800 0 0))
   (shape (circle I7 1.77800 0 0))
   (shape (circle I8 1.77800 0 0))
   (shape (circle I9 1.77800 0 0))
   (shape (circle I10 1.77800 0 0))
   (shape (circle I11 1.77800 0 0))
   (shape (circle I12 1.77800 0 0))
   (shape (circle I13 1.77800 0 0))
   (shape (circle I14 1.77800 0 0))
   (shape (circle BOT 1.77800 0 0))
  )
  (padstack PS6 (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
  (padstack $VIA#0_SIGNAL (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
  (padstack $VIA#0_POWER (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
 )
 (network
  (net "#00075"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U3-1 R1-1)
  )
  (net "#00079"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U3-3 R3-1)
  )
  (net "#00083"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U3-11 R5-1)
  )
  (net "#00087"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U3-9 R4-1)
  )
  (net "#00091"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U4-1 R8-1)
  )
  (net "#00095"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U4-3 R7-1)
  )
  (net "#00099"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U4-11 R11-1)
  )
  (net "#00103"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U4-9 R10-1)
  )
  (net "#00108"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-1 R13-1)
  )
  (net "#00112"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-3 R15-1)
  )
  (net "#00116"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-11 R17-1)
  )
  (net "#00120"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-9 R16-1)
  )
  (net "#00124"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U2-1 R20-1)
  )
  (net "#00128"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U2-3 R19-1)
  )
  (net "#00132"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U2-11 R23-1)
  )
  (net "#00136"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U2-9 R22-1)
  )
  (net "#00144"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U5-5 R6-1)
  )
  (net "#00145"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U5-3 R2-1)
  )
  (net "#00162"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#00170"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "$INT"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-21 U8-13)
  )
  (net "$IORQ"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-25)
  )
  (net "$M1"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-18)
  )
  (net "$MREQ"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-22)
  )
  (net "$RD"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-24)
  )
  (net "$RESET"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-19)
  )
  (net "$WR"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-23)
  )
  (net "A0"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-15)
  )
  (net "A1"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-14)
  )
  (net "A10"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-5)
  )
  (net "A11"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-4)
  )
  (net "A12"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-3)
  )
  (net "A13"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-2)
  )
  (net "A14"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-1)
  )
  (net "A15"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-0)
  )
  (net "A2"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-13)
  )
  (net "A3"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-12)
  )
  (net "A4"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-11)
  )
  (net "A5"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-10)
  )
  (net "A6"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-9)
  )
  (net "A7"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-8)
  )
  (net "A8"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-7)
  )
  (net "A9"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-6)
  )
  (net "CLOCK"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-20)
  )
  (net "CLR1"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-0 U5-14)
  )
  (net "CLR2"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-12 U5-13)
  )
  (net "CLR3"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U2-0 U5-12)
  )
  (net "CLR4"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U2-12 U5-11)
  )
  (net "CLR5"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U3-0 U5-10)
  )
  (net "CLR6"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U3-12 U5-9)
  )
  (net "CLR7"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U4-0 U5-8)
  )
  (net "CLR8"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U4-12 U5-6)
  )
  (net "CLRINT"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U5-4 O_CLR_INT-0 O_CLR_INT-1 R9-1)
  )
  (net "D0"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-26 J_DATA-0 U5-0 U8-8)
  )
  (net "D1"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-27 J_DATA-1 U5-1 U8-6)
  )
  (net "D2"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-28 J_DATA-2 U5-2 U8-5)
  )
  (net "D3"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-29 J_DATA-3)
  )
  (net "D4"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-30 J_DATA-4)
  )
  (net "D5"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-31 J_DATA-5)
  )
  (net "D6"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-32 J_DATA-6)
  )
  (net "D7"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-33 J_DATA-7)
  )
  (net "EI"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U8-4 I_RD_INT-0 I_RD_INT-1 R12-1)
  )
  (net "EXT1"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EX1-0 "EXTENDED 1-6"-0)
  )
  (net "EXT2"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EX1-1 "EXTENDED 1-6"-1)
  )
  (net "EXT3"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EX1-2 "EXTENDED 1-6"-2)
  )
  (net "EXT4"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EX1-3 "EXTENDED 1-6"-3)
  )
  (net "EXT5"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EX1-4 "EXTENDED 1-6"-4)
  )
  (net "EXT6"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EX1-5 "EXTENDED 1-6"-5)
  )
  (net "FFO1"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-5 U8-9)
  )
  (net "FFO2"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-7 U8-10)
  )
  (net "FFO3"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U2-5 U8-11)
  )
  (net "FFO4"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U2-7 U8-12)
  )
  (net "FFO5"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U3-5 U8-0)
  )
  (net "FFO6"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U3-7 U8-1)
  )
  (net "FFO7"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U4-5 U8-2)
  )
  (net "FFO8"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U4-7 U8-3)
  )
  (net "GND"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_POWER
    )
   )
   (pins J1-16 U1-6 U2-6 U3-6 U4-6 U5-7 U8-7 R2-0 C1-0 C2-0 C3-0 C4-0 C5-0 C6-0)
  )
  (net "INT1"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-2 J_INTERRUPTS-0 J2_INTERRUPTS-0)
  )
  (net "INT2"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-10 J_INTERRUPTS-1 J2_INTERRUPTS-1)
  )
  (net "INT3"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U2-2 J_INTERRUPTS-2 J2_INTERRUPTS-2)
  )
  (net "INT4"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U2-10 J_INTERRUPTS-3 J2_INTERRUPTS-3)
  )
  (net "INT5"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U3-2 J_INTERRUPTS-4 J2_INTERRUPTS-4)
  )
  (net "INT6"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U3-10 J_INTERRUPTS-5 J2_INTERRUPTS-5)
  )
  (net "INT7"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U4-2 J_INTERRUPTS-6 J2_INTERRUPTS-6)
  )
  (net "INT8"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U4-10 J_INTERRUPTS-7 J2_INTERRUPTS-7)
  )
  (net "SP0"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-34 "SPARE 0-5"-0)
  )
  (net "SP1"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-35 "SPARE 0-5"-1)
  )
  (net "SP2"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-36 "SPARE 0-5"-2)
  )
  (net "SP3"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-37 "SPARE 0-5"-3)
  )
  (net "SP4"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-38 "SPARE 0-5"-4)
  )
  (net "SP5"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-39 "SPARE 0-5"-5)
  )
  (net "VCC/VDD"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_POWER
    )
   )
    (pins J1-17 U1-13 U2-13 U3-13 U4-13 U5-15 U8-15 R1-0 R3-0 R4-0 R5-0 R7-0 R8-0 R10-0
     R11-0 R13-0 R15-0 R16-0 R17-0 R19-0 R20-0 R22-0 R23-0 R6-0 R9-0 R12-0 C1-1 C2-1 C3-1
    C4-1 C5-1 C6-1)
  )
  (class POWER
   "GND"
   "VCC/VDD"
   (rule
    (width 0.63499)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.38100 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
  (class SIGNAL
   "#00075"
   "#00079"
   "#00083"
   "#00087"
   "#00091"
   "#00095"
   "#00099"
   "#00103"
   "#00108"
   "#00112"
   "#00116"
   "#00120"
   "#00124"
   "#00128"
   "#00132"
   "#00136"
   "#00144"
   "#00145"
   "#00162"
   "#00170"
   "$INT"
   "$IORQ"
   "$M1"
   "$MREQ"
   "$RD"
   "$RESET"
   "$WR"
   "A0"
   "A1"
   "A10"
   "A11"
   "A12"
   "A13"
   "A14"
   "A15"
   "A2"
   "A3"
   "A4"
   "A5"
   "A6"
   "A7"
   "A8"
   "A9"
   "CLOCK"
   "CLR1"
   "CLR2"
   "CLR3"
   "CLR4"
   "CLR5"
   "CLR6"
   "CLR7"
   "CLR8"
   "CLRINT"
   "D0"
   "D1"
   "D2"
   "D3"
   "D4"
   "D5"
   "D6"
   "D7"
   "EI"
   "EXT1"
   "EXT2"
   "EXT3"
   "EXT4"
   "EXT5"
   "EXT6"
   "FFO1"
   "FFO2"
   "FFO3"
   "FFO4"
   "FFO5"
   "FFO6"
   "FFO7"
   "FFO8"
   "INT1"
   "INT2"
   "INT3"
   "INT4"
   "INT5"
   "INT6"
   "INT7"
   "INT8"
   "SP0"
   "SP1"
   "SP2"
   "SP3"
   "SP4"
   "SP5"
   "{NC}"
   "{VOID}"
   (rule
    (width 0.50800)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.38100 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
 )
 (wiring
  (wire (path TOP 0.50800 -106.32000 -32.48000 -106.32001 -32.48000) (net "$INT"))
  (wire (path TOP 0.50800 -108.11500 -27.30500 -106.84500 -27.30500) (net "D2"))
   (wire (path BOT 0.50800 -137.54240 -21.35380 -137.16000 -21.35380 -137.11380 -21.40000
   -133.70000 -21.40000) (net "D0"))
   (wire (path BOT 0.50800 -137.54240 -23.89380 -137.16000 -23.89380 -137.11380 -23.94000
   -133.70000 -23.94000) (net "D1"))
   (wire (path BOT 0.50800 -137.54240 -26.43380 -137.16000 -26.43380 -137.11380 -26.48000
   -133.70000 -26.48000) (net "D2"))
   (wire (path BOT 0.50800 -137.54240 -28.97380 -137.54240 -29.02000 -133.70000 -29.02000
  ) (net "D3"))
   (wire (path BOT 0.50800 -137.54240 -31.57380 -133.99880 -31.57380 -133.98500 -31.56000
   -133.70000 -31.56000) (net "D4"))
   (wire (path BOT 0.50800 -137.54240 -34.11380 -133.99880 -34.11380 -133.98500 -34.10000
   -133.70000 -34.10000) (net "D5"))
   (wire (path BOT 0.50800 -137.54240 -36.65380 -133.99880 -36.65380 -133.98500 -36.64000
   -133.70000 -36.64000) (net "D6"))
   (wire (path BOT 0.50800 -137.54240 -39.19380 -133.99880 -39.19380 -133.98500 -39.18000
   -133.70000 -39.18000) (net "D7"))
   (wire (path BOT 0.50800 -137.50760 60.01620 -137.50760 59.99080 -133.71820 59.99080
  ) (net "EXT1"))
   (wire (path BOT 0.50800 -137.50760 57.47620 -137.50760 57.45080 -133.71820 57.45080
  ) (net "EXT2"))
   (wire (path BOT 0.50800 -137.50760 54.93620 -137.50760 54.91080 -133.71820 54.91080
  ) (net "EXT3"))
   (wire (path BOT 0.50800 -137.50760 52.39620 -137.50760 52.37080 -133.71820 52.37080
  ) (net "EXT4"))
   (wire (path BOT 0.50800 -137.50760 49.85620 -137.50760 49.83080 -133.71820 49.83080
  ) (net "EXT5"))
   (wire (path BOT 0.50800 -137.50760 47.31620 -137.50760 47.29080 -133.71820 47.29080
  ) (net "EXT6"))
   (wire (path BOT 0.50800 -137.54240 -44.27380 -134.03340 -44.27380 -133.98500 -44.22540
   -133.74041 -44.22540) (net "SP1"))
   (wire (path BOT 0.50800 -137.54240 -46.75380 -137.54240 -46.76540 -133.74041 -46.76540
  ) (net "SP2"))
   (wire (path BOT 0.50800 -137.54240 -49.29380 -137.54240 -49.30540 -133.74041 -49.30540
  ) (net "SP3"))
   (wire (path BOT 0.50800 -137.54240 -51.83380 -137.54240 -51.84540 -133.74041 -51.84540
  ) (net "SP4"))
   (wire (path BOT 0.50800 -137.54240 -54.37380 -137.54240 -54.38540 -133.74041 -54.38540
  ) (net "SP5"))
   (wire (path BOT 0.63499 -111.40000 1.72000 -111.22356 1.71471 -111.40529 1.71471)
   (net "VCC/VDD") (type protect))
  (wire (path BOT 0.63499 -111.40000 1.72000 -111.40529 1.71471) (net "VCC/VDD"))
  (wire (path BOT 0.63499 -111.20000 -26.00000 -111.10000 -25.90000) (net "GND"))
   (wire (path BOT 0.50800 -137.54240 -41.73380 -133.78881 -41.73380 -133.74041 -41.68540
  ) (net "SP0") (type protect))
  (via PS6 -108.11500 -27.30500 (net "D2"))
 )
)
