###############################################################
#  Generated by:      Cadence Innovus 19.17-s077_1
#  OS:                Linux x86_64(Host ID ieng6-ece-04.ucsd.edu)
#  Generated on:      Sun Mar 19 01:54:39 2023
#  Design:            fullchip
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   pmem_out2[74]                   (^) checked with  leading edge of 
'clk2'
Beginpoint: core_instance_2_pmem_rd_d_reg/Q (v) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  0.874
= Slack Time                   -0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.403
     = Beginpoint Arrival Time       0.403
     +----------------------------------------------------------------------------------------+ 
     |           Instance            |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                               |                 |         |       |  Time   |   Time   | 
     |-------------------------------+-----------------+---------+-------+---------+----------| 
     | core_instance_2_pmem_rd_d_reg | CP ^            |         |       |   0.403 |    0.329 | 
     | core_instance_2_pmem_rd_d_reg | CP ^ -> Q v     | EDFQD4  | 0.164 |   0.567 |    0.493 | 
     | U15304                        | B1 v -> ZN ^    | INR2XD4 | 0.065 |   0.632 |    0.558 | 
     | FE_OCPC5655_n43088            | I ^ -> ZN v     | INVD6   | 0.033 |   0.665 |    0.590 | 
     | FE_OCPC5642_n43088            | I v -> ZN ^     | CKND16  | 0.033 |   0.698 |    0.623 | 
     | U41277                        | A1 ^ -> Z ^     | AO22D4  | 0.166 |   0.864 |    0.790 | 
     |                               | pmem_out2[74] ^ |         | 0.010 |   0.874 |    0.800 | 
     +----------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   pmem_out2[168]                  (^) checked with  leading edge of 
'clk2'
Beginpoint: core_instance_2_pmem_rd_d_reg/Q (v) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  0.871
= Slack Time                   -0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.403
     = Beginpoint Arrival Time       0.403
     +-------------------------------------------------------------------------------------------+ 
     |            Instance             |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                 |                  |         |       |  Time   |   Time   | 
     |---------------------------------+------------------+---------+-------+---------+----------| 
     | core_instance_2_pmem_rd_d_reg   | CP ^             |         |       |   0.403 |    0.332 | 
     | core_instance_2_pmem_rd_d_reg   | CP ^ -> Q v      | EDFQD4  | 0.164 |   0.567 |    0.496 | 
     | U15304                          | B1 v -> ZN ^     | INR2XD4 | 0.065 |   0.632 |    0.561 | 
     | FE_OCPC5656_n43088              | I ^ -> ZN v      | INVD4   | 0.038 |   0.670 |    0.599 | 
     | FE_OCPC5641_n43088              | I v -> ZN ^      | CKND16  | 0.062 |   0.732 |    0.661 | 
     | FE_PSC47386_FE_OCPN47171_n43088 | I ^ -> Z ^       | CKBD2   | 0.072 |   0.803 |    0.732 | 
     | U22513                          | A1 ^ -> Z ^      | AN2D4   | 0.067 |   0.870 |    0.799 | 
     |                                 | pmem_out2[168] ^ |         | 0.001 |   0.871 |    0.800 | 
     +-------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   pmem_out2[63]                   (^) checked with  leading edge of 
'clk2'
Beginpoint: core_instance_2_pmem_rd_d_reg/Q (v) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  0.871
= Slack Time                   -0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.403
     = Beginpoint Arrival Time       0.403
     +----------------------------------------------------------------------------------------+ 
     |           Instance            |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                               |                 |         |       |  Time   |   Time   | 
     |-------------------------------+-----------------+---------+-------+---------+----------| 
     | core_instance_2_pmem_rd_d_reg | CP ^            |         |       |   0.403 |    0.332 | 
     | core_instance_2_pmem_rd_d_reg | CP ^ -> Q v     | EDFQD4  | 0.164 |   0.567 |    0.496 | 
     | U15304                        | B1 v -> ZN ^    | INR2XD4 | 0.065 |   0.632 |    0.561 | 
     | FE_OCPC5655_n43088            | I ^ -> ZN v     | INVD6   | 0.033 |   0.665 |    0.594 | 
     | FE_OCPC5642_n43088            | I v -> ZN ^     | CKND16  | 0.033 |   0.698 |    0.627 | 
     | U22424                        | A1 ^ -> Z ^     | AO22D4  | 0.160 |   0.858 |    0.787 | 
     |                               | pmem_out2[63] ^ |         | 0.013 |   0.871 |    0.800 | 
     +----------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   pmem_out2[135]                  (^) checked with  leading edge of 
'clk2'
Beginpoint: core_instance_2_pmem_rd_d_reg/Q (v) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  0.871
= Slack Time                   -0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.403
     = Beginpoint Arrival Time       0.403
     +-----------------------------------------------------------------------------------------+ 
     |           Instance            |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                               |                  |         |       |  Time   |   Time   | 
     |-------------------------------+------------------+---------+-------+---------+----------| 
     | core_instance_2_pmem_rd_d_reg | CP ^             |         |       |   0.403 |    0.332 | 
     | core_instance_2_pmem_rd_d_reg | CP ^ -> Q v      | EDFQD4  | 0.164 |   0.567 |    0.496 | 
     | U15304                        | B1 v -> ZN ^     | INR2XD4 | 0.065 |   0.632 |    0.561 | 
     | FE_OCPC5656_n43088            | I ^ -> ZN v      | INVD4   | 0.038 |   0.670 |    0.599 | 
     | FE_OCPC5641_n43088            | I v -> ZN ^      | CKND16  | 0.062 |   0.732 |    0.661 | 
     | U22482                        | A1 ^ -> Z ^      | AN2D2   | 0.083 |   0.815 |    0.744 | 
     | FE_PSC47369_pmem_out2_135     | I ^ -> Z ^       | BUFFD6  | 0.054 |   0.869 |    0.798 | 
     |                               | pmem_out2[135] ^ |         | 0.002 |   0.871 |    0.800 | 
     +-----------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   pmem_out2[185]                  (^) checked with  leading edge of 
'clk2'
Beginpoint: core_instance_2_pmem_rd_d_reg/Q (v) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  0.871
= Slack Time                   -0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.403
     = Beginpoint Arrival Time       0.403
     +-------------------------------------------------------------------------------------------+ 
     |            Instance             |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                 |                  |         |       |  Time   |   Time   | 
     |---------------------------------+------------------+---------+-------+---------+----------| 
     | core_instance_2_pmem_rd_d_reg   | CP ^             |         |       |   0.403 |    0.332 | 
     | core_instance_2_pmem_rd_d_reg   | CP ^ -> Q v      | EDFQD4  | 0.164 |   0.567 |    0.496 | 
     | U15304                          | B1 v -> ZN ^     | INR2XD4 | 0.065 |   0.632 |    0.561 | 
     | FE_OCPC5656_n43088              | I ^ -> ZN v      | INVD4   | 0.038 |   0.670 |    0.599 | 
     | FE_OCPC5641_n43088              | I v -> ZN ^      | CKND16  | 0.062 |   0.732 |    0.661 | 
     | FE_PSC47386_FE_OCPN47171_n43088 | I ^ -> Z ^       | CKBD2   | 0.072 |   0.803 |    0.733 | 
     | U22529                          | A1 ^ -> Z ^      | AN2D4   | 0.066 |   0.870 |    0.799 | 
     |                                 | pmem_out2[185] ^ |         | 0.001 |   0.871 |    0.800 | 
     +-------------------------------------------------------------------------------------------+ 

