config front_panel_ethernet_jtag_serial;
design \default .front_panel_ethernet_jtag_serial:sim_sch_1;
liblist \default , ocad_parts_lib, discrete, ind, golden_symbols, atcs, testpoint, diode, tp_demonstrator, graphics, standard, cninterface, cnpower, cnconnector, cndiscrete, cnpassive, cnlinear, cnmech, cnmicro, cnpld, cnspecial, cnstandard, bris_cds_standard, bris_cds_logic, bris_cds_discrete, bris_cds_pld;
viewlist vhdl_model, hw_model, swift_model, vhdl_structural, vhdl_rtl, vhdl_behavioral, vhdl_system, mc_arch, pic_1, picopt_1, sim_sch_1, sch_1;
stoplist none;
endconfig
