WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000000 cycles: 1306033 cumulative IPC: 3.828 (Simulation time: 00 hr 00 min 12 sec)
Warmup complete CPU 0 instructions: 5000000 cycles: 1306033 cumulative IPC: 3.828 (Simulation time: 00 hr 00 min 12 sec)
Heartbeat CPU 0 instructions: 10000000 cycles: 7545193 heartbeat IPC: 1.325 cumulative IPC: 0.8014 (Simulation time: 00 hr 00 min 50 sec)
Simulation finished CPU 0 instructions: 5000000 cycles: 6239161 cumulative IPC: 0.8014 (Simulation time: 00 hr 00 min 50 sec)
Simulation complete CPU 0 instructions: 5000000 cycles: 6239161 cumulative IPC: 0.8014 (Simulation time: 00 hr 00 min 50 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/wrf_1228B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.8014 instructions: 5000000 cycles: 6239161
CPU 0 Branch Prediction Accuracy: 95.01% MPKI: 1.626 Average ROB Occupancy at Mispredict: 319.2
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0034
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.62
BRANCH_DIRECT_CALL: 0.001
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.001

LLC TOTAL        ACCESS:      83086 HIT:      29809 MISS:      53277
LLC LOAD         ACCESS:      55166 HIT:       4832 MISS:      50334
LLC RFO          ACCESS:       3074 HIT:        193 MISS:       2881
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      24781 HIT:      24775 MISS:          6
LLC TRANSLATION  ACCESS:         65 HIT:          9 MISS:         56
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 451.6 cycles
cpu0_DTLB TOTAL        ACCESS:    1370582 HIT:    1365295 MISS:       5287
cpu0_DTLB LOAD         ACCESS:    1370582 HIT:    1365295 MISS:       5287
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 18.29 cycles
cpu0_ITLB TOTAL        ACCESS:        262 HIT:        216 MISS:         46
cpu0_ITLB LOAD         ACCESS:        262 HIT:        216 MISS:         46
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 254.5 cycles
cpu0_L1D TOTAL        ACCESS:    1793418 HIT:    1270403 MISS:     523015
cpu0_L1D LOAD         ACCESS:    1541101 HIT:    1057230 MISS:     483871
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     251672 HIT:     213130 MISS:      38542
cpu0_L1D TRANSLATION  ACCESS:        645 HIT:         43 MISS:        602
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 36.59 cycles
cpu0_L1I TOTAL        ACCESS:        338 HIT:         41 MISS:        297
cpu0_L1I LOAD         ACCESS:        338 HIT:         41 MISS:        297
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 313.9 cycles
cpu0_L2C TOTAL        ACCESS:     222636 HIT:     164293 MISS:      58343
cpu0_L2C LOAD         ACCESS:     167448 HIT:     112282 MISS:      55166
cpu0_L2C RFO          ACCESS:      18675 HIT:      15601 MISS:       3074
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      35911 HIT:      35873 MISS:         38
cpu0_L2C TRANSLATION  ACCESS:        602 HIT:        537 MISS:         65
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 433.3 cycles
cpu0_STLB TOTAL        ACCESS:       1277 HIT:        635 MISS:        642
cpu0_STLB LOAD         ACCESS:       1277 HIT:        635 MISS:        642
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 272.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      22170
  ROW_BUFFER_MISS:      31097
 AVG DBUS CONGESTED CYCLE: 3.858
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       3968
  FULL:      32257
