<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="SPI_Test.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ProtokolBlok.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ProtokolBlok.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ProtokolBlok.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ProtokolBlok_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ProtokolBlok_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="SigGenSPIControl.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="SigGenSPIControl.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="SigGenSPIControl.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="SigGenSPIControl.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="SigGenSPIControl.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SigGenSPIControl.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="SigGenSPIControl.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="SigGenSPIControl.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="SigGenSPIControl.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SigGenSPIControl_envsettings.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SigGenSPIControl_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SigGenSPIControl_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SigGenSPIControl_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SigGenSPIControl_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Skifte_reg_til_Parallel.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Skifte_reg_til_Parallel.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Skifte_reg_til_Parallel.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Skifte_reg_til_Parallel.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Skifte_reg_til_Parallel.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Skifte_reg_til_Parallel.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Skifte_reg_til_Parallel.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Skifte_reg_til_Parallel.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Skifte_reg_til_Parallel.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Skifte_reg_til_Parallel.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Skifte_reg_til_Parallel.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Skifte_reg_til_Parallel.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Skifte_reg_til_Parallel.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Skifte_reg_til_Parallel.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Skifte_reg_til_Parallel.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Skifte_reg_til_Parallel.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Skifte_reg_til_Parallel.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Skifte_reg_til_Parallel.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Skifte_reg_til_Parallel.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Skifte_reg_til_Parallel.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Skifte_reg_til_Parallel_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Skifte_reg_til_Parallel_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Skifte_reg_til_Parallel_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Skifte_reg_til_Parallel_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Skifte_reg_til_Parallel_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Skifte_reg_til_Parallel_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Skifte_reg_til_Parallel_map.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Skifte_reg_til_Parallel_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Skifte_reg_til_Parallel_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Skifte_reg_til_Parallel_par.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Skifte_reg_til_Parallel_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Skifte_reg_til_Parallel_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Skifte_reg_til_Parallel_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Skifte_reg_til_Parallel_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Skifte_reg_til_Parallel_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Skifte_reg_til_Parallel_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_TOP34444_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_TOP34444_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TB_TOP34444_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_TOP34444_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_snot_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_snot_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TiminComponent.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="TiminComponent.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="TiminComponent.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TimingComponent.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="TimingComponent.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="TimingComponent.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="skifte_reg_til_parallel.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="skifte_reg_til_parallel.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="skifte_reg_til_parallel.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1749733766" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1749733766">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1749737650" xil_pn:in_ck="6129446648899363700" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1749737650">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../SignalGenerator/std_1bit_reg.vhd"/>
      <outfile xil_pn:name="../SignalGenerator/std_2bit_reg.vhd"/>
      <outfile xil_pn:name="ProtokolBlok.vhd"/>
      <outfile xil_pn:name="Register.vhd"/>
      <outfile xil_pn:name="SigGenSPIControl.vhd"/>
      <outfile xil_pn:name="Skifte_reg_til_Parallel.vhd"/>
      <outfile xil_pn:name="TB_TOP34444.vhd"/>
      <outfile xil_pn:name="TiminComponent.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1749733945" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1342618664216129505" xil_pn:start_ts="1749733945">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1749733945" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4009781424751000611" xil_pn:start_ts="1749733945">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1749733766" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3117605982019831448" xil_pn:start_ts="1749733766">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1749737650" xil_pn:in_ck="6129446648899363700" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1749737650">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../SignalGenerator/std_1bit_reg.vhd"/>
      <outfile xil_pn:name="../SignalGenerator/std_2bit_reg.vhd"/>
      <outfile xil_pn:name="ProtokolBlok.vhd"/>
      <outfile xil_pn:name="Register.vhd"/>
      <outfile xil_pn:name="SigGenSPIControl.vhd"/>
      <outfile xil_pn:name="Skifte_reg_til_Parallel.vhd"/>
      <outfile xil_pn:name="TB_TOP34444.vhd"/>
      <outfile xil_pn:name="TiminComponent.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1749737654" xil_pn:in_ck="6129446648899363700" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6626794455524367140" xil_pn:start_ts="1749737650">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TB_TOP34444_beh.prj"/>
      <outfile xil_pn:name="TB_TOP34444_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1749737877" xil_pn:in_ck="-5250865445353795464" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7209868040526276939" xil_pn:start_ts="1749737877">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TB_TOP34444_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1749565254" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1749565254">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1749565254" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6273452493385683089" xil_pn:start_ts="1749565254">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1749565254" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3117605982019831448" xil_pn:start_ts="1749565254">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1749565254" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1749565254">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1749565254" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6129022529593529683" xil_pn:start_ts="1749565254">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1749565254" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1749565254">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1749565254" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5380086216630544606" xil_pn:start_ts="1749565254">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1749627900" xil_pn:in_ck="3308460558435242860" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="8384146602182738645" xil_pn:start_ts="1749627893">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="SigGenSPIControl.lso"/>
      <outfile xil_pn:name="SigGenSPIControl.ngc"/>
      <outfile xil_pn:name="SigGenSPIControl.ngr"/>
      <outfile xil_pn:name="SigGenSPIControl.prj"/>
      <outfile xil_pn:name="SigGenSPIControl.stx"/>
      <outfile xil_pn:name="SigGenSPIControl.syr"/>
      <outfile xil_pn:name="SigGenSPIControl.xst"/>
      <outfile xil_pn:name="SigGenSPIControl_vhdl.prj"/>
      <outfile xil_pn:name="SigGenSPIControl_xst.xrpt"/>
      <outfile xil_pn:name="Skifte_reg_til_Parallel.ngr"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1749463366" xil_pn:in_ck="-8704070568746703906" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="3857118566661227074" xil_pn:start_ts="1749463366">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1749463371" xil_pn:in_ck="-570488479455178453" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="4616339999150797125" xil_pn:start_ts="1749463366">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1749197246" xil_pn:in_ck="1129408625908950428" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1303429204059397298" xil_pn:start_ts="1749197240">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="Skifte_reg_til_Parallel.pcf"/>
      <outfile xil_pn:name="Skifte_reg_til_Parallel_map.map"/>
      <outfile xil_pn:name="Skifte_reg_til_Parallel_map.mrp"/>
      <outfile xil_pn:name="Skifte_reg_til_Parallel_map.ncd"/>
      <outfile xil_pn:name="Skifte_reg_til_Parallel_map.ngm"/>
      <outfile xil_pn:name="Skifte_reg_til_Parallel_map.xrpt"/>
      <outfile xil_pn:name="Skifte_reg_til_Parallel_summary.xml"/>
      <outfile xil_pn:name="Skifte_reg_til_Parallel_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1749197256" xil_pn:in_ck="4912440304104961685" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1749197246">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="Skifte_reg_til_Parallel.ncd"/>
      <outfile xil_pn:name="Skifte_reg_til_Parallel.pad"/>
      <outfile xil_pn:name="Skifte_reg_til_Parallel.par"/>
      <outfile xil_pn:name="Skifte_reg_til_Parallel.ptwx"/>
      <outfile xil_pn:name="Skifte_reg_til_Parallel.unroutes"/>
      <outfile xil_pn:name="Skifte_reg_til_Parallel.xpi"/>
      <outfile xil_pn:name="Skifte_reg_til_Parallel_pad.csv"/>
      <outfile xil_pn:name="Skifte_reg_til_Parallel_pad.txt"/>
      <outfile xil_pn:name="Skifte_reg_til_Parallel_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1749197260" xil_pn:in_ck="-6373951614961713926" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1749197256">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Skifte_reg_til_Parallel.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="skifte_reg_til_parallel.bgn"/>
      <outfile xil_pn:name="skifte_reg_til_parallel.bit"/>
      <outfile xil_pn:name="skifte_reg_til_parallel.drc"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1749197256" xil_pn:in_ck="-2016019066947822184" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1749197253">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="Skifte_reg_til_Parallel.twr"/>
      <outfile xil_pn:name="Skifte_reg_til_Parallel.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
