V 000049 55 2076          1747142027631 behavior
(_unit VHDL (instructionregister 0 5 (behavior 0 15 ))
  (_version v33)
  (_time 1747142027631 2025.05.13 16:13:47)
  (_source (\./src/InstructionRegister.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1747142027613)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal MemData ~std_logic_vector{31~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Instruction ~std_logic_vector{31~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal internal_instuction ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(0))(_read(2)(3)(1)))))
      (line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((Instruction)(internal_instuction)))(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . behavior 2 -1
  )
)
V 000051 55 7049          1747142027859 Behavioral
(_unit VHDL (memory 0 5 (behavioral 0 17 ))
  (_version v33)
  (_time 1747142027858 2025.05.13 16:13:47)
  (_source (\./src/Memory(RAM).vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1747142027828)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal address ~std_logic_vector{31~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal WriteData ~std_logic_vector{31~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal MemData ~std_logic_vector{31~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal mem_type 0 18 (_array ~std_logic_vector{7~downto~0}~13 ((_to (i 0)(i 255))))))
    (_signal (_internal mem mem_type 0 19 (_architecture (_uni ((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(2((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(3((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(12((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(13((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(14((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(15((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(24((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(25((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(26((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(27((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(40((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(41((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(42((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2)))(43((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2)))(44((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(45((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2)))(46((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(47((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3)))(48((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(49((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(50((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(51((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(7((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2)))(8((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(9((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(10((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(11((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(36((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(37((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2)))(38((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(39((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(28((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(29((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(30((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(31((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3)))(32((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2)))(33((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3)))(34((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(35((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3)))(16((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(17((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(18((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(19((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(20((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(21((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(22((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(23((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(56((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(57((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(58((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(59((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(64((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(65((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(66((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(67((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(136((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2)))(137((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3)))(138((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2)))(139((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_variable (_internal addr ~extSTD.STANDARD.INTEGER 0 145 (_process 0 )))
    (_type (_internal ~std_logic_vector{31{31~downto~24}~13 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 24))))))
    (_type (_internal ~std_logic_vector{31{23~downto~16}~13 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 23)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~8}~13 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 8))))))
    (_type (_internal ~std_logic_vector{31{7~downto~0}~13 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__144(_architecture 0 0 144 (_process (_simple)(_target(6))(_sensitivity(0))(_read(1)(2)(4(d_7_0))(4(d_15_8))(4(d_23_16))(4(d_31_24))))))
      (line__161(_architecture 1 0 161 (_assignment (_simple)(_target(5))(_sensitivity(6)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_split (6)
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 2 -1
  )
)
V 000051 55 1984          1747142027989 Behavioral
(_unit VHDL (mdr 0 6 (behavioral 0 18 ))
  (_version v33)
  (_time 1747142027989 2025.05.13 16:13:47)
  (_source (\./src/Memory_Data_register.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1747142027976)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal data_in ~std_logic_vector{31~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal data_out ~std_logic_vector{31~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal internal_data_out ~std_logic_vector{31~downto~0}~13 0 20 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__24(_architecture 0 0 24 (_process (_simple)(_target(4))(_sensitivity(0))(_read(1)(2)))))
      (line__45(_architecture 1 0 45 (_assignment (_simple)(_alias((data_out)(internal_data_out)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 2 -1
  )
)
V 000057 55 1473          1747142028133 MUX2x1_5bit_ARCH
(_unit VHDL (mux2x1_5bit 0 7 (mux2x1_5bit_arch 0 16 ))
  (_version v33)
  (_time 1747142028132 2025.05.13 16:13:48)
  (_source (\./src/MUX2x1_5bit.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1747142028116)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal num_out ~std_logic_vector{4~downto~0}~124 0 11 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MUX2x1_5bit_ARCH 1 -1
  )
)
V 000058 55 1484          1747142028267 MUX2x1_32bit_ARCH
(_unit VHDL (mux2x1_32bit 0 7 (mux2x1_32bit_arch 0 16 ))
  (_version v33)
  (_time 1747142028266 2025.05.13 16:13:48)
  (_source (\./src/MUX2x1_32bit.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1747142028250)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal A ~std_logic_vector{31~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{31~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal num_out ~std_logic_vector{31~downto~0}~124 0 11 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MUX2x1_32bit_ARCH 1 -1
  )
)
V 000058 55 2173          1747142028402 MUX3x1_32bit_ARCH
(_unit VHDL (mux3x1_32bit 0 7 (mux3x1_32bit_arch 0 16 ))
  (_version v33)
  (_time 1747142028401 2025.05.13 16:13:48)
  (_source (\./src/MUX3x1_32bit.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1747142028388)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal A ~std_logic_vector{31~downto~0}~124 0 9 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{31~downto~0}~124 0 9 (_entity (_in ))))
    (_port (_internal C ~std_logic_vector{31~downto~0}~124 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal num_out ~std_logic_vector{31~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal mux_out ~std_logic_vector{31~downto~0}~13 0 17 (_architecture (_uni ))))
    (_process
      (line__19(_architecture 0 0 19 (_assignment (_simple)(_target(5))(_sensitivity(2)(0)(1)(3)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_alias((num_out)(mux_out)))(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . MUX3x1_32bit_ARCH 2 -1
  )
)
V 000058 55 2271          1747142028541 MUX4x1_32bit_ARCH
(_unit VHDL (mux4x1_32bit 0 7 (mux4x1_32bit_arch 0 16 ))
  (_version v33)
  (_time 1747142028540 2025.05.13 16:13:48)
  (_source (\./src/MUX4x1_32bit.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1747142028526)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal A ~std_logic_vector{31~downto~0}~126 0 9 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{31~downto~0}~126 0 9 (_entity (_in ))))
    (_port (_internal C ~std_logic_vector{31~downto~0}~126 0 9 (_entity (_in ))))
    (_port (_internal D ~std_logic_vector{31~downto~0}~126 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal num_out ~std_logic_vector{31~downto~0}~128 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal mux_out ~std_logic_vector{31~downto~0}~13 0 17 (_architecture (_uni ))))
    (_process
      (line__19(_architecture 0 0 19 (_assignment (_simple)(_target(6))(_sensitivity(4)(1)(3)(2)(0)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_alias((num_out)(mux_out)))(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . MUX4x1_32bit_ARCH 2 -1
  )
)
V 000051 55 2053          1747142028672 Behavioral
(_unit VHDL (pc 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1747142028672 2025.05.13 16:13:48)
  (_source (\./src/Program_Counter.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1747142028659)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal pc_control ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal pc_in ~std_logic_vector{31~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal pc_out ~std_logic_vector{31~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal current_pc ~std_logic_vector{31~downto~0}~13 0 20 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__23(_architecture 0 0 23 (_process (_simple)(_target(5))(_sensitivity(0))(_read(2)(3)(1)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((pc_out)(current_pc)))(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 2 -1
  )
)
V 000051 55 12493         1747142028840 Behavioral
(_unit VHDL (reg_file 0 6 (behavioral 0 21 ))
  (_version v33)
  (_time 1747142028839 2025.05.13 16:13:48)
  (_source (\./src/Registers_File.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1747142028818)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal write_reg ~std_logic_vector{4~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal write_data ~std_logic_vector{31~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal read_reg1 ~std_logic_vector{4~downto~0}~122 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal read_reg2 ~std_logic_vector{4~downto~0}~124 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal read_data1 ~std_logic_vector{31~downto~0}~126 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal read_data2 ~std_logic_vector{31~downto~0}~128 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal reg_arr 0 22 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal regs reg_arr 0 24 (_architecture (_uni ((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(7((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(8((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(9((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(10((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(11((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3)))(12((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(13((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(14((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(15((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(16((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(17((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(18((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2)))(19((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(20((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(21((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3)))(22((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2)))(23((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3)))(24((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(25((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3)))(26((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2)))(27((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3)))(28((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2)))(29((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3)))(30((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2)))(31((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3)))(_others(_others(i 2))))))))
    (_process
      (line__62(_architecture 0 0 62 (_process (_simple)(_target(9))(_sensitivity(0))(_read(3)(4)(1)(2)))))
      (line__83(_architecture 1 0 83 (_assignment (_simple)(_target(7))(_sensitivity(5)(9)))))
      (line__84(_architecture 2 0 84 (_assignment (_simple)(_target(8))(_sensitivity(6)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_split (9)
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . Behavioral 3 -1
  )
)
V 000054 55 1392          1747142028986 sign_ext_ARCH
(_unit VHDL (sign_ext 0 7 (sign_ext_arch 0 15 ))
  (_version v33)
  (_time 1747142028985 2025.05.13 16:13:48)
  (_source (\./src/Sign_ext.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1747142028978)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal num_in ~std_logic_vector{15~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal num_out ~std_logic_vector{31~downto~0}~12 0 10 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
  )
  (_model . sign_ext_ARCH 1 -1
  )
)
V 000049 55 1363          1747142029127 SL2_ARCH
(_unit VHDL (sl2 0 11 (sl2_arch 0 19 ))
  (_version v33)
  (_time 1747142029126 2025.05.13 16:13:49)
  (_source (\./src/SL2.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1747142029113)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal num_in ~std_logic_vector{31~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal num_out ~std_logic_vector{31~downto~0}~122 0 14 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . SL2_ARCH 1 -1
  )
)
V 000054 55 1469          1747142029258 SL2_Jump_ARCH
(_unit VHDL (sl2_jump 0 11 (sl2_jump_arch 0 19 ))
  (_version v33)
  (_time 1747142029257 2025.05.13 16:13:49)
  (_source (\./src/SL2_Jump.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1747142029244)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{25~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_port (_internal num_in ~std_logic_vector{25~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal num_out ~std_logic_vector{27~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25{25~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(1))(_sensitivity(0(d_25_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . SL2_Jump_ARCH 1 -1
  )
)
V 000051 55 3365          1747142029374 Behavioral
(_unit VHDL (tempregisters 0 7 (behavioral 0 22 ))
  (_version v33)
  (_time 1747142029373 2025.05.13 16:13:49)
  (_source (\./src/TempRegisters.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1747142029360)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in_reg_A ~std_logic_vector{31~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in_reg_B ~std_logic_vector{31~downto~0}~122 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in_ALU_out ~std_logic_vector{31~downto~0}~124 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal out_reg_A ~std_logic_vector{31~downto~0}~126 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal out_reg_B ~std_logic_vector{31~downto~0}~128 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1210 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal out_ALU_out ~std_logic_vector{31~downto~0}~1210 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal registers 0 23 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 2))))))
    (_signal (_internal data registers 0 24 (_architecture (_uni ((_others(_others(i 2))))))))
    (_process
      (line__27(_architecture 0 0 27 (_process (_simple)(_target(8(2))(8(1))(8(0))(8))(_sensitivity(0))(_read(3)(2)(1)(4)))))
      (line__39(_architecture 1 0 39 (_assignment (_simple)(_alias((out_reg_A)(data(0))))(_target(5))(_sensitivity(8(0))))))
      (line__40(_architecture 2 0 40 (_assignment (_simple)(_alias((out_reg_B)(data(1))))(_target(6))(_sensitivity(8(1))))))
      (line__41(_architecture 3 0 41 (_assignment (_simple)(_alias((out_ALU_out)(data(2))))(_target(7))(_sensitivity(8(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 4 -1
  )
)
I 000044 55 1427          1747142029481 sim
(_unit VHDL (testbench 0 4 (sim 0 7 ))
  (_version v33)
  (_time 1747142029480 2025.05.13 16:13:49)
  (_source (\./src/TestBench.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1747142029476)
    (_use )
  )
  (_component
    (Top_Level
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
      )
    )
  )
  (_instantiation UUT 0 22 (_component Top_Level )
    (_port
      ((clk)(clk))
      ((reset)(reset))
    )
  )
  (_object
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_architecture (_uni ((i 2))))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_architecture (_uni ((i 2))))))
    (_constant (_internal clk_period ~extSTD.STANDARD.TIME 0 10 (_architecture ((ns 4622945017495814144)))))
    (_process
      (clock_process(_architecture 0 0 30 (_process (_wait_for)(_target(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
  )
  (_model . sim 1 -1
  )
)
I 000051 55 27313         1747142029680 Behavioral
(_unit VHDL (top_level 0 6 (behavioral 0 12 ))
  (_version v33)
  (_time 1747142029679 2025.05.13 16:13:49)
  (_source (\./src/Top_Level.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1747142029650)
    (_use )
  )
  (_component
    (ALU
      (_object
        (_port (_internal A ~std_logic_vector{31~downto~0}~1340 0 94 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{31~downto~0}~1342 0 95 (_entity (_in ))))
        (_port (_internal control ~std_logic_vector{3~downto~0}~13 0 96 (_entity (_in ))))
        (_port (_internal result ~std_logic_vector{31~downto~0}~1344 0 97 (_entity (_out ))))
        (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 98 (_entity (_out ))))
      )
    )
    (ALUControl
      (_object
        (_port (_internal ALUOp ~std_logic_vector{1~downto~0}~13 0 104 (_entity (_in ))))
        (_port (_internal funct ~std_logic_vector{5~downto~0}~13 0 105 (_entity (_in ))))
        (_port (_internal control ~std_logic_vector{3~downto~0}~1346 0 106 (_entity (_out ))))
      )
    )
    (ControlUnit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 165 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 166 (_entity (_in ))))
        (_port (_internal Op ~std_logic_vector{5~downto~0}~1388 0 167 (_entity (_in ))))
        (_port (_internal PCWrtieCond ~extieee.std_logic_1164.std_logic 0 170 (_entity (_out ))))
        (_port (_internal PCWrite ~extieee.std_logic_1164.std_logic 0 170 (_entity (_out ))))
        (_port (_internal IorD ~extieee.std_logic_1164.std_logic 0 170 (_entity (_out ))))
        (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 170 (_entity (_out ))))
        (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 170 (_entity (_out ))))
        (_port (_internal MemtoReg ~extieee.std_logic_1164.std_logic 0 170 (_entity (_out ))))
        (_port (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 170 (_entity (_out ))))
        (_port (_internal ALUSrcA ~extieee.std_logic_1164.std_logic 0 170 (_entity (_out ))))
        (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 170 (_entity (_out ))))
        (_port (_internal RegDst ~extieee.std_logic_1164.std_logic 0 170 (_entity (_out ))))
        (_port (_internal PCSource ~std_logic_vector{1~downto~0}~1394 0 171 (_entity (_out ))))
        (_port (_internal ALUOp ~std_logic_vector{1~downto~0}~1394 0 171 (_entity (_out ))))
        (_port (_internal ALUSrcB ~std_logic_vector{1~downto~0}~1394 0 171 (_entity (_out ))))
      )
    )
    (InstructionRegister
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal MemData ~std_logic_vector{31~downto~0}~136 0 34 (_entity (_in ))))
        (_port (_internal instruction ~std_logic_vector{31~downto~0}~138 0 35 (_entity (_out ))))
      )
    )
    (Memory
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal address ~std_logic_vector{31~downto~0}~13 0 20 (_entity (_in ))))
        (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal WriteData ~std_logic_vector{31~downto~0}~132 0 23 (_entity (_in ))))
        (_port (_internal MemData ~std_logic_vector{31~downto~0}~134 0 26 (_entity (_out ))))
      )
    )
    (MDR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal data_in ~std_logic_vector{31~downto~0}~1310 0 44 (_entity (_in ))))
        (_port (_internal data_out ~std_logic_vector{31~downto~0}~1312 0 45 (_entity (_out ))))
      )
    )
    (MUX2x1_32bit
      (_object
        (_port (_internal A ~std_logic_vector{31~downto~0}~1356 0 120 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{31~downto~0}~1356 0 120 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal num_out ~std_logic_vector{31~downto~0}~1358 0 122 (_entity (_out ))))
      )
    )
    (MUX2x1_5bit
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1350 0 112 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 112 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal num_out ~std_logic_vector{4~downto~0}~1352 0 114 (_entity (_out ))))
      )
    )
    (MUX4x1_32bit
      (_object
        (_port (_internal A ~std_logic_vector{31~downto~0}~1376 0 136 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{31~downto~0}~1376 0 136 (_entity (_in ))))
        (_port (_internal C ~std_logic_vector{31~downto~0}~1376 0 136 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{31~downto~0}~1376 0 136 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1378 0 137 (_entity (_in ))))
        (_port (_internal num_out ~std_logic_vector{31~downto~0}~1380 0 138 (_entity (_out ))))
      )
    )
    (MUX3x1_32bit
      (_object
        (_port (_internal A ~std_logic_vector{31~downto~0}~1364 0 128 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{31~downto~0}~1364 0 128 (_entity (_in ))))
        (_port (_internal C ~std_logic_vector{31~downto~0}~1364 0 128 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1366 0 129 (_entity (_in ))))
        (_port (_internal num_out ~std_logic_vector{31~downto~0}~1368 0 130 (_entity (_out ))))
      )
    )
    (PC
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal pc_control ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal pc_in ~std_logic_vector{31~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal pc_out ~std_logic_vector{31~downto~0}~1316 0 57 (_entity (_out ))))
      )
    )
    (Reg_File
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal write_reg ~std_logic_vector{4~downto~0}~13 0 69 (_entity (_in ))))
        (_port (_internal write_data ~std_logic_vector{31~downto~0}~1318 0 70 (_entity (_in ))))
        (_port (_internal read_reg1 ~std_logic_vector{4~downto~0}~1320 0 71 (_entity (_in ))))
        (_port (_internal read_reg2 ~std_logic_vector{4~downto~0}~1322 0 72 (_entity (_in ))))
        (_port (_internal read_data1 ~std_logic_vector{31~downto~0}~1324 0 73 (_entity (_out ))))
        (_port (_internal read_data2 ~std_logic_vector{31~downto~0}~1326 0 74 (_entity (_out ))))
      )
    )
    (sign_ext
      (_object
        (_port (_internal num_in ~std_logic_vector{15~downto~0}~13 0 158 (_entity (_in ))))
        (_port (_internal num_out ~std_logic_vector{31~downto~0}~1386 0 159 (_entity (_out ))))
      )
    )
    (SL2
      (_object
        (_port (_internal num_in ~std_logic_vector{31~downto~0}~1382 0 144 (_entity (_in ))))
        (_port (_internal num_out ~std_logic_vector{31~downto~0}~1384 0 145 (_entity (_out ))))
      )
    )
    (SL2_Jump
      (_object
        (_port (_internal num_in ~std_logic_vector{25~downto~0}~13 0 151 (_entity (_in ))))
        (_port (_internal num_out ~std_logic_vector{27~downto~0}~13 0 152 (_entity (_out ))))
      )
    )
    (TempRegisters
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal in_reg_A ~std_logic_vector{31~downto~0}~1328 0 82 (_entity (_in ))))
        (_port (_internal in_reg_B ~std_logic_vector{31~downto~0}~1330 0 83 (_entity (_in ))))
        (_port (_internal in_ALU_out ~std_logic_vector{31~downto~0}~1332 0 84 (_entity (_in ))))
        (_port (_internal out_reg_A ~std_logic_vector{31~downto~0}~1334 0 87 (_entity (_out ))))
        (_port (_internal out_reg_B ~std_logic_vector{31~downto~0}~1336 0 88 (_entity (_out ))))
        (_port (_internal out_ALU_out ~std_logic_vector{31~downto~0}~1338 0 89 (_entity (_out ))))
      )
    )
  )
  (_instantiation A_Logic_Unit 0 210 (_component ALU )
    (_port
      ((A)(MuxToAlu))
      ((B)(Mux4ToAlu))
      ((control)(ALUControltoALU))
      ((result)(AluResultOut))
      ((zero)(ZeroCarry_TL))
    )
  )
  (_instantiation ALU_CONTROL 0 211 (_component ALUControl )
    (_port
      ((ALUOp)(ALUOp_TL))
      ((funct)(InstructionRegOut(d_5_0)))
      ((control)(ALUControltoALU))
    )
  )
  (_instantiation CTRL_UNIT 0 212 (_component ControlUnit )
    (_port
      ((CLK)(CLK))
      ((reset)(reset))
      ((Op)(InstructionRegOut(d_31_26)))
      ((PCWrtieCond)(PCWriteCond_TL))
      ((PCWrite)(PCWrite_TL))
      ((IorD)(IorD_TL))
      ((MemRead)(MemRead_TL))
      ((MemWrite)(MemWrite_TL))
      ((MemtoReg)(MemToReg_TL))
      ((IRWrite)(IRWrite_TL))
      ((ALUSrcA)(ALUSrcA_TL))
      ((RegWrite)(RegWrite_TL))
      ((RegDst)(RegDst_TL))
      ((PCSource)(PCsource_TL))
      ((ALUOp)(ALUOp_TL))
      ((ALUSrcB)(ALUSrcB_TL))
    )
  )
  (_instantiation INSTR_REG 0 213 (_component InstructionRegister )
    (_port
      ((CLK)(CLK))
      ((reset)(reset))
      ((IRWrite)(IRWrite_TL))
      ((MemData)(MemDataOut))
      ((instruction)(InstructionRegOut))
    )
    (_use (_entity . instructionregister)
    )
  )
  (_instantiation MEM 0 214 (_component Memory )
    (_port
      ((CLK)(CLK))
      ((address)(MuxToAddress))
      ((MemWrite)(MemWrite_TL))
      ((MemRead)(MemRead_TL))
      ((WriteData)(RegBToMux))
      ((MemData)(MemDataOut))
    )
    (_use (_entity . memory)
    )
  )
  (_instantiation MEM_DATA_REG 0 215 (_component MDR )
    (_port
      ((CLK)(CLK))
      ((reset)(reset))
      ((data_in)(MemDataOut))
      ((data_out)(MemoryDataRegOut))
    )
    (_use (_entity . mdr)
    )
  )
  (_instantiation MUX_1 0 216 (_component MUX2x1_32bit )
    (_port
      ((A)(pc_out))
      ((B)(AluOutToMux))
      ((sel)(IorD_TL))
      ((num_out)(MuxToAddress))
    )
    (_use (_entity . mux2x1_32bit)
    )
  )
  (_instantiation MUX_2 0 217 (_component MUX2x1_5bit )
    (_port
      ((A)(InstructionRegOut(d_20_16)))
      ((B)(InstructionRegOut(d_15_11)))
      ((sel)(RegDst_TL))
      ((num_out)(MuxToWriteRegister))
    )
    (_use (_entity . mux2x1_5bit)
    )
  )
  (_instantiation MUX_3 0 218 (_component MUX2x1_32bit )
    (_port
      ((A)(AluOutToMux))
      ((B)(MemoryDataRegOut))
      ((sel)(MemToReg_TL))
      ((num_out)(MuxToWriteData))
    )
    (_use (_entity . mux2x1_32bit)
    )
  )
  (_instantiation MUX_4 0 219 (_component MUX2x1_32bit )
    (_port
      ((A)(pc_out))
      ((B)(RegAToMux))
      ((sel)(ALUSrcA_TL))
      ((num_out)(MuxToAlu))
    )
    (_use (_entity . mux2x1_32bit)
    )
  )
  (_instantiation MUX_5 0 220 (_component MUX4x1_32bit )
    (_port
      ((A)(RegBToMux))
      ((B)(_string \x"00000004"\))
      ((C)(SignExtendOut))
      ((D)(ShiftLeft1ToMux4))
      ((sel)(ALUSrcB_TL))
      ((num_out)(Mux4ToAlu))
    )
    (_use (_entity . mux4x1_32bit)
      (_port
        ((A)(A))
        ((B)(B))
        ((C)(C))
        ((D)(D))
        ((sel)(sel))
        ((num_out)(num_out))
      )
    )
  )
  (_instantiation MUX_6 0 221 (_component MUX3x1_32bit )
    (_port
      ((A)(AluResultOut))
      ((B)(AluOutToMux))
      ((C)(JumpAddress))
      ((sel)(PCsource_TL))
      ((num_out)(MuxToPC))
    )
    (_use (_entity . mux3x1_32bit)
    )
  )
  (_instantiation P_C 0 222 (_component PC )
    (_port
      ((CLK)(CLK))
      ((reset)(reset))
      ((pc_control)(ORtoPC))
      ((pc_in)(MuxToPC))
      ((pc_out)(pc_out))
    )
    (_use (_entity . pc)
    )
  )
  (_instantiation REG 0 223 (_component Reg_File )
    (_port
      ((CLK)(CLK))
      ((reset)(reset))
      ((RegWrite)(RegWrite_TL))
      ((write_reg)(MuxToWriteRegister))
      ((write_data)(MuxToWriteData))
      ((read_reg1)(InstructionRegOut(d_25_21)))
      ((read_reg2)(InstructionRegOut(d_20_16)))
      ((read_data1)(ReadData1ToA))
      ((read_data2)(ReadData2ToB))
    )
    (_use (_entity . reg_file)
    )
  )
  (_instantiation SE 0 224 (_component sign_ext )
    (_port
      ((num_in)(InstructionRegOut(d_15_0)))
      ((num_out)(SignExtendOut))
    )
    (_use (_entity . sign_ext)
    )
  )
  (_instantiation SLL1 0 225 (_component SL2 )
    (_port
      ((num_in)(SignExtendOut))
      ((num_out)(ShiftLeft1ToMux4))
    )
    (_use (_entity . sl2)
    )
  )
  (_instantiation SLL2 0 226 (_component SL2_Jump )
    (_port
      ((num_in)(InstructionRegOut(d_25_0)))
      ((num_out)(JumpAddress(d_27_0)))
    )
    (_use (_entity . sl2_jump)
    )
  )
  (_instantiation TEMP_REG 0 227 (_component TempRegisters )
    (_port
      ((CLK)(CLK))
      ((reset)(reset))
      ((in_reg_A)(ReadData1ToA))
      ((in_reg_B)(ReadData2ToB))
      ((in_ALU_out)(AluResultOut))
      ((out_reg_A)(RegAToMux))
      ((out_reg_B)(RegBToMux))
      ((out_ALU_out)(AluOutToMux))
    )
    (_use (_entity . tempregisters)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~136 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~138 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1312 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1318 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1324 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1326 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1328 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1330 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1332 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1334 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1336 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1338 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1340 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1342 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1344 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1356 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1358 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1364 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1366 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1368 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1376 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1378 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1380 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1382 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1384 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1386 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1388 0 167 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1394 0 171 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1396 0 177 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_constant (_internal PC_increment ~std_logic_vector{31~downto~0}~1396 0 177 (_architecture (_string \x"00000004"\))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1398 0 184 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal pc_out ~std_logic_vector{31~downto~0}~1398 0 184 (_architecture (_uni ))))
    (_signal (_internal MuxToAddress ~std_logic_vector{31~downto~0}~1398 0 184 (_architecture (_uni ))))
    (_signal (_internal MemDataOut ~std_logic_vector{31~downto~0}~1398 0 184 (_architecture (_uni ))))
    (_signal (_internal MemoryDataRegOut ~std_logic_vector{31~downto~0}~1398 0 184 (_architecture (_uni ))))
    (_signal (_internal InstructionRegOut ~std_logic_vector{31~downto~0}~1398 0 184 (_architecture (_uni ))))
    (_signal (_internal MuxToWriteData ~std_logic_vector{31~downto~0}~1398 0 185 (_architecture (_uni ))))
    (_signal (_internal ReadData1ToA ~std_logic_vector{31~downto~0}~1398 0 185 (_architecture (_uni ))))
    (_signal (_internal ReadData2ToB ~std_logic_vector{31~downto~0}~1398 0 185 (_architecture (_uni ))))
    (_signal (_internal RegAToMux ~std_logic_vector{31~downto~0}~1398 0 185 (_architecture (_uni ))))
    (_signal (_internal RegBToMux ~std_logic_vector{31~downto~0}~1398 0 185 (_architecture (_uni ))))
    (_signal (_internal SignExtendOut ~std_logic_vector{31~downto~0}~1398 0 186 (_architecture (_uni ))))
    (_signal (_internal ShiftLeft1ToMux4 ~std_logic_vector{31~downto~0}~1398 0 186 (_architecture (_uni ))))
    (_signal (_internal MuxToAlu ~std_logic_vector{31~downto~0}~1398 0 186 (_architecture (_uni ))))
    (_signal (_internal Mux4ToAlu ~std_logic_vector{31~downto~0}~1398 0 186 (_architecture (_uni ))))
    (_signal (_internal AluResultOut ~std_logic_vector{31~downto~0}~1398 0 186 (_architecture (_uni ))))
    (_signal (_internal AluOutToMux ~std_logic_vector{31~downto~0}~1398 0 186 (_architecture (_uni ))))
    (_signal (_internal JumpAddress ~std_logic_vector{31~downto~0}~1398 0 187 (_architecture (_uni ))))
    (_signal (_internal MuxToPC ~std_logic_vector{31~downto~0}~1398 0 187 (_architecture (_uni ))))
    (_signal (_internal ZeroCarry_TL ~extieee.std_logic_1164.std_logic 0 190 (_architecture (_uni ))))
    (_signal (_internal ALUSrcA_TL ~extieee.std_logic_1164.std_logic 0 190 (_architecture (_uni ))))
    (_signal (_internal RegWrite_TL ~extieee.std_logic_1164.std_logic 0 190 (_architecture (_uni ))))
    (_signal (_internal RegDst_TL ~extieee.std_logic_1164.std_logic 0 190 (_architecture (_uni ))))
    (_signal (_internal PCWriteCond_TL ~extieee.std_logic_1164.std_logic 0 191 (_architecture (_uni ))))
    (_signal (_internal PCWrite_TL ~extieee.std_logic_1164.std_logic 0 191 (_architecture (_uni ))))
    (_signal (_internal IorD_TL ~extieee.std_logic_1164.std_logic 0 191 (_architecture (_uni ))))
    (_signal (_internal MemRead_TL ~extieee.std_logic_1164.std_logic 0 191 (_architecture (_uni ))))
    (_signal (_internal MemWrite_TL ~extieee.std_logic_1164.std_logic 0 191 (_architecture (_uni ))))
    (_signal (_internal MemToReg_TL ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal IRWrite_TL ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal ANDtoOR ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal ORtoPC ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13100 0 195 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal MuxToWriteRegister ~std_logic_vector{4~downto~0}~13100 0 195 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13102 0 198 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ALUControltoALU ~std_logic_vector{3~downto~0}~13102 0 198 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13104 0 201 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal PCsource_TL ~std_logic_vector{1~downto~0}~13104 0 201 (_architecture (_uni ))))
    (_signal (_internal ALUSrcB_TL ~std_logic_vector{1~downto~0}~13104 0 201 (_architecture (_uni ))))
    (_signal (_internal ALUOp_TL ~std_logic_vector{1~downto~0}~13104 0 201 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31{31~downto~28}~13 0 206 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 28))))))
    (_type (_internal ~std_logic_vector{31{31~downto~28}~13105 0 206 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 28))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 212 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13 0 217 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~11}~13 0 217 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13 0 223 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13106 0 223 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 224 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~0}~13 0 226 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{31{27~downto~0}~13 0 226 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_process
      (line__204(_architecture 0 0 204 (_assignment (_simple)(_target(31))(_sensitivity(20)(24)))))
      (line__205(_architecture 1 0 205 (_assignment (_simple)(_target(32))(_sensitivity(25)(31)))))
      (line__206(_architecture 2 0 206 (_assignment (_simple)(_alias((JumpAddress(d_31_28))(pc_out(d_31_28))))(_target(18(d_31_28)))(_sensitivity(2(d_31_28))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Behavioral 3 -1
  )
)
V 000049 55 3265          1747142029871 ALU_ARCH
(_unit VHDL (alu 0 20 (alu_arch 0 30 ))
  (_version v33)
  (_time 1747142029870 2025.05.13 16:13:49)
  (_source (\./src/ALU.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1747142029805)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal A ~std_logic_vector{31~downto~0}~12 0 22 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal B ~std_logic_vector{31~downto~0}~122 0 23 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal control ~std_logic_vector{3~downto~0}~12 0 24 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal result ~std_logic_vector{31~downto~0}~124 0 25 (_entity (_out ))))
    (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal temp_buf ~std_logic_vector{31~downto~0}~13 0 31 (_architecture (_uni ((_others(i 2)))))))
    (_type (_internal ~std_logic_vector{31{10~downto~6}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_type (_internal ~std_logic_vector{31{10~downto~6}~135 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_process
      (line__33(_architecture 0 0 33 (_process (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
      (line__63(_architecture 1 0 63 (_assignment (_simple)(_alias((result)(temp_buf)))(_target(3))(_sensitivity(5)))))
      (line__64(_architecture 2 0 64 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.SIGNED (ieee numeric_std SIGNED)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . ALU_ARCH 3 -1
  )
)
V 000051 55 1885          1747142030012 Behavioral
(_unit VHDL (alucontrol 0 19 (behavioral 0 27 ))
  (_version v33)
  (_time 1747142030011 2025.05.13 16:13:50)
  (_source (\./src/ALUControl.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1747142029998)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ALUOp ~std_logic_vector{1~downto~0}~12 0 21 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal funct ~std_logic_vector{5~downto~0}~12 0 22 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal control ~std_logic_vector{3~downto~0}~12 0 23 (_entity (_out ))))
    (_process
      (line__30(_architecture 0 0 30 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 2 2 2 )
    (3 2 2 2 3 2 )
    (3 2 2 3 2 2 )
    (3 2 2 3 2 3 )
    (3 2 2 3 3 3 )
    (2 2 2 2 2 2 )
    (2 2 2 2 3 2 )
    (3 2 3 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . Behavioral 1 -1
  )
)
V 000051 55 6076          1747142030141 Behavioral
(_unit VHDL (controlunit 0 5 (behavioral 0 28 ))
  (_version v33)
  (_time 1747142030141 2025.05.13 16:13:50)
  (_source (\./src/ControlUnit.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1747142030124)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Op ~std_logic_vector{5~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal PCWrtieCond ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal PCWrite ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal IorD ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_port (_internal MemtoReg ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_port (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal ALUSrcA ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
    (_port (_internal RegDst ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal PCSource ~std_logic_vector{1~downto~0}~124 0 24 (_entity (_out ))))
    (_port (_internal ALUOp ~std_logic_vector{1~downto~0}~124 0 24 (_entity (_out ))))
    (_port (_internal ALUSrcB ~std_logic_vector{1~downto~0}~124 0 24 (_entity (_out ))))
    (_type (_internal state 0 30 (_enum fetch id exe memaddresscomp branchcomp jumpcomp r_typecomp memaccessload memaccessstore wb (_to (i 0)(i 9)))))
    (_signal (_internal current_state state 0 40 (_architecture (_uni ))))
    (_signal (_internal next_state state 0 40 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal ctrl_state ~std_logic_vector{15~downto~0}~13 0 41 (_architecture (_uni ((_others(i 2)))))))
    (_type (_internal ~std_logic_vector{15{8~downto~7}~13 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 7))))))
    (_type (_internal ~std_logic_vector{15{6~downto~5}~13 0 133 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 5))))))
    (_type (_internal ~std_logic_vector{15{4~downto~3}~13 0 134 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 3))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(16))(_sensitivity(0)(1))(_read(17)))))
      (line__55(_architecture 1 0 55 (_process (_simple)(_target(17))(_sensitivity(2)(16)))))
      (line__110(_architecture 2 0 110 (_assignment (_simple)(_target(18))(_sensitivity(16)))))
      (line__125(_architecture 3 0 125 (_assignment (_simple)(_alias((PCWrtieCond)(ctrl_state(15))))(_target(3))(_sensitivity(18(15))))))
      (line__126(_architecture 4 0 126 (_assignment (_simple)(_alias((PCWrite)(ctrl_state(14))))(_target(4))(_sensitivity(18(14))))))
      (line__127(_architecture 5 0 127 (_assignment (_simple)(_alias((IorD)(ctrl_state(13))))(_target(5))(_sensitivity(18(13))))))
      (line__128(_architecture 6 0 128 (_assignment (_simple)(_alias((MemRead)(ctrl_state(12))))(_target(6))(_sensitivity(18(12))))))
      (line__129(_architecture 7 0 129 (_assignment (_simple)(_alias((MemWrite)(ctrl_state(11))))(_target(7))(_sensitivity(18(11))))))
      (line__130(_architecture 8 0 130 (_assignment (_simple)(_alias((MemtoReg)(ctrl_state(10))))(_target(8))(_sensitivity(18(10))))))
      (line__131(_architecture 9 0 131 (_assignment (_simple)(_alias((IRWrite)(ctrl_state(9))))(_target(9))(_sensitivity(18(9))))))
      (line__132(_architecture 10 0 132 (_assignment (_simple)(_alias((PCSource)(ctrl_state(d_8_7))))(_target(13))(_sensitivity(18(d_8_7))))))
      (line__133(_architecture 11 0 133 (_assignment (_simple)(_alias((ALUOp)(ctrl_state(d_6_5))))(_target(14))(_sensitivity(18(d_6_5))))))
      (line__134(_architecture 12 0 134 (_assignment (_simple)(_alias((ALUSrcB)(ctrl_state(d_4_3))))(_target(15))(_sensitivity(18(d_4_3))))))
      (line__135(_architecture 13 0 135 (_assignment (_simple)(_alias((ALUSrcA)(ctrl_state(2))))(_target(10))(_sensitivity(18(2))))))
      (line__136(_architecture 14 0 136 (_assignment (_simple)(_alias((RegWrite)(ctrl_state(1))))(_target(11))(_sensitivity(18(1))))))
      (line__137(_architecture 15 0 137 (_assignment (_simple)(_alias((RegDst)(ctrl_state(0))))(_target(12))(_sensitivity(18(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
    (3 2 2 2 3 3 )
    (3 2 3 2 3 3 )
    (2 2 2 3 2 2 )
    (2 2 2 2 3 2 )
    (3 2 2 2 3 3 )
    (2 3 2 3 2 2 3 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 )
    (2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 3 2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 3 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 16 -1
  )
)
V 000051 55 27430         1747142030401 Behavioral
(_unit VHDL (top_level 0 6 (behavioral 0 12 ))
  (_version v33)
  (_time 1747142030400 2025.05.13 16:13:50)
  (_source (\./src/Top_Level.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1747142029650)
    (_use )
  )
  (_component
    (ALU
      (_object
        (_port (_internal A ~std_logic_vector{31~downto~0}~1340 0 94 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{31~downto~0}~1342 0 95 (_entity (_in ))))
        (_port (_internal control ~std_logic_vector{3~downto~0}~13 0 96 (_entity (_in ))))
        (_port (_internal result ~std_logic_vector{31~downto~0}~1344 0 97 (_entity (_out ))))
        (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 98 (_entity (_out ))))
      )
    )
    (ALUControl
      (_object
        (_port (_internal ALUOp ~std_logic_vector{1~downto~0}~13 0 104 (_entity (_in ))))
        (_port (_internal funct ~std_logic_vector{5~downto~0}~13 0 105 (_entity (_in ))))
        (_port (_internal control ~std_logic_vector{3~downto~0}~1346 0 106 (_entity (_out ))))
      )
    )
    (ControlUnit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 165 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 166 (_entity (_in ))))
        (_port (_internal Op ~std_logic_vector{5~downto~0}~1388 0 167 (_entity (_in ))))
        (_port (_internal PCWrtieCond ~extieee.std_logic_1164.std_logic 0 170 (_entity (_out ))))
        (_port (_internal PCWrite ~extieee.std_logic_1164.std_logic 0 170 (_entity (_out ))))
        (_port (_internal IorD ~extieee.std_logic_1164.std_logic 0 170 (_entity (_out ))))
        (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 170 (_entity (_out ))))
        (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 170 (_entity (_out ))))
        (_port (_internal MemtoReg ~extieee.std_logic_1164.std_logic 0 170 (_entity (_out ))))
        (_port (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 170 (_entity (_out ))))
        (_port (_internal ALUSrcA ~extieee.std_logic_1164.std_logic 0 170 (_entity (_out ))))
        (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 170 (_entity (_out ))))
        (_port (_internal RegDst ~extieee.std_logic_1164.std_logic 0 170 (_entity (_out ))))
        (_port (_internal PCSource ~std_logic_vector{1~downto~0}~1394 0 171 (_entity (_out ))))
        (_port (_internal ALUOp ~std_logic_vector{1~downto~0}~1394 0 171 (_entity (_out ))))
        (_port (_internal ALUSrcB ~std_logic_vector{1~downto~0}~1394 0 171 (_entity (_out ))))
      )
    )
    (InstructionRegister
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal MemData ~std_logic_vector{31~downto~0}~136 0 34 (_entity (_in ))))
        (_port (_internal instruction ~std_logic_vector{31~downto~0}~138 0 35 (_entity (_out ))))
      )
    )
    (Memory
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal address ~std_logic_vector{31~downto~0}~13 0 20 (_entity (_in ))))
        (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal WriteData ~std_logic_vector{31~downto~0}~132 0 23 (_entity (_in ))))
        (_port (_internal MemData ~std_logic_vector{31~downto~0}~134 0 26 (_entity (_out ))))
      )
    )
    (MDR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal data_in ~std_logic_vector{31~downto~0}~1310 0 44 (_entity (_in ))))
        (_port (_internal data_out ~std_logic_vector{31~downto~0}~1312 0 45 (_entity (_out ))))
      )
    )
    (MUX2x1_32bit
      (_object
        (_port (_internal A ~std_logic_vector{31~downto~0}~1356 0 120 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{31~downto~0}~1356 0 120 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal num_out ~std_logic_vector{31~downto~0}~1358 0 122 (_entity (_out ))))
      )
    )
    (MUX2x1_5bit
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1350 0 112 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 112 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal num_out ~std_logic_vector{4~downto~0}~1352 0 114 (_entity (_out ))))
      )
    )
    (MUX4x1_32bit
      (_object
        (_port (_internal A ~std_logic_vector{31~downto~0}~1376 0 136 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{31~downto~0}~1376 0 136 (_entity (_in ))))
        (_port (_internal C ~std_logic_vector{31~downto~0}~1376 0 136 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{31~downto~0}~1376 0 136 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1378 0 137 (_entity (_in ))))
        (_port (_internal num_out ~std_logic_vector{31~downto~0}~1380 0 138 (_entity (_out ))))
      )
    )
    (MUX3x1_32bit
      (_object
        (_port (_internal A ~std_logic_vector{31~downto~0}~1364 0 128 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{31~downto~0}~1364 0 128 (_entity (_in ))))
        (_port (_internal C ~std_logic_vector{31~downto~0}~1364 0 128 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1366 0 129 (_entity (_in ))))
        (_port (_internal num_out ~std_logic_vector{31~downto~0}~1368 0 130 (_entity (_out ))))
      )
    )
    (PC
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal pc_control ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal pc_in ~std_logic_vector{31~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal pc_out ~std_logic_vector{31~downto~0}~1316 0 57 (_entity (_out ))))
      )
    )
    (Reg_File
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal write_reg ~std_logic_vector{4~downto~0}~13 0 69 (_entity (_in ))))
        (_port (_internal write_data ~std_logic_vector{31~downto~0}~1318 0 70 (_entity (_in ))))
        (_port (_internal read_reg1 ~std_logic_vector{4~downto~0}~1320 0 71 (_entity (_in ))))
        (_port (_internal read_reg2 ~std_logic_vector{4~downto~0}~1322 0 72 (_entity (_in ))))
        (_port (_internal read_data1 ~std_logic_vector{31~downto~0}~1324 0 73 (_entity (_out ))))
        (_port (_internal read_data2 ~std_logic_vector{31~downto~0}~1326 0 74 (_entity (_out ))))
      )
    )
    (sign_ext
      (_object
        (_port (_internal num_in ~std_logic_vector{15~downto~0}~13 0 158 (_entity (_in ))))
        (_port (_internal num_out ~std_logic_vector{31~downto~0}~1386 0 159 (_entity (_out ))))
      )
    )
    (SL2
      (_object
        (_port (_internal num_in ~std_logic_vector{31~downto~0}~1382 0 144 (_entity (_in ))))
        (_port (_internal num_out ~std_logic_vector{31~downto~0}~1384 0 145 (_entity (_out ))))
      )
    )
    (SL2_Jump
      (_object
        (_port (_internal num_in ~std_logic_vector{25~downto~0}~13 0 151 (_entity (_in ))))
        (_port (_internal num_out ~std_logic_vector{27~downto~0}~13 0 152 (_entity (_out ))))
      )
    )
    (TempRegisters
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal in_reg_A ~std_logic_vector{31~downto~0}~1328 0 82 (_entity (_in ))))
        (_port (_internal in_reg_B ~std_logic_vector{31~downto~0}~1330 0 83 (_entity (_in ))))
        (_port (_internal in_ALU_out ~std_logic_vector{31~downto~0}~1332 0 84 (_entity (_in ))))
        (_port (_internal out_reg_A ~std_logic_vector{31~downto~0}~1334 0 87 (_entity (_out ))))
        (_port (_internal out_reg_B ~std_logic_vector{31~downto~0}~1336 0 88 (_entity (_out ))))
        (_port (_internal out_ALU_out ~std_logic_vector{31~downto~0}~1338 0 89 (_entity (_out ))))
      )
    )
  )
  (_instantiation A_Logic_Unit 0 210 (_component ALU )
    (_port
      ((A)(MuxToAlu))
      ((B)(Mux4ToAlu))
      ((control)(ALUControltoALU))
      ((result)(AluResultOut))
      ((zero)(ZeroCarry_TL))
    )
    (_use (_entity . alu)
    )
  )
  (_instantiation ALU_CONTROL 0 211 (_component ALUControl )
    (_port
      ((ALUOp)(ALUOp_TL))
      ((funct)(InstructionRegOut(d_5_0)))
      ((control)(ALUControltoALU))
    )
    (_use (_entity . alucontrol)
    )
  )
  (_instantiation CTRL_UNIT 0 212 (_component ControlUnit )
    (_port
      ((CLK)(CLK))
      ((reset)(reset))
      ((Op)(InstructionRegOut(d_31_26)))
      ((PCWrtieCond)(PCWriteCond_TL))
      ((PCWrite)(PCWrite_TL))
      ((IorD)(IorD_TL))
      ((MemRead)(MemRead_TL))
      ((MemWrite)(MemWrite_TL))
      ((MemtoReg)(MemToReg_TL))
      ((IRWrite)(IRWrite_TL))
      ((ALUSrcA)(ALUSrcA_TL))
      ((RegWrite)(RegWrite_TL))
      ((RegDst)(RegDst_TL))
      ((PCSource)(PCsource_TL))
      ((ALUOp)(ALUOp_TL))
      ((ALUSrcB)(ALUSrcB_TL))
    )
    (_use (_entity . controlunit)
    )
  )
  (_instantiation INSTR_REG 0 213 (_component InstructionRegister )
    (_port
      ((CLK)(CLK))
      ((reset)(reset))
      ((IRWrite)(IRWrite_TL))
      ((MemData)(MemDataOut))
      ((instruction)(InstructionRegOut))
    )
    (_use (_entity . instructionregister)
    )
  )
  (_instantiation MEM 0 214 (_component Memory )
    (_port
      ((CLK)(CLK))
      ((address)(MuxToAddress))
      ((MemWrite)(MemWrite_TL))
      ((MemRead)(MemRead_TL))
      ((WriteData)(RegBToMux))
      ((MemData)(MemDataOut))
    )
    (_use (_entity . memory)
    )
  )
  (_instantiation MEM_DATA_REG 0 215 (_component MDR )
    (_port
      ((CLK)(CLK))
      ((reset)(reset))
      ((data_in)(MemDataOut))
      ((data_out)(MemoryDataRegOut))
    )
    (_use (_entity . mdr)
    )
  )
  (_instantiation MUX_1 0 216 (_component MUX2x1_32bit )
    (_port
      ((A)(pc_out))
      ((B)(AluOutToMux))
      ((sel)(IorD_TL))
      ((num_out)(MuxToAddress))
    )
    (_use (_entity . mux2x1_32bit)
    )
  )
  (_instantiation MUX_2 0 217 (_component MUX2x1_5bit )
    (_port
      ((A)(InstructionRegOut(d_20_16)))
      ((B)(InstructionRegOut(d_15_11)))
      ((sel)(RegDst_TL))
      ((num_out)(MuxToWriteRegister))
    )
    (_use (_entity . mux2x1_5bit)
    )
  )
  (_instantiation MUX_3 0 218 (_component MUX2x1_32bit )
    (_port
      ((A)(AluOutToMux))
      ((B)(MemoryDataRegOut))
      ((sel)(MemToReg_TL))
      ((num_out)(MuxToWriteData))
    )
    (_use (_entity . mux2x1_32bit)
    )
  )
  (_instantiation MUX_4 0 219 (_component MUX2x1_32bit )
    (_port
      ((A)(pc_out))
      ((B)(RegAToMux))
      ((sel)(ALUSrcA_TL))
      ((num_out)(MuxToAlu))
    )
    (_use (_entity . mux2x1_32bit)
    )
  )
  (_instantiation MUX_5 0 220 (_component MUX4x1_32bit )
    (_port
      ((A)(RegBToMux))
      ((B)(_string \x"00000004"\))
      ((C)(SignExtendOut))
      ((D)(ShiftLeft1ToMux4))
      ((sel)(ALUSrcB_TL))
      ((num_out)(Mux4ToAlu))
    )
    (_use (_entity . mux4x1_32bit)
      (_port
        ((A)(A))
        ((B)(B))
        ((C)(C))
        ((D)(D))
        ((sel)(sel))
        ((num_out)(num_out))
      )
    )
  )
  (_instantiation MUX_6 0 221 (_component MUX3x1_32bit )
    (_port
      ((A)(AluResultOut))
      ((B)(AluOutToMux))
      ((C)(JumpAddress))
      ((sel)(PCsource_TL))
      ((num_out)(MuxToPC))
    )
    (_use (_entity . mux3x1_32bit)
    )
  )
  (_instantiation P_C 0 222 (_component PC )
    (_port
      ((CLK)(CLK))
      ((reset)(reset))
      ((pc_control)(ORtoPC))
      ((pc_in)(MuxToPC))
      ((pc_out)(pc_out))
    )
    (_use (_entity . pc)
    )
  )
  (_instantiation REG 0 223 (_component Reg_File )
    (_port
      ((CLK)(CLK))
      ((reset)(reset))
      ((RegWrite)(RegWrite_TL))
      ((write_reg)(MuxToWriteRegister))
      ((write_data)(MuxToWriteData))
      ((read_reg1)(InstructionRegOut(d_25_21)))
      ((read_reg2)(InstructionRegOut(d_20_16)))
      ((read_data1)(ReadData1ToA))
      ((read_data2)(ReadData2ToB))
    )
    (_use (_entity . reg_file)
    )
  )
  (_instantiation SE 0 224 (_component sign_ext )
    (_port
      ((num_in)(InstructionRegOut(d_15_0)))
      ((num_out)(SignExtendOut))
    )
    (_use (_entity . sign_ext)
    )
  )
  (_instantiation SLL1 0 225 (_component SL2 )
    (_port
      ((num_in)(SignExtendOut))
      ((num_out)(ShiftLeft1ToMux4))
    )
    (_use (_entity . sl2)
    )
  )
  (_instantiation SLL2 0 226 (_component SL2_Jump )
    (_port
      ((num_in)(InstructionRegOut(d_25_0)))
      ((num_out)(JumpAddress(d_27_0)))
    )
    (_use (_entity . sl2_jump)
    )
  )
  (_instantiation TEMP_REG 0 227 (_component TempRegisters )
    (_port
      ((CLK)(CLK))
      ((reset)(reset))
      ((in_reg_A)(ReadData1ToA))
      ((in_reg_B)(ReadData2ToB))
      ((in_ALU_out)(AluResultOut))
      ((out_reg_A)(RegAToMux))
      ((out_reg_B)(RegBToMux))
      ((out_ALU_out)(AluOutToMux))
    )
    (_use (_entity . tempregisters)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~136 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~138 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1312 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1318 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1324 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1326 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1328 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1330 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1332 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1334 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1336 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1338 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1340 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1342 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1344 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1356 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1358 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1364 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1366 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1368 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1376 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1378 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1380 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1382 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1384 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1386 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1388 0 167 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1394 0 171 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1396 0 177 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_constant (_internal PC_increment ~std_logic_vector{31~downto~0}~1396 0 177 (_architecture (_string \x"00000004"\))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1398 0 184 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal pc_out ~std_logic_vector{31~downto~0}~1398 0 184 (_architecture (_uni ))))
    (_signal (_internal MuxToAddress ~std_logic_vector{31~downto~0}~1398 0 184 (_architecture (_uni ))))
    (_signal (_internal MemDataOut ~std_logic_vector{31~downto~0}~1398 0 184 (_architecture (_uni ))))
    (_signal (_internal MemoryDataRegOut ~std_logic_vector{31~downto~0}~1398 0 184 (_architecture (_uni ))))
    (_signal (_internal InstructionRegOut ~std_logic_vector{31~downto~0}~1398 0 184 (_architecture (_uni ))))
    (_signal (_internal MuxToWriteData ~std_logic_vector{31~downto~0}~1398 0 185 (_architecture (_uni ))))
    (_signal (_internal ReadData1ToA ~std_logic_vector{31~downto~0}~1398 0 185 (_architecture (_uni ))))
    (_signal (_internal ReadData2ToB ~std_logic_vector{31~downto~0}~1398 0 185 (_architecture (_uni ))))
    (_signal (_internal RegAToMux ~std_logic_vector{31~downto~0}~1398 0 185 (_architecture (_uni ))))
    (_signal (_internal RegBToMux ~std_logic_vector{31~downto~0}~1398 0 185 (_architecture (_uni ))))
    (_signal (_internal SignExtendOut ~std_logic_vector{31~downto~0}~1398 0 186 (_architecture (_uni ))))
    (_signal (_internal ShiftLeft1ToMux4 ~std_logic_vector{31~downto~0}~1398 0 186 (_architecture (_uni ))))
    (_signal (_internal MuxToAlu ~std_logic_vector{31~downto~0}~1398 0 186 (_architecture (_uni ))))
    (_signal (_internal Mux4ToAlu ~std_logic_vector{31~downto~0}~1398 0 186 (_architecture (_uni ))))
    (_signal (_internal AluResultOut ~std_logic_vector{31~downto~0}~1398 0 186 (_architecture (_uni ))))
    (_signal (_internal AluOutToMux ~std_logic_vector{31~downto~0}~1398 0 186 (_architecture (_uni ))))
    (_signal (_internal JumpAddress ~std_logic_vector{31~downto~0}~1398 0 187 (_architecture (_uni ))))
    (_signal (_internal MuxToPC ~std_logic_vector{31~downto~0}~1398 0 187 (_architecture (_uni ))))
    (_signal (_internal ZeroCarry_TL ~extieee.std_logic_1164.std_logic 0 190 (_architecture (_uni ))))
    (_signal (_internal ALUSrcA_TL ~extieee.std_logic_1164.std_logic 0 190 (_architecture (_uni ))))
    (_signal (_internal RegWrite_TL ~extieee.std_logic_1164.std_logic 0 190 (_architecture (_uni ))))
    (_signal (_internal RegDst_TL ~extieee.std_logic_1164.std_logic 0 190 (_architecture (_uni ))))
    (_signal (_internal PCWriteCond_TL ~extieee.std_logic_1164.std_logic 0 191 (_architecture (_uni ))))
    (_signal (_internal PCWrite_TL ~extieee.std_logic_1164.std_logic 0 191 (_architecture (_uni ))))
    (_signal (_internal IorD_TL ~extieee.std_logic_1164.std_logic 0 191 (_architecture (_uni ))))
    (_signal (_internal MemRead_TL ~extieee.std_logic_1164.std_logic 0 191 (_architecture (_uni ))))
    (_signal (_internal MemWrite_TL ~extieee.std_logic_1164.std_logic 0 191 (_architecture (_uni ))))
    (_signal (_internal MemToReg_TL ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal IRWrite_TL ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal ANDtoOR ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal ORtoPC ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13100 0 195 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal MuxToWriteRegister ~std_logic_vector{4~downto~0}~13100 0 195 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13102 0 198 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ALUControltoALU ~std_logic_vector{3~downto~0}~13102 0 198 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13104 0 201 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal PCsource_TL ~std_logic_vector{1~downto~0}~13104 0 201 (_architecture (_uni ))))
    (_signal (_internal ALUSrcB_TL ~std_logic_vector{1~downto~0}~13104 0 201 (_architecture (_uni ))))
    (_signal (_internal ALUOp_TL ~std_logic_vector{1~downto~0}~13104 0 201 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31{31~downto~28}~13 0 206 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 28))))))
    (_type (_internal ~std_logic_vector{31{31~downto~28}~13105 0 206 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 28))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 212 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13 0 217 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~11}~13 0 217 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13 0 223 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13106 0 223 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 224 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~0}~13 0 226 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{31{27~downto~0}~13 0 226 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_process
      (line__204(_architecture 0 0 204 (_assignment (_simple)(_target(31))(_sensitivity(20)(24)))))
      (line__205(_architecture 1 0 205 (_assignment (_simple)(_target(32))(_sensitivity(25)(31)))))
      (line__206(_architecture 2 0 206 (_assignment (_simple)(_alias((JumpAddress(d_31_28))(pc_out(d_31_28))))(_target(18(d_31_28)))(_sensitivity(2(d_31_28))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Behavioral 3 -1
  )
)
V 000044 55 1467          1747142030539 sim
(_unit VHDL (testbench 0 4 (sim 0 7 ))
  (_version v33)
  (_time 1747142030538 2025.05.13 16:13:50)
  (_source (\./src/TestBench.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1747142029476)
    (_use )
  )
  (_component
    (Top_Level
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
      )
    )
  )
  (_instantiation UUT 0 22 (_component Top_Level )
    (_port
      ((clk)(clk))
      ((reset)(reset))
    )
    (_use (_entity . top_level)
    )
  )
  (_object
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_architecture (_uni ((i 2))))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_architecture (_uni ((i 2))))))
    (_constant (_internal clk_period ~extSTD.STANDARD.TIME 0 10 (_architecture ((ns 4622945017495814144)))))
    (_process
      (clock_process(_architecture 0 0 30 (_process (_wait_for)(_target(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
  )
  (_model . sim 1 -1
  )
)
