EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# C8051F502
#
DEF C8051F502 U 0 40 Y Y 1 L N
F0 "U" -50 750 50 H V L BNN
F1 "C8051F502" -200 -900 50 H V L BNN
F2 "QFN50P500X500X100-33N" -500 1050 50 H I L BNN
F3 "MCU 8-bit C8051F50x 8051 CISC 64KB Flash 2.5V/3.3V/5V Automotive 32-Pin QFN EP Tube" -1650 -1500 50 H I L BNN
F4 "https://www.digikey.com/product-detail/en/silicon-labs/C8051F502-IM/336-1515-5-ND/1885981?utm_source=snapeda&utm_medium=aggregator&utm_campaign=symbol" -2950 -1900 50 H I L BNN "Field5"
F5 "Silicon Labs" -250 -1050 50 H I L BNN "Field6"
DRAW
S -500 950 500 -950 0 0 10 f
X P0.1/CNVSTR 1 -700 700 200 R 40 40 0 0 B
X _RST/C2CK 10 700 250 200 L 40 40 0 0 I
X P2.7/AD15 11 700 -600 200 L 40 40 0 0 B
X P2.6/AD14 12 700 -500 200 L 40 40 0 0 B
X P2.5/AD13 13 700 -400 200 L 40 40 0 0 B
X P2.4/AD12 14 700 -300 200 L 40 40 0 0 B
X P2.3/AD11 15 700 -200 200 L 40 40 0 0 B
X P2.2/AD10 16 700 -100 200 L 40 40 0 0 B
X P2.1/AD9 17 700 0 200 L 40 40 0 0 B
X P2.0/AD8 18 700 100 200 L 40 40 0 0 B
X P1.7/AD7 19 -700 -800 200 R 40 40 0 0 B
X VIO 2 700 500 200 L 40 40 0 0 W
X P1.6/AD6 20 -700 -700 200 R 40 40 0 0 B
X P1.5/AD5 21 -700 -600 200 R 40 40 0 0 B
X P1.4/AD4 22 -700 -500 200 R 40 40 0 0 B
X P1.3/AD3 23 -700 -400 200 R 40 40 0 0 B
X P1.2/AD2 24 -700 -300 200 R 40 40 0 0 B
X P1.1/AD1 25 -700 -200 200 R 40 40 0 0 B
X P1.0/AD0 26 -700 -100 200 R 40 40 0 0 B
X P0.7/CANRX 27 -700 100 200 R 40 40 0 0 B
X P0.6/CANTX 28 -700 200 200 R 40 40 0 0 B
X P0.5/UART0-RX 29 -700 300 200 R 40 40 0 0 B
X VREGIN 3 700 600 200 L 40 40 0 0 W
X P0.4/UART0-TX 30 -700 400 200 R 40 40 0 0 B
X P0.3/XTAL2 31 -700 500 200 R 40 40 0 0 B
X P0.2/XTAL1 32 -700 600 200 R 40 40 0 0 B
X VDD 4 700 800 200 L 40 40 0 0 W
X VDDA 5 700 700 200 L 40 40 0 0 W
X GND/DCâ€“ 6 700 -750 200 L 40 40 0 0 W
X GND 7 700 -850 200 L 40 40 0 0 W
X P0.0/VREF 8 -700 800 200 R 40 40 0 0 B
X C2D 9 700 350 200 L 40 40 0 0 B
ENDDRAW
ENDDEF
#
#End Library
