Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Oct 31 15:29:05 2022
| Host         : DESKTOP-OJK9U19 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file max_counter_timing_summary_routed.rpt -pb max_counter_timing_summary_routed.pb -rpx max_counter_timing_summary_routed.rpx -warn_on_violation
| Design       : max_counter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CNT/tff1/q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CNT/tff2/q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CNT/tff3/q_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    9          inf        0.000                      0                    9           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Bin[2]
                            (input port)
  Destination:            out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.195ns  (logic 5.217ns (56.733%)  route 3.978ns (43.267%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  Bin[2] (IN)
                         net (fo=0)                   0.000     0.000    Bin[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  Bin_IBUF[2]_inst/O
                         net (fo=1, routed)           1.516     2.980    CNT/tff1/Bin_IBUF[2]
    SLICE_X0Y12          LUT6 (Prop_lut6_I5_O)        0.124     3.104 r  CNT/tff1/out_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.588     3.692    CNT/tff1/out_OBUF_inst_i_2_n_0
    SLICE_X0Y10          LUT3 (Prop_lut3_I0_O)        0.124     3.816 r  CNT/tff1/out_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.874     5.690    out_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505     9.195 r  out_OBUF_inst/O
                         net (fo=0)                   0.000     9.195    out
    U16                                                               r  out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CNT/tff4/q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.725ns  (logic 1.456ns (25.437%)  route 4.268ns (74.563%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=4, routed)           4.268     5.725    CNT/tff4/reset_IBUF
    SLICE_X0Y12          FDCE                                         f  CNT/tff4/q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CNT/tff3/q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.720ns  (logic 1.456ns (25.456%)  route 4.264ns (74.544%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=4, routed)           4.264     5.720    CNT/tff3/reset_IBUF
    SLICE_X1Y12          FDCE                                         f  CNT/tff3/q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CNT/tff1/q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.339ns  (logic 1.456ns (27.277%)  route 3.882ns (72.723%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=4, routed)           3.882     5.339    CNT/tff1/reset_IBUF
    SLICE_X0Y13          FDCE                                         f  CNT/tff1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CNT/tff2/q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.334ns  (logic 1.456ns (27.299%)  route 3.878ns (72.701%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=4, routed)           3.878     5.334    CNT/tff2/reset_IBUF
    SLICE_X1Y13          FDCE                                         f  CNT/tff2/q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CNT/tff1/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CNT/tff1/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.114ns  (logic 0.580ns (52.071%)  route 0.534ns (47.929%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE                         0.000     0.000 r  CNT/tff1/q_reg/C
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  CNT/tff1/q_reg/Q
                         net (fo=3, routed)           0.534     0.990    CNT/tff1/B[0]
    SLICE_X0Y13          LUT1 (Prop_lut1_I0_O)        0.124     1.114 r  CNT/tff1/q_i_1__2/O
                         net (fo=1, routed)           0.000     1.114    CNT/tff1/p_0_in
    SLICE_X0Y13          FDCE                                         r  CNT/tff1/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CNT/tff4/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CNT/tff4/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.102ns  (logic 0.580ns (52.641%)  route 0.522ns (47.359%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE                         0.000     0.000 r  CNT/tff4/q_reg/C
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  CNT/tff4/q_reg/Q
                         net (fo=2, routed)           0.522     0.978    CNT/tff4/q_reg_0[0]
    SLICE_X0Y12          LUT1 (Prop_lut1_I0_O)        0.124     1.102 r  CNT/tff4/q_i_1/O
                         net (fo=1, routed)           0.000     1.102    CNT/tff4/q_i_1_n_0
    SLICE_X0Y12          FDCE                                         r  CNT/tff4/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CNT/tff2/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CNT/tff2/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.085ns  (logic 0.580ns (53.444%)  route 0.505ns (46.556%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE                         0.000     0.000 r  CNT/tff2/q_reg/C
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  CNT/tff2/q_reg/Q
                         net (fo=3, routed)           0.505     0.961    CNT/tff2/q_reg_0[0]
    SLICE_X1Y13          LUT1 (Prop_lut1_I0_O)        0.124     1.085 r  CNT/tff2/q_i_1__1/O
                         net (fo=1, routed)           0.000     1.085    CNT/tff2/q_i_1__1_n_0
    SLICE_X1Y13          FDCE                                         r  CNT/tff2/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CNT/tff3/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CNT/tff3/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.085ns  (logic 0.580ns (53.444%)  route 0.505ns (46.556%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE                         0.000     0.000 r  CNT/tff3/q_reg/C
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  CNT/tff3/q_reg/Q
                         net (fo=3, routed)           0.505     0.961    CNT/tff3/q_reg_0[0]
    SLICE_X1Y12          LUT1 (Prop_lut1_I0_O)        0.124     1.085 r  CNT/tff3/q_i_1__0/O
                         net (fo=1, routed)           0.000     1.085    CNT/tff3/q_i_1__0_n_0
    SLICE_X1Y12          FDCE                                         r  CNT/tff3/q_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CNT/tff2/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CNT/tff2/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE                         0.000     0.000 r  CNT/tff2/q_reg/C
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  CNT/tff2/q_reg/Q
                         net (fo=3, routed)           0.168     0.309    CNT/tff2/q_reg_0[0]
    SLICE_X1Y13          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  CNT/tff2/q_i_1__1/O
                         net (fo=1, routed)           0.000     0.354    CNT/tff2/q_i_1__1_n_0
    SLICE_X1Y13          FDCE                                         r  CNT/tff2/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CNT/tff3/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CNT/tff3/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE                         0.000     0.000 r  CNT/tff3/q_reg/C
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  CNT/tff3/q_reg/Q
                         net (fo=3, routed)           0.168     0.309    CNT/tff3/q_reg_0[0]
    SLICE_X1Y12          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  CNT/tff3/q_i_1__0/O
                         net (fo=1, routed)           0.000     0.354    CNT/tff3/q_i_1__0_n_0
    SLICE_X1Y12          FDCE                                         r  CNT/tff3/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CNT/tff4/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CNT/tff4/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE                         0.000     0.000 r  CNT/tff4/q_reg/C
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  CNT/tff4/q_reg/Q
                         net (fo=2, routed)           0.185     0.326    CNT/tff4/q_reg_0[0]
    SLICE_X0Y12          LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  CNT/tff4/q_i_1/O
                         net (fo=1, routed)           0.000     0.371    CNT/tff4/q_i_1_n_0
    SLICE_X0Y12          FDCE                                         r  CNT/tff4/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CNT/tff1/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CNT/tff1/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE                         0.000     0.000 r  CNT/tff1/q_reg/C
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  CNT/tff1/q_reg/Q
                         net (fo=3, routed)           0.197     0.338    CNT/tff1/B[0]
    SLICE_X0Y13          LUT1 (Prop_lut1_I0_O)        0.045     0.383 r  CNT/tff1/q_i_1__2/O
                         net (fo=1, routed)           0.000     0.383    CNT/tff1/p_0_in
    SLICE_X0Y13          FDCE                                         r  CNT/tff1/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CNT/tff2/q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.056ns  (logic 0.224ns (10.906%)  route 1.832ns (89.094%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=4, routed)           1.832     2.056    CNT/tff2/reset_IBUF
    SLICE_X1Y13          FDCE                                         f  CNT/tff2/q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CNT/tff1/q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.061ns  (logic 0.224ns (10.883%)  route 1.836ns (89.117%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=4, routed)           1.836     2.061    CNT/tff1/reset_IBUF
    SLICE_X0Y13          FDCE                                         f  CNT/tff1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CNT/tff4/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.107ns  (logic 1.392ns (66.059%)  route 0.715ns (33.941%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE                         0.000     0.000 r  CNT/tff4/q_reg/C
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  CNT/tff4/q_reg/Q
                         net (fo=2, routed)           0.294     0.435    CNT/tff1/out[2]
    SLICE_X0Y10          LUT3 (Prop_lut3_I1_O)        0.045     0.480 r  CNT/tff1/out_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.421     0.901    out_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.107 r  out_OBUF_inst/O
                         net (fo=0)                   0.000     2.107    out
    U16                                                               r  out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CNT/tff3/q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.184ns  (logic 0.224ns (10.266%)  route 1.960ns (89.734%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=4, routed)           1.960     2.184    CNT/tff3/reset_IBUF
    SLICE_X1Y12          FDCE                                         f  CNT/tff3/q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CNT/tff4/q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.189ns  (logic 0.224ns (10.246%)  route 1.964ns (89.754%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=4, routed)           1.964     2.189    CNT/tff4/reset_IBUF
    SLICE_X0Y12          FDCE                                         f  CNT/tff4/q_reg/CLR
  -------------------------------------------------------------------    -------------------





