{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 19 02:20:20 2010 " "Info: Processing started: Fri Nov 19 02:20:20 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off I2C_Protocal -c I2C_Protocal " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off I2C_Protocal -c I2C_Protocal" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "I2C_Protocal.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file I2C_Protocal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_Protocal-FSM_Moore " "Info: Found design unit 1: I2C_Protocal-FSM_Moore" {  } { { "I2C_Protocal.vhd" "" { Text "C:/Users/Alexander/Documents/ALTERA/HW5/I2C/I2C_Protocal.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 I2C_Protocal " "Info: Found entity 1: I2C_Protocal" {  } { { "I2C_Protocal.vhd" "" { Text "C:/Users/Alexander/Documents/ALTERA/HW5/I2C/I2C_Protocal.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "I2C_Protocal " "Info: Elaborating entity \"I2C_Protocal\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SDA_out I2C_Protocal.vhd(8) " "Warning (10541): VHDL Signal Declaration warning at I2C_Protocal.vhd(8): used implicit default value for signal \"SDA_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "I2C_Protocal.vhd" "" { Text "C:/Users/Alexander/Documents/ALTERA/HW5/I2C/I2C_Protocal.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SDA_enable I2C_Protocal.vhd(8) " "Warning (10541): VHDL Signal Declaration warning at I2C_Protocal.vhd(8): used implicit default value for signal \"SDA_enable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "I2C_Protocal.vhd" "" { Text "C:/Users/Alexander/Documents/ALTERA/HW5/I2C/I2C_Protocal.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_out I2C_Protocal.vhd(8) " "Warning (10541): VHDL Signal Declaration warning at I2C_Protocal.vhd(8): used implicit default value for signal \"data_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "I2C_Protocal.vhd" "" { Text "C:/Users/Alexander/Documents/ALTERA/HW5/I2C/I2C_Protocal.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "addr_out I2C_Protocal.vhd(8) " "Warning (10541): VHDL Signal Declaration warning at I2C_Protocal.vhd(8): used implicit default value for signal \"addr_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "I2C_Protocal.vhd" "" { Text "C:/Users/Alexander/Documents/ALTERA/HW5/I2C/I2C_Protocal.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "SDA_out GND " "Warning (13410): Pin \"SDA_out\" is stuck at GND" {  } { { "I2C_Protocal.vhd" "" { Text "C:/Users/Alexander/Documents/ALTERA/HW5/I2C/I2C_Protocal.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SDA_enable GND " "Warning (13410): Pin \"SDA_enable\" is stuck at GND" {  } { { "I2C_Protocal.vhd" "" { Text "C:/Users/Alexander/Documents/ALTERA/HW5/I2C/I2C_Protocal.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "data_out GND " "Warning (13410): Pin \"data_out\" is stuck at GND" {  } { { "I2C_Protocal.vhd" "" { Text "C:/Users/Alexander/Documents/ALTERA/HW5/I2C/I2C_Protocal.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "addr_out GND " "Warning (13410): Pin \"addr_out\" is stuck at GND" {  } { { "I2C_Protocal.vhd" "" { Text "C:/Users/Alexander/Documents/ALTERA/HW5/I2C/I2C_Protocal.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Warning: Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_hi " "Warning (15610): No output dependent on input pin \"clk_hi\"" {  } { { "I2C_Protocal.vhd" "" { Text "C:/Users/Alexander/Documents/ALTERA/HW5/I2C/I2C_Protocal.vhd" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SDA_in " "Warning (15610): No output dependent on input pin \"SDA_in\"" {  } { { "I2C_Protocal.vhd" "" { Text "C:/Users/Alexander/Documents/ALTERA/HW5/I2C/I2C_Protocal.vhd" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SCL_in " "Warning (15610): No output dependent on input pin \"SCL_in\"" {  } { { "I2C_Protocal.vhd" "" { Text "C:/Users/Alexander/Documents/ALTERA/HW5/I2C/I2C_Protocal.vhd" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "byte_done " "Warning (15610): No output dependent on input pin \"byte_done\"" {  } { { "I2C_Protocal.vhd" "" { Text "C:/Users/Alexander/Documents/ALTERA/HW5/I2C/I2C_Protocal.vhd" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr_bsend " "Warning (15610): No output dependent on input pin \"addr_bsend\"" {  } { { "I2C_Protocal.vhd" "" { Text "C:/Users/Alexander/Documents/ALTERA/HW5/I2C/I2C_Protocal.vhd" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9 " "Info: Implemented 9 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Info: Implemented 4 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "236 " "Info: Peak virtual memory: 236 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 19 02:20:21 2010 " "Info: Processing ended: Fri Nov 19 02:20:21 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
