// Seed: 2894646929
module module_0 (
    input wire id_0
    , id_9,
    output supply1 id_1
    , id_10,
    output supply1 id_2,
    input tri0 id_3,
    output supply1 id_4,
    input supply0 id_5,
    output wand id_6,
    output logic id_7
);
  always @* begin : LABEL_0
    id_7 = -1 == id_3;
  end
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    output uwire id_2,
    input tri id_3,
    input wand id_4,
    output logic id_5
);
  assign id_5 = id_0;
  assign id_5 = id_3;
  always @(*) id_5 <= id_4;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1,
      id_2,
      id_3,
      id_2,
      id_5
  );
endmodule
