// Seed: 2279369523
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    output logic id_1,
    output id_2,
    output id_3
);
  logic id_4;
  type_7(
      1, 1'h0, id_0
  );
endmodule
