

================================================================
== Vitis HLS Report for 'ProcessingElement_1'
================================================================
* Date:           Mon Nov 11 16:40:36 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MatrixMultiplication
* Solution:       xcu250-figd2104-2L-e (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.376 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+-----------------------------------------------+
        |                                                                                         |                                                                              |  Latency (cycles) |   Latency (absolute)  |    Interval   |                    Pipeline                   |
        |                                         Instance                                        |                                    Module                                    |   min   |   max   |    min    |    max    |  min  |  max  |                      Type                     |
        +-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+-----------------------------------------------+
        |grp_ProcessingElement_1_Pipeline_1_fu_168                                                |ProcessingElement_1_Pipeline_1                                                |       33|       33|   0.330 us|   0.330 us|     32|     32|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_ProcessingElement_1_Pipeline_2_fu_174                                                |ProcessingElement_1_Pipeline_2                                                |     1025|     1025|  10.250 us|  10.250 us|   1024|   1024|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_180  |ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer  |      514|      514|   5.140 us|   5.140 us|    513|    513|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189                            |ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M                            |     1033|     1033|  10.330 us|  10.330 us|   1025|   1025|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_ProcessingElement_1_Pipeline_WriteC_Flattened_fu_211                                 |ProcessingElement_1_Pipeline_WriteC_Flattened                                 |    32770|    32770|   0.328 ms|   0.328 ms|  32769|  32769|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+-----------------------------------------------+

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |     Trip    |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |- OuterTile_N    |        ?|        ?|         ?|          -|          -|  0 ~ 8388608|        no|
        | + OuterTile_M   |        ?|        ?|         ?|          -|          -|  0 ~ 8388608|        no|
        |  ++ Collapse_K  |        ?|        ?|      1035|          -|          -|            ?|        no|
        +-----------------+---------+---------+----------+-----------+-----------+-------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      543|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     40|     4614|     4548|     -|
|Memory               |       15|      -|       32|       33|     0|
|Multiplexer          |        -|      -|        0|      361|     -|
|Register             |        -|      -|      357|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |       15|     40|     5003|     5485|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        1|      1|       ~0|        1|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------+---------+----+------+------+-----+
    |                                         Instance                                        |                                    Module                                    | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------+---------+----+------+------+-----+
    |grp_ProcessingElement_1_Pipeline_1_fu_168                                                |ProcessingElement_1_Pipeline_1                                                |        0|   0|     7|    51|    0|
    |grp_ProcessingElement_1_Pipeline_2_fu_174                                                |ProcessingElement_1_Pipeline_2                                                |        0|   0|    12|    61|    0|
    |grp_ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_180  |ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer  |        0|   0|    26|   185|    0|
    |grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189                            |ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M                            |        0|  40|  4506|  3929|    0|
    |grp_ProcessingElement_1_Pipeline_WriteC_Flattened_fu_211                                 |ProcessingElement_1_Pipeline_WriteC_Flattened                                 |        0|   0|    63|   322|    0|
    +-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                                    |                                                                              |        0|  40|  4614|  4548|    0|
    +-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+-------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory  |                   Module                  | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |aBuffer_U  |ProcessingElement_1_aBuffer_RAM_AUTO_1R1W  |        0|  32|  33|    0|    32|   32|     1|         1024|
    |cBuffer_U  |ProcessingElement_1_cBuffer_RAM_AUTO_1R1W  |       15|   0|   0|    0|  1024|  256|     1|       262144|
    +-----------+-------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total      |                                           |       15|  32|  33|    0|  1056|  288|     2|       263168|
    +-----------+-------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln54_fu_288_p2               |         +|   0|  0|  31|          24|           1|
    |add_ln56_fu_316_p2               |         +|   0|  0|  31|          24|           1|
    |k_31_fu_340_p2                   |         +|   0|  0|  39|          32|           1|
    |sub60_fu_263_p2                  |         +|   0|  0|  31|          24|           2|
    |sub63_fu_269_p2                  |         +|   0|  0|  31|          24|           2|
    |sub66_fu_275_p2                  |         +|   0|  0|  39|          32|           2|
    |sub_i103_fu_247_p2               |         +|   0|  0|  40|          33|           9|
    |sub_i_fu_228_p2                  |         +|   0|  0|  40|          33|           9|
    |cmp111_fu_359_p2                 |      icmp|   0|  0|  39|          32|           1|
    |cmp61_fu_294_p2                  |      icmp|   0|  0|  31|          24|          24|
    |cmp64_fu_326_p2                  |      icmp|   0|  0|  31|          24|          24|
    |cmp67_fu_366_p2                  |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln54_fu_283_p2              |      icmp|   0|  0|  31|          24|          24|
    |icmp_ln56_fu_311_p2              |      icmp|   0|  0|  31|          24|          24|
    |icmp_ln60_fu_335_p2              |      icmp|   0|  0|  39|          32|          32|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |brmerge282_fu_385_p2             |        or|   0|  0|   2|           1|           1|
    |tmp1_fu_380_p2                   |        or|   0|  0|   2|           1|           1|
    |cond90_fu_350_p3                 |    select|   0|  0|   6|           1|           6|
    |cond_fu_371_p3                   |    select|   0|  0|   6|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 543|         424|         199|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |aBuffer_address0  |  20|          4|    5|         20|
    |aBuffer_ce0       |  20|          4|    1|          4|
    |aBuffer_ce1       |   9|          2|    1|          2|
    |aBuffer_d0        |  20|          4|   32|        128|
    |aBuffer_we0       |  20|          4|    1|          4|
    |aPipes_0_read     |  14|          3|    1|          3|
    |aPipes_1_din      |   9|          2|   32|         64|
    |aPipes_1_write    |  14|          3|    1|          3|
    |ap_NS_fsm         |  59|         11|    1|         11|
    |ap_done           |   9|          2|    1|          2|
    |bPipes_0_read     |   9|          2|    1|          2|
    |bPipes_1_write    |   9|          2|    1|          2|
    |cBuffer_address0  |  20|          4|   10|         40|
    |cBuffer_ce0       |  20|          4|    1|          4|
    |cBuffer_ce1       |   9|          2|    1|          2|
    |cBuffer_d0        |  14|          3|  256|        768|
    |cBuffer_we0       |  14|          3|    1|          3|
    |cPipes_0_write    |   9|          2|    1|          2|
    |cPipes_1_read     |   9|          2|    1|          2|
    |k_reg_157         |   9|          2|   32|         64|
    |m0_reg_146        |   9|          2|   24|         48|
    |n0_fu_100         |   9|          2|   24|         48|
    |real_start        |   9|          2|    1|          2|
    |size_m_c9_blk_n   |   9|          2|    1|          2|
    |size_n_c1_blk_n   |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             | 361|         75|  432|       1232|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                                 Name                                                 | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln54_reg_444                                                                                      |  24|   0|   24|          0|
    |add_ln56_reg_462                                                                                      |  24|   0|   24|          0|
    |ap_CS_fsm                                                                                             |  10|   0|   10|          0|
    |ap_done_reg                                                                                           |   1|   0|    1|          0|
    |brmerge282_reg_500                                                                                    |   1|   0|    1|          0|
    |cmp111_reg_490                                                                                        |   1|   0|    1|          0|
    |cmp61_reg_449                                                                                         |   1|   0|    1|          0|
    |cmp64_reg_472                                                                                         |   1|   0|    1|          0|
    |cond90_reg_485                                                                                        |   1|   0|    5|          4|
    |cond_reg_495                                                                                          |   1|   0|    5|          4|
    |div_i104_cast3_reg_421                                                                                |  24|   0|   24|          0|
    |div_i_cast1_reg_416                                                                                   |  24|   0|   24|          0|
    |grp_ProcessingElement_1_Pipeline_1_fu_168_ap_start_reg                                                |   1|   0|    1|          0|
    |grp_ProcessingElement_1_Pipeline_2_fu_174_ap_start_reg                                                |   1|   0|    1|          0|
    |grp_ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_180_ap_start_reg  |   1|   0|    1|          0|
    |grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_ap_start_reg                            |   1|   0|    1|          0|
    |grp_ProcessingElement_1_Pipeline_WriteC_Flattened_fu_211_ap_start_reg                                 |   1|   0|    1|          0|
    |k_31_reg_480                                                                                          |  32|   0|   32|          0|
    |k_reg_157                                                                                             |  32|   0|   32|          0|
    |m0_reg_146                                                                                            |  24|   0|   24|          0|
    |mul_reg_454                                                                                           |  23|   0|   27|          4|
    |n0_fu_100                                                                                             |  24|   0|   24|          0|
    |start_once_reg                                                                                        |   1|   0|    1|          0|
    |sub60_reg_426                                                                                         |  24|   0|   24|          0|
    |sub63_reg_431                                                                                         |  24|   0|   24|          0|
    |sub66_reg_436                                                                                         |  32|   0|   32|          0|
    |trunc_ln56_reg_467                                                                                    |  23|   0|   23|          0|
    +------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                                 | 357|   0|  369|         12|
    +------------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+--------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  ProcessingElement.1|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  ProcessingElement.1|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  ProcessingElement.1|  return value|
|start_full_n              |   in|    1|  ap_ctrl_hs|  ProcessingElement.1|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  ProcessingElement.1|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|  ProcessingElement.1|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  ProcessingElement.1|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  ProcessingElement.1|  return value|
|start_out                 |  out|    1|  ap_ctrl_hs|  ProcessingElement.1|  return value|
|start_write               |  out|    1|  ap_ctrl_hs|  ProcessingElement.1|  return value|
|aPipes_0_dout             |   in|   32|     ap_fifo|             aPipes_0|       pointer|
|aPipes_0_num_data_valid   |   in|    3|     ap_fifo|             aPipes_0|       pointer|
|aPipes_0_fifo_cap         |   in|    3|     ap_fifo|             aPipes_0|       pointer|
|aPipes_0_empty_n          |   in|    1|     ap_fifo|             aPipes_0|       pointer|
|aPipes_0_read             |  out|    1|     ap_fifo|             aPipes_0|       pointer|
|aPipes_1_din              |  out|   32|     ap_fifo|             aPipes_1|       pointer|
|aPipes_1_num_data_valid   |   in|    3|     ap_fifo|             aPipes_1|       pointer|
|aPipes_1_fifo_cap         |   in|    3|     ap_fifo|             aPipes_1|       pointer|
|aPipes_1_full_n           |   in|    1|     ap_fifo|             aPipes_1|       pointer|
|aPipes_1_write            |  out|    1|     ap_fifo|             aPipes_1|       pointer|
|bPipes_0_dout             |   in|  256|     ap_fifo|             bPipes_0|       pointer|
|bPipes_0_num_data_valid   |   in|    3|     ap_fifo|             bPipes_0|       pointer|
|bPipes_0_fifo_cap         |   in|    3|     ap_fifo|             bPipes_0|       pointer|
|bPipes_0_empty_n          |   in|    1|     ap_fifo|             bPipes_0|       pointer|
|bPipes_0_read             |  out|    1|     ap_fifo|             bPipes_0|       pointer|
|bPipes_1_din              |  out|  256|     ap_fifo|             bPipes_1|       pointer|
|bPipes_1_num_data_valid   |   in|    3|     ap_fifo|             bPipes_1|       pointer|
|bPipes_1_fifo_cap         |   in|    3|     ap_fifo|             bPipes_1|       pointer|
|bPipes_1_full_n           |   in|    1|     ap_fifo|             bPipes_1|       pointer|
|bPipes_1_write            |  out|    1|     ap_fifo|             bPipes_1|       pointer|
|cPipes_0_din              |  out|  256|     ap_fifo|             cPipes_0|       pointer|
|cPipes_0_num_data_valid   |   in|    3|     ap_fifo|             cPipes_0|       pointer|
|cPipes_0_fifo_cap         |   in|    3|     ap_fifo|             cPipes_0|       pointer|
|cPipes_0_full_n           |   in|    1|     ap_fifo|             cPipes_0|       pointer|
|cPipes_0_write            |  out|    1|     ap_fifo|             cPipes_0|       pointer|
|cPipes_1_dout             |   in|  256|     ap_fifo|             cPipes_1|       pointer|
|cPipes_1_num_data_valid   |   in|    3|     ap_fifo|             cPipes_1|       pointer|
|cPipes_1_fifo_cap         |   in|    3|     ap_fifo|             cPipes_1|       pointer|
|cPipes_1_empty_n          |   in|    1|     ap_fifo|             cPipes_1|       pointer|
|cPipes_1_read             |  out|    1|     ap_fifo|             cPipes_1|       pointer|
|size_n                    |   in|   32|     ap_none|               size_n|        scalar|
|size_k                    |   in|   32|     ap_none|               size_k|        scalar|
|size_m                    |   in|   32|     ap_none|               size_m|        scalar|
|size_n_c1_din             |  out|   32|     ap_fifo|            size_n_c1|       pointer|
|size_n_c1_num_data_valid  |   in|    3|     ap_fifo|            size_n_c1|       pointer|
|size_n_c1_fifo_cap        |   in|    3|     ap_fifo|            size_n_c1|       pointer|
|size_n_c1_full_n          |   in|    1|     ap_fifo|            size_n_c1|       pointer|
|size_n_c1_write           |  out|    1|     ap_fifo|            size_n_c1|       pointer|
|size_m_c9_din             |  out|   32|     ap_fifo|            size_m_c9|       pointer|
|size_m_c9_num_data_valid  |   in|    3|     ap_fifo|            size_m_c9|       pointer|
|size_m_c9_fifo_cap        |   in|    3|     ap_fifo|            size_m_c9|       pointer|
|size_m_c9_full_n          |   in|    1|     ap_fifo|            size_m_c9|       pointer|
|size_m_c9_write           |  out|    1|     ap_fifo|            size_m_c9|       pointer|
+--------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 6 
8 --> 9 10 
9 --> 8 
10 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.39>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%n0 = alloca i32 1" [../kernel/Compute.cpp:54]   --->   Operation 11 'alloca' 'n0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%size_m_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size_m"   --->   Operation 12 'read' 'size_m_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%size_n_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size_n"   --->   Operation 13 'read' 'size_n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.39ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %size_m_c9, i32 %size_m_read"   --->   Operation 14 'write' 'write_ln0' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (1.39ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %size_n_c1, i32 %size_n_read"   --->   Operation 15 'write' 'write_ln0' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.69ns)   --->   "%aBuffer = alloca i64 1" [../kernel/Compute.cpp:23]   --->   Operation 16 'alloca' 'aBuffer' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 17 [1/1] (1.20ns)   --->   "%cBuffer = alloca i64 1" [../kernel/Compute.cpp:26]   --->   Operation 17 'alloca' 'cBuffer' <Predicate = true> <Delay = 1.20>
ST_1 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln0 = call void @ProcessingElement.1_Pipeline_1, i32 %aBuffer"   --->   Operation 18 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 19 [2/2] (0.00ns)   --->   "%call_ln0 = call void @ProcessingElement.1_Pipeline_2, i256 %cBuffer"   --->   Operation 19 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln54 = store i24 0, i24 %n0" [../kernel/Compute.cpp:54]   --->   Operation 20 'store' 'store_ln54' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.49>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%size_k_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size_k"   --->   Operation 21 'read' 'size_k_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/2] (1.48ns)   --->   "%call_ln0 = call void @ProcessingElement.1_Pipeline_1, i32 %aBuffer"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 1.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 23 [1/2] (1.49ns)   --->   "%call_ln0 = call void @ProcessingElement.1_Pipeline_2, i256 %cBuffer"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 1.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 24 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln0 = call void @ProcessingElement.1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer, i32 %aBuffer, i32 %aPipes_0, i32 %aPipes_1"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.49>
ST_4 : Operation 26 [1/2] (1.49ns)   --->   "%call_ln0 = call void @ProcessingElement.1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer, i32 %aBuffer, i32 %aPipes_0, i32 %aPipes_1"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 1.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.71>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size_m_c9, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size_n_c1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %cPipes_1, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %cPipes_0, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %bPipes_1, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %bPipes_0, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aPipes_1, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aPipes_0, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%empty_311 = wait i32 @_ssdm_op_Wait"   --->   Operation 35 'wait' 'empty_311' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%size_n_cast = zext i32 %size_n_read"   --->   Operation 36 'zext' 'size_n_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.88ns)   --->   "%sub_i = add i33 %size_n_cast, i33 511"   --->   Operation 37 'add' 'sub_i' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%div_i_cast1 = partselect i24 @_ssdm_op_PartSelect.i24.i33.i32.i32, i33 %sub_i, i32 9, i32 32"   --->   Operation 38 'partselect' 'div_i_cast1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%size_m_cast = zext i32 %size_m_read"   --->   Operation 39 'zext' 'size_m_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.88ns)   --->   "%sub_i103 = add i33 %size_m_cast, i33 511"   --->   Operation 40 'add' 'sub_i103' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%div_i104_cast3 = partselect i24 @_ssdm_op_PartSelect.i24.i33.i32.i32, i33 %sub_i103, i32 9, i32 32"   --->   Operation 41 'partselect' 'div_i104_cast3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.83ns)   --->   "%sub60 = add i24 %div_i_cast1, i24 16777215"   --->   Operation 42 'add' 'sub60' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.83ns)   --->   "%sub63 = add i24 %div_i104_cast3, i24 16777215"   --->   Operation 43 'add' 'sub63' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.88ns)   --->   "%sub66 = add i32 %size_k_read, i32 4294967295"   --->   Operation 44 'add' 'sub66' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln54 = br void %OuterTile_M" [../kernel/Compute.cpp:54]   --->   Operation 45 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.21>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%n0_31 = load i24 %n0"   --->   Operation 46 'load' 'n0_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.83ns)   --->   "%icmp_ln54 = icmp_eq  i24 %n0_31, i24 %div_i_cast1" [../kernel/Compute.cpp:54]   --->   Operation 47 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 48 [1/1] (0.83ns)   --->   "%add_ln54 = add i24 %n0_31, i24 1" [../kernel/Compute.cpp:54]   --->   Operation 48 'add' 'add_ln54' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %OuterTile_M.split, void %for.end230.loopexit" [../kernel/Compute.cpp:54]   --->   Operation 49 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%speclooptripcount_ln54 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 8388608, i64 4194304" [../kernel/Compute.cpp:54]   --->   Operation 50 'speclooptripcount' 'speclooptripcount_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../kernel/Compute.cpp:54]   --->   Operation 51 'specloopname' 'specloopname_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.83ns)   --->   "%cmp61 = icmp_ult  i24 %n0_31, i24 %sub60"   --->   Operation 52 'icmp' 'cmp61' <Predicate = (!icmp_ln54)> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%empty_312 = trunc i24 %n0_31"   --->   Operation 53 'trunc' 'empty_312' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%mul = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i23.i4, i23 %empty_312, i4 0"   --->   Operation 54 'bitconcatenate' 'mul' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.38ns)   --->   "%br_ln56 = br void %Collapse_K" [../kernel/Compute.cpp:56]   --->   Operation 55 'br' 'br_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.38>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln231 = ret" [../kernel/Compute.cpp:231]   --->   Operation 56 'ret' 'ret_ln231' <Predicate = (icmp_ln54)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.21>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%m0 = phi i24 0, void %OuterTile_M.split, i24 %add_ln56, void %for.body187.preheader" [../kernel/Compute.cpp:56]   --->   Operation 57 'phi' 'm0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.83ns)   --->   "%icmp_ln56 = icmp_eq  i24 %m0, i24 %div_i104_cast3" [../kernel/Compute.cpp:56]   --->   Operation 58 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 59 [1/1] (0.83ns)   --->   "%add_ln56 = add i24 %m0, i24 1" [../kernel/Compute.cpp:56]   --->   Operation 59 'add' 'add_ln56' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %Collapse_K.split, void %for.inc228.loopexit" [../kernel/Compute.cpp:56]   --->   Operation 60 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i24 %m0" [../kernel/Compute.cpp:56]   --->   Operation 61 'trunc' 'trunc_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 8388608, i64 4194304" [../kernel/Compute.cpp:56]   --->   Operation 62 'speclooptripcount' 'speclooptripcount_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../kernel/Compute.cpp:56]   --->   Operation 63 'specloopname' 'specloopname_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.83ns)   --->   "%cmp64 = icmp_ult  i24 %m0, i24 %sub63" [../kernel/Compute.cpp:56]   --->   Operation 64 'icmp' 'cmp64' <Predicate = (!icmp_ln56)> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (0.38ns)   --->   "%br_ln60 = br void %Pipeline_N" [../kernel/Compute.cpp:60]   --->   Operation 65 'br' 'br_ln60' <Predicate = (!icmp_ln56)> <Delay = 0.38>
ST_7 : Operation 66 [1/1] (0.38ns)   --->   "%store_ln54 = store i24 %add_ln54, i24 %n0" [../kernel/Compute.cpp:54]   --->   Operation 66 'store' 'store_ln54' <Predicate = (icmp_ln56)> <Delay = 0.38>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln54 = br void %OuterTile_M" [../kernel/Compute.cpp:54]   --->   Operation 67 'br' 'br_ln54' <Predicate = (icmp_ln56)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.12>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%k = phi i32 0, void %Collapse_K.split, i32 %k_31, void %Pipeline_N.split"   --->   Operation 68 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.88ns)   --->   "%icmp_ln60 = icmp_eq  i32 %k, i32 %size_k_read" [../kernel/Compute.cpp:60]   --->   Operation 69 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 70 [1/1] (0.88ns)   --->   "%k_31 = add i32 %k, i32 1" [../kernel/Compute.cpp:60]   --->   Operation 70 'add' 'k_31' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %icmp_ln60, void %Pipeline_N.split, void %for.body187.preheader" [../kernel/Compute.cpp:60]   --->   Operation 71 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i32 %k" [../kernel/Compute.cpp:60]   --->   Operation 72 'trunc' 'trunc_ln60' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.27ns)   --->   "%cond90 = select i1 %trunc_ln60, i5 16, i5 0" [../kernel/Compute.cpp:60]   --->   Operation 73 'select' 'cond90' <Predicate = (!icmp_ln60)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 74 [1/1] (0.88ns)   --->   "%cmp111 = icmp_eq  i32 %k, i32 0" [../kernel/Compute.cpp:60]   --->   Operation 74 'icmp' 'cmp111' <Predicate = (!icmp_ln60)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (0.88ns)   --->   "%cmp67 = icmp_ult  i32 %k, i32 %sub66" [../kernel/Compute.cpp:60]   --->   Operation 75 'icmp' 'cmp67' <Predicate = (!icmp_ln60)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [1/1] (0.27ns)   --->   "%cond = select i1 %trunc_ln60, i5 0, i5 16" [../kernel/Compute.cpp:60]   --->   Operation 76 'select' 'cond' <Predicate = (!icmp_ln60)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node brmerge282)   --->   "%tmp1 = or i1 %cmp64, i1 %cmp67" [../kernel/Compute.cpp:56]   --->   Operation 77 'or' 'tmp1' <Predicate = (!icmp_ln60)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (0.12ns) (out node of the LUT)   --->   "%brmerge282 = or i1 %tmp1, i1 %cmp61" [../kernel/Compute.cpp:56]   --->   Operation 78 'or' 'brmerge282' <Predicate = (!icmp_ln60)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%empty_314 = wait i32 @_ssdm_op_Wait"   --->   Operation 79 'wait' 'empty_314' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 80 [2/2] (0.12ns)   --->   "%call_ln56 = call void @ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M, i256 %bPipes_0, i256 %bPipes_1, i23 %trunc_ln56, i256 %cBuffer, i1 %cmp111, i32 %size_m_read, i5 %cond90, i32 %aBuffer, i27 %mul, i5 %cond, i32 %size_n_read, i1 %brmerge282, i32 %aPipes_0, i32 %aPipes_1" [../kernel/Compute.cpp:56]   --->   Operation 80 'call' 'call_ln56' <Predicate = (!icmp_ln60)> <Delay = 0.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%empty_313 = wait i32 @_ssdm_op_Wait"   --->   Operation 81 'wait' 'empty_313' <Predicate = (icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 82 [2/2] (0.00ns)   --->   "%call_ln0 = call void @ProcessingElement.1_Pipeline_WriteC_Flattened, i256 %cBuffer, i256 %cPipes_0, i256 %cPipes_1"   --->   Operation 82 'call' 'call_ln0' <Predicate = (icmp_ln60)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [../kernel/Compute.cpp:60]   --->   Operation 83 'specloopname' 'specloopname_ln60' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/2] (0.00ns)   --->   "%call_ln56 = call void @ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M, i256 %bPipes_0, i256 %bPipes_1, i23 %trunc_ln56, i256 %cBuffer, i1 %cmp111, i32 %size_m_read, i5 %cond90, i32 %aBuffer, i27 %mul, i5 %cond, i32 %size_n_read, i1 %brmerge282, i32 %aPipes_0, i32 %aPipes_1" [../kernel/Compute.cpp:56]   --->   Operation 84 'call' 'call_ln56' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln60 = br void %Pipeline_N" [../kernel/Compute.cpp:60]   --->   Operation 85 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>

State 10 <SV = 8> <Delay = 1.17>
ST_10 : Operation 86 [1/2] (1.17ns)   --->   "%call_ln0 = call void @ProcessingElement.1_Pipeline_WriteC_Flattened, i256 %cBuffer, i256 %cPipes_0, i256 %cPipes_1"   --->   Operation 86 'call' 'call_ln0' <Predicate = true> <Delay = 1.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln56 = br void %Collapse_K" [../kernel/Compute.cpp:56]   --->   Operation 87 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ aPipes_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ aPipes_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ bPipes_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ bPipes_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cPipes_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cPipes_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ size_n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ size_k]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ size_m]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ size_n_c1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ size_m_c9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n0                     (alloca           ) [ 01111111111]
size_m_read            (read             ) [ 00111111111]
size_n_read            (read             ) [ 00111111111]
write_ln0              (write            ) [ 00000000000]
write_ln0              (write            ) [ 00000000000]
aBuffer                (alloca           ) [ 00111111111]
cBuffer                (alloca           ) [ 00111111111]
store_ln54             (store            ) [ 00000000000]
size_k_read            (read             ) [ 00011111111]
call_ln0               (call             ) [ 00000000000]
call_ln0               (call             ) [ 00000000000]
empty                  (wait             ) [ 00000000000]
call_ln0               (call             ) [ 00000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
empty_311              (wait             ) [ 00000000000]
size_n_cast            (zext             ) [ 00000000000]
sub_i                  (add              ) [ 00000000000]
div_i_cast1            (partselect       ) [ 00000011111]
size_m_cast            (zext             ) [ 00000000000]
sub_i103               (add              ) [ 00000000000]
div_i104_cast3         (partselect       ) [ 00000011111]
sub60                  (add              ) [ 00000011111]
sub63                  (add              ) [ 00000011111]
sub66                  (add              ) [ 00000011111]
br_ln54                (br               ) [ 00000000000]
n0_31                  (load             ) [ 00000000000]
icmp_ln54              (icmp             ) [ 00000011111]
add_ln54               (add              ) [ 00000001111]
br_ln54                (br               ) [ 00000000000]
speclooptripcount_ln54 (speclooptripcount) [ 00000000000]
specloopname_ln54      (specloopname     ) [ 00000000000]
cmp61                  (icmp             ) [ 00000001111]
empty_312              (trunc            ) [ 00000000000]
mul                    (bitconcatenate   ) [ 00000001111]
br_ln56                (br               ) [ 00000011111]
ret_ln231              (ret              ) [ 00000000000]
m0                     (phi              ) [ 00000001000]
icmp_ln56              (icmp             ) [ 00000011111]
add_ln56               (add              ) [ 00000011111]
br_ln56                (br               ) [ 00000000000]
trunc_ln56             (trunc            ) [ 00000000110]
speclooptripcount_ln56 (speclooptripcount) [ 00000000000]
specloopname_ln56      (specloopname     ) [ 00000000000]
cmp64                  (icmp             ) [ 00000000110]
br_ln60                (br               ) [ 00000011111]
store_ln54             (store            ) [ 00000000000]
br_ln54                (br               ) [ 00000000000]
k                      (phi              ) [ 00000000100]
icmp_ln60              (icmp             ) [ 00000011111]
k_31                   (add              ) [ 00000011111]
br_ln60                (br               ) [ 00000000000]
trunc_ln60             (trunc            ) [ 00000000000]
cond90                 (select           ) [ 00000000010]
cmp111                 (icmp             ) [ 00000000010]
cmp67                  (icmp             ) [ 00000000000]
cond                   (select           ) [ 00000000010]
tmp1                   (or               ) [ 00000000000]
brmerge282             (or               ) [ 00000000010]
empty_314              (wait             ) [ 00000000000]
empty_313              (wait             ) [ 00000000000]
specloopname_ln60      (specloopname     ) [ 00000000000]
call_ln56              (call             ) [ 00000000000]
br_ln60                (br               ) [ 00000011111]
call_ln0               (call             ) [ 00000000000]
br_ln56                (br               ) [ 00000011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="aPipes_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aPipes_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="aPipes_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aPipes_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bPipes_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bPipes_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bPipes_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bPipes_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cPipes_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cPipes_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="cPipes_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cPipes_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="size_n">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_n"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="size_k">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_k"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="size_m">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_m"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="size_n_c1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_n_c1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="size_m_c9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_m_c9"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ProcessingElement.1_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ProcessingElement.1_Pipeline_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ProcessingElement.1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i33.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i27.i23.i4"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ProcessingElement.1_Pipeline_WriteC_Flattened"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="n0_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n0/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="aBuffer_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="aBuffer/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="cBuffer_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cBuffer/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="size_m_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_m_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="size_n_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_n_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="write_ln0_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="0" index="2" bw="32" slack="0"/>
<pin id="128" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="write_ln0_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="32" slack="0"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="size_k_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_k_read/2 "/>
</bind>
</comp>

<comp id="146" class="1005" name="m0_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="24" slack="1"/>
<pin id="148" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="m0 (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="m0_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="1"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="24" slack="0"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m0/7 "/>
</bind>
</comp>

<comp id="157" class="1005" name="k_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="1"/>
<pin id="159" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="k_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="32" slack="0"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/8 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_ProcessingElement_1_Pipeline_1_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_ProcessingElement_1_Pipeline_2_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="0" slack="0"/>
<pin id="176" dir="0" index="1" bw="256" slack="0"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="32" slack="0"/>
<pin id="184" dir="0" index="3" bw="32" slack="0"/>
<pin id="185" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="0" slack="0"/>
<pin id="191" dir="0" index="1" bw="256" slack="0"/>
<pin id="192" dir="0" index="2" bw="256" slack="0"/>
<pin id="193" dir="0" index="3" bw="23" slack="1"/>
<pin id="194" dir="0" index="4" bw="256" slack="2147483647"/>
<pin id="195" dir="0" index="5" bw="1" slack="0"/>
<pin id="196" dir="0" index="6" bw="32" slack="7"/>
<pin id="197" dir="0" index="7" bw="5" slack="0"/>
<pin id="198" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="199" dir="0" index="9" bw="27" slack="2"/>
<pin id="200" dir="0" index="10" bw="5" slack="0"/>
<pin id="201" dir="0" index="11" bw="32" slack="7"/>
<pin id="202" dir="0" index="12" bw="1" slack="0"/>
<pin id="203" dir="0" index="13" bw="32" slack="0"/>
<pin id="204" dir="0" index="14" bw="32" slack="0"/>
<pin id="205" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln56/8 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_ProcessingElement_1_Pipeline_WriteC_Flattened_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="0" slack="0"/>
<pin id="213" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="256" slack="0"/>
<pin id="215" dir="0" index="3" bw="256" slack="0"/>
<pin id="216" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/8 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln54_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="24" slack="0"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="size_n_cast_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="4"/>
<pin id="227" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="size_n_cast/5 "/>
</bind>
</comp>

<comp id="228" class="1004" name="sub_i_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="10" slack="0"/>
<pin id="231" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub_i/5 "/>
</bind>
</comp>

<comp id="234" class="1004" name="div_i_cast1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="24" slack="0"/>
<pin id="236" dir="0" index="1" bw="33" slack="0"/>
<pin id="237" dir="0" index="2" bw="5" slack="0"/>
<pin id="238" dir="0" index="3" bw="7" slack="0"/>
<pin id="239" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="div_i_cast1/5 "/>
</bind>
</comp>

<comp id="244" class="1004" name="size_m_cast_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="4"/>
<pin id="246" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="size_m_cast/5 "/>
</bind>
</comp>

<comp id="247" class="1004" name="sub_i103_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="10" slack="0"/>
<pin id="250" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub_i103/5 "/>
</bind>
</comp>

<comp id="253" class="1004" name="div_i104_cast3_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="24" slack="0"/>
<pin id="255" dir="0" index="1" bw="33" slack="0"/>
<pin id="256" dir="0" index="2" bw="5" slack="0"/>
<pin id="257" dir="0" index="3" bw="7" slack="0"/>
<pin id="258" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="div_i104_cast3/5 "/>
</bind>
</comp>

<comp id="263" class="1004" name="sub60_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="24" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub60/5 "/>
</bind>
</comp>

<comp id="269" class="1004" name="sub63_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="24" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub63/5 "/>
</bind>
</comp>

<comp id="275" class="1004" name="sub66_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="3"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub66/5 "/>
</bind>
</comp>

<comp id="280" class="1004" name="n0_31_load_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="24" slack="5"/>
<pin id="282" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n0_31/6 "/>
</bind>
</comp>

<comp id="283" class="1004" name="icmp_ln54_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="24" slack="0"/>
<pin id="285" dir="0" index="1" bw="24" slack="1"/>
<pin id="286" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/6 "/>
</bind>
</comp>

<comp id="288" class="1004" name="add_ln54_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="24" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/6 "/>
</bind>
</comp>

<comp id="294" class="1004" name="cmp61_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="24" slack="0"/>
<pin id="296" dir="0" index="1" bw="24" slack="1"/>
<pin id="297" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp61/6 "/>
</bind>
</comp>

<comp id="299" class="1004" name="empty_312_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="24" slack="0"/>
<pin id="301" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_312/6 "/>
</bind>
</comp>

<comp id="303" class="1004" name="mul_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="27" slack="0"/>
<pin id="305" dir="0" index="1" bw="23" slack="0"/>
<pin id="306" dir="0" index="2" bw="1" slack="0"/>
<pin id="307" dir="1" index="3" bw="27" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mul/6 "/>
</bind>
</comp>

<comp id="311" class="1004" name="icmp_ln56_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="24" slack="0"/>
<pin id="313" dir="0" index="1" bw="24" slack="2"/>
<pin id="314" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/7 "/>
</bind>
</comp>

<comp id="316" class="1004" name="add_ln56_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="24" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/7 "/>
</bind>
</comp>

<comp id="322" class="1004" name="trunc_ln56_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="24" slack="0"/>
<pin id="324" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln56/7 "/>
</bind>
</comp>

<comp id="326" class="1004" name="cmp64_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="24" slack="0"/>
<pin id="328" dir="0" index="1" bw="24" slack="2"/>
<pin id="329" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp64/7 "/>
</bind>
</comp>

<comp id="331" class="1004" name="store_ln54_store_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="24" slack="1"/>
<pin id="333" dir="0" index="1" bw="24" slack="6"/>
<pin id="334" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/7 "/>
</bind>
</comp>

<comp id="335" class="1004" name="icmp_ln60_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="6"/>
<pin id="338" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60/8 "/>
</bind>
</comp>

<comp id="340" class="1004" name="k_31_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_31/8 "/>
</bind>
</comp>

<comp id="346" class="1004" name="trunc_ln60_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60/8 "/>
</bind>
</comp>

<comp id="350" class="1004" name="cond90_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="5" slack="0"/>
<pin id="353" dir="0" index="2" bw="5" slack="0"/>
<pin id="354" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cond90/8 "/>
</bind>
</comp>

<comp id="359" class="1004" name="cmp111_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="0" index="1" bw="32" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp111/8 "/>
</bind>
</comp>

<comp id="366" class="1004" name="cmp67_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="3"/>
<pin id="369" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp67/8 "/>
</bind>
</comp>

<comp id="371" class="1004" name="cond_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="5" slack="0"/>
<pin id="374" dir="0" index="2" bw="5" slack="0"/>
<pin id="375" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cond/8 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="1"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp1/8 "/>
</bind>
</comp>

<comp id="385" class="1004" name="brmerge282_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="2"/>
<pin id="388" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge282/8 "/>
</bind>
</comp>

<comp id="391" class="1005" name="n0_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="24" slack="0"/>
<pin id="393" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="n0 "/>
</bind>
</comp>

<comp id="398" class="1005" name="size_m_read_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="4"/>
<pin id="400" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="size_m_read "/>
</bind>
</comp>

<comp id="404" class="1005" name="size_n_read_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="4"/>
<pin id="406" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="size_n_read "/>
</bind>
</comp>

<comp id="410" class="1005" name="size_k_read_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="3"/>
<pin id="412" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="size_k_read "/>
</bind>
</comp>

<comp id="416" class="1005" name="div_i_cast1_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="24" slack="1"/>
<pin id="418" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="div_i_cast1 "/>
</bind>
</comp>

<comp id="421" class="1005" name="div_i104_cast3_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="24" slack="2"/>
<pin id="423" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="div_i104_cast3 "/>
</bind>
</comp>

<comp id="426" class="1005" name="sub60_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="24" slack="1"/>
<pin id="428" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sub60 "/>
</bind>
</comp>

<comp id="431" class="1005" name="sub63_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="24" slack="2"/>
<pin id="433" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="sub63 "/>
</bind>
</comp>

<comp id="436" class="1005" name="sub66_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="3"/>
<pin id="438" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="sub66 "/>
</bind>
</comp>

<comp id="444" class="1005" name="add_ln54_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="24" slack="1"/>
<pin id="446" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="add_ln54 "/>
</bind>
</comp>

<comp id="449" class="1005" name="cmp61_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="2"/>
<pin id="451" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp61 "/>
</bind>
</comp>

<comp id="454" class="1005" name="mul_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="27" slack="2"/>
<pin id="456" dir="1" index="1" bw="27" slack="2"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="462" class="1005" name="add_ln56_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="24" slack="0"/>
<pin id="464" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="add_ln56 "/>
</bind>
</comp>

<comp id="467" class="1005" name="trunc_ln56_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="23" slack="1"/>
<pin id="469" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln56 "/>
</bind>
</comp>

<comp id="472" class="1005" name="cmp64_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="1"/>
<pin id="474" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp64 "/>
</bind>
</comp>

<comp id="480" class="1005" name="k_31_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="0"/>
<pin id="482" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="k_31 "/>
</bind>
</comp>

<comp id="485" class="1005" name="cond90_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="5" slack="1"/>
<pin id="487" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="cond90 "/>
</bind>
</comp>

<comp id="490" class="1005" name="cmp111_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="1"/>
<pin id="492" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp111 "/>
</bind>
</comp>

<comp id="495" class="1005" name="cond_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="5" slack="1"/>
<pin id="497" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="cond "/>
</bind>
</comp>

<comp id="500" class="1005" name="brmerge282_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="1"/>
<pin id="502" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge282 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="22" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="28" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="28" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="24" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="16" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="24" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="26" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="20" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="112" pin="2"/><net_sink comp="124" pin=2"/></net>

<net id="137"><net_src comp="26" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="18" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="118" pin="2"/><net_sink comp="132" pin=2"/></net>

<net id="144"><net_src comp="24" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="14" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="34" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="44" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="172"><net_src comp="30" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="104" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="32" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="108" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="38" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="0" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="188"><net_src comp="2" pin="0"/><net_sink comp="180" pin=3"/></net>

<net id="206"><net_src comp="94" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="207"><net_src comp="4" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="208"><net_src comp="6" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="209"><net_src comp="0" pin="0"/><net_sink comp="189" pin=13"/></net>

<net id="210"><net_src comp="2" pin="0"/><net_sink comp="189" pin=14"/></net>

<net id="217"><net_src comp="96" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="8" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="219"><net_src comp="10" pin="0"/><net_sink comp="211" pin=3"/></net>

<net id="224"><net_src comp="34" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="232"><net_src comp="225" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="60" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="62" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="228" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="242"><net_src comp="64" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="243"><net_src comp="66" pin="0"/><net_sink comp="234" pin=3"/></net>

<net id="251"><net_src comp="244" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="60" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="259"><net_src comp="62" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="247" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="261"><net_src comp="64" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="262"><net_src comp="66" pin="0"/><net_sink comp="253" pin=3"/></net>

<net id="267"><net_src comp="234" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="68" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="253" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="68" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="54" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="287"><net_src comp="280" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="292"><net_src comp="280" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="70" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="280" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="302"><net_src comp="280" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="308"><net_src comp="84" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="299" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="86" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="315"><net_src comp="150" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="320"><net_src comp="150" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="70" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="325"><net_src comp="150" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="150" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="339"><net_src comp="161" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="344"><net_src comp="161" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="22" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="349"><net_src comp="161" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="355"><net_src comp="346" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="90" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="92" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="358"><net_src comp="350" pin="3"/><net_sink comp="189" pin=7"/></net>

<net id="363"><net_src comp="161" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="44" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="365"><net_src comp="359" pin="2"/><net_sink comp="189" pin=5"/></net>

<net id="370"><net_src comp="161" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="376"><net_src comp="346" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="92" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="378"><net_src comp="90" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="379"><net_src comp="371" pin="3"/><net_sink comp="189" pin=10"/></net>

<net id="384"><net_src comp="366" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="389"><net_src comp="380" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="385" pin="2"/><net_sink comp="189" pin=12"/></net>

<net id="394"><net_src comp="100" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="396"><net_src comp="391" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="397"><net_src comp="391" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="401"><net_src comp="112" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="403"><net_src comp="398" pin="1"/><net_sink comp="189" pin=6"/></net>

<net id="407"><net_src comp="118" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="409"><net_src comp="404" pin="1"/><net_sink comp="189" pin=11"/></net>

<net id="413"><net_src comp="140" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="415"><net_src comp="410" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="419"><net_src comp="234" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="424"><net_src comp="253" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="429"><net_src comp="263" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="434"><net_src comp="269" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="439"><net_src comp="275" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="447"><net_src comp="288" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="452"><net_src comp="294" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="457"><net_src comp="303" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="189" pin=9"/></net>

<net id="465"><net_src comp="316" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="470"><net_src comp="322" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="189" pin=3"/></net>

<net id="475"><net_src comp="326" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="483"><net_src comp="340" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="488"><net_src comp="350" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="189" pin=7"/></net>

<net id="493"><net_src comp="359" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="189" pin=5"/></net>

<net id="498"><net_src comp="371" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="189" pin=10"/></net>

<net id="503"><net_src comp="385" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="189" pin=12"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: aPipes_1 | {3 4 8 9 }
	Port: bPipes_1 | {8 9 }
	Port: cPipes_0 | {8 10 }
	Port: size_n_c1 | {1 }
	Port: size_m_c9 | {1 }
 - Input state : 
	Port: ProcessingElement.1 : aPipes_0 | {3 4 8 9 }
	Port: ProcessingElement.1 : bPipes_0 | {8 9 }
	Port: ProcessingElement.1 : cPipes_1 | {8 10 }
	Port: ProcessingElement.1 : size_n | {1 }
	Port: ProcessingElement.1 : size_k | {2 }
	Port: ProcessingElement.1 : size_m | {1 }
  - Chain level:
	State 1
		call_ln0 : 1
		call_ln0 : 1
		store_ln54 : 1
	State 2
	State 3
	State 4
	State 5
		sub_i : 1
		div_i_cast1 : 2
		sub_i103 : 1
		div_i104_cast3 : 2
		sub60 : 3
		sub63 : 3
	State 6
		icmp_ln54 : 1
		add_ln54 : 1
		br_ln54 : 2
		cmp61 : 1
		empty_312 : 1
		mul : 2
	State 7
		icmp_ln56 : 1
		add_ln56 : 1
		br_ln56 : 2
		trunc_ln56 : 1
		cmp64 : 1
	State 8
		icmp_ln60 : 1
		k_31 : 1
		br_ln60 : 2
		trunc_ln60 : 1
		cond90 : 2
		cmp111 : 1
		cmp67 : 1
		cond : 2
		tmp1 : 2
		brmerge282 : 2
		call_ln56 : 2
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                     Functional Unit                                     |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                        grp_ProcessingElement_1_Pipeline_1_fu_168                        |    0    |    0    |    5    |    24   |
|          |                        grp_ProcessingElement_1_Pipeline_2_fu_174                        |    0    |    0    |    10   |    34   |
|   call   | grp_ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_180 |    0    |    0    |    23   |    96   |
|          |              grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189              |    40   |  10.062 |   3944  |   3690  |
|          |                 grp_ProcessingElement_1_Pipeline_WriteC_Flattened_fu_211                |    0    |  0.774  |    69   |   236   |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                       sub_i_fu_228                                      |    0    |    0    |    0    |    39   |
|          |                                     sub_i103_fu_247                                     |    0    |    0    |    0    |    39   |
|          |                                       sub60_fu_263                                      |    0    |    0    |    0    |    31   |
|    add   |                                       sub63_fu_269                                      |    0    |    0    |    0    |    31   |
|          |                                       sub66_fu_275                                      |    0    |    0    |    0    |    39   |
|          |                                     add_ln54_fu_288                                     |    0    |    0    |    0    |    31   |
|          |                                     add_ln56_fu_316                                     |    0    |    0    |    0    |    31   |
|          |                                       k_31_fu_340                                       |    0    |    0    |    0    |    39   |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                     icmp_ln54_fu_283                                    |    0    |    0    |    0    |    31   |
|          |                                       cmp61_fu_294                                      |    0    |    0    |    0    |    31   |
|          |                                     icmp_ln56_fu_311                                    |    0    |    0    |    0    |    31   |
|   icmp   |                                       cmp64_fu_326                                      |    0    |    0    |    0    |    31   |
|          |                                     icmp_ln60_fu_335                                    |    0    |    0    |    0    |    39   |
|          |                                      cmp111_fu_359                                      |    0    |    0    |    0    |    39   |
|          |                                       cmp67_fu_366                                      |    0    |    0    |    0    |    39   |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|---------|
|  select  |                                      cond90_fu_350                                      |    0    |    0    |    0    |    5    |
|          |                                       cond_fu_371                                       |    0    |    0    |    0    |    5    |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|---------|
|    or    |                                       tmp1_fu_380                                       |    0    |    0    |    0    |    2    |
|          |                                    brmerge282_fu_385                                    |    0    |    0    |    0    |    2    |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                 size_m_read_read_fu_112                                 |    0    |    0    |    0    |    0    |
|   read   |                                 size_n_read_read_fu_118                                 |    0    |    0    |    0    |    0    |
|          |                                 size_k_read_read_fu_140                                 |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                                  write_ln0_write_fu_124                                 |    0    |    0    |    0    |    0    |
|          |                                  write_ln0_write_fu_132                                 |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   zext   |                                    size_n_cast_fu_225                                   |    0    |    0    |    0    |    0    |
|          |                                    size_m_cast_fu_244                                   |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                                    div_i_cast1_fu_234                                   |    0    |    0    |    0    |    0    |
|          |                                  div_i104_cast3_fu_253                                  |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                     empty_312_fu_299                                    |    0    |    0    |    0    |    0    |
|   trunc  |                                    trunc_ln56_fu_322                                    |    0    |    0    |    0    |    0    |
|          |                                    trunc_ln60_fu_346                                    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                                        mul_fu_303                                       |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                         |    40   |  10.836 |   4051  |   4615  |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |  URAM  |
+-------+--------+--------+--------+--------+
|aBuffer|    0   |   32   |   33   |    0   |
|cBuffer|   15   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+
| Total |   15   |   32   |   33   |    0   |
+-------+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln54_reg_444   |   24   |
|   add_ln56_reg_462   |   24   |
|  brmerge282_reg_500  |    1   |
|    cmp111_reg_490    |    1   |
|     cmp61_reg_449    |    1   |
|     cmp64_reg_472    |    1   |
|    cond90_reg_485    |    5   |
|     cond_reg_495     |    5   |
|div_i104_cast3_reg_421|   24   |
|  div_i_cast1_reg_416 |   24   |
|     k_31_reg_480     |   32   |
|       k_reg_157      |   32   |
|      m0_reg_146      |   24   |
|      mul_reg_454     |   27   |
|      n0_reg_391      |   24   |
|  size_k_read_reg_410 |   32   |
|  size_m_read_reg_398 |   32   |
|  size_n_read_reg_404 |   32   |
|     sub60_reg_426    |   24   |
|     sub63_reg_431    |   24   |
|     sub66_reg_436    |   32   |
|  trunc_ln56_reg_467  |   23   |
+----------------------+--------+
|         Total        |   448  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                              Comp                             |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|---------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
| grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189 |  p5  |   2  |   1  |    2   ||    0    ||    9    |
| grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189 |  p7  |   2  |   5  |   10   ||    0    ||    9    |
| grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189 |  p10 |   2  |   5  |   10   ||    0    ||    9    |
| grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189 |  p12 |   2  |   1  |    2   ||    0    ||    9    |
|---------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                             Total                             |      |      |      |   24   ||  1.548  ||    0    ||    36   |
|---------------------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   40   |   10   |  4051  |  4615  |    -   |
|   Memory  |   15   |    -   |    -   |   32   |   33   |    0   |
|Multiplexer|    -   |    -   |    1   |    0   |   36   |    -   |
|  Register |    -   |    -   |    -   |   448  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   15   |   40   |   12   |  4531  |  4684  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
