{
  "module_name": "imx8mq-reset.h",
  "hash_id": "3af0bba0788b3be10ff93d0bbaaa951aee4b4f38384b8873449379ba8665e012",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/reset/imx8mq-reset.h",
  "human_readable_source": " \n \n\n#ifndef DT_BINDING_RESET_IMX8MQ_H\n#define DT_BINDING_RESET_IMX8MQ_H\n\n#define IMX8MQ_RESET_A53_CORE_POR_RESET0\t0\n#define IMX8MQ_RESET_A53_CORE_POR_RESET1\t1\n#define IMX8MQ_RESET_A53_CORE_POR_RESET2\t2\n#define IMX8MQ_RESET_A53_CORE_POR_RESET3\t3\n#define IMX8MQ_RESET_A53_CORE_RESET0\t\t4\n#define IMX8MQ_RESET_A53_CORE_RESET1\t\t5\n#define IMX8MQ_RESET_A53_CORE_RESET2\t\t6\n#define IMX8MQ_RESET_A53_CORE_RESET3\t\t7\n#define IMX8MQ_RESET_A53_DBG_RESET0\t\t8\n#define IMX8MQ_RESET_A53_DBG_RESET1\t\t9\n#define IMX8MQ_RESET_A53_DBG_RESET2\t\t10\n#define IMX8MQ_RESET_A53_DBG_RESET3\t\t11\n#define IMX8MQ_RESET_A53_ETM_RESET0\t\t12\n#define IMX8MQ_RESET_A53_ETM_RESET1\t\t13\n#define IMX8MQ_RESET_A53_ETM_RESET2\t\t14\n#define IMX8MQ_RESET_A53_ETM_RESET3\t\t15\n#define IMX8MQ_RESET_A53_SOC_DBG_RESET\t\t16\n#define IMX8MQ_RESET_A53_L2RESET\t\t17\n#define IMX8MQ_RESET_SW_NON_SCLR_M4C_RST\t18\n#define IMX8MQ_RESET_OTG1_PHY_RESET\t\t19\n#define IMX8MQ_RESET_OTG2_PHY_RESET\t\t20\t \n#define IMX8MQ_RESET_MIPI_DSI_RESET_BYTE_N\t21\t \n#define IMX8MQ_RESET_MIPI_DSI_RESET_N\t\t22\t \n#define IMX8MQ_RESET_MIPI_DSI_DPI_RESET_N\t23\t \n#define IMX8MQ_RESET_MIPI_DSI_ESC_RESET_N\t24\t \n#define IMX8MQ_RESET_MIPI_DSI_PCLK_RESET_N\t25\t \n#define IMX8MQ_RESET_PCIEPHY\t\t\t26\t \n#define IMX8MQ_RESET_PCIEPHY_PERST\t\t27\t \n#define IMX8MQ_RESET_PCIE_CTRL_APPS_EN\t\t28\t \n#define IMX8MQ_RESET_PCIE_CTRL_APPS_TURNOFF\t29\t \n#define IMX8MQ_RESET_HDMI_PHY_APB_RESET\t\t30\t \n#define IMX8MQ_RESET_DISP_RESET\t\t\t31\n#define IMX8MQ_RESET_GPU_RESET\t\t\t32\n#define IMX8MQ_RESET_VPU_RESET\t\t\t33\t \n#define IMX8MQ_RESET_PCIEPHY2\t\t\t34\t \n#define IMX8MQ_RESET_PCIEPHY2_PERST\t\t35\t \n#define IMX8MQ_RESET_PCIE2_CTRL_APPS_EN\t\t36\t \n#define IMX8MQ_RESET_PCIE2_CTRL_APPS_TURNOFF\t37\t \n#define IMX8MQ_RESET_MIPI_CSI1_CORE_RESET\t38\t \n#define IMX8MQ_RESET_MIPI_CSI1_PHY_REF_RESET\t39\t \n#define IMX8MQ_RESET_MIPI_CSI1_ESC_RESET\t40\t \n#define IMX8MQ_RESET_MIPI_CSI2_CORE_RESET\t41\t \n#define IMX8MQ_RESET_MIPI_CSI2_PHY_REF_RESET\t42\t \n#define IMX8MQ_RESET_MIPI_CSI2_ESC_RESET\t43\t \n#define IMX8MQ_RESET_DDRC1_PRST\t\t\t44\t \n#define IMX8MQ_RESET_DDRC1_CORE_RESET\t\t45\t \n#define IMX8MQ_RESET_DDRC1_PHY_RESET\t\t46\t \n#define IMX8MQ_RESET_DDRC2_PRST\t\t\t47\t \n#define IMX8MQ_RESET_DDRC2_CORE_RESET\t\t48\t \n#define IMX8MQ_RESET_DDRC2_PHY_RESET\t\t49\t \n#define IMX8MQ_RESET_SW_M4C_RST\t\t\t50\n#define IMX8MQ_RESET_SW_M4P_RST\t\t\t51\n#define IMX8MQ_RESET_M4_ENABLE\t\t\t52\n\n#define IMX8MQ_RESET_NUM\t\t\t53\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}