/* AUTOGENERATED FILE, DO NOT EDIT MANUALLY */
/*

 *
 * Copyright (C) 2016 Advanced Micro Devices, Inc.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included
 * in all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN
 * AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
 */

#pragma once

namespace amdregdb {

void load_bif_bif_3_0();

static const RegSpec bif_bif_3_0_regs[] = {
	{"PB0_TX_LANE1_OVRD_REG0", 0x18484, {
		{"TX_DCLK_EN_OVRD_EN_1", 0x00000002L, 0x00000001},
		{"TX_DRV_PWRON_OVRD_VAL_1", 0x00000010L, 0x00000004},
		{"TX_DRV_DATA_EN_OVRD_EN_1", 0x00000008L, 0x00000003},
		{"TX_FRONTEND_PWRON_OVRD_VAL_1", 0x00000040L, 0x00000006},
		{"TX_FRONTEND_PWRON_OVRD_EN_1", 0x00000080L, 0x00000007},
		{"TX_DRV_DATA_EN_OVRD_VAL_1", 0x00000004L, 0x00000002},
		{"TX_DCLK_EN_OVRD_VAL_1", 0x00000001L, 0x00000000},
		{"TX_DRV_PWRON_OVRD_EN_1", 0x00000020L, 0x00000005}
	} },
	{"BIF_PERFCOUNTER1_RESULT", 0x152E, {
		{"PERFCOUNTER_RESULT", 0xffffffffL, 0x00000000}
	} },
	{"PB0_DFT_DEBUG_CTRL_REG0", 0x1300C, {
		{"DFT_PHY_DEBUG_EN", 0x00000001L, 0x00000000},
		{"DFT_PHY_DEBUG_MODE", 0x0000003eL, 0x00000001}
	} },
	{"PB1_TX_LANE2_SCI_STAT_OVRD_REG0", 0x18508, {
		{"COEFFICIENT_2", 0x0000fc00L, 0x0000000a},
		{"INCOHERENTCK_2", 0x00000008L, 0x00000003},
		{"TXMARG_2", 0x00000070L, 0x00000004},
		{"DEEMPH_2", 0x00000080L, 0x00000007},
		{"COEFFICIENTID_2", 0x00000300L, 0x00000008},
		{"TXPWR_2", 0x00000007L, 0x00000000}
	} },
	{"PCIE_STRAP_PI", 0x00C2, {
		{"STRAP_TEST_TOGGLE_MODE", 0x20000000L, 0x0000001d},
		{"STRAP_TEST_TOGGLE_PATTERN", 0x10000000L, 0x0000001c},
		{"STRAP_QUICKSIM_START", 0x00000001L, 0x00000000}
	} },
	{"PB1_TX_LANE2_CTRL_REG0", 0x18500, {
		{"TX_CFG_INV_DATA_2", 0x00000002L, 0x00000001},
		{"TX_DBG_PRBS_EN_2", 0x00000008L, 0x00000003},
		{"TX_CFG_SWING_BOOST_EN_2", 0x00000004L, 0x00000002},
		{"TX_CFG_DISPCLK_MODE_2", 0x00000001L, 0x00000000}
	} },
	{"PB1_TX_LANE10_CTRL_REG0", 0x19500, {
		{"TX_CFG_INV_DATA_10", 0x00000002L, 0x00000001},
		{"TX_CFG_SWING_BOOST_EN_10", 0x00000004L, 0x00000002},
		{"TX_CFG_DISPCLK_MODE_10", 0x00000001L, 0x00000000},
		{"TX_DBG_PRBS_EN_10", 0x00000008L, 0x00000003}
	} },
	{"PCIE_PRBS_ERRCNT_13", 0x00DD, {
		{"PRBS_ERRCNT_13", 0xffffffffL, 0x00000000}
	} },
	{"PCIE_PRBS_ERRCNT_12", 0x00DC, {
		{"PRBS_ERRCNT_12", 0xffffffffL, 0x00000000}
	} },
	{"PB0_TX_LANE7_CTRL_REG0", 0x18A00, {
		{"TX_DBG_PRBS_EN_7", 0x00000008L, 0x00000003},
		{"TX_CFG_DISPCLK_MODE_7", 0x00000001L, 0x00000000},
		{"TX_CFG_SWING_BOOST_EN_7", 0x00000004L, 0x00000002},
		{"TX_CFG_INV_DATA_7", 0x00000002L, 0x00000001}
	} },
	{"PB1_RX_LANE13_SCI_STAT_OVRD_REG0", 0x17888, {
		{"ELECIDLEDETEN_13", 0x00000008L, 0x00000003},
		{"ENABLEFOM_13", 0x00000080L, 0x00000007},
		{"REQUESTFOM_13", 0x00000100L, 0x00000008},
		{"RXPRESETHINT_13", 0x00000070L, 0x00000004},
		{"RESPONSEMODE_13", 0x00000200L, 0x00000009},
		{"RXPWR_13", 0x00000007L, 0x00000000}
	} },
	{"PCIE_PRBS_ERRCNT_15", 0x00DF, {
		{"PRBS_ERRCNT_15", 0xffffffffL, 0x00000000}
	} },
	{"PCIE_PRBS_ERRCNT_14", 0x00DE, {
		{"PRBS_ERRCNT_14", 0xffffffffL, 0x00000000}
	} },
	{"PB1_TX_LANE3_SCI_STAT_OVRD_REG0", 0x18608, {
		{"COEFFICIENT_3", 0x0000fc00L, 0x0000000a},
		{"INCOHERENTCK_3", 0x00000008L, 0x00000003},
		{"TXMARG_3", 0x00000070L, 0x00000004},
		{"DEEMPH_3", 0x00000080L, 0x00000007},
		{"COEFFICIENTID_3", 0x00000300L, 0x00000008},
		{"TXPWR_3", 0x00000007L, 0x00000000}
	} },
	{"CONFIG_CNTL", 0x1509, {
		{"GRPH_ADRSEL", 0x00000018L, 0x00000003},
		{"VGA_DIS", 0x00000002L, 0x00000001},
		{"CFG_VGA_RAM_EN", 0x00000001L, 0x00000000},
		{"GENMO_MONO_ADDRESS_B", 0x00000004L, 0x00000002}
	} },
	{"PB0_PIF_SEQ_STATUS_14", 0x003E, {
		{"SEQ_EXIT_L1_TO_L0S_14", 0x00000004L, 0x00000002},
		{"SEQ_ENTER_L1_FROM_L0S_14", 0x00000010L, 0x00000004},
		{"SEQ_PHASE_14", 0x00000700L, 0x00000008},
		{"SEQ_CALIBRATION_14", 0x00000001L, 0x00000000},
		{"SEQ_SPEED_CHANGE_14", 0x00000040L, 0x00000006},
		{"SEQ_ENTER_L1_FROM_L0_14", 0x00000020L, 0x00000005},
		{"SEQ_RXDETECT_14", 0x00000002L, 0x00000001},
		{"SEQ_EXIT_L1_TO_L0_14", 0x00000008L, 0x00000003}
	} },
	{"PB0_PIF_SEQ_STATUS_15", 0x003F, {
		{"SEQ_EXIT_L1_TO_L0S_15", 0x00000004L, 0x00000002},
		{"SEQ_PHASE_15", 0x00000700L, 0x00000008},
		{"SEQ_ENTER_L1_FROM_L0S_15", 0x00000010L, 0x00000004},
		{"SEQ_EXIT_L1_TO_L0_15", 0x00000008L, 0x00000003},
		{"SEQ_CALIBRATION_15", 0x00000001L, 0x00000000},
		{"SEQ_ENTER_L1_FROM_L0_15", 0x00000020L, 0x00000005},
		{"SEQ_SPEED_CHANGE_15", 0x00000040L, 0x00000006},
		{"SEQ_RXDETECT_15", 0x00000002L, 0x00000001}
	} },
	{"PB0_PIF_SEQ_STATUS_10", 0x003A, {
		{"SEQ_EXIT_L1_TO_L0S_10", 0x00000004L, 0x00000002},
		{"SEQ_ENTER_L1_FROM_L0S_10", 0x00000010L, 0x00000004},
		{"SEQ_CALIBRATION_10", 0x00000001L, 0x00000000},
		{"SEQ_PHASE_10", 0x00000700L, 0x00000008},
		{"SEQ_ENTER_L1_FROM_L0_10", 0x00000020L, 0x00000005},
		{"SEQ_RXDETECT_10", 0x00000002L, 0x00000001},
		{"SEQ_SPEED_CHANGE_10", 0x00000040L, 0x00000006},
		{"SEQ_EXIT_L1_TO_L0_10", 0x00000008L, 0x00000003}
	} },
	{"PB0_PIF_SEQ_STATUS_11", 0x003B, {
		{"SEQ_EXIT_L1_TO_L0S_11", 0x00000004L, 0x00000002},
		{"SEQ_EXIT_L1_TO_L0_11", 0x00000008L, 0x00000003},
		{"SEQ_ENTER_L1_FROM_L0S_11", 0x00000010L, 0x00000004},
		{"SEQ_CALIBRATION_11", 0x00000001L, 0x00000000},
		{"SEQ_PHASE_11", 0x00000700L, 0x00000008},
		{"SEQ_ENTER_L1_FROM_L0_11", 0x00000020L, 0x00000005},
		{"SEQ_SPEED_CHANGE_11", 0x00000040L, 0x00000006},
		{"SEQ_RXDETECT_11", 0x00000002L, 0x00000001}
	} },
	{"PB0_PIF_SEQ_STATUS_12", 0x003C, {
		{"SEQ_EXIT_L1_TO_L0S_12", 0x00000004L, 0x00000002},
		{"SEQ_ENTER_L1_FROM_L0S_12", 0x00000010L, 0x00000004},
		{"SEQ_CALIBRATION_12", 0x00000001L, 0x00000000},
		{"SEQ_EXIT_L1_TO_L0_12", 0x00000008L, 0x00000003},
		{"SEQ_RXDETECT_12", 0x00000002L, 0x00000001},
		{"SEQ_SPEED_CHANGE_12", 0x00000040L, 0x00000006},
		{"SEQ_ENTER_L1_FROM_L0_12", 0x00000020L, 0x00000005},
		{"SEQ_PHASE_12", 0x00000700L, 0x00000008}
	} },
	{"PB0_PIF_SEQ_STATUS_13", 0x003D, {
		{"SEQ_EXIT_L1_TO_L0S_13", 0x00000004L, 0x00000002},
		{"SEQ_ENTER_L1_FROM_L0S_13", 0x00000010L, 0x00000004},
		{"SEQ_CALIBRATION_13", 0x00000001L, 0x00000000},
		{"SEQ_EXIT_L1_TO_L0_13", 0x00000008L, 0x00000003},
		{"SEQ_RXDETECT_13", 0x00000002L, 0x00000001},
		{"SEQ_SPEED_CHANGE_13", 0x00000040L, 0x00000006},
		{"SEQ_PHASE_13", 0x00000700L, 0x00000008},
		{"SEQ_ENTER_L1_FROM_L0_13", 0x00000020L, 0x00000005}
	} },
	{"PB0_PLL_RO1_SCI_STAT_OVRD_REG0", 0x14464, {
		{"PLL_RO1_IGNR_PLLPWR_SCI_UPDT", 0x00000001L, 0x00000000},
		{"PLL_RO1_FREQMODE", 0x00000300L, 0x00000008},
		{"PLL_RO1_IGNR_FREQMODE_SCI_UPDT", 0x00000002L, 0x00000001},
		{"PLL_RO1_PLLPWR", 0x00000070L, 0x00000004}
	} },
	{"PB0_STRAP_PLL_REG0", 0x12030, {

	} },
	{"PCIE_P_PORT_LANE_STATUS", 0x0050, {
		{"PORT_LANE_REVERSAL", 0x00000001L, 0x00000000},
		{"PHY_LINK_WIDTH", 0x0000007eL, 0x00000001}
	} },
	{"PB0_TX_LANE4_SCI_STAT_OVRD_REG0", 0x18848, {
		{"COEFFICIENT_4", 0x0000fc00L, 0x0000000a},
		{"INCOHERENTCK_4", 0x00000008L, 0x00000003},
		{"DEEMPH_4", 0x00000080L, 0x00000007},
		{"TXMARG_4", 0x00000070L, 0x00000004},
		{"TXPWR_4", 0x00000007L, 0x00000000},
		{"COEFFICIENTID_4", 0x00000300L, 0x00000008}
	} },
	{"PB1_TX_LANE5_CTRL_REG0", 0x18880, {
		{"TX_CFG_SWING_BOOST_EN_5", 0x00000004L, 0x00000002},
		{"TX_CFG_DISPCLK_MODE_5", 0x00000001L, 0x00000000},
		{"TX_DBG_PRBS_EN_5", 0x00000008L, 0x00000003},
		{"TX_CFG_INV_DATA_5", 0x00000002L, 0x00000001}
	} },
	{"PB1_TX_LANE7_OVRD_REG0", 0x18A04, {
		{"TX_DCLK_EN_OVRD_EN_7", 0x00000002L, 0x00000001},
		{"TX_DRV_DATA_EN_OVRD_EN_7", 0x00000008L, 0x00000003},
		{"TX_DCLK_EN_OVRD_VAL_7", 0x00000001L, 0x00000000},
		{"TX_DRV_PWRON_OVRD_VAL_7", 0x00000010L, 0x00000004},
		{"TX_FRONTEND_PWRON_OVRD_VAL_7", 0x00000040L, 0x00000006},
		{"TX_FRONTEND_PWRON_OVRD_EN_7", 0x00000080L, 0x00000007},
		{"TX_DRV_PWRON_OVRD_EN_7", 0x00000020L, 0x00000005},
		{"TX_DRV_DATA_EN_OVRD_VAL_7", 0x00000004L, 0x00000002}
	} },
	{"PB1_RX_LANE11_CTRL_REG0", 0x17600, {
		{"RX_BACKUP_11", 0x000000ffL, 0x00000000},
		{"RX_DBG_ANALOG_SEL_11", 0x00000c00L, 0x0000000a},
		{"RX_CFG_OVR_PWRSF_11", 0x00002000L, 0x0000000d},
		{"RX_TST_BSCAN_EN_11", 0x00001000L, 0x0000000c}
	} },
	{"PB0_TX_LANE2_CTRL_REG0", 0x18500, {
		{"TX_CFG_INV_DATA_2", 0x00000002L, 0x00000001},
		{"TX_DBG_PRBS_EN_2", 0x00000008L, 0x00000003},
		{"TX_CFG_SWING_BOOST_EN_2", 0x00000004L, 0x00000002},
		{"TX_CFG_DISPCLK_MODE_2", 0x00000001L, 0x00000000}
	} },
	{"PB0_TX_LANE15_CTRL_REG0", 0x19A00, {
		{"TX_CFG_INV_DATA_15", 0x00000002L, 0x00000001},
		{"TX_DBG_PRBS_EN_15", 0x00000008L, 0x00000003},
		{"TX_CFG_DISPCLK_MODE_15", 0x00000001L, 0x00000000},
		{"TX_CFG_SWING_BOOST_EN_15", 0x00000004L, 0x00000002}
	} },
	{"PB0_TX_LANE8_OVRD_REG0", 0x19444, {
		{"TX_DRV_PWRON_OVRD_VAL_8", 0x00000010L, 0x00000004},
		{"TX_DRV_DATA_EN_OVRD_EN_8", 0x00000008L, 0x00000003},
		{"TX_DCLK_EN_OVRD_EN_8", 0x00000002L, 0x00000001},
		{"TX_DRV_PWRON_OVRD_EN_8", 0x00000020L, 0x00000005},
		{"TX_DRV_DATA_EN_OVRD_VAL_8", 0x00000004L, 0x00000002},
		{"TX_DCLK_EN_OVRD_VAL_8", 0x00000001L, 0x00000000},
		{"TX_FRONTEND_PWRON_OVRD_EN_8", 0x00000080L, 0x00000007},
		{"TX_FRONTEND_PWRON_OVRD_VAL_8", 0x00000040L, 0x00000006}
	} },
	{"PB1_GLB_SCI_STAT_OVRD_REG3", 0x10028, {
		{"FREQDIV_9", 0x00c00000L, 0x00000016},
		{"FREQDIV_8", 0x000c0000L, 0x00000012},
		{"IGNR_FREQDIV_SCI_UPDT_L8T11", 0x00000002L, 0x00000001},
		{"MODE_11", 0x30000000L, 0x0000001c},
		{"DLL_LOCK_11", 0x00008000L, 0x0000000f},
		{"DLL_LOCK_10", 0x00004000L, 0x0000000e},
		{"FREQDIV_11", 0xc0000000L, 0x0000001e},
		{"FREQDIV_10", 0x0c000000L, 0x0000001a},
		{"DLL_LOCK_9", 0x00002000L, 0x0000000d},
		{"DLL_LOCK_8", 0x00001000L, 0x0000000c},
		{"IGNR_DLL_LOCK_SCI_UPDT_L8T11", 0x00000004L, 0x00000002},
		{"IGNR_MODE_SCI_UPDT_L8T11", 0x00000001L, 0x00000000},
		{"MODE_10", 0x03000000L, 0x00000018},
		{"MODE_8", 0x00030000L, 0x00000010},
		{"MODE_9", 0x00300000L, 0x00000014}
	} },
	{"PB1_GLB_SCI_STAT_OVRD_REG2", 0x10024, {
		{"IGNR_DLL_LOCK_SCI_UPDT_L4T7", 0x00000004L, 0x00000002},
		{"MODE_4", 0x00030000L, 0x00000010},
		{"FREQDIV_7", 0xc0000000L, 0x0000001e},
		{"FREQDIV_6", 0x0c000000L, 0x0000001a},
		{"FREQDIV_5", 0x00c00000L, 0x00000016},
		{"FREQDIV_4", 0x000c0000L, 0x00000012},
		{"IGNR_MODE_SCI_UPDT_L4T7", 0x00000001L, 0x00000000},
		{"MODE_6", 0x03000000L, 0x00000018},
		{"MODE_7", 0x30000000L, 0x0000001c},
		{"IGNR_FREQDIV_SCI_UPDT_L4T7", 0x00000002L, 0x00000001},
		{"MODE_5", 0x00300000L, 0x00000014},
		{"DLL_LOCK_5", 0x00002000L, 0x0000000d},
		{"DLL_LOCK_4", 0x00001000L, 0x0000000c},
		{"DLL_LOCK_7", 0x00008000L, 0x0000000f},
		{"DLL_LOCK_6", 0x00004000L, 0x0000000e}
	} },
	{"PB1_GLB_SCI_STAT_OVRD_REG1", 0x10020, {
		{"IGNR_MODE_SCI_UPDT_L0T3", 0x00000001L, 0x00000000},
		{"IGNR_FREQDIV_SCI_UPDT_L0T3", 0x00000002L, 0x00000001},
		{"FREQDIV_3", 0xc0000000L, 0x0000001e},
		{"FREQDIV_2", 0x0c000000L, 0x0000001a},
		{"FREQDIV_1", 0x00c00000L, 0x00000016},
		{"FREQDIV_0", 0x000c0000L, 0x00000012},
		{"MODE_2", 0x03000000L, 0x00000018},
		{"MODE_3", 0x30000000L, 0x0000001c},
		{"MODE_0", 0x00030000L, 0x00000010},
		{"MODE_1", 0x00300000L, 0x00000014},
		{"IGNR_DLL_LOCK_SCI_UPDT_L0T3", 0x00000004L, 0x00000002},
		{"DLL_LOCK_1", 0x00002000L, 0x0000000d},
		{"DLL_LOCK_0", 0x00001000L, 0x0000000c},
		{"DLL_LOCK_3", 0x00008000L, 0x0000000f},
		{"DLL_LOCK_2", 0x00004000L, 0x0000000e}
	} },
	{"PB1_GLB_SCI_STAT_OVRD_REG0", 0x1001C, {
		{"IGNR_ALL_SCI_UPDT_L0T3", 0x00000001L, 0x00000000},
		{"IGNR_ALL_SCI_UPDT_L12T15", 0x00000008L, 0x00000003},
		{"IGNR_ALL_SCI_UPDT_L8T11", 0x00000004L, 0x00000002},
		{"IGNR_ALL_SCI_UPDT_L4T7", 0x00000002L, 0x00000001},
		{"TXNIMP", 0x00000f00L, 0x00000008},
		{"IGNR_IMPCAL_ACTIVE_SCI_UPDT", 0x00000010L, 0x00000004},
		{"TXPIMP", 0x0000f000L, 0x0000000c},
		{"RXIMP", 0x000f0000L, 0x00000010},
		{"IMPCAL_ACTIVE", 0x00100000L, 0x00000014}
	} },
	{"PB1_RX_LANE15_SCI_STAT_OVRD_REG0", 0x17A08, {
		{"REQUESTFOM_15", 0x00000100L, 0x00000008},
		{"ELECIDLEDETEN_15", 0x00000008L, 0x00000003},
		{"ENABLEFOM_15", 0x00000080L, 0x00000007},
		{"RESPONSEMODE_15", 0x00000200L, 0x00000009},
		{"RXPRESETHINT_15", 0x00000070L, 0x00000004},
		{"RXPWR_15", 0x00000007L, 0x00000000}
	} },
	{"SMBUS_BACO_DUMMY", 0x14C6, {
		{"SMBUS_BACO_DUMMY_DATA", 0xffffffffL, 0x00000000}
	} },
	{"PB1_GLB_SCI_STAT_OVRD_REG4", 0x1002C, {
		{"MODE_13", 0x00300000L, 0x00000014},
		{"IGNR_DLL_LOCK_SCI_UPDT_L12T15", 0x00000004L, 0x00000002},
		{"MODE_14", 0x03000000L, 0x00000018},
		{"IGNR_MODE_SCI_UPDT_L12T15", 0x00000001L, 0x00000000},
		{"DLL_LOCK_15", 0x00008000L, 0x0000000f},
		{"DLL_LOCK_14", 0x00004000L, 0x0000000e},
		{"FREQDIV_15", 0xc0000000L, 0x0000001e},
		{"FREQDIV_14", 0x0c000000L, 0x0000001a},
		{"FREQDIV_13", 0x00c00000L, 0x00000016},
		{"FREQDIV_12", 0x000c0000L, 0x00000012},
		{"DLL_LOCK_13", 0x00002000L, 0x0000000d},
		{"DLL_LOCK_12", 0x00001000L, 0x0000000c},
		{"IGNR_FREQDIV_SCI_UPDT_L12T15", 0x00000002L, 0x00000001},
		{"MODE_15", 0x30000000L, 0x0000001c},
		{"MODE_12", 0x00030000L, 0x00000010}
	} },
	{"PB0_TX_LANE14_OVRD_REG0", 0x19904, {
		{"TX_DRV_PWRON_OVRD_VAL_14", 0x00000010L, 0x00000004},
		{"TX_DCLK_EN_OVRD_EN_14", 0x00000002L, 0x00000001},
		{"TX_DRV_PWRON_OVRD_EN_14", 0x00000020L, 0x00000005},
		{"TX_FRONTEND_PWRON_OVRD_EN_14", 0x00000080L, 0x00000007},
		{"TX_DRV_DATA_EN_OVRD_VAL_14", 0x00000004L, 0x00000002},
		{"TX_DRV_DATA_EN_OVRD_EN_14", 0x00000008L, 0x00000003},
		{"TX_FRONTEND_PWRON_OVRD_VAL_14", 0x00000040L, 0x00000006},
		{"TX_DCLK_EN_OVRD_VAL_14", 0x00000001L, 0x00000000}
	} },
	{"PCIEP_HW_DEBUG", 0x0002, {
		{"HW_15_DEBUG", 0x00008000L, 0x0000000f},
		{"HW_14_DEBUG", 0x00004000L, 0x0000000e},
		{"HW_13_DEBUG", 0x00002000L, 0x0000000d},
		{"HW_08_DEBUG", 0x00000100L, 0x00000008},
		{"HW_07_DEBUG", 0x00000080L, 0x00000007},
		{"HW_03_DEBUG", 0x00000008L, 0x00000003},
		{"HW_02_DEBUG", 0x00000004L, 0x00000002},
		{"HW_01_DEBUG", 0x00000002L, 0x00000001},
		{"HW_10_DEBUG", 0x00000400L, 0x0000000a},
		{"HW_12_DEBUG", 0x00001000L, 0x0000000c},
		{"HW_09_DEBUG", 0x00000200L, 0x00000009},
		{"HW_11_DEBUG", 0x00000800L, 0x0000000b},
		{"HW_06_DEBUG", 0x00000040L, 0x00000006},
		{"HW_05_DEBUG", 0x00000020L, 0x00000005},
		{"HW_04_DEBUG", 0x00000010L, 0x00000004},
		{"HW_00_DEBUG", 0x00000001L, 0x00000000}
	} },
	{"PB0_TX_LANE3_OVRD_REG0", 0x18604, {
		{"TX_DCLK_EN_OVRD_EN_3", 0x00000002L, 0x00000001},
		{"TX_DRV_DATA_EN_OVRD_EN_3", 0x00000008L, 0x00000003},
		{"TX_DRV_PWRON_OVRD_VAL_3", 0x00000010L, 0x00000004},
		{"TX_DRV_PWRON_OVRD_EN_3", 0x00000020L, 0x00000005},
		{"TX_FRONTEND_PWRON_OVRD_VAL_3", 0x00000040L, 0x00000006},
		{"TX_FRONTEND_PWRON_OVRD_EN_3", 0x00000080L, 0x00000007},
		{"TX_DCLK_EN_OVRD_VAL_3", 0x00000001L, 0x00000000},
		{"TX_DRV_DATA_EN_OVRD_VAL_3", 0x00000004L, 0x00000002}
	} },
	{"PEER0_FB_OFFSET_LO", 0x14F2, {
		{"PEER0_FB_EN", 0x80000000L, 0x0000001f},
		{"PEER0_FB_OFFSET_LO", 0x000fffffL, 0x00000000}
	} },
	{"PCIE_STRAP_F2", 0x00B2, {
		{"STRAP_F2_AER_EN", 0x00000020L, 0x00000005},
		{"STRAP_F2_VC_EN", 0x00000008L, 0x00000003},
		{"STRAP_F2_MSI_EN", 0x00000004L, 0x00000002},
		{"STRAP_F2_DPA_EN", 0x00000200L, 0x00000009},
		{"STRAP_F2_BAR_EN", 0x00000080L, 0x00000007},
		{"STRAP_F2_DSN_EN", 0x00000010L, 0x00000004},
		{"STRAP_F2_PASID_EN", 0x00001000L, 0x0000000c},
		{"STRAP_F2_ATS_EN", 0x00000400L, 0x0000000a},
		{"STRAP_F2_PWR_EN", 0x00000100L, 0x00000008},
		{"STRAP_F2_EN", 0x00000001L, 0x00000000},
		{"STRAP_F2_LEGACY_DEVICE_TYPE_EN", 0x00000002L, 0x00000001},
		{"STRAP_F2_ACS_EN", 0x00000040L, 0x00000006},
		{"STRAP_F2_PAGE_REQ_EN", 0x00000800L, 0x0000000b}
	} },
	{"PCIE_STRAP_F3", 0x00B3, {
		{"RESERVED", 0xffffffffL, 0x00000000}
	} },
	{"PCIE_STRAP_F0", 0x00B0, {
		{"STRAP_F0_ACS_EN", 0x00000040L, 0x00000006},
		{"STRAP_F0_PAGE_REQ_EN", 0x00000800L, 0x0000000b},
		{"STRAP_F0_VC_EN", 0x00000008L, 0x00000003},
		{"STRAP_F0_PWR_EN", 0x00000100L, 0x00000008},
		{"STRAP_F0_MSI_EN", 0x00000004L, 0x00000002},
		{"STRAP_F0_AER_EN", 0x00000020L, 0x00000005},
		{"STRAP_F0_EN", 0x00000001L, 0x00000000},
		{"STRAP_F0_DSN_EN", 0x00000010L, 0x00000004},
		{"STRAP_F0_BAR_EN", 0x00000080L, 0x00000007},
		{"STRAP_F0_LEGACY_DEVICE_TYPE_EN", 0x00000002L, 0x00000001},
		{"STRAP_F0_DPA_EN", 0x00000200L, 0x00000009},
		{"STRAP_F0_ATS_EN", 0x00000400L, 0x0000000a},
		{"STRAP_F0_PASID_EN", 0x00001000L, 0x0000000c}
	} },
	{"PCIE_STRAP_F1", 0x00B1, {
		{"STRAP_F1_DSN_EN", 0x00000010L, 0x00000004},
		{"STRAP_F1_EN", 0x00000001L, 0x00000000},
		{"STRAP_F1_LEGACY_DEVICE_TYPE_EN", 0x00000002L, 0x00000001},
		{"STRAP_F1_PAGE_REQ_EN", 0x00000800L, 0x0000000b},
		{"STRAP_F1_PASID_EN", 0x00001000L, 0x0000000c},
		{"STRAP_F1_AER_EN", 0x00000020L, 0x00000005},
		{"STRAP_F1_BAR_EN", 0x00000080L, 0x00000007},
		{"STRAP_F1_VC_EN", 0x00000008L, 0x00000003},
		{"STRAP_F1_ACS_EN", 0x00000040L, 0x00000006},
		{"STRAP_F1_MSI_EN", 0x00000004L, 0x00000002},
		{"STRAP_F1_ATS_EN", 0x00000400L, 0x0000000a},
		{"STRAP_F1_DPA_EN", 0x00000200L, 0x00000009},
		{"STRAP_F1_PWR_EN", 0x00000100L, 0x00000008}
	} },
	{"PCIE_STRAP_F6", 0x00B6, {
		{"RESERVED", 0xffffffffL, 0x00000000}
	} },
	{"PCIE_STRAP_F7", 0x00B7, {
		{"RESERVED", 0xffffffffL, 0x00000000}
	} },
	{"PCIE_STRAP_F4", 0x00B4, {
		{"RESERVED", 0xffffffffL, 0x00000000}
	} },
	{"PCIE_PERF_COUNT1_MST_R_CLK", 0x0086, {
		{"COUNTER1", 0xffffffffL, 0x00000000}
	} },
	{"PCIE_P_CNTL", 0x0040, {
		{"P_IGNORE_EDB_ERR", 0x00000040L, 0x00000006},
		{"P_PWRDN_EN", 0x00000001L, 0x00000000},
		{"P_IGNORE_TOK_ERR", 0x00000100L, 0x00000008},
		{"P_ALWAYS_USE_FAST_TXCLK", 0x00002000L, 0x0000000d},
		{"P_IGNORE_IDL_ERR", 0x00000080L, 0x00000007},
		{"P_BLK_LOCK_MODE", 0x00001000L, 0x0000000c},
		{"P_IGNORE_LEN_ERR", 0x00000020L, 0x00000005},
		{"P_IGNORE_CRC_ERR", 0x00000010L, 0x00000004},
		{"P_ELASTDESKEW_HW_DEBUG", 0x00000008L, 0x00000003},
		{"P_SYMALIGN_HW_DEBUG", 0x00000004L, 0x00000002},
		{"P_SYMALIGN_MODE", 0x00000002L, 0x00000001},
		{"P_ELEC_IDLE_MODE", 0x0000c000L, 0x0000000e}
	} },
	{"PB1_TX_LANE13_OVRD_REG0", 0x19884, {
		{"TX_DRV_PWRON_OVRD_EN_13", 0x00000020L, 0x00000005},
		{"TX_DCLK_EN_OVRD_EN_13", 0x00000002L, 0x00000001},
		{"TX_DRV_PWRON_OVRD_VAL_13", 0x00000010L, 0x00000004},
		{"TX_DCLK_EN_OVRD_VAL_13", 0x00000001L, 0x00000000},
		{"TX_DRV_DATA_EN_OVRD_VAL_13", 0x00000004L, 0x00000002},
		{"TX_DRV_DATA_EN_OVRD_EN_13", 0x00000008L, 0x00000003},
		{"TX_FRONTEND_PWRON_OVRD_VAL_13", 0x00000040L, 0x00000006},
		{"TX_FRONTEND_PWRON_OVRD_EN_13", 0x00000080L, 0x00000007}
	} },
	{"PCIE_STRAP_I2C_BD", 0x00C4, {
		{"STRAP_BIF_I2C_SLV_ADR", 0x0000007fL, 0x00000000},
		{"STRAP_BIF_DBG_I2C_EN", 0x00000080L, 0x00000007}
	} },
	{"PB0_PIF_CNTL", 0x0010, {
		{"PHY_CR_EN_MODE", 0x00000004L, 0x00000002},
		{"PLL_BINDING_ENABLE", 0x00000400L, 0x0000000a},
		{"TXGND_TIME", 0x00010000L, 0x00000010},
		{"EI_CYCLE_OFF_TIME", 0x00700000L, 0x00000014},
		{"RXEN_GATER", 0x0f000000L, 0x00000018},
		{"RXDETECT_FIFO_RESET_MODE", 0x00000040L, 0x00000006},
		{"PHYCMD_CR_EN_MODE", 0x00000008L, 0x00000003},
		{"SC_CALIB_DONE_CNTL", 0x00000800L, 0x0000000b},
		{"EXTEND_WAIT_FOR_RAMPUP", 0x10000000L, 0x0000001c},
		{"LS2_EXIT_TIME", 0x000e0000L, 0x00000011},
		{"EI_DET_CYCLE_MODE", 0x00000010L, 0x00000004},
		{"RXDETECT_TX_PWR_MODE", 0x00000080L, 0x00000007},
		{"EXIT_L0S_INIT_DIS", 0x00800000L, 0x00000017},
		{"DA_FIFO_RESET_0", 0x00000002L, 0x00000001},
		{"DA_FIFO_RESET_1", 0x00000020L, 0x00000005},
		{"DA_FIFO_RESET_2", 0x00000200L, 0x00000009},
		{"DA_FIFO_RESET_3", 0x00002000L, 0x0000000d},
		{"DIVINIT_MODE", 0x00000100L, 0x00000008},
		{"SERIAL_CFG_ENABLE", 0x00000001L, 0x00000000},
		{"IGNORE_TxDataValid_EP_DIS", 0x20000000L, 0x0000001d}
	} },
	{"PCIE_TX_REPLAY", 0x0025, {
		{"TX_REPLAY_TIMER_OVERWRITE", 0x00008000L, 0x0000000f},
		{"TX_REPLAY_NUM", 0x00000007L, 0x00000000},
		{"TX_REPLAY_TIMER", 0xffff0000L, 0x00000010}
	} },
	{"PB0_RX_LANE11_SCI_STAT_OVRD_REG0", 0x17608, {
		{"ELECIDLEDETEN_11", 0x00000008L, 0x00000003},
		{"REQUESTFOM_11", 0x00000100L, 0x00000008},
		{"ENABLEFOM_11", 0x00000080L, 0x00000007},
		{"RESPONSEMODE_11", 0x00000200L, 0x00000009},
		{"RXPRESETHINT_11", 0x00000070L, 0x00000004},
		{"RXPWR_11", 0x00000007L, 0x00000000}
	} },
	{"PB1_PIF_PDNB_OVERRIDE_13", 0x0035, {
		{"TX_PDNB_OVERRIDE_VAL_13", 0x0000000eL, 0x00000001},
		{"RX_PDNB_OVERRIDE_EN_13", 0x00000010L, 0x00000004},
		{"TXPWR_OVERRIDE_VAL_13", 0x00003800L, 0x0000000b},
		{"RXPWR_OVERRIDE_VAL_13", 0x00038000L, 0x0000000f},
		{"RXEN_OVERRIDE_EN_13", 0x00000100L, 0x00000008},
		{"TX_PDNB_OVERRIDE_EN_13", 0x00000001L, 0x00000000},
		{"RXEN_OVERRIDE_VAL_13", 0x00000200L, 0x00000009},
		{"RXPWR_OVERRIDE_EN_13", 0x00004000L, 0x0000000e},
		{"TXPWR_OVERRIDE_EN_13", 0x00000400L, 0x0000000a},
		{"RX_PDNB_OVERRIDE_VAL_13", 0x000000e0L, 0x00000005}
	} },
	{"PB1_PIF_PDNB_OVERRIDE_12", 0x0034, {
		{"TX_PDNB_OVERRIDE_VAL_12", 0x0000000eL, 0x00000001},
		{"TX_PDNB_OVERRIDE_EN_12", 0x00000001L, 0x00000000},
		{"TXPWR_OVERRIDE_VAL_12", 0x00003800L, 0x0000000b},
		{"RX_PDNB_OVERRIDE_EN_12", 0x00000010L, 0x00000004},
		{"RXPWR_OVERRIDE_EN_12", 0x00004000L, 0x0000000e},
		{"RXPWR_OVERRIDE_VAL_12", 0x00038000L, 0x0000000f},
		{"RXEN_OVERRIDE_EN_12", 0x00000100L, 0x00000008},
		{"RXEN_OVERRIDE_VAL_12", 0x00000200L, 0x00000009},
		{"TXPWR_OVERRIDE_EN_12", 0x00000400L, 0x0000000a},
		{"RX_PDNB_OVERRIDE_VAL_12", 0x000000e0L, 0x00000005}
	} },
	{"PB1_PIF_PDNB_OVERRIDE_11", 0x0033, {
		{"TX_PDNB_OVERRIDE_VAL_11", 0x0000000eL, 0x00000001},
		{"RXPWR_OVERRIDE_EN_11", 0x00004000L, 0x0000000e},
		{"TXPWR_OVERRIDE_VAL_11", 0x00003800L, 0x0000000b},
		{"RX_PDNB_OVERRIDE_EN_11", 0x00000010L, 0x00000004},
		{"RXPWR_OVERRIDE_VAL_11", 0x00038000L, 0x0000000f},
		{"TX_PDNB_OVERRIDE_EN_11", 0x00000001L, 0x00000000},
		{"RXEN_OVERRIDE_EN_11", 0x00000100L, 0x00000008},
		{"TXPWR_OVERRIDE_EN_11", 0x00000400L, 0x0000000a},
		{"RXEN_OVERRIDE_VAL_11", 0x00000200L, 0x00000009},
		{"RX_PDNB_OVERRIDE_VAL_11", 0x000000e0L, 0x00000005}
	} },
	{"PB1_PIF_PDNB_OVERRIDE_10", 0x0032, {
		{"TX_PDNB_OVERRIDE_VAL_10", 0x0000000eL, 0x00000001},
		{"RX_PDNB_OVERRIDE_EN_10", 0x00000010L, 0x00000004},
		{"RXPWR_OVERRIDE_VAL_10", 0x00038000L, 0x0000000f},
		{"TXPWR_OVERRIDE_VAL_10", 0x00003800L, 0x0000000b},
		{"TX_PDNB_OVERRIDE_EN_10", 0x00000001L, 0x00000000},
		{"RXEN_OVERRIDE_EN_10", 0x00000100L, 0x00000008},
		{"TXPWR_OVERRIDE_EN_10", 0x00000400L, 0x0000000a},
		{"RXEN_OVERRIDE_VAL_10", 0x00000200L, 0x00000009},
		{"RXPWR_OVERRIDE_EN_10", 0x00004000L, 0x0000000e},
		{"RX_PDNB_OVERRIDE_VAL_10", 0x000000e0L, 0x00000005}
	} },
	{"PB1_PIF_PDNB_OVERRIDE_15", 0x0037, {
		{"RX_PDNB_OVERRIDE_EN_15", 0x00000010L, 0x00000004},
		{"TX_PDNB_OVERRIDE_EN_15", 0x00000001L, 0x00000000},
		{"RXEN_OVERRIDE_EN_15", 0x00000100L, 0x00000008},
		{"RXPWR_OVERRIDE_VAL_15", 0x00038000L, 0x0000000f},
		{"TXPWR_OVERRIDE_VAL_15", 0x00003800L, 0x0000000b},
		{"TX_PDNB_OVERRIDE_VAL_15", 0x0000000eL, 0x00000001},
		{"RX_PDNB_OVERRIDE_VAL_15", 0x000000e0L, 0x00000005},
		{"RXEN_OVERRIDE_VAL_15", 0x00000200L, 0x00000009},
		{"TXPWR_OVERRIDE_EN_15", 0x00000400L, 0x0000000a},
		{"RXPWR_OVERRIDE_EN_15", 0x00004000L, 0x0000000e}
	} },
	{"PB0_TX_LANE0_OVRD_REG0", 0x18444, {
		{"TX_DCLK_EN_OVRD_EN_0", 0x00000002L, 0x00000001},
		{"TX_DRV_PWRON_OVRD_EN_0", 0x00000020L, 0x00000005},
		{"TX_DRV_PWRON_OVRD_VAL_0", 0x00000010L, 0x00000004},
		{"TX_DRV_DATA_EN_OVRD_EN_0", 0x00000008L, 0x00000003},
		{"TX_FRONTEND_PWRON_OVRD_EN_0", 0x00000080L, 0x00000007},
		{"TX_FRONTEND_PWRON_OVRD_VAL_0", 0x00000040L, 0x00000006},
		{"TX_DRV_DATA_EN_OVRD_VAL_0", 0x00000004L, 0x00000002},
		{"TX_DCLK_EN_OVRD_VAL_0", 0x00000001L, 0x00000000}
	} },
	{"SLAVE_HANG_ERROR", 0x153B, {
		{"AUDIO_HANG_ERROR", 0x00000010L, 0x00000004},
		{"VGA_HANG_ERROR", 0x00000004L, 0x00000002},
		{"CEC_HANG_ERROR", 0x00000020L, 0x00000005},
		{"ROM_HANG_ERROR", 0x00000008L, 0x00000003},
		{"HDP_HANG_ERROR", 0x00000002L, 0x00000001},
		{"SRBM_HANG_ERROR", 0x00000001L, 0x00000000}
	} },
	{"PB1_TX_LANE11_CTRL_REG0", 0x19600, {
		{"TX_CFG_SWING_BOOST_EN_11", 0x00000004L, 0x00000002},
		{"TX_CFG_INV_DATA_11", 0x00000002L, 0x00000001},
		{"TX_DBG_PRBS_EN_11", 0x00000008L, 0x00000003},
		{"TX_CFG_DISPCLK_MODE_11", 0x00000001L, 0x00000000}
	} },
	{"PB0_TX_GLB_CTRL_REG0", 0x18000, {
		{"TX_DRV_DATA_DSRT_DLY_VAL", 0x00000038L, 0x00000003},
		{"TX_DCLK_EN_LSX_ALWAYS_ON", 0x00800000L, 0x00000017},
		{"TX_CFG_RPTR_RST_VAL_GEN1", 0x00000700L, 0x00000008},
		{"TX_CFG_RPTR_RST_VAL_GEN3", 0x0001c000L, 0x0000000e},
		{"TX_CFG_RPTR_RST_VAL_GEN2", 0x00003800L, 0x0000000b},
		{"TX_DATA_CLK_GATING", 0x00080000L, 0x00000013},
		{"TX_FRONTEND_PWRON_IN_OFF", 0x01000000L, 0x00000018},
		{"TX_STAGGER_CTRL", 0x00060000L, 0x00000011},
		{"TX_PRESET_TABLE_BYPASS", 0x00100000L, 0x00000014},
		{"TX_DRV_DATA_ASRT_DLY_VAL", 0x00000007L, 0x00000000},
		{"TX_COEFF_ROUND_EN", 0x00200000L, 0x00000015},
		{"TX_COEFF_ROUND_DIR_VER", 0x00400000L, 0x00000016}
	} },
	{"PB1_PLL_RO0_CTRL_REG0", 0x14440, {
		{"PLL_DBG_RO_EXT_RESET_EN_0", 0x00000004L, 0x00000002},
		{"PLL_DBG_RO_LF_CNTRL_0", 0x000007f0L, 0x00000004},
		{"PLL_DBG_RO_ANALOG_SEL_0", 0x00000003L, 0x00000000},
		{"PLL_TST_RO_USAMPLE_EN_0", 0x00000800L, 0x0000000b},
		{"PLL_DBG_RO_VCTL_ADC_EN_0", 0x00000008L, 0x00000003}
	} },
	{"PCIE_RX_NUM_NAK", 0x000E, {
		{"RX_NUM_NAK", 0xffffffffL, 0x00000000}
	} },
	{"PB1_TX_LANE3_OVRD_REG0", 0x18604, {
		{"TX_DCLK_EN_OVRD_EN_3", 0x00000002L, 0x00000001},
		{"TX_DRV_DATA_EN_OVRD_EN_3", 0x00000008L, 0x00000003},
		{"TX_DRV_PWRON_OVRD_VAL_3", 0x00000010L, 0x00000004},
		{"TX_DRV_PWRON_OVRD_EN_3", 0x00000020L, 0x00000005},
		{"TX_FRONTEND_PWRON_OVRD_VAL_3", 0x00000040L, 0x00000006},
		{"TX_FRONTEND_PWRON_OVRD_EN_3", 0x00000080L, 0x00000007},
		{"TX_DCLK_EN_OVRD_VAL_3", 0x00000001L, 0x00000000},
		{"TX_DRV_DATA_EN_OVRD_VAL_3", 0x00000004L, 0x00000002}
	} },
	{"PB0_TX_LANE6_OVRD_REG0", 0x18904, {
		{"TX_DCLK_EN_OVRD_EN_6", 0x00000002L, 0x00000001},
		{"TX_DRV_DATA_EN_OVRD_EN_6", 0x00000008L, 0x00000003},
		{"TX_DRV_PWRON_OVRD_VAL_6", 0x00000010L, 0x00000004},
		{"TX_DRV_PWRON_OVRD_EN_6", 0x00000020L, 0x00000005},
		{"TX_FRONTEND_PWRON_OVRD_EN_6", 0x00000080L, 0x00000007},
		{"TX_FRONTEND_PWRON_OVRD_VAL_6", 0x00000040L, 0x00000006},
		{"TX_DCLK_EN_OVRD_VAL_6", 0x00000001L, 0x00000000},
		{"TX_DRV_DATA_EN_OVRD_VAL_6", 0x00000004L, 0x00000002}
	} },
	{"PB1_RX_LANE8_CTRL_REG0", 0x17440, {
		{"RX_CFG_OVR_PWRSF_8", 0x00002000L, 0x0000000d},
		{"RX_TST_BSCAN_EN_8", 0x00001000L, 0x0000000c},
		{"RX_BACKUP_8", 0x000000ffL, 0x00000000},
		{"RX_DBG_ANALOG_SEL_8", 0x00000c00L, 0x0000000a}
	} },
	{"PB0_PIF_SCRATCH", 0x0001, {
		{"PIF_SCRATCH", 0xffffffffL, 0x00000000}
	} },
	{"PB1_RX_LANE3_CTRL_REG0", 0x16600, {
		{"RX_CFG_OVR_PWRSF_3", 0x00002000L, 0x0000000d},
		{"RX_DBG_ANALOG_SEL_3", 0x00000c00L, 0x0000000a},
		{"RX_BACKUP_3", 0x000000ffL, 0x00000000},
		{"RX_TST_BSCAN_EN_3", 0x00001000L, 0x0000000c}
	} },
	{"PB0_TX_LANE0_SCI_STAT_OVRD_REG0", 0x18448, {
		{"COEFFICIENT_0", 0x0000fc00L, 0x0000000a},
		{"INCOHERENTCK_0", 0x00000008L, 0x00000003},
		{"TXMARG_0", 0x00000070L, 0x00000004},
		{"DEEMPH_0", 0x00000080L, 0x00000007},
		{"TXPWR_0", 0x00000007L, 0x00000000},
		{"COEFFICIENTID_0", 0x00000300L, 0x00000008}
	} },
	{"PB0_TX_LANE11_CTRL_REG0", 0x19600, {
		{"TX_CFG_SWING_BOOST_EN_11", 0x00000004L, 0x00000002},
		{"TX_CFG_INV_DATA_11", 0x00000002L, 0x00000001},
		{"TX_DBG_PRBS_EN_11", 0x00000008L, 0x00000003},
		{"TX_CFG_DISPCLK_MODE_11", 0x00000001L, 0x00000000}
	} },
	{"PB1_PLL_RO2_SCI_STAT_OVRD_REG0", 0x14468, {
		{"PLL_RO2_FREQMODE", 0x00000300L, 0x00000008},
		{"PLL_RO2_IGNR_PLLPWR_SCI_UPDT", 0x00000001L, 0x00000000},
		{"PLL_RO2_PLLPWR", 0x00000070L, 0x00000004},
		{"PLL_RO2_IGNR_FREQMODE_SCI_UPDT", 0x00000002L, 0x00000001}
	} },
	{"PB1_RX_LANE7_CTRL_REG0", 0x16A00, {
		{"RX_DBG_ANALOG_SEL_7", 0x00000c00L, 0x0000000a},
		{"RX_BACKUP_7", 0x000000ffL, 0x00000000},
		{"RX_TST_BSCAN_EN_7", 0x00001000L, 0x0000000c},
		{"RX_CFG_OVR_PWRSF_7", 0x00002000L, 0x0000000d}
	} },
	{"CONFIG_APER_SIZE", 0x150C, {
		{"APER_SIZE", 0xffffffffL, 0x00000000}
	} },
	{"PCIE_PERF_CNTL_SLV_S_C_CLK", 0x008D, {
		{"COUNTER1_UPPER", 0xff000000L, 0x00000018},
		{"EVENT0_SEL", 0x000000ffL, 0x00000000},
		{"EVENT1_SEL", 0x0000ff00L, 0x00000008},
		{"COUNTER0_UPPER", 0x00ff0000L, 0x00000010}
	} },
	{"PEER2_FB_OFFSET_LO", 0x14EE, {
		{"PEER2_FB_OFFSET_LO", 0x000fffffL, 0x00000000},
		{"PEER2_FB_EN", 0x80000000L, 0x0000001f}
	} },
	{"PB0_DFT_JIT_INJ_REG2", 0x13008, {
		{"DFT_LANE_EN", 0x0000ffffL, 0x00000000}
	} },
	{"PB1_PLL_LC3_SCI_STAT_OVRD_REG0", 0x1450C, {
		{"PLL_LC3_PLLPWR", 0x00000070L, 0x00000004},
		{"PLL_LC3_IGNR_PLLPWR_SCI_UPDT", 0x00000001L, 0x00000000},
		{"PLL_LC3_FREQMODE", 0x00000300L, 0x00000008},
		{"PLL_LC3_IGNR_FREQMODE_SCI_UPDT", 0x00000002L, 0x00000001}
	} },
	{"PB0_DFT_JIT_INJ_REG0", 0x13000, {
		{"DFT_RECOVERY_TIME", 0xff000000L, 0x00000018},
		{"DFT_CLK_PER_STEP", 0x00000f00L, 0x00000008},
		{"DFT_DECR_SWP_EN", 0x00800000L, 0x00000017},
		{"DFT_NUM_STEPS", 0x0000001fL, 0x00000000},
		{"DFT_INCR_SWP_EN", 0x00400000L, 0x00000016}
	} },
	{"PB0_DFT_JIT_INJ_REG1", 0x13004, {
		{"DFT_BYPASS_VALUE", 0x000000ffL, 0x00000000},
		{"DFT_BYPASS_EN", 0x00000100L, 0x00000008},
		{"DFT_BLOCK_EN", 0x00010000L, 0x00000010}
	} },
	{"PB1_TX_LANE3_CTRL_REG0", 0x18600, {
		{"TX_DBG_PRBS_EN_3", 0x00000008L, 0x00000003},
		{"TX_CFG_INV_DATA_3", 0x00000002L, 0x00000001},
		{"TX_CFG_SWING_BOOST_EN_3", 0x00000004L, 0x00000002},
		{"TX_CFG_DISPCLK_MODE_3", 0x00000001L, 0x00000000}
	} },
	{"MM_CFGREGS_CNTL", 0x1513, {
		{"MM_WR_TO_CFG_EN", 0x00000008L, 0x00000003},
		{"MM_CFG_FUNC_SEL", 0x00000007L, 0x00000000}
	} },
	{"BIF_SSA_MC_UPPER", 0x14D5, {
		{"SSA_MC_UPPER", 0x0003fffcL, 0x00000002}
	} },
	{"PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_5", 0x00EC, {
		{"SUBSTATE_PWR_ALLOC", 0x000000ffL, 0x00000000}
	} },
	{"PB0_GLB_SCI_STAT_OVRD_REG4", 0x1002C, {
		{"MODE_13", 0x00300000L, 0x00000014},
		{"IGNR_DLL_LOCK_SCI_UPDT_L12T15", 0x00000004L, 0x00000002},
		{"MODE_14", 0x03000000L, 0x00000018},
		{"IGNR_MODE_SCI_UPDT_L12T15", 0x00000001L, 0x00000000},
		{"DLL_LOCK_15", 0x00008000L, 0x0000000f},
		{"DLL_LOCK_14", 0x00004000L, 0x0000000e},
		{"FREQDIV_15", 0xc0000000L, 0x0000001e},
		{"FREQDIV_14", 0x0c000000L, 0x0000001a},
		{"FREQDIV_13", 0x00c00000L, 0x00000016},
		{"FREQDIV_12", 0x000c0000L, 0x00000012},
		{"DLL_LOCK_13", 0x00002000L, 0x0000000d},
		{"DLL_LOCK_12", 0x00001000L, 0x0000000c},
		{"IGNR_FREQDIV_SCI_UPDT_L12T15", 0x00000002L, 0x00000001},
		{"MODE_15", 0x30000000L, 0x0000001c},
		{"MODE_12", 0x00030000L, 0x00000010}
	} },
	{"PCIE_LC_BW_CHANGE_CNTL", 0x00B2, {
		{"LC_BW_CHANGE_INT_EN", 0x00000001L, 0x00000000},
		{"LC_LW_CHANGE_FAILED", 0x00000200L, 0x00000009},
		{"LC_LINK_BW_NOTIFICATION_DETECT_MODE", 0x00000400L, 0x0000000a},
		{"LC_HW_INIT_SPEED_CHANGE", 0x00000002L, 0x00000001},
		{"LC_SHORT_LW_CHANGE", 0x00000080L, 0x00000007},
		{"LC_LONG_LW_CHANGE", 0x00000040L, 0x00000006},
		{"LC_OTHER_INIT_SPEED_CHANGE", 0x00000008L, 0x00000003},
		{"LC_RELIABILITY_SPEED_CHANGE", 0x00000010L, 0x00000004},
		{"LC_SW_INIT_SPEED_CHANGE", 0x00000004L, 0x00000002},
		{"LC_LW_CHANGE_OTHER", 0x00000100L, 0x00000008},
		{"LC_FAILED_SPEED_NEG", 0x00000020L, 0x00000005}
	} },
	{"PCIE_PERF_COUNT0_SLV_R_CLK", 0x008B, {
		{"COUNTER0", 0xffffffffL, 0x00000000}
	} },
	{"PB0_GLB_SCI_STAT_OVRD_REG0", 0x1001C, {
		{"IGNR_ALL_SCI_UPDT_L0T3", 0x00000001L, 0x00000000},
		{"IGNR_ALL_SCI_UPDT_L12T15", 0x00000008L, 0x00000003},
		{"IGNR_ALL_SCI_UPDT_L8T11", 0x00000004L, 0x00000002},
		{"IGNR_ALL_SCI_UPDT_L4T7", 0x00000002L, 0x00000001},
		{"TXNIMP", 0x00000f00L, 0x00000008},
		{"IGNR_IMPCAL_ACTIVE_SCI_UPDT", 0x00000010L, 0x00000004},
		{"TXPIMP", 0x0000f000L, 0x0000000c},
		{"RXIMP", 0x000f0000L, 0x00000010},
		{"IMPCAL_ACTIVE", 0x00100000L, 0x00000014}
	} },
	{"PB0_GLB_SCI_STAT_OVRD_REG1", 0x10020, {
		{"IGNR_MODE_SCI_UPDT_L0T3", 0x00000001L, 0x00000000},
		{"IGNR_FREQDIV_SCI_UPDT_L0T3", 0x00000002L, 0x00000001},
		{"FREQDIV_3", 0xc0000000L, 0x0000001e},
		{"FREQDIV_2", 0x0c000000L, 0x0000001a},
		{"FREQDIV_1", 0x00c00000L, 0x00000016},
		{"FREQDIV_0", 0x000c0000L, 0x00000012},
		{"MODE_2", 0x03000000L, 0x00000018},
		{"MODE_3", 0x30000000L, 0x0000001c},
		{"MODE_0", 0x00030000L, 0x00000010},
		{"MODE_1", 0x00300000L, 0x00000014},
		{"IGNR_DLL_LOCK_SCI_UPDT_L0T3", 0x00000004L, 0x00000002},
		{"DLL_LOCK_1", 0x00002000L, 0x0000000d},
		{"DLL_LOCK_0", 0x00001000L, 0x0000000c},
		{"DLL_LOCK_3", 0x00008000L, 0x0000000f},
		{"DLL_LOCK_2", 0x00004000L, 0x0000000e}
	} },
	{"PB0_GLB_SCI_STAT_OVRD_REG2", 0x10024, {
		{"IGNR_DLL_LOCK_SCI_UPDT_L4T7", 0x00000004L, 0x00000002},
		{"MODE_4", 0x00030000L, 0x00000010},
		{"FREQDIV_7", 0xc0000000L, 0x0000001e},
		{"FREQDIV_6", 0x0c000000L, 0x0000001a},
		{"FREQDIV_5", 0x00c00000L, 0x00000016},
		{"FREQDIV_4", 0x000c0000L, 0x00000012},
		{"IGNR_MODE_SCI_UPDT_L4T7", 0x00000001L, 0x00000000},
		{"MODE_6", 0x03000000L, 0x00000018},
		{"MODE_7", 0x30000000L, 0x0000001c},
		{"IGNR_FREQDIV_SCI_UPDT_L4T7", 0x00000002L, 0x00000001},
		{"MODE_5", 0x00300000L, 0x00000014},
		{"DLL_LOCK_5", 0x00002000L, 0x0000000d},
		{"DLL_LOCK_4", 0x00001000L, 0x0000000c},
		{"DLL_LOCK_7", 0x00008000L, 0x0000000f},
		{"DLL_LOCK_6", 0x00004000L, 0x0000000e}
	} },
	{"PB0_GLB_SCI_STAT_OVRD_REG3", 0x10028, {
		{"FREQDIV_9", 0x00c00000L, 0x00000016},
		{"FREQDIV_8", 0x000c0000L, 0x00000012},
		{"IGNR_FREQDIV_SCI_UPDT_L8T11", 0x00000002L, 0x00000001},
		{"MODE_11", 0x30000000L, 0x0000001c},
		{"DLL_LOCK_11", 0x00008000L, 0x0000000f},
		{"DLL_LOCK_10", 0x00004000L, 0x0000000e},
		{"FREQDIV_11", 0xc0000000L, 0x0000001e},
		{"FREQDIV_10", 0x0c000000L, 0x0000001a},
		{"DLL_LOCK_9", 0x00002000L, 0x0000000d},
		{"DLL_LOCK_8", 0x00001000L, 0x0000000c},
		{"IGNR_DLL_LOCK_SCI_UPDT_L8T11", 0x00000004L, 0x00000002},
		{"IGNR_MODE_SCI_UPDT_L8T11", 0x00000001L, 0x00000000},
		{"MODE_10", 0x03000000L, 0x00000018},
		{"MODE_8", 0x00030000L, 0x00000010},
		{"MODE_9", 0x00300000L, 0x00000014}
	} },
	{"PCIE_LC_STATE11", 0x0027, {
		{"LC_PREV_STATE44", 0x0000003fL, 0x00000000},
		{"LC_PREV_STATE45", 0x00003f00L, 0x00000008},
		{"LC_PREV_STATE46", 0x003f0000L, 0x00000010},
		{"LC_PREV_STATE47", 0x3f000000L, 0x00000018}
	} },
	{"PCIE_LC_STATE10", 0x0026, {
		{"LC_PREV_STATE40", 0x0000003fL, 0x00000000},
		{"LC_PREV_STATE41", 0x00003f00L, 0x00000008},
		{"LC_PREV_STATE42", 0x003f0000L, 0x00000010},
		{"LC_PREV_STATE43", 0x3f000000L, 0x00000018}
	} },
	{"PCIE_FC_P", 0x0060, {
		{"PD_CREDITS", 0x000000ffL, 0x00000000},
		{"PH_CREDITS", 0x0000ff00L, 0x00000008}
	} },
	{"PB0_RX_LANE5_SCI_STAT_OVRD_REG0", 0x16888, {
		{"RXPRESETHINT_5", 0x00000070L, 0x00000004},
		{"RXPWR_5", 0x00000007L, 0x00000000},
		{"RESPONSEMODE_5", 0x00000200L, 0x00000009},
		{"ENABLEFOM_5", 0x00000080L, 0x00000007},
		{"REQUESTFOM_5", 0x00000100L, 0x00000008},
		{"ELECIDLEDETEN_5", 0x00000008L, 0x00000003}
	} },
	{"PB0_TX_LANE8_SCI_STAT_OVRD_REG0", 0x19448, {
		{"INCOHERENTCK_8", 0x00000008L, 0x00000003},
		{"COEFFICIENT_8", 0x0000fc00L, 0x0000000a},
		{"TXPWR_8", 0x00000007L, 0x00000000},
		{"COEFFICIENTID_8", 0x00000300L, 0x00000008},
		{"TXMARG_8", 0x00000070L, 0x00000004},
		{"DEEMPH_8", 0x00000080L, 0x00000007}
	} },
	{"PB1_PIF_PDNB_OVERRIDE_4", 0x0024, {
		{"TX_PDNB_OVERRIDE_VAL_4", 0x0000000eL, 0x00000001},
		{"TXPWR_OVERRIDE_EN_4", 0x00000400L, 0x0000000a},
		{"TXPWR_OVERRIDE_VAL_4", 0x00003800L, 0x0000000b},
		{"TX_PDNB_OVERRIDE_EN_4", 0x00000001L, 0x00000000},
		{"RXEN_OVERRIDE_VAL_4", 0x00000200L, 0x00000009},
		{"RXEN_OVERRIDE_EN_4", 0x00000100L, 0x00000008},
		{"RXPWR_OVERRIDE_VAL_4", 0x00038000L, 0x0000000f},
		{"RX_PDNB_OVERRIDE_VAL_4", 0x000000e0L, 0x00000005},
		{"RXPWR_OVERRIDE_EN_4", 0x00004000L, 0x0000000e},
		{"RX_PDNB_OVERRIDE_EN_4", 0x00000010L, 0x00000004}
	} },
	{"PB1_PIF_PWRDOWN_1", 0x0013, {
		{"PLL_POWER_STATE_IN_OFF_1", 0x00001c00L, 0x0000000a},
		{"PLL_RAMP_UP_TIME_1", 0x07000000L, 0x00000018},
		{"PLLPWR_OVERRIDE_VAL_1", 0xe0000000L, 0x0000001d},
		{"PLL_POWER_STATE_IN_TXS2_1", 0x00000380L, 0x00000007},
		{"PLLPWR_OVERRIDE_EN_1", 0x10000000L, 0x0000001c},
		{"TX_POWER_STATE_IN_TXS2_1", 0x00000007L, 0x00000000},
		{"FORCE_RXEN_IN_L0s_1", 0x00000008L, 0x00000003},
		{"RX_POWER_STATE_IN_RXS2_1", 0x00000070L, 0x00000004},
		{"TX2P5CLK_CLOCK_GATING_EN_1", 0x00010000L, 0x00000010}
	} },
	{"PB1_PIF_PWRDOWN_0", 0x0012, {
		{"PLL_RAMP_UP_TIME_0", 0x07000000L, 0x00000018},
		{"PLL_POWER_STATE_IN_OFF_0", 0x00001c00L, 0x0000000a},
		{"PLL_POWER_STATE_IN_TXS2_0", 0x00000380L, 0x00000007},
		{"PLLPWR_OVERRIDE_EN_0", 0x10000000L, 0x0000001c},
		{"TX_POWER_STATE_IN_TXS2_0", 0x00000007L, 0x00000000},
		{"FORCE_RXEN_IN_L0s_0", 0x00000008L, 0x00000003},
		{"PLLPWR_OVERRIDE_VAL_0", 0xe0000000L, 0x0000001d},
		{"TX2P5CLK_CLOCK_GATING_EN_0", 0x00010000L, 0x00000010},
		{"RX_POWER_STATE_IN_RXS2_0", 0x00000070L, 0x00000004}
	} },
	{"PB0_PIF_SEQ_STATUS_8", 0x0038, {
		{"SEQ_CALIBRATION_8", 0x00000001L, 0x00000000},
		{"SEQ_EXIT_L1_TO_L0_8", 0x00000008L, 0x00000003},
		{"SEQ_RXDETECT_8", 0x00000002L, 0x00000001},
		{"SEQ_SPEED_CHANGE_8", 0x00000040L, 0x00000006},
		{"SEQ_ENTER_L1_FROM_L0_8", 0x00000020L, 0x00000005},
		{"SEQ_PHASE_8", 0x00000700L, 0x00000008},
		{"SEQ_EXIT_L1_TO_L0S_8", 0x00000004L, 0x00000002},
		{"SEQ_ENTER_L1_FROM_L0S_8", 0x00000010L, 0x00000004}
	} },
	{"PB0_PIF_SEQ_STATUS_9", 0x0039, {
		{"SEQ_CALIBRATION_9", 0x00000001L, 0x00000000},
		{"SEQ_EXIT_L1_TO_L0_9", 0x00000008L, 0x00000003},
		{"SEQ_RXDETECT_9", 0x00000002L, 0x00000001},
		{"SEQ_SPEED_CHANGE_9", 0x00000040L, 0x00000006},
		{"SEQ_ENTER_L1_FROM_L0_9", 0x00000020L, 0x00000005},
		{"SEQ_PHASE_9", 0x00000700L, 0x00000008},
		{"SEQ_EXIT_L1_TO_L0S_9", 0x00000004L, 0x00000002},
		{"SEQ_ENTER_L1_FROM_L0S_9", 0x00000010L, 0x00000004}
	} },
	{"PB0_PIF_SEQ_STATUS_6", 0x002E, {
		{"SEQ_EXIT_L1_TO_L0_6", 0x00000008L, 0x00000003},
		{"SEQ_CALIBRATION_6", 0x00000001L, 0x00000000},
		{"SEQ_ENTER_L1_FROM_L0S_6", 0x00000010L, 0x00000004},
		{"SEQ_EXIT_L1_TO_L0S_6", 0x00000004L, 0x00000002},
		{"SEQ_PHASE_6", 0x00000700L, 0x00000008},
		{"SEQ_ENTER_L1_FROM_L0_6", 0x00000020L, 0x00000005},
		{"SEQ_SPEED_CHANGE_6", 0x00000040L, 0x00000006},
		{"SEQ_RXDETECT_6", 0x00000002L, 0x00000001}
	} },
	{"PB0_PIF_SEQ_STATUS_7", 0x002F, {
		{"SEQ_EXIT_L1_TO_L0_7", 0x00000008L, 0x00000003},
		{"SEQ_CALIBRATION_7", 0x00000001L, 0x00000000},
		{"SEQ_ENTER_L1_FROM_L0S_7", 0x00000010L, 0x00000004},
		{"SEQ_EXIT_L1_TO_L0S_7", 0x00000004L, 0x00000002},
		{"SEQ_PHASE_7", 0x00000700L, 0x00000008},
		{"SEQ_ENTER_L1_FROM_L0_7", 0x00000020L, 0x00000005},
		{"SEQ_SPEED_CHANGE_7", 0x00000040L, 0x00000006},
		{"SEQ_RXDETECT_7", 0x00000002L, 0x00000001}
	} },
	{"PB1_STRAP_RX_REG1", 0x1202C, {

	} },
	{"PB1_STRAP_RX_REG0", 0x12028, {

	} },
	{"PB0_PIF_SEQ_STATUS_2", 0x002A, {
		{"SEQ_EXIT_L1_TO_L0_2", 0x00000008L, 0x00000003},
		{"SEQ_CALIBRATION_2", 0x00000001L, 0x00000000},
		{"SEQ_PHASE_2", 0x00000700L, 0x00000008},
		{"SEQ_ENTER_L1_FROM_L0S_2", 0x00000010L, 0x00000004},
		{"SEQ_EXIT_L1_TO_L0S_2", 0x00000004L, 0x00000002},
		{"SEQ_SPEED_CHANGE_2", 0x00000040L, 0x00000006},
		{"SEQ_RXDETECT_2", 0x00000002L, 0x00000001},
		{"SEQ_ENTER_L1_FROM_L0_2", 0x00000020L, 0x00000005}
	} },
	{"PB0_PIF_SEQ_STATUS_3", 0x002B, {
		{"SEQ_EXIT_L1_TO_L0_3", 0x00000008L, 0x00000003},
		{"SEQ_CALIBRATION_3", 0x00000001L, 0x00000000},
		{"SEQ_PHASE_3", 0x00000700L, 0x00000008},
		{"SEQ_ENTER_L1_FROM_L0S_3", 0x00000010L, 0x00000004},
		{"SEQ_EXIT_L1_TO_L0S_3", 0x00000004L, 0x00000002},
		{"SEQ_SPEED_CHANGE_3", 0x00000040L, 0x00000006},
		{"SEQ_RXDETECT_3", 0x00000002L, 0x00000001},
		{"SEQ_ENTER_L1_FROM_L0_3", 0x00000020L, 0x00000005}
	} },
	{"PB1_TX_LANE12_SCI_STAT_OVRD_REG0", 0x19848, {
		{"DEEMPH_12", 0x00000080L, 0x00000007},
		{"TXMARG_12", 0x00000070L, 0x00000004},
		{"TXPWR_12", 0x00000007L, 0x00000000},
		{"INCOHERENTCK_12", 0x00000008L, 0x00000003},
		{"COEFFICIENTID_12", 0x00000300L, 0x00000008},
		{"COEFFICIENT_12", 0x0000fc00L, 0x0000000a}
	} },
	{"PB0_PIF_SEQ_STATUS_1", 0x0029, {
		{"SEQ_CALIBRATION_1", 0x00000001L, 0x00000000},
		{"SEQ_EXIT_L1_TO_L0_1", 0x00000008L, 0x00000003},
		{"SEQ_PHASE_1", 0x00000700L, 0x00000008},
		{"SEQ_EXIT_L1_TO_L0S_1", 0x00000004L, 0x00000002},
		{"SEQ_ENTER_L1_FROM_L0S_1", 0x00000010L, 0x00000004},
		{"SEQ_RXDETECT_1", 0x00000002L, 0x00000001},
		{"SEQ_SPEED_CHANGE_1", 0x00000040L, 0x00000006},
		{"SEQ_ENTER_L1_FROM_L0_1", 0x00000020L, 0x00000005}
	} },
	{"PB0_TX_LANE11_SCI_STAT_OVRD_REG0", 0x19608, {
		{"DEEMPH_11", 0x00000080L, 0x00000007},
		{"INCOHERENTCK_11", 0x00000008L, 0x00000003},
		{"TXPWR_11", 0x00000007L, 0x00000000},
		{"TXMARG_11", 0x00000070L, 0x00000004},
		{"COEFFICIENTID_11", 0x00000300L, 0x00000008},
		{"COEFFICIENT_11", 0x0000fc00L, 0x0000000a}
	} },
	{"PCIE_TX_CREDITS_INIT_CPL", 0x0035, {
		{"TX_CREDITS_INIT_CPLH", 0x00ff0000L, 0x00000010},
		{"TX_CREDITS_INIT_CPLD", 0x00000fffL, 0x00000000}
	} },
	{"BIF_SSA_GFX1_UPPER", 0x14CD, {
		{"SSA_GFX1_UPPER", 0x0003fffcL, 0x00000002}
	} },
	{"PB1_TX_LANE1_SCI_STAT_OVRD_REG0", 0x18488, {
		{"COEFFICIENT_1", 0x0000fc00L, 0x0000000a},
		{"INCOHERENTCK_1", 0x00000008L, 0x00000003},
		{"TXMARG_1", 0x00000070L, 0x00000004},
		{"DEEMPH_1", 0x00000080L, 0x00000007},
		{"TXPWR_1", 0x00000007L, 0x00000000},
		{"COEFFICIENTID_1", 0x00000300L, 0x00000008}
	} },
	{"PB0_TX_LANE10_OVRD_REG0", 0x19504, {
		{"TX_DCLK_EN_OVRD_EN_10", 0x00000002L, 0x00000001},
		{"TX_DRV_DATA_EN_OVRD_EN_10", 0x00000008L, 0x00000003},
		{"TX_FRONTEND_PWRON_OVRD_EN_10", 0x00000080L, 0x00000007},
		{"TX_DRV_PWRON_OVRD_VAL_10", 0x00000010L, 0x00000004},
		{"TX_DRV_DATA_EN_OVRD_VAL_10", 0x00000004L, 0x00000002},
		{"TX_DCLK_EN_OVRD_VAL_10", 0x00000001L, 0x00000000},
		{"TX_DRV_PWRON_OVRD_EN_10", 0x00000020L, 0x00000005},
		{"TX_FRONTEND_PWRON_OVRD_VAL_10", 0x00000040L, 0x00000006}
	} },
	{"PB0_TX_LANE12_SCI_STAT_OVRD_REG0", 0x19848, {
		{"DEEMPH_12", 0x00000080L, 0x00000007},
		{"TXMARG_12", 0x00000070L, 0x00000004},
		{"TXPWR_12", 0x00000007L, 0x00000000},
		{"INCOHERENTCK_12", 0x00000008L, 0x00000003},
		{"COEFFICIENTID_12", 0x00000300L, 0x00000008},
		{"COEFFICIENT_12", 0x0000fc00L, 0x0000000a}
	} },
	{"CLKREQB_PAD_CNTL", 0x1521, {
		{"CLKREQB_PAD_SLEWN", 0x00000200L, 0x00000009},
		{"CLKREQB_PAD_MODE", 0x00000004L, 0x00000002},
		{"CLKREQB_PAD_SEL", 0x00000002L, 0x00000001},
		{"CLKREQB_PAD_SPARE", 0x00000018L, 0x00000003},
		{"CLKREQB_PAD_SN3", 0x00000100L, 0x00000008},
		{"CLKREQB_PAD_SN2", 0x00000080L, 0x00000007},
		{"CLKREQB_PAD_SN1", 0x00000040L, 0x00000006},
		{"CLKREQB_PAD_SN0", 0x00000020L, 0x00000005},
		{"CLKREQB_PAD_SCHMEN", 0x00000800L, 0x0000000b},
		{"CLKREQB_PAD_CNTL_EN", 0x00001000L, 0x0000000c},
		{"CLKREQB_PAD_A", 0x00000001L, 0x00000000},
		{"CLKREQB_PAD_WAKE", 0x00000400L, 0x0000000a}
	} },
	{"BF_ANA_ISO_CNTL", 0x14C7, {
		{"BF_VDDC_ISO_DIS_MASK", 0x00000002L, 0x00000001},
		{"BF_ANA_ISO_DIS_MASK", 0x00000001L, 0x00000000}
	} },
	{"PB1_PIF_TXPHYSTATUS", 0x0015, {
		{"TXPHYSTATUS_7", 0x00000080L, 0x00000007},
		{"TXPHYSTATUS_6", 0x00000040L, 0x00000006},
		{"TXPHYSTATUS_5", 0x00000020L, 0x00000005},
		{"TXPHYSTATUS_4", 0x00000010L, 0x00000004},
		{"TXPHYSTATUS_3", 0x00000008L, 0x00000003},
		{"TXPHYSTATUS_2", 0x00000004L, 0x00000002},
		{"TXPHYSTATUS_1", 0x00000002L, 0x00000001},
		{"TXPHYSTATUS_0", 0x00000001L, 0x00000000},
		{"TXPHYSTATUS_9", 0x00000200L, 0x00000009},
		{"TXPHYSTATUS_8", 0x00000100L, 0x00000008},
		{"TXPHYSTATUS_15", 0x00008000L, 0x0000000f},
		{"TXPHYSTATUS_14", 0x00004000L, 0x0000000e},
		{"TXPHYSTATUS_13", 0x00002000L, 0x0000000d},
		{"TXPHYSTATUS_12", 0x00001000L, 0x0000000c},
		{"TXPHYSTATUS_11", 0x00000800L, 0x0000000b},
		{"TXPHYSTATUS_10", 0x00000400L, 0x0000000a}
	} },
	{"PB1_PIF_HW_DEBUG", 0x0002, {
		{"PB1_PIF_HW_13_DEBUG", 0x00002000L, 0x0000000d},
		{"PB1_PIF_HW_09_DEBUG", 0x00000200L, 0x00000009},
		{"PB1_PIF_HW_08_DEBUG", 0x00000100L, 0x00000008},
		{"PB1_PIF_HW_05_DEBUG", 0x00000020L, 0x00000005},
		{"PB1_PIF_HW_07_DEBUG", 0x00000080L, 0x00000007},
		{"PB1_PIF_HW_06_DEBUG", 0x00000040L, 0x00000006},
		{"PB1_PIF_HW_10_DEBUG", 0x00000400L, 0x0000000a},
		{"PB1_PIF_HW_02_DEBUG", 0x00000004L, 0x00000002},
		{"PB1_PIF_HW_11_DEBUG", 0x00000800L, 0x0000000b},
		{"PB1_PIF_HW_14_DEBUG", 0x00004000L, 0x0000000e},
		{"PB1_PIF_HW_15_DEBUG", 0x00008000L, 0x0000000f},
		{"PB1_PIF_HW_04_DEBUG", 0x00000010L, 0x00000004},
		{"PB1_PIF_HW_01_DEBUG", 0x00000002L, 0x00000001},
		{"PB1_PIF_HW_00_DEBUG", 0x00000001L, 0x00000000},
		{"PB1_PIF_HW_03_DEBUG", 0x00000008L, 0x00000003},
		{"PB1_PIF_HW_12_DEBUG", 0x00001000L, 0x0000000c}
	} },
	{"PCIE_PRBS_ERRCNT_11", 0x00DB, {
		{"PRBS_ERRCNT_11", 0xffffffffL, 0x00000000}
	} },
	{"PCIE_LC_STATE8", 0x0024, {
		{"LC_PREV_STATE33", 0x00003f00L, 0x00000008},
		{"LC_PREV_STATE32", 0x0000003fL, 0x00000000},
		{"LC_PREV_STATE35", 0x3f000000L, 0x00000018},
		{"LC_PREV_STATE34", 0x003f0000L, 0x00000010}
	} },
	{"PB1_DFT_JIT_INJ_REG1", 0x13004, {
		{"DFT_BYPASS_VALUE", 0x000000ffL, 0x00000000},
		{"DFT_BYPASS_EN", 0x00000100L, 0x00000008},
		{"DFT_BLOCK_EN", 0x00010000L, 0x00000010}
	} },
	{"PB1_DFT_JIT_INJ_REG0", 0x13000, {
		{"DFT_RECOVERY_TIME", 0xff000000L, 0x00000018},
		{"DFT_CLK_PER_STEP", 0x00000f00L, 0x00000008},
		{"DFT_DECR_SWP_EN", 0x00800000L, 0x00000017},
		{"DFT_NUM_STEPS", 0x0000001fL, 0x00000000},
		{"DFT_INCR_SWP_EN", 0x00400000L, 0x00000016}
	} },
	{"PB1_RX_GLB_CTRL_REG6", 0x16018, {
		{"RX_CFG_OC_TIME_GEN1", 0x0000f000L, 0x0000000c},
		{"RX_AUX_PWRON_LUT_ENTRY_LS2", 0x08000000L, 0x0000001b},
		{"RX_CFG_OC_TIME_GEN2", 0x000f0000L, 0x00000010},
		{"RX_CFG_LEQ_TIME_GEN3", 0x00000f00L, 0x00000008},
		{"RX_CFG_LEQ_TIME_GEN2", 0x000000f0L, 0x00000004},
		{"RX_CFG_LEQ_TIME_GEN1", 0x0000000fL, 0x00000000},
		{"RX_CFG_OC_TIME_GEN3", 0x00f00000L, 0x00000014},
		{"RX_FRONTEND_PWRON_LUT_ENTRY_LS2", 0x04000000L, 0x0000001a},
		{"RX_FRONTEND_PWRON_LUT_ENTRY_LS0_CDR_EN_0", 0x01000000L, 0x00000018}
	} },
	{"PB1_DFT_JIT_INJ_REG2", 0x13008, {
		{"DFT_LANE_EN", 0x0000ffffL, 0x00000000}
	} },
	{"PB0_RX_LANE9_SCI_STAT_OVRD_REG0", 0x17488, {
		{"RXPWR_9", 0x00000007L, 0x00000000},
		{"ELECIDLEDETEN_9", 0x00000008L, 0x00000003},
		{"RXPRESETHINT_9", 0x00000070L, 0x00000004},
		{"RESPONSEMODE_9", 0x00000200L, 0x00000009},
		{"ENABLEFOM_9", 0x00000080L, 0x00000007},
		{"REQUESTFOM_9", 0x00000100L, 0x00000008}
	} },
	{"PB0_STRAP_RX_REG0", 0x12028, {

	} },
	{"PB0_STRAP_RX_REG1", 0x1202C, {

	} },
	{"PB0_PLL_LC0_SCI_STAT_OVRD_REG0", 0x14500, {
		{"PLL_LC0_FREQMODE", 0x00000300L, 0x00000008},
		{"PLL_LC0_IGNR_PLLPWR_SCI_UPDT", 0x00000001L, 0x00000000},
		{"PLL_LC0_PLLPWR", 0x00000070L, 0x00000004},
		{"PLL_LC0_IGNR_FREQMODE_SCI_UPDT", 0x00000002L, 0x00000001}
	} },
	{"PB1_RX_LANE0_CTRL_REG0", 0x16440, {
		{"RX_CFG_OVR_PWRSF_0", 0x00002000L, 0x0000000d},
		{"RX_TST_BSCAN_EN_0", 0x00001000L, 0x0000000c},
		{"RX_BACKUP_0", 0x000000ffL, 0x00000000},
		{"RX_DBG_ANALOG_SEL_0", 0x00000c00L, 0x0000000a}
	} },
	{"PB0_TX_LANE5_OVRD_REG0", 0x18884, {
		{"TX_DCLK_EN_OVRD_EN_5", 0x00000002L, 0x00000001},
		{"TX_DRV_PWRON_OVRD_VAL_5", 0x00000010L, 0x00000004},
		{"TX_DRV_DATA_EN_OVRD_EN_5", 0x00000008L, 0x00000003},
		{"TX_FRONTEND_PWRON_OVRD_VAL_5", 0x00000040L, 0x00000006},
		{"TX_FRONTEND_PWRON_OVRD_EN_5", 0x00000080L, 0x00000007},
		{"TX_DCLK_EN_OVRD_VAL_5", 0x00000001L, 0x00000000},
		{"TX_DRV_DATA_EN_OVRD_VAL_5", 0x00000004L, 0x00000002},
		{"TX_DRV_PWRON_OVRD_EN_5", 0x00000020L, 0x00000005}
	} },
	{"PB1_TX_LANE15_CTRL_REG0", 0x19A00, {
		{"TX_CFG_INV_DATA_15", 0x00000002L, 0x00000001},
		{"TX_DBG_PRBS_EN_15", 0x00000008L, 0x00000003},
		{"TX_CFG_DISPCLK_MODE_15", 0x00000001L, 0x00000000},
		{"TX_CFG_SWING_BOOST_EN_15", 0x00000004L, 0x00000002}
	} },
	{"SMBDAT_PAD_CNTL", 0x1522, {
		{"SMBDAT_PAD_SEL", 0x00000002L, 0x00000001},
		{"SMBDAT_PAD_SN0", 0x00000020L, 0x00000005},
		{"SMBDAT_PAD_SN3", 0x00000100L, 0x00000008},
		{"SMBDAT_PAD_SN2", 0x00000080L, 0x00000007},
		{"SMBDAT_PAD_WAKE", 0x00000400L, 0x0000000a},
		{"SMBDAT_PAD_SCHMEN", 0x00000800L, 0x0000000b},
		{"SMBDAT_PAD_SLEWN", 0x00000200L, 0x00000009},
		{"SMBDAT_PAD_A", 0x00000001L, 0x00000000},
		{"SMBDAT_PAD_MODE", 0x00000004L, 0x00000002},
		{"SMBDAT_PAD_SN1", 0x00000040L, 0x00000006},
		{"SMBDAT_PAD_SPARE", 0x00000018L, 0x00000003},
		{"SMBDAT_PAD_CNTL_EN", 0x00001000L, 0x0000000c}
	} },
	{"PB1_RX_LANE15_CTRL_REG0", 0x17A00, {
		{"RX_CFG_OVR_PWRSF_15", 0x00002000L, 0x0000000d},
		{"RX_TST_BSCAN_EN_15", 0x00001000L, 0x0000000c},
		{"RX_BACKUP_15", 0x000000ffL, 0x00000000},
		{"RX_DBG_ANALOG_SEL_15", 0x00000c00L, 0x0000000a}
	} },
	{"BIF_BACO_DEBUG", 0x14DF, {
		{"BIF_BACO_SCANDUMP_FLG", 0x00000001L, 0x00000000}
	} },
	{"PB0_TX_LANE2_SCI_STAT_OVRD_REG0", 0x18508, {
		{"COEFFICIENT_2", 0x0000fc00L, 0x0000000a},
		{"INCOHERENTCK_2", 0x00000008L, 0x00000003},
		{"TXMARG_2", 0x00000070L, 0x00000004},
		{"DEEMPH_2", 0x00000080L, 0x00000007},
		{"COEFFICIENTID_2", 0x00000300L, 0x00000008},
		{"TXPWR_2", 0x00000007L, 0x00000000}
	} },
	{"PCIE_LC_STATE6", 0x0022, {
		{"LC_PREV_STATE26", 0x003f0000L, 0x00000010},
		{"LC_PREV_STATE27", 0x3f000000L, 0x00000018},
		{"LC_PREV_STATE24", 0x0000003fL, 0x00000000},
		{"LC_PREV_STATE25", 0x00003f00L, 0x00000008}
	} },
	{"PCIE_CNTL", 0x0010, {
		{"PCIE_MALFORM_ATOMIC_OPS", 0x00000100L, 0x00000008},
		{"RX_RCB_WRONG_FUNCNUM_DIS", 0x00400000L, 0x00000016},
		{"UR_ERR_REPORT_DIS", 0x00000080L, 0x00000007},
		{"RX_RCB_INVALID_SIZE_DIS", 0x00020000L, 0x00000011},
		{"RX_CPL_POSTED_REQ_ORD_EN", 0x80000000L, 0x0000001f},
		{"RX_ATS_TRAN_CPL_SPLIT_DIS", 0x00800000L, 0x00000017},
		{"RX_RCB_UNEXP_CPL_DIS", 0x00040000L, 0x00000012},
		{"LC_HOT_PLUG_DELAY_SEL", 0x0000000eL, 0x00000001},
		{"TX_CPL_DEBUG", 0x3f000000L, 0x00000018},
		{"HWINIT_WR_LOCK", 0x00000001L, 0x00000000},
		{"RX_RCB_CPL_TIMEOUT_TEST_MODE", 0x00080000L, 0x00000013},
		{"RX_RCB_WRONG_ATTR_DIS", 0x00200000L, 0x00000015},
		{"RX_SB_ADJ_PAYLOAD_SIZE", 0x00001c00L, 0x0000000a},
		{"PCIE_HT_NP_MEM_WRITE", 0x00000200L, 0x00000009},
		{"RX_RCB_ATS_UC_DIS", 0x00008000L, 0x0000000f},
		{"RX_RCB_REORDER_EN", 0x00010000L, 0x00000010},
		{"RX_RCB_CHANNEL_ORDERING", 0x00100000L, 0x00000014}
	} },
	{"BIF_DEBUG_CNTL", 0x151C, {
		{"DEBUG_SYNC_EN", 0x00000040L, 0x00000006},
		{"DEBUG_MULTIBLOCKEN", 0x00000002L, 0x00000001},
		{"DEBUG_IDSEL_XSP", 0x01000000L, 0x00000018},
		{"DEBUG_SYNC_CLKSEL", 0xc0000000L, 0x0000001e},
		{"DEBUG_BYTESEL_BLK1", 0x00000010L, 0x00000004},
		{"DEBUG_BYTESEL_BLK2", 0x00000020L, 0x00000005},
		{"DEBUG_EN", 0x00000001L, 0x00000000},
		{"DEBUG_SWAP", 0x00000080L, 0x00000007},
		{"DEBUG_OUT_EN", 0x00000004L, 0x00000002},
		{"DEBUG_IDSEL_BLK2", 0x001f0000L, 0x00000010},
		{"DEBUG_IDSEL_BLK1", 0x00001f00L, 0x00000008},
		{"DEBUG_PAD_SEL", 0x00000008L, 0x00000003}
	} },
	{"PB1_TX_LANE8_CTRL_REG0", 0x19440, {
		{"TX_CFG_SWING_BOOST_EN_8", 0x00000004L, 0x00000002},
		{"TX_CFG_INV_DATA_8", 0x00000002L, 0x00000001},
		{"TX_DBG_PRBS_EN_8", 0x00000008L, 0x00000003},
		{"TX_CFG_DISPCLK_MODE_8", 0x00000001L, 0x00000000}
	} },
	{"PCIE_LC_STATE0", 0x00A5, {
		{"LC_PREV_STATE3", 0x3f000000L, 0x00000018},
		{"LC_PREV_STATE2", 0x003f0000L, 0x00000010},
		{"LC_PREV_STATE1", 0x00003f00L, 0x00000008},
		{"LC_CURRENT_STATE", 0x0000003fL, 0x00000000}
	} },
	{"PB1_RX_LANE2_CTRL_REG0", 0x16500, {
		{"RX_CFG_OVR_PWRSF_2", 0x00002000L, 0x0000000d},
		{"RX_DBG_ANALOG_SEL_2", 0x00000c00L, 0x0000000a},
		{"RX_TST_BSCAN_EN_2", 0x00001000L, 0x0000000c},
		{"RX_BACKUP_2", 0x000000ffL, 0x00000000}
	} },
	{"PB0_RX_LANE14_SCI_STAT_OVRD_REG0", 0x17908, {
		{"REQUESTFOM_14", 0x00000100L, 0x00000008},
		{"RXPRESETHINT_14", 0x00000070L, 0x00000004},
		{"ENABLEFOM_14", 0x00000080L, 0x00000007},
		{"ELECIDLEDETEN_14", 0x00000008L, 0x00000003},
		{"RESPONSEMODE_14", 0x00000200L, 0x00000009},
		{"RXPWR_14", 0x00000007L, 0x00000000}
	} },
	{"PB0_RX_LANE13_SCI_STAT_OVRD_REG0", 0x17888, {
		{"ELECIDLEDETEN_13", 0x00000008L, 0x00000003},
		{"ENABLEFOM_13", 0x00000080L, 0x00000007},
		{"REQUESTFOM_13", 0x00000100L, 0x00000008},
		{"RXPRESETHINT_13", 0x00000070L, 0x00000004},
		{"RESPONSEMODE_13", 0x00000200L, 0x00000009},
		{"RXPWR_13", 0x00000007L, 0x00000000}
	} },
	{"PCIE_PERF_CNTL_MST_R_CLK", 0x0084, {
		{"COUNTER1_UPPER", 0xff000000L, 0x00000018},
		{"EVENT0_SEL", 0x000000ffL, 0x00000000},
		{"EVENT1_SEL", 0x0000ff00L, 0x00000008},
		{"COUNTER0_UPPER", 0x00ff0000L, 0x00000010}
	} },
	{"BIF_SSA_GFX2_LOWER", 0x14CE, {
		{"SSA_GFX2_REG_STALL_EN", 0x80000000L, 0x0000001f},
		{"SSA_GFX2_REG_CMP_EN", 0x40000000L, 0x0000001e},
		{"SSA_GFX2_LOWER", 0x0003fffcL, 0x00000002}
	} },
	{"PB0_TX_LANE1_CTRL_REG0", 0x18480, {
		{"TX_DBG_PRBS_EN_1", 0x00000008L, 0x00000003},
		{"TX_CFG_INV_DATA_1", 0x00000002L, 0x00000001},
		{"TX_CFG_DISPCLK_MODE_1", 0x00000001L, 0x00000000},
		{"TX_CFG_SWING_BOOST_EN_1", 0x00000004L, 0x00000002}
	} },
	{"PCIE_PERF_CNTL_EVENT1_PORT_SEL", 0x0094, {
		{"PERF1_PORT_SEL_MST_R_CLK", 0x000000f0L, 0x00000004},
		{"PERF1_PORT_SEL_MST_C_CLK", 0x00000f00L, 0x00000008},
		{"PERF1_PORT_SEL_SLV_R_CLK", 0x0000f000L, 0x0000000c},
		{"PERF1_PORT_SEL_SLV_S_C_CLK", 0x000f0000L, 0x00000010},
		{"PERF1_PORT_SEL_TXCLK", 0x0000000fL, 0x00000000},
		{"PERF1_PORT_SEL_SLV_NS_C_CLK", 0x00f00000L, 0x00000014},
		{"PERF1_PORT_SEL_TXCLK2", 0x0f000000L, 0x00000018}
	} },
	{"BIF_CLK_PDWN_DELAY_TIMER", 0x151F, {
		{"TIMER", 0x000003ffL, 0x00000000}
	} },
	{"PB0_RX_LANE6_CTRL_REG0", 0x16900, {
		{"RX_DBG_ANALOG_SEL_6", 0x00000c00L, 0x0000000a},
		{"RX_TST_BSCAN_EN_6", 0x00001000L, 0x0000000c},
		{"RX_BACKUP_6", 0x000000ffL, 0x00000000},
		{"RX_CFG_OVR_PWRSF_6", 0x00002000L, 0x0000000d}
	} },
	{"PB1_RX_LANE13_CTRL_REG0", 0x17880, {
		{"RX_BACKUP_13", 0x000000ffL, 0x00000000},
		{"RX_DBG_ANALOG_SEL_13", 0x00000c00L, 0x0000000a},
		{"RX_TST_BSCAN_EN_13", 0x00001000L, 0x0000000c},
		{"RX_CFG_OVR_PWRSF_13", 0x00002000L, 0x0000000d}
	} },
	{"PCIE_PERF_COUNT0_SLV_NS_C_CLK", 0x0091, {
		{"COUNTER0", 0xffffffffL, 0x00000000}
	} },
	{"PB1_TX_LANE5_SCI_STAT_OVRD_REG0", 0x18888, {
		{"COEFFICIENT_5", 0x0000fc00L, 0x0000000a},
		{"INCOHERENTCK_5", 0x00000008L, 0x00000003},
		{"DEEMPH_5", 0x00000080L, 0x00000007},
		{"TXMARG_5", 0x00000070L, 0x00000004},
		{"TXPWR_5", 0x00000007L, 0x00000000},
		{"COEFFICIENTID_5", 0x00000300L, 0x00000008}
	} },
	{"PB0_PIF_CNTL2", 0x0014, {
		{"RXDETECT_OVERRIDE_EN", 0x00000080L, 0x00000007},
		{"RXDETECT_OVERRIDE_VAL_8", 0x00010000L, 0x00000010},
		{"RXDETECT_SAMPL_TIME", 0x00000006L, 0x00000001},
		{"RXDETECT_OVERRIDE_VAL_9", 0x00020000L, 0x00000011},
		{"RXDETECT_OVERRIDE_VAL_0", 0x00000100L, 0x00000008},
		{"RXDETECT_OVERRIDE_VAL_1", 0x00000200L, 0x00000009},
		{"RXDETECT_OVERRIDE_VAL_2", 0x00000400L, 0x0000000a},
		{"RXDETECT_OVERRIDE_VAL_3", 0x00000800L, 0x0000000b},
		{"RXDETECT_OVERRIDE_VAL_4", 0x00001000L, 0x0000000c},
		{"RXDETECT_OVERRIDE_VAL_5", 0x00002000L, 0x0000000d},
		{"RXDETECT_OVERRIDE_VAL_6", 0x00004000L, 0x0000000e},
		{"RXDETECT_OVERRIDE_VAL_7", 0x00008000L, 0x0000000f},
		{"RXDETECT_OVERRIDE_VAL_12", 0x00100000L, 0x00000014},
		{"RXDETECT_OVERRIDE_VAL_13", 0x00200000L, 0x00000015},
		{"RXDETECT_OVERRIDE_VAL_10", 0x00040000L, 0x00000012},
		{"RXDETECT_OVERRIDE_VAL_11", 0x00080000L, 0x00000013},
		{"RXDETECT_OVERRIDE_VAL_14", 0x00400000L, 0x00000016},
		{"RXDETECT_OVERRIDE_VAL_15", 0x00800000L, 0x00000017},
		{"RXPHYSTATUS_DELAY", 0x07000000L, 0x00000018}
	} },
	{"PB1_RX_LANE11_SCI_STAT_OVRD_REG0", 0x17608, {
		{"ELECIDLEDETEN_11", 0x00000008L, 0x00000003},
		{"REQUESTFOM_11", 0x00000100L, 0x00000008},
		{"ENABLEFOM_11", 0x00000080L, 0x00000007},
		{"RESPONSEMODE_11", 0x00000200L, 0x00000009},
		{"RXPRESETHINT_11", 0x00000070L, 0x00000004},
		{"RXPWR_11", 0x00000007L, 0x00000000}
	} },
	{"PCIE_PRBS_HI_BITCNT", 0x00CF, {
		{"PRBS_HI_BITCNT", 0x000000ffL, 0x00000000}
	} },
	{"PCIE_FC_NP", 0x0061, {
		{"NPD_CREDITS", 0x000000ffL, 0x00000000},
		{"NPH_CREDITS", 0x0000ff00L, 0x00000008}
	} },
	{"PCIE_PERF_CNTL_SLV_R_CLK", 0x008A, {
		{"COUNTER1_UPPER", 0xff000000L, 0x00000018},
		{"EVENT0_SEL", 0x000000ffL, 0x00000000},
		{"EVENT1_SEL", 0x0000ff00L, 0x00000008},
		{"COUNTER0_UPPER", 0x00ff0000L, 0x00000010}
	} },
	{"PB0_TX_GLB_SCI_STAT_OVRD_REG0", 0x18010, {
		{"IGNR_INCOHERENTCK_SCI_UPDT_L8T11", 0x00000040L, 0x00000006},
		{"IGNR_TXPWR_SCI_UPDT_L8T11", 0x00000004L, 0x00000002},
		{"IGNR_COEFFICIENTID_SCI_UPDT_L0T3", 0x00000100L, 0x00000008},
		{"IGNR_COEFFICIENT_SCI_UPDT_L8T11", 0x00004000L, 0x0000000e},
		{"IGNR_COEFFICIENTID_SCI_UPDT_L12T15", 0x00000800L, 0x0000000b},
		{"IGNR_TXPWR_SCI_UPDT_L4T7", 0x00000002L, 0x00000001},
		{"IGNR_COEFFICIENT_SCI_UPDT_L4T7", 0x00002000L, 0x0000000d},
		{"IGNR_INCOHERENTCK_SCI_UPDT_L4T7", 0x00000020L, 0x00000005},
		{"IGNR_COEFFICIENT_SCI_UPDT_L12T15", 0x00008000L, 0x0000000f},
		{"IGNR_INCOHERENTCK_SCI_UPDT_L0T3", 0x00000010L, 0x00000004},
		{"IGNR_COEFFICIENTID_SCI_UPDT_L4T7", 0x00000200L, 0x00000009},
		{"IGNR_TXPWR_SCI_UPDT_L12T15", 0x00000008L, 0x00000003},
		{"IGNR_INCOHERENTCK_SCI_UPDT_L12T15", 0x00000080L, 0x00000007},
		{"IGNR_COEFFICIENT_SCI_UPDT_L0T3", 0x00001000L, 0x0000000c},
		{"IGNR_COEFFICIENTID_SCI_UPDT_L8T11", 0x00000400L, 0x0000000a},
		{"IGNR_TXPWR_SCI_UPDT_L0T3", 0x00000001L, 0x00000000}
	} },
	{"PB0_TX_GLB_OVRD_REG3", 0x1803C, {
		{"TX_CFG_DRV1_TAP_SEL_GEN3_OVRD_VAL", 0x0f800000L, 0x00000017},
		{"TX_CFG_DRVX_TAP_SEL_GEN2_OVRD_VAL", 0x00000200L, 0x00000009},
		{"TX_CFG_DRV0_TAP_SEL_GEN3_OVRD_VAL", 0x0003c000L, 0x0000000e},
		{"TX_CFG_DRVX_EN_GEN2_OVRD_VAL", 0x00000100L, 0x00000008},
		{"TX_CFG_DRV2_EN_GEN2_OVRD_VAL", 0x0000000fL, 0x00000000},
		{"TX_CFG_DRV0_EN_GEN3_OVRD_VAL", 0x00003c00L, 0x0000000a},
		{"TX_CFG_DRV2_TAP_SEL_GEN2_OVRD_VAL", 0x000000f0L, 0x00000004},
		{"TX_CFG_DRV2_EN_GEN3_OVRD_VAL", 0xf0000000L, 0x0000001c},
		{"TX_CFG_DRV1_EN_GEN3_OVRD_VAL", 0x007c0000L, 0x00000012}
	} },
	{"PB1_PIF_CNTL", 0x0010, {
		{"PHY_CR_EN_MODE", 0x00000004L, 0x00000002},
		{"PLL_BINDING_ENABLE", 0x00000400L, 0x0000000a},
		{"TXGND_TIME", 0x00010000L, 0x00000010},
		{"EI_CYCLE_OFF_TIME", 0x00700000L, 0x00000014},
		{"RXEN_GATER", 0x0f000000L, 0x00000018},
		{"RXDETECT_FIFO_RESET_MODE", 0x00000040L, 0x00000006},
		{"PHYCMD_CR_EN_MODE", 0x00000008L, 0x00000003},
		{"SC_CALIB_DONE_CNTL", 0x00000800L, 0x0000000b},
		{"EXTEND_WAIT_FOR_RAMPUP", 0x10000000L, 0x0000001c},
		{"LS2_EXIT_TIME", 0x000e0000L, 0x00000011},
		{"EI_DET_CYCLE_MODE", 0x00000010L, 0x00000004},
		{"RXDETECT_TX_PWR_MODE", 0x00000080L, 0x00000007},
		{"EXIT_L0S_INIT_DIS", 0x00800000L, 0x00000017},
		{"DA_FIFO_RESET_0", 0x00000002L, 0x00000001},
		{"DA_FIFO_RESET_1", 0x00000020L, 0x00000005},
		{"DA_FIFO_RESET_2", 0x00000200L, 0x00000009},
		{"DA_FIFO_RESET_3", 0x00002000L, 0x0000000d},
		{"DIVINIT_MODE", 0x00000100L, 0x00000008},
		{"SERIAL_CFG_ENABLE", 0x00000001L, 0x00000000},
		{"IGNORE_TxDataValid_EP_DIS", 0x20000000L, 0x0000001d}
	} },
	{"BIF_SSA_GFX1_LOWER", 0x14CC, {
		{"SSA_GFX1_REG_STALL_EN", 0x80000000L, 0x0000001f},
		{"SSA_GFX1_LOWER", 0x0003fffcL, 0x00000002},
		{"SSA_GFX1_REG_CMP_EN", 0x40000000L, 0x0000001e}
	} },
	{"PCIE_PERF_CNTL_TXCLK2", 0x0095, {
		{"COUNTER1_UPPER", 0xff000000L, 0x00000018},
		{"EVENT0_SEL", 0x000000ffL, 0x00000000},
		{"EVENT1_SEL", 0x0000ff00L, 0x00000008},
		{"COUNTER0_UPPER", 0x00ff0000L, 0x00000010}
	} },
	{"BACO_CNTL", 0x14E5, {
		{"BACO_MODE", 0x00000040L, 0x00000006},
		{"BACO_ANA_ISO_DIS", 0x00000080L, 0x00000007},
		{"BACO_RESET_EN", 0x00000010L, 0x00000004},
		{"PWRGOOD_MEM", 0x00000800L, 0x0000000b},
		{"PWRGOOD_BF", 0x00000200L, 0x00000009},
		{"PWRGOOD_DVO", 0x00001000L, 0x0000000c},
		{"PWRGOOD_GPIO", 0x00000400L, 0x0000000a},
		{"BACO_EN", 0x00000001L, 0x00000000},
		{"BACO_ISO_DIS", 0x00000004L, 0x00000002},
		{"BACO_POWER_OFF", 0x00000008L, 0x00000003},
		{"RCU_BIF_CONFIG_DONE", 0x00000100L, 0x00000008},
		{"BACO_BCLK_OFF", 0x00000002L, 0x00000001},
		{"BACO_HANG_PROTECTION_EN", 0x00000020L, 0x00000005}
	} },
	{"PB0_PIF_PDNB_OVERRIDE_10", 0x0032, {
		{"TX_PDNB_OVERRIDE_VAL_10", 0x0000000eL, 0x00000001},
		{"RX_PDNB_OVERRIDE_EN_10", 0x00000010L, 0x00000004},
		{"RXPWR_OVERRIDE_VAL_10", 0x00038000L, 0x0000000f},
		{"TXPWR_OVERRIDE_VAL_10", 0x00003800L, 0x0000000b},
		{"TX_PDNB_OVERRIDE_EN_10", 0x00000001L, 0x00000000},
		{"RXEN_OVERRIDE_EN_10", 0x00000100L, 0x00000008},
		{"TXPWR_OVERRIDE_EN_10", 0x00000400L, 0x0000000a},
		{"RXEN_OVERRIDE_VAL_10", 0x00000200L, 0x00000009},
		{"RXPWR_OVERRIDE_EN_10", 0x00004000L, 0x0000000e},
		{"RX_PDNB_OVERRIDE_VAL_10", 0x000000e0L, 0x00000005}
	} },
	{"PB1_RX_LANE5_SCI_STAT_OVRD_REG0", 0x16888, {
		{"RXPRESETHINT_5", 0x00000070L, 0x00000004},
		{"RXPWR_5", 0x00000007L, 0x00000000},
		{"RESPONSEMODE_5", 0x00000200L, 0x00000009},
		{"ENABLEFOM_5", 0x00000080L, 0x00000007},
		{"REQUESTFOM_5", 0x00000100L, 0x00000008},
		{"ELECIDLEDETEN_5", 0x00000008L, 0x00000003}
	} },
	{"PB0_PIF_PDNB_OVERRIDE_12", 0x0034, {
		{"TX_PDNB_OVERRIDE_VAL_12", 0x0000000eL, 0x00000001},
		{"TX_PDNB_OVERRIDE_EN_12", 0x00000001L, 0x00000000},
		{"TXPWR_OVERRIDE_VAL_12", 0x00003800L, 0x0000000b},
		{"RX_PDNB_OVERRIDE_EN_12", 0x00000010L, 0x00000004},
		{"RXPWR_OVERRIDE_EN_12", 0x00004000L, 0x0000000e},
		{"RXPWR_OVERRIDE_VAL_12", 0x00038000L, 0x0000000f},
		{"RXEN_OVERRIDE_EN_12", 0x00000100L, 0x00000008},
		{"RXEN_OVERRIDE_VAL_12", 0x00000200L, 0x00000009},
		{"TXPWR_OVERRIDE_EN_12", 0x00000400L, 0x0000000a},
		{"RX_PDNB_OVERRIDE_VAL_12", 0x000000e0L, 0x00000005}
	} },
	{"PB0_PIF_PDNB_OVERRIDE_13", 0x0035, {
		{"TX_PDNB_OVERRIDE_VAL_13", 0x0000000eL, 0x00000001},
		{"RX_PDNB_OVERRIDE_EN_13", 0x00000010L, 0x00000004},
		{"TXPWR_OVERRIDE_VAL_13", 0x00003800L, 0x0000000b},
		{"RXPWR_OVERRIDE_VAL_13", 0x00038000L, 0x0000000f},
		{"RXEN_OVERRIDE_EN_13", 0x00000100L, 0x00000008},
		{"TX_PDNB_OVERRIDE_EN_13", 0x00000001L, 0x00000000},
		{"RXEN_OVERRIDE_VAL_13", 0x00000200L, 0x00000009},
		{"RXPWR_OVERRIDE_EN_13", 0x00004000L, 0x0000000e},
		{"TXPWR_OVERRIDE_EN_13", 0x00000400L, 0x0000000a},
		{"RX_PDNB_OVERRIDE_VAL_13", 0x000000e0L, 0x00000005}
	} },
	{"PB0_PIF_PDNB_OVERRIDE_14", 0x0036, {
		{"RX_PDNB_OVERRIDE_EN_14", 0x00000010L, 0x00000004},
		{"TX_PDNB_OVERRIDE_EN_14", 0x00000001L, 0x00000000},
		{"RXEN_OVERRIDE_EN_14", 0x00000100L, 0x00000008},
		{"RXEN_OVERRIDE_VAL_14", 0x00000200L, 0x00000009},
		{"TXPWR_OVERRIDE_VAL_14", 0x00003800L, 0x0000000b},
		{"RX_PDNB_OVERRIDE_VAL_14", 0x000000e0L, 0x00000005},
		{"TXPWR_OVERRIDE_EN_14", 0x00000400L, 0x0000000a},
		{"TX_PDNB_OVERRIDE_VAL_14", 0x0000000eL, 0x00000001},
		{"RXPWR_OVERRIDE_EN_14", 0x00004000L, 0x0000000e},
		{"RXPWR_OVERRIDE_VAL_14", 0x00038000L, 0x0000000f}
	} },
	{"PB0_PIF_PDNB_OVERRIDE_15", 0x0037, {
		{"RX_PDNB_OVERRIDE_EN_15", 0x00000010L, 0x00000004},
		{"TX_PDNB_OVERRIDE_EN_15", 0x00000001L, 0x00000000},
		{"RXEN_OVERRIDE_EN_15", 0x00000100L, 0x00000008},
		{"RXPWR_OVERRIDE_VAL_15", 0x00038000L, 0x0000000f},
		{"TXPWR_OVERRIDE_VAL_15", 0x00003800L, 0x0000000b},
		{"TX_PDNB_OVERRIDE_VAL_15", 0x0000000eL, 0x00000001},
		{"RX_PDNB_OVERRIDE_VAL_15", 0x000000e0L, 0x00000005},
		{"RXEN_OVERRIDE_VAL_15", 0x00000200L, 0x00000009},
		{"TXPWR_OVERRIDE_EN_15", 0x00000400L, 0x0000000a},
		{"RXPWR_OVERRIDE_EN_15", 0x00004000L, 0x0000000e}
	} },
	{"PCIE_RESERVED", 0x0000, {
		{"PCIE_RESERVED", 0xffffffffL, 0x00000000}
	} },
	{"PCIE_PERF_COUNT0_TXCLK2", 0x0096, {
		{"COUNTER0", 0xffffffffL, 0x00000000}
	} },
	{"PCIE_TX_CREDITS_FCU_THRESHOLD", 0x0037, {
		{"TX_FCU_THRESHOLD_CPL_VC1", 0x07000000L, 0x00000018},
		{"TX_FCU_THRESHOLD_CPL_VC0", 0x00000700L, 0x00000008},
		{"TX_FCU_THRESHOLD_P_VC0", 0x00000007L, 0x00000000},
		{"TX_FCU_THRESHOLD_P_VC1", 0x00070000L, 0x00000010},
		{"TX_FCU_THRESHOLD_NP_VC1", 0x00700000L, 0x00000014},
		{"TX_FCU_THRESHOLD_NP_VC0", 0x00000070L, 0x00000004}
	} },
	{"PCIE_PERF_CNTL_TXCLK", 0x0081, {
		{"COUNTER1_UPPER", 0xff000000L, 0x00000018},
		{"EVENT0_SEL", 0x000000ffL, 0x00000000},
		{"EVENT1_SEL", 0x0000ff00L, 0x00000008},
		{"COUNTER0_UPPER", 0x00ff0000L, 0x00000010}
	} },
	{"PB1_TX_LANE6_OVRD_REG0", 0x18904, {
		{"TX_DCLK_EN_OVRD_EN_6", 0x00000002L, 0x00000001},
		{"TX_DRV_DATA_EN_OVRD_EN_6", 0x00000008L, 0x00000003},
		{"TX_DRV_PWRON_OVRD_VAL_6", 0x00000010L, 0x00000004},
		{"TX_DRV_PWRON_OVRD_EN_6", 0x00000020L, 0x00000005},
		{"TX_FRONTEND_PWRON_OVRD_EN_6", 0x00000080L, 0x00000007},
		{"TX_FRONTEND_PWRON_OVRD_VAL_6", 0x00000040L, 0x00000006},
		{"TX_DCLK_EN_OVRD_VAL_6", 0x00000001L, 0x00000000},
		{"TX_DRV_DATA_EN_OVRD_VAL_6", 0x00000004L, 0x00000002}
	} },
	{"PCIE_PRBS_ERRCNT_8", 0x00D8, {
		{"PRBS_ERRCNT_8", 0xffffffffL, 0x00000000}
	} },
	{"PB0_RX_LANE8_SCI_STAT_OVRD_REG0", 0x17448, {
		{"RXPWR_8", 0x00000007L, 0x00000000},
		{"RXPRESETHINT_8", 0x00000070L, 0x00000004},
		{"ELECIDLEDETEN_8", 0x00000008L, 0x00000003},
		{"RESPONSEMODE_8", 0x00000200L, 0x00000009},
		{"REQUESTFOM_8", 0x00000100L, 0x00000008},
		{"ENABLEFOM_8", 0x00000080L, 0x00000007}
	} },
	{"PB1_TX_LANE10_SCI_STAT_OVRD_REG0", 0x19508, {
		{"INCOHERENTCK_10", 0x00000008L, 0x00000003},
		{"DEEMPH_10", 0x00000080L, 0x00000007},
		{"TXMARG_10", 0x00000070L, 0x00000004},
		{"TXPWR_10", 0x00000007L, 0x00000000},
		{"COEFFICIENTID_10", 0x00000300L, 0x00000008},
		{"COEFFICIENT_10", 0x0000fc00L, 0x0000000a}
	} },
	{"PCIE_PRBS_ERRCNT_2", 0x00D2, {
		{"PRBS_ERRCNT_2", 0xffffffffL, 0x00000000}
	} },
	{"PCIE_PERF_COUNT1_SLV_NS_C_CLK", 0x0092, {
		{"COUNTER1", 0xffffffffL, 0x00000000}
	} },
	{"PCIE_PRBS_ERRCNT_0", 0x00D0, {
		{"PRBS_ERRCNT_0", 0xffffffffL, 0x00000000}
	} },
	{"PCIE_PRBS_ERRCNT_7", 0x00D7, {
		{"PRBS_ERRCNT_7", 0xffffffffL, 0x00000000}
	} },
	{"PCIE_PRBS_ERRCNT_6", 0x00D6, {
		{"PRBS_ERRCNT_6", 0xffffffffL, 0x00000000}
	} },
	{"PCIE_PRBS_ERRCNT_5", 0x00D5, {
		{"PRBS_ERRCNT_5", 0xffffffffL, 0x00000000}
	} },
	{"PCIE_PRBS_ERRCNT_4", 0x00D4, {
		{"PRBS_ERRCNT_4", 0xffffffffL, 0x00000000}
	} },
	{"PB0_TX_LANE10_SCI_STAT_OVRD_REG0", 0x19508, {
		{"INCOHERENTCK_10", 0x00000008L, 0x00000003},
		{"DEEMPH_10", 0x00000080L, 0x00000007},
		{"TXMARG_10", 0x00000070L, 0x00000004},
		{"TXPWR_10", 0x00000007L, 0x00000000},
		{"COEFFICIENTID_10", 0x00000300L, 0x00000008},
		{"COEFFICIENT_10", 0x0000fc00L, 0x0000000a}
	} },
	{"PB1_RX_LANE1_CTRL_REG0", 0x16480, {
		{"RX_CFG_OVR_PWRSF_1", 0x00002000L, 0x0000000d},
		{"RX_BACKUP_1", 0x000000ffL, 0x00000000},
		{"RX_TST_BSCAN_EN_1", 0x00001000L, 0x0000000c},
		{"RX_DBG_ANALOG_SEL_1", 0x00000c00L, 0x0000000a}
	} },
	{"PB1_TX_LANE0_OVRD_REG0", 0x18444, {
		{"TX_DCLK_EN_OVRD_EN_0", 0x00000002L, 0x00000001},
		{"TX_DRV_PWRON_OVRD_EN_0", 0x00000020L, 0x00000005},
		{"TX_DRV_PWRON_OVRD_VAL_0", 0x00000010L, 0x00000004},
		{"TX_DRV_DATA_EN_OVRD_EN_0", 0x00000008L, 0x00000003},
		{"TX_FRONTEND_PWRON_OVRD_EN_0", 0x00000080L, 0x00000007},
		{"TX_FRONTEND_PWRON_OVRD_VAL_0", 0x00000040L, 0x00000006},
		{"TX_DRV_DATA_EN_OVRD_VAL_0", 0x00000004L, 0x00000002},
		{"TX_DCLK_EN_OVRD_VAL_0", 0x00000001L, 0x00000000}
	} },
	{"PCIE_LC_CDR_CNTL", 0x00B3, {
		{"LC_CDR_SET_TYPE", 0x03000000L, 0x00000018},
		{"LC_CDR_TEST_OFF", 0x00000fffL, 0x00000000},
		{"LC_CDR_TEST_SETS", 0x00fff000L, 0x0000000c}
	} },
	{"PB0_TX_LANE12_OVRD_REG0", 0x19844, {
		{"TX_DRV_PWRON_OVRD_EN_12", 0x00000020L, 0x00000005},
		{"TX_DCLK_EN_OVRD_EN_12", 0x00000002L, 0x00000001},
		{"TX_DRV_PWRON_OVRD_VAL_12", 0x00000010L, 0x00000004},
		{"TX_DRV_DATA_EN_OVRD_VAL_12", 0x00000004L, 0x00000002},
		{"TX_DCLK_EN_OVRD_VAL_12", 0x00000001L, 0x00000000},
		{"TX_FRONTEND_PWRON_OVRD_VAL_12", 0x00000040L, 0x00000006},
		{"TX_DRV_DATA_EN_OVRD_EN_12", 0x00000008L, 0x00000003},
		{"TX_FRONTEND_PWRON_OVRD_EN_12", 0x00000080L, 0x00000007}
	} },
	{"PB0_PLL_LC0_OVRD_REG1", 0x14494, {
		{"PLL_CFG_LC_REFCLK_SRC_OVRD_EN_0", 0x00000008L, 0x00000003},
		{"PLL_LC_HSCLK_LEFT_EN_OVRD_VAL_0", 0x00000010L, 0x00000004},
		{"PLL_LC_PWRON_OVRD_VAL_0", 0x00000100L, 0x00000008},
		{"PLL_CFG_LC_VCO_TUNE_OVRD_VAL_0", 0x0003c000L, 0x0000000e},
		{"PLL_LC_PWRON_OVRD_EN_0", 0x00000200L, 0x00000009},
		{"PLL_LC_HSCLK_RIGHT_EN_OVRD_EN_0", 0x00000080L, 0x00000007},
		{"PLL_LC_HSCLK_RIGHT_EN_OVRD_VAL_0", 0x00000040L, 0x00000006},
		{"PLL_LC_HSCLK_LEFT_EN_OVRD_EN_0", 0x00000020L, 0x00000005},
		{"PLL_CFG_LC_REFCLK_SRC_OVRD_VAL_0", 0x00000007L, 0x00000000},
		{"PLL_CFG_LC_VCO_TUNE_OVRD_EN_0", 0x00040000L, 0x00000012}
	} },
	{"PB0_PLL_LC0_OVRD_REG0", 0x14490, {
		{"PLL_CFG_LC_FBDIV_OVRD_VAL_0", 0x0003fc00L, 0x0000000a},
		{"PLL_CFG_LC_CORECLK_DIV_OVRD_VAL_0", 0x00000070L, 0x00000004},
		{"PLL_CFG_LC_REFDIV_OVRD_EN_0", 0x80000000L, 0x0000001f},
		{"PLL_CFG_LC_LF_CNTRL_OVRD_EN_0", 0x10000000L, 0x0000001c},
		{"PLL_CFG_LC_CORECLK_EN_OVRD_VAL_0", 0x00000100L, 0x00000008},
		{"PLL_CFG_LC_BW_CNTRL_OVRD_VAL_0", 0x00000007L, 0x00000000},
		{"PLL_CFG_LC_CORECLK_EN_OVRD_EN_0", 0x00000200L, 0x00000009},
		{"PLL_CFG_LC_FBDIV_OVRD_EN_0", 0x00040000L, 0x00000012},
		{"PLL_CFG_LC_LF_CNTRL_OVRD_VAL_0", 0x0ff80000L, 0x00000013},
		{"PLL_CFG_LC_REFDIV_OVRD_VAL_0", 0x60000000L, 0x0000001d},
		{"PLL_CFG_LC_CORECLK_DIV_OVRD_EN_0", 0x00000080L, 0x00000007},
		{"PLL_CFG_LC_BW_CNTRL_OVRD_EN_0", 0x00000008L, 0x00000003}
	} },
	{"PB1_RX_GLB_CTRL_REG5", 0x16014, {
		{"RX_CFG_LEQ_POLE_BYP_EN_GEN3", 0x00020000L, 0x00000011},
		{"RX_CFG_LEQ_POLE_BYP_EN_GEN2", 0x00010000L, 0x00000010},
		{"RX_CFG_LEQ_POLE_BYP_EN_GEN1", 0x00008000L, 0x0000000f},
		{"RX_CFG_LEQ_SHUNT_EN_GEN3", 0x00100000L, 0x00000014},
		{"RX_CFG_LEQ_DCATTN_BYP_VAL_GEN2", 0x000003e0L, 0x00000005},
		{"RX_CFG_LEQ_DCATTN_BYP_VAL_GEN3", 0x00007c00L, 0x0000000a},
		{"RX_CFG_LEQ_DCATTN_BYP_VAL_GEN1", 0x0000001fL, 0x00000000},
		{"RX_CFG_TERM_MODE_GEN2", 0x10000000L, 0x0000001c},
		{"RX_FORCE_DLL_RST_RXPWR_LS2OFF_TO_LS0", 0x40000000L, 0x0000001e},
		{"RX_CFG_LEQ_SHUNT_EN_GEN1", 0x00040000L, 0x00000012},
		{"RX_CFG_LEQ_SHUNT_EN_GEN2", 0x00080000L, 0x00000013},
		{"RX_CFG_TERM_MODE_GEN1", 0x08000000L, 0x0000001b},
		{"RX_CFG_TERM_MODE_GEN3", 0x20000000L, 0x0000001d}
	} },
	{"PB1_RX_GLB_CTRL_REG4", 0x16010, {
		{"RX_CFG_FOM_BER_GEN2", 0x00000038L, 0x00000003},
		{"RX_CFG_FOM_BER_GEN3", 0x000001c0L, 0x00000006},
		{"RX_CFG_FOM_TIME_GEN1", 0x00f00000L, 0x00000014},
		{"RX_CFG_FOM_BER_GEN1", 0x00000007L, 0x00000000},
		{"RX_CFG_FOM_TIME_GEN2", 0x0f000000L, 0x00000018},
		{"RX_CFG_FOM_TIME_GEN3", 0xf0000000L, 0x0000001c},
		{"RX_CFG_LEQ_POLE_BYP_VAL_GEN1", 0x00000e00L, 0x00000009},
		{"RX_CFG_LEQ_POLE_BYP_VAL_GEN2", 0x00007000L, 0x0000000c},
		{"RX_CFG_LEQ_POLE_BYP_VAL_GEN3", 0x00038000L, 0x0000000f}
	} },
	{"PB1_RX_GLB_CTRL_REG7", 0x1601C, {
		{"RX_CFG_DLL_CPI_SEL_GEN1", 0x001c0000L, 0x00000012},
		{"RX_CFG_DLL_CPI_SEL_GEN2", 0x00e00000L, 0x00000015},
		{"RX_CFG_DLL_CPI_SEL_GEN3", 0x07000000L, 0x00000018},
		{"RX_DCLK_EN_LUT_ENTRY_LS2", 0x00002000L, 0x0000000d},
		{"RX_DLL_PWRON_LUT_ENTRY_LS2", 0x00020000L, 0x00000011},
		{"RX_CFG_TH_LOOP_GAIN_GEN2", 0x000000f0L, 0x00000004},
		{"RX_CFG_TH_LOOP_GAIN_GEN3", 0x00000f00L, 0x00000008},
		{"RX_CFG_TH_LOOP_GAIN_GEN1", 0x0000000fL, 0x00000000},
		{"RX_CFG_DLL_FLOCK_DISABLE_GEN1", 0x08000000L, 0x0000001b},
		{"RX_CFG_DLL_FLOCK_DISABLE_GEN3", 0x20000000L, 0x0000001d},
		{"RX_CFG_DLL_FLOCK_DISABLE_GEN2", 0x10000000L, 0x0000001c},
		{"RX_DCLK_EN_LUT_ENTRY_LS0_CDR_EN_0", 0x00001000L, 0x0000000c}
	} },
	{"PB0_RX_LANE12_SCI_STAT_OVRD_REG0", 0x17848, {
		{"ELECIDLEDETEN_12", 0x00000008L, 0x00000003},
		{"REQUESTFOM_12", 0x00000100L, 0x00000008},
		{"ENABLEFOM_12", 0x00000080L, 0x00000007},
		{"RXPWR_12", 0x00000007L, 0x00000000},
		{"RESPONSEMODE_12", 0x00000200L, 0x00000009},
		{"RXPRESETHINT_12", 0x00000070L, 0x00000004}
	} },
	{"PB1_RX_GLB_CTRL_REG1", 0x16004, {
		{"RX_CFG_CDR_PH_GAIN_GEN1", 0x0000f000L, 0x0000000c},
		{"RX_CFG_CDR_FR_GAIN_GEN2", 0x000000f0L, 0x00000004},
		{"RX_CFG_CDR_FR_GAIN_GEN3", 0x00000f00L, 0x00000008},
		{"RX_CFG_CDR_PI_STPSZ_GEN1", 0x01000000L, 0x00000018},
		{"RX_CFG_CDR_PH_GAIN_GEN3", 0x00f00000L, 0x00000014},
		{"RX_CFG_CDR_PH_GAIN_GEN2", 0x000f0000L, 0x00000010},
		{"RX_ADAPT_HLD_ASRT_TO_DCLK_EN", 0xc0000000L, 0x0000001e},
		{"RX_CFG_CDR_PI_STPSZ_GEN2", 0x02000000L, 0x00000019},
		{"RX_CFG_CDR_PI_STPSZ_GEN3", 0x04000000L, 0x0000001a},
		{"RX_CFG_LEQ_DCATTN_BYP_EN_GEN2", 0x10000000L, 0x0000001c},
		{"RX_CFG_LEQ_DCATTN_BYP_EN_GEN1", 0x08000000L, 0x0000001b},
		{"RX_CFG_LEQ_DCATTN_BYP_EN_GEN3", 0x20000000L, 0x0000001d},
		{"RX_CFG_CDR_FR_GAIN_GEN1", 0x0000000fL, 0x00000000}
	} },
	{"PB1_RX_GLB_CTRL_REG0", 0x16000, {
		{"RX_CFG_ADAPT_MODE_GEN1", 0x000003ffL, 0x00000000},
		{"RX_CFG_ADAPT_RST_MODE", 0xc0000000L, 0x0000001e},
		{"RX_CFG_ADAPT_MODE_GEN3", 0x3ff00000L, 0x00000014},
		{"RX_CFG_ADAPT_MODE_GEN2", 0x000ffc00L, 0x0000000a}
	} },
	{"PB1_RX_GLB_CTRL_REG3", 0x1600C, {
		{"RX_CFG_DFE_TIME_GEN2", 0x0f000000L, 0x00000018},
		{"RX_CFG_DFE_TIME_GEN3", 0xf0000000L, 0x0000001c},
		{"RX_CFG_DFE_TIME_GEN1", 0x00f00000L, 0x00000014},
		{"RX_CFG_CDR_FR_EN_GEN2", 0x00000002L, 0x00000001},
		{"RX_CFG_CDR_FR_EN_GEN3", 0x00000004L, 0x00000002},
		{"RX_CFG_CDR_FR_EN_GEN1", 0x00000001L, 0x00000000}
	} },
	{"PB0_PLL_LC0_CTRL_REG0", 0x14480, {
		{"PLL_DBG_LC_VCTL_ADC_EN_0", 0x00000008L, 0x00000003},
		{"PLL_DBG_LC_ANALOG_SEL_0", 0x00000003L, 0x00000000},
		{"PLL_TST_LC_USAMPLE_EN_0", 0x00000010L, 0x00000004},
		{"PLL_DBG_LC_EXT_RESET_EN_0", 0x00000004L, 0x00000002}
	} },
	{"BIF_SSA_GFX0_LOWER", 0x14CA, {
		{"SSA_GFX0_REG_CMP_EN", 0x40000000L, 0x0000001e},
		{"SSA_GFX0_LOWER", 0x0003fffcL, 0x00000002},
		{"SSA_GFX0_REG_STALL_EN", 0x80000000L, 0x0000001f}
	} },
	{"PB0_PIF_TXPHYSTATUS", 0x0015, {
		{"TXPHYSTATUS_7", 0x00000080L, 0x00000007},
		{"TXPHYSTATUS_6", 0x00000040L, 0x00000006},
		{"TXPHYSTATUS_5", 0x00000020L, 0x00000005},
		{"TXPHYSTATUS_4", 0x00000010L, 0x00000004},
		{"TXPHYSTATUS_3", 0x00000008L, 0x00000003},
		{"TXPHYSTATUS_2", 0x00000004L, 0x00000002},
		{"TXPHYSTATUS_1", 0x00000002L, 0x00000001},
		{"TXPHYSTATUS_0", 0x00000001L, 0x00000000},
		{"TXPHYSTATUS_9", 0x00000200L, 0x00000009},
		{"TXPHYSTATUS_8", 0x00000100L, 0x00000008},
		{"TXPHYSTATUS_15", 0x00008000L, 0x0000000f},
		{"TXPHYSTATUS_14", 0x00004000L, 0x0000000e},
		{"TXPHYSTATUS_13", 0x00002000L, 0x0000000d},
		{"TXPHYSTATUS_12", 0x00001000L, 0x0000000c},
		{"TXPHYSTATUS_11", 0x00000800L, 0x0000000b},
		{"TXPHYSTATUS_10", 0x00000400L, 0x0000000a}
	} },
	{"PB1_PIF_PAIRING", 0x0011, {
		{"X2_LANE_13_12", 0x00000040L, 0x00000006},
		{"X8_LANE_15_8", 0x00020000L, 0x00000011},
		{"MULTI_PIF", 0x02000000L, 0x00000019},
		{"X2_LANE_1_0", 0x00000001L, 0x00000000},
		{"X2_LANE_11_10", 0x00000020L, 0x00000005},
		{"X4_LANE_11_8", 0x00000400L, 0x0000000a},
		{"X4_LANE_15_12", 0x00000800L, 0x0000000b},
		{"X4_LANE_3_0", 0x00000100L, 0x00000008},
		{"X4_LANE_7_4", 0x00000200L, 0x00000009},
		{"X2_LANE_15_14", 0x00000080L, 0x00000007},
		{"X8_LANE_7_0", 0x00010000L, 0x00000010},
		{"X2_LANE_3_2", 0x00000002L, 0x00000001},
		{"X2_LANE_5_4", 0x00000004L, 0x00000002},
		{"X16_LANE_15_0", 0x00100000L, 0x00000014},
		{"X2_LANE_9_8", 0x00000010L, 0x00000004},
		{"X2_LANE_7_6", 0x00000008L, 0x00000003}
	} },
	{"PCIEP_PORT_CNTL", 0x0010, {
		{"CI_SLV_CPL_STATIC_ALLOC_LIMIT_S", 0x00007f00L, 0x00000008},
		{"CI_SNOOP_OVERRIDE", 0x00000002L, 0x00000001},
		{"PWR_FAULT_EN", 0x00000010L, 0x00000004},
		{"HOTPLUG_MSG_EN", 0x00000004L, 0x00000002},
		{"SLV_PORT_REQ_EN", 0x00000001L, 0x00000000},
		{"PMI_BM_DIS", 0x00000020L, 0x00000005},
		{"SEQNUM_DEBUG_MODE", 0x00000040L, 0x00000006},
		{"NATIVE_PME_EN", 0x00000008L, 0x00000003}
	} },
	{"PCIE_PERF_COUNT0_SLV_S_C_CLK", 0x008E, {
		{"COUNTER0", 0xffffffffL, 0x00000000}
	} },
	{"PB1_RX_LANE2_SCI_STAT_OVRD_REG0", 0x16508, {
		{"RESPONSEMODE_2", 0x00000200L, 0x00000009},
		{"RXPRESETHINT_2", 0x00000070L, 0x00000004},
		{"ELECIDLEDETEN_2", 0x00000008L, 0x00000003},
		{"RXPWR_2", 0x00000007L, 0x00000000},
		{"REQUESTFOM_2", 0x00000100L, 0x00000008},
		{"ENABLEFOM_2", 0x00000080L, 0x00000007}
	} },
	{"PB0_RX_LANE2_CTRL_REG0", 0x16500, {
		{"RX_CFG_OVR_PWRSF_2", 0x00002000L, 0x0000000d},
		{"RX_DBG_ANALOG_SEL_2", 0x00000c00L, 0x0000000a},
		{"RX_TST_BSCAN_EN_2", 0x00001000L, 0x0000000c},
		{"RX_BACKUP_2", 0x000000ffL, 0x00000000}
	} },
	{"BIF_BACO_MSIC", 0x14DE, {
		{"BIF_XTALIN_SEL", 0x00000001L, 0x00000000}
	} },
	{"PCIE_FC_CPL", 0x0062, {
		{"CPLH_CREDITS", 0x0000ff00L, 0x00000008},
		{"CPLD_CREDITS", 0x000000ffL, 0x00000000}
	} },
	{"BIF_DEBUG_MUX", 0x151D, {
		{"DEBUG_MUX_BLK1", 0x0000003fL, 0x00000000},
		{"DEBUG_MUX_BLK2", 0x00003f00L, 0x00000008}
	} },
	{"PB1_RX_LANE0_SCI_STAT_OVRD_REG0", 0x16448, {
		{"RESPONSEMODE_0", 0x00000200L, 0x00000009},
		{"RXPWR_0", 0x00000007L, 0x00000000},
		{"RXPRESETHINT_0", 0x00000070L, 0x00000004},
		{"ELECIDLEDETEN_0", 0x00000008L, 0x00000003},
		{"REQUESTFOM_0", 0x00000100L, 0x00000008},
		{"ENABLEFOM_0", 0x00000080L, 0x00000007}
	} },
	{"PB0_RX_LANE6_SCI_STAT_OVRD_REG0", 0x16908, {
		{"ELECIDLEDETEN_6", 0x00000008L, 0x00000003},
		{"RXPWR_6", 0x00000007L, 0x00000000},
		{"RESPONSEMODE_6", 0x00000200L, 0x00000009},
		{"RXPRESETHINT_6", 0x00000070L, 0x00000004},
		{"REQUESTFOM_6", 0x00000100L, 0x00000008},
		{"ENABLEFOM_6", 0x00000080L, 0x00000007}
	} },
	{"PCIE_F0_DPA_LATENCY_INDICATOR", 0x00E4, {
		{"TRANS_LAT_INDICATOR_BITS", 0x000000ffL, 0x00000000}
	} },
	{"PB1_TX_LANE6_CTRL_REG0", 0x18900, {
		{"TX_CFG_DISPCLK_MODE_6", 0x00000001L, 0x00000000},
		{"TX_CFG_INV_DATA_6", 0x00000002L, 0x00000001},
		{"TX_CFG_SWING_BOOST_EN_6", 0x00000004L, 0x00000002},
		{"TX_DBG_PRBS_EN_6", 0x00000008L, 0x00000003}
	} },
	{"PCIE_RX_CREDITS_ALLOCATED_P", 0x0080, {
		{"RX_CREDITS_ALLOCATED_PH", 0x00ff0000L, 0x00000010},
		{"RX_CREDITS_ALLOCATED_PD", 0x00000fffL, 0x00000000}
	} },
	{"PB0_PLL_RO3_SCI_STAT_OVRD_REG0", 0x1446C, {
		{"PLL_RO3_IGNR_FREQMODE_SCI_UPDT", 0x00000002L, 0x00000001},
		{"PLL_RO3_PLLPWR", 0x00000070L, 0x00000004},
		{"PLL_RO3_FREQMODE", 0x00000300L, 0x00000008},
		{"PLL_RO3_IGNR_PLLPWR_SCI_UPDT", 0x00000001L, 0x00000000}
	} },
	{"NEW_REFCLKB_TIMER", 0x14EA, {
		{"STOP_REFCLK_TIMER", 0x001ffffeL, 0x00000001},
		{"REFCLK_ON", 0x00200000L, 0x00000015},
		{"REG_STOP_REFCLK_EN", 0x00000001L, 0x00000000}
	} },
	{"BIF_SSA_DISP_LOWER", 0x14D2, {
		{"SSA_DISP_REG_CMP_EN", 0x40000000L, 0x0000001e},
		{"SSA_DISP_REG_STALL_EN", 0x80000000L, 0x0000001f},
		{"SSA_DISP_LOWER", 0x0003fffcL, 0x00000002}
	} },
	{"BIF_SSA_GFX0_UPPER", 0x14CB, {
		{"SSA_GFX0_UPPER", 0x0003fffcL, 0x00000002}
	} },
	{"PCIE_RX_EXPECTED_SEQNUM", 0x0071, {
		{"RX_EXPECTED_SEQNUM", 0x00000fffL, 0x00000000}
	} },
	{"PB0_RX_LANE13_CTRL_REG0", 0x17880, {
		{"RX_BACKUP_13", 0x000000ffL, 0x00000000},
		{"RX_DBG_ANALOG_SEL_13", 0x00000c00L, 0x0000000a},
		{"RX_TST_BSCAN_EN_13", 0x00001000L, 0x0000000c},
		{"RX_CFG_OVR_PWRSF_13", 0x00002000L, 0x0000000d}
	} },
	{"PCIE_LC_LINK_WIDTH_CNTL", 0x00A2, {
		{"LC_RECONFIG_NOW", 0x00000100L, 0x00000008},
		{"LC_L1_RECONFIG_EN", 0x00020000L, 0x00000011},
		{"LC_UPCFG_WAIT_FOR_RCVR_DIS", 0x00004000L, 0x0000000e},
		{"LC_DUAL_END_RECONFIG_EN", 0x00080000L, 0x00000013},
		{"LC_UPCONFIGURE_SUPPORT", 0x00001000L, 0x0000000c},
		{"LC_LINK_WIDTH_RD", 0x00000070L, 0x00000004},
		{"LC_UPCONFIGURE_DIS", 0x00002000L, 0x0000000d},
		{"LC_EQ_REVERSAL_LOGIC_EN", 0x00800000L, 0x00000017},
		{"LC_SHORT_RECONFIG_EN", 0x00000800L, 0x0000000b},
		{"LC_DYNLINK_MST_EN", 0x00040000L, 0x00000012},
		{"LC_RENEGOTIATE_EN", 0x00000400L, 0x0000000a},
		{"LC_DEASSERT_TX_PDNB", 0x00010000L, 0x00000010},
		{"LC_RECONFIG_ARC_MISSING_ESCAPE", 0x00000080L, 0x00000007},
		{"LC_LINK_WIDTH", 0x00000007L, 0x00000000},
		{"LC_UPCFG_TIMER_SEL", 0x00008000L, 0x0000000f},
		{"LC_DYN_LANES_PWR_STATE", 0x00600000L, 0x00000015},
		{"LC_RENEGOTIATION_SUPPORT", 0x00000200L, 0x00000009},
		{"LC_UPCONFIGURE_CAPABLE", 0x00100000L, 0x00000014}
	} },
	{"BIF_BUSNUM_CNTL1", 0x1525, {
		{"ID_MASK", 0x000000ffL, 0x00000000}
	} },
	{"BIF_BUSNUM_CNTL2", 0x152B, {
		{"AUTOUPDATE_EN", 0x00000100L, 0x00000008},
		{"ERROR_MULTIPLE_ID_MATCH", 0x00020000L, 0x00000011},
		{"AUTOUPDATE_SEL", 0x000000ffL, 0x00000000},
		{"HDPREG_CNTL", 0x00010000L, 0x00000010}
	} },
	{"PB0_TX_LANE13_SCI_STAT_OVRD_REG0", 0x19888, {
		{"DEEMPH_13", 0x00000080L, 0x00000007},
		{"TXPWR_13", 0x00000007L, 0x00000000},
		{"TXMARG_13", 0x00000070L, 0x00000004},
		{"COEFFICIENTID_13", 0x00000300L, 0x00000008},
		{"INCOHERENTCK_13", 0x00000008L, 0x00000003},
		{"COEFFICIENT_13", 0x0000fc00L, 0x0000000a}
	} },
	{"PB1_TX_LANE11_SCI_STAT_OVRD_REG0", 0x19608, {
		{"DEEMPH_11", 0x00000080L, 0x00000007},
		{"INCOHERENTCK_11", 0x00000008L, 0x00000003},
		{"TXPWR_11", 0x00000007L, 0x00000000},
		{"TXMARG_11", 0x00000070L, 0x00000004},
		{"COEFFICIENTID_11", 0x00000300L, 0x00000008},
		{"COEFFICIENT_11", 0x0000fc00L, 0x0000000a}
	} },
	{"PB0_TX_LANE2_OVRD_REG0", 0x18504, {
		{"TX_DCLK_EN_OVRD_EN_2", 0x00000002L, 0x00000001},
		{"TX_FRONTEND_PWRON_OVRD_VAL_2", 0x00000040L, 0x00000006},
		{"TX_DRV_DATA_EN_OVRD_EN_2", 0x00000008L, 0x00000003},
		{"TX_DRV_PWRON_OVRD_VAL_2", 0x00000010L, 0x00000004},
		{"TX_FRONTEND_PWRON_OVRD_EN_2", 0x00000080L, 0x00000007},
		{"TX_DRV_PWRON_OVRD_EN_2", 0x00000020L, 0x00000005},
		{"TX_DCLK_EN_OVRD_VAL_2", 0x00000001L, 0x00000000},
		{"TX_DRV_DATA_EN_OVRD_VAL_2", 0x00000004L, 0x00000002}
	} },
	{"PB1_RX_LANE10_CTRL_REG0", 0x17500, {
		{"RX_DBG_ANALOG_SEL_10", 0x00000c00L, 0x0000000a},
		{"RX_BACKUP_10", 0x000000ffL, 0x00000000},
		{"RX_CFG_OVR_PWRSF_10", 0x00002000L, 0x0000000d},
		{"RX_TST_BSCAN_EN_10", 0x00001000L, 0x0000000c}
	} },
	{"PB0_TX_LANE7_OVRD_REG0", 0x18A04, {
		{"TX_DCLK_EN_OVRD_EN_7", 0x00000002L, 0x00000001},
		{"TX_DRV_DATA_EN_OVRD_EN_7", 0x00000008L, 0x00000003},
		{"TX_DCLK_EN_OVRD_VAL_7", 0x00000001L, 0x00000000},
		{"TX_DRV_PWRON_OVRD_VAL_7", 0x00000010L, 0x00000004},
		{"TX_FRONTEND_PWRON_OVRD_VAL_7", 0x00000040L, 0x00000006},
		{"TX_FRONTEND_PWRON_OVRD_EN_7", 0x00000080L, 0x00000007},
		{"TX_DRV_PWRON_OVRD_EN_7", 0x00000020L, 0x00000005},
		{"TX_DRV_DATA_EN_OVRD_VAL_7", 0x00000004L, 0x00000002}
	} },
	{"PB1_TX_LANE4_CTRL_REG0", 0x18840, {
		{"TX_CFG_DISPCLK_MODE_4", 0x00000001L, 0x00000000},
		{"TX_CFG_SWING_BOOST_EN_4", 0x00000004L, 0x00000002},
		{"TX_CFG_INV_DATA_4", 0x00000002L, 0x00000001},
		{"TX_DBG_PRBS_EN_4", 0x00000008L, 0x00000003}
	} },
	{"PB0_RX_LANE1_CTRL_REG0", 0x16480, {
		{"RX_CFG_OVR_PWRSF_1", 0x00002000L, 0x0000000d},
		{"RX_BACKUP_1", 0x000000ffL, 0x00000000},
		{"RX_TST_BSCAN_EN_1", 0x00001000L, 0x0000000c},
		{"RX_DBG_ANALOG_SEL_1", 0x00000c00L, 0x0000000a}
	} },
	{"CAPTURE_HOST_BUSNUM", 0x153C, {
		{"CHECK_EN", 0x00000001L, 0x00000000}
	} },
	{"PB0_STRAP_TX_REG0", 0x12024, {

	} },
	{"PCIE_PERF_CNTL_SLV_NS_C_CLK", 0x0090, {
		{"COUNTER1_UPPER", 0xff000000L, 0x00000018},
		{"EVENT0_SEL", 0x000000ffL, 0x00000000},
		{"EVENT1_SEL", 0x0000ff00L, 0x00000008},
		{"COUNTER0_UPPER", 0x00ff0000L, 0x00000010}
	} },
	{"PEER_REG_RANGE0", 0x153E, {
		{"START_ADDR", 0x0000ffffL, 0x00000000},
		{"END_ADDR", 0xffff0000L, 0x00000010}
	} },
	{"PEER_REG_RANGE1", 0x153F, {
		{"START_ADDR", 0x0000ffffL, 0x00000000},
		{"END_ADDR", 0xffff0000L, 0x00000010}
	} },
	{"HDP_MEM_COHERENCY_FLUSH_CNTL", 0x1520, {
		{"HDP_MEM_FLUSH_ADDR", 0x00000001L, 0x00000000}
	} },
	{"PCIE_TX_CNTL", 0x0020, {
		{"TX_RO_OVERRIDE", 0x00003000L, 0x0000000c},
		{"TX_NP_PASS_P", 0x00200000L, 0x00000015},
		{"TX_FLUSH_TLP_DIS", 0x00008000L, 0x0000000f},
		{"TX_CPL_PASS_P", 0x00100000L, 0x00000014},
		{"TX_CLEAR_EXTRA_PM_REQS", 0x00400000L, 0x00000016},
		{"TX_PACK_PACKET_DIS", 0x00004000L, 0x0000000e},
		{"TX_SNR_OVERRIDE", 0x00000c00L, 0x0000000a},
		{"TX_FC_UPDATE_TIMEOUT_DIS", 0x00800000L, 0x00000017}
	} },
	{"PB0_RX_LANE10_CTRL_REG0", 0x17500, {
		{"RX_DBG_ANALOG_SEL_10", 0x00000c00L, 0x0000000a},
		{"RX_BACKUP_10", 0x000000ffL, 0x00000000},
		{"RX_CFG_OVR_PWRSF_10", 0x00002000L, 0x0000000d},
		{"RX_TST_BSCAN_EN_10", 0x00001000L, 0x0000000c}
	} },
	{"PCIE_P_BUF_STATUS", 0x0041, {
		{"P_UNDERFLOW_ERR", 0xffff0000L, 0x00000010},
		{"P_OVERFLOW_ERR", 0x0000ffffL, 0x00000000}
	} },
	{"PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1", 0x18018, {
		{"ACCEPT_ENTRY_62", 0x40000000L, 0x0000001e},
		{"ACCEPT_ENTRY_49", 0x00020000L, 0x00000011},
		{"ACCEPT_ENTRY_48", 0x00010000L, 0x00000010},
		{"ACCEPT_ENTRY_47", 0x00008000L, 0x0000000f},
		{"ACCEPT_ENTRY_46", 0x00004000L, 0x0000000e},
		{"ACCEPT_ENTRY_45", 0x00002000L, 0x0000000d},
		{"ACCEPT_ENTRY_44", 0x00001000L, 0x0000000c},
		{"ACCEPT_ENTRY_43", 0x00000800L, 0x0000000b},
		{"ACCEPT_ENTRY_42", 0x00000400L, 0x0000000a},
		{"ACCEPT_ENTRY_41", 0x00000200L, 0x00000009},
		{"ACCEPT_ENTRY_40", 0x00000100L, 0x00000008},
		{"ACCEPT_ENTRY_38", 0x00000040L, 0x00000006},
		{"ACCEPT_ENTRY_39", 0x00000080L, 0x00000007},
		{"ACCEPT_ENTRY_32", 0x00000001L, 0x00000000},
		{"ACCEPT_ENTRY_33", 0x00000002L, 0x00000001},
		{"ACCEPT_ENTRY_36", 0x00000010L, 0x00000004},
		{"ACCEPT_ENTRY_37", 0x00000020L, 0x00000005},
		{"ACCEPT_ENTRY_34", 0x00000004L, 0x00000002},
		{"ACCEPT_ENTRY_35", 0x00000008L, 0x00000003},
		{"ACCEPT_ENTRY_58", 0x04000000L, 0x0000001a},
		{"ACCEPT_ENTRY_59", 0x08000000L, 0x0000001b},
		{"ACCEPT_ENTRY_54", 0x00400000L, 0x00000016},
		{"ACCEPT_ENTRY_55", 0x00800000L, 0x00000017},
		{"ACCEPT_ENTRY_56", 0x01000000L, 0x00000018},
		{"ACCEPT_ENTRY_57", 0x02000000L, 0x00000019},
		{"ACCEPT_ENTRY_50", 0x00040000L, 0x00000012},
		{"ACCEPT_ENTRY_51", 0x00080000L, 0x00000013},
		{"ACCEPT_ENTRY_52", 0x00100000L, 0x00000014},
		{"ACCEPT_ENTRY_53", 0x00200000L, 0x00000015},
		{"ACCEPT_ENTRY_61", 0x20000000L, 0x0000001d},
		{"ACCEPT_ENTRY_60", 0x10000000L, 0x0000001c},
		{"ACCEPT_ENTRY_63", 0x80000000L, 0x0000001f}
	} },
	{"PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0", 0x18014, {
		{"ACCEPT_ENTRY_29", 0x20000000L, 0x0000001d},
		{"ACCEPT_ENTRY_28", 0x10000000L, 0x0000001c},
		{"ACCEPT_ENTRY_25", 0x02000000L, 0x00000019},
		{"ACCEPT_ENTRY_24", 0x01000000L, 0x00000018},
		{"ACCEPT_ENTRY_27", 0x08000000L, 0x0000001b},
		{"ACCEPT_ENTRY_26", 0x04000000L, 0x0000001a},
		{"ACCEPT_ENTRY_21", 0x00200000L, 0x00000015},
		{"ACCEPT_ENTRY_20", 0x00100000L, 0x00000014},
		{"ACCEPT_ENTRY_23", 0x00800000L, 0x00000017},
		{"ACCEPT_ENTRY_22", 0x00400000L, 0x00000016},
		{"ACCEPT_ENTRY_8", 0x00000100L, 0x00000008},
		{"ACCEPT_ENTRY_9", 0x00000200L, 0x00000009},
		{"ACCEPT_ENTRY_2", 0x00000004L, 0x00000002},
		{"ACCEPT_ENTRY_3", 0x00000008L, 0x00000003},
		{"ACCEPT_ENTRY_0", 0x00000001L, 0x00000000},
		{"ACCEPT_ENTRY_1", 0x00000002L, 0x00000001},
		{"ACCEPT_ENTRY_6", 0x00000040L, 0x00000006},
		{"ACCEPT_ENTRY_7", 0x00000080L, 0x00000007},
		{"ACCEPT_ENTRY_4", 0x00000010L, 0x00000004},
		{"ACCEPT_ENTRY_5", 0x00000020L, 0x00000005},
		{"ACCEPT_ENTRY_30", 0x40000000L, 0x0000001e},
		{"ACCEPT_ENTRY_31", 0x80000000L, 0x0000001f},
		{"ACCEPT_ENTRY_10", 0x00000400L, 0x0000000a},
		{"ACCEPT_ENTRY_11", 0x00000800L, 0x0000000b},
		{"ACCEPT_ENTRY_12", 0x00001000L, 0x0000000c},
		{"ACCEPT_ENTRY_13", 0x00002000L, 0x0000000d},
		{"ACCEPT_ENTRY_14", 0x00004000L, 0x0000000e},
		{"ACCEPT_ENTRY_15", 0x00008000L, 0x0000000f},
		{"ACCEPT_ENTRY_16", 0x00010000L, 0x00000010},
		{"ACCEPT_ENTRY_17", 0x00020000L, 0x00000011},
		{"ACCEPT_ENTRY_18", 0x00040000L, 0x00000012},
		{"ACCEPT_ENTRY_19", 0x00080000L, 0x00000013}
	} },
	{"PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG3", 0x18020, {
		{"ACCEPT_ENTRY_98", 0x00000004L, 0x00000002},
		{"ACCEPT_ENTRY_99", 0x00000008L, 0x00000003},
		{"ACCEPT_ENTRY_109", 0x00002000L, 0x0000000d},
		{"ACCEPT_ENTRY_108", 0x00001000L, 0x0000000c},
		{"ACCEPT_ENTRY_105", 0x00000200L, 0x00000009},
		{"ACCEPT_ENTRY_104", 0x00000100L, 0x00000008},
		{"ACCEPT_ENTRY_107", 0x00000800L, 0x0000000b},
		{"ACCEPT_ENTRY_106", 0x00000400L, 0x0000000a},
		{"ACCEPT_ENTRY_101", 0x00000020L, 0x00000005},
		{"ACCEPT_ENTRY_100", 0x00000010L, 0x00000004},
		{"ACCEPT_ENTRY_103", 0x00000080L, 0x00000007},
		{"ACCEPT_ENTRY_102", 0x00000040L, 0x00000006},
		{"ACCEPT_ENTRY_96", 0x00000001L, 0x00000000},
		{"ACCEPT_ENTRY_97", 0x00000002L, 0x00000001}
	} },
	{"PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2", 0x1801C, {
		{"ACCEPT_ENTRY_89", 0x02000000L, 0x00000019},
		{"ACCEPT_ENTRY_88", 0x01000000L, 0x00000018},
		{"ACCEPT_ENTRY_83", 0x00080000L, 0x00000013},
		{"ACCEPT_ENTRY_82", 0x00040000L, 0x00000012},
		{"ACCEPT_ENTRY_81", 0x00020000L, 0x00000011},
		{"ACCEPT_ENTRY_80", 0x00010000L, 0x00000010},
		{"ACCEPT_ENTRY_87", 0x00800000L, 0x00000017},
		{"ACCEPT_ENTRY_86", 0x00400000L, 0x00000016},
		{"ACCEPT_ENTRY_85", 0x00200000L, 0x00000015},
		{"ACCEPT_ENTRY_84", 0x00100000L, 0x00000014},
		{"ACCEPT_ENTRY_69", 0x00000020L, 0x00000005},
		{"ACCEPT_ENTRY_68", 0x00000010L, 0x00000004},
		{"ACCEPT_ENTRY_65", 0x00000002L, 0x00000001},
		{"ACCEPT_ENTRY_64", 0x00000001L, 0x00000000},
		{"ACCEPT_ENTRY_67", 0x00000008L, 0x00000003},
		{"ACCEPT_ENTRY_66", 0x00000004L, 0x00000002},
		{"ACCEPT_ENTRY_90", 0x04000000L, 0x0000001a},
		{"ACCEPT_ENTRY_91", 0x08000000L, 0x0000001b},
		{"ACCEPT_ENTRY_92", 0x10000000L, 0x0000001c},
		{"ACCEPT_ENTRY_93", 0x20000000L, 0x0000001d},
		{"ACCEPT_ENTRY_94", 0x40000000L, 0x0000001e},
		{"ACCEPT_ENTRY_95", 0x80000000L, 0x0000001f},
		{"ACCEPT_ENTRY_76", 0x00001000L, 0x0000000c},
		{"ACCEPT_ENTRY_77", 0x00002000L, 0x0000000d},
		{"ACCEPT_ENTRY_74", 0x00000400L, 0x0000000a},
		{"ACCEPT_ENTRY_75", 0x00000800L, 0x0000000b},
		{"ACCEPT_ENTRY_72", 0x00000100L, 0x00000008},
		{"ACCEPT_ENTRY_73", 0x00000200L, 0x00000009},
		{"ACCEPT_ENTRY_70", 0x00000040L, 0x00000006},
		{"ACCEPT_ENTRY_71", 0x00000080L, 0x00000007},
		{"ACCEPT_ENTRY_78", 0x00004000L, 0x0000000e},
		{"ACCEPT_ENTRY_79", 0x00008000L, 0x0000000f}
	} },
	{"PB1_TX_LANE12_CTRL_REG0", 0x19840, {
		{"TX_CFG_SWING_BOOST_EN_12", 0x00000004L, 0x00000002},
		{"TX_CFG_DISPCLK_MODE_12", 0x00000001L, 0x00000000},
		{"TX_DBG_PRBS_EN_12", 0x00000008L, 0x00000003},
		{"TX_CFG_INV_DATA_12", 0x00000002L, 0x00000001}
	} },
	{"PB0_GLB_CTRL_REG4", 0x10014, {
		{"DBG_RXDFEMUX_BYP_VAL", 0x00030000L, 0x00000010},
		{"DBG_RXDFEMUX_BYP_EN", 0x00040000L, 0x00000012},
		{"DBG_RXDLL_VREG_REF_SEL", 0x04000000L, 0x0000001a},
		{"PWRGOOD_OVRD", 0x08000000L, 0x0000001b},
		{"DBG_RXAPU_EXEC", 0x03c00000L, 0x00000016},
		{"DBG_RXAPU_INST", 0x0000ffffL, 0x00000000},
		{"DBG_RXRDATA_GATING_DISABLE", 0x10000000L, 0x0000001c}
	} },
	{"PB0_GLB_CTRL_REG5", 0x10018, {
		{"DBG_RXAPU_MODE", 0x000000ffL, 0x00000000}
	} },
	{"PB0_GLB_CTRL_REG2", 0x1000C, {
		{"RXDBG_D2TH_BYP_VAL", 0x000000feL, 0x00000001},
		{"RXDBG_D2TH_BYP_EN", 0x00000001L, 0x00000000},
		{"RXDBG_D3TH_BYP_EN", 0x00000100L, 0x00000008},
		{"RXDBG_ETH_BYP_EN", 0x01000000L, 0x00000018},
		{"RXDBG_DXTH_BYP_EN", 0x00010000L, 0x00000010},
		{"RXDBG_D3TH_BYP_VAL", 0x0000fe00L, 0x00000009},
		{"RXDBG_DXTH_BYP_VAL", 0x00fe0000L, 0x00000011},
		{"RXDBG_ETH_BYP_VAL", 0xfe000000L, 0x00000019}
	} },
	{"PB0_GLB_CTRL_REG3", 0x10010, {
		{"DBG_RXPI_OFFSET_BYP_VAL", 0x07800000L, 0x00000017},
		{"BG_DBG_ANALOG_SEL", 0x0001c000L, 0x0000000e},
		{"RXDBG_SEL", 0x0000001fL, 0x00000000},
		{"DBG_DLL_CLK_SEL", 0x001c0000L, 0x00000012},
		{"BG_DBG_IREFBYP_EN", 0x00001000L, 0x0000000c},
		{"BG_CFG_LC_REG_VREF0_SEL", 0x00000060L, 0x00000005},
		{"DBG_RXLEQ_DCATTN_BYP_OVR_DISABLE", 0x80000000L, 0x0000001f},
		{"PLL_DISPCLK_CMOS_SEL", 0x00200000L, 0x00000015},
		{"BG_CFG_LC_REG_VREF1_SEL", 0x00000180L, 0x00000007},
		{"BG_DBG_VREFBYP_EN", 0x00000800L, 0x0000000b},
		{"DBG_RXSWAPDX_BYP_EN", 0x08000000L, 0x0000001b},
		{"BG_CFG_RO_REG_VREF_SEL", 0x00000600L, 0x00000009},
		{"DBG_RXPI_OFFSET_BYP_EN", 0x00400000L, 0x00000016},
		{"DBG_RXSWAPDX_BYP_VAL", 0x70000000L, 0x0000001c}
	} },
	{"PB0_GLB_CTRL_REG0", 0x10004, {
		{"DBG_RX2TXBYP_SEL", 0x00700000L, 0x00000014},
		{"DBG_RXFEBYP_EN", 0x00800000L, 0x00000017},
		{"DBG_TX2RXLBACK_EN", 0x04000000L, 0x0000001a},
		{"CFG_IDLEDET_TH", 0x00030000L, 0x00000010},
		{"DBG_RXTOGGLE_EN", 0x02000000L, 0x00000019},
		{"TXCFG_CMGOOD_RANGE", 0xc0000000L, 0x0000001e},
		{"DBG_RXPRBS_CLR", 0x01000000L, 0x00000018},
		{"BACKUP", 0x0000ffffL, 0x00000000}
	} },
	{"PB0_GLB_CTRL_REG1", 0x10008, {
		{"RXDBG_D0TH_BYP_VAL", 0x003f8000L, 0x0000000f},
		{"RXDBG_D0TH_BYP_EN", 0x00004000L, 0x0000000e},
		{"TST_LOSPDTST_EN", 0x40000000L, 0x0000001e},
		{"RXDBG_CDR_PH_BYP_VAL", 0x00003f00L, 0x00000008},
		{"RXDBG_CDR_FR_BYP_VAL", 0x0000007eL, 0x00000001},
		{"RXDBG_D1TH_BYP_VAL", 0x3f800000L, 0x00000017},
		{"RXDBG_D1TH_BYP_EN", 0x00400000L, 0x00000016},
		{"RXDBG_CDR_FR_BYP_EN", 0x00000001L, 0x00000000},
		{"PLL_CFG_DISPCLK_DIV", 0x80000000L, 0x0000001f},
		{"RXDBG_CDR_PH_BYP_EN", 0x00000080L, 0x00000007}
	} },
	{"PCIE_PRBS_FREERUN", 0x00CB, {
		{"PRBS_FREERUN", 0x0000ffffL, 0x00000000}
	} },
	{"PCIE_STRAP_MISC2", 0x00C1, {
		{"STRAP_MSTCPL_TIMEOUT_EN", 0x00000004L, 0x00000002},
		{"STRAP_GEN2_COMPLIANCE", 0x00000002L, 0x00000001},
		{"STRAP_GEN3_COMPLIANCE", 0x00000008L, 0x00000003}
	} },
	{"PB0_RX_LANE12_CTRL_REG0", 0x17840, {
		{"RX_DBG_ANALOG_SEL_12", 0x00000c00L, 0x0000000a},
		{"RX_BACKUP_12", 0x000000ffL, 0x00000000},
		{"RX_TST_BSCAN_EN_12", 0x00001000L, 0x0000000c},
		{"RX_CFG_OVR_PWRSF_12", 0x00002000L, 0x0000000d}
	} },
	{"PB0_PLL_RO_GLB_CTRL_REG0", 0x14000, {
		{"PLL_RO_PWRON_LUT_ENTRY_LS2", 0x00000080L, 0x00000007},
		{"PLL_RO_HSCLK_RIGHT_RIGHT_EN_GATING_EN", 0x00080000L, 0x00000013},
		{"PLL_TST_LOSPDTST_SRC", 0x00000001L, 0x00000000},
		{"PLL_RO_HSCLK_LEFT_LEFT_EN_GATING_EN", 0x00010000L, 0x00000010},
		{"PLL_LC_HSCLK_LEFT_EN_LUT_ENTRY_LS2", 0x00000800L, 0x0000000b},
		{"PLL_LC_HSCLK_LEFT_EN_LUT_ENTRY_LS1", 0x00000400L, 0x0000000a},
		{"PLL_LC_HSCLK_LEFT_EN_LUT_ENTRY_LS0", 0x00000200L, 0x00000009},
		{"PLL_LC_PWRON_LUT_ENTRY_LS2", 0x00000100L, 0x00000008},
		{"PLL_RO_HSCLK_RIGHT_LEFT_EN_GATING_EN", 0x00040000L, 0x00000012},
		{"PLL_LC_HSCLK_LEFT_LEFT_EN_GATING_EN", 0x00100000L, 0x00000014},
		{"PLL_LC_HSCLK_LEFT_RIGHT_EN_GATING_EN", 0x00200000L, 0x00000015},
		{"PLL_LC_HSCLK_RIGHT_LEFT_EN_GATING_EN", 0x00400000L, 0x00000016},
		{"PLL_LC_HSCLK_RIGHT_RIGHT_EN_GATING_EN", 0x00800000L, 0x00000017},
		{"PLL_RO_HSCLK_LEFT_EN_LUT_ENTRY_LS1", 0x00000004L, 0x00000002},
		{"PLL_RO_HSCLK_LEFT_EN_LUT_ENTRY_LS0", 0x00000002L, 0x00000001},
		{"PLL_RO_HSCLK_LEFT_EN_LUT_ENTRY_LS2", 0x00000008L, 0x00000003},
		{"PLL_LC_HSCLK_RIGHT_EN_LUT_ENTRY_LS2", 0x00004000L, 0x0000000e},
		{"PLL_LC_HSCLK_RIGHT_EN_LUT_ENTRY_LS1", 0x00002000L, 0x0000000d},
		{"PLL_LC_HSCLK_RIGHT_EN_LUT_ENTRY_LS0", 0x00001000L, 0x0000000c},
		{"PLL_RO_HSCLK_LEFT_RIGHT_EN_GATING_EN", 0x00020000L, 0x00000011},
		{"PLL_RO_HSCLK_RIGHT_EN_LUT_ENTRY_LS1", 0x00000020L, 0x00000005},
		{"PLL_RO_HSCLK_RIGHT_EN_LUT_ENTRY_LS0", 0x00000010L, 0x00000004},
		{"PLL_RO_HSCLK_RIGHT_EN_LUT_ENTRY_LS2", 0x00000040L, 0x00000006}
	} },
	{"PB0_TX_LANE4_CTRL_REG0", 0x18840, {
		{"TX_CFG_DISPCLK_MODE_4", 0x00000001L, 0x00000000},
		{"TX_CFG_SWING_BOOST_EN_4", 0x00000004L, 0x00000002},
		{"TX_CFG_INV_DATA_4", 0x00000002L, 0x00000001},
		{"TX_DBG_PRBS_EN_4", 0x00000008L, 0x00000003}
	} },
	{"PCIE_INDEX", 0x000C, {
		{"PCIE_INDEX", 0x000000ffL, 0x00000000}
	} },
	{"PB0_TX_LANE6_CTRL_REG0", 0x18900, {
		{"TX_CFG_DISPCLK_MODE_6", 0x00000001L, 0x00000000},
		{"TX_CFG_INV_DATA_6", 0x00000002L, 0x00000001},
		{"TX_CFG_SWING_BOOST_EN_6", 0x00000004L, 0x00000002},
		{"TX_DBG_PRBS_EN_6", 0x00000008L, 0x00000003}
	} },
	{"PB1_RX_LANE4_SCI_STAT_OVRD_REG0", 0x16848, {
		{"ELECIDLEDETEN_4", 0x00000008L, 0x00000003},
		{"RXPRESETHINT_4", 0x00000070L, 0x00000004},
		{"RXPWR_4", 0x00000007L, 0x00000000},
		{"RESPONSEMODE_4", 0x00000200L, 0x00000009},
		{"REQUESTFOM_4", 0x00000100L, 0x00000008},
		{"ENABLEFOM_4", 0x00000080L, 0x00000007}
	} },
	{"PB1_RX_LANE6_CTRL_REG0", 0x16900, {
		{"RX_DBG_ANALOG_SEL_6", 0x00000c00L, 0x0000000a},
		{"RX_TST_BSCAN_EN_6", 0x00001000L, 0x0000000c},
		{"RX_BACKUP_6", 0x000000ffL, 0x00000000},
		{"RX_CFG_OVR_PWRSF_6", 0x00002000L, 0x0000000d}
	} },
	{"PCIE_PERF_COUNT_CNTL", 0x0080, {
		{"GLOBAL_SHADOW_WR", 0x00000002L, 0x00000001},
		{"GLOBAL_COUNT_EN", 0x00000001L, 0x00000000},
		{"GLOBAL_COUNT_RESET", 0x00000004L, 0x00000002}
	} },
	{"PB1_DFT_DEBUG_CTRL_REG0", 0x1300C, {
		{"DFT_PHY_DEBUG_EN", 0x00000001L, 0x00000000},
		{"DFT_PHY_DEBUG_MODE", 0x0000003eL, 0x00000001}
	} },
	{"PB0_PLL_RO_GLB_OVRD_REG0", 0x14010, {

	} },
	{"BIF_PERFCOUNTER0_RESULT", 0x152D, {
		{"PERFCOUNTER_RESULT", 0xffffffffL, 0x00000000}
	} },
	{"HOST_BUSNUM", 0x153D, {
		{"HOST_ID", 0x0000ffffL, 0x00000000}
	} },
	{"PB0_PLL_RO0_OVRD_REG1", 0x14454, {
		{"PLL_RO_PWRON_OVRD_VAL_0", 0x00002000L, 0x0000000d},
		{"PLL_RO_PWRON_OVRD_EN_0", 0x00004000L, 0x0000000e},
		{"PLL_CFG_RO_VCO_MODE_OVRD_VAL_0", 0x000000c0L, 0x00000006},
		{"PLL_RO_HSCLK_RIGHT_EN_OVRD_VAL_0", 0x00000800L, 0x0000000b},
		{"PLL_CFG_RO_REFCLK_SRC_OVRD_VAL_0", 0x00380000L, 0x00000013},
		{"PLL_RO_HSCLK_LEFT_EN_OVRD_VAL_0", 0x00000200L, 0x00000009},
		{"PLL_CFG_RO_REFCLK_SRC_OVRD_EN_0", 0x00400000L, 0x00000016},
		{"PLL_RO_HSCLK_RIGHT_EN_OVRD_EN_0", 0x00001000L, 0x0000000c},
		{"PLL_CFG_RO_REFDIV_OVRD_EN_0", 0x00000020L, 0x00000005},
		{"PLL_CFG_RO_REFDIV_OVRD_VAL_0", 0x0000001fL, 0x00000000},
		{"PLL_RO_HSCLK_LEFT_EN_OVRD_EN_0", 0x00000400L, 0x0000000a},
		{"PLL_CFG_RO_VCO_MODE_OVRD_EN_0", 0x00000100L, 0x00000008}
	} },
	{"PB0_PLL_RO0_OVRD_REG0", 0x14450, {
		{"PLL_CFG_RO_CORECLK_DIV_OVRD_EN_0", 0x00001000L, 0x0000000c},
		{"PLL_CFG_RO_VTOI_BIAS_CNTRL_OVRD_VAL_0", 0x40000000L, 0x0000001e},
		{"PLL_CFG_RO_CORECLK_EN_OVRD_EN_0", 0x00004000L, 0x0000000e},
		{"PLL_CFG_RO_VTOI_BIAS_CNTRL_OVRD_EN_0", 0x80000000L, 0x0000001f},
		{"PLL_CFG_RO_FBDIV_OVRD_EN_0", 0x10000000L, 0x0000001c},
		{"PLL_CFG_RO_CORECLK_DIV_OVRD_VAL_0", 0x00000e00L, 0x00000009},
		{"PLL_CFG_RO_BW_CNTRL_OVRD_EN_0", 0x00000100L, 0x00000008},
		{"PLL_CFG_RO_CORECLK_EN_OVRD_VAL_0", 0x00002000L, 0x0000000d},
		{"PLL_CFG_RO_BW_CNTRL_OVRD_VAL_0", 0x000000ffL, 0x00000000},
		{"PLL_CFG_RO_FBDIV_OVRD_VAL_0", 0x0fff8000L, 0x0000000f}
	} },
	{"PCIE_PERF_COUNT0_MST_C_CLK", 0x0088, {
		{"COUNTER0", 0xffffffffL, 0x00000000}
	} },
	{"CONFIG_REG_APER_SIZE", 0x150D, {
		{"REG_APER_SIZE", 0x000fffffL, 0x00000000}
	} },
	{"PB0_RX_LANE8_CTRL_REG0", 0x17440, {
		{"RX_CFG_OVR_PWRSF_8", 0x00002000L, 0x0000000d},
		{"RX_TST_BSCAN_EN_8", 0x00001000L, 0x0000000c},
		{"RX_BACKUP_8", 0x000000ffL, 0x00000000},
		{"RX_DBG_ANALOG_SEL_8", 0x00000c00L, 0x0000000a}
	} },
	{"PCIE_STRAP_F5", 0x00B5, {
		{"RESERVED", 0xffffffffL, 0x00000000}
	} },
	{"PCIE_LC_TRAINING_CNTL", 0x00A1, {
		{"LC_DONT_DEASSERT_RX_EN_IN_R_SPEED", 0x01000000L, 0x00000018},
		{"LC_EXTEND_EQ_REQ_TIME", 0xc0000000L, 0x0000001e},
		{"LC_EXTEND_WAIT_FOR_SKP", 0x00010000L, 0x00000010},
		{"LC_COMPLIANCE_RECEIVE", 0x00000010L, 0x00000004},
		{"LC_RESET_ASPM_L1_NAK_TIMER", 0x04000000L, 0x0000001a},
		{"LC_HW_LINK_DIS_EN", 0x00080000L, 0x00000013},
		{"LC_AUTONOMOUS_CHANGE_OFF", 0x00020000L, 0x00000011},
		{"LC_LINK_DIS_BY_HW", 0x00100000L, 0x00000014},
		{"LC_DONT_DEASSERT_RX_EN_IN_TEST", 0x02000000L, 0x00000019},
		{"LC_LOOK_FOR_MORE_NON_MATCHING_TS1", 0x00000020L, 0x00000005},
		{"LC_ALLOW_TX_L1_CONTROL", 0x10000000L, 0x0000001c},
		{"LC_INIT_SPD_CHG_WITH_CSR_EN", 0x00001000L, 0x0000000c},
		{"LC_TRAINING_CNTL", 0x0000000fL, 0x00000000},
		{"LC_L1_LONG_WAKE_FIX_EN", 0x00000080L, 0x00000007},
		{"LC_L0S_L1_TRAINING_CNTL_EN", 0x00000040L, 0x00000006},
		{"LC_WAIT_FOR_FOM_VALID_AFTER_TRACK", 0x20000000L, 0x0000001d},
		{"LC_STATIC_TX_PIPE_COUNT_EN", 0x00200000L, 0x00000015},
		{"LC_POWER_STATE", 0x00000700L, 0x00000008},
		{"LC_ASPM_L1_NAK_TIMER_SEL", 0x00c00000L, 0x00000016},
		{"LC_DISABLE_TRAINING_BIT_ARCH", 0x00002000L, 0x0000000d},
		{"LC_UPCONFIGURE_CAP_OFF", 0x00040000L, 0x00000012},
		{"LC_DONT_GO_TO_L0S_IF_L1_ARMED", 0x00000800L, 0x0000000b},
		{"LC_SHORT_RCFG_TIMEOUT", 0x08000000L, 0x0000001b}
	} },
	{"PB0_TX_LANE9_OVRD_REG0", 0x19484, {
		{"TX_DRV_PWRON_OVRD_VAL_9", 0x00000010L, 0x00000004},
		{"TX_DRV_DATA_EN_OVRD_EN_9", 0x00000008L, 0x00000003},
		{"TX_DCLK_EN_OVRD_EN_9", 0x00000002L, 0x00000001},
		{"TX_DRV_PWRON_OVRD_EN_9", 0x00000020L, 0x00000005},
		{"TX_DRV_DATA_EN_OVRD_VAL_9", 0x00000004L, 0x00000002},
		{"TX_DCLK_EN_OVRD_VAL_9", 0x00000001L, 0x00000000},
		{"TX_FRONTEND_PWRON_OVRD_VAL_9", 0x00000040L, 0x00000006},
		{"TX_FRONTEND_PWRON_OVRD_EN_9", 0x00000080L, 0x00000007}
	} },
	{"BIF_FEATURES_CONTROL_MISC", 0x14C2, {
		{"PLL_SWITCH_IMPCTL_CAL_DONE_DIS", 0x00000080L, 0x00000007},
		{"BIF_MST_CPL_EP_DIS", 0x00000008L, 0x00000003},
		{"BIF_SLV_REQ_EP_DIS", 0x00000004L, 0x00000002},
		{"SLV_BIF_CPL_EP_DIS", 0x00000002L, 0x00000001},
		{"POST_PSN_ONLY_PKT_REPORT_UR_ALL_DIS", 0x00000020L, 0x00000005},
		{"POST_PSN_ONLY_PKT_REPORT_UR_PART_DIS", 0x00000040L, 0x00000006},
		{"MST_BIF_REQ_EP_DIS", 0x00000001L, 0x00000000},
		{"UR_PSN_PKT_REPORT_POISON_DIS", 0x00000010L, 0x00000004},
		{"IGNORE_BE_CHECK_GASKET_COMB_DIS", 0x00000100L, 0x00000008}
	} },
	{"PCIE_SCRATCH", 0x0001, {
		{"PCIE_SCRATCH", 0xffffffffL, 0x00000000}
	} },
	{"PB1_TX_LANE11_OVRD_REG0", 0x19604, {
		{"TX_DCLK_EN_OVRD_EN_11", 0x00000002L, 0x00000001},
		{"TX_DRV_PWRON_OVRD_EN_11", 0x00000020L, 0x00000005},
		{"TX_DRV_PWRON_OVRD_VAL_11", 0x00000010L, 0x00000004},
		{"TX_DCLK_EN_OVRD_VAL_11", 0x00000001L, 0x00000000},
		{"TX_DRV_DATA_EN_OVRD_VAL_11", 0x00000004L, 0x00000002},
		{"TX_FRONTEND_PWRON_OVRD_VAL_11", 0x00000040L, 0x00000006},
		{"TX_FRONTEND_PWRON_OVRD_EN_11", 0x00000080L, 0x00000007},
		{"TX_DRV_DATA_EN_OVRD_EN_11", 0x00000008L, 0x00000003}
	} },
	{"PB1_TX_LANE0_CTRL_REG0", 0x18440, {
		{"TX_CFG_SWING_BOOST_EN_0", 0x00000004L, 0x00000002},
		{"TX_CFG_INV_DATA_0", 0x00000002L, 0x00000001},
		{"TX_DBG_PRBS_EN_0", 0x00000008L, 0x00000003},
		{"TX_CFG_DISPCLK_MODE_0", 0x00000001L, 0x00000000}
	} },
	{"PB0_PIF_PDNB_OVERRIDE_11", 0x0033, {
		{"TX_PDNB_OVERRIDE_VAL_11", 0x0000000eL, 0x00000001},
		{"RXPWR_OVERRIDE_EN_11", 0x00004000L, 0x0000000e},
		{"TXPWR_OVERRIDE_VAL_11", 0x00003800L, 0x0000000b},
		{"RX_PDNB_OVERRIDE_EN_11", 0x00000010L, 0x00000004},
		{"RXPWR_OVERRIDE_VAL_11", 0x00038000L, 0x0000000f},
		{"TX_PDNB_OVERRIDE_EN_11", 0x00000001L, 0x00000000},
		{"RXEN_OVERRIDE_EN_11", 0x00000100L, 0x00000008},
		{"TXPWR_OVERRIDE_EN_11", 0x00000400L, 0x0000000a},
		{"RXEN_OVERRIDE_VAL_11", 0x00000200L, 0x00000009},
		{"RX_PDNB_OVERRIDE_VAL_11", 0x000000e0L, 0x00000005}
	} },
	{"PB1_TX_GLB_LANE_SKEW_CTRL", 0x18004, {
		{"TX_CFG_GROUPX1_EN_8", 0x00000100L, 0x00000008},
		{"TX_CFG_GROUPX1_EN_9", 0x00000200L, 0x00000009},
		{"TX_CFG_GROUPX2_EN_L0T1", 0x00010000L, 0x00000010},
		{"TX_CFG_GROUPX1_EN_2", 0x00000004L, 0x00000002},
		{"TX_CFG_GROUPX1_EN_3", 0x00000008L, 0x00000003},
		{"TX_CFG_GROUPX1_EN_0", 0x00000001L, 0x00000000},
		{"TX_CFG_GROUPX2_EN_L12T13", 0x00400000L, 0x00000016},
		{"TX_CFG_GROUPX1_EN_6", 0x00000040L, 0x00000006},
		{"TX_CFG_GROUPX1_EN_7", 0x00000080L, 0x00000007},
		{"TX_CFG_GROUPX1_EN_4", 0x00000010L, 0x00000004},
		{"TX_CFG_GROUPX1_EN_5", 0x00000020L, 0x00000005},
		{"TX_CFG_GROUPX2_EN_L2T3", 0x00020000L, 0x00000011},
		{"TX_CFG_GROUPX2_EN_L14T15", 0x00800000L, 0x00000017},
		{"TX_CFG_GROUPX16_EN_L0T15", 0x40000000L, 0x0000001e},
		{"TX_CFG_GROUPX4_EN_L12T15", 0x08000000L, 0x0000001b},
		{"TX_CFG_GROUPX4_EN_L0T3", 0x01000000L, 0x00000018},
		{"TX_CFG_GROUPX2_EN_L10T11", 0x00200000L, 0x00000015},
		{"TX_CFG_GROUPX1_EN_1", 0x00000002L, 0x00000001},
		{"TX_CFG_GROUPX8_EN_L8T15", 0x20000000L, 0x0000001d},
		{"TX_CFG_GROUPX2_EN_L6T7", 0x00080000L, 0x00000013},
		{"TX_CFG_GROUPX2_EN_L4T5", 0x00040000L, 0x00000012},
		{"TX_CFG_GROUPX4_EN_L4T7", 0x02000000L, 0x00000019},
		{"TX_CFG_GROUPX8_EN_L0T7", 0x10000000L, 0x0000001c},
		{"TX_CFG_GROUPX4_EN_L8T11", 0x04000000L, 0x0000001a},
		{"TX_CFG_GROUPX1_EN_14", 0x00004000L, 0x0000000e},
		{"TX_CFG_GROUPX1_EN_15", 0x00008000L, 0x0000000f},
		{"TX_CFG_GROUPX1_EN_10", 0x00000400L, 0x0000000a},
		{"TX_CFG_GROUPX1_EN_11", 0x00000800L, 0x0000000b},
		{"TX_CFG_GROUPX1_EN_12", 0x00001000L, 0x0000000c},
		{"TX_CFG_GROUPX1_EN_13", 0x00002000L, 0x0000000d},
		{"TX_CFG_GROUPX2_EN_L8T9", 0x00100000L, 0x00000014}
	} },
	{"SLAVE_HANG_PROTECTION_CNTL", 0x1536, {
		{"HANG_PROTECTION_TIMER_SEL", 0x0000000eL, 0x00000001}
	} },
	{"PCIE_ERR_CNTL", 0x006A, {
		{"AER_HDR_LOG_F0_TIMER_EXPIRED", 0x00000800L, 0x0000000b},
		{"TX_GENERATE_LCRC_ERR", 0x00000010L, 0x00000004},
		{"AER_HDR_LOG_TIMEOUT", 0x00000700L, 0x00000008},
		{"CI_P_SLV_BUF_RD_HALT_STATUS", 0x00004000L, 0x0000000e},
		{"TX_GENERATE_ECRC_ERR", 0x00000040L, 0x00000006},
		{"STRAP_FIRST_RCVD_ERR_LOG", 0x00000002L, 0x00000001},
		{"AER_HDR_LOG_F2_TIMER_EXPIRED", 0x00002000L, 0x0000000d},
		{"RX_GENERATE_ECRC_ERR", 0x00000080L, 0x00000007},
		{"AER_HDR_LOG_F1_TIMER_EXPIRED", 0x00001000L, 0x0000000c},
		{"RX_GENERATE_LCRC_ERR", 0x00000020L, 0x00000005},
		{"CI_SLV_BUF_HALT_RESET", 0x00010000L, 0x00000010},
		{"ERR_REPORTING_DIS", 0x00000001L, 0x00000000},
		{"CI_NP_SLV_BUF_RD_HALT_STATUS", 0x00008000L, 0x0000000f}
	} },
	{"PB1_TX_LANE8_OVRD_REG0", 0x19444, {
		{"TX_DRV_PWRON_OVRD_VAL_8", 0x00000010L, 0x00000004},
		{"TX_DRV_DATA_EN_OVRD_EN_8", 0x00000008L, 0x00000003},
		{"TX_DCLK_EN_OVRD_EN_8", 0x00000002L, 0x00000001},
		{"TX_DRV_PWRON_OVRD_EN_8", 0x00000020L, 0x00000005},
		{"TX_DRV_DATA_EN_OVRD_VAL_8", 0x00000004L, 0x00000002},
		{"TX_DCLK_EN_OVRD_VAL_8", 0x00000001L, 0x00000000},
		{"TX_FRONTEND_PWRON_OVRD_EN_8", 0x00000080L, 0x00000007},
		{"TX_FRONTEND_PWRON_OVRD_VAL_8", 0x00000040L, 0x00000006}
	} },
	{"PCIE_PERF_COUNT0_TXCLK", 0x0082, {
		{"COUNTER0", 0xffffffffL, 0x00000000}
	} },
	{"PB1_PLL_LC0_CTRL_REG0", 0x14480, {
		{"PLL_DBG_LC_VCTL_ADC_EN_0", 0x00000008L, 0x00000003},
		{"PLL_DBG_LC_ANALOG_SEL_0", 0x00000003L, 0x00000000},
		{"PLL_TST_LC_USAMPLE_EN_0", 0x00000010L, 0x00000004},
		{"PLL_DBG_LC_EXT_RESET_EN_0", 0x00000004L, 0x00000002}
	} },
	{"PB1_RX_LANE3_SCI_STAT_OVRD_REG0", 0x16608, {
		{"RESPONSEMODE_3", 0x00000200L, 0x00000009},
		{"RXPRESETHINT_3", 0x00000070L, 0x00000004},
		{"ELECIDLEDETEN_3", 0x00000008L, 0x00000003},
		{"RXPWR_3", 0x00000007L, 0x00000000},
		{"ENABLEFOM_3", 0x00000080L, 0x00000007},
		{"REQUESTFOM_3", 0x00000100L, 0x00000008}
	} },
	{"PCIE_PERF_CNTL_MST_C_CLK", 0x0087, {
		{"COUNTER1_UPPER", 0xff000000L, 0x00000018},
		{"EVENT0_SEL", 0x000000ffL, 0x00000000},
		{"EVENT1_SEL", 0x0000ff00L, 0x00000008},
		{"COUNTER0_UPPER", 0x00ff0000L, 0x00000010}
	} },
	{"PB0_PLL_LC3_SCI_STAT_OVRD_REG0", 0x1450C, {
		{"PLL_LC3_PLLPWR", 0x00000070L, 0x00000004},
		{"PLL_LC3_IGNR_PLLPWR_SCI_UPDT", 0x00000001L, 0x00000000},
		{"PLL_LC3_FREQMODE", 0x00000300L, 0x00000008},
		{"PLL_LC3_IGNR_FREQMODE_SCI_UPDT", 0x00000002L, 0x00000001}
	} },
	{"SLAVE_REQ_CREDIT_CNTL", 0x1517, {
		{"BIF_XDMA_REQ_CREDIT", 0x7e000000L, 0x00000019},
		{"BIF_AZ_REQ_CREDIT", 0x00100000L, 0x00000014},
		{"BIF_ROM_REQ_CREDIT", 0x00008000L, 0x0000000f},
		{"BIF_VGA_REQ_CREDIT", 0x000001e0L, 0x00000005},
		{"BIF_SRBM_REQ_CREDIT", 0x0000001fL, 0x00000000},
		{"BIF_HDP_REQ_CREDIT", 0x00007c00L, 0x0000000a}
	} },
	{"PB1_TX_LANE10_OVRD_REG0", 0x19504, {
		{"TX_DCLK_EN_OVRD_EN_10", 0x00000002L, 0x00000001},
		{"TX_DRV_DATA_EN_OVRD_EN_10", 0x00000008L, 0x00000003},
		{"TX_FRONTEND_PWRON_OVRD_EN_10", 0x00000080L, 0x00000007},
		{"TX_DRV_PWRON_OVRD_VAL_10", 0x00000010L, 0x00000004},
		{"TX_DRV_DATA_EN_OVRD_VAL_10", 0x00000004L, 0x00000002},
		{"TX_DCLK_EN_OVRD_VAL_10", 0x00000001L, 0x00000000},
		{"TX_DRV_PWRON_OVRD_EN_10", 0x00000020L, 0x00000005},
		{"TX_FRONTEND_PWRON_OVRD_VAL_10", 0x00000040L, 0x00000006}
	} },
	{"BIF_SSA_GFX2_UPPER", 0x14CF, {
		{"SSA_GFX2_UPPER", 0x0003fffcL, 0x00000002}
	} },
	{"PB1_GLB_OVRD_REG1", 0x10034, {
		{"RXTERM_VAL_OVRD_VAL", 0xffff0000L, 0x00000010},
		{"TXPDTERM_VAL_OVRD_EN", 0x00000001L, 0x00000000},
		{"TST_LOSPDTST_RST_OVRD_EN", 0x00000004L, 0x00000002},
		{"RXTERM_VAL_OVRD_EN", 0x00008000L, 0x0000000f},
		{"TXPUTERM_VAL_OVRD_EN", 0x00000002L, 0x00000001},
		{"TST_LOSPDTST_RST_OVRD_VAL", 0x00000008L, 0x00000003}
	} },
	{"PB1_GLB_OVRD_REG0", 0x10030, {
		{"TXPDTERM_VAL_OVRD_VAL", 0x0000ffffL, 0x00000000},
		{"TXPUTERM_VAL_OVRD_VAL", 0xffff0000L, 0x00000010}
	} },
	{"PB1_GLB_OVRD_REG2", 0x10038, {
		{"BG_PWRON_OVRD_EN", 0x00000001L, 0x00000000},
		{"BG_PWRON_OVRD_VAL", 0x00000002L, 0x00000001}
	} },
	{"PB1_TX_LANE6_SCI_STAT_OVRD_REG0", 0x18908, {
		{"COEFFICIENT_6", 0x0000fc00L, 0x0000000a},
		{"INCOHERENTCK_6", 0x00000008L, 0x00000003},
		{"DEEMPH_6", 0x00000080L, 0x00000007},
		{"TXMARG_6", 0x00000070L, 0x00000004},
		{"COEFFICIENTID_6", 0x00000300L, 0x00000008},
		{"TXPWR_6", 0x00000007L, 0x00000000}
	} },
	{"PB0_RX_LANE7_CTRL_REG0", 0x16A00, {
		{"RX_DBG_ANALOG_SEL_7", 0x00000c00L, 0x0000000a},
		{"RX_BACKUP_7", 0x000000ffL, 0x00000000},
		{"RX_TST_BSCAN_EN_7", 0x00001000L, 0x0000000c},
		{"RX_CFG_OVR_PWRSF_7", 0x00002000L, 0x0000000d}
	} },
	{"PB1_RX_GLB_SCI_STAT_OVRD_REG0", 0x16028, {
		{"IGNR_RXPWR_SCI_UPDT_L4T7", 0x00000002L, 0x00000001},
		{"IGNR_ELECIDLEDETEN_SCI_UPDT_L0T3", 0x00000010L, 0x00000004},
		{"IGNR_ENABLEFOM_SCI_UPDT_L12T15", 0x00008000L, 0x0000000f},
		{"IGNR_RXPRESETHINT_SCI_UPDT_L8T11", 0x00000400L, 0x0000000a},
		{"IGNR_REQUESTFOM_SCI_UPDT_L12T15", 0x00080000L, 0x00000013},
		{"IGNR_RESPONSEMODE_SCI_UPDT_L8T11", 0x00400000L, 0x00000016},
		{"IGNR_RXPWR_SCI_UPDT_L8T11", 0x00000004L, 0x00000002},
		{"IGNR_RESPONSEMODE_SCI_UPDT_L4T7", 0x00200000L, 0x00000015},
		{"IGNR_REQUESTFOM_SCI_UPDT_L4T7", 0x00020000L, 0x00000011},
		{"IGNR_ENABLEFOM_SCI_UPDT_L4T7", 0x00002000L, 0x0000000d},
		{"IGNR_RXPWR_SCI_UPDT_L12T15", 0x00000008L, 0x00000003},
		{"IGNR_REQUESTFOM_SCI_UPDT_L8T11", 0x00040000L, 0x00000012},
		{"IGNR_ELECIDLEDETEN_SCI_UPDT_L8T11", 0x00000040L, 0x00000006},
		{"IGNR_ENABLEFOM_SCI_UPDT_L8T11", 0x00004000L, 0x0000000e},
		{"IGNR_ELECIDLEDETEN_SCI_UPDT_L4T7", 0x00000020L, 0x00000005},
		{"IGNR_RXPRESETHINT_SCI_UPDT_L0T3", 0x00000100L, 0x00000008},
		{"IGNR_RESPONSEMODE_SCI_UPDT_L0T3", 0x00100000L, 0x00000014},
		{"IGNR_RESPONSEMODE_SCI_UPDT_L12T15", 0x00800000L, 0x00000017},
		{"IGNR_RXPWR_SCI_UPDT_L0T3", 0x00000001L, 0x00000000},
		{"IGNR_ELECIDLEDETEN_SCI_UPDT_L12T15", 0x00000080L, 0x00000007},
		{"IGNR_REQUESTFOM_SCI_UPDT_L0T3", 0x00010000L, 0x00000010},
		{"IGNR_RXPRESETHINT_SCI_UPDT_L12T15", 0x00000800L, 0x0000000b},
		{"IGNR_RXPRESETHINT_SCI_UPDT_L4T7", 0x00000200L, 0x00000009},
		{"IGNR_ENABLEFOM_SCI_UPDT_L0T3", 0x00001000L, 0x0000000c}
	} },
	{"PB1_TX_GLB_SCI_STAT_OVRD_REG0", 0x18010, {
		{"IGNR_INCOHERENTCK_SCI_UPDT_L8T11", 0x00000040L, 0x00000006},
		{"IGNR_TXPWR_SCI_UPDT_L8T11", 0x00000004L, 0x00000002},
		{"IGNR_COEFFICIENTID_SCI_UPDT_L0T3", 0x00000100L, 0x00000008},
		{"IGNR_COEFFICIENT_SCI_UPDT_L8T11", 0x00004000L, 0x0000000e},
		{"IGNR_COEFFICIENTID_SCI_UPDT_L12T15", 0x00000800L, 0x0000000b},
		{"IGNR_TXPWR_SCI_UPDT_L4T7", 0x00000002L, 0x00000001},
		{"IGNR_COEFFICIENT_SCI_UPDT_L4T7", 0x00002000L, 0x0000000d},
		{"IGNR_INCOHERENTCK_SCI_UPDT_L4T7", 0x00000020L, 0x00000005},
		{"IGNR_COEFFICIENT_SCI_UPDT_L12T15", 0x00008000L, 0x0000000f},
		{"IGNR_INCOHERENTCK_SCI_UPDT_L0T3", 0x00000010L, 0x00000004},
		{"IGNR_COEFFICIENTID_SCI_UPDT_L4T7", 0x00000200L, 0x00000009},
		{"IGNR_TXPWR_SCI_UPDT_L12T15", 0x00000008L, 0x00000003},
		{"IGNR_INCOHERENTCK_SCI_UPDT_L12T15", 0x00000080L, 0x00000007},
		{"IGNR_COEFFICIENT_SCI_UPDT_L0T3", 0x00001000L, 0x0000000c},
		{"IGNR_COEFFICIENTID_SCI_UPDT_L8T11", 0x00000400L, 0x0000000a},
		{"IGNR_TXPWR_SCI_UPDT_L0T3", 0x00000001L, 0x00000000}
	} },
	{"PB1_RX_LANE6_SCI_STAT_OVRD_REG0", 0x16908, {
		{"ELECIDLEDETEN_6", 0x00000008L, 0x00000003},
		{"RXPWR_6", 0x00000007L, 0x00000000},
		{"RESPONSEMODE_6", 0x00000200L, 0x00000009},
		{"RXPRESETHINT_6", 0x00000070L, 0x00000004},
		{"REQUESTFOM_6", 0x00000100L, 0x00000008},
		{"ENABLEFOM_6", 0x00000080L, 0x00000007}
	} },
	{"PB1_PIF_PWRDOWN_2", 0x0017, {
		{"PLL_RAMP_UP_TIME_2", 0x07000000L, 0x00000018},
		{"PLL_POWER_STATE_IN_OFF_2", 0x00001c00L, 0x0000000a},
		{"TX_POWER_STATE_IN_TXS2_2", 0x00000007L, 0x00000000},
		{"PLL_POWER_STATE_IN_TXS2_2", 0x00000380L, 0x00000007},
		{"PLLPWR_OVERRIDE_EN_2", 0x10000000L, 0x0000001c},
		{"PLLPWR_OVERRIDE_VAL_2", 0xe0000000L, 0x0000001d},
		{"FORCE_RXEN_IN_L0s_2", 0x00000008L, 0x00000003},
		{"TX2P5CLK_CLOCK_GATING_EN_2", 0x00010000L, 0x00000010},
		{"RX_POWER_STATE_IN_RXS2_2", 0x00000070L, 0x00000004}
	} },
	{"PB1_PLL_RO_GLB_OVRD_REG0", 0x14010, {

	} },
	{"PB0_RX_LANE10_SCI_STAT_OVRD_REG0", 0x17508, {
		{"ENABLEFOM_10", 0x00000080L, 0x00000007},
		{"REQUESTFOM_10", 0x00000100L, 0x00000008},
		{"RESPONSEMODE_10", 0x00000200L, 0x00000009},
		{"ELECIDLEDETEN_10", 0x00000008L, 0x00000003},
		{"RXPRESETHINT_10", 0x00000070L, 0x00000004},
		{"RXPWR_10", 0x00000007L, 0x00000000}
	} },
	{"PB1_RX_LANE7_SCI_STAT_OVRD_REG0", 0x16A08, {
		{"ELECIDLEDETEN_7", 0x00000008L, 0x00000003},
		{"RESPONSEMODE_7", 0x00000200L, 0x00000009},
		{"RXPWR_7", 0x00000007L, 0x00000000},
		{"RXPRESETHINT_7", 0x00000070L, 0x00000004},
		{"ENABLEFOM_7", 0x00000080L, 0x00000007},
		{"REQUESTFOM_7", 0x00000100L, 0x00000008}
	} },
	{"PCIE_TX_CREDITS_ADVT_NP", 0x0031, {
		{"TX_CREDITS_ADVT_NPH", 0x00ff0000L, 0x00000010},
		{"TX_CREDITS_ADVT_NPD", 0x00000fffL, 0x00000000}
	} },
	{"PCIE_RX_CNTL3", 0x0074, {
		{"RX_IGNORE_RC_TRANSMRDPASID_UR", 0x00000001L, 0x00000000},
		{"RX_IGNORE_RC_INVCPLPASID_UR", 0x00000010L, 0x00000004},
		{"RX_IGNORE_RC_PRGRESPMSG_UR", 0x00000004L, 0x00000002},
		{"RX_IGNORE_RC_TRANSMWRPASID_UR", 0x00000002L, 0x00000001},
		{"RX_IGNORE_RC_INVREQ_UR", 0x00000008L, 0x00000003}
	} },
	{"PCIE_RX_CNTL2", 0x001D, {
		{"RX_IGNORE_EP_ATSTRANSREQ_UR", 0x00000008L, 0x00000003},
		{"RX_IGNORE_EP_INVCPL_UR", 0x00000020L, 0x00000005},
		{"RX_IGNORE_EP_PAGEREQMSG_UR", 0x00000010L, 0x00000004},
		{"RX_IGNORE_EP_TRANSMWR_UR", 0x00000004L, 0x00000002},
		{"RX_IGNORE_EP_TRANSMRD_UR", 0x00000002L, 0x00000001},
		{"RX_IGNORE_EP_INVALIDPASID_UR", 0x00000001L, 0x00000000}
	} },
	{"PCIE_I2C_REG_DATA", 0x003B, {
		{"I2C_REG_DATA", 0xffffffffL, 0x00000000}
	} },
	{"PCIE_P_MISC_STATUS", 0x0043, {
		{"P_DESKEW_ERR", 0x000000ffL, 0x00000000},
		{"P_SYMUNLOCK_ERR", 0xffff0000L, 0x00000010}
	} },
	{"PB0_RX_LANE0_SCI_STAT_OVRD_REG0", 0x16448, {
		{"RESPONSEMODE_0", 0x00000200L, 0x00000009},
		{"RXPWR_0", 0x00000007L, 0x00000000},
		{"RXPRESETHINT_0", 0x00000070L, 0x00000004},
		{"ELECIDLEDETEN_0", 0x00000008L, 0x00000003},
		{"REQUESTFOM_0", 0x00000100L, 0x00000008},
		{"ENABLEFOM_0", 0x00000080L, 0x00000007}
	} },
	{"PCIE_RX_LAST_TLP1", 0x0032, {
		{"RX_LAST_TLP1", 0xffffffffL, 0x00000000}
	} },
	{"PCIE_TX_CREDITS_INIT_P", 0x0033, {
		{"TX_CREDITS_INIT_PD", 0x00000fffL, 0x00000000},
		{"TX_CREDITS_INIT_PH", 0x00ff0000L, 0x00000010}
	} },
	{"PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_1", 0x00E8, {
		{"SUBSTATE_PWR_ALLOC", 0x000000ffL, 0x00000000}
	} },
	{"PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_0", 0x00E7, {
		{"SUBSTATE_PWR_ALLOC", 0x000000ffL, 0x00000000}
	} },
	{"PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_3", 0x00EA, {
		{"SUBSTATE_PWR_ALLOC", 0x000000ffL, 0x00000000}
	} },
	{"PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_2", 0x00E9, {
		{"SUBSTATE_PWR_ALLOC", 0x000000ffL, 0x00000000}
	} },
	{"PB0_RX_LANE1_SCI_STAT_OVRD_REG0", 0x16488, {
		{"RXPWR_1", 0x00000007L, 0x00000000},
		{"RXPRESETHINT_1", 0x00000070L, 0x00000004},
		{"ELECIDLEDETEN_1", 0x00000008L, 0x00000003},
		{"RESPONSEMODE_1", 0x00000200L, 0x00000009},
		{"ENABLEFOM_1", 0x00000080L, 0x00000007},
		{"REQUESTFOM_1", 0x00000100L, 0x00000008}
	} },
	{"PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_4", 0x00EB, {
		{"SUBSTATE_PWR_ALLOC", 0x000000ffL, 0x00000000}
	} },
	{"PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_7", 0x00EE, {
		{"SUBSTATE_PWR_ALLOC", 0x000000ffL, 0x00000000}
	} },
	{"PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_6", 0x00ED, {
		{"SUBSTATE_PWR_ALLOC", 0x000000ffL, 0x00000000}
	} },
	{"PB0_PIF_PWRDOWN_2", 0x0017, {
		{"PLL_RAMP_UP_TIME_2", 0x07000000L, 0x00000018},
		{"PLL_POWER_STATE_IN_OFF_2", 0x00001c00L, 0x0000000a},
		{"TX_POWER_STATE_IN_TXS2_2", 0x00000007L, 0x00000000},
		{"PLL_POWER_STATE_IN_TXS2_2", 0x00000380L, 0x00000007},
		{"PLLPWR_OVERRIDE_EN_2", 0x10000000L, 0x0000001c},
		{"PLLPWR_OVERRIDE_VAL_2", 0xe0000000L, 0x0000001d},
		{"FORCE_RXEN_IN_L0s_2", 0x00000008L, 0x00000003},
		{"TX2P5CLK_CLOCK_GATING_EN_2", 0x00010000L, 0x00000010},
		{"RX_POWER_STATE_IN_RXS2_2", 0x00000070L, 0x00000004}
	} },
	{"BIF_PIF_TXCLK_SWITCH_TIMER", 0x152F, {
		{"PLL_SWITCH_TIMER", 0x000003c0L, 0x00000006},
		{"PLL0_ACK_TIMER", 0x00000007L, 0x00000000},
		{"PLL1_ACK_TIMER", 0x00000038L, 0x00000003}
	} },
	{"PB0_TX_GLB_OVRD_REG4", 0x18040, {
		{"TX_CFG_DRVX_TAP_SEL_GEN3_OVRD_VAL", 0x00000020L, 0x00000005},
		{"TX_CFG_DRVX_EN_GEN3_OVRD_VAL", 0x00000010L, 0x00000004},
		{"TX_CFG_DRV2_TAP_SEL_GEN3_OVRD_VAL", 0x0000000fL, 0x00000000}
	} },
	{"PB1_PIF_PDNB_OVERRIDE_14", 0x0036, {
		{"RX_PDNB_OVERRIDE_EN_14", 0x00000010L, 0x00000004},
		{"TX_PDNB_OVERRIDE_EN_14", 0x00000001L, 0x00000000},
		{"RXEN_OVERRIDE_EN_14", 0x00000100L, 0x00000008},
		{"RXEN_OVERRIDE_VAL_14", 0x00000200L, 0x00000009},
		{"TXPWR_OVERRIDE_VAL_14", 0x00003800L, 0x0000000b},
		{"RX_PDNB_OVERRIDE_VAL_14", 0x000000e0L, 0x00000005},
		{"TXPWR_OVERRIDE_EN_14", 0x00000400L, 0x0000000a},
		{"TX_PDNB_OVERRIDE_VAL_14", 0x0000000eL, 0x00000001},
		{"RXPWR_OVERRIDE_EN_14", 0x00004000L, 0x0000000e},
		{"RXPWR_OVERRIDE_VAL_14", 0x00038000L, 0x0000000f}
	} },
	{"PB0_TX_GLB_OVRD_REG2", 0x18038, {
		{"TX_WRITE_EN_OVRD_EN", 0x00000002L, 0x00000001},
		{"TX_WRITE_EN_OVRD_VAL", 0x00000001L, 0x00000000},
		{"TX_CFG_GROUPX8_EN_OVRD_EN", 0x00000200L, 0x00000009},
		{"TX_CFG_GROUPX16_EN_OVRD_EN", 0x00000800L, 0x0000000b},
		{"TX_CFG_GROUPX1_EN_OVRD_EN", 0x00000008L, 0x00000003},
		{"TX_CFG_GROUPX4_EN_OVRD_EN", 0x00000080L, 0x00000007},
		{"TX_CFG_GROUPX16_EN_OVRD_VAL", 0x00000400L, 0x0000000a},
		{"TX_CFG_DRV0_EN_GEN2_OVRD_VAL", 0x0000f000L, 0x0000000c},
		{"TX_CFG_GROUPX1_EN_OVRD_VAL", 0x00000004L, 0x00000002},
		{"TX_CFG_DRV1_EN_GEN2_OVRD_VAL", 0x01f00000L, 0x00000014},
		{"TX_CFG_GROUPX2_EN_OVRD_EN", 0x00000020L, 0x00000005},
		{"TX_CFG_GROUPX4_EN_OVRD_VAL", 0x00000040L, 0x00000006},
		{"TX_CFG_DRV1_TAP_SEL_GEN2_OVRD_VAL", 0x3e000000L, 0x00000019},
		{"TX_CFG_DRV0_TAP_SEL_GEN2_OVRD_VAL", 0x000f0000L, 0x00000010},
		{"TX_CFG_GROUPX8_EN_OVRD_VAL", 0x00000100L, 0x00000008},
		{"TX_CFG_GROUPX2_EN_OVRD_VAL", 0x00000010L, 0x00000004}
	} },
	{"PB0_PLL_LC2_SCI_STAT_OVRD_REG0", 0x14508, {
		{"PLL_LC2_PLLPWR", 0x00000070L, 0x00000004},
		{"PLL_LC2_IGNR_PLLPWR_SCI_UPDT", 0x00000001L, 0x00000000},
		{"PLL_LC2_IGNR_FREQMODE_SCI_UPDT", 0x00000002L, 0x00000001},
		{"PLL_LC2_FREQMODE", 0x00000300L, 0x00000008}
	} },
	{"PB0_TX_GLB_OVRD_REG0", 0x18030, {
		{"TX_CFG_DRV0_EN_OVRD_EN", 0x00000100L, 0x00000008},
		{"TX_CFG_DRV0_TAP_SEL_OVRD_EN", 0x00002000L, 0x0000000d},
		{"TX_CFG_DRV1_TAP_SEL_OVRD_EN", 0x02000000L, 0x00000019},
		{"TX_CFG_DRV2_EN_GEN1_OVRD_VAL", 0x3c000000L, 0x0000001a},
		{"TX_CFG_DRV0_TAP_SEL_GEN1_OVRD_VAL", 0x00001e00L, 0x00000009},
		{"TX_CFG_DRV1_EN_OVRD_EN", 0x00080000L, 0x00000013},
		{"TX_CFG_DRV2_EN_OVRD_EN", 0x40000000L, 0x0000001e},
		{"TX_CFG_DRV1_TAP_SEL_GEN1_OVRD_VAL", 0x01f00000L, 0x00000014},
		{"TX_CFG_DRV0_EN_GEN1_OVRD_VAL", 0x000000f0L, 0x00000004},
		{"TX_CFG_DRV1_EN_GEN1_OVRD_VAL", 0x0007c000L, 0x0000000e},
		{"TX_CFG_DCLK_DIV_OVRD_EN", 0x00000008L, 0x00000003},
		{"TX_CFG_DCLK_DIV_OVRD_VAL", 0x00000007L, 0x00000000}
	} },
	{"PB0_TX_GLB_OVRD_REG1", 0x18034, {
		{"TX_RPTR_RSTN_OVRD_VAL", 0x04000000L, 0x0000001a},
		{"TX_CFG_PLLCLK_SEL_OVRD_VAL", 0x00000200L, 0x00000009},
		{"TX_CFG_PLLCLK_SEL_OVRD_EN", 0x00000400L, 0x0000000a},
		{"TX_CMDET_EN_OVRD_EN", 0x00004000L, 0x0000000e},
		{"TX_CFG_DRV2_TAP_SEL_OVRD_EN", 0x00000010L, 0x00000004},
		{"TX_RPTR_RSTN_OVRD_EN", 0x08000000L, 0x0000001b},
		{"TX_CMDET_EN_OVRD_VAL", 0x00002000L, 0x0000000d},
		{"TX_DATA_IN_OVRD_EN", 0x02000000L, 0x00000019},
		{"TX_CFG_DRV2_TAP_SEL_GEN1_OVRD_VAL", 0x0000000fL, 0x00000000},
		{"TX_CFG_TCLK_DIV_OVRD_EN", 0x00001000L, 0x0000000c},
		{"TX_CFG_DRVX_EN_OVRD_EN", 0x00000040L, 0x00000006},
		{"TX_CFG_TCLK_DIV_OVRD_VAL", 0x00000800L, 0x0000000b},
		{"TX_CFG_DRVX_EN_GEN1_OVRD_VAL", 0x00000020L, 0x00000005},
		{"TX_DATA_IN_OVRD_VAL", 0x01ff8000L, 0x0000000f},
		{"TX_WPTR_RSTN_OVRD_EN", 0x80000000L, 0x0000001f},
		{"TX_RXDET_EN_OVRD_EN", 0x20000000L, 0x0000001d},
		{"TX_RXDET_EN_OVRD_VAL", 0x10000000L, 0x0000001c},
		{"TX_WPTR_RSTN_OVRD_VAL", 0x40000000L, 0x0000001e},
		{"TX_CFG_DRVX_TAP_SEL_GEN1_OVRD_VAL", 0x00000080L, 0x00000007},
		{"TX_CFG_DRVX_TAP_SEL_OVRD_EN", 0x00000100L, 0x00000008}
	} },
	{"MM_INDEX_HI", 0x0006, {
		{"MM_OFFSET_HI", 0xffffffffL, 0x00000000}
	} },
	{"PB1_STRAP_GLB_REG0", 0x12020, {
		{"STRAP_DBG_RXDLL_VREG_REF_SEL", 0x00008000L, 0x0000000f}
	} },
	{"BIF_SSA_MC_LOWER", 0x14D4, {
		{"SSA_MC_FB_STALL_EN", 0x20000000L, 0x0000001d},
		{"SSA_MC_REG_CMP_EN", 0x40000000L, 0x0000001e},
		{"SSA_MC_LOWER", 0x0003fffcL, 0x00000002},
		{"SSA_MC_REG_STALL_EN", 0x80000000L, 0x0000001f}
	} },
	{"BIF_DEVFUNCNUM_LIST0", 0x14E8, {
		{"DEVFUNC_ID0", 0x000000ffL, 0x00000000},
		{"DEVFUNC_ID1", 0x0000ff00L, 0x00000008},
		{"DEVFUNC_ID2", 0x00ff0000L, 0x00000010},
		{"DEVFUNC_ID3", 0xff000000L, 0x00000018}
	} },
	{"BIF_DEVFUNCNUM_LIST1", 0x14E7, {
		{"DEVFUNC_ID4", 0x000000ffL, 0x00000000},
		{"DEVFUNC_ID5", 0x0000ff00L, 0x00000008},
		{"DEVFUNC_ID6", 0x00ff0000L, 0x00000010},
		{"DEVFUNC_ID7", 0xff000000L, 0x00000018}
	} },
	{"PB0_PIF_SC_CTL", 0x0016, {
		{"SC_LANE_13_RESUME", 0x20000000L, 0x0000001d},
		{"SC_PHASE_5", 0x00001000L, 0x0000000c},
		{"SC_ENTER_L1_FROM_L0S", 0x00000010L, 0x00000004},
		{"SC_LANE_11_RESUME", 0x08000000L, 0x0000001b},
		{"SC_RXDETECT", 0x00000002L, 0x00000001},
		{"SC_LANE_10_RESUME", 0x04000000L, 0x0000001a},
		{"SC_LANE_12_RESUME", 0x10000000L, 0x0000001c},
		{"SC_LANE_8_RESUME", 0x01000000L, 0x00000018},
		{"SC_LANE_6_RESUME", 0x00400000L, 0x00000016},
		{"SC_EXIT_L1_TO_L0", 0x00000008L, 0x00000003},
		{"SC_LANE_1_RESUME", 0x00020000L, 0x00000011},
		{"SC_LANE_5_RESUME", 0x00200000L, 0x00000015},
		{"SC_LANE_14_RESUME", 0x40000000L, 0x0000001e},
		{"SC_LANE_0_RESUME", 0x00010000L, 0x00000010},
		{"SC_LANE_3_RESUME", 0x00080000L, 0x00000013},
		{"SC_ENTER_L1_FROM_L0", 0x00000020L, 0x00000005},
		{"SC_LANE_9_RESUME", 0x02000000L, 0x00000019},
		{"SC_SPEED_CHANGE", 0x00000040L, 0x00000006},
		{"SC_CALIBRATION", 0x00000001L, 0x00000000},
		{"SC_EXIT_L1_TO_L0S", 0x00000004L, 0x00000002},
		{"SC_PHASE_8", 0x00008000L, 0x0000000f},
		{"SC_PHASE_1", 0x00000100L, 0x00000008},
		{"SC_PHASE_3", 0x00000400L, 0x0000000a},
		{"SC_PHASE_2", 0x00000200L, 0x00000009},
		{"SC_LANE_4_RESUME", 0x00100000L, 0x00000014},
		{"SC_PHASE_4", 0x00000800L, 0x0000000b},
		{"SC_PHASE_7", 0x00004000L, 0x0000000e},
		{"SC_PHASE_6", 0x00002000L, 0x0000000d},
		{"SC_LANE_7_RESUME", 0x00800000L, 0x00000017},
		{"SC_LANE_15_RESUME", 0x80000000L, 0x0000001f},
		{"SC_LANE_2_RESUME", 0x00040000L, 0x00000012}
	} },
	{"BIOS_SCRATCH_3", 0x05CC, {
		{"BIOS_SCRATCH_3", 0xffffffffL, 0x00000000}
	} },
	{"PEER1_FB_OFFSET_HI", 0x14F1, {
		{"PEER1_FB_OFFSET_HI", 0x000fffffL, 0x00000000}
	} },
	{"SMBCLK_PAD_CNTL", 0x1523, {
		{"SMBCLK_PAD_A", 0x00000001L, 0x00000000},
		{"SMBCLK_PAD_SN2", 0x00000080L, 0x00000007},
		{"SMBCLK_PAD_SN0", 0x00000020L, 0x00000005},
		{"SMBCLK_PAD_SN1", 0x00000040L, 0x00000006},
		{"SMBCLK_PAD_SCHMEN", 0x00000800L, 0x0000000b},
		{"SMBCLK_PAD_SN3", 0x00000100L, 0x00000008},
		{"SMBCLK_PAD_CNTL_EN", 0x00001000L, 0x0000000c},
		{"SMBCLK_PAD_MODE", 0x00000004L, 0x00000002},
		{"SMBCLK_PAD_SLEWN", 0x00000200L, 0x00000009},
		{"SMBCLK_PAD_WAKE", 0x00000400L, 0x0000000a},
		{"SMBCLK_PAD_SPARE", 0x00000018L, 0x00000003},
		{"SMBCLK_PAD_SEL", 0x00000002L, 0x00000001}
	} },
	{"PCIE_PRBS_ERRCNT_9", 0x00D9, {
		{"PRBS_ERRCNT_9", 0xffffffffL, 0x00000000}
	} },
	{"BIF_SSA_PWR_STATUS", 0x14C8, {
		{"SSA_MC_PWR_STATUS", 0x00000004L, 0x00000002},
		{"SSA_GFX_PWR_STATUS", 0x00000001L, 0x00000000},
		{"SSA_DISP_PWR_STATUS", 0x00000002L, 0x00000001}
	} },
	{"PB0_TX_LANE14_SCI_STAT_OVRD_REG0", 0x19908, {
		{"DEEMPH_14", 0x00000080L, 0x00000007},
		{"TXMARG_14", 0x00000070L, 0x00000004},
		{"TXPWR_14", 0x00000007L, 0x00000000},
		{"INCOHERENTCK_14", 0x00000008L, 0x00000003},
		{"COEFFICIENTID_14", 0x00000300L, 0x00000008},
		{"COEFFICIENT_14", 0x0000fc00L, 0x0000000a}
	} },
	{"PCIE_INT_STATUS", 0x001B, {
		{"POWER_STATE_CHG_INT_STATUS", 0x00000040L, 0x00000006},
		{"CORR_ERR_INT_STATUS", 0x00000001L, 0x00000000},
		{"QUIESCE_RCVD_INT_STATUS", 0x00000100L, 0x00000008},
		{"USR_DETECTED_INT_STATUS", 0x00000008L, 0x00000003},
		{"MISC_ERR_INT_STATUS", 0x00000010L, 0x00000004},
		{"FATAL_ERR_INT_STATUS", 0x00000004L, 0x00000002},
		{"NON_FATAL_ERR_INT_STATUS", 0x00000002L, 0x00000001},
		{"LINK_BW_INT_STATUS", 0x00000080L, 0x00000007}
	} },
	{"PCIE_CI_CNTL", 0x0020, {
		{"CI_MST_CMPL_DUMMY_DATA", 0x00000010L, 0x00000004},
		{"CI_SLV_RC_RD_REQ_SIZE", 0x000000c0L, 0x00000006},
		{"CI_SLV_CPL_ALLOC_SOR", 0x00001000L, 0x0000000c},
		{"CI_SLV_CPL_ALLOC_DIS", 0x00000400L, 0x0000000a},
		{"CI_RC_ORDERING_DIS", 0x00000200L, 0x00000009},
		{"CI_SLAVE_GEN_USR_DIS", 0x00000008L, 0x00000003},
		{"CI_SLV_ORDERING_DIS", 0x00000100L, 0x00000008},
		{"CI_MST_IGNORE_PAGE_ALIGNED_REQUEST", 0x00002000L, 0x0000000d},
		{"CI_SLV_CPL_ALLOC_MODE", 0x00000800L, 0x0000000b},
		{"CI_SLAVE_SPLIT_MODE", 0x00000004L, 0x00000002}
	} },
	{"PCIE_LC_CNTL4", 0x00B6, {
		{"LC_QUIESCE_RCVD", 0x00004000L, 0x0000000e},
		{"LC_IGNORE_PARITY", 0x00000080L, 0x00000007},
		{"LC_SET_QUIESCE", 0x00002000L, 0x0000000d},
		{"LC_FORCE_PRESET_VALUE", 0x003c0000L, 0x00000012},
		{"LC_PCIE_TX_FULL_SWING", 0x00800000L, 0x00000017},
		{"LC_DSC_CHECK_COEFFS_IN_RLOCK", 0x00000400L, 0x0000000a},
		{"LC_BYPASS_EQ_REQ_PHASE", 0x00010000L, 0x00000010},
		{"LC_USC_DELAY_DLLPS", 0x00400000L, 0x00000016},
		{"LC_EQ_WAIT_FOR_EVAL_DONE", 0x01000000L, 0x00000018},
		{"LC_TX_ENABLE_BEHAVIOUR", 0x00000003L, 0x00000000},
		{"LC_BYPASS_EQ", 0x00000010L, 0x00000004},
		{"LC_USC_EQ_NOT_REQD", 0x00000800L, 0x0000000b},
		{"LC_REDO_EQ", 0x00000020L, 0x00000005},
		{"LC_WAIT_FOR_MORE_TS_IN_RLOCK", 0xfc000000L, 0x0000001a},
		{"LC_EXTEND_EIEOS", 0x00000040L, 0x00000006},
		{"LC_EQ_SEARCH_MODE", 0x00000300L, 0x00000008},
		{"LC_USC_GO_TO_EQ", 0x00001000L, 0x0000000c},
		{"LC_8GT_SKIP_ORDER_EN", 0x02000000L, 0x00000019},
		{"LC_FORCE_PRESET_IN_EQ_REQ_PHASE", 0x00020000L, 0x00000011},
		{"LC_UNEXPECTED_COEFFS_RCVD", 0x00008000L, 0x0000000f}
	} },
	{"PCIE_LC_CNTL2", 0x00B1, {
		{"LC_ELEC_IDLE_MODE", 0x0000c000L, 0x0000000e},
		{"LC_TIMED_OUT_STATE", 0x0000003fL, 0x00000000},
		{"LC_LINK_UP_REVERSAL_EN", 0x00000400L, 0x0000000a},
		{"LC_STATE_TIMED_OUT", 0x00000040L, 0x00000006},
		{"LC_ALLOW_PDWN_IN_L1", 0x00020000L, 0x00000011},
		{"LC_LINK_BW_NOTIFICATION_DIS", 0x08000000L, 0x0000001b},
		{"LC_RCV_L0_TO_RCV_L0S_DIS", 0x00200000L, 0x00000015},
		{"LC_MORE_TS2_EN", 0x00000100L, 0x00000008},
		{"LC_ILLEGAL_STATE", 0x00000800L, 0x0000000b},
		{"LC_BLOCK_EL_IDLE_IN_L0", 0x00100000L, 0x00000014},
		{"LC_LOOK_FOR_BW_REDUCTION", 0x00000080L, 0x00000007},
		{"LC_TEST_TIMER_SEL", 0x60000000L, 0x0000001d},
		{"LC_PMI_L1_WAIT_FOR_SLV_IDLE", 0x10000000L, 0x0000001c},
		{"LC_ASSERT_INACTIVE_DURING_HOLD", 0x00400000L, 0x00000016},
		{"LC_DISABLE_LOST_SYM_LOCK_ARCS", 0x04000000L, 0x0000001a},
		{"LC_ENABLE_INFERRED_ELEC_IDLE_FOR_PI", 0x80000000L, 0x0000001f},
		{"LC_DISABLE_INFERRED_ELEC_IDLE_DET", 0x00010000L, 0x00000010},
		{"LC_X12_NEGOTIATION_DIS", 0x00000200L, 0x00000009},
		{"LC_ILLEGAL_STATE_RESTART_EN", 0x00001000L, 0x0000000c},
		{"LC_WAIT_FOR_OTHER_LANES_MODE", 0x00002000L, 0x0000000d},
		{"LC_PWR_DOWN_NEG_OFF_LANES", 0x02000000L, 0x00000019},
		{"LC_DEASSERT_RX_EN_IN_L0S", 0x00080000L, 0x00000013},
		{"LC_ALLOW_PDWN_IN_L23", 0x00040000L, 0x00000012},
		{"LC_WAIT_FOR_LANES_IN_LW_NEG", 0x01800000L, 0x00000017}
	} },
	{"PCIE_TX_REQUEST_NUM_CNTL", 0x0023, {
		{"TX_NUM_OUTSTANDING_NP", 0x3f000000L, 0x00000018},
		{"TX_NUM_OUTSTANDING_NP_EN", 0x80000000L, 0x0000001f},
		{"TX_NUM_OUTSTANDING_NP_VC1_EN", 0x40000000L, 0x0000001e}
	} },
	{"PCIE_LC_CNTL3", 0x00B5, {
		{"LC_GO_TO_RECOVERY", 0x40000000L, 0x0000001e},
		{"LC_RCVD_DEEMPHASIS", 0x00000008L, 0x00000003},
		{"LC_L1_BLOCK_RECONFIG_EN", 0x00020000L, 0x00000011},
		{"LC_RESET_TSX_CNT_IN_RLOCK_EN", 0x00000020L, 0x00000005},
		{"LC_AUTO_DISABLE_SPEED_SUPPORT_MAX_FAIL_SEL", 0x00180000L, 0x00000013},
		{"LC_N_EIE_SEL", 0x80000000L, 0x0000001f},
		{"LC_RXPHYCMD_INACTIVE_EN_MODE", 0x00400000L, 0x00000016},
		{"LC_COMP_TO_DETECT", 0x00000010L, 0x00000004},
		{"LC_CHIP_BIF_USB_IDLE_EN", 0x00010000L, 0x00000010},
		{"LC_ENHANCED_HOT_PLUG_EN", 0x00000400L, 0x0000000a},
		{"LC_DSC_DONT_ENTER_L23_AFTER_PME_ACK", 0x00800000L, 0x00000017},
		{"LC_RCVR_DET_EN_OVERRIDE", 0x00000800L, 0x0000000b},
		{"LC_EHP_TX_PHY_CMD", 0x0000c000L, 0x0000000e},
		{"LC_EHP_RX_PHY_CMD", 0x00003000L, 0x0000000c},
		{"LC_FAST_L1_ENTRY_EXIT_EN", 0x00200000L, 0x00000015},
		{"LC_SELECT_DEEMPHASIS", 0x00000001L, 0x00000000},
		{"LC_AUTO_DISABLE_SPEED_SUPPORT_EN", 0x00040000L, 0x00000012},
		{"LC_HW_VOLTAGE_IF_CONTROL", 0x03000000L, 0x00000018},
		{"LC_AUTO_SPEED_CHANGE_ATTEMPT_FAILED", 0x00000100L, 0x00000008},
		{"LC_SELECT_DEEMPHASIS_CNTL", 0x00000006L, 0x00000001},
		{"LC_CLR_FAILED_AUTO_SPD_CHANGE_CNT", 0x00000200L, 0x00000009},
		{"LC_AUTO_SPEED_CHANGE_ATTEMPTS_ALLOWED", 0x000000c0L, 0x00000006},
		{"LC_VOLTAGE_TIMER_SEL", 0x3c000000L, 0x0000001a}
	} },
	{"PCIE_LC_FORCE_EQ_REQ_COEFF", 0x00BA, {
		{"LC_FS_OTHER_END", 0x01f80000L, 0x00000013},
		{"LC_LF_OTHER_END", 0x7e000000L, 0x00000019},
		{"LC_FORCE_PRE_CURSOR_REQ", 0x0000007eL, 0x00000001},
		{"LC_FORCE_POST_CURSOR_REQ", 0x0007e000L, 0x0000000d},
		{"LC_FORCE_COEFF_IN_EQ_REQ_PHASE", 0x00000001L, 0x00000000},
		{"LC_FORCE_CURSOR_REQ", 0x00001f80L, 0x00000007}
	} },
	{"PB1_PLL_RO_GLB_CTRL_REG0", 0x14000, {
		{"PLL_RO_PWRON_LUT_ENTRY_LS2", 0x00000080L, 0x00000007},
		{"PLL_RO_HSCLK_RIGHT_RIGHT_EN_GATING_EN", 0x00080000L, 0x00000013},
		{"PLL_TST_LOSPDTST_SRC", 0x00000001L, 0x00000000},
		{"PLL_RO_HSCLK_LEFT_LEFT_EN_GATING_EN", 0x00010000L, 0x00000010},
		{"PLL_LC_HSCLK_LEFT_EN_LUT_ENTRY_LS2", 0x00000800L, 0x0000000b},
		{"PLL_LC_HSCLK_LEFT_EN_LUT_ENTRY_LS1", 0x00000400L, 0x0000000a},
		{"PLL_LC_HSCLK_LEFT_EN_LUT_ENTRY_LS0", 0x00000200L, 0x00000009},
		{"PLL_LC_PWRON_LUT_ENTRY_LS2", 0x00000100L, 0x00000008},
		{"PLL_RO_HSCLK_RIGHT_LEFT_EN_GATING_EN", 0x00040000L, 0x00000012},
		{"PLL_LC_HSCLK_LEFT_LEFT_EN_GATING_EN", 0x00100000L, 0x00000014},
		{"PLL_LC_HSCLK_LEFT_RIGHT_EN_GATING_EN", 0x00200000L, 0x00000015},
		{"PLL_LC_HSCLK_RIGHT_LEFT_EN_GATING_EN", 0x00400000L, 0x00000016},
		{"PLL_LC_HSCLK_RIGHT_RIGHT_EN_GATING_EN", 0x00800000L, 0x00000017},
		{"PLL_RO_HSCLK_LEFT_EN_LUT_ENTRY_LS1", 0x00000004L, 0x00000002},
		{"PLL_RO_HSCLK_LEFT_EN_LUT_ENTRY_LS0", 0x00000002L, 0x00000001},
		{"PLL_RO_HSCLK_LEFT_EN_LUT_ENTRY_LS2", 0x00000008L, 0x00000003},
		{"PLL_LC_HSCLK_RIGHT_EN_LUT_ENTRY_LS2", 0x00004000L, 0x0000000e},
		{"PLL_LC_HSCLK_RIGHT_EN_LUT_ENTRY_LS1", 0x00002000L, 0x0000000d},
		{"PLL_LC_HSCLK_RIGHT_EN_LUT_ENTRY_LS0", 0x00001000L, 0x0000000c},
		{"PLL_RO_HSCLK_LEFT_RIGHT_EN_GATING_EN", 0x00020000L, 0x00000011},
		{"PLL_RO_HSCLK_RIGHT_EN_LUT_ENTRY_LS1", 0x00000020L, 0x00000005},
		{"PLL_RO_HSCLK_RIGHT_EN_LUT_ENTRY_LS0", 0x00000010L, 0x00000004},
		{"PLL_RO_HSCLK_RIGHT_EN_LUT_ENTRY_LS2", 0x00000040L, 0x00000006}
	} },
	{"PCIE_LC_FORCE_COEFF", 0x00B8, {
		{"LC_FORCE_POST_CURSOR", 0x0007e000L, 0x0000000d},
		{"LC_FORCE_COEFF", 0x00000001L, 0x00000000},
		{"LC_FORCE_PRE_CURSOR", 0x0000007eL, 0x00000001},
		{"LC_3X3_COEFF_SEARCH_EN", 0x00080000L, 0x00000013},
		{"LC_FORCE_CURSOR", 0x00001f80L, 0x00000007}
	} },
	{"PCIEP_SCRATCH", 0x0001, {
		{"PCIEP_SCRATCH", 0xffffffffL, 0x00000000}
	} },
	{"PB0_TX_LANE13_CTRL_REG0", 0x19880, {
		{"TX_CFG_SWING_BOOST_EN_13", 0x00000004L, 0x00000002},
		{"TX_DBG_PRBS_EN_13", 0x00000008L, 0x00000003},
		{"TX_CFG_DISPCLK_MODE_13", 0x00000001L, 0x00000000},
		{"TX_CFG_INV_DATA_13", 0x00000002L, 0x00000001}
	} },
	{"PCIE_PRBS_ERRCNT_1", 0x00D1, {
		{"PRBS_ERRCNT_1", 0xffffffffL, 0x00000000}
	} },
	{"PCIE_LC_LANE_CNTL", 0x00B4, {
		{"LC_CORRUPTED_LANES", 0x0000ffffL, 0x00000000},
		{"LC_LANE_DIS", 0xffff0000L, 0x00000010}
	} },
	{"PB0_PLL_RO2_SCI_STAT_OVRD_REG0", 0x14468, {
		{"PLL_RO2_FREQMODE", 0x00000300L, 0x00000008},
		{"PLL_RO2_IGNR_PLLPWR_SCI_UPDT", 0x00000001L, 0x00000000},
		{"PLL_RO2_PLLPWR", 0x00000070L, 0x00000004},
		{"PLL_RO2_IGNR_FREQMODE_SCI_UPDT", 0x00000002L, 0x00000001}
	} },
	{"PCIE_PRBS_MISC", 0x00CC, {
		{"PRBS_CHK_ERR_MASK", 0xffff0000L, 0x00000010},
		{"PRBS_EN", 0x00000001L, 0x00000000},
		{"PRBS_COMMA_NUM", 0x00000060L, 0x00000005},
		{"PRBS_LOCK_CNT", 0x00000f80L, 0x00000007},
		{"PRBS_TEST_MODE", 0x00000006L, 0x00000001},
		{"PRBS_USER_PATTERN_TOGGLE", 0x00000008L, 0x00000003},
		{"PRBS_DATA_RATE", 0x0000c000L, 0x0000000e},
		{"PRBS_8BIT_SEL", 0x00000010L, 0x00000004}
	} },
	{"PB0_RX_LANE4_CTRL_REG0", 0x16800, {
		{"RX_TST_BSCAN_EN_4", 0x00001000L, 0x0000000c},
		{"RX_BACKUP_4", 0x000000ffL, 0x00000000},
		{"RX_DBG_ANALOG_SEL_4", 0x00000c00L, 0x0000000a},
		{"RX_CFG_OVR_PWRSF_4", 0x00002000L, 0x0000000d}
	} },
	{"PB1_TX_LANE14_OVRD_REG0", 0x19904, {
		{"TX_DRV_PWRON_OVRD_VAL_14", 0x00000010L, 0x00000004},
		{"TX_DCLK_EN_OVRD_EN_14", 0x00000002L, 0x00000001},
		{"TX_DRV_PWRON_OVRD_EN_14", 0x00000020L, 0x00000005},
		{"TX_FRONTEND_PWRON_OVRD_EN_14", 0x00000080L, 0x00000007},
		{"TX_DRV_DATA_EN_OVRD_VAL_14", 0x00000004L, 0x00000002},
		{"TX_DRV_DATA_EN_OVRD_EN_14", 0x00000008L, 0x00000003},
		{"TX_FRONTEND_PWRON_OVRD_VAL_14", 0x00000040L, 0x00000006},
		{"TX_DCLK_EN_OVRD_VAL_14", 0x00000001L, 0x00000000}
	} },
	{"PCIE_RX_LAST_TLP0", 0x0031, {
		{"RX_LAST_TLP0", 0xffffffffL, 0x00000000}
	} },
	{"PCIE_RX_LAST_TLP3", 0x0034, {
		{"RX_LAST_TLP3", 0xffffffffL, 0x00000000}
	} },
	{"PCIE_RX_LAST_TLP2", 0x0033, {
		{"RX_LAST_TLP2", 0xffffffffL, 0x00000000}
	} },
	{"PCIE_HW_DEBUG", 0x0002, {
		{"HW_15_DEBUG", 0x00008000L, 0x0000000f},
		{"HW_14_DEBUG", 0x00004000L, 0x0000000e},
		{"HW_13_DEBUG", 0x00002000L, 0x0000000d},
		{"HW_08_DEBUG", 0x00000100L, 0x00000008},
		{"HW_07_DEBUG", 0x00000080L, 0x00000007},
		{"HW_03_DEBUG", 0x00000008L, 0x00000003},
		{"HW_02_DEBUG", 0x00000004L, 0x00000002},
		{"HW_01_DEBUG", 0x00000002L, 0x00000001},
		{"HW_10_DEBUG", 0x00000400L, 0x0000000a},
		{"HW_12_DEBUG", 0x00001000L, 0x0000000c},
		{"HW_09_DEBUG", 0x00000200L, 0x00000009},
		{"HW_11_DEBUG", 0x00000800L, 0x0000000b},
		{"HW_06_DEBUG", 0x00000040L, 0x00000006},
		{"HW_05_DEBUG", 0x00000020L, 0x00000005},
		{"HW_04_DEBUG", 0x00000010L, 0x00000004},
		{"HW_00_DEBUG", 0x00000001L, 0x00000000}
	} },
	{"PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2", 0x1801C, {
		{"ACCEPT_ENTRY_89", 0x02000000L, 0x00000019},
		{"ACCEPT_ENTRY_88", 0x01000000L, 0x00000018},
		{"ACCEPT_ENTRY_83", 0x00080000L, 0x00000013},
		{"ACCEPT_ENTRY_82", 0x00040000L, 0x00000012},
		{"ACCEPT_ENTRY_81", 0x00020000L, 0x00000011},
		{"ACCEPT_ENTRY_80", 0x00010000L, 0x00000010},
		{"ACCEPT_ENTRY_87", 0x00800000L, 0x00000017},
		{"ACCEPT_ENTRY_86", 0x00400000L, 0x00000016},
		{"ACCEPT_ENTRY_85", 0x00200000L, 0x00000015},
		{"ACCEPT_ENTRY_84", 0x00100000L, 0x00000014},
		{"ACCEPT_ENTRY_69", 0x00000020L, 0x00000005},
		{"ACCEPT_ENTRY_68", 0x00000010L, 0x00000004},
		{"ACCEPT_ENTRY_65", 0x00000002L, 0x00000001},
		{"ACCEPT_ENTRY_64", 0x00000001L, 0x00000000},
		{"ACCEPT_ENTRY_67", 0x00000008L, 0x00000003},
		{"ACCEPT_ENTRY_66", 0x00000004L, 0x00000002},
		{"ACCEPT_ENTRY_90", 0x04000000L, 0x0000001a},
		{"ACCEPT_ENTRY_91", 0x08000000L, 0x0000001b},
		{"ACCEPT_ENTRY_92", 0x10000000L, 0x0000001c},
		{"ACCEPT_ENTRY_93", 0x20000000L, 0x0000001d},
		{"ACCEPT_ENTRY_94", 0x40000000L, 0x0000001e},
		{"ACCEPT_ENTRY_95", 0x80000000L, 0x0000001f},
		{"ACCEPT_ENTRY_76", 0x00001000L, 0x0000000c},
		{"ACCEPT_ENTRY_77", 0x00002000L, 0x0000000d},
		{"ACCEPT_ENTRY_74", 0x00000400L, 0x0000000a},
		{"ACCEPT_ENTRY_75", 0x00000800L, 0x0000000b},
		{"ACCEPT_ENTRY_72", 0x00000100L, 0x00000008},
		{"ACCEPT_ENTRY_73", 0x00000200L, 0x00000009},
		{"ACCEPT_ENTRY_70", 0x00000040L, 0x00000006},
		{"ACCEPT_ENTRY_71", 0x00000080L, 0x00000007},
		{"ACCEPT_ENTRY_78", 0x00004000L, 0x0000000e},
		{"ACCEPT_ENTRY_79", 0x00008000L, 0x0000000f}
	} },
	{"PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG3", 0x18020, {
		{"ACCEPT_ENTRY_98", 0x00000004L, 0x00000002},
		{"ACCEPT_ENTRY_99", 0x00000008L, 0x00000003},
		{"ACCEPT_ENTRY_109", 0x00002000L, 0x0000000d},
		{"ACCEPT_ENTRY_108", 0x00001000L, 0x0000000c},
		{"ACCEPT_ENTRY_105", 0x00000200L, 0x00000009},
		{"ACCEPT_ENTRY_104", 0x00000100L, 0x00000008},
		{"ACCEPT_ENTRY_107", 0x00000800L, 0x0000000b},
		{"ACCEPT_ENTRY_106", 0x00000400L, 0x0000000a},
		{"ACCEPT_ENTRY_101", 0x00000020L, 0x00000005},
		{"ACCEPT_ENTRY_100", 0x00000010L, 0x00000004},
		{"ACCEPT_ENTRY_103", 0x00000080L, 0x00000007},
		{"ACCEPT_ENTRY_102", 0x00000040L, 0x00000006},
		{"ACCEPT_ENTRY_96", 0x00000001L, 0x00000000},
		{"ACCEPT_ENTRY_97", 0x00000002L, 0x00000001}
	} },
	{"PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0", 0x18014, {
		{"ACCEPT_ENTRY_29", 0x20000000L, 0x0000001d},
		{"ACCEPT_ENTRY_28", 0x10000000L, 0x0000001c},
		{"ACCEPT_ENTRY_25", 0x02000000L, 0x00000019},
		{"ACCEPT_ENTRY_24", 0x01000000L, 0x00000018},
		{"ACCEPT_ENTRY_27", 0x08000000L, 0x0000001b},
		{"ACCEPT_ENTRY_26", 0x04000000L, 0x0000001a},
		{"ACCEPT_ENTRY_21", 0x00200000L, 0x00000015},
		{"ACCEPT_ENTRY_20", 0x00100000L, 0x00000014},
		{"ACCEPT_ENTRY_23", 0x00800000L, 0x00000017},
		{"ACCEPT_ENTRY_22", 0x00400000L, 0x00000016},
		{"ACCEPT_ENTRY_8", 0x00000100L, 0x00000008},
		{"ACCEPT_ENTRY_9", 0x00000200L, 0x00000009},
		{"ACCEPT_ENTRY_2", 0x00000004L, 0x00000002},
		{"ACCEPT_ENTRY_3", 0x00000008L, 0x00000003},
		{"ACCEPT_ENTRY_0", 0x00000001L, 0x00000000},
		{"ACCEPT_ENTRY_1", 0x00000002L, 0x00000001},
		{"ACCEPT_ENTRY_6", 0x00000040L, 0x00000006},
		{"ACCEPT_ENTRY_7", 0x00000080L, 0x00000007},
		{"ACCEPT_ENTRY_4", 0x00000010L, 0x00000004},
		{"ACCEPT_ENTRY_5", 0x00000020L, 0x00000005},
		{"ACCEPT_ENTRY_30", 0x40000000L, 0x0000001e},
		{"ACCEPT_ENTRY_31", 0x80000000L, 0x0000001f},
		{"ACCEPT_ENTRY_10", 0x00000400L, 0x0000000a},
		{"ACCEPT_ENTRY_11", 0x00000800L, 0x0000000b},
		{"ACCEPT_ENTRY_12", 0x00001000L, 0x0000000c},
		{"ACCEPT_ENTRY_13", 0x00002000L, 0x0000000d},
		{"ACCEPT_ENTRY_14", 0x00004000L, 0x0000000e},
		{"ACCEPT_ENTRY_15", 0x00008000L, 0x0000000f},
		{"ACCEPT_ENTRY_16", 0x00010000L, 0x00000010},
		{"ACCEPT_ENTRY_17", 0x00020000L, 0x00000011},
		{"ACCEPT_ENTRY_18", 0x00040000L, 0x00000012},
		{"ACCEPT_ENTRY_19", 0x00080000L, 0x00000013}
	} },
	{"PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1", 0x18018, {
		{"ACCEPT_ENTRY_62", 0x40000000L, 0x0000001e},
		{"ACCEPT_ENTRY_49", 0x00020000L, 0x00000011},
		{"ACCEPT_ENTRY_48", 0x00010000L, 0x00000010},
		{"ACCEPT_ENTRY_47", 0x00008000L, 0x0000000f},
		{"ACCEPT_ENTRY_46", 0x00004000L, 0x0000000e},
		{"ACCEPT_ENTRY_45", 0x00002000L, 0x0000000d},
		{"ACCEPT_ENTRY_44", 0x00001000L, 0x0000000c},
		{"ACCEPT_ENTRY_43", 0x00000800L, 0x0000000b},
		{"ACCEPT_ENTRY_42", 0x00000400L, 0x0000000a},
		{"ACCEPT_ENTRY_41", 0x00000200L, 0x00000009},
		{"ACCEPT_ENTRY_40", 0x00000100L, 0x00000008},
		{"ACCEPT_ENTRY_38", 0x00000040L, 0x00000006},
		{"ACCEPT_ENTRY_39", 0x00000080L, 0x00000007},
		{"ACCEPT_ENTRY_32", 0x00000001L, 0x00000000},
		{"ACCEPT_ENTRY_33", 0x00000002L, 0x00000001},
		{"ACCEPT_ENTRY_36", 0x00000010L, 0x00000004},
		{"ACCEPT_ENTRY_37", 0x00000020L, 0x00000005},
		{"ACCEPT_ENTRY_34", 0x00000004L, 0x00000002},
		{"ACCEPT_ENTRY_35", 0x00000008L, 0x00000003},
		{"ACCEPT_ENTRY_58", 0x04000000L, 0x0000001a},
		{"ACCEPT_ENTRY_59", 0x08000000L, 0x0000001b},
		{"ACCEPT_ENTRY_54", 0x00400000L, 0x00000016},
		{"ACCEPT_ENTRY_55", 0x00800000L, 0x00000017},
		{"ACCEPT_ENTRY_56", 0x01000000L, 0x00000018},
		{"ACCEPT_ENTRY_57", 0x02000000L, 0x00000019},
		{"ACCEPT_ENTRY_50", 0x00040000L, 0x00000012},
		{"ACCEPT_ENTRY_51", 0x00080000L, 0x00000013},
		{"ACCEPT_ENTRY_52", 0x00100000L, 0x00000014},
		{"ACCEPT_ENTRY_53", 0x00200000L, 0x00000015},
		{"ACCEPT_ENTRY_61", 0x20000000L, 0x0000001d},
		{"ACCEPT_ENTRY_60", 0x10000000L, 0x0000001c},
		{"ACCEPT_ENTRY_63", 0x80000000L, 0x0000001f}
	} },
	{"PB1_PIF_SEQ_STATUS_11", 0x003B, {
		{"SEQ_EXIT_L1_TO_L0S_11", 0x00000004L, 0x00000002},
		{"SEQ_EXIT_L1_TO_L0_11", 0x00000008L, 0x00000003},
		{"SEQ_ENTER_L1_FROM_L0S_11", 0x00000010L, 0x00000004},
		{"SEQ_CALIBRATION_11", 0x00000001L, 0x00000000},
		{"SEQ_PHASE_11", 0x00000700L, 0x00000008},
		{"SEQ_ENTER_L1_FROM_L0_11", 0x00000020L, 0x00000005},
		{"SEQ_SPEED_CHANGE_11", 0x00000040L, 0x00000006},
		{"SEQ_RXDETECT_11", 0x00000002L, 0x00000001}
	} },
	{"PB1_PIF_SEQ_STATUS_10", 0x003A, {
		{"SEQ_EXIT_L1_TO_L0S_10", 0x00000004L, 0x00000002},
		{"SEQ_ENTER_L1_FROM_L0S_10", 0x00000010L, 0x00000004},
		{"SEQ_CALIBRATION_10", 0x00000001L, 0x00000000},
		{"SEQ_PHASE_10", 0x00000700L, 0x00000008},
		{"SEQ_ENTER_L1_FROM_L0_10", 0x00000020L, 0x00000005},
		{"SEQ_RXDETECT_10", 0x00000002L, 0x00000001},
		{"SEQ_SPEED_CHANGE_10", 0x00000040L, 0x00000006},
		{"SEQ_EXIT_L1_TO_L0_10", 0x00000008L, 0x00000003}
	} },
	{"PB1_RX_LANE14_SCI_STAT_OVRD_REG0", 0x17908, {
		{"REQUESTFOM_14", 0x00000100L, 0x00000008},
		{"RXPRESETHINT_14", 0x00000070L, 0x00000004},
		{"ENABLEFOM_14", 0x00000080L, 0x00000007},
		{"ELECIDLEDETEN_14", 0x00000008L, 0x00000003},
		{"RESPONSEMODE_14", 0x00000200L, 0x00000009},
		{"RXPWR_14", 0x00000007L, 0x00000000}
	} },
	{"PB1_PIF_SEQ_STATUS_12", 0x003C, {
		{"SEQ_EXIT_L1_TO_L0S_12", 0x00000004L, 0x00000002},
		{"SEQ_ENTER_L1_FROM_L0S_12", 0x00000010L, 0x00000004},
		{"SEQ_CALIBRATION_12", 0x00000001L, 0x00000000},
		{"SEQ_EXIT_L1_TO_L0_12", 0x00000008L, 0x00000003},
		{"SEQ_RXDETECT_12", 0x00000002L, 0x00000001},
		{"SEQ_SPEED_CHANGE_12", 0x00000040L, 0x00000006},
		{"SEQ_ENTER_L1_FROM_L0_12", 0x00000020L, 0x00000005},
		{"SEQ_PHASE_12", 0x00000700L, 0x00000008}
	} },
	{"PB1_PIF_SEQ_STATUS_15", 0x003F, {
		{"SEQ_EXIT_L1_TO_L0S_15", 0x00000004L, 0x00000002},
		{"SEQ_PHASE_15", 0x00000700L, 0x00000008},
		{"SEQ_ENTER_L1_FROM_L0S_15", 0x00000010L, 0x00000004},
		{"SEQ_EXIT_L1_TO_L0_15", 0x00000008L, 0x00000003},
		{"SEQ_CALIBRATION_15", 0x00000001L, 0x00000000},
		{"SEQ_ENTER_L1_FROM_L0_15", 0x00000020L, 0x00000005},
		{"SEQ_SPEED_CHANGE_15", 0x00000040L, 0x00000006},
		{"SEQ_RXDETECT_15", 0x00000002L, 0x00000001}
	} },
	{"PB1_PIF_SEQ_STATUS_14", 0x003E, {
		{"SEQ_EXIT_L1_TO_L0S_14", 0x00000004L, 0x00000002},
		{"SEQ_ENTER_L1_FROM_L0S_14", 0x00000010L, 0x00000004},
		{"SEQ_PHASE_14", 0x00000700L, 0x00000008},
		{"SEQ_CALIBRATION_14", 0x00000001L, 0x00000000},
		{"SEQ_SPEED_CHANGE_14", 0x00000040L, 0x00000006},
		{"SEQ_ENTER_L1_FROM_L0_14", 0x00000020L, 0x00000005},
		{"SEQ_RXDETECT_14", 0x00000002L, 0x00000001},
		{"SEQ_EXIT_L1_TO_L0_14", 0x00000008L, 0x00000003}
	} },
	{"PB1_PLL_LC1_SCI_STAT_OVRD_REG0", 0x14504, {
		{"PLL_LC1_IGNR_PLLPWR_SCI_UPDT", 0x00000001L, 0x00000000},
		{"PLL_LC1_IGNR_FREQMODE_SCI_UPDT", 0x00000002L, 0x00000001},
		{"PLL_LC1_PLLPWR", 0x00000070L, 0x00000004},
		{"PLL_LC1_FREQMODE", 0x00000300L, 0x00000008}
	} },
	{"PB1_TX_LANE4_SCI_STAT_OVRD_REG0", 0x18848, {
		{"COEFFICIENT_4", 0x0000fc00L, 0x0000000a},
		{"INCOHERENTCK_4", 0x00000008L, 0x00000003},
		{"DEEMPH_4", 0x00000080L, 0x00000007},
		{"TXMARG_4", 0x00000070L, 0x00000004},
		{"TXPWR_4", 0x00000007L, 0x00000000},
		{"COEFFICIENTID_4", 0x00000300L, 0x00000008}
	} },
	{"PB1_RX_LANE12_CTRL_REG0", 0x17840, {
		{"RX_DBG_ANALOG_SEL_12", 0x00000c00L, 0x0000000a},
		{"RX_BACKUP_12", 0x000000ffL, 0x00000000},
		{"RX_TST_BSCAN_EN_12", 0x00001000L, 0x0000000c},
		{"RX_CFG_OVR_PWRSF_12", 0x00002000L, 0x0000000d}
	} },
	{"PCIE_RX_VENDOR_SPECIFIC", 0x0072, {
		{"RX_VENDOR_STATUS", 0x01000000L, 0x00000018},
		{"RX_VENDOR_DATA", 0x00ffffffL, 0x00000000}
	} },
	{"PCIE_F0_DPA_CAP", 0x00E0, {
		{"PWR_ALLOC_SCALE", 0x00003000L, 0x0000000c},
		{"TRANS_LAT_VAL_0", 0x00ff0000L, 0x00000010},
		{"TRANS_LAT_VAL_1", 0xff000000L, 0x00000018},
		{"TRANS_LAT_UNIT", 0x00000300L, 0x00000008}
	} },
	{"PCIE_LC_STATUS2", 0x0029, {
		{"LC_TURN_ON_LANE", 0xffff0000L, 0x00000010},
		{"LC_TOTAL_INACTIVE_LANES", 0x0000ffffL, 0x00000000}
	} },
	{"PCIE_LC_STATUS1", 0x0028, {
		{"LC_OPERATING_LINK_WIDTH", 0x0000001cL, 0x00000002},
		{"LC_DETECTED_LINK_WIDTH", 0x000000e0L, 0x00000005},
		{"LC_REVERSE_XMIT", 0x00000002L, 0x00000001},
		{"LC_REVERSE_RCVR", 0x00000001L, 0x00000000}
	} },
	{"PCIE_RX_CREDITS_ALLOCATED_NP", 0x0081, {
		{"RX_CREDITS_ALLOCATED_NPD", 0x00000fffL, 0x00000000},
		{"RX_CREDITS_ALLOCATED_NPH", 0x00ff0000L, 0x00000010}
	} },
	{"PB0_PLL_RO0_CTRL_REG0", 0x14440, {
		{"PLL_DBG_RO_EXT_RESET_EN_0", 0x00000004L, 0x00000002},
		{"PLL_DBG_RO_LF_CNTRL_0", 0x000007f0L, 0x00000004},
		{"PLL_DBG_RO_ANALOG_SEL_0", 0x00000003L, 0x00000000},
		{"PLL_TST_RO_USAMPLE_EN_0", 0x00000800L, 0x0000000b},
		{"PLL_DBG_RO_VCTL_ADC_EN_0", 0x00000008L, 0x00000003}
	} },
	{"PB0_RX_LANE4_SCI_STAT_OVRD_REG0", 0x16848, {
		{"ELECIDLEDETEN_4", 0x00000008L, 0x00000003},
		{"RXPRESETHINT_4", 0x00000070L, 0x00000004},
		{"RXPWR_4", 0x00000007L, 0x00000000},
		{"RESPONSEMODE_4", 0x00000200L, 0x00000009},
		{"REQUESTFOM_4", 0x00000100L, 0x00000008},
		{"ENABLEFOM_4", 0x00000080L, 0x00000007}
	} },
	{"PB1_RX_LANE14_CTRL_REG0", 0x17900, {
		{"RX_CFG_OVR_PWRSF_14", 0x00002000L, 0x0000000d},
		{"RX_TST_BSCAN_EN_14", 0x00001000L, 0x0000000c},
		{"RX_DBG_ANALOG_SEL_14", 0x00000c00L, 0x0000000a},
		{"RX_BACKUP_14", 0x000000ffL, 0x00000000}
	} },
	{"BIF_SSA_GFX3_UPPER", 0x14D1, {
		{"SSA_GFX3_UPPER", 0x0003fffcL, 0x00000002}
	} },
	{"PB0_RX_LANE15_CTRL_REG0", 0x17A00, {
		{"RX_CFG_OVR_PWRSF_15", 0x00002000L, 0x0000000d},
		{"RX_TST_BSCAN_EN_15", 0x00001000L, 0x0000000c},
		{"RX_BACKUP_15", 0x000000ffL, 0x00000000},
		{"RX_DBG_ANALOG_SEL_15", 0x00000c00L, 0x0000000a}
	} },
	{"BIF_PERFMON_CNTL", 0x152C, {
		{"PERFCOUNTER_EN", 0x00000001L, 0x00000000},
		{"PERFCOUNTER_RESET1", 0x00000004L, 0x00000002},
		{"PERFCOUNTER_RESET0", 0x00000002L, 0x00000001},
		{"PERF_SEL1", 0x0003e000L, 0x0000000d},
		{"PERF_SEL0", 0x00001f00L, 0x00000008}
	} },
	{"PB0_TX_LANE3_CTRL_REG0", 0x18600, {
		{"TX_DBG_PRBS_EN_3", 0x00000008L, 0x00000003},
		{"TX_CFG_INV_DATA_3", 0x00000002L, 0x00000001},
		{"TX_CFG_SWING_BOOST_EN_3", 0x00000004L, 0x00000002},
		{"TX_CFG_DISPCLK_MODE_3", 0x00000001L, 0x00000000}
	} },
	{"PCIE_RX_NUM_NAK_GENERATED", 0x000F, {
		{"RX_NUM_NAK_GENERATED", 0xffffffffL, 0x00000000}
	} },
	{"BIF_SCRATCH0", 0x150E, {
		{"BIF_SCRATCH0", 0xffffffffL, 0x00000000}
	} },
	{"PB1_TX_LANE9_SCI_STAT_OVRD_REG0", 0x19488, {
		{"INCOHERENTCK_9", 0x00000008L, 0x00000003},
		{"COEFFICIENT_9", 0x0000fc00L, 0x0000000a},
		{"TXPWR_9", 0x00000007L, 0x00000000},
		{"COEFFICIENTID_9", 0x00000300L, 0x00000008},
		{"TXMARG_9", 0x00000070L, 0x00000004},
		{"DEEMPH_9", 0x00000080L, 0x00000007}
	} },
	{"PCIE_TX_ACK_LATENCY_LIMIT", 0x0026, {
		{"TX_ACK_LATENCY_LIMIT", 0x00000fffL, 0x00000000},
		{"TX_ACK_LATENCY_LIMIT_OVERWRITE", 0x00001000L, 0x0000000c}
	} },
	{"BIF_SCRATCH1", 0x150F, {
		{"BIF_SCRATCH1", 0xffffffffL, 0x00000000}
	} },
	{"PCIE_INT_CNTL", 0x001A, {
		{"QUIESCE_RCVD_INT_EN", 0x00000100L, 0x00000008},
		{"LINK_BW_INT_EN", 0x00000080L, 0x00000007},
		{"NON_FATAL_ERR_INT_EN", 0x00000002L, 0x00000001},
		{"FATAL_ERR_INT_EN", 0x00000004L, 0x00000002},
		{"CORR_ERR_INT_EN", 0x00000001L, 0x00000000},
		{"USR_DETECTED_INT_EN", 0x00000008L, 0x00000003},
		{"POWER_STATE_CHG_INT_EN", 0x00000040L, 0x00000006},
		{"MISC_ERR_INT_EN", 0x00000010L, 0x00000004}
	} },
	{"PB0_RX_LANE5_CTRL_REG0", 0x16880, {
		{"RX_BACKUP_5", 0x000000ffL, 0x00000000},
		{"RX_TST_BSCAN_EN_5", 0x00001000L, 0x0000000c},
		{"RX_DBG_ANALOG_SEL_5", 0x00000c00L, 0x0000000a},
		{"RX_CFG_OVR_PWRSF_5", 0x00002000L, 0x0000000d}
	} },
	{"PB1_PIF_SEQ_STATUS_13", 0x003D, {
		{"SEQ_EXIT_L1_TO_L0S_13", 0x00000004L, 0x00000002},
		{"SEQ_ENTER_L1_FROM_L0S_13", 0x00000010L, 0x00000004},
		{"SEQ_CALIBRATION_13", 0x00000001L, 0x00000000},
		{"SEQ_EXIT_L1_TO_L0_13", 0x00000008L, 0x00000003},
		{"SEQ_RXDETECT_13", 0x00000002L, 0x00000001},
		{"SEQ_SPEED_CHANGE_13", 0x00000040L, 0x00000006},
		{"SEQ_PHASE_13", 0x00000700L, 0x00000008},
		{"SEQ_ENTER_L1_FROM_L0_13", 0x00000020L, 0x00000005}
	} },
	{"PB1_STRAP_PLL_REG0", 0x12030, {

	} },
	{"PCIE_TX_CREDITS_ADVT_CPL", 0x0032, {
		{"TX_CREDITS_ADVT_CPLD", 0x00000fffL, 0x00000000},
		{"TX_CREDITS_ADVT_CPLH", 0x00ff0000L, 0x00000010}
	} },
	{"PB0_RX_LANE0_CTRL_REG0", 0x16440, {
		{"RX_CFG_OVR_PWRSF_0", 0x00002000L, 0x0000000d},
		{"RX_TST_BSCAN_EN_0", 0x00001000L, 0x0000000c},
		{"RX_BACKUP_0", 0x000000ffL, 0x00000000},
		{"RX_DBG_ANALOG_SEL_0", 0x00000c00L, 0x0000000a}
	} },
	{"PB0_GLB_OVRD_REG1", 0x10034, {
		{"RXTERM_VAL_OVRD_VAL", 0xffff0000L, 0x00000010},
		{"TXPDTERM_VAL_OVRD_EN", 0x00000001L, 0x00000000},
		{"TST_LOSPDTST_RST_OVRD_EN", 0x00000004L, 0x00000002},
		{"RXTERM_VAL_OVRD_EN", 0x00008000L, 0x0000000f},
		{"TXPUTERM_VAL_OVRD_EN", 0x00000002L, 0x00000001},
		{"TST_LOSPDTST_RST_OVRD_VAL", 0x00000008L, 0x00000003}
	} },
	{"PB1_PIF_SEQ_STATUS_1", 0x0029, {
		{"SEQ_CALIBRATION_1", 0x00000001L, 0x00000000},
		{"SEQ_EXIT_L1_TO_L0_1", 0x00000008L, 0x00000003},
		{"SEQ_PHASE_1", 0x00000700L, 0x00000008},
		{"SEQ_EXIT_L1_TO_L0S_1", 0x00000004L, 0x00000002},
		{"SEQ_ENTER_L1_FROM_L0S_1", 0x00000010L, 0x00000004},
		{"SEQ_RXDETECT_1", 0x00000002L, 0x00000001},
		{"SEQ_SPEED_CHANGE_1", 0x00000040L, 0x00000006},
		{"SEQ_ENTER_L1_FROM_L0_1", 0x00000020L, 0x00000005}
	} },
	{"PB1_PIF_SEQ_STATUS_0", 0x0028, {
		{"SEQ_CALIBRATION_0", 0x00000001L, 0x00000000},
		{"SEQ_EXIT_L1_TO_L0_0", 0x00000008L, 0x00000003},
		{"SEQ_PHASE_0", 0x00000700L, 0x00000008},
		{"SEQ_EXIT_L1_TO_L0S_0", 0x00000004L, 0x00000002},
		{"SEQ_ENTER_L1_FROM_L0S_0", 0x00000010L, 0x00000004},
		{"SEQ_RXDETECT_0", 0x00000002L, 0x00000001},
		{"SEQ_SPEED_CHANGE_0", 0x00000040L, 0x00000006},
		{"SEQ_ENTER_L1_FROM_L0_0", 0x00000020L, 0x00000005}
	} },
	{"PB0_TX_LANE5_SCI_STAT_OVRD_REG0", 0x18888, {
		{"COEFFICIENT_5", 0x0000fc00L, 0x0000000a},
		{"INCOHERENTCK_5", 0x00000008L, 0x00000003},
		{"DEEMPH_5", 0x00000080L, 0x00000007},
		{"TXMARG_5", 0x00000070L, 0x00000004},
		{"TXPWR_5", 0x00000007L, 0x00000000},
		{"COEFFICIENTID_5", 0x00000300L, 0x00000008}
	} },
	{"PB1_PIF_SEQ_STATUS_2", 0x002A, {
		{"SEQ_EXIT_L1_TO_L0_2", 0x00000008L, 0x00000003},
		{"SEQ_CALIBRATION_2", 0x00000001L, 0x00000000},
		{"SEQ_PHASE_2", 0x00000700L, 0x00000008},
		{"SEQ_ENTER_L1_FROM_L0S_2", 0x00000010L, 0x00000004},
		{"SEQ_EXIT_L1_TO_L0S_2", 0x00000004L, 0x00000002},
		{"SEQ_SPEED_CHANGE_2", 0x00000040L, 0x00000006},
		{"SEQ_RXDETECT_2", 0x00000002L, 0x00000001},
		{"SEQ_ENTER_L1_FROM_L0_2", 0x00000020L, 0x00000005}
	} },
	{"PB1_PIF_SEQ_STATUS_5", 0x002D, {
		{"SEQ_CALIBRATION_5", 0x00000001L, 0x00000000},
		{"SEQ_EXIT_L1_TO_L0_5", 0x00000008L, 0x00000003},
		{"SEQ_EXIT_L1_TO_L0S_5", 0x00000004L, 0x00000002},
		{"SEQ_ENTER_L1_FROM_L0S_5", 0x00000010L, 0x00000004},
		{"SEQ_PHASE_5", 0x00000700L, 0x00000008},
		{"SEQ_ENTER_L1_FROM_L0_5", 0x00000020L, 0x00000005},
		{"SEQ_RXDETECT_5", 0x00000002L, 0x00000001},
		{"SEQ_SPEED_CHANGE_5", 0x00000040L, 0x00000006}
	} },
	{"PB1_PIF_SEQ_STATUS_4", 0x002C, {
		{"SEQ_CALIBRATION_4", 0x00000001L, 0x00000000},
		{"SEQ_EXIT_L1_TO_L0_4", 0x00000008L, 0x00000003},
		{"SEQ_EXIT_L1_TO_L0S_4", 0x00000004L, 0x00000002},
		{"SEQ_ENTER_L1_FROM_L0S_4", 0x00000010L, 0x00000004},
		{"SEQ_PHASE_4", 0x00000700L, 0x00000008},
		{"SEQ_ENTER_L1_FROM_L0_4", 0x00000020L, 0x00000005},
		{"SEQ_RXDETECT_4", 0x00000002L, 0x00000001},
		{"SEQ_SPEED_CHANGE_4", 0x00000040L, 0x00000006}
	} },
	{"PB0_TX_LANE9_SCI_STAT_OVRD_REG0", 0x19488, {
		{"INCOHERENTCK_9", 0x00000008L, 0x00000003},
		{"COEFFICIENT_9", 0x0000fc00L, 0x0000000a},
		{"TXPWR_9", 0x00000007L, 0x00000000},
		{"COEFFICIENTID_9", 0x00000300L, 0x00000008},
		{"TXMARG_9", 0x00000070L, 0x00000004},
		{"DEEMPH_9", 0x00000080L, 0x00000007}
	} },
	{"PB1_PIF_SEQ_STATUS_6", 0x002E, {
		{"SEQ_EXIT_L1_TO_L0_6", 0x00000008L, 0x00000003},
		{"SEQ_CALIBRATION_6", 0x00000001L, 0x00000000},
		{"SEQ_ENTER_L1_FROM_L0S_6", 0x00000010L, 0x00000004},
		{"SEQ_EXIT_L1_TO_L0S_6", 0x00000004L, 0x00000002},
		{"SEQ_PHASE_6", 0x00000700L, 0x00000008},
		{"SEQ_ENTER_L1_FROM_L0_6", 0x00000020L, 0x00000005},
		{"SEQ_SPEED_CHANGE_6", 0x00000040L, 0x00000006},
		{"SEQ_RXDETECT_6", 0x00000002L, 0x00000001}
	} },
	{"PB1_PIF_SEQ_STATUS_9", 0x0039, {
		{"SEQ_CALIBRATION_9", 0x00000001L, 0x00000000},
		{"SEQ_EXIT_L1_TO_L0_9", 0x00000008L, 0x00000003},
		{"SEQ_RXDETECT_9", 0x00000002L, 0x00000001},
		{"SEQ_SPEED_CHANGE_9", 0x00000040L, 0x00000006},
		{"SEQ_ENTER_L1_FROM_L0_9", 0x00000020L, 0x00000005},
		{"SEQ_PHASE_9", 0x00000700L, 0x00000008},
		{"SEQ_EXIT_L1_TO_L0S_9", 0x00000004L, 0x00000002},
		{"SEQ_ENTER_L1_FROM_L0S_9", 0x00000010L, 0x00000004}
	} },
	{"PB1_PIF_SEQ_STATUS_8", 0x0038, {
		{"SEQ_CALIBRATION_8", 0x00000001L, 0x00000000},
		{"SEQ_EXIT_L1_TO_L0_8", 0x00000008L, 0x00000003},
		{"SEQ_RXDETECT_8", 0x00000002L, 0x00000001},
		{"SEQ_SPEED_CHANGE_8", 0x00000040L, 0x00000006},
		{"SEQ_ENTER_L1_FROM_L0_8", 0x00000020L, 0x00000005},
		{"SEQ_PHASE_8", 0x00000700L, 0x00000008},
		{"SEQ_EXIT_L1_TO_L0S_8", 0x00000004L, 0x00000002},
		{"SEQ_ENTER_L1_FROM_L0S_8", 0x00000010L, 0x00000004}
	} },
	{"PB1_TX_GLB_OVRD_REG1", 0x18034, {
		{"TX_RPTR_RSTN_OVRD_VAL", 0x04000000L, 0x0000001a},
		{"TX_CFG_PLLCLK_SEL_OVRD_VAL", 0x00000200L, 0x00000009},
		{"TX_CFG_PLLCLK_SEL_OVRD_EN", 0x00000400L, 0x0000000a},
		{"TX_CMDET_EN_OVRD_EN", 0x00004000L, 0x0000000e},
		{"TX_CFG_DRV2_TAP_SEL_OVRD_EN", 0x00000010L, 0x00000004},
		{"TX_RPTR_RSTN_OVRD_EN", 0x08000000L, 0x0000001b},
		{"TX_CMDET_EN_OVRD_VAL", 0x00002000L, 0x0000000d},
		{"TX_DATA_IN_OVRD_EN", 0x02000000L, 0x00000019},
		{"TX_CFG_DRV2_TAP_SEL_GEN1_OVRD_VAL", 0x0000000fL, 0x00000000},
		{"TX_CFG_TCLK_DIV_OVRD_EN", 0x00001000L, 0x0000000c},
		{"TX_CFG_DRVX_EN_OVRD_EN", 0x00000040L, 0x00000006},
		{"TX_CFG_TCLK_DIV_OVRD_VAL", 0x00000800L, 0x0000000b},
		{"TX_CFG_DRVX_EN_GEN1_OVRD_VAL", 0x00000020L, 0x00000005},
		{"TX_DATA_IN_OVRD_VAL", 0x01ff8000L, 0x0000000f},
		{"TX_WPTR_RSTN_OVRD_EN", 0x80000000L, 0x0000001f},
		{"TX_RXDET_EN_OVRD_EN", 0x20000000L, 0x0000001d},
		{"TX_RXDET_EN_OVRD_VAL", 0x10000000L, 0x0000001c},
		{"TX_WPTR_RSTN_OVRD_VAL", 0x40000000L, 0x0000001e},
		{"TX_CFG_DRVX_TAP_SEL_GEN1_OVRD_VAL", 0x00000080L, 0x00000007},
		{"TX_CFG_DRVX_TAP_SEL_OVRD_EN", 0x00000100L, 0x00000008}
	} },
	{"PB1_TX_GLB_OVRD_REG0", 0x18030, {
		{"TX_CFG_DRV0_EN_OVRD_EN", 0x00000100L, 0x00000008},
		{"TX_CFG_DRV0_TAP_SEL_OVRD_EN", 0x00002000L, 0x0000000d},
		{"TX_CFG_DRV1_TAP_SEL_OVRD_EN", 0x02000000L, 0x00000019},
		{"TX_CFG_DRV2_EN_GEN1_OVRD_VAL", 0x3c000000L, 0x0000001a},
		{"TX_CFG_DRV0_TAP_SEL_GEN1_OVRD_VAL", 0x00001e00L, 0x00000009},
		{"TX_CFG_DRV1_EN_OVRD_EN", 0x00080000L, 0x00000013},
		{"TX_CFG_DRV2_EN_OVRD_EN", 0x40000000L, 0x0000001e},
		{"TX_CFG_DRV1_TAP_SEL_GEN1_OVRD_VAL", 0x01f00000L, 0x00000014},
		{"TX_CFG_DRV0_EN_GEN1_OVRD_VAL", 0x000000f0L, 0x00000004},
		{"TX_CFG_DRV1_EN_GEN1_OVRD_VAL", 0x0007c000L, 0x0000000e},
		{"TX_CFG_DCLK_DIV_OVRD_EN", 0x00000008L, 0x00000003},
		{"TX_CFG_DCLK_DIV_OVRD_VAL", 0x00000007L, 0x00000000}
	} },
	{"PB1_TX_GLB_OVRD_REG3", 0x1803C, {
		{"TX_CFG_DRV1_TAP_SEL_GEN3_OVRD_VAL", 0x0f800000L, 0x00000017},
		{"TX_CFG_DRVX_TAP_SEL_GEN2_OVRD_VAL", 0x00000200L, 0x00000009},
		{"TX_CFG_DRV0_TAP_SEL_GEN3_OVRD_VAL", 0x0003c000L, 0x0000000e},
		{"TX_CFG_DRVX_EN_GEN2_OVRD_VAL", 0x00000100L, 0x00000008},
		{"TX_CFG_DRV2_EN_GEN2_OVRD_VAL", 0x0000000fL, 0x00000000},
		{"TX_CFG_DRV0_EN_GEN3_OVRD_VAL", 0x00003c00L, 0x0000000a},
		{"TX_CFG_DRV2_TAP_SEL_GEN2_OVRD_VAL", 0x000000f0L, 0x00000004},
		{"TX_CFG_DRV2_EN_GEN3_OVRD_VAL", 0xf0000000L, 0x0000001c},
		{"TX_CFG_DRV1_EN_GEN3_OVRD_VAL", 0x007c0000L, 0x00000012}
	} },
	{"PB1_TX_GLB_OVRD_REG2", 0x18038, {
		{"TX_WRITE_EN_OVRD_EN", 0x00000002L, 0x00000001},
		{"TX_WRITE_EN_OVRD_VAL", 0x00000001L, 0x00000000},
		{"TX_CFG_GROUPX8_EN_OVRD_EN", 0x00000200L, 0x00000009},
		{"TX_CFG_GROUPX16_EN_OVRD_EN", 0x00000800L, 0x0000000b},
		{"TX_CFG_GROUPX1_EN_OVRD_EN", 0x00000008L, 0x00000003},
		{"TX_CFG_GROUPX4_EN_OVRD_EN", 0x00000080L, 0x00000007},
		{"TX_CFG_GROUPX16_EN_OVRD_VAL", 0x00000400L, 0x0000000a},
		{"TX_CFG_DRV0_EN_GEN2_OVRD_VAL", 0x0000f000L, 0x0000000c},
		{"TX_CFG_GROUPX1_EN_OVRD_VAL", 0x00000004L, 0x00000002},
		{"TX_CFG_DRV1_EN_GEN2_OVRD_VAL", 0x01f00000L, 0x00000014},
		{"TX_CFG_GROUPX2_EN_OVRD_EN", 0x00000020L, 0x00000005},
		{"TX_CFG_GROUPX4_EN_OVRD_VAL", 0x00000040L, 0x00000006},
		{"TX_CFG_DRV1_TAP_SEL_GEN2_OVRD_VAL", 0x3e000000L, 0x00000019},
		{"TX_CFG_DRV0_TAP_SEL_GEN2_OVRD_VAL", 0x000f0000L, 0x00000010},
		{"TX_CFG_GROUPX8_EN_OVRD_VAL", 0x00000100L, 0x00000008},
		{"TX_CFG_GROUPX2_EN_OVRD_VAL", 0x00000010L, 0x00000004}
	} },
	{"PB0_PIF_PDNB_OVERRIDE_8", 0x0030, {
		{"RXPWR_OVERRIDE_EN_8", 0x00004000L, 0x0000000e},
		{"RXPWR_OVERRIDE_VAL_8", 0x00038000L, 0x0000000f},
		{"TX_PDNB_OVERRIDE_EN_8", 0x00000001L, 0x00000000},
		{"RXEN_OVERRIDE_EN_8", 0x00000100L, 0x00000008},
		{"TX_PDNB_OVERRIDE_VAL_8", 0x0000000eL, 0x00000001},
		{"TXPWR_OVERRIDE_EN_8", 0x00000400L, 0x0000000a},
		{"TXPWR_OVERRIDE_VAL_8", 0x00003800L, 0x0000000b},
		{"RXEN_OVERRIDE_VAL_8", 0x00000200L, 0x00000009},
		{"RX_PDNB_OVERRIDE_EN_8", 0x00000010L, 0x00000004},
		{"RX_PDNB_OVERRIDE_VAL_8", 0x000000e0L, 0x00000005}
	} },
	{"PB0_PIF_PDNB_OVERRIDE_9", 0x0031, {
		{"RXPWR_OVERRIDE_VAL_9", 0x00038000L, 0x0000000f},
		{"RXEN_OVERRIDE_EN_9", 0x00000100L, 0x00000008},
		{"RXPWR_OVERRIDE_EN_9", 0x00004000L, 0x0000000e},
		{"TX_PDNB_OVERRIDE_EN_9", 0x00000001L, 0x00000000},
		{"TX_PDNB_OVERRIDE_VAL_9", 0x0000000eL, 0x00000001},
		{"TXPWR_OVERRIDE_VAL_9", 0x00003800L, 0x0000000b},
		{"TXPWR_OVERRIDE_EN_9", 0x00000400L, 0x0000000a},
		{"RXEN_OVERRIDE_VAL_9", 0x00000200L, 0x00000009},
		{"RX_PDNB_OVERRIDE_EN_9", 0x00000010L, 0x00000004},
		{"RX_PDNB_OVERRIDE_VAL_9", 0x000000e0L, 0x00000005}
	} },
	{"PB0_PIF_PDNB_OVERRIDE_6", 0x0026, {
		{"TXPWR_OVERRIDE_EN_6", 0x00000400L, 0x0000000a},
		{"TXPWR_OVERRIDE_VAL_6", 0x00003800L, 0x0000000b},
		{"TX_PDNB_OVERRIDE_VAL_6", 0x0000000eL, 0x00000001},
		{"TX_PDNB_OVERRIDE_EN_6", 0x00000001L, 0x00000000},
		{"RXEN_OVERRIDE_EN_6", 0x00000100L, 0x00000008},
		{"RXPWR_OVERRIDE_VAL_6", 0x00038000L, 0x0000000f},
		{"RXEN_OVERRIDE_VAL_6", 0x00000200L, 0x00000009},
		{"RX_PDNB_OVERRIDE_VAL_6", 0x000000e0L, 0x00000005},
		{"RX_PDNB_OVERRIDE_EN_6", 0x00000010L, 0x00000004},
		{"RXPWR_OVERRIDE_EN_6", 0x00004000L, 0x0000000e}
	} },
	{"PB0_PIF_PDNB_OVERRIDE_7", 0x0027, {
		{"TXPWR_OVERRIDE_VAL_7", 0x00003800L, 0x0000000b},
		{"TXPWR_OVERRIDE_EN_7", 0x00000400L, 0x0000000a},
		{"TX_PDNB_OVERRIDE_VAL_7", 0x0000000eL, 0x00000001},
		{"TX_PDNB_OVERRIDE_EN_7", 0x00000001L, 0x00000000},
		{"RXEN_OVERRIDE_EN_7", 0x00000100L, 0x00000008},
		{"RXPWR_OVERRIDE_VAL_7", 0x00038000L, 0x0000000f},
		{"RX_PDNB_OVERRIDE_VAL_7", 0x000000e0L, 0x00000005},
		{"RXEN_OVERRIDE_VAL_7", 0x00000200L, 0x00000009},
		{"RX_PDNB_OVERRIDE_EN_7", 0x00000010L, 0x00000004},
		{"RXPWR_OVERRIDE_EN_7", 0x00004000L, 0x0000000e}
	} },
	{"PB0_PIF_PDNB_OVERRIDE_4", 0x0024, {
		{"TX_PDNB_OVERRIDE_VAL_4", 0x0000000eL, 0x00000001},
		{"TXPWR_OVERRIDE_EN_4", 0x00000400L, 0x0000000a},
		{"TXPWR_OVERRIDE_VAL_4", 0x00003800L, 0x0000000b},
		{"TX_PDNB_OVERRIDE_EN_4", 0x00000001L, 0x00000000},
		{"RXEN_OVERRIDE_VAL_4", 0x00000200L, 0x00000009},
		{"RXEN_OVERRIDE_EN_4", 0x00000100L, 0x00000008},
		{"RXPWR_OVERRIDE_VAL_4", 0x00038000L, 0x0000000f},
		{"RX_PDNB_OVERRIDE_VAL_4", 0x000000e0L, 0x00000005},
		{"RXPWR_OVERRIDE_EN_4", 0x00004000L, 0x0000000e},
		{"RX_PDNB_OVERRIDE_EN_4", 0x00000010L, 0x00000004}
	} },
	{"PB0_PIF_PDNB_OVERRIDE_5", 0x0025, {
		{"TX_PDNB_OVERRIDE_VAL_5", 0x0000000eL, 0x00000001},
		{"TXPWR_OVERRIDE_VAL_5", 0x00003800L, 0x0000000b},
		{"TXPWR_OVERRIDE_EN_5", 0x00000400L, 0x0000000a},
		{"TX_PDNB_OVERRIDE_EN_5", 0x00000001L, 0x00000000},
		{"RXEN_OVERRIDE_EN_5", 0x00000100L, 0x00000008},
		{"RXPWR_OVERRIDE_VAL_5", 0x00038000L, 0x0000000f},
		{"RXPWR_OVERRIDE_EN_5", 0x00004000L, 0x0000000e},
		{"RX_PDNB_OVERRIDE_VAL_5", 0x000000e0L, 0x00000005},
		{"RXEN_OVERRIDE_VAL_5", 0x00000200L, 0x00000009},
		{"RX_PDNB_OVERRIDE_EN_5", 0x00000010L, 0x00000004}
	} },
	{"PB0_PIF_PDNB_OVERRIDE_2", 0x0022, {
		{"TX_PDNB_OVERRIDE_EN_2", 0x00000001L, 0x00000000},
		{"TXPWR_OVERRIDE_EN_2", 0x00000400L, 0x0000000a},
		{"TXPWR_OVERRIDE_VAL_2", 0x00003800L, 0x0000000b},
		{"TX_PDNB_OVERRIDE_VAL_2", 0x0000000eL, 0x00000001},
		{"RXPWR_OVERRIDE_VAL_2", 0x00038000L, 0x0000000f},
		{"RXEN_OVERRIDE_EN_2", 0x00000100L, 0x00000008},
		{"RX_PDNB_OVERRIDE_VAL_2", 0x000000e0L, 0x00000005},
		{"RX_PDNB_OVERRIDE_EN_2", 0x00000010L, 0x00000004},
		{"RXEN_OVERRIDE_VAL_2", 0x00000200L, 0x00000009},
		{"RXPWR_OVERRIDE_EN_2", 0x00004000L, 0x0000000e}
	} },
	{"PB0_PIF_PDNB_OVERRIDE_3", 0x0023, {
		{"RXEN_OVERRIDE_VAL_3", 0x00000200L, 0x00000009},
		{"TXPWR_OVERRIDE_VAL_3", 0x00003800L, 0x0000000b},
		{"TXPWR_OVERRIDE_EN_3", 0x00000400L, 0x0000000a},
		{"TX_PDNB_OVERRIDE_VAL_3", 0x0000000eL, 0x00000001},
		{"RXPWR_OVERRIDE_VAL_3", 0x00038000L, 0x0000000f},
		{"RXEN_OVERRIDE_EN_3", 0x00000100L, 0x00000008},
		{"TX_PDNB_OVERRIDE_EN_3", 0x00000001L, 0x00000000},
		{"RX_PDNB_OVERRIDE_EN_3", 0x00000010L, 0x00000004},
		{"RXPWR_OVERRIDE_EN_3", 0x00004000L, 0x0000000e},
		{"RX_PDNB_OVERRIDE_VAL_3", 0x000000e0L, 0x00000005}
	} },
	{"PB0_PIF_PDNB_OVERRIDE_0", 0x0020, {
		{"TX_PDNB_OVERRIDE_EN_0", 0x00000001L, 0x00000000},
		{"TX_PDNB_OVERRIDE_VAL_0", 0x0000000eL, 0x00000001},
		{"TXPWR_OVERRIDE_EN_0", 0x00000400L, 0x0000000a},
		{"TXPWR_OVERRIDE_VAL_0", 0x00003800L, 0x0000000b},
		{"RXPWR_OVERRIDE_VAL_0", 0x00038000L, 0x0000000f},
		{"RXEN_OVERRIDE_EN_0", 0x00000100L, 0x00000008},
		{"RXPWR_OVERRIDE_EN_0", 0x00004000L, 0x0000000e},
		{"RXEN_OVERRIDE_VAL_0", 0x00000200L, 0x00000009},
		{"RX_PDNB_OVERRIDE_EN_0", 0x00000010L, 0x00000004},
		{"RX_PDNB_OVERRIDE_VAL_0", 0x000000e0L, 0x00000005}
	} },
	{"PB0_PIF_PDNB_OVERRIDE_1", 0x0021, {
		{"TX_PDNB_OVERRIDE_EN_1", 0x00000001L, 0x00000000},
		{"TX_PDNB_OVERRIDE_VAL_1", 0x0000000eL, 0x00000001},
		{"TXPWR_OVERRIDE_VAL_1", 0x00003800L, 0x0000000b},
		{"TXPWR_OVERRIDE_EN_1", 0x00000400L, 0x0000000a},
		{"RXPWR_OVERRIDE_VAL_1", 0x00038000L, 0x0000000f},
		{"RXEN_OVERRIDE_EN_1", 0x00000100L, 0x00000008},
		{"RXPWR_OVERRIDE_EN_1", 0x00004000L, 0x0000000e},
		{"RXEN_OVERRIDE_VAL_1", 0x00000200L, 0x00000009},
		{"RX_PDNB_OVERRIDE_EN_1", 0x00000010L, 0x00000004},
		{"RX_PDNB_OVERRIDE_VAL_1", 0x000000e0L, 0x00000005}
	} },
	{"PCIE_BUS_CNTL", 0x0021, {
		{"IMMEDIATE_PMI_DIS", 0x00000080L, 0x00000007},
		{"PMI_INT_DIS", 0x00000040L, 0x00000006}
	} },
	{"PB0_TX_LANE0_CTRL_REG0", 0x18440, {
		{"TX_CFG_SWING_BOOST_EN_0", 0x00000004L, 0x00000002},
		{"TX_CFG_INV_DATA_0", 0x00000002L, 0x00000001},
		{"TX_DBG_PRBS_EN_0", 0x00000008L, 0x00000003},
		{"TX_CFG_DISPCLK_MODE_0", 0x00000001L, 0x00000000}
	} },
	{"PB1_GLB_CTRL_REG3", 0x10010, {
		{"DBG_RXPI_OFFSET_BYP_VAL", 0x07800000L, 0x00000017},
		{"BG_DBG_ANALOG_SEL", 0x0001c000L, 0x0000000e},
		{"RXDBG_SEL", 0x0000001fL, 0x00000000},
		{"DBG_DLL_CLK_SEL", 0x001c0000L, 0x00000012},
		{"BG_DBG_IREFBYP_EN", 0x00001000L, 0x0000000c},
		{"BG_CFG_LC_REG_VREF0_SEL", 0x00000060L, 0x00000005},
		{"DBG_RXLEQ_DCATTN_BYP_OVR_DISABLE", 0x80000000L, 0x0000001f},
		{"PLL_DISPCLK_CMOS_SEL", 0x00200000L, 0x00000015},
		{"BG_CFG_LC_REG_VREF1_SEL", 0x00000180L, 0x00000007},
		{"BG_DBG_VREFBYP_EN", 0x00000800L, 0x0000000b},
		{"DBG_RXSWAPDX_BYP_EN", 0x08000000L, 0x0000001b},
		{"BG_CFG_RO_REG_VREF_SEL", 0x00000600L, 0x00000009},
		{"DBG_RXPI_OFFSET_BYP_EN", 0x00400000L, 0x00000016},
		{"DBG_RXSWAPDX_BYP_VAL", 0x70000000L, 0x0000001c}
	} },
	{"PB1_GLB_CTRL_REG2", 0x1000C, {
		{"RXDBG_D2TH_BYP_VAL", 0x000000feL, 0x00000001},
		{"RXDBG_D2TH_BYP_EN", 0x00000001L, 0x00000000},
		{"RXDBG_D3TH_BYP_EN", 0x00000100L, 0x00000008},
		{"RXDBG_ETH_BYP_EN", 0x01000000L, 0x00000018},
		{"RXDBG_DXTH_BYP_EN", 0x00010000L, 0x00000010},
		{"RXDBG_D3TH_BYP_VAL", 0x0000fe00L, 0x00000009},
		{"RXDBG_DXTH_BYP_VAL", 0x00fe0000L, 0x00000011},
		{"RXDBG_ETH_BYP_VAL", 0xfe000000L, 0x00000019}
	} },
	{"PB1_GLB_CTRL_REG1", 0x10008, {
		{"RXDBG_D0TH_BYP_VAL", 0x003f8000L, 0x0000000f},
		{"RXDBG_D0TH_BYP_EN", 0x00004000L, 0x0000000e},
		{"TST_LOSPDTST_EN", 0x40000000L, 0x0000001e},
		{"RXDBG_CDR_PH_BYP_VAL", 0x00003f00L, 0x00000008},
		{"RXDBG_CDR_FR_BYP_VAL", 0x0000007eL, 0x00000001},
		{"RXDBG_D1TH_BYP_VAL", 0x3f800000L, 0x00000017},
		{"RXDBG_D1TH_BYP_EN", 0x00400000L, 0x00000016},
		{"RXDBG_CDR_FR_BYP_EN", 0x00000001L, 0x00000000},
		{"PLL_CFG_DISPCLK_DIV", 0x80000000L, 0x0000001f},
		{"RXDBG_CDR_PH_BYP_EN", 0x00000080L, 0x00000007}
	} },
	{"PB1_GLB_CTRL_REG0", 0x10004, {
		{"DBG_RX2TXBYP_SEL", 0x00700000L, 0x00000014},
		{"DBG_RXFEBYP_EN", 0x00800000L, 0x00000017},
		{"DBG_TX2RXLBACK_EN", 0x04000000L, 0x0000001a},
		{"CFG_IDLEDET_TH", 0x00030000L, 0x00000010},
		{"DBG_RXTOGGLE_EN", 0x02000000L, 0x00000019},
		{"TXCFG_CMGOOD_RANGE", 0xc0000000L, 0x0000001e},
		{"DBG_RXPRBS_CLR", 0x01000000L, 0x00000018},
		{"BACKUP", 0x0000ffffL, 0x00000000}
	} },
	{"PB1_RX_LANE1_SCI_STAT_OVRD_REG0", 0x16488, {
		{"RXPWR_1", 0x00000007L, 0x00000000},
		{"RXPRESETHINT_1", 0x00000070L, 0x00000004},
		{"ELECIDLEDETEN_1", 0x00000008L, 0x00000003},
		{"RESPONSEMODE_1", 0x00000200L, 0x00000009},
		{"ENABLEFOM_1", 0x00000080L, 0x00000007},
		{"REQUESTFOM_1", 0x00000100L, 0x00000008}
	} },
	{"PB1_GLB_CTRL_REG5", 0x10018, {
		{"DBG_RXAPU_MODE", 0x000000ffL, 0x00000000}
	} },
	{"PB1_GLB_CTRL_REG4", 0x10014, {
		{"DBG_RXDFEMUX_BYP_VAL", 0x00030000L, 0x00000010},
		{"DBG_RXDFEMUX_BYP_EN", 0x00040000L, 0x00000012},
		{"DBG_RXDLL_VREG_REF_SEL", 0x04000000L, 0x0000001a},
		{"PWRGOOD_OVRD", 0x08000000L, 0x0000001b},
		{"DBG_RXAPU_EXEC", 0x03c00000L, 0x00000016},
		{"DBG_RXAPU_INST", 0x0000ffffL, 0x00000000},
		{"DBG_RXRDATA_GATING_DISABLE", 0x10000000L, 0x0000001c}
	} },
	{"PCIE_TX_CREDITS_ADVT_P", 0x0030, {
		{"TX_CREDITS_ADVT_PH", 0x00ff0000L, 0x00000010},
		{"TX_CREDITS_ADVT_PD", 0x00000fffL, 0x00000000}
	} },
	{"PCIE_PRBS_USER_PATTERN", 0x00CD, {
		{"PRBS_USER_PATTERN", 0x3fffffffL, 0x00000000}
	} },
	{"PCIE_RX_CREDITS_ALLOCATED_CPL", 0x0082, {
		{"RX_CREDITS_ALLOCATED_CPLD", 0x00000fffL, 0x00000000},
		{"RX_CREDITS_ALLOCATED_CPLH", 0x00ff0000L, 0x00000010}
	} },
	{"PCIE_TX_CREDITS_STATUS", 0x0036, {
		{"TX_CREDITS_CUR_STATUS_CPLD", 0x00100000L, 0x00000014},
		{"TX_CREDITS_CUR_STATUS_CPLH", 0x00200000L, 0x00000015},
		{"TX_CREDITS_ERR_CPLH", 0x00000020L, 0x00000005},
		{"TX_CREDITS_ERR_PH", 0x00000002L, 0x00000001},
		{"TX_CREDITS_CUR_STATUS_PD", 0x00010000L, 0x00000010},
		{"TX_CREDITS_ERR_NPD", 0x00000004L, 0x00000002},
		{"TX_CREDITS_CUR_STATUS_NPH", 0x00080000L, 0x00000013},
		{"TX_CREDITS_CUR_STATUS_PH", 0x00020000L, 0x00000011},
		{"TX_CREDITS_ERR_NPH", 0x00000008L, 0x00000003},
		{"TX_CREDITS_CUR_STATUS_NPD", 0x00040000L, 0x00000012},
		{"TX_CREDITS_ERR_CPLD", 0x00000010L, 0x00000004},
		{"TX_CREDITS_ERR_PD", 0x00000001L, 0x00000000}
	} },
	{"PB0_RX_LANE2_SCI_STAT_OVRD_REG0", 0x16508, {
		{"RESPONSEMODE_2", 0x00000200L, 0x00000009},
		{"RXPRESETHINT_2", 0x00000070L, 0x00000004},
		{"ELECIDLEDETEN_2", 0x00000008L, 0x00000003},
		{"RXPWR_2", 0x00000007L, 0x00000000},
		{"REQUESTFOM_2", 0x00000100L, 0x00000008},
		{"ENABLEFOM_2", 0x00000080L, 0x00000007}
	} },
	{"PCIE_WPR_CNTL", 0x0030, {
		{"WPR_RESET_STY_EN", 0x00000020L, 0x00000005},
		{"WPR_RESET_HOT_RST_EN", 0x00000001L, 0x00000000},
		{"WPR_RESET_COR_EN", 0x00000008L, 0x00000003},
		{"WPR_RESET_REG_EN", 0x00000010L, 0x00000004},
		{"WPR_RESET_LNK_DWN_EN", 0x00000002L, 0x00000001},
		{"WPR_RESET_LNK_DIS_EN", 0x00000004L, 0x00000002},
		{"WPR_RESET_PHY_EN", 0x00000040L, 0x00000006}
	} },
	{"PCIE_CFG_CNTL", 0x003C, {
		{"CFG_EN_DEC_TO_HIDDEN_REG", 0x00000002L, 0x00000001},
		{"CFG_EN_DEC_TO_GEN3_HIDDEN_REG", 0x00000004L, 0x00000002},
		{"CFG_EN_DEC_TO_GEN2_HIDDEN_REG", 0x00000001L, 0x00000000}
	} },
	{"BUS_CNTL", 0x1508, {
		{"PMI_MEM_DIS", 0x00000008L, 0x00000003},
		{"BIF_ERR_RTR_BKPRESSURE_EN", 0x00000100L, 0x00000008},
		{"SET_AZ_TC", 0x00001c00L, 0x0000000a},
		{"PMI_BM_DIS", 0x00000010L, 0x00000004},
		{"PMI_IO_DIS", 0x00000004L, 0x00000002},
		{"ZERO_BE_RD_EN", 0x00020000L, 0x00000011},
		{"VGA_MEM_COHERENCY_DIS", 0x00000080L, 0x00000007},
		{"RD_STALL_IO_WR", 0x00040000L, 0x00000012},
		{"SET_MC_TC", 0x0000e000L, 0x0000000d},
		{"VGA_REG_COHERENCY_DIS", 0x00000040L, 0x00000006},
		{"BIOS_ROM_WRT_EN", 0x00000001L, 0x00000000},
		{"ZERO_BE_WR_EN", 0x00010000L, 0x00000010},
		{"PMI_INT_DIS", 0x00000020L, 0x00000005},
		{"BIOS_ROM_DIS", 0x00000002L, 0x00000001}
	} },
	{"PB1_RX_GLB_CTRL_REG8", 0x16020, {

	} },
	{"PB0_RX_LANE11_CTRL_REG0", 0x17600, {
		{"RX_BACKUP_11", 0x000000ffL, 0x00000000},
		{"RX_DBG_ANALOG_SEL_11", 0x00000c00L, 0x0000000a},
		{"RX_CFG_OVR_PWRSF_11", 0x00002000L, 0x0000000d},
		{"RX_TST_BSCAN_EN_11", 0x00001000L, 0x0000000c}
	} },
	{"HDP_REG_COHERENCY_FLUSH_CNTL", 0x1528, {
		{"HDP_REG_FLUSH_ADDR", 0x00000001L, 0x00000000}
	} },
	{"PB1_RX_LANE4_CTRL_REG0", 0x16800, {
		{"RX_TST_BSCAN_EN_4", 0x00001000L, 0x0000000c},
		{"RX_BACKUP_4", 0x000000ffL, 0x00000000},
		{"RX_DBG_ANALOG_SEL_4", 0x00000c00L, 0x0000000a},
		{"RX_CFG_OVR_PWRSF_4", 0x00002000L, 0x0000000d}
	} },
	{"PCIE_TX_LAST_TLP3", 0x0038, {
		{"TX_LAST_TLP3", 0xffffffffL, 0x00000000}
	} },
	{"PCIE_TX_LAST_TLP2", 0x0037, {
		{"TX_LAST_TLP2", 0xffffffffL, 0x00000000}
	} },
	{"PCIE_TX_LAST_TLP1", 0x0036, {
		{"TX_LAST_TLP1", 0xffffffffL, 0x00000000}
	} },
	{"PCIE_TX_LAST_TLP0", 0x0035, {
		{"TX_LAST_TLP0", 0xffffffffL, 0x00000000}
	} },
	{"PEER0_FB_OFFSET_HI", 0x14F3, {
		{"PEER0_FB_OFFSET_HI", 0x000fffffL, 0x00000000}
	} },
	{"NEW_REFCLKB_TIMER_1", 0x14E9, {
		{"PLL0_PDNB_EN", 0x00000400L, 0x0000000a},
		{"PHY_PLL_PDWN_TIMER", 0x000003ffL, 0x00000000}
	} },
	{"PCIE_PRBS_STATUS1", 0x00C9, {
		{"PRBS_LOCKED", 0xffff0000L, 0x00000010},
		{"PRBS_ERRSTAT", 0x0000ffffL, 0x00000000}
	} },
	{"PCIE_PRBS_STATUS2", 0x00CA, {
		{"PRBS_BITCNT_DONE", 0x0000ffffL, 0x00000000}
	} },
	{"PCIE_LC_CNTL", 0x00A0, {
		{"LC_L1_INACTIVITY", 0x0000f000L, 0x0000000c},
		{"LC_INC_N_FTS_EN", 0x00020000L, 0x00000011},
		{"LC_RESET_LINK", 0x00000008L, 0x00000003},
		{"LC_WAKE_FROM_L23", 0x00400000L, 0x00000016},
		{"LC_16X_CLEAR_TX_PIPE", 0x000000f0L, 0x00000004},
		{"LC_L0S_INACTIVITY", 0x00000f00L, 0x00000008},
		{"LC_EXTEND_WAIT_FOR_EL_IDLE", 0x20000000L, 0x0000001d},
		{"LC_DONT_ENTER_L23_IN_D0", 0x00000002L, 0x00000001},
		{"LC_L1_IMMEDIATE_ACK", 0x00800000L, 0x00000017},
		{"LC_DELAY_L0S_EXIT", 0x08000000L, 0x0000001b},
		{"LC_WAIT_FOR_PM_ACK_DIS", 0x00200000L, 0x00000015},
		{"LC_LOOK_FOR_IDLE_IN_L1L23", 0x000c0000L, 0x00000012},
		{"LC_ASPM_TO_L1_DIS", 0x01000000L, 0x00000018},
		{"LC_GATE_RCVR_IDLE", 0x80000000L, 0x0000001f},
		{"LC_ESCAPE_L1L23_EN", 0x40000000L, 0x0000001e},
		{"LC_RESET_L_IDLE_COUNT_EN", 0x00000004L, 0x00000002},
		{"LC_FACTOR_IN_EXT_SYNC", 0x00100000L, 0x00000014},
		{"LC_PMI_TO_L1_DIS", 0x00010000L, 0x00000010},
		{"LC_DELAY_L1_EXIT", 0x10000000L, 0x0000001c},
		{"LC_DELAY_COUNT", 0x06000000L, 0x00000019}
	} },
	{"PCIE_I2C_REG_ADDR_EXPAND", 0x003A, {
		{"I2C_REG_ADDR", 0x0001ffffL, 0x00000000}
	} },
	{"PB1_PLL_RO3_SCI_STAT_OVRD_REG0", 0x1446C, {
		{"PLL_RO3_IGNR_FREQMODE_SCI_UPDT", 0x00000002L, 0x00000001},
		{"PLL_RO3_PLLPWR", 0x00000070L, 0x00000004},
		{"PLL_RO3_FREQMODE", 0x00000300L, 0x00000008},
		{"PLL_RO3_IGNR_PLLPWR_SCI_UPDT", 0x00000001L, 0x00000000}
	} },
	{"PB0_TX_LANE15_OVRD_REG0", 0x19A04, {
		{"TX_DRV_PWRON_OVRD_VAL_15", 0x00000010L, 0x00000004},
		{"TX_DCLK_EN_OVRD_EN_15", 0x00000002L, 0x00000001},
		{"TX_DRV_PWRON_OVRD_EN_15", 0x00000020L, 0x00000005},
		{"TX_DRV_DATA_EN_OVRD_EN_15", 0x00000008L, 0x00000003},
		{"TX_DRV_DATA_EN_OVRD_VAL_15", 0x00000004L, 0x00000002},
		{"TX_FRONTEND_PWRON_OVRD_VAL_15", 0x00000040L, 0x00000006},
		{"TX_FRONTEND_PWRON_OVRD_EN_15", 0x00000080L, 0x00000007},
		{"TX_DCLK_EN_OVRD_VAL_15", 0x00000001L, 0x00000000}
	} },
	{"PB1_TX_LANE13_SCI_STAT_OVRD_REG0", 0x19888, {
		{"DEEMPH_13", 0x00000080L, 0x00000007},
		{"TXPWR_13", 0x00000007L, 0x00000000},
		{"TXMARG_13", 0x00000070L, 0x00000004},
		{"COEFFICIENTID_13", 0x00000300L, 0x00000008},
		{"INCOHERENTCK_13", 0x00000008L, 0x00000003},
		{"COEFFICIENT_13", 0x0000fc00L, 0x0000000a}
	} },
	{"PB0_RX_GLB_OVRD_REG0", 0x16030, {
		{"RX_FRONTEND_PWRON_OVRD_EN", 0x00100000L, 0x00000014},
		{"RX_CFG_DCLK_DIV_OVRD_VAL", 0x000000c0L, 0x00000006},
		{"RX_ADAPT_FOM_OVRD_VAL", 0x40000000L, 0x0000001e},
		{"RX_CFG_PLLCLK_SEL_OVRD_EN", 0x00001000L, 0x0000000c},
		{"RX_TERM_EN_OVRD_EN", 0x01000000L, 0x00000018},
		{"RX_AUX_PWRON_OVRD_VAL", 0x10000000L, 0x0000001c},
		{"RX_CFG_DLL_FREQ_MODE_OVRD_VAL", 0x00000200L, 0x00000009},
		{"RX_DLL_PWRON_OVRD_EN", 0x00040000L, 0x00000012},
		{"RX_DCLK_EN_OVRD_EN", 0x00010000L, 0x00000010},
		{"RX_IDLEDET_PWRON_OVRD_VAL", 0x00200000L, 0x00000015},
		{"RX_ADAPT_RST_OVRD_VAL", 0x00000004L, 0x00000002},
		{"RX_CFG_DCLK_DIV_OVRD_EN", 0x00000100L, 0x00000008},
		{"RX_AUX_PWRON_OVRD_EN", 0x20000000L, 0x0000001d},
		{"RX_ADAPT_FOM_OVRD_EN", 0x80000000L, 0x0000001f},
		{"RX_FRONTEND_PWRON_OVRD_VAL", 0x00080000L, 0x00000013},
		{"RX_CFG_DLL_FREQ_MODE_OVRD_EN", 0x00000400L, 0x0000000a},
		{"RX_ADAPT_HLD_OVRD_EN", 0x00000002L, 0x00000001},
		{"RX_CFG_PLLCLK_SEL_OVRD_VAL", 0x00000800L, 0x0000000b},
		{"RX_DLL_PWRON_OVRD_VAL", 0x00020000L, 0x00000011},
		{"RX_DCLK_EN_OVRD_VAL", 0x00008000L, 0x0000000f},
		{"RX_IDLEDET_PWRON_OVRD_EN", 0x00400000L, 0x00000016},
		{"RX_ADAPT_HLD_OVRD_VAL", 0x00000001L, 0x00000000},
		{"RX_TERM_EN_OVRD_VAL", 0x00800000L, 0x00000017},
		{"RX_CFG_RCLK_DIV_OVRD_EN", 0x00004000L, 0x0000000e},
		{"RX_CFG_RCLK_DIV_OVRD_VAL", 0x00002000L, 0x0000000d},
		{"RX_ADAPT_RST_OVRD_EN", 0x00000008L, 0x00000003}
	} },
	{"PB0_RX_GLB_OVRD_REG1", 0x16034, {
		{"RX_ADAPT_TRK_OVRD_VAL", 0x00000001L, 0x00000000},
		{"RX_ADAPT_TRK_OVRD_EN", 0x00000002L, 0x00000001}
	} },
	{"PB0_RX_LANE9_CTRL_REG0", 0x17480, {
		{"RX_CFG_OVR_PWRSF_9", 0x00002000L, 0x0000000d},
		{"RX_BACKUP_9", 0x000000ffL, 0x00000000},
		{"RX_TST_BSCAN_EN_9", 0x00001000L, 0x0000000c},
		{"RX_DBG_ANALOG_SEL_9", 0x00000c00L, 0x0000000a}
	} },
	{"PB1_HW_DEBUG", 0x12004, {
		{"PB1_HW_16_DEBUG", 0x00010000L, 0x00000010},
		{"PB1_HW_23_DEBUG", 0x00800000L, 0x00000017},
		{"PB1_HW_18_DEBUG", 0x00040000L, 0x00000012},
		{"PB1_HW_17_DEBUG", 0x00020000L, 0x00000011},
		{"PB1_HW_27_DEBUG", 0x08000000L, 0x0000001b},
		{"PB1_HW_09_DEBUG", 0x00000200L, 0x00000009},
		{"PB1_HW_24_DEBUG", 0x01000000L, 0x00000018},
		{"PB1_HW_02_DEBUG", 0x00000004L, 0x00000002},
		{"PB1_HW_26_DEBUG", 0x04000000L, 0x0000001a},
		{"PB1_HW_21_DEBUG", 0x00200000L, 0x00000015},
		{"PB1_HW_19_DEBUG", 0x00080000L, 0x00000013},
		{"PB1_HW_29_DEBUG", 0x20000000L, 0x0000001d},
		{"PB1_HW_28_DEBUG", 0x10000000L, 0x0000001c},
		{"PB1_HW_10_DEBUG", 0x00000400L, 0x0000000a},
		{"PB1_HW_07_DEBUG", 0x00000080L, 0x00000007},
		{"PB1_HW_12_DEBUG", 0x00001000L, 0x0000000c},
		{"PB1_HW_00_DEBUG", 0x00000001L, 0x00000000},
		{"PB1_HW_08_DEBUG", 0x00000100L, 0x00000008},
		{"PB1_HW_06_DEBUG", 0x00000040L, 0x00000006},
		{"PB1_HW_05_DEBUG", 0x00000020L, 0x00000005},
		{"PB1_HW_04_DEBUG", 0x00000010L, 0x00000004},
		{"PB1_HW_30_DEBUG", 0x40000000L, 0x0000001e},
		{"PB1_HW_11_DEBUG", 0x00000800L, 0x0000000b},
		{"PB1_HW_14_DEBUG", 0x00004000L, 0x0000000e},
		{"PB1_HW_20_DEBUG", 0x00100000L, 0x00000014},
		{"PB1_HW_03_DEBUG", 0x00000008L, 0x00000003},
		{"PB1_HW_01_DEBUG", 0x00000002L, 0x00000001},
		{"PB1_HW_13_DEBUG", 0x00002000L, 0x0000000d},
		{"PB1_HW_25_DEBUG", 0x02000000L, 0x00000019},
		{"PB1_HW_22_DEBUG", 0x00400000L, 0x00000016},
		{"PB1_HW_31_DEBUG", 0x80000000L, 0x0000001f},
		{"PB1_HW_15_DEBUG", 0x00008000L, 0x0000000f}
	} },
	{"PB1_RX_LANE8_SCI_STAT_OVRD_REG0", 0x17448, {
		{"RXPWR_8", 0x00000007L, 0x00000000},
		{"RXPRESETHINT_8", 0x00000070L, 0x00000004},
		{"ELECIDLEDETEN_8", 0x00000008L, 0x00000003},
		{"RESPONSEMODE_8", 0x00000200L, 0x00000009},
		{"REQUESTFOM_8", 0x00000100L, 0x00000008},
		{"ENABLEFOM_8", 0x00000080L, 0x00000007}
	} },
	{"PB1_RX_GLB_CTRL_REG2", 0x16008, {
		{"RX_CFG_CDR_TIME_GEN1", 0x0000f000L, 0x0000000c},
		{"RX_CFG_CDR_TIME_GEN2", 0x000f0000L, 0x00000010},
		{"RX_CFG_CDR_TIME_GEN3", 0x00f00000L, 0x00000014},
		{"RX_CFG_LEQ_LOOP_GAIN_GEN1", 0x03000000L, 0x00000018},
		{"RX_CFG_LEQ_LOOP_GAIN_GEN3", 0x30000000L, 0x0000001c},
		{"RX_CFG_LEQ_LOOP_GAIN_GEN2", 0x0c000000L, 0x0000001a},
		{"RX_DCLK_EN_ASRT_TO_ADAPT_HLD", 0xc0000000L, 0x0000001e}
	} },
	{"PB1_TX_LANE13_CTRL_REG0", 0x19880, {
		{"TX_CFG_SWING_BOOST_EN_13", 0x00000004L, 0x00000002},
		{"TX_DBG_PRBS_EN_13", 0x00000008L, 0x00000003},
		{"TX_CFG_DISPCLK_MODE_13", 0x00000001L, 0x00000000},
		{"TX_CFG_INV_DATA_13", 0x00000002L, 0x00000001}
	} },
	{"PB1_TX_GLB_CTRL_REG0", 0x18000, {
		{"TX_DRV_DATA_DSRT_DLY_VAL", 0x00000038L, 0x00000003},
		{"TX_DCLK_EN_LSX_ALWAYS_ON", 0x00800000L, 0x00000017},
		{"TX_CFG_RPTR_RST_VAL_GEN1", 0x00000700L, 0x00000008},
		{"TX_CFG_RPTR_RST_VAL_GEN3", 0x0001c000L, 0x0000000e},
		{"TX_CFG_RPTR_RST_VAL_GEN2", 0x00003800L, 0x0000000b},
		{"TX_DATA_CLK_GATING", 0x00080000L, 0x00000013},
		{"TX_FRONTEND_PWRON_IN_OFF", 0x01000000L, 0x00000018},
		{"TX_STAGGER_CTRL", 0x00060000L, 0x00000011},
		{"TX_PRESET_TABLE_BYPASS", 0x00100000L, 0x00000014},
		{"TX_DRV_DATA_ASRT_DLY_VAL", 0x00000007L, 0x00000000},
		{"TX_COEFF_ROUND_EN", 0x00200000L, 0x00000015},
		{"TX_COEFF_ROUND_DIR_VER", 0x00400000L, 0x00000016}
	} },
	{"PB1_TX_LANE14_SCI_STAT_OVRD_REG0", 0x19908, {
		{"DEEMPH_14", 0x00000080L, 0x00000007},
		{"TXMARG_14", 0x00000070L, 0x00000004},
		{"TXPWR_14", 0x00000007L, 0x00000000},
		{"INCOHERENTCK_14", 0x00000008L, 0x00000003},
		{"COEFFICIENTID_14", 0x00000300L, 0x00000008},
		{"COEFFICIENT_14", 0x0000fc00L, 0x0000000a}
	} },
	{"PCIE_PERF_CNTL_EVENT0_PORT_SEL", 0x0093, {
		{"PERF0_PORT_SEL_MST_C_CLK", 0x00000f00L, 0x00000008},
		{"PERF0_PORT_SEL_TXCLK2", 0x0f000000L, 0x00000018},
		{"PERF0_PORT_SEL_SLV_NS_C_CLK", 0x00f00000L, 0x00000014},
		{"PERF0_PORT_SEL_TXCLK", 0x0000000fL, 0x00000000},
		{"PERF0_PORT_SEL_SLV_R_CLK", 0x0000f000L, 0x0000000c},
		{"PERF0_PORT_SEL_SLV_S_C_CLK", 0x000f0000L, 0x00000010},
		{"PERF0_PORT_SEL_MST_R_CLK", 0x000000f0L, 0x00000004}
	} },
	{"PB1_TX_LANE0_SCI_STAT_OVRD_REG0", 0x18448, {
		{"COEFFICIENT_0", 0x0000fc00L, 0x0000000a},
		{"INCOHERENTCK_0", 0x00000008L, 0x00000003},
		{"TXMARG_0", 0x00000070L, 0x00000004},
		{"DEEMPH_0", 0x00000080L, 0x00000007},
		{"TXPWR_0", 0x00000007L, 0x00000000},
		{"COEFFICIENTID_0", 0x00000300L, 0x00000008}
	} },
	{"PCIE_PRBS_ERRCNT_10", 0x00DA, {
		{"PRBS_ERRCNT_10", 0xffffffffL, 0x00000000}
	} },
	{"PB1_PIF_CNTL2", 0x0014, {
		{"RXDETECT_OVERRIDE_EN", 0x00000080L, 0x00000007},
		{"RXDETECT_OVERRIDE_VAL_8", 0x00010000L, 0x00000010},
		{"RXDETECT_SAMPL_TIME", 0x00000006L, 0x00000001},
		{"RXDETECT_OVERRIDE_VAL_9", 0x00020000L, 0x00000011},
		{"RXDETECT_OVERRIDE_VAL_0", 0x00000100L, 0x00000008},
		{"RXDETECT_OVERRIDE_VAL_1", 0x00000200L, 0x00000009},
		{"RXDETECT_OVERRIDE_VAL_2", 0x00000400L, 0x0000000a},
		{"RXDETECT_OVERRIDE_VAL_3", 0x00000800L, 0x0000000b},
		{"RXDETECT_OVERRIDE_VAL_4", 0x00001000L, 0x0000000c},
		{"RXDETECT_OVERRIDE_VAL_5", 0x00002000L, 0x0000000d},
		{"RXDETECT_OVERRIDE_VAL_6", 0x00004000L, 0x0000000e},
		{"RXDETECT_OVERRIDE_VAL_7", 0x00008000L, 0x0000000f},
		{"RXDETECT_OVERRIDE_VAL_12", 0x00100000L, 0x00000014},
		{"RXDETECT_OVERRIDE_VAL_13", 0x00200000L, 0x00000015},
		{"RXDETECT_OVERRIDE_VAL_10", 0x00040000L, 0x00000012},
		{"RXDETECT_OVERRIDE_VAL_11", 0x00080000L, 0x00000013},
		{"RXDETECT_OVERRIDE_VAL_14", 0x00400000L, 0x00000016},
		{"RXDETECT_OVERRIDE_VAL_15", 0x00800000L, 0x00000017},
		{"RXPHYSTATUS_DELAY", 0x07000000L, 0x00000018}
	} },
	{"PCIE_PERF_COUNT0_MST_R_CLK", 0x0085, {
		{"COUNTER0", 0xffffffffL, 0x00000000}
	} },
	{"PCIE_TX_VENDOR_SPECIFIC", 0x0022, {
		{"TX_VENDOR_DATA", 0x00ffffffL, 0x00000000}
	} },
	{"PB0_TX_LANE11_OVRD_REG0", 0x19604, {
		{"TX_DCLK_EN_OVRD_EN_11", 0x00000002L, 0x00000001},
		{"TX_DRV_PWRON_OVRD_EN_11", 0x00000020L, 0x00000005},
		{"TX_DRV_PWRON_OVRD_VAL_11", 0x00000010L, 0x00000004},
		{"TX_DCLK_EN_OVRD_VAL_11", 0x00000001L, 0x00000000},
		{"TX_DRV_DATA_EN_OVRD_VAL_11", 0x00000004L, 0x00000002},
		{"TX_FRONTEND_PWRON_OVRD_VAL_11", 0x00000040L, 0x00000006},
		{"TX_FRONTEND_PWRON_OVRD_EN_11", 0x00000080L, 0x00000007},
		{"TX_DRV_DATA_EN_OVRD_EN_11", 0x00000008L, 0x00000003}
	} },
	{"PB1_RX_LANE9_SCI_STAT_OVRD_REG0", 0x17488, {
		{"RXPWR_9", 0x00000007L, 0x00000000},
		{"ELECIDLEDETEN_9", 0x00000008L, 0x00000003},
		{"RXPRESETHINT_9", 0x00000070L, 0x00000004},
		{"RESPONSEMODE_9", 0x00000200L, 0x00000009},
		{"ENABLEFOM_9", 0x00000080L, 0x00000007},
		{"REQUESTFOM_9", 0x00000100L, 0x00000008}
	} },
	{"PB1_PIF_SC_CTL", 0x0016, {
		{"SC_LANE_13_RESUME", 0x20000000L, 0x0000001d},
		{"SC_PHASE_5", 0x00001000L, 0x0000000c},
		{"SC_ENTER_L1_FROM_L0S", 0x00000010L, 0x00000004},
		{"SC_LANE_11_RESUME", 0x08000000L, 0x0000001b},
		{"SC_RXDETECT", 0x00000002L, 0x00000001},
		{"SC_LANE_10_RESUME", 0x04000000L, 0x0000001a},
		{"SC_LANE_12_RESUME", 0x10000000L, 0x0000001c},
		{"SC_LANE_8_RESUME", 0x01000000L, 0x00000018},
		{"SC_LANE_6_RESUME", 0x00400000L, 0x00000016},
		{"SC_EXIT_L1_TO_L0", 0x00000008L, 0x00000003},
		{"SC_LANE_1_RESUME", 0x00020000L, 0x00000011},
		{"SC_LANE_5_RESUME", 0x00200000L, 0x00000015},
		{"SC_LANE_14_RESUME", 0x40000000L, 0x0000001e},
		{"SC_LANE_0_RESUME", 0x00010000L, 0x00000010},
		{"SC_LANE_3_RESUME", 0x00080000L, 0x00000013},
		{"SC_ENTER_L1_FROM_L0", 0x00000020L, 0x00000005},
		{"SC_LANE_9_RESUME", 0x02000000L, 0x00000019},
		{"SC_SPEED_CHANGE", 0x00000040L, 0x00000006},
		{"SC_CALIBRATION", 0x00000001L, 0x00000000},
		{"SC_EXIT_L1_TO_L0S", 0x00000004L, 0x00000002},
		{"SC_PHASE_8", 0x00008000L, 0x0000000f},
		{"SC_PHASE_1", 0x00000100L, 0x00000008},
		{"SC_PHASE_3", 0x00000400L, 0x0000000a},
		{"SC_PHASE_2", 0x00000200L, 0x00000009},
		{"SC_LANE_4_RESUME", 0x00100000L, 0x00000014},
		{"SC_PHASE_4", 0x00000800L, 0x0000000b},
		{"SC_PHASE_7", 0x00004000L, 0x0000000e},
		{"SC_PHASE_6", 0x00002000L, 0x0000000d},
		{"SC_LANE_7_RESUME", 0x00800000L, 0x00000017},
		{"SC_LANE_15_RESUME", 0x80000000L, 0x0000001f},
		{"SC_LANE_2_RESUME", 0x00040000L, 0x00000012}
	} },
	{"PB1_RX_LANE12_SCI_STAT_OVRD_REG0", 0x17848, {
		{"ELECIDLEDETEN_12", 0x00000008L, 0x00000003},
		{"REQUESTFOM_12", 0x00000100L, 0x00000008},
		{"ENABLEFOM_12", 0x00000080L, 0x00000007},
		{"RXPWR_12", 0x00000007L, 0x00000000},
		{"RESPONSEMODE_12", 0x00000200L, 0x00000009},
		{"RXPRESETHINT_12", 0x00000070L, 0x00000004}
	} },
	{"PEER3_FB_OFFSET_LO", 0x14EC, {
		{"PEER3_FB_OFFSET_LO", 0x000fffffL, 0x00000000},
		{"PEER3_FB_EN", 0x80000000L, 0x0000001f}
	} },
	{"PB1_TX_LANE9_OVRD_REG0", 0x19484, {
		{"TX_DRV_PWRON_OVRD_VAL_9", 0x00000010L, 0x00000004},
		{"TX_DRV_DATA_EN_OVRD_EN_9", 0x00000008L, 0x00000003},
		{"TX_DCLK_EN_OVRD_EN_9", 0x00000002L, 0x00000001},
		{"TX_DRV_PWRON_OVRD_EN_9", 0x00000020L, 0x00000005},
		{"TX_DRV_DATA_EN_OVRD_VAL_9", 0x00000004L, 0x00000002},
		{"TX_DCLK_EN_OVRD_VAL_9", 0x00000001L, 0x00000000},
		{"TX_FRONTEND_PWRON_OVRD_VAL_9", 0x00000040L, 0x00000006},
		{"TX_FRONTEND_PWRON_OVRD_EN_9", 0x00000080L, 0x00000007}
	} },
	{"PCIE_CONFIG_CNTL", 0x0011, {
		{"CI_MAX_READ_SAFE_MODE", 0x01000000L, 0x00000018},
		{"CI_PRIV_MAX_PAYLOAD_SIZE", 0x000e0000L, 0x00000011},
		{"CI_MAX_PAYLOAD_SIZE_MODE", 0x00010000L, 0x00000010},
		{"CI_EXTENDED_TAG_EN_OVERRIDE", 0x02000000L, 0x00000019},
		{"DYN_CLK_LATENCY", 0x0000000fL, 0x00000000},
		{"CI_PRIV_MAX_READ_REQUEST_SIZE", 0x00e00000L, 0x00000015},
		{"CI_MAX_READ_REQUEST_SIZE_MODE", 0x00100000L, 0x00000014}
	} },
	{"PCIE_LC_BEST_EQ_SETTINGS", 0x00B9, {
		{"LC_BEST_FOM", 0x3fc00000L, 0x00000016},
		{"LC_BEST_POSTCURSOR", 0x003f0000L, 0x00000010},
		{"LC_BEST_PRECURSOR", 0x000003f0L, 0x00000004},
		{"LC_BEST_PRESET", 0x0000000fL, 0x00000000},
		{"LC_BEST_CURSOR", 0x0000fc00L, 0x0000000a}
	} },
	{"PB1_STRAP_TX_REG0", 0x12024, {

	} },
	{"PCIE_TX_REQUESTER_ID", 0x0021, {
		{"TX_REQUESTER_ID_DEVICE", 0x000000f8L, 0x00000003},
		{"TX_REQUESTER_ID_BUS", 0x0000ff00L, 0x00000008},
		{"TX_REQUESTER_ID_FUNCTION", 0x00000007L, 0x00000000}
	} },
	{"PB1_TX_LANE8_SCI_STAT_OVRD_REG0", 0x19448, {
		{"INCOHERENTCK_8", 0x00000008L, 0x00000003},
		{"COEFFICIENT_8", 0x0000fc00L, 0x0000000a},
		{"TXPWR_8", 0x00000007L, 0x00000000},
		{"COEFFICIENTID_8", 0x00000300L, 0x00000008},
		{"TXMARG_8", 0x00000070L, 0x00000004},
		{"DEEMPH_8", 0x00000080L, 0x00000007}
	} },
	{"PCIE_TX_CREDITS_INIT_NP", 0x0034, {
		{"TX_CREDITS_INIT_NPH", 0x00ff0000L, 0x00000010},
		{"TX_CREDITS_INIT_NPD", 0x00000fffL, 0x00000000}
	} },
	{"PB1_TX_LANE2_OVRD_REG0", 0x18504, {
		{"TX_DCLK_EN_OVRD_EN_2", 0x00000002L, 0x00000001},
		{"TX_FRONTEND_PWRON_OVRD_VAL_2", 0x00000040L, 0x00000006},
		{"TX_DRV_DATA_EN_OVRD_EN_2", 0x00000008L, 0x00000003},
		{"TX_DRV_PWRON_OVRD_VAL_2", 0x00000010L, 0x00000004},
		{"TX_FRONTEND_PWRON_OVRD_EN_2", 0x00000080L, 0x00000007},
		{"TX_DRV_PWRON_OVRD_EN_2", 0x00000020L, 0x00000005},
		{"TX_DCLK_EN_OVRD_VAL_2", 0x00000001L, 0x00000000},
		{"TX_DRV_DATA_EN_OVRD_VAL_2", 0x00000004L, 0x00000002}
	} },
	{"PCIE_LC_N_FTS_CNTL", 0x00A3, {
		{"LC_XMIT_N_FTS_LIMIT", 0x00ff0000L, 0x00000010},
		{"LC_XMIT_N_FTS_OVERRIDE_EN", 0x00000100L, 0x00000008},
		{"LC_N_FTS", 0xff000000L, 0x00000018},
		{"LC_XMIT_N_FTS", 0x000000ffL, 0x00000000},
		{"LC_XMIT_FTS_BEFORE_RECOVERY", 0x00000200L, 0x00000009}
	} },
	{"BIF_FB_EN", 0x1524, {
		{"FB_WRITE_EN", 0x00000002L, 0x00000001},
		{"FB_READ_EN", 0x00000001L, 0x00000000}
	} },
	{"PB0_TX_LANE9_CTRL_REG0", 0x19480, {
		{"TX_DBG_PRBS_EN_9", 0x00000008L, 0x00000003},
		{"TX_CFG_INV_DATA_9", 0x00000002L, 0x00000001},
		{"TX_CFG_DISPCLK_MODE_9", 0x00000001L, 0x00000000},
		{"TX_CFG_SWING_BOOST_EN_9", 0x00000004L, 0x00000002}
	} },
	{"BIF_BACO_DEBUG_LATCH", 0x14DC, {
		{"BIF_BACO_LATCH_FLG", 0x00000001L, 0x00000000}
	} },
	{"IMPCTL_RESET", 0x14F5, {
		{"IMP_SW_RESET", 0x00000001L, 0x00000000}
	} },
	{"PB0_RX_LANE14_CTRL_REG0", 0x17900, {
		{"RX_CFG_OVR_PWRSF_14", 0x00002000L, 0x0000000d},
		{"RX_TST_BSCAN_EN_14", 0x00001000L, 0x0000000c},
		{"RX_DBG_ANALOG_SEL_14", 0x00000c00L, 0x0000000a},
		{"RX_BACKUP_14", 0x000000ffL, 0x00000000}
	} },
	{"PB0_RX_LANE3_SCI_STAT_OVRD_REG0", 0x16608, {
		{"RESPONSEMODE_3", 0x00000200L, 0x00000009},
		{"RXPRESETHINT_3", 0x00000070L, 0x00000004},
		{"ELECIDLEDETEN_3", 0x00000008L, 0x00000003},
		{"RXPWR_3", 0x00000007L, 0x00000000},
		{"ENABLEFOM_3", 0x00000080L, 0x00000007},
		{"REQUESTFOM_3", 0x00000100L, 0x00000008}
	} },
	{"PB0_PIF_PAIRING", 0x0011, {
		{"X2_LANE_13_12", 0x00000040L, 0x00000006},
		{"X8_LANE_15_8", 0x00020000L, 0x00000011},
		{"MULTI_PIF", 0x02000000L, 0x00000019},
		{"X2_LANE_1_0", 0x00000001L, 0x00000000},
		{"X2_LANE_11_10", 0x00000020L, 0x00000005},
		{"X4_LANE_11_8", 0x00000400L, 0x0000000a},
		{"X4_LANE_15_12", 0x00000800L, 0x0000000b},
		{"X4_LANE_3_0", 0x00000100L, 0x00000008},
		{"X4_LANE_7_4", 0x00000200L, 0x00000009},
		{"X2_LANE_15_14", 0x00000080L, 0x00000007},
		{"X8_LANE_7_0", 0x00010000L, 0x00000010},
		{"X2_LANE_3_2", 0x00000002L, 0x00000001},
		{"X2_LANE_5_4", 0x00000004L, 0x00000002},
		{"X16_LANE_15_0", 0x00100000L, 0x00000014},
		{"X2_LANE_9_8", 0x00000010L, 0x00000004},
		{"X2_LANE_7_6", 0x00000008L, 0x00000003}
	} },
	{"PB0_TX_LANE4_OVRD_REG0", 0x18844, {
		{"TX_DCLK_EN_OVRD_EN_4", 0x00000002L, 0x00000001},
		{"TX_DRV_PWRON_OVRD_VAL_4", 0x00000010L, 0x00000004},
		{"TX_DRV_DATA_EN_OVRD_EN_4", 0x00000008L, 0x00000003},
		{"TX_FRONTEND_PWRON_OVRD_EN_4", 0x00000080L, 0x00000007},
		{"TX_FRONTEND_PWRON_OVRD_VAL_4", 0x00000040L, 0x00000006},
		{"TX_DCLK_EN_OVRD_VAL_4", 0x00000001L, 0x00000000},
		{"TX_DRV_DATA_EN_OVRD_VAL_4", 0x00000004L, 0x00000002},
		{"TX_DRV_PWRON_OVRD_EN_4", 0x00000020L, 0x00000005}
	} },
	{"PCIE_CNTL2", 0x001C, {
		{"SLV_MEM_AGGRESSIVE_LS_EN", 0x00020000L, 0x00000011},
		{"SLV_MEM_LS_EN", 0x00010000L, 0x00000010},
		{"MST_MEM_SD_EN", 0x00400000L, 0x00000016},
		{"RX_NP_MEM_WRITE_ENCODING", 0x1f000000L, 0x00000018},
		{"TX_ARB_MST_LIMIT", 0x000007c0L, 0x00000006},
		{"SLV_MEM_SD_EN", 0x00100000L, 0x00000014},
		{"MST_MEM_LS_EN", 0x00040000L, 0x00000012},
		{"REPLAY_MEM_SD_EN", 0x00800000L, 0x00000017},
		{"SLV_MEM_AGGRESSIVE_SD_EN", 0x00200000L, 0x00000015},
		{"TX_ARB_ROUND_ROBIN_EN", 0x00000001L, 0x00000000},
		{"TX_ARB_SLV_LIMIT", 0x0000003eL, 0x00000001},
		{"REPLAY_MEM_LS_EN", 0x00080000L, 0x00000013}
	} },
	{"PB1_PLL_RO0_OVRD_REG0", 0x14450, {
		{"PLL_CFG_RO_CORECLK_DIV_OVRD_EN_0", 0x00001000L, 0x0000000c},
		{"PLL_CFG_RO_VTOI_BIAS_CNTRL_OVRD_VAL_0", 0x40000000L, 0x0000001e},
		{"PLL_CFG_RO_CORECLK_EN_OVRD_EN_0", 0x00004000L, 0x0000000e},
		{"PLL_CFG_RO_VTOI_BIAS_CNTRL_OVRD_EN_0", 0x80000000L, 0x0000001f},
		{"PLL_CFG_RO_FBDIV_OVRD_EN_0", 0x10000000L, 0x0000001c},
		{"PLL_CFG_RO_CORECLK_DIV_OVRD_VAL_0", 0x00000e00L, 0x00000009},
		{"PLL_CFG_RO_BW_CNTRL_OVRD_EN_0", 0x00000100L, 0x00000008},
		{"PLL_CFG_RO_CORECLK_EN_OVRD_VAL_0", 0x00002000L, 0x0000000d},
		{"PLL_CFG_RO_BW_CNTRL_OVRD_VAL_0", 0x000000ffL, 0x00000000},
		{"PLL_CFG_RO_FBDIV_OVRD_VAL_0", 0x0fff8000L, 0x0000000f}
	} },
	{"PB1_PLL_RO0_OVRD_REG1", 0x14454, {
		{"PLL_RO_PWRON_OVRD_VAL_0", 0x00002000L, 0x0000000d},
		{"PLL_RO_PWRON_OVRD_EN_0", 0x00004000L, 0x0000000e},
		{"PLL_CFG_RO_VCO_MODE_OVRD_VAL_0", 0x000000c0L, 0x00000006},
		{"PLL_RO_HSCLK_RIGHT_EN_OVRD_VAL_0", 0x00000800L, 0x0000000b},
		{"PLL_CFG_RO_REFCLK_SRC_OVRD_VAL_0", 0x00380000L, 0x00000013},
		{"PLL_RO_HSCLK_LEFT_EN_OVRD_VAL_0", 0x00000200L, 0x00000009},
		{"PLL_CFG_RO_REFCLK_SRC_OVRD_EN_0", 0x00400000L, 0x00000016},
		{"PLL_RO_HSCLK_RIGHT_EN_OVRD_EN_0", 0x00001000L, 0x0000000c},
		{"PLL_CFG_RO_REFDIV_OVRD_EN_0", 0x00000020L, 0x00000005},
		{"PLL_CFG_RO_REFDIV_OVRD_VAL_0", 0x0000001fL, 0x00000000},
		{"PLL_RO_HSCLK_LEFT_EN_OVRD_EN_0", 0x00000400L, 0x0000000a},
		{"PLL_CFG_RO_VCO_MODE_OVRD_EN_0", 0x00000100L, 0x00000008}
	} },
	{"MM_DATA", 0x0001, {
		{"MM_DATA", 0xffffffffL, 0x00000000}
	} },
	{"BIF_SSA_GFX3_LOWER", 0x14D0, {
		{"SSA_GFX3_REG_STALL_EN", 0x80000000L, 0x0000001f},
		{"SSA_GFX3_LOWER", 0x0003fffcL, 0x00000002},
		{"SSA_GFX3_REG_CMP_EN", 0x40000000L, 0x0000001e}
	} },
	{"CONFIG_F0_BASE", 0x150B, {
		{"F0_BASE", 0xffffffffL, 0x00000000}
	} },
	{"PCIE_PRBS_LO_BITCNT", 0x00CE, {
		{"PRBS_LO_BITCNT", 0xffffffffL, 0x00000000}
	} },
	{"PB0_RX_LANE3_CTRL_REG0", 0x16600, {
		{"RX_CFG_OVR_PWRSF_3", 0x00002000L, 0x0000000d},
		{"RX_DBG_ANALOG_SEL_3", 0x00000c00L, 0x0000000a},
		{"RX_BACKUP_3", 0x000000ffL, 0x00000000},
		{"RX_TST_BSCAN_EN_3", 0x00001000L, 0x0000000c}
	} },
	{"PB0_TX_LANE7_SCI_STAT_OVRD_REG0", 0x18A08, {
		{"COEFFICIENT_7", 0x0000fc00L, 0x0000000a},
		{"INCOHERENTCK_7", 0x00000008L, 0x00000003},
		{"DEEMPH_7", 0x00000080L, 0x00000007},
		{"TXMARG_7", 0x00000070L, 0x00000004},
		{"COEFFICIENTID_7", 0x00000300L, 0x00000008},
		{"TXPWR_7", 0x00000007L, 0x00000000}
	} },
	{"HW_DEBUG", 0x1515, {
		{"HW_25_DEBUG", 0x02000000L, 0x00000019},
		{"HW_27_DEBUG", 0x08000000L, 0x0000001b},
		{"HW_08_DEBUG", 0x00000100L, 0x00000008},
		{"HW_28_DEBUG", 0x10000000L, 0x0000001c},
		{"HW_03_DEBUG", 0x00000008L, 0x00000003},
		{"HW_15_DEBUG", 0x00008000L, 0x0000000f},
		{"HW_01_DEBUG", 0x00000002L, 0x00000001},
		{"HW_18_DEBUG", 0x00040000L, 0x00000012},
		{"HW_30_DEBUG", 0x40000000L, 0x0000001e},
		{"HW_31_DEBUG", 0x80000000L, 0x0000001f},
		{"HW_13_DEBUG", 0x00002000L, 0x0000000d},
		{"HW_21_DEBUG", 0x00200000L, 0x00000015},
		{"HW_19_DEBUG", 0x00080000L, 0x00000013},
		{"HW_10_DEBUG", 0x00000400L, 0x0000000a},
		{"HW_20_DEBUG", 0x00100000L, 0x00000014},
		{"HW_11_DEBUG", 0x00000800L, 0x0000000b},
		{"HW_05_DEBUG", 0x00000020L, 0x00000005},
		{"HW_00_DEBUG", 0x00000001L, 0x00000000},
		{"HW_14_DEBUG", 0x00004000L, 0x0000000e},
		{"HW_02_DEBUG", 0x00000004L, 0x00000002},
		{"HW_16_DEBUG", 0x00010000L, 0x00000010},
		{"HW_23_DEBUG", 0x00800000L, 0x00000017},
		{"HW_22_DEBUG", 0x00400000L, 0x00000016},
		{"HW_26_DEBUG", 0x04000000L, 0x0000001a},
		{"HW_04_DEBUG", 0x00000010L, 0x00000004},
		{"HW_24_DEBUG", 0x01000000L, 0x00000018},
		{"HW_07_DEBUG", 0x00000080L, 0x00000007},
		{"HW_09_DEBUG", 0x00000200L, 0x00000009},
		{"HW_29_DEBUG", 0x20000000L, 0x0000001d},
		{"HW_06_DEBUG", 0x00000040L, 0x00000006},
		{"HW_12_DEBUG", 0x00001000L, 0x0000000c},
		{"HW_17_DEBUG", 0x00020000L, 0x00000011}
	} },
	{"PB0_RX_GLB_SCI_STAT_OVRD_REG0", 0x16028, {
		{"IGNR_RXPWR_SCI_UPDT_L4T7", 0x00000002L, 0x00000001},
		{"IGNR_ELECIDLEDETEN_SCI_UPDT_L0T3", 0x00000010L, 0x00000004},
		{"IGNR_ENABLEFOM_SCI_UPDT_L12T15", 0x00008000L, 0x0000000f},
		{"IGNR_RXPRESETHINT_SCI_UPDT_L8T11", 0x00000400L, 0x0000000a},
		{"IGNR_REQUESTFOM_SCI_UPDT_L12T15", 0x00080000L, 0x00000013},
		{"IGNR_RESPONSEMODE_SCI_UPDT_L8T11", 0x00400000L, 0x00000016},
		{"IGNR_RXPWR_SCI_UPDT_L8T11", 0x00000004L, 0x00000002},
		{"IGNR_RESPONSEMODE_SCI_UPDT_L4T7", 0x00200000L, 0x00000015},
		{"IGNR_REQUESTFOM_SCI_UPDT_L4T7", 0x00020000L, 0x00000011},
		{"IGNR_ENABLEFOM_SCI_UPDT_L4T7", 0x00002000L, 0x0000000d},
		{"IGNR_RXPWR_SCI_UPDT_L12T15", 0x00000008L, 0x00000003},
		{"IGNR_REQUESTFOM_SCI_UPDT_L8T11", 0x00040000L, 0x00000012},
		{"IGNR_ELECIDLEDETEN_SCI_UPDT_L8T11", 0x00000040L, 0x00000006},
		{"IGNR_ENABLEFOM_SCI_UPDT_L8T11", 0x00004000L, 0x0000000e},
		{"IGNR_ELECIDLEDETEN_SCI_UPDT_L4T7", 0x00000020L, 0x00000005},
		{"IGNR_RXPRESETHINT_SCI_UPDT_L0T3", 0x00000100L, 0x00000008},
		{"IGNR_RESPONSEMODE_SCI_UPDT_L0T3", 0x00100000L, 0x00000014},
		{"IGNR_RESPONSEMODE_SCI_UPDT_L12T15", 0x00800000L, 0x00000017},
		{"IGNR_RXPWR_SCI_UPDT_L0T3", 0x00000001L, 0x00000000},
		{"IGNR_ELECIDLEDETEN_SCI_UPDT_L12T15", 0x00000080L, 0x00000007},
		{"IGNR_REQUESTFOM_SCI_UPDT_L0T3", 0x00010000L, 0x00000010},
		{"IGNR_RXPRESETHINT_SCI_UPDT_L12T15", 0x00000800L, 0x0000000b},
		{"IGNR_RXPRESETHINT_SCI_UPDT_L4T7", 0x00000200L, 0x00000009},
		{"IGNR_ENABLEFOM_SCI_UPDT_L0T3", 0x00001000L, 0x0000000c}
	} },
	{"PB1_PLL_LC0_OVRD_REG1", 0x14494, {
		{"PLL_CFG_LC_REFCLK_SRC_OVRD_EN_0", 0x00000008L, 0x00000003},
		{"PLL_LC_HSCLK_LEFT_EN_OVRD_VAL_0", 0x00000010L, 0x00000004},
		{"PLL_LC_PWRON_OVRD_VAL_0", 0x00000100L, 0x00000008},
		{"PLL_CFG_LC_VCO_TUNE_OVRD_VAL_0", 0x0003c000L, 0x0000000e},
		{"PLL_LC_PWRON_OVRD_EN_0", 0x00000200L, 0x00000009},
		{"PLL_LC_HSCLK_RIGHT_EN_OVRD_EN_0", 0x00000080L, 0x00000007},
		{"PLL_LC_HSCLK_RIGHT_EN_OVRD_VAL_0", 0x00000040L, 0x00000006},
		{"PLL_LC_HSCLK_LEFT_EN_OVRD_EN_0", 0x00000020L, 0x00000005},
		{"PLL_CFG_LC_REFCLK_SRC_OVRD_VAL_0", 0x00000007L, 0x00000000},
		{"PLL_CFG_LC_VCO_TUNE_OVRD_EN_0", 0x00040000L, 0x00000012}
	} },
	{"PB0_TX_LANE8_CTRL_REG0", 0x19440, {
		{"TX_CFG_SWING_BOOST_EN_8", 0x00000004L, 0x00000002},
		{"TX_CFG_INV_DATA_8", 0x00000002L, 0x00000001},
		{"TX_DBG_PRBS_EN_8", 0x00000008L, 0x00000003},
		{"TX_CFG_DISPCLK_MODE_8", 0x00000001L, 0x00000000}
	} },
	{"PCIE_PERF_COUNT1_SLV_R_CLK", 0x008C, {
		{"COUNTER1", 0xffffffffL, 0x00000000}
	} },
	{"BIF_SSA_DISP_UPPER", 0x14D3, {
		{"SSA_DISP_UPPER", 0x0003fffcL, 0x00000002}
	} },
	{"PB0_TX_LANE15_SCI_STAT_OVRD_REG0", 0x19A08, {
		{"DEEMPH_15", 0x00000080L, 0x00000007},
		{"TXPWR_15", 0x00000007L, 0x00000000},
		{"TXMARG_15", 0x00000070L, 0x00000004},
		{"COEFFICIENTID_15", 0x00000300L, 0x00000008},
		{"COEFFICIENT_15", 0x0000fc00L, 0x0000000a},
		{"INCOHERENTCK_15", 0x00000008L, 0x00000003}
	} },
	{"PCIE_PERF_COUNT1_TXCLK2", 0x0097, {
		{"COUNTER1", 0xffffffffL, 0x00000000}
	} },
	{"INTERRUPT_CNTL", 0x151A, {
		{"IH_DUMMY_RD_OVERRIDE", 0x00000001L, 0x00000000},
		{"IH_REQ_NONSNOOP_EN", 0x00000008L, 0x00000003},
		{"SELECT_INT_GPIO_OUTPUT", 0x00006000L, 0x0000000d},
		{"GEN_IH_INT_EN", 0x00000100L, 0x00000008},
		{"IH_DUMMY_RD_EN", 0x00000002L, 0x00000001},
		{"IH_INTR_DLY_CNTR", 0x000000f0L, 0x00000004},
		{"GEN_GPIO_INT_EN", 0x00001e00L, 0x00000009}
	} },
	{"PCIE_LC_SPEED_CNTL", 0x00A4, {
		{"LC_GEN3_EN_STRAP", 0x00000002L, 0x00000001},
		{"LC_OTHER_SIDE_SUPPORTS_GEN3", 0x00200000L, 0x00000015},
		{"LC_FORCE_DIS_HW_SPEED_CHANGE", 0x00000100L, 0x00000008},
		{"LC_FORCE_DIS_SW_SPEED_CHANGE", 0x00000040L, 0x00000006},
		{"LC_DELAY_COEFF_UPDATE_DIS", 0x80000000L, 0x0000001f},
		{"LC_MULT_UPSTREAM_AUTO_SPD_CHNG_EN", 0x08000000L, 0x0000001b},
		{"LC_TARGET_LINK_SPEED_OVERRIDE_EN", 0x00000004L, 0x00000002},
		{"LC_INIT_SPEED_NEG_IN_L0s_EN", 0x10000000L, 0x0000001c},
		{"LC_DONT_CLR_TARGET_SPD_CHANGE_STATUS", 0x00008000L, 0x0000000f},
		{"LC_CHECK_DATA_RATE", 0x04000000L, 0x0000001a},
		{"LC_OTHER_SIDE_SUPPORTS_GEN2", 0x00080000L, 0x00000013},
		{"LC_INIT_SPEED_NEG_IN_L1_EN", 0x20000000L, 0x0000001d},
		{"LC_SPEED_CHANGE_ATTEMPTS_ALLOWED", 0x00000c00L, 0x0000000a},
		{"LC_DATA_RATE_ADVERTISED", 0x03000000L, 0x00000018},
		{"LC_DONT_CHECK_EQTS_IN_RCFG", 0x40000000L, 0x0000001e},
		{"LC_SPEED_CHANGE_ATTEMPT_FAILED", 0x00001000L, 0x0000000c},
		{"LC_SPEED_CHANGE_STATUS", 0x00800000L, 0x00000017},
		{"LC_AUTO_RECOVERY_DIS", 0x00400000L, 0x00000016},
		{"LC_GEN2_EN_STRAP", 0x00000001L, 0x00000000},
		{"LC_CURRENT_DATA_RATE", 0x00006000L, 0x0000000d},
		{"LC_CLR_FAILED_SPD_CHANGE_CNT", 0x00010000L, 0x00000010},
		{"LC_INITIATE_LINK_SPEED_CHANGE", 0x00000200L, 0x00000009},
		{"LC_OTHER_SIDE_EVER_SENT_GEN2", 0x00040000L, 0x00000012},
		{"LC_FORCE_EN_SW_SPEED_CHANGE", 0x00000020L, 0x00000005},
		{"LC_TARGET_LINK_SPEED_OVERRIDE", 0x00000018L, 0x00000003},
		{"LC_OTHER_SIDE_EVER_SENT_GEN3", 0x00100000L, 0x00000014},
		{"LC_FORCE_EN_HW_SPEED_CHANGE", 0x00000080L, 0x00000007},
		{"LC_1_OR_MORE_TS2_SPEED_ARC_EN", 0x00020000L, 0x00000011}
	} },
	{"PB0_HW_DEBUG", 0x12004, {
		{"PB0_HW_28_DEBUG", 0x10000000L, 0x0000001c},
		{"PB0_HW_31_DEBUG", 0x80000000L, 0x0000001f},
		{"PB0_HW_12_DEBUG", 0x00001000L, 0x0000000c},
		{"PB0_HW_14_DEBUG", 0x00004000L, 0x0000000e},
		{"PB0_HW_24_DEBUG", 0x01000000L, 0x00000018},
		{"PB0_HW_03_DEBUG", 0x00000008L, 0x00000003},
		{"PB0_HW_30_DEBUG", 0x40000000L, 0x0000001e},
		{"PB0_HW_06_DEBUG", 0x00000040L, 0x00000006},
		{"PB0_HW_07_DEBUG", 0x00000080L, 0x00000007},
		{"PB0_HW_15_DEBUG", 0x00008000L, 0x0000000f},
		{"PB0_HW_17_DEBUG", 0x00020000L, 0x00000011},
		{"PB0_HW_09_DEBUG", 0x00000200L, 0x00000009},
		{"PB0_HW_01_DEBUG", 0x00000002L, 0x00000001},
		{"PB0_HW_10_DEBUG", 0x00000400L, 0x0000000a},
		{"PB0_HW_26_DEBUG", 0x04000000L, 0x0000001a},
		{"PB0_HW_22_DEBUG", 0x00400000L, 0x00000016},
		{"PB0_HW_23_DEBUG", 0x00800000L, 0x00000017},
		{"PB0_HW_02_DEBUG", 0x00000004L, 0x00000002},
		{"PB0_HW_27_DEBUG", 0x08000000L, 0x0000001b},
		{"PB0_HW_00_DEBUG", 0x00000001L, 0x00000000},
		{"PB0_HW_21_DEBUG", 0x00200000L, 0x00000015},
		{"PB0_HW_11_DEBUG", 0x00000800L, 0x0000000b},
		{"PB0_HW_19_DEBUG", 0x00080000L, 0x00000013},
		{"PB0_HW_18_DEBUG", 0x00040000L, 0x00000012},
		{"PB0_HW_20_DEBUG", 0x00100000L, 0x00000014},
		{"PB0_HW_04_DEBUG", 0x00000010L, 0x00000004},
		{"PB0_HW_08_DEBUG", 0x00000100L, 0x00000008},
		{"PB0_HW_16_DEBUG", 0x00010000L, 0x00000010},
		{"PB0_HW_29_DEBUG", 0x20000000L, 0x0000001d},
		{"PB0_HW_05_DEBUG", 0x00000020L, 0x00000005},
		{"PB0_HW_25_DEBUG", 0x02000000L, 0x00000019},
		{"PB0_HW_13_DEBUG", 0x00002000L, 0x0000000d}
	} },
	{"BIOS_SCRATCH_7", 0x05D0, {
		{"BIOS_SCRATCH_7", 0xffffffffL, 0x00000000}
	} },
	{"PB1_RX_LANE9_CTRL_REG0", 0x17480, {
		{"RX_CFG_OVR_PWRSF_9", 0x00002000L, 0x0000000d},
		{"RX_BACKUP_9", 0x000000ffL, 0x00000000},
		{"RX_TST_BSCAN_EN_9", 0x00001000L, 0x0000000c},
		{"RX_DBG_ANALOG_SEL_9", 0x00000c00L, 0x0000000a}
	} },
	{"PCIE_TX_SEQ", 0x0024, {
		{"TX_NEXT_TRANSMIT_SEQ", 0x00000fffL, 0x00000000},
		{"TX_ACKD_SEQ", 0x0fff0000L, 0x00000010}
	} },
	{"PB0_TX_LANE6_SCI_STAT_OVRD_REG0", 0x18908, {
		{"COEFFICIENT_6", 0x0000fc00L, 0x0000000a},
		{"INCOHERENTCK_6", 0x00000008L, 0x00000003},
		{"DEEMPH_6", 0x00000080L, 0x00000007},
		{"TXMARG_6", 0x00000070L, 0x00000004},
		{"COEFFICIENTID_6", 0x00000300L, 0x00000008},
		{"TXPWR_6", 0x00000007L, 0x00000000}
	} },
	{"PB1_PIF_PDNB_OVERRIDE_9", 0x0031, {
		{"RXPWR_OVERRIDE_VAL_9", 0x00038000L, 0x0000000f},
		{"RXEN_OVERRIDE_EN_9", 0x00000100L, 0x00000008},
		{"RXPWR_OVERRIDE_EN_9", 0x00004000L, 0x0000000e},
		{"TX_PDNB_OVERRIDE_EN_9", 0x00000001L, 0x00000000},
		{"TX_PDNB_OVERRIDE_VAL_9", 0x0000000eL, 0x00000001},
		{"TXPWR_OVERRIDE_VAL_9", 0x00003800L, 0x0000000b},
		{"TXPWR_OVERRIDE_EN_9", 0x00000400L, 0x0000000a},
		{"RXEN_OVERRIDE_VAL_9", 0x00000200L, 0x00000009},
		{"RX_PDNB_OVERRIDE_EN_9", 0x00000010L, 0x00000004},
		{"RX_PDNB_OVERRIDE_VAL_9", 0x000000e0L, 0x00000005}
	} },
	{"PB1_PIF_PDNB_OVERRIDE_8", 0x0030, {
		{"RXPWR_OVERRIDE_EN_8", 0x00004000L, 0x0000000e},
		{"RXPWR_OVERRIDE_VAL_8", 0x00038000L, 0x0000000f},
		{"TX_PDNB_OVERRIDE_EN_8", 0x00000001L, 0x00000000},
		{"RXEN_OVERRIDE_EN_8", 0x00000100L, 0x00000008},
		{"TX_PDNB_OVERRIDE_VAL_8", 0x0000000eL, 0x00000001},
		{"TXPWR_OVERRIDE_EN_8", 0x00000400L, 0x0000000a},
		{"TXPWR_OVERRIDE_VAL_8", 0x00003800L, 0x0000000b},
		{"RXEN_OVERRIDE_VAL_8", 0x00000200L, 0x00000009},
		{"RX_PDNB_OVERRIDE_EN_8", 0x00000010L, 0x00000004},
		{"RX_PDNB_OVERRIDE_VAL_8", 0x000000e0L, 0x00000005}
	} },
	{"PB1_PIF_PDNB_OVERRIDE_7", 0x0027, {
		{"TXPWR_OVERRIDE_VAL_7", 0x00003800L, 0x0000000b},
		{"TXPWR_OVERRIDE_EN_7", 0x00000400L, 0x0000000a},
		{"TX_PDNB_OVERRIDE_VAL_7", 0x0000000eL, 0x00000001},
		{"TX_PDNB_OVERRIDE_EN_7", 0x00000001L, 0x00000000},
		{"RXEN_OVERRIDE_EN_7", 0x00000100L, 0x00000008},
		{"RXPWR_OVERRIDE_VAL_7", 0x00038000L, 0x0000000f},
		{"RX_PDNB_OVERRIDE_VAL_7", 0x000000e0L, 0x00000005},
		{"RXEN_OVERRIDE_VAL_7", 0x00000200L, 0x00000009},
		{"RX_PDNB_OVERRIDE_EN_7", 0x00000010L, 0x00000004},
		{"RXPWR_OVERRIDE_EN_7", 0x00004000L, 0x0000000e}
	} },
	{"PB1_PIF_PDNB_OVERRIDE_6", 0x0026, {
		{"TXPWR_OVERRIDE_EN_6", 0x00000400L, 0x0000000a},
		{"TXPWR_OVERRIDE_VAL_6", 0x00003800L, 0x0000000b},
		{"TX_PDNB_OVERRIDE_VAL_6", 0x0000000eL, 0x00000001},
		{"TX_PDNB_OVERRIDE_EN_6", 0x00000001L, 0x00000000},
		{"RXEN_OVERRIDE_EN_6", 0x00000100L, 0x00000008},
		{"RXPWR_OVERRIDE_VAL_6", 0x00038000L, 0x0000000f},
		{"RXEN_OVERRIDE_VAL_6", 0x00000200L, 0x00000009},
		{"RX_PDNB_OVERRIDE_VAL_6", 0x000000e0L, 0x00000005},
		{"RX_PDNB_OVERRIDE_EN_6", 0x00000010L, 0x00000004},
		{"RXPWR_OVERRIDE_EN_6", 0x00004000L, 0x0000000e}
	} },
	{"PB1_PIF_PDNB_OVERRIDE_5", 0x0025, {
		{"TX_PDNB_OVERRIDE_VAL_5", 0x0000000eL, 0x00000001},
		{"TXPWR_OVERRIDE_VAL_5", 0x00003800L, 0x0000000b},
		{"TXPWR_OVERRIDE_EN_5", 0x00000400L, 0x0000000a},
		{"TX_PDNB_OVERRIDE_EN_5", 0x00000001L, 0x00000000},
		{"RXEN_OVERRIDE_EN_5", 0x00000100L, 0x00000008},
		{"RXPWR_OVERRIDE_VAL_5", 0x00038000L, 0x0000000f},
		{"RXPWR_OVERRIDE_EN_5", 0x00004000L, 0x0000000e},
		{"RX_PDNB_OVERRIDE_VAL_5", 0x000000e0L, 0x00000005},
		{"RXEN_OVERRIDE_VAL_5", 0x00000200L, 0x00000009},
		{"RX_PDNB_OVERRIDE_EN_5", 0x00000010L, 0x00000004}
	} },
	{"PB1_PIF_SCRATCH", 0x0001, {
		{"PIF_SCRATCH", 0xffffffffL, 0x00000000}
	} },
	{"PB1_PIF_PDNB_OVERRIDE_3", 0x0023, {
		{"RXEN_OVERRIDE_VAL_3", 0x00000200L, 0x00000009},
		{"TXPWR_OVERRIDE_VAL_3", 0x00003800L, 0x0000000b},
		{"TXPWR_OVERRIDE_EN_3", 0x00000400L, 0x0000000a},
		{"TX_PDNB_OVERRIDE_VAL_3", 0x0000000eL, 0x00000001},
		{"RXPWR_OVERRIDE_VAL_3", 0x00038000L, 0x0000000f},
		{"RXEN_OVERRIDE_EN_3", 0x00000100L, 0x00000008},
		{"TX_PDNB_OVERRIDE_EN_3", 0x00000001L, 0x00000000},
		{"RX_PDNB_OVERRIDE_EN_3", 0x00000010L, 0x00000004},
		{"RXPWR_OVERRIDE_EN_3", 0x00004000L, 0x0000000e},
		{"RX_PDNB_OVERRIDE_VAL_3", 0x000000e0L, 0x00000005}
	} },
	{"PB1_PIF_PDNB_OVERRIDE_2", 0x0022, {
		{"TX_PDNB_OVERRIDE_EN_2", 0x00000001L, 0x00000000},
		{"TXPWR_OVERRIDE_EN_2", 0x00000400L, 0x0000000a},
		{"TXPWR_OVERRIDE_VAL_2", 0x00003800L, 0x0000000b},
		{"TX_PDNB_OVERRIDE_VAL_2", 0x0000000eL, 0x00000001},
		{"RXPWR_OVERRIDE_VAL_2", 0x00038000L, 0x0000000f},
		{"RXEN_OVERRIDE_EN_2", 0x00000100L, 0x00000008},
		{"RX_PDNB_OVERRIDE_VAL_2", 0x000000e0L, 0x00000005},
		{"RX_PDNB_OVERRIDE_EN_2", 0x00000010L, 0x00000004},
		{"RXEN_OVERRIDE_VAL_2", 0x00000200L, 0x00000009},
		{"RXPWR_OVERRIDE_EN_2", 0x00004000L, 0x0000000e}
	} },
	{"PB1_PIF_PDNB_OVERRIDE_1", 0x0021, {
		{"TX_PDNB_OVERRIDE_EN_1", 0x00000001L, 0x00000000},
		{"TX_PDNB_OVERRIDE_VAL_1", 0x0000000eL, 0x00000001},
		{"TXPWR_OVERRIDE_VAL_1", 0x00003800L, 0x0000000b},
		{"TXPWR_OVERRIDE_EN_1", 0x00000400L, 0x0000000a},
		{"RXPWR_OVERRIDE_VAL_1", 0x00038000L, 0x0000000f},
		{"RXEN_OVERRIDE_EN_1", 0x00000100L, 0x00000008},
		{"RXPWR_OVERRIDE_EN_1", 0x00004000L, 0x0000000e},
		{"RXEN_OVERRIDE_VAL_1", 0x00000200L, 0x00000009},
		{"RX_PDNB_OVERRIDE_EN_1", 0x00000010L, 0x00000004},
		{"RX_PDNB_OVERRIDE_VAL_1", 0x000000e0L, 0x00000005}
	} },
	{"PB1_PIF_PDNB_OVERRIDE_0", 0x0020, {
		{"TX_PDNB_OVERRIDE_EN_0", 0x00000001L, 0x00000000},
		{"TX_PDNB_OVERRIDE_VAL_0", 0x0000000eL, 0x00000001},
		{"TXPWR_OVERRIDE_EN_0", 0x00000400L, 0x0000000a},
		{"TXPWR_OVERRIDE_VAL_0", 0x00003800L, 0x0000000b},
		{"RXPWR_OVERRIDE_VAL_0", 0x00038000L, 0x0000000f},
		{"RXEN_OVERRIDE_EN_0", 0x00000100L, 0x00000008},
		{"RXPWR_OVERRIDE_EN_0", 0x00004000L, 0x0000000e},
		{"RXEN_OVERRIDE_VAL_0", 0x00000200L, 0x00000009},
		{"RX_PDNB_OVERRIDE_EN_0", 0x00000010L, 0x00000004},
		{"RX_PDNB_OVERRIDE_VAL_0", 0x000000e0L, 0x00000005}
	} },
	{"PB0_RX_LANE7_SCI_STAT_OVRD_REG0", 0x16A08, {
		{"ELECIDLEDETEN_7", 0x00000008L, 0x00000003},
		{"RESPONSEMODE_7", 0x00000200L, 0x00000009},
		{"RXPWR_7", 0x00000007L, 0x00000000},
		{"RXPRESETHINT_7", 0x00000070L, 0x00000004},
		{"ENABLEFOM_7", 0x00000080L, 0x00000007},
		{"REQUESTFOM_7", 0x00000100L, 0x00000008}
	} },
	{"PCIE_P_DECODER_STATUS", 0x0042, {
		{"P_DECODE_ERR", 0x0000ffffL, 0x00000000}
	} },
	{"PCIE_LC_STATE9", 0x0025, {
		{"LC_PREV_STATE39", 0x3f000000L, 0x00000018},
		{"LC_PREV_STATE38", 0x003f0000L, 0x00000010},
		{"LC_PREV_STATE37", 0x00003f00L, 0x00000008},
		{"LC_PREV_STATE36", 0x0000003fL, 0x00000000}
	} },
	{"PB1_PIF_PWRDOWN_3", 0x0018, {
		{"PLL_POWER_STATE_IN_OFF_3", 0x00001c00L, 0x0000000a},
		{"PLL_RAMP_UP_TIME_3", 0x07000000L, 0x00000018},
		{"PLL_POWER_STATE_IN_TXS2_3", 0x00000380L, 0x00000007},
		{"PLLPWR_OVERRIDE_EN_3", 0x10000000L, 0x0000001c},
		{"PLLPWR_OVERRIDE_VAL_3", 0xe0000000L, 0x0000001d},
		{"FORCE_RXEN_IN_L0s_3", 0x00000008L, 0x00000003},
		{"RX_POWER_STATE_IN_RXS2_3", 0x00000070L, 0x00000004},
		{"TX2P5CLK_CLOCK_GATING_EN_3", 0x00010000L, 0x00000010},
		{"TX_POWER_STATE_IN_TXS2_3", 0x00000007L, 0x00000000}
	} },
	{"PB0_TX_LANE13_OVRD_REG0", 0x19884, {
		{"TX_DRV_PWRON_OVRD_EN_13", 0x00000020L, 0x00000005},
		{"TX_DCLK_EN_OVRD_EN_13", 0x00000002L, 0x00000001},
		{"TX_DRV_PWRON_OVRD_VAL_13", 0x00000010L, 0x00000004},
		{"TX_DCLK_EN_OVRD_VAL_13", 0x00000001L, 0x00000000},
		{"TX_DRV_DATA_EN_OVRD_VAL_13", 0x00000004L, 0x00000002},
		{"TX_DRV_DATA_EN_OVRD_EN_13", 0x00000008L, 0x00000003},
		{"TX_FRONTEND_PWRON_OVRD_VAL_13", 0x00000040L, 0x00000006},
		{"TX_FRONTEND_PWRON_OVRD_EN_13", 0x00000080L, 0x00000007}
	} },
	{"PCIE_PERF_COUNT1_SLV_S_C_CLK", 0x008F, {
		{"COUNTER1", 0xffffffffL, 0x00000000}
	} },
	{"PCIE_LC_STATE5", 0x00AA, {
		{"LC_PREV_STATE22", 0x003f0000L, 0x00000010},
		{"LC_PREV_STATE23", 0x3f000000L, 0x00000018},
		{"LC_PREV_STATE20", 0x0000003fL, 0x00000000},
		{"LC_PREV_STATE21", 0x00003f00L, 0x00000008}
	} },
	{"PCIE_LC_STATE4", 0x00A9, {
		{"LC_PREV_STATE17", 0x00003f00L, 0x00000008},
		{"LC_PREV_STATE16", 0x0000003fL, 0x00000000},
		{"LC_PREV_STATE19", 0x3f000000L, 0x00000018},
		{"LC_PREV_STATE18", 0x003f0000L, 0x00000010}
	} },
	{"PCIE_LC_STATE7", 0x0023, {
		{"LC_PREV_STATE31", 0x3f000000L, 0x00000018},
		{"LC_PREV_STATE30", 0x003f0000L, 0x00000010},
		{"LC_PREV_STATE28", 0x0000003fL, 0x00000000},
		{"LC_PREV_STATE29", 0x00003f00L, 0x00000008}
	} },
	{"PB0_TX_LANE14_CTRL_REG0", 0x19900, {
		{"TX_CFG_INV_DATA_14", 0x00000002L, 0x00000001},
		{"TX_CFG_DISPCLK_MODE_14", 0x00000001L, 0x00000000},
		{"TX_DBG_PRBS_EN_14", 0x00000008L, 0x00000003},
		{"TX_CFG_SWING_BOOST_EN_14", 0x00000004L, 0x00000002}
	} },
	{"PCIE_LC_STATE1", 0x00A6, {
		{"LC_PREV_STATE7", 0x3f000000L, 0x00000018},
		{"LC_PREV_STATE6", 0x003f0000L, 0x00000010},
		{"LC_PREV_STATE5", 0x00003f00L, 0x00000008},
		{"LC_PREV_STATE4", 0x0000003fL, 0x00000000}
	} },
	{"PB1_TX_LANE1_OVRD_REG0", 0x18484, {
		{"TX_DCLK_EN_OVRD_EN_1", 0x00000002L, 0x00000001},
		{"TX_DRV_PWRON_OVRD_VAL_1", 0x00000010L, 0x00000004},
		{"TX_DRV_DATA_EN_OVRD_EN_1", 0x00000008L, 0x00000003},
		{"TX_FRONTEND_PWRON_OVRD_VAL_1", 0x00000040L, 0x00000006},
		{"TX_FRONTEND_PWRON_OVRD_EN_1", 0x00000080L, 0x00000007},
		{"TX_DRV_DATA_EN_OVRD_VAL_1", 0x00000004L, 0x00000002},
		{"TX_DCLK_EN_OVRD_VAL_1", 0x00000001L, 0x00000000},
		{"TX_DRV_PWRON_OVRD_EN_1", 0x00000020L, 0x00000005}
	} },
	{"PCIE_LC_STATE3", 0x00A8, {
		{"LC_PREV_STATE15", 0x3f000000L, 0x00000018},
		{"LC_PREV_STATE14", 0x003f0000L, 0x00000010},
		{"LC_PREV_STATE13", 0x00003f00L, 0x00000008},
		{"LC_PREV_STATE12", 0x0000003fL, 0x00000000}
	} },
	{"PCIE_LC_STATE2", 0x00A7, {
		{"LC_PREV_STATE8", 0x0000003fL, 0x00000000},
		{"LC_PREV_STATE9", 0x00003f00L, 0x00000008},
		{"LC_PREV_STATE11", 0x3f000000L, 0x00000018},
		{"LC_PREV_STATE10", 0x003f0000L, 0x00000010}
	} },
	{"PB0_TX_LANE5_CTRL_REG0", 0x18880, {
		{"TX_CFG_SWING_BOOST_EN_5", 0x00000004L, 0x00000002},
		{"TX_CFG_DISPCLK_MODE_5", 0x00000001L, 0x00000000},
		{"TX_DBG_PRBS_EN_5", 0x00000008L, 0x00000003},
		{"TX_CFG_INV_DATA_5", 0x00000002L, 0x00000001}
	} },
	{"PB0_PIF_PWRDOWN_0", 0x0012, {
		{"PLL_RAMP_UP_TIME_0", 0x07000000L, 0x00000018},
		{"PLL_POWER_STATE_IN_OFF_0", 0x00001c00L, 0x0000000a},
		{"PLL_POWER_STATE_IN_TXS2_0", 0x00000380L, 0x00000007},
		{"PLLPWR_OVERRIDE_EN_0", 0x10000000L, 0x0000001c},
		{"TX_POWER_STATE_IN_TXS2_0", 0x00000007L, 0x00000000},
		{"FORCE_RXEN_IN_L0s_0", 0x00000008L, 0x00000003},
		{"PLLPWR_OVERRIDE_VAL_0", 0xe0000000L, 0x0000001d},
		{"TX2P5CLK_CLOCK_GATING_EN_0", 0x00010000L, 0x00000010},
		{"RX_POWER_STATE_IN_RXS2_0", 0x00000070L, 0x00000004}
	} },
	{"PCIE_PRBS_CLR", 0x00C8, {
		{"PRBS_CHECKER_DEBUG_BUS_SELECT", 0x000f0000L, 0x00000010},
		{"PRBS_CLR", 0x0000ffffL, 0x00000000}
	} },
	{"PB0_PIF_PWRDOWN_1", 0x0013, {
		{"PLL_POWER_STATE_IN_OFF_1", 0x00001c00L, 0x0000000a},
		{"PLL_RAMP_UP_TIME_1", 0x07000000L, 0x00000018},
		{"PLLPWR_OVERRIDE_VAL_1", 0xe0000000L, 0x0000001d},
		{"PLL_POWER_STATE_IN_TXS2_1", 0x00000380L, 0x00000007},
		{"PLLPWR_OVERRIDE_EN_1", 0x10000000L, 0x0000001c},
		{"TX_POWER_STATE_IN_TXS2_1", 0x00000007L, 0x00000000},
		{"FORCE_RXEN_IN_L0s_1", 0x00000008L, 0x00000003},
		{"RX_POWER_STATE_IN_RXS2_1", 0x00000070L, 0x00000004},
		{"TX2P5CLK_CLOCK_GATING_EN_1", 0x00010000L, 0x00000010}
	} },
	{"PB1_TX_LANE4_OVRD_REG0", 0x18844, {
		{"TX_DCLK_EN_OVRD_EN_4", 0x00000002L, 0x00000001},
		{"TX_DRV_PWRON_OVRD_VAL_4", 0x00000010L, 0x00000004},
		{"TX_DRV_DATA_EN_OVRD_EN_4", 0x00000008L, 0x00000003},
		{"TX_FRONTEND_PWRON_OVRD_EN_4", 0x00000080L, 0x00000007},
		{"TX_FRONTEND_PWRON_OVRD_VAL_4", 0x00000040L, 0x00000006},
		{"TX_DCLK_EN_OVRD_VAL_4", 0x00000001L, 0x00000000},
		{"TX_DRV_DATA_EN_OVRD_VAL_4", 0x00000004L, 0x00000002},
		{"TX_DRV_PWRON_OVRD_EN_4", 0x00000020L, 0x00000005}
	} },
	{"PB1_TX_LANE5_OVRD_REG0", 0x18884, {
		{"TX_DCLK_EN_OVRD_EN_5", 0x00000002L, 0x00000001},
		{"TX_DRV_PWRON_OVRD_VAL_5", 0x00000010L, 0x00000004},
		{"TX_DRV_DATA_EN_OVRD_EN_5", 0x00000008L, 0x00000003},
		{"TX_FRONTEND_PWRON_OVRD_VAL_5", 0x00000040L, 0x00000006},
		{"TX_FRONTEND_PWRON_OVRD_EN_5", 0x00000080L, 0x00000007},
		{"TX_DCLK_EN_OVRD_VAL_5", 0x00000001L, 0x00000000},
		{"TX_DRV_DATA_EN_OVRD_VAL_5", 0x00000004L, 0x00000002},
		{"TX_DRV_PWRON_OVRD_EN_5", 0x00000020L, 0x00000005}
	} },
	{"PB0_PIF_SEQ_STATUS_4", 0x002C, {
		{"SEQ_CALIBRATION_4", 0x00000001L, 0x00000000},
		{"SEQ_EXIT_L1_TO_L0_4", 0x00000008L, 0x00000003},
		{"SEQ_EXIT_L1_TO_L0S_4", 0x00000004L, 0x00000002},
		{"SEQ_ENTER_L1_FROM_L0S_4", 0x00000010L, 0x00000004},
		{"SEQ_PHASE_4", 0x00000700L, 0x00000008},
		{"SEQ_ENTER_L1_FROM_L0_4", 0x00000020L, 0x00000005},
		{"SEQ_RXDETECT_4", 0x00000002L, 0x00000001},
		{"SEQ_SPEED_CHANGE_4", 0x00000040L, 0x00000006}
	} },
	{"PB1_PLL_RO1_SCI_STAT_OVRD_REG0", 0x14464, {
		{"PLL_RO1_IGNR_PLLPWR_SCI_UPDT", 0x00000001L, 0x00000000},
		{"PLL_RO1_FREQMODE", 0x00000300L, 0x00000008},
		{"PLL_RO1_IGNR_FREQMODE_SCI_UPDT", 0x00000002L, 0x00000001},
		{"PLL_RO1_PLLPWR", 0x00000070L, 0x00000004}
	} },
	{"PB0_PIF_PWRDOWN_3", 0x0018, {
		{"PLL_POWER_STATE_IN_OFF_3", 0x00001c00L, 0x0000000a},
		{"PLL_RAMP_UP_TIME_3", 0x07000000L, 0x00000018},
		{"PLL_POWER_STATE_IN_TXS2_3", 0x00000380L, 0x00000007},
		{"PLLPWR_OVERRIDE_EN_3", 0x10000000L, 0x0000001c},
		{"PLLPWR_OVERRIDE_VAL_3", 0xe0000000L, 0x0000001d},
		{"FORCE_RXEN_IN_L0s_3", 0x00000008L, 0x00000003},
		{"RX_POWER_STATE_IN_RXS2_3", 0x00000070L, 0x00000004},
		{"TX2P5CLK_CLOCK_GATING_EN_3", 0x00010000L, 0x00000010},
		{"TX_POWER_STATE_IN_TXS2_3", 0x00000007L, 0x00000000}
	} },
	{"PEER3_FB_OFFSET_HI", 0x14ED, {
		{"PEER3_FB_OFFSET_HI", 0x000fffffL, 0x00000000}
	} },
	{"PB0_TX_LANE3_SCI_STAT_OVRD_REG0", 0x18608, {
		{"COEFFICIENT_3", 0x0000fc00L, 0x0000000a},
		{"INCOHERENTCK_3", 0x00000008L, 0x00000003},
		{"TXMARG_3", 0x00000070L, 0x00000004},
		{"DEEMPH_3", 0x00000080L, 0x00000007},
		{"COEFFICIENTID_3", 0x00000300L, 0x00000008},
		{"TXPWR_3", 0x00000007L, 0x00000000}
	} },
	{"PB0_PIF_SEQ_STATUS_0", 0x0028, {
		{"SEQ_CALIBRATION_0", 0x00000001L, 0x00000000},
		{"SEQ_EXIT_L1_TO_L0_0", 0x00000008L, 0x00000003},
		{"SEQ_PHASE_0", 0x00000700L, 0x00000008},
		{"SEQ_EXIT_L1_TO_L0S_0", 0x00000004L, 0x00000002},
		{"SEQ_ENTER_L1_FROM_L0S_0", 0x00000010L, 0x00000004},
		{"SEQ_RXDETECT_0", 0x00000002L, 0x00000001},
		{"SEQ_SPEED_CHANGE_0", 0x00000040L, 0x00000006},
		{"SEQ_ENTER_L1_FROM_L0_0", 0x00000020L, 0x00000005}
	} },
	{"PB0_PIF_SEQ_STATUS_5", 0x002D, {
		{"SEQ_CALIBRATION_5", 0x00000001L, 0x00000000},
		{"SEQ_EXIT_L1_TO_L0_5", 0x00000008L, 0x00000003},
		{"SEQ_EXIT_L1_TO_L0S_5", 0x00000004L, 0x00000002},
		{"SEQ_ENTER_L1_FROM_L0S_5", 0x00000010L, 0x00000004},
		{"SEQ_PHASE_5", 0x00000700L, 0x00000008},
		{"SEQ_ENTER_L1_FROM_L0_5", 0x00000020L, 0x00000005},
		{"SEQ_RXDETECT_5", 0x00000002L, 0x00000001},
		{"SEQ_SPEED_CHANGE_5", 0x00000040L, 0x00000006}
	} },
	{"PB1_PLL_LC0_OVRD_REG0", 0x14490, {
		{"PLL_CFG_LC_FBDIV_OVRD_VAL_0", 0x0003fc00L, 0x0000000a},
		{"PLL_CFG_LC_CORECLK_DIV_OVRD_VAL_0", 0x00000070L, 0x00000004},
		{"PLL_CFG_LC_REFDIV_OVRD_EN_0", 0x80000000L, 0x0000001f},
		{"PLL_CFG_LC_LF_CNTRL_OVRD_EN_0", 0x10000000L, 0x0000001c},
		{"PLL_CFG_LC_CORECLK_EN_OVRD_VAL_0", 0x00000100L, 0x00000008},
		{"PLL_CFG_LC_BW_CNTRL_OVRD_VAL_0", 0x00000007L, 0x00000000},
		{"PLL_CFG_LC_CORECLK_EN_OVRD_EN_0", 0x00000200L, 0x00000009},
		{"PLL_CFG_LC_FBDIV_OVRD_EN_0", 0x00040000L, 0x00000012},
		{"PLL_CFG_LC_LF_CNTRL_OVRD_VAL_0", 0x0ff80000L, 0x00000013},
		{"PLL_CFG_LC_REFDIV_OVRD_VAL_0", 0x60000000L, 0x0000001d},
		{"PLL_CFG_LC_CORECLK_DIV_OVRD_EN_0", 0x00000080L, 0x00000007},
		{"PLL_CFG_LC_BW_CNTRL_OVRD_EN_0", 0x00000008L, 0x00000003}
	} },
	{"PCIE_PERF_COUNT1_TXCLK", 0x0083, {
		{"COUNTER1", 0xffffffffL, 0x00000000}
	} },
	{"PCIEP_STRAP_MISC", 0x00C1, {
		{"STRAP_E2E_PREFIX_EN", 0x00000002L, 0x00000001},
		{"STRAP_REVERSE_LANES", 0x00000001L, 0x00000000},
		{"STRAP_EXTENDED_FMT_SUPPORTED", 0x00000004L, 0x00000002},
		{"STRAP_OBFF_SUPPORTED", 0x00000018L, 0x00000003}
	} },
	{"CONFIG_MEMSIZE", 0x150A, {
		{"CONFIG_MEMSIZE", 0xffffffffL, 0x00000000}
	} },
	{"PB0_PLL_LC1_SCI_STAT_OVRD_REG0", 0x14504, {
		{"PLL_LC1_IGNR_PLLPWR_SCI_UPDT", 0x00000001L, 0x00000000},
		{"PLL_LC1_IGNR_FREQMODE_SCI_UPDT", 0x00000002L, 0x00000001},
		{"PLL_LC1_PLLPWR", 0x00000070L, 0x00000004},
		{"PLL_LC1_FREQMODE", 0x00000300L, 0x00000008}
	} },
	{"PB0_TX_LANE1_SCI_STAT_OVRD_REG0", 0x18488, {
		{"COEFFICIENT_1", 0x0000fc00L, 0x0000000a},
		{"INCOHERENTCK_1", 0x00000008L, 0x00000003},
		{"TXMARG_1", 0x00000070L, 0x00000004},
		{"DEEMPH_1", 0x00000080L, 0x00000007},
		{"TXPWR_1", 0x00000007L, 0x00000000},
		{"COEFFICIENTID_1", 0x00000300L, 0x00000008}
	} },
	{"BIF_DEBUG_OUT", 0x151E, {
		{"DEBUG_OUTPUT", 0x0001ffffL, 0x00000000}
	} },
	{"PB0_TX_LANE10_CTRL_REG0", 0x19500, {
		{"TX_CFG_INV_DATA_10", 0x00000002L, 0x00000001},
		{"TX_CFG_SWING_BOOST_EN_10", 0x00000004L, 0x00000002},
		{"TX_CFG_DISPCLK_MODE_10", 0x00000001L, 0x00000000},
		{"TX_DBG_PRBS_EN_10", 0x00000008L, 0x00000003}
	} },
	{"MM_INDEX", 0x0000, {
		{"MM_APER", 0x80000000L, 0x0000001f},
		{"MM_OFFSET", 0x7fffffffL, 0x00000000}
	} },
	{"PB0_TX_LANE12_CTRL_REG0", 0x19840, {
		{"TX_CFG_SWING_BOOST_EN_12", 0x00000004L, 0x00000002},
		{"TX_CFG_DISPCLK_MODE_12", 0x00000001L, 0x00000000},
		{"TX_DBG_PRBS_EN_12", 0x00000008L, 0x00000003},
		{"TX_CFG_INV_DATA_12", 0x00000002L, 0x00000001}
	} },
	{"BIOS_SCRATCH_8", 0x05D1, {
		{"BIOS_SCRATCH_8", 0xffffffffL, 0x00000000}
	} },
	{"PB1_RX_LANE5_CTRL_REG0", 0x16880, {
		{"RX_BACKUP_5", 0x000000ffL, 0x00000000},
		{"RX_TST_BSCAN_EN_5", 0x00001000L, 0x0000000c},
		{"RX_DBG_ANALOG_SEL_5", 0x00000c00L, 0x0000000a},
		{"RX_CFG_OVR_PWRSF_5", 0x00002000L, 0x0000000d}
	} },
	{"PCIE_STRAP_MISC", 0x00C0, {
		{"STRAP_ECN1P1_EN", 0x02000000L, 0x00000019},
		{"STRAP_MST_ADR64_EN", 0x20000000L, 0x0000001d},
		{"STRAP_PASID_GLOBAL_INVALIDATE_SUPPORTED", 0x00008000L, 0x0000000f},
		{"STRAP_CLK_PM_EN", 0x01000000L, 0x00000018},
		{"STRAP_EXT_VC_COUNT", 0x04000000L, 0x0000001a},
		{"STRAP_FLR_EN", 0x40000000L, 0x0000001e},
		{"STRAP_LINK_CONFIG", 0x0000000fL, 0x00000000},
		{"STRAP_REVERSE_ALL", 0x10000000L, 0x0000001c},
		{"STRAP_PASID_EXE_PERMISSION_SUPPORTED", 0x00002000L, 0x0000000d},
		{"STRAP_PASID_PRIV_MODE_SUPPORTED", 0x00004000L, 0x0000000e},
		{"STRAP_MAX_PASID_WIDTH", 0x00001f00L, 0x00000008}
	} },
	{"PB1_TX_LANE9_CTRL_REG0", 0x19480, {
		{"TX_DBG_PRBS_EN_9", 0x00000008L, 0x00000003},
		{"TX_CFG_INV_DATA_9", 0x00000002L, 0x00000001},
		{"TX_CFG_DISPCLK_MODE_9", 0x00000001L, 0x00000000},
		{"TX_CFG_SWING_BOOST_EN_9", 0x00000004L, 0x00000002}
	} },
	{"PB1_TX_LANE14_CTRL_REG0", 0x19900, {
		{"TX_CFG_INV_DATA_14", 0x00000002L, 0x00000001},
		{"TX_CFG_DISPCLK_MODE_14", 0x00000001L, 0x00000000},
		{"TX_DBG_PRBS_EN_14", 0x00000008L, 0x00000003},
		{"TX_CFG_SWING_BOOST_EN_14", 0x00000004L, 0x00000002}
	} },
	{"PEER1_FB_OFFSET_LO", 0x14F0, {
		{"PEER1_FB_OFFSET_LO", 0x000fffffL, 0x00000000},
		{"PEER1_FB_EN", 0x80000000L, 0x0000001f}
	} },
	{"PB1_TX_LANE15_SCI_STAT_OVRD_REG0", 0x19A08, {
		{"DEEMPH_15", 0x00000080L, 0x00000007},
		{"TXPWR_15", 0x00000007L, 0x00000000},
		{"TXMARG_15", 0x00000070L, 0x00000004},
		{"COEFFICIENTID_15", 0x00000300L, 0x00000008},
		{"COEFFICIENT_15", 0x0000fc00L, 0x0000000a},
		{"INCOHERENTCK_15", 0x00000008L, 0x00000003}
	} },
	{"PB1_TX_LANE7_SCI_STAT_OVRD_REG0", 0x18A08, {
		{"COEFFICIENT_7", 0x0000fc00L, 0x0000000a},
		{"INCOHERENTCK_7", 0x00000008L, 0x00000003},
		{"DEEMPH_7", 0x00000080L, 0x00000007},
		{"TXMARG_7", 0x00000070L, 0x00000004},
		{"COEFFICIENTID_7", 0x00000300L, 0x00000008},
		{"TXPWR_7", 0x00000007L, 0x00000000}
	} },
	{"BIOS_SCRATCH_15", 0x05D8, {
		{"BIOS_SCRATCH_15", 0xffffffffL, 0x00000000}
	} },
	{"BIOS_SCRATCH_14", 0x05D7, {
		{"BIOS_SCRATCH_14", 0xffffffffL, 0x00000000}
	} },
	{"PB1_PLL_RO0_SCI_STAT_OVRD_REG0", 0x14460, {
		{"PLL_RO0_IGNR_FREQMODE_SCI_UPDT", 0x00000002L, 0x00000001},
		{"PLL_RO0_FREQMODE", 0x00000300L, 0x00000008},
		{"PLL_RO0_PLLPWR", 0x00000070L, 0x00000004},
		{"PLL_RO0_IGNR_PLLPWR_SCI_UPDT", 0x00000001L, 0x00000000}
	} },
	{"BIOS_SCRATCH_11", 0x05D4, {
		{"BIOS_SCRATCH_11", 0xffffffffL, 0x00000000}
	} },
	{"BIOS_SCRATCH_10", 0x05D3, {
		{"BIOS_SCRATCH_10", 0xffffffffL, 0x00000000}
	} },
	{"BIOS_SCRATCH_13", 0x05D6, {
		{"BIOS_SCRATCH_13", 0xffffffffL, 0x00000000}
	} },
	{"BIOS_SCRATCH_12", 0x05D5, {
		{"BIOS_SCRATCH_12", 0xffffffffL, 0x00000000}
	} },
	{"PCIE_F0_DPA_CNTL", 0x00E5, {
		{"SUBSTATE_STATUS", 0x0000001fL, 0x00000000}
	} },
	{"PB1_RX_LANE10_SCI_STAT_OVRD_REG0", 0x17508, {
		{"ENABLEFOM_10", 0x00000080L, 0x00000007},
		{"REQUESTFOM_10", 0x00000100L, 0x00000008},
		{"RESPONSEMODE_10", 0x00000200L, 0x00000009},
		{"ELECIDLEDETEN_10", 0x00000008L, 0x00000003},
		{"RXPRESETHINT_10", 0x00000070L, 0x00000004},
		{"RXPWR_10", 0x00000007L, 0x00000000}
	} },
	{"MASTER_CREDIT_CNTL", 0x1516, {
		{"BIF_AZ_RDRET_CREDIT", 0x003f0000L, 0x00000010},
		{"BIF_MC_RDRET_CREDIT", 0x0000003fL, 0x00000000}
	} },
	{"PB0_PIF_HW_DEBUG", 0x0002, {
		{"PB0_PIF_HW_12_DEBUG", 0x00001000L, 0x0000000c},
		{"PB0_PIF_HW_13_DEBUG", 0x00002000L, 0x0000000d},
		{"PB0_PIF_HW_01_DEBUG", 0x00000002L, 0x00000001},
		{"PB0_PIF_HW_11_DEBUG", 0x00000800L, 0x0000000b},
		{"PB0_PIF_HW_04_DEBUG", 0x00000010L, 0x00000004},
		{"PB0_PIF_HW_05_DEBUG", 0x00000020L, 0x00000005},
		{"PB0_PIF_HW_06_DEBUG", 0x00000040L, 0x00000006},
		{"PB0_PIF_HW_09_DEBUG", 0x00000200L, 0x00000009},
		{"PB0_PIF_HW_15_DEBUG", 0x00008000L, 0x0000000f},
		{"PB0_PIF_HW_10_DEBUG", 0x00000400L, 0x0000000a},
		{"PB0_PIF_HW_00_DEBUG", 0x00000001L, 0x00000000},
		{"PB0_PIF_HW_14_DEBUG", 0x00004000L, 0x0000000e},
		{"PB0_PIF_HW_02_DEBUG", 0x00000004L, 0x00000002},
		{"PB0_PIF_HW_03_DEBUG", 0x00000008L, 0x00000003},
		{"PB0_PIF_HW_07_DEBUG", 0x00000080L, 0x00000007},
		{"PB0_PIF_HW_08_DEBUG", 0x00000100L, 0x00000008}
	} },
	{"PCIE_LC_CNTL5", 0x00B7, {
		{"LC_EQ_FS_0", 0x0000003fL, 0x00000000},
		{"LC_EQ_LF_0", 0x0003f000L, 0x0000000c},
		{"LC_EQ_LF_8", 0x00fc0000L, 0x00000012},
		{"LC_EQ_FS_8", 0x00000fc0L, 0x00000006}
	} },
	{"PB0_TX_GLB_LANE_SKEW_CTRL", 0x18004, {
		{"TX_CFG_GROUPX1_EN_8", 0x00000100L, 0x00000008},
		{"TX_CFG_GROUPX1_EN_9", 0x00000200L, 0x00000009},
		{"TX_CFG_GROUPX2_EN_L0T1", 0x00010000L, 0x00000010},
		{"TX_CFG_GROUPX1_EN_2", 0x00000004L, 0x00000002},
		{"TX_CFG_GROUPX1_EN_3", 0x00000008L, 0x00000003},
		{"TX_CFG_GROUPX1_EN_0", 0x00000001L, 0x00000000},
		{"TX_CFG_GROUPX2_EN_L12T13", 0x00400000L, 0x00000016},
		{"TX_CFG_GROUPX1_EN_6", 0x00000040L, 0x00000006},
		{"TX_CFG_GROUPX1_EN_7", 0x00000080L, 0x00000007},
		{"TX_CFG_GROUPX1_EN_4", 0x00000010L, 0x00000004},
		{"TX_CFG_GROUPX1_EN_5", 0x00000020L, 0x00000005},
		{"TX_CFG_GROUPX2_EN_L2T3", 0x00020000L, 0x00000011},
		{"TX_CFG_GROUPX2_EN_L14T15", 0x00800000L, 0x00000017},
		{"TX_CFG_GROUPX16_EN_L0T15", 0x40000000L, 0x0000001e},
		{"TX_CFG_GROUPX4_EN_L12T15", 0x08000000L, 0x0000001b},
		{"TX_CFG_GROUPX4_EN_L0T3", 0x01000000L, 0x00000018},
		{"TX_CFG_GROUPX2_EN_L10T11", 0x00200000L, 0x00000015},
		{"TX_CFG_GROUPX1_EN_1", 0x00000002L, 0x00000001},
		{"TX_CFG_GROUPX8_EN_L8T15", 0x20000000L, 0x0000001d},
		{"TX_CFG_GROUPX2_EN_L6T7", 0x00080000L, 0x00000013},
		{"TX_CFG_GROUPX2_EN_L4T5", 0x00040000L, 0x00000012},
		{"TX_CFG_GROUPX4_EN_L4T7", 0x02000000L, 0x00000019},
		{"TX_CFG_GROUPX8_EN_L0T7", 0x10000000L, 0x0000001c},
		{"TX_CFG_GROUPX4_EN_L8T11", 0x04000000L, 0x0000001a},
		{"TX_CFG_GROUPX1_EN_14", 0x00004000L, 0x0000000e},
		{"TX_CFG_GROUPX1_EN_15", 0x00008000L, 0x0000000f},
		{"TX_CFG_GROUPX1_EN_10", 0x00000400L, 0x0000000a},
		{"TX_CFG_GROUPX1_EN_11", 0x00000800L, 0x0000000b},
		{"TX_CFG_GROUPX1_EN_12", 0x00001000L, 0x0000000c},
		{"TX_CFG_GROUPX1_EN_13", 0x00002000L, 0x0000000d},
		{"TX_CFG_GROUPX2_EN_L8T9", 0x00100000L, 0x00000014}
	} },
	{"PB1_TX_LANE7_CTRL_REG0", 0x18A00, {
		{"TX_DBG_PRBS_EN_7", 0x00000008L, 0x00000003},
		{"TX_CFG_DISPCLK_MODE_7", 0x00000001L, 0x00000000},
		{"TX_CFG_SWING_BOOST_EN_7", 0x00000004L, 0x00000002},
		{"TX_CFG_INV_DATA_7", 0x00000002L, 0x00000001}
	} },
	{"PB0_RX_GLB_CTRL_REG6", 0x16018, {
		{"RX_CFG_OC_TIME_GEN1", 0x0000f000L, 0x0000000c},
		{"RX_AUX_PWRON_LUT_ENTRY_LS2", 0x08000000L, 0x0000001b},
		{"RX_CFG_OC_TIME_GEN2", 0x000f0000L, 0x00000010},
		{"RX_CFG_LEQ_TIME_GEN3", 0x00000f00L, 0x00000008},
		{"RX_CFG_LEQ_TIME_GEN2", 0x000000f0L, 0x00000004},
		{"RX_CFG_LEQ_TIME_GEN1", 0x0000000fL, 0x00000000},
		{"RX_CFG_OC_TIME_GEN3", 0x00f00000L, 0x00000014},
		{"RX_FRONTEND_PWRON_LUT_ENTRY_LS2", 0x04000000L, 0x0000001a},
		{"RX_FRONTEND_PWRON_LUT_ENTRY_LS0_CDR_EN_0", 0x01000000L, 0x00000018}
	} },
	{"PB0_RX_GLB_CTRL_REG7", 0x1601C, {
		{"RX_CFG_DLL_CPI_SEL_GEN1", 0x001c0000L, 0x00000012},
		{"RX_CFG_DLL_CPI_SEL_GEN2", 0x00e00000L, 0x00000015},
		{"RX_CFG_DLL_CPI_SEL_GEN3", 0x07000000L, 0x00000018},
		{"RX_DCLK_EN_LUT_ENTRY_LS2", 0x00002000L, 0x0000000d},
		{"RX_DLL_PWRON_LUT_ENTRY_LS2", 0x00020000L, 0x00000011},
		{"RX_CFG_TH_LOOP_GAIN_GEN2", 0x000000f0L, 0x00000004},
		{"RX_CFG_TH_LOOP_GAIN_GEN3", 0x00000f00L, 0x00000008},
		{"RX_CFG_TH_LOOP_GAIN_GEN1", 0x0000000fL, 0x00000000},
		{"RX_CFG_DLL_FLOCK_DISABLE_GEN1", 0x08000000L, 0x0000001b},
		{"RX_CFG_DLL_FLOCK_DISABLE_GEN3", 0x20000000L, 0x0000001d},
		{"RX_CFG_DLL_FLOCK_DISABLE_GEN2", 0x10000000L, 0x0000001c},
		{"RX_DCLK_EN_LUT_ENTRY_LS0_CDR_EN_0", 0x00001000L, 0x0000000c}
	} },
	{"PB0_RX_GLB_CTRL_REG4", 0x16010, {
		{"RX_CFG_FOM_BER_GEN2", 0x00000038L, 0x00000003},
		{"RX_CFG_FOM_BER_GEN3", 0x000001c0L, 0x00000006},
		{"RX_CFG_FOM_TIME_GEN1", 0x00f00000L, 0x00000014},
		{"RX_CFG_FOM_BER_GEN1", 0x00000007L, 0x00000000},
		{"RX_CFG_FOM_TIME_GEN2", 0x0f000000L, 0x00000018},
		{"RX_CFG_FOM_TIME_GEN3", 0xf0000000L, 0x0000001c},
		{"RX_CFG_LEQ_POLE_BYP_VAL_GEN1", 0x00000e00L, 0x00000009},
		{"RX_CFG_LEQ_POLE_BYP_VAL_GEN2", 0x00007000L, 0x0000000c},
		{"RX_CFG_LEQ_POLE_BYP_VAL_GEN3", 0x00038000L, 0x0000000f}
	} },
	{"PB0_RX_GLB_CTRL_REG5", 0x16014, {
		{"RX_CFG_LEQ_POLE_BYP_EN_GEN3", 0x00020000L, 0x00000011},
		{"RX_CFG_LEQ_POLE_BYP_EN_GEN2", 0x00010000L, 0x00000010},
		{"RX_CFG_LEQ_POLE_BYP_EN_GEN1", 0x00008000L, 0x0000000f},
		{"RX_CFG_LEQ_SHUNT_EN_GEN3", 0x00100000L, 0x00000014},
		{"RX_CFG_LEQ_DCATTN_BYP_VAL_GEN2", 0x000003e0L, 0x00000005},
		{"RX_CFG_LEQ_DCATTN_BYP_VAL_GEN3", 0x00007c00L, 0x0000000a},
		{"RX_CFG_LEQ_DCATTN_BYP_VAL_GEN1", 0x0000001fL, 0x00000000},
		{"RX_CFG_TERM_MODE_GEN2", 0x10000000L, 0x0000001c},
		{"RX_FORCE_DLL_RST_RXPWR_LS2OFF_TO_LS0", 0x40000000L, 0x0000001e},
		{"RX_CFG_LEQ_SHUNT_EN_GEN1", 0x00040000L, 0x00000012},
		{"RX_CFG_LEQ_SHUNT_EN_GEN2", 0x00080000L, 0x00000013},
		{"RX_CFG_TERM_MODE_GEN1", 0x08000000L, 0x0000001b},
		{"RX_CFG_TERM_MODE_GEN3", 0x20000000L, 0x0000001d}
	} },
	{"PB0_RX_GLB_CTRL_REG2", 0x16008, {
		{"RX_CFG_CDR_TIME_GEN1", 0x0000f000L, 0x0000000c},
		{"RX_CFG_CDR_TIME_GEN2", 0x000f0000L, 0x00000010},
		{"RX_CFG_CDR_TIME_GEN3", 0x00f00000L, 0x00000014},
		{"RX_CFG_LEQ_LOOP_GAIN_GEN1", 0x03000000L, 0x00000018},
		{"RX_CFG_LEQ_LOOP_GAIN_GEN3", 0x30000000L, 0x0000001c},
		{"RX_CFG_LEQ_LOOP_GAIN_GEN2", 0x0c000000L, 0x0000001a},
		{"RX_DCLK_EN_ASRT_TO_ADAPT_HLD", 0xc0000000L, 0x0000001e}
	} },
	{"PB0_RX_GLB_CTRL_REG3", 0x1600C, {
		{"RX_CFG_DFE_TIME_GEN2", 0x0f000000L, 0x00000018},
		{"RX_CFG_DFE_TIME_GEN3", 0xf0000000L, 0x0000001c},
		{"RX_CFG_DFE_TIME_GEN1", 0x00f00000L, 0x00000014},
		{"RX_CFG_CDR_FR_EN_GEN2", 0x00000002L, 0x00000001},
		{"RX_CFG_CDR_FR_EN_GEN3", 0x00000004L, 0x00000002},
		{"RX_CFG_CDR_FR_EN_GEN1", 0x00000001L, 0x00000000}
	} },
	{"PB0_RX_GLB_CTRL_REG0", 0x16000, {
		{"RX_CFG_ADAPT_MODE_GEN1", 0x000003ffL, 0x00000000},
		{"RX_CFG_ADAPT_RST_MODE", 0xc0000000L, 0x0000001e},
		{"RX_CFG_ADAPT_MODE_GEN3", 0x3ff00000L, 0x00000014},
		{"RX_CFG_ADAPT_MODE_GEN2", 0x000ffc00L, 0x0000000a}
	} },
	{"PB0_RX_GLB_CTRL_REG1", 0x16004, {
		{"RX_CFG_CDR_PH_GAIN_GEN1", 0x0000f000L, 0x0000000c},
		{"RX_CFG_CDR_FR_GAIN_GEN2", 0x000000f0L, 0x00000004},
		{"RX_CFG_CDR_FR_GAIN_GEN3", 0x00000f00L, 0x00000008},
		{"RX_CFG_CDR_PI_STPSZ_GEN1", 0x01000000L, 0x00000018},
		{"RX_CFG_CDR_PH_GAIN_GEN3", 0x00f00000L, 0x00000014},
		{"RX_CFG_CDR_PH_GAIN_GEN2", 0x000f0000L, 0x00000010},
		{"RX_ADAPT_HLD_ASRT_TO_DCLK_EN", 0xc0000000L, 0x0000001e},
		{"RX_CFG_CDR_PI_STPSZ_GEN2", 0x02000000L, 0x00000019},
		{"RX_CFG_CDR_PI_STPSZ_GEN3", 0x04000000L, 0x0000001a},
		{"RX_CFG_LEQ_DCATTN_BYP_EN_GEN2", 0x10000000L, 0x0000001c},
		{"RX_CFG_LEQ_DCATTN_BYP_EN_GEN1", 0x08000000L, 0x0000001b},
		{"RX_CFG_LEQ_DCATTN_BYP_EN_GEN3", 0x20000000L, 0x0000001d},
		{"RX_CFG_CDR_FR_GAIN_GEN1", 0x0000000fL, 0x00000000}
	} },
	{"INTERRUPT_CNTL2", 0x151B, {
		{"IH_DUMMY_RD_ADDR", 0xffffffffL, 0x00000000}
	} },
	{"PB0_RX_GLB_CTRL_REG8", 0x16020, {

	} },
	{"BIOS_SCRATCH_1", 0x05CA, {
		{"BIOS_SCRATCH_1", 0xffffffffL, 0x00000000}
	} },
	{"BIF_BUSY_DELAY_CNTR", 0x1529, {
		{"DELAY_CNT", 0x0000003fL, 0x00000000}
	} },
	{"PCIEP_STRAP_LC", 0x00C0, {
		{"STRAP_REVERSE_LC_LANES", 0x00004000L, 0x0000000e},
		{"STRAP_SKIP_INTERVAL", 0x00000700L, 0x00000008},
		{"STRAP_BYPASS_RCVR_DET", 0x00000800L, 0x0000000b},
		{"STRAP_MED_yTSx_COUNT", 0x00000030L, 0x00000004},
		{"STRAP_LONG_yTSx_COUNT", 0x0000000cL, 0x00000002},
		{"STRAP_AUTO_RC_SPEED_NEGOTIATION_DIS", 0x00008000L, 0x0000000f},
		{"STRAP_FTS_yTSx_COUNT", 0x00000003L, 0x00000000},
		{"STRAP_SHORT_yTSx_COUNT", 0x000000c0L, 0x00000006},
		{"STRAP_COMPLIANCE_DIS", 0x00001000L, 0x0000000c},
		{"STRAP_FORCE_COMPLIANCE", 0x00002000L, 0x0000000d},
		{"STRAP_LANE_NEGOTIATION", 0x00070000L, 0x00000010}
	} },
	{"BIOS_SCRATCH_0", 0x05C9, {
		{"BIOS_SCRATCH_0", 0xffffffffL, 0x00000000}
	} },
	{"PB0_GLB_OVRD_REG0", 0x10030, {
		{"TXPDTERM_VAL_OVRD_VAL", 0x0000ffffL, 0x00000000},
		{"TXPUTERM_VAL_OVRD_VAL", 0xffff0000L, 0x00000010}
	} },
	{"PB0_PLL_RO0_SCI_STAT_OVRD_REG0", 0x14460, {
		{"PLL_RO0_IGNR_FREQMODE_SCI_UPDT", 0x00000002L, 0x00000001},
		{"PLL_RO0_FREQMODE", 0x00000300L, 0x00000008},
		{"PLL_RO0_PLLPWR", 0x00000070L, 0x00000004},
		{"PLL_RO0_IGNR_PLLPWR_SCI_UPDT", 0x00000001L, 0x00000000}
	} },
	{"PB0_GLB_OVRD_REG2", 0x10038, {
		{"BG_PWRON_OVRD_EN", 0x00000001L, 0x00000000},
		{"BG_PWRON_OVRD_VAL", 0x00000002L, 0x00000001}
	} },
	{"BIF_XDMA_LO", 0x14C0, {
		{"BIF_XDMA_LOWER_BOUND", 0x1fffffffL, 0x00000000},
		{"BIF_XDMA_APER_EN", 0x80000000L, 0x0000001f}
	} },
	{"PB1_PIF_SEQ_STATUS_3", 0x002B, {
		{"SEQ_EXIT_L1_TO_L0_3", 0x00000008L, 0x00000003},
		{"SEQ_CALIBRATION_3", 0x00000001L, 0x00000000},
		{"SEQ_PHASE_3", 0x00000700L, 0x00000008},
		{"SEQ_ENTER_L1_FROM_L0S_3", 0x00000010L, 0x00000004},
		{"SEQ_EXIT_L1_TO_L0S_3", 0x00000004L, 0x00000002},
		{"SEQ_SPEED_CHANGE_3", 0x00000040L, 0x00000006},
		{"SEQ_RXDETECT_3", 0x00000002L, 0x00000001},
		{"SEQ_ENTER_L1_FROM_L0_3", 0x00000020L, 0x00000005}
	} },
	{"PB1_TX_LANE12_OVRD_REG0", 0x19844, {
		{"TX_DRV_PWRON_OVRD_EN_12", 0x00000020L, 0x00000005},
		{"TX_DCLK_EN_OVRD_EN_12", 0x00000002L, 0x00000001},
		{"TX_DRV_PWRON_OVRD_VAL_12", 0x00000010L, 0x00000004},
		{"TX_DRV_DATA_EN_OVRD_VAL_12", 0x00000004L, 0x00000002},
		{"TX_DCLK_EN_OVRD_VAL_12", 0x00000001L, 0x00000000},
		{"TX_FRONTEND_PWRON_OVRD_VAL_12", 0x00000040L, 0x00000006},
		{"TX_DRV_DATA_EN_OVRD_EN_12", 0x00000008L, 0x00000003},
		{"TX_FRONTEND_PWRON_OVRD_EN_12", 0x00000080L, 0x00000007}
	} },
	{"BIOS_SCRATCH_2", 0x05CB, {
		{"BIOS_SCRATCH_2", 0xffffffffL, 0x00000000}
	} },
	{"PCIE_RX_CNTL", 0x0070, {
		{"RX_IGNORE_IO_ERR", 0x00000001L, 0x00000000},
		{"RX_IGNORE_TC_ERR", 0x00000200L, 0x00000009},
		{"RX_IGNORE_CFG_UR", 0x00000400L, 0x0000000a},
		{"RX_IGNORE_INVALIDPASID_ERR", 0x01000000L, 0x00000018},
		{"RX_IGNORE_AT_ERR", 0x00001000L, 0x0000000c},
		{"RX_IGNORE_IO_UR", 0x00000800L, 0x0000000b},
		{"RX_IGNORE_CFG_ERR", 0x00000010L, 0x00000004},
		{"RX_IGNORE_LEN_MISMATCH_ERR", 0x00000080L, 0x00000007},
		{"RX_IGNORE_CRC_ERR", 0x00000008L, 0x00000003},
		{"RX_IGNORE_SHORTPREFIX_ERR", 0x00200000L, 0x00000015},
		{"RX_IGNORE_MAX_PAYLOAD_ERR", 0x00000100L, 0x00000008},
		{"RX_IGNORE_NOT_PASID_UR", 0x02000000L, 0x00000019},
		{"RX_RCB_CPL_TIMEOUT", 0x00070000L, 0x00000010},
		{"RX_IGNORE_EP_ERR", 0x00000040L, 0x00000006},
		{"RX_IGNORE_MSG_ERR", 0x00000004L, 0x00000002},
		{"RX_IGNORE_MAXPREFIX_ERR", 0x00400000L, 0x00000016},
		{"RX_FC_INIT_FROM_REG", 0x00008000L, 0x0000000f},
		{"RX_GEN_ONE_NAK", 0x00004000L, 0x0000000e},
		{"RX_PCIE_CPL_TIMEOUT_DIS", 0x00100000L, 0x00000014},
		{"RX_IGNORE_CPL_ERR", 0x00000020L, 0x00000005},
		{"RX_IGNORE_BE_ERR", 0x00000002L, 0x00000001},
		{"RX_IGNORE_CPLPREFIX_ERR", 0x00800000L, 0x00000017},
		{"RX_RCB_CPL_TIMEOUT_MODE", 0x00080000L, 0x00000013},
		{"RX_NAK_IF_FIFO_FULL", 0x00002000L, 0x0000000d}
	} },
	{"PCIE_DEBUG_CNTL", 0x0012, {
		{"DEBUG_PORT_EN", 0x000000ffL, 0x00000000},
		{"DEBUG_SELECT", 0x00000100L, 0x00000008},
		{"DEBUG_LANE_EN", 0xffff0000L, 0x00000010}
	} },
	{"BIOS_SCRATCH_5", 0x05CE, {
		{"BIOS_SCRATCH_5", 0xffffffffL, 0x00000000}
	} },
	{"PB1_TX_LANE1_CTRL_REG0", 0x18480, {
		{"TX_DBG_PRBS_EN_1", 0x00000008L, 0x00000003},
		{"TX_CFG_INV_DATA_1", 0x00000002L, 0x00000001},
		{"TX_CFG_DISPCLK_MODE_1", 0x00000001L, 0x00000000},
		{"TX_CFG_SWING_BOOST_EN_1", 0x00000004L, 0x00000002}
	} },
	{"BIF_XDMA_HI", 0x14C1, {
		{"BIF_XDMA_UPPER_BOUND", 0x1fffffffL, 0x00000000}
	} },
	{"PCIE_PERF_COUNT1_MST_C_CLK", 0x0089, {
		{"COUNTER1", 0xffffffffL, 0x00000000}
	} },
	{"BIOS_SCRATCH_4", 0x05CD, {
		{"BIOS_SCRATCH_4", 0xffffffffL, 0x00000000}
	} },
	{"PB1_PIF_SEQ_STATUS_7", 0x002F, {
		{"SEQ_EXIT_L1_TO_L0_7", 0x00000008L, 0x00000003},
		{"SEQ_CALIBRATION_7", 0x00000001L, 0x00000000},
		{"SEQ_ENTER_L1_FROM_L0S_7", 0x00000010L, 0x00000004},
		{"SEQ_EXIT_L1_TO_L0S_7", 0x00000004L, 0x00000002},
		{"SEQ_PHASE_7", 0x00000700L, 0x00000008},
		{"SEQ_ENTER_L1_FROM_L0_7", 0x00000020L, 0x00000005},
		{"SEQ_SPEED_CHANGE_7", 0x00000040L, 0x00000006},
		{"SEQ_RXDETECT_7", 0x00000002L, 0x00000001}
	} },
	{"PCIE_PRBS_ERRCNT_3", 0x00D3, {
		{"PRBS_ERRCNT_3", 0xffffffffL, 0x00000000}
	} },
	{"PB0_RX_LANE15_SCI_STAT_OVRD_REG0", 0x17A08, {
		{"REQUESTFOM_15", 0x00000100L, 0x00000008},
		{"ELECIDLEDETEN_15", 0x00000008L, 0x00000003},
		{"ENABLEFOM_15", 0x00000080L, 0x00000007},
		{"RESPONSEMODE_15", 0x00000200L, 0x00000009},
		{"RXPRESETHINT_15", 0x00000070L, 0x00000004},
		{"RXPWR_15", 0x00000007L, 0x00000000}
	} },
	{"BIOS_SCRATCH_6", 0x05CF, {
		{"BIOS_SCRATCH_6", 0xffffffffL, 0x00000000}
	} },
	{"BIOS_SCRATCH_9", 0x05D2, {
		{"BIOS_SCRATCH_9", 0xffffffffL, 0x00000000}
	} },
	{"PB1_TX_GLB_OVRD_REG4", 0x18040, {
		{"TX_CFG_DRVX_TAP_SEL_GEN3_OVRD_VAL", 0x00000020L, 0x00000005},
		{"TX_CFG_DRVX_EN_GEN3_OVRD_VAL", 0x00000010L, 0x00000004},
		{"TX_CFG_DRV2_TAP_SEL_GEN3_OVRD_VAL", 0x0000000fL, 0x00000000}
	} },
	{"BIF_RESET_EN", 0x1511, {
		{"LINK_DISABLE_RESET_EN", 0x00000400L, 0x0000000a},
		{"DRV_RESET_EN", 0x00000080L, 0x00000007},
		{"LINK_DOWN_RESET_EN", 0x00000800L, 0x0000000b},
		{"CFG_RESET_PULSE_WIDTH", 0x0003f000L, 0x0000000c},
		{"FUNC0_RESET_DELAY_SEL", 0x0c000000L, 0x0000001a},
		{"FUNC1_FLR_EN", 0x01000000L, 0x00000018},
		{"FUNC2_RESET_DELAY_SEL", 0xc0000000L, 0x0000001e},
		{"PHY_RESET_EN", 0x00000004L, 0x00000002},
		{"PIF_STRAP_ALLVALID_EN", 0x00200000L, 0x00000015},
		{"BIF_COR_RESET_EN", 0x00400000L, 0x00000016},
		{"REG_RESET_EN", 0x00000010L, 0x00000004},
		{"FUNC2_FLR_EN", 0x02000000L, 0x00000019},
		{"PIF_RSTB_EN", 0x00100000L, 0x00000014},
		{"SOFT_RST_MODE", 0x00000002L, 0x00000001},
		{"HOT_RESET_EN", 0x00000200L, 0x00000009},
		{"COR_RESET_EN", 0x00000008L, 0x00000003},
		{"FUNC1_RESET_DELAY_SEL", 0x30000000L, 0x0000001c},
		{"FUNC0_FLR_EN", 0x00800000L, 0x00000017},
		{"CFG_RESET_EN", 0x00000040L, 0x00000006},
		{"RESET_CFGREG_ONLY_EN", 0x00000100L, 0x00000008},
		{"DRV_RESET_DELAY_SEL", 0x000c0000L, 0x00000012},
		{"STY_RESET_EN", 0x00000020L, 0x00000005}
	} },
	{"PEER2_FB_OFFSET_HI", 0x14EF, {
		{"PEER2_FB_OFFSET_HI", 0x000fffffL, 0x00000000}
	} },
	{"PB0_STRAP_GLB_REG0", 0x12020, {
		{"STRAP_DBG_RXDLL_VREG_REF_SEL", 0x00008000L, 0x0000000f}
	} },
	{"PCIE_P_RCV_L0S_FTS_DET", 0x0050, {
		{"P_RCV_L0S_FTS_DET_MIN", 0x000000ffL, 0x00000000},
		{"P_RCV_L0S_FTS_DET_MAX", 0x0000ff00L, 0x00000008}
	} },
	{"PB1_PLL_LC0_SCI_STAT_OVRD_REG0", 0x14500, {
		{"PLL_LC0_FREQMODE", 0x00000300L, 0x00000008},
		{"PLL_LC0_IGNR_PLLPWR_SCI_UPDT", 0x00000001L, 0x00000000},
		{"PLL_LC0_PLLPWR", 0x00000070L, 0x00000004},
		{"PLL_LC0_IGNR_FREQMODE_SCI_UPDT", 0x00000002L, 0x00000001}
	} },
	{"PB1_RX_GLB_OVRD_REG1", 0x16034, {
		{"RX_ADAPT_TRK_OVRD_VAL", 0x00000001L, 0x00000000},
		{"RX_ADAPT_TRK_OVRD_EN", 0x00000002L, 0x00000001}
	} },
	{"PB1_RX_GLB_OVRD_REG0", 0x16030, {
		{"RX_FRONTEND_PWRON_OVRD_EN", 0x00100000L, 0x00000014},
		{"RX_CFG_DCLK_DIV_OVRD_VAL", 0x000000c0L, 0x00000006},
		{"RX_ADAPT_FOM_OVRD_VAL", 0x40000000L, 0x0000001e},
		{"RX_CFG_PLLCLK_SEL_OVRD_EN", 0x00001000L, 0x0000000c},
		{"RX_TERM_EN_OVRD_EN", 0x01000000L, 0x00000018},
		{"RX_AUX_PWRON_OVRD_VAL", 0x10000000L, 0x0000001c},
		{"RX_CFG_DLL_FREQ_MODE_OVRD_VAL", 0x00000200L, 0x00000009},
		{"RX_DLL_PWRON_OVRD_EN", 0x00040000L, 0x00000012},
		{"RX_DCLK_EN_OVRD_EN", 0x00010000L, 0x00000010},
		{"RX_IDLEDET_PWRON_OVRD_VAL", 0x00200000L, 0x00000015},
		{"RX_ADAPT_RST_OVRD_VAL", 0x00000004L, 0x00000002},
		{"RX_CFG_DCLK_DIV_OVRD_EN", 0x00000100L, 0x00000008},
		{"RX_AUX_PWRON_OVRD_EN", 0x20000000L, 0x0000001d},
		{"RX_ADAPT_FOM_OVRD_EN", 0x80000000L, 0x0000001f},
		{"RX_FRONTEND_PWRON_OVRD_VAL", 0x00080000L, 0x00000013},
		{"RX_CFG_DLL_FREQ_MODE_OVRD_EN", 0x00000400L, 0x0000000a},
		{"RX_ADAPT_HLD_OVRD_EN", 0x00000002L, 0x00000001},
		{"RX_CFG_PLLCLK_SEL_OVRD_VAL", 0x00000800L, 0x0000000b},
		{"RX_DLL_PWRON_OVRD_VAL", 0x00020000L, 0x00000011},
		{"RX_DCLK_EN_OVRD_VAL", 0x00008000L, 0x0000000f},
		{"RX_IDLEDET_PWRON_OVRD_EN", 0x00400000L, 0x00000016},
		{"RX_ADAPT_HLD_OVRD_VAL", 0x00000001L, 0x00000000},
		{"RX_TERM_EN_OVRD_VAL", 0x00800000L, 0x00000017},
		{"RX_CFG_RCLK_DIV_OVRD_EN", 0x00004000L, 0x0000000e},
		{"RX_CFG_RCLK_DIV_OVRD_VAL", 0x00002000L, 0x0000000d},
		{"RX_ADAPT_RST_OVRD_EN", 0x00000008L, 0x00000003}
	} },
	{"PCIEP_RESERVED", 0x0000, {
		{"PCIEP_RESERVED", 0xffffffffL, 0x00000000}
	} },
	{"BIF_BUSNUM_LIST1", 0x1527, {
		{"ID6", 0x00ff0000L, 0x00000010},
		{"ID7", 0xff000000L, 0x00000018},
		{"ID4", 0x000000ffL, 0x00000000},
		{"ID5", 0x0000ff00L, 0x00000008}
	} },
	{"BIF_BUSNUM_LIST0", 0x1526, {
		{"ID2", 0x00ff0000L, 0x00000010},
		{"ID3", 0xff000000L, 0x00000018},
		{"ID0", 0x000000ffL, 0x00000000},
		{"ID1", 0x0000ff00L, 0x00000008}
	} },
	{"PB1_PLL_LC2_SCI_STAT_OVRD_REG0", 0x14508, {
		{"PLL_LC2_PLLPWR", 0x00000070L, 0x00000004},
		{"PLL_LC2_IGNR_PLLPWR_SCI_UPDT", 0x00000001L, 0x00000000},
		{"PLL_LC2_IGNR_FREQMODE_SCI_UPDT", 0x00000002L, 0x00000001},
		{"PLL_LC2_FREQMODE", 0x00000300L, 0x00000008}
	} },
	{"PB1_TX_LANE15_OVRD_REG0", 0x19A04, {
		{"TX_DRV_PWRON_OVRD_VAL_15", 0x00000010L, 0x00000004},
		{"TX_DCLK_EN_OVRD_EN_15", 0x00000002L, 0x00000001},
		{"TX_DRV_PWRON_OVRD_EN_15", 0x00000020L, 0x00000005},
		{"TX_DRV_DATA_EN_OVRD_EN_15", 0x00000008L, 0x00000003},
		{"TX_DRV_DATA_EN_OVRD_VAL_15", 0x00000004L, 0x00000002},
		{"TX_FRONTEND_PWRON_OVRD_VAL_15", 0x00000040L, 0x00000006},
		{"TX_FRONTEND_PWRON_OVRD_EN_15", 0x00000080L, 0x00000007},
		{"TX_DCLK_EN_OVRD_VAL_15", 0x00000001L, 0x00000000}
	} },
	{"PCIE_DATA", 0x000D, {
		{"PCIE_DATA", 0xffffffffL, 0x00000000}
	} }
};

}; // namespace amdregdb
