<stg><name>find_region</name>


<trans_list>

<trans id="219" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:7 %d_read_15 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read

]]></Node>
<StgValue><ssdm name="d_read_15"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:8 %bitcast_ln83 = bitcast i32 %d_read_15

]]></Node>
<StgValue><ssdm name="bitcast_ln83"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:9 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln83, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:10 %trunc_ln83 = trunc i32 %bitcast_ln83

]]></Node>
<StgValue><ssdm name="trunc_ln83"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:11 %icmp_ln83 = icmp_ne  i8 %tmp, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln83"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:12 %icmp_ln83_1 = icmp_eq  i23 %trunc_ln83, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln83_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:13 %or_ln83 = or i1 %icmp_ln83_1, i1 %icmp_ln83

]]></Node>
<StgValue><ssdm name="or_ln83"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14 %tmp_s = fcmp_olt  i32 %d_read_15, i32 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16 %tmp_23 = fcmp_ogt  i32 %d_read_15, i32 0

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:6 %d_read_7 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_23

]]></Node>
<StgValue><ssdm name="d_read_7"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14 %tmp_s = fcmp_olt  i32 %d_read_15, i32 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16 %tmp_23 = fcmp_ogt  i32 %d_read_15, i32 0

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:18 %bitcast_ln83_1 = bitcast i32 %d_read_7

]]></Node>
<StgValue><ssdm name="bitcast_ln83_1"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:19 %tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln83_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:20 %trunc_ln83_1 = trunc i32 %bitcast_ln83_1

]]></Node>
<StgValue><ssdm name="trunc_ln83_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:21 %icmp_ln83_2 = icmp_ne  i8 %tmp_24, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln83_2"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:22 %icmp_ln83_3 = icmp_eq  i23 %trunc_ln83_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln83_3"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:23 %or_ln83_1 = or i1 %icmp_ln83_3, i1 %icmp_ln83_2

]]></Node>
<StgValue><ssdm name="or_ln83_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:24 %tmp_25 = fcmp_olt  i32 %d_read_7, i32 0

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:26 %tmp_26 = fcmp_ogt  i32 %d_read_7, i32 0

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:5 %d_read_6 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_24

]]></Node>
<StgValue><ssdm name="d_read_6"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:15 %and_ln83 = and i1 %or_ln83, i1 %tmp_s

]]></Node>
<StgValue><ssdm name="and_ln83"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:24 %tmp_25 = fcmp_olt  i32 %d_read_7, i32 0

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:25 %and_ln83_2 = and i1 %or_ln83_1, i1 %tmp_25

]]></Node>
<StgValue><ssdm name="and_ln83_2"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:26 %tmp_26 = fcmp_ogt  i32 %d_read_7, i32 0

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:28 %bitcast_ln83_2 = bitcast i32 %d_read_6

]]></Node>
<StgValue><ssdm name="bitcast_ln83_2"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:29 %tmp_27 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln83_2, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:30 %trunc_ln83_2 = trunc i32 %bitcast_ln83_2

]]></Node>
<StgValue><ssdm name="trunc_ln83_2"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:31 %icmp_ln83_4 = icmp_ne  i8 %tmp_27, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln83_4"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:32 %icmp_ln83_5 = icmp_eq  i23 %trunc_ln83_2, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln83_5"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:33 %or_ln83_2 = or i1 %icmp_ln83_5, i1 %icmp_ln83_4

]]></Node>
<StgValue><ssdm name="or_ln83_2"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:34 %tmp_28 = fcmp_olt  i32 %d_read_6, i32 0

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:36 %tmp_29 = fcmp_ogt  i32 %d_read_6, i32 0

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:93 %or_ln83_13 = or i1 %and_ln83_2, i1 %and_ln83

]]></Node>
<StgValue><ssdm name="or_ln83_13"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:4 %d_read_5 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_25

]]></Node>
<StgValue><ssdm name="d_read_5"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:27 %and_ln83_3 = and i1 %or_ln83_1, i1 %tmp_26

]]></Node>
<StgValue><ssdm name="and_ln83_3"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:34 %tmp_28 = fcmp_olt  i32 %d_read_6, i32 0

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:35 %and_ln83_4 = and i1 %or_ln83_2, i1 %tmp_28

]]></Node>
<StgValue><ssdm name="and_ln83_4"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:36 %tmp_29 = fcmp_ogt  i32 %d_read_6, i32 0

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:38 %bitcast_ln83_3 = bitcast i32 %d_read_5

]]></Node>
<StgValue><ssdm name="bitcast_ln83_3"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:39 %tmp_30 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln83_3, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:40 %trunc_ln83_3 = trunc i32 %bitcast_ln83_3

]]></Node>
<StgValue><ssdm name="trunc_ln83_3"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:41 %icmp_ln83_6 = icmp_ne  i8 %tmp_30, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln83_6"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:42 %icmp_ln83_7 = icmp_eq  i23 %trunc_ln83_3, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln83_7"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:43 %or_ln83_3 = or i1 %icmp_ln83_7, i1 %icmp_ln83_6

]]></Node>
<StgValue><ssdm name="or_ln83_3"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:44 %tmp_31 = fcmp_olt  i32 %d_read_5, i32 0

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:46 %tmp_32 = fcmp_ogt  i32 %d_read_5, i32 0

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:94 %or_ln83_14 = or i1 %and_ln83_4, i1 %and_ln83_3

]]></Node>
<StgValue><ssdm name="or_ln83_14"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:95 %or_ln83_15 = or i1 %or_ln83_14, i1 %or_ln83_13

]]></Node>
<StgValue><ssdm name="or_ln83_15"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3 %d_read_4 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_26

]]></Node>
<StgValue><ssdm name="d_read_4"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:44 %tmp_31 = fcmp_olt  i32 %d_read_5, i32 0

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:46 %tmp_32 = fcmp_ogt  i32 %d_read_5, i32 0

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:48 %bitcast_ln83_4 = bitcast i32 %d_read_4

]]></Node>
<StgValue><ssdm name="bitcast_ln83_4"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:49 %tmp_33 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln83_4, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:50 %trunc_ln83_4 = trunc i32 %bitcast_ln83_4

]]></Node>
<StgValue><ssdm name="trunc_ln83_4"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:51 %icmp_ln83_8 = icmp_ne  i8 %tmp_33, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln83_8"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:52 %icmp_ln83_9 = icmp_eq  i23 %trunc_ln83_4, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln83_9"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:53 %or_ln83_4 = or i1 %icmp_ln83_9, i1 %icmp_ln83_8

]]></Node>
<StgValue><ssdm name="or_ln83_4"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:54 %tmp_34 = fcmp_olt  i32 %d_read_4, i32 0

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:56 %tmp_35 = fcmp_ogt  i32 %d_read_4, i32 0

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1 %d_read_2 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_28

]]></Node>
<StgValue><ssdm name="d_read_2"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:47 %and_ln83_7 = and i1 %or_ln83_3, i1 %tmp_32

]]></Node>
<StgValue><ssdm name="and_ln83_7"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:54 %tmp_34 = fcmp_olt  i32 %d_read_4, i32 0

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:56 %tmp_35 = fcmp_ogt  i32 %d_read_4, i32 0

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:57 %and_ln83_9 = and i1 %or_ln83_4, i1 %tmp_35

]]></Node>
<StgValue><ssdm name="and_ln83_9"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:64 %bitcast_ln83_6 = bitcast i32 %d_read_2

]]></Node>
<StgValue><ssdm name="bitcast_ln83_6"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:65 %tmp_37 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln83_6, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:66 %trunc_ln83_6 = trunc i32 %bitcast_ln83_6

]]></Node>
<StgValue><ssdm name="trunc_ln83_6"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:67 %icmp_ln83_12 = icmp_ne  i8 %tmp_37, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln83_12"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:68 %icmp_ln83_13 = icmp_eq  i23 %trunc_ln83_6, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln83_13"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:76 %fcmp_ln83 = fcmp_uno  i32 %d_read_2, i32 0

]]></Node>
<StgValue><ssdm name="fcmp_ln83"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:77 %fcmp_ln83 = fcmp_oeq  i32 %d_read_2, i32 0

]]></Node>
<StgValue><ssdm name="fcmp_ln83"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:89 %or_ln83_9 = or i1 %and_ln83_7, i1 %and_ln83_9

]]></Node>
<StgValue><ssdm name="or_ln83_9"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:2 %d_read_3 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_27

]]></Node>
<StgValue><ssdm name="d_read_3"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:58 %bitcast_ln83_5 = bitcast i32 %d_read_3

]]></Node>
<StgValue><ssdm name="bitcast_ln83_5"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:59 %tmp_36 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln83_5, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:60 %trunc_ln83_5 = trunc i32 %bitcast_ln83_5

]]></Node>
<StgValue><ssdm name="trunc_ln83_5"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:61 %icmp_ln83_10 = icmp_ne  i8 %tmp_36, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln83_10"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:62 %icmp_ln83_11 = icmp_eq  i23 %trunc_ln83_5, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln83_11"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:69 %or_ln83_6 = or i1 %icmp_ln83_13, i1 %icmp_ln83_12

]]></Node>
<StgValue><ssdm name="or_ln83_6"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:76 %fcmp_ln83 = fcmp_uno  i32 %d_read_2, i32 0

]]></Node>
<StgValue><ssdm name="fcmp_ln83"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:77 %fcmp_ln83 = fcmp_oeq  i32 %d_read_2, i32 0

]]></Node>
<StgValue><ssdm name="fcmp_ln83"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:78 %xor_ln83 = xor i1 %fcmp_ln83, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln83"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:79 %xor_ln83 = xor i1 %fcmp_ln83, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln83"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:80 %and_ln83 = and i1 %xor_ln83, i1 %xor_ln83

]]></Node>
<StgValue><ssdm name="and_ln83"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:81 %and_ln83_10 = and i1 %or_ln83_6, i1 %and_ln83

]]></Node>
<StgValue><ssdm name="and_ln83_10"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:82 %fcmp_ln83 = fcmp_uno  i32 %d_read_3, i32 0

]]></Node>
<StgValue><ssdm name="fcmp_ln83"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:83 %fcmp_ln83 = fcmp_oeq  i32 %d_read_3, i32 0

]]></Node>
<StgValue><ssdm name="fcmp_ln83"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:0 %d_read_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_29

]]></Node>
<StgValue><ssdm name="d_read_1"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:17 %and_ln83_1 = and i1 %or_ln83, i1 %tmp_23

]]></Node>
<StgValue><ssdm name="and_ln83_1"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:55 %and_ln83_8 = and i1 %or_ln83_4, i1 %tmp_34

]]></Node>
<StgValue><ssdm name="and_ln83_8"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:63 %or_ln83_5 = or i1 %icmp_ln83_11, i1 %icmp_ln83_10

]]></Node>
<StgValue><ssdm name="or_ln83_5"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:70 %bitcast_ln83_7 = bitcast i32 %d_read_1

]]></Node>
<StgValue><ssdm name="bitcast_ln83_7"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:71 %tmp_38 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln83_7, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:72 %trunc_ln83_7 = trunc i32 %bitcast_ln83_7

]]></Node>
<StgValue><ssdm name="trunc_ln83_7"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:73 %icmp_ln83_14 = icmp_ne  i8 %tmp_38, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln83_14"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:74 %icmp_ln83_15 = icmp_eq  i23 %trunc_ln83_7, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln83_15"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:82 %fcmp_ln83 = fcmp_uno  i32 %d_read_3, i32 0

]]></Node>
<StgValue><ssdm name="fcmp_ln83"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:83 %fcmp_ln83 = fcmp_oeq  i32 %d_read_3, i32 0

]]></Node>
<StgValue><ssdm name="fcmp_ln83"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:84 %xor_ln83 = xor i1 %fcmp_ln83, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln83"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:85 %xor_ln83 = xor i1 %fcmp_ln83, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln83"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:86 %and_ln83 = and i1 %xor_ln83, i1 %xor_ln83

]]></Node>
<StgValue><ssdm name="and_ln83"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:87 %and_ln83_11 = and i1 %or_ln83_5, i1 %and_ln83

]]></Node>
<StgValue><ssdm name="and_ln83_11"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:88 %or_ln83_8 = or i1 %and_ln83_11, i1 %and_ln83_10

]]></Node>
<StgValue><ssdm name="or_ln83_8"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:90 %or_ln83_10 = or i1 %and_ln83_8, i1 %and_ln83_1

]]></Node>
<StgValue><ssdm name="or_ln83_10"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:91 %or_ln83_11 = or i1 %or_ln83_10, i1 %or_ln83_9

]]></Node>
<StgValue><ssdm name="or_ln83_11"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:92 %or_ln83_12 = or i1 %or_ln83_11, i1 %or_ln83_8

]]></Node>
<StgValue><ssdm name="or_ln83_12"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:97 %fcmp_ln83 = fcmp_uno  i32 %d_read_1, i32 0

]]></Node>
<StgValue><ssdm name="fcmp_ln83"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:98 %fcmp_ln83 = fcmp_oeq  i32 %d_read_1, i32 0

]]></Node>
<StgValue><ssdm name="fcmp_ln83"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="120" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:37 %and_ln83_5 = and i1 %or_ln83_2, i1 %tmp_29

]]></Node>
<StgValue><ssdm name="and_ln83_5"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:45 %and_ln83_6 = and i1 %or_ln83_3, i1 %tmp_31

]]></Node>
<StgValue><ssdm name="and_ln83_6"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:75 %or_ln83_7 = or i1 %icmp_ln83_15, i1 %icmp_ln83_14

]]></Node>
<StgValue><ssdm name="or_ln83_7"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:96 %or_ln83_16 = or i1 %and_ln83_6, i1 %and_ln83_5

]]></Node>
<StgValue><ssdm name="or_ln83_16"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:97 %fcmp_ln83 = fcmp_uno  i32 %d_read_1, i32 0

]]></Node>
<StgValue><ssdm name="fcmp_ln83"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:98 %fcmp_ln83 = fcmp_oeq  i32 %d_read_1, i32 0

]]></Node>
<StgValue><ssdm name="fcmp_ln83"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:99 %xor_ln83 = xor i1 %fcmp_ln83, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln83"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:100 %xor_ln83 = xor i1 %fcmp_ln83, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln83"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:101 %and_ln83 = and i1 %xor_ln83, i1 %xor_ln83

]]></Node>
<StgValue><ssdm name="and_ln83"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:102 %and_ln83_12 = and i1 %or_ln83_7, i1 %and_ln83

]]></Node>
<StgValue><ssdm name="and_ln83_12"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:103 %or_ln83_17 = or i1 %and_ln83_12, i1 %or_ln83_16

]]></Node>
<StgValue><ssdm name="or_ln83_17"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:104 %or_ln83_18 = or i1 %or_ln83_17, i1 %or_ln83_15

]]></Node>
<StgValue><ssdm name="or_ln83_18"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:105 %idx = or i1 %or_ln83_18, i1 %or_ln83_12

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="133" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="2" op_0_bw="1">
<![CDATA[
_ifconv:106 %zext_ln88 = zext i1 %idx

]]></Node>
<StgValue><ssdm name="zext_ln88"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv:107 %idx_1 = select i1 %idx, i2 3, i2 %zext_ln88

]]></Node>
<StgValue><ssdm name="idx_1"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="3" op_0_bw="2">
<![CDATA[
_ifconv:108 %sext_ln63 = sext i2 %idx_1

]]></Node>
<StgValue><ssdm name="sext_ln63"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="3" op_0_bw="2">
<![CDATA[
_ifconv:109 %zext_ln88_1 = zext i2 %idx_1

]]></Node>
<StgValue><ssdm name="zext_ln88_1"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:110 %idx_2 = select i1 %idx, i3 %sext_ln63, i3 %zext_ln88_1

]]></Node>
<StgValue><ssdm name="idx_2"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="4" op_0_bw="3">
<![CDATA[
_ifconv:111 %sext_ln63_1 = sext i3 %idx_2

]]></Node>
<StgValue><ssdm name="sext_ln63_1"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:112 %select_ln88 = select i1 %idx, i3 4, i3 %zext_ln88_1

]]></Node>
<StgValue><ssdm name="select_ln88"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="4" op_0_bw="3">
<![CDATA[
_ifconv:113 %zext_ln88_2 = zext i3 %select_ln88

]]></Node>
<StgValue><ssdm name="zext_ln88_2"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv:114 %idx_3 = select i1 %idx, i4 %sext_ln63_1, i4 %zext_ln88_2

]]></Node>
<StgValue><ssdm name="idx_3"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="3" op_0_bw="4">
<![CDATA[
_ifconv:115 %trunc_ln63 = trunc i4 %idx_3

]]></Node>
<StgValue><ssdm name="trunc_ln63"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ifconv:116 %tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %idx_3, i32 3

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:117 %or_ln88 = or i1 %tmp_39, i1 %idx

]]></Node>
<StgValue><ssdm name="or_ln88"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:118 %select_ln88_1 = select i1 %or_ln88, i3 5, i3 %trunc_ln63

]]></Node>
<StgValue><ssdm name="select_ln88_1"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="4" op_0_bw="3">
<![CDATA[
_ifconv:119 %zext_ln88_3 = zext i3 %select_ln88_1

]]></Node>
<StgValue><ssdm name="zext_ln88_3"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv:120 %idx_4 = select i1 %idx, i4 %sext_ln63_1, i4 %zext_ln88_3

]]></Node>
<StgValue><ssdm name="idx_4"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="3" op_0_bw="4">
<![CDATA[
_ifconv:121 %trunc_ln63_1 = trunc i4 %idx_4

]]></Node>
<StgValue><ssdm name="trunc_ln63_1"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ifconv:122 %tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %idx_4, i32 3

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:123 %or_ln88_1 = or i1 %tmp_40, i1 %idx

]]></Node>
<StgValue><ssdm name="or_ln88_1"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:124 %select_ln88_2 = select i1 %or_ln88_1, i3 6, i3 %trunc_ln63_1

]]></Node>
<StgValue><ssdm name="select_ln88_2"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="4" op_0_bw="3">
<![CDATA[
_ifconv:125 %zext_ln88_4 = zext i3 %select_ln88_2

]]></Node>
<StgValue><ssdm name="zext_ln88_4"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv:126 %idx_5 = select i1 %idx, i4 %sext_ln63_1, i4 %zext_ln88_4

]]></Node>
<StgValue><ssdm name="idx_5"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="3" op_0_bw="4">
<![CDATA[
_ifconv:127 %trunc_ln63_2 = trunc i4 %idx_5

]]></Node>
<StgValue><ssdm name="trunc_ln63_2"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ifconv:128 %tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %idx_5, i32 3

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:129 %or_ln88_2 = or i1 %tmp_41, i1 %idx

]]></Node>
<StgValue><ssdm name="or_ln88_2"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:130 %select_ln88_3 = select i1 %or_ln88_2, i3 7, i3 %trunc_ln63_2

]]></Node>
<StgValue><ssdm name="select_ln88_3"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="4" op_0_bw="3">
<![CDATA[
_ifconv:131 %zext_ln88_5 = zext i3 %select_ln88_3

]]></Node>
<StgValue><ssdm name="zext_ln88_5"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv:132 %idx_6 = select i1 %idx, i4 %sext_ln63_1, i4 %zext_ln88_5

]]></Node>
<StgValue><ssdm name="idx_6"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="5" op_0_bw="4">
<![CDATA[
_ifconv:133 %sext_ln63_2 = sext i4 %idx_6

]]></Node>
<StgValue><ssdm name="sext_ln63_2"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ifconv:134 %tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %idx_6, i32 3

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:135 %or_ln88_3 = or i1 %tmp_42, i1 %idx

]]></Node>
<StgValue><ssdm name="or_ln88_3"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv:136 %select_ln88_4 = select i1 %or_ln88_3, i4 8, i4 %idx_6

]]></Node>
<StgValue><ssdm name="select_ln88_4"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="5" op_0_bw="4">
<![CDATA[
_ifconv:137 %zext_ln88_6 = zext i4 %select_ln88_4

]]></Node>
<StgValue><ssdm name="zext_ln88_6"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:138 %idx_7 = select i1 %idx, i5 %sext_ln63_2, i5 %zext_ln88_6

]]></Node>
<StgValue><ssdm name="idx_7"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="4" op_0_bw="5">
<![CDATA[
_ifconv:139 %trunc_ln63_3 = trunc i5 %idx_7

]]></Node>
<StgValue><ssdm name="trunc_ln63_3"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
_ifconv:140 %tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %idx_7, i32 4

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:141 %or_ln88_4 = or i1 %tmp_43, i1 %idx

]]></Node>
<StgValue><ssdm name="or_ln88_4"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv:142 %select_ln88_5 = select i1 %or_ln88_4, i4 9, i4 %trunc_ln63_3

]]></Node>
<StgValue><ssdm name="select_ln88_5"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="5" op_0_bw="4">
<![CDATA[
_ifconv:143 %zext_ln88_7 = zext i4 %select_ln88_5

]]></Node>
<StgValue><ssdm name="zext_ln88_7"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:144 %idx_8 = select i1 %idx, i5 %sext_ln63_2, i5 %zext_ln88_7

]]></Node>
<StgValue><ssdm name="idx_8"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="4" op_0_bw="5">
<![CDATA[
_ifconv:145 %trunc_ln63_4 = trunc i5 %idx_8

]]></Node>
<StgValue><ssdm name="trunc_ln63_4"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
_ifconv:146 %tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %idx_8, i32 4

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:147 %or_ln88_5 = or i1 %tmp_44, i1 %idx

]]></Node>
<StgValue><ssdm name="or_ln88_5"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv:148 %select_ln88_6 = select i1 %or_ln88_5, i4 10, i4 %trunc_ln63_4

]]></Node>
<StgValue><ssdm name="select_ln88_6"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="5" op_0_bw="4">
<![CDATA[
_ifconv:149 %zext_ln88_8 = zext i4 %select_ln88_6

]]></Node>
<StgValue><ssdm name="zext_ln88_8"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:150 %idx_9 = select i1 %idx, i5 %sext_ln63_2, i5 %zext_ln88_8

]]></Node>
<StgValue><ssdm name="idx_9"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="4" op_0_bw="5">
<![CDATA[
_ifconv:151 %trunc_ln63_5 = trunc i5 %idx_9

]]></Node>
<StgValue><ssdm name="trunc_ln63_5"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
_ifconv:152 %tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %idx_9, i32 4

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:153 %or_ln88_6 = or i1 %tmp_45, i1 %idx

]]></Node>
<StgValue><ssdm name="or_ln88_6"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv:154 %select_ln88_7 = select i1 %or_ln88_6, i4 11, i4 %trunc_ln63_5

]]></Node>
<StgValue><ssdm name="select_ln88_7"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="5" op_0_bw="4">
<![CDATA[
_ifconv:155 %zext_ln88_9 = zext i4 %select_ln88_7

]]></Node>
<StgValue><ssdm name="zext_ln88_9"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:156 %idx_10 = select i1 %idx, i5 %sext_ln63_2, i5 %zext_ln88_9

]]></Node>
<StgValue><ssdm name="idx_10"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="4" op_0_bw="5">
<![CDATA[
_ifconv:157 %trunc_ln63_6 = trunc i5 %idx_10

]]></Node>
<StgValue><ssdm name="trunc_ln63_6"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
_ifconv:158 %tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %idx_10, i32 4

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:159 %or_ln88_7 = or i1 %tmp_46, i1 %idx

]]></Node>
<StgValue><ssdm name="or_ln88_7"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv:160 %select_ln88_8 = select i1 %or_ln88_7, i4 12, i4 %trunc_ln63_6

]]></Node>
<StgValue><ssdm name="select_ln88_8"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="5" op_0_bw="4">
<![CDATA[
_ifconv:161 %zext_ln88_10 = zext i4 %select_ln88_8

]]></Node>
<StgValue><ssdm name="zext_ln88_10"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:162 %idx_11 = select i1 %idx, i5 %sext_ln63_2, i5 %zext_ln88_10

]]></Node>
<StgValue><ssdm name="idx_11"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="4" op_0_bw="5">
<![CDATA[
_ifconv:163 %trunc_ln63_7 = trunc i5 %idx_11

]]></Node>
<StgValue><ssdm name="trunc_ln63_7"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
_ifconv:164 %tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %idx_11, i32 4

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:165 %or_ln88_8 = or i1 %tmp_47, i1 %idx

]]></Node>
<StgValue><ssdm name="or_ln88_8"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv:166 %select_ln88_9 = select i1 %or_ln88_8, i4 13, i4 %trunc_ln63_7

]]></Node>
<StgValue><ssdm name="select_ln88_9"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="5" op_0_bw="4">
<![CDATA[
_ifconv:167 %zext_ln88_11 = zext i4 %select_ln88_9

]]></Node>
<StgValue><ssdm name="zext_ln88_11"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:168 %idx_12 = select i1 %idx, i5 %sext_ln63_2, i5 %zext_ln88_11

]]></Node>
<StgValue><ssdm name="idx_12"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="4" op_0_bw="5">
<![CDATA[
_ifconv:169 %trunc_ln63_8 = trunc i5 %idx_12

]]></Node>
<StgValue><ssdm name="trunc_ln63_8"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
_ifconv:170 %tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %idx_12, i32 4

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:171 %or_ln88_9 = or i1 %tmp_48, i1 %idx

]]></Node>
<StgValue><ssdm name="or_ln88_9"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv:172 %select_ln88_10 = select i1 %or_ln88_9, i4 14, i4 %trunc_ln63_8

]]></Node>
<StgValue><ssdm name="select_ln88_10"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="5" op_0_bw="4">
<![CDATA[
_ifconv:173 %zext_ln88_12 = zext i4 %select_ln88_10

]]></Node>
<StgValue><ssdm name="zext_ln88_12"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:174 %idx_13 = select i1 %idx, i5 %sext_ln63_2, i5 %zext_ln88_12

]]></Node>
<StgValue><ssdm name="idx_13"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="4" op_0_bw="5">
<![CDATA[
_ifconv:175 %trunc_ln63_9 = trunc i5 %idx_13

]]></Node>
<StgValue><ssdm name="trunc_ln63_9"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
_ifconv:176 %tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %idx_13, i32 4

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:177 %or_ln88_10 = or i1 %tmp_49, i1 %idx

]]></Node>
<StgValue><ssdm name="or_ln88_10"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv:178 %select_ln88_11 = select i1 %or_ln88_10, i4 15, i4 %trunc_ln63_9

]]></Node>
<StgValue><ssdm name="select_ln88_11"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idx" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="5" op_0_bw="4">
<![CDATA[
_ifconv:179 %zext_ln93 = zext i4 %select_ln88_11

]]></Node>
<StgValue><ssdm name="zext_ln93"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:180 %select_ln83 = select i1 %idx, i5 %sext_ln63_2, i5 %zext_ln93

]]></Node>
<StgValue><ssdm name="select_ln83"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="5">
<![CDATA[
_ifconv:181 %ret_ln93 = ret i5 %select_ln83

]]></Node>
<StgValue><ssdm name="ret_ln93"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
