<!DOCTYPE html> 
<html lang="en">
<head>
  <meta charset="UTF-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <title>Dr. Rohan Appasaheb Borgalli | Academic Profile</title>
  <style>
    body {
      font-family: Arial, sans-serif;
      margin: 0;
      padding: 0;
      background-color: #f9f9f9;
      color: #333;
    }
    header {
      background-color: #002b5c;
      color: white;
      padding: 20px;
    }
    .header-container {
      display: flex;
      flex-wrap: wrap;
      align-items: center;
      justify-content: space-between;
    }
    .header-text {
      flex: 1 1 60%;
      min-width: 250px;
    }
    .header-text h1 {
      margin-top: 0;
    }
    .header-text a {
      color: #ffc;
      text-decoration: none;
    }
    .header-image {
      flex: 1 1 30%;
      text-align: right;
      min-width: 100px;
    }
    .header-image img {
      max-width: 25%;
      height: 25%;
      border-radius: 10px;
    }
    nav {
      background: #004a99;
      display: flex;
      flex-wrap: wrap;
      justify-content: center;
    }
    nav button {
      background: none;
      border: none;
      color: white;
      padding: 15px;
      cursor: pointer;
      font-size: 16px;
    }
    nav button:hover {
      background: #003366;
    }
    section {
      display: none;
      padding: 20px;
      border-top: 1px solid #ccc;
    }
    section.active {
      display: block;
    }
    footer {
      background-color: #002b5c;
      color: white;
      text-align: center;
      padding: 10px;
    }
    h2 {
      color: #002b5c;
    }
    a {
      color: #004a99;
    }
  </style>
</head>
<body>
  <header>
    <div class="header-container">
      <div class="header-text">
        <h1>Dr. Rohan Appasaheb Borgalli</h1>
        <p>Assistant Professor (Selection Grade), Electronics and Telecommunication Engineering Department, Shah and Anchor Kutchhi Engineering College, Autonomous Institute affiliated with Mumbai University</p>
        <p>Email: <a href="mailto:rohan.borgalli@sakec.ac.in">rohan.borgalli@sakec.ac.in</a></p>
      </div>
      <div class="header-image">
        <img src="Rohan_Borgalli_EXTC.jpg" alt="Rohan Borgalli Photo">
      </div>
    </div>
  </header>

  <nav>
    <button onclick="showSection('profile')">Profile</button>
    <button onclick="showSection('education')">Education</button>
    <button onclick="showSection('experience')">Experience</button>
    <button onclick="showSection('subjects')">Subjects Taught</button>
    <button onclick="showSection('research')">Research & Publications</button>
    <button onclick="showSection('awards')">Awards</button>
    <button onclick="showSection('projects')">Projects & Grants</button>
    <button onclick="showSection('courses')">Courses & Certifications</button>
    <button onclick="showSection('activities')">Events & FDPs</button>
    <button onclick="showSection('contact')">Contact</button>
  </nav>

  <main>
    <section id="profile" class="active">
      <h2>Profile</h2>
      <p><strong>Date of Birth:</strong> 23/05/1990</p>
      <p><strong>Languages:</strong> Hindi, Marathi, English, Kannada</p>
      <p><strong>Mobile:</strong> 9821057992</p>
      <p><strong>Address:</strong> C-37/70, Mitrata CHS, RSC 14, Gorai 1, Borivli West, Mumbai 400092</p>
      <p><strong>Areas of Interest:</strong> Machine Learning, Signal Processing, Data Compression & Encryption, IoT, Digital System Design</p>
      <p><strong>Research Profiles:</strong></p>
      <ul>
        <li><a href="https://scholar.google.com/citations?user=8gzkafsAAAAJ&hl=en" target="_blank">Google Scholar</a></li>
        <li><a href="https://vidwan.inflibnet.ac.in/myprofile" target="_blank">VIDWAN</a></li>
        <li><a href="http://www.orcid.org/0000-0003-4159-1938" target="_blank">ORCID</a></li>
        <li><a href="http://www.scopus.com/authid/detail.url?authorId=58396762600" target="_blank">Scopus</a></li>
        <li><a href="https://www.webofscience.com/wos/author/record/ADY-4749-2022" target="_blank">Researcher ID (Web of Science)</a></li>
        <li><a href="https://www.linkedin.com/in/rohan-borgalli/" target="_blank">LinkedIn</a></li>
      </ul>
    </section>

    <section id="education">
      <h2>Education</h2>
      <ul>
        <li>Ph.D. in Electronics Engineering (Machine Learning), Mumbai University, 2025</li>
        <li>M.Tech in Electronics Engineering (Digital Systems), MNNIT Allahabad, 2013 - Gold Medalist</li>
        <li>B.E. in Electronics and Telecommunication, RGIT, Mumbai University, 2011</li>
      </ul>
    </section>

    <section id="experience">
      <h2>Teaching & Administrative Experience</h2>
      <p>Assistant Professor at SAKEC since 2014 with 12+ years total teaching experience.</p>
      <p>Roles include: Program Coordinator, ISO Coordinator, TBI Incharge (<a href="https://www.linkedin.com/showcase/sakec-tbi/" target="_blank">SAKEC TBI</a>), Anti-Ragging Cell Officer, Placement Cell Member, etc.</p>
    </section>

    <section id="subjects">
      <h2>Subjects Taught</h2>
      <ul>
        <li>Computer Organization and Architecture</li>
        <li>Digital Signal and Image Processing</li>
        <li>Information Theory and Coding</li>
        <li>Data Compression and Encryption</li>
        <li>Digital VLSI Design, Digital System Design</li>
        <li>Signals and Systems, Linear Integrated Circuits</li>
        <li>Autonomous Vehicle, Deep Learning, AI/ML in Healthcare</li>
        <li>Digital Design with Reconfigurable Architecture</li>
      </ul>
    </section>

    <section id="research">
      <h2>Research & Publications</h2>
      <h3>Books & Book Chapters</h3>
      <ul>
        <li>Learning Framework for Real-World Facial Emotion Recognition ‚Äì IGI Global, 2023</li>
        <li>HOPE: Your Mental Health Companion ‚Äì Springer, 2024</li>
      </ul>
      <h3>Journals</h3>
      <ul>
        <li>The Imaging Science Journal (2023)</li>
        <li>Scientific Visualization (2022)</li>
        <li>International Journal of Swarm Intelligence Research (2022)</li>
        <li>International Journal of Engineering and Manufacturing (2022)</li>
        <li>Recent Advances in Electrical & Electronic Engineering (2023)</li>
      </ul>
      <h3>Conference Papers</h3>
      <ul>
        <li>ICEARS 2022, ICESC 2023, ICCCDS 2022, ICPCSN 2023</li>
        <li>Springer LNEE & LNNS Conferences 2023‚Äì2025</li>
        <li>IEEE Conferences on Automation, AI, ML, and IoT</li>
      </ul>
    </section>

    <section id="awards">
      <h2>Awards</h2>
      <ul>
        <li>Best Researcher Award ‚Äì Novel Research Academy, 2023</li>
        <li>IRSD Academic Excellence Award, 2022</li>
        <li>Best Faculty Award ‚Äì CSI TechNext India, 2019</li>
        <li>Gold Medalist ‚Äì M.Tech, MNNIT, 2013</li>
      </ul>
    </section>

    <section id="projects">
      <h2>Projects & Grants</h2>
      <p>Guided 20+ UG projects in AI, IoT, DL, and Healthcare systems.</p>
      <p>Incubated 3 startups under SAKEC-TBI (EdTech, FinTech, AI-Tech).</p>
      <h3>Grants</h3>
      <ul>
        <li>Minor Research Grant, Mumbai University ‚Äì Rs. 20,000 (2019)</li>
        <li>Internal Research Grant, SAKEC ‚Äì Rs. 20,000 (2024)</li>
      </ul>
    </section>

    <section id="courses">
      <h2>Courses & Certifications</h2>
      <p><strong>NPTEL:</strong> Deep Learning (Top 2%), Digital Circuits (Top 1%), Medical Image Analysis (92%)</p>
      <p><strong>Coursera:</strong> CNNs by deeplearning.ai, Emotion AI, Facial Expression Recognition using Keras</p>
      <p><strong>Other Certifications:</strong> Cisco, Infosys Springboard, FutureSkills</p>
    </section>

    <section id="activities">
      <h2>Events, FDPs, and Training</h2>
      <p>Organized/Coordinated 20+ FDPs, STTPs, Workshops including:</p>
      <ul>
        <li>FDP on AI Evolution: Foundations to Generative AI, Jan 2024</li>
        <li>Winter Internship (Ansys HFSS & VNA), Dec 2024 - Jan 2025</li>
        <li>STTP on Advanced VLSI Design, 2018</li>
      </ul>
      <p>Attended multiple AICTE, NPTEL, and QIP certified programs including High Performance Computing (COEP) and Advanced ML (IITB)</p>
    </section>

    <section id="contact">
      <h2>Contact</h2>
      <p>Email: <a href="mailto:rohanborgalli111@gmail.com">rohanborgalli111@gmail.com</a></p>
      <p>LinkedIn: <a href="https://www.linkedin.com/in/rohan-borgalli/" target="_blank">linkedin.com/in/rohan-borgalli</a></p>
      <p>Phone: 9821057992</p>
      <p>Address: Borivli West, Mumbai, India</p>
    </section>
  </main>

  <footer>
    <p>&copy; 2025 Dr. Rohan Appasaheb Borgalli. All rights reserved.</p>
  </footer>

  <script>
    function showSection(id) {
      document.querySelectorAll('section').forEach(sec => sec.classList.remove('active'));
      document.getElementById(id).classList.add('active');
    }
  </script>
</body>
</html>
<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <title>Digital System Design ‚Äì Open Source Lectures</title>
  <style>
    body {
      font-family: Arial, sans-serif;
      background-color: #f4f4f4;
      margin: 0;
      padding: 20px;
    }
    h1, h2 {
      color: #2c3e50;
    }
    .section {
      background: #fff;
      padding: 15px;
      margin-bottom: 20px;
      border-radius: 8px;
      box-shadow: 0 0 10px rgba(0,0,0,0.1);
    }
    .videos {
      display: flex;
      flex-wrap: wrap;
      gap: 15px;
    }
    .video-card {
      background: #fff;
      padding: 10px;
      border-radius: 8px;
      width: 300px;
      box-shadow: 0 0 5px rgba(0,0,0,0.1);
    }
    .video-card img {
      width: 100%;
      border-radius: 4px;
    }
    .video-card h4 {
      margin: 10px 0 5px;
    }
    a {
      color: #2980b9;
      text-decoration: none;
    }
  </style>
</head>
<body>

  <h1>üìò Digital System Design ‚Äì Open Source Video Lectures</h1>

  <div class="section">
    <h2>Subject Overview</h2>
    <p>
      <strong>Digital System Design</strong> is a core subject for Second Year Electronics and Telecommunication Engineering students. It includes foundational digital electronics concepts: number systems, logic gates, combinational and sequential circuits, memory elements, and programming in VHDL. This course builds the foundation for advanced topics in embedded systems and VLSI design.
    </p>
  </div>

  <div class="section">
    <h2>About the Faculty</h2>
    <p>
      <strong>Dr. Rohan Appasaheb Borgalli</strong> is an experienced educator specializing in digital systems, embedded systems, and VLSI. His teaching integrates conceptual depth with practical understanding, and his lectures are ideal for academic and self-paced learning environments.
    </p>
  </div>

  <!-- Modules and Labs -->
  <!-- Module 1: Number Systems and Codes -->
<div class="section">
  <h2>üìö Module 1: Number Systems and Codes</h2>
  <div class="videos">
    <div class="video-card"><a href="https://web.microsoftstream.com/video/d72b1f01-bb0f-4d10-b4ab-53a65680d183" target="_blank"><img src="https://img.youtube.com/vi/dQw4w9WgXcQ/0.jpg"><h4>Lecture 1: Introduction to Digital System Design</h4></a></div>
    <div class="video-card"><a href="https://web.microsoftstream.com/video/4e8882ca-5d5b-4ba8-afc9-e4a1f3a17043" target="_blank"><img src="https://img.youtube.com/vi/dQw4w9WgXcQ/0.jpg"><h4>Lecture 2: Number Systems</h4></a></div>
    <div class="video-card"><a href="https://web.microsoftstream.com/video/02bf36be-771c-49b4-a943-8bb8a3d76757" target="_blank"><img src="https://img.youtube.com/vi/dQw4w9WgXcQ/0.jpg"><h4>Lecture 3: Digital Codes</h4></a></div>
    <div class="video-card"><a href="https://web.microsoftstream.com/video/1abcdaa9-e193-4399-b357-9c1fc23d0c9a" target="_blank"><img src="https://img.youtube.com/vi/dQw4w9WgXcQ/0.jpg"><h4>Lecture 4: Binary Arithmetic</h4></a></div>
  </div>
</div>

<!-- Module 2: Logic Family and Logic Gates -->
<div class="section">
  <h2>üîå Module 2: Logic Family and Logic Gates</h2>
  <div class="videos">
    <div class="video-card"><a href="https://web.microsoftstream.com/video/05cb1cd3-29d1-4a4f-ba6a-1a19c8700741" target="_blank"><img src="https://img.youtube.com/vi/dQw4w9WgXcQ/0.jpg"><h4>Lecture 5: Introduction of Logic Family</h4></a></div>
    <div class="video-card"><a href="https://web.microsoftstream.com/video/83c66e91-7a7d-4f77-b98a-b9a5278f6643" target="_blank"><img src="https://img.youtube.com/vi/dQw4w9WgXcQ/0.jpg"><h4>Lecture 6: Digital Logic Gates</h4></a></div>
    <div class="video-card"><a href="https://web.microsoftstream.com/video/256c099b-fb79-432e-8c2a-59d024c89647" target="_blank"><img src="https://img.youtube.com/vi/dQw4w9WgXcQ/0.jpg"><h4>Lecture 7: Boolean Algebra</h4></a></div>
    <div class="video-card"><a href="https://web.microsoftstream.com/video/bf54b0bf-3e11-4384-b618-c76cf2056c37" target="_blank"><img src="https://img.youtube.com/vi/dQw4w9WgXcQ/0.jpg"><h4>Lecture 8: TTL Logic Families</h4></a></div>
    <div class="video-card"><a href="https://web.microsoftstream.com/video/72b404b0-0e15-468c-bef5-2e3f82d21e96" target="_blank"><img src="https://img.youtube.com/vi/dQw4w9WgXcQ/0.jpg"><h4>Lecture 9: CMOS Logic Families</h4></a></div>
  </div>
</div>

<!-- Module 3: Combinational Logic Circuits -->
<div class="section">
  <h2>üîó Module 3: Combinational Logic Circuits</h2>
  <div class="videos">
    <div class="video-card"><a href="https://web.microsoftstream.com/video/34955fc0-51d2-4bbe-a9f0-4f26f496f1e6" target="_blank"><img src="https://img.youtube.com/vi/dQw4w9WgXcQ/0.jpg"><h4>Lecture 10: SOP and POS representation</h4></a></div>
    <div class="video-card"><a href="https://web.microsoftstream.com/video/d0d62a90-524c-4397-8cc0-729c25238bdf" target="_blank"><img src="https://img.youtube.com/vi/dQw4w9WgXcQ/0.jpg"><h4>Lecture 11: K-Map (Part I)</h4></a></div>
    <div class="video-card"><a href="https://web.microsoftstream.com/video/561c8ce7-1fda-423a-836c-1b286c9dd4ed" target="_blank"><img src="https://img.youtube.com/vi/dQw4w9WgXcQ/0.jpg"><h4>Lecture 12: K-Map (Part II)</h4></a></div>
    <div class="video-card"><a href="https://web.microsoftstream.com/video/c86a4240-6a13-48a0-be5c-9ec9360059a3" target="_blank"><img src="https://img.youtube.com/vi/dQw4w9WgXcQ/0.jpg"><h4>Lecture 13: Quine McCluskey</h4></a></div>
    <div class="video-card"><a href="https://web.microsoftstream.com/video/9a76af38-4ae3-4985-bbd8-8247b16898b4" target="_blank"><img src="https://img.youtube.com/vi/dQw4w9WgXcQ/0.jpg"><h4>Lecture 14: Half & Full Adder</h4></a></div>
    <div class="video-card"><a href="https://web.microsoftstream.com/video/4137259c-da22-4f2e-a68f-de1b3cc4516b" target="_blank"><img src="https://img.youtube.com/vi/dQw4w9WgXcQ/0.jpg"><h4>Lecture 15: Half & Full Subtractor</h4></a></div>
    <div class="video-card"><a href="https://web.microsoftstream.com/video/534b28b2-6f84-46ba-8332-d3b0078ceb47" target="_blank"><img src="https://img.youtube.com/vi/dQw4w9WgXcQ/0.jpg"><h4>Lecture 16: Carry Lookahead Adder</h4></a></div>
    <div class="video-card"><a href="https://web.microsoftstream.com/video/568d3dc7-e9f7-49f9-bca6-4902eafe94f8" target="_blank"><img src="https://img.youtube.com/vi/dQw4w9WgXcQ/0.jpg"><h4>Lecture 17: BCD Adder & Comparator</h4></a></div>
    <div class="video-card"><a href="https://web.microsoftstream.com/video/b269ad06-e6f8-4ef7-8d89-d95967a36449" target="_blank"><img src="https://img.youtube.com/vi/dQw4w9WgXcQ/0.jpg"><h4>Lecture 18: Multiplexer</h4></a></div>
    <div class="video-card"><a href="https://web.microsoftstream.com/video/7e19609e-d25f-4510-8e9c-ab5a4ba9e9a8" target="_blank"><img src="https://img.youtube.com/vi/dQw4w9WgXcQ/0.jpg"><h4>Lecture 19: De-Multiplexer</h4></a></div>
    <div class="video-card"><a href="https://web.microsoftstream.com/video/65c6eb46-4b4f-4fd2-80ba-105322543a4b" target="_blank"><img src="https://img.youtube.com/vi/dQw4w9WgXcQ/0.jpg"><h4>Lecture 20: Encoder</h4></a></div>
    <div class="video-card"><a href="https://web.microsoftstream.com/video/b68d5adc-5b74-44be-92b3-1b175eb35268" target="_blank"><img src="https://img.youtube.com/vi/dQw4w9WgXcQ/0.jpg"><h4>Lecture 21: Decoder</h4></a></div>
  </div>
</div>

<!-- Module 4: Sequential Logic Circuits -->
<div class="section">
  <h2>‚è± Module 4: Sequential Logic Circuits</h2>
  <div class="videos">
    <div class="video-card"><a href="https://web.microsoftstream.com/video/d23e2211-7e87-4afc-b744-ea851b823bc5" target="_blank"><img src="https://img.youtube.com/vi/dQw4w9WgXcQ/0.jpg"><h4>Lecture 22: Sequential Logic Circuit Overview (Part-I)</h4></a></div>
    <div class="video-card"><a href="https://web.microsoftstream.com/video/9641dba0-0ac1-4b3d-bc92-86ede71d2a3c" target="_blank"><img src="https://img.youtube.com/vi/dQw4w9WgXcQ/0.jpg"><h4>Lecture 22: Sequential Logic Circuit Overview (Part-II)</h4></a></div>
    <div class="video-card"><a href="https://web.microsoftstream.com/video/3117b990-f1e5-49ff-bcef-91267d4a6b80" target="_blank"><img src="https://img.youtube.com/vi/dQw4w9WgXcQ/0.jpg"><h4>Lecture 23: Types of Flip-Flops</h4></a></div>
    <div class="video-card"><a href="https://web.microsoftstream.com/video/4d9591d2-6fad-450b-800b-df6264c14292" target="_blank"><img src="https://img.youtube.com/vi/dQw4w9WgXcQ/0.jpg"><h4>Lecture 24: Flip-Flop Conversion (Part-I)</h4></a></div>
    <div class="video-card"><a href="https://web.microsoftstream.com/video/556c04dd-4259-4308-91bd-6494e125add2" target="_blank"><img src="https://img.youtube.com/vi/dQw4w9WgXcQ/0.jpg"><h4>Lecture 24: Flip-Flop Conversion (Part-II)</h4></a></div>
    <div class="video-card"><a href="https://web.microsoftstream.com/video/110edd41-02a8-44ac-8caf-f797c73c95bf" target="_blank"><img src="https://img.youtube.com/vi/dQw4w9WgXcQ/0.jpg"><h4>Lecture 25: Shift Register</h4></a></div>
    <div class="video-card"><a href="https://web.microsoftstream.com/video/4bb3412c-e3cf-4a4c-a1d1-d128deaee71a" target="_blank"><img src="https://img.youtube.com/vi/dQw4w9WgXcQ/0.jpg"><h4>Lecture 26: Counters Overview</h4></a></div>
    <div class="video-card"><a href="https://web.microsoftstream.com/video/3a8ca034-2163-4c1f-864d-94f30ee45913" target="_blank"><img src="https://img.youtube.com/vi/dQw4w9WgXcQ/0.jpg"><h4>Lecture 27: Asynchronous Counter</h4></a></div>
    <div class="video-card"><a href="https://web.microsoftstream.com/video/f3a6960f-9342-48ea-bae0-1c6725a4df2a" target="_blank"><img src="https://img.youtube.com/vi/dQw4w9WgXcQ/0.jpg"><h4>Lecture 28: Synchronous Counter</h4></a></div>
    <div class="video-card"><a href="https://web.microsoftstream.com/video/5b0d40aa-474e-4436-8473-461deecb4e37" target="_blank"><img src="https://img.youtube.com/vi/dQw4w9WgXcQ/0.jpg"><h4>Lecture 29: BCD Counter</h4></a></div>
    <div class="video-card"><a href="https://web.microsoftstream.com/video/6bc0e2cd-a728-4ddc-833a-8d4cdca635a4" target="_blank"><img src="https://img.youtube.com/vi/dQw4w9WgXcQ/0.jpg"><h4>Lecture 30: Application of Sequential Circuits (Part-I)</h4></a></div>
    <div class="video-card"><a href="https://web.microsoftstream.com/video/6bc0e2cd-a728-4ddc-833a-8d4cdca635a4" target="_blank"><img src="https://img.youtube.com/vi/dQw4w9WgXcQ/0.jpg"><h4>Lecture 31: Application of Sequential Circuits (Part-II)</h4></a></div>
    <div class="video-card"><a href="https://web.microsoftstream.com/video/e13b41e2-7e97-47a3-b7ef-bf029c2784c5" target="_blank"><img src="https://img.youtube.com/vi/dQw4w9WgXcQ/0.jpg"><h4>Lecture 32: Analysis of Sequential Circuits</h4></a></div>
    <div class="video-card"><a href="https://web.microsoftstream.com/video/aadd63bc-40fd-4de5-a3dc-3fd6686c928d" target="_blank"><img src="https://img.youtube.com/vi/dQw4w9WgXcQ/0.jpg"><h4>Lecture 33: Introduction to Mealy and Moore Machine</h4></a></div>
  </div>
</div>

<!-- Module 5: Memories and PLDs -->
<div class="section">
  <h2>üíæ Module 5: Memories and Programmable Logic Devices</h2>
  <div class="videos">
    <div class="video-card"><a href="https://web.microsoftstream.com/video/57358667-6739-4c7d-b0f9-ed17dd52a5fb" target="_blank"><img src="https://img.youtube.com/vi/dQw4w9WgXcQ/0.jpg"><h4>Lecture 34: Classification and Characteristics of Memory</h4></a></div>
    <div class="video-card"><a href="https://web.microsoftstream.com/video/6716d013-2b93-4f93-8dc5-e6bd8dc0f9fc" target="_blank"><img src="https://img.youtube.com/vi/dQw4w9WgXcQ/0.jpg"><h4>Lecture 35: ROM & Characteristics</h4></a></div>
    <div class="video-card"><a href="https://web.microsoftstream.com/video/040dac5f-099c-4396-bb60-02d1967ddf37" target="_blank"><img src="https://img.youtube.com/vi/dQw4w9WgXcQ/0.jpg"><h4>Lecture 36: Programmable Logic Devices (PLDs)</h4></a></div>
    <div class="video-card"><a href="https://web.microsoftstream.com/video/580367bb-9e7a-4768-87a3-b3b3618e6048" target="_blank"><img src="https://img.youtube.com/vi/dQw4w9WgXcQ/0.jpg"><h4>Lecture 37: Programmable Logic Array (PLA)</h4></a></div>
  </div>
</div>

<!-- Module 6: VHDL -->
<div class="section">
  <h2>üí° Module 6: Introduction to VHDL</h2>
  <div class="videos">
    <div class="video-card"><a href="https://web.microsoftstream.com/video/2233d499-73bb-4391-9ad0-1bbd29a13431" target="_blank"><img src="https://img.youtube.com/vi/dQw4w9WgXcQ/0.jpg"><h4>Lecture 38: Introduction to VHDL</h4></a></div>
    <div class="video-card"><a href="https://web.microsoftstream.com/video/70c7c32d-ae9e-40a0-9f36-215b981bb845" target="_blank"><img src="https://img.youtube.com/vi/dQw4w9WgXcQ/0.jpg"><h4>Lecture 39: VHDL Programming</h4></a></div>
  </div>
</div>

<!-- Labs -->
<div class="section">
  <h2>üß™ Digital System Design Laboratory</h2>
  <div class="videos">
    <div class="video-card"><a href="https://web.microsoftstream.com/video/e59337ff-9995-462b-92af-ac9ac2525ff9" target="_blank"><img src="https://img.youtube.com/vi/dQw4w9WgXcQ/0.jpg"><h4>Lab 1: Realization of Logic Gates</h4></a></div>
    <div class="video-card"><a href="https://web.microsoftstream.com/video/80273dc0-805d-4596-9cde-7636d771a940" target="_blank"><img src="https://img.youtube.com/vi/dQw4w9WgXcQ/0.jpg"><h4>Lab 2: Universal Gates</h4></a></div>
    <div class="video-card"><a href="https://web.microsoftstream.com/video/e60317b9-a615-4817-b575-ae6b9eb339eb" target="_blank"><img src="https://img.youtube.com/vi/dQw4w9WgXcQ/0.jpg"><h4>Lab 3: Adder and Subtractor</h4></a></div>
    <div class="video-card"><a href="https://web.microsoftstream.com/video/11de914e-2224-4037-bf45-df83bceff3e4" target="_blank"><img src="https://img.youtube.com/vi/dQw4w9WgXcQ/0.jpg"><h4>Lab 4: Magnitude Comparator</h4></a></div>
    <div class="video-card"><a href="https://web.microsoftstream.com/video/0010410a-be6b-42b4-b98e-6f484c893793" target="_blank"><img src="https://img.youtube.com/vi/dQw4w9WgXcQ/0.jpg"><h4>Lab 5: 8:1 Mux and 3:8 Decoder</h4></a></div>
    <div class="video-card"><a href="https://web.microsoftstream.com/video/647440d2-7ac6-4827-8aef-0002b3970cf0" target="_blank"><img src="https://img.youtube.com/vi/dQw4w9WgXcQ/0.jpg"><h4>Lab 6: JK & D Flip-Flop, Decade Counter</h4></a></div>
    <div class="video-card"><a href="https://web.microsoftstream.com/video/72a0c9b0-a68c-445f-aa1b-4f0f3d7c075a" target="_blank"><img src="https://img.youtube.com/vi/dQw4w9WgXcQ/0.jpg"><h4>Lab 7: Full Adder and 4:1 Mux using VHDL</h4></a></div>
    <div class="video-card"><a href="https://web.microsoftstream.com/video/17ffa3b1-6660-4394-accd-828309c8dea5" target="_blank"><img src="https://img.youtube.com/vi/dQw4w9WgXcQ/0.jpg"><h4>Lab 8: Flip-Flop and 3-bit Counter using VHDL</h4></a></div>
  </div>
</div>

  <div class="section">
    <h2>üìÑ Profile Page Integration</h2>
    <p>
      To include a faculty profile page, create a <code>profile.html</code> and link to it:
      <br />
      <a href="profile.html">üë§ Faculty Profile</a>
    </p>
  </div>

</body>
</html>
