

@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 4 clock pin(s) of sequential element(s)
0 instances converted, 4 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance    
-------------------------------------------------------------------------------------------------
@KP:ckid0_2       RO00.C00.OSCInst0.OSC     OSCH                   23         RO00.C01.sdiv[21:0]
=================================================================================================
================================================================== Gated/Generated Clocks ===================================================================
Clock Tree ID     Driving Element          Drive Element Type     Unconverted Fanout     Sample Instance           Explanation                               
-------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       RO00.C01.oscOut.Q[0]     dffe                   4                      RO01.outcontrd_1[3:0]     Derived clock on input (not legal for GCC)
=============================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

