abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/cla32.blif
Line 11: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 12: Skipping line ".default_output_required 0.00 0.00 ".
Line 13: Skipping line ".default_input_drive 0.10 0.10 ".
Line 14: Skipping line ".default_output_load 2.00 ".
Line 15: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mcla32                         :[0m i/o =   64/   33  lat =    0  nd =   419  edge =    952  area =958.00  delay =38.50  lev = 27
--------------- round 1 ---------------
seed = 2164433546
maxLevel = 2
n501 is replaced by zero with estimated error 0
error = 0
area = 952
delay = 38.5
#gates = 418
output circuit appNtk/cla32_1_0_952_38.5.blif
time = 7403537 us
--------------- round 2 ---------------
seed = 1067144770
maxLevel = 2
n503 is replaced by n491 with estimated error 0
error = 0
area = 928
delay = 38.5
#gates = 409
output circuit appNtk/cla32_2_0_928_38.5.blif
time = 14045425 us
--------------- round 3 ---------------
seed = 3498533543
maxLevel = 2
n388 is replaced by n413 with estimated error 1e-05
error = 1e-05
area = 918
delay = 38.5
#gates = 405
output circuit appNtk/cla32_3_1e-05_918_38.5.blif
time = 20206925 us
--------------- round 4 ---------------
seed = 3758956033
maxLevel = 2
n478 is replaced by n488 with estimated error 2e-05
error = 2e-05
area = 907
delay = 31.6
#gates = 401
output circuit appNtk/cla32_4_2e-05_907_31.6.blif
time = 26047035 us
--------------- round 5 ---------------
seed = 1835413887
maxLevel = 2
n274 is replaced by one with estimated error 0
error = 0
area = 900
delay = 31.6
#gates = 398
output circuit appNtk/cla32_5_0_900_31.6.blif
time = 31644154 us
--------------- round 6 ---------------
seed = 3758086155
maxLevel = 2
n330 is replaced by n327 with estimated error 1e-05
error = 1e-05
area = 896
delay = 31.6
#gates = 397
output circuit appNtk/cla32_6_1e-05_896_31.6.blif
time = 37519654 us
--------------- round 7 ---------------
seed = 379284475
maxLevel = 2
n269 is replaced by n243 with estimated error 1e-05
error = 1e-05
area = 891
delay = 31.6
#gates = 395
output circuit appNtk/cla32_7_1e-05_891_31.6.blif
time = 43262396 us
--------------- round 8 ---------------
seed = 1499012318
maxLevel = 2
n264 is replaced by one with estimated error 5e-05
error = 0.00014
area = 888
delay = 31.6
#gates = 394
output circuit appNtk/cla32_8_0.00014_888_31.6.blif
time = 48937493 us
--------------- round 9 ---------------
seed = 3306672292
maxLevel = 2
n276 is replaced by n245 with estimated error 0.00012
error = 0.00012
area = 883
delay = 31.6
#gates = 392
output circuit appNtk/cla32_9_0.00012_883_31.6.blif
time = 54772305 us
--------------- round 10 ---------------
seed = 3149950803
maxLevel = 2
n265 is replaced by n160 with estimated error 5e-05
error = 5e-05
area = 880
delay = 31.6
#gates = 391
output circuit appNtk/cla32_10_5e-05_880_31.6.blif
time = 60345231 us
--------------- round 11 ---------------
seed = 1851997957
maxLevel = 2
n463 is replaced by n486 with estimated error 0.00011
error = 0.00011
area = 875
delay = 30.1
#gates = 389
output circuit appNtk/cla32_11_0.00011_875_30.1.blif
time = 66041330 us
--------------- round 12 ---------------
seed = 628073803
maxLevel = 2
n284 is replaced by n282 with estimated error 7e-05
error = 7e-05
area = 872
delay = 30.1
#gates = 387
output circuit appNtk/cla32_12_7e-05_872_30.1.blif
time = 71487695 us
--------------- round 13 ---------------
seed = 2608503329
maxLevel = 2
n141 is replaced by n133 with estimated error 9e-05
error = 9e-05
area = 870
delay = 30.1
#gates = 386
output circuit appNtk/cla32_13_9e-05_870_30.1.blif
time = 76409559 us
--------------- round 14 ---------------
seed = 2869888122
maxLevel = 2
n447 is replaced by n457 with estimated error 8e-05
error = 8e-05
area = 869
delay = 30.1
#gates = 385
output circuit appNtk/cla32_14_8e-05_869_30.1.blif
time = 81653207 us
--------------- round 15 ---------------
seed = 62903577
maxLevel = 2
n267 is replaced by n214 with estimated error 0.00018
error = 0.00018
area = 864
delay = 30.1
#gates = 383
output circuit appNtk/cla32_15_0.00018_864_30.1.blif
time = 86833397 us
--------------- round 16 ---------------
seed = 739402310
maxLevel = 2
n384 is replaced by n360 with estimated error 0.00023
error = 0.00023
area = 861
delay = 30.1
#gates = 382
output circuit appNtk/cla32_16_0.00023_861_30.1.blif
time = 91925996 us
--------------- round 17 ---------------
seed = 845143802
maxLevel = 2
n334 is replaced by n319 with estimated error 0.00025
error = 0.00025
area = 857
delay = 30.1
#gates = 380
output circuit appNtk/cla32_17_0.00025_857_30.1.blif
time = 96727844 us
--------------- round 18 ---------------
seed = 3058307106
maxLevel = 2
n385 is replaced by one with estimated error 0.0003
error = 0.0003
area = 856
delay = 30.1
#gates = 379
output circuit appNtk/cla32_18_0.0003_856_30.1.blif
time = 101589180 us
--------------- round 19 ---------------
seed = 2791457737
maxLevel = 2
n446 is replaced by n484 with estimated error 0.00045
error = 0.00045
area = 853
delay = 30.1
#gates = 378
output circuit appNtk/cla32_19_0.00045_853_30.1.blif
time = 106761441 us
--------------- round 20 ---------------
seed = 1007490849
maxLevel = 2
n278 is replaced by n271 with estimated error 0.00127
error = 0.00127
area = 849
delay = 30.1
#gates = 376
output circuit appNtk/cla32_20_0.00127_849_30.1.blif
time = 111682428 us
--------------- round 21 ---------------
seed = 1069881889
maxLevel = 2
n418 is replaced by n483 with estimated error 0.00291
error = 0.00291
area = 842
delay = 30.1
#gates = 373
output circuit appNtk/cla32_21_0.00291_842_30.1.blif
time = 116696104 us
--------------- round 22 ---------------
seed = 2171801356
maxLevel = 2
exceed error bound
