# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab4_03_Mar_2021.srcs/sources_1/new/bcd_counter.vhd" \
"../../../../Lab4_03_Mar_2021.srcs/sim_1/new/bcd_couter_tb.vhd" \

# Do not sort compile order
nosort
