Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 34A28D21435
	for <lists+qemu-devel@lfdr.de>; Wed, 14 Jan 2026 22:04:10 +0100 (CET)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1vg814-0000zZ-B4; Wed, 14 Jan 2026 16:03:03 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <shentey@gmail.com>) id 1vg80j-0000yG-H3
 for qemu-devel@nongnu.org; Wed, 14 Jan 2026 16:02:37 -0500
Received: from mail-wr1-x435.google.com ([2a00:1450:4864:20::435])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <shentey@gmail.com>) id 1vg80f-0002CB-Q9
 for qemu-devel@nongnu.org; Wed, 14 Jan 2026 16:02:37 -0500
Received: by mail-wr1-x435.google.com with SMTP id
 ffacd0b85a97d-43277900fb4so609856f8f.1
 for <qemu-devel@nongnu.org>; Wed, 14 Jan 2026 13:02:33 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=gmail.com; s=20230601; t=1768424552; x=1769029352; darn=nongnu.org;
 h=content-transfer-encoding:mime-version:message-id:references
 :in-reply-to:subject:cc:to:from:date:from:to:cc:subject:date
 :message-id:reply-to;
 bh=CBsb5CzHaLYBf6deA3NtPsAny9EXQbd+7fcPMGIQbaM=;
 b=As7ZiLQTu079km5fHDh/11cuPldY9PJ4O6HQKKYf/4NUQVVMNAQrpTyPke1KleLxbB
 u1PUUeRTHjdTrg3PwdIUXzcR0K9LEvPVn5r2zAeJkRvLZXQepdsYrpCasMiy26bHRBzy
 hTpfqJIhehx0jA3t+CnhuwQY7mEj83Wy0r0BASVXMESWioUaBjWZPEBLmizlIvFtLWZv
 gaZcZ6YG1j+jgjZgDxWxzORBvGXk8gW681sbybM8LoNw+TALfV+OOEtN+hZ02IOdvHiA
 XlejkDKnTHF5Pccr3g/7Lh0OlGotWLKZsAeRssMEuXRsTJ5R5pnRQK4qle1Q3AXC1KJS
 OWbQ==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1768424552; x=1769029352;
 h=content-transfer-encoding:mime-version:message-id:references
 :in-reply-to:subject:cc:to:from:date:x-gm-gg:x-gm-message-state:from
 :to:cc:subject:date:message-id:reply-to;
 bh=CBsb5CzHaLYBf6deA3NtPsAny9EXQbd+7fcPMGIQbaM=;
 b=beXa/a4ek0G6lk8zIZsnTgUo/kEMonrrs5Z6BV7jX8q9QBhn8mr1aJPB2Zo814Z1Sj
 HT4dAFFRwX1QCuCO29l7DVIpYjuWiLEJVIllyfC022PdXY5FLciaNpchTe5wvy5MMBt8
 udhmjW1SyNAXr2vNBJlljYLfe9+yEaFwSIwhfdbCamh10plYFZzVBkHOB2bczbZmty2J
 WWPQYVOyYAeiaKB6MqTd28v+0T+aj/d+GXKGafi/gO02a+BvwNQN7NL7eCHKbFh6OZck
 ORXuax/UjhFjdmag/E/B73w1uVhInWHNNfTNkjt8M4cbOaiKB/MPlNkfu5tmg4Ed/dgR
 uWHw==
X-Gm-Message-State: AOJu0YxF0lCYC6lZfEDRSU3RlEOWqbNKHy6MsdFPhTZnE/SdSVJp6rXT
 0izn2ojFBwi7iWp4CwXXx4bkwpt5HjOOcWfq5cIoHNPSZQjz399QDa6frP7TAg==
X-Gm-Gg: AY/fxX5hZjF57JkYCnnFyupX/GIStmGoeaLH8tuxP0SQu4ovc/6PyTAvxnArSDXfJwc
 dVFtig9ve4rqz3HKL5rGynBMIidH1JtCeDH/jmTOcRgeRV/ubwUbxDxgoPNDtEy4Y2gFo8jHbik
 W/7odkkgm66RyYtW8cjFfXAw8VNQFYnMP97AZRhLd3msru+gWzlxXeAXguGcU2DV/5HEVP5sQDh
 +rUn6XilNQ5rsmL2wOEcs2U+c+37Ifob5SicYAcb3rLITgV8gxDuXRhgr4R2bdS0hDNIfWkqY4F
 52SBZcE4SVFb71hpuJNSfJIL6vtNACxVl131UsN3gqTimmXdMCg+S/6B+rIm7MmFP4zLEVImPjg
 UwUzgbDf946zjuso01KLV0Miyi0+7WP8Dk7omoe8zHi16Oe6LZSVGmUa3vw64L7KQeLn02XLqhX
 /l1RDwlIDUmPqHAWjvhXvB/DflNxch8K+PA4ZAMApul0a0DQTgpOt9RV3dRMceBq+gMtrZ5AjDL
 2LuGcPhyGNI+vfCnRNiOGt//L5n/opPMhc=
X-Received: by 2002:a05:6000:178f:b0:430:f736:7cc with SMTP id
 ffacd0b85a97d-434ce63e0efmr888403f8f.1.1768424551298; 
 Wed, 14 Jan 2026 13:02:31 -0800 (PST)
Received: from ehlo.thunderbird.net
 (dynamic-2a02-3100-24fe-2800-f91d-651c-a220-693b.310.pool.telefonica.de.
 [2a02:3100:24fe:2800:f91d:651c:a220:693b])
 by smtp.gmail.com with ESMTPSA id
 ffacd0b85a97d-434af65f649sm1385885f8f.19.2026.01.14.13.02.30
 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128);
 Wed, 14 Jan 2026 13:02:30 -0800 (PST)
Date: Wed, 14 Jan 2026 21:02:29 +0000
From: Bernhard Beschow <shentey@gmail.com>
To: qemu-devel@nongnu.org, Gaurav Sharma <gaurav.sharma_7@nxp.com>
CC: pbonzini@redhat.com, peter.maydell@linaro.org
Subject: =?US-ASCII?Q?Re=3A_=5BPATCHv4_01/15=5D_hw/arm=3A_Add_the?=
 =?US-ASCII?Q?_i=2EMX_8MM_EVK=28Evaluation_Kit=29_board?=
In-Reply-To: <61D6819C-96C4-4C7D-87CF-378F76E85C2A@gmail.com>
References: <20251205053819.2021772-1-gaurav.sharma_7@nxp.com>
 <20251205053819.2021772-2-gaurav.sharma_7@nxp.com>
 <61D6819C-96C4-4C7D-87CF-378F76E85C2A@gmail.com>
Message-ID: <17C95023-E336-47B5-A9D0-82B2D06344E2@gmail.com>
MIME-Version: 1.0
Content-Type: text/plain;
 charset=utf-8
Content-Transfer-Encoding: quoted-printable
Received-SPF: pass client-ip=2a00:1450:4864:20::435;
 envelope-from=shentey@gmail.com; helo=mail-wr1-x435.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, FREEMAIL_FROM=0.001,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: qemu development <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org



Am 12=2E Januar 2026 10:29:59 UTC schrieb Bernhard Beschow <shentey@gmail=
=2Ecom>:
>
>
>Am 5=2E Dezember 2025 05:38:05 UTC schrieb Gaurav Sharma <gaurav=2Esharma=
_7@nxp=2Ecom>:
>>Implemented CPUs, RAM, UARTs and Interrupt Controller
>>Other peripherals are represented as TYPE_UNIMPLEMENTED_DEVICE
>>Complete memory map of the SoC is provided=2E
>>
>>Signed-off-by: Gaurav Sharma <gaurav=2Esharma_7@nxp=2Ecom>
>>---
>> MAINTAINERS                    |  10 +
>> docs/system/arm/imx8mm-evk=2Erst |  68 ++++++
>> docs/system/target-arm=2Erst     |   1 +
>> hw/arm/Kconfig                 |  12 ++
>> hw/arm/fsl-imx8mm=2Ec            | 366 ++++++++++++++++++++++++++++++++=
+
>> hw/arm/imx8mm-evk=2Ec            | 110 ++++++++++
>> hw/arm/meson=2Ebuild             |   2 +
>> include/hw/arm/fsl-imx8mm=2Eh    | 157 ++++++++++++++
>> 8 files changed, 726 insertions(+)
>> create mode 100644 docs/system/arm/imx8mm-evk=2Erst
>> create mode 100644 hw/arm/fsl-imx8mm=2Ec
>> create mode 100644 hw/arm/imx8mm-evk=2Ec
>> create mode 100644 include/hw/arm/fsl-imx8mm=2Eh
>>
>>diff --git a/MAINTAINERS b/MAINTAINERS
>>index be6efff80c=2E=2E41f76c5bd0 100644
>>--- a/MAINTAINERS
>>+++ b/MAINTAINERS
>>@@ -884,6 +884,16 @@ F: hw/pci-host/designware=2Ec
>> F: include/hw/pci-host/designware=2Eh
>> F: docs/system/arm/mcimx7d-sabre=2Erst
>>=20
>>+MCIMX8MM-EVK / iMX8MM
>>+M: Gaurav Sharma <gaurav=2Esharma_7@nxp=2Ecom>
>>+L: qemu-arm@nongnu=2Eorg
>>+S: Maintained
>>+F: hw/arm/fsl-imx8mm=2Ec
>>+F: hw/arm/imx8mm-evk=2Ec
>>+F: include/hw/arm/fsl-imx8mm=2Eh
>>+F: docs/system/arm/imx8mm-evk=2Erst
>>+F: tests/functional/aarch64/test_imx8mm_evk=2Epy

BTW: With all the sources consolidated between the Mini and the Plus, feel=
 free to merge these sections and become maintainer of the Plus as well!

Best regards,
Bernhard

>>+
>> MCIMX8MP-EVK / i=2EMX8MP
>> M: Bernhard Beschow <shentey@gmail=2Ecom>
>> L: qemu-arm@nongnu=2Eorg
>>diff --git a/docs/system/arm/imx8mm-evk=2Erst b/docs/system/arm/imx8mm-e=
vk=2Erst
>>new file mode 100644
>>index 0000000000=2E=2E408253193c
>>--- /dev/null
>>+++ b/docs/system/arm/imx8mm-evk=2Erst
>>@@ -0,0 +1,68 @@
>>+NXP i=2EMX 8MM Evaluation Kit (``imx8mm-evk``)
>>+=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=
=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D
>>+
>>+The ``imx8mm-evk`` machine models the i=2EMX 8M Mini Evaluation Kit, ba=
sed on an
>>+i=2EMX 8MM SoC=2E
>
>This file is basically the one from imx8mp-evk with s/imx8mp/imx8mm/ =2E =
Perhaps we could just list both boards in this section there and mention so=
mewhere=2Ethat all the commands apply to imx8mm in an analogous fashion? Th=
at way we won't have to update both documents when something changes=2E
>
>>+
>>+Supported devices
>>+-----------------
>>+
>>+The ``imx8mm-evk`` machine implements the following devices:
>>+
>>+ * Up to 4 Cortex-A53 cores
>>+ * Generic Interrupt Controller (GICv3)
>>+ * 4 UARTs
>>+
>>+Boot options
>>+------------
>>+
>>+The ``imx8mm-evk`` machine can start a Linux kernel directly using the =
standard
>>+``-kernel`` functionality=2E
>>+
>>+Direct Linux Kernel Boot
>>+''''''''''''''''''''''''
>>+
>>+Probably the easiest way to get started with a whole Linux system on th=
e machine
>>+is to generate an image with Buildroot=2E Version 2024=2E11=2E1 is test=
ed at the time
>>+of writing and involves two steps=2E First run the following commands i=
n the
>>+toplevel directory of the Buildroot source tree:
>>+
>>+=2E=2E code-block:: bash
>>+
>>+  $ make freescale_imx8mmevk_defconfig
>>+  $ make
>>+
>>+Once finished successfully there is an ``output/image`` subfolder=2E Na=
vigate into
>>+it and resize the SD card image to a power of two:
>>+
>>+=2E=2E code-block:: bash
>>+
>>+  $ qemu-img resize sdcard=2Eimg 256M
>>+
>>+Now that everything is prepared the machine can be started as follows:
>>+
>>+=2E=2E code-block:: bash
>>+
>>+  $ qemu-system-aarch64 -M imx8mm-evk -smp 4 -m 3G \
>>+      -display none -serial null -serial stdio \
>>+      -kernel Image \
>>+      -dtb imx8mm-evk=2Edtb \
>>+      -append "root=3D/dev/mmcblk2p2" \
>>+      -drive file=3Dsdcard=2Eimg,if=3Dsd,bus=3D2,format=3Draw,id=3Dmmcb=
lk2
>>+
>>+
>>+KVM Acceleration
>>+----------------
>>+
>>+Be aware of the following limitations:
>>+
>>+* The ``imx8mm-evk`` machine is not included under the "virtualization =
use case"
>>+  of :doc:`QEMU's security policy </system/security>`=2E This means tha=
t you
>>+  should not trust that it can contain malicious guests, whether it is =
run
>>+  using TCG or KVM=2E If you don't trust your guests and you're relying=
 on QEMU to
>>+  be the security boundary, you want to choose another machine such as =
``virt``=2E
>>+* Rather than Cortex-A53 CPUs, the same CPU type as the host's will be =
used=2E
>>+  This is a limitation of KVM and may not work with guests with a tight
>>+  dependency on Cortex-A53=2E
>>+* No EL2 and EL3 exception levels are available which is also a KVM lim=
itation=2E
>>+  Direct kernel boot should work but running U-Boot, TF-A, etc=2E won't=
 succeed=2E
>>diff --git a/docs/system/target-arm=2Erst b/docs/system/target-arm=2Erst
>>index a96d1867df=2E=2Ed6a4b5bb00 100644
>>--- a/docs/system/target-arm=2Erst
>>+++ b/docs/system/target-arm=2Erst
>>@@ -97,6 +97,7 @@ Board-specific documentation
>>    arm/mcimx6ul-evk
>>    arm/mcimx7d-sabre
>>    arm/imx8mp-evk
>>+   arm/imx8mm-evk
>>    arm/orangepi
>>    arm/raspi
>>    arm/collie
>>diff --git a/hw/arm/Kconfig b/hw/arm/Kconfig
>>index 0cdeb60f1f=2E=2Ebe38c67a1c 100644
>>--- a/hw/arm/Kconfig
>>+++ b/hw/arm/Kconfig
>>@@ -626,6 +626,18 @@ config FSL_IMX8MP_EVK
>>     depends on TCG || KVM
>>     select FSL_IMX8MP
>>=20
>>+config FSL_IMX8MM
>>+    bool
>>+    select ARM_GIC
>>+    select IMX
>>+
>>+config FSL_IMX8MM_EVK
>>+    bool
>>+    default y
>>+    depends on AARCH64
>>+    depends on TCG
>>+    select FSL_IMX8MM
>>+
>> config ARM_SMMUV3
>>     bool
>>=20
>>diff --git a/hw/arm/fsl-imx8mm=2Ec b/hw/arm/fsl-imx8mm=2Ec
>>new file mode 100644
>>index 0000000000=2E=2Efb6a78adba
>>--- /dev/null
>>+++ b/hw/arm/fsl-imx8mm=2Ec
>>@@ -0,0 +1,366 @@
>>+/*
>>+ * i=2EMX 8MM SoC Implementation
>>+ *
>>+ * Based on hw/arm/fsl-imx6=2Ec
>
>s/imx6/imx8mp/ ?
>
>>+ *
>>+ * Copyright (c) 2025, NXP Semiconductors
>>+ * Author: Gaurav Sharma <gaurav=2Esharma_7@nxp=2Ecom>
>>+ *
>>+ * SPDX-License-Identifier: GPL-2=2E0-or-later
>>+ *
>>+ * iMX8MM Reference Manual - https://www=2Enxp=2Ecom/products/i=2EMX8MM=
INI -> Documentation
>>+ */
>>+
>>+#include "qemu/osdep=2Eh"
>>+#include "system/address-spaces=2Eh"
>>+#include "hw/arm/bsa=2Eh"
>>+#include "hw/arm/fsl-imx8mm=2Eh"
>>+#include "hw/misc/unimp=2Eh"
>>+#include "hw/boards=2Eh"
>>+#include "system/kvm=2Eh"
>>+#include "system/system=2Eh"
>>+#include "target/arm/cpu=2Eh"
>>+#include "target/arm/cpu-qom=2Eh"
>>+#include "target/arm/kvm_arm=2Eh"
>>+#include "qapi/error=2Eh"
>>+#include "qobject/qlist=2Eh"
>>+
>>+static const struct {
>>+    hwaddr addr;
>>+    size_t size;
>>+    const char *name;
>>+} fsl_imx8mm_memmap[] =3D {
>>+    [FSL_IMX8MM_RAM] =3D { FSL_IMX8MM_RAM_START, FSL_IMX8MM_RAM_SIZE_MA=
X, "ram" },
>>+    [FSL_IMX8MM_DDR_PHY_BROADCAST] =3D { 0x3dc00000, 4 * MiB, "ddr_phy_=
broadcast" },
>>+    [FSL_IMX8MM_DDR_PERF_MON] =3D { 0x3d800000, 4 * MiB, "ddr_perf_mon"=
 },
>>+    [FSL_IMX8MM_DDR_CTL] =3D { 0x3d400000, 4 * MiB, "ddr_ctl" },
>>+    [FSL_IMX8MM_DDR_PHY] =3D { 0x3c000000, 16 * MiB, "ddr_phy" },
>>+    [FSL_IMX8MM_GIC_DIST] =3D { 0x38800000, 512 * KiB, "gic_dist" },
>>+    [FSL_IMX8MM_GIC_REDIST] =3D { 0x38880000, 512 * KiB, "gic_redist" }=
,
>>+    [FSL_IMX8MM_VPU] =3D { 0x38340000, 2 * MiB, "vpu" },
>>+    [FSL_IMX8MM_VPU_BLK_CTRL] =3D { 0x38330000, 2 * MiB, "vpu_blk_ctrl"=
 },
>>+    [FSL_IMX8MM_VPU_G2_DECODER] =3D { 0x38310000, 1 * MiB, "vpu_g2_deco=
der" },
>>+    [FSL_IMX8MM_VPU_G1_DECODER] =3D { 0x38300000, 1 * MiB, "vpu_g1_deco=
der" },
>>+    [FSL_IMX8MM_USB2_OTG] =3D { 0x32e50200, 0x200, "usb2_otg" },
>>+    [FSL_IMX8MM_USB2] =3D { 0x32e50000, 0x200, "usb2" },
>>+    [FSL_IMX8MM_USB1_OTG] =3D { 0x32e40200, 0x200, "usb1_otg" },
>>+    [FSL_IMX8MM_USB1] =3D { 0x32e40000, 0x200, "usb1" },
>>+    [FSL_IMX8MM_GPU2D] =3D { 0x38000000, 64 * KiB, "gpu2d" },
>>+    [FSL_IMX8MM_QSPI1_RX_BUFFER] =3D { 0x34000000, 32 * MiB, "qspi1_rx_=
buffer" },
>>+    [FSL_IMX8MM_PCIE1] =3D { 0x33800000, 4 * MiB, "pcie1" },
>>+    [FSL_IMX8MM_QSPI1_TX_BUFFER] =3D { 0x33008000, 32 * KiB, "qspi1_tx_=
buffer" },
>>+    [FSL_IMX8MM_APBH_DMA] =3D { 0x33000000, 32 * KiB, "apbh_dma" },
>>+
>>+    /* AIPS-4 Begin */
>>+    [FSL_IMX8MM_TZASC] =3D { 0x32f80000, 64 * KiB, "tzasc" },
>>+    [FSL_IMX8MM_PCIE_PHY1] =3D { 0x32f00000, 64 * KiB, "pcie_phy1" },
>>+    [FSL_IMX8MM_MEDIA_BLK_CTL] =3D { 0x32e28000, 256, "media_blk_ctl" }=
,
>>+    [FSL_IMX8MM_LCDIF] =3D { 0x32e00000, 64 * KiB, "lcdif" },
>>+    [FSL_IMX8MM_MIPI_DSI] =3D { 0x32e10000, 64 * KiB, "mipi_dsi" },
>>+    [FSL_IMX8MM_MIPI_CSI] =3D { 0x32e30000, 64 * KiB, "mipi_csi" },
>>+    [FSL_IMX8MM_AIPS4_CONFIGURATION] =3D { 0x32df0000, 64 * KiB, "aips4=
_configuration" },
>>+    /* AIPS-4 End */
>>+
>>+    [FSL_IMX8MM_INTERCONNECT] =3D { 0x32700000, 1 * MiB, "interconnect"=
 },
>>+
>>+    /* AIPS-3 Begin */
>>+    [FSL_IMX8MM_ENET1] =3D { 0x30be0000, 64 * KiB, "enet1" },
>>+    [FSL_IMX8MM_SDMA1] =3D { 0x30bd0000, 64 * KiB, "sdma1" },
>>+    [FSL_IMX8MM_QSPI] =3D { 0x30bb0000, 64 * KiB, "qspi" },
>>+    [FSL_IMX8MM_USDHC3] =3D { 0x30b60000, 64 * KiB, "usdhc3" },
>>+    [FSL_IMX8MM_USDHC2] =3D { 0x30b50000, 64 * KiB, "usdhc2" },
>>+    [FSL_IMX8MM_USDHC1] =3D { 0x30b40000, 64 * KiB, "usdhc1" },
>>+    [FSL_IMX8MM_SEMAPHORE_HS] =3D { 0x30ac0000, 64 * KiB, "semaphore_hs=
" },
>>+    [FSL_IMX8MM_MU_B] =3D { 0x30ab0000, 64 * KiB, "mu_b" },
>>+    [FSL_IMX8MM_MU_A] =3D { 0x30aa0000, 64 * KiB, "mu_a" },
>>+    [FSL_IMX8MM_UART4] =3D { 0x30a60000, 64 * KiB, "uart4" },
>>+    [FSL_IMX8MM_I2C4] =3D { 0x30a50000, 64 * KiB, "i2c4" },
>>+    [FSL_IMX8MM_I2C3] =3D { 0x30a40000, 64 * KiB, "i2c3" },
>>+    [FSL_IMX8MM_I2C2] =3D { 0x30a30000, 64 * KiB, "i2c2" },
>>+    [FSL_IMX8MM_I2C1] =3D { 0x30a20000, 64 * KiB, "i2c1" },
>>+    [FSL_IMX8MM_AIPS3_CONFIGURATION] =3D { 0x309f0000, 64 * KiB, "aips3=
_configuration" },
>>+    [FSL_IMX8MM_CAAM] =3D { 0x30900000, 256 * KiB, "caam" },
>>+    [FSL_IMX8MM_SPBA1] =3D { 0x308f0000, 64 * KiB, "spba1" },
>>+    [FSL_IMX8MM_UART2] =3D { 0x30890000, 64 * KiB, "uart2" },
>>+    [FSL_IMX8MM_UART3] =3D { 0x30880000, 64 * KiB, "uart3" },
>>+    [FSL_IMX8MM_UART1] =3D { 0x30860000, 64 * KiB, "uart1" },
>>+    [FSL_IMX8MM_ECSPI3] =3D { 0x30840000, 64 * KiB, "ecspi3" },
>>+    [FSL_IMX8MM_ECSPI2] =3D { 0x30830000, 64 * KiB, "ecspi2" },
>>+    [FSL_IMX8MM_ECSPI1] =3D { 0x30820000, 64 * KiB, "ecspi1" },
>>+    /* AIPS-3 End */
>>+
>>+    /* AIPS-2 Begin */
>>+    [FSL_IMX8MM_QOSC] =3D { 0x307f0000, 64 * KiB, "qosc" },
>>+    [FSL_IMX8MM_PERFMON2] =3D { 0x307d0000, 64 * KiB, "perfmon2" },
>>+    [FSL_IMX8MM_PERFMON1] =3D { 0x307c0000, 64 * KiB, "perfmon1" },
>>+    [FSL_IMX8MM_GPT4] =3D { 0x30700000, 64 * KiB, "gpt4" },
>>+    [FSL_IMX8MM_GPT5] =3D { 0x306f0000, 64 * KiB, "gpt5" },
>>+    [FSL_IMX8MM_GPT6] =3D { 0x306e0000, 64 * KiB, "gpt6" },
>>+    [FSL_IMX8MM_SYSCNT_CTRL] =3D { 0x306c0000, 64 * KiB, "syscnt_ctrl" =
},
>>+    [FSL_IMX8MM_SYSCNT_CMP] =3D { 0x306b0000, 64 * KiB, "syscnt_cmp" },
>>+    [FSL_IMX8MM_SYSCNT_RD] =3D { 0x306a0000, 64 * KiB, "syscnt_rd" },
>>+    [FSL_IMX8MM_PWM4] =3D { 0x30690000, 64 * KiB, "pwm4" },
>>+    [FSL_IMX8MM_PWM3] =3D { 0x30680000, 64 * KiB, "pwm3" },
>>+    [FSL_IMX8MM_PWM2] =3D { 0x30670000, 64 * KiB, "pwm2" },
>>+    [FSL_IMX8MM_PWM1] =3D { 0x30660000, 64 * KiB, "pwm1" },
>>+    [FSL_IMX8MM_AIPS2_CONFIGURATION] =3D { 0x305f0000, 64 * KiB, "aips2=
_configuration" },
>>+    /* AIPS-2 End */
>>+
>>+    /* AIPS-1 Begin */
>>+    [FSL_IMX8MM_CSU] =3D { 0x303e0000, 64 * KiB, "csu" },
>>+    [FSL_IMX8MM_RDC] =3D { 0x303d0000, 64 * KiB, "rdc" },
>>+    [FSL_IMX8MM_SEMAPHORE2] =3D { 0x303c0000, 64 * KiB, "semaphore2" },
>>+    [FSL_IMX8MM_SEMAPHORE1] =3D { 0x303b0000, 64 * KiB, "semaphore1" },
>>+    [FSL_IMX8MM_GPC] =3D { 0x303a0000, 64 * KiB, "gpc" },
>>+    [FSL_IMX8MM_SRC] =3D { 0x30390000, 64 * KiB, "src" },
>>+    [FSL_IMX8MM_CCM] =3D { 0x30380000, 64 * KiB, "ccm" },
>>+    [FSL_IMX8MM_SNVS_HP] =3D { 0x30370000, 64 * KiB, "snvs_hp" },
>>+    [FSL_IMX8MM_ANA_PLL] =3D { 0x30360000, 64 * KiB, "ana_pll" },
>>+    [FSL_IMX8MM_OCOTP_CTRL] =3D { 0x30350000, 64 * KiB, "ocotp_ctrl" },
>>+    [FSL_IMX8MM_IOMUXC_GPR] =3D { 0x30340000, 64 * KiB, "iomuxc_gpr" },
>>+    [FSL_IMX8MM_IOMUXC] =3D { 0x30330000, 64 * KiB, "iomuxc" },
>>+    [FSL_IMX8MM_GPT3] =3D { 0x302f0000, 64 * KiB, "gpt3" },
>>+    [FSL_IMX8MM_GPT2] =3D { 0x302e0000, 64 * KiB, "gpt2" },
>>+    [FSL_IMX8MM_GPT1] =3D { 0x302d0000, 64 * KiB, "gpt1" },
>>+    [FSL_IMX8MM_SDMA2] =3D { 0x302c0000, 64 * KiB, "sdma2" },
>>+    [FSL_IMX8MM_SDMA3] =3D { 0x302b0000, 64 * KiB, "sdma3" },
>>+    [FSL_IMX8MM_WDOG3] =3D { 0x302a0000, 64 * KiB, "wdog3" },
>>+    [FSL_IMX8MM_WDOG2] =3D { 0x30290000, 64 * KiB, "wdog2" },
>>+    [FSL_IMX8MM_WDOG1] =3D { 0x30280000, 64 * KiB, "wdog1" },
>>+    [FSL_IMX8MM_ANA_OSC] =3D { 0x30270000, 64 * KiB, "ana_osc" },
>>+    [FSL_IMX8MM_ANA_TSENSOR] =3D { 0x30260000, 64 * KiB, "ana_tsensor" =
},
>>+    [FSL_IMX8MM_GPIO5] =3D { 0x30240000, 64 * KiB, "gpio5" },
>>+    [FSL_IMX8MM_GPIO4] =3D { 0x30230000, 64 * KiB, "gpio4" },
>>+    [FSL_IMX8MM_GPIO3] =3D { 0x30220000, 64 * KiB, "gpio3" },
>>+    [FSL_IMX8MM_GPIO2] =3D { 0x30210000, 64 * KiB, "gpio2" },
>>+    [FSL_IMX8MM_GPIO1] =3D { 0x30200000, 64 * KiB, "gpio1" },
>>+    [FSL_IMX8MM_AIPS1_CONFIGURATION] =3D { 0x301f0000, 64 * KiB, "aips1=
_configuration" },
>>+    [FSL_IMX8MM_SAI6] =3D { 0x30060000, 64 * KiB, "sai6" },
>>+    [FSL_IMX8MM_SAI5] =3D { 0x30050000, 64 * KiB, "sai5" },
>>+    [FSL_IMX8MM_SAI3] =3D { 0x30030000, 64 * KiB, "sai3" },
>>+    [FSL_IMX8MM_SAI2] =3D { 0x30020000, 64 * KiB, "sai2" },
>>+    [FSL_IMX8MM_SAI1] =3D { 0x30010000, 64 * KiB, "sai1" },
>>+
>>+    /* AIPS-1 End */
>>+
>>+    [FSL_IMX8MM_A53_DAP] =3D { 0x28000000, 16 * MiB, "a53_dap" },
>>+    [FSL_IMX8MM_PCIE1_MEM] =3D { 0x18000000, 128 * MiB, "pcie1_mem" },
>>+    [FSL_IMX8MM_QSPI_MEM] =3D { 0x08000000, 256 * MiB, "qspi_mem" },
>>+    [FSL_IMX8MM_OCRAM] =3D { 0x00900000, 256 * KiB, "ocram" },
>>+    [FSL_IMX8MM_TCM_DTCM] =3D { 0x00800000, 128 * KiB, "tcm_dtcm" },
>>+    [FSL_IMX8MM_TCM_ITCM] =3D { 0x007e0000, 128 * KiB, "tcm_itcm" },
>>+    [FSL_IMX8MM_OCRAM_S] =3D { 0x00180000, 32 * KiB, "ocram_s" },
>>+    [FSL_IMX8MM_CAAM_MEM] =3D { 0x00100000, 32 * KiB, "caam_mem" },
>>+    [FSL_IMX8MM_BOOT_ROM_PROTECTED] =3D { 0x0003f000, 4 * KiB, "boot_ro=
m_protected" },
>>+    [FSL_IMX8MM_BOOT_ROM] =3D { 0x00000000, 252 * KiB, "boot_rom" },
>>+};
>>+
>>+static void fsl_imx8mm_init(Object *obj)
>>+{
>>+    MachineState *ms =3D MACHINE(qdev_get_machine());
>>+    FslImx8mmState *s =3D FSL_IMX8MM(obj);
>>+    const char *cpu_type =3D ms->cpu_type ?: ARM_CPU_TYPE_NAME("cortex-=
a53");
>>+    int i;
>>+
>>+    for (i =3D 0; i < MIN(ms->smp=2Ecpus, FSL_IMX8MM_NUM_CPUS); i++) {
>>+        g_autofree char *name =3D g_strdup_printf("cpu%d", i);
>>+        object_initialize_child(obj, name, &s->cpu[i], cpu_type);
>>+    }
>>+
>>+    object_initialize_child(obj, "gic", &s->gic, gicv3_class_name());
>>+
>>+    for (i =3D 0; i < FSL_IMX8MM_NUM_UARTS; i++) {
>>+        g_autofree char *name =3D g_strdup_printf("uart%d", i + 1);
>>+        object_initialize_child(obj, name, &s->uart[i], TYPE_IMX_SERIAL=
);
>>+    }
>>+
>>+}
>>+
>>+static void fsl_imx8mm_realize(DeviceState *dev, Error **errp)
>>+{
>>+    MachineState *ms =3D MACHINE(qdev_get_machine());
>>+    FslImx8mmState *s =3D FSL_IMX8MM(dev);
>>+    DeviceState *gicdev =3D DEVICE(&s->gic);
>>+    int i;
>>+
>>+    if (ms->smp=2Ecpus > FSL_IMX8MM_NUM_CPUS) {
>>+        error_setg(errp, "%s: Only %d CPUs are supported (%d requested)=
",
>>+                   TYPE_FSL_IMX8MM, FSL_IMX8MM_NUM_CPUS, ms->smp=2Ecpus=
);
>>+        return;
>>+    }
>>+
>>+    /* CPUs */
>>+    for (i =3D 0; i < ms->smp=2Ecpus; i++) {
>>+        /* On uniprocessor, the CBAR is set to 0 */
>>+        if (ms->smp=2Ecpus > 1 &&
>>+                object_property_find(OBJECT(&s->cpu[i]), "reset-cbar"))=
 {
>>+            object_property_set_int(OBJECT(&s->cpu[i]), "reset-cbar",
>>+                                    fsl_imx8mm_memmap[FSL_IMX8MM_GIC_DI=
ST]=2Eaddr,
>>+                                    &error_abort);
>>+        }
>>+
>>+        /*
>>+         * CNTFID0 base frequency in Hz of system counter
>>+         */
>>+        object_property_set_int(OBJECT(&s->cpu[i]), "cntfrq", 8000000,
>>+                                &error_abort);
>>+
>>+        if (object_property_find(OBJECT(&s->cpu[i]), "has_el2")) {
>>+            object_property_set_bool(OBJECT(&s->cpu[i]), "has_el2",
>>+                                     !kvm_enabled(), &error_abort);
>>+        }
>>+
>>+        if (object_property_find(OBJECT(&s->cpu[i]), "has_el3")) {
>>+            object_property_set_bool(OBJECT(&s->cpu[i]), "has_el3",
>>+                                     !kvm_enabled(), &error_abort);
>>+        }
>>+
>>+        if (i) {
>>+            /*
>>+             * Secondary CPUs start in powered-down state (and can be
>>+             * powered up via the SRC system reset controller)
>>+             */
>>+            object_property_set_bool(OBJECT(&s->cpu[i]), "start-powered=
-off",
>>+                                     true, &error_abort);
>>+        }
>>+
>>+        if (!qdev_realize(DEVICE(&s->cpu[i]), NULL, errp)) {
>>+            return;
>>+        }
>>+    }
>>+
>>+    /* GIC */
>>+    {
>>+        SysBusDevice *gicsbd =3D SYS_BUS_DEVICE(&s->gic);
>>+        QList *redist_region_count;
>>+        bool pmu =3D object_property_get_bool(OBJECT(first_cpu), "pmu",=
 NULL);
>>+
>>+        qdev_prop_set_uint32(gicdev, "num-cpu", ms->smp=2Ecpus);
>>+        qdev_prop_set_uint32(gicdev, "num-irq",
>>+                             FSL_IMX8MM_NUM_IRQS + GIC_INTERNAL);
>>+        redist_region_count =3D qlist_new();
>>+        qlist_append_int(redist_region_count, ms->smp=2Ecpus);
>>+        qdev_prop_set_array(gicdev, "redist-region-count", redist_regio=
n_count);
>>+        object_property_set_link(OBJECT(&s->gic), "sysmem",
>>+                                 OBJECT(get_system_memory()), &error_fa=
tal);
>>+        if (!sysbus_realize(gicsbd, errp)) {
>>+            return;
>>+        }
>>+        sysbus_mmio_map(gicsbd, 0, fsl_imx8mm_memmap[FSL_IMX8MM_GIC_DIS=
T]=2Eaddr);
>>+        sysbus_mmio_map(gicsbd, 1, fsl_imx8mm_memmap[FSL_IMX8MM_GIC_RED=
IST]=2Eaddr);
>>+
>>+        /*
>>+         * Wire the outputs from each CPU's generic timer and the GICv3
>>+         * maintenance interrupt signal to the appropriate GIC PPI inpu=
ts, and
>>+         * the GIC's IRQ/FIQ interrupt outputs to the CPU's inputs=2E
>>+         */
>>+        for (i =3D 0; i < ms->smp=2Ecpus; i++) {
>>+            DeviceState *cpudev =3D DEVICE(&s->cpu[i]);
>>+            int intidbase =3D FSL_IMX8MM_NUM_IRQS + i * GIC_INTERNAL;
>>+            qemu_irq irq;
>>+
>>+            /*
>>+             * Mapping from the output timer irq lines from the CPU to =
the
>>+             * GIC PPI inputs=2E
>>+             */
>>+            static const int timer_irqs[] =3D {
>>+                [GTIMER_PHYS] =3D ARCH_TIMER_NS_EL1_IRQ,
>>+                [GTIMER_VIRT] =3D ARCH_TIMER_VIRT_IRQ,
>>+                [GTIMER_HYP]  =3D ARCH_TIMER_NS_EL2_IRQ,
>>+                [GTIMER_SEC]  =3D ARCH_TIMER_S_EL1_IRQ,
>>+            };
>>+
>>+            for (int j =3D 0; j < ARRAY_SIZE(timer_irqs); j++) {
>>+                irq =3D qdev_get_gpio_in(gicdev, intidbase + timer_irqs=
[j]);
>>+                qdev_connect_gpio_out(cpudev, j, irq);
>>+            }
>>+
>>+            irq =3D qdev_get_gpio_in(gicdev, intidbase + ARCH_GIC_MAINT=
_IRQ);
>>+            qdev_connect_gpio_out_named(cpudev, "gicv3-maintenance-inte=
rrupt",
>>+                                        0, irq);
>>+
>>+            irq =3D qdev_get_gpio_in(gicdev, intidbase + VIRTUAL_PMU_IR=
Q);
>>+            qdev_connect_gpio_out_named(cpudev, "pmu-interrupt", 0, irq=
);
>>+
>>+            sysbus_connect_irq(gicsbd, i,
>>+                               qdev_get_gpio_in(cpudev, ARM_CPU_IRQ));
>>+            sysbus_connect_irq(gicsbd, i + ms->smp=2Ecpus,
>>+                               qdev_get_gpio_in(cpudev, ARM_CPU_FIQ));
>>+            sysbus_connect_irq(gicsbd, i + 2 * ms->smp=2Ecpus,
>>+                               qdev_get_gpio_in(cpudev, ARM_CPU_VIRQ));
>>+            sysbus_connect_irq(gicsbd, i + 3 * ms->smp=2Ecpus,
>>+                               qdev_get_gpio_in(cpudev, ARM_CPU_VFIQ));
>>+
>>+            if (kvm_enabled()) {
>>+                if (pmu) {
>>+                    assert(arm_feature(&s->cpu[i]=2Eenv, ARM_FEATURE_PM=
U));
>>+                    if (kvm_irqchip_in_kernel()) {
>>+                        kvm_arm_pmu_set_irq(&s->cpu[i], VIRTUAL_PMU_IRQ=
);
>>+                    }
>>+                    kvm_arm_pmu_init(&s->cpu[i]);
>>+                }
>>+            }
>>+        }
>>+    }
>>+
>>+    /* UARTs */
>>+    for (i =3D 0; i < FSL_IMX8MM_NUM_UARTS; i++) {
>>+        static const struct {
>>+            hwaddr addr;
>>+            unsigned int irq;
>>+        } serial_table[FSL_IMX8MM_NUM_UARTS] =3D {
>>+            { fsl_imx8mm_memmap[FSL_IMX8MM_UART1]=2Eaddr, FSL_IMX8MM_UA=
RT1_IRQ },
>>+            { fsl_imx8mm_memmap[FSL_IMX8MM_UART2]=2Eaddr, FSL_IMX8MM_UA=
RT2_IRQ },
>>+            { fsl_imx8mm_memmap[FSL_IMX8MM_UART3]=2Eaddr, FSL_IMX8MM_UA=
RT3_IRQ },
>>+            { fsl_imx8mm_memmap[FSL_IMX8MM_UART4]=2Eaddr, FSL_IMX8MM_UA=
RT4_IRQ },
>>+        };
>>+
>>+        qdev_prop_set_chr(DEVICE(&s->uart[i]), "chardev", serial_hd(i))=
;
>>+        if (!sysbus_realize(SYS_BUS_DEVICE(&s->uart[i]), errp)) {
>>+            return;
>>+        }
>>+
>>+        sysbus_mmio_map(SYS_BUS_DEVICE(&s->uart[i]), 0, serial_table[i]=
=2Eaddr);
>>+        sysbus_connect_irq(SYS_BUS_DEVICE(&s->uart[i]), 0,
>>+                           qdev_get_gpio_in(gicdev, serial_table[i]=2Ei=
rq));
>>+    }
>>+
>>+    /* Unimplemented devices */
>>+    for (i =3D 0; i < ARRAY_SIZE(fsl_imx8mm_memmap); i++) {
>>+        switch (i) {
>>+        case FSL_IMX8MM_GIC_DIST:
>>+        case FSL_IMX8MM_GIC_REDIST:
>>+        case FSL_IMX8MM_RAM:
>>+        case FSL_IMX8MM_UART1 =2E=2E=2E FSL_IMX8MM_UART4:
>>+            /* device implemented and treated above */
>>+            break;
>>+
>>+        default:
>>+            create_unimplemented_device(fsl_imx8mm_memmap[i]=2Ename,
>>+                                        fsl_imx8mm_memmap[i]=2Eaddr,
>>+                                        fsl_imx8mm_memmap[i]=2Esize);
>>+            break;
>>+        }
>>+    }
>>+}
>>+
>>+static void fsl_imx8mm_class_init(ObjectClass *oc, const void *data)
>>+{
>>+    DeviceClass *dc =3D DEVICE_CLASS(oc);
>>+
>>+    dc->realize =3D fsl_imx8mm_realize;
>>+
>>+    dc->desc =3D "i=2EMX 8MM SoC";
>>+}
>>+
>>+static const TypeInfo fsl_imx8mm_types[] =3D {
>>+    {
>>+        =2Ename =3D TYPE_FSL_IMX8MM,
>>+        =2Eparent =3D TYPE_SYS_BUS_DEVICE,
>>+        =2Einstance_size =3D sizeof(FslImx8mmState),
>>+        =2Einstance_init =3D fsl_imx8mm_init,
>>+        =2Eclass_init =3D fsl_imx8mm_class_init,
>>+    },
>>+};
>>+
>>+DEFINE_TYPES(fsl_imx8mm_types)
>>diff --git a/hw/arm/imx8mm-evk=2Ec b/hw/arm/imx8mm-evk=2Ec
>>new file mode 100644
>>index 0000000000=2E=2Effc69f1050
>>--- /dev/null
>>+++ b/hw/arm/imx8mm-evk=2Ec
>>@@ -0,0 +1,110 @@
>>+/*
>>+ * NXP i=2EMX 8MM Evaluation Kit System Emulation
>>+ *
>>+ * Copyright (c) 2025, NXP Semiconductors
>>+ * Author: Gaurav Sharma <gaurav=2Esharma_7@nxp=2Ecom>
>>+ *
>>+ * SPDX-License-Identifier: GPL-2=2E0-or-later
>>+ */
>>+
>>+#include "qemu/osdep=2Eh"
>>+#include "system/address-spaces=2Eh"
>>+#include "hw/arm/boot=2Eh"
>>+#include "hw/arm/fsl-imx8mm=2Eh"
>>+#include "hw/arm/machines-qom=2Eh"
>>+#include "hw/boards=2Eh"
>>+#include "hw/qdev-properties=2Eh"
>>+#include "system/kvm=2Eh"
>>+#include "system/qtest=2Eh"
>>+#include "qemu/error-report=2Eh"
>>+#include "qapi/error=2Eh"
>>+#include <libfdt=2Eh>
>
>Rather than introducing a new source file I think it should be possible t=
o extend imx8mp-evk instead=2E More comments below=2E
>
>>+
>>+static void imx8mm_evk_modify_dtb(const struct arm_boot_info *info, voi=
d *fdt)
>>+{
>>+    int i, offset;
>>+
>>+    /* Temporarily disable following nodes until they are implemented *=
/
>>+    const char *nodes_to_remove[] =3D {
>>+        "nxp,imx8mm-fspi",
>>+        "fsl,imx8mm-mipi-csi",
>>+        "fsl,imx8mm-mipi-dsim"
>
>You could probably just add these nodes to the list in imx8mp-evk=2E
>
>>+    };
>>+
>>+    for (i =3D 0; i < ARRAY_SIZE(nodes_to_remove); i++) {
>>+        const char *dev_str =3D nodes_to_remove[i];
>>+
>>+        offset =3D fdt_node_offset_by_compatible(fdt, -1, dev_str);
>>+        while (offset >=3D 0) {
>>+            fdt_nop_node(fdt, offset);
>>+            offset =3D fdt_node_offset_by_compatible(fdt, offset, dev_s=
tr);
>>+        }
>>+    }
>>+
>>+    /* Remove cpu-idle-states property from CPU nodes */
>>+    offset =3D fdt_node_offset_by_compatible(fdt, -1, "arm,cortex-a53")=
;
>>+    while (offset >=3D 0) {
>>+        fdt_nop_property(fdt, offset, "cpu-idle-states");
>>+        offset =3D fdt_node_offset_by_compatible(fdt, offset, "arm,cort=
ex-a53");
>>+    }
>>+
>>+    if (kvm_enabled()) {
>>+        /* Use system counter frequency from host CPU to fix time in gu=
est */
>>+        offset =3D fdt_node_offset_by_compatible(fdt, -1, "arm,armv8-ti=
mer");
>>+        while (offset >=3D 0) {
>>+            fdt_nop_property(fdt, offset, "clock-frequency");
>>+            offset =3D fdt_node_offset_by_compatible(fdt, offset, "arm,=
armv8-timer");
>>+        }
>>+    }
>>+}
>>+
>>+static void imx8mm_evk_init(MachineState *machine)
>>+{
>>+    static struct arm_boot_info boot_info;
>>+    FslImx8mmState *s;
>>+
>
>In this function it might be possible to perform an object_dynamic_cast()=
 on the MachineState to check which machine was requested by the user=2E De=
pending on that one could fill variables with SoC-specific values and use t=
hem below instead of hardcoded values=2E
>
>>+    if (machine->ram_size > FSL_IMX8MM_RAM_SIZE_MAX) {
>>+        error_report("RAM size " RAM_ADDR_FMT " above max supported (%0=
8" PRIx64 ")",
>>+                     machine->ram_size, FSL_IMX8MM_RAM_SIZE_MAX);
>>+        exit(1);
>>+    }
>>+
>>+    boot_info =3D (struct arm_boot_info) {
>>+        =2Eloader_start =3D FSL_IMX8MM_RAM_START,
>>+        =2Eboard_id =3D -1,
>>+        =2Eram_size =3D machine->ram_size,
>>+        =2Epsci_conduit =3D QEMU_PSCI_CONDUIT_SMC,
>>+        =2Emodify_dtb =3D imx8mm_evk_modify_dtb,
>>+    };
>>+
>>+    s =3D FSL_IMX8MM(object_new(TYPE_FSL_IMX8MM));
>>+    object_property_add_child(OBJECT(machine), "soc", OBJECT(s));
>>+    sysbus_realize_and_unref(SYS_BUS_DEVICE(s), &error_fatal);
>>+
>>+    memory_region_add_subregion(get_system_memory(), FSL_IMX8MM_RAM_STA=
RT,
>>+                                machine->ram);
>>+
>>+    if (!qtest_enabled()) {
>>+        arm_load_kernel(&s->cpu[0], machine, &boot_info);
>>+    }
>>+}
>>+
>>+static const char *imx8mm_evk_get_default_cpu_type(const MachineState *=
ms)
>>+{
>>+    if (kvm_enabled()) {
>>+        return ARM_CPU_TYPE_NAME("host");
>>+    }
>>+
>>+    return ARM_CPU_TYPE_NAME("cortex-a53");
>>+}
>
>The code below might just be able to copied over to imx8mp-evk=2Ec=2E
>
>Does such consolidation work?
>
>Best regards,
>Bernhard
>
>>+
>>+static void imx8mm_evk_machine_init(MachineClass *mc)
>>+{
>>+    mc->desc =3D "NXP i=2EMX 8MM EVK Board";
>>+    mc->init =3D imx8mm_evk_init;
>>+    mc->max_cpus =3D FSL_IMX8MM_NUM_CPUS;
>>+    mc->default_ram_id =3D "imx8mm-evk=2Eram";
>>+    mc->get_default_cpu_type =3D imx8mm_evk_get_default_cpu_type;
>>+}
>>+
>>+DEFINE_MACHINE_AARCH64("imx8mm-evk", imx8mm_evk_machine_init)
>>diff --git a/hw/arm/meson=2Ebuild b/hw/arm/meson=2Ebuild
>>index aeaf654790=2E=2E12ecb824cc 100644
>>--- a/hw/arm/meson=2Ebuild
>>+++ b/hw/arm/meson=2Ebuild
>>@@ -84,6 +84,8 @@ arm_common_ss=2Eadd(when: 'CONFIG_ARMSSE', if_true: fi=
les('armsse=2Ec'))
>> arm_common_ss=2Eadd(when: 'CONFIG_FSL_IMX7', if_true: files('fsl-imx7=
=2Ec', 'mcimx7d-sabre=2Ec'))
>> arm_common_ss=2Eadd(when: 'CONFIG_FSL_IMX8MP', if_true: files('fsl-imx8=
mp=2Ec'))
>> arm_common_ss=2Eadd(when: 'CONFIG_FSL_IMX8MP_EVK', if_true: files('imx8=
mp-evk=2Ec'))
>>+arm_common_ss=2Eadd(when: 'CONFIG_FSL_IMX8MM', if_true: files('fsl-imx8=
mm=2Ec'))
>>+arm_common_ss=2Eadd(when: 'CONFIG_FSL_IMX8MM_EVK', if_true: files('imx8=
mm-evk=2Ec'))
>> arm_common_ss=2Eadd(when: 'CONFIG_ARM_SMMUV3', if_true: files('smmuv3=
=2Ec'))
>> arm_common_ss=2Eadd(when: 'CONFIG_FSL_IMX6UL', if_true: files('fsl-imx6=
ul=2Ec', 'mcimx6ul-evk=2Ec'))
>> arm_common_ss=2Eadd(when: 'CONFIG_NRF51_SOC', if_true: files('nrf51_soc=
=2Ec'))
>>diff --git a/include/hw/arm/fsl-imx8mm=2Eh b/include/hw/arm/fsl-imx8mm=
=2Eh
>>new file mode 100644
>>index 0000000000=2E=2E133f519b7c
>>--- /dev/null
>>+++ b/include/hw/arm/fsl-imx8mm=2Eh
>>@@ -0,0 +1,157 @@
>>+/*
>>+ * i=2EMX 8MM SoC Definitions
>>+ *
>>+ * Copyright (c) 2025, NXP Semiconductors
>>+ * Author: Gaurav Sharma <gaurav=2Esharma_7@nxp=2Ecom>
>>+ *
>>+ * SPDX-License-Identifier: GPL-2=2E0-or-later
>>+ */
>>+
>>+#ifndef FSL_IMX8MM_H
>>+#define FSL_IMX8MM_H
>>+
>>+#include "cpu=2Eh"
>>+#include "hw/char/imx_serial=2Eh"
>>+#include "hw/intc/arm_gicv3_common=2Eh"
>>+#include "qom/object=2Eh"
>>+#include "qemu/units=2Eh"
>>+
>>+#define TYPE_FSL_IMX8MM "fsl-imx8mm"
>>+OBJECT_DECLARE_SIMPLE_TYPE(FslImx8mmState, FSL_IMX8MM)
>>+
>>+#define FSL_IMX8MM_RAM_START        0x40000000
>>+#define FSL_IMX8MM_RAM_SIZE_MAX     (4 * GiB)
>>+
>>+enum FslImx8mmConfiguration {
>>+    FSL_IMX8MM_NUM_CPUS         =3D 4,
>>+    FSL_IMX8MM_NUM_IRQS         =3D 128,
>>+    FSL_IMX8MM_NUM_UARTS        =3D 4,
>>+};
>>+
>>+struct FslImx8mmState {
>>+    SysBusDevice   parent_obj;
>>+
>>+    ARMCPU             cpu[FSL_IMX8MM_NUM_CPUS];
>>+    GICv3State         gic;
>>+    IMXSerialState     uart[FSL_IMX8MM_NUM_UARTS];
>>+};
>>+
>>+enum FslImx8mmMemoryRegions {
>>+    FSL_IMX8MM_A53_DAP,
>>+    FSL_IMX8MM_AIPS1_CONFIGURATION,
>>+    FSL_IMX8MM_AIPS2_CONFIGURATION,
>>+    FSL_IMX8MM_AIPS3_CONFIGURATION,
>>+    FSL_IMX8MM_AIPS4_CONFIGURATION,
>>+    FSL_IMX8MM_ANA_OSC,
>>+    FSL_IMX8MM_ANA_PLL,
>>+    FSL_IMX8MM_ANA_TSENSOR,
>>+    FSL_IMX8MM_APBH_DMA,
>>+    FSL_IMX8MM_BOOT_ROM,
>>+    FSL_IMX8MM_BOOT_ROM_PROTECTED,
>>+    FSL_IMX8MM_CAAM,
>>+    FSL_IMX8MM_CAAM_MEM,
>>+    FSL_IMX8MM_CCM,
>>+    FSL_IMX8MM_CSU,
>>+    FSL_IMX8MM_DDR_CTL,
>>+    FSL_IMX8MM_DDR_PERF_MON,
>>+    FSL_IMX8MM_DDR_PHY,
>>+    FSL_IMX8MM_DDR_PHY_BROADCAST,
>>+    FSL_IMX8MM_ECSPI1,
>>+    FSL_IMX8MM_ECSPI2,
>>+    FSL_IMX8MM_ECSPI3,
>>+    FSL_IMX8MM_ENET1,
>>+    FSL_IMX8MM_GIC_DIST,
>>+    FSL_IMX8MM_GIC_REDIST,
>>+    FSL_IMX8MM_GPC,
>>+    FSL_IMX8MM_GPIO1,
>>+    FSL_IMX8MM_GPIO2,
>>+    FSL_IMX8MM_GPIO3,
>>+    FSL_IMX8MM_GPIO4,
>>+    FSL_IMX8MM_GPIO5,
>>+    FSL_IMX8MM_GPT1,
>>+    FSL_IMX8MM_GPT2,
>>+    FSL_IMX8MM_GPT3,
>>+    FSL_IMX8MM_GPT4,
>>+    FSL_IMX8MM_GPT5,
>>+    FSL_IMX8MM_GPT6,
>>+    FSL_IMX8MM_GPU2D,
>>+    FSL_IMX8MM_I2C1,
>>+    FSL_IMX8MM_I2C2,
>>+    FSL_IMX8MM_I2C3,
>>+    FSL_IMX8MM_I2C4,
>>+    FSL_IMX8MM_INTERCONNECT,
>>+    FSL_IMX8MM_IOMUXC,
>>+    FSL_IMX8MM_IOMUXC_GPR,
>>+    FSL_IMX8MM_MEDIA_BLK_CTL,
>>+    FSL_IMX8MM_LCDIF,
>>+    FSL_IMX8MM_MIPI_CSI,
>>+    FSL_IMX8MM_MIPI_DSI,
>>+    FSL_IMX8MM_MU_A,
>>+    FSL_IMX8MM_MU_B,
>>+    FSL_IMX8MM_OCOTP_CTRL,
>>+    FSL_IMX8MM_OCRAM,
>>+    FSL_IMX8MM_OCRAM_S,
>>+    FSL_IMX8MM_PCIE1,
>>+    FSL_IMX8MM_PCIE1_MEM,
>>+    FSL_IMX8MM_PCIE_PHY1,
>>+    FSL_IMX8MM_PERFMON1,
>>+    FSL_IMX8MM_PERFMON2,
>>+    FSL_IMX8MM_PWM1,
>>+    FSL_IMX8MM_PWM2,
>>+    FSL_IMX8MM_PWM3,
>>+    FSL_IMX8MM_PWM4,
>>+    FSL_IMX8MM_QOSC,
>>+    FSL_IMX8MM_QSPI,
>>+    FSL_IMX8MM_QSPI1_RX_BUFFER,
>>+    FSL_IMX8MM_QSPI1_TX_BUFFER,
>>+    FSL_IMX8MM_QSPI_MEM,
>>+    FSL_IMX8MM_RAM,
>>+    FSL_IMX8MM_RDC,
>>+    FSL_IMX8MM_SAI1,
>>+    FSL_IMX8MM_SAI2,
>>+    FSL_IMX8MM_SAI3,
>>+    FSL_IMX8MM_SAI5,
>>+    FSL_IMX8MM_SAI6,
>>+    FSL_IMX8MM_SDMA1,
>>+    FSL_IMX8MM_SDMA2,
>>+    FSL_IMX8MM_SDMA3,
>>+    FSL_IMX8MM_SEMAPHORE1,
>>+    FSL_IMX8MM_SEMAPHORE2,
>>+    FSL_IMX8MM_SEMAPHORE_HS,
>>+    FSL_IMX8MM_SNVS_HP,
>>+    FSL_IMX8MM_SPBA1,
>>+    FSL_IMX8MM_SRC,
>>+    FSL_IMX8MM_SYSCNT_CMP,
>>+    FSL_IMX8MM_SYSCNT_CTRL,
>>+    FSL_IMX8MM_SYSCNT_RD,
>>+    FSL_IMX8MM_TCM_DTCM,
>>+    FSL_IMX8MM_TCM_ITCM,
>>+    FSL_IMX8MM_TZASC,
>>+    FSL_IMX8MM_UART1,
>>+    FSL_IMX8MM_UART2,
>>+    FSL_IMX8MM_UART3,
>>+    FSL_IMX8MM_UART4,
>>+    FSL_IMX8MM_USB1,
>>+    FSL_IMX8MM_USB2,
>>+    FSL_IMX8MM_USB1_OTG,
>>+    FSL_IMX8MM_USB2_OTG,
>>+    FSL_IMX8MM_USDHC1,
>>+    FSL_IMX8MM_USDHC2,
>>+    FSL_IMX8MM_USDHC3,
>>+    FSL_IMX8MM_VPU,
>>+    FSL_IMX8MM_VPU_BLK_CTRL,
>>+    FSL_IMX8MM_VPU_G1_DECODER,
>>+    FSL_IMX8MM_VPU_G2_DECODER,
>>+    FSL_IMX8MM_WDOG1,
>>+    FSL_IMX8MM_WDOG2,
>>+    FSL_IMX8MM_WDOG3,
>>+};
>>+
>>+enum FslImx8mmIrqs {
>>+    FSL_IMX8MM_UART1_IRQ    =3D 26,
>>+    FSL_IMX8MM_UART2_IRQ    =3D 27,
>>+    FSL_IMX8MM_UART3_IRQ    =3D 28,
>>+    FSL_IMX8MM_UART4_IRQ    =3D 29,
>>+};
>>+
>>+#endif /* FSL_IMX8MM_H */

