xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../home/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="$ref_dir/../../../../plugsin_PL.srcs/sources_1/bd/PLL_phase/ipshared/4868"incdir="../../../../plugsin_PL.srcs/sources_1/bd/PLL_phase/ipshared/4868"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../home/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_VCOMP.vhd,incdir="$ref_dir/../../../../plugsin_PL.srcs/sources_1/bd/PLL_phase/ipshared/4868"incdir="../../../../plugsin_PL.srcs/sources_1/bd/PLL_phase/ipshared/4868"
PLL_phase_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/PLL_phase/ip/PLL_phase_clk_wiz_0_0/PLL_phase_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../plugsin_PL.srcs/sources_1/bd/PLL_phase/ipshared/4868"incdir="../../../../plugsin_PL.srcs/sources_1/bd/PLL_phase/ipshared/4868"
PLL_phase_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/PLL_phase/ip/PLL_phase_clk_wiz_0_0/PLL_phase_clk_wiz_0_0.v,incdir="$ref_dir/../../../../plugsin_PL.srcs/sources_1/bd/PLL_phase/ipshared/4868"incdir="../../../../plugsin_PL.srcs/sources_1/bd/PLL_phase/ipshared/4868"
PLL_phase.vhd,vhdl,xil_defaultlib,../../../bd/PLL_phase/sim/PLL_phase.vhd,incdir="$ref_dir/../../../../plugsin_PL.srcs/sources_1/bd/PLL_phase/ipshared/4868"incdir="../../../../plugsin_PL.srcs/sources_1/bd/PLL_phase/ipshared/4868"
xlconcat_v2_1_vl_rfs.v,verilog,xlconcat_v2_1_1,../../../../plugsin_PL.srcs/sources_1/bd/PLL_phase/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v,incdir="$ref_dir/../../../../plugsin_PL.srcs/sources_1/bd/PLL_phase/ipshared/4868"incdir="../../../../plugsin_PL.srcs/sources_1/bd/PLL_phase/ipshared/4868"
PLL_phase_xlconcat_0_0.v,verilog,xil_defaultlib,../../../bd/PLL_phase/ip/PLL_phase_xlconcat_0_0/sim/PLL_phase_xlconcat_0_0.v,incdir="$ref_dir/../../../../plugsin_PL.srcs/sources_1/bd/PLL_phase/ipshared/4868"incdir="../../../../plugsin_PL.srcs/sources_1/bd/PLL_phase/ipshared/4868"
glbl.v,Verilog,xil_defaultlib,glbl.v
