-makelib ies_lib/util_vector_logic_v2_0_1 \
  "../../../../BCD_adder.srcs/sources_1/bd/HalfAdder/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/HalfAdder/ip/HalfAdder_util_vector_logic_0_0/sim/HalfAdder_util_vector_logic_0_0.v" \
  "../../../bd/HalfAdder/ip/HalfAdder_util_vector_logic_1_0/sim/HalfAdder_util_vector_logic_1_0.v" \
  "../../../bd/HalfAdder/sim/HalfAdder.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  glbl.v
-endlib

