# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../mp02-project-files.srcs/sources_1/imports/sources_1/imports/memory_model/mem_model.v" \
"../../../../mp02-project-files.srcs/sources_1/imports/sources_1/imports/memory_model/mem_prog.v" \
"../../../../mp02-project-files.srcs/sources_1/imports/sources_1/imports/CoE113_MP1_Miras_Carlo/proc_pc.v" \
"../../../../mp02-project-files.srcs/sources_1/imports/sources_1/imports/CoE113_MP1_Miras_Carlo/proc_rf.v" \
"../../../../mp02-project-files.srcs/sources_1/imports/sources_1/new/processor_v2.v" \
"../../../../mp02-project-files.srcs/sim_1/imports/new/tb_processor.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
